Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Fri Jan 24 14:25:24 2025
| Host         : DESKTOP-U8LBIVB running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  4           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal                 2           
SYNTH-16   Warning   Address collision                                          1           
TIMING-11  Warning   Inappropriate max delay with datapath only option          2           
TIMING-18  Warning   Missing input or output delay                              5           
XDCH-2     Warning   Same min and max delay values on IO port                   27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.255        0.000                      0                 7337        0.037        0.000                      0                 7272        0.264        0.000                       0                  2981  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  clk90_mmcm_out    {2.000 6.000}        8.000           125.000         
  clk_200_mmcm_out  {0.000 2.500}        5.000           200.000         
  clk_mmcm_out      {0.000 4.000}        8.000           125.000         
  mmcm_clkfb        {0.000 5.000}        10.000          100.000         
phy_rx_clk          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk90_mmcm_out                                                                                                                                                      5.845        0.000                       0                     3  
  clk_200_mmcm_out                                                                                                                                                    0.264        0.000                       0                     3  
  clk_mmcm_out            0.255        0.000                      0                 6830        0.037        0.000                      0                 6799        2.750        0.000                       0                  2770  
  mmcm_clkfb                                                                                                                                                          8.751        0.000                       0                     2  
phy_rx_clk                2.119        0.000                      0                  471        0.119        0.000                      0                  471        3.500        0.000                       0                   202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_mmcm_out    clk90_mmcm_out        0.311        0.000                      0                    2                                                                        
phy_rx_clk      clk_mmcm_out          6.353        0.000                      0                   16                                                                        
clk_mmcm_out    phy_rx_clk            6.405        0.000                      0                   16                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_mmcm_out       clk_mmcm_out             5.940        0.000                      0                    1        0.382        0.000                      0                    1  
**async_default**  phy_rx_clk         phy_rx_clk               6.513        0.000                      0                    1        0.418        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          clk_mmcm_out                    
(none)          clk_mmcm_out    clk90_mmcm_out  
(none)                          clk_mmcm_out    
(none)          clk_mmcm_out    clk_mmcm_out    
(none)          phy_rx_clk      clk_mmcm_out    
(none)          clk_mmcm_out    phy_rx_clk      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clk90_mmcm_out                      
(none)            clk_200_mmcm_out                    
(none)            clk_mmcm_out                        
(none)            mmcm_clkfb                          
(none)                              phy_rx_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk90_mmcm_out
  To Clock:  clk90_mmcm_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_mmcm_out
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk90_bufg_inst/I
Min Period  n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y89     core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_mmcm_out
  To Clock:  clk_200_mmcm_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_mmcm_out
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  idelayctrl_inst/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    clk_200_bufg_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT2
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  idelayctrl_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_out
  To Clock:  clk_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 0.518ns (7.285%)  route 6.592ns (92.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.100ns = ( 14.100 - 8.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.756     6.457    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.518     6.975 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         6.592    13.567    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/Q[0]
    SLICE_X12Y124        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.567    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.723    12.373    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.636    14.100    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/clk_int
    SLICE_X12Y124        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[13]/C
                         clock pessimism              0.317    14.417    
                         clock uncertainty           -0.071    14.346    
    SLICE_X12Y124        FDRE (Setup_fdre_C_R)       -0.524    13.822    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         13.822    
                         arrival time                         -13.567    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 0.518ns (7.285%)  route 6.592ns (92.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.100ns = ( 14.100 - 8.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.756     6.457    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.518     6.975 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         6.592    13.567    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/Q[0]
    SLICE_X12Y124        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.567    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.723    12.373    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.636    14.100    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/clk_int
    SLICE_X12Y124        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[15]/C
                         clock pessimism              0.317    14.417    
                         clock uncertainty           -0.071    14.346    
    SLICE_X12Y124        FDRE (Setup_fdre_C_R)       -0.524    13.822    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         13.822    
                         arrival time                         -13.567    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 0.518ns (7.285%)  route 6.592ns (92.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.100ns = ( 14.100 - 8.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.756     6.457    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.518     6.975 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         6.592    13.567    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/Q[0]
    SLICE_X12Y124        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.567    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.723    12.373    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.636    14.100    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/clk_int
    SLICE_X12Y124        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[18]/C
                         clock pessimism              0.317    14.417    
                         clock uncertainty           -0.071    14.346    
    SLICE_X12Y124        FDRE (Setup_fdre_C_R)       -0.524    13.822    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         13.822    
                         arrival time                         -13.567    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.518ns (7.201%)  route 6.676ns (92.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.108ns = ( 14.108 - 8.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.756     6.457    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.518     6.975 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         6.676    13.651    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/Q[0]
    SLICE_X19Y117        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.567    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.723    12.373    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.644    14.108    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
    SLICE_X19Y117        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[3]/C
                         clock pessimism              0.317    14.425    
                         clock uncertainty           -0.071    14.354    
    SLICE_X19Y117        FDRE (Setup_fdre_C_R)       -0.429    13.925    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.925    
                         arrival time                         -13.651    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 0.518ns (7.248%)  route 6.629ns (92.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.105ns = ( 14.105 - 8.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.756     6.457    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.518     6.975 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         6.629    13.604    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/Q[0]
    SLICE_X13Y121        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.567    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.723    12.373    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.641    14.105    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/clk_int
    SLICE_X13Y121        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[7]/C
                         clock pessimism              0.317    14.422    
                         clock uncertainty           -0.071    14.351    
    SLICE_X13Y121        FDRE (Setup_fdre_C_R)       -0.429    13.922    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                         -13.604    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_ip_valid_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 0.518ns (7.252%)  route 6.625ns (92.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.108ns = ( 14.108 - 8.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.756     6.457    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.518     6.975 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         6.625    13.600    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/Q[0]
    SLICE_X17Y117        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_ip_valid_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.567    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.723    12.373    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.644    14.108    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
    SLICE_X17Y117        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_ip_valid_reg_reg/C
                         clock pessimism              0.317    14.425    
                         clock uncertainty           -0.071    14.354    
    SLICE_X17Y117        FDRE (Setup_fdre_C_R)       -0.429    13.925    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_ip_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         13.925    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_valid_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 0.518ns (7.252%)  route 6.625ns (92.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.108ns = ( 14.108 - 8.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.756     6.457    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.518     6.975 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         6.625    13.600    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/Q[0]
    SLICE_X17Y117        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_valid_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.567    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.723    12.373    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.644    14.108    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
    SLICE_X17Y117        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_valid_reg_reg/C
                         clock pessimism              0.317    14.425    
                         clock uncertainty           -0.071    14.354    
    SLICE_X17Y117        FDRE (Setup_fdre_C_R)       -0.429    13.925    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         13.925    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/cache_write_request_valid_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 0.518ns (7.252%)  route 6.625ns (92.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.108ns = ( 14.108 - 8.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.756     6.457    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.518     6.975 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         6.625    13.600    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/Q[0]
    SLICE_X17Y117        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/cache_write_request_valid_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.567    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.723    12.373    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.644    14.108    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/clk_int
    SLICE_X17Y117        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/cache_write_request_valid_reg_reg/C
                         clock pessimism              0.317    14.425    
                         clock uncertainty           -0.071    14.354    
    SLICE_X17Y117        FDRE (Setup_fdre_C_R)       -0.429    13.925    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/cache_write_request_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         13.925    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clear_cache_reg_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.140ns  (logic 0.518ns (7.254%)  route 6.622ns (92.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.109ns = ( 14.109 - 8.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.756     6.457    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.518     6.975 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         6.622    13.597    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/Q[0]
    SLICE_X17Y116        FDSE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clear_cache_reg_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.567    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.723    12.373    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.645    14.109    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
    SLICE_X17Y116        FDSE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clear_cache_reg_reg/C
                         clock pessimism              0.317    14.426    
                         clock uncertainty           -0.071    14.355    
    SLICE_X17Y116        FDSE (Setup_fdse_C_S)       -0.429    13.926    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clear_cache_reg_reg
  -------------------------------------------------------------------
                         required time                         13.926    
                         arrival time                         -13.597    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_ready_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.140ns  (logic 0.518ns (7.254%)  route 6.622ns (92.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.109ns = ( 14.109 - 8.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.756     6.457    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.518     6.975 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         6.622    13.597    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/Q[0]
    SLICE_X17Y116        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_ready_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.567    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.723    12.373    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.645    14.109    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
    SLICE_X17Y116        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_ready_reg_reg/C
                         clock pessimism              0.317    14.426    
                         clock uncertainty           -0.071    14.355    
    SLICE_X17Y116        FDRE (Setup_fdre_C_R)       -0.429    13.926    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_ready_reg_reg
  -------------------------------------------------------------------
                         required time                         13.926    
                         arrival time                         -13.597    
  -------------------------------------------------------------------
                         slack                                  0.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.619     1.909    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
    SLICE_X23Y116        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.141     2.050 r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[5]/Q
                         net (fo=1, routed)           0.108     2.158    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg[5]
    RAMB18_X1Y46         RAMB18E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.931     2.503    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
    RAMB18_X1Y46         RAMB18E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKBWRCLK
                         clock pessimism             -0.537     1.965    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.155     2.120    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.619     1.909    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
    SLICE_X23Y116        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.141     2.050 r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[30]/Q
                         net (fo=1, routed)           0.109     2.159    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg[30]
    RAMB18_X1Y46         RAMB18E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.931     2.503    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
    RAMB18_X1Y46         RAMB18E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKBWRCLK
                         clock pessimism             -0.537     1.965    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     2.120    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.327%)  route 0.177ns (55.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.694     1.984    core_inst/eth_axis_rx_inst/clk_int
    SLICE_X9Y99          FDRE                                         r  core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     2.125 r  core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[23]/Q
                         net (fo=1, routed)           0.177     2.302    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[47]_1[23]
    SLICE_X9Y101         FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.900     2.471    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/clk_int
    SLICE_X9Y101         FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[23]/C
                         clock pessimism             -0.286     2.185    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.075     2.260    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.237%)  route 0.178ns (55.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.694     1.984    core_inst/eth_axis_rx_inst/clk_int
    SLICE_X11Y99         FDRE                                         r  core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     2.125 r  core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[37]/Q
                         net (fo=1, routed)           0.178     2.303    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[47]_1[37]
    SLICE_X11Y101        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.900     2.471    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/clk_int
    SLICE_X11Y101        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[37]/C
                         clock pessimism             -0.286     2.185    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.075     2.260    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/m_udp_length_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/udp_length_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.148ns (36.458%)  route 0.258ns (63.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.626     1.916    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk_int
    SLICE_X16Y100        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/m_udp_length_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        FDRE (Prop_fdre_C_Q)         0.148     2.064 r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/m_udp_length_reg_reg[6]/Q
                         net (fo=2, routed)           0.258     2.322    core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/udp_length_reg_reg[15]_0[6]
    SLICE_X15Y95         FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/udp_length_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.969     2.540    core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/clk_int
    SLICE_X15Y95         FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/udp_length_reg_reg[6]/C
                         clock pessimism             -0.286     2.254    
    SLICE_X15Y95         FDRE (Hold_fdre_C_D)         0.019     2.273    core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/udp_length_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.230%)  route 0.228ns (61.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.694     1.984    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk_int
    SLICE_X17Y98         FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y98         FDRE (Prop_fdre_C_Q)         0.141     2.125 r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[11]/Q
                         net (fo=3, routed)           0.228     2.353    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_6_11/DIC1
    SLICE_X18Y101        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.899     2.470    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_6_11/WCLK
    SLICE_X18Y101        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_6_11/RAMC_D1/CLK
                         clock pessimism             -0.286     2.184    
    SLICE_X18Y101        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     2.298    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.998%)  route 0.166ns (54.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.694     1.984    core_inst/eth_axis_rx_inst/clk_int
    SLICE_X9Y99          FDRE                                         r  core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     2.125 r  core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[19]/Q
                         net (fo=1, routed)           0.166     2.291    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[47]_1[19]
    SLICE_X9Y101         FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.900     2.471    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/clk_int
    SLICE_X9Y101         FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[19]/C
                         clock pessimism             -0.286     2.185    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.047     2.232    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.618     1.908    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
    SLICE_X22Y117        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y117        FDRE (Prop_fdre_C_Q)         0.164     2.072 r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[14]/Q
                         net (fo=1, routed)           0.108     2.180    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg[14]
    RAMB18_X1Y46         RAMB18E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.931     2.503    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
    RAMB18_X1Y46         RAMB18E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKBWRCLK
                         clock pessimism             -0.537     1.965    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.155     2.120    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_payload_fifo/mem_reg_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.045%)  route 0.159ns (52.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.683     1.973    core_inst/udp_payload_fifo/clk_int
    SLICE_X23Y81         FDRE                                         r  core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y81         FDRE (Prop_fdre_C_Q)         0.141     2.114 r  core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[11]/Q
                         net (fo=3, routed)           0.159     2.273    core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[11]
    RAMB36_X1Y16         RAMB36E1                                     r  core_inst/udp_payload_fifo/mem_reg_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.999     2.571    core_inst/udp_payload_fifo/clk_int
    RAMB36_X1Y16         RAMB36E1                                     r  core_inst/udp_payload_fifo/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.541     2.030    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.213    core_inst/udp_payload_fifo/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.114%)  route 0.109ns (39.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.619     1.909    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
    SLICE_X22Y116        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDRE (Prop_fdre_C_Q)         0.164     2.073 r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[12]/Q
                         net (fo=1, routed)           0.109     2.182    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg[12]
    RAMB18_X1Y46         RAMB18E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.931     2.503    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
    RAMB18_X1Y46         RAMB18E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKBWRCLK
                         clock pessimism             -0.537     1.965    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     2.120    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y20     core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y42     core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y46     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y46     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y24     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y24     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y18     core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y17     core_inst/udp_payload_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y16     core_inst/udp_payload_fifo/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y30     core_inst/udp_payload_fifo/mem_reg_2/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y118    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y118    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y118    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y118    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y118    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y118    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y118    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y118    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y117    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y117    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y118    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y118    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y118    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y118    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y118    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y118    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y118    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y118    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y117    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X16Y117    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfb
  To Clock:  mmcm_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  phy_rx_clk
  To Clock:  phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 2.121ns (40.792%)  route 3.079ns (59.208%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 11.127 - 8.000 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.877     3.257    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X10Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.478     3.735 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/Q
                         net (fo=1, routed)           1.023     4.758    core_inst/eth_mac_inst/rx_fifo/fifo_inst/g[5]
    SLICE_X9Y83          LUT6 (Prop_lut6_I0_O)        0.296     5.054 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.054    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_carry_i_3__0_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.604 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_carry/CO[3]
                         net (fo=3, routed)           0.000     5.604    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_carry_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.875 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_carry__0/CO[0]
                         net (fo=5, routed)           0.904     6.779    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.373     7.152 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0_i_1__0/O
                         net (fo=2, routed)           0.658     7.809    core_inst/eth_mac_inst/rx_fifo/fifo_inst/p_8_in
    SLICE_X9Y85          LUT5 (Prop_lut5_I4_O)        0.153     7.962 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.494     8.456    core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1_ENARDEN_cooolgate_en_sig_7
    RAMB18_X0Y32         RAMB18E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.876    11.127    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    RAMB18_X0Y32         RAMB18E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
                         clock pessimism              0.129    11.256    
                         clock uncertainty           -0.035    11.221    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.646    10.575    core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                         10.575    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 2.156ns (39.179%)  route 3.347ns (60.821%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 11.002 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.873     3.253    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X8Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.478     3.731 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           1.222     4.952    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.296     5.248 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.248    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.761 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.761    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.015 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.687     6.703    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.367     7.070 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3/O
                         net (fo=5, routed)           0.333     7.403    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_1
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.124     7.527 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.480     8.006    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     8.130 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.625     8.756    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X5Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.752    11.002    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                         clock pessimism              0.129    11.132    
                         clock uncertainty           -0.035    11.096    
    SLICE_X5Y81          FDRE (Setup_fdre_C_CE)      -0.205    10.891    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 2.156ns (39.179%)  route 3.347ns (60.821%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 11.002 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.873     3.253    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X8Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.478     3.731 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           1.222     4.952    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.296     5.248 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.248    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.761 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.761    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.015 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.687     6.703    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.367     7.070 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3/O
                         net (fo=5, routed)           0.333     7.403    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_1
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.124     7.527 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.480     8.006    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     8.130 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.625     8.756    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X5Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.752    11.002    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
                         clock pessimism              0.129    11.132    
                         clock uncertainty           -0.035    11.096    
    SLICE_X5Y81          FDRE (Setup_fdre_C_CE)      -0.205    10.891    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 2.156ns (39.179%)  route 3.347ns (60.821%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 11.002 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.873     3.253    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X8Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.478     3.731 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           1.222     4.952    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.296     5.248 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.248    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.761 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.761    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.015 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.687     6.703    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.367     7.070 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3/O
                         net (fo=5, routed)           0.333     7.403    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_1
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.124     7.527 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.480     8.006    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     8.130 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.625     8.756    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X5Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.752    11.002    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                         clock pessimism              0.129    11.132    
                         clock uncertainty           -0.035    11.096    
    SLICE_X5Y81          FDRE (Setup_fdre_C_CE)      -0.205    10.891    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 2.156ns (39.179%)  route 3.347ns (60.821%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 11.002 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.873     3.253    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X8Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.478     3.731 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           1.222     4.952    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.296     5.248 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.248    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.761 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.761    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.015 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.687     6.703    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.367     7.070 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3/O
                         net (fo=5, routed)           0.333     7.403    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_1
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.124     7.527 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.480     8.006    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     8.130 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.625     8.756    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X5Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.752    11.002    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
                         clock pessimism              0.129    11.132    
                         clock uncertainty           -0.035    11.096    
    SLICE_X5Y81          FDRE (Setup_fdre_C_CE)      -0.205    10.891    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 2.156ns (39.179%)  route 3.347ns (60.821%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 11.002 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.873     3.253    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X8Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.478     3.731 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           1.222     4.952    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.296     5.248 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.248    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.761 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.761    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.015 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.687     6.703    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.367     7.070 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3/O
                         net (fo=5, routed)           0.333     7.403    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_1
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.124     7.527 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.480     8.006    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     8.130 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.625     8.756    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X5Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.752    11.002    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                         clock pessimism              0.129    11.132    
                         clock uncertainty           -0.035    11.096    
    SLICE_X5Y81          FDRE (Setup_fdre_C_CE)      -0.205    10.891    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 2.156ns (40.200%)  route 3.207ns (59.800%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 11.004 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.873     3.253    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X8Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.478     3.731 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           1.222     4.952    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.296     5.248 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.248    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.761 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.761    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.015 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.687     6.703    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.367     7.070 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3/O
                         net (fo=5, routed)           0.333     7.403    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_1
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.124     7.527 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.480     8.006    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     8.130 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.485     8.616    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X5Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.754    11.004    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                         clock pessimism              0.129    11.134    
                         clock uncertainty           -0.035    11.098    
    SLICE_X5Y82          FDRE (Setup_fdre_C_CE)      -0.205    10.893    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 2.156ns (40.200%)  route 3.207ns (59.800%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 11.004 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.873     3.253    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X8Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.478     3.731 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           1.222     4.952    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.296     5.248 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.248    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.761 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.761    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.015 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.687     6.703    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.367     7.070 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3/O
                         net (fo=5, routed)           0.333     7.403    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_1
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.124     7.527 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.480     8.006    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     8.130 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.485     8.616    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X5Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.754    11.004    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                         clock pessimism              0.129    11.134    
                         clock uncertainty           -0.035    11.098    
    SLICE_X5Y82          FDRE (Setup_fdre_C_CE)      -0.205    10.893    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 2.156ns (40.200%)  route 3.207ns (59.800%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 11.004 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.873     3.253    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X8Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.478     3.731 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           1.222     4.952    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.296     5.248 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.248    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.761 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.761    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.015 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.687     6.703    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.367     7.070 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3/O
                         net (fo=5, routed)           0.333     7.403    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_1
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.124     7.527 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.480     8.006    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     8.130 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.485     8.616    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X5Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.754    11.004    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                         clock pessimism              0.129    11.134    
                         clock uncertainty           -0.035    11.098    
    SLICE_X5Y82          FDRE (Setup_fdre_C_CE)      -0.205    10.893    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 2.156ns (40.200%)  route 3.207ns (59.800%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 11.004 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.873     3.253    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X8Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.478     3.731 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           1.222     4.952    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.296     5.248 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.248    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.761 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.761    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.015 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.687     6.703    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.367     7.070 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3/O
                         net (fo=5, routed)           0.333     7.403    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_1
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.124     7.527 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.480     8.006    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     8.130 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.485     8.616    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X5Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.754    11.004    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                         clock pessimism              0.129    11.134    
                         clock uncertainty           -0.035    11.098    
    SLICE_X5Y82          FDRE (Setup_fdre_C_CE)      -0.205    10.893    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  2.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.283     1.026    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.141     1.167 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/Q
                         net (fo=1, routed)           0.056     1.223    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[8]
    SLICE_X9Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.319     1.658    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
                         clock pessimism             -0.631     1.026    
    SLICE_X9Y82          FDRE (Hold_fdre_C_D)         0.078     1.104    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.283     1.026    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.141     1.167 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     1.223    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[6]
    SLICE_X9Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.319     1.658    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]/C
                         clock pessimism             -0.631     1.026    
    SLICE_X9Y82          FDRE (Hold_fdre_C_D)         0.076     1.102    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.283     1.026    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.141     1.167 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.223    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[10]
    SLICE_X9Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.319     1.658    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[10]/C
                         clock pessimism             -0.631     1.026    
    SLICE_X9Y82          FDRE (Hold_fdre_C_D)         0.075     1.101    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.286     1.029    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X11Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     1.170 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.226    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[3]
    SLICE_X11Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.321     1.660    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X11Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
                         clock pessimism             -0.630     1.029    
    SLICE_X11Y83         FDRE (Hold_fdre_C_D)         0.075     1.104    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.283     1.026    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.141     1.167 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/Q
                         net (fo=1, routed)           0.056     1.223    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[4]
    SLICE_X9Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.319     1.658    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
                         clock pessimism             -0.631     1.026    
    SLICE_X9Y82          FDRE (Hold_fdre_C_D)         0.071     1.097    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.253     0.996    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X1Y78          FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.137 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[0]/Q
                         net (fo=2, routed)           0.068     1.206    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3[0]
    SLICE_X1Y78          FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.287     1.626    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X1Y78          FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[0]/C
                         clock pessimism             -0.629     0.996    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.075     1.071    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.286     1.029    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X10Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164     1.193 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     1.249    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[5]
    SLICE_X10Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.321     1.660    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X10Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
                         clock pessimism             -0.630     1.029    
    SLICE_X10Y83         FDRE (Hold_fdre_C_D)         0.064     1.093    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.285     1.028    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X10Y82         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     1.192 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/Q
                         net (fo=1, routed)           0.056     1.248    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[7]
    SLICE_X10Y82         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.320     1.659    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X10Y82         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/C
                         clock pessimism             -0.630     1.028    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.064     1.092    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.286     1.029    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X10Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164     1.193 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/Q
                         net (fo=1, routed)           0.056     1.249    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[9]
    SLICE_X10Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.321     1.660    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X10Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]/C
                         clock pessimism             -0.630     1.029    
    SLICE_X10Y83         FDRE (Hold_fdre_C_D)         0.064     1.093    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.285     1.028    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X10Y82         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     1.192 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.248    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[0]
    SLICE_X10Y82         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.320     1.659    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X10Y82         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]/C
                         clock pessimism             -0.630     1.028    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.060     1.088    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phy_rx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         8.000       4.826      BUFR_X0Y5     core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y17  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y32  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFIO/I             n/a            1.666         8.000       6.334      BUFIO_X0Y5    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X3Y83   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y83   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y83   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y83   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y83   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y73   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y73   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y73   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y73   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y73   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y73   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y83   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y83   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y83   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y83   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y73   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y73   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y73   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y73   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y73   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y73   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_out
  To Clock:  clk90_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk90_mmcm_out  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk90_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.855ns  (logic 0.456ns (53.313%)  route 0.399ns (46.687%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88                                       0.000     0.000 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/Q
                         net (fo=3, routed)           0.399     0.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst_0
    OLOGIC_X0Y89         ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D2
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    OLOGIC_X0Y89         ODDR (Setup_oddr_C_D2)      -0.834     1.166    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst
  -------------------------------------------------------------------
                         required time                          1.166    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk90_mmcm_out  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk90_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.840ns  (logic 0.456ns (54.309%)  route 0.384ns (45.691%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89                                       0.000     0.000 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/Q
                         net (fo=3, routed)           0.384     0.840    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/rgmii_tx_clk_1
    OLOGIC_X0Y89         ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D1
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    OLOGIC_X0Y89         ODDR (Setup_oddr_C_D1)      -0.834     1.166    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst
  -------------------------------------------------------------------
                         required time                          1.166    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  0.326    





---------------------------------------------------------------------------------------------------
From Clock:  phy_rx_clk
  To Clock:  clk_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        6.353ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.370ns  (logic 0.419ns (30.580%)  route 0.951ns (69.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.951     1.370    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X7Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)       -0.277     7.723    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.723    
                         arrival time                          -1.370    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.536ns  (logic 0.456ns (29.689%)  route 1.080ns (70.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           1.080     1.536    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X7Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)       -0.105     7.895    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.452ns  (logic 0.456ns (31.407%)  route 0.996ns (68.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.996     1.452    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X5Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)       -0.067     7.933    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.404ns  (logic 0.456ns (32.489%)  route 0.948ns (67.511%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/Q
                         net (fo=1, routed)           0.948     1.404    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[10]
    SLICE_X7Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)       -0.105     7.895    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -1.404    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.499ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.268ns  (logic 0.419ns (33.034%)  route 0.849ns (66.966%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/Q
                         net (fo=1, routed)           0.849     1.268    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[9]
    SLICE_X5Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)       -0.233     7.767    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.767    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                  6.499    

Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.276ns  (logic 0.419ns (32.827%)  route 0.857ns (67.173%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           0.857     1.276    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X6Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y78          FDRE (Setup_fdre_C_D)       -0.201     7.799    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -1.276    
  -------------------------------------------------------------------
                         slack                                  6.523    

Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.148ns  (logic 0.419ns (36.485%)  route 0.729ns (63.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.729     1.148    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X5Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)       -0.253     7.747    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.747    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.621ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.318ns  (logic 0.456ns (34.608%)  route 0.862ns (65.392%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.862     1.318    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X5Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)       -0.061     7.939    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -1.318    
  -------------------------------------------------------------------
                         slack                                  6.621    

Slack (MET) :             6.643ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.137ns  (logic 0.419ns (36.865%)  route 0.718ns (63.135%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.718     1.137    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X6Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y78          FDRE (Setup_fdre_C_D)       -0.220     7.780    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                  6.643    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.176ns  (logic 0.456ns (38.791%)  route 0.720ns (61.209%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/Q
                         net (fo=1, routed)           0.720     1.176    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]
    SLICE_X7Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)       -0.108     7.892    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          7.892    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                  6.716    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_out
  To Clock:  phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.405ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.331ns  (logic 0.419ns (31.472%)  route 0.912ns (68.528%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.912     1.331    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[8]
    SLICE_X9Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)       -0.264     7.736    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.608ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/mii_select_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.311ns  (logic 0.456ns (34.777%)  route 0.855ns (65.223%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75                                       0.000     0.000 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/mii_select_reg_reg/C
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/mii_select_reg_reg/Q
                         net (fo=3, routed)           0.855     1.311    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/mii_select_reg_reg_n_0
    SLICE_X3Y83          FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y83          FDRE (Setup_fdre_C_D)       -0.081     7.919    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -1.311    
  -------------------------------------------------------------------
                         slack                                  6.608    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.045ns  (logic 0.419ns (40.100%)  route 0.626ns (59.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.626     1.045    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[4]
    SLICE_X9Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)       -0.266     7.734    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.719ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.186ns  (logic 0.456ns (38.435%)  route 0.730ns (61.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/Q
                         net (fo=1, routed)           0.730     1.186    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[10]
    SLICE_X9Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)       -0.095     7.905    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  6.719    

Slack (MET) :             6.757ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.023ns  (logic 0.419ns (40.976%)  route 0.604ns (59.024%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.604     1.023    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[9]
    SLICE_X10Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)       -0.220     7.780    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                  6.757    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.323%)  route 0.595ns (58.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.595     1.014    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[2]
    SLICE_X10Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)       -0.215     7.785    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.968ns  (logic 0.419ns (43.298%)  route 0.549ns (56.702%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.549     0.968    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_0
    SLICE_X4Y85          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)       -0.219     7.781    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          7.781    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.952ns  (logic 0.419ns (44.024%)  route 0.533ns (55.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94                                       0.000     0.000 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/C
    SLICE_X5Y94          FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/Q
                         net (fo=3, routed)           0.533     0.952    core_inst/eth_mac_inst/rx_fifo/fifo_inst/D[0]
    SLICE_X5Y95          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y95          FDRE (Setup_fdre_C_D)       -0.222     7.778    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                  6.826    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.108ns  (logic 0.456ns (41.164%)  route 0.652ns (58.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/Q
                         net (fo=1, routed)           0.652     1.108    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[12]
    SLICE_X10Y84         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y84         FDRE (Setup_fdre_C_D)       -0.047     7.953    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.380%)  route 0.646ns (58.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.646     1.102    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[1]
    SLICE_X10Y82         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y82         FDRE (Setup_fdre_C_D)       -0.043     7.957    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                  6.855    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_mmcm_out
  To Clock:  clk_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        5.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.456ns (33.909%)  route 0.889ns (66.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.197ns = ( 14.197 - 8.000 ) 
    Source Clock Delay      (SCD):    6.727ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        2.026     6.727    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_int
    SLICE_X3Y97          FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDPE (Prop_fdpe_C_Q)         0.456     7.183 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/Q
                         net (fo=30, routed)          0.889     8.072    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]_2[0]
    SLICE_X0Y100         FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.567    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.723    12.373    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.733    14.197    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X0Y100         FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.245    14.442    
                         clock uncertainty           -0.071    14.371    
    SLICE_X0Y100         FDPE (Recov_fdpe_C_PRE)     -0.359    14.012    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         14.012    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                  5.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.907%)  route 0.347ns (71.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.724     2.014    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_int
    SLICE_X3Y97          FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDPE (Prop_fdpe_C_Q)         0.141     2.155 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/Q
                         net (fo=30, routed)          0.347     2.502    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]_2[0]
    SLICE_X0Y100         FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.930     2.501    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X0Y100         FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism             -0.286     2.215    
    SLICE_X0Y100         FDPE (Remov_fdpe_C_PRE)     -0.095     2.120    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.382    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  phy_rx_clk
  To Clock:  phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.518ns (49.341%)  route 0.532ns (50.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 11.007 - 8.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.798     3.178    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X2Y86          FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDPE (Prop_fdpe_C_Q)         0.518     3.696 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=44, routed)          0.532     4.227    core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]
    SLICE_X6Y86          FDPE                                         f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.757    11.007    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y86          FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.129    11.137    
                         clock uncertainty           -0.035    11.101    
    SLICE_X6Y86          FDPE (Recov_fdpe_C_PRE)     -0.361    10.740    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         10.740    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                  6.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.839%)  route 0.219ns (57.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.259     1.002    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X2Y86          FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDPE (Prop_fdpe_C_Q)         0.164     1.166 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=44, routed)          0.219     1.385    core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]
    SLICE_X6Y86          FDPE                                         f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.295     1.634    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y86          FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.595     1.038    
    SLICE_X6Y86          FDPE (Remov_fdpe_C_PRE)     -0.071     0.967    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.418    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mmcm_out
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.651ns  (logic 4.163ns (35.730%)  route 7.488ns (64.270%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.756     6.457    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.518     6.975 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         0.906     7.881    sync_reset_inst/Q[0]
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124     8.005 r  sync_reset_inst/phy_reset_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.583    14.587    phy_reset_n_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.521    18.108 r  phy_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000    18.108    phy_reset_n
    U7                                                                r  phy_reset_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.411ns  (logic 3.435ns (53.583%)  route 2.976ns (46.417%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.936     6.637    core_inst/clk_int
    SLICE_X20Y83         FDRE                                         r  core_inst/led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y83         FDRE (Prop_fdre_C_Q)         0.518     7.155 r  core_inst/led_reg_reg[3]/Q
                         net (fo=1, routed)           2.976    10.131    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.917    13.048 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.048    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.383ns  (logic 3.433ns (53.787%)  route 2.950ns (46.213%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.936     6.637    core_inst/clk_int
    SLICE_X20Y83         FDRE                                         r  core_inst/led_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y83         FDRE (Prop_fdre_C_Q)         0.518     7.155 r  core_inst/led_reg_reg[6]/Q
                         net (fo=1, routed)           2.950    10.105    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         2.915    13.020 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.020    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.314ns  (logic 3.371ns (53.396%)  route 2.942ns (46.604%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.936     6.637    core_inst/clk_int
    SLICE_X21Y83         FDRE                                         r  core_inst/led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y83         FDRE (Prop_fdre_C_Q)         0.456     7.093 r  core_inst/led_reg_reg[2]/Q
                         net (fo=1, routed)           2.942    10.035    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.915    12.951 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.951    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.215ns  (logic 3.439ns (55.330%)  route 2.776ns (44.670%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.936     6.637    core_inst/clk_int
    SLICE_X20Y83         FDRE                                         r  core_inst/led_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y83         FDRE (Prop_fdre_C_Q)         0.518     7.155 r  core_inst/led_reg_reg[5]/Q
                         net (fo=1, routed)           2.776     9.931    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         2.921    12.852 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.852    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.163ns  (logic 3.405ns (55.248%)  route 2.758ns (44.752%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.936     6.637    core_inst/clk_int
    SLICE_X21Y83         FDRE                                         r  core_inst/led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y83         FDRE (Prop_fdre_C_Q)         0.456     7.093 r  core_inst/led_reg_reg[1]/Q
                         net (fo=1, routed)           2.758     9.851    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         2.949    12.800 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.800    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.143ns  (logic 3.410ns (55.509%)  route 2.733ns (44.491%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.936     6.637    core_inst/clk_int
    SLICE_X21Y83         FDRE                                         r  core_inst/led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y83         FDRE (Prop_fdre_C_Q)         0.456     7.093 r  core_inst/led_reg_reg[0]/Q
                         net (fo=1, routed)           2.733     9.826    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         2.954    12.780 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.780    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.084ns  (logic 3.449ns (56.695%)  route 2.635ns (43.305%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.936     6.637    core_inst/clk_int
    SLICE_X20Y83         FDRE                                         r  core_inst/led_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y83         FDRE (Prop_fdre_C_Q)         0.518     7.155 r  core_inst/led_reg_reg[4]/Q
                         net (fo=1, routed)           2.635     9.790    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.931    12.721 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.721    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.944ns  (logic 3.487ns (58.658%)  route 2.457ns (41.342%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.941     6.642    core_inst/clk_int
    SLICE_X20Y88         FDRE                                         r  core_inst/led_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y88         FDRE (Prop_fdre_C_Q)         0.518     7.160 r  core_inst/led_reg_reg[7]/Q
                         net (fo=1, routed)           2.457     9.617    led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         2.969    12.586 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.586    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/led_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.396ns (66.214%)  route 0.712ns (33.786%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.689     1.979    core_inst/clk_int
    SLICE_X20Y88         FDRE                                         r  core_inst/led_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y88         FDRE (Prop_fdre_C_Q)         0.164     2.143 r  core_inst/led_reg_reg[7]/Q
                         net (fo=1, routed)           0.712     2.856    led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         1.232     4.088 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.088    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.359ns (62.010%)  route 0.833ns (37.990%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.686     1.976    core_inst/clk_int
    SLICE_X20Y83         FDRE                                         r  core_inst/led_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y83         FDRE (Prop_fdre_C_Q)         0.164     2.140 r  core_inst/led_reg_reg[4]/Q
                         net (fo=1, routed)           0.833     2.973    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.195     4.168 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.168    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.358ns (61.679%)  route 0.844ns (38.321%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.686     1.976    core_inst/clk_int
    SLICE_X21Y83         FDRE                                         r  core_inst/led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y83         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  core_inst/led_reg_reg[0]/Q
                         net (fo=1, routed)           0.844     2.961    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.217     4.178 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.178    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.354ns (61.117%)  route 0.861ns (38.883%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.686     1.976    core_inst/clk_int
    SLICE_X21Y83         FDRE                                         r  core_inst/led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y83         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  core_inst/led_reg_reg[1]/Q
                         net (fo=1, routed)           0.861     2.978    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.213     4.191 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.191    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.349ns (60.699%)  route 0.873ns (39.301%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.686     1.976    core_inst/clk_int
    SLICE_X20Y83         FDRE                                         r  core_inst/led_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y83         FDRE (Prop_fdre_C_Q)         0.164     2.140 r  core_inst/led_reg_reg[5]/Q
                         net (fo=1, routed)           0.873     3.013    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         1.185     4.198 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.198    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.320ns (58.530%)  route 0.935ns (41.470%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.686     1.976    core_inst/clk_int
    SLICE_X21Y83         FDRE                                         r  core_inst/led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y83         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  core_inst/led_reg_reg[2]/Q
                         net (fo=1, routed)           0.935     3.053    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         1.179     4.232 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.232    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.343ns (58.784%)  route 0.942ns (41.216%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.686     1.976    core_inst/clk_int
    SLICE_X20Y83         FDRE                                         r  core_inst/led_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y83         FDRE (Prop_fdre_C_Q)         0.164     2.140 r  core_inst/led_reg_reg[6]/Q
                         net (fo=1, routed)           0.942     3.082    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         1.179     4.261 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.261    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.345ns (58.259%)  route 0.964ns (41.741%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.686     1.976    core_inst/clk_int
    SLICE_X20Y83         FDRE                                         r  core_inst/led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y83         FDRE (Prop_fdre_C_Q)         0.164     2.140 r  core_inst/led_reg_reg[3]/Q
                         net (fo=1, routed)           0.964     3.104    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.181     4.285 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.285    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.487ns  (logic 1.431ns (31.890%)  route 3.056ns (68.110%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.616     1.906    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.164     2.070 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         0.339     2.409    sync_reset_inst/Q[0]
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.045     2.454 r  sync_reset_inst/phy_reset_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.718     5.171    phy_reset_n_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.222     6.393 r  phy_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000     6.393    phy_reset_n
    U7                                                                r  phy_reset_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mmcm_out
  To Clock:  clk90_mmcm_out

Max Delay             0 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk90_mmcm_out  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.261%)  route 0.193ns (57.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 4.563 - 2.000 ) 
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.721     2.011    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_int
    SLICE_X1Y89          FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     2.152 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/Q
                         net (fo=3, routed)           0.193     2.345    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/rgmii_tx_clk_1
    OLOGIC_X0Y89         ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk90_mmcm_out rise edge)
                                                      2.000     2.000 r  
    R4                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     2.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     2.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.964 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.579     3.543    clk90_mmcm_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.572 r  clk90_bufg_inst/O
                         net (fo=1, routed)           0.992     4.563    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/clk90_int
    OLOGIC_X0Y89         ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk90_mmcm_out  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.249%)  route 0.209ns (59.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 4.563 - 2.000 ) 
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.721     2.011    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_int
    SLICE_X0Y88          FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     2.152 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/Q
                         net (fo=3, routed)           0.209     2.362    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst_0
    OLOGIC_X0Y89         ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk90_mmcm_out rise edge)
                                                      2.000     2.000 r  
    R4                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     2.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     2.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.964 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.579     3.543    clk90_mmcm_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.572 r  clk90_bufg_inst/O
                         net (fo=1, routed)           0.992     4.563    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/clk90_int
    OLOGIC_X0Y89         ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_mmcm_out

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.849ns  (logic 0.124ns (2.557%)  route 4.725ns (97.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           4.196     4.196    sync_reset_inst/mmcm_locked
    SLICE_X40Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.320 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.529     4.849    sync_reset_inst/rst0
    SLICE_X40Y105        FDPE                                         f  sync_reset_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.723     4.373    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.464 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.636     6.100    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.849ns  (logic 0.124ns (2.557%)  route 4.725ns (97.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           4.196     4.196    sync_reset_inst/mmcm_locked
    SLICE_X40Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.320 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.529     4.849    sync_reset_inst/rst0
    SLICE_X40Y105        FDPE                                         f  sync_reset_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.723     4.373    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.464 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.636     6.100    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.849ns  (logic 0.124ns (2.557%)  route 4.725ns (97.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           4.196     4.196    sync_reset_inst/mmcm_locked
    SLICE_X40Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.320 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.529     4.849    sync_reset_inst/rst0
    SLICE_X40Y105        FDPE                                         f  sync_reset_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.723     4.373    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.464 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.636     6.100    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.849ns  (logic 0.124ns (2.557%)  route 4.725ns (97.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           4.196     4.196    sync_reset_inst/mmcm_locked
    SLICE_X40Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.320 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.529     4.849    sync_reset_inst/rst0
    SLICE_X40Y105        FDPE                                         f  sync_reset_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.723     4.373    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.464 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.636     6.100    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.112ns  (logic 0.045ns (2.131%)  route 2.067ns (97.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           1.893     1.893    sync_reset_inst/mmcm_locked
    SLICE_X40Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.938 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.174     2.112    sync_reset_inst/rst0
    SLICE_X40Y105        FDPE                                         f  sync_reset_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.888     2.459    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.112ns  (logic 0.045ns (2.131%)  route 2.067ns (97.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           1.893     1.893    sync_reset_inst/mmcm_locked
    SLICE_X40Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.938 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.174     2.112    sync_reset_inst/rst0
    SLICE_X40Y105        FDPE                                         f  sync_reset_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.888     2.459    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.112ns  (logic 0.045ns (2.131%)  route 2.067ns (97.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           1.893     1.893    sync_reset_inst/mmcm_locked
    SLICE_X40Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.938 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.174     2.112    sync_reset_inst/rst0
    SLICE_X40Y105        FDPE                                         f  sync_reset_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.888     2.459    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.112ns  (logic 0.045ns (2.131%)  route 2.067ns (97.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           1.893     1.893    sync_reset_inst/mmcm_locked
    SLICE_X40Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.938 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.174     2.112    sync_reset_inst/rst0
    SLICE_X40Y105        FDPE                                         f  sync_reset_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.888     2.459    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mmcm_out
  To Clock:  clk_mmcm_out

Max Delay             4 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.345ns  (logic 0.518ns (8.165%)  route 5.827ns (91.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.360ns
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.756     6.457    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.518     6.975 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         5.827    12.802    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X5Y94          FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.723     4.373    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.464 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.896     6.360    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_int
    SLICE_X5Y94          FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.844ns  (logic 0.518ns (8.864%)  route 5.326ns (91.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.363ns
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.756     6.457    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.518     6.975 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         5.326    12.301    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X3Y97          FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.723     4.373    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.464 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.899     6.363    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_int
    SLICE_X3Y97          FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.844ns  (logic 0.518ns (8.864%)  route 5.326ns (91.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.363ns
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.756     6.457    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.518     6.975 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         5.326    12.301    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X3Y97          FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.723     4.373    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.464 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.899     6.363    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_int
    SLICE_X3Y97          FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.844ns  (logic 0.518ns (8.864%)  route 5.326ns (91.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.363ns
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.756     6.457    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.518     6.975 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         5.326    12.301    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X3Y97          FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.723     4.373    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.464 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.899     6.363    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_int
    SLICE_X3Y97          FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.946%)  route 0.129ns (44.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.655     1.945    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X6Y102         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.164     2.109 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=5, routed)           0.129     2.238    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_reg
    SLICE_X2Y102         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.930     2.501    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X2Y102         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.337%)  route 0.170ns (54.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.656     1.946    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X0Y100         FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDPE (Prop_fdpe_C_Q)         0.141     2.087 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.170     2.257    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg
    SLICE_X0Y101         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.930     2.501    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X0Y101         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.382%)  route 0.177ns (55.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.655     1.945    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X4Y102         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     2.086 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/Q
                         net (fo=1, routed)           0.177     2.262    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[12]
    SLICE_X4Y103         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.928     2.499    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X4Y103         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.476%)  route 0.205ns (61.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.656     1.946    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X3Y100         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.128     2.074 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.205     2.278    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X2Y100         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.930     2.501    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X2Y100         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.044%)  route 0.170ns (50.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.656     1.946    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X2Y101         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     2.110 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/Q
                         net (fo=1, routed)           0.170     2.280    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[11]
    SLICE_X3Y103         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.929     2.500    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X3Y103         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.912%)  route 0.189ns (56.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.656     1.946    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X2Y102         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.148     2.094 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.189     2.283    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X2Y103         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.929     2.500    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X2Y103         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.145%)  route 0.210ns (59.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.655     1.945    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X7Y102         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141     2.086 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.210     2.296    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X5Y102         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.929     2.500    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X5Y102         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.337%)  route 0.224ns (63.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.656     1.946    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X3Y100         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.128     2.074 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.224     2.298    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X2Y100         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.930     2.501    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X2Y100         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.842%)  route 0.214ns (59.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.656     1.946    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X2Y101         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.148     2.094 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.214     2.308    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[8]
    SLICE_X3Y103         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.929     2.500    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X3Y103         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.945%)  route 0.231ns (62.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.656     1.946    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X3Y100         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     2.087 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.231     2.317    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X6Y100         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.929     2.500    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X6Y100         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  phy_rx_clk
  To Clock:  clk_mmcm_out

Max Delay             0 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.148ns (53.312%)  route 0.130ns (46.688%))
  Logic Levels:           0  
  Clock Path Skew:        1.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.251     0.994    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/output_clk
    SLICE_X2Y73          FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.148     1.142 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/Q
                         net (fo=2, routed)           0.130     1.272    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale[2]
    SLICE_X2Y74          FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.984     2.555    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/clk_int
    SLICE_X2Y74          FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg[0]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.993%)  route 0.164ns (50.007%))
  Logic Levels:           0  
  Clock Path Skew:        1.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.259     1.002    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y86          FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDPE (Prop_fdpe_C_Q)         0.164     1.166 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.164     1.331    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg
    SLICE_X6Y87          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.994     2.565    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X6Y87          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.803%)  route 0.213ns (60.197%))
  Logic Levels:           0  
  Clock Path Skew:        1.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.257     1.000    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.141 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.213     1.355    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X6Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.986     2.557    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X6Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.801%)  route 0.213ns (60.199%))
  Logic Levels:           0  
  Clock Path Skew:        1.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.257     1.000    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.141 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           0.213     1.355    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X6Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.986     2.557    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X6Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.793%)  route 0.240ns (65.207%))
  Logic Levels:           0  
  Clock Path Skew:        1.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.256     0.999    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.128     1.127 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           0.240     1.367    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[11]
    SLICE_X4Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.985     2.556    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X4Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.053%)  route 0.240ns (62.947%))
  Logic Levels:           0  
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.256     0.999    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.140 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/Q
                         net (fo=1, routed)           0.240     1.380    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]
    SLICE_X7Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.986     2.557    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X7Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.702%)  route 0.263ns (67.298%))
  Logic Levels:           0  
  Clock Path Skew:        1.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.257     1.000    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.128     1.128 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.263     1.392    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X5Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.985     2.556    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X5Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.540%)  route 0.273ns (62.460%))
  Logic Levels:           0  
  Clock Path Skew:        1.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.259     1.002    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y85          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164     1.166 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=6, routed)           0.273     1.439    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X4Y84          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.992     2.563    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X4Y84          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.128ns (28.121%)  route 0.327ns (71.879%))
  Logic Levels:           0  
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.256     0.999    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.128     1.127 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.327     1.455    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X7Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.986     2.557    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X7Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.418%)  route 0.323ns (69.582%))
  Logic Levels:           0  
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.256     0.999    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.140 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/Q
                         net (fo=1, routed)           0.323     1.463    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[10]
    SLICE_X7Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.986     2.557    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X7Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mmcm_out
  To Clock:  phy_rx_clk

Max Delay             4 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.285ns  (logic 0.518ns (9.801%)  route 4.767ns (90.199%))
  Logic Levels:           0  
  Clock Path Skew:        -3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.756     6.457    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.518     6.975 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         4.767    11.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X2Y86          FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     1.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486     2.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.756     3.006    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X2Y86          FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.285ns  (logic 0.518ns (9.801%)  route 4.767ns (90.199%))
  Logic Levels:           0  
  Clock Path Skew:        -3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.756     6.457    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.518     6.975 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         4.767    11.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X2Y86          FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     1.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486     2.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.756     3.006    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X2Y86          FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.285ns  (logic 0.518ns (9.801%)  route 4.767ns (90.199%))
  Logic Levels:           0  
  Clock Path Skew:        -3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.756     6.457    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.518     6.975 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         4.767    11.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X2Y86          FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     1.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486     2.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.756     3.006    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X2Y86          FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[3]/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.285ns  (logic 0.518ns (9.801%)  route 4.767ns (90.199%))
  Logic Levels:           0  
  Clock Path Skew:        -3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                         net (fo=2768, routed)        1.756     6.457    sync_reset_inst/clk_int
    SLICE_X40Y105        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDPE (Prop_fdpe_C_Q)         0.518     6.975 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=319, routed)         4.767    11.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X2Y86          FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     1.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486     2.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.756     3.006    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X2Y86          FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.770%)  route 0.164ns (56.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.685     1.975    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X9Y80          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.128     2.103 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.164     2.268    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[6]
    SLICE_X9Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.319     1.658    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.057%)  route 0.184ns (58.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.720     2.010    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_int
    SLICE_X5Y94          FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDPE (Prop_fdpe_C_Q)         0.128     2.138 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/Q
                         net (fo=3, routed)           0.184     2.322    core_inst/eth_mac_inst/rx_fifo/fifo_inst/D[0]
    SLICE_X5Y95          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.300     1.639    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y95          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.307%)  route 0.225ns (63.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.686     1.976    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X9Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.128     2.104 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.225     2.329    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[9]
    SLICE_X10Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.321     1.660    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X10Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.966%)  route 0.228ns (64.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.685     1.975    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X9Y80          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.128     2.103 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.228     2.331    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[4]
    SLICE_X9Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.319     1.658    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.586%)  route 0.215ns (60.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.686     1.976    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X9Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     2.117 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.215     2.332    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[7]
    SLICE_X10Y82         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.320     1.659    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X10Y82         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.423%)  route 0.217ns (60.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.685     1.975    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X9Y80          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     2.116 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.217     2.333    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[3]
    SLICE_X11Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.321     1.660    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X11Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.179%)  route 0.199ns (60.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.716     2.006    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X4Y84          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.128     2.134 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.199     2.333    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_0
    SLICE_X4Y85          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.295     1.634    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X4Y85          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.658%)  route 0.231ns (64.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.685     1.975    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X9Y80          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.128     2.103 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.231     2.334    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[2]
    SLICE_X10Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.321     1.660    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X10Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.807%)  route 0.222ns (61.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.685     1.975    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X9Y80          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     2.116 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.222     2.339    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[0]
    SLICE_X10Y82         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.320     1.659    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X10Y82         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.298%)  route 0.227ns (61.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.685     1.975    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X9Y80          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     2.116 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.227     2.343    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[5]
    SLICE_X10Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.321     1.660    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X10Y83         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk90_mmcm_out
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk90_mmcm_out  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            phy_tx_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.962ns  (logic 2.961ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_mmcm_out fall edge)
                                                      6.000     6.000 f  
    R4                                                0.000     6.000 f  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     7.475 f  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     8.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.796 f  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.808    10.605    clk90_mmcm_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.701 f  clk90_bufg_inst/O
                         net (fo=1, routed)           2.029    12.729    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/clk90_int
    OLOGIC_X0Y89         ODDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         ODDR (Prop_oddr_C_Q)         0.472    13.201 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/Q
                         net (fo=1, routed)           0.001    13.202    phy_tx_clk_OBUF
    AA14                 OBUF (Prop_obuf_I_O)         2.489    15.692 r  phy_tx_clk_OBUF_inst/O
                         net (fo=0)                   0.000    15.692    phy_tx_clk
    AA14                                                              r  phy_tx_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk90_mmcm_out  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            phy_tx_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.166ns  (logic 1.165ns (99.914%)  route 0.001ns (0.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_mmcm_out rise edge)
                                                      2.000     2.000 r  
    R4                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     2.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.733 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.531     3.264    clk90_mmcm_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.290 r  clk90_bufg_inst/O
                         net (fo=1, routed)           0.713     4.003    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/clk90_int
    OLOGIC_X0Y89         ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         ODDR (Prop_oddr_C_Q)         0.177     4.180 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/Q
                         net (fo=1, routed)           0.001     4.181    phy_tx_clk_OBUF
    AA14                 OBUF (Prop_obuf_I_O)         0.988     5.169 r  phy_tx_clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.169    phy_tx_clk
    AA14                                                              r  phy_tx_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_200_mmcm_out
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKOUT2
                            (clock source 'clk_200_mmcm_out'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelayctrl_inst/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.609ns  (logic 0.096ns (2.660%)  route 3.513ns (97.340%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_mmcm_out fall edge)
                                                      2.500     2.500 f  
    R4                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 f  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     5.208    clk_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.296 f  clk_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.808     7.105    clk_200_mmcm_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.201 f  clk_200_bufg_inst/O
                         net (fo=1, routed)           1.704     8.905    clk_200_int
    IDELAYCTRL_X0Y1      IDELAYCTRL                                   f  idelayctrl_inst/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKOUT2
                            (clock source 'clk_200_mmcm_out'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelayctrl_inst/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.179ns  (logic 0.026ns (2.205%)  route 1.153ns (97.795%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.531     1.264    clk_200_mmcm_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_200_bufg_inst/O
                         net (fo=1, routed)           0.622     1.912    clk_200_int
    IDELAYCTRL_X0Y1      IDELAYCTRL                                   r  idelayctrl_inst/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mmcm_out
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.986ns  (logic 2.985ns (99.966%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     6.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.796 f  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     8.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.701 f  clk_bufg_inst/O
                         net (fo=2768, routed)        2.018    10.718    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y80         ODDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472    11.190 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/Q
                         net (fo=1, routed)           0.001    11.191    phy_tx_ctl_OBUF
    V10                  OBUF (Prop_obuf_I_O)         2.513    13.704 r  phy_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000    13.704    phy_tx_ctl
    V10                                                               r  phy_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[2].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.963ns  (logic 2.962ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     6.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.796 f  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     8.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.701 f  clk_bufg_inst/O
                         net (fo=2768, routed)        2.015    10.715    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y75         ODDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[2].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y75         ODDR (Prop_oddr_C_Q)         0.472    11.187 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[2].oddr_inst/Q
                         net (fo=1, routed)           0.001    11.188    phy_txd_OBUF[1]
    W12                  OBUF (Prop_obuf_I_O)         2.490    13.678 r  phy_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.678    phy_txd[1]
    W12                                                               r  phy_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[3].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.963ns  (logic 2.962ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     6.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.796 f  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     8.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.701 f  clk_bufg_inst/O
                         net (fo=2768, routed)        2.015    10.715    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y76         ODDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[3].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.472    11.187 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[3].oddr_inst/Q
                         net (fo=1, routed)           0.001    11.188    phy_txd_OBUF[2]
    W11                  OBUF (Prop_obuf_I_O)         2.490    13.678 r  phy_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.678    phy_txd[2]
    W11                                                               r  phy_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.958ns  (logic 2.957ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     6.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.796 f  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     8.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.701 f  clk_bufg_inst/O
                         net (fo=2768, routed)        2.017    10.717    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y78         ODDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y78         ODDR (Prop_oddr_C_Q)         0.472    11.189 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/Q
                         net (fo=1, routed)           0.001    11.190    phy_txd_OBUF[3]
    Y11                  OBUF (Prop_obuf_I_O)         2.485    13.676 r  phy_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.676    phy_txd[3]
    Y11                                                               r  phy_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[1].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.956ns  (logic 2.955ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     6.708    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.796 f  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.808     8.605    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.701 f  clk_bufg_inst/O
                         net (fo=2768, routed)        2.017    10.717    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y77         ODDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[1].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y77         ODDR (Prop_oddr_C_Q)         0.472    11.189 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[1].oddr_inst/Q
                         net (fo=1, routed)           0.001    11.190    phy_txd_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         2.483    13.673 r  phy_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.673    phy_txd[0]
    Y12                                                               r  phy_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[1].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.160ns  (logic 1.159ns (99.914%)  route 0.001ns (0.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.707     1.997    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y77         ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[1].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y77         ODDR (Prop_oddr_C_Q)         0.177     2.174 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[1].oddr_inst/Q
                         net (fo=1, routed)           0.001     2.175    phy_txd_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         0.982     3.157 r  phy_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.157    phy_txd[0]
    Y12                                                               r  phy_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.162ns  (logic 1.161ns (99.914%)  route 0.001ns (0.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.707     1.997    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y78         ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y78         ODDR (Prop_oddr_C_Q)         0.177     2.174 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/Q
                         net (fo=1, routed)           0.001     2.175    phy_txd_OBUF[3]
    Y11                  OBUF (Prop_obuf_I_O)         0.984     3.159 r  phy_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.159    phy_txd[3]
    Y11                                                               r  phy_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[3].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.166ns  (logic 1.165ns (99.914%)  route 0.001ns (0.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.706     1.996    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y76         ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[3].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.177     2.173 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[3].oddr_inst/Q
                         net (fo=1, routed)           0.001     2.174    phy_txd_OBUF[2]
    W11                  OBUF (Prop_obuf_I_O)         0.988     3.162 r  phy_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.162    phy_txd[2]
    W11                                                               r  phy_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[2].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.166ns  (logic 1.165ns (99.914%)  route 0.001ns (0.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.706     1.996    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y75         ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[2].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y75         ODDR (Prop_oddr_C_Q)         0.177     2.173 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[2].oddr_inst/Q
                         net (fo=1, routed)           0.001     2.174    phy_txd_OBUF[1]
    W12                  OBUF (Prop_obuf_I_O)         0.988     3.163 r  phy_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.163    phy_txd[1]
    W12                                                               r  phy_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.189ns  (logic 1.188ns (99.916%)  route 0.001ns (0.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                         net (fo=2768, routed)        0.708     1.998    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y80         ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.177     2.175 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/Q
                         net (fo=1, routed)           0.001     2.176    phy_tx_ctl_OBUF
    V10                  OBUF (Prop_obuf_I_O)         1.011     3.187 r  phy_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     3.187    phy_tx_ctl
    V10                                                               r  phy_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 f  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     7.708    clk_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.796 f  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.810    mmcm_clkfb
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.733 r  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.738    mmcm_clkfb
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  phy_rx_clk

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 phy_rx_ctl
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.204ns  (logic 2.204ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns = ( 7.389 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  phy_rx_ctl (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_ctl
    W10                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  phy_rx_ctl_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.389    phy_rx_ctl_IBUF
    IDELAY_X0Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     2.204 r  phy_rx_ctl_idelay/DATAOUT
                         net (fo=1, routed)           0.000     2.204    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[0]
    ILOGIC_X0Y79         IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     5.306 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.370     5.676    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.431     7.107 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.282     7.389    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y79         IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/C

Slack:                    inf
  Source:                 phy_rxd[2]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.200ns  (logic 2.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 7.399 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB15                                              0.000     0.000 r  phy_rxd[2] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[2]
    AB15                 IBUF (Prop_ibuf_I_O)         1.385     1.385 r  phy_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     1.385    phy_rxd_IBUF[2]
    IDELAY_X0Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     2.200 r  phy_rxd_idelay_2/DATAOUT
                         net (fo=1, routed)           0.000     2.200    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[3]
    ILOGIC_X0Y91         IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     5.306 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.370     5.676    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.431     7.107 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.292     7.399    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y91         IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/C

Slack:                    inf
  Source:                 phy_rxd[3]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.196ns  (logic 2.196ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.396ns = ( 7.396 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 r  phy_rxd[3] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[3]
    AB11                 IBUF (Prop_ibuf_I_O)         1.381     1.381 r  phy_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     1.381    phy_rxd_IBUF[3]
    IDELAY_X0Y86         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     2.196 r  phy_rxd_idelay_3/DATAOUT
                         net (fo=1, routed)           0.000     2.196    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[4]
    ILOGIC_X0Y86         IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     5.306 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.370     5.676    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.431     7.107 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.289     7.396    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y86         IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/C

Slack:                    inf
  Source:                 phy_rxd[0]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.192ns  (logic 2.192ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 7.400 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  phy_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[0]
    AB16                 IBUF (Prop_ibuf_I_O)         1.377     1.377 r  phy_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     1.377    phy_rxd_IBUF[0]
    IDELAY_X0Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     2.192 r  phy_rxd_idelay_0/DATAOUT
                         net (fo=1, routed)           0.000     2.192    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[1]
    ILOGIC_X0Y96         IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     5.306 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.370     5.676    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.431     7.107 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.293     7.400    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y96         IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/C

Slack:                    inf
  Source:                 phy_rxd[1]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.188ns  (logic 2.188ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 7.399 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA15                                              0.000     0.000 r  phy_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[1]
    AA15                 IBUF (Prop_ibuf_I_O)         1.373     1.373 r  phy_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     1.373    phy_rxd_IBUF[1]
    IDELAY_X0Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     2.188 r  phy_rxd_idelay_1/DATAOUT
                         net (fo=1, routed)           0.000     2.188    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[2]
    ILOGIC_X0Y92         IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         1.306     5.306 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.370     5.676    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.431     7.107 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.292     7.399    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y92         IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 phy_rxd[1]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.692ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 5.679 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA15                                              0.000     0.000 r  phy_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[1]
    AA15                 IBUF (Prop_ibuf_I_O)         0.449     0.449 r  phy_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     0.449    phy_rxd_IBUF[1]
    IDELAY_X0Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.692 r  phy_rxd_idelay_1/DATAOUT
                         net (fo=1, routed)           0.000     0.692    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[2]
    ILOGIC_X0Y92         IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     4.773 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     5.053    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.516     5.569 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.110     5.679    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y92         IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/C

Slack:                    inf
  Source:                 phy_rxd[0]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        1.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 5.680 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  phy_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[0]
    AB16                 IBUF (Prop_ibuf_I_O)         0.453     0.453 r  phy_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.453    phy_rxd_IBUF[0]
    IDELAY_X0Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.696 r  phy_rxd_idelay_0/DATAOUT
                         net (fo=1, routed)           0.000     0.696    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[1]
    ILOGIC_X0Y96         IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     4.773 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     5.053    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.516     5.569 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.111     5.680    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y96         IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/C

Slack:                    inf
  Source:                 phy_rxd[3]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.700ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        1.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 5.677 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 r  phy_rxd[3] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[3]
    AB11                 IBUF (Prop_ibuf_I_O)         0.457     0.457 r  phy_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     0.457    phy_rxd_IBUF[3]
    IDELAY_X0Y86         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.700 r  phy_rxd_idelay_3/DATAOUT
                         net (fo=1, routed)           0.000     0.700    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[4]
    ILOGIC_X0Y86         IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     4.773 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     5.053    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.516     5.569 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.108     5.677    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y86         IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/C

Slack:                    inf
  Source:                 phy_rxd[2]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.704ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 5.679 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB15                                              0.000     0.000 r  phy_rxd[2] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[2]
    AB15                 IBUF (Prop_ibuf_I_O)         0.461     0.461 r  phy_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     0.461    phy_rxd_IBUF[2]
    IDELAY_X0Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.704 r  phy_rxd_idelay_2/DATAOUT
                         net (fo=1, routed)           0.000     0.704    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[3]
    ILOGIC_X0Y91         IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     4.773 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     5.053    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.516     5.569 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.110     5.679    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y91         IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/C

Slack:                    inf
  Source:                 phy_rx_ctl
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.708ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 5.672 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  phy_rx_ctl (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_ctl
    W10                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  phy_rx_ctl_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.465    phy_rx_ctl_IBUF
    IDELAY_X0Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.708 r  phy_rx_ctl_idelay/DATAOUT
                         net (fo=1, routed)           0.000     0.708    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[0]
    ILOGIC_X0Y79         IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    V13                  IBUF (Prop_ibuf_I_O)         0.773     4.773 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     5.053    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.516     5.569 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.103     5.672    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y79         IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/C





