-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Fri Dec  2 18:03:43 2022
-- Host        : PcFraLenzi running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_SDF_Top_0_0_sim_netlist.vhdl
-- Design      : design_1_SDF_Top_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FIFO_reg[0][1][6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \FIFO_reg[0][1][6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[0][1][6]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[0][6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \BU_ROT_ppF_reg[0][6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[1][6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \BU_ROT_ppF_reg[1][6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset : in STD_LOGIC;
    halfway_pp1 : in STD_LOGIC;
    \FIFO_reg[0][0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \FIFO_reg[0][1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU is
  signal \BU_ROT_ppF_reg[0][7]_i_2__2_n_3\ : STD_LOGIC;
  signal \BU_ROT_ppF_reg[1][7]_i_2__2_n_3\ : STD_LOGIC;
  signal \FIFO_reg[0][0][7]_i_2__0_n_3\ : STD_LOGIC;
  signal \FIFO_reg[0][1][7]_i_2__0_n_3\ : STD_LOGIC;
  signal arg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \arg_carry__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_1\ : STD_LOGIC;
  signal \arg_carry__0_n_2\ : STD_LOGIC;
  signal \arg_carry__0_n_3\ : STD_LOGIC;
  signal \arg_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \arg_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \arg_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \arg_carry_i_4__0_n_0\ : STD_LOGIC;
  signal arg_carry_n_0 : STD_LOGIC;
  signal arg_carry_n_1 : STD_LOGIC;
  signal arg_carry_n_2 : STD_LOGIC;
  signal arg_carry_n_3 : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__24_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_BU_ROT_ppF_reg[0][7]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BU_ROT_ppF_reg[0][7]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BU_ROT_ppF_reg[1][7]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BU_ROT_ppF_reg[1][7]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FIFO_reg[0][0][7]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FIFO_reg[0][0][7]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FIFO_reg[0][1][7]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FIFO_reg[0][1][7]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][0]_i_1__2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][1]_i_1__2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][2]_i_1__2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][3]_i_1__2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][4]_i_1__2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][5]_i_1__2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][6]_i_1__2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][7]_i_1__2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][0]_i_1__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][1]_i_1__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][2]_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][3]_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][4]_i_1__2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][5]_i_1__2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][6]_i_1__2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][7]_i_1__2\ : label is "soft_lutpair109";
begin
\BU_ROT_ppF[0][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(0),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__2_n_3\,
      I3 => reset,
      O => reset_0(0)
    );
\BU_ROT_ppF[0][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(1),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__2_n_3\,
      I3 => reset,
      O => reset_0(1)
    );
\BU_ROT_ppF[0][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(2),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__2_n_3\,
      I3 => reset,
      O => reset_0(2)
    );
\BU_ROT_ppF[0][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(3),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__2_n_3\,
      I3 => reset,
      O => reset_0(3)
    );
\BU_ROT_ppF[0][4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(4),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__2_n_3\,
      I3 => reset,
      O => reset_0(4)
    );
\BU_ROT_ppF[0][5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(5),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__2_n_3\,
      I3 => reset,
      O => reset_0(5)
    );
\BU_ROT_ppF[0][6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(6),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__2_n_3\,
      I3 => reset,
      O => reset_0(6)
    );
\BU_ROT_ppF[0][7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][7]_i_2__2_n_3\,
      I1 => reset,
      O => reset_0(7)
    );
\BU_ROT_ppF[1][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_7\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__2_n_3\,
      I3 => reset,
      O => D(0)
    );
\BU_ROT_ppF[1][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_6\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__2_n_3\,
      I3 => reset,
      O => D(1)
    );
\BU_ROT_ppF[1][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_5\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__2_n_3\,
      I3 => reset,
      O => D(2)
    );
\BU_ROT_ppF[1][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_4\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__2_n_3\,
      I3 => reset,
      O => D(3)
    );
\BU_ROT_ppF[1][4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_7\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__2_n_3\,
      I3 => reset,
      O => D(4)
    );
\BU_ROT_ppF[1][5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_6\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__2_n_3\,
      I3 => reset,
      O => D(5)
    );
\BU_ROT_ppF[1][6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_5\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__2_n_3\,
      I3 => reset,
      O => D(6)
    );
\BU_ROT_ppF[1][7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][7]_i_2__2_n_3\,
      I1 => reset,
      O => D(7)
    );
\BU_ROT_ppF_reg[0][7]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_BU_ROT_ppF_reg[0][7]_i_2__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \BU_ROT_ppF_reg[0][7]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_BU_ROT_ppF_reg[0][7]_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\BU_ROT_ppF_reg[1][7]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_BU_ROT_ppF_reg[1][7]_i_2__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \BU_ROT_ppF_reg[1][7]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_BU_ROT_ppF_reg[1][7]_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\FIFO[0][0][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(0),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[0][0][7]_i_2__0_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][7]\(0),
      O => reset_1(0)
    );
\FIFO[0][0][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(1),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[0][0][7]_i_2__0_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][7]\(1),
      O => reset_1(1)
    );
\FIFO[0][0][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(2),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[0][0][7]_i_2__0_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][7]\(2),
      O => reset_1(2)
    );
\FIFO[0][0][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(3),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[0][0][7]_i_2__0_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][7]\(3),
      O => reset_1(3)
    );
\FIFO[0][0][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(4),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[0][0][7]_i_2__0_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][7]\(4),
      O => reset_1(4)
    );
\FIFO[0][0][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(5),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[0][0][7]_i_2__0_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][7]\(5),
      O => reset_1(5)
    );
\FIFO[0][0][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(6),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[0][0][7]_i_2__0_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][7]\(6),
      O => reset_1(6)
    );
\FIFO[0][0][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => reset,
      I1 => \FIFO_reg[0][0][7]_i_2__0_n_3\,
      I2 => halfway_pp1,
      I3 => \FIFO_reg[0][0][7]\(7),
      O => reset_1(7)
    );
\FIFO[0][1][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_7\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[0][1][7]_i_2__0_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][7]\(0),
      O => reset_2(0)
    );
\FIFO[0][1][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_6\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[0][1][7]_i_2__0_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][7]\(1),
      O => reset_2(1)
    );
\FIFO[0][1][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_5\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[0][1][7]_i_2__0_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][7]\(2),
      O => reset_2(2)
    );
\FIFO[0][1][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_4\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[0][1][7]_i_2__0_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][7]\(3),
      O => reset_2(3)
    );
\FIFO[0][1][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_7\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[0][1][7]_i_2__0_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][7]\(4),
      O => reset_2(4)
    );
\FIFO[0][1][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_6\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[0][1][7]_i_2__0_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][7]\(5),
      O => reset_2(5)
    );
\FIFO[0][1][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_5\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[0][1][7]_i_2__0_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][7]\(6),
      O => reset_2(6)
    );
\FIFO[0][1][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => reset,
      I1 => \FIFO_reg[0][1][7]_i_2__0_n_3\,
      I2 => halfway_pp1,
      I3 => \FIFO_reg[0][1][7]\(7),
      O => reset_2(7)
    );
\FIFO_reg[0][0][7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__0_n_0\,
      CO(3 downto 1) => \NLW_FIFO_reg[0][0][7]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \FIFO_reg[0][0][7]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FIFO_reg[0][0][7]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\FIFO_reg[0][1][7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_FIFO_reg[0][1][7]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \FIFO_reg[0][1][7]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FIFO_reg[0][1][7]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
arg_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => arg_carry_n_0,
      CO(2) => arg_carry_n_1,
      CO(1) => arg_carry_n_2,
      CO(0) => arg_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => \arg_carry_i_1__1_n_0\,
      S(2) => \arg_carry_i_2__1_n_0\,
      S(1) => \arg_carry_i_3__1_n_0\,
      S(0) => \arg_carry_i_4__0_n_0\
    );
\arg_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => arg_carry_n_0,
      CO(3) => \arg_carry__0_n_0\,
      CO(2) => \arg_carry__0_n_1\,
      CO(1) => \arg_carry__0_n_2\,
      CO(0) => \arg_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => Q(6 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3 downto 0) => S(3 downto 0)
    );
\arg_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \BU_ROT_ppF_reg[0][6]\(3),
      O => \arg_carry_i_1__1_n_0\
    );
\arg_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \BU_ROT_ppF_reg[0][6]\(2),
      O => \arg_carry_i_2__1_n_0\
    );
\arg_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \BU_ROT_ppF_reg[0][6]\(1),
      O => \arg_carry_i_3__1_n_0\
    );
\arg_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \BU_ROT_ppF_reg[0][6]\(0),
      O => \arg_carry_i_4__0_n_0\
    );
\arg_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i__carry_n_0\,
      CO(2) => \arg_inferred__0/i__carry_n_1\,
      CO(1) => \arg_inferred__0/i__carry_n_2\,
      CO(0) => \arg_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \FIFO_reg[0][1][6]\(3 downto 0),
      O(3) => \arg_inferred__0/i__carry_n_4\,
      O(2) => \arg_inferred__0/i__carry_n_5\,
      O(1) => \arg_inferred__0/i__carry_n_6\,
      O(0) => \arg_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_1__23_n_0\,
      S(2) => \i__carry_i_2__23_n_0\,
      S(1) => \i__carry_i_3__23_n_0\,
      S(0) => \i__carry_i_4__23_n_0\
    );
\arg_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry_n_0\,
      CO(3) => \arg_inferred__0/i__carry__0_n_0\,
      CO(2) => \arg_inferred__0/i__carry__0_n_1\,
      CO(1) => \arg_inferred__0/i__carry__0_n_2\,
      CO(0) => \arg_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \FIFO_reg[0][1][6]_0\(0),
      DI(2 downto 0) => \FIFO_reg[0][1][6]\(6 downto 4),
      O(3) => \arg_inferred__0/i__carry__0_n_4\,
      O(2) => \arg_inferred__0/i__carry__0_n_5\,
      O(1) => \arg_inferred__0/i__carry__0_n_6\,
      O(0) => \arg_inferred__0/i__carry__0_n_7\,
      S(3 downto 0) => \FIFO_reg[0][1][6]_1\(3 downto 0)
    );
\arg_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i__carry_n_0\,
      CO(2) => \arg_inferred__1/i__carry_n_1\,
      CO(1) => \arg_inferred__1/i__carry_n_2\,
      CO(0) => \arg_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => arg(3 downto 0),
      S(3) => \i__carry_i_1__10_n_0\,
      S(2) => \i__carry_i_2__10_n_0\,
      S(1) => \i__carry_i_3__9_n_0\,
      S(0) => \i__carry_i_4__10_n_0\
    );
\arg_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry_n_0\,
      CO(3) => \arg_inferred__1/i__carry__0_n_0\,
      CO(2) => \arg_inferred__1/i__carry__0_n_1\,
      CO(1) => \arg_inferred__1/i__carry__0_n_2\,
      CO(0) => \arg_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \BU_ROT_ppF_reg[0][6]\(4),
      DI(2 downto 0) => Q(6 downto 4),
      O(3 downto 0) => arg(7 downto 4),
      S(3 downto 0) => \BU_ROT_ppF_reg[0][6]_0\(3 downto 0)
    );
\arg_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__2/i__carry_n_0\,
      CO(2) => \arg_inferred__2/i__carry_n_1\,
      CO(1) => \arg_inferred__2/i__carry_n_2\,
      CO(0) => \arg_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \FIFO_reg[0][1][6]\(3 downto 0),
      O(3) => \arg_inferred__2/i__carry_n_4\,
      O(2) => \arg_inferred__2/i__carry_n_5\,
      O(1) => \arg_inferred__2/i__carry_n_6\,
      O(0) => \arg_inferred__2/i__carry_n_7\,
      S(3) => \i__carry_i_1__24_n_0\,
      S(2) => \i__carry_i_2__24_n_0\,
      S(1) => \i__carry_i_3__24_n_0\,
      S(0) => \i__carry_i_4__24_n_0\
    );
\arg_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry_n_0\,
      CO(3) => \arg_inferred__2/i__carry__0_n_0\,
      CO(2) => \arg_inferred__2/i__carry__0_n_1\,
      CO(1) => \arg_inferred__2/i__carry__0_n_2\,
      CO(0) => \arg_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \BU_ROT_ppF_reg[1][6]\(4),
      DI(2 downto 0) => \FIFO_reg[0][1][6]\(6 downto 4),
      O(3) => \arg_inferred__2/i__carry__0_n_4\,
      O(2) => \arg_inferred__2/i__carry__0_n_5\,
      O(1) => \arg_inferred__2/i__carry__0_n_6\,
      O(0) => \arg_inferred__2/i__carry__0_n_7\,
      S(3 downto 0) => \BU_ROT_ppF_reg[1][6]_0\(3 downto 0)
    );
\i__carry_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][6]\(3),
      I1 => Q(3),
      O => \i__carry_i_1__10_n_0\
    );
\i__carry_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]\(3),
      I1 => \FIFO_reg[0][1][6]\(3),
      O => \i__carry_i_1__23_n_0\
    );
\i__carry_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][6]\(3),
      I1 => \BU_ROT_ppF_reg[1][6]\(3),
      O => \i__carry_i_1__24_n_0\
    );
\i__carry_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][6]\(2),
      I1 => Q(2),
      O => \i__carry_i_2__10_n_0\
    );
\i__carry_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]\(2),
      I1 => \FIFO_reg[0][1][6]\(2),
      O => \i__carry_i_2__23_n_0\
    );
\i__carry_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][6]\(2),
      I1 => \BU_ROT_ppF_reg[1][6]\(2),
      O => \i__carry_i_2__24_n_0\
    );
\i__carry_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]\(1),
      I1 => \FIFO_reg[0][1][6]\(1),
      O => \i__carry_i_3__23_n_0\
    );
\i__carry_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][6]\(1),
      I1 => \BU_ROT_ppF_reg[1][6]\(1),
      O => \i__carry_i_3__24_n_0\
    );
\i__carry_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][6]\(1),
      I1 => Q(1),
      O => \i__carry_i_3__9_n_0\
    );
\i__carry_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][6]\(0),
      I1 => Q(0),
      O => \i__carry_i_4__10_n_0\
    );
\i__carry_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]\(0),
      I1 => \FIFO_reg[0][1][6]\(0),
      O => \i__carry_i_4__23_n_0\
    );
\i__carry_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][6]\(0),
      I1 => \BU_ROT_ppF_reg[1][6]\(0),
      O => \i__carry_i_4__24_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FIFO_reg[0][1][6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \FIFO_reg[0][1][6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[0][1][6]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[0][6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \BU_ROT_ppF_reg[0][6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[1][6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \BU_ROT_ppF_reg[1][6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset : in STD_LOGIC;
    halfway_pp1 : in STD_LOGIC;
    \FIFO_reg[0][0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \FIFO_reg[0][1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_0 : entity is "R2_BU";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_0 is
  signal \BU_ROT_ppF_reg[0][7]_i_2__1_n_3\ : STD_LOGIC;
  signal \BU_ROT_ppF_reg[1][7]_i_2__1_n_3\ : STD_LOGIC;
  signal \FIFO_reg[0][0][7]_i_2_n_3\ : STD_LOGIC;
  signal \FIFO_reg[0][1][7]_i_2_n_3\ : STD_LOGIC;
  signal arg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \arg_carry__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_1\ : STD_LOGIC;
  signal \arg_carry__0_n_2\ : STD_LOGIC;
  signal \arg_carry__0_n_3\ : STD_LOGIC;
  signal \arg_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \arg_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \arg_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \arg_carry_i_4__5_n_0\ : STD_LOGIC;
  signal arg_carry_n_0 : STD_LOGIC;
  signal arg_carry_n_1 : STD_LOGIC;
  signal arg_carry_n_2 : STD_LOGIC;
  signal arg_carry_n_3 : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry_i_1__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__21_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_BU_ROT_ppF_reg[0][7]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BU_ROT_ppF_reg[0][7]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BU_ROT_ppF_reg[1][7]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BU_ROT_ppF_reg[1][7]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FIFO_reg[0][0][7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FIFO_reg[0][0][7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FIFO_reg[0][1][7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FIFO_reg[0][1][7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][0]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][1]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][2]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][3]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][4]_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][5]_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][6]_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][7]_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][0]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][1]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][2]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][3]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][4]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][5]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][6]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][7]_i_1__1\ : label is "soft_lutpair81";
begin
\BU_ROT_ppF[0][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(0),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__1_n_3\,
      I3 => reset,
      O => reset_0(0)
    );
\BU_ROT_ppF[0][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(1),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__1_n_3\,
      I3 => reset,
      O => reset_0(1)
    );
\BU_ROT_ppF[0][2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(2),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__1_n_3\,
      I3 => reset,
      O => reset_0(2)
    );
\BU_ROT_ppF[0][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(3),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__1_n_3\,
      I3 => reset,
      O => reset_0(3)
    );
\BU_ROT_ppF[0][4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(4),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__1_n_3\,
      I3 => reset,
      O => reset_0(4)
    );
\BU_ROT_ppF[0][5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(5),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__1_n_3\,
      I3 => reset,
      O => reset_0(5)
    );
\BU_ROT_ppF[0][6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(6),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__1_n_3\,
      I3 => reset,
      O => reset_0(6)
    );
\BU_ROT_ppF[0][7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][7]_i_2__1_n_3\,
      I1 => reset,
      O => reset_0(7)
    );
\BU_ROT_ppF[1][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_7\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__1_n_3\,
      I3 => reset,
      O => D(0)
    );
\BU_ROT_ppF[1][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_6\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__1_n_3\,
      I3 => reset,
      O => D(1)
    );
\BU_ROT_ppF[1][2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_5\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__1_n_3\,
      I3 => reset,
      O => D(2)
    );
\BU_ROT_ppF[1][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_4\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__1_n_3\,
      I3 => reset,
      O => D(3)
    );
\BU_ROT_ppF[1][4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_7\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__1_n_3\,
      I3 => reset,
      O => D(4)
    );
\BU_ROT_ppF[1][5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_6\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__1_n_3\,
      I3 => reset,
      O => D(5)
    );
\BU_ROT_ppF[1][6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_5\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__1_n_3\,
      I3 => reset,
      O => D(6)
    );
\BU_ROT_ppF[1][7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][7]_i_2__1_n_3\,
      I1 => reset,
      O => D(7)
    );
\BU_ROT_ppF_reg[0][7]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_BU_ROT_ppF_reg[0][7]_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \BU_ROT_ppF_reg[0][7]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_BU_ROT_ppF_reg[0][7]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\BU_ROT_ppF_reg[1][7]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_BU_ROT_ppF_reg[1][7]_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \BU_ROT_ppF_reg[1][7]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_BU_ROT_ppF_reg[1][7]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\FIFO[0][0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(0),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[0][0][7]_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][7]\(0),
      O => reset_1(0)
    );
\FIFO[0][0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(1),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[0][0][7]_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][7]\(1),
      O => reset_1(1)
    );
\FIFO[0][0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(2),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[0][0][7]_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][7]\(2),
      O => reset_1(2)
    );
\FIFO[0][0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(3),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[0][0][7]_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][7]\(3),
      O => reset_1(3)
    );
\FIFO[0][0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(4),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[0][0][7]_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][7]\(4),
      O => reset_1(4)
    );
\FIFO[0][0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(5),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[0][0][7]_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][7]\(5),
      O => reset_1(5)
    );
\FIFO[0][0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(6),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[0][0][7]_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][7]\(6),
      O => reset_1(6)
    );
\FIFO[0][0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => reset,
      I1 => \FIFO_reg[0][0][7]_i_2_n_3\,
      I2 => halfway_pp1,
      I3 => \FIFO_reg[0][0][7]\(7),
      O => reset_1(7)
    );
\FIFO[0][1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_7\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[0][1][7]_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][7]\(0),
      O => reset_2(0)
    );
\FIFO[0][1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_6\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[0][1][7]_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][7]\(1),
      O => reset_2(1)
    );
\FIFO[0][1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_5\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[0][1][7]_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][7]\(2),
      O => reset_2(2)
    );
\FIFO[0][1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_4\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[0][1][7]_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][7]\(3),
      O => reset_2(3)
    );
\FIFO[0][1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_7\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[0][1][7]_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][7]\(4),
      O => reset_2(4)
    );
\FIFO[0][1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_6\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[0][1][7]_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][7]\(5),
      O => reset_2(5)
    );
\FIFO[0][1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_5\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[0][1][7]_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][7]\(6),
      O => reset_2(6)
    );
\FIFO[0][1][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => reset,
      I1 => \FIFO_reg[0][1][7]_i_2_n_3\,
      I2 => halfway_pp1,
      I3 => \FIFO_reg[0][1][7]\(7),
      O => reset_2(7)
    );
\FIFO_reg[0][0][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__0_n_0\,
      CO(3 downto 1) => \NLW_FIFO_reg[0][0][7]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \FIFO_reg[0][0][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FIFO_reg[0][0][7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\FIFO_reg[0][1][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_FIFO_reg[0][1][7]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \FIFO_reg[0][1][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FIFO_reg[0][1][7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
arg_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => arg_carry_n_0,
      CO(2) => arg_carry_n_1,
      CO(1) => arg_carry_n_2,
      CO(0) => arg_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => \arg_carry_i_1__5_n_0\,
      S(2) => \arg_carry_i_2__5_n_0\,
      S(1) => \arg_carry_i_3__5_n_0\,
      S(0) => \arg_carry_i_4__5_n_0\
    );
\arg_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => arg_carry_n_0,
      CO(3) => \arg_carry__0_n_0\,
      CO(2) => \arg_carry__0_n_1\,
      CO(1) => \arg_carry__0_n_2\,
      CO(0) => \arg_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => Q(6 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3 downto 0) => S(3 downto 0)
    );
\arg_carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][6]\(3),
      I1 => Q(3),
      O => \arg_carry_i_1__5_n_0\
    );
\arg_carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][6]\(2),
      I1 => Q(2),
      O => \arg_carry_i_2__5_n_0\
    );
\arg_carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][6]\(1),
      I1 => Q(1),
      O => \arg_carry_i_3__5_n_0\
    );
\arg_carry_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][6]\(0),
      I1 => Q(0),
      O => \arg_carry_i_4__5_n_0\
    );
\arg_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i__carry_n_0\,
      CO(2) => \arg_inferred__0/i__carry_n_1\,
      CO(1) => \arg_inferred__0/i__carry_n_2\,
      CO(0) => \arg_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \FIFO_reg[0][1][6]\(3 downto 0),
      O(3) => \arg_inferred__0/i__carry_n_4\,
      O(2) => \arg_inferred__0/i__carry_n_5\,
      O(1) => \arg_inferred__0/i__carry_n_6\,
      O(0) => \arg_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_1__20_n_0\,
      S(2) => \i__carry_i_2__20_n_0\,
      S(1) => \i__carry_i_3__20_n_0\,
      S(0) => \i__carry_i_4__20_n_0\
    );
\arg_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry_n_0\,
      CO(3) => \arg_inferred__0/i__carry__0_n_0\,
      CO(2) => \arg_inferred__0/i__carry__0_n_1\,
      CO(1) => \arg_inferred__0/i__carry__0_n_2\,
      CO(0) => \arg_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \FIFO_reg[0][1][6]_0\(0),
      DI(2 downto 0) => \FIFO_reg[0][1][6]\(6 downto 4),
      O(3) => \arg_inferred__0/i__carry__0_n_4\,
      O(2) => \arg_inferred__0/i__carry__0_n_5\,
      O(1) => \arg_inferred__0/i__carry__0_n_6\,
      O(0) => \arg_inferred__0/i__carry__0_n_7\,
      S(3 downto 0) => \FIFO_reg[0][1][6]_1\(3 downto 0)
    );
\arg_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i__carry_n_0\,
      CO(2) => \arg_inferred__1/i__carry_n_1\,
      CO(1) => \arg_inferred__1/i__carry_n_2\,
      CO(0) => \arg_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => arg(3 downto 0),
      S(3) => \i__carry_i_1__19_n_0\,
      S(2) => \i__carry_i_2__19_n_0\,
      S(1) => \i__carry_i_3__19_n_0\,
      S(0) => \i__carry_i_4__19_n_0\
    );
\arg_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry_n_0\,
      CO(3) => \arg_inferred__1/i__carry__0_n_0\,
      CO(2) => \arg_inferred__1/i__carry__0_n_1\,
      CO(1) => \arg_inferred__1/i__carry__0_n_2\,
      CO(0) => \arg_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \BU_ROT_ppF_reg[0][6]\(4),
      DI(2 downto 0) => Q(6 downto 4),
      O(3 downto 0) => arg(7 downto 4),
      S(3 downto 0) => \BU_ROT_ppF_reg[0][6]_0\(3 downto 0)
    );
\arg_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__2/i__carry_n_0\,
      CO(2) => \arg_inferred__2/i__carry_n_1\,
      CO(1) => \arg_inferred__2/i__carry_n_2\,
      CO(0) => \arg_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \FIFO_reg[0][1][6]\(3 downto 0),
      O(3) => \arg_inferred__2/i__carry_n_4\,
      O(2) => \arg_inferred__2/i__carry_n_5\,
      O(1) => \arg_inferred__2/i__carry_n_6\,
      O(0) => \arg_inferred__2/i__carry_n_7\,
      S(3) => \i__carry_i_1__21_n_0\,
      S(2) => \i__carry_i_2__21_n_0\,
      S(1) => \i__carry_i_3__21_n_0\,
      S(0) => \i__carry_i_4__21_n_0\
    );
\arg_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry_n_0\,
      CO(3) => \arg_inferred__2/i__carry__0_n_0\,
      CO(2) => \arg_inferred__2/i__carry__0_n_1\,
      CO(1) => \arg_inferred__2/i__carry__0_n_2\,
      CO(0) => \arg_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \BU_ROT_ppF_reg[1][6]\(4),
      DI(2 downto 0) => \FIFO_reg[0][1][6]\(6 downto 4),
      O(3) => \arg_inferred__2/i__carry__0_n_4\,
      O(2) => \arg_inferred__2/i__carry__0_n_5\,
      O(1) => \arg_inferred__2/i__carry__0_n_6\,
      O(0) => \arg_inferred__2/i__carry__0_n_7\,
      S(3 downto 0) => \BU_ROT_ppF_reg[1][6]_0\(3 downto 0)
    );
\i__carry_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \BU_ROT_ppF_reg[0][6]\(3),
      O => \i__carry_i_1__19_n_0\
    );
\i__carry_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]\(3),
      I1 => \FIFO_reg[0][1][6]\(3),
      O => \i__carry_i_1__20_n_0\
    );
\i__carry_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][6]\(3),
      I1 => \BU_ROT_ppF_reg[1][6]\(3),
      O => \i__carry_i_1__21_n_0\
    );
\i__carry_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \BU_ROT_ppF_reg[0][6]\(2),
      O => \i__carry_i_2__19_n_0\
    );
\i__carry_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]\(2),
      I1 => \FIFO_reg[0][1][6]\(2),
      O => \i__carry_i_2__20_n_0\
    );
\i__carry_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][6]\(2),
      I1 => \BU_ROT_ppF_reg[1][6]\(2),
      O => \i__carry_i_2__21_n_0\
    );
\i__carry_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \BU_ROT_ppF_reg[0][6]\(1),
      O => \i__carry_i_3__19_n_0\
    );
\i__carry_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]\(1),
      I1 => \FIFO_reg[0][1][6]\(1),
      O => \i__carry_i_3__20_n_0\
    );
\i__carry_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][6]\(1),
      I1 => \BU_ROT_ppF_reg[1][6]\(1),
      O => \i__carry_i_3__21_n_0\
    );
\i__carry_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \BU_ROT_ppF_reg[0][6]\(0),
      O => \i__carry_i_4__19_n_0\
    );
\i__carry_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]\(0),
      I1 => \FIFO_reg[0][1][6]\(0),
      O => \i__carry_i_4__20_n_0\
    );
\i__carry_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][6]\(0),
      I1 => \BU_ROT_ppF_reg[1][6]\(0),
      O => \i__carry_i_4__21_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FIFOMux_FIFO[0]_24\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FIFOMux_FIFO[1]_25\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[1][6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_i_1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[0][6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \BU_ROT_ppF_reg[0][6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[1][6]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \BU_ROT_ppF_reg[1][6]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset : in STD_LOGIC;
    halfway_pp1 : in STD_LOGIC;
    \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_2 : entity is "R2_BU";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_2 is
  signal \BU_ROT_ppF_reg[0][7]_i_2__0_n_3\ : STD_LOGIC;
  signal \BU_ROT_ppF_reg[1][7]_i_2__0_n_3\ : STD_LOGIC;
  signal \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\ : STD_LOGIC;
  signal \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\ : STD_LOGIC;
  signal arg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \arg_carry__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_1\ : STD_LOGIC;
  signal \arg_carry__0_n_2\ : STD_LOGIC;
  signal \arg_carry__0_n_3\ : STD_LOGIC;
  signal \arg_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \arg_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \arg_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \arg_carry_i_4__4_n_0\ : STD_LOGIC;
  signal arg_carry_n_0 : STD_LOGIC;
  signal arg_carry_n_1 : STD_LOGIC;
  signal arg_carry_n_2 : STD_LOGIC;
  signal arg_carry_n_3 : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry_i_1__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__17_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_BU_ROT_ppF_reg[0][7]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BU_ROT_ppF_reg[0][7]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BU_ROT_ppF_reg[1][7]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BU_ROT_ppF_reg[1][7]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][0]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][1]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][2]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][3]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][4]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][5]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][6]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][7]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][0]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][1]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][2]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][3]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][4]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][5]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][6]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][7]_i_1__0\ : label is "soft_lutpair48";
begin
\BU_ROT_ppF[0][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(0),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__0_n_3\,
      I3 => reset,
      O => reset_0(0)
    );
\BU_ROT_ppF[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(1),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__0_n_3\,
      I3 => reset,
      O => reset_0(1)
    );
\BU_ROT_ppF[0][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(2),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__0_n_3\,
      I3 => reset,
      O => reset_0(2)
    );
\BU_ROT_ppF[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(3),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__0_n_3\,
      I3 => reset,
      O => reset_0(3)
    );
\BU_ROT_ppF[0][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(4),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__0_n_3\,
      I3 => reset,
      O => reset_0(4)
    );
\BU_ROT_ppF[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(5),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__0_n_3\,
      I3 => reset,
      O => reset_0(5)
    );
\BU_ROT_ppF[0][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(6),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2__0_n_3\,
      I3 => reset,
      O => reset_0(6)
    );
\BU_ROT_ppF[0][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][7]_i_2__0_n_3\,
      I1 => reset,
      O => reset_0(7)
    );
\BU_ROT_ppF[1][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_7\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__0_n_3\,
      I3 => reset,
      O => D(0)
    );
\BU_ROT_ppF[1][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_6\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__0_n_3\,
      I3 => reset,
      O => D(1)
    );
\BU_ROT_ppF[1][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_5\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__0_n_3\,
      I3 => reset,
      O => D(2)
    );
\BU_ROT_ppF[1][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_4\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__0_n_3\,
      I3 => reset,
      O => D(3)
    );
\BU_ROT_ppF[1][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_7\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__0_n_3\,
      I3 => reset,
      O => D(4)
    );
\BU_ROT_ppF[1][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_6\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__0_n_3\,
      I3 => reset,
      O => D(5)
    );
\BU_ROT_ppF[1][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_5\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2__0_n_3\,
      I3 => reset,
      O => D(6)
    );
\BU_ROT_ppF[1][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][7]_i_2__0_n_3\,
      I1 => reset,
      O => D(7)
    );
\BU_ROT_ppF_reg[0][7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_BU_ROT_ppF_reg[0][7]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \BU_ROT_ppF_reg[0][7]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_BU_ROT_ppF_reg[0][7]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\BU_ROT_ppF_reg[1][7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_BU_ROT_ppF_reg[1][7]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \BU_ROT_ppF_reg[1][7]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_BU_ROT_ppF_reg[1][7]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(0),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\(0),
      O => \FIFOMux_FIFO[0]_24\(0)
    );
\FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(1),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\(1),
      O => \FIFOMux_FIFO[0]_24\(1)
    );
\FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(2),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\(2),
      O => \FIFOMux_FIFO[0]_24\(2)
    );
\FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(3),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\(3),
      O => \FIFOMux_FIFO[0]_24\(3)
    );
\FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(4),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\(4),
      O => \FIFOMux_FIFO[0]_24\(4)
    );
\FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(5),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\(5),
      O => \FIFOMux_FIFO[0]_24\(5)
    );
\FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(6),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\(6),
      O => \FIFOMux_FIFO[0]_24\(6)
    );
\FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => reset,
      I1 => \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\,
      I2 => halfway_pp1,
      I3 => \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\(7),
      O => \FIFOMux_FIFO[0]_24\(7)
    );
\FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__0_n_0\,
      CO(3 downto 1) => \NLW_FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_7\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\(0),
      O => \FIFOMux_FIFO[1]_25\(0)
    );
\FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_6\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\(1),
      O => \FIFOMux_FIFO[1]_25\(1)
    );
\FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_5\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\(2),
      O => \FIFOMux_FIFO[1]_25\(2)
    );
\FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_4\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\(3),
      O => \FIFOMux_FIFO[1]_25\(3)
    );
\FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_7\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\(4),
      O => \FIFOMux_FIFO[1]_25\(4)
    );
\FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_6\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\(5),
      O => \FIFOMux_FIFO[1]_25\(5)
    );
\FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_5\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\(6),
      O => \FIFOMux_FIFO[1]_25\(6)
    );
\FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => reset,
      I1 => \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\,
      I2 => halfway_pp1,
      I3 => \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\(7),
      O => \FIFOMux_FIFO[1]_25\(7)
    );
\FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
arg_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => arg_carry_n_0,
      CO(2) => arg_carry_n_1,
      CO(1) => arg_carry_n_2,
      CO(0) => arg_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => \arg_carry_i_1__4_n_0\,
      S(2) => \arg_carry_i_2__4_n_0\,
      S(1) => \arg_carry_i_3__4_n_0\,
      S(0) => \arg_carry_i_4__4_n_0\
    );
\arg_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => arg_carry_n_0,
      CO(3) => \arg_carry__0_n_0\,
      CO(2) => \arg_carry__0_n_1\,
      CO(1) => \arg_carry__0_n_2\,
      CO(0) => \arg_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => Q(6 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3 downto 0) => S(3 downto 0)
    );
\arg_carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][6]\(3),
      I1 => Q(3),
      O => \arg_carry_i_1__4_n_0\
    );
\arg_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][6]\(2),
      I1 => Q(2),
      O => \arg_carry_i_2__4_n_0\
    );
\arg_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][6]\(1),
      I1 => Q(1),
      O => \arg_carry_i_3__4_n_0\
    );
\arg_carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][6]\(0),
      I1 => Q(0),
      O => \arg_carry_i_4__4_n_0\
    );
\arg_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i__carry_n_0\,
      CO(2) => \arg_inferred__0/i__carry_n_1\,
      CO(1) => \arg_inferred__0/i__carry_n_2\,
      CO(0) => \arg_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][6]\(3 downto 0),
      O(3) => \arg_inferred__0/i__carry_n_4\,
      O(2) => \arg_inferred__0/i__carry_n_5\,
      O(1) => \arg_inferred__0/i__carry_n_6\,
      O(0) => \arg_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_1__16_n_0\,
      S(2) => \i__carry_i_2__16_n_0\,
      S(1) => \i__carry_i_3__16_n_0\,
      S(0) => \i__carry_i_4__16_n_0\
    );
\arg_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry_n_0\,
      CO(3) => \arg_inferred__0/i__carry__0_n_0\,
      CO(2) => \arg_inferred__0/i__carry__0_n_1\,
      CO(1) => \arg_inferred__0/i__carry__0_n_2\,
      CO(0) => \arg_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_i_1_0\(0),
      DI(2 downto 0) => \BU_ROT_ppF_reg[1][6]\(6 downto 4),
      O(3) => \arg_inferred__0/i__carry__0_n_4\,
      O(2) => \arg_inferred__0/i__carry__0_n_5\,
      O(1) => \arg_inferred__0/i__carry__0_n_6\,
      O(0) => \arg_inferred__0/i__carry__0_n_7\,
      S(3 downto 0) => \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_i_1_1\(3 downto 0)
    );
\arg_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i__carry_n_0\,
      CO(2) => \arg_inferred__1/i__carry_n_1\,
      CO(1) => \arg_inferred__1/i__carry_n_2\,
      CO(0) => \arg_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => arg(3 downto 0),
      S(3) => \i__carry_i_1__15_n_0\,
      S(2) => \i__carry_i_2__15_n_0\,
      S(1) => \i__carry_i_3__15_n_0\,
      S(0) => \i__carry_i_4__15_n_0\
    );
\arg_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry_n_0\,
      CO(3) => \arg_inferred__1/i__carry__0_n_0\,
      CO(2) => \arg_inferred__1/i__carry__0_n_1\,
      CO(1) => \arg_inferred__1/i__carry__0_n_2\,
      CO(0) => \arg_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \BU_ROT_ppF_reg[0][6]\(4),
      DI(2 downto 0) => Q(6 downto 4),
      O(3 downto 0) => arg(7 downto 4),
      S(3 downto 0) => \BU_ROT_ppF_reg[0][6]_0\(3 downto 0)
    );
\arg_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__2/i__carry_n_0\,
      CO(2) => \arg_inferred__2/i__carry_n_1\,
      CO(1) => \arg_inferred__2/i__carry_n_2\,
      CO(0) => \arg_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][6]\(3 downto 0),
      O(3) => \arg_inferred__2/i__carry_n_4\,
      O(2) => \arg_inferred__2/i__carry_n_5\,
      O(1) => \arg_inferred__2/i__carry_n_6\,
      O(0) => \arg_inferred__2/i__carry_n_7\,
      S(3) => \i__carry_i_1__17_n_0\,
      S(2) => \i__carry_i_2__17_n_0\,
      S(1) => \i__carry_i_3__17_n_0\,
      S(0) => \i__carry_i_4__17_n_0\
    );
\arg_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry_n_0\,
      CO(3) => \arg_inferred__2/i__carry__0_n_0\,
      CO(2) => \arg_inferred__2/i__carry__0_n_1\,
      CO(1) => \arg_inferred__2/i__carry__0_n_2\,
      CO(0) => \arg_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \BU_ROT_ppF_reg[1][6]_0\(4),
      DI(2 downto 0) => \BU_ROT_ppF_reg[1][6]\(6 downto 4),
      O(3) => \arg_inferred__2/i__carry__0_n_4\,
      O(2) => \arg_inferred__2/i__carry__0_n_5\,
      O(1) => \arg_inferred__2/i__carry__0_n_6\,
      O(0) => \arg_inferred__2/i__carry__0_n_7\,
      S(3 downto 0) => \BU_ROT_ppF_reg[1][6]_1\(3 downto 0)
    );
\i__carry_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \BU_ROT_ppF_reg[0][6]\(3),
      O => \i__carry_i_1__15_n_0\
    );
\i__carry_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]_0\(3),
      I1 => \BU_ROT_ppF_reg[1][6]\(3),
      O => \i__carry_i_1__16_n_0\
    );
\i__carry_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]\(3),
      I1 => \BU_ROT_ppF_reg[1][6]_0\(3),
      O => \i__carry_i_1__17_n_0\
    );
\i__carry_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \BU_ROT_ppF_reg[0][6]\(2),
      O => \i__carry_i_2__15_n_0\
    );
\i__carry_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]_0\(2),
      I1 => \BU_ROT_ppF_reg[1][6]\(2),
      O => \i__carry_i_2__16_n_0\
    );
\i__carry_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]\(2),
      I1 => \BU_ROT_ppF_reg[1][6]_0\(2),
      O => \i__carry_i_2__17_n_0\
    );
\i__carry_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \BU_ROT_ppF_reg[0][6]\(1),
      O => \i__carry_i_3__15_n_0\
    );
\i__carry_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]_0\(1),
      I1 => \BU_ROT_ppF_reg[1][6]\(1),
      O => \i__carry_i_3__16_n_0\
    );
\i__carry_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]\(1),
      I1 => \BU_ROT_ppF_reg[1][6]_0\(1),
      O => \i__carry_i_3__17_n_0\
    );
\i__carry_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \BU_ROT_ppF_reg[0][6]\(0),
      O => \i__carry_i_4__15_n_0\
    );
\i__carry_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]_0\(0),
      I1 => \BU_ROT_ppF_reg[1][6]\(0),
      O => \i__carry_i_4__16_n_0\
    );
\i__carry_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]\(0),
      I1 => \BU_ROT_ppF_reg[1][6]_0\(0),
      O => \i__carry_i_4__17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FIFOMux_FIFO[0]_10\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FIFOMux_FIFO[1]_11\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[1][6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_i_1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[0][6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \BU_ROT_ppF_reg[0][6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[1][6]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \BU_ROT_ppF_reg[1][6]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset : in STD_LOGIC;
    halfway_pp1 : in STD_LOGIC;
    \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_4 : entity is "R2_BU";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_4 is
  signal \BU_ROT_ppF_reg[0][7]_i_2_n_3\ : STD_LOGIC;
  signal \BU_ROT_ppF_reg[1][7]_i_2_n_3\ : STD_LOGIC;
  signal \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\ : STD_LOGIC;
  signal \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\ : STD_LOGIC;
  signal arg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \arg_carry__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_1\ : STD_LOGIC;
  signal \arg_carry__0_n_2\ : STD_LOGIC;
  signal \arg_carry__0_n_3\ : STD_LOGIC;
  signal \arg_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \arg_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \arg_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \arg_carry_i_4__3_n_0\ : STD_LOGIC;
  signal arg_carry_n_0 : STD_LOGIC;
  signal arg_carry_n_1 : STD_LOGIC;
  signal arg_carry_n_2 : STD_LOGIC;
  signal arg_carry_n_3 : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__13_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_BU_ROT_ppF_reg[0][7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BU_ROT_ppF_reg[0][7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BU_ROT_ppF_reg[1][7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BU_ROT_ppF_reg[1][7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][7]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][7]_i_1\ : label is "soft_lutpair3";
begin
\BU_ROT_ppF[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(0),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2_n_3\,
      I3 => reset,
      O => reset_0(0)
    );
\BU_ROT_ppF[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(1),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2_n_3\,
      I3 => reset,
      O => reset_0(1)
    );
\BU_ROT_ppF[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(2),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2_n_3\,
      I3 => reset,
      O => reset_0(2)
    );
\BU_ROT_ppF[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(3),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2_n_3\,
      I3 => reset,
      O => reset_0(3)
    );
\BU_ROT_ppF[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(4),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2_n_3\,
      I3 => reset,
      O => reset_0(4)
    );
\BU_ROT_ppF[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(5),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2_n_3\,
      I3 => reset,
      O => reset_0(5)
    );
\BU_ROT_ppF[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => arg(6),
      I1 => arg(7),
      I2 => \BU_ROT_ppF_reg[0][7]_i_2_n_3\,
      I3 => reset,
      O => reset_0(6)
    );
\BU_ROT_ppF[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][7]_i_2_n_3\,
      I1 => reset,
      O => reset_0(7)
    );
\BU_ROT_ppF[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_7\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2_n_3\,
      I3 => reset,
      O => D(0)
    );
\BU_ROT_ppF[1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_6\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2_n_3\,
      I3 => reset,
      O => D(1)
    );
\BU_ROT_ppF[1][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_5\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2_n_3\,
      I3 => reset,
      O => D(2)
    );
\BU_ROT_ppF[1][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_4\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2_n_3\,
      I3 => reset,
      O => D(3)
    );
\BU_ROT_ppF[1][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_7\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2_n_3\,
      I3 => reset,
      O => D(4)
    );
\BU_ROT_ppF[1][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_6\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2_n_3\,
      I3 => reset,
      O => D(5)
    );
\BU_ROT_ppF[1][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_5\,
      I1 => \arg_inferred__2/i__carry__0_n_4\,
      I2 => \BU_ROT_ppF_reg[1][7]_i_2_n_3\,
      I3 => reset,
      O => D(6)
    );
\BU_ROT_ppF[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][7]_i_2_n_3\,
      I1 => reset,
      O => D(7)
    );
\BU_ROT_ppF_reg[0][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_BU_ROT_ppF_reg[0][7]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \BU_ROT_ppF_reg[0][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_BU_ROT_ppF_reg[0][7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\BU_ROT_ppF_reg[1][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_BU_ROT_ppF_reg[1][7]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \BU_ROT_ppF_reg[1][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_BU_ROT_ppF_reg[1][7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(0),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\(0),
      O => \FIFOMux_FIFO[0]_10\(0)
    );
\FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(1),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\(1),
      O => \FIFOMux_FIFO[0]_10\(1)
    );
\FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(2),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\(2),
      O => \FIFOMux_FIFO[0]_10\(2)
    );
\FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(3),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\(3),
      O => \FIFOMux_FIFO[0]_10\(3)
    );
\FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(4),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\(4),
      O => \FIFOMux_FIFO[0]_10\(4)
    );
\FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(5),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\(5),
      O => \FIFOMux_FIFO[0]_10\(5)
    );
\FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => plusOp(6),
      I1 => plusOp(7),
      I2 => reset,
      I3 => \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\(6),
      O => \FIFOMux_FIFO[0]_10\(6)
    );
\FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => reset,
      I1 => \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\,
      I2 => halfway_pp1,
      I3 => \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\(7),
      O => \FIFOMux_FIFO[0]_10\(7)
    );
\FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__0_n_0\,
      CO(3 downto 1) => \NLW_FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_7\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\(0),
      O => \FIFOMux_FIFO[1]_11\(0)
    );
\FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_6\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\(1),
      O => \FIFOMux_FIFO[1]_11\(1)
    );
\FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_5\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\(2),
      O => \FIFOMux_FIFO[1]_11\(2)
    );
\FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_4\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\(3),
      O => \FIFOMux_FIFO[1]_11\(3)
    );
\FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_7\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\(4),
      O => \FIFOMux_FIFO[1]_11\(4)
    );
\FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_6\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\(5),
      O => \FIFOMux_FIFO[1]_11\(5)
    );
\FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E08FFFF0E080000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_5\,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => reset,
      I3 => \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\(6),
      O => \FIFOMux_FIFO[1]_11\(6)
    );
\FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => reset,
      I1 => \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\,
      I2 => halfway_pp1,
      I3 => \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\(7),
      O => \FIFOMux_FIFO[1]_11\(7)
    );
\FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
arg_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => arg_carry_n_0,
      CO(2) => arg_carry_n_1,
      CO(1) => arg_carry_n_2,
      CO(0) => arg_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => \arg_carry_i_1__3_n_0\,
      S(2) => \arg_carry_i_2__3_n_0\,
      S(1) => \arg_carry_i_3__3_n_0\,
      S(0) => \arg_carry_i_4__3_n_0\
    );
\arg_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => arg_carry_n_0,
      CO(3) => \arg_carry__0_n_0\,
      CO(2) => \arg_carry__0_n_1\,
      CO(1) => \arg_carry__0_n_2\,
      CO(0) => \arg_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => Q(6 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3 downto 0) => S(3 downto 0)
    );
\arg_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][6]\(3),
      I1 => Q(3),
      O => \arg_carry_i_1__3_n_0\
    );
\arg_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][6]\(2),
      I1 => Q(2),
      O => \arg_carry_i_2__3_n_0\
    );
\arg_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][6]\(1),
      I1 => Q(1),
      O => \arg_carry_i_3__3_n_0\
    );
\arg_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][6]\(0),
      I1 => Q(0),
      O => \arg_carry_i_4__3_n_0\
    );
\arg_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i__carry_n_0\,
      CO(2) => \arg_inferred__0/i__carry_n_1\,
      CO(1) => \arg_inferred__0/i__carry_n_2\,
      CO(0) => \arg_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][6]\(3 downto 0),
      O(3) => \arg_inferred__0/i__carry_n_4\,
      O(2) => \arg_inferred__0/i__carry_n_5\,
      O(1) => \arg_inferred__0/i__carry_n_6\,
      O(0) => \arg_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_1__12_n_0\,
      S(2) => \i__carry_i_2__12_n_0\,
      S(1) => \i__carry_i_3__12_n_0\,
      S(0) => \i__carry_i_4__12_n_0\
    );
\arg_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry_n_0\,
      CO(3) => \arg_inferred__0/i__carry__0_n_0\,
      CO(2) => \arg_inferred__0/i__carry__0_n_1\,
      CO(1) => \arg_inferred__0/i__carry__0_n_2\,
      CO(0) => \arg_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_i_1_0\(0),
      DI(2 downto 0) => \BU_ROT_ppF_reg[1][6]\(6 downto 4),
      O(3) => \arg_inferred__0/i__carry__0_n_4\,
      O(2) => \arg_inferred__0/i__carry__0_n_5\,
      O(1) => \arg_inferred__0/i__carry__0_n_6\,
      O(0) => \arg_inferred__0/i__carry__0_n_7\,
      S(3 downto 0) => \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_i_1_1\(3 downto 0)
    );
\arg_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i__carry_n_0\,
      CO(2) => \arg_inferred__1/i__carry_n_1\,
      CO(1) => \arg_inferred__1/i__carry_n_2\,
      CO(0) => \arg_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => arg(3 downto 0),
      S(3) => \i__carry_i_1__11_n_0\,
      S(2) => \i__carry_i_2__11_n_0\,
      S(1) => \i__carry_i_3__11_n_0\,
      S(0) => \i__carry_i_4__11_n_0\
    );
\arg_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry_n_0\,
      CO(3) => \arg_inferred__1/i__carry__0_n_0\,
      CO(2) => \arg_inferred__1/i__carry__0_n_1\,
      CO(1) => \arg_inferred__1/i__carry__0_n_2\,
      CO(0) => \arg_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \BU_ROT_ppF_reg[0][6]\(4),
      DI(2 downto 0) => Q(6 downto 4),
      O(3 downto 0) => arg(7 downto 4),
      S(3 downto 0) => \BU_ROT_ppF_reg[0][6]_0\(3 downto 0)
    );
\arg_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__2/i__carry_n_0\,
      CO(2) => \arg_inferred__2/i__carry_n_1\,
      CO(1) => \arg_inferred__2/i__carry_n_2\,
      CO(0) => \arg_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][6]\(3 downto 0),
      O(3) => \arg_inferred__2/i__carry_n_4\,
      O(2) => \arg_inferred__2/i__carry_n_5\,
      O(1) => \arg_inferred__2/i__carry_n_6\,
      O(0) => \arg_inferred__2/i__carry_n_7\,
      S(3) => \i__carry_i_1__13_n_0\,
      S(2) => \i__carry_i_2__13_n_0\,
      S(1) => \i__carry_i_3__13_n_0\,
      S(0) => \i__carry_i_4__13_n_0\
    );
\arg_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry_n_0\,
      CO(3) => \arg_inferred__2/i__carry__0_n_0\,
      CO(2) => \arg_inferred__2/i__carry__0_n_1\,
      CO(1) => \arg_inferred__2/i__carry__0_n_2\,
      CO(0) => \arg_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \BU_ROT_ppF_reg[1][6]_0\(4),
      DI(2 downto 0) => \BU_ROT_ppF_reg[1][6]\(6 downto 4),
      O(3) => \arg_inferred__2/i__carry__0_n_4\,
      O(2) => \arg_inferred__2/i__carry__0_n_5\,
      O(1) => \arg_inferred__2/i__carry__0_n_6\,
      O(0) => \arg_inferred__2/i__carry__0_n_7\,
      S(3 downto 0) => \BU_ROT_ppF_reg[1][6]_1\(3 downto 0)
    );
\i__carry_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \BU_ROT_ppF_reg[0][6]\(3),
      O => \i__carry_i_1__11_n_0\
    );
\i__carry_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]_0\(3),
      I1 => \BU_ROT_ppF_reg[1][6]\(3),
      O => \i__carry_i_1__12_n_0\
    );
\i__carry_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]\(3),
      I1 => \BU_ROT_ppF_reg[1][6]_0\(3),
      O => \i__carry_i_1__13_n_0\
    );
\i__carry_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \BU_ROT_ppF_reg[0][6]\(2),
      O => \i__carry_i_2__11_n_0\
    );
\i__carry_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]_0\(2),
      I1 => \BU_ROT_ppF_reg[1][6]\(2),
      O => \i__carry_i_2__12_n_0\
    );
\i__carry_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]\(2),
      I1 => \BU_ROT_ppF_reg[1][6]_0\(2),
      O => \i__carry_i_2__13_n_0\
    );
\i__carry_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \BU_ROT_ppF_reg[0][6]\(1),
      O => \i__carry_i_3__11_n_0\
    );
\i__carry_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]_0\(1),
      I1 => \BU_ROT_ppF_reg[1][6]\(1),
      O => \i__carry_i_3__12_n_0\
    );
\i__carry_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]\(1),
      I1 => \BU_ROT_ppF_reg[1][6]_0\(1),
      O => \i__carry_i_3__13_n_0\
    );
\i__carry_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \BU_ROT_ppF_reg[0][6]\(0),
      O => \i__carry_i_4__11_n_0\
    );
\i__carry_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]_0\(0),
      I1 => \BU_ROT_ppF_reg[1][6]\(0),
      O => \i__carry_i_4__12_n_0\
    );
\i__carry_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][6]\(0),
      I1 => \BU_ROT_ppF_reg[1][6]_0\(0),
      O => \i__carry_i_4__13_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Im_Re_reg[4]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_counter_ppF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \arg_inferred__0/i__carry__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    halfway_ppF : in STD_LOGIC;
    \data_out_ppF_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_out_ppF_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator is
  signal Im_Re : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Im_Re[-1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[-2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[-3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[3]_i_1__0_n_0\ : STD_LOGIC;
  signal Re_Re : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Re_Re[-1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[-2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[-3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \arg__25_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \arg__25_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \arg__25_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \arg__25_carry__0_n_0\ : STD_LOGIC;
  signal \arg__25_carry__0_n_1\ : STD_LOGIC;
  signal \arg__25_carry__0_n_2\ : STD_LOGIC;
  signal \arg__25_carry__0_n_3\ : STD_LOGIC;
  signal \arg__25_carry__0_n_4\ : STD_LOGIC;
  signal \arg__25_carry__0_n_5\ : STD_LOGIC;
  signal \arg__25_carry__0_n_6\ : STD_LOGIC;
  signal \arg__25_carry__0_n_7\ : STD_LOGIC;
  signal \arg__25_carry__1_n_3\ : STD_LOGIC;
  signal \arg__25_carry__1_n_7\ : STD_LOGIC;
  signal \arg__25_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \arg__25_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \arg__25_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \arg__25_carry_n_0\ : STD_LOGIC;
  signal \arg__25_carry_n_1\ : STD_LOGIC;
  signal \arg__25_carry_n_2\ : STD_LOGIC;
  signal \arg__25_carry_n_3\ : STD_LOGIC;
  signal \arg__25_carry_n_4\ : STD_LOGIC;
  signal \arg__25_carry_n_5\ : STD_LOGIC;
  signal \arg__25_carry_n_6\ : STD_LOGIC;
  signal \arg__25_carry_n_7\ : STD_LOGIC;
  signal \arg_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_5__3_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_1\ : STD_LOGIC;
  signal \arg_carry__0_n_2\ : STD_LOGIC;
  signal \arg_carry__0_n_3\ : STD_LOGIC;
  signal \arg_carry__0_n_4\ : STD_LOGIC;
  signal \arg_carry__0_n_5\ : STD_LOGIC;
  signal \arg_carry__0_n_6\ : STD_LOGIC;
  signal \arg_carry__0_n_7\ : STD_LOGIC;
  signal \arg_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \arg_carry__1_n_3\ : STD_LOGIC;
  signal \arg_carry__1_n_6\ : STD_LOGIC;
  signal \arg_carry__1_n_7\ : STD_LOGIC;
  signal \arg_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \arg_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \arg_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \arg_carry_i_4__1_n_0\ : STD_LOGIC;
  signal arg_carry_n_0 : STD_LOGIC;
  signal arg_carry_n_1 : STD_LOGIC;
  signal arg_carry_n_2 : STD_LOGIC;
  signal arg_carry_n_3 : STD_LOGIC;
  signal arg_carry_n_4 : STD_LOGIC;
  signal arg_carry_n_5 : STD_LOGIC;
  signal arg_carry_n_6 : STD_LOGIC;
  signal arg_carry_n_7 : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_2__2_n_3\ : STD_LOGIC;
  signal \i___25_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i___25_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i___25_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i___25_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i___25_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i___25_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__6_n_0\ : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \NLW_arg__25_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg__25_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__0/i___25_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__0/i___25_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_out_ppF_reg[0][7]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_ppF_reg[0][7]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Im_Re[-1]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \Im_Re[-2]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \Im_Re[-3]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Im_Re[0]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \Im_Re[1]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \Im_Re[2]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \Im_Re[3]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \Im_Re[4]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Re_Re[-1]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \Re_Re[-2]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \Re_Re[-3]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \Re_Re[0]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \Re_Re[1]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \Re_Re[2]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \Re_Re[3]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \Re_Re[4]_i_1__0\ : label is "soft_lutpair117";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \arg__25_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \arg__25_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \arg__25_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__0/i___25_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__0/i___25_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__0/i___25_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \data_out_ppF[0][7]_i_1__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data_out_ppF[1][0]_i_1__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data_out_ppF[1][1]_i_1__2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data_out_ppF[1][2]_i_1__2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data_out_ppF[1][3]_i_1__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \data_out_ppF[1][4]_i_1__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \data_out_ppF[1][5]_i_1__2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data_out_ppF[1][6]_i_1__2\ : label is "soft_lutpair125";
begin
\Im_Re[-1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__0/i___25_carry__1_n_6\,
      I1 => \arg_inferred__0/i___25_carry__1_n_7\,
      I2 => \arg_inferred__0/i___25_carry__0_n_4\,
      I3 => \arg_inferred__0/i___25_carry_n_5\,
      O => \Im_Re[-1]_i_1__0_n_0\
    );
\Im_Re[-2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__0/i___25_carry__1_n_6\,
      I1 => \arg_inferred__0/i___25_carry__1_n_7\,
      I2 => \arg_inferred__0/i___25_carry__0_n_4\,
      I3 => \arg_inferred__0/i___25_carry_n_6\,
      O => \Im_Re[-2]_i_1__0_n_0\
    );
\Im_Re[-3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__0/i___25_carry__1_n_6\,
      I1 => \arg_inferred__0/i___25_carry__1_n_7\,
      I2 => \arg_inferred__0/i___25_carry__0_n_4\,
      I3 => \arg_inferred__0/i___25_carry_n_7\,
      O => \Im_Re[-3]_i_1__0_n_0\
    );
\Im_Re[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__0/i___25_carry__1_n_6\,
      I1 => \arg_inferred__0/i___25_carry__1_n_7\,
      I2 => \arg_inferred__0/i___25_carry__0_n_4\,
      I3 => \arg_inferred__0/i___25_carry_n_4\,
      O => \Im_Re[0]_i_1__0_n_0\
    );
\Im_Re[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__0/i___25_carry__1_n_6\,
      I1 => \arg_inferred__0/i___25_carry__1_n_7\,
      I2 => \arg_inferred__0/i___25_carry__0_n_4\,
      I3 => \arg_inferred__0/i___25_carry__0_n_7\,
      O => \Im_Re[1]_i_1__0_n_0\
    );
\Im_Re[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__0/i___25_carry__1_n_6\,
      I1 => \arg_inferred__0/i___25_carry__1_n_7\,
      I2 => \arg_inferred__0/i___25_carry__0_n_4\,
      I3 => \arg_inferred__0/i___25_carry__0_n_6\,
      O => \Im_Re[2]_i_1__0_n_0\
    );
\Im_Re[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__0/i___25_carry__1_n_6\,
      I1 => \arg_inferred__0/i___25_carry__1_n_7\,
      I2 => \arg_inferred__0/i___25_carry__0_n_4\,
      I3 => \arg_inferred__0/i___25_carry__0_n_5\,
      O => \Im_Re[3]_i_1__0_n_0\
    );
\Im_Re[4]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg_inferred__0/i___25_carry__1_n_6\,
      O => p_1_in4_in
    );
\Im_Re_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-1]_i_1__0_n_0\,
      Q => Im_Re(2)
    );
\Im_Re_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-2]_i_1__0_n_0\,
      Q => Im_Re(1)
    );
\Im_Re_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-3]_i_1__0_n_0\,
      Q => Im_Re(0)
    );
\Im_Re_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[0]_i_1__0_n_0\,
      Q => Im_Re(3)
    );
\Im_Re_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[1]_i_1__0_n_0\,
      Q => Im_Re(4)
    );
\Im_Re_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[2]_i_1__0_n_0\,
      Q => Im_Re(5)
    );
\Im_Re_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[3]_i_1__0_n_0\,
      Q => Im_Re(6)
    );
\Im_Re_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => p_1_in4_in,
      Q => Im_Re(7)
    );
\Re_Re[-1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => p_3_in,
      I1 => \arg__25_carry__1_n_7\,
      I2 => \arg__25_carry__0_n_4\,
      I3 => \arg__25_carry_n_5\,
      O => \Re_Re[-1]_i_1__0_n_0\
    );
\Re_Re[-2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => p_3_in,
      I1 => \arg__25_carry__1_n_7\,
      I2 => \arg__25_carry__0_n_4\,
      I3 => \arg__25_carry_n_6\,
      O => \Re_Re[-2]_i_1__0_n_0\
    );
\Re_Re[-3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => p_3_in,
      I1 => \arg__25_carry__1_n_7\,
      I2 => \arg__25_carry__0_n_4\,
      I3 => \arg__25_carry_n_7\,
      O => \Re_Re[-3]_i_1__0_n_0\
    );
\Re_Re[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => p_3_in,
      I1 => \arg__25_carry__1_n_7\,
      I2 => \arg__25_carry__0_n_4\,
      I3 => \arg__25_carry_n_4\,
      O => \Re_Re[0]_i_1__0_n_0\
    );
\Re_Re[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => p_3_in,
      I1 => \arg__25_carry__1_n_7\,
      I2 => \arg__25_carry__0_n_4\,
      I3 => \arg__25_carry__0_n_7\,
      O => \Re_Re[1]_i_1__0_n_0\
    );
\Re_Re[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => p_3_in,
      I1 => \arg__25_carry__1_n_7\,
      I2 => \arg__25_carry__0_n_4\,
      I3 => \arg__25_carry__0_n_6\,
      O => \Re_Re[2]_i_1__0_n_0\
    );
\Re_Re[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => p_3_in,
      I1 => \arg__25_carry__1_n_7\,
      I2 => \arg__25_carry__0_n_4\,
      I3 => \arg__25_carry__0_n_5\,
      O => \Re_Re[3]_i_1__0_n_0\
    );
\Re_Re[4]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_3_in,
      O => p_1_in7_in
    );
\Re_Re_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-1]_i_1__0_n_0\,
      Q => Re_Re(2)
    );
\Re_Re_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-2]_i_1__0_n_0\,
      Q => Re_Re(1)
    );
\Re_Re_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-3]_i_1__0_n_0\,
      Q => Re_Re(0)
    );
\Re_Re_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[0]_i_1__0_n_0\,
      Q => Re_Re(3)
    );
\Re_Re_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[1]_i_1__0_n_0\,
      Q => Re_Re(4)
    );
\Re_Re_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[2]_i_1__0_n_0\,
      Q => Re_Re(5)
    );
\Re_Re_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[3]_i_1__0_n_0\,
      Q => Re_Re(6)
    );
\Re_Re_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => p_1_in7_in,
      Q => Re_Re(7)
    );
\arg__25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg__25_carry_n_0\,
      CO(2) => \arg__25_carry_n_1\,
      CO(1) => \arg__25_carry_n_2\,
      CO(0) => \arg__25_carry_n_3\,
      CYINIT => '0',
      DI(3) => arg_carry_n_4,
      DI(2) => arg_carry_n_5,
      DI(1) => arg_carry_n_6,
      DI(0) => '0',
      O(3) => \arg__25_carry_n_4\,
      O(2) => \arg__25_carry_n_5\,
      O(1) => \arg__25_carry_n_6\,
      O(0) => \arg__25_carry_n_7\,
      S(3) => \arg__25_carry_i_1__0_n_0\,
      S(2) => \arg__25_carry_i_2__0_n_0\,
      S(1) => \arg__25_carry_i_3__0_n_0\,
      S(0) => arg_carry_n_7
    );
\arg__25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg__25_carry_n_0\,
      CO(3) => \arg__25_carry__0_n_0\,
      CO(2) => \arg__25_carry__0_n_1\,
      CO(1) => \arg__25_carry__0_n_2\,
      CO(0) => \arg__25_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \arg_carry__0_n_5\,
      DI(1) => \arg_carry__0_n_6\,
      DI(0) => \arg_carry__0_n_7\,
      O(3) => \arg__25_carry__0_n_4\,
      O(2) => \arg__25_carry__0_n_5\,
      O(1) => \arg__25_carry__0_n_6\,
      O(0) => \arg__25_carry__0_n_7\,
      S(3) => \arg_carry__0_n_4\,
      S(2) => \arg__25_carry__0_i_1__0_n_0\,
      S(1) => \arg__25_carry__0_i_2__0_n_0\,
      S(0) => \arg__25_carry__0_i_3__0_n_0\
    );
\arg__25_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_carry__0_n_5\,
      O => \arg__25_carry__0_i_1__0_n_0\
    );
\arg__25_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_carry__0_n_6\,
      O => \arg__25_carry__0_i_2__0_n_0\
    );
\arg__25_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_carry__0_n_7\,
      O => \arg__25_carry__0_i_3__0_n_0\
    );
\arg__25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg__25_carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg__25_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg__25_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_arg__25_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => p_3_in,
      O(0) => \arg__25_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \arg_carry__1_n_6\,
      S(0) => \arg_carry__1_n_7\
    );
\arg__25_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => arg_carry_n_4,
      O => \arg__25_carry_i_1__0_n_0\
    );
\arg__25_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => arg_carry_n_5,
      O => \arg__25_carry_i_2__0_n_0\
    );
\arg__25_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => arg_carry_n_6,
      O => \arg__25_carry_i_3__0_n_0\
    );
arg_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => arg_carry_n_0,
      CO(2) => arg_carry_n_1,
      CO(1) => arg_carry_n_2,
      CO(0) => arg_carry_n_3,
      CYINIT => '0',
      DI(3) => \arg_carry_i_1__2_n_0\,
      DI(2 downto 1) => Q(2 downto 1),
      DI(0) => '0',
      O(3) => arg_carry_n_4,
      O(2) => arg_carry_n_5,
      O(1) => arg_carry_n_6,
      O(0) => arg_carry_n_7,
      S(3) => \arg_carry_i_2__2_n_0\,
      S(2) => \arg_carry_i_3__2_n_0\,
      S(1) => \arg_carry_i_4__1_n_0\,
      S(0) => Q(0)
    );
\arg_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => arg_carry_n_0,
      CO(3) => \arg_carry__0_n_0\,
      CO(2) => \arg_carry__0_n_1\,
      CO(1) => \arg_carry__0_n_2\,
      CO(0) => \arg_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \arg_carry__0_i_1__4_n_0\,
      DI(2) => \arg_carry__0_i_2__0_n_0\,
      DI(1) => \arg_carry__0_i_3__2_n_0\,
      DI(0) => \arg_carry__0_i_4__2_n_0\,
      O(3) => \arg_carry__0_n_4\,
      O(2) => \arg_carry__0_n_5\,
      O(1) => \arg_carry__0_n_6\,
      O(0) => \arg_carry__0_n_7\,
      S(3) => \arg_carry__0_i_5__3_n_0\,
      S(2) => \arg_carry__0_i_6__0_n_0\,
      S(1) => \arg_carry__0_i_7__0_n_0\,
      S(0) => \arg_carry__0_i_8__0_n_0\
    );
\arg_carry__0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => data_counter_ppF,
      I1 => Q(5),
      I2 => Q(6),
      O => \arg_carry__0_i_1__4_n_0\
    );
\arg_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => data_counter_ppF,
      I1 => Q(4),
      I2 => Q(5),
      O => \arg_carry__0_i_2__0_n_0\
    );
\arg_carry__0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => data_counter_ppF,
      I1 => Q(3),
      I2 => Q(4),
      O => \arg_carry__0_i_3__2_n_0\
    );
\arg_carry__0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => data_counter_ppF,
      I1 => Q(2),
      I2 => Q(3),
      O => \arg_carry__0_i_4__2_n_0\
    );
\arg_carry__0_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"738C"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => data_counter_ppF,
      I3 => Q(7),
      O => \arg_carry__0_i_5__3_n_0\
    );
\arg_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C73"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => data_counter_ppF,
      I3 => Q(6),
      O => \arg_carry__0_i_6__0_n_0\
    );
\arg_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C73"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => data_counter_ppF,
      I3 => Q(5),
      O => \arg_carry__0_i_7__0_n_0\
    );
\arg_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C73"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => data_counter_ppF,
      I3 => Q(4),
      O => \arg_carry__0_i_8__0_n_0\
    );
\arg_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \arg_carry__1_i_1__1_n_0\,
      O(3 downto 2) => \NLW_arg_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_carry__1_n_6\,
      O(0) => \arg_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \arg_carry__1_i_2__1_n_0\
    );
\arg_carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => data_counter_ppF,
      I1 => Q(6),
      I2 => Q(7),
      O => \arg_carry__1_i_1__1_n_0\
    );
\arg_carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C7"
    )
        port map (
      I0 => Q(6),
      I1 => data_counter_ppF,
      I2 => Q(7),
      O => \arg_carry__1_i_2__1_n_0\
    );
\arg_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(1),
      I1 => data_counter_ppF,
      O => \arg_carry_i_1__2_n_0\
    );
\arg_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => data_counter_ppF,
      I3 => Q(3),
      O => \arg_carry_i_2__2_n_0\
    );
\arg_carry_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => data_counter_ppF,
      I1 => Q(1),
      I2 => Q(2),
      O => \arg_carry_i_3__2_n_0\
    );
\arg_carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => Q(1),
      I1 => data_counter_ppF,
      I2 => Q(0),
      O => \arg_carry_i_4__1_n_0\
    );
\arg_inferred__0/i___25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i___25_carry_n_0\,
      CO(2) => \arg_inferred__0/i___25_carry_n_1\,
      CO(1) => \arg_inferred__0/i___25_carry_n_2\,
      CO(0) => \arg_inferred__0/i___25_carry_n_3\,
      CYINIT => '0',
      DI(3) => \arg_inferred__0/i__carry_n_4\,
      DI(2) => \arg_inferred__0/i__carry_n_5\,
      DI(1) => \arg_inferred__0/i__carry_n_6\,
      DI(0) => '0',
      O(3) => \arg_inferred__0/i___25_carry_n_4\,
      O(2) => \arg_inferred__0/i___25_carry_n_5\,
      O(1) => \arg_inferred__0/i___25_carry_n_6\,
      O(0) => \arg_inferred__0/i___25_carry_n_7\,
      S(3) => \i___25_carry_i_1__2_n_0\,
      S(2) => \i___25_carry_i_2__2_n_0\,
      S(1) => \i___25_carry_i_3__2_n_0\,
      S(0) => \arg_inferred__0/i__carry_n_7\
    );
\arg_inferred__0/i___25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i___25_carry_n_0\,
      CO(3) => \arg_inferred__0/i___25_carry__0_n_0\,
      CO(2) => \arg_inferred__0/i___25_carry__0_n_1\,
      CO(1) => \arg_inferred__0/i___25_carry__0_n_2\,
      CO(0) => \arg_inferred__0/i___25_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \arg_inferred__0/i__carry__0_n_5\,
      DI(1) => \arg_inferred__0/i__carry__0_n_6\,
      DI(0) => \arg_inferred__0/i__carry__0_n_7\,
      O(3) => \arg_inferred__0/i___25_carry__0_n_4\,
      O(2) => \arg_inferred__0/i___25_carry__0_n_5\,
      O(1) => \arg_inferred__0/i___25_carry__0_n_6\,
      O(0) => \arg_inferred__0/i___25_carry__0_n_7\,
      S(3) => \arg_inferred__0/i__carry__0_n_4\,
      S(2) => \i___25_carry__0_i_1__2_n_0\,
      S(1) => \i___25_carry__0_i_2__2_n_0\,
      S(0) => \i___25_carry__0_i_3__2_n_0\
    );
\arg_inferred__0/i___25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i___25_carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg_inferred__0/i___25_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__0/i___25_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_arg_inferred__0/i___25_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__0/i___25_carry__1_n_6\,
      O(0) => \arg_inferred__0/i___25_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \arg_inferred__0/i__carry__1_n_6\,
      S(0) => \arg_inferred__0/i__carry__1_n_7\
    );
\arg_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i__carry_n_0\,
      CO(2) => \arg_inferred__0/i__carry_n_1\,
      CO(1) => \arg_inferred__0/i__carry_n_2\,
      CO(0) => \arg_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__8_n_0\,
      DI(2 downto 1) => \arg_inferred__0/i__carry__1_0\(2 downto 1),
      DI(0) => '0',
      O(3) => \arg_inferred__0/i__carry_n_4\,
      O(2) => \arg_inferred__0/i__carry_n_5\,
      O(1) => \arg_inferred__0/i__carry_n_6\,
      O(0) => \arg_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_2__8_n_0\,
      S(2) => \i__carry_i_3__10_n_0\,
      S(1) => \i__carry_i_4__5_n_0\,
      S(0) => \arg_inferred__0/i__carry__1_0\(0)
    );
\arg_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry_n_0\,
      CO(3) => \arg_inferred__0/i__carry__0_n_0\,
      CO(2) => \arg_inferred__0/i__carry__0_n_1\,
      CO(1) => \arg_inferred__0/i__carry__0_n_2\,
      CO(0) => \arg_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__9_n_0\,
      DI(2) => \i__carry__0_i_2__2_n_0\,
      DI(1) => \i__carry__0_i_3__6_n_0\,
      DI(0) => \i__carry__0_i_4__6_n_0\,
      O(3) => \arg_inferred__0/i__carry__0_n_4\,
      O(2) => \arg_inferred__0/i__carry__0_n_5\,
      O(1) => \arg_inferred__0/i__carry__0_n_6\,
      O(0) => \arg_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_5__10_n_0\,
      S(2) => \i__carry__0_i_6__2_n_0\,
      S(1) => \i__carry__0_i_7__2_n_0\,
      S(0) => \i__carry__0_i_8__2_n_0\
    );
\arg_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg_inferred__0/i__carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry__1_i_1__5_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__0/i__carry__1_n_6\,
      O(0) => \arg_inferred__0/i__carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \i__carry__1_i_2__5_n_0\
    );
\arg_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i__carry_n_0\,
      CO(2) => \arg_inferred__1/i__carry_n_1\,
      CO(1) => \arg_inferred__1/i__carry_n_2\,
      CO(0) => \arg_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Re_Re(3 downto 0),
      O(3) => \arg_inferred__1/i__carry_n_4\,
      O(2) => \arg_inferred__1/i__carry_n_5\,
      O(1) => \arg_inferred__1/i__carry_n_6\,
      O(0) => \arg_inferred__1/i__carry_n_7\,
      S(3) => \i__carry_i_1__9_n_0\,
      S(2) => \i__carry_i_2__9_n_0\,
      S(1) => \i__carry_i_3__8_n_0\,
      S(0) => \i__carry_i_4__6_n_0\
    );
\arg_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry_n_0\,
      CO(3) => \arg_inferred__1/i__carry__0_n_0\,
      CO(2) => \arg_inferred__1/i__carry__0_n_1\,
      CO(1) => \arg_inferred__1/i__carry__0_n_2\,
      CO(0) => \arg_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__10_n_0\,
      DI(2 downto 0) => Re_Re(6 downto 4),
      O(3) => \arg_inferred__1/i__carry__0_n_4\,
      O(2) => \arg_inferred__1/i__carry__0_n_5\,
      O(1) => \arg_inferred__1/i__carry__0_n_6\,
      O(0) => \arg_inferred__1/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_2__3_n_0\,
      S(2) => \i__carry__0_i_3__7_n_0\,
      S(1) => \i__carry__0_i_4__7_n_0\,
      S(0) => \i__carry__0_i_5__9_n_0\
    );
\data_out_ppF[0][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__1/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__2_n_3\,
      I2 => \arg_inferred__1/i__carry_n_7\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(0),
      O => D(0)
    );
\data_out_ppF[0][1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__1/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__2_n_3\,
      I2 => \arg_inferred__1/i__carry_n_6\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(1),
      O => D(1)
    );
\data_out_ppF[0][2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__1/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__2_n_3\,
      I2 => \arg_inferred__1/i__carry_n_5\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(2),
      O => D(2)
    );
\data_out_ppF[0][3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__1/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__2_n_3\,
      I2 => \arg_inferred__1/i__carry_n_4\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(3),
      O => D(3)
    );
\data_out_ppF[0][4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__1/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__2_n_3\,
      I2 => \arg_inferred__1/i__carry__0_n_7\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(4),
      O => D(4)
    );
\data_out_ppF[0][5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__1/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__2_n_3\,
      I2 => \arg_inferred__1/i__carry__0_n_6\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(5),
      O => D(5)
    );
\data_out_ppF[0][6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__1/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__2_n_3\,
      I2 => \arg_inferred__1/i__carry__0_n_5\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(6),
      O => D(6)
    );
\data_out_ppF[0][7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \data_out_ppF_reg[0][7]_i_2__2_n_3\,
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][7]\(7),
      O => D(7)
    );
\data_out_ppF[1][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(0),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][7]\(0),
      O => \Im_Re_reg[4]_0\(0)
    );
\data_out_ppF[1][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(1),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][7]\(1),
      O => \Im_Re_reg[4]_0\(1)
    );
\data_out_ppF[1][2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(2),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][7]\(2),
      O => \Im_Re_reg[4]_0\(2)
    );
\data_out_ppF[1][3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(3),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][7]\(3),
      O => \Im_Re_reg[4]_0\(3)
    );
\data_out_ppF[1][4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(4),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][7]\(4),
      O => \Im_Re_reg[4]_0\(4)
    );
\data_out_ppF[1][5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(5),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][7]\(5),
      O => \Im_Re_reg[4]_0\(5)
    );
\data_out_ppF[1][6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(6),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][7]\(6),
      O => \Im_Re_reg[4]_0\(6)
    );
\data_out_ppF[1][7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(7),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][7]\(7),
      O => \Im_Re_reg[4]_0\(7)
    );
\data_out_ppF_reg[0][7]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_data_out_ppF_reg[0][7]_i_2__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_out_ppF_reg[0][7]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_out_ppF_reg[0][7]_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i___25_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_5\,
      O => \i___25_carry__0_i_1__2_n_0\
    );
\i___25_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_6\,
      O => \i___25_carry__0_i_2__2_n_0\
    );
\i___25_carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_7\,
      O => \i___25_carry__0_i_3__2_n_0\
    );
\i___25_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_4\,
      O => \i___25_carry_i_1__2_n_0\
    );
\i___25_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_5\,
      O => \i___25_carry_i_2__2_n_0\
    );
\i___25_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_6\,
      O => \i___25_carry_i_3__2_n_0\
    );
\i__carry__0_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Re_Re(7),
      O => \i__carry__0_i_1__10_n_0\
    );
\i__carry__0_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => data_counter_ppF,
      I1 => \arg_inferred__0/i__carry__1_0\(5),
      I2 => \arg_inferred__0/i__carry__1_0\(6),
      O => \i__carry__0_i_1__9_n_0\
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => data_counter_ppF,
      I1 => \arg_inferred__0/i__carry__1_0\(4),
      I2 => \arg_inferred__0/i__carry__1_0\(5),
      O => \i__carry__0_i_2__2_n_0\
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Re_Re(7),
      O => \i__carry__0_i_2__3_n_0\
    );
\i__carry__0_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => data_counter_ppF,
      I1 => \arg_inferred__0/i__carry__1_0\(3),
      I2 => \arg_inferred__0/i__carry__1_0\(4),
      O => \i__carry__0_i_3__6_n_0\
    );
\i__carry__0_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Re_Re(6),
      O => \i__carry__0_i_3__7_n_0\
    );
\i__carry__0_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => data_counter_ppF,
      I1 => \arg_inferred__0/i__carry__1_0\(2),
      I2 => \arg_inferred__0/i__carry__1_0\(3),
      O => \i__carry__0_i_4__6_n_0\
    );
\i__carry__0_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Re_Re(5),
      O => \i__carry__0_i_4__7_n_0\
    );
\i__carry__0_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"738C"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(5),
      I1 => \arg_inferred__0/i__carry__1_0\(6),
      I2 => data_counter_ppF,
      I3 => \arg_inferred__0/i__carry__1_0\(7),
      O => \i__carry__0_i_5__10_n_0\
    );
\i__carry__0_i_5__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Re_Re(4),
      O => \i__carry__0_i_5__9_n_0\
    );
\i__carry__0_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C73"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(4),
      I1 => \arg_inferred__0/i__carry__1_0\(5),
      I2 => data_counter_ppF,
      I3 => \arg_inferred__0/i__carry__1_0\(6),
      O => \i__carry__0_i_6__2_n_0\
    );
\i__carry__0_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C73"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(3),
      I1 => \arg_inferred__0/i__carry__1_0\(4),
      I2 => data_counter_ppF,
      I3 => \arg_inferred__0/i__carry__1_0\(5),
      O => \i__carry__0_i_7__2_n_0\
    );
\i__carry__0_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C73"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(2),
      I1 => \arg_inferred__0/i__carry__1_0\(3),
      I2 => data_counter_ppF,
      I3 => \arg_inferred__0/i__carry__1_0\(4),
      O => \i__carry__0_i_8__2_n_0\
    );
\i__carry__1_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => data_counter_ppF,
      I1 => \arg_inferred__0/i__carry__1_0\(6),
      I2 => \arg_inferred__0/i__carry__1_0\(7),
      O => \i__carry__1_i_1__5_n_0\
    );
\i__carry__1_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C7"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(6),
      I1 => data_counter_ppF,
      I2 => \arg_inferred__0/i__carry__1_0\(7),
      O => \i__carry__1_i_2__5_n_0\
    );
\i__carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(1),
      I1 => data_counter_ppF,
      O => \i__carry_i_1__8_n_0\
    );
\i__carry_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Re_Re(3),
      O => \i__carry_i_1__9_n_0\
    );
\i__carry_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(1),
      I1 => \arg_inferred__0/i__carry__1_0\(2),
      I2 => data_counter_ppF,
      I3 => \arg_inferred__0/i__carry__1_0\(3),
      O => \i__carry_i_2__8_n_0\
    );
\i__carry_i_2__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Re_Re(2),
      O => \i__carry_i_2__9_n_0\
    );
\i__carry_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => data_counter_ppF,
      I1 => \arg_inferred__0/i__carry__1_0\(1),
      I2 => \arg_inferred__0/i__carry__1_0\(2),
      O => \i__carry_i_3__10_n_0\
    );
\i__carry_i_3__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Re_Re(1),
      O => \i__carry_i_3__8_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(1),
      I1 => data_counter_ppF,
      I2 => \arg_inferred__0/i__carry__1_0\(0),
      O => \i__carry_i_4__5_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Re_Re(0),
      O => \i__carry_i_4__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    halfway_ppF_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \arg_inferred__0/i__carry__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \arg_inferred__2/i__carry__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    halfway_ppF : in STD_LOGIC;
    \data_out_ppF_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_out_ppF_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_1 : entity is "Rotator";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_1 is
  signal Im_Im : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Im_Im[-1]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Im[-2]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Im[-3]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Im[0]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Im[1]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Im[2]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Im[3]_i_1_n_0\ : STD_LOGIC;
  signal Im_Re : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Im_Re[-1]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[-2]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[-3]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[0]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[1]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[2]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[3]_i_1_n_0\ : STD_LOGIC;
  signal Re_Im : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Re_Im[-1]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[-2]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[-3]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[0]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[1]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[2]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[3]_i_1_n_0\ : STD_LOGIC;
  signal Re_Re : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Re_Re[-1]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[-2]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[-3]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[0]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[1]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[2]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[3]_i_1_n_0\ : STD_LOGIC;
  signal \arg__25_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \arg__25_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \arg__25_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \arg__25_carry__0_n_0\ : STD_LOGIC;
  signal \arg__25_carry__0_n_1\ : STD_LOGIC;
  signal \arg__25_carry__0_n_2\ : STD_LOGIC;
  signal \arg__25_carry__0_n_3\ : STD_LOGIC;
  signal \arg__25_carry__0_n_5\ : STD_LOGIC;
  signal \arg__25_carry__0_n_6\ : STD_LOGIC;
  signal \arg__25_carry__0_n_7\ : STD_LOGIC;
  signal \arg__25_carry__1_n_3\ : STD_LOGIC;
  signal \arg__25_carry_i_1_n_0\ : STD_LOGIC;
  signal \arg__25_carry_i_2_n_0\ : STD_LOGIC;
  signal \arg__25_carry_i_3_n_0\ : STD_LOGIC;
  signal \arg__25_carry_n_0\ : STD_LOGIC;
  signal \arg__25_carry_n_1\ : STD_LOGIC;
  signal \arg__25_carry_n_2\ : STD_LOGIC;
  signal \arg__25_carry_n_3\ : STD_LOGIC;
  signal \arg__25_carry_n_4\ : STD_LOGIC;
  signal \arg__25_carry_n_5\ : STD_LOGIC;
  signal \arg__25_carry_n_6\ : STD_LOGIC;
  signal \arg__25_carry_n_7\ : STD_LOGIC;
  signal \arg_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_1\ : STD_LOGIC;
  signal \arg_carry__0_n_2\ : STD_LOGIC;
  signal \arg_carry__0_n_3\ : STD_LOGIC;
  signal \arg_carry__0_n_4\ : STD_LOGIC;
  signal \arg_carry__0_n_5\ : STD_LOGIC;
  signal \arg_carry__0_n_6\ : STD_LOGIC;
  signal \arg_carry__0_n_7\ : STD_LOGIC;
  signal \arg_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \arg_carry__1_n_3\ : STD_LOGIC;
  signal \arg_carry__1_n_6\ : STD_LOGIC;
  signal \arg_carry__1_n_7\ : STD_LOGIC;
  signal \arg_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \arg_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \arg_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \arg_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \arg_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \arg_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \arg_carry_i_7__0_n_0\ : STD_LOGIC;
  signal arg_carry_n_0 : STD_LOGIC;
  signal arg_carry_n_1 : STD_LOGIC;
  signal arg_carry_n_2 : STD_LOGIC;
  signal arg_carry_n_3 : STD_LOGIC;
  signal arg_carry_n_4 : STD_LOGIC;
  signal arg_carry_n_5 : STD_LOGIC;
  signal arg_carry_n_6 : STD_LOGIC;
  signal arg_carry_n_7 : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___25_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___25_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i___25_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___25_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i___25_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___25_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i___25_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i___25_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___25_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___25_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___25_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___25_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___25_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i___25_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___25_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i___25_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___25_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i___25_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i___25_carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___25_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___25_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i___25_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___25_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i___25_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___25_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i___25_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i___25_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___25_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___25_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___25_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___25_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___25_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i___25_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___25_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i___25_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___25_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i___25_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i___25_carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___25_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_7\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_2__1_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][7]_i_2__1_n_3\ : STD_LOGIC;
  signal \i___25_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i___25_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i___25_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___25_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i___25_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i___25_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___25_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i___25_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i___25_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___25_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i___25_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i___25_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___25_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i___25_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i___25_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___25_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i___25_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i___25_carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__22_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__22_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__23_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__24_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__24_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__4_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal to_sulv : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_arg__25_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg__25_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__0/i___25_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__0/i___25_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__1/i___25_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__1/i___25_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__1/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__1/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__2/i___25_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__2/i___25_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__2/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__2/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_out_ppF_reg[0][7]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_ppF_reg[0][7]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_ppF_reg[1][7]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_ppF_reg[1][7]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Im_Im[-1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Im_Im[-2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \Im_Im[-3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \Im_Im[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Im_Im[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \Im_Im[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \Im_Im[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Im_Im[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Im_Re[-1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \Im_Re[-2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \Im_Re[-3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \Im_Re[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Im_Re[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Im_Re[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \Im_Re[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \Im_Re[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \Re_Im[-1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Re_Im[-2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Re_Im[-3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Re_Im[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \Re_Im[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \Re_Im[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \Re_Im[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \Re_Im[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Re_Re[-1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \Re_Re[-2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \Re_Re[-3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \Re_Re[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Re_Re[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Re_Re[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Re_Re[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Re_Re[4]_i_1\ : label is "soft_lutpair93";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \arg__25_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \arg__25_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \arg__25_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__0/i___25_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__0/i___25_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__0/i___25_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__1/i___25_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__1/i___25_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__1/i___25_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__2/i___25_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__2/i___25_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__2/i___25_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \data_out_ppF[0][7]_i_1__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data_out_ppF[1][7]_i_1__1\ : label is "soft_lutpair102";
begin
\Im_Im[-1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => p_3_in,
      I1 => to_sulv(1),
      I2 => to_sulv(0),
      I3 => \arg__25_carry_n_5\,
      O => \Im_Im[-1]_i_1_n_0\
    );
\Im_Im[-2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => p_3_in,
      I1 => to_sulv(1),
      I2 => to_sulv(0),
      I3 => \arg__25_carry_n_6\,
      O => \Im_Im[-2]_i_1_n_0\
    );
\Im_Im[-3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => p_3_in,
      I1 => to_sulv(1),
      I2 => to_sulv(0),
      I3 => \arg__25_carry_n_7\,
      O => \Im_Im[-3]_i_1_n_0\
    );
\Im_Im[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => p_3_in,
      I1 => to_sulv(1),
      I2 => to_sulv(0),
      I3 => \arg__25_carry_n_4\,
      O => \Im_Im[0]_i_1_n_0\
    );
\Im_Im[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => p_3_in,
      I1 => to_sulv(1),
      I2 => to_sulv(0),
      I3 => \arg__25_carry__0_n_7\,
      O => \Im_Im[1]_i_1_n_0\
    );
\Im_Im[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => p_3_in,
      I1 => to_sulv(1),
      I2 => to_sulv(0),
      I3 => \arg__25_carry__0_n_6\,
      O => \Im_Im[2]_i_1_n_0\
    );
\Im_Im[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => p_3_in,
      I1 => to_sulv(1),
      I2 => to_sulv(0),
      I3 => \arg__25_carry__0_n_5\,
      O => \Im_Im[3]_i_1_n_0\
    );
\Im_Im[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_3_in,
      O => p_1_in
    );
\Im_Im_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Im[-1]_i_1_n_0\,
      Q => Im_Im(2)
    );
\Im_Im_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Im[-2]_i_1_n_0\,
      Q => Im_Im(1)
    );
\Im_Im_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Im[-3]_i_1_n_0\,
      Q => Im_Im(0)
    );
\Im_Im_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Im[0]_i_1_n_0\,
      Q => Im_Im(3)
    );
\Im_Im_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Im[1]_i_1_n_0\,
      Q => Im_Im(4)
    );
\Im_Im_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Im[2]_i_1_n_0\,
      Q => Im_Im(5)
    );
\Im_Im_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Im[3]_i_1_n_0\,
      Q => Im_Im(6)
    );
\Im_Im_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => p_1_in,
      Q => Im_Im(7)
    );
\Im_Re[-1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__2/i___25_carry__1_n_6\,
      I1 => \arg_inferred__2/i___25_carry__1_n_7\,
      I2 => \arg_inferred__2/i___25_carry__0_n_4\,
      I3 => \arg_inferred__2/i___25_carry_n_5\,
      O => \Im_Re[-1]_i_1_n_0\
    );
\Im_Re[-2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__2/i___25_carry__1_n_6\,
      I1 => \arg_inferred__2/i___25_carry__1_n_7\,
      I2 => \arg_inferred__2/i___25_carry__0_n_4\,
      I3 => \arg_inferred__2/i___25_carry_n_6\,
      O => \Im_Re[-2]_i_1_n_0\
    );
\Im_Re[-3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__2/i___25_carry__1_n_6\,
      I1 => \arg_inferred__2/i___25_carry__1_n_7\,
      I2 => \arg_inferred__2/i___25_carry__0_n_4\,
      I3 => \arg_inferred__2/i___25_carry_n_7\,
      O => \Im_Re[-3]_i_1_n_0\
    );
\Im_Re[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__2/i___25_carry__1_n_6\,
      I1 => \arg_inferred__2/i___25_carry__1_n_7\,
      I2 => \arg_inferred__2/i___25_carry__0_n_4\,
      I3 => \arg_inferred__2/i___25_carry_n_4\,
      O => \Im_Re[0]_i_1_n_0\
    );
\Im_Re[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__2/i___25_carry__1_n_6\,
      I1 => \arg_inferred__2/i___25_carry__1_n_7\,
      I2 => \arg_inferred__2/i___25_carry__0_n_4\,
      I3 => \arg_inferred__2/i___25_carry__0_n_7\,
      O => \Im_Re[1]_i_1_n_0\
    );
\Im_Re[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__2/i___25_carry__1_n_6\,
      I1 => \arg_inferred__2/i___25_carry__1_n_7\,
      I2 => \arg_inferred__2/i___25_carry__0_n_4\,
      I3 => \arg_inferred__2/i___25_carry__0_n_6\,
      O => \Im_Re[2]_i_1_n_0\
    );
\Im_Re[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__2/i___25_carry__1_n_6\,
      I1 => \arg_inferred__2/i___25_carry__1_n_7\,
      I2 => \arg_inferred__2/i___25_carry__0_n_4\,
      I3 => \arg_inferred__2/i___25_carry__0_n_5\,
      O => \Im_Re[3]_i_1_n_0\
    );
\Im_Re[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg_inferred__2/i___25_carry__1_n_6\,
      O => p_1_in4_in
    );
\Im_Re_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-1]_i_1_n_0\,
      Q => Im_Re(2)
    );
\Im_Re_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-2]_i_1_n_0\,
      Q => Im_Re(1)
    );
\Im_Re_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-3]_i_1_n_0\,
      Q => Im_Re(0)
    );
\Im_Re_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[0]_i_1_n_0\,
      Q => Im_Re(3)
    );
\Im_Re_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[1]_i_1_n_0\,
      Q => Im_Re(4)
    );
\Im_Re_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[2]_i_1_n_0\,
      Q => Im_Re(5)
    );
\Im_Re_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[3]_i_1_n_0\,
      Q => Im_Re(6)
    );
\Im_Re_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => p_1_in4_in,
      Q => Im_Re(7)
    );
\Re_Im[-1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__1/i___25_carry__1_n_6\,
      I1 => \arg_inferred__1/i___25_carry__1_n_7\,
      I2 => \arg_inferred__1/i___25_carry__0_n_4\,
      I3 => \arg_inferred__1/i___25_carry_n_5\,
      O => \Re_Im[-1]_i_1_n_0\
    );
\Re_Im[-2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__1/i___25_carry__1_n_6\,
      I1 => \arg_inferred__1/i___25_carry__1_n_7\,
      I2 => \arg_inferred__1/i___25_carry__0_n_4\,
      I3 => \arg_inferred__1/i___25_carry_n_6\,
      O => \Re_Im[-2]_i_1_n_0\
    );
\Re_Im[-3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__1/i___25_carry__1_n_6\,
      I1 => \arg_inferred__1/i___25_carry__1_n_7\,
      I2 => \arg_inferred__1/i___25_carry__0_n_4\,
      I3 => \arg_inferred__1/i___25_carry_n_7\,
      O => \Re_Im[-3]_i_1_n_0\
    );
\Re_Im[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__1/i___25_carry__1_n_6\,
      I1 => \arg_inferred__1/i___25_carry__1_n_7\,
      I2 => \arg_inferred__1/i___25_carry__0_n_4\,
      I3 => \arg_inferred__1/i___25_carry_n_4\,
      O => \Re_Im[0]_i_1_n_0\
    );
\Re_Im[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__1/i___25_carry__1_n_6\,
      I1 => \arg_inferred__1/i___25_carry__1_n_7\,
      I2 => \arg_inferred__1/i___25_carry__0_n_4\,
      I3 => \arg_inferred__1/i___25_carry__0_n_7\,
      O => \Re_Im[1]_i_1_n_0\
    );
\Re_Im[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__1/i___25_carry__1_n_6\,
      I1 => \arg_inferred__1/i___25_carry__1_n_7\,
      I2 => \arg_inferred__1/i___25_carry__0_n_4\,
      I3 => \arg_inferred__1/i___25_carry__0_n_6\,
      O => \Re_Im[2]_i_1_n_0\
    );
\Re_Im[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__1/i___25_carry__1_n_6\,
      I1 => \arg_inferred__1/i___25_carry__1_n_7\,
      I2 => \arg_inferred__1/i___25_carry__0_n_4\,
      I3 => \arg_inferred__1/i___25_carry__0_n_5\,
      O => \Re_Im[3]_i_1_n_0\
    );
\Re_Im[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg_inferred__1/i___25_carry__1_n_6\,
      O => p_1_in1_in
    );
\Re_Im_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-1]_i_1_n_0\,
      Q => Re_Im(2)
    );
\Re_Im_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-2]_i_1_n_0\,
      Q => Re_Im(1)
    );
\Re_Im_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-3]_i_1_n_0\,
      Q => Re_Im(0)
    );
\Re_Im_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[0]_i_1_n_0\,
      Q => Re_Im(3)
    );
\Re_Im_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[1]_i_1_n_0\,
      Q => Re_Im(4)
    );
\Re_Im_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[2]_i_1_n_0\,
      Q => Re_Im(5)
    );
\Re_Im_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[3]_i_1_n_0\,
      Q => Re_Im(6)
    );
\Re_Im_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => p_1_in1_in,
      Q => Re_Im(7)
    );
\Re_Re[-1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__0/i___25_carry__1_n_6\,
      I1 => \arg_inferred__0/i___25_carry__1_n_7\,
      I2 => \arg_inferred__0/i___25_carry__0_n_4\,
      I3 => \arg_inferred__0/i___25_carry_n_5\,
      O => \Re_Re[-1]_i_1_n_0\
    );
\Re_Re[-2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__0/i___25_carry__1_n_6\,
      I1 => \arg_inferred__0/i___25_carry__1_n_7\,
      I2 => \arg_inferred__0/i___25_carry__0_n_4\,
      I3 => \arg_inferred__0/i___25_carry_n_6\,
      O => \Re_Re[-2]_i_1_n_0\
    );
\Re_Re[-3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__0/i___25_carry__1_n_6\,
      I1 => \arg_inferred__0/i___25_carry__1_n_7\,
      I2 => \arg_inferred__0/i___25_carry__0_n_4\,
      I3 => \arg_inferred__0/i___25_carry_n_7\,
      O => \Re_Re[-3]_i_1_n_0\
    );
\Re_Re[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__0/i___25_carry__1_n_6\,
      I1 => \arg_inferred__0/i___25_carry__1_n_7\,
      I2 => \arg_inferred__0/i___25_carry__0_n_4\,
      I3 => \arg_inferred__0/i___25_carry_n_4\,
      O => \Re_Re[0]_i_1_n_0\
    );
\Re_Re[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__0/i___25_carry__1_n_6\,
      I1 => \arg_inferred__0/i___25_carry__1_n_7\,
      I2 => \arg_inferred__0/i___25_carry__0_n_4\,
      I3 => \arg_inferred__0/i___25_carry__0_n_7\,
      O => \Re_Re[1]_i_1_n_0\
    );
\Re_Re[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__0/i___25_carry__1_n_6\,
      I1 => \arg_inferred__0/i___25_carry__1_n_7\,
      I2 => \arg_inferred__0/i___25_carry__0_n_4\,
      I3 => \arg_inferred__0/i___25_carry__0_n_6\,
      O => \Re_Re[2]_i_1_n_0\
    );
\Re_Re[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__0/i___25_carry__1_n_6\,
      I1 => \arg_inferred__0/i___25_carry__1_n_7\,
      I2 => \arg_inferred__0/i___25_carry__0_n_4\,
      I3 => \arg_inferred__0/i___25_carry__0_n_5\,
      O => \Re_Re[3]_i_1_n_0\
    );
\Re_Re[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg_inferred__0/i___25_carry__1_n_6\,
      O => p_1_in7_in
    );
\Re_Re_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-1]_i_1_n_0\,
      Q => Re_Re(2)
    );
\Re_Re_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-2]_i_1_n_0\,
      Q => Re_Re(1)
    );
\Re_Re_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-3]_i_1_n_0\,
      Q => Re_Re(0)
    );
\Re_Re_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[0]_i_1_n_0\,
      Q => Re_Re(3)
    );
\Re_Re_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[1]_i_1_n_0\,
      Q => Re_Re(4)
    );
\Re_Re_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[2]_i_1_n_0\,
      Q => Re_Re(5)
    );
\Re_Re_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[3]_i_1_n_0\,
      Q => Re_Re(6)
    );
\Re_Re_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => p_1_in7_in,
      Q => Re_Re(7)
    );
\arg__25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg__25_carry_n_0\,
      CO(2) => \arg__25_carry_n_1\,
      CO(1) => \arg__25_carry_n_2\,
      CO(0) => \arg__25_carry_n_3\,
      CYINIT => '0',
      DI(3) => arg_carry_n_4,
      DI(2) => arg_carry_n_5,
      DI(1) => arg_carry_n_6,
      DI(0) => '0',
      O(3) => \arg__25_carry_n_4\,
      O(2) => \arg__25_carry_n_5\,
      O(1) => \arg__25_carry_n_6\,
      O(0) => \arg__25_carry_n_7\,
      S(3) => \arg__25_carry_i_1_n_0\,
      S(2) => \arg__25_carry_i_2_n_0\,
      S(1) => \arg__25_carry_i_3_n_0\,
      S(0) => arg_carry_n_7
    );
\arg__25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg__25_carry_n_0\,
      CO(3) => \arg__25_carry__0_n_0\,
      CO(2) => \arg__25_carry__0_n_1\,
      CO(1) => \arg__25_carry__0_n_2\,
      CO(0) => \arg__25_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \arg_carry__0_n_5\,
      DI(1) => \arg_carry__0_n_6\,
      DI(0) => \arg_carry__0_n_7\,
      O(3) => to_sulv(0),
      O(2) => \arg__25_carry__0_n_5\,
      O(1) => \arg__25_carry__0_n_6\,
      O(0) => \arg__25_carry__0_n_7\,
      S(3) => \arg_carry__0_n_4\,
      S(2) => \arg__25_carry__0_i_1_n_0\,
      S(1) => \arg__25_carry__0_i_2_n_0\,
      S(0) => \arg__25_carry__0_i_3_n_0\
    );
\arg__25_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_carry__0_n_5\,
      O => \arg__25_carry__0_i_1_n_0\
    );
\arg__25_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_carry__0_n_6\,
      O => \arg__25_carry__0_i_2_n_0\
    );
\arg__25_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_carry__0_n_7\,
      O => \arg__25_carry__0_i_3_n_0\
    );
\arg__25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg__25_carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg__25_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg__25_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_arg__25_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => p_3_in,
      O(0) => to_sulv(1),
      S(3 downto 2) => B"00",
      S(1) => \arg_carry__1_n_6\,
      S(0) => \arg_carry__1_n_7\
    );
\arg__25_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => arg_carry_n_4,
      O => \arg__25_carry_i_1_n_0\
    );
\arg__25_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => arg_carry_n_5,
      O => \arg__25_carry_i_2_n_0\
    );
\arg__25_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => arg_carry_n_6,
      O => \arg__25_carry_i_3_n_0\
    );
arg_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => arg_carry_n_0,
      CO(2) => arg_carry_n_1,
      CO(1) => arg_carry_n_2,
      CO(0) => arg_carry_n_3,
      CYINIT => '0',
      DI(3) => \arg_carry_i_1__0_n_0\,
      DI(2) => \arg_carry_i_2__0_n_0\,
      DI(1) => \arg_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3) => arg_carry_n_4,
      O(2) => arg_carry_n_5,
      O(1) => arg_carry_n_6,
      O(0) => arg_carry_n_7,
      S(3) => \arg_carry_i_4__2_n_0\,
      S(2) => \arg_carry_i_5__0_n_0\,
      S(1) => \arg_carry_i_6__0_n_0\,
      S(0) => \arg_carry_i_7__0_n_0\
    );
\arg_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => arg_carry_n_0,
      CO(3) => \arg_carry__0_n_0\,
      CO(2) => \arg_carry__0_n_1\,
      CO(1) => \arg_carry__0_n_2\,
      CO(0) => \arg_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \arg_carry__0_i_1__5_n_0\,
      DI(2) => \arg_carry__0_i_2__1_n_0\,
      DI(1) => \arg_carry__0_i_3__3_n_0\,
      DI(0) => \arg_carry__0_i_4__3_n_0\,
      O(3) => \arg_carry__0_n_4\,
      O(2) => \arg_carry__0_n_5\,
      O(1) => \arg_carry__0_n_6\,
      O(0) => \arg_carry__0_n_7\,
      S(3) => \arg_carry__0_i_5__1_n_0\,
      S(2) => \arg_carry__0_i_6__1_n_0\,
      S(1) => \arg_carry__0_i_7__1_n_0\,
      S(0) => \arg_carry__0_i_8__1_n_0\
    );
\arg_carry__0_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__2/i__carry__1_0\(5),
      I2 => Q(0),
      I3 => \arg_inferred__2/i__carry__1_0\(6),
      O => \arg_carry__0_i_1__5_n_0\
    );
\arg_carry__0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__2/i__carry__1_0\(4),
      I2 => Q(0),
      I3 => \arg_inferred__2/i__carry__1_0\(5),
      O => \arg_carry__0_i_2__1_n_0\
    );
\arg_carry__0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__2/i__carry__1_0\(3),
      I2 => Q(0),
      I3 => \arg_inferred__2/i__carry__1_0\(4),
      O => \arg_carry__0_i_3__3_n_0\
    );
\arg_carry__0_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__2/i__carry__1_0\(2),
      I2 => Q(0),
      I3 => \arg_inferred__2/i__carry__1_0\(3),
      O => \arg_carry__0_i_4__3_n_0\
    );
\arg_carry__0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3700C800"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(5),
      I1 => \arg_inferred__2/i__carry__1_0\(6),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \arg_inferred__2/i__carry__1_0\(7),
      O => \arg_carry__0_i_5__1_n_0\
    );
\arg_carry__0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FF37FF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(4),
      I1 => \arg_inferred__2/i__carry__1_0\(5),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \arg_inferred__2/i__carry__1_0\(6),
      O => \arg_carry__0_i_6__1_n_0\
    );
\arg_carry__0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FF37FF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(3),
      I1 => \arg_inferred__2/i__carry__1_0\(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \arg_inferred__2/i__carry__1_0\(5),
      O => \arg_carry__0_i_7__1_n_0\
    );
\arg_carry__0_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FF37FF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(2),
      I1 => \arg_inferred__2/i__carry__1_0\(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \arg_inferred__2/i__carry__1_0\(4),
      O => \arg_carry__0_i_8__1_n_0\
    );
\arg_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \arg_carry__1_i_1__0_n_0\,
      O(3 downto 2) => \NLW_arg_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_carry__1_n_6\,
      O(0) => \arg_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \arg_carry__1_i_2__0_n_0\
    );
\arg_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FBF"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__2/i__carry__1_0\(6),
      I2 => Q(0),
      I3 => \arg_inferred__2/i__carry__1_0\(7),
      O => \arg_carry__1_i_1__0_n_0\
    );
\arg_carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF7"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \arg_inferred__2/i__carry__1_0\(7),
      O => \arg_carry__1_i_2__0_n_0\
    );
\arg_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      O => \arg_carry_i_1__0_n_0\
    );
\arg_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \arg_inferred__2/i__carry__1_0\(1),
      O => \arg_carry_i_2__0_n_0\
    );
\arg_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      O => \arg_carry_i_3__0_n_0\
    );
\arg_carry_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9000600"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__2/i__carry__1_0\(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \arg_inferred__2/i__carry__1_0\(3),
      O => \arg_carry_i_4__2_n_0\
    );
\arg_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__2/i__carry__1_0\(1),
      I2 => Q(0),
      I3 => \arg_inferred__2/i__carry__1_0\(2),
      O => \arg_carry_i_5__0_n_0\
    );
\arg_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FBF"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__2/i__carry__1_0\(0),
      I2 => Q(0),
      I3 => \arg_inferred__2/i__carry__1_0\(1),
      O => \arg_carry_i_6__0_n_0\
    );
\arg_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(0),
      I1 => Q(0),
      O => \arg_carry_i_7__0_n_0\
    );
\arg_inferred__0/i___25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i___25_carry_n_0\,
      CO(2) => \arg_inferred__0/i___25_carry_n_1\,
      CO(1) => \arg_inferred__0/i___25_carry_n_2\,
      CO(0) => \arg_inferred__0/i___25_carry_n_3\,
      CYINIT => '0',
      DI(3) => \arg_inferred__0/i__carry_n_4\,
      DI(2) => \arg_inferred__0/i__carry_n_5\,
      DI(1) => \arg_inferred__0/i__carry_n_6\,
      DI(0) => '0',
      O(3) => \arg_inferred__0/i___25_carry_n_4\,
      O(2) => \arg_inferred__0/i___25_carry_n_5\,
      O(1) => \arg_inferred__0/i___25_carry_n_6\,
      O(0) => \arg_inferred__0/i___25_carry_n_7\,
      S(3) => \i___25_carry_i_1_n_0\,
      S(2) => \i___25_carry_i_2_n_0\,
      S(1) => \i___25_carry_i_3_n_0\,
      S(0) => \arg_inferred__0/i__carry_n_7\
    );
\arg_inferred__0/i___25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i___25_carry_n_0\,
      CO(3) => \arg_inferred__0/i___25_carry__0_n_0\,
      CO(2) => \arg_inferred__0/i___25_carry__0_n_1\,
      CO(1) => \arg_inferred__0/i___25_carry__0_n_2\,
      CO(0) => \arg_inferred__0/i___25_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \arg_inferred__0/i__carry__0_n_5\,
      DI(1) => \arg_inferred__0/i__carry__0_n_6\,
      DI(0) => \arg_inferred__0/i__carry__0_n_7\,
      O(3) => \arg_inferred__0/i___25_carry__0_n_4\,
      O(2) => \arg_inferred__0/i___25_carry__0_n_5\,
      O(1) => \arg_inferred__0/i___25_carry__0_n_6\,
      O(0) => \arg_inferred__0/i___25_carry__0_n_7\,
      S(3) => \arg_inferred__0/i__carry__0_n_4\,
      S(2) => \i___25_carry__0_i_1_n_0\,
      S(1) => \i___25_carry__0_i_2_n_0\,
      S(0) => \i___25_carry__0_i_3_n_0\
    );
\arg_inferred__0/i___25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i___25_carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg_inferred__0/i___25_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__0/i___25_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_arg_inferred__0/i___25_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__0/i___25_carry__1_n_6\,
      O(0) => \arg_inferred__0/i___25_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \arg_inferred__0/i__carry__1_n_6\,
      S(0) => \arg_inferred__0/i__carry__1_n_7\
    );
\arg_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i__carry_n_0\,
      CO(2) => \arg_inferred__0/i__carry_n_1\,
      CO(1) => \arg_inferred__0/i__carry_n_2\,
      CO(0) => \arg_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__5_n_0\,
      DI(2) => \i__carry_i_2__5_n_0\,
      DI(1) => \i__carry_i_3__5_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__0/i__carry_n_4\,
      O(2) => \arg_inferred__0/i__carry_n_5\,
      O(1) => \arg_inferred__0/i__carry_n_6\,
      O(0) => \arg_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_4__8_n_0\,
      S(2) => \i__carry_i_5__3_n_0\,
      S(1) => \i__carry_i_6__3_n_0\,
      S(0) => \i__carry_i_7__4_n_0\
    );
\arg_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry_n_0\,
      CO(3) => \arg_inferred__0/i__carry__0_n_0\,
      CO(2) => \arg_inferred__0/i__carry__0_n_1\,
      CO(1) => \arg_inferred__0/i__carry__0_n_2\,
      CO(0) => \arg_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__12_n_0\,
      DI(2) => \i__carry__0_i_2__6_n_0\,
      DI(1) => \i__carry__0_i_3__10_n_0\,
      DI(0) => \i__carry__0_i_4__10_n_0\,
      O(3) => \arg_inferred__0/i__carry__0_n_4\,
      O(2) => \arg_inferred__0/i__carry__0_n_5\,
      O(1) => \arg_inferred__0/i__carry__0_n_6\,
      O(0) => \arg_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_5__4_n_0\,
      S(2) => \i__carry__0_i_6__4_n_0\,
      S(1) => \i__carry__0_i_7__4_n_0\,
      S(0) => \i__carry__0_i_8__4_n_0\
    );
\arg_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg_inferred__0/i__carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry__1_i_1__3_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__0/i__carry__1_n_6\,
      O(0) => \arg_inferred__0/i__carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \i__carry__1_i_2__3_n_0\
    );
\arg_inferred__1/i___25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i___25_carry_n_0\,
      CO(2) => \arg_inferred__1/i___25_carry_n_1\,
      CO(1) => \arg_inferred__1/i___25_carry_n_2\,
      CO(0) => \arg_inferred__1/i___25_carry_n_3\,
      CYINIT => '0',
      DI(3) => \arg_inferred__1/i__carry_n_4\,
      DI(2) => \arg_inferred__1/i__carry_n_5\,
      DI(1) => \arg_inferred__1/i__carry_n_6\,
      DI(0) => '0',
      O(3) => \arg_inferred__1/i___25_carry_n_4\,
      O(2) => \arg_inferred__1/i___25_carry_n_5\,
      O(1) => \arg_inferred__1/i___25_carry_n_6\,
      O(0) => \arg_inferred__1/i___25_carry_n_7\,
      S(3) => \i___25_carry_i_1__0_n_0\,
      S(2) => \i___25_carry_i_2__0_n_0\,
      S(1) => \i___25_carry_i_3__0_n_0\,
      S(0) => \arg_inferred__1/i__carry_n_7\
    );
\arg_inferred__1/i___25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i___25_carry_n_0\,
      CO(3) => \arg_inferred__1/i___25_carry__0_n_0\,
      CO(2) => \arg_inferred__1/i___25_carry__0_n_1\,
      CO(1) => \arg_inferred__1/i___25_carry__0_n_2\,
      CO(0) => \arg_inferred__1/i___25_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \arg_inferred__1/i__carry__0_n_5\,
      DI(1) => \arg_inferred__1/i__carry__0_n_6\,
      DI(0) => \arg_inferred__1/i__carry__0_n_7\,
      O(3) => \arg_inferred__1/i___25_carry__0_n_4\,
      O(2) => \arg_inferred__1/i___25_carry__0_n_5\,
      O(1) => \arg_inferred__1/i___25_carry__0_n_6\,
      O(0) => \arg_inferred__1/i___25_carry__0_n_7\,
      S(3) => \arg_inferred__1/i__carry__0_n_4\,
      S(2) => \i___25_carry__0_i_1__0_n_0\,
      S(1) => \i___25_carry__0_i_2__0_n_0\,
      S(0) => \i___25_carry__0_i_3__0_n_0\
    );
\arg_inferred__1/i___25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i___25_carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg_inferred__1/i___25_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__1/i___25_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_arg_inferred__1/i___25_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__1/i___25_carry__1_n_6\,
      O(0) => \arg_inferred__1/i___25_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \arg_inferred__1/i__carry__1_n_6\,
      S(0) => \arg_inferred__1/i__carry__1_n_7\
    );
\arg_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i__carry_n_0\,
      CO(2) => \arg_inferred__1/i__carry_n_1\,
      CO(1) => \arg_inferred__1/i__carry_n_2\,
      CO(0) => \arg_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__4_n_0\,
      DI(2) => \i__carry_i_2__4_n_0\,
      DI(1) => \i__carry_i_3__4_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__1/i__carry_n_4\,
      O(2) => \arg_inferred__1/i__carry_n_5\,
      O(1) => \arg_inferred__1/i__carry_n_6\,
      O(0) => \arg_inferred__1/i__carry_n_7\,
      S(3) => \i__carry_i_4__7_n_0\,
      S(2) => \i__carry_i_5__2_n_0\,
      S(1) => \i__carry_i_6__2_n_0\,
      S(0) => \i__carry_i_7__2_n_0\
    );
\arg_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry_n_0\,
      CO(3) => \arg_inferred__1/i__carry__0_n_0\,
      CO(2) => \arg_inferred__1/i__carry__0_n_1\,
      CO(1) => \arg_inferred__1/i__carry__0_n_2\,
      CO(0) => \arg_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__11_n_0\,
      DI(2) => \i__carry__0_i_2__5_n_0\,
      DI(1) => \i__carry__0_i_3__9_n_0\,
      DI(0) => \i__carry__0_i_4__9_n_0\,
      O(3) => \arg_inferred__1/i__carry__0_n_4\,
      O(2) => \arg_inferred__1/i__carry__0_n_5\,
      O(1) => \arg_inferred__1/i__carry__0_n_6\,
      O(0) => \arg_inferred__1/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_5__5_n_0\,
      S(2) => \i__carry__0_i_6__3_n_0\,
      S(1) => \i__carry__0_i_7__3_n_0\,
      S(0) => \i__carry__0_i_8__3_n_0\
    );
\arg_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg_inferred__1/i__carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry__1_i_1__2_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__1/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__1/i__carry__1_n_6\,
      O(0) => \arg_inferred__1/i__carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \i__carry__1_i_2__2_n_0\
    );
\arg_inferred__2/i___25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__2/i___25_carry_n_0\,
      CO(2) => \arg_inferred__2/i___25_carry_n_1\,
      CO(1) => \arg_inferred__2/i___25_carry_n_2\,
      CO(0) => \arg_inferred__2/i___25_carry_n_3\,
      CYINIT => '0',
      DI(3) => \arg_inferred__2/i__carry_n_4\,
      DI(2) => \arg_inferred__2/i__carry_n_5\,
      DI(1) => \arg_inferred__2/i__carry_n_6\,
      DI(0) => '0',
      O(3) => \arg_inferred__2/i___25_carry_n_4\,
      O(2) => \arg_inferred__2/i___25_carry_n_5\,
      O(1) => \arg_inferred__2/i___25_carry_n_6\,
      O(0) => \arg_inferred__2/i___25_carry_n_7\,
      S(3) => \i___25_carry_i_1__1_n_0\,
      S(2) => \i___25_carry_i_2__1_n_0\,
      S(1) => \i___25_carry_i_3__1_n_0\,
      S(0) => \arg_inferred__2/i__carry_n_7\
    );
\arg_inferred__2/i___25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i___25_carry_n_0\,
      CO(3) => \arg_inferred__2/i___25_carry__0_n_0\,
      CO(2) => \arg_inferred__2/i___25_carry__0_n_1\,
      CO(1) => \arg_inferred__2/i___25_carry__0_n_2\,
      CO(0) => \arg_inferred__2/i___25_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \arg_inferred__2/i__carry__0_n_5\,
      DI(1) => \arg_inferred__2/i__carry__0_n_6\,
      DI(0) => \arg_inferred__2/i__carry__0_n_7\,
      O(3) => \arg_inferred__2/i___25_carry__0_n_4\,
      O(2) => \arg_inferred__2/i___25_carry__0_n_5\,
      O(1) => \arg_inferred__2/i___25_carry__0_n_6\,
      O(0) => \arg_inferred__2/i___25_carry__0_n_7\,
      S(3) => \arg_inferred__2/i__carry__0_n_4\,
      S(2) => \i___25_carry__0_i_1__1_n_0\,
      S(1) => \i___25_carry__0_i_2__1_n_0\,
      S(0) => \i___25_carry__0_i_3__1_n_0\
    );
\arg_inferred__2/i___25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i___25_carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg_inferred__2/i___25_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__2/i___25_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_arg_inferred__2/i___25_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__2/i___25_carry__1_n_6\,
      O(0) => \arg_inferred__2/i___25_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \arg_inferred__2/i__carry__1_n_6\,
      S(0) => \arg_inferred__2/i__carry__1_n_7\
    );
\arg_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__2/i__carry_n_0\,
      CO(2) => \arg_inferred__2/i__carry_n_1\,
      CO(1) => \arg_inferred__2/i__carry_n_2\,
      CO(0) => \arg_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__6_n_0\,
      DI(2) => \i__carry_i_2__6_n_0\,
      DI(1) => \i__carry_i_3__6_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__2/i__carry_n_4\,
      O(2) => \arg_inferred__2/i__carry_n_5\,
      O(1) => \arg_inferred__2/i__carry_n_6\,
      O(0) => \arg_inferred__2/i__carry_n_7\,
      S(3) => \i__carry_i_4__9_n_0\,
      S(2) => \i__carry_i_5__4_n_0\,
      S(1) => \i__carry_i_6__4_n_0\,
      S(0) => \i__carry_i_7__3_n_0\
    );
\arg_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry_n_0\,
      CO(3) => \arg_inferred__2/i__carry__0_n_0\,
      CO(2) => \arg_inferred__2/i__carry__0_n_1\,
      CO(1) => \arg_inferred__2/i__carry__0_n_2\,
      CO(0) => \arg_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__13_n_0\,
      DI(2) => \i__carry__0_i_2__7_n_0\,
      DI(1) => \i__carry__0_i_3__11_n_0\,
      DI(0) => \i__carry__0_i_4__11_n_0\,
      O(3) => \arg_inferred__2/i__carry__0_n_4\,
      O(2) => \arg_inferred__2/i__carry__0_n_5\,
      O(1) => \arg_inferred__2/i__carry__0_n_6\,
      O(0) => \arg_inferred__2/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_5__6_n_0\,
      S(2) => \i__carry__0_i_6__5_n_0\,
      S(1) => \i__carry__0_i_7__5_n_0\,
      S(0) => \i__carry__0_i_8__5_n_0\
    );
\arg_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg_inferred__2/i__carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__2/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry__1_i_1__4_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__2/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__2/i__carry__1_n_6\,
      O(0) => \arg_inferred__2/i__carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \i__carry__1_i_2__4_n_0\
    );
\arg_inferred__3/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__3/i__carry_n_0\,
      CO(2) => \arg_inferred__3/i__carry_n_1\,
      CO(1) => \arg_inferred__3/i__carry_n_2\,
      CO(0) => \arg_inferred__3/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Re_Re(3 downto 0),
      O(3) => \arg_inferred__3/i__carry_n_4\,
      O(2) => \arg_inferred__3/i__carry_n_5\,
      O(1) => \arg_inferred__3/i__carry_n_6\,
      O(0) => \arg_inferred__3/i__carry_n_7\,
      S(3) => \i__carry_i_1__22_n_0\,
      S(2) => \i__carry_i_2__22_n_0\,
      S(1) => \i__carry_i_3__22_n_0\,
      S(0) => \i__carry_i_4__22_n_0\
    );
\arg_inferred__3/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__3/i__carry_n_0\,
      CO(3) => \arg_inferred__3/i__carry__0_n_0\,
      CO(2) => \arg_inferred__3/i__carry__0_n_1\,
      CO(1) => \arg_inferred__3/i__carry__0_n_2\,
      CO(0) => \arg_inferred__3/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => Im_Im(7),
      DI(2 downto 0) => Re_Re(6 downto 4),
      O(3) => \arg_inferred__3/i__carry__0_n_4\,
      O(2) => \arg_inferred__3/i__carry__0_n_5\,
      O(1) => \arg_inferred__3/i__carry__0_n_6\,
      O(0) => \arg_inferred__3/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__22_n_0\,
      S(2) => \i__carry__0_i_2__23_n_0\,
      S(1) => \i__carry__0_i_3__24_n_0\,
      S(0) => \i__carry__0_i_4__24_n_0\
    );
\arg_inferred__4/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__4/i__carry_n_0\,
      CO(2) => \arg_inferred__4/i__carry_n_1\,
      CO(1) => \arg_inferred__4/i__carry_n_2\,
      CO(0) => \arg_inferred__4/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Im_Re(3 downto 0),
      O(3) => \arg_inferred__4/i__carry_n_4\,
      O(2) => \arg_inferred__4/i__carry_n_5\,
      O(1) => \arg_inferred__4/i__carry_n_6\,
      O(0) => \arg_inferred__4/i__carry_n_7\,
      S(3) => \i__carry_i_1__7_n_0\,
      S(2) => \i__carry_i_2__7_n_0\,
      S(1) => \i__carry_i_3__7_n_0\,
      S(0) => \i__carry_i_4__4_n_0\
    );
\arg_inferred__4/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__4/i__carry_n_0\,
      CO(3) => \arg_inferred__4/i__carry__0_n_0\,
      CO(2) => \arg_inferred__4/i__carry__0_n_1\,
      CO(1) => \arg_inferred__4/i__carry__0_n_2\,
      CO(0) => \arg_inferred__4/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__7_n_0\,
      DI(2 downto 0) => Im_Re(6 downto 4),
      O(3) => \arg_inferred__4/i__carry__0_n_4\,
      O(2) => \arg_inferred__4/i__carry__0_n_5\,
      O(1) => \arg_inferred__4/i__carry__0_n_6\,
      O(0) => \arg_inferred__4/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_2__22_n_0\,
      S(2) => \i__carry__0_i_3__4_n_0\,
      S(1) => \i__carry__0_i_4__4_n_0\,
      S(0) => \i__carry__0_i_5__7_n_0\
    );
\data_out_ppF[0][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__1_n_3\,
      I2 => \arg_inferred__3/i__carry_n_7\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(0),
      O => D(0)
    );
\data_out_ppF[0][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__1_n_3\,
      I2 => \arg_inferred__3/i__carry_n_6\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(1),
      O => D(1)
    );
\data_out_ppF[0][2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__1_n_3\,
      I2 => \arg_inferred__3/i__carry_n_5\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(2),
      O => D(2)
    );
\data_out_ppF[0][3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__1_n_3\,
      I2 => \arg_inferred__3/i__carry_n_4\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(3),
      O => D(3)
    );
\data_out_ppF[0][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__1_n_3\,
      I2 => \arg_inferred__3/i__carry__0_n_7\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(4),
      O => D(4)
    );
\data_out_ppF[0][5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__1_n_3\,
      I2 => \arg_inferred__3/i__carry__0_n_6\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(5),
      O => D(5)
    );
\data_out_ppF[0][6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__1_n_3\,
      I2 => \arg_inferred__3/i__carry__0_n_5\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(6),
      O => D(6)
    );
\data_out_ppF[0][7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \data_out_ppF_reg[0][7]_i_2__1_n_3\,
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][7]\(7),
      O => D(7)
    );
\data_out_ppF[1][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2__1_n_3\,
      I2 => \arg_inferred__4/i__carry_n_7\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(0),
      O => halfway_ppF_reg(0)
    );
\data_out_ppF[1][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2__1_n_3\,
      I2 => \arg_inferred__4/i__carry_n_6\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(1),
      O => halfway_ppF_reg(1)
    );
\data_out_ppF[1][2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2__1_n_3\,
      I2 => \arg_inferred__4/i__carry_n_5\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(2),
      O => halfway_ppF_reg(2)
    );
\data_out_ppF[1][3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2__1_n_3\,
      I2 => \arg_inferred__4/i__carry_n_4\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(3),
      O => halfway_ppF_reg(3)
    );
\data_out_ppF[1][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2__1_n_3\,
      I2 => \arg_inferred__4/i__carry__0_n_7\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(4),
      O => halfway_ppF_reg(4)
    );
\data_out_ppF[1][5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2__1_n_3\,
      I2 => \arg_inferred__4/i__carry__0_n_6\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(5),
      O => halfway_ppF_reg(5)
    );
\data_out_ppF[1][6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2__1_n_3\,
      I2 => \arg_inferred__4/i__carry__0_n_5\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(6),
      O => halfway_ppF_reg(6)
    );
\data_out_ppF[1][7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \data_out_ppF_reg[1][7]_i_2__1_n_3\,
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][7]\(7),
      O => halfway_ppF_reg(7)
    );
\data_out_ppF_reg[0][7]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__3/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_data_out_ppF_reg[0][7]_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_out_ppF_reg[0][7]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_out_ppF_reg[0][7]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_out_ppF_reg[1][7]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__4/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_data_out_ppF_reg[1][7]_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_out_ppF_reg[1][7]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_out_ppF_reg[1][7]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i___25_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_5\,
      O => \i___25_carry__0_i_1_n_0\
    );
\i___25_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__1/i__carry__0_n_5\,
      O => \i___25_carry__0_i_1__0_n_0\
    );
\i___25_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_5\,
      O => \i___25_carry__0_i_1__1_n_0\
    );
\i___25_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_6\,
      O => \i___25_carry__0_i_2_n_0\
    );
\i___25_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__1/i__carry__0_n_6\,
      O => \i___25_carry__0_i_2__0_n_0\
    );
\i___25_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_6\,
      O => \i___25_carry__0_i_2__1_n_0\
    );
\i___25_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_7\,
      O => \i___25_carry__0_i_3_n_0\
    );
\i___25_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__1/i__carry__0_n_7\,
      O => \i___25_carry__0_i_3__0_n_0\
    );
\i___25_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_7\,
      O => \i___25_carry__0_i_3__1_n_0\
    );
\i___25_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_4\,
      O => \i___25_carry_i_1_n_0\
    );
\i___25_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__1/i__carry_n_4\,
      O => \i___25_carry_i_1__0_n_0\
    );
\i___25_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_4\,
      O => \i___25_carry_i_1__1_n_0\
    );
\i___25_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_5\,
      O => \i___25_carry_i_2_n_0\
    );
\i___25_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__1/i__carry_n_5\,
      O => \i___25_carry_i_2__0_n_0\
    );
\i___25_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_5\,
      O => \i___25_carry_i_2__1_n_0\
    );
\i___25_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_6\,
      O => \i___25_carry_i_3_n_0\
    );
\i___25_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__1/i__carry_n_6\,
      O => \i___25_carry_i_3__0_n_0\
    );
\i___25_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_6\,
      O => \i___25_carry_i_3__1_n_0\
    );
\i__carry__0_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i__carry__1_0\(5),
      I2 => Q(0),
      I3 => \arg_inferred__0/i__carry__1_0\(6),
      O => \i__carry__0_i_1__11_n_0\
    );
\i__carry__0_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i__carry__1_0\(5),
      I2 => \arg_inferred__0/i__carry__1_0\(6),
      I3 => Q(0),
      O => \i__carry__0_i_1__12_n_0\
    );
\i__carry__0_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__2/i__carry__1_0\(5),
      I2 => \arg_inferred__2/i__carry__1_0\(6),
      I3 => Q(0),
      O => \i__carry__0_i_1__13_n_0\
    );
\i__carry__0_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(7),
      I1 => Im_Im(7),
      O => \i__carry__0_i_1__22_n_0\
    );
\i__carry__0_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Im_Re(7),
      O => \i__carry__0_i_1__7_n_0\
    );
\i__carry__0_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(7),
      I1 => Re_Im(7),
      O => \i__carry__0_i_2__22_n_0\
    );
\i__carry__0_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(6),
      I1 => Im_Im(6),
      O => \i__carry__0_i_2__23_n_0\
    );
\i__carry__0_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i__carry__1_0\(4),
      I2 => Q(0),
      I3 => \arg_inferred__0/i__carry__1_0\(5),
      O => \i__carry__0_i_2__5_n_0\
    );
\i__carry__0_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i__carry__1_0\(4),
      I2 => \arg_inferred__0/i__carry__1_0\(5),
      I3 => Q(0),
      O => \i__carry__0_i_2__6_n_0\
    );
\i__carry__0_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__2/i__carry__1_0\(4),
      I2 => \arg_inferred__2/i__carry__1_0\(5),
      I3 => Q(0),
      O => \i__carry__0_i_2__7_n_0\
    );
\i__carry__0_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i__carry__1_0\(3),
      I2 => \arg_inferred__0/i__carry__1_0\(4),
      I3 => Q(0),
      O => \i__carry__0_i_3__10_n_0\
    );
\i__carry__0_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__2/i__carry__1_0\(3),
      I2 => \arg_inferred__2/i__carry__1_0\(4),
      I3 => Q(0),
      O => \i__carry__0_i_3__11_n_0\
    );
\i__carry__0_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(5),
      I1 => Im_Im(5),
      O => \i__carry__0_i_3__24_n_0\
    );
\i__carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(6),
      I1 => Re_Im(6),
      O => \i__carry__0_i_3__4_n_0\
    );
\i__carry__0_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i__carry__1_0\(3),
      I2 => Q(0),
      I3 => \arg_inferred__0/i__carry__1_0\(4),
      O => \i__carry__0_i_3__9_n_0\
    );
\i__carry__0_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i__carry__1_0\(2),
      I2 => \arg_inferred__0/i__carry__1_0\(3),
      I3 => Q(0),
      O => \i__carry__0_i_4__10_n_0\
    );
\i__carry__0_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__2/i__carry__1_0\(2),
      I2 => \arg_inferred__2/i__carry__1_0\(3),
      I3 => Q(0),
      O => \i__carry__0_i_4__11_n_0\
    );
\i__carry__0_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(4),
      I1 => Im_Im(4),
      O => \i__carry__0_i_4__24_n_0\
    );
\i__carry__0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(5),
      I1 => Re_Im(5),
      O => \i__carry__0_i_4__4_n_0\
    );
\i__carry__0_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i__carry__1_0\(2),
      I2 => Q(0),
      I3 => \arg_inferred__0/i__carry__1_0\(3),
      O => \i__carry__0_i_4__9_n_0\
    );
\i__carry__0_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0703080C"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(5),
      I1 => \arg_inferred__0/i__carry__1_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \arg_inferred__0/i__carry__1_0\(7),
      O => \i__carry__0_i_5__4_n_0\
    );
\i__carry__0_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3700C800"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(5),
      I1 => \arg_inferred__0/i__carry__1_0\(6),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \arg_inferred__0/i__carry__1_0\(7),
      O => \i__carry__0_i_5__5_n_0\
    );
\i__carry__0_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0703080C"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(5),
      I1 => \arg_inferred__2/i__carry__1_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \arg_inferred__2/i__carry__1_0\(7),
      O => \i__carry__0_i_5__6_n_0\
    );
\i__carry__0_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(4),
      I1 => Re_Im(4),
      O => \i__carry__0_i_5__7_n_0\
    );
\i__carry__0_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FF37FF"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(4),
      I1 => \arg_inferred__0/i__carry__1_0\(5),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \arg_inferred__0/i__carry__1_0\(6),
      O => \i__carry__0_i_6__3_n_0\
    );
\i__carry__0_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FCF7F3"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(4),
      I1 => \arg_inferred__0/i__carry__1_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \arg_inferred__0/i__carry__1_0\(6),
      O => \i__carry__0_i_6__4_n_0\
    );
\i__carry__0_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FCF7F3"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(4),
      I1 => \arg_inferred__2/i__carry__1_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \arg_inferred__2/i__carry__1_0\(6),
      O => \i__carry__0_i_6__5_n_0\
    );
\i__carry__0_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FF37FF"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(3),
      I1 => \arg_inferred__0/i__carry__1_0\(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \arg_inferred__0/i__carry__1_0\(5),
      O => \i__carry__0_i_7__3_n_0\
    );
\i__carry__0_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FCF7F3"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(3),
      I1 => \arg_inferred__0/i__carry__1_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \arg_inferred__0/i__carry__1_0\(5),
      O => \i__carry__0_i_7__4_n_0\
    );
\i__carry__0_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FCF7F3"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(3),
      I1 => \arg_inferred__2/i__carry__1_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \arg_inferred__2/i__carry__1_0\(5),
      O => \i__carry__0_i_7__5_n_0\
    );
\i__carry__0_i_8__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FF37FF"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(2),
      I1 => \arg_inferred__0/i__carry__1_0\(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \arg_inferred__0/i__carry__1_0\(4),
      O => \i__carry__0_i_8__3_n_0\
    );
\i__carry__0_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FCF7F3"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(2),
      I1 => \arg_inferred__0/i__carry__1_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \arg_inferred__0/i__carry__1_0\(4),
      O => \i__carry__0_i_8__4_n_0\
    );
\i__carry__0_i_8__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FCF7F3"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(2),
      I1 => \arg_inferred__2/i__carry__1_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \arg_inferred__2/i__carry__1_0\(4),
      O => \i__carry__0_i_8__5_n_0\
    );
\i__carry__1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FBF"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i__carry__1_0\(6),
      I2 => Q(0),
      I3 => \arg_inferred__0/i__carry__1_0\(7),
      O => \i__carry__1_i_1__2_n_0\
    );
\i__carry__1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF07"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i__carry__1_0\(6),
      I2 => \arg_inferred__0/i__carry__1_0\(7),
      I3 => Q(0),
      O => \i__carry__1_i_1__3_n_0\
    );
\i__carry__1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF07"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__2/i__carry__1_0\(6),
      I2 => \arg_inferred__2/i__carry__1_0\(7),
      I3 => Q(0),
      O => \i__carry__1_i_1__4_n_0\
    );
\i__carry__1_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF7"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \arg_inferred__0/i__carry__1_0\(7),
      O => \i__carry__1_i_2__2_n_0\
    );
\i__carry__1_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCF7"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \arg_inferred__0/i__carry__1_0\(7),
      O => \i__carry__1_i_2__3_n_0\
    );
\i__carry__1_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCF7"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \arg_inferred__2/i__carry__1_0\(7),
      O => \i__carry__1_i_2__4_n_0\
    );
\i__carry_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(3),
      I1 => Im_Im(3),
      O => \i__carry_i_1__22_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(1),
      I1 => Q(0),
      I2 => Q(1),
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => Q(0),
      I2 => Q(1),
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(3),
      I1 => Re_Im(3),
      O => \i__carry_i_1__7_n_0\
    );
\i__carry_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(2),
      I1 => Im_Im(2),
      O => \i__carry_i_2__22_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \arg_inferred__0/i__carry__1_0\(1),
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \arg_inferred__0/i__carry__1_0\(1),
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \arg_inferred__2/i__carry__1_0\(1),
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(2),
      I1 => Re_Im(2),
      O => \i__carry_i_2__7_n_0\
    );
\i__carry_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(1),
      I1 => Im_Im(1),
      O => \i__carry_i_3__22_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(0),
      I1 => Q(0),
      I2 => Q(1),
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(0),
      I1 => Q(0),
      I2 => Q(1),
      O => \i__carry_i_3__6_n_0\
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(1),
      I1 => Re_Im(1),
      O => \i__carry_i_3__7_n_0\
    );
\i__carry_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(0),
      I1 => Im_Im(0),
      O => \i__carry_i_4__22_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(0),
      I1 => Re_Im(0),
      O => \i__carry_i_4__4_n_0\
    );
\i__carry_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9000600"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(1),
      I1 => \arg_inferred__0/i__carry__1_0\(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \arg_inferred__0/i__carry__1_0\(3),
      O => \i__carry_i_4__7_n_0\
    );
\i__carry_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"090F0600"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(1),
      I1 => \arg_inferred__0/i__carry__1_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \arg_inferred__0/i__carry__1_0\(3),
      O => \i__carry_i_4__8_n_0\
    );
\i__carry_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"090F0600"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__2/i__carry__1_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \arg_inferred__2/i__carry__1_0\(3),
      O => \i__carry_i_4__9_n_0\
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i__carry__1_0\(1),
      I2 => Q(0),
      I3 => \arg_inferred__0/i__carry__1_0\(2),
      O => \i__carry_i_5__2_n_0\
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i__carry__1_0\(1),
      I2 => \arg_inferred__0/i__carry__1_0\(2),
      I3 => Q(0),
      O => \i__carry_i_5__3_n_0\
    );
\i__carry_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__2/i__carry__1_0\(1),
      I2 => \arg_inferred__2/i__carry__1_0\(2),
      I3 => Q(0),
      O => \i__carry_i_5__4_n_0\
    );
\i__carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FBF"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i__carry__1_0\(0),
      I2 => Q(0),
      I3 => \arg_inferred__0/i__carry__1_0\(1),
      O => \i__carry_i_6__2_n_0\
    );
\i__carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF87"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i__carry__1_0\(0),
      I2 => \arg_inferred__0/i__carry__1_0\(1),
      I3 => Q(0),
      O => \i__carry_i_6__3_n_0\
    );
\i__carry_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF87"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__2/i__carry__1_0\(0),
      I2 => \arg_inferred__2/i__carry__1_0\(1),
      I3 => Q(0),
      O => \i__carry_i_6__4_n_0\
    );
\i__carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(0),
      I1 => Q(0),
      O => \i__carry_i_7__2_n_0\
    );
\i__carry_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(0),
      I1 => Q(0),
      O => \i__carry_i_7__3_n_0\
    );
\i__carry_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_0\(0),
      I1 => Q(0),
      O => \i__carry_i_7__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    halfway_ppF_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \arg_inferred__1/i___27_carry_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \arg_inferred__2/i__carry__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \arg_inferred__0/i___55_carry__1_0\ : in STD_LOGIC;
    \arg_inferred__0/i___55_carry__1_1\ : in STD_LOGIC;
    halfway_ppF : in STD_LOGIC;
    \data_out_ppF_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_out_ppF_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_3 : entity is "Rotator";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_3 is
  signal Im_Im : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Im_Im[-1]_i_2__0_n_0\ : STD_LOGIC;
  signal \Im_Im[-2]_i_2__0_n_0\ : STD_LOGIC;
  signal \Im_Im[-3]_i_2__0_n_0\ : STD_LOGIC;
  signal \Im_Im[-3]_i_3_n_0\ : STD_LOGIC;
  signal \Im_Im[-3]_i_4_n_0\ : STD_LOGIC;
  signal \Im_Im[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \Im_Im[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \Im_Im[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \Im_Im[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \Im_Im[1]_i_4_n_0\ : STD_LOGIC;
  signal \Im_Im[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \Im_Im[2]_i_2_n_0\ : STD_LOGIC;
  signal \Im_Im[4]_i_2__0_n_0\ : STD_LOGIC;
  signal Im_Re : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Im_Re[-1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[-1]_i_2__0_n_0\ : STD_LOGIC;
  signal \Im_Re[-2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[-2]_i_2__0_n_0\ : STD_LOGIC;
  signal \Im_Re[-3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[-3]_i_2__0_n_0\ : STD_LOGIC;
  signal \Im_Re[-3]_i_3_n_0\ : STD_LOGIC;
  signal \Im_Re[-3]_i_4_n_0\ : STD_LOGIC;
  signal \Im_Re[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \Im_Re[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \Im_Re[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \Im_Re[1]_i_3_n_0\ : STD_LOGIC;
  signal \Im_Re[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \Im_Re[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \Im_Re[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[2]_i_2_n_0\ : STD_LOGIC;
  signal \Im_Re[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[4]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[4]_i_2_n_0\ : STD_LOGIC;
  signal Re_Im : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Re_Im[-1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[-1]_i_2__0_n_0\ : STD_LOGIC;
  signal \Re_Im[-2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[-2]_i_2__0_n_0\ : STD_LOGIC;
  signal \Re_Im[-3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[-3]_i_2__0_n_0\ : STD_LOGIC;
  signal \Re_Im[-3]_i_3_n_0\ : STD_LOGIC;
  signal \Re_Im[-3]_i_4_n_0\ : STD_LOGIC;
  signal \Re_Im[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \Re_Im[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \Re_Im[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \Re_Im[1]_i_3_n_0\ : STD_LOGIC;
  signal \Re_Im[1]_i_4_n_0\ : STD_LOGIC;
  signal \Re_Im[1]_i_5_n_0\ : STD_LOGIC;
  signal \Re_Im[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[2]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Im[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[4]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[4]_i_2__0_n_0\ : STD_LOGIC;
  signal Re_Re : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Re_Re[-1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[-1]_i_2__0_n_0\ : STD_LOGIC;
  signal \Re_Re[-2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[-2]_i_2__0_n_0\ : STD_LOGIC;
  signal \Re_Re[-3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[-3]_i_2__0_n_0\ : STD_LOGIC;
  signal \Re_Re[-3]_i_3_n_0\ : STD_LOGIC;
  signal \Re_Re[-3]_i_4_n_0\ : STD_LOGIC;
  signal \Re_Re[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[0]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Re[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \Re_Re[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \Re_Re[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \Re_Re[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \Re_Re[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \Re_Re[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[2]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Re[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[4]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \arg__27_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \arg__27_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \arg__27_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \arg__27_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \arg__27_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \arg__27_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \arg__27_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \arg__27_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \arg__27_carry__0_n_0\ : STD_LOGIC;
  signal \arg__27_carry__0_n_1\ : STD_LOGIC;
  signal \arg__27_carry__0_n_2\ : STD_LOGIC;
  signal \arg__27_carry__0_n_3\ : STD_LOGIC;
  signal \arg__27_carry__0_n_4\ : STD_LOGIC;
  signal \arg__27_carry__0_n_5\ : STD_LOGIC;
  signal \arg__27_carry__0_n_6\ : STD_LOGIC;
  signal \arg__27_carry__0_n_7\ : STD_LOGIC;
  signal \arg__27_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \arg__27_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \arg__27_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \arg__27_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \arg__27_carry__1_n_1\ : STD_LOGIC;
  signal \arg__27_carry__1_n_3\ : STD_LOGIC;
  signal \arg__27_carry__1_n_6\ : STD_LOGIC;
  signal \arg__27_carry__1_n_7\ : STD_LOGIC;
  signal \arg__27_carry_i_1_n_0\ : STD_LOGIC;
  signal \arg__27_carry_i_2_n_0\ : STD_LOGIC;
  signal \arg__27_carry_i_3_n_0\ : STD_LOGIC;
  signal \arg__27_carry_i_4_n_0\ : STD_LOGIC;
  signal \arg__27_carry_i_5_n_0\ : STD_LOGIC;
  signal \arg__27_carry_i_6_n_0\ : STD_LOGIC;
  signal \arg__27_carry_i_7_n_0\ : STD_LOGIC;
  signal \arg__27_carry_n_0\ : STD_LOGIC;
  signal \arg__27_carry_n_1\ : STD_LOGIC;
  signal \arg__27_carry_n_2\ : STD_LOGIC;
  signal \arg__27_carry_n_3\ : STD_LOGIC;
  signal \arg__27_carry_n_4\ : STD_LOGIC;
  signal \arg__27_carry_n_5\ : STD_LOGIC;
  signal \arg__27_carry_n_6\ : STD_LOGIC;
  signal \arg__27_carry_n_7\ : STD_LOGIC;
  signal \arg__3\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \arg__55_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \arg__55_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \arg__55_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \arg__55_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \arg__55_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \arg__55_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \arg__55_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \arg__55_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \arg__55_carry__0_n_0\ : STD_LOGIC;
  signal \arg__55_carry__0_n_1\ : STD_LOGIC;
  signal \arg__55_carry__0_n_2\ : STD_LOGIC;
  signal \arg__55_carry__0_n_3\ : STD_LOGIC;
  signal \arg__55_carry__0_n_4\ : STD_LOGIC;
  signal \arg__55_carry__0_n_5\ : STD_LOGIC;
  signal \arg__55_carry__0_n_6\ : STD_LOGIC;
  signal \arg__55_carry__0_n_7\ : STD_LOGIC;
  signal \arg__55_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \arg__55_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \arg__55_carry__1_n_3\ : STD_LOGIC;
  signal \arg__55_carry__1_n_6\ : STD_LOGIC;
  signal \arg__55_carry__1_n_7\ : STD_LOGIC;
  signal \arg__55_carry_i_1_n_0\ : STD_LOGIC;
  signal \arg__55_carry_i_2_n_0\ : STD_LOGIC;
  signal \arg__55_carry_i_3_n_0\ : STD_LOGIC;
  signal \arg__55_carry_i_4_n_0\ : STD_LOGIC;
  signal \arg__55_carry_i_5_n_0\ : STD_LOGIC;
  signal \arg__55_carry_i_6_n_0\ : STD_LOGIC;
  signal \arg__55_carry_i_7_n_0\ : STD_LOGIC;
  signal \arg__55_carry_n_0\ : STD_LOGIC;
  signal \arg__55_carry_n_1\ : STD_LOGIC;
  signal \arg__55_carry_n_2\ : STD_LOGIC;
  signal \arg__55_carry_n_3\ : STD_LOGIC;
  signal \arg__55_carry_n_4\ : STD_LOGIC;
  signal \arg__55_carry_n_5\ : STD_LOGIC;
  signal \arg__55_carry_n_6\ : STD_LOGIC;
  signal \arg__55_carry_n_7\ : STD_LOGIC;
  signal \arg__81_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \arg__81_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \arg__81_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \arg__81_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \arg__81_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \arg__81_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \arg__81_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \arg__81_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \arg__81_carry__0_n_0\ : STD_LOGIC;
  signal \arg__81_carry__0_n_1\ : STD_LOGIC;
  signal \arg__81_carry__0_n_2\ : STD_LOGIC;
  signal \arg__81_carry__0_n_3\ : STD_LOGIC;
  signal \arg__81_carry__0_n_4\ : STD_LOGIC;
  signal \arg__81_carry__0_n_5\ : STD_LOGIC;
  signal \arg__81_carry__0_n_6\ : STD_LOGIC;
  signal \arg__81_carry__0_n_7\ : STD_LOGIC;
  signal \arg__81_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \arg__81_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \arg__81_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \arg__81_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \arg__81_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \arg__81_carry__1_n_1\ : STD_LOGIC;
  signal \arg__81_carry__1_n_2\ : STD_LOGIC;
  signal \arg__81_carry__1_n_3\ : STD_LOGIC;
  signal \arg__81_carry__1_n_7\ : STD_LOGIC;
  signal \arg__81_carry_i_1_n_0\ : STD_LOGIC;
  signal \arg__81_carry_i_2_n_0\ : STD_LOGIC;
  signal \arg__81_carry_i_3_n_0\ : STD_LOGIC;
  signal \arg__81_carry_i_4_n_0\ : STD_LOGIC;
  signal \arg__81_carry_i_5_n_0\ : STD_LOGIC;
  signal \arg__81_carry_i_6_n_0\ : STD_LOGIC;
  signal \arg__81_carry_i_7_n_0\ : STD_LOGIC;
  signal \arg__81_carry_i_8_n_0\ : STD_LOGIC;
  signal \arg__81_carry_n_0\ : STD_LOGIC;
  signal \arg__81_carry_n_1\ : STD_LOGIC;
  signal \arg__81_carry_n_2\ : STD_LOGIC;
  signal \arg__81_carry_n_3\ : STD_LOGIC;
  signal \arg__81_carry_n_4\ : STD_LOGIC;
  signal \arg__81_carry_n_5\ : STD_LOGIC;
  signal \arg__81_carry_n_7\ : STD_LOGIC;
  signal \arg_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_1\ : STD_LOGIC;
  signal \arg_carry__0_n_2\ : STD_LOGIC;
  signal \arg_carry__0_n_3\ : STD_LOGIC;
  signal \arg_carry__0_n_4\ : STD_LOGIC;
  signal \arg_carry__0_n_5\ : STD_LOGIC;
  signal \arg_carry__0_n_6\ : STD_LOGIC;
  signal \arg_carry__0_n_7\ : STD_LOGIC;
  signal \arg_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \arg_carry__1_n_1\ : STD_LOGIC;
  signal \arg_carry__1_n_3\ : STD_LOGIC;
  signal \arg_carry__1_n_6\ : STD_LOGIC;
  signal \arg_carry__1_n_7\ : STD_LOGIC;
  signal arg_carry_i_1_n_0 : STD_LOGIC;
  signal arg_carry_i_2_n_0 : STD_LOGIC;
  signal arg_carry_i_3_n_0 : STD_LOGIC;
  signal arg_carry_i_4_n_0 : STD_LOGIC;
  signal arg_carry_i_5_n_0 : STD_LOGIC;
  signal arg_carry_i_6_n_0 : STD_LOGIC;
  signal arg_carry_i_7_n_0 : STD_LOGIC;
  signal arg_carry_n_0 : STD_LOGIC;
  signal arg_carry_n_1 : STD_LOGIC;
  signal arg_carry_n_2 : STD_LOGIC;
  signal arg_carry_n_3 : STD_LOGIC;
  signal arg_carry_n_4 : STD_LOGIC;
  signal arg_carry_n_5 : STD_LOGIC;
  signal arg_carry_n_6 : STD_LOGIC;
  signal arg_carry_n_7 : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___27_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___55_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i___55_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___55_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___55_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___55_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___55_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___55_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___55_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___55_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___55_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___55_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___55_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i___55_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___55_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___55_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___55_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___55_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___55_carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___55_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry__1_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry__1_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___81_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___27_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___55_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i___55_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___55_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i___55_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___55_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i___55_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i___55_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___55_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___55_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___55_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___55_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___55_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i___55_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___55_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i___55_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___55_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i___55_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i___55_carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___55_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry__1_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry__1_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i___81_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___27_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___55_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i___55_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___55_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i___55_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___55_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i___55_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i___55_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___55_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___55_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___55_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___55_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___55_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i___55_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___55_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i___55_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___55_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i___55_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i___55_carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___55_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry__1_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry__1_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i___81_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_7\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_2__0_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][7]_i_2__0_n_3\ : STD_LOGIC;
  signal \i___27_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \i___27_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i___27_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i___27_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i___27_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i___27_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i___27_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i___27_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___27_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i___27_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i___27_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i___27_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i___27_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i___27_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \i___55_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i___55_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i___55_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i___55_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i___55_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i___55_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i___55_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i___55_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \i___81_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i___81_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i___81_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i___81_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i___81_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i___81_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i___81_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___81_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i___81_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i___81_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i___81_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i___81_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i___81_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i___81_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \i___81_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \i___81_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \i___81_carry_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__19_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__18_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__19_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__21_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__21_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal resize : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal to_sulv : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_arg__27_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg__27_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg__55_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg__55_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg__81_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_arg_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__0/i___27_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__0/i___27_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__0/i___55_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__0/i___55_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__0/i___81_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_arg_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__1/i___27_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__1/i___27_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__1/i___55_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__1/i___55_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__1/i___81_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_arg_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_arg_inferred__1/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__1/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__2/i___27_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__2/i___27_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__2/i___55_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__2/i___55_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__2/i___81_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_arg_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_arg_inferred__2/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__2/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_out_ppF_reg[0][7]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_ppF_reg[0][7]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_ppF_reg[1][7]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_ppF_reg[1][7]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Im_Im[-1]_i_2__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Im_Im[-2]_i_2__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Im_Im[-3]_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Im_Im[0]_i_2__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Im_Im[0]_i_3__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Im_Im[1]_i_2__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Im_Im[1]_i_3__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Im_Im[1]_i_5__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Im_Im[3]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Im_Im[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Im_Re[-1]_i_2__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Im_Re[-2]_i_2__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Im_Re[-3]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Im_Re[0]_i_2__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Im_Re[0]_i_3__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Im_Re[1]_i_2__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Im_Re[1]_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Im_Re[1]_i_5__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Im_Re[3]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Im_Re[4]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Re_Im[-1]_i_2__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Re_Im[-2]_i_2__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Re_Im[-3]_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Re_Im[0]_i_2__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Re_Im[0]_i_3__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Re_Im[1]_i_2__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Re_Im[1]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Re_Im[1]_i_5\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Re_Im[3]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Re_Im[4]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Re_Re[-1]_i_2__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Re_Re[-2]_i_2__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Re_Re[-3]_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Re_Re[0]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Re_Re[0]_i_3__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Re_Re[1]_i_2__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Re_Re[1]_i_3__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Re_Re[1]_i_5__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Re_Re[3]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Re_Re[4]_i_1\ : label is "soft_lutpair58";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \arg__81_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \arg__81_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \arg__81_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__0/i___81_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__0/i___81_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__0/i___81_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__1/i___81_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__1/i___81_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__1/i___81_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__2/i___81_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__2/i___81_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__2/i___81_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \data_out_ppF[0][7]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \data_out_ppF[1][7]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \i__carry__0_i_10\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \i__carry__0_i_11\ : label is "soft_lutpair69";
begin
\Im_Im[-1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFF00FCAAFEC0FF"
    )
        port map (
      I0 => \Im_Im[0]_i_3__0_n_0\,
      I1 => to_sulv(1),
      I2 => to_sulv(0),
      I3 => p_3_in,
      I4 => \arg__81_carry__0_n_7\,
      I5 => \Im_Im[-1]_i_2__0_n_0\,
      O => resize(2)
    );
\Im_Im[-1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \arg__3\(5),
      I1 => \arg__81_carry_n_5\,
      I2 => \arg__81_carry_n_4\,
      O => \Im_Im[-1]_i_2__0_n_0\
    );
\Im_Im[-2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F8FFF8F0F8F0"
    )
        port map (
      I0 => \arg__81_carry__0_n_7\,
      I1 => \Im_Im[0]_i_3__0_n_0\,
      I2 => \Im_Im[1]_i_4_n_0\,
      I3 => \arg__81_carry_n_4\,
      I4 => \Im_Im[-2]_i_2__0_n_0\,
      I5 => \Im_Im[1]_i_2__0_n_0\,
      O => resize(1)
    );
\Im_Im[-2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \arg__81_carry_n_5\,
      I1 => \arg__3\(5),
      O => \Im_Im[-2]_i_2__0_n_0\
    );
\Im_Im[-3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \Im_Im[-3]_i_2__0_n_0\,
      I1 => arg_carry_n_7,
      I2 => \Im_Im[-3]_i_3_n_0\,
      I3 => \Im_Im[1]_i_4_n_0\,
      I4 => \Im_Im[-3]_i_4_n_0\,
      O => resize(0)
    );
\Im_Im[-3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222222200000000"
    )
        port map (
      I0 => \Im_Im[1]_i_2__0_n_0\,
      I1 => \arg__3\(5),
      I2 => \Im_Im[0]_i_3__0_n_0\,
      I3 => \arg__81_carry__0_n_7\,
      I4 => \arg__81_carry_n_4\,
      I5 => \arg__81_carry_n_5\,
      O => \Im_Im[-3]_i_2__0_n_0\
    );
\Im_Im[-3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44040404"
    )
        port map (
      I0 => \arg__81_carry_n_5\,
      I1 => \arg__3\(5),
      I2 => p_3_in,
      I3 => to_sulv(0),
      I4 => to_sulv(1),
      O => \Im_Im[-3]_i_3_n_0\
    );
\Im_Im[-3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFBE0000"
    )
        port map (
      I0 => arg_carry_n_6,
      I1 => arg_carry_n_4,
      I2 => \arg__27_carry_n_7\,
      I3 => \arg__81_carry_n_7\,
      I4 => \Im_Im[-3]_i_3_n_0\,
      I5 => arg_carry_n_5,
      O => \Im_Im[-3]_i_4_n_0\
    );
\Im_Im[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF9000FFF9"
    )
        port map (
      I0 => \arg__81_carry__0_n_6\,
      I1 => \Im_Im[0]_i_2__0_n_0\,
      I2 => to_sulv(1),
      I3 => to_sulv(0),
      I4 => p_3_in,
      I5 => \Im_Im[0]_i_3__0_n_0\,
      O => resize(3)
    );
\Im_Im[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \arg__81_carry_n_4\,
      I1 => \arg__81_carry_n_5\,
      I2 => \arg__3\(5),
      I3 => \arg__81_carry__0_n_7\,
      O => \Im_Im[0]_i_2__0_n_0\
    );
\Im_Im[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => p_3_in,
      I1 => \arg__81_carry__1_n_7\,
      I2 => \arg__81_carry__0_n_4\,
      I3 => \arg__81_carry__0_n_6\,
      I4 => \arg__81_carry__0_n_5\,
      O => \Im_Im[0]_i_3__0_n_0\
    );
\Im_Im[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F2F2F8F8F2F2"
    )
        port map (
      I0 => \Im_Im[1]_i_2__0_n_0\,
      I1 => \Im_Im[1]_i_3__0_n_0\,
      I2 => \Im_Im[1]_i_4_n_0\,
      I3 => \arg__81_carry__0_n_4\,
      I4 => \arg__81_carry__0_n_5\,
      I5 => \Im_Im[1]_i_5__0_n_0\,
      O => resize(4)
    );
\Im_Im[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => to_sulv(1),
      I1 => to_sulv(0),
      I2 => p_3_in,
      O => \Im_Im[1]_i_2__0_n_0\
    );
\Im_Im[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \arg__81_carry__0_n_7\,
      I1 => \arg__3\(5),
      I2 => \arg__81_carry_n_5\,
      I3 => \arg__81_carry_n_4\,
      I4 => \arg__81_carry__0_n_6\,
      O => \Im_Im[1]_i_3__0_n_0\
    );
\Im_Im[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => to_sulv(1),
      I1 => to_sulv(0),
      I2 => p_3_in,
      O => \Im_Im[1]_i_4_n_0\
    );
\Im_Im[1]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg__81_carry__1_n_7\,
      I1 => p_3_in,
      O => \Im_Im[1]_i_5__0_n_0\
    );
\Im_Im[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FE40FD40FD"
    )
        port map (
      I0 => \Im_Im[2]_i_2_n_0\,
      I1 => to_sulv(1),
      I2 => to_sulv(0),
      I3 => p_3_in,
      I4 => \arg__81_carry__1_n_7\,
      I5 => \arg__81_carry__0_n_4\,
      O => resize(5)
    );
\Im_Im[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \arg__81_carry__0_n_5\,
      I1 => \arg__81_carry__0_n_6\,
      I2 => \arg__81_carry__0_n_7\,
      I3 => \arg__3\(5),
      I4 => \arg__81_carry_n_5\,
      I5 => \arg__81_carry_n_4\,
      O => \Im_Im[2]_i_2_n_0\
    );
\Im_Im[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF40FD"
    )
        port map (
      I0 => \Im_Im[4]_i_2__0_n_0\,
      I1 => to_sulv(0),
      I2 => to_sulv(1),
      I3 => p_3_in,
      I4 => \arg__81_carry__1_n_7\,
      O => resize(6)
    );
\Im_Im[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CCCCCCC"
    )
        port map (
      I0 => \Im_Im[4]_i_2__0_n_0\,
      I1 => p_3_in,
      I2 => to_sulv(1),
      I3 => to_sulv(0),
      I4 => \arg__81_carry__1_n_7\,
      O => resize(7)
    );
\Im_Im[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \arg__81_carry__0_n_4\,
      I1 => \arg__81_carry__0_n_6\,
      I2 => \arg__81_carry__0_n_5\,
      I3 => \Im_Im[0]_i_2__0_n_0\,
      O => \Im_Im[4]_i_2__0_n_0\
    );
\Im_Im_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(2),
      Q => Im_Im(2)
    );
\Im_Im_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(1),
      Q => Im_Im(1)
    );
\Im_Im_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(0),
      Q => Im_Im(0)
    );
\Im_Im_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(3),
      Q => Im_Im(3)
    );
\Im_Im_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(4),
      Q => Im_Im(4)
    );
\Im_Im_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(5),
      Q => Im_Im(5)
    );
\Im_Im_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(6),
      Q => Im_Im(6)
    );
\Im_Im_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(7),
      Q => Im_Im(7)
    );
\Im_Re[-1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFF00FCAAFEC0FF"
    )
        port map (
      I0 => \Im_Re[0]_i_3__0_n_0\,
      I1 => \arg_inferred__2/i___81_carry__1_n_5\,
      I2 => \arg_inferred__2/i___81_carry__1_n_6\,
      I3 => \arg_inferred__2/i___81_carry__1_n_4\,
      I4 => \arg_inferred__2/i___81_carry__0_n_7\,
      I5 => \Im_Re[-1]_i_2__0_n_0\,
      O => \Im_Re[-1]_i_1__0_n_0\
    );
\Im_Re[-1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \arg_inferred__2/i___81_carry_n_5\,
      I1 => p_0_in1_in,
      I2 => \arg_inferred__2/i___81_carry_n_4\,
      O => \Im_Re[-1]_i_2__0_n_0\
    );
\Im_Re[-2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F8FFF8F0F8F0"
    )
        port map (
      I0 => \arg_inferred__2/i___81_carry__0_n_7\,
      I1 => \Im_Re[0]_i_3__0_n_0\,
      I2 => \Im_Re[1]_i_4__0_n_0\,
      I3 => \arg_inferred__2/i___81_carry_n_4\,
      I4 => \Im_Re[-2]_i_2__0_n_0\,
      I5 => \Im_Re[1]_i_2__0_n_0\,
      O => \Im_Re[-2]_i_1__0_n_0\
    );
\Im_Re[-2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \arg_inferred__2/i___81_carry_n_5\,
      O => \Im_Re[-2]_i_2__0_n_0\
    );
\Im_Re[-3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \Im_Re[-3]_i_2__0_n_0\,
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__2/i__carry__1_0\(0),
      I3 => \Im_Re[-3]_i_3_n_0\,
      I4 => \Im_Re[1]_i_4__0_n_0\,
      I5 => \Im_Re[-3]_i_4_n_0\,
      O => \Im_Re[-3]_i_1__0_n_0\
    );
\Im_Re[-3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222222200000000"
    )
        port map (
      I0 => \Im_Re[1]_i_2__0_n_0\,
      I1 => p_0_in1_in,
      I2 => \Im_Re[0]_i_3__0_n_0\,
      I3 => \arg_inferred__2/i___81_carry__0_n_7\,
      I4 => \arg_inferred__2/i___81_carry_n_4\,
      I5 => \arg_inferred__2/i___81_carry_n_5\,
      O => \Im_Re[-3]_i_2__0_n_0\
    );
\Im_Re[-3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44040404"
    )
        port map (
      I0 => \arg_inferred__2/i___81_carry_n_5\,
      I1 => p_0_in1_in,
      I2 => \arg_inferred__2/i___81_carry__1_n_4\,
      I3 => \arg_inferred__2/i___81_carry__1_n_6\,
      I4 => \arg_inferred__2/i___81_carry__1_n_5\,
      O => \Im_Re[-3]_i_3_n_0\
    );
\Im_Re[-3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFBE0000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_6\,
      I1 => \arg_inferred__2/i__carry_n_4\,
      I2 => \arg_inferred__2/i___27_carry_n_7\,
      I3 => \arg_inferred__2/i___81_carry_n_7\,
      I4 => \Im_Re[-3]_i_3_n_0\,
      I5 => \arg_inferred__2/i__carry_n_5\,
      O => \Im_Re[-3]_i_4_n_0\
    );
\Im_Re[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF9000FFF9"
    )
        port map (
      I0 => \arg_inferred__2/i___81_carry__0_n_6\,
      I1 => \Im_Re[0]_i_2__0_n_0\,
      I2 => \arg_inferred__2/i___81_carry__1_n_5\,
      I3 => \arg_inferred__2/i___81_carry__1_n_6\,
      I4 => \arg_inferred__2/i___81_carry__1_n_4\,
      I5 => \Im_Re[0]_i_3__0_n_0\,
      O => \Im_Re[0]_i_1__0_n_0\
    );
\Im_Re[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \arg_inferred__2/i___81_carry_n_4\,
      I1 => p_0_in1_in,
      I2 => \arg_inferred__2/i___81_carry_n_5\,
      I3 => \arg_inferred__2/i___81_carry__0_n_7\,
      O => \Im_Re[0]_i_2__0_n_0\
    );
\Im_Re[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \arg_inferred__2/i___81_carry__1_n_4\,
      I1 => \arg_inferred__2/i___81_carry__1_n_7\,
      I2 => \arg_inferred__2/i___81_carry__0_n_4\,
      I3 => \arg_inferred__2/i___81_carry__0_n_6\,
      I4 => \arg_inferred__2/i___81_carry__0_n_5\,
      O => \Im_Re[0]_i_3__0_n_0\
    );
\Im_Re[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F2F2F8F8F2F2"
    )
        port map (
      I0 => \Im_Re[1]_i_2__0_n_0\,
      I1 => \Im_Re[1]_i_3_n_0\,
      I2 => \Im_Re[1]_i_4__0_n_0\,
      I3 => \arg_inferred__2/i___81_carry__0_n_4\,
      I4 => \arg_inferred__2/i___81_carry__0_n_5\,
      I5 => \Im_Re[1]_i_5__0_n_0\,
      O => \Im_Re[1]_i_1__0_n_0\
    );
\Im_Re[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \arg_inferred__2/i___81_carry__1_n_5\,
      I1 => \arg_inferred__2/i___81_carry__1_n_6\,
      I2 => \arg_inferred__2/i___81_carry__1_n_4\,
      O => \Im_Re[1]_i_2__0_n_0\
    );
\Im_Re[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \arg_inferred__2/i___81_carry__0_n_7\,
      I1 => \arg_inferred__2/i___81_carry_n_5\,
      I2 => p_0_in1_in,
      I3 => \arg_inferred__2/i___81_carry_n_4\,
      I4 => \arg_inferred__2/i___81_carry__0_n_6\,
      O => \Im_Re[1]_i_3_n_0\
    );
\Im_Re[1]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \arg_inferred__2/i___81_carry__1_n_5\,
      I1 => \arg_inferred__2/i___81_carry__1_n_6\,
      I2 => \arg_inferred__2/i___81_carry__1_n_4\,
      O => \Im_Re[1]_i_4__0_n_0\
    );
\Im_Re[1]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg_inferred__2/i___81_carry__1_n_7\,
      I1 => \arg_inferred__2/i___81_carry__1_n_4\,
      O => \Im_Re[1]_i_5__0_n_0\
    );
\Im_Re[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FE40FD40FD"
    )
        port map (
      I0 => \Im_Re[2]_i_2_n_0\,
      I1 => \arg_inferred__2/i___81_carry__1_n_5\,
      I2 => \arg_inferred__2/i___81_carry__1_n_6\,
      I3 => \arg_inferred__2/i___81_carry__1_n_4\,
      I4 => \arg_inferred__2/i___81_carry__1_n_7\,
      I5 => \arg_inferred__2/i___81_carry__0_n_4\,
      O => \Im_Re[2]_i_1__0_n_0\
    );
\Im_Re[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \arg_inferred__2/i___81_carry__0_n_5\,
      I1 => \arg_inferred__2/i___81_carry__0_n_6\,
      I2 => \arg_inferred__2/i___81_carry__0_n_7\,
      I3 => \arg_inferred__2/i___81_carry_n_5\,
      I4 => p_0_in1_in,
      I5 => \arg_inferred__2/i___81_carry_n_4\,
      O => \Im_Re[2]_i_2_n_0\
    );
\Im_Re[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF40FD"
    )
        port map (
      I0 => \Im_Re[4]_i_2_n_0\,
      I1 => \arg_inferred__2/i___81_carry__1_n_6\,
      I2 => \arg_inferred__2/i___81_carry__1_n_5\,
      I3 => \arg_inferred__2/i___81_carry__1_n_4\,
      I4 => \arg_inferred__2/i___81_carry__1_n_7\,
      O => \Im_Re[3]_i_1__0_n_0\
    );
\Im_Re[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CCCCCCC"
    )
        port map (
      I0 => \Im_Re[4]_i_2_n_0\,
      I1 => \arg_inferred__2/i___81_carry__1_n_4\,
      I2 => \arg_inferred__2/i___81_carry__1_n_5\,
      I3 => \arg_inferred__2/i___81_carry__1_n_6\,
      I4 => \arg_inferred__2/i___81_carry__1_n_7\,
      O => \Im_Re[4]_i_1_n_0\
    );
\Im_Re[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \arg_inferred__2/i___81_carry__0_n_4\,
      I1 => \arg_inferred__2/i___81_carry__0_n_6\,
      I2 => \arg_inferred__2/i___81_carry__0_n_5\,
      I3 => \Im_Re[0]_i_2__0_n_0\,
      O => \Im_Re[4]_i_2_n_0\
    );
\Im_Re_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-1]_i_1__0_n_0\,
      Q => Im_Re(2)
    );
\Im_Re_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-2]_i_1__0_n_0\,
      Q => Im_Re(1)
    );
\Im_Re_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-3]_i_1__0_n_0\,
      Q => Im_Re(0)
    );
\Im_Re_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[0]_i_1__0_n_0\,
      Q => Im_Re(3)
    );
\Im_Re_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[1]_i_1__0_n_0\,
      Q => Im_Re(4)
    );
\Im_Re_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[2]_i_1__0_n_0\,
      Q => Im_Re(5)
    );
\Im_Re_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[3]_i_1__0_n_0\,
      Q => Im_Re(6)
    );
\Im_Re_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[4]_i_1_n_0\,
      Q => Im_Re(7)
    );
\Re_Im[-1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFF00FCAAFEC0FF"
    )
        port map (
      I0 => \Re_Im[0]_i_3__0_n_0\,
      I1 => \arg_inferred__1/i___81_carry__1_n_5\,
      I2 => \arg_inferred__1/i___81_carry__1_n_6\,
      I3 => \arg_inferred__1/i___81_carry__1_n_4\,
      I4 => \arg_inferred__1/i___81_carry__0_n_7\,
      I5 => \Re_Im[-1]_i_2__0_n_0\,
      O => \Re_Im[-1]_i_1__0_n_0\
    );
\Re_Im[-1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \arg_inferred__1/i___81_carry_n_5\,
      I1 => p_0_in5_in,
      I2 => \arg_inferred__1/i___81_carry_n_4\,
      O => \Re_Im[-1]_i_2__0_n_0\
    );
\Re_Im[-2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F8FFF8F0F8F0"
    )
        port map (
      I0 => \arg_inferred__1/i___81_carry__0_n_7\,
      I1 => \Re_Im[0]_i_3__0_n_0\,
      I2 => \Re_Im[1]_i_4_n_0\,
      I3 => \arg_inferred__1/i___81_carry_n_4\,
      I4 => \Re_Im[-2]_i_2__0_n_0\,
      I5 => \Re_Im[1]_i_2__0_n_0\,
      O => \Re_Im[-2]_i_1__0_n_0\
    );
\Re_Im[-2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => \arg_inferred__1/i___81_carry_n_5\,
      O => \Re_Im[-2]_i_2__0_n_0\
    );
\Re_Im[-3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \Re_Im[-3]_i_2__0_n_0\,
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => Q(0),
      I3 => \Re_Im[-3]_i_3_n_0\,
      I4 => \Re_Im[1]_i_4_n_0\,
      I5 => \Re_Im[-3]_i_4_n_0\,
      O => \Re_Im[-3]_i_1__0_n_0\
    );
\Re_Im[-3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222222200000000"
    )
        port map (
      I0 => \Re_Im[1]_i_2__0_n_0\,
      I1 => p_0_in5_in,
      I2 => \Re_Im[0]_i_3__0_n_0\,
      I3 => \arg_inferred__1/i___81_carry__0_n_7\,
      I4 => \arg_inferred__1/i___81_carry_n_4\,
      I5 => \arg_inferred__1/i___81_carry_n_5\,
      O => \Re_Im[-3]_i_2__0_n_0\
    );
\Re_Im[-3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44040404"
    )
        port map (
      I0 => \arg_inferred__1/i___81_carry_n_5\,
      I1 => p_0_in5_in,
      I2 => \arg_inferred__1/i___81_carry__1_n_4\,
      I3 => \arg_inferred__1/i___81_carry__1_n_6\,
      I4 => \arg_inferred__1/i___81_carry__1_n_5\,
      O => \Re_Im[-3]_i_3_n_0\
    );
\Re_Im[-3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFBE0000"
    )
        port map (
      I0 => \arg_inferred__1/i__carry_n_6\,
      I1 => \arg_inferred__1/i__carry_n_4\,
      I2 => \arg_inferred__1/i___27_carry_n_7\,
      I3 => \arg_inferred__1/i___81_carry_n_7\,
      I4 => \Re_Im[-3]_i_3_n_0\,
      I5 => \arg_inferred__1/i__carry_n_5\,
      O => \Re_Im[-3]_i_4_n_0\
    );
\Re_Im[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF9000FFF9"
    )
        port map (
      I0 => \arg_inferred__1/i___81_carry__0_n_6\,
      I1 => \Re_Im[0]_i_2__0_n_0\,
      I2 => \arg_inferred__1/i___81_carry__1_n_5\,
      I3 => \arg_inferred__1/i___81_carry__1_n_6\,
      I4 => \arg_inferred__1/i___81_carry__1_n_4\,
      I5 => \Re_Im[0]_i_3__0_n_0\,
      O => \Re_Im[0]_i_1__0_n_0\
    );
\Re_Im[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \arg_inferred__1/i___81_carry_n_4\,
      I1 => p_0_in5_in,
      I2 => \arg_inferred__1/i___81_carry_n_5\,
      I3 => \arg_inferred__1/i___81_carry__0_n_7\,
      O => \Re_Im[0]_i_2__0_n_0\
    );
\Re_Im[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \arg_inferred__1/i___81_carry__1_n_4\,
      I1 => \arg_inferred__1/i___81_carry__1_n_7\,
      I2 => \arg_inferred__1/i___81_carry__0_n_4\,
      I3 => \arg_inferred__1/i___81_carry__0_n_6\,
      I4 => \arg_inferred__1/i___81_carry__0_n_5\,
      O => \Re_Im[0]_i_3__0_n_0\
    );
\Re_Im[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F2F2F8F8F2F2"
    )
        port map (
      I0 => \Re_Im[1]_i_2__0_n_0\,
      I1 => \Re_Im[1]_i_3_n_0\,
      I2 => \Re_Im[1]_i_4_n_0\,
      I3 => \arg_inferred__1/i___81_carry__0_n_4\,
      I4 => \arg_inferred__1/i___81_carry__0_n_5\,
      I5 => \Re_Im[1]_i_5_n_0\,
      O => \Re_Im[1]_i_1__0_n_0\
    );
\Re_Im[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \arg_inferred__1/i___81_carry__1_n_5\,
      I1 => \arg_inferred__1/i___81_carry__1_n_6\,
      I2 => \arg_inferred__1/i___81_carry__1_n_4\,
      O => \Re_Im[1]_i_2__0_n_0\
    );
\Re_Im[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \arg_inferred__1/i___81_carry__0_n_7\,
      I1 => \arg_inferred__1/i___81_carry_n_5\,
      I2 => p_0_in5_in,
      I3 => \arg_inferred__1/i___81_carry_n_4\,
      I4 => \arg_inferred__1/i___81_carry__0_n_6\,
      O => \Re_Im[1]_i_3_n_0\
    );
\Re_Im[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \arg_inferred__1/i___81_carry__1_n_5\,
      I1 => \arg_inferred__1/i___81_carry__1_n_6\,
      I2 => \arg_inferred__1/i___81_carry__1_n_4\,
      O => \Re_Im[1]_i_4_n_0\
    );
\Re_Im[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg_inferred__1/i___81_carry__1_n_7\,
      I1 => \arg_inferred__1/i___81_carry__1_n_4\,
      O => \Re_Im[1]_i_5_n_0\
    );
\Re_Im[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FE40FD40FD"
    )
        port map (
      I0 => \Re_Im[2]_i_2_n_0\,
      I1 => \arg_inferred__1/i___81_carry__1_n_5\,
      I2 => \arg_inferred__1/i___81_carry__1_n_6\,
      I3 => \arg_inferred__1/i___81_carry__1_n_4\,
      I4 => \arg_inferred__1/i___81_carry__1_n_7\,
      I5 => \arg_inferred__1/i___81_carry__0_n_4\,
      O => \Re_Im[2]_i_1__0_n_0\
    );
\Re_Im[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \arg_inferred__1/i___81_carry__0_n_5\,
      I1 => \arg_inferred__1/i___81_carry__0_n_6\,
      I2 => \arg_inferred__1/i___81_carry__0_n_7\,
      I3 => \arg_inferred__1/i___81_carry_n_5\,
      I4 => p_0_in5_in,
      I5 => \arg_inferred__1/i___81_carry_n_4\,
      O => \Re_Im[2]_i_2_n_0\
    );
\Re_Im[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF40FD"
    )
        port map (
      I0 => \Re_Im[4]_i_2__0_n_0\,
      I1 => \arg_inferred__1/i___81_carry__1_n_6\,
      I2 => \arg_inferred__1/i___81_carry__1_n_5\,
      I3 => \arg_inferred__1/i___81_carry__1_n_4\,
      I4 => \arg_inferred__1/i___81_carry__1_n_7\,
      O => \Re_Im[3]_i_1__0_n_0\
    );
\Re_Im[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CCCCCCC"
    )
        port map (
      I0 => \Re_Im[4]_i_2__0_n_0\,
      I1 => \arg_inferred__1/i___81_carry__1_n_4\,
      I2 => \arg_inferred__1/i___81_carry__1_n_5\,
      I3 => \arg_inferred__1/i___81_carry__1_n_6\,
      I4 => \arg_inferred__1/i___81_carry__1_n_7\,
      O => \Re_Im[4]_i_1_n_0\
    );
\Re_Im[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \arg_inferred__1/i___81_carry__0_n_4\,
      I1 => \arg_inferred__1/i___81_carry__0_n_6\,
      I2 => \arg_inferred__1/i___81_carry__0_n_5\,
      I3 => \Re_Im[0]_i_2__0_n_0\,
      O => \Re_Im[4]_i_2__0_n_0\
    );
\Re_Im_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-1]_i_1__0_n_0\,
      Q => Re_Im(2)
    );
\Re_Im_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-2]_i_1__0_n_0\,
      Q => Re_Im(1)
    );
\Re_Im_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-3]_i_1__0_n_0\,
      Q => Re_Im(0)
    );
\Re_Im_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[0]_i_1__0_n_0\,
      Q => Re_Im(3)
    );
\Re_Im_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[1]_i_1__0_n_0\,
      Q => Re_Im(4)
    );
\Re_Im_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[2]_i_1__0_n_0\,
      Q => Re_Im(5)
    );
\Re_Im_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[3]_i_1__0_n_0\,
      Q => Re_Im(6)
    );
\Re_Im_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[4]_i_1_n_0\,
      Q => Re_Im(7)
    );
\Re_Re[-1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFF00FCAAFEC0FF"
    )
        port map (
      I0 => \Re_Re[0]_i_3__0_n_0\,
      I1 => \arg_inferred__0/i___81_carry__1_n_5\,
      I2 => \arg_inferred__0/i___81_carry__1_n_6\,
      I3 => \arg_inferred__0/i___81_carry__1_n_4\,
      I4 => \arg_inferred__0/i___81_carry__0_n_7\,
      I5 => \Re_Re[-1]_i_2__0_n_0\,
      O => \Re_Re[-1]_i_1__0_n_0\
    );
\Re_Re[-1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \arg_inferred__0/i___81_carry_n_5\,
      I1 => p_0_in10_in,
      I2 => \arg_inferred__0/i___81_carry_n_4\,
      O => \Re_Re[-1]_i_2__0_n_0\
    );
\Re_Re[-2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F8FFF8F0F8F0"
    )
        port map (
      I0 => \arg_inferred__0/i___81_carry__0_n_7\,
      I1 => \Re_Re[0]_i_3__0_n_0\,
      I2 => \Re_Re[1]_i_4__0_n_0\,
      I3 => \arg_inferred__0/i___81_carry_n_4\,
      I4 => \Re_Re[-2]_i_2__0_n_0\,
      I5 => \Re_Re[1]_i_2__0_n_0\,
      O => \Re_Re[-2]_i_1__0_n_0\
    );
\Re_Re[-2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => \arg_inferred__0/i___81_carry_n_5\,
      O => \Re_Re[-2]_i_2__0_n_0\
    );
\Re_Re[-3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \Re_Re[-3]_i_2__0_n_0\,
      I1 => \arg_inferred__0/i__carry_n_7\,
      I2 => \Re_Re[-3]_i_3_n_0\,
      I3 => \Re_Re[1]_i_4__0_n_0\,
      I4 => \Re_Re[-3]_i_4_n_0\,
      O => \Re_Re[-3]_i_1__0_n_0\
    );
\Re_Re[-3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222222200000000"
    )
        port map (
      I0 => \Re_Re[1]_i_2__0_n_0\,
      I1 => p_0_in10_in,
      I2 => \Re_Re[0]_i_3__0_n_0\,
      I3 => \arg_inferred__0/i___81_carry__0_n_7\,
      I4 => \arg_inferred__0/i___81_carry_n_4\,
      I5 => \arg_inferred__0/i___81_carry_n_5\,
      O => \Re_Re[-3]_i_2__0_n_0\
    );
\Re_Re[-3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44040404"
    )
        port map (
      I0 => \arg_inferred__0/i___81_carry_n_5\,
      I1 => p_0_in10_in,
      I2 => \arg_inferred__0/i___81_carry__1_n_4\,
      I3 => \arg_inferred__0/i___81_carry__1_n_6\,
      I4 => \arg_inferred__0/i___81_carry__1_n_5\,
      O => \Re_Re[-3]_i_3_n_0\
    );
\Re_Re[-3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFBE0000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_6\,
      I1 => \arg_inferred__0/i__carry_n_4\,
      I2 => \arg_inferred__0/i___27_carry_n_7\,
      I3 => \arg_inferred__0/i___81_carry_n_7\,
      I4 => \Re_Re[-3]_i_3_n_0\,
      I5 => \arg_inferred__0/i__carry_n_5\,
      O => \Re_Re[-3]_i_4_n_0\
    );
\Re_Re[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF9000FFF9"
    )
        port map (
      I0 => \arg_inferred__0/i___81_carry__0_n_6\,
      I1 => \Re_Re[0]_i_2_n_0\,
      I2 => \arg_inferred__0/i___81_carry__1_n_5\,
      I3 => \arg_inferred__0/i___81_carry__1_n_6\,
      I4 => \arg_inferred__0/i___81_carry__1_n_4\,
      I5 => \Re_Re[0]_i_3__0_n_0\,
      O => \Re_Re[0]_i_1__0_n_0\
    );
\Re_Re[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \arg_inferred__0/i___81_carry_n_4\,
      I1 => p_0_in10_in,
      I2 => \arg_inferred__0/i___81_carry_n_5\,
      I3 => \arg_inferred__0/i___81_carry__0_n_7\,
      O => \Re_Re[0]_i_2_n_0\
    );
\Re_Re[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \arg_inferred__0/i___81_carry__1_n_4\,
      I1 => \arg_inferred__0/i___81_carry__1_n_7\,
      I2 => \arg_inferred__0/i___81_carry__0_n_4\,
      I3 => \arg_inferred__0/i___81_carry__0_n_6\,
      I4 => \arg_inferred__0/i___81_carry__0_n_5\,
      O => \Re_Re[0]_i_3__0_n_0\
    );
\Re_Re[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F2F2F8F8F2F2"
    )
        port map (
      I0 => \Re_Re[1]_i_2__0_n_0\,
      I1 => \Re_Re[1]_i_3__0_n_0\,
      I2 => \Re_Re[1]_i_4__0_n_0\,
      I3 => \arg_inferred__0/i___81_carry__0_n_4\,
      I4 => \arg_inferred__0/i___81_carry__0_n_5\,
      I5 => \Re_Re[1]_i_5__0_n_0\,
      O => \Re_Re[1]_i_1__0_n_0\
    );
\Re_Re[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \arg_inferred__0/i___81_carry__1_n_5\,
      I1 => \arg_inferred__0/i___81_carry__1_n_6\,
      I2 => \arg_inferred__0/i___81_carry__1_n_4\,
      O => \Re_Re[1]_i_2__0_n_0\
    );
\Re_Re[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \arg_inferred__0/i___81_carry__0_n_7\,
      I1 => \arg_inferred__0/i___81_carry_n_5\,
      I2 => p_0_in10_in,
      I3 => \arg_inferred__0/i___81_carry_n_4\,
      I4 => \arg_inferred__0/i___81_carry__0_n_6\,
      O => \Re_Re[1]_i_3__0_n_0\
    );
\Re_Re[1]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \arg_inferred__0/i___81_carry__1_n_5\,
      I1 => \arg_inferred__0/i___81_carry__1_n_6\,
      I2 => \arg_inferred__0/i___81_carry__1_n_4\,
      O => \Re_Re[1]_i_4__0_n_0\
    );
\Re_Re[1]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg_inferred__0/i___81_carry__1_n_7\,
      I1 => \arg_inferred__0/i___81_carry__1_n_4\,
      O => \Re_Re[1]_i_5__0_n_0\
    );
\Re_Re[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FE40FD40FD"
    )
        port map (
      I0 => \Re_Re[2]_i_2_n_0\,
      I1 => \arg_inferred__0/i___81_carry__1_n_5\,
      I2 => \arg_inferred__0/i___81_carry__1_n_6\,
      I3 => \arg_inferred__0/i___81_carry__1_n_4\,
      I4 => \arg_inferred__0/i___81_carry__1_n_7\,
      I5 => \arg_inferred__0/i___81_carry__0_n_4\,
      O => \Re_Re[2]_i_1__0_n_0\
    );
\Re_Re[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \arg_inferred__0/i___81_carry__0_n_5\,
      I1 => \arg_inferred__0/i___81_carry__0_n_6\,
      I2 => \arg_inferred__0/i___81_carry__0_n_7\,
      I3 => \arg_inferred__0/i___81_carry_n_5\,
      I4 => p_0_in10_in,
      I5 => \arg_inferred__0/i___81_carry_n_4\,
      O => \Re_Re[2]_i_2_n_0\
    );
\Re_Re[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF40FD"
    )
        port map (
      I0 => \Re_Re[4]_i_2__0_n_0\,
      I1 => \arg_inferred__0/i___81_carry__1_n_6\,
      I2 => \arg_inferred__0/i___81_carry__1_n_5\,
      I3 => \arg_inferred__0/i___81_carry__1_n_4\,
      I4 => \arg_inferred__0/i___81_carry__1_n_7\,
      O => \Re_Re[3]_i_1__0_n_0\
    );
\Re_Re[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CCCCCCC"
    )
        port map (
      I0 => \Re_Re[4]_i_2__0_n_0\,
      I1 => \arg_inferred__0/i___81_carry__1_n_4\,
      I2 => \arg_inferred__0/i___81_carry__1_n_5\,
      I3 => \arg_inferred__0/i___81_carry__1_n_6\,
      I4 => \arg_inferred__0/i___81_carry__1_n_7\,
      O => \Re_Re[4]_i_1_n_0\
    );
\Re_Re[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \arg_inferred__0/i___81_carry__0_n_4\,
      I1 => \arg_inferred__0/i___81_carry__0_n_6\,
      I2 => \arg_inferred__0/i___81_carry__0_n_5\,
      I3 => \Re_Re[0]_i_2_n_0\,
      O => \Re_Re[4]_i_2__0_n_0\
    );
\Re_Re_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-1]_i_1__0_n_0\,
      Q => Re_Re(2)
    );
\Re_Re_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-2]_i_1__0_n_0\,
      Q => Re_Re(1)
    );
\Re_Re_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-3]_i_1__0_n_0\,
      Q => Re_Re(0)
    );
\Re_Re_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[0]_i_1__0_n_0\,
      Q => Re_Re(3)
    );
\Re_Re_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[1]_i_1__0_n_0\,
      Q => Re_Re(4)
    );
\Re_Re_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[2]_i_1__0_n_0\,
      Q => Re_Re(5)
    );
\Re_Re_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[3]_i_1__0_n_0\,
      Q => Re_Re(6)
    );
\Re_Re_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[4]_i_1_n_0\,
      Q => Re_Re(7)
    );
\arg__27_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg__27_carry_n_0\,
      CO(2) => \arg__27_carry_n_1\,
      CO(1) => \arg__27_carry_n_2\,
      CO(0) => \arg__27_carry_n_3\,
      CYINIT => '0',
      DI(3) => \arg__27_carry_i_1_n_0\,
      DI(2) => \arg__27_carry_i_2_n_0\,
      DI(1) => \arg__27_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \arg__27_carry_n_4\,
      O(2) => \arg__27_carry_n_5\,
      O(1) => \arg__27_carry_n_6\,
      O(0) => \arg__27_carry_n_7\,
      S(3) => \arg__27_carry_i_4_n_0\,
      S(2) => \arg__27_carry_i_5_n_0\,
      S(1) => \arg__27_carry_i_6_n_0\,
      S(0) => \arg__27_carry_i_7_n_0\
    );
\arg__27_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg__27_carry_n_0\,
      CO(3) => \arg__27_carry__0_n_0\,
      CO(2) => \arg__27_carry__0_n_1\,
      CO(1) => \arg__27_carry__0_n_2\,
      CO(0) => \arg__27_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \arg__27_carry__0_i_1_n_0\,
      DI(2) => \arg__27_carry__0_i_2_n_0\,
      DI(1) => \arg__27_carry__0_i_3_n_0\,
      DI(0) => \arg__27_carry__0_i_4_n_0\,
      O(3) => \arg__27_carry__0_n_4\,
      O(2) => \arg__27_carry__0_n_5\,
      O(1) => \arg__27_carry__0_n_6\,
      O(0) => \arg__27_carry__0_n_7\,
      S(3) => \arg__27_carry__0_i_5_n_0\,
      S(2) => \arg__27_carry__0_i_6_n_0\,
      S(1) => \arg__27_carry__0_i_7_n_0\,
      S(0) => \arg__27_carry__0_i_8_n_0\
    );
\arg__27_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(6),
      I1 => \arg_inferred__2/i__carry__1_0\(4),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      O => \arg__27_carry__0_i_1_n_0\
    );
\arg__27_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(5),
      I1 => \arg_inferred__2/i__carry__1_0\(3),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      O => \arg__27_carry__0_i_2_n_0\
    );
\arg__27_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(4),
      I1 => \arg_inferred__2/i__carry__1_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      O => \arg__27_carry__0_i_3_n_0\
    );
\arg__27_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(3),
      I1 => \arg_inferred__2/i__carry__1_0\(1),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      O => \arg__27_carry__0_i_4_n_0\
    );
\arg__27_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4884FFFFF33FFFFF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(4),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__2/i__carry__1_0\(5),
      I3 => \arg_inferred__2/i__carry__1_0\(7),
      I4 => \arg_inferred__1/i___27_carry_0\(0),
      I5 => \arg_inferred__2/i__carry__1_0\(6),
      O => \arg__27_carry__0_i_5_n_0\
    );
\arg__27_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96FF00003C000000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(3),
      I1 => \arg_inferred__2/i__carry__1_0\(6),
      I2 => \arg_inferred__2/i__carry__1_0\(4),
      I3 => \arg_inferred__1/i___27_carry_0\(2),
      I4 => \arg_inferred__1/i___27_carry_0\(0),
      I5 => \arg_inferred__2/i__carry__1_0\(5),
      O => \arg__27_carry__0_i_6_n_0\
    );
\arg__27_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96FF00003C000000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(2),
      I1 => \arg_inferred__2/i__carry__1_0\(5),
      I2 => \arg_inferred__2/i__carry__1_0\(3),
      I3 => \arg_inferred__1/i___27_carry_0\(2),
      I4 => \arg_inferred__1/i___27_carry_0\(0),
      I5 => \arg_inferred__2/i__carry__1_0\(4),
      O => \arg__27_carry__0_i_7_n_0\
    );
\arg__27_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96FF00003C000000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__2/i__carry__1_0\(4),
      I2 => \arg_inferred__2/i__carry__1_0\(2),
      I3 => \arg_inferred__1/i___27_carry_0\(2),
      I4 => \arg_inferred__1/i___27_carry_0\(0),
      I5 => \arg_inferred__2/i__carry__1_0\(3),
      O => \arg__27_carry__0_i_8_n_0\
    );
\arg__27_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg__27_carry__0_n_0\,
      CO(3) => \NLW_arg__27_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg__27_carry__1_n_1\,
      CO(1) => \NLW_arg__27_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \arg__27_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \arg__27_carry__1_i_1_n_0\,
      DI(0) => \arg__27_carry__1_i_2_n_0\,
      O(3 downto 2) => \NLW_arg__27_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg__27_carry__1_n_6\,
      O(0) => \arg__27_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \arg__27_carry__1_i_3_n_0\,
      S(0) => \arg__27_carry__1_i_4_n_0\
    );
\arg__27_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(6),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      O => \arg__27_carry__1_i_1_n_0\
    );
\arg__27_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808C808"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(6),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => \arg_inferred__2/i__carry__1_0\(5),
      I4 => \arg_inferred__2/i__carry__1_0\(7),
      O => \arg__27_carry__1_i_2_n_0\
    );
\arg__27_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FFF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(6),
      I1 => \arg_inferred__2/i__carry__1_0\(7),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__1/i___27_carry_0\(2),
      O => \arg__27_carry__1_i_3_n_0\
    );
\arg__27_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C87FFFF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(5),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__2/i__carry__1_0\(6),
      I3 => \arg_inferred__2/i__carry__1_0\(7),
      I4 => \arg_inferred__1/i___27_carry_0\(0),
      O => \arg__27_carry__1_i_4_n_0\
    );
\arg__27_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C8C808"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(2),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => \arg_inferred__2/i__carry__1_0\(1),
      I4 => \arg_inferred__2/i__carry__1_0\(3),
      O => \arg__27_carry_i_1_n_0\
    );
\arg__27_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0A0"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__2/i__carry__1_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__1/i___27_carry_0\(2),
      O => \arg__27_carry_i_2_n_0\
    );
\arg__27_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      O => \arg__27_carry_i_3_n_0\
    );
\arg__27_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C8C808"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(2),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => \arg_inferred__2/i__carry__1_0\(1),
      I4 => \arg_inferred__2/i__carry__1_0\(3),
      O => \arg__27_carry_i_4_n_0\
    );
\arg__27_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(0),
      I1 => \arg_inferred__2/i__carry__1_0\(1),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__1/i___27_carry_0\(2),
      I4 => \arg_inferred__2/i__carry__1_0\(2),
      O => \arg__27_carry_i_5_n_0\
    );
\arg__27_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__2/i__carry__1_0\(0),
      O => \arg__27_carry_i_6_n_0\
    );
\arg__27_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(0),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      O => \arg__27_carry_i_7_n_0\
    );
\arg__55_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg__55_carry_n_0\,
      CO(2) => \arg__55_carry_n_1\,
      CO(1) => \arg__55_carry_n_2\,
      CO(0) => \arg__55_carry_n_3\,
      CYINIT => '0',
      DI(3) => \arg__55_carry_i_1_n_0\,
      DI(2) => \arg__55_carry_i_2_n_0\,
      DI(1) => \arg__55_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \arg__55_carry_n_4\,
      O(2) => \arg__55_carry_n_5\,
      O(1) => \arg__55_carry_n_6\,
      O(0) => \arg__55_carry_n_7\,
      S(3) => \arg__55_carry_i_4_n_0\,
      S(2) => \arg__55_carry_i_5_n_0\,
      S(1) => \arg__55_carry_i_6_n_0\,
      S(0) => \arg__55_carry_i_7_n_0\
    );
\arg__55_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg__55_carry_n_0\,
      CO(3) => \arg__55_carry__0_n_0\,
      CO(2) => \arg__55_carry__0_n_1\,
      CO(1) => \arg__55_carry__0_n_2\,
      CO(0) => \arg__55_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \arg__55_carry__0_i_1_n_0\,
      DI(2) => \arg__55_carry__0_i_2_n_0\,
      DI(1) => \arg__55_carry__0_i_3_n_0\,
      DI(0) => \arg__55_carry__0_i_4_n_0\,
      O(3) => \arg__55_carry__0_n_4\,
      O(2) => \arg__55_carry__0_n_5\,
      O(1) => \arg__55_carry__0_n_6\,
      O(0) => \arg__55_carry__0_n_7\,
      S(3) => \arg__55_carry__0_i_5_n_0\,
      S(2) => \arg__55_carry__0_i_6_n_0\,
      S(1) => \arg__55_carry__0_i_7_n_0\,
      S(0) => \arg__55_carry__0_i_8_n_0\
    );
\arg__55_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002E00"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(1),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => \arg_inferred__2/i__carry__1_0\(6),
      I4 => \arg_inferred__2/i__carry__1_0\(5),
      O => \arg__55_carry__0_i_1_n_0\
    );
\arg__55_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002E00"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(1),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => \arg_inferred__2/i__carry__1_0\(5),
      I4 => \arg_inferred__2/i__carry__1_0\(4),
      O => \arg__55_carry__0_i_2_n_0\
    );
\arg__55_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002E00"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(1),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => \arg_inferred__2/i__carry__1_0\(4),
      I4 => \arg_inferred__2/i__carry__1_0\(3),
      O => \arg__55_carry__0_i_3_n_0\
    );
\arg__55_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002E00"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(1),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => \arg_inferred__2/i__carry__1_0\(3),
      I4 => \arg_inferred__2/i__carry__1_0\(2),
      O => \arg__55_carry__0_i_4_n_0\
    );
\arg__55_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11102E203F300000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(5),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__2/i__carry__1_0\(7),
      I5 => \arg_inferred__2/i__carry__1_0\(6),
      O => \arg__55_carry__0_i_5_n_0\
    );
\arg__55_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFBF033F537FFFF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(4),
      I1 => \arg_inferred__1/i___27_carry_0\(1),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => \arg_inferred__2/i__carry__1_0\(5),
      I5 => \arg_inferred__2/i__carry__1_0\(6),
      O => \arg__55_carry__0_i_6_n_0\
    );
\arg__55_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC39393FFFF93FF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(3),
      I1 => \arg_inferred__2/i__carry__1_0\(5),
      I2 => \arg_inferred__2/i__carry__1_0\(4),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => \arg_inferred__1/i___27_carry_0\(2),
      I5 => \arg_inferred__1/i___27_carry_0\(1),
      O => \arg__55_carry__0_i_7_n_0\
    );
\arg__55_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFBF033F537FFFF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(2),
      I1 => \arg_inferred__1/i___27_carry_0\(1),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => \arg_inferred__2/i__carry__1_0\(3),
      I5 => \arg_inferred__2/i__carry__1_0\(4),
      O => \arg__55_carry__0_i_8_n_0\
    );
\arg__55_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg__55_carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg__55_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg__55_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \arg__55_carry__1_i_1_n_0\,
      O(3 downto 2) => \NLW_arg__55_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg__55_carry__1_n_6\,
      O(0) => \arg__55_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \arg__55_carry__1_i_2_n_0\
    );
\arg__55_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFF111F"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(1),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__2/i__carry__1_0\(6),
      I3 => \arg_inferred__2/i__carry__1_0\(7),
      I4 => \arg_inferred__1/i___27_carry_0\(2),
      O => \arg__55_carry__1_i_1_n_0\
    );
\arg__55_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3FDDDF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(6),
      I1 => \arg_inferred__2/i__carry__1_0\(7),
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => \arg_inferred__1/i___27_carry_0\(2),
      O => \arg__55_carry__1_i_2_n_0\
    );
\arg__55_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFF"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(2),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__2/i__carry__1_0\(1),
      O => \arg__55_carry_i_1_n_0\
    );
\arg__55_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(2),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__2/i__carry__1_0\(1),
      O => \arg__55_carry_i_2_n_0\
    );
\arg__55_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFF"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(2),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__2/i__carry__1_0\(0),
      O => \arg__55_carry_i_3_n_0\
    );
\arg__55_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC969600009600"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__2/i__carry__1_0\(3),
      I2 => \arg_inferred__2/i__carry__1_0\(2),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => \arg_inferred__1/i___27_carry_0\(2),
      I5 => \arg_inferred__1/i___27_carry_0\(1),
      O => \arg__55_carry_i_4_n_0\
    );
\arg__55_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C06660"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__2/i__carry__1_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => \arg_inferred__1/i___27_carry_0\(2),
      O => \arg__55_carry_i_5_n_0\
    );
\arg__55_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3F999F"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(0),
      I1 => \arg_inferred__2/i__carry__1_0\(1),
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => \arg_inferred__1/i___27_carry_0\(2),
      O => \arg__55_carry_i_6_n_0\
    );
\arg__55_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7400"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(2),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__2/i__carry__1_0\(0),
      O => \arg__55_carry_i_7_n_0\
    );
\arg__81_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg__81_carry_n_0\,
      CO(2) => \arg__81_carry_n_1\,
      CO(1) => \arg__81_carry_n_2\,
      CO(0) => \arg__81_carry_n_3\,
      CYINIT => '0',
      DI(3) => \arg__81_carry_i_1_n_0\,
      DI(2) => \arg__81_carry_i_2_n_0\,
      DI(1) => \arg__81_carry_i_3_n_0\,
      DI(0) => \arg__81_carry_i_4_n_0\,
      O(3) => \arg__81_carry_n_4\,
      O(2) => \arg__81_carry_n_5\,
      O(1) => \arg__3\(5),
      O(0) => \arg__81_carry_n_7\,
      S(3) => \arg__81_carry_i_5_n_0\,
      S(2) => \arg__81_carry_i_6_n_0\,
      S(1) => \arg__81_carry_i_7_n_0\,
      S(0) => \arg__81_carry_i_8_n_0\
    );
\arg__81_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg__81_carry_n_0\,
      CO(3) => \arg__81_carry__0_n_0\,
      CO(2) => \arg__81_carry__0_n_1\,
      CO(1) => \arg__81_carry__0_n_2\,
      CO(0) => \arg__81_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \arg__81_carry__0_i_1_n_0\,
      DI(2) => \arg__81_carry__0_i_2_n_0\,
      DI(1) => \arg__81_carry__0_i_3_n_0\,
      DI(0) => \arg__81_carry__0_i_4_n_0\,
      O(3) => \arg__81_carry__0_n_4\,
      O(2) => \arg__81_carry__0_n_5\,
      O(1) => \arg__81_carry__0_n_6\,
      O(0) => \arg__81_carry__0_n_7\,
      S(3) => \arg__81_carry__0_i_5_n_0\,
      S(2) => \arg__81_carry__0_i_6_n_0\,
      S(1) => \arg__81_carry__0_i_7_n_0\,
      S(0) => \arg__81_carry__0_i_8_n_0\
    );
\arg__81_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg__55_carry__0_n_7\,
      I1 => \arg__27_carry__0_n_4\,
      I2 => \arg_carry__1_n_1\,
      O => \arg__81_carry__0_i_1_n_0\
    );
\arg__81_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg__55_carry_n_4\,
      I1 => \arg__27_carry__0_n_5\,
      I2 => \arg_carry__1_n_6\,
      O => \arg__81_carry__0_i_2_n_0\
    );
\arg__81_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg__55_carry_n_5\,
      I1 => \arg__27_carry__0_n_6\,
      I2 => \arg_carry__1_n_7\,
      O => \arg__81_carry__0_i_3_n_0\
    );
\arg__81_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg__55_carry_n_6\,
      I1 => \arg__27_carry__0_n_7\,
      I2 => \arg_carry__0_n_4\,
      O => \arg__81_carry__0_i_4_n_0\
    );
\arg__81_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \arg_carry__1_n_1\,
      I1 => \arg__27_carry__0_n_4\,
      I2 => \arg__55_carry__0_n_7\,
      I3 => \arg__55_carry__0_n_6\,
      I4 => \arg__27_carry__1_n_7\,
      O => \arg__81_carry__0_i_5_n_0\
    );
\arg__81_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \arg_carry__1_n_6\,
      I1 => \arg__27_carry__0_n_5\,
      I2 => \arg__55_carry_n_4\,
      I3 => \arg_carry__1_n_1\,
      I4 => \arg__27_carry__0_n_4\,
      I5 => \arg__55_carry__0_n_7\,
      O => \arg__81_carry__0_i_6_n_0\
    );
\arg__81_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \arg_carry__1_n_7\,
      I1 => \arg__27_carry__0_n_6\,
      I2 => \arg__55_carry_n_5\,
      I3 => \arg_carry__1_n_6\,
      I4 => \arg__27_carry__0_n_5\,
      I5 => \arg__55_carry_n_4\,
      O => \arg__81_carry__0_i_7_n_0\
    );
\arg__81_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \arg_carry__0_n_4\,
      I1 => \arg__27_carry__0_n_7\,
      I2 => \arg__55_carry_n_6\,
      I3 => \arg_carry__1_n_7\,
      I4 => \arg__27_carry__0_n_6\,
      I5 => \arg__55_carry_n_5\,
      O => \arg__81_carry__0_i_8_n_0\
    );
\arg__81_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg__81_carry__0_n_0\,
      CO(3) => \NLW_arg__81_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg__81_carry__1_n_1\,
      CO(1) => \arg__81_carry__1_n_2\,
      CO(0) => \arg__81_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \arg__55_carry__1_n_7\,
      DI(1) => \arg__81_carry__1_i_1_n_0\,
      DI(0) => \arg__81_carry__1_i_2_n_0\,
      O(3) => p_3_in,
      O(2 downto 1) => to_sulv(1 downto 0),
      O(0) => \arg__81_carry__1_n_7\,
      S(3) => \arg__55_carry__1_n_6\,
      S(2) => \arg__81_carry__1_i_3_n_0\,
      S(1) => \arg__81_carry__1_i_4_n_0\,
      S(0) => \arg__81_carry__1_i_5_n_0\
    );
\arg__81_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg__27_carry__1_n_6\,
      I1 => \arg__55_carry__0_n_5\,
      O => \arg__81_carry__1_i_1_n_0\
    );
\arg__81_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg__27_carry__1_n_7\,
      I1 => \arg__55_carry__0_n_6\,
      O => \arg__81_carry__1_i_2_n_0\
    );
\arg__81_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \arg__55_carry__0_n_4\,
      I1 => \arg__27_carry__1_n_1\,
      I2 => \arg__55_carry__1_n_7\,
      O => \arg__81_carry__1_i_3_n_0\
    );
\arg__81_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg__55_carry__0_n_5\,
      I1 => \arg__27_carry__1_n_6\,
      I2 => \arg__55_carry__0_n_4\,
      I3 => \arg__27_carry__1_n_1\,
      O => \arg__81_carry__1_i_4_n_0\
    );
\arg__81_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg__55_carry__0_n_6\,
      I1 => \arg__27_carry__1_n_7\,
      I2 => \arg__55_carry__0_n_5\,
      I3 => \arg__27_carry__1_n_6\,
      O => \arg__81_carry__1_i_5_n_0\
    );
\arg__81_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg__55_carry_n_7\,
      I1 => \arg__27_carry_n_4\,
      I2 => \arg_carry__0_n_5\,
      O => \arg__81_carry_i_1_n_0\
    );
\arg__81_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_carry__0_n_6\,
      I1 => \arg__27_carry_n_5\,
      O => \arg__81_carry_i_2_n_0\
    );
\arg__81_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_carry__0_n_7\,
      I1 => \arg__27_carry_n_6\,
      O => \arg__81_carry_i_3_n_0\
    );
\arg__81_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => arg_carry_n_4,
      I1 => \arg__27_carry_n_7\,
      O => \arg__81_carry_i_4_n_0\
    );
\arg__81_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \arg_carry__0_n_5\,
      I1 => \arg__27_carry_n_4\,
      I2 => \arg__55_carry_n_7\,
      I3 => \arg_carry__0_n_4\,
      I4 => \arg__27_carry__0_n_7\,
      I5 => \arg__55_carry_n_6\,
      O => \arg__81_carry_i_5_n_0\
    );
\arg__81_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \arg__27_carry_n_5\,
      I1 => \arg_carry__0_n_6\,
      I2 => \arg_carry__0_n_5\,
      I3 => \arg__27_carry_n_4\,
      I4 => \arg__55_carry_n_7\,
      O => \arg__81_carry_i_6_n_0\
    );
\arg__81_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg__27_carry_n_6\,
      I1 => \arg_carry__0_n_7\,
      I2 => \arg__27_carry_n_5\,
      I3 => \arg_carry__0_n_6\,
      O => \arg__81_carry_i_7_n_0\
    );
\arg__81_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg__27_carry_n_7\,
      I1 => arg_carry_n_4,
      I2 => \arg__27_carry_n_6\,
      I3 => \arg_carry__0_n_7\,
      O => \arg__81_carry_i_8_n_0\
    );
arg_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => arg_carry_n_0,
      CO(2) => arg_carry_n_1,
      CO(1) => arg_carry_n_2,
      CO(0) => arg_carry_n_3,
      CYINIT => '0',
      DI(3) => arg_carry_i_1_n_0,
      DI(2) => arg_carry_i_2_n_0,
      DI(1) => arg_carry_i_3_n_0,
      DI(0) => '0',
      O(3) => arg_carry_n_4,
      O(2) => arg_carry_n_5,
      O(1) => arg_carry_n_6,
      O(0) => arg_carry_n_7,
      S(3) => arg_carry_i_4_n_0,
      S(2) => arg_carry_i_5_n_0,
      S(1) => arg_carry_i_6_n_0,
      S(0) => arg_carry_i_7_n_0
    );
\arg_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => arg_carry_n_0,
      CO(3) => \arg_carry__0_n_0\,
      CO(2) => \arg_carry__0_n_1\,
      CO(1) => \arg_carry__0_n_2\,
      CO(0) => \arg_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \arg_carry__0_i_1__1_n_0\,
      DI(2) => \arg_carry__0_i_2_n_0\,
      DI(1) => \arg_carry__0_i_3_n_0\,
      DI(0) => \arg_carry__0_i_4_n_0\,
      O(3) => \arg_carry__0_n_4\,
      O(2) => \arg_carry__0_n_5\,
      O(1) => \arg_carry__0_n_6\,
      O(0) => \arg_carry__0_n_7\,
      S(3) => \arg_carry__0_i_5_n_0\,
      S(2) => \arg_carry__0_i_6_n_0\,
      S(1) => \arg_carry__0_i_7_n_0\,
      S(0) => \arg_carry__0_i_8_n_0\
    );
\arg_carry__0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(4),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__2/i__carry__1_0\(5),
      I4 => \arg_inferred__2/i__carry__1_0\(6),
      O => \arg_carry__0_i_1__1_n_0\
    );
\arg_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(3),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__2/i__carry__1_0\(4),
      I4 => \arg_inferred__2/i__carry__1_0\(5),
      O => \arg_carry__0_i_2_n_0\
    );
\arg_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(2),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__2/i__carry__1_0\(3),
      I4 => \arg_inferred__2/i__carry__1_0\(4),
      O => \arg_carry__0_i_3_n_0\
    );
\arg_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__2/i__carry__1_0\(2),
      I4 => \arg_inferred__2/i__carry__1_0\(3),
      O => \arg_carry__0_i_4_n_0\
    );
\arg_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4FFFFC03FFFFF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(4),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__2/i__carry__1_0\(5),
      I3 => \arg_inferred__2/i__carry__1_0\(7),
      I4 => \arg_inferred__1/i___27_carry_0\(0),
      I5 => \arg_inferred__2/i__carry__1_0\(6),
      O => \arg_carry__0_i_5_n_0\
    );
\arg_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9300CC006C003C00"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(3),
      I1 => \arg_inferred__2/i__carry__1_0\(6),
      I2 => \arg_inferred__2/i__carry__1_0\(5),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => \arg_inferred__1/i___27_carry_0\(2),
      I5 => \arg_inferred__2/i__carry__1_0\(4),
      O => \arg_carry__0_i_6_n_0\
    );
\arg_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9300CC006C003C00"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(2),
      I1 => \arg_inferred__2/i__carry__1_0\(5),
      I2 => \arg_inferred__2/i__carry__1_0\(4),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => \arg_inferred__1/i___27_carry_0\(2),
      I5 => \arg_inferred__2/i__carry__1_0\(3),
      O => \arg_carry__0_i_7_n_0\
    );
\arg_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9300CC006C003C00"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__2/i__carry__1_0\(4),
      I2 => \arg_inferred__2/i__carry__1_0\(3),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => \arg_inferred__1/i___27_carry_0\(2),
      I5 => \arg_inferred__2/i__carry__1_0\(2),
      O => \arg_carry__0_i_8_n_0\
    );
\arg_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__0_n_0\,
      CO(3) => \NLW_arg_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg_carry__1_n_1\,
      CO(1) => \NLW_arg_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \arg_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \arg_carry__1_i_1_n_0\,
      DI(0) => \arg_carry__1_i_2_n_0\,
      O(3 downto 2) => \NLW_arg_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_carry__1_n_6\,
      O(0) => \arg_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \arg_carry__1_i_3_n_0\,
      S(0) => \arg_carry__1_i_4_n_0\
    );
\arg_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(6),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      O => \arg_carry__1_i_1_n_0\
    );
\arg_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B080"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(5),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__2/i__carry__1_0\(6),
      I4 => \arg_inferred__2/i__carry__1_0\(7),
      O => \arg_carry__1_i_2_n_0\
    );
\arg_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FFF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(6),
      I1 => \arg_inferred__2/i__carry__1_0\(7),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__1/i___27_carry_0\(2),
      O => \arg_carry__1_i_3_n_0\
    );
\arg_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C87FFFF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(5),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__2/i__carry__1_0\(6),
      I3 => \arg_inferred__2/i__carry__1_0\(7),
      I4 => \arg_inferred__1/i___27_carry_0\(0),
      O => \arg_carry__1_i_4_n_0\
    );
arg_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4070B080"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__2/i__carry__1_0\(2),
      I4 => \arg_inferred__2/i__carry__1_0\(3),
      O => arg_carry_i_1_n_0
    );
arg_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0A0"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__2/i__carry__1_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__1/i___27_carry_0\(2),
      O => arg_carry_i_2_n_0
    );
arg_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(0),
      I1 => \arg_inferred__2/i__carry__1_0\(1),
      O => arg_carry_i_3_n_0
    );
arg_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4070B080"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__2/i__carry__1_0\(2),
      I4 => \arg_inferred__2/i__carry__1_0\(3),
      O => arg_carry_i_4_n_0
    );
arg_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"27D80000"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(2),
      I1 => \arg_inferred__2/i__carry__1_0\(0),
      I2 => \arg_inferred__2/i__carry__1_0\(1),
      I3 => \arg_inferred__2/i__carry__1_0\(2),
      I4 => \arg_inferred__1/i___27_carry_0\(0),
      O => arg_carry_i_5_n_0
    );
arg_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90A0"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__2/i__carry__1_0\(0),
      O => arg_carry_i_6_n_0
    );
arg_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(0),
      I1 => \arg_inferred__2/i__carry__1_0\(0),
      O => arg_carry_i_7_n_0
    );
\arg_inferred__0/i___27_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i___27_carry_n_0\,
      CO(2) => \arg_inferred__0/i___27_carry_n_1\,
      CO(1) => \arg_inferred__0/i___27_carry_n_2\,
      CO(0) => \arg_inferred__0/i___27_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___27_carry_i_1__1_n_0\,
      DI(2) => \i__carry_i_2__0_n_0\,
      DI(1) => \i___27_carry_i_2__0_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__0/i___27_carry_n_4\,
      O(2) => \arg_inferred__0/i___27_carry_n_5\,
      O(1) => \arg_inferred__0/i___27_carry_n_6\,
      O(0) => \arg_inferred__0/i___27_carry_n_7\,
      S(3) => \i___27_carry_i_3__0_n_0\,
      S(2) => \i___27_carry_i_4__0_n_0\,
      S(1) => \i___27_carry_i_5_n_0\,
      S(0) => \i___27_carry_i_6__0_n_0\
    );
\arg_inferred__0/i___27_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i___27_carry_n_0\,
      CO(3) => \arg_inferred__0/i___27_carry__0_n_0\,
      CO(2) => \arg_inferred__0/i___27_carry__0_n_1\,
      CO(1) => \arg_inferred__0/i___27_carry__0_n_2\,
      CO(0) => \arg_inferred__0/i___27_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___27_carry__0_i_1__1_n_0\,
      DI(2) => \i___27_carry__0_i_2__1_n_0\,
      DI(1) => \i___27_carry__0_i_3__1_n_0\,
      DI(0) => \i___27_carry__0_i_4__1_n_0\,
      O(3) => \arg_inferred__0/i___27_carry__0_n_4\,
      O(2) => \arg_inferred__0/i___27_carry__0_n_5\,
      O(1) => \arg_inferred__0/i___27_carry__0_n_6\,
      O(0) => \arg_inferred__0/i___27_carry__0_n_7\,
      S(3) => \i___27_carry__0_i_5_n_0\,
      S(2) => \i___27_carry__0_i_6_n_0\,
      S(1) => \i___27_carry__0_i_7_n_0\,
      S(0) => \i___27_carry__0_i_8_n_0\
    );
\arg_inferred__0/i___27_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i___27_carry__0_n_0\,
      CO(3) => \NLW_arg_inferred__0/i___27_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg_inferred__0/i___27_carry__1_n_1\,
      CO(1) => \NLW_arg_inferred__0/i___27_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \arg_inferred__0/i___27_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i___27_carry__1_i_1__1_n_0\,
      DI(0) => \i___27_carry__1_i_2__1_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__0/i___27_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__0/i___27_carry__1_n_6\,
      O(0) => \arg_inferred__0/i___27_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i___27_carry__1_i_3_n_0\,
      S(0) => \i___27_carry__1_i_4_n_0\
    );
\arg_inferred__0/i___55_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i___55_carry_n_0\,
      CO(2) => \arg_inferred__0/i___55_carry_n_1\,
      CO(1) => \arg_inferred__0/i___55_carry_n_2\,
      CO(0) => \arg_inferred__0/i___55_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___55_carry_i_1__1_n_0\,
      DI(2) => \i___55_carry_i_2__0_n_0\,
      DI(1) => \i___55_carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__0/i___55_carry_n_4\,
      O(2) => \arg_inferred__0/i___55_carry_n_5\,
      O(1) => \arg_inferred__0/i___55_carry_n_6\,
      O(0) => \arg_inferred__0/i___55_carry_n_7\,
      S(3) => \i___55_carry_i_4_n_0\,
      S(2) => \i___55_carry_i_5_n_0\,
      S(1) => \i___55_carry_i_6_n_0\,
      S(0) => \i___55_carry_i_7__0_n_0\
    );
\arg_inferred__0/i___55_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i___55_carry_n_0\,
      CO(3) => \arg_inferred__0/i___55_carry__0_n_0\,
      CO(2) => \arg_inferred__0/i___55_carry__0_n_1\,
      CO(1) => \arg_inferred__0/i___55_carry__0_n_2\,
      CO(0) => \arg_inferred__0/i___55_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___55_carry__0_i_1__0_n_0\,
      DI(2) => \i___55_carry__0_i_2__0_n_0\,
      DI(1) => \i___55_carry__0_i_3__0_n_0\,
      DI(0) => \i___55_carry__0_i_4__0_n_0\,
      O(3) => \arg_inferred__0/i___55_carry__0_n_4\,
      O(2) => \arg_inferred__0/i___55_carry__0_n_5\,
      O(1) => \arg_inferred__0/i___55_carry__0_n_6\,
      O(0) => \arg_inferred__0/i___55_carry__0_n_7\,
      S(3) => \i___55_carry__0_i_5_n_0\,
      S(2) => \i___55_carry__0_i_6_n_0\,
      S(1) => \i___55_carry__0_i_7_n_0\,
      S(0) => \i___55_carry__0_i_8_n_0\
    );
\arg_inferred__0/i___55_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i___55_carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg_inferred__0/i___55_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__0/i___55_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i___55_carry__1_i_1__0_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__0/i___55_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__0/i___55_carry__1_n_6\,
      O(0) => \arg_inferred__0/i___55_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \i___55_carry__1_i_2_n_0\
    );
\arg_inferred__0/i___81_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i___81_carry_n_0\,
      CO(2) => \arg_inferred__0/i___81_carry_n_1\,
      CO(1) => \arg_inferred__0/i___81_carry_n_2\,
      CO(0) => \arg_inferred__0/i___81_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___81_carry_i_1_n_0\,
      DI(2) => \i___81_carry_i_2_n_0\,
      DI(1) => \i___81_carry_i_3_n_0\,
      DI(0) => \i___81_carry_i_4_n_0\,
      O(3) => \arg_inferred__0/i___81_carry_n_4\,
      O(2) => \arg_inferred__0/i___81_carry_n_5\,
      O(1) => p_0_in10_in,
      O(0) => \arg_inferred__0/i___81_carry_n_7\,
      S(3) => \i___81_carry_i_5_n_0\,
      S(2) => \i___81_carry_i_6_n_0\,
      S(1) => \i___81_carry_i_7_n_0\,
      S(0) => \i___81_carry_i_8_n_0\
    );
\arg_inferred__0/i___81_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i___81_carry_n_0\,
      CO(3) => \arg_inferred__0/i___81_carry__0_n_0\,
      CO(2) => \arg_inferred__0/i___81_carry__0_n_1\,
      CO(1) => \arg_inferred__0/i___81_carry__0_n_2\,
      CO(0) => \arg_inferred__0/i___81_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___81_carry__0_i_1_n_0\,
      DI(2) => \i___81_carry__0_i_2_n_0\,
      DI(1) => \i___81_carry__0_i_3_n_0\,
      DI(0) => \i___81_carry__0_i_4_n_0\,
      O(3) => \arg_inferred__0/i___81_carry__0_n_4\,
      O(2) => \arg_inferred__0/i___81_carry__0_n_5\,
      O(1) => \arg_inferred__0/i___81_carry__0_n_6\,
      O(0) => \arg_inferred__0/i___81_carry__0_n_7\,
      S(3) => \i___81_carry__0_i_5_n_0\,
      S(2) => \i___81_carry__0_i_6_n_0\,
      S(1) => \i___81_carry__0_i_7_n_0\,
      S(0) => \i___81_carry__0_i_8_n_0\
    );
\arg_inferred__0/i___81_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i___81_carry__0_n_0\,
      CO(3) => \NLW_arg_inferred__0/i___81_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg_inferred__0/i___81_carry__1_n_1\,
      CO(1) => \arg_inferred__0/i___81_carry__1_n_2\,
      CO(0) => \arg_inferred__0/i___81_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \arg_inferred__0/i___55_carry__1_n_7\,
      DI(1) => \i___81_carry__1_i_1_n_0\,
      DI(0) => \i___81_carry__1_i_2_n_0\,
      O(3) => \arg_inferred__0/i___81_carry__1_n_4\,
      O(2) => \arg_inferred__0/i___81_carry__1_n_5\,
      O(1) => \arg_inferred__0/i___81_carry__1_n_6\,
      O(0) => \arg_inferred__0/i___81_carry__1_n_7\,
      S(3) => \arg_inferred__0/i___55_carry__1_n_6\,
      S(2) => \i___81_carry__1_i_3_n_0\,
      S(1) => \i___81_carry__1_i_4_n_0\,
      S(0) => \i___81_carry__1_i_5_n_0\
    );
\arg_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i__carry_n_0\,
      CO(2) => \arg_inferred__0/i__carry_n_1\,
      CO(1) => \arg_inferred__0/i__carry_n_2\,
      CO(0) => \arg_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__2_n_0\,
      DI(2) => \i__carry_i_2__0_n_0\,
      DI(1) => \i__carry_i_3__2_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__0/i__carry_n_4\,
      O(2) => \arg_inferred__0/i__carry_n_5\,
      O(1) => \arg_inferred__0/i__carry_n_6\,
      O(0) => \arg_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_4__0_n_0\,
      S(2) => \i__carry_i_5_n_0\,
      S(1) => \i__carry_i_6_n_0\,
      S(0) => \i__carry_i_7__1_n_0\
    );
\arg_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry_n_0\,
      CO(3) => \arg_inferred__0/i__carry__0_n_0\,
      CO(2) => \arg_inferred__0/i__carry__0_n_1\,
      CO(1) => \arg_inferred__0/i__carry__0_n_2\,
      CO(0) => \arg_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__4_n_0\,
      DI(2) => \i__carry__0_i_2__1_n_0\,
      DI(1) => \i__carry__0_i_3__2_n_0\,
      DI(0) => \i__carry__0_i_4__2_n_0\,
      O(3) => \arg_inferred__0/i__carry__0_n_4\,
      O(2) => \arg_inferred__0/i__carry__0_n_5\,
      O(1) => \arg_inferred__0/i__carry__0_n_6\,
      O(0) => \arg_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_5__0_n_0\,
      S(2) => \i__carry__0_i_6_n_0\,
      S(1) => \i__carry__0_i_7_n_0\,
      S(0) => \i__carry__0_i_8_n_0\
    );
\arg_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_arg_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg_inferred__0/i__carry__1_n_1\,
      CO(1) => \NLW_arg_inferred__0/i__carry__1_CO_UNCONNECTED\(1),
      CO(0) => \arg_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry__1_i_1_n_0\,
      DI(0) => \i__carry__1_i_2__1_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__0/i__carry__1_n_6\,
      O(0) => \arg_inferred__0/i__carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i__carry__1_i_3_n_0\,
      S(0) => \i__carry__1_i_4_n_0\
    );
\arg_inferred__1/i___27_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i___27_carry_n_0\,
      CO(2) => \arg_inferred__1/i___27_carry_n_1\,
      CO(1) => \arg_inferred__1/i___27_carry_n_2\,
      CO(0) => \arg_inferred__1/i___27_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___27_carry_i_1_n_0\,
      DI(2) => \i___27_carry_i_2__1_n_0\,
      DI(1) => \i___27_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__1/i___27_carry_n_4\,
      O(2) => \arg_inferred__1/i___27_carry_n_5\,
      O(1) => \arg_inferred__1/i___27_carry_n_6\,
      O(0) => \arg_inferred__1/i___27_carry_n_7\,
      S(3) => \i___27_carry_i_4_n_0\,
      S(2) => \i___27_carry_i_5__0_n_0\,
      S(1) => \i___27_carry_i_6__1_n_0\,
      S(0) => \i___27_carry_i_7_n_0\
    );
\arg_inferred__1/i___27_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i___27_carry_n_0\,
      CO(3) => \arg_inferred__1/i___27_carry__0_n_0\,
      CO(2) => \arg_inferred__1/i___27_carry__0_n_1\,
      CO(1) => \arg_inferred__1/i___27_carry__0_n_2\,
      CO(0) => \arg_inferred__1/i___27_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___27_carry__0_i_1_n_0\,
      DI(2) => \i___27_carry__0_i_2_n_0\,
      DI(1) => \i___27_carry__0_i_3_n_0\,
      DI(0) => \i___27_carry__0_i_4_n_0\,
      O(3) => \arg_inferred__1/i___27_carry__0_n_4\,
      O(2) => \arg_inferred__1/i___27_carry__0_n_5\,
      O(1) => \arg_inferred__1/i___27_carry__0_n_6\,
      O(0) => \arg_inferred__1/i___27_carry__0_n_7\,
      S(3) => \i___27_carry__0_i_5__0_n_0\,
      S(2) => \i___27_carry__0_i_6__0_n_0\,
      S(1) => \i___27_carry__0_i_7__0_n_0\,
      S(0) => \i___27_carry__0_i_8__0_n_0\
    );
\arg_inferred__1/i___27_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i___27_carry__0_n_0\,
      CO(3) => \NLW_arg_inferred__1/i___27_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg_inferred__1/i___27_carry__1_n_1\,
      CO(1) => \NLW_arg_inferred__1/i___27_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \arg_inferred__1/i___27_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i___27_carry__1_i_1_n_0\,
      DI(0) => \i___27_carry__1_i_2_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__1/i___27_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__1/i___27_carry__1_n_6\,
      O(0) => \arg_inferred__1/i___27_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i___27_carry__1_i_3__0_n_0\,
      S(0) => \i___27_carry__1_i_4__0_n_0\
    );
\arg_inferred__1/i___55_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i___55_carry_n_0\,
      CO(2) => \arg_inferred__1/i___55_carry_n_1\,
      CO(1) => \arg_inferred__1/i___55_carry_n_2\,
      CO(0) => \arg_inferred__1/i___55_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___55_carry_i_1_n_0\,
      DI(2) => \i___55_carry_i_2__1_n_0\,
      DI(1) => \i___55_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__1/i___55_carry_n_4\,
      O(2) => \arg_inferred__1/i___55_carry_n_5\,
      O(1) => \arg_inferred__1/i___55_carry_n_6\,
      O(0) => \arg_inferred__1/i___55_carry_n_7\,
      S(3) => \i___55_carry_i_4__0_n_0\,
      S(2) => \i___55_carry_i_5__0_n_0\,
      S(1) => \i___55_carry_i_6__0_n_0\,
      S(0) => \i___55_carry_i_7__1_n_0\
    );
\arg_inferred__1/i___55_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i___55_carry_n_0\,
      CO(3) => \arg_inferred__1/i___55_carry__0_n_0\,
      CO(2) => \arg_inferred__1/i___55_carry__0_n_1\,
      CO(1) => \arg_inferred__1/i___55_carry__0_n_2\,
      CO(0) => \arg_inferred__1/i___55_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___55_carry__0_i_1__1_n_0\,
      DI(2) => \i___55_carry__0_i_2__1_n_0\,
      DI(1) => \i___55_carry__0_i_3__1_n_0\,
      DI(0) => \i___55_carry__0_i_4__1_n_0\,
      O(3) => \arg_inferred__1/i___55_carry__0_n_4\,
      O(2) => \arg_inferred__1/i___55_carry__0_n_5\,
      O(1) => \arg_inferred__1/i___55_carry__0_n_6\,
      O(0) => \arg_inferred__1/i___55_carry__0_n_7\,
      S(3) => \i___55_carry__0_i_5__0_n_0\,
      S(2) => \i___55_carry__0_i_6__0_n_0\,
      S(1) => \i___55_carry__0_i_7__0_n_0\,
      S(0) => \i___55_carry__0_i_8__0_n_0\
    );
\arg_inferred__1/i___55_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i___55_carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg_inferred__1/i___55_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__1/i___55_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i___55_carry__1_i_1__1_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__1/i___55_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__1/i___55_carry__1_n_6\,
      O(0) => \arg_inferred__1/i___55_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \i___55_carry__1_i_2__0_n_0\
    );
\arg_inferred__1/i___81_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i___81_carry_n_0\,
      CO(2) => \arg_inferred__1/i___81_carry_n_1\,
      CO(1) => \arg_inferred__1/i___81_carry_n_2\,
      CO(0) => \arg_inferred__1/i___81_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___81_carry_i_1__0_n_0\,
      DI(2) => \i___81_carry_i_2__0_n_0\,
      DI(1) => \i___81_carry_i_3__0_n_0\,
      DI(0) => \i___81_carry_i_4__0_n_0\,
      O(3) => \arg_inferred__1/i___81_carry_n_4\,
      O(2) => \arg_inferred__1/i___81_carry_n_5\,
      O(1) => p_0_in5_in,
      O(0) => \arg_inferred__1/i___81_carry_n_7\,
      S(3) => \i___81_carry_i_5__0_n_0\,
      S(2) => \i___81_carry_i_6__0_n_0\,
      S(1) => \i___81_carry_i_7__0_n_0\,
      S(0) => \i___81_carry_i_8__0_n_0\
    );
\arg_inferred__1/i___81_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i___81_carry_n_0\,
      CO(3) => \arg_inferred__1/i___81_carry__0_n_0\,
      CO(2) => \arg_inferred__1/i___81_carry__0_n_1\,
      CO(1) => \arg_inferred__1/i___81_carry__0_n_2\,
      CO(0) => \arg_inferred__1/i___81_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___81_carry__0_i_1__0_n_0\,
      DI(2) => \i___81_carry__0_i_2__0_n_0\,
      DI(1) => \i___81_carry__0_i_3__0_n_0\,
      DI(0) => \i___81_carry__0_i_4__0_n_0\,
      O(3) => \arg_inferred__1/i___81_carry__0_n_4\,
      O(2) => \arg_inferred__1/i___81_carry__0_n_5\,
      O(1) => \arg_inferred__1/i___81_carry__0_n_6\,
      O(0) => \arg_inferred__1/i___81_carry__0_n_7\,
      S(3) => \i___81_carry__0_i_5__0_n_0\,
      S(2) => \i___81_carry__0_i_6__0_n_0\,
      S(1) => \i___81_carry__0_i_7__0_n_0\,
      S(0) => \i___81_carry__0_i_8__0_n_0\
    );
\arg_inferred__1/i___81_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i___81_carry__0_n_0\,
      CO(3) => \NLW_arg_inferred__1/i___81_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg_inferred__1/i___81_carry__1_n_1\,
      CO(1) => \arg_inferred__1/i___81_carry__1_n_2\,
      CO(0) => \arg_inferred__1/i___81_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \arg_inferred__1/i___55_carry__1_n_7\,
      DI(1) => \i___81_carry__1_i_1__0_n_0\,
      DI(0) => \i___81_carry__1_i_2__0_n_0\,
      O(3) => \arg_inferred__1/i___81_carry__1_n_4\,
      O(2) => \arg_inferred__1/i___81_carry__1_n_5\,
      O(1) => \arg_inferred__1/i___81_carry__1_n_6\,
      O(0) => \arg_inferred__1/i___81_carry__1_n_7\,
      S(3) => \arg_inferred__1/i___55_carry__1_n_6\,
      S(2) => \i___81_carry__1_i_3__0_n_0\,
      S(1) => \i___81_carry__1_i_4__0_n_0\,
      S(0) => \i___81_carry__1_i_5__0_n_0\
    );
\arg_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i__carry_n_0\,
      CO(2) => \arg_inferred__1/i__carry_n_1\,
      CO(1) => \arg_inferred__1/i__carry_n_2\,
      CO(0) => \arg_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__0_n_0\,
      DI(2) => \i__carry_i_2__2_n_0\,
      DI(1) => \i__carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__1/i__carry_n_4\,
      O(2) => \arg_inferred__1/i__carry_n_5\,
      O(1) => \arg_inferred__1/i__carry_n_6\,
      O(0) => \NLW_arg_inferred__1/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_4__1_n_0\,
      S(2) => \i__carry_i_5__0_n_0\,
      S(1) => \i__carry_i_6__0_n_0\,
      S(0) => \i__carry_i_7_n_0\
    );
\arg_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry_n_0\,
      CO(3) => \arg_inferred__1/i__carry__0_n_0\,
      CO(2) => \arg_inferred__1/i__carry__0_n_1\,
      CO(1) => \arg_inferred__1/i__carry__0_n_2\,
      CO(0) => \arg_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__2_n_0\,
      DI(2) => \i__carry__0_i_2_n_0\,
      DI(1) => \i__carry__0_i_3__0_n_0\,
      DI(0) => \i__carry__0_i_4__0_n_0\,
      O(3) => \arg_inferred__1/i__carry__0_n_4\,
      O(2) => \arg_inferred__1/i__carry__0_n_5\,
      O(1) => \arg_inferred__1/i__carry__0_n_6\,
      O(0) => \arg_inferred__1/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_5__1_n_0\,
      S(2) => \i__carry__0_i_6__0_n_0\,
      S(1) => \i__carry__0_i_7__0_n_0\,
      S(0) => \i__carry__0_i_8__0_n_0\
    );
\arg_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__0_n_0\,
      CO(3) => \NLW_arg_inferred__1/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg_inferred__1/i__carry__1_n_1\,
      CO(1) => \NLW_arg_inferred__1/i__carry__1_CO_UNCONNECTED\(1),
      CO(0) => \arg_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry__1_i_1__0_n_0\,
      DI(0) => \i__carry__1_i_2_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__1/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__1/i__carry__1_n_6\,
      O(0) => \arg_inferred__1/i__carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i__carry__1_i_3__0_n_0\,
      S(0) => \i__carry__1_i_4__0_n_0\
    );
\arg_inferred__2/i___27_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__2/i___27_carry_n_0\,
      CO(2) => \arg_inferred__2/i___27_carry_n_1\,
      CO(1) => \arg_inferred__2/i___27_carry_n_2\,
      CO(0) => \arg_inferred__2/i___27_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___27_carry_i_1__0_n_0\,
      DI(2) => \i__carry_i_2__1_n_0\,
      DI(1) => \i___27_carry_i_2_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__2/i___27_carry_n_4\,
      O(2) => \arg_inferred__2/i___27_carry_n_5\,
      O(1) => \arg_inferred__2/i___27_carry_n_6\,
      O(0) => \arg_inferred__2/i___27_carry_n_7\,
      S(3) => \i___27_carry_i_3__1_n_0\,
      S(2) => \i___27_carry_i_4__1_n_0\,
      S(1) => \i___27_carry_i_5__1_n_0\,
      S(0) => \i___27_carry_i_6_n_0\
    );
\arg_inferred__2/i___27_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i___27_carry_n_0\,
      CO(3) => \arg_inferred__2/i___27_carry__0_n_0\,
      CO(2) => \arg_inferred__2/i___27_carry__0_n_1\,
      CO(1) => \arg_inferred__2/i___27_carry__0_n_2\,
      CO(0) => \arg_inferred__2/i___27_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___27_carry__0_i_1__0_n_0\,
      DI(2) => \i___27_carry__0_i_2__0_n_0\,
      DI(1) => \i___27_carry__0_i_3__0_n_0\,
      DI(0) => \i___27_carry__0_i_4__0_n_0\,
      O(3) => \arg_inferred__2/i___27_carry__0_n_4\,
      O(2) => \arg_inferred__2/i___27_carry__0_n_5\,
      O(1) => \arg_inferred__2/i___27_carry__0_n_6\,
      O(0) => \arg_inferred__2/i___27_carry__0_n_7\,
      S(3) => \i___27_carry__0_i_5__1_n_0\,
      S(2) => \i___27_carry__0_i_6__1_n_0\,
      S(1) => \i___27_carry__0_i_7__1_n_0\,
      S(0) => \i___27_carry__0_i_8__1_n_0\
    );
\arg_inferred__2/i___27_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i___27_carry__0_n_0\,
      CO(3) => \NLW_arg_inferred__2/i___27_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg_inferred__2/i___27_carry__1_n_1\,
      CO(1) => \NLW_arg_inferred__2/i___27_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \arg_inferred__2/i___27_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i___27_carry__1_i_1__0_n_0\,
      DI(0) => \i___27_carry__1_i_2__0_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__2/i___27_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__2/i___27_carry__1_n_6\,
      O(0) => \arg_inferred__2/i___27_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i___27_carry__1_i_3__1_n_0\,
      S(0) => \i___27_carry__1_i_4__1_n_0\
    );
\arg_inferred__2/i___55_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__2/i___55_carry_n_0\,
      CO(2) => \arg_inferred__2/i___55_carry_n_1\,
      CO(1) => \arg_inferred__2/i___55_carry_n_2\,
      CO(0) => \arg_inferred__2/i___55_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___55_carry_i_1__0_n_0\,
      DI(2) => \i___55_carry_i_2_n_0\,
      DI(1) => \i___55_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__2/i___55_carry_n_4\,
      O(2) => \arg_inferred__2/i___55_carry_n_5\,
      O(1) => \arg_inferred__2/i___55_carry_n_6\,
      O(0) => \arg_inferred__2/i___55_carry_n_7\,
      S(3) => \i___55_carry_i_4__1_n_0\,
      S(2) => \i___55_carry_i_5__1_n_0\,
      S(1) => \i___55_carry_i_6__1_n_0\,
      S(0) => \i___55_carry_i_7_n_0\
    );
\arg_inferred__2/i___55_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i___55_carry_n_0\,
      CO(3) => \arg_inferred__2/i___55_carry__0_n_0\,
      CO(2) => \arg_inferred__2/i___55_carry__0_n_1\,
      CO(1) => \arg_inferred__2/i___55_carry__0_n_2\,
      CO(0) => \arg_inferred__2/i___55_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___55_carry__0_i_1_n_0\,
      DI(2) => \i___55_carry__0_i_2_n_0\,
      DI(1) => \i___55_carry__0_i_3_n_0\,
      DI(0) => \i___55_carry__0_i_4_n_0\,
      O(3) => \arg_inferred__2/i___55_carry__0_n_4\,
      O(2) => \arg_inferred__2/i___55_carry__0_n_5\,
      O(1) => \arg_inferred__2/i___55_carry__0_n_6\,
      O(0) => \arg_inferred__2/i___55_carry__0_n_7\,
      S(3) => \i___55_carry__0_i_5__1_n_0\,
      S(2) => \i___55_carry__0_i_6__1_n_0\,
      S(1) => \i___55_carry__0_i_7__1_n_0\,
      S(0) => \i___55_carry__0_i_8__1_n_0\
    );
\arg_inferred__2/i___55_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i___55_carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg_inferred__2/i___55_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__2/i___55_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i___55_carry__1_i_1_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__2/i___55_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__2/i___55_carry__1_n_6\,
      O(0) => \arg_inferred__2/i___55_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \i___55_carry__1_i_2__1_n_0\
    );
\arg_inferred__2/i___81_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__2/i___81_carry_n_0\,
      CO(2) => \arg_inferred__2/i___81_carry_n_1\,
      CO(1) => \arg_inferred__2/i___81_carry_n_2\,
      CO(0) => \arg_inferred__2/i___81_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___81_carry_i_1__1_n_0\,
      DI(2) => \i___81_carry_i_2__1_n_0\,
      DI(1) => \i___81_carry_i_3__1_n_0\,
      DI(0) => \i___81_carry_i_4__1_n_0\,
      O(3) => \arg_inferred__2/i___81_carry_n_4\,
      O(2) => \arg_inferred__2/i___81_carry_n_5\,
      O(1) => p_0_in1_in,
      O(0) => \arg_inferred__2/i___81_carry_n_7\,
      S(3) => \i___81_carry_i_5__1_n_0\,
      S(2) => \i___81_carry_i_6__1_n_0\,
      S(1) => \i___81_carry_i_7__1_n_0\,
      S(0) => \i___81_carry_i_8__1_n_0\
    );
\arg_inferred__2/i___81_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i___81_carry_n_0\,
      CO(3) => \arg_inferred__2/i___81_carry__0_n_0\,
      CO(2) => \arg_inferred__2/i___81_carry__0_n_1\,
      CO(1) => \arg_inferred__2/i___81_carry__0_n_2\,
      CO(0) => \arg_inferred__2/i___81_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___81_carry__0_i_1__1_n_0\,
      DI(2) => \i___81_carry__0_i_2__1_n_0\,
      DI(1) => \i___81_carry__0_i_3__1_n_0\,
      DI(0) => \i___81_carry__0_i_4__1_n_0\,
      O(3) => \arg_inferred__2/i___81_carry__0_n_4\,
      O(2) => \arg_inferred__2/i___81_carry__0_n_5\,
      O(1) => \arg_inferred__2/i___81_carry__0_n_6\,
      O(0) => \arg_inferred__2/i___81_carry__0_n_7\,
      S(3) => \i___81_carry__0_i_5__1_n_0\,
      S(2) => \i___81_carry__0_i_6__1_n_0\,
      S(1) => \i___81_carry__0_i_7__1_n_0\,
      S(0) => \i___81_carry__0_i_8__1_n_0\
    );
\arg_inferred__2/i___81_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i___81_carry__0_n_0\,
      CO(3) => \NLW_arg_inferred__2/i___81_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg_inferred__2/i___81_carry__1_n_1\,
      CO(1) => \arg_inferred__2/i___81_carry__1_n_2\,
      CO(0) => \arg_inferred__2/i___81_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \arg_inferred__2/i___55_carry__1_n_7\,
      DI(1) => \i___81_carry__1_i_1__1_n_0\,
      DI(0) => \i___81_carry__1_i_2__1_n_0\,
      O(3) => \arg_inferred__2/i___81_carry__1_n_4\,
      O(2) => \arg_inferred__2/i___81_carry__1_n_5\,
      O(1) => \arg_inferred__2/i___81_carry__1_n_6\,
      O(0) => \arg_inferred__2/i___81_carry__1_n_7\,
      S(3) => \arg_inferred__2/i___55_carry__1_n_6\,
      S(2) => \i___81_carry__1_i_3__1_n_0\,
      S(1) => \i___81_carry__1_i_4__1_n_0\,
      S(0) => \i___81_carry__1_i_5__1_n_0\
    );
\arg_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__2/i__carry_n_0\,
      CO(2) => \arg_inferred__2/i__carry_n_1\,
      CO(1) => \arg_inferred__2/i__carry_n_2\,
      CO(0) => \arg_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__1_n_0\,
      DI(2) => \i__carry_i_2__1_n_0\,
      DI(1) => \i__carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__2/i__carry_n_4\,
      O(2) => \arg_inferred__2/i__carry_n_5\,
      O(1) => \arg_inferred__2/i__carry_n_6\,
      O(0) => \NLW_arg_inferred__2/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_4__2_n_0\,
      S(2) => \i__carry_i_5__1_n_0\,
      S(1) => \i__carry_i_6__1_n_0\,
      S(0) => \i__carry_i_7__0_n_0\
    );
\arg_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry_n_0\,
      CO(3) => \arg_inferred__2/i__carry__0_n_0\,
      CO(2) => \arg_inferred__2/i__carry__0_n_1\,
      CO(1) => \arg_inferred__2/i__carry__0_n_2\,
      CO(0) => \arg_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__3_n_0\,
      DI(2) => \i__carry__0_i_2__0_n_0\,
      DI(1) => \i__carry__0_i_3__1_n_0\,
      DI(0) => \i__carry__0_i_4__1_n_0\,
      O(3) => \arg_inferred__2/i__carry__0_n_4\,
      O(2) => \arg_inferred__2/i__carry__0_n_5\,
      O(1) => \arg_inferred__2/i__carry__0_n_6\,
      O(0) => \arg_inferred__2/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_5__2_n_0\,
      S(2) => \i__carry__0_i_6__1_n_0\,
      S(1) => \i__carry__0_i_7__1_n_0\,
      S(0) => \i__carry__0_i_8__1_n_0\
    );
\arg_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__0_n_0\,
      CO(3) => \NLW_arg_inferred__2/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg_inferred__2/i__carry__1_n_1\,
      CO(1) => \NLW_arg_inferred__2/i__carry__1_CO_UNCONNECTED\(1),
      CO(0) => \arg_inferred__2/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry__1_i_1__1_n_0\,
      DI(0) => \i__carry__1_i_2__0_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__2/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__2/i__carry__1_n_6\,
      O(0) => \arg_inferred__2/i__carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i__carry__1_i_3__1_n_0\,
      S(0) => \i__carry__1_i_4__1_n_0\
    );
\arg_inferred__3/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__3/i__carry_n_0\,
      CO(2) => \arg_inferred__3/i__carry_n_1\,
      CO(1) => \arg_inferred__3/i__carry_n_2\,
      CO(0) => \arg_inferred__3/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Re_Re(3 downto 0),
      O(3) => \arg_inferred__3/i__carry_n_4\,
      O(2) => \arg_inferred__3/i__carry_n_5\,
      O(1) => \arg_inferred__3/i__carry_n_6\,
      O(0) => \arg_inferred__3/i__carry_n_7\,
      S(3) => \i__carry_i_1__18_n_0\,
      S(2) => \i__carry_i_2__18_n_0\,
      S(1) => \i__carry_i_3__18_n_0\,
      S(0) => \i__carry_i_4__18_n_0\
    );
\arg_inferred__3/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__3/i__carry_n_0\,
      CO(3) => \arg_inferred__3/i__carry__0_n_0\,
      CO(2) => \arg_inferred__3/i__carry__0_n_1\,
      CO(1) => \arg_inferred__3/i__carry__0_n_2\,
      CO(0) => \arg_inferred__3/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => Im_Im(7),
      DI(2 downto 0) => Re_Re(6 downto 4),
      O(3) => \arg_inferred__3/i__carry__0_n_4\,
      O(2) => \arg_inferred__3/i__carry__0_n_5\,
      O(1) => \arg_inferred__3/i__carry__0_n_6\,
      O(0) => \arg_inferred__3/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__19_n_0\,
      S(2) => \i__carry__0_i_2__19_n_0\,
      S(1) => \i__carry__0_i_3__21_n_0\,
      S(0) => \i__carry__0_i_4__21_n_0\
    );
\arg_inferred__4/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__4/i__carry_n_0\,
      CO(2) => \arg_inferred__4/i__carry_n_1\,
      CO(1) => \arg_inferred__4/i__carry_n_2\,
      CO(0) => \arg_inferred__4/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Im_Re(3 downto 0),
      O(3) => \arg_inferred__4/i__carry_n_4\,
      O(2) => \arg_inferred__4/i__carry_n_5\,
      O(1) => \arg_inferred__4/i__carry_n_6\,
      O(0) => \arg_inferred__4/i__carry_n_7\,
      S(3) => \i__carry_i_1__3_n_0\,
      S(2) => \i__carry_i_2__3_n_0\,
      S(1) => \i__carry_i_3__3_n_0\,
      S(0) => \i__carry_i_4__3_n_0\
    );
\arg_inferred__4/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__4/i__carry_n_0\,
      CO(3) => \arg_inferred__4/i__carry__0_n_0\,
      CO(2) => \arg_inferred__4/i__carry__0_n_1\,
      CO(1) => \arg_inferred__4/i__carry__0_n_2\,
      CO(0) => \arg_inferred__4/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__5_n_0\,
      DI(2 downto 0) => Im_Re(6 downto 4),
      O(3) => \arg_inferred__4/i__carry__0_n_4\,
      O(2) => \arg_inferred__4/i__carry__0_n_5\,
      O(1) => \arg_inferred__4/i__carry__0_n_6\,
      O(0) => \arg_inferred__4/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_2__18_n_0\,
      S(2) => \i__carry__0_i_3__3_n_0\,
      S(1) => \i__carry__0_i_4__3_n_0\,
      S(0) => \i__carry__0_i_5__3_n_0\
    );
\data_out_ppF[0][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__0_n_3\,
      I2 => \arg_inferred__3/i__carry_n_7\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(0),
      O => D(0)
    );
\data_out_ppF[0][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__0_n_3\,
      I2 => \arg_inferred__3/i__carry_n_6\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(1),
      O => D(1)
    );
\data_out_ppF[0][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__0_n_3\,
      I2 => \arg_inferred__3/i__carry_n_5\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(2),
      O => D(2)
    );
\data_out_ppF[0][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__0_n_3\,
      I2 => \arg_inferred__3/i__carry_n_4\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(3),
      O => D(3)
    );
\data_out_ppF[0][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__0_n_3\,
      I2 => \arg_inferred__3/i__carry__0_n_7\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(4),
      O => D(4)
    );
\data_out_ppF[0][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__0_n_3\,
      I2 => \arg_inferred__3/i__carry__0_n_6\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(5),
      O => D(5)
    );
\data_out_ppF[0][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2__0_n_3\,
      I2 => \arg_inferred__3/i__carry__0_n_5\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(6),
      O => D(6)
    );
\data_out_ppF[0][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \data_out_ppF_reg[0][7]_i_2__0_n_3\,
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][7]\(7),
      O => D(7)
    );
\data_out_ppF[1][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2__0_n_3\,
      I2 => \arg_inferred__4/i__carry_n_7\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(0),
      O => halfway_ppF_reg(0)
    );
\data_out_ppF[1][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2__0_n_3\,
      I2 => \arg_inferred__4/i__carry_n_6\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(1),
      O => halfway_ppF_reg(1)
    );
\data_out_ppF[1][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2__0_n_3\,
      I2 => \arg_inferred__4/i__carry_n_5\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(2),
      O => halfway_ppF_reg(2)
    );
\data_out_ppF[1][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2__0_n_3\,
      I2 => \arg_inferred__4/i__carry_n_4\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(3),
      O => halfway_ppF_reg(3)
    );
\data_out_ppF[1][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2__0_n_3\,
      I2 => \arg_inferred__4/i__carry__0_n_7\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(4),
      O => halfway_ppF_reg(4)
    );
\data_out_ppF[1][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2__0_n_3\,
      I2 => \arg_inferred__4/i__carry__0_n_6\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(5),
      O => halfway_ppF_reg(5)
    );
\data_out_ppF[1][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2__0_n_3\,
      I2 => \arg_inferred__4/i__carry__0_n_5\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(6),
      O => halfway_ppF_reg(6)
    );
\data_out_ppF[1][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \data_out_ppF_reg[1][7]_i_2__0_n_3\,
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][7]\(7),
      O => halfway_ppF_reg(7)
    );
\data_out_ppF_reg[0][7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__3/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_data_out_ppF_reg[0][7]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_out_ppF_reg[0][7]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_out_ppF_reg[0][7]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_out_ppF_reg[1][7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__4/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_data_out_ppF_reg[1][7]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_out_ppF_reg[1][7]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_out_ppF_reg[1][7]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i___27_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      O => \i___27_carry__0_i_1_n_0\
    );
\i___27_carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000080"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(6),
      I1 => \arg_inferred__2/i__carry__1_0\(4),
      I2 => \arg_inferred__0/i___55_carry__1_1\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_0\,
      O => \i___27_carry__0_i_1__0_n_0\
    );
\i___27_carry__0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000080"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => \arg_inferred__0/i___55_carry__1_1\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_0\,
      O => \i___27_carry__0_i_1__1_n_0\
    );
\i___27_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      O => \i___27_carry__0_i_2_n_0\
    );
\i___27_carry__0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000080"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(5),
      I1 => \arg_inferred__2/i__carry__1_0\(3),
      I2 => \arg_inferred__0/i___55_carry__1_1\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_0\,
      O => \i___27_carry__0_i_2__0_n_0\
    );
\i___27_carry__0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000080"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => \arg_inferred__0/i___55_carry__1_1\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_0\,
      O => \i___27_carry__0_i_2__1_n_0\
    );
\i___27_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      O => \i___27_carry__0_i_3_n_0\
    );
\i___27_carry__0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000080"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(4),
      I1 => \arg_inferred__2/i__carry__1_0\(2),
      I2 => \arg_inferred__0/i___55_carry__1_1\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_0\,
      O => \i___27_carry__0_i_3__0_n_0\
    );
\i___27_carry__0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000080"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \arg_inferred__0/i___55_carry__1_1\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_0\,
      O => \i___27_carry__0_i_3__1_n_0\
    );
\i___27_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      O => \i___27_carry__0_i_4_n_0\
    );
\i___27_carry__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000080"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(3),
      I1 => \arg_inferred__2/i__carry__1_0\(1),
      I2 => \arg_inferred__0/i___55_carry__1_1\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_0\,
      O => \i___27_carry__0_i_4__0_n_0\
    );
\i___27_carry__0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000080"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => \arg_inferred__0/i___55_carry__1_1\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_0\,
      O => \i___27_carry__0_i_4__1_n_0\
    );
\i___27_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4884FFFFF33FFFFF"
    )
        port map (
      I0 => Q(4),
      I1 => \i__carry__0_i_9_n_0\,
      I2 => Q(5),
      I3 => Q(7),
      I4 => \arg_inferred__0/i___55_carry__1_1\,
      I5 => Q(6),
      O => \i___27_carry__0_i_5_n_0\
    );
\i___27_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4884FFFFF33FFFFF"
    )
        port map (
      I0 => Q(4),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \arg_inferred__1/i___27_carry_0\(0),
      I5 => Q(6),
      O => \i___27_carry__0_i_5__0_n_0\
    );
\i___27_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4884FFFFF33FFFFF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(4),
      I1 => \i__carry__0_i_9_n_0\,
      I2 => \arg_inferred__2/i__carry__1_0\(5),
      I3 => \arg_inferred__2/i__carry__1_0\(7),
      I4 => \arg_inferred__0/i___55_carry__1_1\,
      I5 => \arg_inferred__2/i__carry__1_0\(6),
      O => \i___27_carry__0_i_5__1_n_0\
    );
\i___27_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0096003CFF55003C"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(4),
      I3 => \i__carry__0_i_11_n_0\,
      I4 => Q(5),
      I5 => \i__carry__0_i_10_n_0\,
      O => \i___27_carry__0_i_6_n_0\
    );
\i___27_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96FF00003C000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(4),
      I3 => \arg_inferred__1/i___27_carry_0\(2),
      I4 => \arg_inferred__1/i___27_carry_0\(0),
      I5 => Q(5),
      O => \i___27_carry__0_i_6__0_n_0\
    );
\i___27_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0096003CFF55003C"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(3),
      I1 => \arg_inferred__2/i__carry__1_0\(6),
      I2 => \arg_inferred__2/i__carry__1_0\(4),
      I3 => \i__carry__0_i_11_n_0\,
      I4 => \arg_inferred__2/i__carry__1_0\(5),
      I5 => \i__carry__0_i_10_n_0\,
      O => \i___27_carry__0_i_6__1_n_0\
    );
\i___27_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0096003CFF55003C"
    )
        port map (
      I0 => Q(2),
      I1 => Q(5),
      I2 => Q(3),
      I3 => \i__carry__0_i_11_n_0\,
      I4 => Q(4),
      I5 => \i__carry__0_i_10_n_0\,
      O => \i___27_carry__0_i_7_n_0\
    );
\i___27_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96FF00003C000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(5),
      I2 => Q(3),
      I3 => \arg_inferred__1/i___27_carry_0\(2),
      I4 => \arg_inferred__1/i___27_carry_0\(0),
      I5 => Q(4),
      O => \i___27_carry__0_i_7__0_n_0\
    );
\i___27_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0096003CFF55003C"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(2),
      I1 => \arg_inferred__2/i__carry__1_0\(5),
      I2 => \arg_inferred__2/i__carry__1_0\(3),
      I3 => \i__carry__0_i_11_n_0\,
      I4 => \arg_inferred__2/i__carry__1_0\(4),
      I5 => \i__carry__0_i_10_n_0\,
      O => \i___27_carry__0_i_7__1_n_0\
    );
\i___27_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0096003CFF55003C"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(2),
      I3 => \i__carry__0_i_11_n_0\,
      I4 => Q(3),
      I5 => \i__carry__0_i_10_n_0\,
      O => \i___27_carry__0_i_8_n_0\
    );
\i___27_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96FF00003C000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(2),
      I3 => \arg_inferred__1/i___27_carry_0\(2),
      I4 => \arg_inferred__1/i___27_carry_0\(0),
      I5 => Q(3),
      O => \i___27_carry__0_i_8__0_n_0\
    );
\i___27_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0096003CFF55003C"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__2/i__carry__1_0\(4),
      I2 => \arg_inferred__2/i__carry__1_0\(2),
      I3 => \i__carry__0_i_11_n_0\,
      I4 => \arg_inferred__2/i__carry__1_0\(3),
      I5 => \i__carry__0_i_10_n_0\,
      O => \i___27_carry__0_i_8__1_n_0\
    );
\i___27_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(6),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      O => \i___27_carry__1_i_1_n_0\
    );
\i___27_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(6),
      I1 => \arg_inferred__0/i___55_carry__1_1\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_0\,
      O => \i___27_carry__1_i_1__0_n_0\
    );
\i___27_carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => Q(6),
      I1 => \arg_inferred__0/i___55_carry__1_1\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_0\,
      O => \i___27_carry__1_i_1__1_n_0\
    );
\i___27_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808C808"
    )
        port map (
      I0 => Q(6),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => Q(5),
      I4 => Q(7),
      O => \i___27_carry__1_i_2_n_0\
    );
\i___27_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28002800EB002800"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(6),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => \arg_inferred__2/i__carry__1_0\(5),
      I5 => \arg_inferred__2/i__carry__1_0\(7),
      O => \i___27_carry__1_i_2__0_n_0\
    );
\i___27_carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28002800EB002800"
    )
        port map (
      I0 => Q(6),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => Q(5),
      I5 => Q(7),
      O => \i___27_carry__1_i_2__1_n_0\
    );
\i___27_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FF9FFFF"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i___27_carry__1_i_3_n_0\
    );
\i___27_carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FFF"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__1/i___27_carry_0\(2),
      O => \i___27_carry__1_i_3__0_n_0\
    );
\i___27_carry__1_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FF9FFFF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(6),
      I1 => \arg_inferred__2/i__carry__1_0\(7),
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i___27_carry__1_i_3__1_n_0\
    );
\i___27_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3827DFFFFFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => Q(6),
      I4 => Q(7),
      I5 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i___27_carry__1_i_4_n_0\
    );
\i___27_carry__1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C87FFFF"
    )
        port map (
      I0 => Q(5),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \arg_inferred__1/i___27_carry_0\(0),
      O => \i___27_carry__1_i_4__0_n_0\
    );
\i___27_carry__1_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3827DFFFFFFFF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(5),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__2/i__carry__1_0\(6),
      I4 => \arg_inferred__2/i__carry__1_0\(7),
      I5 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i___27_carry__1_i_4__1_n_0\
    );
\i___27_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C8C808"
    )
        port map (
      I0 => Q(2),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => Q(1),
      I4 => Q(3),
      O => \i___27_carry_i_1_n_0\
    );
\i___27_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800EB00EB002800"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(2),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => \arg_inferred__2/i__carry__1_0\(1),
      I5 => \arg_inferred__2/i__carry__1_0\(3),
      O => \i___27_carry_i_1__0_n_0\
    );
\i___27_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800EB00EB002800"
    )
        port map (
      I0 => Q(2),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => Q(1),
      I5 => Q(3),
      O => \i___27_carry_i_1__1_n_0\
    );
\i___27_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__0/i___55_carry__1_1\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_0\,
      O => \i___27_carry_i_2_n_0\
    );
\i___27_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i___55_carry__1_1\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_0\,
      O => \i___27_carry_i_2__0_n_0\
    );
\i___27_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0A0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__1/i___27_carry_0\(2),
      O => \i___27_carry_i_2__1_n_0\
    );
\i___27_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      O => \i___27_carry_i_3_n_0\
    );
\i___27_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800EB00EB002800"
    )
        port map (
      I0 => Q(2),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => Q(1),
      I5 => Q(3),
      O => \i___27_carry_i_3__0_n_0\
    );
\i___27_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800EB00EB002800"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(2),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => \arg_inferred__2/i__carry__1_0\(1),
      I5 => \arg_inferred__2/i__carry__1_0\(3),
      O => \i___27_carry_i_3__1_n_0\
    );
\i___27_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C8C808"
    )
        port map (
      I0 => Q(2),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => Q(1),
      I4 => Q(3),
      O => \i___27_carry_i_4_n_0\
    );
\i___27_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5CC50000ACCA0000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_1\,
      I5 => Q(2),
      O => \i___27_carry_i_4__0_n_0\
    );
\i___27_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5CC50000ACCA0000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(0),
      I1 => \arg_inferred__2/i__carry__1_0\(1),
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_1\,
      I5 => \arg_inferred__2/i__carry__1_0\(2),
      O => \i___27_carry_i_4__1_n_0\
    );
\i___27_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE008200"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => Q(0),
      O => \i___27_carry_i_5_n_0\
    );
\i___27_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__1/i___27_carry_0\(2),
      I4 => Q(2),
      O => \i___27_carry_i_5__0_n_0\
    );
\i___27_carry_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE008200"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => \arg_inferred__2/i__carry__1_0\(0),
      O => \i___27_carry_i_5__1_n_0\
    );
\i___27_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8200"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(0),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i___27_carry_i_6_n_0\
    );
\i___27_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8200"
    )
        port map (
      I0 => Q(0),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i___27_carry_i_6__0_n_0\
    );
\i___27_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => Q(0),
      O => \i___27_carry_i_6__1_n_0\
    );
\i___27_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      O => \i___27_carry_i_7_n_0\
    );
\i___55_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01003900"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_1\,
      I1 => \arg_inferred__1/i___27_carry_0\(1),
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__2/i__carry__1_0\(6),
      I4 => \arg_inferred__2/i__carry__1_0\(5),
      O => \i___55_carry__0_i_1_n_0\
    );
\i___55_carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01003900"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_1\,
      I1 => \arg_inferred__1/i___27_carry_0\(1),
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => Q(6),
      I4 => Q(5),
      O => \i___55_carry__0_i_1__0_n_0\
    );
\i___55_carry__0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002E00"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(1),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => Q(6),
      I4 => Q(5),
      O => \i___55_carry__0_i_1__1_n_0\
    );
\i___55_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01003900"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_1\,
      I1 => \arg_inferred__1/i___27_carry_0\(1),
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__2/i__carry__1_0\(5),
      I4 => \arg_inferred__2/i__carry__1_0\(4),
      O => \i___55_carry__0_i_2_n_0\
    );
\i___55_carry__0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01003900"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_1\,
      I1 => \arg_inferred__1/i___27_carry_0\(1),
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => Q(5),
      I4 => Q(4),
      O => \i___55_carry__0_i_2__0_n_0\
    );
\i___55_carry__0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002E00"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(1),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => Q(5),
      I4 => Q(4),
      O => \i___55_carry__0_i_2__1_n_0\
    );
\i___55_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01003900"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_1\,
      I1 => \arg_inferred__1/i___27_carry_0\(1),
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__2/i__carry__1_0\(4),
      I4 => \arg_inferred__2/i__carry__1_0\(3),
      O => \i___55_carry__0_i_3_n_0\
    );
\i___55_carry__0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01003900"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_1\,
      I1 => \arg_inferred__1/i___27_carry_0\(1),
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => Q(4),
      I4 => Q(3),
      O => \i___55_carry__0_i_3__0_n_0\
    );
\i___55_carry__0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002E00"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(1),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => Q(4),
      I4 => Q(3),
      O => \i___55_carry__0_i_3__1_n_0\
    );
\i___55_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01003900"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_1\,
      I1 => \arg_inferred__1/i___27_carry_0\(1),
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__2/i__carry__1_0\(3),
      I4 => \arg_inferred__2/i__carry__1_0\(2),
      O => \i___55_carry__0_i_4_n_0\
    );
\i___55_carry__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01003900"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_1\,
      I1 => \arg_inferred__1/i___27_carry_0\(1),
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => Q(3),
      I4 => Q(2),
      O => \i___55_carry__0_i_4__0_n_0\
    );
\i___55_carry__0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002E00"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(1),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => Q(3),
      I4 => Q(2),
      O => \i___55_carry__0_i_4__1_n_0\
    );
\i___55_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1404280B3C0F0000"
    )
        port map (
      I0 => Q(5),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => Q(7),
      I5 => Q(6),
      O => \i___55_carry__0_i_5_n_0\
    );
\i___55_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11102E203F300000"
    )
        port map (
      I0 => Q(5),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => Q(7),
      I5 => Q(6),
      O => \i___55_carry__0_i_5__0_n_0\
    );
\i___55_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1404280B3C0F0000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(5),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => \arg_inferred__2/i__carry__1_0\(7),
      I5 => \arg_inferred__2/i__carry__1_0\(6),
      O => \i___55_carry__0_i_5__1_n_0\
    );
\i___55_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAFF30CF75CFFFF"
    )
        port map (
      I0 => Q(4),
      I1 => \arg_inferred__0/i___55_carry__1_1\,
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => Q(5),
      I5 => Q(6),
      O => \i___55_carry__0_i_6_n_0\
    );
\i___55_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFBF033F537FFFF"
    )
        port map (
      I0 => Q(4),
      I1 => \arg_inferred__1/i___27_carry_0\(1),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => Q(5),
      I5 => Q(6),
      O => \i___55_carry__0_i_6__0_n_0\
    );
\i___55_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAFF30CF75CFFFF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(4),
      I1 => \arg_inferred__0/i___55_carry__1_1\,
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__2/i__carry__1_0\(5),
      I5 => \arg_inferred__2/i__carry__1_0\(6),
      O => \i___55_carry__0_i_6__1_n_0\
    );
\i___55_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9393FFFF93FFC3"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_0\,
      I5 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i___55_carry__0_i_7_n_0\
    );
\i___55_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC39393FFFF93FF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => \arg_inferred__1/i___27_carry_0\(2),
      I5 => \arg_inferred__1/i___27_carry_0\(1),
      O => \i___55_carry__0_i_7__0_n_0\
    );
\i___55_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9393FFFF93FFC3"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(3),
      I1 => \arg_inferred__2/i__carry__1_0\(5),
      I2 => \arg_inferred__2/i__carry__1_0\(4),
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_0\,
      I5 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i___55_carry__0_i_7__1_n_0\
    );
\i___55_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAFF30CF75CFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \arg_inferred__0/i___55_carry__1_1\,
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => Q(3),
      I5 => Q(4),
      O => \i___55_carry__0_i_8_n_0\
    );
\i___55_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFBF033F537FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \arg_inferred__1/i___27_carry_0\(1),
      I2 => \arg_inferred__1/i___27_carry_0\(2),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => Q(3),
      I5 => Q(4),
      O => \i___55_carry__0_i_8__0_n_0\
    );
\i___55_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAFF30CF75CFFFF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(2),
      I1 => \arg_inferred__0/i___55_carry__1_1\,
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__2/i__carry__1_0\(3),
      I5 => \arg_inferred__2/i__carry__1_0\(4),
      O => \i___55_carry__0_i_8__1_n_0\
    );
\i___55_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAB57AF"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(1),
      I1 => \arg_inferred__2/i__carry__1_0\(6),
      I2 => \arg_inferred__2/i__carry__1_0\(7),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => \arg_inferred__0/i___55_carry__1_0\,
      O => \i___55_carry__1_i_1_n_0\
    );
\i___55_carry__1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAB57AF"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(1),
      I1 => Q(6),
      I2 => Q(7),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => \arg_inferred__0/i___55_carry__1_0\,
      O => \i___55_carry__1_i_1__0_n_0\
    );
\i___55_carry__1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFF111F"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(1),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \arg_inferred__1/i___27_carry_0\(2),
      O => \i___55_carry__1_i_1__1_n_0\
    );
\i___55_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDDDFF3"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => \arg_inferred__0/i___55_carry__1_1\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_0\,
      O => \i___55_carry__1_i_2_n_0\
    );
\i___55_carry__1_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3FDDDF"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => \arg_inferred__1/i___27_carry_0\(2),
      O => \i___55_carry__1_i_2__0_n_0\
    );
\i___55_carry__1_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDDDFF3"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(6),
      I1 => \arg_inferred__2/i__carry__1_0\(7),
      I2 => \arg_inferred__0/i___55_carry__1_1\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_0\,
      O => \i___55_carry__1_i_2__1_n_0\
    );
\i___55_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFF"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(2),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => Q(1),
      O => \i___55_carry_i_1_n_0\
    );
\i___55_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3FF"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_1\,
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__2/i__carry__1_0\(1),
      O => \i___55_carry_i_1__0_n_0\
    );
\i___55_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3FF"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_1\,
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => Q(1),
      O => \i___55_carry_i_1__1_n_0\
    );
\i___55_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6200"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_0\,
      I1 => \arg_inferred__1/i___27_carry_0\(1),
      I2 => \arg_inferred__0/i___55_carry__1_1\,
      I3 => \arg_inferred__2/i__carry__1_0\(1),
      O => \i___55_carry_i_2_n_0\
    );
\i___55_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6200"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_0\,
      I1 => \arg_inferred__1/i___27_carry_0\(1),
      I2 => \arg_inferred__0/i___55_carry__1_1\,
      I3 => Q(1),
      O => \i___55_carry_i_2__0_n_0\
    );
\i___55_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(2),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => Q(1),
      O => \i___55_carry_i_2__1_n_0\
    );
\i___55_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFF"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(2),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => Q(0),
      O => \i___55_carry_i_3_n_0\
    );
\i___55_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3FF"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_1\,
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__2/i__carry__1_0\(0),
      O => \i___55_carry_i_3__0_n_0\
    );
\i___55_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3FF"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_1\,
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => Q(0),
      O => \i___55_carry_i_3__1_n_0\
    );
\i___55_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00969600009600CC"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_0\,
      I5 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i___55_carry_i_4_n_0\
    );
\i___55_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC969600009600"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => \arg_inferred__1/i___27_carry_0\(2),
      I5 => \arg_inferred__1/i___27_carry_0\(1),
      O => \i___55_carry_i_4__0_n_0\
    );
\i___55_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00969600009600CC"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__2/i__carry__1_0\(3),
      I2 => \arg_inferred__2/i__carry__1_0\(2),
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_0\,
      I5 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i___55_carry_i_4__1_n_0\
    );
\i___55_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"045308A0"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i___55_carry__1_1\,
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => Q(2),
      O => \i___55_carry_i_5_n_0\
    );
\i___55_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C06660"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => \arg_inferred__1/i___27_carry_0\(2),
      O => \i___55_carry_i_5__0_n_0\
    );
\i___55_carry_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"045308A0"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__0/i___55_carry__1_1\,
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__2/i__carry__1_0\(2),
      O => \i___55_carry_i_5__1_n_0\
    );
\i___55_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBACF75F"
    )
        port map (
      I0 => Q(0),
      I1 => \arg_inferred__0/i___55_carry__1_1\,
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => Q(1),
      O => \i___55_carry_i_6_n_0\
    );
\i___55_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3F999F"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => \arg_inferred__1/i___27_carry_0\(2),
      O => \i___55_carry_i_6__0_n_0\
    );
\i___55_carry_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBACF75F"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(0),
      I1 => \arg_inferred__0/i___55_carry__1_1\,
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__2/i__carry__1_0\(1),
      O => \i___55_carry_i_6__1_n_0\
    );
\i___55_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2822"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(0),
      I1 => \arg_inferred__1/i___27_carry_0\(1),
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i___55_carry_i_7_n_0\
    );
\i___55_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2822"
    )
        port map (
      I0 => Q(0),
      I1 => \arg_inferred__1/i___27_carry_0\(1),
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i___55_carry_i_7__0_n_0\
    );
\i___55_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7400"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(2),
      I1 => \arg_inferred__1/i___27_carry_0\(0),
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => Q(0),
      O => \i___55_carry_i_7__1_n_0\
    );
\i___81_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__0_n_7\,
      I1 => \arg_inferred__0/i___27_carry__0_n_4\,
      I2 => \arg_inferred__0/i__carry__1_n_1\,
      O => \i___81_carry__0_i_1_n_0\
    );
\i___81_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__1/i___55_carry__0_n_7\,
      I1 => \arg_inferred__1/i___27_carry__0_n_4\,
      I2 => \arg_inferred__1/i__carry__1_n_1\,
      O => \i___81_carry__0_i_1__0_n_0\
    );
\i___81_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__2/i___55_carry__0_n_7\,
      I1 => \arg_inferred__2/i___27_carry__0_n_4\,
      I2 => \arg_inferred__2/i__carry__1_n_1\,
      O => \i___81_carry__0_i_1__1_n_0\
    );
\i___81_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry_n_4\,
      I1 => \arg_inferred__0/i___27_carry__0_n_5\,
      I2 => \arg_inferred__0/i__carry__1_n_6\,
      O => \i___81_carry__0_i_2_n_0\
    );
\i___81_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__1/i___55_carry_n_4\,
      I1 => \arg_inferred__1/i___27_carry__0_n_5\,
      I2 => \arg_inferred__1/i__carry__1_n_6\,
      O => \i___81_carry__0_i_2__0_n_0\
    );
\i___81_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__2/i___55_carry_n_4\,
      I1 => \arg_inferred__2/i___27_carry__0_n_5\,
      I2 => \arg_inferred__2/i__carry__1_n_6\,
      O => \i___81_carry__0_i_2__1_n_0\
    );
\i___81_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry_n_5\,
      I1 => \arg_inferred__0/i___27_carry__0_n_6\,
      I2 => \arg_inferred__0/i__carry__1_n_7\,
      O => \i___81_carry__0_i_3_n_0\
    );
\i___81_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__1/i___55_carry_n_5\,
      I1 => \arg_inferred__1/i___27_carry__0_n_6\,
      I2 => \arg_inferred__1/i__carry__1_n_7\,
      O => \i___81_carry__0_i_3__0_n_0\
    );
\i___81_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__2/i___55_carry_n_5\,
      I1 => \arg_inferred__2/i___27_carry__0_n_6\,
      I2 => \arg_inferred__2/i__carry__1_n_7\,
      O => \i___81_carry__0_i_3__1_n_0\
    );
\i___81_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry_n_6\,
      I1 => \arg_inferred__0/i___27_carry__0_n_7\,
      I2 => \arg_inferred__0/i__carry__0_n_4\,
      O => \i___81_carry__0_i_4_n_0\
    );
\i___81_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__1/i___55_carry_n_6\,
      I1 => \arg_inferred__1/i___27_carry__0_n_7\,
      I2 => \arg_inferred__1/i__carry__0_n_4\,
      O => \i___81_carry__0_i_4__0_n_0\
    );
\i___81_carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__2/i___55_carry_n_6\,
      I1 => \arg_inferred__2/i___27_carry__0_n_7\,
      I2 => \arg_inferred__2/i__carry__0_n_4\,
      O => \i___81_carry__0_i_4__1_n_0\
    );
\i___81_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_n_1\,
      I1 => \arg_inferred__0/i___27_carry__0_n_4\,
      I2 => \arg_inferred__0/i___55_carry__0_n_7\,
      I3 => \arg_inferred__0/i___55_carry__0_n_6\,
      I4 => \arg_inferred__0/i___27_carry__1_n_7\,
      O => \i___81_carry__0_i_5_n_0\
    );
\i___81_carry__0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \arg_inferred__1/i__carry__1_n_1\,
      I1 => \arg_inferred__1/i___27_carry__0_n_4\,
      I2 => \arg_inferred__1/i___55_carry__0_n_7\,
      I3 => \arg_inferred__1/i___55_carry__0_n_6\,
      I4 => \arg_inferred__1/i___27_carry__1_n_7\,
      O => \i___81_carry__0_i_5__0_n_0\
    );
\i___81_carry__0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_1\,
      I1 => \arg_inferred__2/i___27_carry__0_n_4\,
      I2 => \arg_inferred__2/i___55_carry__0_n_7\,
      I3 => \arg_inferred__2/i___55_carry__0_n_6\,
      I4 => \arg_inferred__2/i___27_carry__1_n_7\,
      O => \i___81_carry__0_i_5__1_n_0\
    );
\i___81_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_n_6\,
      I1 => \arg_inferred__0/i___27_carry__0_n_5\,
      I2 => \arg_inferred__0/i___55_carry_n_4\,
      I3 => \arg_inferred__0/i__carry__1_n_1\,
      I4 => \arg_inferred__0/i___27_carry__0_n_4\,
      I5 => \arg_inferred__0/i___55_carry__0_n_7\,
      O => \i___81_carry__0_i_6_n_0\
    );
\i___81_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \arg_inferred__1/i__carry__1_n_6\,
      I1 => \arg_inferred__1/i___27_carry__0_n_5\,
      I2 => \arg_inferred__1/i___55_carry_n_4\,
      I3 => \arg_inferred__1/i__carry__1_n_1\,
      I4 => \arg_inferred__1/i___27_carry__0_n_4\,
      I5 => \arg_inferred__1/i___55_carry__0_n_7\,
      O => \i___81_carry__0_i_6__0_n_0\
    );
\i___81_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_6\,
      I1 => \arg_inferred__2/i___27_carry__0_n_5\,
      I2 => \arg_inferred__2/i___55_carry_n_4\,
      I3 => \arg_inferred__2/i__carry__1_n_1\,
      I4 => \arg_inferred__2/i___27_carry__0_n_4\,
      I5 => \arg_inferred__2/i___55_carry__0_n_7\,
      O => \i___81_carry__0_i_6__1_n_0\
    );
\i___81_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__1_n_7\,
      I1 => \arg_inferred__0/i___27_carry__0_n_6\,
      I2 => \arg_inferred__0/i___55_carry_n_5\,
      I3 => \arg_inferred__0/i__carry__1_n_6\,
      I4 => \arg_inferred__0/i___27_carry__0_n_5\,
      I5 => \arg_inferred__0/i___55_carry_n_4\,
      O => \i___81_carry__0_i_7_n_0\
    );
\i___81_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \arg_inferred__1/i__carry__1_n_7\,
      I1 => \arg_inferred__1/i___27_carry__0_n_6\,
      I2 => \arg_inferred__1/i___55_carry_n_5\,
      I3 => \arg_inferred__1/i__carry__1_n_6\,
      I4 => \arg_inferred__1/i___27_carry__0_n_5\,
      I5 => \arg_inferred__1/i___55_carry_n_4\,
      O => \i___81_carry__0_i_7__0_n_0\
    );
\i___81_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_7\,
      I1 => \arg_inferred__2/i___27_carry__0_n_6\,
      I2 => \arg_inferred__2/i___55_carry_n_5\,
      I3 => \arg_inferred__2/i__carry__1_n_6\,
      I4 => \arg_inferred__2/i___27_carry__0_n_5\,
      I5 => \arg_inferred__2/i___55_carry_n_4\,
      O => \i___81_carry__0_i_7__1_n_0\
    );
\i___81_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_4\,
      I1 => \arg_inferred__0/i___27_carry__0_n_7\,
      I2 => \arg_inferred__0/i___55_carry_n_6\,
      I3 => \arg_inferred__0/i__carry__1_n_7\,
      I4 => \arg_inferred__0/i___27_carry__0_n_6\,
      I5 => \arg_inferred__0/i___55_carry_n_5\,
      O => \i___81_carry__0_i_8_n_0\
    );
\i___81_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \arg_inferred__1/i__carry__0_n_4\,
      I1 => \arg_inferred__1/i___27_carry__0_n_7\,
      I2 => \arg_inferred__1/i___55_carry_n_6\,
      I3 => \arg_inferred__1/i__carry__1_n_7\,
      I4 => \arg_inferred__1/i___27_carry__0_n_6\,
      I5 => \arg_inferred__1/i___55_carry_n_5\,
      O => \i___81_carry__0_i_8__0_n_0\
    );
\i___81_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_4\,
      I1 => \arg_inferred__2/i___27_carry__0_n_7\,
      I2 => \arg_inferred__2/i___55_carry_n_6\,
      I3 => \arg_inferred__2/i__carry__1_n_7\,
      I4 => \arg_inferred__2/i___27_carry__0_n_6\,
      I5 => \arg_inferred__2/i___55_carry_n_5\,
      O => \i___81_carry__0_i_8__1_n_0\
    );
\i___81_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__0/i___27_carry__1_n_6\,
      I1 => \arg_inferred__0/i___55_carry__0_n_5\,
      O => \i___81_carry__1_i_1_n_0\
    );
\i___81_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry__1_n_6\,
      I1 => \arg_inferred__1/i___55_carry__0_n_5\,
      O => \i___81_carry__1_i_1__0_n_0\
    );
\i___81_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__2/i___27_carry__1_n_6\,
      I1 => \arg_inferred__2/i___55_carry__0_n_5\,
      O => \i___81_carry__1_i_1__1_n_0\
    );
\i___81_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__0/i___27_carry__1_n_7\,
      I1 => \arg_inferred__0/i___55_carry__0_n_6\,
      O => \i___81_carry__1_i_2_n_0\
    );
\i___81_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry__1_n_7\,
      I1 => \arg_inferred__1/i___55_carry__0_n_6\,
      O => \i___81_carry__1_i_2__0_n_0\
    );
\i___81_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__2/i___27_carry__1_n_7\,
      I1 => \arg_inferred__2/i___55_carry__0_n_6\,
      O => \i___81_carry__1_i_2__1_n_0\
    );
\i___81_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__0_n_4\,
      I1 => \arg_inferred__0/i___27_carry__1_n_1\,
      I2 => \arg_inferred__0/i___55_carry__1_n_7\,
      O => \i___81_carry__1_i_3_n_0\
    );
\i___81_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \arg_inferred__1/i___55_carry__0_n_4\,
      I1 => \arg_inferred__1/i___27_carry__1_n_1\,
      I2 => \arg_inferred__1/i___55_carry__1_n_7\,
      O => \i___81_carry__1_i_3__0_n_0\
    );
\i___81_carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \arg_inferred__2/i___55_carry__0_n_4\,
      I1 => \arg_inferred__2/i___27_carry__1_n_1\,
      I2 => \arg_inferred__2/i___55_carry__1_n_7\,
      O => \i___81_carry__1_i_3__1_n_0\
    );
\i___81_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__0_n_5\,
      I1 => \arg_inferred__0/i___27_carry__1_n_6\,
      I2 => \arg_inferred__0/i___55_carry__0_n_4\,
      I3 => \arg_inferred__0/i___27_carry__1_n_1\,
      O => \i___81_carry__1_i_4_n_0\
    );
\i___81_carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__1/i___55_carry__0_n_5\,
      I1 => \arg_inferred__1/i___27_carry__1_n_6\,
      I2 => \arg_inferred__1/i___55_carry__0_n_4\,
      I3 => \arg_inferred__1/i___27_carry__1_n_1\,
      O => \i___81_carry__1_i_4__0_n_0\
    );
\i___81_carry__1_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__2/i___55_carry__0_n_5\,
      I1 => \arg_inferred__2/i___27_carry__1_n_6\,
      I2 => \arg_inferred__2/i___55_carry__0_n_4\,
      I3 => \arg_inferred__2/i___27_carry__1_n_1\,
      O => \i___81_carry__1_i_4__1_n_0\
    );
\i___81_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__0_n_6\,
      I1 => \arg_inferred__0/i___27_carry__1_n_7\,
      I2 => \arg_inferred__0/i___55_carry__0_n_5\,
      I3 => \arg_inferred__0/i___27_carry__1_n_6\,
      O => \i___81_carry__1_i_5_n_0\
    );
\i___81_carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__1/i___55_carry__0_n_6\,
      I1 => \arg_inferred__1/i___27_carry__1_n_7\,
      I2 => \arg_inferred__1/i___55_carry__0_n_5\,
      I3 => \arg_inferred__1/i___27_carry__1_n_6\,
      O => \i___81_carry__1_i_5__0_n_0\
    );
\i___81_carry__1_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__2/i___55_carry__0_n_6\,
      I1 => \arg_inferred__2/i___27_carry__1_n_7\,
      I2 => \arg_inferred__2/i___55_carry__0_n_5\,
      I3 => \arg_inferred__2/i___27_carry__1_n_6\,
      O => \i___81_carry__1_i_5__1_n_0\
    );
\i___81_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry_n_7\,
      I1 => \arg_inferred__0/i___27_carry_n_4\,
      I2 => \arg_inferred__0/i__carry__0_n_5\,
      O => \i___81_carry_i_1_n_0\
    );
\i___81_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__1/i___55_carry_n_7\,
      I1 => \arg_inferred__1/i___27_carry_n_4\,
      I2 => \arg_inferred__1/i__carry__0_n_5\,
      O => \i___81_carry_i_1__0_n_0\
    );
\i___81_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__2/i___55_carry_n_7\,
      I1 => \arg_inferred__2/i___27_carry_n_4\,
      I2 => \arg_inferred__2/i__carry__0_n_5\,
      O => \i___81_carry_i_1__1_n_0\
    );
\i___81_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_6\,
      I1 => \arg_inferred__0/i___27_carry_n_5\,
      O => \i___81_carry_i_2_n_0\
    );
\i___81_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__1/i__carry__0_n_6\,
      I1 => \arg_inferred__1/i___27_carry_n_5\,
      O => \i___81_carry_i_2__0_n_0\
    );
\i___81_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_6\,
      I1 => \arg_inferred__2/i___27_carry_n_5\,
      O => \i___81_carry_i_2__1_n_0\
    );
\i___81_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_7\,
      I1 => \arg_inferred__0/i___27_carry_n_6\,
      O => \i___81_carry_i_3_n_0\
    );
\i___81_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__1/i__carry__0_n_7\,
      I1 => \arg_inferred__1/i___27_carry_n_6\,
      O => \i___81_carry_i_3__0_n_0\
    );
\i___81_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_7\,
      I1 => \arg_inferred__2/i___27_carry_n_6\,
      O => \i___81_carry_i_3__1_n_0\
    );
\i___81_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__0/i__carry_n_4\,
      I1 => \arg_inferred__0/i___27_carry_n_7\,
      O => \i___81_carry_i_4_n_0\
    );
\i___81_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__1/i__carry_n_4\,
      I1 => \arg_inferred__1/i___27_carry_n_7\,
      O => \i___81_carry_i_4__0_n_0\
    );
\i___81_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_4\,
      I1 => \arg_inferred__2/i___27_carry_n_7\,
      O => \i___81_carry_i_4__1_n_0\
    );
\i___81_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_n_5\,
      I1 => \arg_inferred__0/i___27_carry_n_4\,
      I2 => \arg_inferred__0/i___55_carry_n_7\,
      I3 => \arg_inferred__0/i__carry__0_n_4\,
      I4 => \arg_inferred__0/i___27_carry__0_n_7\,
      I5 => \arg_inferred__0/i___55_carry_n_6\,
      O => \i___81_carry_i_5_n_0\
    );
\i___81_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \arg_inferred__1/i__carry__0_n_5\,
      I1 => \arg_inferred__1/i___27_carry_n_4\,
      I2 => \arg_inferred__1/i___55_carry_n_7\,
      I3 => \arg_inferred__1/i__carry__0_n_4\,
      I4 => \arg_inferred__1/i___27_carry__0_n_7\,
      I5 => \arg_inferred__1/i___55_carry_n_6\,
      O => \i___81_carry_i_5__0_n_0\
    );
\i___81_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_5\,
      I1 => \arg_inferred__2/i___27_carry_n_4\,
      I2 => \arg_inferred__2/i___55_carry_n_7\,
      I3 => \arg_inferred__2/i__carry__0_n_4\,
      I4 => \arg_inferred__2/i___27_carry__0_n_7\,
      I5 => \arg_inferred__2/i___55_carry_n_6\,
      O => \i___81_carry_i_5__1_n_0\
    );
\i___81_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \arg_inferred__0/i___27_carry_n_5\,
      I1 => \arg_inferred__0/i__carry__0_n_6\,
      I2 => \arg_inferred__0/i__carry__0_n_5\,
      I3 => \arg_inferred__0/i___27_carry_n_4\,
      I4 => \arg_inferred__0/i___55_carry_n_7\,
      O => \i___81_carry_i_6_n_0\
    );
\i___81_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_n_5\,
      I1 => \arg_inferred__1/i__carry__0_n_6\,
      I2 => \arg_inferred__1/i__carry__0_n_5\,
      I3 => \arg_inferred__1/i___27_carry_n_4\,
      I4 => \arg_inferred__1/i___55_carry_n_7\,
      O => \i___81_carry_i_6__0_n_0\
    );
\i___81_carry_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \arg_inferred__2/i___27_carry_n_5\,
      I1 => \arg_inferred__2/i__carry__0_n_6\,
      I2 => \arg_inferred__2/i__carry__0_n_5\,
      I3 => \arg_inferred__2/i___27_carry_n_4\,
      I4 => \arg_inferred__2/i___55_carry_n_7\,
      O => \i___81_carry_i_6__1_n_0\
    );
\i___81_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__0/i___27_carry_n_6\,
      I1 => \arg_inferred__0/i__carry__0_n_7\,
      I2 => \arg_inferred__0/i___27_carry_n_5\,
      I3 => \arg_inferred__0/i__carry__0_n_6\,
      O => \i___81_carry_i_7_n_0\
    );
\i___81_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_n_6\,
      I1 => \arg_inferred__1/i__carry__0_n_7\,
      I2 => \arg_inferred__1/i___27_carry_n_5\,
      I3 => \arg_inferred__1/i__carry__0_n_6\,
      O => \i___81_carry_i_7__0_n_0\
    );
\i___81_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__2/i___27_carry_n_6\,
      I1 => \arg_inferred__2/i__carry__0_n_7\,
      I2 => \arg_inferred__2/i___27_carry_n_5\,
      I3 => \arg_inferred__2/i__carry__0_n_6\,
      O => \i___81_carry_i_7__1_n_0\
    );
\i___81_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__0/i___27_carry_n_7\,
      I1 => \arg_inferred__0/i__carry_n_4\,
      I2 => \arg_inferred__0/i___27_carry_n_6\,
      I3 => \arg_inferred__0/i__carry__0_n_7\,
      O => \i___81_carry_i_8_n_0\
    );
\i___81_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_n_7\,
      I1 => \arg_inferred__1/i__carry_n_4\,
      I2 => \arg_inferred__1/i___27_carry_n_6\,
      I3 => \arg_inferred__1/i__carry__0_n_7\,
      O => \i___81_carry_i_8__0_n_0\
    );
\i___81_carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__2/i___27_carry_n_7\,
      I1 => \arg_inferred__2/i__carry_n_4\,
      I2 => \arg_inferred__2/i___27_carry_n_6\,
      I3 => \arg_inferred__2/i__carry__0_n_7\,
      O => \i___81_carry_i_8__1_n_0\
    );
\i__carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_0\,
      I1 => \arg_inferred__1/i___27_carry_0\(1),
      I2 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i__carry__0_i_10_n_0\
    );
\i__carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_0\,
      I1 => \arg_inferred__1/i___27_carry_0\(1),
      I2 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i__carry__0_i_11_n_0\
    );
\i__carry__0_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(7),
      I1 => Im_Im(7),
      O => \i__carry__0_i_1__19_n_0\
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800000"
    )
        port map (
      I0 => Q(4),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => Q(5),
      I4 => Q(6),
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE00820000000000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(4),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => \arg_inferred__2/i__carry__1_0\(5),
      I5 => \arg_inferred__2/i__carry__1_0\(6),
      O => \i__carry__0_i_1__3_n_0\
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE00820000000000"
    )
        port map (
      I0 => Q(4),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => Q(5),
      I5 => Q(6),
      O => \i__carry__0_i_1__4_n_0\
    );
\i__carry__0_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Im_Re(7),
      O => \i__carry__0_i_1__5_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800000"
    )
        port map (
      I0 => Q(3),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => Q(4),
      I4 => Q(5),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE00820000000000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(3),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => \arg_inferred__2/i__carry__1_0\(4),
      I5 => \arg_inferred__2/i__carry__1_0\(5),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE00820000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => Q(4),
      I5 => Q(5),
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(7),
      I1 => Re_Im(7),
      O => \i__carry__0_i_2__18_n_0\
    );
\i__carry__0_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(6),
      I1 => Im_Im(6),
      O => \i__carry__0_i_2__19_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800000"
    )
        port map (
      I0 => Q(2),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => Q(3),
      I4 => Q(4),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE00820000000000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(2),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => \arg_inferred__2/i__carry__1_0\(3),
      I5 => \arg_inferred__2/i__carry__1_0\(4),
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE00820000000000"
    )
        port map (
      I0 => Q(2),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => Q(3),
      I5 => Q(4),
      O => \i__carry__0_i_3__2_n_0\
    );
\i__carry__0_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(5),
      I1 => Im_Im(5),
      O => \i__carry__0_i_3__21_n_0\
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(6),
      I1 => Re_Im(6),
      O => \i__carry__0_i_3__3_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800000"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => Q(2),
      I4 => Q(3),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE00820000000000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => \arg_inferred__2/i__carry__1_0\(2),
      I5 => \arg_inferred__2/i__carry__1_0\(3),
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE00820000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => Q(2),
      I5 => Q(3),
      O => \i__carry__0_i_4__2_n_0\
    );
\i__carry__0_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(4),
      I1 => Im_Im(4),
      O => \i__carry__0_i_4__21_n_0\
    );
\i__carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(5),
      I1 => Re_Im(5),
      O => \i__carry__0_i_4__3_n_0\
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4FFFFC03FFFFF"
    )
        port map (
      I0 => Q(4),
      I1 => \i__carry__0_i_9_n_0\,
      I2 => Q(5),
      I3 => Q(7),
      I4 => \arg_inferred__0/i___55_carry__1_1\,
      I5 => Q(6),
      O => \i__carry__0_i_5__0_n_0\
    );
\i__carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4FFFFC03FFFFF"
    )
        port map (
      I0 => Q(4),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \arg_inferred__1/i___27_carry_0\(0),
      I5 => Q(6),
      O => \i__carry__0_i_5__1_n_0\
    );
\i__carry__0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4FFFFC03FFFFF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(4),
      I1 => \i__carry__0_i_9_n_0\,
      I2 => \arg_inferred__2/i__carry__1_0\(5),
      I3 => \arg_inferred__2/i__carry__1_0\(7),
      I4 => \arg_inferred__0/i___55_carry__1_1\,
      I5 => \arg_inferred__2/i__carry__1_0\(6),
      O => \i__carry__0_i_5__2_n_0\
    );
\i__carry__0_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(4),
      I1 => Re_Im(4),
      O => \i__carry__0_i_5__3_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC003C93CF6C5C"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(5),
      I3 => \i__carry__0_i_10_n_0\,
      I4 => Q(4),
      I5 => \i__carry__0_i_11_n_0\,
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9300CC006C003C00"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(5),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => \arg_inferred__1/i___27_carry_0\(2),
      I5 => Q(4),
      O => \i__carry__0_i_6__0_n_0\
    );
\i__carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC003C93CF6C5C"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(3),
      I1 => \arg_inferred__2/i__carry__1_0\(6),
      I2 => \arg_inferred__2/i__carry__1_0\(5),
      I3 => \i__carry__0_i_10_n_0\,
      I4 => \arg_inferred__2/i__carry__1_0\(4),
      I5 => \i__carry__0_i_11_n_0\,
      O => \i__carry__0_i_6__1_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC003C93CF6C5C"
    )
        port map (
      I0 => Q(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => \i__carry__0_i_10_n_0\,
      I4 => Q(3),
      I5 => \i__carry__0_i_11_n_0\,
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9300CC006C003C00"
    )
        port map (
      I0 => Q(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => \arg_inferred__1/i___27_carry_0\(2),
      I5 => Q(3),
      O => \i__carry__0_i_7__0_n_0\
    );
\i__carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC003C93CF6C5C"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(2),
      I1 => \arg_inferred__2/i__carry__1_0\(5),
      I2 => \arg_inferred__2/i__carry__1_0\(4),
      I3 => \i__carry__0_i_10_n_0\,
      I4 => \arg_inferred__2/i__carry__1_0\(3),
      I5 => \i__carry__0_i_11_n_0\,
      O => \i__carry__0_i_7__1_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC003C93CF6C5C"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(3),
      I3 => \i__carry__0_i_10_n_0\,
      I4 => Q(2),
      I5 => \i__carry__0_i_11_n_0\,
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9300CC006C003C00"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(3),
      I3 => \arg_inferred__1/i___27_carry_0\(0),
      I4 => \arg_inferred__1/i___27_carry_0\(2),
      I5 => Q(2),
      O => \i__carry__0_i_8__0_n_0\
    );
\i__carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC003C93CF6C5C"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__2/i__carry__1_0\(4),
      I2 => \arg_inferred__2/i__carry__1_0\(3),
      I3 => \i__carry__0_i_10_n_0\,
      I4 => \arg_inferred__2/i__carry__1_0\(2),
      I5 => \i__carry__0_i_11_n_0\,
      O => \i__carry__0_i_8__1_n_0\
    );
\i__carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(1),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      O => \i__carry__0_i_9_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => Q(6),
      I1 => \arg_inferred__0/i___55_carry__1_1\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_0\,
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(6),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(6),
      I1 => \arg_inferred__0/i___55_carry__1_1\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_0\,
      O => \i__carry__1_i_1__1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B080"
    )
        port map (
      I0 => Q(5),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => Q(6),
      I4 => Q(7),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BE008200"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(5),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => \arg_inferred__2/i__carry__1_0\(6),
      I5 => \arg_inferred__2/i__carry__1_0\(7),
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BE008200"
    )
        port map (
      I0 => Q(5),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => Q(6),
      I5 => Q(7),
      O => \i__carry__1_i_2__1_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FF9FFFF"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FFF"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__1/i___27_carry_0\(2),
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FF9FFFF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(6),
      I1 => \arg_inferred__2/i__carry__1_0\(7),
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i__carry__1_i_3__1_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C3827DFFFFFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => Q(6),
      I4 => Q(7),
      I5 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C87FFFF"
    )
        port map (
      I0 => Q(5),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \arg_inferred__1/i___27_carry_0\(0),
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C3827DFFFFFFFF"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(5),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__2/i__carry__1_0\(6),
      I4 => \arg_inferred__2/i__carry__1_0\(7),
      I5 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i__carry__1_i_4__1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4070B080"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => Q(2),
      I4 => Q(3),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41007D00BE008200"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => \arg_inferred__2/i__carry__1_0\(2),
      I5 => \arg_inferred__2/i__carry__1_0\(3),
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(3),
      I1 => Im_Im(3),
      O => \i__carry_i_1__18_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41007D00BE008200"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => Q(2),
      I5 => Q(3),
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(3),
      I1 => Re_Im(3),
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAC0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAC0000"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__2/i__carry__1_0\(0),
      I2 => \arg_inferred__0/i___55_carry__1_0\,
      I3 => \arg_inferred__1/i___27_carry_0\(1),
      I4 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(2),
      I1 => Im_Im(2),
      O => \i__carry_i_2__18_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0A0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => \arg_inferred__1/i___27_carry_0\(2),
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(2),
      I1 => Re_Im(2),
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(0),
      I1 => Q(1),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_1\,
      I1 => \arg_inferred__2/i__carry__1_0\(1),
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(1),
      I1 => Im_Im(1),
      O => \i__carry_i_3__18_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_1\,
      I1 => Q(1),
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(1),
      I1 => Re_Im(1),
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41007D00BE008200"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => Q(2),
      I5 => Q(3),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4070B080"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => Q(2),
      I4 => Q(3),
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(0),
      I1 => Im_Im(0),
      O => \i__carry_i_4__18_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41007D00BE008200"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => \arg_inferred__2/i__carry__1_0\(2),
      I5 => \arg_inferred__2/i__carry__1_0\(3),
      O => \i__carry_i_4__2_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(0),
      I1 => Re_Im(0),
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"096FF69000000000"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(1),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"27D80000"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \arg_inferred__1/i___27_carry_0\(0),
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"096FF69000000000"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(1),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__2/i__carry__1_0\(0),
      I3 => \arg_inferred__2/i__carry__1_0\(1),
      I4 => \arg_inferred__2/i__carry__1_0\(2),
      I5 => \arg_inferred__0/i___55_carry__1_1\,
      O => \i__carry_i_5__1_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9600AA00"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => Q(0),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90A0"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__1/i___27_carry_0\(2),
      I2 => \arg_inferred__1/i___27_carry_0\(0),
      I3 => Q(0),
      O => \i__carry_i_6__0_n_0\
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9600AA00"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_0\(1),
      I1 => \arg_inferred__0/i___55_carry__1_0\,
      I2 => \arg_inferred__1/i___27_carry_0\(1),
      I3 => \arg_inferred__0/i___55_carry__1_1\,
      I4 => \arg_inferred__2/i__carry__1_0\(0),
      O => \i__carry_i_6__1_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__1/i___27_carry_0\(0),
      I1 => Q(0),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_1\,
      I1 => \arg_inferred__2/i__carry__1_0\(0),
      O => \i__carry_i_7__0_n_0\
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__0/i___55_carry__1_1\,
      I1 => Q(0),
      O => \i__carry_i_7__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    halfway_ppF_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_inferred__1/i___58_carry__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \arg__58_carry__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    halfway_ppF : in STD_LOGIC;
    \data_out_ppF_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_out_ppF_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_5 : entity is "Rotator";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_5 is
  signal Im_Im : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Im_Im[-1]_i_2_n_0\ : STD_LOGIC;
  signal \Im_Im[-2]_i_2_n_0\ : STD_LOGIC;
  signal \Im_Im[-2]_i_3_n_0\ : STD_LOGIC;
  signal \Im_Im[-3]_i_2_n_0\ : STD_LOGIC;
  signal \Im_Im[0]_i_2_n_0\ : STD_LOGIC;
  signal \Im_Im[0]_i_3_n_0\ : STD_LOGIC;
  signal \Im_Im[0]_i_4_n_0\ : STD_LOGIC;
  signal \Im_Im[1]_i_2_n_0\ : STD_LOGIC;
  signal \Im_Im[1]_i_3_n_0\ : STD_LOGIC;
  signal \Im_Im[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \Im_Im[1]_i_5_n_0\ : STD_LOGIC;
  signal \Im_Im[1]_i_6_n_0\ : STD_LOGIC;
  signal \Im_Im[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Im[4]_i_2_n_0\ : STD_LOGIC;
  signal \Im_Im[4]_i_3_n_0\ : STD_LOGIC;
  signal \Im_Im[4]_i_4_n_0\ : STD_LOGIC;
  signal \Im_Im[4]_i_5_n_0\ : STD_LOGIC;
  signal Im_Re : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Im_Re[-1]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[-1]_i_2_n_0\ : STD_LOGIC;
  signal \Im_Re[-2]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[-2]_i_2_n_0\ : STD_LOGIC;
  signal \Im_Re[-3]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[-3]_i_2_n_0\ : STD_LOGIC;
  signal \Im_Re[0]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[0]_i_2_n_0\ : STD_LOGIC;
  signal \Im_Re[0]_i_3_n_0\ : STD_LOGIC;
  signal \Im_Re[1]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[1]_i_2_n_0\ : STD_LOGIC;
  signal \Im_Re[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \Im_Re[1]_i_4_n_0\ : STD_LOGIC;
  signal \Im_Re[1]_i_5_n_0\ : STD_LOGIC;
  signal \Im_Re[1]_i_6_n_0\ : STD_LOGIC;
  signal \Im_Re[2]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[3]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \Im_Re[4]_i_3_n_0\ : STD_LOGIC;
  signal \Im_Re[4]_i_4_n_0\ : STD_LOGIC;
  signal \Im_Re[4]_i_5_n_0\ : STD_LOGIC;
  signal \Im_Re[4]_i_6_n_0\ : STD_LOGIC;
  signal Re_Im : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Re_Im[-1]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[-1]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Im[-2]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[-2]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Im[-2]_i_3_n_0\ : STD_LOGIC;
  signal \Re_Im[-3]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[-3]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Im[0]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[0]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Im[0]_i_3_n_0\ : STD_LOGIC;
  signal \Re_Im[1]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[1]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Im[2]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[3]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[3]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Im[3]_i_3_n_0\ : STD_LOGIC;
  signal \Re_Im[3]_i_4_n_0\ : STD_LOGIC;
  signal \Re_Im[3]_i_5_n_0\ : STD_LOGIC;
  signal \Re_Im[3]_i_6_n_0\ : STD_LOGIC;
  signal \Re_Im[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[4]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Im[4]_i_3_n_0\ : STD_LOGIC;
  signal \Re_Im[4]_i_4_n_0\ : STD_LOGIC;
  signal \Re_Im[4]_i_5_n_0\ : STD_LOGIC;
  signal Re_Re : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Re_Re[-1]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[-1]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Re[-2]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[-2]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Re[-3]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[-3]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Re[0]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \Re_Re[0]_i_3_n_0\ : STD_LOGIC;
  signal \Re_Re[1]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[1]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Re[1]_i_3_n_0\ : STD_LOGIC;
  signal \Re_Re[1]_i_4_n_0\ : STD_LOGIC;
  signal \Re_Re[1]_i_5_n_0\ : STD_LOGIC;
  signal \Re_Re[1]_i_6_n_0\ : STD_LOGIC;
  signal \Re_Re[2]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[3]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[4]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Re[4]_i_3_n_0\ : STD_LOGIC;
  signal \Re_Re[4]_i_4_n_0\ : STD_LOGIC;
  signal \Re_Re[4]_i_5_n_0\ : STD_LOGIC;
  signal \Re_Re[4]_i_6_n_0\ : STD_LOGIC;
  signal \arg__0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \arg__0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \arg__0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \arg__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \arg__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \arg__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \arg__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \arg__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \arg__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \arg__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \arg__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \arg__0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \arg__0_carry__0_n_0\ : STD_LOGIC;
  signal \arg__0_carry__0_n_1\ : STD_LOGIC;
  signal \arg__0_carry__0_n_2\ : STD_LOGIC;
  signal \arg__0_carry__0_n_3\ : STD_LOGIC;
  signal \arg__0_carry__0_n_4\ : STD_LOGIC;
  signal \arg__0_carry__0_n_5\ : STD_LOGIC;
  signal \arg__0_carry__0_n_6\ : STD_LOGIC;
  signal \arg__0_carry__0_n_7\ : STD_LOGIC;
  signal \arg__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \arg__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \arg__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \arg__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \arg__0_carry__1_n_1\ : STD_LOGIC;
  signal \arg__0_carry__1_n_3\ : STD_LOGIC;
  signal \arg__0_carry__1_n_6\ : STD_LOGIC;
  signal \arg__0_carry__1_n_7\ : STD_LOGIC;
  signal \arg__0_carry_i_10_n_0\ : STD_LOGIC;
  signal \arg__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \arg__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \arg__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \arg__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \arg__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \arg__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \arg__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \arg__0_carry_i_8_n_0\ : STD_LOGIC;
  signal \arg__0_carry_i_9_n_0\ : STD_LOGIC;
  signal \arg__0_carry_n_0\ : STD_LOGIC;
  signal \arg__0_carry_n_1\ : STD_LOGIC;
  signal \arg__0_carry_n_2\ : STD_LOGIC;
  signal \arg__0_carry_n_3\ : STD_LOGIC;
  signal \arg__0_carry_n_4\ : STD_LOGIC;
  signal \arg__0_carry_n_5\ : STD_LOGIC;
  signal \arg__0_carry_n_6\ : STD_LOGIC;
  signal \arg__0_carry_n_7\ : STD_LOGIC;
  signal \arg__29_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \arg__29_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \arg__29_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \arg__29_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \arg__29_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \arg__29_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \arg__29_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \arg__29_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \arg__29_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \arg__29_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \arg__29_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \arg__29_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \arg__29_carry__0_n_0\ : STD_LOGIC;
  signal \arg__29_carry__0_n_1\ : STD_LOGIC;
  signal \arg__29_carry__0_n_2\ : STD_LOGIC;
  signal \arg__29_carry__0_n_3\ : STD_LOGIC;
  signal \arg__29_carry__0_n_4\ : STD_LOGIC;
  signal \arg__29_carry__0_n_5\ : STD_LOGIC;
  signal \arg__29_carry__0_n_6\ : STD_LOGIC;
  signal \arg__29_carry__0_n_7\ : STD_LOGIC;
  signal \arg__29_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \arg__29_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \arg__29_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \arg__29_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \arg__29_carry__1_n_1\ : STD_LOGIC;
  signal \arg__29_carry__1_n_3\ : STD_LOGIC;
  signal \arg__29_carry__1_n_6\ : STD_LOGIC;
  signal \arg__29_carry__1_n_7\ : STD_LOGIC;
  signal \arg__29_carry_i_10_n_0\ : STD_LOGIC;
  signal \arg__29_carry_i_11_n_0\ : STD_LOGIC;
  signal \arg__29_carry_i_1_n_0\ : STD_LOGIC;
  signal \arg__29_carry_i_2_n_0\ : STD_LOGIC;
  signal \arg__29_carry_i_3_n_0\ : STD_LOGIC;
  signal \arg__29_carry_i_4_n_0\ : STD_LOGIC;
  signal \arg__29_carry_i_5_n_0\ : STD_LOGIC;
  signal \arg__29_carry_i_6_n_0\ : STD_LOGIC;
  signal \arg__29_carry_i_7_n_0\ : STD_LOGIC;
  signal \arg__29_carry_i_8_n_0\ : STD_LOGIC;
  signal \arg__29_carry_i_9_n_0\ : STD_LOGIC;
  signal \arg__29_carry_n_0\ : STD_LOGIC;
  signal \arg__29_carry_n_1\ : STD_LOGIC;
  signal \arg__29_carry_n_2\ : STD_LOGIC;
  signal \arg__29_carry_n_3\ : STD_LOGIC;
  signal \arg__29_carry_n_4\ : STD_LOGIC;
  signal \arg__29_carry_n_5\ : STD_LOGIC;
  signal \arg__29_carry_n_6\ : STD_LOGIC;
  signal \arg__29_carry_n_7\ : STD_LOGIC;
  signal \arg__3\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \arg__58_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \arg__58_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \arg__58_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \arg__58_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \arg__58_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \arg__58_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \arg__58_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \arg__58_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \arg__58_carry__0_n_0\ : STD_LOGIC;
  signal \arg__58_carry__0_n_1\ : STD_LOGIC;
  signal \arg__58_carry__0_n_2\ : STD_LOGIC;
  signal \arg__58_carry__0_n_3\ : STD_LOGIC;
  signal \arg__58_carry__0_n_4\ : STD_LOGIC;
  signal \arg__58_carry__0_n_5\ : STD_LOGIC;
  signal \arg__58_carry__0_n_6\ : STD_LOGIC;
  signal \arg__58_carry__0_n_7\ : STD_LOGIC;
  signal \arg__58_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \arg__58_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \arg__58_carry__1_n_3\ : STD_LOGIC;
  signal \arg__58_carry__1_n_6\ : STD_LOGIC;
  signal \arg__58_carry__1_n_7\ : STD_LOGIC;
  signal \arg__58_carry_i_1_n_0\ : STD_LOGIC;
  signal \arg__58_carry_i_2_n_0\ : STD_LOGIC;
  signal \arg__58_carry_i_3_n_0\ : STD_LOGIC;
  signal \arg__58_carry_i_4_n_0\ : STD_LOGIC;
  signal \arg__58_carry_i_5_n_0\ : STD_LOGIC;
  signal \arg__58_carry_i_6_n_0\ : STD_LOGIC;
  signal \arg__58_carry_i_7_n_0\ : STD_LOGIC;
  signal \arg__58_carry_i_8_n_0\ : STD_LOGIC;
  signal \arg__58_carry_i_9_n_0\ : STD_LOGIC;
  signal \arg__58_carry_n_0\ : STD_LOGIC;
  signal \arg__58_carry_n_1\ : STD_LOGIC;
  signal \arg__58_carry_n_2\ : STD_LOGIC;
  signal \arg__58_carry_n_3\ : STD_LOGIC;
  signal \arg__58_carry_n_4\ : STD_LOGIC;
  signal \arg__58_carry_n_5\ : STD_LOGIC;
  signal \arg__58_carry_n_6\ : STD_LOGIC;
  signal \arg__58_carry_n_7\ : STD_LOGIC;
  signal \arg__84_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \arg__84_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \arg__84_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \arg__84_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \arg__84_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \arg__84_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \arg__84_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \arg__84_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \arg__84_carry__0_n_0\ : STD_LOGIC;
  signal \arg__84_carry__0_n_1\ : STD_LOGIC;
  signal \arg__84_carry__0_n_2\ : STD_LOGIC;
  signal \arg__84_carry__0_n_3\ : STD_LOGIC;
  signal \arg__84_carry__0_n_4\ : STD_LOGIC;
  signal \arg__84_carry__0_n_5\ : STD_LOGIC;
  signal \arg__84_carry__0_n_6\ : STD_LOGIC;
  signal \arg__84_carry__0_n_7\ : STD_LOGIC;
  signal \arg__84_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \arg__84_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \arg__84_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \arg__84_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \arg__84_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \arg__84_carry__1_n_1\ : STD_LOGIC;
  signal \arg__84_carry__1_n_2\ : STD_LOGIC;
  signal \arg__84_carry__1_n_3\ : STD_LOGIC;
  signal \arg__84_carry__1_n_7\ : STD_LOGIC;
  signal \arg__84_carry_i_1_n_0\ : STD_LOGIC;
  signal \arg__84_carry_i_2_n_0\ : STD_LOGIC;
  signal \arg__84_carry_i_3_n_0\ : STD_LOGIC;
  signal \arg__84_carry_i_4_n_0\ : STD_LOGIC;
  signal \arg__84_carry_i_5_n_0\ : STD_LOGIC;
  signal \arg__84_carry_i_6_n_0\ : STD_LOGIC;
  signal \arg__84_carry_i_7_n_0\ : STD_LOGIC;
  signal \arg__84_carry_i_8_n_0\ : STD_LOGIC;
  signal \arg__84_carry_n_0\ : STD_LOGIC;
  signal \arg__84_carry_n_1\ : STD_LOGIC;
  signal \arg__84_carry_n_2\ : STD_LOGIC;
  signal \arg__84_carry_n_3\ : STD_LOGIC;
  signal \arg__84_carry_n_4\ : STD_LOGIC;
  signal \arg__84_carry_n_5\ : STD_LOGIC;
  signal \arg__84_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___0_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___29_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___58_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i___58_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___58_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___58_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___58_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___58_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___58_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___58_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___58_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___58_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___58_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___58_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i___58_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___58_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___58_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___58_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___58_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___58_carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___58_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry__1_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry__1_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i___84_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___0_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___29_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___58_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i___58_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___58_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i___58_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___58_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i___58_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i___58_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___58_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___58_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___58_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___58_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___58_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i___58_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___58_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i___58_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___58_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i___58_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i___58_carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___58_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry__1_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry__1_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__1/i___84_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___0_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___29_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___58_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i___58_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___58_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i___58_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___58_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i___58_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i___58_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___58_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___58_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___58_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___58_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___58_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i___58_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___58_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i___58_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___58_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i___58_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i___58_carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___58_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry__1_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry__1_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i___84_carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__3/i__carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__4/i__carry_n_7\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_2_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][7]_i_2_n_3\ : STD_LOGIC;
  signal \i___0_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_10__1_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_11__1_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_12__1_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_9__1_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_10_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_8_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_9_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_10__1_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_11__1_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_12__1_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_9__1_n_0\ : STD_LOGIC;
  signal \i___29_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i___29_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i___29_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i___29_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i___29_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i___29_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i___29_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___29_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i___29_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i___29_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i___29_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i___29_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i___29_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_10_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_11_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_8_n_0\ : STD_LOGIC;
  signal \i___29_carry_i_9_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \i___58_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i___58_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i___58_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i___58_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i___58_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i___58_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i___58_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_8_n_0\ : STD_LOGIC;
  signal \i___58_carry_i_9_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \i___84_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i___84_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i___84_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i___84_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i___84_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i___84_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i___84_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___84_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i___84_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i___84_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i___84_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i___84_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i___84_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i___84_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \i___84_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \i___84_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \i___84_carry_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__16_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__14_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__17_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__17_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal resize : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal to_sulv : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_arg__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg__29_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg__29_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg__58_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg__58_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg__84_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_arg_inferred__0/i___0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__0/i___0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__0/i___29_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__0/i___29_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__0/i___58_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__0/i___58_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__0/i___84_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_arg_inferred__1/i___0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__1/i___0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__1/i___29_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__1/i___29_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__1/i___58_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__1/i___58_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__1/i___84_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_arg_inferred__2/i___0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__2/i___0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__2/i___29_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__2/i___29_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__2/i___58_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_arg_inferred__2/i___58_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arg_inferred__2/i___84_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_out_ppF_reg[0][7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_ppF_reg[0][7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_ppF_reg[1][7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_out_ppF_reg[1][7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Im_Im[-2]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Im_Im[0]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Im_Im[0]_i_4\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Im_Im[1]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Im_Im[1]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Im_Im[1]_i_4__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Im_Im[1]_i_6\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Im_Im[4]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Im_Re[0]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Im_Re[1]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Im_Re[1]_i_3__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Im_Re[1]_i_4\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Im_Re[1]_i_5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Im_Re[1]_i_6\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Im_Re[4]_i_4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Im_Re[4]_i_6\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Re_Im[-1]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Re_Im[-2]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Re_Im[-2]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Re_Im[3]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Re_Im[3]_i_4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Re_Im[3]_i_5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Re_Im[4]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Re_Im[4]_i_5\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Re_Re[0]_i_2__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Re_Re[0]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Re_Re[1]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Re_Re[1]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Re_Re[1]_i_4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Re_Re[1]_i_6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Re_Re[4]_i_4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Re_Re[4]_i_5\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \arg__0_carry_i_10\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \arg__0_carry_i_8\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \arg__0_carry_i_9\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \arg__29_carry__0_i_10\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \arg__29_carry__0_i_11\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \arg__29_carry__0_i_12\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \arg__29_carry__0_i_9\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \arg__29_carry_i_10\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \arg__29_carry_i_11\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \arg__29_carry_i_8\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \arg__29_carry_i_9\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \arg__58_carry_i_8\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \arg__58_carry_i_9\ : label is "soft_lutpair32";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \arg__84_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \arg__84_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \arg__84_carry__1\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \arg__84_carry_i_1\ : label is "lutpair1";
  attribute HLUTNM of \arg__84_carry_i_2\ : label is "lutpair0";
  attribute HLUTNM of \arg__84_carry_i_6\ : label is "lutpair1";
  attribute HLUTNM of \arg__84_carry_i_7\ : label is "lutpair0";
  attribute ADDER_THRESHOLD of \arg_inferred__0/i___84_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__0/i___84_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__0/i___84_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__1/i___84_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__1/i___84_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__1/i___84_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__2/i___84_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__2/i___84_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \arg_inferred__2/i___84_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \data_out_ppF[0][7]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \data_out_ppF[1][7]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \i___0_carry_i_10\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \i___0_carry_i_8\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \i___0_carry_i_9\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \i___29_carry__0_i_10\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \i___29_carry__0_i_10__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \i___29_carry__0_i_10__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \i___29_carry__0_i_11\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \i___29_carry__0_i_11__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i___29_carry__0_i_11__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \i___29_carry__0_i_12\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \i___29_carry__0_i_12__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \i___29_carry__0_i_12__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i___29_carry__0_i_9\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \i___29_carry__0_i_9__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \i___29_carry__0_i_9__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \i___29_carry_i_10\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \i___29_carry_i_11\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \i___29_carry_i_8\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \i___29_carry_i_8__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i___29_carry_i_8__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \i___29_carry_i_9\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \i___58_carry_i_8\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \i___58_carry_i_9\ : label is "soft_lutpair31";
  attribute HLUTNM of \i___84_carry_i_1\ : label is "lutpair3";
  attribute HLUTNM of \i___84_carry_i_1__0\ : label is "lutpair5";
  attribute HLUTNM of \i___84_carry_i_1__1\ : label is "lutpair7";
  attribute HLUTNM of \i___84_carry_i_2\ : label is "lutpair2";
  attribute HLUTNM of \i___84_carry_i_2__0\ : label is "lutpair4";
  attribute HLUTNM of \i___84_carry_i_2__1\ : label is "lutpair6";
  attribute HLUTNM of \i___84_carry_i_6\ : label is "lutpair3";
  attribute HLUTNM of \i___84_carry_i_6__0\ : label is "lutpair5";
  attribute HLUTNM of \i___84_carry_i_6__1\ : label is "lutpair7";
  attribute HLUTNM of \i___84_carry_i_7\ : label is "lutpair2";
  attribute HLUTNM of \i___84_carry_i_7__0\ : label is "lutpair4";
  attribute HLUTNM of \i___84_carry_i_7__1\ : label is "lutpair6";
begin
\Im_Im[-1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040004"
    )
        port map (
      I0 => \Im_Im[1]_i_2_n_0\,
      I1 => \Im_Im[4]_i_2_n_0\,
      I2 => \Im_Im[1]_i_3_n_0\,
      I3 => p_3_in,
      I4 => \Im_Im[0]_i_2_n_0\,
      I5 => \Im_Im[-1]_i_2_n_0\,
      O => resize(2)
    );
\Im_Im[-1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFAFAFA"
    )
        port map (
      I0 => \arg__84_carry__0_n_7\,
      I1 => \arg__84_carry_n_4\,
      I2 => \Im_Im[-2]_i_2_n_0\,
      I3 => \arg__3\(5),
      I4 => \arg__84_carry_n_5\,
      I5 => \Im_Im[1]_i_4__0_n_0\,
      O => \Im_Im[-1]_i_2_n_0\
    );
\Im_Im[-2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000E0"
    )
        port map (
      I0 => \Im_Im[-2]_i_2_n_0\,
      I1 => \arg__84_carry__1_n_7\,
      I2 => \Im_Im[4]_i_2_n_0\,
      I3 => \Im_Im[1]_i_3_n_0\,
      I4 => p_3_in,
      I5 => \Im_Im[-2]_i_3_n_0\,
      O => resize(1)
    );
\Im_Im[-2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => to_sulv(0),
      I1 => to_sulv(1),
      I2 => p_3_in,
      O => \Im_Im[-2]_i_2_n_0\
    );
\Im_Im[-2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7505050785050508"
    )
        port map (
      I0 => \arg__3\(5),
      I1 => \arg__84_carry_n_5\,
      I2 => p_3_in,
      I3 => to_sulv(1),
      I4 => to_sulv(0),
      I5 => \arg__84_carry_n_4\,
      O => \Im_Im[-2]_i_3_n_0\
    );
\Im_Im[-3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1000"
    )
        port map (
      I0 => p_3_in,
      I1 => \Im_Im[1]_i_3_n_0\,
      I2 => \Im_Im[4]_i_2_n_0\,
      I3 => \arg__84_carry__1_n_7\,
      I4 => \Im_Im[-2]_i_2_n_0\,
      I5 => \Im_Im[-3]_i_2_n_0\,
      O => resize(0)
    );
\Im_Im[-3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004001C0FF00FC"
    )
        port map (
      I0 => \Im_Im[4]_i_4_n_0\,
      I1 => to_sulv(0),
      I2 => to_sulv(1),
      I3 => p_3_in,
      I4 => \arg__84_carry_n_5\,
      I5 => \arg__3\(5),
      O => \Im_Im[-3]_i_2_n_0\
    );
\Im_Im[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00040004FFFF"
    )
        port map (
      I0 => \Im_Im[1]_i_2_n_0\,
      I1 => \Im_Im[4]_i_2_n_0\,
      I2 => \Im_Im[1]_i_3_n_0\,
      I3 => p_3_in,
      I4 => \Im_Im[0]_i_2_n_0\,
      I5 => \Im_Im[0]_i_3_n_0\,
      O => resize(3)
    );
\Im_Im[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A8A0"
    )
        port map (
      I0 => \arg__3\(5),
      I1 => \arg__84_carry_n_4\,
      I2 => \Im_Im[-2]_i_2_n_0\,
      I3 => \arg__84_carry__0_n_7\,
      I4 => \Im_Im[0]_i_4_n_0\,
      O => \Im_Im[0]_i_2_n_0\
    );
\Im_Im[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F1"
    )
        port map (
      I0 => to_sulv(0),
      I1 => to_sulv(1),
      I2 => p_3_in,
      I3 => \arg__84_carry__0_n_6\,
      O => \Im_Im[0]_i_3_n_0\
    );
\Im_Im[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F1"
    )
        port map (
      I0 => to_sulv(0),
      I1 => to_sulv(1),
      I2 => p_3_in,
      I3 => \arg__84_carry_n_5\,
      O => \Im_Im[0]_i_4_n_0\
    );
\Im_Im[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00FF0101"
    )
        port map (
      I0 => \Im_Im[1]_i_2_n_0\,
      I1 => \Im_Im[1]_i_3_n_0\,
      I2 => p_3_in,
      I3 => \Im_Im[1]_i_4__0_n_0\,
      I4 => \Im_Im[1]_i_5_n_0\,
      I5 => \Im_Im[1]_i_6_n_0\,
      O => resize(4)
    );
\Im_Im[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \arg__84_carry__1_n_7\,
      I1 => p_3_in,
      I2 => to_sulv(1),
      I3 => to_sulv(0),
      O => \Im_Im[1]_i_2_n_0\
    );
\Im_Im[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F1"
    )
        port map (
      I0 => to_sulv(0),
      I1 => to_sulv(1),
      I2 => p_3_in,
      I3 => \arg__84_carry__0_n_4\,
      O => \Im_Im[1]_i_3_n_0\
    );
\Im_Im[1]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => to_sulv(0),
      I1 => to_sulv(1),
      I2 => p_3_in,
      O => \Im_Im[1]_i_4__0_n_0\
    );
\Im_Im[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFFEF"
    )
        port map (
      I0 => \Im_Im[4]_i_5_n_0\,
      I1 => \Im_Im[0]_i_3_n_0\,
      I2 => \arg__3\(5),
      I3 => \Im_Im[4]_i_4_n_0\,
      I4 => \Im_Im[4]_i_3_n_0\,
      O => \Im_Im[1]_i_5_n_0\
    );
\Im_Im[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \arg__84_carry__0_n_5\,
      I1 => p_3_in,
      I2 => to_sulv(1),
      I3 => to_sulv(0),
      O => \Im_Im[1]_i_6_n_0\
    );
\Im_Im[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCCFFFBCCCCFFFC"
    )
        port map (
      I0 => \arg__84_carry__1_n_7\,
      I1 => \Im_Im[4]_i_2_n_0\,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      I4 => p_3_in,
      I5 => \arg__84_carry__0_n_4\,
      O => resize(5)
    );
\Im_Im[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6000FFFEA000FFFA"
    )
        port map (
      I0 => \arg__84_carry__1_n_7\,
      I1 => \Im_Im[4]_i_2_n_0\,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      I4 => p_3_in,
      I5 => \arg__84_carry__0_n_4\,
      O => resize(6)
    );
\Im_Im[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => \arg__84_carry__0_n_4\,
      I1 => to_sulv(1),
      I2 => to_sulv(0),
      I3 => \Im_Im[4]_i_2_n_0\,
      I4 => \arg__84_carry__1_n_7\,
      I5 => p_3_in,
      O => \Im_Im[4]_i_1__0_n_0\
    );
\Im_Im[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004544"
    )
        port map (
      I0 => \Im_Im[1]_i_6_n_0\,
      I1 => \Im_Im[4]_i_3_n_0\,
      I2 => \Im_Im[4]_i_4_n_0\,
      I3 => \arg__3\(5),
      I4 => \Im_Im[0]_i_3_n_0\,
      I5 => \Im_Im[4]_i_5_n_0\,
      O => \Im_Im[4]_i_2_n_0\
    );
\Im_Im[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A0A0A08"
    )
        port map (
      I0 => \arg__3\(5),
      I1 => \arg__84_carry_n_5\,
      I2 => p_3_in,
      I3 => to_sulv(1),
      I4 => to_sulv(0),
      O => \Im_Im[4]_i_3_n_0\
    );
\Im_Im[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => \arg__84_carry_n_7\,
      I1 => \arg__0_carry_n_5\,
      I2 => \arg__0_carry_n_6\,
      I3 => \arg__0_carry_n_7\,
      I4 => \arg__0_carry_n_4\,
      I5 => \arg__29_carry_n_7\,
      O => \Im_Im[4]_i_4_n_0\
    );
\Im_Im[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F0F0F7F0F0F0FF"
    )
        port map (
      I0 => \arg__84_carry_n_5\,
      I1 => \arg__84_carry__0_n_7\,
      I2 => p_3_in,
      I3 => to_sulv(1),
      I4 => to_sulv(0),
      I5 => \arg__84_carry_n_4\,
      O => \Im_Im[4]_i_5_n_0\
    );
\Im_Im_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(2),
      Q => Im_Im(2)
    );
\Im_Im_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(1),
      Q => Im_Im(1)
    );
\Im_Im_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(0),
      Q => Im_Im(0)
    );
\Im_Im_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(3),
      Q => Im_Im(3)
    );
\Im_Im_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(4),
      Q => Im_Im(4)
    );
\Im_Im_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(5),
      Q => Im_Im(5)
    );
\Im_Im_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(6),
      Q => Im_Im(6)
    );
\Im_Im_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Im[4]_i_1__0_n_0\,
      Q => Im_Im(7)
    );
\Im_Re[-1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000E0"
    )
        port map (
      I0 => \Im_Re[0]_i_2_n_0\,
      I1 => \arg_inferred__2/i___84_carry__1_n_7\,
      I2 => \Im_Re[1]_i_3__0_n_0\,
      I3 => \Im_Re[4]_i_2__0_n_0\,
      I4 => \arg_inferred__2/i___84_carry__1_n_4\,
      I5 => \Im_Re[-1]_i_2_n_0\,
      O => \Im_Re[-1]_i_1_n_0\
    );
\Im_Re[-1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000336A000033AA"
    )
        port map (
      I0 => \arg_inferred__2/i___84_carry__0_n_7\,
      I1 => p_0_in1_in,
      I2 => \arg_inferred__2/i___84_carry_n_5\,
      I3 => \Im_Re[0]_i_2_n_0\,
      I4 => \Im_Re[1]_i_6_n_0\,
      I5 => \arg_inferred__2/i___84_carry_n_4\,
      O => \Im_Re[-1]_i_2_n_0\
    );
\Im_Re[-2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000E0"
    )
        port map (
      I0 => \Im_Re[0]_i_2_n_0\,
      I1 => \arg_inferred__2/i___84_carry__1_n_7\,
      I2 => \Im_Re[1]_i_3__0_n_0\,
      I3 => \Im_Re[4]_i_2__0_n_0\,
      I4 => \arg_inferred__2/i___84_carry__1_n_4\,
      I5 => \Im_Re[-2]_i_2_n_0\,
      O => \Im_Re[-2]_i_1_n_0\
    );
\Im_Re[-2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7505050785050508"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \arg_inferred__2/i___84_carry_n_5\,
      I2 => \arg_inferred__2/i___84_carry__1_n_4\,
      I3 => \arg_inferred__2/i___84_carry__1_n_5\,
      I4 => \arg_inferred__2/i___84_carry__1_n_6\,
      I5 => \arg_inferred__2/i___84_carry_n_4\,
      O => \Im_Re[-2]_i_2_n_0\
    );
\Im_Re[-3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000E0"
    )
        port map (
      I0 => \Im_Re[0]_i_2_n_0\,
      I1 => \arg_inferred__2/i___84_carry__1_n_7\,
      I2 => \Im_Re[1]_i_3__0_n_0\,
      I3 => \Im_Re[4]_i_2__0_n_0\,
      I4 => \arg_inferred__2/i___84_carry__1_n_4\,
      I5 => \Im_Re[-3]_i_2_n_0\,
      O => \Im_Re[-3]_i_1_n_0\
    );
\Im_Re[-3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000FFF52000FFF2"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \Im_Re[4]_i_5_n_0\,
      I2 => \arg_inferred__2/i___84_carry__1_n_6\,
      I3 => \arg_inferred__2/i___84_carry__1_n_5\,
      I4 => \arg_inferred__2/i___84_carry__1_n_4\,
      I5 => \arg_inferred__2/i___84_carry_n_5\,
      O => \Im_Re[-3]_i_2_n_0\
    );
\Im_Re[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000E0"
    )
        port map (
      I0 => \Im_Re[0]_i_2_n_0\,
      I1 => \arg_inferred__2/i___84_carry__1_n_7\,
      I2 => \Im_Re[1]_i_3__0_n_0\,
      I3 => \Im_Re[4]_i_2__0_n_0\,
      I4 => \arg_inferred__2/i___84_carry__1_n_4\,
      I5 => \Im_Re[0]_i_3_n_0\,
      O => \Im_Re[0]_i_1_n_0\
    );
\Im_Re[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \arg_inferred__2/i___84_carry__1_n_6\,
      I1 => \arg_inferred__2/i___84_carry__1_n_5\,
      I2 => \arg_inferred__2/i___84_carry__1_n_4\,
      O => \Im_Re[0]_i_2_n_0\
    );
\Im_Re[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FF2A00"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \Im_Re[4]_i_5_n_0\,
      I2 => \Im_Re[4]_i_6_n_0\,
      I3 => \Im_Re[4]_i_3_n_0\,
      I4 => \Im_Re[4]_i_4_n_0\,
      O => \Im_Re[0]_i_3_n_0\
    );
\Im_Re[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000004FFFF0004FF"
    )
        port map (
      I0 => \Im_Re[1]_i_2_n_0\,
      I1 => \Im_Re[1]_i_3__0_n_0\,
      I2 => \arg_inferred__2/i___84_carry__1_n_4\,
      I3 => \Im_Re[1]_i_4_n_0\,
      I4 => \Im_Re[1]_i_5_n_0\,
      I5 => \Im_Re[1]_i_6_n_0\,
      O => \Im_Re[1]_i_1_n_0\
    );
\Im_Re[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \arg_inferred__2/i___84_carry__1_n_7\,
      I1 => \arg_inferred__2/i___84_carry__1_n_4\,
      I2 => \arg_inferred__2/i___84_carry__1_n_5\,
      I3 => \arg_inferred__2/i___84_carry__1_n_6\,
      O => \Im_Re[1]_i_2_n_0\
    );
\Im_Re[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \arg_inferred__2/i___84_carry__1_n_6\,
      I1 => \arg_inferred__2/i___84_carry__1_n_5\,
      I2 => \arg_inferred__2/i___84_carry__1_n_4\,
      I3 => \arg_inferred__2/i___84_carry__0_n_4\,
      O => \Im_Re[1]_i_3__0_n_0\
    );
\Im_Re[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
        port map (
      I0 => \arg_inferred__2/i___84_carry__0_n_5\,
      I1 => \arg_inferred__2/i___84_carry__1_n_4\,
      I2 => \arg_inferred__2/i___84_carry__1_n_5\,
      I3 => \arg_inferred__2/i___84_carry__1_n_6\,
      O => \Im_Re[1]_i_4_n_0\
    );
\Im_Re[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFFFFFF"
    )
        port map (
      I0 => \Im_Re[4]_i_6_n_0\,
      I1 => \Im_Re[4]_i_5_n_0\,
      I2 => p_0_in1_in,
      I3 => \Im_Re[4]_i_4_n_0\,
      I4 => \Im_Re[4]_i_3_n_0\,
      O => \Im_Re[1]_i_5_n_0\
    );
\Im_Re[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \arg_inferred__2/i___84_carry__1_n_6\,
      I1 => \arg_inferred__2/i___84_carry__1_n_5\,
      I2 => \arg_inferred__2/i___84_carry__1_n_4\,
      O => \Im_Re[1]_i_6_n_0\
    );
\Im_Re[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C333FFFE3333FFF3"
    )
        port map (
      I0 => \arg_inferred__2/i___84_carry__1_n_7\,
      I1 => \Im_Re[4]_i_2__0_n_0\,
      I2 => \arg_inferred__2/i___84_carry__1_n_6\,
      I3 => \arg_inferred__2/i___84_carry__1_n_5\,
      I4 => \arg_inferred__2/i___84_carry__1_n_4\,
      I5 => \arg_inferred__2/i___84_carry__0_n_4\,
      O => \Im_Re[2]_i_1_n_0\
    );
\Im_Re[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FE80FE40FF80FE"
    )
        port map (
      I0 => \arg_inferred__2/i___84_carry__1_n_7\,
      I1 => \arg_inferred__2/i___84_carry__1_n_6\,
      I2 => \arg_inferred__2/i___84_carry__1_n_5\,
      I3 => \arg_inferred__2/i___84_carry__1_n_4\,
      I4 => \arg_inferred__2/i___84_carry__0_n_4\,
      I5 => \Im_Re[4]_i_2__0_n_0\,
      O => \Im_Re[3]_i_1_n_0\
    );
\Im_Re[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \Im_Re[4]_i_2__0_n_0\,
      I1 => \arg_inferred__2/i___84_carry__0_n_4\,
      I2 => \arg_inferred__2/i___84_carry__1_n_5\,
      I3 => \arg_inferred__2/i___84_carry__1_n_6\,
      I4 => \arg_inferred__2/i___84_carry__1_n_7\,
      I5 => \arg_inferred__2/i___84_carry__1_n_4\,
      O => \Im_Re[4]_i_1__0_n_0\
    );
\Im_Re[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => \Im_Re[4]_i_3_n_0\,
      I1 => \Im_Re[4]_i_4_n_0\,
      I2 => p_0_in1_in,
      I3 => \Im_Re[4]_i_5_n_0\,
      I4 => \Im_Re[4]_i_6_n_0\,
      I5 => \Im_Re[1]_i_4_n_0\,
      O => \Im_Re[4]_i_2__0_n_0\
    );
\Im_Re[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF00FF00FF0080"
    )
        port map (
      I0 => \arg_inferred__2/i___84_carry_n_4\,
      I1 => \arg_inferred__2/i___84_carry_n_5\,
      I2 => \arg_inferred__2/i___84_carry__0_n_7\,
      I3 => \arg_inferred__2/i___84_carry__1_n_4\,
      I4 => \arg_inferred__2/i___84_carry__1_n_5\,
      I5 => \arg_inferred__2/i___84_carry__1_n_6\,
      O => \Im_Re[4]_i_3_n_0\
    );
\Im_Re[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \arg_inferred__2/i___84_carry__1_n_6\,
      I1 => \arg_inferred__2/i___84_carry__1_n_5\,
      I2 => \arg_inferred__2/i___84_carry__1_n_4\,
      I3 => \arg_inferred__2/i___84_carry__0_n_6\,
      O => \Im_Re[4]_i_4_n_0\
    );
\Im_Re[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => \arg_inferred__2/i___0_carry_n_7\,
      I1 => \arg_inferred__2/i___0_carry_n_6\,
      I2 => \arg_inferred__2/i___84_carry_n_7\,
      I3 => \arg_inferred__2/i___0_carry_n_5\,
      I4 => \arg_inferred__2/i___29_carry_n_7\,
      I5 => \arg_inferred__2/i___0_carry_n_4\,
      O => \Im_Re[4]_i_5_n_0\
    );
\Im_Re[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F1"
    )
        port map (
      I0 => \arg_inferred__2/i___84_carry__1_n_6\,
      I1 => \arg_inferred__2/i___84_carry__1_n_5\,
      I2 => \arg_inferred__2/i___84_carry__1_n_4\,
      I3 => \arg_inferred__2/i___84_carry_n_5\,
      O => \Im_Re[4]_i_6_n_0\
    );
\Im_Re_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-1]_i_1_n_0\,
      Q => Im_Re(2)
    );
\Im_Re_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-2]_i_1_n_0\,
      Q => Im_Re(1)
    );
\Im_Re_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-3]_i_1_n_0\,
      Q => Im_Re(0)
    );
\Im_Re_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[0]_i_1_n_0\,
      Q => Im_Re(3)
    );
\Im_Re_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[1]_i_1_n_0\,
      Q => Im_Re(4)
    );
\Im_Re_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[2]_i_1_n_0\,
      Q => Im_Re(5)
    );
\Im_Re_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[3]_i_1_n_0\,
      Q => Im_Re(6)
    );
\Im_Re_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[4]_i_1__0_n_0\,
      Q => Im_Re(7)
    );
\Re_Im[-1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAABBABABBAABBBB"
    )
        port map (
      I0 => \Re_Im[3]_i_2_n_0\,
      I1 => \Re_Im[3]_i_3_n_0\,
      I2 => \Re_Im[-1]_i_2_n_0\,
      I3 => \arg_inferred__1/i___84_carry__0_n_7\,
      I4 => \Re_Im[3]_i_4_n_0\,
      I5 => \Re_Im[0]_i_2_n_0\,
      O => \Re_Im[-1]_i_1_n_0\
    );
\Re_Im[-1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F01FF03"
    )
        port map (
      I0 => \arg_inferred__1/i___84_carry_n_5\,
      I1 => \arg_inferred__1/i___84_carry__1_n_5\,
      I2 => \arg_inferred__1/i___84_carry__1_n_6\,
      I3 => \arg_inferred__1/i___84_carry__1_n_4\,
      I4 => \arg_inferred__1/i___84_carry_n_4\,
      O => \Re_Im[-1]_i_2_n_0\
    );
\Re_Im[-2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAEFFAE"
    )
        port map (
      I0 => \Re_Im[3]_i_2_n_0\,
      I1 => p_0_in5_in,
      I2 => \Re_Im[-2]_i_2_n_0\,
      I3 => \Re_Im[-2]_i_3_n_0\,
      I4 => \Re_Im[0]_i_2_n_0\,
      O => \Re_Im[-2]_i_1_n_0\
    );
\Re_Im[-2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F1"
    )
        port map (
      I0 => \arg_inferred__1/i___84_carry__1_n_6\,
      I1 => \arg_inferred__1/i___84_carry__1_n_5\,
      I2 => \arg_inferred__1/i___84_carry__1_n_4\,
      I3 => \arg_inferred__1/i___84_carry_n_5\,
      O => \Re_Im[-2]_i_2_n_0\
    );
\Re_Im[-2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg_inferred__1/i___84_carry_n_4\,
      I1 => \arg_inferred__1/i___84_carry__1_n_4\,
      I2 => \arg_inferred__1/i___84_carry__1_n_6\,
      I3 => \arg_inferred__1/i___84_carry__1_n_5\,
      O => \Re_Im[-2]_i_3_n_0\
    );
\Re_Im[-3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F373F3F333733"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => \Re_Im[3]_i_4_n_0\,
      I2 => \Re_Im[3]_i_3_n_0\,
      I3 => \arg_inferred__1/i___84_carry_n_5\,
      I4 => \Re_Im[-3]_i_2_n_0\,
      I5 => \Re_Im[0]_i_2_n_0\,
      O => \Re_Im[-3]_i_1_n_0\
    );
\Re_Im[-3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011001100110010"
    )
        port map (
      I0 => \Re_Im[0]_i_3_n_0\,
      I1 => \Re_Im[3]_i_6_n_0\,
      I2 => \arg_inferred__1/i___84_carry__1_n_7\,
      I3 => \arg_inferred__1/i___84_carry__1_n_4\,
      I4 => \arg_inferred__1/i___84_carry__1_n_6\,
      I5 => \arg_inferred__1/i___84_carry__1_n_5\,
      O => \Re_Im[-3]_i_2_n_0\
    );
\Re_Im[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFBAEAEAEFBAEFB"
    )
        port map (
      I0 => \Re_Im[3]_i_2_n_0\,
      I1 => \Re_Im[0]_i_2_n_0\,
      I2 => \Re_Im[0]_i_3_n_0\,
      I3 => \Re_Im[3]_i_3_n_0\,
      I4 => \arg_inferred__1/i___84_carry__0_n_6\,
      I5 => \Re_Im[3]_i_4_n_0\,
      O => \Re_Im[0]_i_1_n_0\
    );
\Re_Im[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888AAAA8888AAA8"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => \Re_Im[4]_i_4_n_0\,
      I2 => \arg_inferred__1/i___84_carry__1_n_6\,
      I3 => \arg_inferred__1/i___84_carry__1_n_5\,
      I4 => \arg_inferred__1/i___84_carry__1_n_4\,
      I5 => \arg_inferred__1/i___84_carry_n_5\,
      O => \Re_Im[0]_i_2_n_0\
    );
\Re_Im[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF7F"
    )
        port map (
      I0 => \arg_inferred__1/i___84_carry_n_4\,
      I1 => \arg_inferred__1/i___84_carry_n_5\,
      I2 => \arg_inferred__1/i___84_carry__0_n_7\,
      I3 => \arg_inferred__1/i___84_carry__1_n_4\,
      I4 => \arg_inferred__1/i___84_carry__1_n_6\,
      I5 => \arg_inferred__1/i___84_carry__1_n_5\,
      O => \Re_Im[0]_i_3_n_0\
    );
\Re_Im[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFABEAFFAAFE"
    )
        port map (
      I0 => \Re_Im[3]_i_2_n_0\,
      I1 => \arg_inferred__1/i___84_carry__1_n_5\,
      I2 => \arg_inferred__1/i___84_carry__1_n_6\,
      I3 => \arg_inferred__1/i___84_carry__1_n_4\,
      I4 => \arg_inferred__1/i___84_carry__0_n_5\,
      I5 => \Re_Im[1]_i_2_n_0\,
      O => \Re_Im[1]_i_1_n_0\
    );
\Re_Im[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D0"
    )
        port map (
      I0 => \Re_Im[-2]_i_2_n_0\,
      I1 => \Re_Im[4]_i_4_n_0\,
      I2 => p_0_in5_in,
      I3 => \Re_Im[0]_i_3_n_0\,
      I4 => \Re_Im[4]_i_3_n_0\,
      O => \Re_Im[1]_i_2_n_0\
    );
\Re_Im[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBBEEBBEEBBEEBE"
    )
        port map (
      I0 => \Re_Im[3]_i_2_n_0\,
      I1 => \Re_Im[4]_i_2_n_0\,
      I2 => \arg_inferred__1/i___84_carry__0_n_4\,
      I3 => \arg_inferred__1/i___84_carry__1_n_4\,
      I4 => \arg_inferred__1/i___84_carry__1_n_6\,
      I5 => \arg_inferred__1/i___84_carry__1_n_5\,
      O => \Re_Im[2]_i_1_n_0\
    );
\Re_Im[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEAAEEAAAFAAAF"
    )
        port map (
      I0 => \Re_Im[3]_i_2_n_0\,
      I1 => \arg_inferred__1/i___84_carry__1_n_7\,
      I2 => \Re_Im[4]_i_2_n_0\,
      I3 => \Re_Im[3]_i_3_n_0\,
      I4 => \arg_inferred__1/i___84_carry__0_n_4\,
      I5 => \Re_Im[3]_i_4_n_0\,
      O => \Re_Im[3]_i_1_n_0\
    );
\Re_Im[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000D0"
    )
        port map (
      I0 => \Re_Im[-2]_i_2_n_0\,
      I1 => \Re_Im[4]_i_4_n_0\,
      I2 => p_0_in5_in,
      I3 => \Re_Im[3]_i_5_n_0\,
      I4 => \Re_Im[3]_i_6_n_0\,
      I5 => \Re_Im[0]_i_3_n_0\,
      O => \Re_Im[3]_i_2_n_0\
    );
\Re_Im[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \arg_inferred__1/i___84_carry__1_n_6\,
      I1 => \arg_inferred__1/i___84_carry__1_n_5\,
      I2 => \arg_inferred__1/i___84_carry__1_n_4\,
      O => \Re_Im[3]_i_3_n_0\
    );
\Re_Im[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \arg_inferred__1/i___84_carry__1_n_4\,
      I1 => \arg_inferred__1/i___84_carry__1_n_6\,
      I2 => \arg_inferred__1/i___84_carry__1_n_5\,
      O => \Re_Im[3]_i_4_n_0\
    );
\Re_Im[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCD"
    )
        port map (
      I0 => \arg_inferred__1/i___84_carry__1_n_7\,
      I1 => \arg_inferred__1/i___84_carry__1_n_4\,
      I2 => \arg_inferred__1/i___84_carry__1_n_6\,
      I3 => \arg_inferred__1/i___84_carry__1_n_5\,
      O => \Re_Im[3]_i_5_n_0\
    );
\Re_Im[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F01FF03FF03FF03"
    )
        port map (
      I0 => \arg_inferred__1/i___84_carry__0_n_4\,
      I1 => \arg_inferred__1/i___84_carry__1_n_5\,
      I2 => \arg_inferred__1/i___84_carry__1_n_6\,
      I3 => \arg_inferred__1/i___84_carry__1_n_4\,
      I4 => \arg_inferred__1/i___84_carry__0_n_6\,
      I5 => \arg_inferred__1/i___84_carry__0_n_5\,
      O => \Re_Im[3]_i_6_n_0\
    );
\Re_Im[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => \arg_inferred__1/i___84_carry__1_n_5\,
      I1 => \arg_inferred__1/i___84_carry__1_n_6\,
      I2 => \arg_inferred__1/i___84_carry__0_n_4\,
      I3 => \Re_Im[4]_i_2_n_0\,
      I4 => \arg_inferred__1/i___84_carry__1_n_7\,
      I5 => \arg_inferred__1/i___84_carry__1_n_4\,
      O => \Re_Im[4]_i_1__0_n_0\
    );
\Re_Im[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010001010"
    )
        port map (
      I0 => \Re_Im[4]_i_3_n_0\,
      I1 => \Re_Im[0]_i_3_n_0\,
      I2 => p_0_in5_in,
      I3 => \Re_Im[4]_i_4_n_0\,
      I4 => \Re_Im[-2]_i_2_n_0\,
      I5 => \Re_Im[4]_i_5_n_0\,
      O => \Re_Im[4]_i_2_n_0\
    );
\Re_Im[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4CCD"
    )
        port map (
      I0 => \arg_inferred__1/i___84_carry__0_n_6\,
      I1 => \arg_inferred__1/i___84_carry__1_n_4\,
      I2 => \arg_inferred__1/i___84_carry__1_n_6\,
      I3 => \arg_inferred__1/i___84_carry__1_n_5\,
      O => \Re_Im[4]_i_3_n_0\
    );
\Re_Im[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF6"
    )
        port map (
      I0 => \arg_inferred__1/i___0_carry_n_4\,
      I1 => \arg_inferred__1/i___29_carry_n_7\,
      I2 => \arg_inferred__1/i___0_carry_n_6\,
      I3 => \arg_inferred__1/i___0_carry_n_7\,
      I4 => \arg_inferred__1/i___84_carry_n_7\,
      I5 => \arg_inferred__1/i___0_carry_n_5\,
      O => \Re_Im[4]_i_4_n_0\
    );
\Re_Im[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F1"
    )
        port map (
      I0 => \arg_inferred__1/i___84_carry__1_n_5\,
      I1 => \arg_inferred__1/i___84_carry__1_n_6\,
      I2 => \arg_inferred__1/i___84_carry__1_n_4\,
      I3 => \arg_inferred__1/i___84_carry__0_n_5\,
      O => \Re_Im[4]_i_5_n_0\
    );
\Re_Im_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-1]_i_1_n_0\,
      Q => Re_Im(2)
    );
\Re_Im_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-2]_i_1_n_0\,
      Q => Re_Im(1)
    );
\Re_Im_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-3]_i_1_n_0\,
      Q => Re_Im(0)
    );
\Re_Im_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[0]_i_1_n_0\,
      Q => Re_Im(3)
    );
\Re_Im_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[1]_i_1_n_0\,
      Q => Re_Im(4)
    );
\Re_Im_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[2]_i_1_n_0\,
      Q => Re_Im(5)
    );
\Re_Im_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[3]_i_1_n_0\,
      Q => Re_Im(6)
    );
\Re_Im_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[4]_i_1__0_n_0\,
      Q => Re_Im(7)
    );
\Re_Re[-1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000E0"
    )
        port map (
      I0 => \Re_Re[0]_i_2__0_n_0\,
      I1 => \arg_inferred__0/i___84_carry__1_n_7\,
      I2 => \Re_Re[4]_i_2_n_0\,
      I3 => \Re_Re[1]_i_3_n_0\,
      I4 => \arg_inferred__0/i___84_carry__1_n_4\,
      I5 => \Re_Re[-1]_i_2_n_0\,
      O => \Re_Re[-1]_i_1_n_0\
    );
\Re_Re[-1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0515055505400500"
    )
        port map (
      I0 => \Re_Re[1]_i_5_n_0\,
      I1 => \arg_inferred__0/i___84_carry_n_5\,
      I2 => p_0_in10_in,
      I3 => \Re_Re[0]_i_2__0_n_0\,
      I4 => \arg_inferred__0/i___84_carry_n_4\,
      I5 => \arg_inferred__0/i___84_carry__0_n_7\,
      O => \Re_Re[-1]_i_2_n_0\
    );
\Re_Re[-2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000E0"
    )
        port map (
      I0 => \Re_Re[0]_i_2__0_n_0\,
      I1 => \arg_inferred__0/i___84_carry__1_n_7\,
      I2 => \Re_Re[4]_i_2_n_0\,
      I3 => \Re_Re[1]_i_3_n_0\,
      I4 => \arg_inferred__0/i___84_carry__1_n_4\,
      I5 => \Re_Re[-2]_i_2_n_0\,
      O => \Re_Re[-2]_i_1_n_0\
    );
\Re_Re[-2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000555780005558"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => \arg_inferred__0/i___84_carry_n_5\,
      I2 => \arg_inferred__0/i___84_carry__1_n_5\,
      I3 => \arg_inferred__0/i___84_carry__1_n_6\,
      I4 => \arg_inferred__0/i___84_carry__1_n_4\,
      I5 => \arg_inferred__0/i___84_carry_n_4\,
      O => \Re_Re[-2]_i_2_n_0\
    );
\Re_Re[-3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000E0"
    )
        port map (
      I0 => \Re_Re[0]_i_2__0_n_0\,
      I1 => \arg_inferred__0/i___84_carry__1_n_7\,
      I2 => \Re_Re[4]_i_2_n_0\,
      I3 => \Re_Re[1]_i_3_n_0\,
      I4 => \arg_inferred__0/i___84_carry__1_n_4\,
      I5 => \Re_Re[-3]_i_2_n_0\,
      O => \Re_Re[-3]_i_1_n_0\
    );
\Re_Re[-3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F0F0F052F0F0F02"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => \Re_Re[4]_i_6_n_0\,
      I2 => \arg_inferred__0/i___84_carry__1_n_4\,
      I3 => \arg_inferred__0/i___84_carry__1_n_6\,
      I4 => \arg_inferred__0/i___84_carry__1_n_5\,
      I5 => \arg_inferred__0/i___84_carry_n_5\,
      O => \Re_Re[-3]_i_2_n_0\
    );
\Re_Re[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000E0"
    )
        port map (
      I0 => \Re_Re[0]_i_2__0_n_0\,
      I1 => \arg_inferred__0/i___84_carry__1_n_7\,
      I2 => \Re_Re[4]_i_2_n_0\,
      I3 => \Re_Re[1]_i_3_n_0\,
      I4 => \arg_inferred__0/i___84_carry__1_n_4\,
      I5 => \Re_Re[0]_i_3_n_0\,
      O => \Re_Re[0]_i_1_n_0\
    );
\Re_Re[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \arg_inferred__0/i___84_carry__1_n_4\,
      I1 => \arg_inferred__0/i___84_carry__1_n_6\,
      I2 => \arg_inferred__0/i___84_carry__1_n_5\,
      O => \Re_Re[0]_i_2__0_n_0\
    );
\Re_Re[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75778A88"
    )
        port map (
      I0 => \Re_Re[4]_i_3_n_0\,
      I1 => \Re_Re[4]_i_5_n_0\,
      I2 => \Re_Re[4]_i_6_n_0\,
      I3 => p_0_in10_in,
      I4 => \Re_Re[4]_i_4_n_0\,
      O => \Re_Re[0]_i_3_n_0\
    );
\Re_Re[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FF01000000FF"
    )
        port map (
      I0 => \Re_Re[1]_i_2_n_0\,
      I1 => \Re_Re[1]_i_3_n_0\,
      I2 => \arg_inferred__0/i___84_carry__1_n_4\,
      I3 => \Re_Re[1]_i_4_n_0\,
      I4 => \Re_Re[1]_i_5_n_0\,
      I5 => \Re_Re[1]_i_6_n_0\,
      O => \Re_Re[1]_i_1_n_0\
    );
\Re_Re[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5501"
    )
        port map (
      I0 => \arg_inferred__0/i___84_carry__1_n_7\,
      I1 => \arg_inferred__0/i___84_carry__1_n_5\,
      I2 => \arg_inferred__0/i___84_carry__1_n_6\,
      I3 => \arg_inferred__0/i___84_carry__1_n_4\,
      O => \Re_Re[1]_i_2_n_0\
    );
\Re_Re[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAB"
    )
        port map (
      I0 => \arg_inferred__0/i___84_carry__1_n_4\,
      I1 => \arg_inferred__0/i___84_carry__1_n_6\,
      I2 => \arg_inferred__0/i___84_carry__1_n_5\,
      I3 => \arg_inferred__0/i___84_carry__0_n_4\,
      O => \Re_Re[1]_i_3_n_0\
    );
\Re_Re[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5501"
    )
        port map (
      I0 => \arg_inferred__0/i___84_carry__0_n_5\,
      I1 => \arg_inferred__0/i___84_carry__1_n_5\,
      I2 => \arg_inferred__0/i___84_carry__1_n_6\,
      I3 => \arg_inferred__0/i___84_carry__1_n_4\,
      O => \Re_Re[1]_i_4_n_0\
    );
\Re_Re[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \arg_inferred__0/i___84_carry__1_n_4\,
      I1 => \arg_inferred__0/i___84_carry__1_n_6\,
      I2 => \arg_inferred__0/i___84_carry__1_n_5\,
      O => \Re_Re[1]_i_5_n_0\
    );
\Re_Re[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2000000"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => \Re_Re[4]_i_6_n_0\,
      I2 => \Re_Re[4]_i_5_n_0\,
      I3 => \Re_Re[4]_i_4_n_0\,
      I4 => \Re_Re[4]_i_3_n_0\,
      O => \Re_Re[1]_i_6_n_0\
    );
\Re_Re[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FCFCFCBCFCFCFCC"
    )
        port map (
      I0 => \arg_inferred__0/i___84_carry__1_n_7\,
      I1 => \Re_Re[4]_i_2_n_0\,
      I2 => \arg_inferred__0/i___84_carry__1_n_4\,
      I3 => \arg_inferred__0/i___84_carry__1_n_6\,
      I4 => \arg_inferred__0/i___84_carry__1_n_5\,
      I5 => \arg_inferred__0/i___84_carry__0_n_4\,
      O => \Re_Re[2]_i_1_n_0\
    );
\Re_Re[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F0F0F0EAF0F0F0A"
    )
        port map (
      I0 => \arg_inferred__0/i___84_carry__1_n_7\,
      I1 => \Re_Re[4]_i_2_n_0\,
      I2 => \arg_inferred__0/i___84_carry__1_n_4\,
      I3 => \arg_inferred__0/i___84_carry__1_n_6\,
      I4 => \arg_inferred__0/i___84_carry__1_n_5\,
      I5 => \arg_inferred__0/i___84_carry__0_n_4\,
      O => \Re_Re[3]_i_1_n_0\
    );
\Re_Re[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => \arg_inferred__0/i___84_carry__0_n_4\,
      I1 => \arg_inferred__0/i___84_carry__1_n_5\,
      I2 => \arg_inferred__0/i___84_carry__1_n_6\,
      I3 => \Re_Re[4]_i_2_n_0\,
      I4 => \arg_inferred__0/i___84_carry__1_n_7\,
      I5 => \arg_inferred__0/i___84_carry__1_n_4\,
      O => \Re_Re[4]_i_1__0_n_0\
    );
\Re_Re[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080888080"
    )
        port map (
      I0 => \Re_Re[4]_i_3_n_0\,
      I1 => \Re_Re[4]_i_4_n_0\,
      I2 => \Re_Re[4]_i_5_n_0\,
      I3 => \Re_Re[4]_i_6_n_0\,
      I4 => p_0_in10_in,
      I5 => \Re_Re[1]_i_4_n_0\,
      O => \Re_Re[4]_i_2_n_0\
    );
\Re_Re[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFF80000FFF0"
    )
        port map (
      I0 => \arg_inferred__0/i___84_carry__0_n_7\,
      I1 => \arg_inferred__0/i___84_carry_n_4\,
      I2 => \arg_inferred__0/i___84_carry__1_n_5\,
      I3 => \arg_inferred__0/i___84_carry__1_n_6\,
      I4 => \arg_inferred__0/i___84_carry__1_n_4\,
      I5 => \arg_inferred__0/i___84_carry_n_5\,
      O => \Re_Re[4]_i_3_n_0\
    );
\Re_Re[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \arg_inferred__0/i___84_carry__1_n_4\,
      I1 => \arg_inferred__0/i___84_carry__1_n_6\,
      I2 => \arg_inferred__0/i___84_carry__1_n_5\,
      I3 => \arg_inferred__0/i___84_carry__0_n_6\,
      O => \Re_Re[4]_i_4_n_0\
    );
\Re_Re[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAA8"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => \arg_inferred__0/i___84_carry_n_5\,
      I2 => \arg_inferred__0/i___84_carry__1_n_5\,
      I3 => \arg_inferred__0/i___84_carry__1_n_6\,
      I4 => \arg_inferred__0/i___84_carry__1_n_4\,
      O => \Re_Re[4]_i_5_n_0\
    );
\Re_Re[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => \arg_inferred__0/i___84_carry_n_7\,
      I1 => \arg_inferred__0/i___0_carry_n_5\,
      I2 => \arg_inferred__0/i___0_carry_n_6\,
      I3 => \arg_inferred__0/i___0_carry_n_7\,
      I4 => \arg_inferred__0/i___0_carry_n_4\,
      I5 => \arg_inferred__0/i___29_carry_n_7\,
      O => \Re_Re[4]_i_6_n_0\
    );
\Re_Re_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-1]_i_1_n_0\,
      Q => Re_Re(2)
    );
\Re_Re_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-2]_i_1_n_0\,
      Q => Re_Re(1)
    );
\Re_Re_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-3]_i_1_n_0\,
      Q => Re_Re(0)
    );
\Re_Re_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[0]_i_1_n_0\,
      Q => Re_Re(3)
    );
\Re_Re_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[1]_i_1_n_0\,
      Q => Re_Re(4)
    );
\Re_Re_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[2]_i_1_n_0\,
      Q => Re_Re(5)
    );
\Re_Re_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[3]_i_1_n_0\,
      Q => Re_Re(6)
    );
\Re_Re_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[4]_i_1__0_n_0\,
      Q => Re_Re(7)
    );
\arg__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg__0_carry_n_0\,
      CO(2) => \arg__0_carry_n_1\,
      CO(1) => \arg__0_carry_n_2\,
      CO(0) => \arg__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \arg__0_carry_i_1_n_0\,
      DI(2) => \arg__0_carry_i_2_n_0\,
      DI(1) => \arg__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \arg__0_carry_n_4\,
      O(2) => \arg__0_carry_n_5\,
      O(1) => \arg__0_carry_n_6\,
      O(0) => \arg__0_carry_n_7\,
      S(3) => \arg__0_carry_i_4_n_0\,
      S(2) => \arg__0_carry_i_5_n_0\,
      S(1) => \arg__0_carry_i_6_n_0\,
      S(0) => \arg__0_carry_i_7_n_0\
    );
\arg__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg__0_carry_n_0\,
      CO(3) => \arg__0_carry__0_n_0\,
      CO(2) => \arg__0_carry__0_n_1\,
      CO(1) => \arg__0_carry__0_n_2\,
      CO(0) => \arg__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \arg__0_carry__0_i_1_n_0\,
      DI(2) => \arg__0_carry__0_i_2_n_0\,
      DI(1) => \arg__0_carry__0_i_3_n_0\,
      DI(0) => \arg__0_carry__0_i_4_n_0\,
      O(3) => \arg__0_carry__0_n_4\,
      O(2) => \arg__0_carry__0_n_5\,
      O(1) => \arg__0_carry__0_n_6\,
      O(0) => \arg__0_carry__0_n_7\,
      S(3) => \arg__0_carry__0_i_5_n_0\,
      S(2) => \arg__0_carry__0_i_6_n_0\,
      S(1) => \arg__0_carry__0_i_7_n_0\,
      S(0) => \arg__0_carry__0_i_8_n_0\
    );
\arg__0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800080"
    )
        port map (
      I0 => \arg__58_carry__1_0\(6),
      I1 => \arg__0_carry_i_10_n_0\,
      I2 => \arg__58_carry__1_0\(5),
      I3 => \arg__0_carry_i_9_n_0\,
      I4 => \arg__0_carry_i_8_n_0\,
      I5 => \arg__58_carry__1_0\(4),
      O => \arg__0_carry__0_i_1_n_0\
    );
\arg__0_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD5037FFFD5FF7FF"
    )
        port map (
      I0 => \arg__58_carry__1_0\(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg__58_carry__1_0\(5),
      O => \arg__0_carry__0_i_10_n_0\
    );
\arg__0_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD5037FFFD5FF7FF"
    )
        port map (
      I0 => \arg__58_carry__1_0\(3),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg__58_carry__1_0\(4),
      O => \arg__0_carry__0_i_11_n_0\
    );
\arg__0_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD5037FFFD5FF7FF"
    )
        port map (
      I0 => \arg__58_carry__1_0\(2),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg__58_carry__1_0\(3),
      O => \arg__0_carry__0_i_12_n_0\
    );
\arg__0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800080"
    )
        port map (
      I0 => \arg__58_carry__1_0\(5),
      I1 => \arg__0_carry_i_10_n_0\,
      I2 => \arg__58_carry__1_0\(4),
      I3 => \arg__0_carry_i_9_n_0\,
      I4 => \arg__0_carry_i_8_n_0\,
      I5 => \arg__58_carry__1_0\(3),
      O => \arg__0_carry__0_i_2_n_0\
    );
\arg__0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800080"
    )
        port map (
      I0 => \arg__58_carry__1_0\(4),
      I1 => \arg__0_carry_i_10_n_0\,
      I2 => \arg__58_carry__1_0\(3),
      I3 => \arg__0_carry_i_9_n_0\,
      I4 => \arg__0_carry_i_8_n_0\,
      I5 => \arg__58_carry__1_0\(2),
      O => \arg__0_carry__0_i_3_n_0\
    );
\arg__0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800080"
    )
        port map (
      I0 => \arg__58_carry__1_0\(3),
      I1 => \arg__0_carry_i_10_n_0\,
      I2 => \arg__58_carry__1_0\(2),
      I3 => \arg__0_carry_i_9_n_0\,
      I4 => \arg__0_carry_i_8_n_0\,
      I5 => \arg__58_carry__1_0\(1),
      O => \arg__0_carry__0_i_4_n_0\
    );
\arg__0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969666666666"
    )
        port map (
      I0 => \arg__0_carry__0_i_1_n_0\,
      I1 => \arg__0_carry__0_i_9_n_0\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => \arg__58_carry__1_0\(7),
      O => \arg__0_carry__0_i_5_n_0\
    );
\arg__0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6666AAA59999555"
    )
        port map (
      I0 => \arg__0_carry__0_i_2_n_0\,
      I1 => \arg__58_carry__1_0\(6),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \arg__0_carry__0_i_10_n_0\,
      O => \arg__0_carry__0_i_6_n_0\
    );
\arg__0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6666AAA59999555"
    )
        port map (
      I0 => \arg__0_carry__0_i_3_n_0\,
      I1 => \arg__58_carry__1_0\(5),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \arg__0_carry__0_i_11_n_0\,
      O => \arg__0_carry__0_i_7_n_0\
    );
\arg__0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6666AAA59999555"
    )
        port map (
      I0 => \arg__0_carry__0_i_4_n_0\,
      I1 => \arg__58_carry__1_0\(4),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \arg__0_carry__0_i_12_n_0\,
      O => \arg__0_carry__0_i_8_n_0\
    );
\arg__0_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD5037FFFD5FF7FF"
    )
        port map (
      I0 => \arg__58_carry__1_0\(5),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg__58_carry__1_0\(6),
      O => \arg__0_carry__0_i_9_n_0\
    );
\arg__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg__0_carry__0_n_0\,
      CO(3) => \NLW_arg__0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg__0_carry__1_n_1\,
      CO(1) => \NLW_arg__0_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \arg__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \arg__0_carry__1_i_1_n_0\,
      DI(0) => \arg__0_carry__1_i_2_n_0\,
      O(3 downto 2) => \NLW_arg__0_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg__0_carry__1_n_6\,
      O(0) => \arg__0_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \arg__0_carry__1_i_3_n_0\,
      S(0) => \arg__0_carry__1_i_4_n_0\
    );
\arg__0_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A002080"
    )
        port map (
      I0 => \arg__58_carry__1_0\(6),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      O => \arg__0_carry__1_i_1_n_0\
    );
\arg__0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070777700700070"
    )
        port map (
      I0 => \arg__58_carry__1_0\(7),
      I1 => \arg__0_carry_i_10_n_0\,
      I2 => \arg__58_carry__1_0\(6),
      I3 => \arg__0_carry_i_9_n_0\,
      I4 => \arg__0_carry_i_8_n_0\,
      I5 => \arg__58_carry__1_0\(5),
      O => \arg__0_carry__1_i_2_n_0\
    );
\arg__0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF99FFFF9FF9FFF"
    )
        port map (
      I0 => \arg__58_carry__1_0\(6),
      I1 => \arg__58_carry__1_0\(7),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \arg__0_carry__1_i_3_n_0\
    );
\arg__0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2D3032FFA50FF5"
    )
        port map (
      I0 => \arg__58_carry__1_0\(5),
      I1 => \arg__0_carry_i_10_n_0\,
      I2 => \arg__58_carry__1_0\(6),
      I3 => \arg__0_carry_i_8_n_0\,
      I4 => \arg__0_carry_i_9_n_0\,
      I5 => \arg__58_carry__1_0\(7),
      O => \arg__0_carry__1_i_4_n_0\
    );
\arg__0_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD2F222F222F22"
    )
        port map (
      I0 => \arg__58_carry__1_0\(1),
      I1 => \arg__0_carry_i_8_n_0\,
      I2 => \arg__0_carry_i_9_n_0\,
      I3 => \arg__58_carry__1_0\(2),
      I4 => \arg__0_carry_i_10_n_0\,
      I5 => \arg__58_carry__1_0\(3),
      O => \arg__0_carry_i_1_n_0\
    );
\arg__0_carry_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => \arg__0_carry_i_10_n_0\
    );
\arg__0_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACCA00AC00CA00"
    )
        port map (
      I0 => \arg__58_carry__1_0\(1),
      I1 => \arg__58_carry__1_0\(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \arg__0_carry_i_2_n_0\
    );
\arg__0_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \arg__58_carry__1_0\(1),
      O => \arg__0_carry_i_3_n_0\
    );
\arg__0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD2F222F222F22"
    )
        port map (
      I0 => \arg__58_carry__1_0\(1),
      I1 => \arg__0_carry_i_8_n_0\,
      I2 => \arg__0_carry_i_9_n_0\,
      I3 => \arg__58_carry__1_0\(2),
      I4 => \arg__0_carry_i_10_n_0\,
      I5 => \arg__58_carry__1_0\(3),
      O => \arg__0_carry_i_4_n_0\
    );
\arg__0_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BB4B444B444B44"
    )
        port map (
      I0 => \arg__0_carry_i_8_n_0\,
      I1 => \arg__58_carry__1_0\(0),
      I2 => \arg__0_carry_i_9_n_0\,
      I3 => \arg__58_carry__1_0\(1),
      I4 => \arg__58_carry__1_0\(2),
      I5 => \arg__0_carry_i_10_n_0\,
      O => \arg__0_carry_i_5_n_0\
    );
\arg__0_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12A5480022AA8800"
    )
        port map (
      I0 => \arg__58_carry__1_0\(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg__58_carry__1_0\(0),
      O => \arg__0_carry_i_6_n_0\
    );
\arg__0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \arg__58_carry__1_0\(0),
      O => \arg__0_carry_i_7_n_0\
    );
\arg__0_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E7B7"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      O => \arg__0_carry_i_8_n_0\
    );
\arg__0_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC7F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \arg__0_carry_i_9_n_0\
    );
\arg__29_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg__29_carry_n_0\,
      CO(2) => \arg__29_carry_n_1\,
      CO(1) => \arg__29_carry_n_2\,
      CO(0) => \arg__29_carry_n_3\,
      CYINIT => '0',
      DI(3) => \arg__29_carry_i_1_n_0\,
      DI(2) => \arg__29_carry_i_2_n_0\,
      DI(1) => \arg__29_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \arg__29_carry_n_4\,
      O(2) => \arg__29_carry_n_5\,
      O(1) => \arg__29_carry_n_6\,
      O(0) => \arg__29_carry_n_7\,
      S(3) => \arg__29_carry_i_4_n_0\,
      S(2) => \arg__29_carry_i_5_n_0\,
      S(1) => \arg__29_carry_i_6_n_0\,
      S(0) => \arg__29_carry_i_7_n_0\
    );
\arg__29_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg__29_carry_n_0\,
      CO(3) => \arg__29_carry__0_n_0\,
      CO(2) => \arg__29_carry__0_n_1\,
      CO(1) => \arg__29_carry__0_n_2\,
      CO(0) => \arg__29_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \arg__29_carry__0_i_1_n_0\,
      DI(2) => \arg__29_carry__0_i_2_n_0\,
      DI(1) => \arg__29_carry__0_i_3_n_0\,
      DI(0) => \arg__29_carry__0_i_4_n_0\,
      O(3) => \arg__29_carry__0_n_4\,
      O(2) => \arg__29_carry__0_n_5\,
      O(1) => \arg__29_carry__0_n_6\,
      O(0) => \arg__29_carry__0_n_7\,
      S(3) => \arg__29_carry__0_i_5_n_0\,
      S(2) => \arg__29_carry__0_i_6_n_0\,
      S(1) => \arg__29_carry__0_i_7_n_0\,
      S(0) => \arg__29_carry__0_i_8_n_0\
    );
\arg__29_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008008F880800"
    )
        port map (
      I0 => \arg__29_carry_i_9_n_0\,
      I1 => \arg__58_carry__1_0\(4),
      I2 => \arg__29_carry_i_10_n_0\,
      I3 => \arg__58_carry__1_0\(5),
      I4 => \arg__58_carry__1_0\(6),
      I5 => \arg__29_carry_i_8_n_0\,
      O => \arg__29_carry__0_i_1_n_0\
    );
\arg__29_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808A80"
    )
        port map (
      I0 => \arg__58_carry__1_0\(6),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \arg__29_carry__0_i_10_n_0\
    );
\arg__29_carry__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808A80"
    )
        port map (
      I0 => \arg__58_carry__1_0\(5),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \arg__29_carry__0_i_11_n_0\
    );
\arg__29_carry__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808A80"
    )
        port map (
      I0 => \arg__58_carry__1_0\(4),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \arg__29_carry__0_i_12_n_0\
    );
\arg__29_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008008F880800"
    )
        port map (
      I0 => \arg__29_carry_i_9_n_0\,
      I1 => \arg__58_carry__1_0\(3),
      I2 => \arg__29_carry_i_10_n_0\,
      I3 => \arg__58_carry__1_0\(4),
      I4 => \arg__58_carry__1_0\(5),
      I5 => \arg__29_carry_i_8_n_0\,
      O => \arg__29_carry__0_i_2_n_0\
    );
\arg__29_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008008F880800"
    )
        port map (
      I0 => \arg__29_carry_i_9_n_0\,
      I1 => \arg__58_carry__1_0\(2),
      I2 => \arg__29_carry_i_10_n_0\,
      I3 => \arg__58_carry__1_0\(3),
      I4 => \arg__58_carry__1_0\(4),
      I5 => \arg__29_carry_i_8_n_0\,
      O => \arg__29_carry__0_i_3_n_0\
    );
\arg__29_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008008F880800"
    )
        port map (
      I0 => \arg__29_carry_i_9_n_0\,
      I1 => \arg__58_carry__1_0\(1),
      I2 => \arg__29_carry_i_10_n_0\,
      I3 => \arg__58_carry__1_0\(2),
      I4 => \arg__58_carry__1_0\(3),
      I5 => \arg__29_carry_i_8_n_0\,
      O => \arg__29_carry__0_i_4_n_0\
    );
\arg__29_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A6A6A6A6595959"
    )
        port map (
      I0 => \arg__29_carry__0_i_1_n_0\,
      I1 => \arg__58_carry__1_0\(6),
      I2 => \arg__29_carry_i_10_n_0\,
      I3 => \arg__29_carry_i_9_n_0\,
      I4 => \arg__58_carry__1_0\(5),
      I5 => \arg__29_carry__0_i_9_n_0\,
      O => \arg__29_carry__0_i_5_n_0\
    );
\arg__29_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A659595959A6A6A6"
    )
        port map (
      I0 => \arg__29_carry__0_i_2_n_0\,
      I1 => \arg__58_carry__1_0\(5),
      I2 => \arg__29_carry_i_10_n_0\,
      I3 => \arg__58_carry__1_0\(4),
      I4 => \arg__29_carry_i_9_n_0\,
      I5 => \arg__29_carry__0_i_10_n_0\,
      O => \arg__29_carry__0_i_6_n_0\
    );
\arg__29_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A659595959A6A6A6"
    )
        port map (
      I0 => \arg__29_carry__0_i_3_n_0\,
      I1 => \arg__58_carry__1_0\(4),
      I2 => \arg__29_carry_i_10_n_0\,
      I3 => \arg__58_carry__1_0\(3),
      I4 => \arg__29_carry_i_9_n_0\,
      I5 => \arg__29_carry__0_i_11_n_0\,
      O => \arg__29_carry__0_i_7_n_0\
    );
\arg__29_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A659595959A6A6A6"
    )
        port map (
      I0 => \arg__29_carry__0_i_4_n_0\,
      I1 => \arg__58_carry__1_0\(3),
      I2 => \arg__29_carry_i_10_n_0\,
      I3 => \arg__58_carry__1_0\(2),
      I4 => \arg__29_carry_i_9_n_0\,
      I5 => \arg__29_carry__0_i_12_n_0\,
      O => \arg__29_carry__0_i_8_n_0\
    );
\arg__29_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808A80"
    )
        port map (
      I0 => \arg__58_carry__1_0\(7),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \arg__29_carry__0_i_9_n_0\
    );
\arg__29_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg__29_carry__0_n_0\,
      CO(3) => \NLW_arg__29_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg__29_carry__1_n_1\,
      CO(1) => \NLW_arg__29_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \arg__29_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \arg__29_carry__1_i_1_n_0\,
      DI(0) => \arg__29_carry__1_i_2_n_0\,
      O(3 downto 2) => \NLW_arg__29_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg__29_carry__1_n_6\,
      O(0) => \arg__29_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \arg__29_carry__1_i_3_n_0\,
      S(0) => \arg__29_carry__1_i_4_n_0\
    );
\arg__29_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A0020028A08200"
    )
        port map (
      I0 => \arg__58_carry__1_0\(6),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg__58_carry__1_0\(7),
      O => \arg__29_carry__1_i_1_n_0\
    );
\arg__29_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC50DC504000DC50"
    )
        port map (
      I0 => \arg__29_carry_i_10_n_0\,
      I1 => \arg__58_carry__1_0\(5),
      I2 => \arg__58_carry__1_0\(6),
      I3 => \arg__29_carry_i_9_n_0\,
      I4 => \arg__58_carry__1_0\(7),
      I5 => \arg__29_carry_i_8_n_0\,
      O => \arg__29_carry__1_i_2_n_0\
    );
\arg__29_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E23FBFFBD57F7FF7"
    )
        port map (
      I0 => \arg__58_carry__1_0\(6),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \arg__58_carry__1_0\(7),
      O => \arg__29_carry__1_i_3_n_0\
    );
\arg__29_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87FF18A0C3FFF30F"
    )
        port map (
      I0 => \arg__29_carry_i_8_n_0\,
      I1 => \arg__58_carry__1_0\(5),
      I2 => \arg__58_carry__1_0\(6),
      I3 => \arg__29_carry_i_9_n_0\,
      I4 => \arg__29_carry_i_10_n_0\,
      I5 => \arg__58_carry__1_0\(7),
      O => \arg__29_carry__1_i_4_n_0\
    );
\arg__29_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4444BBBB444B444"
    )
        port map (
      I0 => \arg__29_carry_i_8_n_0\,
      I1 => \arg__58_carry__1_0\(3),
      I2 => \arg__29_carry_i_9_n_0\,
      I3 => \arg__58_carry__1_0\(1),
      I4 => \arg__29_carry_i_10_n_0\,
      I5 => \arg__58_carry__1_0\(2),
      O => \arg__29_carry_i_1_n_0\
    );
\arg__29_carry_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"67"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      O => \arg__29_carry_i_10_n_0\
    );
\arg__29_carry_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808A80"
    )
        port map (
      I0 => \arg__58_carry__1_0\(3),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \arg__29_carry_i_11_n_0\
    );
\arg__29_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B748E20C88882200"
    )
        port map (
      I0 => \arg__58_carry__1_0\(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \arg__58_carry__1_0\(0),
      O => \arg__29_carry_i_2_n_0\
    );
\arg__29_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => \arg__58_carry__1_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      O => \arg__29_carry_i_3_n_0\
    );
\arg__29_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCC66669666"
    )
        port map (
      I0 => \arg__58_carry__1_0\(2),
      I1 => \arg__29_carry_i_11_n_0\,
      I2 => \arg__58_carry__1_0\(1),
      I3 => \arg__29_carry_i_9_n_0\,
      I4 => \arg__58_carry__1_0\(0),
      I5 => \arg__29_carry_i_10_n_0\,
      O => \arg__29_carry_i_4_n_0\
    );
\arg__29_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8788787787888788"
    )
        port map (
      I0 => \arg__58_carry__1_0\(0),
      I1 => \arg__29_carry_i_9_n_0\,
      I2 => \arg__29_carry_i_10_n_0\,
      I3 => \arg__58_carry__1_0\(1),
      I4 => \arg__29_carry_i_8_n_0\,
      I5 => \arg__58_carry__1_0\(2),
      O => \arg__29_carry_i_5_n_0\
    );
\arg__29_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38CF3400C8C0C400"
    )
        port map (
      I0 => Q(2),
      I1 => \arg__58_carry__1_0\(1),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg__58_carry__1_0\(0),
      O => \arg__29_carry_i_6_n_0\
    );
\arg__29_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808A80"
    )
        port map (
      I0 => \arg__58_carry__1_0\(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \arg__29_carry_i_7_n_0\
    );
\arg__29_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"037B"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      O => \arg__29_carry_i_8_n_0\
    );
\arg__29_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7882"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      O => \arg__29_carry_i_9_n_0\
    );
\arg__58_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg__58_carry_n_0\,
      CO(2) => \arg__58_carry_n_1\,
      CO(1) => \arg__58_carry_n_2\,
      CO(0) => \arg__58_carry_n_3\,
      CYINIT => '0',
      DI(3) => \arg__58_carry_i_1_n_0\,
      DI(2) => \arg__58_carry_i_2_n_0\,
      DI(1) => \arg__58_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \arg__58_carry_n_4\,
      O(2) => \arg__58_carry_n_5\,
      O(1) => \arg__58_carry_n_6\,
      O(0) => \arg__58_carry_n_7\,
      S(3) => \arg__58_carry_i_4_n_0\,
      S(2) => \arg__58_carry_i_5_n_0\,
      S(1) => \arg__58_carry_i_6_n_0\,
      S(0) => \arg__58_carry_i_7_n_0\
    );
\arg__58_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg__58_carry_n_0\,
      CO(3) => \arg__58_carry__0_n_0\,
      CO(2) => \arg__58_carry__0_n_1\,
      CO(1) => \arg__58_carry__0_n_2\,
      CO(0) => \arg__58_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \arg__58_carry__0_i_1_n_0\,
      DI(2) => \arg__58_carry__0_i_2_n_0\,
      DI(1) => \arg__58_carry__0_i_3_n_0\,
      DI(0) => \arg__58_carry__0_i_4_n_0\,
      O(3) => \arg__58_carry__0_n_4\,
      O(2) => \arg__58_carry__0_n_5\,
      O(1) => \arg__58_carry__0_n_6\,
      O(0) => \arg__58_carry__0_n_7\,
      S(3) => \arg__58_carry__0_i_5_n_0\,
      S(2) => \arg__58_carry__0_i_6_n_0\,
      S(1) => \arg__58_carry__0_i_7_n_0\,
      S(0) => \arg__58_carry__0_i_8_n_0\
    );
\arg__58_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C555400000000"
    )
        port map (
      I0 => \arg__58_carry__1_0\(5),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \arg__58_carry__1_0\(6),
      O => \arg__58_carry__0_i_1_n_0\
    );
\arg__58_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C555400000000"
    )
        port map (
      I0 => \arg__58_carry__1_0\(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \arg__58_carry__1_0\(5),
      O => \arg__58_carry__0_i_2_n_0\
    );
\arg__58_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C555400000000"
    )
        port map (
      I0 => \arg__58_carry__1_0\(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \arg__58_carry__1_0\(4),
      O => \arg__58_carry__0_i_3_n_0\
    );
\arg__58_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C555400000000"
    )
        port map (
      I0 => \arg__58_carry__1_0\(2),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \arg__58_carry__1_0\(3),
      O => \arg__58_carry__0_i_4_n_0\
    );
\arg__58_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"030CF60C"
    )
        port map (
      I0 => \arg__58_carry__1_0\(5),
      I1 => \arg__58_carry__1_0\(7),
      I2 => \arg__58_carry_i_8_n_0\,
      I3 => \arg__58_carry__1_0\(6),
      I4 => \arg__58_carry_i_9_n_0\,
      O => \arg__58_carry__0_i_5_n_0\
    );
\arg__58_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC09F3F3"
    )
        port map (
      I0 => \arg__58_carry__1_0\(4),
      I1 => \arg__58_carry__1_0\(6),
      I2 => \arg__58_carry_i_8_n_0\,
      I3 => \arg__58_carry_i_9_n_0\,
      I4 => \arg__58_carry__1_0\(5),
      O => \arg__58_carry__0_i_6_n_0\
    );
\arg__58_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC09F3F3"
    )
        port map (
      I0 => \arg__58_carry__1_0\(3),
      I1 => \arg__58_carry__1_0\(5),
      I2 => \arg__58_carry_i_8_n_0\,
      I3 => \arg__58_carry_i_9_n_0\,
      I4 => \arg__58_carry__1_0\(4),
      O => \arg__58_carry__0_i_7_n_0\
    );
\arg__58_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC09F3F3"
    )
        port map (
      I0 => \arg__58_carry__1_0\(2),
      I1 => \arg__58_carry__1_0\(4),
      I2 => \arg__58_carry_i_8_n_0\,
      I3 => \arg__58_carry_i_9_n_0\,
      I4 => \arg__58_carry__1_0\(3),
      O => \arg__58_carry__0_i_8_n_0\
    );
\arg__58_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg__58_carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg__58_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg__58_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \arg__58_carry__1_i_1_n_0\,
      O(3 downto 2) => \NLW_arg__58_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg__58_carry__1_n_6\,
      O(0) => \arg__58_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \arg__58_carry__1_i_2_n_0\
    );
\arg__58_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF30003FFFF5557"
    )
        port map (
      I0 => \arg__58_carry__1_0\(6),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \arg__58_carry__1_0\(7),
      O => \arg__58_carry__1_i_1_n_0\
    );
\arg__58_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF3FDDDDDDDF"
    )
        port map (
      I0 => \arg__58_carry__1_0\(6),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg__58_carry__1_0\(7),
      O => \arg__58_carry__1_i_2_n_0\
    );
\arg__58_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \arg__58_carry__1_0\(1),
      O => \arg__58_carry_i_1_n_0\
    );
\arg__58_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA8"
    )
        port map (
      I0 => \arg__58_carry__1_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      O => \arg__58_carry_i_2_n_0\
    );
\arg__58_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF01FFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \arg__58_carry__1_0\(0),
      O => \arg__58_carry_i_3_n_0\
    );
\arg__58_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C590CA6"
    )
        port map (
      I0 => \arg__58_carry__1_0\(1),
      I1 => \arg__58_carry__1_0\(3),
      I2 => \arg__58_carry_i_8_n_0\,
      I3 => \arg__58_carry_i_9_n_0\,
      I4 => \arg__58_carry__1_0\(2),
      O => \arg__58_carry_i_4_n_0\
    );
\arg__58_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C55540000AAA8"
    )
        port map (
      I0 => \arg__58_carry__1_0\(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \arg__58_carry__1_0\(2),
      O => \arg__58_carry_i_5_n_0\
    );
\arg__58_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3AAABFFFF5557"
    )
        port map (
      I0 => \arg__58_carry__1_0\(0),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \arg__58_carry__1_0\(1),
      O => \arg__58_carry_i_6_n_0\
    );
\arg__58_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222A2220"
    )
        port map (
      I0 => \arg__58_carry__1_0\(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \arg__58_carry_i_7_n_0\
    );
\arg__58_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD01"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      O => \arg__58_carry_i_8_n_0\
    );
\arg__58_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \arg__58_carry_i_9_n_0\
    );
\arg__84_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg__84_carry_n_0\,
      CO(2) => \arg__84_carry_n_1\,
      CO(1) => \arg__84_carry_n_2\,
      CO(0) => \arg__84_carry_n_3\,
      CYINIT => '0',
      DI(3) => \arg__84_carry_i_1_n_0\,
      DI(2) => \arg__84_carry_i_2_n_0\,
      DI(1) => \arg__84_carry_i_3_n_0\,
      DI(0) => \arg__84_carry_i_4_n_0\,
      O(3) => \arg__84_carry_n_4\,
      O(2) => \arg__84_carry_n_5\,
      O(1) => \arg__3\(5),
      O(0) => \arg__84_carry_n_7\,
      S(3) => \arg__84_carry_i_5_n_0\,
      S(2) => \arg__84_carry_i_6_n_0\,
      S(1) => \arg__84_carry_i_7_n_0\,
      S(0) => \arg__84_carry_i_8_n_0\
    );
\arg__84_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg__84_carry_n_0\,
      CO(3) => \arg__84_carry__0_n_0\,
      CO(2) => \arg__84_carry__0_n_1\,
      CO(1) => \arg__84_carry__0_n_2\,
      CO(0) => \arg__84_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \arg__84_carry__0_i_1_n_0\,
      DI(2) => \arg__84_carry__0_i_2_n_0\,
      DI(1) => \arg__84_carry__0_i_3_n_0\,
      DI(0) => \arg__84_carry__0_i_4_n_0\,
      O(3) => \arg__84_carry__0_n_4\,
      O(2) => \arg__84_carry__0_n_5\,
      O(1) => \arg__84_carry__0_n_6\,
      O(0) => \arg__84_carry__0_n_7\,
      S(3) => \arg__84_carry__0_i_5_n_0\,
      S(2) => \arg__84_carry__0_i_6_n_0\,
      S(1) => \arg__84_carry__0_i_7_n_0\,
      S(0) => \arg__84_carry__0_i_8_n_0\
    );
\arg__84_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg__58_carry__0_n_7\,
      I1 => \arg__0_carry__1_n_1\,
      I2 => \arg__29_carry__0_n_4\,
      O => \arg__84_carry__0_i_1_n_0\
    );
\arg__84_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg__58_carry_n_4\,
      I1 => \arg__0_carry__1_n_6\,
      I2 => \arg__29_carry__0_n_5\,
      O => \arg__84_carry__0_i_2_n_0\
    );
\arg__84_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg__58_carry_n_5\,
      I1 => \arg__0_carry__1_n_7\,
      I2 => \arg__29_carry__0_n_6\,
      O => \arg__84_carry__0_i_3_n_0\
    );
\arg__84_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg__58_carry_n_6\,
      I1 => \arg__0_carry__0_n_4\,
      I2 => \arg__29_carry__0_n_7\,
      O => \arg__84_carry__0_i_4_n_0\
    );
\arg__84_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \arg__29_carry__0_n_4\,
      I1 => \arg__0_carry__1_n_1\,
      I2 => \arg__58_carry__0_n_7\,
      I3 => \arg__29_carry__1_n_7\,
      I4 => \arg__58_carry__0_n_6\,
      O => \arg__84_carry__0_i_5_n_0\
    );
\arg__84_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \arg__84_carry__0_i_2_n_0\,
      I1 => \arg__58_carry__0_n_7\,
      I2 => \arg__0_carry__1_n_1\,
      I3 => \arg__29_carry__0_n_4\,
      O => \arg__84_carry__0_i_6_n_0\
    );
\arg__84_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \arg__58_carry_n_4\,
      I1 => \arg__0_carry__1_n_6\,
      I2 => \arg__29_carry__0_n_5\,
      I3 => \arg__84_carry__0_i_3_n_0\,
      O => \arg__84_carry__0_i_7_n_0\
    );
\arg__84_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \arg__58_carry_n_5\,
      I1 => \arg__0_carry__1_n_7\,
      I2 => \arg__29_carry__0_n_6\,
      I3 => \arg__84_carry__0_i_4_n_0\,
      O => \arg__84_carry__0_i_8_n_0\
    );
\arg__84_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg__84_carry__0_n_0\,
      CO(3) => \NLW_arg__84_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg__84_carry__1_n_1\,
      CO(1) => \arg__84_carry__1_n_2\,
      CO(0) => \arg__84_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \arg__58_carry__1_n_7\,
      DI(1) => \arg__84_carry__1_i_1_n_0\,
      DI(0) => \arg__84_carry__1_i_2_n_0\,
      O(3) => p_3_in,
      O(2 downto 1) => to_sulv(1 downto 0),
      O(0) => \arg__84_carry__1_n_7\,
      S(3) => \arg__58_carry__1_n_6\,
      S(2) => \arg__84_carry__1_i_3_n_0\,
      S(1) => \arg__84_carry__1_i_4_n_0\,
      S(0) => \arg__84_carry__1_i_5_n_0\
    );
\arg__84_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg__58_carry__0_n_5\,
      I1 => \arg__29_carry__1_n_6\,
      O => \arg__84_carry__1_i_1_n_0\
    );
\arg__84_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg__58_carry__0_n_6\,
      I1 => \arg__29_carry__1_n_7\,
      O => \arg__84_carry__1_i_2_n_0\
    );
\arg__84_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \arg__29_carry__1_n_1\,
      I1 => \arg__58_carry__0_n_4\,
      I2 => \arg__58_carry__1_n_7\,
      O => \arg__84_carry__1_i_3_n_0\
    );
\arg__84_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg__29_carry__1_n_6\,
      I1 => \arg__58_carry__0_n_5\,
      I2 => \arg__29_carry__1_n_1\,
      I3 => \arg__58_carry__0_n_4\,
      O => \arg__84_carry__1_i_4_n_0\
    );
\arg__84_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg__29_carry__1_n_7\,
      I1 => \arg__58_carry__0_n_6\,
      I2 => \arg__29_carry__1_n_6\,
      I3 => \arg__58_carry__0_n_5\,
      O => \arg__84_carry__1_i_5_n_0\
    );
\arg__84_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg__58_carry_n_7\,
      I1 => \arg__0_carry__0_n_5\,
      I2 => \arg__29_carry_n_4\,
      O => \arg__84_carry_i_1_n_0\
    );
\arg__84_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg__29_carry_n_5\,
      I1 => \arg__0_carry__0_n_6\,
      O => \arg__84_carry_i_2_n_0\
    );
\arg__84_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg__29_carry_n_6\,
      I1 => \arg__0_carry__0_n_7\,
      O => \arg__84_carry_i_3_n_0\
    );
\arg__84_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg__29_carry_n_7\,
      I1 => \arg__0_carry_n_4\,
      O => \arg__84_carry_i_4_n_0\
    );
\arg__84_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \arg__58_carry_n_6\,
      I1 => \arg__0_carry__0_n_4\,
      I2 => \arg__29_carry__0_n_7\,
      I3 => \arg__84_carry_i_1_n_0\,
      O => \arg__84_carry_i_5_n_0\
    );
\arg__84_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \arg__58_carry_n_7\,
      I1 => \arg__0_carry__0_n_5\,
      I2 => \arg__29_carry_n_4\,
      I3 => \arg__84_carry_i_2_n_0\,
      O => \arg__84_carry_i_6_n_0\
    );
\arg__84_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \arg__29_carry_n_5\,
      I1 => \arg__0_carry__0_n_6\,
      I2 => \arg__0_carry__0_n_7\,
      I3 => \arg__29_carry_n_6\,
      O => \arg__84_carry_i_7_n_0\
    );
\arg__84_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg__0_carry_n_4\,
      I1 => \arg__29_carry_n_7\,
      I2 => \arg__0_carry__0_n_7\,
      I3 => \arg__29_carry_n_6\,
      O => \arg__84_carry_i_8_n_0\
    );
\arg_inferred__0/i___0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i___0_carry_n_0\,
      CO(2) => \arg_inferred__0/i___0_carry_n_1\,
      CO(1) => \arg_inferred__0/i___0_carry_n_2\,
      CO(0) => \arg_inferred__0/i___0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry_i_1_n_0\,
      DI(2) => \i___0_carry_i_2_n_0\,
      DI(1) => \i___0_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__0/i___0_carry_n_4\,
      O(2) => \arg_inferred__0/i___0_carry_n_5\,
      O(1) => \arg_inferred__0/i___0_carry_n_6\,
      O(0) => \arg_inferred__0/i___0_carry_n_7\,
      S(3) => \i___0_carry_i_4_n_0\,
      S(2) => \i___0_carry_i_5_n_0\,
      S(1) => \i___0_carry_i_6_n_0\,
      S(0) => \i___0_carry_i_7__0_n_0\
    );
\arg_inferred__0/i___0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i___0_carry_n_0\,
      CO(3) => \arg_inferred__0/i___0_carry__0_n_0\,
      CO(2) => \arg_inferred__0/i___0_carry__0_n_1\,
      CO(1) => \arg_inferred__0/i___0_carry__0_n_2\,
      CO(0) => \arg_inferred__0/i___0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry__0_i_1_n_0\,
      DI(2) => \i___0_carry__0_i_2_n_0\,
      DI(1) => \i___0_carry__0_i_3_n_0\,
      DI(0) => \i___0_carry__0_i_4_n_0\,
      O(3) => \arg_inferred__0/i___0_carry__0_n_4\,
      O(2) => \arg_inferred__0/i___0_carry__0_n_5\,
      O(1) => \arg_inferred__0/i___0_carry__0_n_6\,
      O(0) => \arg_inferred__0/i___0_carry__0_n_7\,
      S(3) => \i___0_carry__0_i_5_n_0\,
      S(2) => \i___0_carry__0_i_6_n_0\,
      S(1) => \i___0_carry__0_i_7_n_0\,
      S(0) => \i___0_carry__0_i_8_n_0\
    );
\arg_inferred__0/i___0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i___0_carry__0_n_0\,
      CO(3) => \NLW_arg_inferred__0/i___0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg_inferred__0/i___0_carry__1_n_1\,
      CO(1) => \NLW_arg_inferred__0/i___0_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \arg_inferred__0/i___0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i___0_carry__1_i_1__0_n_0\,
      DI(0) => \i___0_carry__1_i_2_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__0/i___0_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__0/i___0_carry__1_n_6\,
      O(0) => \arg_inferred__0/i___0_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i___0_carry__1_i_3_n_0\,
      S(0) => \i___0_carry__1_i_4_n_0\
    );
\arg_inferred__0/i___29_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i___29_carry_n_0\,
      CO(2) => \arg_inferred__0/i___29_carry_n_1\,
      CO(1) => \arg_inferred__0/i___29_carry_n_2\,
      CO(0) => \arg_inferred__0/i___29_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___29_carry_i_1__0_n_0\,
      DI(2) => \i___29_carry_i_2_n_0\,
      DI(1) => \i___29_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__0/i___29_carry_n_4\,
      O(2) => \arg_inferred__0/i___29_carry_n_5\,
      O(1) => \arg_inferred__0/i___29_carry_n_6\,
      O(0) => \arg_inferred__0/i___29_carry_n_7\,
      S(3) => \i___29_carry_i_4_n_0\,
      S(2) => \i___29_carry_i_5_n_0\,
      S(1) => \i___29_carry_i_6_n_0\,
      S(0) => \i___29_carry_i_7__1_n_0\
    );
\arg_inferred__0/i___29_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i___29_carry_n_0\,
      CO(3) => \arg_inferred__0/i___29_carry__0_n_0\,
      CO(2) => \arg_inferred__0/i___29_carry__0_n_1\,
      CO(1) => \arg_inferred__0/i___29_carry__0_n_2\,
      CO(0) => \arg_inferred__0/i___29_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___29_carry__0_i_1__0_n_0\,
      DI(2) => \i___29_carry__0_i_2__0_n_0\,
      DI(1) => \i___29_carry__0_i_3__0_n_0\,
      DI(0) => \i___29_carry__0_i_4__0_n_0\,
      O(3) => \arg_inferred__0/i___29_carry__0_n_4\,
      O(2) => \arg_inferred__0/i___29_carry__0_n_5\,
      O(1) => \arg_inferred__0/i___29_carry__0_n_6\,
      O(0) => \arg_inferred__0/i___29_carry__0_n_7\,
      S(3) => \i___29_carry__0_i_5_n_0\,
      S(2) => \i___29_carry__0_i_6_n_0\,
      S(1) => \i___29_carry__0_i_7_n_0\,
      S(0) => \i___29_carry__0_i_8_n_0\
    );
\arg_inferred__0/i___29_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i___29_carry__0_n_0\,
      CO(3) => \NLW_arg_inferred__0/i___29_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg_inferred__0/i___29_carry__1_n_1\,
      CO(1) => \NLW_arg_inferred__0/i___29_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \arg_inferred__0/i___29_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i___29_carry__1_i_1__0_n_0\,
      DI(0) => \i___29_carry__1_i_2__0_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__0/i___29_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__0/i___29_carry__1_n_6\,
      O(0) => \arg_inferred__0/i___29_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i___29_carry__1_i_3_n_0\,
      S(0) => \i___29_carry__1_i_4_n_0\
    );
\arg_inferred__0/i___58_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i___58_carry_n_0\,
      CO(2) => \arg_inferred__0/i___58_carry_n_1\,
      CO(1) => \arg_inferred__0/i___58_carry_n_2\,
      CO(0) => \arg_inferred__0/i___58_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___58_carry_i_1__0_n_0\,
      DI(2) => \i___58_carry_i_2__0_n_0\,
      DI(1) => \i___58_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__0/i___58_carry_n_4\,
      O(2) => \arg_inferred__0/i___58_carry_n_5\,
      O(1) => \arg_inferred__0/i___58_carry_n_6\,
      O(0) => \arg_inferred__0/i___58_carry_n_7\,
      S(3) => \i___58_carry_i_4_n_0\,
      S(2) => \i___58_carry_i_5_n_0\,
      S(1) => \i___58_carry_i_6_n_0\,
      S(0) => \i___58_carry_i_7__0_n_0\
    );
\arg_inferred__0/i___58_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i___58_carry_n_0\,
      CO(3) => \arg_inferred__0/i___58_carry__0_n_0\,
      CO(2) => \arg_inferred__0/i___58_carry__0_n_1\,
      CO(1) => \arg_inferred__0/i___58_carry__0_n_2\,
      CO(0) => \arg_inferred__0/i___58_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___58_carry__0_i_1_n_0\,
      DI(2) => \i___58_carry__0_i_2_n_0\,
      DI(1) => \i___58_carry__0_i_3_n_0\,
      DI(0) => \i___58_carry__0_i_4_n_0\,
      O(3) => \arg_inferred__0/i___58_carry__0_n_4\,
      O(2) => \arg_inferred__0/i___58_carry__0_n_5\,
      O(1) => \arg_inferred__0/i___58_carry__0_n_6\,
      O(0) => \arg_inferred__0/i___58_carry__0_n_7\,
      S(3) => \i___58_carry__0_i_5_n_0\,
      S(2) => \i___58_carry__0_i_6_n_0\,
      S(1) => \i___58_carry__0_i_7_n_0\,
      S(0) => \i___58_carry__0_i_8_n_0\
    );
\arg_inferred__0/i___58_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i___58_carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg_inferred__0/i___58_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__0/i___58_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i___58_carry__1_i_1__0_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__0/i___58_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__0/i___58_carry__1_n_6\,
      O(0) => \arg_inferred__0/i___58_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \i___58_carry__1_i_2_n_0\
    );
\arg_inferred__0/i___84_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i___84_carry_n_0\,
      CO(2) => \arg_inferred__0/i___84_carry_n_1\,
      CO(1) => \arg_inferred__0/i___84_carry_n_2\,
      CO(0) => \arg_inferred__0/i___84_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___84_carry_i_1_n_0\,
      DI(2) => \i___84_carry_i_2_n_0\,
      DI(1) => \i___84_carry_i_3_n_0\,
      DI(0) => \i___84_carry_i_4_n_0\,
      O(3) => \arg_inferred__0/i___84_carry_n_4\,
      O(2) => \arg_inferred__0/i___84_carry_n_5\,
      O(1) => p_0_in10_in,
      O(0) => \arg_inferred__0/i___84_carry_n_7\,
      S(3) => \i___84_carry_i_5_n_0\,
      S(2) => \i___84_carry_i_6_n_0\,
      S(1) => \i___84_carry_i_7_n_0\,
      S(0) => \i___84_carry_i_8_n_0\
    );
\arg_inferred__0/i___84_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i___84_carry_n_0\,
      CO(3) => \arg_inferred__0/i___84_carry__0_n_0\,
      CO(2) => \arg_inferred__0/i___84_carry__0_n_1\,
      CO(1) => \arg_inferred__0/i___84_carry__0_n_2\,
      CO(0) => \arg_inferred__0/i___84_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___84_carry__0_i_1_n_0\,
      DI(2) => \i___84_carry__0_i_2_n_0\,
      DI(1) => \i___84_carry__0_i_3_n_0\,
      DI(0) => \i___84_carry__0_i_4_n_0\,
      O(3) => \arg_inferred__0/i___84_carry__0_n_4\,
      O(2) => \arg_inferred__0/i___84_carry__0_n_5\,
      O(1) => \arg_inferred__0/i___84_carry__0_n_6\,
      O(0) => \arg_inferred__0/i___84_carry__0_n_7\,
      S(3) => \i___84_carry__0_i_5_n_0\,
      S(2) => \i___84_carry__0_i_6_n_0\,
      S(1) => \i___84_carry__0_i_7_n_0\,
      S(0) => \i___84_carry__0_i_8_n_0\
    );
\arg_inferred__0/i___84_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i___84_carry__0_n_0\,
      CO(3) => \NLW_arg_inferred__0/i___84_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg_inferred__0/i___84_carry__1_n_1\,
      CO(1) => \arg_inferred__0/i___84_carry__1_n_2\,
      CO(0) => \arg_inferred__0/i___84_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \arg_inferred__0/i___58_carry__1_n_7\,
      DI(1) => \i___84_carry__1_i_1_n_0\,
      DI(0) => \i___84_carry__1_i_2_n_0\,
      O(3) => \arg_inferred__0/i___84_carry__1_n_4\,
      O(2) => \arg_inferred__0/i___84_carry__1_n_5\,
      O(1) => \arg_inferred__0/i___84_carry__1_n_6\,
      O(0) => \arg_inferred__0/i___84_carry__1_n_7\,
      S(3) => \arg_inferred__0/i___58_carry__1_n_6\,
      S(2) => \i___84_carry__1_i_3_n_0\,
      S(1) => \i___84_carry__1_i_4_n_0\,
      S(0) => \i___84_carry__1_i_5_n_0\
    );
\arg_inferred__1/i___0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i___0_carry_n_0\,
      CO(2) => \arg_inferred__1/i___0_carry_n_1\,
      CO(1) => \arg_inferred__1/i___0_carry_n_2\,
      CO(0) => \arg_inferred__1/i___0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry_i_1__1_n_0\,
      DI(2) => \i___0_carry_i_2__0_n_0\,
      DI(1) => \i___0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__1/i___0_carry_n_4\,
      O(2) => \arg_inferred__1/i___0_carry_n_5\,
      O(1) => \arg_inferred__1/i___0_carry_n_6\,
      O(0) => \arg_inferred__1/i___0_carry_n_7\,
      S(3) => \i___0_carry_i_4__0_n_0\,
      S(2) => \i___0_carry_i_5__0_n_0\,
      S(1) => \i___0_carry_i_6__0_n_0\,
      S(0) => \i___0_carry_i_7_n_0\
    );
\arg_inferred__1/i___0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i___0_carry_n_0\,
      CO(3) => \arg_inferred__1/i___0_carry__0_n_0\,
      CO(2) => \arg_inferred__1/i___0_carry__0_n_1\,
      CO(1) => \arg_inferred__1/i___0_carry__0_n_2\,
      CO(0) => \arg_inferred__1/i___0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry__0_i_1__1_n_0\,
      DI(2) => \i___0_carry__0_i_2__1_n_0\,
      DI(1) => \i___0_carry__0_i_3__1_n_0\,
      DI(0) => \i___0_carry__0_i_4__1_n_0\,
      O(3) => \arg_inferred__1/i___0_carry__0_n_4\,
      O(2) => \arg_inferred__1/i___0_carry__0_n_5\,
      O(1) => \arg_inferred__1/i___0_carry__0_n_6\,
      O(0) => \arg_inferred__1/i___0_carry__0_n_7\,
      S(3) => \i___0_carry__0_i_5__0_n_0\,
      S(2) => \i___0_carry__0_i_6__0_n_0\,
      S(1) => \i___0_carry__0_i_7__0_n_0\,
      S(0) => \i___0_carry__0_i_8__0_n_0\
    );
\arg_inferred__1/i___0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i___0_carry__0_n_0\,
      CO(3) => \NLW_arg_inferred__1/i___0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg_inferred__1/i___0_carry__1_n_1\,
      CO(1) => \NLW_arg_inferred__1/i___0_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \arg_inferred__1/i___0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i___0_carry__1_i_1__1_n_0\,
      DI(0) => \i___0_carry__1_i_2__1_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__1/i___0_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__1/i___0_carry__1_n_6\,
      O(0) => \arg_inferred__1/i___0_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i___0_carry__1_i_3__0_n_0\,
      S(0) => \i___0_carry__1_i_4__0_n_0\
    );
\arg_inferred__1/i___29_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i___29_carry_n_0\,
      CO(2) => \arg_inferred__1/i___29_carry_n_1\,
      CO(1) => \arg_inferred__1/i___29_carry_n_2\,
      CO(0) => \arg_inferred__1/i___29_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___29_carry_i_1__1_n_0\,
      DI(2) => \i___29_carry_i_2__0_n_0\,
      DI(1) => \i___29_carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__1/i___29_carry_n_4\,
      O(2) => \arg_inferred__1/i___29_carry_n_5\,
      O(1) => \arg_inferred__1/i___29_carry_n_6\,
      O(0) => \arg_inferred__1/i___29_carry_n_7\,
      S(3) => \i___29_carry_i_4__0_n_0\,
      S(2) => \i___29_carry_i_5__0_n_0\,
      S(1) => \i___29_carry_i_6__0_n_0\,
      S(0) => \i___29_carry_i_7_n_0\
    );
\arg_inferred__1/i___29_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i___29_carry_n_0\,
      CO(3) => \arg_inferred__1/i___29_carry__0_n_0\,
      CO(2) => \arg_inferred__1/i___29_carry__0_n_1\,
      CO(1) => \arg_inferred__1/i___29_carry__0_n_2\,
      CO(0) => \arg_inferred__1/i___29_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___29_carry__0_i_1__1_n_0\,
      DI(2) => \i___29_carry__0_i_2__1_n_0\,
      DI(1) => \i___29_carry__0_i_3__1_n_0\,
      DI(0) => \i___29_carry__0_i_4__1_n_0\,
      O(3) => \arg_inferred__1/i___29_carry__0_n_4\,
      O(2) => \arg_inferred__1/i___29_carry__0_n_5\,
      O(1) => \arg_inferred__1/i___29_carry__0_n_6\,
      O(0) => \arg_inferred__1/i___29_carry__0_n_7\,
      S(3) => \i___29_carry__0_i_5__0_n_0\,
      S(2) => \i___29_carry__0_i_6__0_n_0\,
      S(1) => \i___29_carry__0_i_7__0_n_0\,
      S(0) => \i___29_carry__0_i_8__0_n_0\
    );
\arg_inferred__1/i___29_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i___29_carry__0_n_0\,
      CO(3) => \NLW_arg_inferred__1/i___29_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg_inferred__1/i___29_carry__1_n_1\,
      CO(1) => \NLW_arg_inferred__1/i___29_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \arg_inferred__1/i___29_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i___29_carry__1_i_1__1_n_0\,
      DI(0) => \i___29_carry__1_i_2__1_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__1/i___29_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__1/i___29_carry__1_n_6\,
      O(0) => \arg_inferred__1/i___29_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i___29_carry__1_i_3__0_n_0\,
      S(0) => \i___29_carry__1_i_4__0_n_0\
    );
\arg_inferred__1/i___58_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i___58_carry_n_0\,
      CO(2) => \arg_inferred__1/i___58_carry_n_1\,
      CO(1) => \arg_inferred__1/i___58_carry_n_2\,
      CO(0) => \arg_inferred__1/i___58_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___58_carry_i_1__1_n_0\,
      DI(2) => \i___58_carry_i_2__1_n_0\,
      DI(1) => \i___58_carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__1/i___58_carry_n_4\,
      O(2) => \arg_inferred__1/i___58_carry_n_5\,
      O(1) => \arg_inferred__1/i___58_carry_n_6\,
      O(0) => \arg_inferred__1/i___58_carry_n_7\,
      S(3) => \i___58_carry_i_4__1_n_0\,
      S(2) => \i___58_carry_i_5__0_n_0\,
      S(1) => \i___58_carry_i_6__0_n_0\,
      S(0) => \i___58_carry_i_7__1_n_0\
    );
\arg_inferred__1/i___58_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i___58_carry_n_0\,
      CO(3) => \arg_inferred__1/i___58_carry__0_n_0\,
      CO(2) => \arg_inferred__1/i___58_carry__0_n_1\,
      CO(1) => \arg_inferred__1/i___58_carry__0_n_2\,
      CO(0) => \arg_inferred__1/i___58_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___58_carry__0_i_1__1_n_0\,
      DI(2) => \i___58_carry__0_i_2__1_n_0\,
      DI(1) => \i___58_carry__0_i_3__1_n_0\,
      DI(0) => \i___58_carry__0_i_4__1_n_0\,
      O(3) => \arg_inferred__1/i___58_carry__0_n_4\,
      O(2) => \arg_inferred__1/i___58_carry__0_n_5\,
      O(1) => \arg_inferred__1/i___58_carry__0_n_6\,
      O(0) => \arg_inferred__1/i___58_carry__0_n_7\,
      S(3) => \i___58_carry__0_i_5__0_n_0\,
      S(2) => \i___58_carry__0_i_6__0_n_0\,
      S(1) => \i___58_carry__0_i_7__0_n_0\,
      S(0) => \i___58_carry__0_i_8__0_n_0\
    );
\arg_inferred__1/i___58_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i___58_carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg_inferred__1/i___58_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__1/i___58_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i___58_carry__1_i_1__1_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__1/i___58_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__1/i___58_carry__1_n_6\,
      O(0) => \arg_inferred__1/i___58_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \i___58_carry__1_i_2__0_n_0\
    );
\arg_inferred__1/i___84_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i___84_carry_n_0\,
      CO(2) => \arg_inferred__1/i___84_carry_n_1\,
      CO(1) => \arg_inferred__1/i___84_carry_n_2\,
      CO(0) => \arg_inferred__1/i___84_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___84_carry_i_1__0_n_0\,
      DI(2) => \i___84_carry_i_2__0_n_0\,
      DI(1) => \i___84_carry_i_3__0_n_0\,
      DI(0) => \i___84_carry_i_4__0_n_0\,
      O(3) => \arg_inferred__1/i___84_carry_n_4\,
      O(2) => \arg_inferred__1/i___84_carry_n_5\,
      O(1) => p_0_in5_in,
      O(0) => \arg_inferred__1/i___84_carry_n_7\,
      S(3) => \i___84_carry_i_5__0_n_0\,
      S(2) => \i___84_carry_i_6__0_n_0\,
      S(1) => \i___84_carry_i_7__0_n_0\,
      S(0) => \i___84_carry_i_8__0_n_0\
    );
\arg_inferred__1/i___84_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i___84_carry_n_0\,
      CO(3) => \arg_inferred__1/i___84_carry__0_n_0\,
      CO(2) => \arg_inferred__1/i___84_carry__0_n_1\,
      CO(1) => \arg_inferred__1/i___84_carry__0_n_2\,
      CO(0) => \arg_inferred__1/i___84_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___84_carry__0_i_1__0_n_0\,
      DI(2) => \i___84_carry__0_i_2__0_n_0\,
      DI(1) => \i___84_carry__0_i_3__0_n_0\,
      DI(0) => \i___84_carry__0_i_4__0_n_0\,
      O(3) => \arg_inferred__1/i___84_carry__0_n_4\,
      O(2) => \arg_inferred__1/i___84_carry__0_n_5\,
      O(1) => \arg_inferred__1/i___84_carry__0_n_6\,
      O(0) => \arg_inferred__1/i___84_carry__0_n_7\,
      S(3) => \i___84_carry__0_i_5__0_n_0\,
      S(2) => \i___84_carry__0_i_6__0_n_0\,
      S(1) => \i___84_carry__0_i_7__0_n_0\,
      S(0) => \i___84_carry__0_i_8__0_n_0\
    );
\arg_inferred__1/i___84_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i___84_carry__0_n_0\,
      CO(3) => \NLW_arg_inferred__1/i___84_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg_inferred__1/i___84_carry__1_n_1\,
      CO(1) => \arg_inferred__1/i___84_carry__1_n_2\,
      CO(0) => \arg_inferred__1/i___84_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \arg_inferred__1/i___58_carry__1_n_7\,
      DI(1) => \i___84_carry__1_i_1__0_n_0\,
      DI(0) => \i___84_carry__1_i_2__0_n_0\,
      O(3) => \arg_inferred__1/i___84_carry__1_n_4\,
      O(2) => \arg_inferred__1/i___84_carry__1_n_5\,
      O(1) => \arg_inferred__1/i___84_carry__1_n_6\,
      O(0) => \arg_inferred__1/i___84_carry__1_n_7\,
      S(3) => \arg_inferred__1/i___58_carry__1_n_6\,
      S(2) => \i___84_carry__1_i_3__0_n_0\,
      S(1) => \i___84_carry__1_i_4__0_n_0\,
      S(0) => \i___84_carry__1_i_5__0_n_0\
    );
\arg_inferred__2/i___0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__2/i___0_carry_n_0\,
      CO(2) => \arg_inferred__2/i___0_carry_n_1\,
      CO(1) => \arg_inferred__2/i___0_carry_n_2\,
      CO(0) => \arg_inferred__2/i___0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry_i_1__0_n_0\,
      DI(2) => \i___0_carry_i_2__1_n_0\,
      DI(1) => \i___0_carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__2/i___0_carry_n_4\,
      O(2) => \arg_inferred__2/i___0_carry_n_5\,
      O(1) => \arg_inferred__2/i___0_carry_n_6\,
      O(0) => \arg_inferred__2/i___0_carry_n_7\,
      S(3) => \i___0_carry_i_4__1_n_0\,
      S(2) => \i___0_carry_i_5__1_n_0\,
      S(1) => \i___0_carry_i_6__1_n_0\,
      S(0) => \i___0_carry_i_7__1_n_0\
    );
\arg_inferred__2/i___0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i___0_carry_n_0\,
      CO(3) => \arg_inferred__2/i___0_carry__0_n_0\,
      CO(2) => \arg_inferred__2/i___0_carry__0_n_1\,
      CO(1) => \arg_inferred__2/i___0_carry__0_n_2\,
      CO(0) => \arg_inferred__2/i___0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry__0_i_1__0_n_0\,
      DI(2) => \i___0_carry__0_i_2__0_n_0\,
      DI(1) => \i___0_carry__0_i_3__0_n_0\,
      DI(0) => \i___0_carry__0_i_4__0_n_0\,
      O(3) => \arg_inferred__2/i___0_carry__0_n_4\,
      O(2) => \arg_inferred__2/i___0_carry__0_n_5\,
      O(1) => \arg_inferred__2/i___0_carry__0_n_6\,
      O(0) => \arg_inferred__2/i___0_carry__0_n_7\,
      S(3) => \i___0_carry__0_i_5__1_n_0\,
      S(2) => \i___0_carry__0_i_6__1_n_0\,
      S(1) => \i___0_carry__0_i_7__1_n_0\,
      S(0) => \i___0_carry__0_i_8__1_n_0\
    );
\arg_inferred__2/i___0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i___0_carry__0_n_0\,
      CO(3) => \NLW_arg_inferred__2/i___0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg_inferred__2/i___0_carry__1_n_1\,
      CO(1) => \NLW_arg_inferred__2/i___0_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \arg_inferred__2/i___0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i___0_carry__1_i_1_n_0\,
      DI(0) => \i___0_carry__1_i_2__0_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__2/i___0_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__2/i___0_carry__1_n_6\,
      O(0) => \arg_inferred__2/i___0_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i___0_carry__1_i_3__1_n_0\,
      S(0) => \i___0_carry__1_i_4__1_n_0\
    );
\arg_inferred__2/i___29_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__2/i___29_carry_n_0\,
      CO(2) => \arg_inferred__2/i___29_carry_n_1\,
      CO(1) => \arg_inferred__2/i___29_carry_n_2\,
      CO(0) => \arg_inferred__2/i___29_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___29_carry_i_1_n_0\,
      DI(2) => \i___29_carry_i_2__1_n_0\,
      DI(1) => \i___29_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__2/i___29_carry_n_4\,
      O(2) => \arg_inferred__2/i___29_carry_n_5\,
      O(1) => \arg_inferred__2/i___29_carry_n_6\,
      O(0) => \arg_inferred__2/i___29_carry_n_7\,
      S(3) => \i___29_carry_i_4__1_n_0\,
      S(2) => \i___29_carry_i_5__1_n_0\,
      S(1) => \i___29_carry_i_6__1_n_0\,
      S(0) => \i___29_carry_i_7__0_n_0\
    );
\arg_inferred__2/i___29_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i___29_carry_n_0\,
      CO(3) => \arg_inferred__2/i___29_carry__0_n_0\,
      CO(2) => \arg_inferred__2/i___29_carry__0_n_1\,
      CO(1) => \arg_inferred__2/i___29_carry__0_n_2\,
      CO(0) => \arg_inferred__2/i___29_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___29_carry__0_i_1_n_0\,
      DI(2) => \i___29_carry__0_i_2_n_0\,
      DI(1) => \i___29_carry__0_i_3_n_0\,
      DI(0) => \i___29_carry__0_i_4_n_0\,
      O(3) => \arg_inferred__2/i___29_carry__0_n_4\,
      O(2) => \arg_inferred__2/i___29_carry__0_n_5\,
      O(1) => \arg_inferred__2/i___29_carry__0_n_6\,
      O(0) => \arg_inferred__2/i___29_carry__0_n_7\,
      S(3) => \i___29_carry__0_i_5__1_n_0\,
      S(2) => \i___29_carry__0_i_6__1_n_0\,
      S(1) => \i___29_carry__0_i_7__1_n_0\,
      S(0) => \i___29_carry__0_i_8__1_n_0\
    );
\arg_inferred__2/i___29_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i___29_carry__0_n_0\,
      CO(3) => \NLW_arg_inferred__2/i___29_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg_inferred__2/i___29_carry__1_n_1\,
      CO(1) => \NLW_arg_inferred__2/i___29_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \arg_inferred__2/i___29_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i___29_carry__1_i_1_n_0\,
      DI(0) => \i___29_carry__1_i_2_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__2/i___29_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__2/i___29_carry__1_n_6\,
      O(0) => \arg_inferred__2/i___29_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i___29_carry__1_i_3__1_n_0\,
      S(0) => \i___29_carry__1_i_4__1_n_0\
    );
\arg_inferred__2/i___58_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__2/i___58_carry_n_0\,
      CO(2) => \arg_inferred__2/i___58_carry_n_1\,
      CO(1) => \arg_inferred__2/i___58_carry_n_2\,
      CO(0) => \arg_inferred__2/i___58_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___58_carry_i_1_n_0\,
      DI(2) => \i___58_carry_i_2_n_0\,
      DI(1) => \i___58_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3) => \arg_inferred__2/i___58_carry_n_4\,
      O(2) => \arg_inferred__2/i___58_carry_n_5\,
      O(1) => \arg_inferred__2/i___58_carry_n_6\,
      O(0) => \arg_inferred__2/i___58_carry_n_7\,
      S(3) => \i___58_carry_i_4__0_n_0\,
      S(2) => \i___58_carry_i_5__1_n_0\,
      S(1) => \i___58_carry_i_6__1_n_0\,
      S(0) => \i___58_carry_i_7_n_0\
    );
\arg_inferred__2/i___58_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i___58_carry_n_0\,
      CO(3) => \arg_inferred__2/i___58_carry__0_n_0\,
      CO(2) => \arg_inferred__2/i___58_carry__0_n_1\,
      CO(1) => \arg_inferred__2/i___58_carry__0_n_2\,
      CO(0) => \arg_inferred__2/i___58_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___58_carry__0_i_1__0_n_0\,
      DI(2) => \i___58_carry__0_i_2__0_n_0\,
      DI(1) => \i___58_carry__0_i_3__0_n_0\,
      DI(0) => \i___58_carry__0_i_4__0_n_0\,
      O(3) => \arg_inferred__2/i___58_carry__0_n_4\,
      O(2) => \arg_inferred__2/i___58_carry__0_n_5\,
      O(1) => \arg_inferred__2/i___58_carry__0_n_6\,
      O(0) => \arg_inferred__2/i___58_carry__0_n_7\,
      S(3) => \i___58_carry__0_i_5__1_n_0\,
      S(2) => \i___58_carry__0_i_6__1_n_0\,
      S(1) => \i___58_carry__0_i_7__1_n_0\,
      S(0) => \i___58_carry__0_i_8__1_n_0\
    );
\arg_inferred__2/i___58_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i___58_carry__0_n_0\,
      CO(3 downto 1) => \NLW_arg_inferred__2/i___58_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__2/i___58_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i___58_carry__1_i_1_n_0\,
      O(3 downto 2) => \NLW_arg_inferred__2/i___58_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \arg_inferred__2/i___58_carry__1_n_6\,
      O(0) => \arg_inferred__2/i___58_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \i___58_carry__1_i_2__1_n_0\
    );
\arg_inferred__2/i___84_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__2/i___84_carry_n_0\,
      CO(2) => \arg_inferred__2/i___84_carry_n_1\,
      CO(1) => \arg_inferred__2/i___84_carry_n_2\,
      CO(0) => \arg_inferred__2/i___84_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___84_carry_i_1__1_n_0\,
      DI(2) => \i___84_carry_i_2__1_n_0\,
      DI(1) => \i___84_carry_i_3__1_n_0\,
      DI(0) => \i___84_carry_i_4__1_n_0\,
      O(3) => \arg_inferred__2/i___84_carry_n_4\,
      O(2) => \arg_inferred__2/i___84_carry_n_5\,
      O(1) => p_0_in1_in,
      O(0) => \arg_inferred__2/i___84_carry_n_7\,
      S(3) => \i___84_carry_i_5__1_n_0\,
      S(2) => \i___84_carry_i_6__1_n_0\,
      S(1) => \i___84_carry_i_7__1_n_0\,
      S(0) => \i___84_carry_i_8__1_n_0\
    );
\arg_inferred__2/i___84_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i___84_carry_n_0\,
      CO(3) => \arg_inferred__2/i___84_carry__0_n_0\,
      CO(2) => \arg_inferred__2/i___84_carry__0_n_1\,
      CO(1) => \arg_inferred__2/i___84_carry__0_n_2\,
      CO(0) => \arg_inferred__2/i___84_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___84_carry__0_i_1__1_n_0\,
      DI(2) => \i___84_carry__0_i_2__1_n_0\,
      DI(1) => \i___84_carry__0_i_3__1_n_0\,
      DI(0) => \i___84_carry__0_i_4__1_n_0\,
      O(3) => \arg_inferred__2/i___84_carry__0_n_4\,
      O(2) => \arg_inferred__2/i___84_carry__0_n_5\,
      O(1) => \arg_inferred__2/i___84_carry__0_n_6\,
      O(0) => \arg_inferred__2/i___84_carry__0_n_7\,
      S(3) => \i___84_carry__0_i_5__1_n_0\,
      S(2) => \i___84_carry__0_i_6__1_n_0\,
      S(1) => \i___84_carry__0_i_7__1_n_0\,
      S(0) => \i___84_carry__0_i_8__1_n_0\
    );
\arg_inferred__2/i___84_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i___84_carry__0_n_0\,
      CO(3) => \NLW_arg_inferred__2/i___84_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \arg_inferred__2/i___84_carry__1_n_1\,
      CO(1) => \arg_inferred__2/i___84_carry__1_n_2\,
      CO(0) => \arg_inferred__2/i___84_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \arg_inferred__2/i___58_carry__1_n_7\,
      DI(1) => \i___84_carry__1_i_1__1_n_0\,
      DI(0) => \i___84_carry__1_i_2__1_n_0\,
      O(3) => \arg_inferred__2/i___84_carry__1_n_4\,
      O(2) => \arg_inferred__2/i___84_carry__1_n_5\,
      O(1) => \arg_inferred__2/i___84_carry__1_n_6\,
      O(0) => \arg_inferred__2/i___84_carry__1_n_7\,
      S(3) => \arg_inferred__2/i___58_carry__1_n_6\,
      S(2) => \i___84_carry__1_i_3__1_n_0\,
      S(1) => \i___84_carry__1_i_4__1_n_0\,
      S(0) => \i___84_carry__1_i_5__1_n_0\
    );
\arg_inferred__3/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__3/i__carry_n_0\,
      CO(2) => \arg_inferred__3/i__carry_n_1\,
      CO(1) => \arg_inferred__3/i__carry_n_2\,
      CO(0) => \arg_inferred__3/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Re_Re(3 downto 0),
      O(3) => \arg_inferred__3/i__carry_n_4\,
      O(2) => \arg_inferred__3/i__carry_n_5\,
      O(1) => \arg_inferred__3/i__carry_n_6\,
      O(0) => \arg_inferred__3/i__carry_n_7\,
      S(3) => \i__carry_i_1__14_n_0\,
      S(2) => \i__carry_i_2__14_n_0\,
      S(1) => \i__carry_i_3__14_n_0\,
      S(0) => \i__carry_i_4__14_n_0\
    );
\arg_inferred__3/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__3/i__carry_n_0\,
      CO(3) => \arg_inferred__3/i__carry__0_n_0\,
      CO(2) => \arg_inferred__3/i__carry__0_n_1\,
      CO(1) => \arg_inferred__3/i__carry__0_n_2\,
      CO(0) => \arg_inferred__3/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => Im_Im(7),
      DI(2 downto 0) => Re_Re(6 downto 4),
      O(3) => \arg_inferred__3/i__carry__0_n_4\,
      O(2) => \arg_inferred__3/i__carry__0_n_5\,
      O(1) => \arg_inferred__3/i__carry__0_n_6\,
      O(0) => \arg_inferred__3/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__16_n_0\,
      S(2) => \i__carry__0_i_2__14_n_0\,
      S(1) => \i__carry__0_i_3__17_n_0\,
      S(0) => \i__carry__0_i_4__17_n_0\
    );
\arg_inferred__4/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__4/i__carry_n_0\,
      CO(2) => \arg_inferred__4/i__carry_n_1\,
      CO(1) => \arg_inferred__4/i__carry_n_2\,
      CO(0) => \arg_inferred__4/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Im_Re(3 downto 0),
      O(3) => \arg_inferred__4/i__carry_n_4\,
      O(2) => \arg_inferred__4/i__carry_n_5\,
      O(1) => \arg_inferred__4/i__carry_n_6\,
      O(0) => \arg_inferred__4/i__carry_n_7\,
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\arg_inferred__4/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__4/i__carry_n_0\,
      CO(3) => \arg_inferred__4/i__carry__0_n_0\,
      CO(2) => \arg_inferred__4/i__carry__0_n_1\,
      CO(1) => \arg_inferred__4/i__carry__0_n_2\,
      CO(0) => \arg_inferred__4/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__0_n_0\,
      DI(2 downto 0) => Im_Re(6 downto 4),
      O(3) => \arg_inferred__4/i__carry__0_n_4\,
      O(2) => \arg_inferred__4/i__carry__0_n_5\,
      O(1) => \arg_inferred__4/i__carry__0_n_6\,
      O(0) => \arg_inferred__4/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_2__13_n_0\,
      S(2) => \i__carry__0_i_3_n_0\,
      S(1) => \i__carry__0_i_4_n_0\,
      S(0) => \i__carry__0_i_5_n_0\
    );
\data_out_ppF[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2_n_3\,
      I2 => \arg_inferred__3/i__carry_n_7\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(0),
      O => D(0)
    );
\data_out_ppF[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2_n_3\,
      I2 => \arg_inferred__3/i__carry_n_6\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(1),
      O => D(1)
    );
\data_out_ppF[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2_n_3\,
      I2 => \arg_inferred__3/i__carry_n_5\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(2),
      O => D(2)
    );
\data_out_ppF[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2_n_3\,
      I2 => \arg_inferred__3/i__carry_n_4\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(3),
      O => D(3)
    );
\data_out_ppF[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2_n_3\,
      I2 => \arg_inferred__3/i__carry__0_n_7\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(4),
      O => D(4)
    );
\data_out_ppF[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2_n_3\,
      I2 => \arg_inferred__3/i__carry__0_n_6\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(5),
      O => D(5)
    );
\data_out_ppF[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__3/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[0][7]_i_2_n_3\,
      I2 => \arg_inferred__3/i__carry__0_n_5\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[0][7]\(6),
      O => D(6)
    );
\data_out_ppF[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \data_out_ppF_reg[0][7]_i_2_n_3\,
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][7]\(7),
      O => D(7)
    );
\data_out_ppF[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2_n_3\,
      I2 => \arg_inferred__4/i__carry_n_7\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(0),
      O => halfway_ppF_reg(0)
    );
\data_out_ppF[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2_n_3\,
      I2 => \arg_inferred__4/i__carry_n_6\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(1),
      O => halfway_ppF_reg(1)
    );
\data_out_ppF[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2_n_3\,
      I2 => \arg_inferred__4/i__carry_n_5\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(2),
      O => halfway_ppF_reg(2)
    );
\data_out_ppF[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2_n_3\,
      I2 => \arg_inferred__4/i__carry_n_4\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(3),
      O => halfway_ppF_reg(3)
    );
\data_out_ppF[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2_n_3\,
      I2 => \arg_inferred__4/i__carry__0_n_7\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(4),
      O => halfway_ppF_reg(4)
    );
\data_out_ppF[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2_n_3\,
      I2 => \arg_inferred__4/i__carry__0_n_6\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(5),
      O => halfway_ppF_reg(5)
    );
\data_out_ppF[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFE800"
    )
        port map (
      I0 => \arg_inferred__4/i__carry__0_n_4\,
      I1 => \data_out_ppF_reg[1][7]_i_2_n_3\,
      I2 => \arg_inferred__4/i__carry__0_n_5\,
      I3 => halfway_ppF,
      I4 => \data_out_ppF_reg[1][7]\(6),
      O => halfway_ppF_reg(6)
    );
\data_out_ppF[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \data_out_ppF_reg[1][7]_i_2_n_3\,
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][7]\(7),
      O => halfway_ppF_reg(7)
    );
\data_out_ppF_reg[0][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__3/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_data_out_ppF_reg[0][7]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_out_ppF_reg[0][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_out_ppF_reg[0][7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_out_ppF_reg[1][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__4/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_data_out_ppF_reg[1][7]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_out_ppF_reg[1][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_out_ppF_reg[1][7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i___0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800080"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(6),
      I1 => \i___0_carry_i_10_n_0\,
      I2 => \arg_inferred__1/i___58_carry__1_0\(5),
      I3 => \i___0_carry_i_9_n_0\,
      I4 => \i___0_carry_i_8_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(4),
      O => \i___0_carry__0_i_1_n_0\
    );
\i___0_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF441FFDFF77DFF"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \arg_inferred__1/i___58_carry__1_0\(5),
      O => \i___0_carry__0_i_10_n_0\
    );
\i___0_carry__0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF441FFDFF77DFF"
    )
        port map (
      I0 => \arg__58_carry__1_0\(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \arg__58_carry__1_0\(5),
      O => \i___0_carry__0_i_10__0_n_0\
    );
\i___0_carry__0_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD5037FFFD5FF7FF"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg_inferred__1/i___58_carry__1_0\(5),
      O => \i___0_carry__0_i_10__1_n_0\
    );
\i___0_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF441FFDFF77DFF"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(3),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \arg_inferred__1/i___58_carry__1_0\(4),
      O => \i___0_carry__0_i_11_n_0\
    );
\i___0_carry__0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF441FFDFF77DFF"
    )
        port map (
      I0 => \arg__58_carry__1_0\(3),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \arg__58_carry__1_0\(4),
      O => \i___0_carry__0_i_11__0_n_0\
    );
\i___0_carry__0_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD5037FFFD5FF7FF"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(3),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg_inferred__1/i___58_carry__1_0\(4),
      O => \i___0_carry__0_i_11__1_n_0\
    );
\i___0_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF441FFDFF77DFF"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(2),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \arg_inferred__1/i___58_carry__1_0\(3),
      O => \i___0_carry__0_i_12_n_0\
    );
\i___0_carry__0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF441FFDFF77DFF"
    )
        port map (
      I0 => \arg__58_carry__1_0\(2),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \arg__58_carry__1_0\(3),
      O => \i___0_carry__0_i_12__0_n_0\
    );
\i___0_carry__0_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD5037FFFD5FF7FF"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(2),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg_inferred__1/i___58_carry__1_0\(3),
      O => \i___0_carry__0_i_12__1_n_0\
    );
\i___0_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800080"
    )
        port map (
      I0 => \arg__58_carry__1_0\(6),
      I1 => \i___0_carry_i_10_n_0\,
      I2 => \arg__58_carry__1_0\(5),
      I3 => \i___0_carry_i_9_n_0\,
      I4 => \i___0_carry_i_8_n_0\,
      I5 => \arg__58_carry__1_0\(4),
      O => \i___0_carry__0_i_1__0_n_0\
    );
\i___0_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800080"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(6),
      I1 => \arg__0_carry_i_10_n_0\,
      I2 => \arg_inferred__1/i___58_carry__1_0\(5),
      I3 => \arg__0_carry_i_9_n_0\,
      I4 => \arg__0_carry_i_8_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(4),
      O => \i___0_carry__0_i_1__1_n_0\
    );
\i___0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800080"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(5),
      I1 => \i___0_carry_i_10_n_0\,
      I2 => \arg_inferred__1/i___58_carry__1_0\(4),
      I3 => \i___0_carry_i_9_n_0\,
      I4 => \i___0_carry_i_8_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(3),
      O => \i___0_carry__0_i_2_n_0\
    );
\i___0_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800080"
    )
        port map (
      I0 => \arg__58_carry__1_0\(5),
      I1 => \i___0_carry_i_10_n_0\,
      I2 => \arg__58_carry__1_0\(4),
      I3 => \i___0_carry_i_9_n_0\,
      I4 => \i___0_carry_i_8_n_0\,
      I5 => \arg__58_carry__1_0\(3),
      O => \i___0_carry__0_i_2__0_n_0\
    );
\i___0_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800080"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(5),
      I1 => \arg__0_carry_i_10_n_0\,
      I2 => \arg_inferred__1/i___58_carry__1_0\(4),
      I3 => \arg__0_carry_i_9_n_0\,
      I4 => \arg__0_carry_i_8_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(3),
      O => \i___0_carry__0_i_2__1_n_0\
    );
\i___0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800080"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(4),
      I1 => \i___0_carry_i_10_n_0\,
      I2 => \arg_inferred__1/i___58_carry__1_0\(3),
      I3 => \i___0_carry_i_9_n_0\,
      I4 => \i___0_carry_i_8_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(2),
      O => \i___0_carry__0_i_3_n_0\
    );
\i___0_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800080"
    )
        port map (
      I0 => \arg__58_carry__1_0\(4),
      I1 => \i___0_carry_i_10_n_0\,
      I2 => \arg__58_carry__1_0\(3),
      I3 => \i___0_carry_i_9_n_0\,
      I4 => \i___0_carry_i_8_n_0\,
      I5 => \arg__58_carry__1_0\(2),
      O => \i___0_carry__0_i_3__0_n_0\
    );
\i___0_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800080"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(4),
      I1 => \arg__0_carry_i_10_n_0\,
      I2 => \arg_inferred__1/i___58_carry__1_0\(3),
      I3 => \arg__0_carry_i_9_n_0\,
      I4 => \arg__0_carry_i_8_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(2),
      O => \i___0_carry__0_i_3__1_n_0\
    );
\i___0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800080"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(3),
      I1 => \i___0_carry_i_10_n_0\,
      I2 => \arg_inferred__1/i___58_carry__1_0\(2),
      I3 => \i___0_carry_i_9_n_0\,
      I4 => \i___0_carry_i_8_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(1),
      O => \i___0_carry__0_i_4_n_0\
    );
\i___0_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800080"
    )
        port map (
      I0 => \arg__58_carry__1_0\(3),
      I1 => \i___0_carry_i_10_n_0\,
      I2 => \arg__58_carry__1_0\(2),
      I3 => \i___0_carry_i_9_n_0\,
      I4 => \i___0_carry_i_8_n_0\,
      I5 => \arg__58_carry__1_0\(1),
      O => \i___0_carry__0_i_4__0_n_0\
    );
\i___0_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800080"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(3),
      I1 => \arg__0_carry_i_10_n_0\,
      I2 => \arg_inferred__1/i___58_carry__1_0\(2),
      I3 => \arg__0_carry_i_9_n_0\,
      I4 => \arg__0_carry_i_8_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(1),
      O => \i___0_carry__0_i_4__1_n_0\
    );
\i___0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699666666666"
    )
        port map (
      I0 => \i___0_carry__0_i_1_n_0\,
      I1 => \i___0_carry__0_i_9_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \arg_inferred__1/i___58_carry__1_0\(7),
      O => \i___0_carry__0_i_5_n_0\
    );
\i___0_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969666666666"
    )
        port map (
      I0 => \i___0_carry__0_i_1__1_n_0\,
      I1 => \i___0_carry__0_i_9__1_n_0\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => \arg_inferred__1/i___58_carry__1_0\(7),
      O => \i___0_carry__0_i_5__0_n_0\
    );
\i___0_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699666666666"
    )
        port map (
      I0 => \i___0_carry__0_i_1__0_n_0\,
      I1 => \i___0_carry__0_i_9__0_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \arg__58_carry__1_0\(7),
      O => \i___0_carry__0_i_5__1_n_0\
    );
\i___0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A66A6AA95995955"
    )
        port map (
      I0 => \i___0_carry__0_i_2_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(6),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \i___0_carry__0_i_10_n_0\,
      O => \i___0_carry__0_i_6_n_0\
    );
\i___0_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6666AAA59999555"
    )
        port map (
      I0 => \i___0_carry__0_i_2__1_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(6),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \i___0_carry__0_i_10__1_n_0\,
      O => \i___0_carry__0_i_6__0_n_0\
    );
\i___0_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A66A6AA95995955"
    )
        port map (
      I0 => \i___0_carry__0_i_2__0_n_0\,
      I1 => \arg__58_carry__1_0\(6),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \i___0_carry__0_i_10__0_n_0\,
      O => \i___0_carry__0_i_6__1_n_0\
    );
\i___0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A66A6AA95995955"
    )
        port map (
      I0 => \i___0_carry__0_i_3_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(5),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \i___0_carry__0_i_11_n_0\,
      O => \i___0_carry__0_i_7_n_0\
    );
\i___0_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6666AAA59999555"
    )
        port map (
      I0 => \i___0_carry__0_i_3__1_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(5),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \i___0_carry__0_i_11__1_n_0\,
      O => \i___0_carry__0_i_7__0_n_0\
    );
\i___0_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A66A6AA95995955"
    )
        port map (
      I0 => \i___0_carry__0_i_3__0_n_0\,
      I1 => \arg__58_carry__1_0\(5),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \i___0_carry__0_i_11__0_n_0\,
      O => \i___0_carry__0_i_7__1_n_0\
    );
\i___0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A66A6AA95995955"
    )
        port map (
      I0 => \i___0_carry__0_i_4_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(4),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \i___0_carry__0_i_12_n_0\,
      O => \i___0_carry__0_i_8_n_0\
    );
\i___0_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6666AAA59999555"
    )
        port map (
      I0 => \i___0_carry__0_i_4__1_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(4),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \i___0_carry__0_i_12__1_n_0\,
      O => \i___0_carry__0_i_8__0_n_0\
    );
\i___0_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A66A6AA95995955"
    )
        port map (
      I0 => \i___0_carry__0_i_4__0_n_0\,
      I1 => \arg__58_carry__1_0\(4),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \i___0_carry__0_i_12__0_n_0\,
      O => \i___0_carry__0_i_8__1_n_0\
    );
\i___0_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF441FFDFF77DFF"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(5),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \arg_inferred__1/i___58_carry__1_0\(6),
      O => \i___0_carry__0_i_9_n_0\
    );
\i___0_carry__0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF441FFDFF77DFF"
    )
        port map (
      I0 => \arg__58_carry__1_0\(5),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \arg__58_carry__1_0\(6),
      O => \i___0_carry__0_i_9__0_n_0\
    );
\i___0_carry__0_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD5037FFFD5FF7FF"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(5),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg_inferred__1/i___58_carry__1_0\(6),
      O => \i___0_carry__0_i_9__1_n_0\
    );
\i___0_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02808020"
    )
        port map (
      I0 => \arg__58_carry__1_0\(6),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => \i___0_carry__1_i_1_n_0\
    );
\i___0_carry__1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02808020"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(6),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => \i___0_carry__1_i_1__0_n_0\
    );
\i___0_carry__1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A002080"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(6),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      O => \i___0_carry__1_i_1__1_n_0\
    );
\i___0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070777700700070"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(7),
      I1 => \i___0_carry_i_10_n_0\,
      I2 => \arg_inferred__1/i___58_carry__1_0\(6),
      I3 => \i___0_carry_i_9_n_0\,
      I4 => \i___0_carry_i_8_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(5),
      O => \i___0_carry__1_i_2_n_0\
    );
\i___0_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070777700700070"
    )
        port map (
      I0 => \arg__58_carry__1_0\(7),
      I1 => \i___0_carry_i_10_n_0\,
      I2 => \arg__58_carry__1_0\(6),
      I3 => \i___0_carry_i_9_n_0\,
      I4 => \i___0_carry_i_8_n_0\,
      I5 => \arg__58_carry__1_0\(5),
      O => \i___0_carry__1_i_2__0_n_0\
    );
\i___0_carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070777700700070"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(7),
      I1 => \arg__0_carry_i_10_n_0\,
      I2 => \arg_inferred__1/i___58_carry__1_0\(6),
      I3 => \arg__0_carry_i_9_n_0\,
      I4 => \arg__0_carry_i_8_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(5),
      O => \i___0_carry__1_i_2__1_n_0\
    );
\i___0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99FFFFFFFF99FFF"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(6),
      I1 => \arg_inferred__1/i___58_carry__1_0\(7),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \i___0_carry__1_i_3_n_0\
    );
\i___0_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF99FFFF9FF9FFF"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(6),
      I1 => \arg_inferred__1/i___58_carry__1_0\(7),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \i___0_carry__1_i_3__0_n_0\
    );
\i___0_carry__1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99FFFFFFFF99FFF"
    )
        port map (
      I0 => \arg__58_carry__1_0\(6),
      I1 => \arg__58_carry__1_0\(7),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \i___0_carry__1_i_3__1_n_0\
    );
\i___0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2D3032FFA50FF5"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(5),
      I1 => \i___0_carry_i_10_n_0\,
      I2 => \arg_inferred__1/i___58_carry__1_0\(6),
      I3 => \i___0_carry_i_8_n_0\,
      I4 => \i___0_carry_i_9_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(7),
      O => \i___0_carry__1_i_4_n_0\
    );
\i___0_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2D3032FFA50FF5"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(5),
      I1 => \arg__0_carry_i_10_n_0\,
      I2 => \arg_inferred__1/i___58_carry__1_0\(6),
      I3 => \arg__0_carry_i_8_n_0\,
      I4 => \arg__0_carry_i_9_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(7),
      O => \i___0_carry__1_i_4__0_n_0\
    );
\i___0_carry__1_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2D3032FFA50FF5"
    )
        port map (
      I0 => \arg__58_carry__1_0\(5),
      I1 => \i___0_carry_i_10_n_0\,
      I2 => \arg__58_carry__1_0\(6),
      I3 => \i___0_carry_i_8_n_0\,
      I4 => \i___0_carry_i_9_n_0\,
      I5 => \arg__58_carry__1_0\(7),
      O => \i___0_carry__1_i_4__1_n_0\
    );
\i___0_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD2F222F222F22"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(1),
      I1 => \i___0_carry_i_8_n_0\,
      I2 => \i___0_carry_i_9_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(2),
      I4 => \i___0_carry_i_10_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(3),
      O => \i___0_carry_i_1_n_0\
    );
\i___0_carry_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \i___0_carry_i_10_n_0\
    );
\i___0_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD2F222F222F22"
    )
        port map (
      I0 => \arg__58_carry__1_0\(1),
      I1 => \i___0_carry_i_8_n_0\,
      I2 => \i___0_carry_i_9_n_0\,
      I3 => \arg__58_carry__1_0\(2),
      I4 => \i___0_carry_i_10_n_0\,
      I5 => \arg__58_carry__1_0\(3),
      O => \i___0_carry_i_1__0_n_0\
    );
\i___0_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD2F222F222F22"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(1),
      I1 => \arg__0_carry_i_8_n_0\,
      I2 => \arg__0_carry_i_9_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(2),
      I4 => \arg__0_carry_i_10_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(3),
      O => \i___0_carry_i_1__1_n_0\
    );
\i___0_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCA000000ACCA00"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(1),
      I1 => \arg_inferred__1/i___58_carry__1_0\(0),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \i___0_carry_i_2_n_0\
    );
\i___0_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACCA00AC00CA00"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(1),
      I1 => \arg_inferred__1/i___58_carry__1_0\(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \i___0_carry_i_2__0_n_0\
    );
\i___0_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCA000000ACCA00"
    )
        port map (
      I0 => \arg__58_carry__1_0\(1),
      I1 => \arg__58_carry__1_0\(0),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \i___0_carry_i_2__1_n_0\
    );
\i___0_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \arg_inferred__1/i___58_carry__1_0\(1),
      O => \i___0_carry_i_3_n_0\
    );
\i___0_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A600"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \arg_inferred__1/i___58_carry__1_0\(1),
      O => \i___0_carry_i_3__0_n_0\
    );
\i___0_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A600"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \arg__58_carry__1_0\(1),
      O => \i___0_carry_i_3__1_n_0\
    );
\i___0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD2F222F222F22"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(1),
      I1 => \i___0_carry_i_8_n_0\,
      I2 => \i___0_carry_i_9_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(2),
      I4 => \i___0_carry_i_10_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(3),
      O => \i___0_carry_i_4_n_0\
    );
\i___0_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD2F222F222F22"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(1),
      I1 => \arg__0_carry_i_8_n_0\,
      I2 => \arg__0_carry_i_9_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(2),
      I4 => \arg__0_carry_i_10_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(3),
      O => \i___0_carry_i_4__0_n_0\
    );
\i___0_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD2F222F222F22"
    )
        port map (
      I0 => \arg__58_carry__1_0\(1),
      I1 => \i___0_carry_i_8_n_0\,
      I2 => \i___0_carry_i_9_n_0\,
      I3 => \arg__58_carry__1_0\(2),
      I4 => \i___0_carry_i_10_n_0\,
      I5 => \arg__58_carry__1_0\(3),
      O => \i___0_carry_i_4__1_n_0\
    );
\i___0_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BB4B444B444B44"
    )
        port map (
      I0 => \i___0_carry_i_8_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(0),
      I2 => \i___0_carry_i_9_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(1),
      I4 => \arg_inferred__1/i___58_carry__1_0\(2),
      I5 => \i___0_carry_i_10_n_0\,
      O => \i___0_carry_i_5_n_0\
    );
\i___0_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BB4B444B444B44"
    )
        port map (
      I0 => \arg__0_carry_i_8_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(0),
      I2 => \arg__0_carry_i_9_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(1),
      I4 => \arg_inferred__1/i___58_carry__1_0\(2),
      I5 => \arg__0_carry_i_10_n_0\,
      O => \i___0_carry_i_5__0_n_0\
    );
\i___0_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BB4B444B444B44"
    )
        port map (
      I0 => \i___0_carry_i_8_n_0\,
      I1 => \arg__58_carry__1_0\(0),
      I2 => \i___0_carry_i_9_n_0\,
      I3 => \arg__58_carry__1_0\(1),
      I4 => \arg__58_carry__1_0\(2),
      I5 => \i___0_carry_i_10_n_0\,
      O => \i___0_carry_i_5__1_n_0\
    );
\i___0_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60099600A00AAA00"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \arg_inferred__1/i___58_carry__1_0\(0),
      O => \i___0_carry_i_6_n_0\
    );
\i___0_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12A5480022AA8800"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg_inferred__1/i___58_carry__1_0\(0),
      O => \i___0_carry_i_6__0_n_0\
    );
\i___0_carry_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60099600A00AAA00"
    )
        port map (
      I0 => \arg__58_carry__1_0\(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \arg__58_carry__1_0\(0),
      O => \i___0_carry_i_6__1_n_0\
    );
\i___0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \arg_inferred__1/i___58_carry__1_0\(0),
      O => \i___0_carry_i_7_n_0\
    );
\i___0_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A600"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \arg_inferred__1/i___58_carry__1_0\(0),
      O => \i___0_carry_i_7__0_n_0\
    );
\i___0_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A600"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \arg__58_carry__1_0\(0),
      O => \i___0_carry_i_7__1_n_0\
    );
\i___0_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FE7"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \i___0_carry_i_8_n_0\
    );
\i___0_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E9F"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => \i___0_carry_i_9_n_0\
    );
\i___29_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004004F440400"
    )
        port map (
      I0 => \i___29_carry_i_10_n_0\,
      I1 => \arg__58_carry__1_0\(4),
      I2 => \i___29_carry_i_9_n_0\,
      I3 => \arg__58_carry__1_0\(5),
      I4 => \arg__58_carry__1_0\(6),
      I5 => \i___29_carry_i_8__1_n_0\,
      O => \i___29_carry__0_i_1_n_0\
    );
\i___29_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808A80"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(6),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \i___29_carry__0_i_10_n_0\
    );
\i___29_carry__0_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82288008"
    )
        port map (
      I0 => \arg__58_carry__1_0\(5),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      O => \i___29_carry__0_i_10__0_n_0\
    );
\i___29_carry__0_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82288008"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(5),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      O => \i___29_carry__0_i_10__1_n_0\
    );
\i___29_carry__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808A80"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(5),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \i___29_carry__0_i_11_n_0\
    );
\i___29_carry__0_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82288008"
    )
        port map (
      I0 => \arg__58_carry__1_0\(4),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      O => \i___29_carry__0_i_11__0_n_0\
    );
\i___29_carry__0_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82288008"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(4),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      O => \i___29_carry__0_i_11__1_n_0\
    );
\i___29_carry__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808A80"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(4),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \i___29_carry__0_i_12_n_0\
    );
\i___29_carry__0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82288008"
    )
        port map (
      I0 => \arg__58_carry__1_0\(3),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      O => \i___29_carry__0_i_12__0_n_0\
    );
\i___29_carry__0_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82288008"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(3),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      O => \i___29_carry__0_i_12__1_n_0\
    );
\i___29_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004004F440400"
    )
        port map (
      I0 => \i___29_carry_i_10_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(4),
      I2 => \i___29_carry_i_9_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(5),
      I4 => \arg_inferred__1/i___58_carry__1_0\(6),
      I5 => \i___29_carry_i_8__1_n_0\,
      O => \i___29_carry__0_i_1__0_n_0\
    );
\i___29_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008008F880800"
    )
        port map (
      I0 => \arg__29_carry_i_9_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(4),
      I2 => \arg__29_carry_i_10_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(5),
      I4 => \arg_inferred__1/i___58_carry__1_0\(6),
      I5 => \arg__29_carry_i_8_n_0\,
      O => \i___29_carry__0_i_1__1_n_0\
    );
\i___29_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004004F440400"
    )
        port map (
      I0 => \i___29_carry_i_10_n_0\,
      I1 => \arg__58_carry__1_0\(3),
      I2 => \i___29_carry_i_9_n_0\,
      I3 => \arg__58_carry__1_0\(4),
      I4 => \arg__58_carry__1_0\(5),
      I5 => \i___29_carry_i_8__1_n_0\,
      O => \i___29_carry__0_i_2_n_0\
    );
\i___29_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004004F440400"
    )
        port map (
      I0 => \i___29_carry_i_10_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(3),
      I2 => \i___29_carry_i_9_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(4),
      I4 => \arg_inferred__1/i___58_carry__1_0\(5),
      I5 => \i___29_carry_i_8__1_n_0\,
      O => \i___29_carry__0_i_2__0_n_0\
    );
\i___29_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008008F880800"
    )
        port map (
      I0 => \arg__29_carry_i_9_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(3),
      I2 => \arg__29_carry_i_10_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(4),
      I4 => \arg_inferred__1/i___58_carry__1_0\(5),
      I5 => \arg__29_carry_i_8_n_0\,
      O => \i___29_carry__0_i_2__1_n_0\
    );
\i___29_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004004F440400"
    )
        port map (
      I0 => \i___29_carry_i_10_n_0\,
      I1 => \arg__58_carry__1_0\(2),
      I2 => \i___29_carry_i_9_n_0\,
      I3 => \arg__58_carry__1_0\(3),
      I4 => \arg__58_carry__1_0\(4),
      I5 => \i___29_carry_i_8__1_n_0\,
      O => \i___29_carry__0_i_3_n_0\
    );
\i___29_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004004F440400"
    )
        port map (
      I0 => \i___29_carry_i_10_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(2),
      I2 => \i___29_carry_i_9_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(3),
      I4 => \arg_inferred__1/i___58_carry__1_0\(4),
      I5 => \i___29_carry_i_8__1_n_0\,
      O => \i___29_carry__0_i_3__0_n_0\
    );
\i___29_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008008F880800"
    )
        port map (
      I0 => \arg__29_carry_i_9_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(2),
      I2 => \arg__29_carry_i_10_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(3),
      I4 => \arg_inferred__1/i___58_carry__1_0\(4),
      I5 => \arg__29_carry_i_8_n_0\,
      O => \i___29_carry__0_i_3__1_n_0\
    );
\i___29_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004004F440400"
    )
        port map (
      I0 => \i___29_carry_i_10_n_0\,
      I1 => \arg__58_carry__1_0\(1),
      I2 => \i___29_carry_i_9_n_0\,
      I3 => \arg__58_carry__1_0\(2),
      I4 => \arg__58_carry__1_0\(3),
      I5 => \i___29_carry_i_8__1_n_0\,
      O => \i___29_carry__0_i_4_n_0\
    );
\i___29_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004004F440400"
    )
        port map (
      I0 => \i___29_carry_i_10_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(1),
      I2 => \i___29_carry_i_9_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(2),
      I4 => \arg_inferred__1/i___58_carry__1_0\(3),
      I5 => \i___29_carry_i_8__1_n_0\,
      O => \i___29_carry__0_i_4__0_n_0\
    );
\i___29_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008008F880800"
    )
        port map (
      I0 => \arg__29_carry_i_9_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(1),
      I2 => \arg__29_carry_i_10_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(2),
      I4 => \arg_inferred__1/i___58_carry__1_0\(3),
      I5 => \arg__29_carry_i_8_n_0\,
      O => \i___29_carry__0_i_4__1_n_0\
    );
\i___29_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A659A65959A659"
    )
        port map (
      I0 => \i___29_carry__0_i_1__0_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(6),
      I2 => \i___29_carry_i_9_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(5),
      I4 => \i___29_carry_i_10_n_0\,
      I5 => \i___29_carry__0_i_9__1_n_0\,
      O => \i___29_carry__0_i_5_n_0\
    );
\i___29_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A6A6A6A6595959"
    )
        port map (
      I0 => \i___29_carry__0_i_1__1_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(6),
      I2 => \arg__29_carry_i_10_n_0\,
      I3 => \arg__29_carry_i_9_n_0\,
      I4 => \arg_inferred__1/i___58_carry__1_0\(5),
      I5 => \i___29_carry__0_i_9_n_0\,
      O => \i___29_carry__0_i_5__0_n_0\
    );
\i___29_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A659A65959A659"
    )
        port map (
      I0 => \i___29_carry__0_i_1_n_0\,
      I1 => \arg__58_carry__1_0\(6),
      I2 => \i___29_carry_i_9_n_0\,
      I3 => \arg__58_carry__1_0\(5),
      I4 => \i___29_carry_i_10_n_0\,
      I5 => \i___29_carry__0_i_9__0_n_0\,
      O => \i___29_carry__0_i_5__1_n_0\
    );
\i___29_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A659A9A65659A"
    )
        port map (
      I0 => \i___29_carry__0_i_2__0_n_0\,
      I1 => \i___29_carry_i_10_n_0\,
      I2 => \arg_inferred__1/i___58_carry__1_0\(4),
      I3 => \i___29_carry__0_i_10__1_n_0\,
      I4 => \arg_inferred__1/i___58_carry__1_0\(6),
      I5 => \i___29_carry_i_8__1_n_0\,
      O => \i___29_carry__0_i_6_n_0\
    );
\i___29_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A659595959A6A6A6"
    )
        port map (
      I0 => \i___29_carry__0_i_2__1_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(5),
      I2 => \arg__29_carry_i_10_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(4),
      I4 => \arg__29_carry_i_9_n_0\,
      I5 => \i___29_carry__0_i_10_n_0\,
      O => \i___29_carry__0_i_6__0_n_0\
    );
\i___29_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A659A9A65659A"
    )
        port map (
      I0 => \i___29_carry__0_i_2_n_0\,
      I1 => \i___29_carry_i_10_n_0\,
      I2 => \arg__58_carry__1_0\(4),
      I3 => \i___29_carry__0_i_10__0_n_0\,
      I4 => \arg__58_carry__1_0\(6),
      I5 => \i___29_carry_i_8__1_n_0\,
      O => \i___29_carry__0_i_6__1_n_0\
    );
\i___29_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A659A9A65659A"
    )
        port map (
      I0 => \i___29_carry__0_i_3__0_n_0\,
      I1 => \i___29_carry_i_10_n_0\,
      I2 => \arg_inferred__1/i___58_carry__1_0\(3),
      I3 => \i___29_carry__0_i_11__1_n_0\,
      I4 => \arg_inferred__1/i___58_carry__1_0\(5),
      I5 => \i___29_carry_i_8__1_n_0\,
      O => \i___29_carry__0_i_7_n_0\
    );
\i___29_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A659595959A6A6A6"
    )
        port map (
      I0 => \i___29_carry__0_i_3__1_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(4),
      I2 => \arg__29_carry_i_10_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(3),
      I4 => \arg__29_carry_i_9_n_0\,
      I5 => \i___29_carry__0_i_11_n_0\,
      O => \i___29_carry__0_i_7__0_n_0\
    );
\i___29_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A659A9A65659A"
    )
        port map (
      I0 => \i___29_carry__0_i_3_n_0\,
      I1 => \i___29_carry_i_10_n_0\,
      I2 => \arg__58_carry__1_0\(3),
      I3 => \i___29_carry__0_i_11__0_n_0\,
      I4 => \arg__58_carry__1_0\(5),
      I5 => \i___29_carry_i_8__1_n_0\,
      O => \i___29_carry__0_i_7__1_n_0\
    );
\i___29_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A659A9A65659A"
    )
        port map (
      I0 => \i___29_carry__0_i_4__0_n_0\,
      I1 => \i___29_carry_i_10_n_0\,
      I2 => \arg_inferred__1/i___58_carry__1_0\(2),
      I3 => \i___29_carry__0_i_12__1_n_0\,
      I4 => \arg_inferred__1/i___58_carry__1_0\(4),
      I5 => \i___29_carry_i_8__1_n_0\,
      O => \i___29_carry__0_i_8_n_0\
    );
\i___29_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A659595959A6A6A6"
    )
        port map (
      I0 => \i___29_carry__0_i_4__1_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(3),
      I2 => \arg__29_carry_i_10_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(2),
      I4 => \arg__29_carry_i_9_n_0\,
      I5 => \i___29_carry__0_i_12_n_0\,
      O => \i___29_carry__0_i_8__0_n_0\
    );
\i___29_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A659A9A65659A"
    )
        port map (
      I0 => \i___29_carry__0_i_4_n_0\,
      I1 => \i___29_carry_i_10_n_0\,
      I2 => \arg__58_carry__1_0\(2),
      I3 => \i___29_carry__0_i_12__0_n_0\,
      I4 => \arg__58_carry__1_0\(4),
      I5 => \i___29_carry_i_8__1_n_0\,
      O => \i___29_carry__0_i_8__1_n_0\
    );
\i___29_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808A80"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(7),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \i___29_carry__0_i_9_n_0\
    );
\i___29_carry__0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A28A8200"
    )
        port map (
      I0 => \arg__58_carry__1_0\(7),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      O => \i___29_carry__0_i_9__0_n_0\
    );
\i___29_carry__0_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A28A8200"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(7),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      O => \i___29_carry__0_i_9__1_n_0\
    );
\i___29_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0280800882828008"
    )
        port map (
      I0 => \arg__58_carry__1_0\(6),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => \arg__58_carry__1_0\(7),
      O => \i___29_carry__1_i_1_n_0\
    );
\i___29_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0280800882828008"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(6),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => \arg_inferred__1/i___58_carry__1_0\(7),
      O => \i___29_carry__1_i_1__0_n_0\
    );
\i___29_carry__1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A0020028A08200"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(6),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg_inferred__1/i___58_carry__1_0\(7),
      O => \i___29_carry__1_i_1__1_n_0\
    );
\i___29_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D0C5D0C04005D0C"
    )
        port map (
      I0 => \i___29_carry_i_9_n_0\,
      I1 => \arg__58_carry__1_0\(5),
      I2 => \i___29_carry_i_10_n_0\,
      I3 => \arg__58_carry__1_0\(6),
      I4 => \arg__58_carry__1_0\(7),
      I5 => \i___29_carry_i_8__1_n_0\,
      O => \i___29_carry__1_i_2_n_0\
    );
\i___29_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D0C5D0C04005D0C"
    )
        port map (
      I0 => \i___29_carry_i_9_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(5),
      I2 => \i___29_carry_i_10_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(6),
      I4 => \arg_inferred__1/i___58_carry__1_0\(7),
      I5 => \i___29_carry_i_8__1_n_0\,
      O => \i___29_carry__1_i_2__0_n_0\
    );
\i___29_carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC50DC504000DC50"
    )
        port map (
      I0 => \arg__29_carry_i_10_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(5),
      I2 => \arg_inferred__1/i___58_carry__1_0\(6),
      I3 => \arg__29_carry_i_9_n_0\,
      I4 => \arg_inferred__1/i___58_carry__1_0\(7),
      I5 => \arg__29_carry_i_8_n_0\,
      O => \i___29_carry__1_i_2__1_n_0\
    );
\i___29_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"199FFFFFFFF99F1F"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(6),
      I1 => \arg_inferred__1/i___58_carry__1_0\(7),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \i___29_carry__1_i_3_n_0\
    );
\i___29_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E23FBFFBD57F7FF7"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(6),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \arg_inferred__1/i___58_carry__1_0\(7),
      O => \i___29_carry__1_i_3__0_n_0\
    );
\i___29_carry__1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"199FFFFFFFF99F1F"
    )
        port map (
      I0 => \arg__58_carry__1_0\(6),
      I1 => \arg__58_carry__1_0\(7),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \i___29_carry__1_i_3__1_n_0\
    );
\i___29_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F7A108FCF30FF3"
    )
        port map (
      I0 => \i___29_carry_i_8__1_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(5),
      I2 => \i___29_carry_i_10_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(6),
      I4 => \i___29_carry_i_9_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(7),
      O => \i___29_carry__1_i_4_n_0\
    );
\i___29_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87FF18A0C3FFF30F"
    )
        port map (
      I0 => \arg__29_carry_i_8_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(5),
      I2 => \arg_inferred__1/i___58_carry__1_0\(6),
      I3 => \arg__29_carry_i_9_n_0\,
      I4 => \arg__29_carry_i_10_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(7),
      O => \i___29_carry__1_i_4__0_n_0\
    );
\i___29_carry__1_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F7A108FCF30FF3"
    )
        port map (
      I0 => \i___29_carry_i_8__1_n_0\,
      I1 => \arg__58_carry__1_0\(5),
      I2 => \i___29_carry_i_10_n_0\,
      I3 => \arg__58_carry__1_0\(6),
      I4 => \i___29_carry_i_9_n_0\,
      I5 => \arg__58_carry__1_0\(7),
      O => \i___29_carry__1_i_4__1_n_0\
    );
\i___29_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44B444B4BB4B44B4"
    )
        port map (
      I0 => \i___29_carry_i_8__1_n_0\,
      I1 => \arg__58_carry__1_0\(3),
      I2 => \arg__58_carry__1_0\(2),
      I3 => \i___29_carry_i_9_n_0\,
      I4 => \arg__58_carry__1_0\(1),
      I5 => \i___29_carry_i_10_n_0\,
      O => \i___29_carry_i_1_n_0\
    );
\i___29_carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE5"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      O => \i___29_carry_i_10_n_0\
    );
\i___29_carry_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82828020"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(1),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      O => \i___29_carry_i_11_n_0\
    );
\i___29_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44B444B4BB4B44B4"
    )
        port map (
      I0 => \i___29_carry_i_8__1_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(3),
      I2 => \arg_inferred__1/i___58_carry__1_0\(2),
      I3 => \i___29_carry_i_9_n_0\,
      I4 => \arg_inferred__1/i___58_carry__1_0\(1),
      I5 => \i___29_carry_i_10_n_0\,
      O => \i___29_carry_i_1__0_n_0\
    );
\i___29_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4444BBBB444B444"
    )
        port map (
      I0 => \arg__29_carry_i_8_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(3),
      I2 => \arg__29_carry_i_9_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(1),
      I4 => \arg__29_carry_i_10_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(2),
      O => \i___29_carry_i_1__1_n_0\
    );
\i___29_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCAA0000AACC060"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(1),
      I1 => \arg_inferred__1/i___58_carry__1_0\(0),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \i___29_carry_i_2_n_0\
    );
\i___29_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B748E20C88882200"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \arg_inferred__1/i___58_carry__1_0\(0),
      O => \i___29_carry_i_2__0_n_0\
    );
\i___29_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCAA0000AACC060"
    )
        port map (
      I0 => \arg__58_carry__1_0\(1),
      I1 => \arg__58_carry__1_0\(0),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \i___29_carry_i_2__1_n_0\
    );
\i___29_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82288008"
    )
        port map (
      I0 => \arg__58_carry__1_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      O => \i___29_carry_i_3_n_0\
    );
\i___29_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82288008"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      O => \i___29_carry_i_3__0_n_0\
    );
\i___29_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      O => \i___29_carry_i_3__1_n_0\
    );
\i___29_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3A6590C0CA6A6"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(2),
      I1 => \arg_inferred__1/i___58_carry__1_0\(3),
      I2 => \i___29_carry_i_8__1_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(0),
      I4 => \i___29_carry_i_9_n_0\,
      I5 => \i___29_carry_i_11_n_0\,
      O => \i___29_carry_i_4_n_0\
    );
\i___29_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCC66669666"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(2),
      I1 => \i___29_carry_i_8__0_n_0\,
      I2 => \arg_inferred__1/i___58_carry__1_0\(1),
      I3 => \arg__29_carry_i_9_n_0\,
      I4 => \arg_inferred__1/i___58_carry__1_0\(0),
      I5 => \arg__29_carry_i_10_n_0\,
      O => \i___29_carry_i_4__0_n_0\
    );
\i___29_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3A6590C0CA6A6"
    )
        port map (
      I0 => \arg__58_carry__1_0\(2),
      I1 => \arg__58_carry__1_0\(3),
      I2 => \i___29_carry_i_8__1_n_0\,
      I3 => \arg__58_carry__1_0\(0),
      I4 => \i___29_carry_i_9_n_0\,
      I5 => \i___29_carry_i_8_n_0\,
      O => \i___29_carry_i_4__1_n_0\
    );
\i___29_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B44B4BB4B444B44"
    )
        port map (
      I0 => \i___29_carry_i_10_n_0\,
      I1 => \arg_inferred__1/i___58_carry__1_0\(0),
      I2 => \i___29_carry_i_9_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(1),
      I4 => \i___29_carry_i_8__1_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(2),
      O => \i___29_carry_i_5_n_0\
    );
\i___29_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8788787787888788"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(0),
      I1 => \arg__29_carry_i_9_n_0\,
      I2 => \arg__29_carry_i_10_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(1),
      I4 => \arg__29_carry_i_8_n_0\,
      I5 => \arg_inferred__1/i___58_carry__1_0\(2),
      O => \i___29_carry_i_5__0_n_0\
    );
\i___29_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B44B4BB4B444B44"
    )
        port map (
      I0 => \i___29_carry_i_10_n_0\,
      I1 => \arg__58_carry__1_0\(0),
      I2 => \i___29_carry_i_9_n_0\,
      I3 => \arg__58_carry__1_0\(1),
      I4 => \i___29_carry_i_8__1_n_0\,
      I5 => \arg__58_carry__1_0\(2),
      O => \i___29_carry_i_5__1_n_0\
    );
\i___29_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52858CC8A28A8008"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(1),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => \arg_inferred__1/i___58_carry__1_0\(0),
      O => \i___29_carry_i_6_n_0\
    );
\i___29_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38CF3400C8C0C400"
    )
        port map (
      I0 => Q(2),
      I1 => \arg_inferred__1/i___58_carry__1_0\(1),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg_inferred__1/i___58_carry__1_0\(0),
      O => \i___29_carry_i_6__0_n_0\
    );
\i___29_carry_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52858CC8A28A8008"
    )
        port map (
      I0 => \arg__58_carry__1_0\(1),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => \arg__58_carry__1_0\(0),
      O => \i___29_carry_i_6__1_n_0\
    );
\i___29_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808A80"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \i___29_carry_i_7_n_0\
    );
\i___29_carry_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A28A8200"
    )
        port map (
      I0 => \arg__58_carry__1_0\(0),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      O => \i___29_carry_i_7__0_n_0\
    );
\i___29_carry_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A28A8200"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(0),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      O => \i___29_carry_i_7__1_n_0\
    );
\i___29_carry_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82828020"
    )
        port map (
      I0 => \arg__58_carry__1_0\(1),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      O => \i___29_carry_i_8_n_0\
    );
\i___29_carry_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808A80"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(3),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \i___29_carry_i_8__0_n_0\
    );
\i___29_carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1D71"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      O => \i___29_carry_i_8__1_n_0\
    );
\i___29_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3CD7"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      O => \i___29_carry_i_9_n_0\
    );
\i___58_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1414140700000000"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(5),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg_inferred__1/i___58_carry__1_0\(6),
      O => \i___58_carry__0_i_1_n_0\
    );
\i___58_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1414140700000000"
    )
        port map (
      I0 => \arg__58_carry__1_0\(5),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg__58_carry__1_0\(6),
      O => \i___58_carry__0_i_1__0_n_0\
    );
\i___58_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C555400000000"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(5),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \arg_inferred__1/i___58_carry__1_0\(6),
      O => \i___58_carry__0_i_1__1_n_0\
    );
\i___58_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1414140700000000"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg_inferred__1/i___58_carry__1_0\(5),
      O => \i___58_carry__0_i_2_n_0\
    );
\i___58_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1414140700000000"
    )
        port map (
      I0 => \arg__58_carry__1_0\(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg__58_carry__1_0\(5),
      O => \i___58_carry__0_i_2__0_n_0\
    );
\i___58_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C555400000000"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \arg_inferred__1/i___58_carry__1_0\(5),
      O => \i___58_carry__0_i_2__1_n_0\
    );
\i___58_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1414140700000000"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(3),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg_inferred__1/i___58_carry__1_0\(4),
      O => \i___58_carry__0_i_3_n_0\
    );
\i___58_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1414140700000000"
    )
        port map (
      I0 => \arg__58_carry__1_0\(3),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg__58_carry__1_0\(4),
      O => \i___58_carry__0_i_3__0_n_0\
    );
\i___58_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C555400000000"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \arg_inferred__1/i___58_carry__1_0\(4),
      O => \i___58_carry__0_i_3__1_n_0\
    );
\i___58_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1414140700000000"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(2),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg_inferred__1/i___58_carry__1_0\(3),
      O => \i___58_carry__0_i_4_n_0\
    );
\i___58_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1414140700000000"
    )
        port map (
      I0 => \arg__58_carry__1_0\(2),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg__58_carry__1_0\(3),
      O => \i___58_carry__0_i_4__0_n_0\
    );
\i___58_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C555400000000"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(2),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \arg_inferred__1/i___58_carry__1_0\(3),
      O => \i___58_carry__0_i_4__1_n_0\
    );
\i___58_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"030CF60C"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(5),
      I1 => \arg_inferred__1/i___58_carry__1_0\(7),
      I2 => \i___58_carry_i_8_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(6),
      I4 => \i___58_carry_i_9_n_0\,
      O => \i___58_carry__0_i_5_n_0\
    );
\i___58_carry__0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"030CF60C"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(5),
      I1 => \arg_inferred__1/i___58_carry__1_0\(7),
      I2 => \arg__58_carry_i_8_n_0\,
      I3 => \arg_inferred__1/i___58_carry__1_0\(6),
      I4 => \arg__58_carry_i_9_n_0\,
      O => \i___58_carry__0_i_5__0_n_0\
    );
\i___58_carry__0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"030CF60C"
    )
        port map (
      I0 => \arg__58_carry__1_0\(5),
      I1 => \arg__58_carry__1_0\(7),
      I2 => \i___58_carry_i_8_n_0\,
      I3 => \arg__58_carry__1_0\(6),
      I4 => \i___58_carry_i_9_n_0\,
      O => \i___58_carry__0_i_5__1_n_0\
    );
\i___58_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC09F3F3"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(4),
      I1 => \arg_inferred__1/i___58_carry__1_0\(6),
      I2 => \i___58_carry_i_8_n_0\,
      I3 => \i___58_carry_i_9_n_0\,
      I4 => \arg_inferred__1/i___58_carry__1_0\(5),
      O => \i___58_carry__0_i_6_n_0\
    );
\i___58_carry__0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC09F3F3"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(4),
      I1 => \arg_inferred__1/i___58_carry__1_0\(6),
      I2 => \arg__58_carry_i_8_n_0\,
      I3 => \arg__58_carry_i_9_n_0\,
      I4 => \arg_inferred__1/i___58_carry__1_0\(5),
      O => \i___58_carry__0_i_6__0_n_0\
    );
\i___58_carry__0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC09F3F3"
    )
        port map (
      I0 => \arg__58_carry__1_0\(4),
      I1 => \arg__58_carry__1_0\(6),
      I2 => \i___58_carry_i_8_n_0\,
      I3 => \i___58_carry_i_9_n_0\,
      I4 => \arg__58_carry__1_0\(5),
      O => \i___58_carry__0_i_6__1_n_0\
    );
\i___58_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC09F3F3"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(3),
      I1 => \arg_inferred__1/i___58_carry__1_0\(5),
      I2 => \i___58_carry_i_8_n_0\,
      I3 => \i___58_carry_i_9_n_0\,
      I4 => \arg_inferred__1/i___58_carry__1_0\(4),
      O => \i___58_carry__0_i_7_n_0\
    );
\i___58_carry__0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC09F3F3"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(3),
      I1 => \arg_inferred__1/i___58_carry__1_0\(5),
      I2 => \arg__58_carry_i_8_n_0\,
      I3 => \arg__58_carry_i_9_n_0\,
      I4 => \arg_inferred__1/i___58_carry__1_0\(4),
      O => \i___58_carry__0_i_7__0_n_0\
    );
\i___58_carry__0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC09F3F3"
    )
        port map (
      I0 => \arg__58_carry__1_0\(3),
      I1 => \arg__58_carry__1_0\(5),
      I2 => \i___58_carry_i_8_n_0\,
      I3 => \i___58_carry_i_9_n_0\,
      I4 => \arg__58_carry__1_0\(4),
      O => \i___58_carry__0_i_7__1_n_0\
    );
\i___58_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC09F3F3"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(2),
      I1 => \arg_inferred__1/i___58_carry__1_0\(4),
      I2 => \i___58_carry_i_8_n_0\,
      I3 => \i___58_carry_i_9_n_0\,
      I4 => \arg_inferred__1/i___58_carry__1_0\(3),
      O => \i___58_carry__0_i_8_n_0\
    );
\i___58_carry__0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC09F3F3"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(2),
      I1 => \arg_inferred__1/i___58_carry__1_0\(4),
      I2 => \arg__58_carry_i_8_n_0\,
      I3 => \arg__58_carry_i_9_n_0\,
      I4 => \arg_inferred__1/i___58_carry__1_0\(3),
      O => \i___58_carry__0_i_8__0_n_0\
    );
\i___58_carry__0_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC09F3F3"
    )
        port map (
      I0 => \arg__58_carry__1_0\(2),
      I1 => \arg__58_carry__1_0\(4),
      I2 => \i___58_carry_i_8_n_0\,
      I3 => \i___58_carry_i_9_n_0\,
      I4 => \arg__58_carry__1_0\(3),
      O => \i___58_carry__0_i_8__1_n_0\
    );
\i___58_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3F0D7D7D7F7"
    )
        port map (
      I0 => \arg__58_carry__1_0\(6),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg__58_carry__1_0\(7),
      O => \i___58_carry__1_i_1_n_0\
    );
\i___58_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3F0D7D7D7F7"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(6),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg_inferred__1/i___58_carry__1_0\(7),
      O => \i___58_carry__1_i_1__0_n_0\
    );
\i___58_carry__1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF30003FFFF5557"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(6),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \arg_inferred__1/i___58_carry__1_0\(7),
      O => \i___58_carry__1_i_1__1_n_0\
    );
\i___58_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFF5557FF"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \arg_inferred__1/i___58_carry__1_0\(7),
      O => \i___58_carry__1_i_2_n_0\
    );
\i___58_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF3FDDDDDDDF"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(6),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg_inferred__1/i___58_carry__1_0\(7),
      O => \i___58_carry__1_i_2__0_n_0\
    );
\i___58_carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFF5557FF"
    )
        port map (
      I0 => \arg__58_carry__1_0\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \arg__58_carry__1_0\(7),
      O => \i___58_carry__1_i_2__1_n_0\
    );
\i___58_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F01FFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \arg__58_carry__1_0\(1),
      O => \i___58_carry_i_1_n_0\
    );
\i___58_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F01FFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \arg_inferred__1/i___58_carry__1_0\(1),
      O => \i___58_carry_i_1__0_n_0\
    );
\i___58_carry_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \arg_inferred__1/i___58_carry__1_0\(1),
      O => \i___58_carry_i_1__1_n_0\
    );
\i___58_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28282808"
    )
        port map (
      I0 => \arg__58_carry__1_0\(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => \i___58_carry_i_2_n_0\
    );
\i___58_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28282808"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => \i___58_carry_i_2__0_n_0\
    );
\i___58_carry_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA8"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      O => \i___58_carry_i_2__1_n_0\
    );
\i___58_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999DFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \arg_inferred__1/i___58_carry__1_0\(0),
      O => \i___58_carry_i_3_n_0\
    );
\i___58_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999DFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \arg__58_carry__1_0\(0),
      O => \i___58_carry_i_3__0_n_0\
    );
\i___58_carry_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF01FFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \arg_inferred__1/i___58_carry__1_0\(0),
      O => \i___58_carry_i_3__1_n_0\
    );
\i___58_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C590CA6"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(1),
      I1 => \arg_inferred__1/i___58_carry__1_0\(3),
      I2 => \i___58_carry_i_8_n_0\,
      I3 => \i___58_carry_i_9_n_0\,
      I4 => \arg_inferred__1/i___58_carry__1_0\(2),
      O => \i___58_carry_i_4_n_0\
    );
\i___58_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C590CA6"
    )
        port map (
      I0 => \arg__58_carry__1_0\(1),
      I1 => \arg__58_carry__1_0\(3),
      I2 => \i___58_carry_i_8_n_0\,
      I3 => \i___58_carry_i_9_n_0\,
      I4 => \arg__58_carry__1_0\(2),
      O => \i___58_carry_i_4__0_n_0\
    );
\i___58_carry_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C590CA6"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(1),
      I1 => \arg_inferred__1/i___58_carry__1_0\(3),
      I2 => \arg__58_carry_i_8_n_0\,
      I3 => \arg__58_carry_i_9_n_0\,
      I4 => \arg_inferred__1/i___58_carry__1_0\(2),
      O => \i___58_carry_i_4__1_n_0\
    );
\i___58_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1414140728282808"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg_inferred__1/i___58_carry__1_0\(2),
      O => \i___58_carry_i_5_n_0\
    );
\i___58_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C55540000AAA8"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \arg_inferred__1/i___58_carry__1_0\(2),
      O => \i___58_carry_i_5__0_n_0\
    );
\i___58_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1414140728282808"
    )
        port map (
      I0 => \arg__58_carry__1_0\(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg__58_carry__1_0\(2),
      O => \i___58_carry_i_5__1_n_0\
    );
\i___58_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEBF8D7D7D7F7"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg_inferred__1/i___58_carry__1_0\(1),
      O => \i___58_carry_i_6_n_0\
    );
\i___58_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3AAABFFFF5557"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(0),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \arg_inferred__1/i___58_carry__1_0\(1),
      O => \i___58_carry_i_6__0_n_0\
    );
\i___58_carry_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEBF8D7D7D7F7"
    )
        port map (
      I0 => \arg__58_carry__1_0\(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \arg__58_carry__1_0\(1),
      O => \i___58_carry_i_6__1_n_0\
    );
\i___58_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAA802"
    )
        port map (
      I0 => \arg__58_carry__1_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      O => \i___58_carry_i_7_n_0\
    );
\i___58_carry_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAA802"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      O => \i___58_carry_i_7__0_n_0\
    );
\i___58_carry_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222A2220"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__1_0\(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \i___58_carry_i_7__1_n_0\
    );
\i___58_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"999C"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \i___58_carry_i_8_n_0\
    );
\i___58_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01F"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      O => \i___58_carry_i_9_n_0\
    );
\i___84_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__0/i___58_carry__0_n_7\,
      I1 => \arg_inferred__0/i___0_carry__1_n_1\,
      I2 => \arg_inferred__0/i___29_carry__0_n_4\,
      O => \i___84_carry__0_i_1_n_0\
    );
\i___84_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__0_n_7\,
      I1 => \arg_inferred__1/i___0_carry__1_n_1\,
      I2 => \arg_inferred__1/i___29_carry__0_n_4\,
      O => \i___84_carry__0_i_1__0_n_0\
    );
\i___84_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__2/i___58_carry__0_n_7\,
      I1 => \arg_inferred__2/i___0_carry__1_n_1\,
      I2 => \arg_inferred__2/i___29_carry__0_n_4\,
      O => \i___84_carry__0_i_1__1_n_0\
    );
\i___84_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__0/i___58_carry_n_4\,
      I1 => \arg_inferred__0/i___0_carry__1_n_6\,
      I2 => \arg_inferred__0/i___29_carry__0_n_5\,
      O => \i___84_carry__0_i_2_n_0\
    );
\i___84_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry_n_4\,
      I1 => \arg_inferred__1/i___0_carry__1_n_6\,
      I2 => \arg_inferred__1/i___29_carry__0_n_5\,
      O => \i___84_carry__0_i_2__0_n_0\
    );
\i___84_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__2/i___58_carry_n_4\,
      I1 => \arg_inferred__2/i___0_carry__1_n_6\,
      I2 => \arg_inferred__2/i___29_carry__0_n_5\,
      O => \i___84_carry__0_i_2__1_n_0\
    );
\i___84_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__0/i___58_carry_n_5\,
      I1 => \arg_inferred__0/i___0_carry__1_n_7\,
      I2 => \arg_inferred__0/i___29_carry__0_n_6\,
      O => \i___84_carry__0_i_3_n_0\
    );
\i___84_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry_n_5\,
      I1 => \arg_inferred__1/i___0_carry__1_n_7\,
      I2 => \arg_inferred__1/i___29_carry__0_n_6\,
      O => \i___84_carry__0_i_3__0_n_0\
    );
\i___84_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__2/i___58_carry_n_5\,
      I1 => \arg_inferred__2/i___0_carry__1_n_7\,
      I2 => \arg_inferred__2/i___29_carry__0_n_6\,
      O => \i___84_carry__0_i_3__1_n_0\
    );
\i___84_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__0/i___58_carry_n_6\,
      I1 => \arg_inferred__0/i___0_carry__0_n_4\,
      I2 => \arg_inferred__0/i___29_carry__0_n_7\,
      O => \i___84_carry__0_i_4_n_0\
    );
\i___84_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry_n_6\,
      I1 => \arg_inferred__1/i___0_carry__0_n_4\,
      I2 => \arg_inferred__1/i___29_carry__0_n_7\,
      O => \i___84_carry__0_i_4__0_n_0\
    );
\i___84_carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__2/i___58_carry_n_6\,
      I1 => \arg_inferred__2/i___0_carry__0_n_4\,
      I2 => \arg_inferred__2/i___29_carry__0_n_7\,
      O => \i___84_carry__0_i_4__1_n_0\
    );
\i___84_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \arg_inferred__0/i___29_carry__0_n_4\,
      I1 => \arg_inferred__0/i___0_carry__1_n_1\,
      I2 => \arg_inferred__0/i___58_carry__0_n_7\,
      I3 => \arg_inferred__0/i___29_carry__1_n_7\,
      I4 => \arg_inferred__0/i___58_carry__0_n_6\,
      O => \i___84_carry__0_i_5_n_0\
    );
\i___84_carry__0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \arg_inferred__1/i___29_carry__0_n_4\,
      I1 => \arg_inferred__1/i___0_carry__1_n_1\,
      I2 => \arg_inferred__1/i___58_carry__0_n_7\,
      I3 => \arg_inferred__1/i___29_carry__1_n_7\,
      I4 => \arg_inferred__1/i___58_carry__0_n_6\,
      O => \i___84_carry__0_i_5__0_n_0\
    );
\i___84_carry__0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \arg_inferred__2/i___29_carry__0_n_4\,
      I1 => \arg_inferred__2/i___0_carry__1_n_1\,
      I2 => \arg_inferred__2/i___58_carry__0_n_7\,
      I3 => \arg_inferred__2/i___29_carry__1_n_7\,
      I4 => \arg_inferred__2/i___58_carry__0_n_6\,
      O => \i___84_carry__0_i_5__1_n_0\
    );
\i___84_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___84_carry__0_i_2_n_0\,
      I1 => \arg_inferred__0/i___58_carry__0_n_7\,
      I2 => \arg_inferred__0/i___0_carry__1_n_1\,
      I3 => \arg_inferred__0/i___29_carry__0_n_4\,
      O => \i___84_carry__0_i_6_n_0\
    );
\i___84_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___84_carry__0_i_2__0_n_0\,
      I1 => \arg_inferred__1/i___58_carry__0_n_7\,
      I2 => \arg_inferred__1/i___0_carry__1_n_1\,
      I3 => \arg_inferred__1/i___29_carry__0_n_4\,
      O => \i___84_carry__0_i_6__0_n_0\
    );
\i___84_carry__0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___84_carry__0_i_2__1_n_0\,
      I1 => \arg_inferred__2/i___58_carry__0_n_7\,
      I2 => \arg_inferred__2/i___0_carry__1_n_1\,
      I3 => \arg_inferred__2/i___29_carry__0_n_4\,
      O => \i___84_carry__0_i_6__1_n_0\
    );
\i___84_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \arg_inferred__0/i___58_carry_n_4\,
      I1 => \arg_inferred__0/i___0_carry__1_n_6\,
      I2 => \arg_inferred__0/i___29_carry__0_n_5\,
      I3 => \i___84_carry__0_i_3_n_0\,
      O => \i___84_carry__0_i_7_n_0\
    );
\i___84_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry_n_4\,
      I1 => \arg_inferred__1/i___0_carry__1_n_6\,
      I2 => \arg_inferred__1/i___29_carry__0_n_5\,
      I3 => \i___84_carry__0_i_3__0_n_0\,
      O => \i___84_carry__0_i_7__0_n_0\
    );
\i___84_carry__0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \arg_inferred__2/i___58_carry_n_4\,
      I1 => \arg_inferred__2/i___0_carry__1_n_6\,
      I2 => \arg_inferred__2/i___29_carry__0_n_5\,
      I3 => \i___84_carry__0_i_3__1_n_0\,
      O => \i___84_carry__0_i_7__1_n_0\
    );
\i___84_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \arg_inferred__0/i___58_carry_n_5\,
      I1 => \arg_inferred__0/i___0_carry__1_n_7\,
      I2 => \arg_inferred__0/i___29_carry__0_n_6\,
      I3 => \i___84_carry__0_i_4_n_0\,
      O => \i___84_carry__0_i_8_n_0\
    );
\i___84_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry_n_5\,
      I1 => \arg_inferred__1/i___0_carry__1_n_7\,
      I2 => \arg_inferred__1/i___29_carry__0_n_6\,
      I3 => \i___84_carry__0_i_4__0_n_0\,
      O => \i___84_carry__0_i_8__0_n_0\
    );
\i___84_carry__0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \arg_inferred__2/i___58_carry_n_5\,
      I1 => \arg_inferred__2/i___0_carry__1_n_7\,
      I2 => \arg_inferred__2/i___29_carry__0_n_6\,
      I3 => \i___84_carry__0_i_4__1_n_0\,
      O => \i___84_carry__0_i_8__1_n_0\
    );
\i___84_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__0/i___58_carry__0_n_5\,
      I1 => \arg_inferred__0/i___29_carry__1_n_6\,
      O => \i___84_carry__1_i_1_n_0\
    );
\i___84_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__0_n_5\,
      I1 => \arg_inferred__1/i___29_carry__1_n_6\,
      O => \i___84_carry__1_i_1__0_n_0\
    );
\i___84_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__2/i___58_carry__0_n_5\,
      I1 => \arg_inferred__2/i___29_carry__1_n_6\,
      O => \i___84_carry__1_i_1__1_n_0\
    );
\i___84_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__0/i___58_carry__0_n_6\,
      I1 => \arg_inferred__0/i___29_carry__1_n_7\,
      O => \i___84_carry__1_i_2_n_0\
    );
\i___84_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry__0_n_6\,
      I1 => \arg_inferred__1/i___29_carry__1_n_7\,
      O => \i___84_carry__1_i_2__0_n_0\
    );
\i___84_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__2/i___58_carry__0_n_6\,
      I1 => \arg_inferred__2/i___29_carry__1_n_7\,
      O => \i___84_carry__1_i_2__1_n_0\
    );
\i___84_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \arg_inferred__0/i___29_carry__1_n_1\,
      I1 => \arg_inferred__0/i___58_carry__0_n_4\,
      I2 => \arg_inferred__0/i___58_carry__1_n_7\,
      O => \i___84_carry__1_i_3_n_0\
    );
\i___84_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \arg_inferred__1/i___29_carry__1_n_1\,
      I1 => \arg_inferred__1/i___58_carry__0_n_4\,
      I2 => \arg_inferred__1/i___58_carry__1_n_7\,
      O => \i___84_carry__1_i_3__0_n_0\
    );
\i___84_carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \arg_inferred__2/i___29_carry__1_n_1\,
      I1 => \arg_inferred__2/i___58_carry__0_n_4\,
      I2 => \arg_inferred__2/i___58_carry__1_n_7\,
      O => \i___84_carry__1_i_3__1_n_0\
    );
\i___84_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__0/i___29_carry__1_n_6\,
      I1 => \arg_inferred__0/i___58_carry__0_n_5\,
      I2 => \arg_inferred__0/i___29_carry__1_n_1\,
      I3 => \arg_inferred__0/i___58_carry__0_n_4\,
      O => \i___84_carry__1_i_4_n_0\
    );
\i___84_carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__1/i___29_carry__1_n_6\,
      I1 => \arg_inferred__1/i___58_carry__0_n_5\,
      I2 => \arg_inferred__1/i___29_carry__1_n_1\,
      I3 => \arg_inferred__1/i___58_carry__0_n_4\,
      O => \i___84_carry__1_i_4__0_n_0\
    );
\i___84_carry__1_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__2/i___29_carry__1_n_6\,
      I1 => \arg_inferred__2/i___58_carry__0_n_5\,
      I2 => \arg_inferred__2/i___29_carry__1_n_1\,
      I3 => \arg_inferred__2/i___58_carry__0_n_4\,
      O => \i___84_carry__1_i_4__1_n_0\
    );
\i___84_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__0/i___29_carry__1_n_7\,
      I1 => \arg_inferred__0/i___58_carry__0_n_6\,
      I2 => \arg_inferred__0/i___29_carry__1_n_6\,
      I3 => \arg_inferred__0/i___58_carry__0_n_5\,
      O => \i___84_carry__1_i_5_n_0\
    );
\i___84_carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__1/i___29_carry__1_n_7\,
      I1 => \arg_inferred__1/i___58_carry__0_n_6\,
      I2 => \arg_inferred__1/i___29_carry__1_n_6\,
      I3 => \arg_inferred__1/i___58_carry__0_n_5\,
      O => \i___84_carry__1_i_5__0_n_0\
    );
\i___84_carry__1_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__2/i___29_carry__1_n_7\,
      I1 => \arg_inferred__2/i___58_carry__0_n_6\,
      I2 => \arg_inferred__2/i___29_carry__1_n_6\,
      I3 => \arg_inferred__2/i___58_carry__0_n_5\,
      O => \i___84_carry__1_i_5__1_n_0\
    );
\i___84_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__0/i___58_carry_n_7\,
      I1 => \arg_inferred__0/i___0_carry__0_n_5\,
      I2 => \arg_inferred__0/i___29_carry_n_4\,
      O => \i___84_carry_i_1_n_0\
    );
\i___84_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry_n_7\,
      I1 => \arg_inferred__1/i___0_carry__0_n_5\,
      I2 => \arg_inferred__1/i___29_carry_n_4\,
      O => \i___84_carry_i_1__0_n_0\
    );
\i___84_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \arg_inferred__2/i___58_carry_n_7\,
      I1 => \arg_inferred__2/i___0_carry__0_n_5\,
      I2 => \arg_inferred__2/i___29_carry_n_4\,
      O => \i___84_carry_i_1__1_n_0\
    );
\i___84_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__0/i___29_carry_n_5\,
      I1 => \arg_inferred__0/i___0_carry__0_n_6\,
      O => \i___84_carry_i_2_n_0\
    );
\i___84_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__1/i___29_carry_n_5\,
      I1 => \arg_inferred__1/i___0_carry__0_n_6\,
      O => \i___84_carry_i_2__0_n_0\
    );
\i___84_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__2/i___29_carry_n_5\,
      I1 => \arg_inferred__2/i___0_carry__0_n_6\,
      O => \i___84_carry_i_2__1_n_0\
    );
\i___84_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__0/i___29_carry_n_6\,
      I1 => \arg_inferred__0/i___0_carry__0_n_7\,
      O => \i___84_carry_i_3_n_0\
    );
\i___84_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__1/i___29_carry_n_6\,
      I1 => \arg_inferred__1/i___0_carry__0_n_7\,
      O => \i___84_carry_i_3__0_n_0\
    );
\i___84_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__2/i___29_carry_n_6\,
      I1 => \arg_inferred__2/i___0_carry__0_n_7\,
      O => \i___84_carry_i_3__1_n_0\
    );
\i___84_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__0/i___29_carry_n_7\,
      I1 => \arg_inferred__0/i___0_carry_n_4\,
      O => \i___84_carry_i_4_n_0\
    );
\i___84_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__1/i___29_carry_n_7\,
      I1 => \arg_inferred__1/i___0_carry_n_4\,
      O => \i___84_carry_i_4__0_n_0\
    );
\i___84_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arg_inferred__2/i___29_carry_n_7\,
      I1 => \arg_inferred__2/i___0_carry_n_4\,
      O => \i___84_carry_i_4__1_n_0\
    );
\i___84_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \arg_inferred__0/i___58_carry_n_6\,
      I1 => \arg_inferred__0/i___0_carry__0_n_4\,
      I2 => \arg_inferred__0/i___29_carry__0_n_7\,
      I3 => \i___84_carry_i_1_n_0\,
      O => \i___84_carry_i_5_n_0\
    );
\i___84_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry_n_6\,
      I1 => \arg_inferred__1/i___0_carry__0_n_4\,
      I2 => \arg_inferred__1/i___29_carry__0_n_7\,
      I3 => \i___84_carry_i_1__0_n_0\,
      O => \i___84_carry_i_5__0_n_0\
    );
\i___84_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \arg_inferred__2/i___58_carry_n_6\,
      I1 => \arg_inferred__2/i___0_carry__0_n_4\,
      I2 => \arg_inferred__2/i___29_carry__0_n_7\,
      I3 => \i___84_carry_i_1__1_n_0\,
      O => \i___84_carry_i_5__1_n_0\
    );
\i___84_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \arg_inferred__0/i___58_carry_n_7\,
      I1 => \arg_inferred__0/i___0_carry__0_n_5\,
      I2 => \arg_inferred__0/i___29_carry_n_4\,
      I3 => \i___84_carry_i_2_n_0\,
      O => \i___84_carry_i_6_n_0\
    );
\i___84_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \arg_inferred__1/i___58_carry_n_7\,
      I1 => \arg_inferred__1/i___0_carry__0_n_5\,
      I2 => \arg_inferred__1/i___29_carry_n_4\,
      I3 => \i___84_carry_i_2__0_n_0\,
      O => \i___84_carry_i_6__0_n_0\
    );
\i___84_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \arg_inferred__2/i___58_carry_n_7\,
      I1 => \arg_inferred__2/i___0_carry__0_n_5\,
      I2 => \arg_inferred__2/i___29_carry_n_4\,
      I3 => \i___84_carry_i_2__1_n_0\,
      O => \i___84_carry_i_6__1_n_0\
    );
\i___84_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \arg_inferred__0/i___29_carry_n_5\,
      I1 => \arg_inferred__0/i___0_carry__0_n_6\,
      I2 => \arg_inferred__0/i___0_carry__0_n_7\,
      I3 => \arg_inferred__0/i___29_carry_n_6\,
      O => \i___84_carry_i_7_n_0\
    );
\i___84_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \arg_inferred__1/i___29_carry_n_5\,
      I1 => \arg_inferred__1/i___0_carry__0_n_6\,
      I2 => \arg_inferred__1/i___0_carry__0_n_7\,
      I3 => \arg_inferred__1/i___29_carry_n_6\,
      O => \i___84_carry_i_7__0_n_0\
    );
\i___84_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \arg_inferred__2/i___29_carry_n_5\,
      I1 => \arg_inferred__2/i___0_carry__0_n_6\,
      I2 => \arg_inferred__2/i___0_carry__0_n_7\,
      I3 => \arg_inferred__2/i___29_carry_n_6\,
      O => \i___84_carry_i_7__1_n_0\
    );
\i___84_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__0/i___0_carry_n_4\,
      I1 => \arg_inferred__0/i___29_carry_n_7\,
      I2 => \arg_inferred__0/i___0_carry__0_n_7\,
      I3 => \arg_inferred__0/i___29_carry_n_6\,
      O => \i___84_carry_i_8_n_0\
    );
\i___84_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__1/i___0_carry_n_4\,
      I1 => \arg_inferred__1/i___29_carry_n_7\,
      I2 => \arg_inferred__1/i___0_carry__0_n_7\,
      I3 => \arg_inferred__1/i___29_carry_n_6\,
      O => \i___84_carry_i_8__0_n_0\
    );
\i___84_carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \arg_inferred__2/i___0_carry_n_4\,
      I1 => \arg_inferred__2/i___29_carry_n_7\,
      I2 => \arg_inferred__2/i___0_carry__0_n_7\,
      I3 => \arg_inferred__2/i___29_carry_n_6\,
      O => \i___84_carry_i_8__1_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Im_Re(7),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(7),
      I1 => Im_Im(7),
      O => \i__carry__0_i_1__16_n_0\
    );
\i__carry__0_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(7),
      I1 => Re_Im(7),
      O => \i__carry__0_i_2__13_n_0\
    );
\i__carry__0_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(6),
      I1 => Im_Im(6),
      O => \i__carry__0_i_2__14_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(6),
      I1 => Re_Im(6),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(5),
      I1 => Im_Im(5),
      O => \i__carry__0_i_3__17_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(5),
      I1 => Re_Im(5),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(4),
      I1 => Im_Im(4),
      O => \i__carry__0_i_4__17_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(4),
      I1 => Re_Im(4),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(3),
      I1 => Re_Im(3),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(3),
      I1 => Im_Im(3),
      O => \i__carry_i_1__14_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(2),
      I1 => Re_Im(2),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(2),
      I1 => Im_Im(2),
      O => \i__carry_i_2__14_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(1),
      I1 => Re_Im(1),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(1),
      I1 => Im_Im(1),
      O => \i__carry_i_3__14_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Im_Re(0),
      I1 => Re_Im(0),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Re_Re(0),
      I1 => Im_Im(0),
      O => \i__carry_i_4__14_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO is
  port (
    \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[7][1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[7][1][7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Data_in_ppF_reg[1][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFOMux_FIFO[0]_10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    \FIFO_reg[7][0][7]_0\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \FIFO_reg[7][0][6]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][5]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][4]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][3]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][2]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][1]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][0]_0\ : in STD_LOGIC;
    \FIFOMux_FIFO[1]_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \FIFO_reg[7][1][7]_2\ : in STD_LOGIC;
    \FIFO_reg[7][1][6]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][5]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][4]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][3]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][2]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][1]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_inferred__0/i__carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO is
  signal \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4 ";
begin
\FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(0),
      Q => \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(1),
      Q => \FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(2),
      Q => \FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(3),
      Q => \FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(4),
      Q => \FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(5),
      Q => \FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(6),
      Q => \FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(7),
      Q => \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(0),
      Q => \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(1),
      Q => \FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(2),
      Q => \FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(3),
      Q => \FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(4),
      Q => \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(5),
      Q => \FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(6),
      Q => \FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(7),
      Q => \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[7][0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][0]_0\,
      Q => D(0)
    );
\FIFO_reg[7][0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][1]_0\,
      Q => D(1)
    );
\FIFO_reg[7][0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][2]_0\,
      Q => D(2)
    );
\FIFO_reg[7][0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][3]_0\,
      Q => D(3)
    );
\FIFO_reg[7][0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][4]_0\,
      Q => D(4)
    );
\FIFO_reg[7][0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][5]_0\,
      Q => D(5)
    );
\FIFO_reg[7][0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][6]_0\,
      Q => D(6)
    );
\FIFO_reg[7][0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][7]_0\,
      Q => D(7)
    );
\FIFO_reg[7][1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][0]_0\,
      Q => \FIFO_reg[7][1][7]_0\(0)
    );
\FIFO_reg[7][1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][1]_0\,
      Q => \FIFO_reg[7][1][7]_0\(1)
    );
\FIFO_reg[7][1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][2]_0\,
      Q => \FIFO_reg[7][1][7]_0\(2)
    );
\FIFO_reg[7][1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][3]_0\,
      Q => \FIFO_reg[7][1][7]_0\(3)
    );
\FIFO_reg[7][1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][4]_0\,
      Q => \FIFO_reg[7][1][7]_0\(4)
    );
\FIFO_reg[7][1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][5]_0\,
      Q => \FIFO_reg[7][1][7]_0\(5)
    );
\FIFO_reg[7][1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][6]_0\,
      Q => \FIFO_reg[7][1][7]_0\(6)
    );
\FIFO_reg[7][1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][7]_2\,
      Q => \FIFO_reg[7][1][7]_0\(7)
    );
\arg_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_carry__0_0\(3),
      O => DI(0)
    );
\arg_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_carry__0\(3),
      I1 => \arg_carry__0_0\(3),
      O => S(3)
    );
\arg_carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_carry__0\(2),
      I1 => \arg_carry__0_0\(2),
      O => S(2)
    );
\arg_carry__0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_carry__0\(1),
      I1 => \arg_carry__0_0\(1),
      O => S(1)
    );
\arg_carry__0_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_carry__0\(0),
      I1 => \arg_carry__0_0\(0),
      O => S(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0\(3),
      O => \Data_in_ppF_reg[1][7]\(0)
    );
\i__carry__0_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \arg_inferred__0/i__carry__0\(3),
      O => \FIFO_reg[7][1][7]_1\(3)
    );
\i__carry__0_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \arg_inferred__0/i__carry__0\(2),
      O => \FIFO_reg[7][1][7]_1\(2)
    );
\i__carry__0_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i__carry__0\(1),
      O => \FIFO_reg[7][1][7]_1\(1)
    );
\i__carry__0_i_5__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \arg_inferred__0/i__carry__0\(0),
      O => \FIFO_reg[7][1][7]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized1\ is
  port (
    \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[3][1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FIFO_reg[3][1][7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Data_in_ppF_reg[1][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFOMux_FIFO[0]_24\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    \FIFO_reg[3][0][7]_0\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \FIFO_reg[3][0][6]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][5]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][4]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][3]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][2]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][1]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][0]_0\ : in STD_LOGIC;
    \FIFOMux_FIFO[1]_25\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \FIFO_reg[3][1][7]_2\ : in STD_LOGIC;
    \FIFO_reg[3][1][6]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][5]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][4]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][3]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][2]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][1]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_inferred__0/i__carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_inferred__0/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized1\ : entity is "SR_FIFO";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized1\ is
  signal \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0 ";
begin
\FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_24\(0),
      Q => \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_24\(1),
      Q => \FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_24\(2),
      Q => \FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_24\(3),
      Q => \FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_24\(4),
      Q => \FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_24\(5),
      Q => \FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_24\(6),
      Q => \FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_24\(7),
      Q => \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_25\(0),
      Q => \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_25\(1),
      Q => \FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_25\(2),
      Q => \FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_25\(3),
      Q => \FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_25\(4),
      Q => \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_25\(5),
      Q => \FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_25\(6),
      Q => \FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_25\(7),
      Q => \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[3][0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][0]_0\,
      Q => D(0)
    );
\FIFO_reg[3][0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][1]_0\,
      Q => D(1)
    );
\FIFO_reg[3][0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][2]_0\,
      Q => D(2)
    );
\FIFO_reg[3][0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][3]_0\,
      Q => D(3)
    );
\FIFO_reg[3][0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][4]_0\,
      Q => D(4)
    );
\FIFO_reg[3][0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][5]_0\,
      Q => D(5)
    );
\FIFO_reg[3][0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][6]_0\,
      Q => D(6)
    );
\FIFO_reg[3][0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][7]_0\,
      Q => D(7)
    );
\FIFO_reg[3][1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][0]_0\,
      Q => \FIFO_reg[3][1][7]_0\(0)
    );
\FIFO_reg[3][1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][1]_0\,
      Q => \FIFO_reg[3][1][7]_0\(1)
    );
\FIFO_reg[3][1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][2]_0\,
      Q => \FIFO_reg[3][1][7]_0\(2)
    );
\FIFO_reg[3][1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][3]_0\,
      Q => \FIFO_reg[3][1][7]_0\(3)
    );
\FIFO_reg[3][1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][4]_0\,
      Q => \FIFO_reg[3][1][7]_0\(4)
    );
\FIFO_reg[3][1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][5]_0\,
      Q => \FIFO_reg[3][1][7]_0\(5)
    );
\FIFO_reg[3][1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][6]_0\,
      Q => \FIFO_reg[3][1][7]_0\(6)
    );
\FIFO_reg[3][1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][7]_2\,
      Q => \FIFO_reg[3][1][7]_0\(7)
    );
\arg_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_carry__0\(3),
      O => DI(0)
    );
\arg_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \arg_carry__0\(3),
      O => S(3)
    );
\arg_carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \arg_carry__0\(2),
      O => S(2)
    );
\arg_carry__0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_carry__0\(1),
      O => S(1)
    );
\arg_carry__0_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \arg_carry__0\(0),
      O => S(0)
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0_0\(3),
      O => \Data_in_ppF_reg[1][7]\(0)
    );
\i__carry__0_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0\(3),
      I1 => \arg_inferred__0/i__carry__0_0\(3),
      O => \FIFO_reg[3][1][7]_1\(3)
    );
\i__carry__0_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0\(2),
      I1 => \arg_inferred__0/i__carry__0_0\(2),
      O => \FIFO_reg[3][1][7]_1\(2)
    );
\i__carry__0_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0\(1),
      I1 => \arg_inferred__0/i__carry__0_0\(1),
      O => \FIFO_reg[3][1][7]_1\(1)
    );
\i__carry__0_i_5__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0\(0),
      I1 => \arg_inferred__0/i__carry__0_0\(0),
      O => \FIFO_reg[3][1][7]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized3\ is
  port (
    \FIFO_reg[1][1][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Data_in_ppF_reg[1][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[1][0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FIFO_reg[1][1][7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_inferred__0/i__carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \FIFO_reg[0][1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized3\ : entity is "SR_FIFO";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized3\ is
  signal \FIFO_reg[0][0]_36\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFO_reg[0][1]_37\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\FIFO_reg[0][0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \FIFO_reg[0][0]_36\(0)
    );
\FIFO_reg[0][0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \FIFO_reg[0][0]_36\(1)
    );
\FIFO_reg[0][0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(2),
      Q => \FIFO_reg[0][0]_36\(2)
    );
\FIFO_reg[0][0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(3),
      Q => \FIFO_reg[0][0]_36\(3)
    );
\FIFO_reg[0][0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(4),
      Q => \FIFO_reg[0][0]_36\(4)
    );
\FIFO_reg[0][0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(5),
      Q => \FIFO_reg[0][0]_36\(5)
    );
\FIFO_reg[0][0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(6),
      Q => \FIFO_reg[0][0]_36\(6)
    );
\FIFO_reg[0][0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(7),
      Q => \FIFO_reg[0][0]_36\(7)
    );
\FIFO_reg[0][1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][7]_0\(0),
      Q => \FIFO_reg[0][1]_37\(0)
    );
\FIFO_reg[0][1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][7]_0\(1),
      Q => \FIFO_reg[0][1]_37\(1)
    );
\FIFO_reg[0][1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][7]_0\(2),
      Q => \FIFO_reg[0][1]_37\(2)
    );
\FIFO_reg[0][1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][7]_0\(3),
      Q => \FIFO_reg[0][1]_37\(3)
    );
\FIFO_reg[0][1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][7]_0\(4),
      Q => \FIFO_reg[0][1]_37\(4)
    );
\FIFO_reg[0][1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][7]_0\(5),
      Q => \FIFO_reg[0][1]_37\(5)
    );
\FIFO_reg[0][1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][7]_0\(6),
      Q => \FIFO_reg[0][1]_37\(6)
    );
\FIFO_reg[0][1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][7]_0\(7),
      Q => \FIFO_reg[0][1]_37\(7)
    );
\FIFO_reg[1][0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_36\(0),
      Q => \FIFO_reg[1][0][7]_0\(0)
    );
\FIFO_reg[1][0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_36\(1),
      Q => \FIFO_reg[1][0][7]_0\(1)
    );
\FIFO_reg[1][0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_36\(2),
      Q => \FIFO_reg[1][0][7]_0\(2)
    );
\FIFO_reg[1][0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_36\(3),
      Q => \FIFO_reg[1][0][7]_0\(3)
    );
\FIFO_reg[1][0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_36\(4),
      Q => \FIFO_reg[1][0][7]_0\(4)
    );
\FIFO_reg[1][0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_36\(5),
      Q => \FIFO_reg[1][0][7]_0\(5)
    );
\FIFO_reg[1][0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_36\(6),
      Q => \FIFO_reg[1][0][7]_0\(6)
    );
\FIFO_reg[1][0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_36\(7),
      Q => \FIFO_reg[1][0][7]_0\(7)
    );
\FIFO_reg[1][1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_37\(0),
      Q => \FIFO_reg[1][1][7]_1\(0)
    );
\FIFO_reg[1][1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_37\(1),
      Q => \FIFO_reg[1][1][7]_1\(1)
    );
\FIFO_reg[1][1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_37\(2),
      Q => \FIFO_reg[1][1][7]_1\(2)
    );
\FIFO_reg[1][1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_37\(3),
      Q => \FIFO_reg[1][1][7]_1\(3)
    );
\FIFO_reg[1][1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_37\(4),
      Q => \FIFO_reg[1][1][7]_1\(4)
    );
\FIFO_reg[1][1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_37\(5),
      Q => \FIFO_reg[1][1][7]_1\(5)
    );
\FIFO_reg[1][1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_37\(6),
      Q => \FIFO_reg[1][1][7]_1\(6)
    );
\FIFO_reg[1][1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_37\(7),
      Q => \FIFO_reg[1][1][7]_1\(7)
    );
\arg_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_carry__0\(3),
      O => DI(0)
    );
\arg_carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_carry__0\(3),
      I1 => \arg_carry__0_0\(3),
      O => S(3)
    );
\arg_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_carry__0\(2),
      I1 => \arg_carry__0_0\(2),
      O => S(2)
    );
\arg_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_carry__0\(1),
      I1 => \arg_carry__0_0\(1),
      O => S(1)
    );
\arg_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_carry__0\(0),
      I1 => \arg_carry__0_0\(0),
      O => S(0)
    );
\i__carry__0_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0\(3),
      O => \Data_in_ppF_reg[1][7]\(0)
    );
\i__carry__0_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \arg_inferred__0/i__carry__0\(3),
      O => \FIFO_reg[1][1][7]_0\(3)
    );
\i__carry__0_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \arg_inferred__0/i__carry__0\(2),
      O => \FIFO_reg[1][1][7]_0\(2)
    );
\i__carry__0_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_inferred__0/i__carry__0\(1),
      O => \FIFO_reg[1][1][7]_0\(1)
    );
\i__carry__0_i_5__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \arg_inferred__0/i__carry__0\(0),
      O => \FIFO_reg[1][1][7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized5\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Data_in_ppF_reg[1][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Data_in_ppF_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[0][0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FIFO_reg[0][1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_inferred__0/i__carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_inferred__0/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \FIFO_reg[0][1][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized5\ : entity is "SR_FIFO";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized5\ is
begin
\FIFO_reg[0][0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \FIFO_reg[0][0][7]_0\(0)
    );
\FIFO_reg[0][0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \FIFO_reg[0][0][7]_0\(1)
    );
\FIFO_reg[0][0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(2),
      Q => \FIFO_reg[0][0][7]_0\(2)
    );
\FIFO_reg[0][0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(3),
      Q => \FIFO_reg[0][0][7]_0\(3)
    );
\FIFO_reg[0][0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(4),
      Q => \FIFO_reg[0][0][7]_0\(4)
    );
\FIFO_reg[0][0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(5),
      Q => \FIFO_reg[0][0][7]_0\(5)
    );
\FIFO_reg[0][0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(6),
      Q => \FIFO_reg[0][0][7]_0\(6)
    );
\FIFO_reg[0][0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(7),
      Q => \FIFO_reg[0][0][7]_0\(7)
    );
\FIFO_reg[0][1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][7]_1\(0),
      Q => \FIFO_reg[0][1][7]_0\(0)
    );
\FIFO_reg[0][1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][7]_1\(1),
      Q => \FIFO_reg[0][1][7]_0\(1)
    );
\FIFO_reg[0][1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][7]_1\(2),
      Q => \FIFO_reg[0][1][7]_0\(2)
    );
\FIFO_reg[0][1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][7]_1\(3),
      Q => \FIFO_reg[0][1][7]_0\(3)
    );
\FIFO_reg[0][1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][7]_1\(4),
      Q => \FIFO_reg[0][1][7]_0\(4)
    );
\FIFO_reg[0][1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][7]_1\(5),
      Q => \FIFO_reg[0][1][7]_0\(5)
    );
\FIFO_reg[0][1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][7]_1\(6),
      Q => \FIFO_reg[0][1][7]_0\(6)
    );
\FIFO_reg[0][1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][7]_1\(7),
      Q => \FIFO_reg[0][1][7]_0\(7)
    );
\arg_carry__0_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => DI(0)
    );
\arg_carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \arg_carry__0\(3),
      O => S(3)
    );
\arg_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \arg_carry__0\(2),
      O => S(2)
    );
\arg_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_carry__0\(1),
      O => S(1)
    );
\arg_carry__0_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \arg_carry__0\(0),
      O => S(0)
    );
\i__carry__0_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0\(3),
      O => \Data_in_ppF_reg[1][7]_0\(0)
    );
\i__carry__0_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0\(3),
      I1 => \arg_inferred__0/i__carry__0_0\(3),
      O => \Data_in_ppF_reg[1][7]\(3)
    );
\i__carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0\(2),
      I1 => \arg_inferred__0/i__carry__0_0\(2),
      O => \Data_in_ppF_reg[1][7]\(2)
    );
\i__carry__0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0\(1),
      I1 => \arg_inferred__0/i__carry__0_0\(1),
      O => \Data_in_ppF_reg[1][7]\(1)
    );
\i__carry__0_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__0\(0),
      I1 => \arg_inferred__0/i__carry__0_0\(0),
      O => \Data_in_ppF_reg[1][7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage is
  port (
    \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_out_ppF_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    \FIFO_reg[7][0][7]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \FIFO_reg[7][0][6]\ : in STD_LOGIC;
    \FIFO_reg[7][0][5]\ : in STD_LOGIC;
    \FIFO_reg[7][0][4]\ : in STD_LOGIC;
    \FIFO_reg[7][0][3]\ : in STD_LOGIC;
    \FIFO_reg[7][0][2]\ : in STD_LOGIC;
    \FIFO_reg[7][0][1]\ : in STD_LOGIC;
    \FIFO_reg[7][0][0]\ : in STD_LOGIC;
    \FIFO_reg[7][1][7]\ : in STD_LOGIC;
    \FIFO_reg[7][1][6]\ : in STD_LOGIC;
    \FIFO_reg[7][1][5]\ : in STD_LOGIC;
    \FIFO_reg[7][1][4]\ : in STD_LOGIC;
    \FIFO_reg[7][1][3]\ : in STD_LOGIC;
    \FIFO_reg[7][1][2]\ : in STD_LOGIC;
    \FIFO_reg[7][1][1]\ : in STD_LOGIC;
    \FIFO_reg[7][1][0]\ : in STD_LOGIC;
    Re_Data_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Im_Data_in : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage is
  signal \BU_ROT[0]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BU_ROT[1]_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BU_ROT_ppF_reg[0]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BU_ROT_ppF_reg[1]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Data_in_ppF_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFODec_OutMux_pp1_reg[0]_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFODec_OutMux_pp1_reg[1]_5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFODec_OutMux_ppF_reg[0]_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFODec_OutMux_ppF_reg[1]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFODec_OutMux_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFOMux_FIFO[0]_10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFOMux_FIFO[1]_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \InDec_BU_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][7]\ : STD_LOGIC;
  signal SR_FIFO_inst_n_32 : STD_LOGIC;
  signal SR_FIFO_inst_n_33 : STD_LOGIC;
  signal SR_FIFO_inst_n_34 : STD_LOGIC;
  signal SR_FIFO_inst_n_35 : STD_LOGIC;
  signal SR_FIFO_inst_n_36 : STD_LOGIC;
  signal SR_FIFO_inst_n_37 : STD_LOGIC;
  signal SR_FIFO_inst_n_38 : STD_LOGIC;
  signal SR_FIFO_inst_n_39 : STD_LOGIC;
  signal SR_FIFO_inst_n_40 : STD_LOGIC;
  signal SR_FIFO_inst_n_41 : STD_LOGIC;
  signal \data_counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal data_counter_pp1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data_counter_ppF : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data_counter_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_out[0]_12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_out[1]_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dout_IM : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dout_RE : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal halfway : STD_LOGIC;
  signal halfway_pp1 : STD_LOGIC;
  signal halfway_pp2 : STD_LOGIC;
  signal halfway_ppF : STD_LOGIC;
  signal halfway_reg_i_1_n_0 : STD_LOGIC;
  signal \i__carry__0_i_1__14_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__15_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__14_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__15_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__14_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__15_n_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_counter[0]_i_1__2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \data_counter[1]_i_1__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \data_counter[2]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \data_counter[3]_i_1\ : label is "soft_lutpair43";
  attribute XILINX_LEGACY_PRIM of halfway_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of halfway_reg : label is "VCC:GE";
begin
\BU_ROT_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(0),
      Q => \BU_ROT_ppF_reg[0]_1\(0)
    );
\BU_ROT_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(1),
      Q => \BU_ROT_ppF_reg[0]_1\(1)
    );
\BU_ROT_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(2),
      Q => \BU_ROT_ppF_reg[0]_1\(2)
    );
\BU_ROT_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(3),
      Q => \BU_ROT_ppF_reg[0]_1\(3)
    );
\BU_ROT_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(4),
      Q => \BU_ROT_ppF_reg[0]_1\(4)
    );
\BU_ROT_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(5),
      Q => \BU_ROT_ppF_reg[0]_1\(5)
    );
\BU_ROT_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(6),
      Q => \BU_ROT_ppF_reg[0]_1\(6)
    );
\BU_ROT_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(7),
      Q => \BU_ROT_ppF_reg[0]_1\(7)
    );
\BU_ROT_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(0),
      Q => \BU_ROT_ppF_reg[1]_0\(0)
    );
\BU_ROT_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(1),
      Q => \BU_ROT_ppF_reg[1]_0\(1)
    );
\BU_ROT_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(2),
      Q => \BU_ROT_ppF_reg[1]_0\(2)
    );
\BU_ROT_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(3),
      Q => \BU_ROT_ppF_reg[1]_0\(3)
    );
\BU_ROT_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(4),
      Q => \BU_ROT_ppF_reg[1]_0\(4)
    );
\BU_ROT_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(5),
      Q => \BU_ROT_ppF_reg[1]_0\(5)
    );
\BU_ROT_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(6),
      Q => \BU_ROT_ppF_reg[1]_0\(6)
    );
\BU_ROT_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(7),
      Q => \BU_ROT_ppF_reg[1]_0\(7)
    );
BU_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_4
     port map (
      \BU_ROT_ppF_reg[0][6]\(4) => \FIFODec_BU_reg_n_0_[0][7]\,
      \BU_ROT_ppF_reg[0][6]\(3) => \FIFODec_BU_reg_n_0_[0][3]\,
      \BU_ROT_ppF_reg[0][6]\(2) => \FIFODec_BU_reg_n_0_[0][2]\,
      \BU_ROT_ppF_reg[0][6]\(1) => \FIFODec_BU_reg_n_0_[0][1]\,
      \BU_ROT_ppF_reg[0][6]\(0) => \FIFODec_BU_reg_n_0_[0][0]\,
      \BU_ROT_ppF_reg[0][6]_0\(3) => \i__carry__0_i_1__15_n_0\,
      \BU_ROT_ppF_reg[0][6]_0\(2) => \i__carry__0_i_2__11_n_0\,
      \BU_ROT_ppF_reg[0][6]_0\(1) => \i__carry__0_i_3__14_n_0\,
      \BU_ROT_ppF_reg[0][6]_0\(0) => \i__carry__0_i_4__14_n_0\,
      \BU_ROT_ppF_reg[1][6]\(6) => \InDec_BU_reg_n_0_[1][6]\,
      \BU_ROT_ppF_reg[1][6]\(5) => \InDec_BU_reg_n_0_[1][5]\,
      \BU_ROT_ppF_reg[1][6]\(4) => \InDec_BU_reg_n_0_[1][4]\,
      \BU_ROT_ppF_reg[1][6]\(3) => \InDec_BU_reg_n_0_[1][3]\,
      \BU_ROT_ppF_reg[1][6]\(2) => \InDec_BU_reg_n_0_[1][2]\,
      \BU_ROT_ppF_reg[1][6]\(1) => \InDec_BU_reg_n_0_[1][1]\,
      \BU_ROT_ppF_reg[1][6]\(0) => \InDec_BU_reg_n_0_[1][0]\,
      \BU_ROT_ppF_reg[1][6]_0\(4) => \FIFODec_BU_reg_n_0_[1][7]\,
      \BU_ROT_ppF_reg[1][6]_0\(3) => \FIFODec_BU_reg_n_0_[1][3]\,
      \BU_ROT_ppF_reg[1][6]_0\(2) => \FIFODec_BU_reg_n_0_[1][2]\,
      \BU_ROT_ppF_reg[1][6]_0\(1) => \FIFODec_BU_reg_n_0_[1][1]\,
      \BU_ROT_ppF_reg[1][6]_0\(0) => \FIFODec_BU_reg_n_0_[1][0]\,
      \BU_ROT_ppF_reg[1][6]_1\(3) => \i__carry__0_i_1__14_n_0\,
      \BU_ROT_ppF_reg[1][6]_1\(2) => \i__carry__0_i_2__12_n_0\,
      \BU_ROT_ppF_reg[1][6]_1\(1) => \i__carry__0_i_3__15_n_0\,
      \BU_ROT_ppF_reg[1][6]_1\(0) => \i__carry__0_i_4__15_n_0\,
      D(7 downto 0) => \BU_ROT[1]_8\(7 downto 0),
      DI(0) => SR_FIFO_inst_n_41,
      \FIFOMux_FIFO[0]_10\(7 downto 0) => \FIFOMux_FIFO[0]_10\(7 downto 0),
      \FIFOMux_FIFO[1]_11\(7 downto 0) => \FIFOMux_FIFO[1]_11\(7 downto 0),
      \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_i_1_0\(0) => SR_FIFO_inst_n_40,
      \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_i_1_1\(3) => SR_FIFO_inst_n_32,
      \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_i_1_1\(2) => SR_FIFO_inst_n_33,
      \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_i_1_1\(1) => SR_FIFO_inst_n_34,
      \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_i_1_1\(0) => SR_FIFO_inst_n_35,
      \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\(7) => \InDec_FIFOMux_reg_n_0_[0][7]\,
      \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\(6) => \InDec_FIFOMux_reg_n_0_[0][6]\,
      \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\(5) => \InDec_FIFOMux_reg_n_0_[0][5]\,
      \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\(4) => \InDec_FIFOMux_reg_n_0_[0][4]\,
      \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\(3) => \InDec_FIFOMux_reg_n_0_[0][3]\,
      \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\(2) => \InDec_FIFOMux_reg_n_0_[0][2]\,
      \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\(1) => \InDec_FIFOMux_reg_n_0_[0][1]\,
      \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\(0) => \InDec_FIFOMux_reg_n_0_[0][0]\,
      \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\(7) => \InDec_FIFOMux_reg_n_0_[1][7]\,
      \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\(6) => \InDec_FIFOMux_reg_n_0_[1][6]\,
      \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\(5) => \InDec_FIFOMux_reg_n_0_[1][5]\,
      \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\(4) => \InDec_FIFOMux_reg_n_0_[1][4]\,
      \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\(3) => \InDec_FIFOMux_reg_n_0_[1][3]\,
      \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\(2) => \InDec_FIFOMux_reg_n_0_[1][2]\,
      \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\(1) => \InDec_FIFOMux_reg_n_0_[1][1]\,
      \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\(0) => \InDec_FIFOMux_reg_n_0_[1][0]\,
      Q(6) => \InDec_BU_reg_n_0_[0][6]\,
      Q(5) => \InDec_BU_reg_n_0_[0][5]\,
      Q(4) => \InDec_BU_reg_n_0_[0][4]\,
      Q(3) => \InDec_BU_reg_n_0_[0][3]\,
      Q(2) => \InDec_BU_reg_n_0_[0][2]\,
      Q(1) => \InDec_BU_reg_n_0_[0][1]\,
      Q(0) => \InDec_BU_reg_n_0_[0][0]\,
      S(3) => SR_FIFO_inst_n_36,
      S(2) => SR_FIFO_inst_n_37,
      S(1) => SR_FIFO_inst_n_38,
      S(0) => SR_FIFO_inst_n_39,
      halfway_pp1 => halfway_pp1,
      reset => reset,
      reset_0(7 downto 0) => \BU_ROT[0]_9\(7 downto 0)
    );
\Data_in_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(0),
      Q => \Data_in_ppF_reg_n_0_[0][0]\
    );
\Data_in_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(1),
      Q => \Data_in_ppF_reg_n_0_[0][1]\
    );
\Data_in_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(2),
      Q => \Data_in_ppF_reg_n_0_[0][2]\
    );
\Data_in_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(3),
      Q => \Data_in_ppF_reg_n_0_[0][3]\
    );
\Data_in_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(4),
      Q => \Data_in_ppF_reg_n_0_[0][4]\
    );
\Data_in_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(5),
      Q => \Data_in_ppF_reg_n_0_[0][5]\
    );
\Data_in_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(6),
      Q => \Data_in_ppF_reg_n_0_[0][6]\
    );
\Data_in_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(7),
      Q => \Data_in_ppF_reg_n_0_[0][7]\
    );
\Data_in_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(0),
      Q => \Data_in_ppF_reg_n_0_[1][0]\
    );
\Data_in_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(1),
      Q => \Data_in_ppF_reg_n_0_[1][1]\
    );
\Data_in_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(2),
      Q => \Data_in_ppF_reg_n_0_[1][2]\
    );
\Data_in_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(3),
      Q => \Data_in_ppF_reg_n_0_[1][3]\
    );
\Data_in_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(4),
      Q => \Data_in_ppF_reg_n_0_[1][4]\
    );
\Data_in_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(5),
      Q => \Data_in_ppF_reg_n_0_[1][5]\
    );
\Data_in_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(6),
      Q => \Data_in_ppF_reg_n_0_[1][6]\
    );
\Data_in_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(7),
      Q => \Data_in_ppF_reg_n_0_[1][7]\
    );
\FIFODec_BU_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][0]\
    );
\FIFODec_BU_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][1]\
    );
\FIFODec_BU_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][2]\
    );
\FIFODec_BU_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][3]\
    );
\FIFODec_BU_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][4]\
    );
\FIFODec_BU_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][5]\
    );
\FIFODec_BU_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][6]\
    );
\FIFODec_BU_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][7]\
    );
\FIFODec_BU_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][0]\
    );
\FIFODec_BU_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][1]\
    );
\FIFODec_BU_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][2]\
    );
\FIFODec_BU_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][3]\
    );
\FIFODec_BU_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][4]\
    );
\FIFODec_BU_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][5]\
    );
\FIFODec_BU_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][6]\
    );
\FIFODec_BU_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][7]\
    );
\FIFODec_OutMux_pp1_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][0]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(0)
    );
\FIFODec_OutMux_pp1_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][1]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(1)
    );
\FIFODec_OutMux_pp1_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][2]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(2)
    );
\FIFODec_OutMux_pp1_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][3]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(3)
    );
\FIFODec_OutMux_pp1_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][4]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(4)
    );
\FIFODec_OutMux_pp1_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][5]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(5)
    );
\FIFODec_OutMux_pp1_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][6]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(6)
    );
\FIFODec_OutMux_pp1_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][7]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(7)
    );
\FIFODec_OutMux_pp1_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][0]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(0)
    );
\FIFODec_OutMux_pp1_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][1]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(1)
    );
\FIFODec_OutMux_pp1_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][2]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(2)
    );
\FIFODec_OutMux_pp1_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][3]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(3)
    );
\FIFODec_OutMux_pp1_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][4]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(4)
    );
\FIFODec_OutMux_pp1_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][5]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(5)
    );
\FIFODec_OutMux_pp1_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][6]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(6)
    );
\FIFODec_OutMux_pp1_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][7]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(7)
    );
\FIFODec_OutMux_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(0),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(0)
    );
\FIFODec_OutMux_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(1),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(1)
    );
\FIFODec_OutMux_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(2),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(2)
    );
\FIFODec_OutMux_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(3),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(3)
    );
\FIFODec_OutMux_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(4),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(4)
    );
\FIFODec_OutMux_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(5),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(5)
    );
\FIFODec_OutMux_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(6),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(6)
    );
\FIFODec_OutMux_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(7),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(7)
    );
\FIFODec_OutMux_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(0),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(0)
    );
\FIFODec_OutMux_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(1),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(1)
    );
\FIFODec_OutMux_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(2),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(2)
    );
\FIFODec_OutMux_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(3),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(3)
    );
\FIFODec_OutMux_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(4),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(4)
    );
\FIFODec_OutMux_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(5),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(5)
    );
\FIFODec_OutMux_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(6),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(6)
    );
\FIFODec_OutMux_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(7),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(7)
    );
\FIFODec_OutMux_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][0]\
    );
\FIFODec_OutMux_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][1]\
    );
\FIFODec_OutMux_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][2]\
    );
\FIFODec_OutMux_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][3]\
    );
\FIFODec_OutMux_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][4]\
    );
\FIFODec_OutMux_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][5]\
    );
\FIFODec_OutMux_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][6]\
    );
\FIFODec_OutMux_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][7]\
    );
\FIFODec_OutMux_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][0]\
    );
\FIFODec_OutMux_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][1]\
    );
\FIFODec_OutMux_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][2]\
    );
\FIFODec_OutMux_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][3]\
    );
\FIFODec_OutMux_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][4]\
    );
\FIFODec_OutMux_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][5]\
    );
\FIFODec_OutMux_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][6]\
    );
\FIFODec_OutMux_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][7]\
    );
\InDec_BU_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][0]\
    );
\InDec_BU_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][1]\
    );
\InDec_BU_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][2]\
    );
\InDec_BU_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][3]\
    );
\InDec_BU_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][4]\
    );
\InDec_BU_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][5]\
    );
\InDec_BU_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][6]\
    );
\InDec_BU_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][7]\
    );
\InDec_BU_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][0]\
    );
\InDec_BU_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][1]\
    );
\InDec_BU_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][2]\
    );
\InDec_BU_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][3]\
    );
\InDec_BU_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][4]\
    );
\InDec_BU_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][5]\
    );
\InDec_BU_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][6]\
    );
\InDec_BU_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][7]\
    );
\InDec_FIFOMux_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][0]\
    );
\InDec_FIFOMux_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][1]\
    );
\InDec_FIFOMux_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][2]\
    );
\InDec_FIFOMux_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][3]\
    );
\InDec_FIFOMux_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][4]\
    );
\InDec_FIFOMux_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][5]\
    );
\InDec_FIFOMux_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][6]\
    );
\InDec_FIFOMux_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][7]\
    );
\InDec_FIFOMux_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][0]\
    );
\InDec_FIFOMux_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][1]\
    );
\InDec_FIFOMux_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][2]\
    );
\InDec_FIFOMux_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][3]\
    );
\InDec_FIFOMux_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][4]\
    );
\InDec_FIFOMux_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][5]\
    );
\InDec_FIFOMux_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][6]\
    );
\InDec_FIFOMux_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][7]\
    );
Rotator_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_5
     port map (
      D(7 downto 0) => \data_out[0]_12\(7 downto 0),
      Q(3 downto 0) => data_counter_ppF(3 downto 0),
      \arg__58_carry__1_0\(7 downto 0) => \BU_ROT_ppF_reg[1]_0\(7 downto 0),
      \arg_inferred__1/i___58_carry__1_0\(7 downto 0) => \BU_ROT_ppF_reg[0]_1\(7 downto 0),
      clk => clk,
      \data_out_ppF_reg[0][7]\(7 downto 0) => \FIFODec_OutMux_ppF_reg[0]_3\(7 downto 0),
      \data_out_ppF_reg[1][7]\(7 downto 0) => \FIFODec_OutMux_ppF_reg[1]_6\(7 downto 0),
      halfway_ppF => halfway_ppF,
      halfway_ppF_reg(7 downto 0) => \data_out[1]_13\(7 downto 0),
      reset => reset
    );
SR_FIFO_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO
     port map (
      D(7 downto 0) => dout_RE(7 downto 0),
      DI(0) => SR_FIFO_inst_n_41,
      \Data_in_ppF_reg[1][7]\(0) => SR_FIFO_inst_n_40,
      \FIFOMux_FIFO[0]_10\(7 downto 0) => \FIFOMux_FIFO[0]_10\(7 downto 0),
      \FIFOMux_FIFO[1]_11\(7 downto 0) => \FIFOMux_FIFO[1]_11\(7 downto 0),
      \FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[7][0][0]_0\ => \FIFO_reg[7][0][0]\,
      \FIFO_reg[7][0][1]_0\ => \FIFO_reg[7][0][1]\,
      \FIFO_reg[7][0][2]_0\ => \FIFO_reg[7][0][2]\,
      \FIFO_reg[7][0][3]_0\ => \FIFO_reg[7][0][3]\,
      \FIFO_reg[7][0][4]_0\ => \FIFO_reg[7][0][4]\,
      \FIFO_reg[7][0][5]_0\ => \FIFO_reg[7][0][5]\,
      \FIFO_reg[7][0][6]_0\ => \FIFO_reg[7][0][6]\,
      \FIFO_reg[7][0][7]_0\ => \FIFO_reg[7][0][7]\,
      \FIFO_reg[7][1][0]_0\ => \FIFO_reg[7][1][0]\,
      \FIFO_reg[7][1][1]_0\ => \FIFO_reg[7][1][1]\,
      \FIFO_reg[7][1][2]_0\ => \FIFO_reg[7][1][2]\,
      \FIFO_reg[7][1][3]_0\ => \FIFO_reg[7][1][3]\,
      \FIFO_reg[7][1][4]_0\ => \FIFO_reg[7][1][4]\,
      \FIFO_reg[7][1][5]_0\ => \FIFO_reg[7][1][5]\,
      \FIFO_reg[7][1][6]_0\ => \FIFO_reg[7][1][6]\,
      \FIFO_reg[7][1][7]_0\(7 downto 0) => dout_IM(7 downto 0),
      \FIFO_reg[7][1][7]_1\(3) => SR_FIFO_inst_n_32,
      \FIFO_reg[7][1][7]_1\(2) => SR_FIFO_inst_n_33,
      \FIFO_reg[7][1][7]_1\(1) => SR_FIFO_inst_n_34,
      \FIFO_reg[7][1][7]_1\(0) => SR_FIFO_inst_n_35,
      \FIFO_reg[7][1][7]_2\ => \FIFO_reg[7][1][7]\,
      Q(3) => \FIFODec_BU_reg_n_0_[1][7]\,
      Q(2) => \FIFODec_BU_reg_n_0_[1][6]\,
      Q(1) => \FIFODec_BU_reg_n_0_[1][5]\,
      Q(0) => \FIFODec_BU_reg_n_0_[1][4]\,
      S(3) => SR_FIFO_inst_n_36,
      S(2) => SR_FIFO_inst_n_37,
      S(1) => SR_FIFO_inst_n_38,
      S(0) => SR_FIFO_inst_n_39,
      \arg_carry__0\(3) => \FIFODec_BU_reg_n_0_[0][7]\,
      \arg_carry__0\(2) => \FIFODec_BU_reg_n_0_[0][6]\,
      \arg_carry__0\(1) => \FIFODec_BU_reg_n_0_[0][5]\,
      \arg_carry__0\(0) => \FIFODec_BU_reg_n_0_[0][4]\,
      \arg_carry__0_0\(3) => \InDec_BU_reg_n_0_[0][7]\,
      \arg_carry__0_0\(2) => \InDec_BU_reg_n_0_[0][6]\,
      \arg_carry__0_0\(1) => \InDec_BU_reg_n_0_[0][5]\,
      \arg_carry__0_0\(0) => \InDec_BU_reg_n_0_[0][4]\,
      \arg_inferred__0/i__carry__0\(3) => \InDec_BU_reg_n_0_[1][7]\,
      \arg_inferred__0/i__carry__0\(2) => \InDec_BU_reg_n_0_[1][6]\,
      \arg_inferred__0/i__carry__0\(1) => \InDec_BU_reg_n_0_[1][5]\,
      \arg_inferred__0/i__carry__0\(0) => \InDec_BU_reg_n_0_[1][4]\,
      clk => clk,
      reset => reset
    );
\data_counter[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_counter_reg(0),
      O => \data_counter[0]_i_1__2_n_0\
    );
\data_counter[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_counter_reg(0),
      I1 => data_counter_reg(1),
      O => \data_counter[1]_i_1__1_n_0\
    );
\data_counter[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => data_counter_reg(0),
      I1 => data_counter_reg(1),
      I2 => data_counter_reg(2),
      O => \data_counter[2]_i_1__0_n_0\
    );
\data_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F0"
    )
        port map (
      I0 => data_counter_reg(0),
      I1 => data_counter_reg(1),
      I2 => data_counter_reg(3),
      I3 => data_counter_reg(2),
      O => \data_counter[3]_i_1_n_0\
    );
\data_counter_pp1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_reg(0),
      Q => data_counter_pp1(0)
    );
\data_counter_pp1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_reg(1),
      Q => data_counter_pp1(1)
    );
\data_counter_pp1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_reg(2),
      Q => data_counter_pp1(2)
    );
\data_counter_pp1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_reg(3),
      Q => data_counter_pp1(3)
    );
\data_counter_ppF_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(0),
      Q => data_counter_ppF(0)
    );
\data_counter_ppF_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(1),
      Q => data_counter_ppF(1)
    );
\data_counter_ppF_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(2),
      Q => data_counter_ppF(2)
    );
\data_counter_ppF_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(3),
      Q => data_counter_ppF(3)
    );
\data_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[0]_i_1__2_n_0\,
      Q => data_counter_reg(0)
    );
\data_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[1]_i_1__1_n_0\,
      Q => data_counter_reg(1)
    );
\data_counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[2]_i_1__0_n_0\,
      Q => data_counter_reg(2)
    );
\data_counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[3]_i_1_n_0\,
      Q => data_counter_reg(3)
    );
\data_out_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_12\(0),
      Q => Q(0)
    );
\data_out_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_12\(1),
      Q => Q(1)
    );
\data_out_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_12\(2),
      Q => Q(2)
    );
\data_out_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_12\(3),
      Q => Q(3)
    );
\data_out_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_12\(4),
      Q => Q(4)
    );
\data_out_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_12\(5),
      Q => Q(5)
    );
\data_out_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_12\(6),
      Q => Q(6)
    );
\data_out_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_12\(7),
      Q => Q(7)
    );
\data_out_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_13\(0),
      Q => \data_out_ppF_reg[1][7]_0\(0)
    );
\data_out_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_13\(1),
      Q => \data_out_ppF_reg[1][7]_0\(1)
    );
\data_out_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_13\(2),
      Q => \data_out_ppF_reg[1][7]_0\(2)
    );
\data_out_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_13\(3),
      Q => \data_out_ppF_reg[1][7]_0\(3)
    );
\data_out_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_13\(4),
      Q => \data_out_ppF_reg[1][7]_0\(4)
    );
\data_out_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_13\(5),
      Q => \data_out_ppF_reg[1][7]_0\(5)
    );
\data_out_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_13\(6),
      Q => \data_out_ppF_reg[1][7]_0\(6)
    );
\data_out_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_13\(7),
      Q => \data_out_ppF_reg[1][7]_0\(7)
    );
halfway_pp1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway,
      Q => halfway_pp1
    );
halfway_pp2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway_pp1,
      Q => halfway_pp2
    );
halfway_ppF_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway_pp2,
      Q => halfway_ppF
    );
halfway_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => halfway_reg_i_1_n_0,
      D => data_counter_reg(3),
      G => data_counter_reg(3),
      GE => '1',
      Q => halfway
    );
halfway_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => data_counter_reg(3),
      O => halfway_reg_i_1_n_0
    );
\i__carry__0_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][7]\,
      I1 => \FIFODec_BU_reg_n_0_[1][7]\,
      O => \i__carry__0_i_1__14_n_0\
    );
\i__carry__0_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][7]\,
      I1 => \FIFODec_BU_reg_n_0_[0][7]\,
      O => \i__carry__0_i_1__15_n_0\
    );
\i__carry__0_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][6]\,
      I1 => \FIFODec_BU_reg_n_0_[0][6]\,
      O => \i__carry__0_i_2__11_n_0\
    );
\i__carry__0_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][6]\,
      I1 => \FIFODec_BU_reg_n_0_[1][6]\,
      O => \i__carry__0_i_2__12_n_0\
    );
\i__carry__0_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][5]\,
      I1 => \FIFODec_BU_reg_n_0_[0][5]\,
      O => \i__carry__0_i_3__14_n_0\
    );
\i__carry__0_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][5]\,
      I1 => \FIFODec_BU_reg_n_0_[1][5]\,
      O => \i__carry__0_i_3__15_n_0\
    );
\i__carry__0_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][4]\,
      I1 => \FIFODec_BU_reg_n_0_[0][4]\,
      O => \i__carry__0_i_4__14_n_0\
    );
\i__carry__0_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][4]\,
      I1 => \FIFODec_BU_reg_n_0_[1][4]\,
      O => \i__carry__0_i_4__15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized1\ is
  port (
    \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_out_ppF_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    \FIFO_reg[3][0][7]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \FIFO_reg[3][0][6]\ : in STD_LOGIC;
    \FIFO_reg[3][0][5]\ : in STD_LOGIC;
    \FIFO_reg[3][0][4]\ : in STD_LOGIC;
    \FIFO_reg[3][0][3]\ : in STD_LOGIC;
    \FIFO_reg[3][0][2]\ : in STD_LOGIC;
    \FIFO_reg[3][0][1]\ : in STD_LOGIC;
    \FIFO_reg[3][0][0]\ : in STD_LOGIC;
    \FIFO_reg[3][1][7]\ : in STD_LOGIC;
    \FIFO_reg[3][1][6]\ : in STD_LOGIC;
    \FIFO_reg[3][1][5]\ : in STD_LOGIC;
    \FIFO_reg[3][1][4]\ : in STD_LOGIC;
    \FIFO_reg[3][1][3]\ : in STD_LOGIC;
    \FIFO_reg[3][1][2]\ : in STD_LOGIC;
    \FIFO_reg[3][1][1]\ : in STD_LOGIC;
    \FIFO_reg[3][1][0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Data_in_ppF_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized1\ : entity is "SDF_Stage";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized1\ is
  signal \BU_ROT[0]_23\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BU_ROT[1]_22\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BU_ROT_ppF_reg[0]_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BU_ROT_ppF_reg[1]_14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Data_in_ppF_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFODec_OutMux_pp1_reg[0]_16\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFODec_OutMux_pp1_reg[1]_19\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFODec_OutMux_ppF_reg[0]_17\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFODec_OutMux_ppF_reg[1]_20\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFODec_OutMux_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFOMux_FIFO[0]_24\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFOMux_FIFO[1]_25\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \InDec_BU_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][7]\ : STD_LOGIC;
  signal SR_FIFO_inst_n_32 : STD_LOGIC;
  signal SR_FIFO_inst_n_33 : STD_LOGIC;
  signal SR_FIFO_inst_n_34 : STD_LOGIC;
  signal SR_FIFO_inst_n_35 : STD_LOGIC;
  signal SR_FIFO_inst_n_36 : STD_LOGIC;
  signal SR_FIFO_inst_n_37 : STD_LOGIC;
  signal SR_FIFO_inst_n_38 : STD_LOGIC;
  signal SR_FIFO_inst_n_39 : STD_LOGIC;
  signal SR_FIFO_inst_n_40 : STD_LOGIC;
  signal SR_FIFO_inst_n_41 : STD_LOGIC;
  signal data_counter : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal data_counter_pp1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data_counter_ppF : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data_counter_ppF_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \data_counter_ppF_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \data_out[0]_26\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_out[1]_27\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dout_IM : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dout_RE : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal halfway : STD_LOGIC;
  signal halfway_pp1 : STD_LOGIC;
  signal halfway_pp2 : STD_LOGIC;
  signal halfway_ppF : STD_LOGIC;
  signal \halfway_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__17_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__18_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__16_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__17_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__18_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__19_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__18_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__19_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC;
  signal state_i_1_n_0 : STD_LOGIC;
  signal sync_counter : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sync_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \sync_counter[1]_i_1_n_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_counter[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \data_counter[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \data_counter[2]_i_1\ : label is "soft_lutpair75";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \data_counter_ppF_reg[0]\ : label is "data_counter_ppF_reg[0]";
  attribute ORIG_CELL_NAME of \data_counter_ppF_reg[0]_rep\ : label is "data_counter_ppF_reg[0]";
  attribute ORIG_CELL_NAME of \data_counter_ppF_reg[2]\ : label is "data_counter_ppF_reg[2]";
  attribute ORIG_CELL_NAME of \data_counter_ppF_reg[2]_rep\ : label is "data_counter_ppF_reg[2]";
  attribute XILINX_LEGACY_PRIM of halfway_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of halfway_reg : label is "VCC:GE";
  attribute SOFT_HLUTNM of state_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sync_counter[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sync_counter[1]_i_1\ : label is "soft_lutpair76";
begin
\BU_ROT_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_23\(0),
      Q => \BU_ROT_ppF_reg[0]_15\(0)
    );
\BU_ROT_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_23\(1),
      Q => \BU_ROT_ppF_reg[0]_15\(1)
    );
\BU_ROT_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_23\(2),
      Q => \BU_ROT_ppF_reg[0]_15\(2)
    );
\BU_ROT_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_23\(3),
      Q => \BU_ROT_ppF_reg[0]_15\(3)
    );
\BU_ROT_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_23\(4),
      Q => \BU_ROT_ppF_reg[0]_15\(4)
    );
\BU_ROT_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_23\(5),
      Q => \BU_ROT_ppF_reg[0]_15\(5)
    );
\BU_ROT_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_23\(6),
      Q => \BU_ROT_ppF_reg[0]_15\(6)
    );
\BU_ROT_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_23\(7),
      Q => \BU_ROT_ppF_reg[0]_15\(7)
    );
\BU_ROT_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_22\(0),
      Q => \BU_ROT_ppF_reg[1]_14\(0)
    );
\BU_ROT_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_22\(1),
      Q => \BU_ROT_ppF_reg[1]_14\(1)
    );
\BU_ROT_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_22\(2),
      Q => \BU_ROT_ppF_reg[1]_14\(2)
    );
\BU_ROT_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_22\(3),
      Q => \BU_ROT_ppF_reg[1]_14\(3)
    );
\BU_ROT_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_22\(4),
      Q => \BU_ROT_ppF_reg[1]_14\(4)
    );
\BU_ROT_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_22\(5),
      Q => \BU_ROT_ppF_reg[1]_14\(5)
    );
\BU_ROT_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_22\(6),
      Q => \BU_ROT_ppF_reg[1]_14\(6)
    );
\BU_ROT_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_22\(7),
      Q => \BU_ROT_ppF_reg[1]_14\(7)
    );
BU_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_2
     port map (
      \BU_ROT_ppF_reg[0][6]\(4) => \FIFODec_BU_reg_n_0_[0][7]\,
      \BU_ROT_ppF_reg[0][6]\(3) => \FIFODec_BU_reg_n_0_[0][3]\,
      \BU_ROT_ppF_reg[0][6]\(2) => \FIFODec_BU_reg_n_0_[0][2]\,
      \BU_ROT_ppF_reg[0][6]\(1) => \FIFODec_BU_reg_n_0_[0][1]\,
      \BU_ROT_ppF_reg[0][6]\(0) => \FIFODec_BU_reg_n_0_[0][0]\,
      \BU_ROT_ppF_reg[0][6]_0\(3) => \i__carry__0_i_1__17_n_0\,
      \BU_ROT_ppF_reg[0][6]_0\(2) => \i__carry__0_i_2__16_n_0\,
      \BU_ROT_ppF_reg[0][6]_0\(1) => \i__carry__0_i_3__18_n_0\,
      \BU_ROT_ppF_reg[0][6]_0\(0) => \i__carry__0_i_4__18_n_0\,
      \BU_ROT_ppF_reg[1][6]\(6) => \InDec_BU_reg_n_0_[1][6]\,
      \BU_ROT_ppF_reg[1][6]\(5) => \InDec_BU_reg_n_0_[1][5]\,
      \BU_ROT_ppF_reg[1][6]\(4) => \InDec_BU_reg_n_0_[1][4]\,
      \BU_ROT_ppF_reg[1][6]\(3) => \InDec_BU_reg_n_0_[1][3]\,
      \BU_ROT_ppF_reg[1][6]\(2) => \InDec_BU_reg_n_0_[1][2]\,
      \BU_ROT_ppF_reg[1][6]\(1) => \InDec_BU_reg_n_0_[1][1]\,
      \BU_ROT_ppF_reg[1][6]\(0) => \InDec_BU_reg_n_0_[1][0]\,
      \BU_ROT_ppF_reg[1][6]_0\(4) => \FIFODec_BU_reg_n_0_[1][7]\,
      \BU_ROT_ppF_reg[1][6]_0\(3) => \FIFODec_BU_reg_n_0_[1][3]\,
      \BU_ROT_ppF_reg[1][6]_0\(2) => \FIFODec_BU_reg_n_0_[1][2]\,
      \BU_ROT_ppF_reg[1][6]_0\(1) => \FIFODec_BU_reg_n_0_[1][1]\,
      \BU_ROT_ppF_reg[1][6]_0\(0) => \FIFODec_BU_reg_n_0_[1][0]\,
      \BU_ROT_ppF_reg[1][6]_1\(3) => \i__carry__0_i_1__18_n_0\,
      \BU_ROT_ppF_reg[1][6]_1\(2) => \i__carry__0_i_2__17_n_0\,
      \BU_ROT_ppF_reg[1][6]_1\(1) => \i__carry__0_i_3__19_n_0\,
      \BU_ROT_ppF_reg[1][6]_1\(0) => \i__carry__0_i_4__19_n_0\,
      D(7 downto 0) => \BU_ROT[1]_22\(7 downto 0),
      DI(0) => SR_FIFO_inst_n_40,
      \FIFOMux_FIFO[0]_24\(7 downto 0) => \FIFOMux_FIFO[0]_24\(7 downto 0),
      \FIFOMux_FIFO[1]_25\(7 downto 0) => \FIFOMux_FIFO[1]_25\(7 downto 0),
      \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_i_1_0\(0) => SR_FIFO_inst_n_41,
      \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_i_1_1\(3) => SR_FIFO_inst_n_36,
      \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_i_1_1\(2) => SR_FIFO_inst_n_37,
      \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_i_1_1\(1) => SR_FIFO_inst_n_38,
      \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_i_1_1\(0) => SR_FIFO_inst_n_39,
      \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\(7) => \InDec_FIFOMux_reg_n_0_[0][7]\,
      \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\(6) => \InDec_FIFOMux_reg_n_0_[0][6]\,
      \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\(5) => \InDec_FIFOMux_reg_n_0_[0][5]\,
      \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\(4) => \InDec_FIFOMux_reg_n_0_[0][4]\,
      \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\(3) => \InDec_FIFOMux_reg_n_0_[0][3]\,
      \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\(2) => \InDec_FIFOMux_reg_n_0_[0][2]\,
      \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\(1) => \InDec_FIFOMux_reg_n_0_[0][1]\,
      \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\(0) => \InDec_FIFOMux_reg_n_0_[0][0]\,
      \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\(7) => \InDec_FIFOMux_reg_n_0_[1][7]\,
      \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\(6) => \InDec_FIFOMux_reg_n_0_[1][6]\,
      \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\(5) => \InDec_FIFOMux_reg_n_0_[1][5]\,
      \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\(4) => \InDec_FIFOMux_reg_n_0_[1][4]\,
      \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\(3) => \InDec_FIFOMux_reg_n_0_[1][3]\,
      \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\(2) => \InDec_FIFOMux_reg_n_0_[1][2]\,
      \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\(1) => \InDec_FIFOMux_reg_n_0_[1][1]\,
      \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\(0) => \InDec_FIFOMux_reg_n_0_[1][0]\,
      Q(6) => \InDec_BU_reg_n_0_[0][6]\,
      Q(5) => \InDec_BU_reg_n_0_[0][5]\,
      Q(4) => \InDec_BU_reg_n_0_[0][4]\,
      Q(3) => \InDec_BU_reg_n_0_[0][3]\,
      Q(2) => \InDec_BU_reg_n_0_[0][2]\,
      Q(1) => \InDec_BU_reg_n_0_[0][1]\,
      Q(0) => \InDec_BU_reg_n_0_[0][0]\,
      S(3) => SR_FIFO_inst_n_32,
      S(2) => SR_FIFO_inst_n_33,
      S(1) => SR_FIFO_inst_n_34,
      S(0) => SR_FIFO_inst_n_35,
      halfway_pp1 => halfway_pp1,
      reset => reset,
      reset_0(7 downto 0) => \BU_ROT[0]_23\(7 downto 0)
    );
\Data_in_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \Data_in_ppF_reg_n_0_[0][0]\
    );
\Data_in_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \Data_in_ppF_reg_n_0_[0][1]\
    );
\Data_in_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(2),
      Q => \Data_in_ppF_reg_n_0_[0][2]\
    );
\Data_in_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(3),
      Q => \Data_in_ppF_reg_n_0_[0][3]\
    );
\Data_in_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(4),
      Q => \Data_in_ppF_reg_n_0_[0][4]\
    );
\Data_in_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(5),
      Q => \Data_in_ppF_reg_n_0_[0][5]\
    );
\Data_in_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(6),
      Q => \Data_in_ppF_reg_n_0_[0][6]\
    );
\Data_in_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(7),
      Q => \Data_in_ppF_reg_n_0_[0][7]\
    );
\Data_in_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(0),
      Q => \Data_in_ppF_reg_n_0_[1][0]\
    );
\Data_in_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(1),
      Q => \Data_in_ppF_reg_n_0_[1][1]\
    );
\Data_in_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(2),
      Q => \Data_in_ppF_reg_n_0_[1][2]\
    );
\Data_in_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(3),
      Q => \Data_in_ppF_reg_n_0_[1][3]\
    );
\Data_in_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(4),
      Q => \Data_in_ppF_reg_n_0_[1][4]\
    );
\Data_in_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(5),
      Q => \Data_in_ppF_reg_n_0_[1][5]\
    );
\Data_in_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(6),
      Q => \Data_in_ppF_reg_n_0_[1][6]\
    );
\Data_in_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(7),
      Q => \Data_in_ppF_reg_n_0_[1][7]\
    );
\FIFODec_BU_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][0]\
    );
\FIFODec_BU_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][1]\
    );
\FIFODec_BU_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][2]\
    );
\FIFODec_BU_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][3]\
    );
\FIFODec_BU_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][4]\
    );
\FIFODec_BU_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][5]\
    );
\FIFODec_BU_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][6]\
    );
\FIFODec_BU_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][7]\
    );
\FIFODec_BU_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][0]\
    );
\FIFODec_BU_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][1]\
    );
\FIFODec_BU_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][2]\
    );
\FIFODec_BU_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][3]\
    );
\FIFODec_BU_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][4]\
    );
\FIFODec_BU_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][5]\
    );
\FIFODec_BU_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][6]\
    );
\FIFODec_BU_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][7]\
    );
\FIFODec_OutMux_pp1_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][0]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_16\(0)
    );
\FIFODec_OutMux_pp1_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][1]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_16\(1)
    );
\FIFODec_OutMux_pp1_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][2]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_16\(2)
    );
\FIFODec_OutMux_pp1_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][3]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_16\(3)
    );
\FIFODec_OutMux_pp1_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][4]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_16\(4)
    );
\FIFODec_OutMux_pp1_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][5]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_16\(5)
    );
\FIFODec_OutMux_pp1_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][6]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_16\(6)
    );
\FIFODec_OutMux_pp1_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][7]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_16\(7)
    );
\FIFODec_OutMux_pp1_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][0]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_19\(0)
    );
\FIFODec_OutMux_pp1_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][1]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_19\(1)
    );
\FIFODec_OutMux_pp1_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][2]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_19\(2)
    );
\FIFODec_OutMux_pp1_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][3]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_19\(3)
    );
\FIFODec_OutMux_pp1_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][4]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_19\(4)
    );
\FIFODec_OutMux_pp1_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][5]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_19\(5)
    );
\FIFODec_OutMux_pp1_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][6]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_19\(6)
    );
\FIFODec_OutMux_pp1_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][7]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_19\(7)
    );
\FIFODec_OutMux_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_16\(0),
      Q => \FIFODec_OutMux_ppF_reg[0]_17\(0)
    );
\FIFODec_OutMux_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_16\(1),
      Q => \FIFODec_OutMux_ppF_reg[0]_17\(1)
    );
\FIFODec_OutMux_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_16\(2),
      Q => \FIFODec_OutMux_ppF_reg[0]_17\(2)
    );
\FIFODec_OutMux_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_16\(3),
      Q => \FIFODec_OutMux_ppF_reg[0]_17\(3)
    );
\FIFODec_OutMux_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_16\(4),
      Q => \FIFODec_OutMux_ppF_reg[0]_17\(4)
    );
\FIFODec_OutMux_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_16\(5),
      Q => \FIFODec_OutMux_ppF_reg[0]_17\(5)
    );
\FIFODec_OutMux_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_16\(6),
      Q => \FIFODec_OutMux_ppF_reg[0]_17\(6)
    );
\FIFODec_OutMux_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_16\(7),
      Q => \FIFODec_OutMux_ppF_reg[0]_17\(7)
    );
\FIFODec_OutMux_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_19\(0),
      Q => \FIFODec_OutMux_ppF_reg[1]_20\(0)
    );
\FIFODec_OutMux_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_19\(1),
      Q => \FIFODec_OutMux_ppF_reg[1]_20\(1)
    );
\FIFODec_OutMux_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_19\(2),
      Q => \FIFODec_OutMux_ppF_reg[1]_20\(2)
    );
\FIFODec_OutMux_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_19\(3),
      Q => \FIFODec_OutMux_ppF_reg[1]_20\(3)
    );
\FIFODec_OutMux_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_19\(4),
      Q => \FIFODec_OutMux_ppF_reg[1]_20\(4)
    );
\FIFODec_OutMux_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_19\(5),
      Q => \FIFODec_OutMux_ppF_reg[1]_20\(5)
    );
\FIFODec_OutMux_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_19\(6),
      Q => \FIFODec_OutMux_ppF_reg[1]_20\(6)
    );
\FIFODec_OutMux_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_19\(7),
      Q => \FIFODec_OutMux_ppF_reg[1]_20\(7)
    );
\FIFODec_OutMux_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][0]\
    );
\FIFODec_OutMux_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][1]\
    );
\FIFODec_OutMux_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][2]\
    );
\FIFODec_OutMux_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][3]\
    );
\FIFODec_OutMux_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][4]\
    );
\FIFODec_OutMux_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][5]\
    );
\FIFODec_OutMux_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][6]\
    );
\FIFODec_OutMux_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][7]\
    );
\FIFODec_OutMux_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][0]\
    );
\FIFODec_OutMux_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][1]\
    );
\FIFODec_OutMux_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][2]\
    );
\FIFODec_OutMux_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][3]\
    );
\FIFODec_OutMux_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][4]\
    );
\FIFODec_OutMux_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][5]\
    );
\FIFODec_OutMux_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][6]\
    );
\FIFODec_OutMux_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][7]\
    );
\InDec_BU_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][0]\
    );
\InDec_BU_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][1]\
    );
\InDec_BU_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][2]\
    );
\InDec_BU_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][3]\
    );
\InDec_BU_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][4]\
    );
\InDec_BU_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][5]\
    );
\InDec_BU_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][6]\
    );
\InDec_BU_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][7]\
    );
\InDec_BU_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][0]\
    );
\InDec_BU_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][1]\
    );
\InDec_BU_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][2]\
    );
\InDec_BU_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][3]\
    );
\InDec_BU_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][4]\
    );
\InDec_BU_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][5]\
    );
\InDec_BU_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][6]\
    );
\InDec_BU_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][7]\
    );
\InDec_FIFOMux_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][0]\
    );
\InDec_FIFOMux_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][1]\
    );
\InDec_FIFOMux_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][2]\
    );
\InDec_FIFOMux_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][3]\
    );
\InDec_FIFOMux_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][4]\
    );
\InDec_FIFOMux_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][5]\
    );
\InDec_FIFOMux_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][6]\
    );
\InDec_FIFOMux_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][7]\
    );
\InDec_FIFOMux_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][0]\
    );
\InDec_FIFOMux_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][1]\
    );
\InDec_FIFOMux_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][2]\
    );
\InDec_FIFOMux_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][3]\
    );
\InDec_FIFOMux_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][4]\
    );
\InDec_FIFOMux_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][5]\
    );
\InDec_FIFOMux_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][6]\
    );
\InDec_FIFOMux_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][7]\
    );
Rotator_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_3
     port map (
      D(7 downto 0) => \data_out[0]_26\(7 downto 0),
      Q(7 downto 0) => \BU_ROT_ppF_reg[0]_15\(7 downto 0),
      \arg_inferred__0/i___55_carry__1_0\ => \data_counter_ppF_reg[2]_rep_n_0\,
      \arg_inferred__0/i___55_carry__1_1\ => \data_counter_ppF_reg[0]_rep_n_0\,
      \arg_inferred__1/i___27_carry_0\(2 downto 0) => data_counter_ppF(2 downto 0),
      \arg_inferred__2/i__carry__1_0\(7 downto 0) => \BU_ROT_ppF_reg[1]_14\(7 downto 0),
      clk => clk,
      \data_out_ppF_reg[0][7]\(7 downto 0) => \FIFODec_OutMux_ppF_reg[0]_17\(7 downto 0),
      \data_out_ppF_reg[1][7]\(7 downto 0) => \FIFODec_OutMux_ppF_reg[1]_20\(7 downto 0),
      halfway_ppF => halfway_ppF,
      halfway_ppF_reg(7 downto 0) => \data_out[1]_27\(7 downto 0),
      reset => reset
    );
SR_FIFO_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized1\
     port map (
      D(7 downto 0) => dout_RE(7 downto 0),
      DI(0) => SR_FIFO_inst_n_40,
      \Data_in_ppF_reg[1][7]\(0) => SR_FIFO_inst_n_41,
      \FIFOMux_FIFO[0]_24\(7 downto 0) => \FIFOMux_FIFO[0]_24\(7 downto 0),
      \FIFOMux_FIFO[1]_25\(7 downto 0) => \FIFOMux_FIFO[1]_25\(7 downto 0),
      \FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[3][0][0]_0\ => \FIFO_reg[3][0][0]\,
      \FIFO_reg[3][0][1]_0\ => \FIFO_reg[3][0][1]\,
      \FIFO_reg[3][0][2]_0\ => \FIFO_reg[3][0][2]\,
      \FIFO_reg[3][0][3]_0\ => \FIFO_reg[3][0][3]\,
      \FIFO_reg[3][0][4]_0\ => \FIFO_reg[3][0][4]\,
      \FIFO_reg[3][0][5]_0\ => \FIFO_reg[3][0][5]\,
      \FIFO_reg[3][0][6]_0\ => \FIFO_reg[3][0][6]\,
      \FIFO_reg[3][0][7]_0\ => \FIFO_reg[3][0][7]\,
      \FIFO_reg[3][1][0]_0\ => \FIFO_reg[3][1][0]\,
      \FIFO_reg[3][1][1]_0\ => \FIFO_reg[3][1][1]\,
      \FIFO_reg[3][1][2]_0\ => \FIFO_reg[3][1][2]\,
      \FIFO_reg[3][1][3]_0\ => \FIFO_reg[3][1][3]\,
      \FIFO_reg[3][1][4]_0\ => \FIFO_reg[3][1][4]\,
      \FIFO_reg[3][1][5]_0\ => \FIFO_reg[3][1][5]\,
      \FIFO_reg[3][1][6]_0\ => \FIFO_reg[3][1][6]\,
      \FIFO_reg[3][1][7]_0\(7 downto 0) => dout_IM(7 downto 0),
      \FIFO_reg[3][1][7]_1\(3) => SR_FIFO_inst_n_36,
      \FIFO_reg[3][1][7]_1\(2) => SR_FIFO_inst_n_37,
      \FIFO_reg[3][1][7]_1\(1) => SR_FIFO_inst_n_38,
      \FIFO_reg[3][1][7]_1\(0) => SR_FIFO_inst_n_39,
      \FIFO_reg[3][1][7]_2\ => \FIFO_reg[3][1][7]\,
      Q(3) => \FIFODec_BU_reg_n_0_[0][7]\,
      Q(2) => \FIFODec_BU_reg_n_0_[0][6]\,
      Q(1) => \FIFODec_BU_reg_n_0_[0][5]\,
      Q(0) => \FIFODec_BU_reg_n_0_[0][4]\,
      S(3) => SR_FIFO_inst_n_32,
      S(2) => SR_FIFO_inst_n_33,
      S(1) => SR_FIFO_inst_n_34,
      S(0) => SR_FIFO_inst_n_35,
      \arg_carry__0\(3) => \InDec_BU_reg_n_0_[0][7]\,
      \arg_carry__0\(2) => \InDec_BU_reg_n_0_[0][6]\,
      \arg_carry__0\(1) => \InDec_BU_reg_n_0_[0][5]\,
      \arg_carry__0\(0) => \InDec_BU_reg_n_0_[0][4]\,
      \arg_inferred__0/i__carry__0\(3) => \FIFODec_BU_reg_n_0_[1][7]\,
      \arg_inferred__0/i__carry__0\(2) => \FIFODec_BU_reg_n_0_[1][6]\,
      \arg_inferred__0/i__carry__0\(1) => \FIFODec_BU_reg_n_0_[1][5]\,
      \arg_inferred__0/i__carry__0\(0) => \FIFODec_BU_reg_n_0_[1][4]\,
      \arg_inferred__0/i__carry__0_0\(3) => \InDec_BU_reg_n_0_[1][7]\,
      \arg_inferred__0/i__carry__0_0\(2) => \InDec_BU_reg_n_0_[1][6]\,
      \arg_inferred__0/i__carry__0_0\(1) => \InDec_BU_reg_n_0_[1][5]\,
      \arg_inferred__0/i__carry__0_0\(0) => \InDec_BU_reg_n_0_[1][4]\,
      clk => clk,
      reset => reset
    );
\data_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state,
      I1 => data_counter(0),
      O => \data_counter[0]_i_1_n_0\
    );
\data_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => data_counter(0),
      I1 => state,
      I2 => data_counter(1),
      O => \data_counter[1]_i_1_n_0\
    );
\data_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => data_counter(1),
      I1 => data_counter(0),
      I2 => state,
      I3 => data_counter(2),
      O => \data_counter[2]_i_1_n_0\
    );
\data_counter_pp1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter(0),
      Q => data_counter_pp1(0)
    );
\data_counter_pp1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter(1),
      Q => data_counter_pp1(1)
    );
\data_counter_pp1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter(2),
      Q => data_counter_pp1(2)
    );
\data_counter_ppF_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(0),
      Q => data_counter_ppF(0)
    );
\data_counter_ppF_reg[0]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(0),
      Q => \data_counter_ppF_reg[0]_rep_n_0\
    );
\data_counter_ppF_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(1),
      Q => data_counter_ppF(1)
    );
\data_counter_ppF_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(2),
      Q => data_counter_ppF(2)
    );
\data_counter_ppF_reg[2]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(2),
      Q => \data_counter_ppF_reg[2]_rep_n_0\
    );
\data_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[0]_i_1_n_0\,
      Q => data_counter(0)
    );
\data_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[1]_i_1_n_0\,
      Q => data_counter(1)
    );
\data_counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[2]_i_1_n_0\,
      Q => data_counter(2)
    );
\data_out_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_26\(0),
      Q => Q(0)
    );
\data_out_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_26\(1),
      Q => Q(1)
    );
\data_out_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_26\(2),
      Q => Q(2)
    );
\data_out_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_26\(3),
      Q => Q(3)
    );
\data_out_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_26\(4),
      Q => Q(4)
    );
\data_out_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_26\(5),
      Q => Q(5)
    );
\data_out_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_26\(6),
      Q => Q(6)
    );
\data_out_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_26\(7),
      Q => Q(7)
    );
\data_out_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_27\(0),
      Q => \data_out_ppF_reg[1][7]_0\(0)
    );
\data_out_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_27\(1),
      Q => \data_out_ppF_reg[1][7]_0\(1)
    );
\data_out_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_27\(2),
      Q => \data_out_ppF_reg[1][7]_0\(2)
    );
\data_out_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_27\(3),
      Q => \data_out_ppF_reg[1][7]_0\(3)
    );
\data_out_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_27\(4),
      Q => \data_out_ppF_reg[1][7]_0\(4)
    );
\data_out_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_27\(5),
      Q => \data_out_ppF_reg[1][7]_0\(5)
    );
\data_out_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_27\(6),
      Q => \data_out_ppF_reg[1][7]_0\(6)
    );
\data_out_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_27\(7),
      Q => \data_out_ppF_reg[1][7]_0\(7)
    );
halfway_pp1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway,
      Q => halfway_pp1
    );
halfway_pp2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway_pp1,
      Q => halfway_pp2
    );
halfway_ppF_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway_pp2,
      Q => halfway_ppF
    );
halfway_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \halfway_reg_i_1__0_n_0\,
      D => data_counter(2),
      G => data_counter(2),
      GE => '1',
      Q => halfway
    );
\halfway_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => data_counter(2),
      O => \halfway_reg_i_1__0_n_0\
    );
\i__carry__0_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][7]\,
      I1 => \FIFODec_BU_reg_n_0_[0][7]\,
      O => \i__carry__0_i_1__17_n_0\
    );
\i__carry__0_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][7]\,
      I1 => \FIFODec_BU_reg_n_0_[1][7]\,
      O => \i__carry__0_i_1__18_n_0\
    );
\i__carry__0_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][6]\,
      I1 => \FIFODec_BU_reg_n_0_[0][6]\,
      O => \i__carry__0_i_2__16_n_0\
    );
\i__carry__0_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][6]\,
      I1 => \FIFODec_BU_reg_n_0_[1][6]\,
      O => \i__carry__0_i_2__17_n_0\
    );
\i__carry__0_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][5]\,
      I1 => \FIFODec_BU_reg_n_0_[0][5]\,
      O => \i__carry__0_i_3__18_n_0\
    );
\i__carry__0_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][5]\,
      I1 => \FIFODec_BU_reg_n_0_[1][5]\,
      O => \i__carry__0_i_3__19_n_0\
    );
\i__carry__0_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][4]\,
      I1 => \FIFODec_BU_reg_n_0_[0][4]\,
      O => \i__carry__0_i_4__18_n_0\
    );
\i__carry__0_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][4]\,
      I1 => \FIFODec_BU_reg_n_0_[1][4]\,
      O => \i__carry__0_i_4__19_n_0\
    );
state_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sync_counter(1),
      I1 => sync_counter(0),
      I2 => state,
      O => state_i_1_n_0
    );
state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => state_i_1_n_0,
      Q => state
    );
\sync_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state,
      I1 => sync_counter(0),
      O => \sync_counter[0]_i_1_n_0\
    );
\sync_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => sync_counter(0),
      I1 => state,
      I2 => sync_counter(1),
      O => \sync_counter[1]_i_1_n_0\
    );
\sync_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \sync_counter[0]_i_1_n_0\,
      Q => sync_counter(0)
    );
\sync_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \sync_counter[1]_i_1_n_0\,
      Q => sync_counter(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_out_ppF_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Data_in_ppF_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized3\ : entity is "SDF_Stage";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized3\ is
  signal \BU_ROT[0]_39\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BU_ROT[1]_38\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BU_ROT_ppF_reg[0]_29\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BU_ROT_ppF_reg[1]_28\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Data_in_ppF_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFODec_OutMux_pp1_reg[0]_30\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFODec_OutMux_pp1_reg[1]_33\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFODec_OutMux_ppF_reg[0]_31\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFODec_OutMux_ppF_reg[1]_34\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFODec_OutMux_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFOMux_FIFO[0]_40\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFOMux_FIFO[1]_41\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \InDec_BU_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][7]\ : STD_LOGIC;
  signal SR_FIFO_inst_n_0 : STD_LOGIC;
  signal SR_FIFO_inst_n_1 : STD_LOGIC;
  signal SR_FIFO_inst_n_2 : STD_LOGIC;
  signal SR_FIFO_inst_n_3 : STD_LOGIC;
  signal SR_FIFO_inst_n_4 : STD_LOGIC;
  signal SR_FIFO_inst_n_5 : STD_LOGIC;
  signal SR_FIFO_inst_n_6 : STD_LOGIC;
  signal SR_FIFO_inst_n_7 : STD_LOGIC;
  signal SR_FIFO_inst_n_8 : STD_LOGIC;
  signal SR_FIFO_inst_n_9 : STD_LOGIC;
  signal data_counter : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal data_counter_pp1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_counter_ppF : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_out[0]_42\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_out[1]_43\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dout_IM : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dout_RE : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal halfway : STD_LOGIC;
  signal halfway_pp1 : STD_LOGIC;
  signal halfway_pp2 : STD_LOGIC;
  signal halfway_ppF : STD_LOGIC;
  signal \halfway_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__20_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__21_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__21_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__22_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__22_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__8_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC;
  signal \state_i_1__0_n_0\ : STD_LOGIC;
  signal sync_counter : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sync_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sync_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sync_counter[2]_i_1_n_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_counter[0]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \data_counter[1]_i_1__0\ : label is "soft_lutpair104";
  attribute XILINX_LEGACY_PRIM of halfway_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of halfway_reg : label is "VCC:GE";
  attribute SOFT_HLUTNM of \state_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sync_counter[0]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sync_counter[1]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sync_counter[2]_i_1\ : label is "soft_lutpair103";
begin
\BU_ROT_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_39\(0),
      Q => \BU_ROT_ppF_reg[0]_29\(0)
    );
\BU_ROT_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_39\(1),
      Q => \BU_ROT_ppF_reg[0]_29\(1)
    );
\BU_ROT_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_39\(2),
      Q => \BU_ROT_ppF_reg[0]_29\(2)
    );
\BU_ROT_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_39\(3),
      Q => \BU_ROT_ppF_reg[0]_29\(3)
    );
\BU_ROT_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_39\(4),
      Q => \BU_ROT_ppF_reg[0]_29\(4)
    );
\BU_ROT_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_39\(5),
      Q => \BU_ROT_ppF_reg[0]_29\(5)
    );
\BU_ROT_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_39\(6),
      Q => \BU_ROT_ppF_reg[0]_29\(6)
    );
\BU_ROT_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_39\(7),
      Q => \BU_ROT_ppF_reg[0]_29\(7)
    );
\BU_ROT_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_38\(0),
      Q => \BU_ROT_ppF_reg[1]_28\(0)
    );
\BU_ROT_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_38\(1),
      Q => \BU_ROT_ppF_reg[1]_28\(1)
    );
\BU_ROT_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_38\(2),
      Q => \BU_ROT_ppF_reg[1]_28\(2)
    );
\BU_ROT_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_38\(3),
      Q => \BU_ROT_ppF_reg[1]_28\(3)
    );
\BU_ROT_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_38\(4),
      Q => \BU_ROT_ppF_reg[1]_28\(4)
    );
\BU_ROT_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_38\(5),
      Q => \BU_ROT_ppF_reg[1]_28\(5)
    );
\BU_ROT_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_38\(6),
      Q => \BU_ROT_ppF_reg[1]_28\(6)
    );
\BU_ROT_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_38\(7),
      Q => \BU_ROT_ppF_reg[1]_28\(7)
    );
BU_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_0
     port map (
      \BU_ROT_ppF_reg[0][6]\(4) => \FIFODec_BU_reg_n_0_[0][7]\,
      \BU_ROT_ppF_reg[0][6]\(3) => \FIFODec_BU_reg_n_0_[0][3]\,
      \BU_ROT_ppF_reg[0][6]\(2) => \FIFODec_BU_reg_n_0_[0][2]\,
      \BU_ROT_ppF_reg[0][6]\(1) => \FIFODec_BU_reg_n_0_[0][1]\,
      \BU_ROT_ppF_reg[0][6]\(0) => \FIFODec_BU_reg_n_0_[0][0]\,
      \BU_ROT_ppF_reg[0][6]_0\(3) => \i__carry__0_i_1__21_n_0\,
      \BU_ROT_ppF_reg[0][6]_0\(2) => \i__carry__0_i_2__4_n_0\,
      \BU_ROT_ppF_reg[0][6]_0\(1) => \i__carry__0_i_3__8_n_0\,
      \BU_ROT_ppF_reg[0][6]_0\(0) => \i__carry__0_i_4__8_n_0\,
      \BU_ROT_ppF_reg[1][6]\(4) => \FIFODec_BU_reg_n_0_[1][7]\,
      \BU_ROT_ppF_reg[1][6]\(3) => \FIFODec_BU_reg_n_0_[1][3]\,
      \BU_ROT_ppF_reg[1][6]\(2) => \FIFODec_BU_reg_n_0_[1][2]\,
      \BU_ROT_ppF_reg[1][6]\(1) => \FIFODec_BU_reg_n_0_[1][1]\,
      \BU_ROT_ppF_reg[1][6]\(0) => \FIFODec_BU_reg_n_0_[1][0]\,
      \BU_ROT_ppF_reg[1][6]_0\(3) => \i__carry__0_i_1__20_n_0\,
      \BU_ROT_ppF_reg[1][6]_0\(2) => \i__carry__0_i_2__21_n_0\,
      \BU_ROT_ppF_reg[1][6]_0\(1) => \i__carry__0_i_3__22_n_0\,
      \BU_ROT_ppF_reg[1][6]_0\(0) => \i__carry__0_i_4__22_n_0\,
      D(7 downto 0) => \BU_ROT[1]_38\(7 downto 0),
      DI(0) => SR_FIFO_inst_n_9,
      \FIFO_reg[0][0][7]\(7) => \InDec_FIFOMux_reg_n_0_[0][7]\,
      \FIFO_reg[0][0][7]\(6) => \InDec_FIFOMux_reg_n_0_[0][6]\,
      \FIFO_reg[0][0][7]\(5) => \InDec_FIFOMux_reg_n_0_[0][5]\,
      \FIFO_reg[0][0][7]\(4) => \InDec_FIFOMux_reg_n_0_[0][4]\,
      \FIFO_reg[0][0][7]\(3) => \InDec_FIFOMux_reg_n_0_[0][3]\,
      \FIFO_reg[0][0][7]\(2) => \InDec_FIFOMux_reg_n_0_[0][2]\,
      \FIFO_reg[0][0][7]\(1) => \InDec_FIFOMux_reg_n_0_[0][1]\,
      \FIFO_reg[0][0][7]\(0) => \InDec_FIFOMux_reg_n_0_[0][0]\,
      \FIFO_reg[0][1][6]\(6) => \InDec_BU_reg_n_0_[1][6]\,
      \FIFO_reg[0][1][6]\(5) => \InDec_BU_reg_n_0_[1][5]\,
      \FIFO_reg[0][1][6]\(4) => \InDec_BU_reg_n_0_[1][4]\,
      \FIFO_reg[0][1][6]\(3) => \InDec_BU_reg_n_0_[1][3]\,
      \FIFO_reg[0][1][6]\(2) => \InDec_BU_reg_n_0_[1][2]\,
      \FIFO_reg[0][1][6]\(1) => \InDec_BU_reg_n_0_[1][1]\,
      \FIFO_reg[0][1][6]\(0) => \InDec_BU_reg_n_0_[1][0]\,
      \FIFO_reg[0][1][6]_0\(0) => SR_FIFO_inst_n_8,
      \FIFO_reg[0][1][6]_1\(3) => SR_FIFO_inst_n_0,
      \FIFO_reg[0][1][6]_1\(2) => SR_FIFO_inst_n_1,
      \FIFO_reg[0][1][6]_1\(1) => SR_FIFO_inst_n_2,
      \FIFO_reg[0][1][6]_1\(0) => SR_FIFO_inst_n_3,
      \FIFO_reg[0][1][7]\(7) => \InDec_FIFOMux_reg_n_0_[1][7]\,
      \FIFO_reg[0][1][7]\(6) => \InDec_FIFOMux_reg_n_0_[1][6]\,
      \FIFO_reg[0][1][7]\(5) => \InDec_FIFOMux_reg_n_0_[1][5]\,
      \FIFO_reg[0][1][7]\(4) => \InDec_FIFOMux_reg_n_0_[1][4]\,
      \FIFO_reg[0][1][7]\(3) => \InDec_FIFOMux_reg_n_0_[1][3]\,
      \FIFO_reg[0][1][7]\(2) => \InDec_FIFOMux_reg_n_0_[1][2]\,
      \FIFO_reg[0][1][7]\(1) => \InDec_FIFOMux_reg_n_0_[1][1]\,
      \FIFO_reg[0][1][7]\(0) => \InDec_FIFOMux_reg_n_0_[1][0]\,
      Q(6) => \InDec_BU_reg_n_0_[0][6]\,
      Q(5) => \InDec_BU_reg_n_0_[0][5]\,
      Q(4) => \InDec_BU_reg_n_0_[0][4]\,
      Q(3) => \InDec_BU_reg_n_0_[0][3]\,
      Q(2) => \InDec_BU_reg_n_0_[0][2]\,
      Q(1) => \InDec_BU_reg_n_0_[0][1]\,
      Q(0) => \InDec_BU_reg_n_0_[0][0]\,
      S(3) => SR_FIFO_inst_n_4,
      S(2) => SR_FIFO_inst_n_5,
      S(1) => SR_FIFO_inst_n_6,
      S(0) => SR_FIFO_inst_n_7,
      halfway_pp1 => halfway_pp1,
      reset => reset,
      reset_0(7 downto 0) => \BU_ROT[0]_39\(7 downto 0),
      reset_1(7 downto 0) => \FIFOMux_FIFO[0]_40\(7 downto 0),
      reset_2(7 downto 0) => \FIFOMux_FIFO[1]_41\(7 downto 0)
    );
\Data_in_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \Data_in_ppF_reg_n_0_[0][0]\
    );
\Data_in_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \Data_in_ppF_reg_n_0_[0][1]\
    );
\Data_in_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(2),
      Q => \Data_in_ppF_reg_n_0_[0][2]\
    );
\Data_in_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(3),
      Q => \Data_in_ppF_reg_n_0_[0][3]\
    );
\Data_in_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(4),
      Q => \Data_in_ppF_reg_n_0_[0][4]\
    );
\Data_in_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(5),
      Q => \Data_in_ppF_reg_n_0_[0][5]\
    );
\Data_in_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(6),
      Q => \Data_in_ppF_reg_n_0_[0][6]\
    );
\Data_in_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(7),
      Q => \Data_in_ppF_reg_n_0_[0][7]\
    );
\Data_in_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(0),
      Q => \Data_in_ppF_reg_n_0_[1][0]\
    );
\Data_in_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(1),
      Q => \Data_in_ppF_reg_n_0_[1][1]\
    );
\Data_in_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(2),
      Q => \Data_in_ppF_reg_n_0_[1][2]\
    );
\Data_in_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(3),
      Q => \Data_in_ppF_reg_n_0_[1][3]\
    );
\Data_in_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(4),
      Q => \Data_in_ppF_reg_n_0_[1][4]\
    );
\Data_in_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(5),
      Q => \Data_in_ppF_reg_n_0_[1][5]\
    );
\Data_in_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(6),
      Q => \Data_in_ppF_reg_n_0_[1][6]\
    );
\Data_in_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(7),
      Q => \Data_in_ppF_reg_n_0_[1][7]\
    );
\FIFODec_BU_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][0]\
    );
\FIFODec_BU_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][1]\
    );
\FIFODec_BU_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][2]\
    );
\FIFODec_BU_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][3]\
    );
\FIFODec_BU_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][4]\
    );
\FIFODec_BU_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][5]\
    );
\FIFODec_BU_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][6]\
    );
\FIFODec_BU_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][7]\
    );
\FIFODec_BU_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][0]\
    );
\FIFODec_BU_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][1]\
    );
\FIFODec_BU_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][2]\
    );
\FIFODec_BU_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][3]\
    );
\FIFODec_BU_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][4]\
    );
\FIFODec_BU_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][5]\
    );
\FIFODec_BU_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][6]\
    );
\FIFODec_BU_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][7]\
    );
\FIFODec_OutMux_pp1_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][0]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_30\(0)
    );
\FIFODec_OutMux_pp1_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][1]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_30\(1)
    );
\FIFODec_OutMux_pp1_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][2]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_30\(2)
    );
\FIFODec_OutMux_pp1_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][3]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_30\(3)
    );
\FIFODec_OutMux_pp1_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][4]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_30\(4)
    );
\FIFODec_OutMux_pp1_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][5]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_30\(5)
    );
\FIFODec_OutMux_pp1_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][6]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_30\(6)
    );
\FIFODec_OutMux_pp1_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][7]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_30\(7)
    );
\FIFODec_OutMux_pp1_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][0]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_33\(0)
    );
\FIFODec_OutMux_pp1_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][1]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_33\(1)
    );
\FIFODec_OutMux_pp1_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][2]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_33\(2)
    );
\FIFODec_OutMux_pp1_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][3]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_33\(3)
    );
\FIFODec_OutMux_pp1_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][4]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_33\(4)
    );
\FIFODec_OutMux_pp1_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][5]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_33\(5)
    );
\FIFODec_OutMux_pp1_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][6]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_33\(6)
    );
\FIFODec_OutMux_pp1_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][7]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_33\(7)
    );
\FIFODec_OutMux_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_30\(0),
      Q => \FIFODec_OutMux_ppF_reg[0]_31\(0)
    );
\FIFODec_OutMux_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_30\(1),
      Q => \FIFODec_OutMux_ppF_reg[0]_31\(1)
    );
\FIFODec_OutMux_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_30\(2),
      Q => \FIFODec_OutMux_ppF_reg[0]_31\(2)
    );
\FIFODec_OutMux_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_30\(3),
      Q => \FIFODec_OutMux_ppF_reg[0]_31\(3)
    );
\FIFODec_OutMux_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_30\(4),
      Q => \FIFODec_OutMux_ppF_reg[0]_31\(4)
    );
\FIFODec_OutMux_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_30\(5),
      Q => \FIFODec_OutMux_ppF_reg[0]_31\(5)
    );
\FIFODec_OutMux_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_30\(6),
      Q => \FIFODec_OutMux_ppF_reg[0]_31\(6)
    );
\FIFODec_OutMux_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_30\(7),
      Q => \FIFODec_OutMux_ppF_reg[0]_31\(7)
    );
\FIFODec_OutMux_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_33\(0),
      Q => \FIFODec_OutMux_ppF_reg[1]_34\(0)
    );
\FIFODec_OutMux_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_33\(1),
      Q => \FIFODec_OutMux_ppF_reg[1]_34\(1)
    );
\FIFODec_OutMux_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_33\(2),
      Q => \FIFODec_OutMux_ppF_reg[1]_34\(2)
    );
\FIFODec_OutMux_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_33\(3),
      Q => \FIFODec_OutMux_ppF_reg[1]_34\(3)
    );
\FIFODec_OutMux_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_33\(4),
      Q => \FIFODec_OutMux_ppF_reg[1]_34\(4)
    );
\FIFODec_OutMux_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_33\(5),
      Q => \FIFODec_OutMux_ppF_reg[1]_34\(5)
    );
\FIFODec_OutMux_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_33\(6),
      Q => \FIFODec_OutMux_ppF_reg[1]_34\(6)
    );
\FIFODec_OutMux_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_33\(7),
      Q => \FIFODec_OutMux_ppF_reg[1]_34\(7)
    );
\FIFODec_OutMux_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][0]\
    );
\FIFODec_OutMux_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][1]\
    );
\FIFODec_OutMux_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][2]\
    );
\FIFODec_OutMux_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][3]\
    );
\FIFODec_OutMux_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][4]\
    );
\FIFODec_OutMux_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][5]\
    );
\FIFODec_OutMux_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][6]\
    );
\FIFODec_OutMux_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][7]\
    );
\FIFODec_OutMux_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][0]\
    );
\FIFODec_OutMux_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][1]\
    );
\FIFODec_OutMux_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][2]\
    );
\FIFODec_OutMux_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][3]\
    );
\FIFODec_OutMux_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][4]\
    );
\FIFODec_OutMux_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][5]\
    );
\FIFODec_OutMux_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][6]\
    );
\FIFODec_OutMux_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][7]\
    );
\InDec_BU_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][0]\
    );
\InDec_BU_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][1]\
    );
\InDec_BU_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][2]\
    );
\InDec_BU_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][3]\
    );
\InDec_BU_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][4]\
    );
\InDec_BU_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][5]\
    );
\InDec_BU_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][6]\
    );
\InDec_BU_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][7]\
    );
\InDec_BU_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][0]\
    );
\InDec_BU_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][1]\
    );
\InDec_BU_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][2]\
    );
\InDec_BU_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][3]\
    );
\InDec_BU_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][4]\
    );
\InDec_BU_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][5]\
    );
\InDec_BU_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][6]\
    );
\InDec_BU_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][7]\
    );
\InDec_FIFOMux_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][0]\
    );
\InDec_FIFOMux_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][1]\
    );
\InDec_FIFOMux_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][2]\
    );
\InDec_FIFOMux_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][3]\
    );
\InDec_FIFOMux_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][4]\
    );
\InDec_FIFOMux_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][5]\
    );
\InDec_FIFOMux_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][6]\
    );
\InDec_FIFOMux_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][7]\
    );
\InDec_FIFOMux_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][0]\
    );
\InDec_FIFOMux_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][1]\
    );
\InDec_FIFOMux_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][2]\
    );
\InDec_FIFOMux_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][3]\
    );
\InDec_FIFOMux_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][4]\
    );
\InDec_FIFOMux_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][5]\
    );
\InDec_FIFOMux_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][6]\
    );
\InDec_FIFOMux_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][7]\
    );
Rotator_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_1
     port map (
      D(7 downto 0) => \data_out[0]_42\(7 downto 0),
      Q(1 downto 0) => data_counter_ppF(1 downto 0),
      \arg_inferred__0/i__carry__1_0\(7 downto 0) => \BU_ROT_ppF_reg[0]_29\(7 downto 0),
      \arg_inferred__2/i__carry__1_0\(7 downto 0) => \BU_ROT_ppF_reg[1]_28\(7 downto 0),
      clk => clk,
      \data_out_ppF_reg[0][7]\(7 downto 0) => \FIFODec_OutMux_ppF_reg[0]_31\(7 downto 0),
      \data_out_ppF_reg[1][7]\(7 downto 0) => \FIFODec_OutMux_ppF_reg[1]_34\(7 downto 0),
      halfway_ppF => halfway_ppF,
      halfway_ppF_reg(7 downto 0) => \data_out[1]_43\(7 downto 0),
      reset => reset
    );
SR_FIFO_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized3\
     port map (
      D(7 downto 0) => \FIFOMux_FIFO[0]_40\(7 downto 0),
      DI(0) => SR_FIFO_inst_n_9,
      \Data_in_ppF_reg[1][7]\(0) => SR_FIFO_inst_n_8,
      \FIFO_reg[0][1][7]_0\(7 downto 0) => \FIFOMux_FIFO[1]_41\(7 downto 0),
      \FIFO_reg[1][0][7]_0\(7 downto 0) => dout_RE(7 downto 0),
      \FIFO_reg[1][1][7]_0\(3) => SR_FIFO_inst_n_0,
      \FIFO_reg[1][1][7]_0\(2) => SR_FIFO_inst_n_1,
      \FIFO_reg[1][1][7]_0\(1) => SR_FIFO_inst_n_2,
      \FIFO_reg[1][1][7]_0\(0) => SR_FIFO_inst_n_3,
      \FIFO_reg[1][1][7]_1\(7 downto 0) => dout_IM(7 downto 0),
      Q(3) => \FIFODec_BU_reg_n_0_[1][7]\,
      Q(2) => \FIFODec_BU_reg_n_0_[1][6]\,
      Q(1) => \FIFODec_BU_reg_n_0_[1][5]\,
      Q(0) => \FIFODec_BU_reg_n_0_[1][4]\,
      S(3) => SR_FIFO_inst_n_4,
      S(2) => SR_FIFO_inst_n_5,
      S(1) => SR_FIFO_inst_n_6,
      S(0) => SR_FIFO_inst_n_7,
      \arg_carry__0\(3) => \InDec_BU_reg_n_0_[0][7]\,
      \arg_carry__0\(2) => \InDec_BU_reg_n_0_[0][6]\,
      \arg_carry__0\(1) => \InDec_BU_reg_n_0_[0][5]\,
      \arg_carry__0\(0) => \InDec_BU_reg_n_0_[0][4]\,
      \arg_carry__0_0\(3) => \FIFODec_BU_reg_n_0_[0][7]\,
      \arg_carry__0_0\(2) => \FIFODec_BU_reg_n_0_[0][6]\,
      \arg_carry__0_0\(1) => \FIFODec_BU_reg_n_0_[0][5]\,
      \arg_carry__0_0\(0) => \FIFODec_BU_reg_n_0_[0][4]\,
      \arg_inferred__0/i__carry__0\(3) => \InDec_BU_reg_n_0_[1][7]\,
      \arg_inferred__0/i__carry__0\(2) => \InDec_BU_reg_n_0_[1][6]\,
      \arg_inferred__0/i__carry__0\(1) => \InDec_BU_reg_n_0_[1][5]\,
      \arg_inferred__0/i__carry__0\(0) => \InDec_BU_reg_n_0_[1][4]\,
      clk => clk,
      reset => reset
    );
\data_counter[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state,
      I1 => data_counter(0),
      O => \data_counter[0]_i_1__0_n_0\
    );
\data_counter[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => data_counter(0),
      I1 => state,
      I2 => data_counter(1),
      O => \data_counter[1]_i_1__0_n_0\
    );
\data_counter_pp1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter(0),
      Q => data_counter_pp1(0)
    );
\data_counter_pp1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter(1),
      Q => data_counter_pp1(1)
    );
\data_counter_ppF_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(0),
      Q => data_counter_ppF(0)
    );
\data_counter_ppF_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(1),
      Q => data_counter_ppF(1)
    );
\data_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[0]_i_1__0_n_0\,
      Q => data_counter(0)
    );
\data_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[1]_i_1__0_n_0\,
      Q => data_counter(1)
    );
\data_out_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_42\(0),
      Q => Q(0)
    );
\data_out_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_42\(1),
      Q => Q(1)
    );
\data_out_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_42\(2),
      Q => Q(2)
    );
\data_out_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_42\(3),
      Q => Q(3)
    );
\data_out_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_42\(4),
      Q => Q(4)
    );
\data_out_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_42\(5),
      Q => Q(5)
    );
\data_out_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_42\(6),
      Q => Q(6)
    );
\data_out_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_42\(7),
      Q => Q(7)
    );
\data_out_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_43\(0),
      Q => \data_out_ppF_reg[1][7]_0\(0)
    );
\data_out_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_43\(1),
      Q => \data_out_ppF_reg[1][7]_0\(1)
    );
\data_out_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_43\(2),
      Q => \data_out_ppF_reg[1][7]_0\(2)
    );
\data_out_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_43\(3),
      Q => \data_out_ppF_reg[1][7]_0\(3)
    );
\data_out_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_43\(4),
      Q => \data_out_ppF_reg[1][7]_0\(4)
    );
\data_out_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_43\(5),
      Q => \data_out_ppF_reg[1][7]_0\(5)
    );
\data_out_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_43\(6),
      Q => \data_out_ppF_reg[1][7]_0\(6)
    );
\data_out_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_43\(7),
      Q => \data_out_ppF_reg[1][7]_0\(7)
    );
halfway_pp1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway,
      Q => halfway_pp1
    );
halfway_pp2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway_pp1,
      Q => halfway_pp2
    );
halfway_ppF_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway_pp2,
      Q => halfway_ppF
    );
halfway_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \halfway_reg_i_1__1_n_0\,
      D => data_counter(1),
      G => data_counter(1),
      GE => '1',
      Q => halfway
    );
\halfway_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => data_counter(1),
      O => \halfway_reg_i_1__1_n_0\
    );
\i__carry__0_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][7]\,
      I1 => \FIFODec_BU_reg_n_0_[1][7]\,
      O => \i__carry__0_i_1__20_n_0\
    );
\i__carry__0_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFODec_BU_reg_n_0_[0][7]\,
      I1 => \InDec_BU_reg_n_0_[0][7]\,
      O => \i__carry__0_i_1__21_n_0\
    );
\i__carry__0_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][6]\,
      I1 => \FIFODec_BU_reg_n_0_[1][6]\,
      O => \i__carry__0_i_2__21_n_0\
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFODec_BU_reg_n_0_[0][6]\,
      I1 => \InDec_BU_reg_n_0_[0][6]\,
      O => \i__carry__0_i_2__4_n_0\
    );
\i__carry__0_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][5]\,
      I1 => \FIFODec_BU_reg_n_0_[1][5]\,
      O => \i__carry__0_i_3__22_n_0\
    );
\i__carry__0_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFODec_BU_reg_n_0_[0][5]\,
      I1 => \InDec_BU_reg_n_0_[0][5]\,
      O => \i__carry__0_i_3__8_n_0\
    );
\i__carry__0_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][4]\,
      I1 => \FIFODec_BU_reg_n_0_[1][4]\,
      O => \i__carry__0_i_4__22_n_0\
    );
\i__carry__0_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFODec_BU_reg_n_0_[0][4]\,
      I1 => \InDec_BU_reg_n_0_[0][4]\,
      O => \i__carry__0_i_4__8_n_0\
    );
\state_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => sync_counter(2),
      I1 => sync_counter(1),
      I2 => sync_counter(0),
      I3 => state,
      O => \state_i_1__0_n_0\
    );
state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \state_i_1__0_n_0\,
      Q => state
    );
\sync_counter[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state,
      I1 => sync_counter(0),
      O => \sync_counter[0]_i_1__0_n_0\
    );
\sync_counter[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => sync_counter(0),
      I1 => state,
      I2 => sync_counter(1),
      O => \sync_counter[1]_i_1__0_n_0\
    );
\sync_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => sync_counter(1),
      I1 => sync_counter(0),
      I2 => state,
      I3 => sync_counter(2),
      O => \sync_counter[2]_i_1_n_0\
    );
\sync_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \sync_counter[0]_i_1__0_n_0\,
      Q => sync_counter(0)
    );
\sync_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \sync_counter[1]_i_1__0_n_0\,
      Q => sync_counter(1)
    );
\sync_counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \sync_counter[2]_i_1_n_0\,
      Q => sync_counter(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized5\ is
  port (
    Re_Data_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Im_Data_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Data_in_ppF_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized5\ : entity is "SDF_Stage";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized5\ is
  signal \BU_ROT[0]_51\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BU_ROT[1]_50\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BU_ROT_ppF_reg[0]_45\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BU_ROT_ppF_reg[1]_44\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Data_in_ppF_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFODec_OutMux_pp1_reg[0]_46\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFODec_OutMux_pp1_reg[1]_48\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFODec_OutMux_ppF_reg[0]_47\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFODec_OutMux_ppF_reg[1]_49\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFODec_OutMux_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFOMux_FIFO[0]_52\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FIFOMux_FIFO[1]_53\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \InDec_BU_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][7]\ : STD_LOGIC;
  signal SR_FIFO_inst_n_0 : STD_LOGIC;
  signal SR_FIFO_inst_n_1 : STD_LOGIC;
  signal SR_FIFO_inst_n_2 : STD_LOGIC;
  signal SR_FIFO_inst_n_3 : STD_LOGIC;
  signal SR_FIFO_inst_n_4 : STD_LOGIC;
  signal SR_FIFO_inst_n_5 : STD_LOGIC;
  signal SR_FIFO_inst_n_6 : STD_LOGIC;
  signal SR_FIFO_inst_n_7 : STD_LOGIC;
  signal SR_FIFO_inst_n_8 : STD_LOGIC;
  signal SR_FIFO_inst_n_9 : STD_LOGIC;
  signal data_counter : STD_LOGIC;
  signal \data_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal data_counter_pp1 : STD_LOGIC;
  signal data_counter_ppF : STD_LOGIC;
  signal \data_out[0]_54\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_out[1]_55\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dout_IM : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dout_RE : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal halfway : STD_LOGIC;
  signal halfway_pp1 : STD_LOGIC;
  signal halfway_pp2 : STD_LOGIC;
  signal halfway_ppF : STD_LOGIC;
  signal \halfway_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__23_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__24_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__13_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC;
  signal state_inv_i_1_n_0 : STD_LOGIC;
  signal \sync_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \sync_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \sync_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sync_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal sync_counter_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of halfway_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of halfway_reg : label is "VCC:GE";
  attribute inverted : string;
  attribute inverted of state_reg_inv : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sync_counter[0]_i_1__1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sync_counter[1]_i_1__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sync_counter[2]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sync_counter[3]_i_1\ : label is "soft_lutpair126";
begin
\BU_ROT_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_51\(0),
      Q => \BU_ROT_ppF_reg[0]_45\(0)
    );
\BU_ROT_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_51\(1),
      Q => \BU_ROT_ppF_reg[0]_45\(1)
    );
\BU_ROT_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_51\(2),
      Q => \BU_ROT_ppF_reg[0]_45\(2)
    );
\BU_ROT_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_51\(3),
      Q => \BU_ROT_ppF_reg[0]_45\(3)
    );
\BU_ROT_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_51\(4),
      Q => \BU_ROT_ppF_reg[0]_45\(4)
    );
\BU_ROT_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_51\(5),
      Q => \BU_ROT_ppF_reg[0]_45\(5)
    );
\BU_ROT_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_51\(6),
      Q => \BU_ROT_ppF_reg[0]_45\(6)
    );
\BU_ROT_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_51\(7),
      Q => \BU_ROT_ppF_reg[0]_45\(7)
    );
\BU_ROT_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_50\(0),
      Q => \BU_ROT_ppF_reg[1]_44\(0)
    );
\BU_ROT_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_50\(1),
      Q => \BU_ROT_ppF_reg[1]_44\(1)
    );
\BU_ROT_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_50\(2),
      Q => \BU_ROT_ppF_reg[1]_44\(2)
    );
\BU_ROT_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_50\(3),
      Q => \BU_ROT_ppF_reg[1]_44\(3)
    );
\BU_ROT_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_50\(4),
      Q => \BU_ROT_ppF_reg[1]_44\(4)
    );
\BU_ROT_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_50\(5),
      Q => \BU_ROT_ppF_reg[1]_44\(5)
    );
\BU_ROT_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_50\(6),
      Q => \BU_ROT_ppF_reg[1]_44\(6)
    );
\BU_ROT_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_50\(7),
      Q => \BU_ROT_ppF_reg[1]_44\(7)
    );
BU_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU
     port map (
      \BU_ROT_ppF_reg[0][6]\(4) => \FIFODec_BU_reg_n_0_[0][7]\,
      \BU_ROT_ppF_reg[0][6]\(3) => \FIFODec_BU_reg_n_0_[0][3]\,
      \BU_ROT_ppF_reg[0][6]\(2) => \FIFODec_BU_reg_n_0_[0][2]\,
      \BU_ROT_ppF_reg[0][6]\(1) => \FIFODec_BU_reg_n_0_[0][1]\,
      \BU_ROT_ppF_reg[0][6]\(0) => \FIFODec_BU_reg_n_0_[0][0]\,
      \BU_ROT_ppF_reg[0][6]_0\(3) => \i__carry__0_i_1__23_n_0\,
      \BU_ROT_ppF_reg[0][6]_0\(2) => \i__carry__0_i_2__8_n_0\,
      \BU_ROT_ppF_reg[0][6]_0\(1) => \i__carry__0_i_3__12_n_0\,
      \BU_ROT_ppF_reg[0][6]_0\(0) => \i__carry__0_i_4__12_n_0\,
      \BU_ROT_ppF_reg[1][6]\(4) => \FIFODec_BU_reg_n_0_[1][7]\,
      \BU_ROT_ppF_reg[1][6]\(3) => \FIFODec_BU_reg_n_0_[1][3]\,
      \BU_ROT_ppF_reg[1][6]\(2) => \FIFODec_BU_reg_n_0_[1][2]\,
      \BU_ROT_ppF_reg[1][6]\(1) => \FIFODec_BU_reg_n_0_[1][1]\,
      \BU_ROT_ppF_reg[1][6]\(0) => \FIFODec_BU_reg_n_0_[1][0]\,
      \BU_ROT_ppF_reg[1][6]_0\(3) => \i__carry__0_i_1__24_n_0\,
      \BU_ROT_ppF_reg[1][6]_0\(2) => \i__carry__0_i_2__9_n_0\,
      \BU_ROT_ppF_reg[1][6]_0\(1) => \i__carry__0_i_3__13_n_0\,
      \BU_ROT_ppF_reg[1][6]_0\(0) => \i__carry__0_i_4__13_n_0\,
      D(7 downto 0) => \BU_ROT[1]_50\(7 downto 0),
      DI(0) => SR_FIFO_inst_n_8,
      \FIFO_reg[0][0][7]\(7) => \InDec_FIFOMux_reg_n_0_[0][7]\,
      \FIFO_reg[0][0][7]\(6) => \InDec_FIFOMux_reg_n_0_[0][6]\,
      \FIFO_reg[0][0][7]\(5) => \InDec_FIFOMux_reg_n_0_[0][5]\,
      \FIFO_reg[0][0][7]\(4) => \InDec_FIFOMux_reg_n_0_[0][4]\,
      \FIFO_reg[0][0][7]\(3) => \InDec_FIFOMux_reg_n_0_[0][3]\,
      \FIFO_reg[0][0][7]\(2) => \InDec_FIFOMux_reg_n_0_[0][2]\,
      \FIFO_reg[0][0][7]\(1) => \InDec_FIFOMux_reg_n_0_[0][1]\,
      \FIFO_reg[0][0][7]\(0) => \InDec_FIFOMux_reg_n_0_[0][0]\,
      \FIFO_reg[0][1][6]\(6) => \InDec_BU_reg_n_0_[1][6]\,
      \FIFO_reg[0][1][6]\(5) => \InDec_BU_reg_n_0_[1][5]\,
      \FIFO_reg[0][1][6]\(4) => \InDec_BU_reg_n_0_[1][4]\,
      \FIFO_reg[0][1][6]\(3) => \InDec_BU_reg_n_0_[1][3]\,
      \FIFO_reg[0][1][6]\(2) => \InDec_BU_reg_n_0_[1][2]\,
      \FIFO_reg[0][1][6]\(1) => \InDec_BU_reg_n_0_[1][1]\,
      \FIFO_reg[0][1][6]\(0) => \InDec_BU_reg_n_0_[1][0]\,
      \FIFO_reg[0][1][6]_0\(0) => SR_FIFO_inst_n_9,
      \FIFO_reg[0][1][6]_1\(3) => SR_FIFO_inst_n_4,
      \FIFO_reg[0][1][6]_1\(2) => SR_FIFO_inst_n_5,
      \FIFO_reg[0][1][6]_1\(1) => SR_FIFO_inst_n_6,
      \FIFO_reg[0][1][6]_1\(0) => SR_FIFO_inst_n_7,
      \FIFO_reg[0][1][7]\(7) => \InDec_FIFOMux_reg_n_0_[1][7]\,
      \FIFO_reg[0][1][7]\(6) => \InDec_FIFOMux_reg_n_0_[1][6]\,
      \FIFO_reg[0][1][7]\(5) => \InDec_FIFOMux_reg_n_0_[1][5]\,
      \FIFO_reg[0][1][7]\(4) => \InDec_FIFOMux_reg_n_0_[1][4]\,
      \FIFO_reg[0][1][7]\(3) => \InDec_FIFOMux_reg_n_0_[1][3]\,
      \FIFO_reg[0][1][7]\(2) => \InDec_FIFOMux_reg_n_0_[1][2]\,
      \FIFO_reg[0][1][7]\(1) => \InDec_FIFOMux_reg_n_0_[1][1]\,
      \FIFO_reg[0][1][7]\(0) => \InDec_FIFOMux_reg_n_0_[1][0]\,
      Q(6) => \InDec_BU_reg_n_0_[0][6]\,
      Q(5) => \InDec_BU_reg_n_0_[0][5]\,
      Q(4) => \InDec_BU_reg_n_0_[0][4]\,
      Q(3) => \InDec_BU_reg_n_0_[0][3]\,
      Q(2) => \InDec_BU_reg_n_0_[0][2]\,
      Q(1) => \InDec_BU_reg_n_0_[0][1]\,
      Q(0) => \InDec_BU_reg_n_0_[0][0]\,
      S(3) => SR_FIFO_inst_n_0,
      S(2) => SR_FIFO_inst_n_1,
      S(1) => SR_FIFO_inst_n_2,
      S(0) => SR_FIFO_inst_n_3,
      halfway_pp1 => halfway_pp1,
      reset => reset,
      reset_0(7 downto 0) => \BU_ROT[0]_51\(7 downto 0),
      reset_1(7 downto 0) => \FIFOMux_FIFO[0]_52\(7 downto 0),
      reset_2(7 downto 0) => \FIFOMux_FIFO[1]_53\(7 downto 0)
    );
\Data_in_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \Data_in_ppF_reg_n_0_[0][0]\
    );
\Data_in_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \Data_in_ppF_reg_n_0_[0][1]\
    );
\Data_in_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(2),
      Q => \Data_in_ppF_reg_n_0_[0][2]\
    );
\Data_in_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(3),
      Q => \Data_in_ppF_reg_n_0_[0][3]\
    );
\Data_in_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(4),
      Q => \Data_in_ppF_reg_n_0_[0][4]\
    );
\Data_in_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(5),
      Q => \Data_in_ppF_reg_n_0_[0][5]\
    );
\Data_in_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(6),
      Q => \Data_in_ppF_reg_n_0_[0][6]\
    );
\Data_in_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(7),
      Q => \Data_in_ppF_reg_n_0_[0][7]\
    );
\Data_in_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(0),
      Q => \Data_in_ppF_reg_n_0_[1][0]\
    );
\Data_in_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(1),
      Q => \Data_in_ppF_reg_n_0_[1][1]\
    );
\Data_in_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(2),
      Q => \Data_in_ppF_reg_n_0_[1][2]\
    );
\Data_in_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(3),
      Q => \Data_in_ppF_reg_n_0_[1][3]\
    );
\Data_in_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(4),
      Q => \Data_in_ppF_reg_n_0_[1][4]\
    );
\Data_in_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(5),
      Q => \Data_in_ppF_reg_n_0_[1][5]\
    );
\Data_in_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(6),
      Q => \Data_in_ppF_reg_n_0_[1][6]\
    );
\Data_in_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][7]_0\(7),
      Q => \Data_in_ppF_reg_n_0_[1][7]\
    );
\FIFODec_BU_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][0]\
    );
\FIFODec_BU_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][1]\
    );
\FIFODec_BU_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][2]\
    );
\FIFODec_BU_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][3]\
    );
\FIFODec_BU_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][4]\
    );
\FIFODec_BU_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][5]\
    );
\FIFODec_BU_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][6]\
    );
\FIFODec_BU_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][7]\
    );
\FIFODec_BU_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][0]\
    );
\FIFODec_BU_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][1]\
    );
\FIFODec_BU_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][2]\
    );
\FIFODec_BU_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][3]\
    );
\FIFODec_BU_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][4]\
    );
\FIFODec_BU_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][5]\
    );
\FIFODec_BU_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][6]\
    );
\FIFODec_BU_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][7]\
    );
\FIFODec_OutMux_pp1_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][0]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_46\(0)
    );
\FIFODec_OutMux_pp1_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][1]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_46\(1)
    );
\FIFODec_OutMux_pp1_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][2]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_46\(2)
    );
\FIFODec_OutMux_pp1_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][3]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_46\(3)
    );
\FIFODec_OutMux_pp1_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][4]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_46\(4)
    );
\FIFODec_OutMux_pp1_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][5]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_46\(5)
    );
\FIFODec_OutMux_pp1_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][6]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_46\(6)
    );
\FIFODec_OutMux_pp1_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][7]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_46\(7)
    );
\FIFODec_OutMux_pp1_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][0]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_48\(0)
    );
\FIFODec_OutMux_pp1_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][1]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_48\(1)
    );
\FIFODec_OutMux_pp1_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][2]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_48\(2)
    );
\FIFODec_OutMux_pp1_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][3]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_48\(3)
    );
\FIFODec_OutMux_pp1_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][4]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_48\(4)
    );
\FIFODec_OutMux_pp1_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][5]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_48\(5)
    );
\FIFODec_OutMux_pp1_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][6]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_48\(6)
    );
\FIFODec_OutMux_pp1_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][7]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_48\(7)
    );
\FIFODec_OutMux_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_46\(0),
      Q => \FIFODec_OutMux_ppF_reg[0]_47\(0)
    );
\FIFODec_OutMux_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_46\(1),
      Q => \FIFODec_OutMux_ppF_reg[0]_47\(1)
    );
\FIFODec_OutMux_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_46\(2),
      Q => \FIFODec_OutMux_ppF_reg[0]_47\(2)
    );
\FIFODec_OutMux_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_46\(3),
      Q => \FIFODec_OutMux_ppF_reg[0]_47\(3)
    );
\FIFODec_OutMux_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_46\(4),
      Q => \FIFODec_OutMux_ppF_reg[0]_47\(4)
    );
\FIFODec_OutMux_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_46\(5),
      Q => \FIFODec_OutMux_ppF_reg[0]_47\(5)
    );
\FIFODec_OutMux_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_46\(6),
      Q => \FIFODec_OutMux_ppF_reg[0]_47\(6)
    );
\FIFODec_OutMux_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_46\(7),
      Q => \FIFODec_OutMux_ppF_reg[0]_47\(7)
    );
\FIFODec_OutMux_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_48\(0),
      Q => \FIFODec_OutMux_ppF_reg[1]_49\(0)
    );
\FIFODec_OutMux_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_48\(1),
      Q => \FIFODec_OutMux_ppF_reg[1]_49\(1)
    );
\FIFODec_OutMux_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_48\(2),
      Q => \FIFODec_OutMux_ppF_reg[1]_49\(2)
    );
\FIFODec_OutMux_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_48\(3),
      Q => \FIFODec_OutMux_ppF_reg[1]_49\(3)
    );
\FIFODec_OutMux_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_48\(4),
      Q => \FIFODec_OutMux_ppF_reg[1]_49\(4)
    );
\FIFODec_OutMux_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_48\(5),
      Q => \FIFODec_OutMux_ppF_reg[1]_49\(5)
    );
\FIFODec_OutMux_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_48\(6),
      Q => \FIFODec_OutMux_ppF_reg[1]_49\(6)
    );
\FIFODec_OutMux_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_48\(7),
      Q => \FIFODec_OutMux_ppF_reg[1]_49\(7)
    );
\FIFODec_OutMux_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][0]\
    );
\FIFODec_OutMux_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][1]\
    );
\FIFODec_OutMux_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][2]\
    );
\FIFODec_OutMux_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][3]\
    );
\FIFODec_OutMux_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][4]\
    );
\FIFODec_OutMux_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][5]\
    );
\FIFODec_OutMux_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][6]\
    );
\FIFODec_OutMux_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][7]\
    );
\FIFODec_OutMux_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][0]\
    );
\FIFODec_OutMux_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][1]\
    );
\FIFODec_OutMux_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][2]\
    );
\FIFODec_OutMux_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][3]\
    );
\FIFODec_OutMux_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][4]\
    );
\FIFODec_OutMux_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][5]\
    );
\FIFODec_OutMux_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][6]\
    );
\FIFODec_OutMux_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][7]\
    );
\InDec_BU_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][0]\
    );
\InDec_BU_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][1]\
    );
\InDec_BU_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][2]\
    );
\InDec_BU_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][3]\
    );
\InDec_BU_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][4]\
    );
\InDec_BU_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][5]\
    );
\InDec_BU_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][6]\
    );
\InDec_BU_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][7]\
    );
\InDec_BU_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][0]\
    );
\InDec_BU_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][1]\
    );
\InDec_BU_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][2]\
    );
\InDec_BU_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][3]\
    );
\InDec_BU_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][4]\
    );
\InDec_BU_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][5]\
    );
\InDec_BU_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][6]\
    );
\InDec_BU_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][7]\
    );
\InDec_FIFOMux_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][0]\
    );
\InDec_FIFOMux_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][1]\
    );
\InDec_FIFOMux_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][2]\
    );
\InDec_FIFOMux_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][3]\
    );
\InDec_FIFOMux_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][4]\
    );
\InDec_FIFOMux_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][5]\
    );
\InDec_FIFOMux_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][6]\
    );
\InDec_FIFOMux_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][7]\
    );
\InDec_FIFOMux_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][0]\
    );
\InDec_FIFOMux_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][1]\
    );
\InDec_FIFOMux_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][2]\
    );
\InDec_FIFOMux_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][3]\
    );
\InDec_FIFOMux_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][4]\
    );
\InDec_FIFOMux_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][5]\
    );
\InDec_FIFOMux_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][6]\
    );
\InDec_FIFOMux_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][7]\
    );
Rotator_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator
     port map (
      D(7 downto 0) => \data_out[0]_54\(7 downto 0),
      \Im_Re_reg[4]_0\(7 downto 0) => \data_out[1]_55\(7 downto 0),
      Q(7 downto 0) => \BU_ROT_ppF_reg[0]_45\(7 downto 0),
      \arg_inferred__0/i__carry__1_0\(7 downto 0) => \BU_ROT_ppF_reg[1]_44\(7 downto 0),
      clk => clk,
      data_counter_ppF => data_counter_ppF,
      \data_out_ppF_reg[0][7]\(7 downto 0) => \FIFODec_OutMux_ppF_reg[0]_47\(7 downto 0),
      \data_out_ppF_reg[1][7]\(7 downto 0) => \FIFODec_OutMux_ppF_reg[1]_49\(7 downto 0),
      halfway_ppF => halfway_ppF,
      reset => reset
    );
SR_FIFO_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized5\
     port map (
      D(7 downto 0) => \FIFOMux_FIFO[0]_52\(7 downto 0),
      DI(0) => SR_FIFO_inst_n_8,
      \Data_in_ppF_reg[1][7]\(3) => SR_FIFO_inst_n_4,
      \Data_in_ppF_reg[1][7]\(2) => SR_FIFO_inst_n_5,
      \Data_in_ppF_reg[1][7]\(1) => SR_FIFO_inst_n_6,
      \Data_in_ppF_reg[1][7]\(0) => SR_FIFO_inst_n_7,
      \Data_in_ppF_reg[1][7]_0\(0) => SR_FIFO_inst_n_9,
      \FIFO_reg[0][0][7]_0\(7 downto 0) => dout_RE(7 downto 0),
      \FIFO_reg[0][1][7]_0\(7 downto 0) => dout_IM(7 downto 0),
      \FIFO_reg[0][1][7]_1\(7 downto 0) => \FIFOMux_FIFO[1]_53\(7 downto 0),
      Q(3) => \InDec_BU_reg_n_0_[0][7]\,
      Q(2) => \InDec_BU_reg_n_0_[0][6]\,
      Q(1) => \InDec_BU_reg_n_0_[0][5]\,
      Q(0) => \InDec_BU_reg_n_0_[0][4]\,
      S(3) => SR_FIFO_inst_n_0,
      S(2) => SR_FIFO_inst_n_1,
      S(1) => SR_FIFO_inst_n_2,
      S(0) => SR_FIFO_inst_n_3,
      \arg_carry__0\(3) => \FIFODec_BU_reg_n_0_[0][7]\,
      \arg_carry__0\(2) => \FIFODec_BU_reg_n_0_[0][6]\,
      \arg_carry__0\(1) => \FIFODec_BU_reg_n_0_[0][5]\,
      \arg_carry__0\(0) => \FIFODec_BU_reg_n_0_[0][4]\,
      \arg_inferred__0/i__carry__0\(3) => \InDec_BU_reg_n_0_[1][7]\,
      \arg_inferred__0/i__carry__0\(2) => \InDec_BU_reg_n_0_[1][6]\,
      \arg_inferred__0/i__carry__0\(1) => \InDec_BU_reg_n_0_[1][5]\,
      \arg_inferred__0/i__carry__0\(0) => \InDec_BU_reg_n_0_[1][4]\,
      \arg_inferred__0/i__carry__0_0\(3) => \FIFODec_BU_reg_n_0_[1][7]\,
      \arg_inferred__0/i__carry__0_0\(2) => \FIFODec_BU_reg_n_0_[1][6]\,
      \arg_inferred__0/i__carry__0_0\(1) => \FIFODec_BU_reg_n_0_[1][5]\,
      \arg_inferred__0/i__carry__0_0\(0) => \FIFODec_BU_reg_n_0_[1][4]\,
      clk => clk,
      reset => reset
    );
\data_counter[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state,
      I1 => data_counter,
      O => \data_counter[0]_i_1__1_n_0\
    );
\data_counter_pp1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter,
      Q => data_counter_pp1
    );
\data_counter_ppF_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1,
      Q => data_counter_ppF
    );
\data_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[0]_i_1__1_n_0\,
      Q => data_counter
    );
\data_out_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_54\(0),
      Q => Re_Data_out(0)
    );
\data_out_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_54\(1),
      Q => Re_Data_out(1)
    );
\data_out_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_54\(2),
      Q => Re_Data_out(2)
    );
\data_out_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_54\(3),
      Q => Re_Data_out(3)
    );
\data_out_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_54\(4),
      Q => Re_Data_out(4)
    );
\data_out_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_54\(5),
      Q => Re_Data_out(5)
    );
\data_out_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_54\(6),
      Q => Re_Data_out(6)
    );
\data_out_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[0]_54\(7),
      Q => Re_Data_out(7)
    );
\data_out_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_55\(0),
      Q => Im_Data_out(0)
    );
\data_out_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_55\(1),
      Q => Im_Data_out(1)
    );
\data_out_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_55\(2),
      Q => Im_Data_out(2)
    );
\data_out_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_55\(3),
      Q => Im_Data_out(3)
    );
\data_out_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_55\(4),
      Q => Im_Data_out(4)
    );
\data_out_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_55\(5),
      Q => Im_Data_out(5)
    );
\data_out_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_55\(6),
      Q => Im_Data_out(6)
    );
\data_out_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_out[1]_55\(7),
      Q => Im_Data_out(7)
    );
halfway_pp1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway,
      Q => halfway_pp1
    );
halfway_pp2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway_pp1,
      Q => halfway_pp2
    );
halfway_ppF_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway_pp2,
      Q => halfway_ppF
    );
halfway_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \halfway_reg_i_1__2_n_0\,
      D => data_counter,
      G => data_counter,
      GE => '1',
      Q => halfway
    );
\halfway_reg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => data_counter,
      O => \halfway_reg_i_1__2_n_0\
    );
\i__carry__0_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFODec_BU_reg_n_0_[0][7]\,
      I1 => \InDec_BU_reg_n_0_[0][7]\,
      O => \i__carry__0_i_1__23_n_0\
    );
\i__carry__0_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFODec_BU_reg_n_0_[1][7]\,
      I1 => \InDec_BU_reg_n_0_[1][7]\,
      O => \i__carry__0_i_1__24_n_0\
    );
\i__carry__0_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFODec_BU_reg_n_0_[0][6]\,
      I1 => \InDec_BU_reg_n_0_[0][6]\,
      O => \i__carry__0_i_2__8_n_0\
    );
\i__carry__0_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFODec_BU_reg_n_0_[1][6]\,
      I1 => \InDec_BU_reg_n_0_[1][6]\,
      O => \i__carry__0_i_2__9_n_0\
    );
\i__carry__0_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFODec_BU_reg_n_0_[0][5]\,
      I1 => \InDec_BU_reg_n_0_[0][5]\,
      O => \i__carry__0_i_3__12_n_0\
    );
\i__carry__0_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFODec_BU_reg_n_0_[1][5]\,
      I1 => \InDec_BU_reg_n_0_[1][5]\,
      O => \i__carry__0_i_3__13_n_0\
    );
\i__carry__0_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFODec_BU_reg_n_0_[0][4]\,
      I1 => \InDec_BU_reg_n_0_[0][4]\,
      O => \i__carry__0_i_4__12_n_0\
    );
\i__carry__0_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFODec_BU_reg_n_0_[1][4]\,
      I1 => \InDec_BU_reg_n_0_[1][4]\,
      O => \i__carry__0_i_4__13_n_0\
    );
state_inv_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57770000"
    )
        port map (
      I0 => sync_counter_reg(3),
      I1 => sync_counter_reg(2),
      I2 => sync_counter_reg(1),
      I3 => sync_counter_reg(0),
      I4 => state,
      O => state_inv_i_1_n_0
    );
state_reg_inv: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => state_inv_i_1_n_0,
      PRE => reset,
      Q => state
    );
\sync_counter[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => sync_counter_reg(0),
      I1 => sync_counter_reg(2),
      I2 => sync_counter_reg(3),
      O => \sync_counter[0]_i_1__1_n_0\
    );
\sync_counter[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0666"
    )
        port map (
      I0 => sync_counter_reg(0),
      I1 => sync_counter_reg(1),
      I2 => sync_counter_reg(2),
      I3 => sync_counter_reg(3),
      O => \sync_counter[1]_i_1__1_n_0\
    );
\sync_counter[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => sync_counter_reg(0),
      I1 => sync_counter_reg(1),
      I2 => sync_counter_reg(2),
      I3 => sync_counter_reg(3),
      O => \sync_counter[2]_i_1__0_n_0\
    );
\sync_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0780"
    )
        port map (
      I0 => sync_counter_reg(0),
      I1 => sync_counter_reg(1),
      I2 => sync_counter_reg(2),
      I3 => sync_counter_reg(3),
      O => \sync_counter[3]_i_1_n_0\
    );
\sync_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => state,
      CLR => reset,
      D => \sync_counter[0]_i_1__1_n_0\,
      Q => sync_counter_reg(0)
    );
\sync_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => state,
      CLR => reset,
      D => \sync_counter[1]_i_1__1_n_0\,
      Q => sync_counter_reg(1)
    );
\sync_counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => state,
      CLR => reset,
      D => \sync_counter[2]_i_1__0_n_0\,
      Q => sync_counter_reg(2)
    );
\sync_counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => state,
      CLR => reset,
      D => \sync_counter[3]_i_1_n_0\,
      Q => sync_counter_reg(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Top is
  port (
    Re_Data_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Im_Data_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    Re_Data_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Im_Data_in : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Top is
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_1\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_10\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_11\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_12\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_13\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_14\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_15\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_2\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_3\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_4\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_5\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_6\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_7\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_8\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_9\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_1\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_10\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_11\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_12\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_13\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_14\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_15\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_2\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_3\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_4\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_5\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_6\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_7\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_8\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_9\ : STD_LOGIC;
  signal SDF_stage_wrap_c_0_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_1_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_2_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_3_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_4_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_5_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_n_0 : STD_LOGIC;
  signal \SDF_stage_wrap_gate__0_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__10_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__11_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__12_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__13_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__14_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__15_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__16_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__17_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__18_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__19_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__1_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__20_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__21_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__22_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__23_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__24_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__25_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__26_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__27_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__28_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__29_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__2_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__30_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__3_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__4_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__5_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__6_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__7_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__8_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__9_n_0\ : STD_LOGIC;
  signal SDF_stage_wrap_gate_n_0 : STD_LOGIC;
  signal \stage_output[0][0]_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage_output[0][1]_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage_output[1][0]_18\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage_output[1][1]_21\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage_output[2][0]_32\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stage_output[2][1]_35\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of SDF_stage_wrap_gate : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__10\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__11\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__12\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__13\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__14\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__15\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__16\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__17\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__18\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__19\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__20\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__21\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__22\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__23\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__24\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__25\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__26\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__27\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__28\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__29\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__30\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__4\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__5\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__6\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__7\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__8\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__9\ : label is "soft_lutpair133";
begin
\SDF_stage_wrap[1].SDF_stage_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage
     port map (
      \FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[1].SDF_stage_inst_n_7\,
      \FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[1].SDF_stage_inst_n_6\,
      \FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[1].SDF_stage_inst_n_5\,
      \FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[1].SDF_stage_inst_n_4\,
      \FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[1].SDF_stage_inst_n_3\,
      \FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[1].SDF_stage_inst_n_2\,
      \FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[1].SDF_stage_inst_n_1\,
      \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[1].SDF_stage_inst_n_0\,
      \FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[1].SDF_stage_inst_n_15\,
      \FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[1].SDF_stage_inst_n_14\,
      \FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[1].SDF_stage_inst_n_13\,
      \FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[1].SDF_stage_inst_n_12\,
      \FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[1].SDF_stage_inst_n_11\,
      \FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[1].SDF_stage_inst_n_10\,
      \FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[1].SDF_stage_inst_n_9\,
      \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[1].SDF_stage_inst_n_8\,
      \FIFO_reg[7][0][0]\ => \SDF_stage_wrap_gate__6_n_0\,
      \FIFO_reg[7][0][1]\ => \SDF_stage_wrap_gate__5_n_0\,
      \FIFO_reg[7][0][2]\ => \SDF_stage_wrap_gate__4_n_0\,
      \FIFO_reg[7][0][3]\ => \SDF_stage_wrap_gate__3_n_0\,
      \FIFO_reg[7][0][4]\ => \SDF_stage_wrap_gate__2_n_0\,
      \FIFO_reg[7][0][5]\ => \SDF_stage_wrap_gate__1_n_0\,
      \FIFO_reg[7][0][6]\ => \SDF_stage_wrap_gate__0_n_0\,
      \FIFO_reg[7][0][7]\ => SDF_stage_wrap_gate_n_0,
      \FIFO_reg[7][1][0]\ => \SDF_stage_wrap_gate__14_n_0\,
      \FIFO_reg[7][1][1]\ => \SDF_stage_wrap_gate__13_n_0\,
      \FIFO_reg[7][1][2]\ => \SDF_stage_wrap_gate__12_n_0\,
      \FIFO_reg[7][1][3]\ => \SDF_stage_wrap_gate__11_n_0\,
      \FIFO_reg[7][1][4]\ => \SDF_stage_wrap_gate__10_n_0\,
      \FIFO_reg[7][1][5]\ => \SDF_stage_wrap_gate__9_n_0\,
      \FIFO_reg[7][1][6]\ => \SDF_stage_wrap_gate__8_n_0\,
      \FIFO_reg[7][1][7]\ => \SDF_stage_wrap_gate__7_n_0\,
      Im_Data_in(7 downto 0) => Im_Data_in(7 downto 0),
      Q(7 downto 0) => \stage_output[0][0]_4\(7 downto 0),
      Re_Data_in(7 downto 0) => Re_Data_in(7 downto 0),
      clk => clk,
      \data_out_ppF_reg[1][7]_0\(7 downto 0) => \stage_output[0][1]_7\(7 downto 0),
      reset => reset
    );
\SDF_stage_wrap[2].SDF_stage_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized1\
     port map (
      D(7 downto 0) => \stage_output[0][0]_4\(7 downto 0),
      \Data_in_ppF_reg[1][7]_0\(7 downto 0) => \stage_output[0][1]_7\(7 downto 0),
      \FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[2].SDF_stage_inst_n_7\,
      \FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[2].SDF_stage_inst_n_6\,
      \FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[2].SDF_stage_inst_n_5\,
      \FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[2].SDF_stage_inst_n_4\,
      \FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[2].SDF_stage_inst_n_3\,
      \FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[2].SDF_stage_inst_n_2\,
      \FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[2].SDF_stage_inst_n_1\,
      \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[2].SDF_stage_inst_n_0\,
      \FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[2].SDF_stage_inst_n_15\,
      \FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[2].SDF_stage_inst_n_14\,
      \FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[2].SDF_stage_inst_n_13\,
      \FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[2].SDF_stage_inst_n_12\,
      \FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[2].SDF_stage_inst_n_11\,
      \FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[2].SDF_stage_inst_n_10\,
      \FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[2].SDF_stage_inst_n_9\,
      \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[2].SDF_stage_inst_n_8\,
      \FIFO_reg[3][0][0]\ => \SDF_stage_wrap_gate__22_n_0\,
      \FIFO_reg[3][0][1]\ => \SDF_stage_wrap_gate__21_n_0\,
      \FIFO_reg[3][0][2]\ => \SDF_stage_wrap_gate__20_n_0\,
      \FIFO_reg[3][0][3]\ => \SDF_stage_wrap_gate__19_n_0\,
      \FIFO_reg[3][0][4]\ => \SDF_stage_wrap_gate__18_n_0\,
      \FIFO_reg[3][0][5]\ => \SDF_stage_wrap_gate__17_n_0\,
      \FIFO_reg[3][0][6]\ => \SDF_stage_wrap_gate__16_n_0\,
      \FIFO_reg[3][0][7]\ => \SDF_stage_wrap_gate__15_n_0\,
      \FIFO_reg[3][1][0]\ => \SDF_stage_wrap_gate__30_n_0\,
      \FIFO_reg[3][1][1]\ => \SDF_stage_wrap_gate__29_n_0\,
      \FIFO_reg[3][1][2]\ => \SDF_stage_wrap_gate__28_n_0\,
      \FIFO_reg[3][1][3]\ => \SDF_stage_wrap_gate__27_n_0\,
      \FIFO_reg[3][1][4]\ => \SDF_stage_wrap_gate__26_n_0\,
      \FIFO_reg[3][1][5]\ => \SDF_stage_wrap_gate__25_n_0\,
      \FIFO_reg[3][1][6]\ => \SDF_stage_wrap_gate__24_n_0\,
      \FIFO_reg[3][1][7]\ => \SDF_stage_wrap_gate__23_n_0\,
      Q(7 downto 0) => \stage_output[1][0]_18\(7 downto 0),
      clk => clk,
      \data_out_ppF_reg[1][7]_0\(7 downto 0) => \stage_output[1][1]_21\(7 downto 0),
      reset => reset
    );
\SDF_stage_wrap[3].SDF_stage_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized3\
     port map (
      D(7 downto 0) => \stage_output[1][0]_18\(7 downto 0),
      \Data_in_ppF_reg[1][7]_0\(7 downto 0) => \stage_output[1][1]_21\(7 downto 0),
      Q(7 downto 0) => \stage_output[2][0]_32\(7 downto 0),
      clk => clk,
      \data_out_ppF_reg[1][7]_0\(7 downto 0) => \stage_output[2][1]_35\(7 downto 0),
      reset => reset
    );
\SDF_stage_wrap[4].SDF_stage_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized5\
     port map (
      D(7 downto 0) => \stage_output[2][0]_32\(7 downto 0),
      \Data_in_ppF_reg[1][7]_0\(7 downto 0) => \stage_output[2][1]_35\(7 downto 0),
      Im_Data_out(7 downto 0) => Im_Data_out(7 downto 0),
      Re_Data_out(7 downto 0) => Re_Data_out(7 downto 0),
      clk => clk,
      reset => reset
    );
SDF_stage_wrap_c: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => '1',
      Q => SDF_stage_wrap_c_n_0
    );
SDF_stage_wrap_c_0: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_n_0,
      Q => SDF_stage_wrap_c_0_n_0
    );
SDF_stage_wrap_c_1: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_0_n_0,
      Q => SDF_stage_wrap_c_1_n_0
    );
SDF_stage_wrap_c_2: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_1_n_0,
      Q => SDF_stage_wrap_c_2_n_0
    );
SDF_stage_wrap_c_3: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_2_n_0,
      Q => SDF_stage_wrap_c_3_n_0
    );
SDF_stage_wrap_c_4: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_3_n_0,
      Q => SDF_stage_wrap_c_4_n_0
    );
SDF_stage_wrap_c_5: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_4_n_0,
      Q => SDF_stage_wrap_c_5_n_0
    );
SDF_stage_wrap_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_0\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => SDF_stage_wrap_gate_n_0
    );
\SDF_stage_wrap_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_1\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__0_n_0\
    );
\SDF_stage_wrap_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_2\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__1_n_0\
    );
\SDF_stage_wrap_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_11\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__10_n_0\
    );
\SDF_stage_wrap_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_12\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__11_n_0\
    );
\SDF_stage_wrap_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_13\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__12_n_0\
    );
\SDF_stage_wrap_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_14\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__13_n_0\
    );
\SDF_stage_wrap_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_15\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__14_n_0\
    );
\SDF_stage_wrap_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_0\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__15_n_0\
    );
\SDF_stage_wrap_gate__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_1\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__16_n_0\
    );
\SDF_stage_wrap_gate__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_2\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__17_n_0\
    );
\SDF_stage_wrap_gate__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_3\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__18_n_0\
    );
\SDF_stage_wrap_gate__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_4\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__19_n_0\
    );
\SDF_stage_wrap_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_3\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__2_n_0\
    );
\SDF_stage_wrap_gate__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_5\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__20_n_0\
    );
\SDF_stage_wrap_gate__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_6\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__21_n_0\
    );
\SDF_stage_wrap_gate__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_7\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__22_n_0\
    );
\SDF_stage_wrap_gate__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_8\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__23_n_0\
    );
\SDF_stage_wrap_gate__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_9\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__24_n_0\
    );
\SDF_stage_wrap_gate__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_10\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__25_n_0\
    );
\SDF_stage_wrap_gate__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_11\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__26_n_0\
    );
\SDF_stage_wrap_gate__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_12\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__27_n_0\
    );
\SDF_stage_wrap_gate__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_13\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__28_n_0\
    );
\SDF_stage_wrap_gate__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_14\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__29_n_0\
    );
\SDF_stage_wrap_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_4\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__3_n_0\
    );
\SDF_stage_wrap_gate__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_15\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__30_n_0\
    );
\SDF_stage_wrap_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_5\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__4_n_0\
    );
\SDF_stage_wrap_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_6\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__5_n_0\
    );
\SDF_stage_wrap_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_7\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__6_n_0\
    );
\SDF_stage_wrap_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_8\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__7_n_0\
    );
\SDF_stage_wrap_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_9\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__8_n_0\
    );
\SDF_stage_wrap_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_10\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    Re_Data_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Im_Data_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Re_Data_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Im_Data_out : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_SDF_Top_0_0,SDF_Top,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "SDF_Top,Vivado 2022.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Top
     port map (
      Im_Data_in(7 downto 0) => Im_Data_in(7 downto 0),
      Im_Data_out(7 downto 0) => Im_Data_out(7 downto 0),
      Re_Data_in(7 downto 0) => Re_Data_in(7 downto 0),
      Re_Data_out(7 downto 0) => Re_Data_out(7 downto 0),
      clk => clk,
      reset => reset
    );
end STRUCTURE;
