
*** Running vivado
    with args -log presentcipher.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source presentcipher.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source presentcipher.tcl -notrace
Command: synth_design -top presentcipher -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14332 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 364.410 ; gain = 101.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'presentcipher' [C:/Users/Neha Jain/PRESENT_4/PRESENT_4.srcs/sources_1/new/presentcipher.v:22]
INFO: [Synth 8-6157] synthesizing module 'rounds' [C:/Users/Neha Jain/PRESENT_4/PRESENT_4.srcs/sources_1/new/rounds.v:23]
INFO: [Synth 8-6157] synthesizing module 'KeyGeneration' [C:/Users/Neha Jain/PRESENT_4/PRESENT_4.srcs/sources_1/new/KeyGeneration.v:23]
INFO: [Synth 8-6155] done synthesizing module 'KeyGeneration' (1#1) [C:/Users/Neha Jain/PRESENT_4/PRESENT_4.srcs/sources_1/new/KeyGeneration.v:23]
WARNING: [Synth 8-689] width (80) of port connection 'keyout' does not match port width (81) of module 'KeyGeneration' [C:/Users/Neha Jain/PRESENT_4/PRESENT_4.srcs/sources_1/new/rounds.v:221]
INFO: [Synth 8-6157] synthesizing module 'addround' [C:/Users/Neha Jain/PRESENT_4/PRESENT_4.srcs/sources_1/new/addround.v:23]
INFO: [Synth 8-6155] done synthesizing module 'addround' (2#1) [C:/Users/Neha Jain/PRESENT_4/PRESENT_4.srcs/sources_1/new/addround.v:23]
INFO: [Synth 8-6157] synthesizing module 'dflipflop' [C:/Users/Neha Jain/PRESENT_4/PRESENT_4.srcs/sources_1/new/dflipflop.v:22]
INFO: [Synth 8-6155] done synthesizing module 'dflipflop' (3#1) [C:/Users/Neha Jain/PRESENT_4/PRESENT_4.srcs/sources_1/new/dflipflop.v:22]
INFO: [Synth 8-6155] done synthesizing module 'rounds' (4#1) [C:/Users/Neha Jain/PRESENT_4/PRESENT_4.srcs/sources_1/new/rounds.v:23]
INFO: [Synth 8-6155] done synthesizing module 'presentcipher' (5#1) [C:/Users/Neha Jain/PRESENT_4/PRESENT_4.srcs/sources_1/new/presentcipher.v:22]
WARNING: [Synth 8-3331] design addround has unconnected port keyout[79]
WARNING: [Synth 8-3331] design addround has unconnected port keyout[78]
WARNING: [Synth 8-3331] design addround has unconnected port keyout[77]
WARNING: [Synth 8-3331] design addround has unconnected port keyout[76]
WARNING: [Synth 8-3331] design addround has unconnected port keyout[75]
WARNING: [Synth 8-3331] design addround has unconnected port keyout[74]
WARNING: [Synth 8-3331] design addround has unconnected port keyout[73]
WARNING: [Synth 8-3331] design addround has unconnected port keyout[72]
WARNING: [Synth 8-3331] design addround has unconnected port keyout[71]
WARNING: [Synth 8-3331] design addround has unconnected port keyout[70]
WARNING: [Synth 8-3331] design addround has unconnected port keyout[69]
WARNING: [Synth 8-3331] design addround has unconnected port keyout[68]
WARNING: [Synth 8-3331] design addround has unconnected port keyout[67]
WARNING: [Synth 8-3331] design addround has unconnected port keyout[66]
WARNING: [Synth 8-3331] design addround has unconnected port keyout[65]
WARNING: [Synth 8-3331] design addround has unconnected port keyout[64]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port rc[7]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port rc[6]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port rc[5]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port rc[4]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port keyin[80]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 420.781 ; gain = 158.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 420.781 ; gain = 158.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 420.781 ; gain = 158.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 420.781 ; gain = 158.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |presentcipher__GB0 |           1|     13584|
|2     |presentcipher__GB1 |           1|     13584|
|3     |presentcipher__GB2 |           1|     25534|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 62    
	   3 Input     45 Bit       Adders := 31    
+---XORs : 
	   2 Input     64 Bit         XORs := 32    
	   2 Input      4 Bit         XORs := 31    
+---Registers : 
	               64 Bit    Registers := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module presentcipher 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module KeyGeneration__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module KeyGeneration 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module addround 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module dflipflop 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 576.602 ; gain = 313.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |presentcipher__GB0 |           1|      1229|
|2     |presentcipher__GB1 |           1|       174|
|3     |presentcipher__GB2 |           1|       334|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 576.602 ; gain = 313.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |presentcipher__GB0 |           1|      1229|
|2     |presentcipher__GB1 |           1|       174|
|3     |presentcipher__GB2 |           1|       334|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 576.602 ; gain = 313.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 576.602 ; gain = 313.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 576.602 ; gain = 313.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 576.602 ; gain = 313.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 576.602 ; gain = 313.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 576.602 ; gain = 313.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 576.602 ; gain = 313.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   293|
|3     |LUT1   |    70|
|4     |LUT2   |   201|
|5     |LUT3   |    41|
|6     |LUT4   |   114|
|7     |LUT5   |     2|
|8     |LUT6   |    60|
|9     |FDRE   |   128|
|10    |IBUF   |   145|
|11    |OBUF   |    64|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |  1119|
|2     |  r1     |rounds           |   264|
|3     |    t0   |KeyGeneration_59 |   114|
|4     |    t1   |addround_60      |    22|
|5     |    t2   |dflipflop_61     |    64|
|6     |  r10    |rounds_0         |    16|
|7     |    t0   |KeyGeneration_58 |    16|
|8     |  r11    |rounds_1         |    17|
|9     |    t0   |KeyGeneration_57 |    17|
|10    |  r12    |rounds_2         |    17|
|11    |    t0   |KeyGeneration_56 |    17|
|12    |  r13    |rounds_3         |    17|
|13    |    t0   |KeyGeneration_55 |    17|
|14    |  r14    |rounds_4         |    17|
|15    |    t0   |KeyGeneration_54 |    17|
|16    |  r15    |rounds_5         |    16|
|17    |    t0   |KeyGeneration_53 |    16|
|18    |  r16    |rounds_6         |    14|
|19    |    t0   |KeyGeneration_52 |    14|
|20    |  r17    |rounds_7         |    14|
|21    |    t0   |KeyGeneration_51 |    14|
|22    |  r18    |rounds_8         |    14|
|23    |    t0   |KeyGeneration_50 |    14|
|24    |  r19    |rounds_9         |    16|
|25    |    t0   |KeyGeneration_49 |    16|
|26    |  r2     |rounds_10        |   174|
|27    |    t0   |KeyGeneration_48 |    38|
|28    |    t1   |addround         |     8|
|29    |    t2   |dflipflop        |    64|
|30    |  r20    |rounds_11        |    15|
|31    |    t0   |KeyGeneration_47 |    15|
|32    |  r21    |rounds_12        |    16|
|33    |    t0   |KeyGeneration_46 |    16|
|34    |  r22    |rounds_13        |    16|
|35    |    t0   |KeyGeneration_45 |    16|
|36    |  r23    |rounds_14        |    16|
|37    |    t0   |KeyGeneration_44 |    16|
|38    |  r24    |rounds_15        |    15|
|39    |    t0   |KeyGeneration_43 |    15|
|40    |  r25    |rounds_16        |    16|
|41    |    t0   |KeyGeneration_42 |    16|
|42    |  r26    |rounds_17        |    16|
|43    |    t0   |KeyGeneration_41 |    16|
|44    |  r27    |rounds_18        |    18|
|45    |    t0   |KeyGeneration_40 |    18|
|46    |  r28    |rounds_19        |    16|
|47    |    t0   |KeyGeneration_39 |    16|
|48    |  r29    |rounds_20        |    17|
|49    |    t0   |KeyGeneration_38 |    17|
|50    |  r3     |rounds_21        |    15|
|51    |    t0   |KeyGeneration_37 |    15|
|52    |  r30    |rounds_22        |    17|
|53    |    t0   |KeyGeneration_36 |    17|
|54    |  r31    |rounds_23        |    25|
|55    |    t0   |KeyGeneration_35 |    25|
|56    |  r4     |rounds_24        |    16|
|57    |    t0   |KeyGeneration_34 |    16|
|58    |  r5     |rounds_25        |    16|
|59    |    t0   |KeyGeneration_33 |    16|
|60    |  r6     |rounds_26        |    16|
|61    |    t0   |KeyGeneration_32 |    16|
|62    |  r7     |rounds_27        |    15|
|63    |    t0   |KeyGeneration_31 |    15|
|64    |  r8     |rounds_28        |    16|
|65    |    t0   |KeyGeneration_30 |    16|
|66    |  r9     |rounds_29        |    16|
|67    |    t0   |KeyGeneration    |    16|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 576.602 ; gain = 313.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 576.602 ; gain = 313.965
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 576.602 ; gain = 313.965
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 670.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 670.875 ; gain = 421.125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 670.875 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Neha Jain/PRESENT_4/PRESENT_4.runs/synth_1/presentcipher.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file presentcipher_utilization_synth.rpt -pb presentcipher_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 19 17:06:44 2019...
