0.7
2020.2
Oct 14 2022
05:07:14
/home/ahmetenesturan/Projects/SSTU/SSTU_deney8/SSTU_deney8.gen/sources_1/ip/BRAM1/sim/BRAM1.v,1671652184,verilog,,/home/ahmetenesturan/Projects/SSTU/SSTU_deney8/SSTU_deney8.srcs/sources_1/new/TOP.v,,BRAM1,,,,,,,,
/home/ahmetenesturan/Projects/SSTU/SSTU_deney8/SSTU_deney8.gen/sources_1/ip/BRAM2/sim/BRAM2.v,1671659405,verilog,,/home/ahmetenesturan/Projects/SSTU/SSTU_deney8/SSTU_deney8.gen/sources_1/ip/BRAM1/sim/BRAM1.v,,BRAM2,,,,,,,,
/home/ahmetenesturan/Projects/SSTU/SSTU_deney8/SSTU_deney8.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
/home/ahmetenesturan/Projects/SSTU/SSTU_deney8/SSTU_deney8.srcs/sim_1/new/testbench.v,1671658560,verilog,,,,testbench,,,,,,,,
/home/ahmetenesturan/Projects/SSTU/SSTU_deney8/SSTU_deney8.srcs/sources_1/new/TOP.v,1671654348,verilog,,/home/ahmetenesturan/Projects/SSTU/SSTU_deney8/SSTU_deney8.srcs/sources_1/new/main.v,,TOP,,,,,,,,
/home/ahmetenesturan/Projects/SSTU/SSTU_deney8/SSTU_deney8.srcs/sources_1/new/main.v,1671657759,verilog,,/home/ahmetenesturan/Projects/SSTU/SSTU_deney8/SSTU_deney8.srcs/sources_1/new/old_modules.v,,CONV;CONV128;MAC_Normalize;control_input;control_output,,,,,,,,
/home/ahmetenesturan/Projects/SSTU/SSTU_deney8/SSTU_deney8.srcs/sources_1/new/old_modules.v,1671612568,verilog,,/home/ahmetenesturan/Projects/SSTU/SSTU_deney8/SSTU_deney8.srcs/sim_1/new/testbench.v,,ADDRB;MAC;MULTB,,,,,,,,
