/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [25:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_7z;
  reg [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [23:0] celloutsig_1_18z;
  reg [2:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[49:32] === in_data[18:1];
  assign celloutsig_1_2z = { in_data[104:103], celloutsig_1_0z } === celloutsig_1_1z[2:0];
  assign celloutsig_0_1z = in_data[56:26] || { in_data[73:47], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_2z = & { in_data[49:29], celloutsig_0_0z };
  assign celloutsig_0_3z = & in_data[70:47];
  assign celloutsig_0_5z = ~^ { celloutsig_0_4z[19:17], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_7z[3:0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_0z = ~^ in_data[179:172];
  assign celloutsig_1_4z = ~^ { in_data[173:169], celloutsig_1_2z };
  assign celloutsig_1_1z = { in_data[116:114], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } <<< { in_data[140:137], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_4z = { in_data[87:63], celloutsig_0_1z } - in_data[48:23];
  assign celloutsig_0_7z = in_data[55:51] ~^ in_data[46:42];
  assign celloutsig_1_18z = { in_data[134:112], celloutsig_1_4z } ~^ in_data[173:150];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_9z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_9z = { celloutsig_0_7z[2:0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_19z = 3'h0;
    else if (!clkin_data[64]) celloutsig_1_19z = celloutsig_1_1z[4:2];
  assign { out_data[151:128], out_data[98:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
