Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date             : Thu Mar  7 14:16:41 2019
| Host             : cse166pc-17 running 64-bit Ubuntu 18.04.2 LTS
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.119        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.983        |
| Device Static (W)        | 0.136        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 60.6         |
| Junction Temperature (C) | 49.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.059 |       12 |       --- |             --- |
| Slice Logic              |     0.019 |    31347 |       --- |             --- |
|   LUT as Logic           |     0.015 |     9592 |     17600 |           54.50 |
|   CARRY4                 |     0.002 |      706 |      4400 |           16.05 |
|   Register               |     0.002 |    16866 |     35200 |           47.91 |
|   F7/F8 Muxes            |    <0.001 |      414 |     17600 |            2.35 |
|   LUT as Distributed RAM |    <0.001 |       42 |      6000 |            0.70 |
|   Others                 |    <0.001 |      998 |       --- |             --- |
|   LUT as Shift Register  |    <0.001 |      296 |      6000 |            4.93 |
| Signals                  |     0.036 |    23006 |       --- |             --- |
| Block RAM                |     0.088 |       31 |        60 |           51.67 |
| MMCM                     |     0.200 |        2 |         2 |          100.00 |
| DSPs                     |     0.003 |        9 |        80 |           11.25 |
| I/O                      |     0.173 |       30 |       100 |           30.00 |
| PS7                      |     1.406 |        1 |       --- |             --- |
| Static Power             |     0.136 |          |           |                 |
| Total                    |     2.119 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.215 |       0.205 |      0.010 |
| Vccaux    |       1.800 |     0.136 |       0.127 |      0.009 |
| Vcco33    |       3.300 |     0.043 |       0.042 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.009 |       0.006 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.759 |       0.724 |      0.036 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------+------------------------------------------------------------+-----------------+
| Clock                  | Domain                                                     | Constraint (ns) |
+------------------------+------------------------------------------------------------+-----------------+
| CLKFBIN                | system_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKFBIN               |            13.5 |
| CLK_OUT_5x_hdmi_clk    | system_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk   |             2.7 |
| I                      | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/PXL_CLK           |             2.0 |
| axi_dynclk_0_PXL_CLK_O | system_i/axi_dynclk_0/U0/PXL_CLK_O                         |            10.0 |
| clk_fpga_0             | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]  |            10.0 |
| clk_fpga_1             | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]  |             7.5 |
| clk_fpga_2             | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]  |             5.0 |
| dvi2rgb_0_PixelClk     | system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk              |            13.5 |
| mmcm_adv_inst_n_0      | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst_n_0 |            10.0 |
| videoin_tmds           | hdmi_in_clk_p                                              |            13.5 |
+------------------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                    | Power (W) |
+---------------------------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                                          |     1.983 |
|   hdmi_in_ddc_scl_iobuf                                                                                 |     0.000 |
|   hdmi_in_ddc_sda_iobuf                                                                                 |     0.000 |
|   hdmi_out_ddc_scl_iobuf                                                                                |     0.004 |
|   hdmi_out_ddc_sda_iobuf                                                                                |     0.004 |
|   system_i                                                                                              |     1.975 |
|     DigiLED_0                                                                                           |     0.003 |
|       inst                                                                                              |     0.003 |
|         DigiLED_v1_0_S00_AXI_inst                                                                       |     0.003 |
|           led_driver                                                                                    |    <0.001 |
|     axi_dynclk_0                                                                                        |     0.109 |
|       U0                                                                                                |     0.109 |
|         Inst_mmcme2_drp                                                                                 |     0.108 |
|         axi_dynclk_S00_AXI_inst                                                                         |     0.001 |
|     axi_gpio_0                                                                                          |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                            |    <0.001 |
|             I_DECODER                                                                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|         gpio_core_1                                                                                     |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                                       |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                                       |    <0.001 |
|     axi_gpio_video                                                                                      |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                            |    <0.001 |
|             I_DECODER                                                                                   |    <0.001 |
|               MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I                                           |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[15].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                              |    <0.001 |
|         gpio_core_1                                                                                     |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                                       |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                                       |    <0.001 |
|     axi_interconnect_0                                                                                  |     0.010 |
|       m00_couplers                                                                                      |     0.004 |
|         auto_pc                                                                                         |     0.002 |
|           inst                                                                                          |     0.002 |
|             gen_axi4_axi3.axi3_conv_inst                                                                |     0.002 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                       |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                                 |    <0.001 |
|                   inst                                                                                  |    <0.001 |
|                     fifo_gen_inst                                                                       |    <0.001 |
|                       inst_fifo_gen                                                                     |    <0.001 |
|                         gconvfifo.rf                                                                    |    <0.001 |
|                           grf.rf                                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                               gr1.gr1_int.rfwft                                                         |    <0.001 |
|                               grss.rsts                                                                 |    <0.001 |
|                                 c1                                                                      |    <0.001 |
|                                 c2                                                                      |    <0.001 |
|                               rpntr                                                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                               gwss.wsts                                                                 |    <0.001 |
|                                 c0                                                                      |    <0.001 |
|                                 c1                                                                      |    <0.001 |
|                               wpntr                                                                     |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                               gdm.dm_gen.dm                                                             |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                        |    <0.001 |
|                             rstblk                                                                      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_data_inst                                                       |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                     |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                 |     0.001 |
|                 USE_BURSTS.cmd_queue                                                                    |    <0.001 |
|                   inst                                                                                  |    <0.001 |
|                     fifo_gen_inst                                                                       |    <0.001 |
|                       inst_fifo_gen                                                                     |    <0.001 |
|                         gconvfifo.rf                                                                    |    <0.001 |
|                           grf.rf                                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                               gr1.gr1_int.rfwft                                                         |    <0.001 |
|                               grss.rsts                                                                 |    <0.001 |
|                                 c1                                                                      |    <0.001 |
|                                 c2                                                                      |    <0.001 |
|                               rpntr                                                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                               gwss.wsts                                                                 |    <0.001 |
|                                 c0                                                                      |    <0.001 |
|                                 c1                                                                      |    <0.001 |
|                               wpntr                                                                     |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                               gdm.dm_gen.dm                                                             |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                        |    <0.001 |
|                             rstblk                                                                      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                               |    <0.001 |
|                   inst                                                                                  |    <0.001 |
|                     fifo_gen_inst                                                                       |    <0.001 |
|                       inst_fifo_gen                                                                     |    <0.001 |
|                         gconvfifo.rf                                                                    |    <0.001 |
|                           grf.rf                                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                               gr1.gr1_int.rfwft                                                         |    <0.001 |
|                               grss.rsts                                                                 |    <0.001 |
|                                 c1                                                                      |    <0.001 |
|                                 c2                                                                      |    <0.001 |
|                               rpntr                                                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                               gwss.wsts                                                                 |    <0.001 |
|                                 c0                                                                      |    <0.001 |
|                                 c1                                                                      |    <0.001 |
|                               wpntr                                                                     |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                               gdm.dm_gen.dm                                                             |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                        |    <0.001 |
|                             rstblk                                                                      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |    <0.001 |
|               USE_WRITE.write_data_inst                                                                 |    <0.001 |
|         m00_regslice                                                                                    |     0.002 |
|           inst                                                                                          |     0.002 |
|             ar.ar_pipe                                                                                  |    <0.001 |
|             aw.aw_pipe                                                                                  |    <0.001 |
|             b.b_pipe                                                                                    |    <0.001 |
|             r.r_pipe                                                                                    |    <0.001 |
|             w.w_pipe                                                                                    |    <0.001 |
|       s00_couplers                                                                                      |    <0.001 |
|         s00_regslice                                                                                    |    <0.001 |
|           inst                                                                                          |    <0.001 |
|             ar.ar_pipe                                                                                  |    <0.001 |
|             r.r_pipe                                                                                    |    <0.001 |
|       s01_couplers                                                                                      |    <0.001 |
|         s01_regslice                                                                                    |    <0.001 |
|           inst                                                                                          |    <0.001 |
|             aw.aw_pipe                                                                                  |    <0.001 |
|             b.b_pipe                                                                                    |    <0.001 |
|             w.w_pipe                                                                                    |    <0.001 |
|       s02_couplers                                                                                      |     0.002 |
|         auto_us                                                                                         |     0.002 |
|           inst                                                                                          |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                               |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                    |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                            |    <0.001 |
|               USE_READ.read_addr_inst                                                                   |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                 |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                          |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                 |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                 |    <0.001 |
|               si_register_slice_inst                                                                    |    <0.001 |
|                 ar.ar_pipe                                                                              |    <0.001 |
|                 aw.aw_pipe                                                                              |    <0.001 |
|       xbar                                                                                              |     0.002 |
|         inst                                                                                            |     0.002 |
|           gen_samd.crossbar_samd                                                                        |     0.002 |
|             addr_arbiter_ar                                                                             |    <0.001 |
|               gen_arbiter.mux_mesg                                                                      |    <0.001 |
|               gen_arbiter.si_amesg_mux_inst                                                             |    <0.001 |
|             addr_arbiter_aw                                                                             |    <0.001 |
|               gen_arbiter.mux_mesg                                                                      |    <0.001 |
|               gen_arbiter.si_amesg_mux_inst                                                             |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                          |    <0.001 |
|             gen_master_slots[0].gen_mi_read.gen_rid_decoder.rid_decoder_inst                            |    <0.001 |
|             gen_master_slots[0].gen_mi_write.gen_bid_decoder.bid_decoder_inst                           |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                |    <0.001 |
|               gen_wmux.mux_w                                                                            |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                          |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[1].gen_mi_read.gen_rid_decoder.rid_decoder_inst                            |     0.000 |
|             gen_master_slots[1].gen_mi_write.gen_bid_decoder.bid_decoder_inst                           |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                          |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                             |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                        |     0.000 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |     0.000 |
|               gen_single_thread.mux_resp_single_thread                                                  |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                            |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                        |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                                  |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                              |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                              |    <0.001 |
|               wrouter_aw_fifo                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                          |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar                                             |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                        |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                                  |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                                            |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                                              |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                                              |    <0.001 |
|               wrouter_aw_fifo                                                                           |    <0.001 |
|             splitter_aw_mi                                                                              |    <0.001 |
|     axi_vdma_0                                                                                          |     0.027 |
|       U0                                                                                                |     0.027 |
|         AXI_LITE_REG_INTERFACE_I                                                                        |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                 |     0.002 |
|             GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                              |    <0.001 |
|             GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                              |    <0.001 |
|           GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I                       |    <0.001 |
|           GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                       |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                        |     0.002 |
|           I_CMDSTS                                                                                      |    <0.001 |
|           I_SM                                                                                          |    <0.001 |
|           I_STS_MNGR                                                                                    |    <0.001 |
|           VIDEO_GENLOCK_I                                                                               |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                                                     |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                                 |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_SLAVE.GREY_CODER_I                                                      |    <0.001 |
|           VIDEO_REG_I                                                                                   |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDADDR_MUX_I                                        |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                        |    <0.001 |
|         GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I                        |     0.001 |
|           GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I                                                |    <0.001 |
|             gen_downsizer_conversion.axisc_downsizer_0                                                  |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                                                      |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                  |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                             |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO                             |    <0.001 |
|             fg_inst                                                                                     |    <0.001 |
|               inst_fifo_gen                                                                             |    <0.001 |
|                 gconvfifo.rf                                                                            |    <0.001 |
|                   grf.rf                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                       grss.rsts                                                                         |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                         c2                                                                              |    <0.001 |
|                       rpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                       gwss.wsts                                                                         |    <0.001 |
|                         c0                                                                              |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                       wpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                                          |    <0.001 |
|                         inst_blk_mem_gen                                                                |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                          |    <0.001 |
|                             valid.cstr                                                                  |    <0.001 |
|                               ramloop[0].ram.r                                                          |    <0.001 |
|                                 prim_noinit.ram                                                         |    <0.001 |
|                               ramloop[1].ram.r                                                          |    <0.001 |
|                                 prim_noinit.ram                                                         |    <0.001 |
|                               ramloop[2].ram.r                                                          |    <0.001 |
|                                 prim_noinit.ram                                                         |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                                 |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                        |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                               |    <0.001 |
|           I_DMA_REGISTER                                                                                |    <0.001 |
|           LITE_READ_MUX_I                                                                               |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                    |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I                        |     0.002 |
|           GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I                                             |     0.001 |
|             gen_downsizer_conversion.axisc_downsizer_0                                                  |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                                                      |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF                                    |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                    |     0.002 |
|           I_CMDSTS                                                                                      |    <0.001 |
|           I_SM                                                                                          |    <0.001 |
|           I_STS_MNGR                                                                                    |    <0.001 |
|           VIDEO_GENLOCK_I                                                                               |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I                                                    |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                                |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_MASTER.GREY_CODER_I                                                     |    <0.001 |
|           VIDEO_REG_I                                                                                   |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDADDR_MUX_I                                        |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                        |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                  |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                             |     0.002 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO   |     0.001 |
|             fg_inst                                                                                     |     0.001 |
|               inst_fifo_gen                                                                             |     0.001 |
|                 gconvfifo.rf                                                                            |     0.001 |
|                   grf.rf                                                                                |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                       grss.rsts                                                                         |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                         c2                                                                              |    <0.001 |
|                       rpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                       gwss.wsts                                                                         |    <0.001 |
|                         c0                                                                              |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                       wpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                               |     0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                                          |     0.001 |
|                         inst_blk_mem_gen                                                                |     0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                          |     0.001 |
|                             valid.cstr                                                                  |     0.001 |
|                               ramloop[0].ram.r                                                          |    <0.001 |
|                                 prim_noinit.ram                                                         |    <0.001 |
|                               ramloop[1].ram.r                                                          |    <0.001 |
|                                 prim_noinit.ram                                                         |    <0.001 |
|                               ramloop[2].ram.r                                                          |    <0.001 |
|                                 prim_noinit.ram                                                         |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                        |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                               |    <0.001 |
|           I_DMA_REGISTER                                                                                |    <0.001 |
|           LITE_READ_MUX_I                                                                               |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                    |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                                |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                                |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                               |     0.013 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                             |     0.004 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                 |     0.002 |
|               I_DATA_FIFO                                                                               |     0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                             |     0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                  |     0.001 |
|                     xpm_fifo_base_inst                                                                  |     0.001 |
|                       gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                   |     0.001 |
|                       rdp_inst                                                                          |    <0.001 |
|                       rdpp1_inst                                                                        |    <0.001 |
|                       rst_d1_inst                                                                       |    <0.001 |
|                       wrp_inst                                                                          |    <0.001 |
|                       wrpp1_inst                                                                        |    <0.001 |
|                       xpm_fifo_rst_inst                                                                 |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|             I_ADDR_CNTL                                                                                 |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|             I_CMD_STATUS                                                                                |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|               I_CMD_FIFO                                                                                |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|             I_MSTR_PCC                                                                                  |     0.001 |
|               I_END_STRB_GEN                                                                            |    <0.001 |
|               I_STRT_STRB_GEN                                                                           |    <0.001 |
|             I_RD_DATA_CNTL                                                                              |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                           |    <0.001 |
|             I_RESET                                                                                     |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                             |     0.009 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                         |     0.004 |
|               DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET                                                       |     0.000 |
|               DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET                                                      |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                     |    <0.001 |
|               I_DATA_FIFO                                                                               |     0.003 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                             |     0.003 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                  |     0.003 |
|                     xpm_fifo_base_inst                                                                  |     0.003 |
|                       gen_sdpram.xpm_memory_base_inst                                                   |     0.003 |
|                       rdp_inst                                                                          |    <0.001 |
|                       rdpp1_inst                                                                        |    <0.001 |
|                       rst_d1_inst                                                                       |    <0.001 |
|                       wrp_inst                                                                          |    <0.001 |
|                       wrpp1_inst                                                                        |    <0.001 |
|                       xpm_fifo_rst_inst                                                                 |    <0.001 |
|               I_XD_FIFO                                                                                 |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                         |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                  |    <0.001 |
|                     xpm_fifo_base_inst                                                                  |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_10                                      |    <0.001 |
|                       rdp_inst                                                                          |    <0.001 |
|                       rdpp1_inst                                                                        |    <0.001 |
|                       rst_d1_inst                                                                       |    <0.001 |
|                       wrp_inst                                                                          |    <0.001 |
|                       wrpp1_inst                                                                        |    <0.001 |
|                       xpm_fifo_rst_inst                                                                 |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                       |     0.002 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                      |     0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                        |     0.001 |
|                 I_MSSAI_SKID_BUF                                                                        |    <0.001 |
|                   I_MSSAI_DETECTION                                                                     |     0.000 |
|                 I_SCATTER_STROBE_GEN                                                                    |    <0.001 |
|                 I_TSTRB_FIFO                                                                            |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 SLICE_INSERTION                                                                         |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|             I_ADDR_CNTL                                                                                 |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|             I_CMD_STATUS                                                                                |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|               I_CMD_FIFO                                                                                |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|             I_RESET                                                                                     |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                        |    <0.001 |
|             I_WR_DATA_CNTL                                                                              |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|               GEN_INDET_BTT.I_STRT_STRB_GEN                                                             |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                           |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|         I_RST_MODULE                                                                                    |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                    |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                           |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                           |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                          |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                        |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                    |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                           |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                           |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                          |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                        |    <0.001 |
|     axis_subset_converter_in                                                                            |     0.000 |
|     axis_subset_converter_out                                                                           |     0.000 |
|     dvi2rgb_0                                                                                           |     0.132 |
|       U0                                                                                                |     0.132 |
|         DataDecoders[0].DecoderX                                                                        |     0.011 |
|           ChannelBondX                                                                                  |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                                          |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                                          |    <0.001 |
|           InputSERDES_X                                                                                 |     0.010 |
|           PhaseAlignX                                                                                   |    <0.001 |
|           SyncBaseOvf                                                                                   |    <0.001 |
|             SyncAsyncx                                                                                  |    <0.001 |
|           SyncBaseRst                                                                                   |    <0.001 |
|             SyncAsyncx                                                                                  |    <0.001 |
|         DataDecoders[1].DecoderX                                                                        |     0.011 |
|           ChannelBondX                                                                                  |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                                          |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                                          |    <0.001 |
|           InputSERDES_X                                                                                 |     0.010 |
|           PhaseAlignX                                                                                   |    <0.001 |
|           SyncBaseOvf                                                                                   |    <0.001 |
|             SyncAsyncx                                                                                  |    <0.001 |
|           SyncBaseRst                                                                                   |    <0.001 |
|             SyncAsyncx                                                                                  |    <0.001 |
|         DataDecoders[2].DecoderX                                                                        |     0.011 |
|           ChannelBondX                                                                                  |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                                          |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                                          |    <0.001 |
|           InputSERDES_X                                                                                 |     0.010 |
|           PhaseAlignX                                                                                   |    <0.001 |
|           SyncBaseOvf                                                                                   |    <0.001 |
|             SyncAsyncx                                                                                  |    <0.001 |
|           SyncBaseRst                                                                                   |    <0.001 |
|             SyncAsyncx                                                                                  |    <0.001 |
|         GenerateDDC.DDC_EEPROM                                                                          |     0.002 |
|           I2C_SlaveController                                                                           |     0.001 |
|             GlitchF_SCL                                                                                 |    <0.001 |
|             GlitchF_SDA                                                                                 |    <0.001 |
|             SyncSCL                                                                                     |    <0.001 |
|             SyncSDA                                                                                     |    <0.001 |
|         LockLostReset                                                                                   |    <0.001 |
|           SyncAsyncx                                                                                    |    <0.001 |
|         TMDS_ClockingX                                                                                  |     0.096 |
|           LockLostReset                                                                                 |    <0.001 |
|             SyncAsyncx                                                                                  |    <0.001 |
|           MMCM_LockSync                                                                                 |    <0.001 |
|           RdyLostReset                                                                                  |    <0.001 |
|             SyncAsyncx                                                                                  |    <0.001 |
|     proc_sys_reset_0                                                                                    |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         EXT_LPF                                                                                         |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                     |    <0.001 |
|         SEQ                                                                                             |    <0.001 |
|           SEQ_COUNTER                                                                                   |    <0.001 |
|     proc_sys_reset_1                                                                                    |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         EXT_LPF                                                                                         |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                     |    <0.001 |
|         SEQ                                                                                             |    <0.001 |
|           SEQ_COUNTER                                                                                   |    <0.001 |
|     processing_system7_0                                                                                |     1.408 |
|       inst                                                                                              |     1.408 |
|     ps7_0_axi_periph                                                                                    |     0.007 |
|       m07_couplers                                                                                      |     0.001 |
|         auto_cc                                                                                         |     0.001 |
|           inst                                                                                          |     0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                                   |    <0.001 |
|               handshake                                                                                 |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                            |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                            |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                                   |    <0.001 |
|               handshake                                                                                 |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                            |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                            |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                                    |    <0.001 |
|               handshake                                                                                 |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                            |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                            |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                                   |    <0.001 |
|               handshake                                                                                 |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                            |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                            |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                                   |    <0.001 |
|               handshake                                                                                 |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                            |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                            |    <0.001 |
|       s00_couplers                                                                                      |     0.005 |
|         auto_pc                                                                                         |     0.005 |
|           inst                                                                                          |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.005 |
|               RD.ar_channel_0                                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |     0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.002 |
|                 ar.ar_pipe                                                                              |    <0.001 |
|                 aw.aw_pipe                                                                              |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|       xbar                                                                                              |    <0.001 |
|         inst                                                                                            |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                      |    <0.001 |
|             addr_arbiter_inst                                                                           |    <0.001 |
|             gen_addr_decoder.addr_decoder_inst                                                          |    <0.001 |
|               gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator   |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                               |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                               |    <0.001 |
|               gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator   |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                               |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                               |    <0.001 |
|               gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator   |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                               |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                               |    <0.001 |
|               gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator   |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                               |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                               |    <0.001 |
|               gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator   |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                               |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                               |    <0.001 |
|               gen_target[5].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator   |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                               |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                               |    <0.001 |
|               gen_target[6].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator   |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                               |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                               |    <0.001 |
|               gen_target[7].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator   |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                               |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                               |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                |    <0.001 |
|             mi_arready_mux_inst                                                                         |    <0.001 |
|             mi_awready_mux_inst                                                                         |    <0.001 |
|             mi_bmesg_mux_inst                                                                           |    <0.001 |
|             mi_bvalid_mux_inst                                                                          |    <0.001 |
|             mi_rmesg_mux_inst                                                                           |    <0.001 |
|             mi_rvalid_mux_inst                                                                          |    <0.001 |
|             mi_wready_mux_inst                                                                          |    <0.001 |
|             reg_slice_r                                                                                 |    <0.001 |
|             si_bready_mux_inst                                                                          |    <0.001 |
|             si_rready_mux_inst                                                                          |    <0.001 |
|             splitter_ar                                                                                 |    <0.001 |
|             splitter_aw                                                                                 |    <0.001 |
|     rgb2dvi_0                                                                                           |     0.134 |
|       U0                                                                                                |     0.134 |
|         ClockSerializer                                                                                 |     0.033 |
|         DataEncoders[0].DataEncoder                                                                     |    <0.001 |
|         DataEncoders[0].DataSerializer                                                                  |     0.033 |
|         DataEncoders[1].DataEncoder                                                                     |    <0.001 |
|         DataEncoders[1].DataSerializer                                                                  |     0.033 |
|         DataEncoders[2].DataEncoder                                                                     |    <0.001 |
|         DataEncoders[2].DataSerializer                                                                  |     0.033 |
|         LockLostReset                                                                                   |    <0.001 |
|           SyncAsyncx                                                                                    |    <0.001 |
|     rst_ps7_0_100M                                                                                      |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         EXT_LPF                                                                                         |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                     |    <0.001 |
|         SEQ                                                                                             |    <0.001 |
|           SEQ_COUNTER                                                                                   |    <0.001 |
|     toplevel_0                                                                                          |     0.110 |
|       U0                                                                                                |     0.110 |
|         sectionData_U                                                                                   |     0.040 |
|           toplevel_sectionDbkb_ram_U                                                                    |     0.040 |
|         toplevel_AXILiteS_s_axi_U                                                                       |     0.001 |
|         toplevel_MAXI_m_axi_U                                                                           |     0.006 |
|           bus_read                                                                                      |     0.006 |
|             fifo_rctl                                                                                   |    <0.001 |
|             fifo_rdata                                                                                  |     0.004 |
|             fifo_rreq                                                                                   |    <0.001 |
|             rs_rdata                                                                                    |    <0.001 |
|             rs_rreq                                                                                     |    <0.001 |
|         toplevel_mac_mulaeOg_U4                                                                         |    <0.001 |
|           toplevel_mac_mulaeOg_DSP48_0_U                                                                |    <0.001 |
|         toplevel_mul_32nsdEe_U2                                                                         |    <0.001 |
|           toplevel_mul_32nsdEe_MulnS_1_U                                                                |    <0.001 |
|         toplevel_mul_32s_cud_U1                                                                         |     0.002 |
|           toplevel_mul_32s_cud_MulnS_0_U                                                                |     0.002 |
|         toplevel_mul_32s_cud_U3                                                                         |     0.001 |
|           toplevel_mul_32s_cud_MulnS_0_U                                                                |     0.001 |
|         visited_U                                                                                       |     0.036 |
|           toplevel_visited_ram_U                                                                        |     0.036 |
|     v_axi4s_vid_out_0                                                                                   |     0.007 |
|       inst                                                                                              |     0.007 |
|         COUPLER_INST                                                                                    |     0.006 |
|           generate_async_fifo.FIFO_INST                                                                 |     0.006 |
|             XPM_FIFO_ASYNC_INST                                                                         |     0.006 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                      |     0.006 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                           |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                                               |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                                               |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg_dc                                                            |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                        |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                           |    <0.001 |
|                 gen_fwft.rdpp1_inst                                                                     |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                                         |     0.003 |
|                 rdp_inst                                                                                |    <0.001 |
|                 rdpp1_inst                                                                              |    <0.001 |
|                 rst_d1_inst                                                                             |    <0.001 |
|                 wrp_inst                                                                                |    <0.001 |
|                 wrpp1_inst                                                                              |    <0.001 |
|                 wrpp2_inst                                                                              |    <0.001 |
|                 xpm_fifo_rst_inst                                                                       |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                                               |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                                               |    <0.001 |
|         FORMATTER_INST                                                                                  |    <0.001 |
|         SYNC_INST                                                                                       |    <0.001 |
|     v_tc_in                                                                                             |     0.010 |
|       U0                                                                                                |     0.010 |
|         U_TC_TOP                                                                                        |     0.003 |
|           GEN_DETECTION.U_tc_DET                                                                        |     0.002 |
|         U_VIDEO_CTRL                                                                                    |     0.008 |
|           AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                           |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I                                         |    <0.001 |
|                 MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I                                         |    <0.001 |
|           AXI4_LITE_INTERFACE.CORE_MUX0                                                                 |    <0.001 |
|           AXI4_LITE_INTERFACE.GENR_MUX0                                                                 |     0.002 |
|           AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                            |    <0.001 |
|           AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                             |    <0.001 |
|     v_tc_out                                                                                            |     0.013 |
|       U0                                                                                                |     0.013 |
|         U_TC_TOP                                                                                        |     0.005 |
|           GEN_DETECTION.U_tc_DET                                                                        |     0.003 |
|           GEN_GENERATOR.U_TC_GEN                                                                        |     0.001 |
|         U_VIDEO_CTRL                                                                                    |     0.009 |
|           AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                           |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I                                         |    <0.001 |
|                 MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I                                         |    <0.001 |
|           AXI4_LITE_INTERFACE.CORE_MUX0                                                                 |    <0.001 |
|           AXI4_LITE_INTERFACE.GENR_MUX0                                                                 |     0.003 |
|           AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                            |    <0.001 |
|           AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                             |     0.001 |
|     v_vid_in_axi4s_0                                                                                    |     0.004 |
|       inst                                                                                              |     0.004 |
|         COUPLER_INST                                                                                    |     0.004 |
|           generate_async_fifo.FIFO_INST                                                                 |     0.004 |
|             XPM_FIFO_ASYNC_INST                                                                         |     0.004 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                      |     0.004 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                           |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                                               |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                                               |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                           |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                                         |     0.002 |
|                 rdp_inst                                                                                |    <0.001 |
|                 rdpp1_inst                                                                              |    <0.001 |
|                 rst_d1_inst                                                                             |    <0.001 |
|                 wrp_inst                                                                                |    <0.001 |
|                 wrpp1_inst                                                                              |    <0.001 |
|                 wrpp2_inst                                                                              |    <0.001 |
|                 xpm_fifo_rst_inst                                                                       |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                                               |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                                               |    <0.001 |
|         FORMATTER_INST                                                                                  |    <0.001 |
|     xlconcat_0                                                                                          |     0.000 |
+---------------------------------------------------------------------------------------------------------+-----------+


