
RTC_Date_Time.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039e8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  08003bb8  08003bb8  00013bb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d04  08003d04  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003d04  08003d04  00013d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d0c  08003d0c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d0c  08003d0c  00013d0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d10  08003d10  00013d10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003d14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000090  20000070  08003d84  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000100  08003d84  00020100  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009664  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000017f2  00000000  00000000  00029704  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000007b8  00000000  00000000  0002aef8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000006e0  00000000  00000000  0002b6b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021fce  00000000  00000000  0002bd90  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000075a8  00000000  00000000  0004dd5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cd50f  00000000  00000000  00055306  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00122815  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000212c  00000000  00000000  00122890  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003ba0 	.word	0x08003ba0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08003ba0 	.word	0x08003ba0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b972 	b.w	80005bc <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	4688      	mov	r8, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14b      	bne.n	8000396 <__udivmoddi4+0xa6>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4615      	mov	r5, r2
 8000302:	d967      	bls.n	80003d4 <__udivmoddi4+0xe4>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0720 	rsb	r7, r2, #32
 800030e:	fa01 f302 	lsl.w	r3, r1, r2
 8000312:	fa20 f707 	lsr.w	r7, r0, r7
 8000316:	4095      	lsls	r5, r2
 8000318:	ea47 0803 	orr.w	r8, r7, r3
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbb8 f7fe 	udiv	r7, r8, lr
 8000328:	fa1f fc85 	uxth.w	ip, r5
 800032c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000330:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000334:	fb07 f10c 	mul.w	r1, r7, ip
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18eb      	adds	r3, r5, r3
 800033e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000342:	f080 811b 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8118 	bls.w	800057c <__udivmoddi4+0x28c>
 800034c:	3f02      	subs	r7, #2
 800034e:	442b      	add	r3, r5
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0fe 	udiv	r0, r3, lr
 8000358:	fb0e 3310 	mls	r3, lr, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fc0c 	mul.w	ip, r0, ip
 8000364:	45a4      	cmp	ip, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	192c      	adds	r4, r5, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	f080 8107 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000372:	45a4      	cmp	ip, r4
 8000374:	f240 8104 	bls.w	8000580 <__udivmoddi4+0x290>
 8000378:	3802      	subs	r0, #2
 800037a:	442c      	add	r4, r5
 800037c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000380:	eba4 040c 	sub.w	r4, r4, ip
 8000384:	2700      	movs	r7, #0
 8000386:	b11e      	cbz	r6, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c6 4300 	strd	r4, r3, [r6]
 8000390:	4639      	mov	r1, r7
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0xbe>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80eb 	beq.w	8000576 <__udivmoddi4+0x286>
 80003a0:	2700      	movs	r7, #0
 80003a2:	e9c6 0100 	strd	r0, r1, [r6]
 80003a6:	4638      	mov	r0, r7
 80003a8:	4639      	mov	r1, r7
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	fab3 f783 	clz	r7, r3
 80003b2:	2f00      	cmp	r7, #0
 80003b4:	d147      	bne.n	8000446 <__udivmoddi4+0x156>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d302      	bcc.n	80003c0 <__udivmoddi4+0xd0>
 80003ba:	4282      	cmp	r2, r0
 80003bc:	f200 80fa 	bhi.w	80005b4 <__udivmoddi4+0x2c4>
 80003c0:	1a84      	subs	r4, r0, r2
 80003c2:	eb61 0303 	sbc.w	r3, r1, r3
 80003c6:	2001      	movs	r0, #1
 80003c8:	4698      	mov	r8, r3
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	d0e0      	beq.n	8000390 <__udivmoddi4+0xa0>
 80003ce:	e9c6 4800 	strd	r4, r8, [r6]
 80003d2:	e7dd      	b.n	8000390 <__udivmoddi4+0xa0>
 80003d4:	b902      	cbnz	r2, 80003d8 <__udivmoddi4+0xe8>
 80003d6:	deff      	udf	#255	; 0xff
 80003d8:	fab2 f282 	clz	r2, r2
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f040 808f 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e2:	1b49      	subs	r1, r1, r5
 80003e4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003e8:	fa1f f885 	uxth.w	r8, r5
 80003ec:	2701      	movs	r7, #1
 80003ee:	fbb1 fcfe 	udiv	ip, r1, lr
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003f8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003fc:	fb08 f10c 	mul.w	r1, r8, ip
 8000400:	4299      	cmp	r1, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x124>
 8000404:	18eb      	adds	r3, r5, r3
 8000406:	f10c 30ff 	add.w	r0, ip, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4299      	cmp	r1, r3
 800040e:	f200 80cd 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 8000412:	4684      	mov	ip, r0
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	b2a3      	uxth	r3, r4
 8000418:	fbb1 f0fe 	udiv	r0, r1, lr
 800041c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000420:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000424:	fb08 f800 	mul.w	r8, r8, r0
 8000428:	45a0      	cmp	r8, r4
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x14c>
 800042c:	192c      	adds	r4, r5, r4
 800042e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x14a>
 8000434:	45a0      	cmp	r8, r4
 8000436:	f200 80b6 	bhi.w	80005a6 <__udivmoddi4+0x2b6>
 800043a:	4618      	mov	r0, r3
 800043c:	eba4 0408 	sub.w	r4, r4, r8
 8000440:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000444:	e79f      	b.n	8000386 <__udivmoddi4+0x96>
 8000446:	f1c7 0c20 	rsb	ip, r7, #32
 800044a:	40bb      	lsls	r3, r7
 800044c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000450:	ea4e 0e03 	orr.w	lr, lr, r3
 8000454:	fa01 f407 	lsl.w	r4, r1, r7
 8000458:	fa20 f50c 	lsr.w	r5, r0, ip
 800045c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000460:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000464:	4325      	orrs	r5, r4
 8000466:	fbb3 f9f8 	udiv	r9, r3, r8
 800046a:	0c2c      	lsrs	r4, r5, #16
 800046c:	fb08 3319 	mls	r3, r8, r9, r3
 8000470:	fa1f fa8e 	uxth.w	sl, lr
 8000474:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000478:	fb09 f40a 	mul.w	r4, r9, sl
 800047c:	429c      	cmp	r4, r3
 800047e:	fa02 f207 	lsl.w	r2, r2, r7
 8000482:	fa00 f107 	lsl.w	r1, r0, r7
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1e 0303 	adds.w	r3, lr, r3
 800048c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000490:	f080 8087 	bcs.w	80005a2 <__udivmoddi4+0x2b2>
 8000494:	429c      	cmp	r4, r3
 8000496:	f240 8084 	bls.w	80005a2 <__udivmoddi4+0x2b2>
 800049a:	f1a9 0902 	sub.w	r9, r9, #2
 800049e:	4473      	add	r3, lr
 80004a0:	1b1b      	subs	r3, r3, r4
 80004a2:	b2ad      	uxth	r5, r5
 80004a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004a8:	fb08 3310 	mls	r3, r8, r0, r3
 80004ac:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004b0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004b4:	45a2      	cmp	sl, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1e 0404 	adds.w	r4, lr, r4
 80004bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c0:	d26b      	bcs.n	800059a <__udivmoddi4+0x2aa>
 80004c2:	45a2      	cmp	sl, r4
 80004c4:	d969      	bls.n	800059a <__udivmoddi4+0x2aa>
 80004c6:	3802      	subs	r0, #2
 80004c8:	4474      	add	r4, lr
 80004ca:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ce:	fba0 8902 	umull	r8, r9, r0, r2
 80004d2:	eba4 040a 	sub.w	r4, r4, sl
 80004d6:	454c      	cmp	r4, r9
 80004d8:	46c2      	mov	sl, r8
 80004da:	464b      	mov	r3, r9
 80004dc:	d354      	bcc.n	8000588 <__udivmoddi4+0x298>
 80004de:	d051      	beq.n	8000584 <__udivmoddi4+0x294>
 80004e0:	2e00      	cmp	r6, #0
 80004e2:	d069      	beq.n	80005b8 <__udivmoddi4+0x2c8>
 80004e4:	ebb1 050a 	subs.w	r5, r1, sl
 80004e8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ec:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004f0:	40fd      	lsrs	r5, r7
 80004f2:	40fc      	lsrs	r4, r7
 80004f4:	ea4c 0505 	orr.w	r5, ip, r5
 80004f8:	e9c6 5400 	strd	r5, r4, [r6]
 80004fc:	2700      	movs	r7, #0
 80004fe:	e747      	b.n	8000390 <__udivmoddi4+0xa0>
 8000500:	f1c2 0320 	rsb	r3, r2, #32
 8000504:	fa20 f703 	lsr.w	r7, r0, r3
 8000508:	4095      	lsls	r5, r2
 800050a:	fa01 f002 	lsl.w	r0, r1, r2
 800050e:	fa21 f303 	lsr.w	r3, r1, r3
 8000512:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000516:	4338      	orrs	r0, r7
 8000518:	0c01      	lsrs	r1, r0, #16
 800051a:	fbb3 f7fe 	udiv	r7, r3, lr
 800051e:	fa1f f885 	uxth.w	r8, r5
 8000522:	fb0e 3317 	mls	r3, lr, r7, r3
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb07 f308 	mul.w	r3, r7, r8
 800052e:	428b      	cmp	r3, r1
 8000530:	fa04 f402 	lsl.w	r4, r4, r2
 8000534:	d907      	bls.n	8000546 <__udivmoddi4+0x256>
 8000536:	1869      	adds	r1, r5, r1
 8000538:	f107 3cff 	add.w	ip, r7, #4294967295
 800053c:	d22f      	bcs.n	800059e <__udivmoddi4+0x2ae>
 800053e:	428b      	cmp	r3, r1
 8000540:	d92d      	bls.n	800059e <__udivmoddi4+0x2ae>
 8000542:	3f02      	subs	r7, #2
 8000544:	4429      	add	r1, r5
 8000546:	1acb      	subs	r3, r1, r3
 8000548:	b281      	uxth	r1, r0
 800054a:	fbb3 f0fe 	udiv	r0, r3, lr
 800054e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000552:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000556:	fb00 f308 	mul.w	r3, r0, r8
 800055a:	428b      	cmp	r3, r1
 800055c:	d907      	bls.n	800056e <__udivmoddi4+0x27e>
 800055e:	1869      	adds	r1, r5, r1
 8000560:	f100 3cff 	add.w	ip, r0, #4294967295
 8000564:	d217      	bcs.n	8000596 <__udivmoddi4+0x2a6>
 8000566:	428b      	cmp	r3, r1
 8000568:	d915      	bls.n	8000596 <__udivmoddi4+0x2a6>
 800056a:	3802      	subs	r0, #2
 800056c:	4429      	add	r1, r5
 800056e:	1ac9      	subs	r1, r1, r3
 8000570:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000574:	e73b      	b.n	80003ee <__udivmoddi4+0xfe>
 8000576:	4637      	mov	r7, r6
 8000578:	4630      	mov	r0, r6
 800057a:	e709      	b.n	8000390 <__udivmoddi4+0xa0>
 800057c:	4607      	mov	r7, r0
 800057e:	e6e7      	b.n	8000350 <__udivmoddi4+0x60>
 8000580:	4618      	mov	r0, r3
 8000582:	e6fb      	b.n	800037c <__udivmoddi4+0x8c>
 8000584:	4541      	cmp	r1, r8
 8000586:	d2ab      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 8000588:	ebb8 0a02 	subs.w	sl, r8, r2
 800058c:	eb69 020e 	sbc.w	r2, r9, lr
 8000590:	3801      	subs	r0, #1
 8000592:	4613      	mov	r3, r2
 8000594:	e7a4      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000596:	4660      	mov	r0, ip
 8000598:	e7e9      	b.n	800056e <__udivmoddi4+0x27e>
 800059a:	4618      	mov	r0, r3
 800059c:	e795      	b.n	80004ca <__udivmoddi4+0x1da>
 800059e:	4667      	mov	r7, ip
 80005a0:	e7d1      	b.n	8000546 <__udivmoddi4+0x256>
 80005a2:	4681      	mov	r9, r0
 80005a4:	e77c      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a6:	3802      	subs	r0, #2
 80005a8:	442c      	add	r4, r5
 80005aa:	e747      	b.n	800043c <__udivmoddi4+0x14c>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	442b      	add	r3, r5
 80005b2:	e72f      	b.n	8000414 <__udivmoddi4+0x124>
 80005b4:	4638      	mov	r0, r7
 80005b6:	e708      	b.n	80003ca <__udivmoddi4+0xda>
 80005b8:	4637      	mov	r7, r6
 80005ba:	e6e9      	b.n	8000390 <__udivmoddi4+0xa0>

080005bc <__aeabi_idiv0>:
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <printmsg>:
void RTC_CalendarConfig(void);

UART_HandleTypeDef huart2;
RTC_HandleTypeDef hrtc;

void printmsg(char *format, ...){
 80005c0:	b40f      	push	{r0, r1, r2, r3}
 80005c2:	b580      	push	{r7, lr}
 80005c4:	b096      	sub	sp, #88	; 0x58
 80005c6:	af00      	add	r7, sp, #0

	char str[80];

	/*Extract the the argument list using VA apis */
	va_list args;
	va_start(args, format);
 80005c8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80005cc:	607b      	str	r3, [r7, #4]
	vsprintf(str, format, args);
 80005ce:	f107 0308 	add.w	r3, r7, #8
 80005d2:	687a      	ldr	r2, [r7, #4]
 80005d4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80005d6:	4618      	mov	r0, r3
 80005d8:	f002 fef2 	bl	80033c0 <vsiprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 80005dc:	f107 0308 	add.w	r3, r7, #8
 80005e0:	4618      	mov	r0, r3
 80005e2:	f7ff fe15 	bl	8000210 <strlen>
 80005e6:	4603      	mov	r3, r0
 80005e8:	b29a      	uxth	r2, r3
 80005ea:	f107 0108 	add.w	r1, r7, #8
 80005ee:	f04f 33ff 	mov.w	r3, #4294967295
 80005f2:	4805      	ldr	r0, [pc, #20]	; (8000608 <printmsg+0x48>)
 80005f4:	f002 fa45 	bl	8002a82 <HAL_UART_Transmit>
	va_end(args);

}
 80005f8:	bf00      	nop
 80005fa:	3758      	adds	r7, #88	; 0x58
 80005fc:	46bd      	mov	sp, r7
 80005fe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000602:	b004      	add	sp, #16
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	200000b8 	.word	0x200000b8

0800060c <main>:

int main(void){
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0

	HAL_Init();
 8000610:	f000 faf8 	bl	8000c04 <HAL_Init>

	GPIO_Init();
 8000614:	f000 f918 	bl	8000848 <GPIO_Init>

	SystemClock_Config_HSE(SYS_CLOCK_FREQ_50_MHZ);
 8000618:	2032      	movs	r0, #50	; 0x32
 800061a:	f000 f833 	bl	8000684 <SystemClock_Config_HSE>

	UART2_Init();
 800061e:	f000 f95f 	bl	80008e0 <UART2_Init>

	RTC_Init();
 8000622:	f000 f8c5 	bl	80007b0 <RTC_Init>

	printmsg("This is RTC calendar Test program\r\n");
 8000626:	4813      	ldr	r0, [pc, #76]	; (8000674 <main+0x68>)
 8000628:	f7ff ffca 	bl	80005c0 <printmsg>

	// Find out the cause for reset
	if(__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET){	// Device has been in Standby mode
 800062c:	4b12      	ldr	r3, [pc, #72]	; (8000678 <main+0x6c>)
 800062e:	685b      	ldr	r3, [r3, #4]
 8000630:	f003 0302 	and.w	r3, r3, #2
 8000634:	2b02      	cmp	r3, #2
 8000636:	d111      	bne.n	800065c <main+0x50>
		// Reset was actually caused due to the Standby mode
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);	// Cleared by the software
 8000638:	4b0f      	ldr	r3, [pc, #60]	; (8000678 <main+0x6c>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	4a0e      	ldr	r2, [pc, #56]	; (8000678 <main+0x6c>)
 800063e:	f043 0308 	orr.w	r3, r3, #8
 8000642:	6013      	str	r3, [r2, #0]
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);	// Clear the Wakeup flag caused by wakeup pin
 8000644:	4b0c      	ldr	r3, [pc, #48]	; (8000678 <main+0x6c>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a0b      	ldr	r2, [pc, #44]	; (8000678 <main+0x6c>)
 800064a:	f043 0304 	orr.w	r3, r3, #4
 800064e:	6013      	str	r3, [r2, #0]
		printmsg("Woke up from STANDBY\r\n");
 8000650:	480a      	ldr	r0, [pc, #40]	; (800067c <main+0x70>)
 8000652:	f7ff ffb5 	bl	80005c0 <printmsg>
		// When the micro is under Standby mode, you cannot use the button interrupt
		HAL_GPIO_EXTI_Callback(0);	// Just calling the callback from here itself to print some details
 8000656:	2000      	movs	r0, #0
 8000658:	f000 f986 	bl	8000968 <HAL_GPIO_EXTI_Callback>
	}

	RTC_CalendarConfig();
 800065c:	f000 f8ce 	bl	80007fc <RTC_CalendarConfig>

	//Enable the wakeup pin 1 in pwr_csr register
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8000660:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000664:	f000 fe26 	bl	80012b4 <HAL_PWR_EnableWakeUpPin>

	printmsg("Went to STANDBY mode\r\n");
 8000668:	4805      	ldr	r0, [pc, #20]	; (8000680 <main+0x74>)
 800066a:	f7ff ffa9 	bl	80005c0 <printmsg>
	// When the micro wakes up from the Stand By mode it undergoes system reset
	HAL_PWR_EnterSTANDBYMode();
 800066e:	f000 fe33 	bl	80012d8 <HAL_PWR_EnterSTANDBYMode>
	// It will not resume from here.
	// That means a reset handler will run and from there it will execute the main again

	// LSE will not be affected by the Standby mode if it's on

	while(1);
 8000672:	e7fe      	b.n	8000672 <main+0x66>
 8000674:	08003bb8 	.word	0x08003bb8
 8000678:	40007000 	.word	0x40007000
 800067c:	08003bdc 	.word	0x08003bdc
 8000680:	08003bf4 	.word	0x08003bf4

08000684 <SystemClock_Config_HSE>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config_HSE(uint8_t clock_freq){
 8000684:	b580      	push	{r7, lr}
 8000686:	b096      	sub	sp, #88	; 0x58
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	71fb      	strb	r3, [r7, #7]

	RCC_OscInitTypeDef Osc_Init;
	RCC_ClkInitTypeDef Clock_Init;
	uint8_t flash_latency = 0;
 800068e:	2300      	movs	r3, #0
 8000690:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	Osc_Init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000694:	2301      	movs	r3, #1
 8000696:	61fb      	str	r3, [r7, #28]
	Osc_Init.HSEState = RCC_HSE_ON;
 8000698:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800069c:	623b      	str	r3, [r7, #32]
	Osc_Init.PLL.PLLState = RCC_PLL_ON;
 800069e:	2302      	movs	r3, #2
 80006a0:	637b      	str	r3, [r7, #52]	; 0x34
	Osc_Init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006a2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006a6:	63bb      	str	r3, [r7, #56]	; 0x38

	switch(clock_freq){
 80006a8:	79fb      	ldrb	r3, [r7, #7]
 80006aa:	2b54      	cmp	r3, #84	; 0x54
 80006ac:	d01d      	beq.n	80006ea <SystemClock_Config_HSE+0x66>
 80006ae:	2b78      	cmp	r3, #120	; 0x78
 80006b0:	d034      	beq.n	800071c <SystemClock_Config_HSE+0x98>
 80006b2:	2b32      	cmp	r3, #50	; 0x32
 80006b4:	d000      	beq.n	80006b8 <SystemClock_Config_HSE+0x34>
		Clock_Init.APB2CLKDivider = RCC_HCLK_DIV2;
		flash_latency = 3;
		break;

	default:
		return;
 80006b6:	e076      	b.n	80007a6 <SystemClock_Config_HSE+0x122>
		Osc_Init.PLL.PLLM = 4;
 80006b8:	2304      	movs	r3, #4
 80006ba:	63fb      	str	r3, [r7, #60]	; 0x3c
		Osc_Init.PLL.PLLN = 50;
 80006bc:	2332      	movs	r3, #50	; 0x32
 80006be:	643b      	str	r3, [r7, #64]	; 0x40
		Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 80006c0:	2302      	movs	r3, #2
 80006c2:	647b      	str	r3, [r7, #68]	; 0x44
		Osc_Init.PLL.PLLQ = 2;
 80006c4:	2302      	movs	r3, #2
 80006c6:	64bb      	str	r3, [r7, #72]	; 0x48
		Osc_Init.PLL.PLLR = 2;
 80006c8:	2302      	movs	r3, #2
 80006ca:	64fb      	str	r3, [r7, #76]	; 0x4c
		Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80006cc:	230f      	movs	r3, #15
 80006ce:	60bb      	str	r3, [r7, #8]
		Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006d0:	2302      	movs	r3, #2
 80006d2:	60fb      	str	r3, [r7, #12]
		Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	613b      	str	r3, [r7, #16]
		Clock_Init.APB1CLKDivider = RCC_HCLK_DIV2;
 80006d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006dc:	617b      	str	r3, [r7, #20]
		Clock_Init.APB2CLKDivider = RCC_HCLK_DIV1;
 80006de:	2300      	movs	r3, #0
 80006e0:	61bb      	str	r3, [r7, #24]
		flash_latency = 1;
 80006e2:	2301      	movs	r3, #1
 80006e4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		break;
 80006e8:	e032      	b.n	8000750 <SystemClock_Config_HSE+0xcc>
		Osc_Init.PLL.PLLM = 4;
 80006ea:	2304      	movs	r3, #4
 80006ec:	63fb      	str	r3, [r7, #60]	; 0x3c
		Osc_Init.PLL.PLLN = 84;
 80006ee:	2354      	movs	r3, #84	; 0x54
 80006f0:	643b      	str	r3, [r7, #64]	; 0x40
		Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 80006f2:	2302      	movs	r3, #2
 80006f4:	647b      	str	r3, [r7, #68]	; 0x44
		Osc_Init.PLL.PLLQ = 2;
 80006f6:	2302      	movs	r3, #2
 80006f8:	64bb      	str	r3, [r7, #72]	; 0x48
		Osc_Init.PLL.PLLR = 2;
 80006fa:	2302      	movs	r3, #2
 80006fc:	64fb      	str	r3, [r7, #76]	; 0x4c
		Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80006fe:	230f      	movs	r3, #15
 8000700:	60bb      	str	r3, [r7, #8]
		Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000702:	2302      	movs	r3, #2
 8000704:	60fb      	str	r3, [r7, #12]
		Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000706:	2300      	movs	r3, #0
 8000708:	613b      	str	r3, [r7, #16]
		Clock_Init.APB1CLKDivider = RCC_HCLK_DIV2;
 800070a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800070e:	617b      	str	r3, [r7, #20]
		Clock_Init.APB2CLKDivider = RCC_HCLK_DIV1;
 8000710:	2300      	movs	r3, #0
 8000712:	61bb      	str	r3, [r7, #24]
		flash_latency = 2;
 8000714:	2302      	movs	r3, #2
 8000716:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		break;
 800071a:	e019      	b.n	8000750 <SystemClock_Config_HSE+0xcc>
		Osc_Init.PLL.PLLM = 4;
 800071c:	2304      	movs	r3, #4
 800071e:	63fb      	str	r3, [r7, #60]	; 0x3c
		Osc_Init.PLL.PLLN = 120;
 8000720:	2378      	movs	r3, #120	; 0x78
 8000722:	643b      	str	r3, [r7, #64]	; 0x40
		Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 8000724:	2302      	movs	r3, #2
 8000726:	647b      	str	r3, [r7, #68]	; 0x44
		Osc_Init.PLL.PLLQ = 2;
 8000728:	2302      	movs	r3, #2
 800072a:	64bb      	str	r3, [r7, #72]	; 0x48
		Osc_Init.PLL.PLLR = 2;
 800072c:	2302      	movs	r3, #2
 800072e:	64fb      	str	r3, [r7, #76]	; 0x4c
		Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000730:	230f      	movs	r3, #15
 8000732:	60bb      	str	r3, [r7, #8]
		Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000734:	2302      	movs	r3, #2
 8000736:	60fb      	str	r3, [r7, #12]
		Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000738:	2300      	movs	r3, #0
 800073a:	613b      	str	r3, [r7, #16]
		Clock_Init.APB1CLKDivider = RCC_HCLK_DIV4;
 800073c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000740:	617b      	str	r3, [r7, #20]
		Clock_Init.APB2CLKDivider = RCC_HCLK_DIV2;
 8000742:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000746:	61bb      	str	r3, [r7, #24]
		flash_latency = 3;
 8000748:	2303      	movs	r3, #3
 800074a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		break;
 800074e:	bf00      	nop
	}

	if(HAL_RCC_OscConfig(&Osc_Init) != HAL_OK){
 8000750:	f107 031c 	add.w	r3, r7, #28
 8000754:	4618      	mov	r0, r3
 8000756:	f001 fbbb 	bl	8001ed0 <HAL_RCC_OscConfig>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <SystemClock_Config_HSE+0xe0>
		Error_handler();
 8000760:	f000 f93a 	bl	80009d8 <Error_handler>
	}

	if(HAL_RCC_ClockConfig(&Clock_Init, flash_latency) != HAL_OK){
 8000764:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8000768:	f107 0308 	add.w	r3, r7, #8
 800076c:	4611      	mov	r1, r2
 800076e:	4618      	mov	r0, r3
 8000770:	f000 fdca 	bl	8001308 <HAL_RCC_ClockConfig>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <SystemClock_Config_HSE+0xfa>
		Error_handler();
 800077a:	f000 f92d 	bl	80009d8 <Error_handler>
	}

	/*Configure the systick timer interrupt frequency (for every 1 ms) */
	uint32_t hclk_freq = HAL_RCC_GetHCLKFreq();
 800077e:	f000 fea9 	bl	80014d4 <HAL_RCC_GetHCLKFreq>
 8000782:	6538      	str	r0, [r7, #80]	; 0x50
	HAL_SYSTICK_Config(hclk_freq / 1000);
 8000784:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000786:	4a09      	ldr	r2, [pc, #36]	; (80007ac <SystemClock_Config_HSE+0x128>)
 8000788:	fba2 2303 	umull	r2, r3, r2, r3
 800078c:	099b      	lsrs	r3, r3, #6
 800078e:	4618      	mov	r0, r3
 8000790:	f000 fbaf 	bl	8000ef2 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000794:	2004      	movs	r0, #4
 8000796:	f000 fbb9 	bl	8000f0c <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800079a:	2200      	movs	r2, #0
 800079c:	2100      	movs	r1, #0
 800079e:	f04f 30ff 	mov.w	r0, #4294967295
 80007a2:	f000 fb7c 	bl	8000e9e <HAL_NVIC_SetPriority>

}
 80007a6:	3758      	adds	r7, #88	; 0x58
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	10624dd3 	.word	0x10624dd3

080007b0 <RTC_Init>:

void RTC_Init(void){
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0

	hrtc.Instance = RTC;
 80007b4:	4b0f      	ldr	r3, [pc, #60]	; (80007f4 <RTC_Init+0x44>)
 80007b6:	4a10      	ldr	r2, [pc, #64]	; (80007f8 <RTC_Init+0x48>)
 80007b8:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 80007ba:	4b0e      	ldr	r3, [pc, #56]	; (80007f4 <RTC_Init+0x44>)
 80007bc:	2240      	movs	r2, #64	; 0x40
 80007be:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 0x7F;
 80007c0:	4b0c      	ldr	r3, [pc, #48]	; (80007f4 <RTC_Init+0x44>)
 80007c2:	227f      	movs	r2, #127	; 0x7f
 80007c4:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 0xFF;
 80007c6:	4b0b      	ldr	r3, [pc, #44]	; (80007f4 <RTC_Init+0x44>)
 80007c8:	22ff      	movs	r2, #255	; 0xff
 80007ca:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80007cc:	4b09      	ldr	r3, [pc, #36]	; (80007f4 <RTC_Init+0x44>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_LOW;
 80007d2:	4b08      	ldr	r3, [pc, #32]	; (80007f4 <RTC_Init+0x44>)
 80007d4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80007d8:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80007da:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <RTC_Init+0x44>)
 80007dc:	2200      	movs	r2, #0
 80007de:	619a      	str	r2, [r3, #24]

	if(HAL_RTC_Init(&hrtc) != HAL_OK){
 80007e0:	4804      	ldr	r0, [pc, #16]	; (80007f4 <RTC_Init+0x44>)
 80007e2:	f001 fdcf 	bl	8002384 <HAL_RTC_Init>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <RTC_Init+0x40>
		Error_handler();
 80007ec:	f000 f8f4 	bl	80009d8 <Error_handler>
	}
}
 80007f0:	bf00      	nop
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	20000098 	.word	0x20000098
 80007f8:	40002800 	.word	0x40002800

080007fc <RTC_CalendarConfig>:

void RTC_CalendarConfig(void){
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b086      	sub	sp, #24
 8000800:	af00      	add	r7, sp, #0
	RTC_TimeTypeDef RTC_TimeInit;
	RTC_DateTypeDef RTC_DateInit;
	//this function does RTC Calendar Config
	//Lets configure the calendar for Time: 10:03:18 PM Date: 04 July 2020 SATURDAY

	RTC_TimeInit.Hours = 10;
 8000802:	230a      	movs	r3, #10
 8000804:	713b      	strb	r3, [r7, #4]
	RTC_TimeInit.Minutes = 03;
 8000806:	2303      	movs	r3, #3
 8000808:	717b      	strb	r3, [r7, #5]
	RTC_TimeInit.Seconds = 18;
 800080a:	2312      	movs	r3, #18
 800080c:	71bb      	strb	r3, [r7, #6]
	RTC_TimeInit.TimeFormat = RTC_HOURFORMAT12_PM;
 800080e:	2340      	movs	r3, #64	; 0x40
 8000810:	71fb      	strb	r3, [r7, #7]
	HAL_RTC_SetTime(&hrtc, &RTC_TimeInit, RTC_FORMAT_BIN);
 8000812:	1d3b      	adds	r3, r7, #4
 8000814:	2200      	movs	r2, #0
 8000816:	4619      	mov	r1, r3
 8000818:	480a      	ldr	r0, [pc, #40]	; (8000844 <RTC_CalendarConfig+0x48>)
 800081a:	f001 fe44 	bl	80024a6 <HAL_RTC_SetTime>

	RTC_DateInit.Date = 04;
 800081e:	2304      	movs	r3, #4
 8000820:	70bb      	strb	r3, [r7, #2]
	RTC_DateInit.Month = RTC_MONTH_JULY;
 8000822:	2307      	movs	r3, #7
 8000824:	707b      	strb	r3, [r7, #1]
	RTC_DateInit.Year = 20;
 8000826:	2314      	movs	r3, #20
 8000828:	70fb      	strb	r3, [r7, #3]
	RTC_DateInit.WeekDay = RTC_WEEKDAY_SATURDAY;
 800082a:	2306      	movs	r3, #6
 800082c:	703b      	strb	r3, [r7, #0]
	HAL_RTC_SetDate(&hrtc, &RTC_DateInit, RTC_FORMAT_BIN);
 800082e:	463b      	mov	r3, r7
 8000830:	2200      	movs	r2, #0
 8000832:	4619      	mov	r1, r3
 8000834:	4803      	ldr	r0, [pc, #12]	; (8000844 <RTC_CalendarConfig+0x48>)
 8000836:	f001 ff51 	bl	80026dc <HAL_RTC_SetDate>

}
 800083a:	bf00      	nop
 800083c:	3718      	adds	r7, #24
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	20000098 	.word	0x20000098

08000848 <GPIO_Init>:

void GPIO_Init(void){
 8000848:	b580      	push	{r7, lr}
 800084a:	b08c      	sub	sp, #48	; 0x30
 800084c:	af00      	add	r7, sp, #0

	__HAL_RCC_GPIOA_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	607b      	str	r3, [r7, #4]
 8000852:	4b1f      	ldr	r3, [pc, #124]	; (80008d0 <GPIO_Init+0x88>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	4a1e      	ldr	r2, [pc, #120]	; (80008d0 <GPIO_Init+0x88>)
 8000858:	f043 0301 	orr.w	r3, r3, #1
 800085c:	6313      	str	r3, [r2, #48]	; 0x30
 800085e:	4b1c      	ldr	r3, [pc, #112]	; (80008d0 <GPIO_Init+0x88>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000862:	f003 0301 	and.w	r3, r3, #1
 8000866:	607b      	str	r3, [r7, #4]
 8000868:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800086a:	2300      	movs	r3, #0
 800086c:	603b      	str	r3, [r7, #0]
 800086e:	4b18      	ldr	r3, [pc, #96]	; (80008d0 <GPIO_Init+0x88>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	4a17      	ldr	r2, [pc, #92]	; (80008d0 <GPIO_Init+0x88>)
 8000874:	f043 0304 	orr.w	r3, r3, #4
 8000878:	6313      	str	r3, [r2, #48]	; 0x30
 800087a:	4b15      	ldr	r3, [pc, #84]	; (80008d0 <GPIO_Init+0x88>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	f003 0304 	and.w	r3, r3, #4
 8000882:	603b      	str	r3, [r7, #0]
 8000884:	683b      	ldr	r3, [r7, #0]

	GPIO_InitTypeDef ledgpio, buttongpio;

	ledgpio.Pin = GPIO_PIN_5;
 8000886:	2320      	movs	r3, #32
 8000888:	61fb      	str	r3, [r7, #28]
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
 800088a:	2301      	movs	r3, #1
 800088c:	623b      	str	r3, [r7, #32]
	ledgpio.Pull = GPIO_NOPULL;
 800088e:	2300      	movs	r3, #0
 8000890:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &ledgpio);
 8000892:	f107 031c 	add.w	r3, r7, #28
 8000896:	4619      	mov	r1, r3
 8000898:	480e      	ldr	r0, [pc, #56]	; (80008d4 <GPIO_Init+0x8c>)
 800089a:	f000 fb61 	bl	8000f60 <HAL_GPIO_Init>

	buttongpio.Pin = GPIO_PIN_13;
 800089e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008a2:	60bb      	str	r3, [r7, #8]
	buttongpio.Mode = GPIO_MODE_IT_FALLING;
 80008a4:	4b0c      	ldr	r3, [pc, #48]	; (80008d8 <GPIO_Init+0x90>)
 80008a6:	60fb      	str	r3, [r7, #12]
	buttongpio.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC, &buttongpio);
 80008ac:	f107 0308 	add.w	r3, r7, #8
 80008b0:	4619      	mov	r1, r3
 80008b2:	480a      	ldr	r0, [pc, #40]	; (80008dc <GPIO_Init+0x94>)
 80008b4:	f000 fb54 	bl	8000f60 <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 15, 0);
 80008b8:	2200      	movs	r2, #0
 80008ba:	210f      	movs	r1, #15
 80008bc:	2028      	movs	r0, #40	; 0x28
 80008be:	f000 faee 	bl	8000e9e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008c2:	2028      	movs	r0, #40	; 0x28
 80008c4:	f000 fb07 	bl	8000ed6 <HAL_NVIC_EnableIRQ>

}
 80008c8:	bf00      	nop
 80008ca:	3730      	adds	r7, #48	; 0x30
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	40023800 	.word	0x40023800
 80008d4:	40020000 	.word	0x40020000
 80008d8:	10210000 	.word	0x10210000
 80008dc:	40020800 	.word	0x40020800

080008e0 <UART2_Init>:

void UART2_Init(void){
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0

	huart2.Instance = USART2;
 80008e4:	4b0f      	ldr	r3, [pc, #60]	; (8000924 <UART2_Init+0x44>)
 80008e6:	4a10      	ldr	r2, [pc, #64]	; (8000928 <UART2_Init+0x48>)
 80008e8:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80008ea:	4b0e      	ldr	r3, [pc, #56]	; (8000924 <UART2_Init+0x44>)
 80008ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008f0:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008f2:	4b0c      	ldr	r3, [pc, #48]	; (8000924 <UART2_Init+0x44>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80008f8:	4b0a      	ldr	r3, [pc, #40]	; (8000924 <UART2_Init+0x44>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80008fe:	4b09      	ldr	r3, [pc, #36]	; (8000924 <UART2_Init+0x44>)
 8000900:	2200      	movs	r2, #0
 8000902:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000904:	4b07      	ldr	r3, [pc, #28]	; (8000924 <UART2_Init+0x44>)
 8000906:	2200      	movs	r2, #0
 8000908:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX;
 800090a:	4b06      	ldr	r3, [pc, #24]	; (8000924 <UART2_Init+0x44>)
 800090c:	2208      	movs	r2, #8
 800090e:	615a      	str	r2, [r3, #20]

	if (HAL_UART_Init(&huart2) != HAL_OK){
 8000910:	4804      	ldr	r0, [pc, #16]	; (8000924 <UART2_Init+0x44>)
 8000912:	f002 f869 	bl	80029e8 <HAL_UART_Init>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <UART2_Init+0x40>
		//There is a problem
		Error_handler();
 800091c:	f000 f85c 	bl	80009d8 <Error_handler>
	}
}
 8000920:	bf00      	nop
 8000922:	bd80      	pop	{r7, pc}
 8000924:	200000b8 	.word	0x200000b8
 8000928:	40004400 	.word	0x40004400

0800092c <getDayofweek>:

char *getDayofweek(uint8_t number){
 800092c:	b4b0      	push	{r4, r5, r7}
 800092e:	b08b      	sub	sp, #44	; 0x2c
 8000930:	af00      	add	r7, sp, #0
 8000932:	4603      	mov	r3, r0
 8000934:	71fb      	strb	r3, [r7, #7]

	// Monday starts from 1
	char *weekday[] = {"Monday", "TuesDay", "Wednesday", "Thursday", "Friday", "Saturday", "Sunday"};
 8000936:	4b0b      	ldr	r3, [pc, #44]	; (8000964 <getDayofweek+0x38>)
 8000938:	f107 040c 	add.w	r4, r7, #12
 800093c:	461d      	mov	r5, r3
 800093e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000940:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000942:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000946:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	return weekday[number - 1];
 800094a:	79fb      	ldrb	r3, [r7, #7]
 800094c:	3b01      	subs	r3, #1
 800094e:	009b      	lsls	r3, r3, #2
 8000950:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000954:	4413      	add	r3, r2
 8000956:	f853 3c1c 	ldr.w	r3, [r3, #-28]
}
 800095a:	4618      	mov	r0, r3
 800095c:	372c      	adds	r7, #44	; 0x2c
 800095e:	46bd      	mov	sp, r7
 8000960:	bcb0      	pop	{r4, r5, r7}
 8000962:	4770      	bx	lr
 8000964:	08003c50 	.word	0x08003c50

08000968 <HAL_GPIO_EXTI_Callback>:
/**
 * @brief  EXTI line detection callbacks.
 * @param  GPIO_Pin Specifies the pins connected EXTI line
 * @retval None
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000968:	b5f0      	push	{r4, r5, r6, r7, lr}
 800096a:	b08b      	sub	sp, #44	; 0x2c
 800096c:	af02      	add	r7, sp, #8
 800096e:	4603      	mov	r3, r0
 8000970:	80fb      	strh	r3, [r7, #6]

	RTC_TimeTypeDef RTC_TimeRead;
	RTC_DateTypeDef RTC_DateRead;

	HAL_RTC_GetTime(&hrtc, &RTC_TimeRead, RTC_FORMAT_BIN);
 8000972:	f107 030c 	add.w	r3, r7, #12
 8000976:	2200      	movs	r2, #0
 8000978:	4619      	mov	r1, r3
 800097a:	4814      	ldr	r0, [pc, #80]	; (80009cc <HAL_GPIO_EXTI_Callback+0x64>)
 800097c:	f001 fe50 	bl	8002620 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &RTC_DateRead, RTC_FORMAT_BIN);
 8000980:	f107 0308 	add.w	r3, r7, #8
 8000984:	2200      	movs	r2, #0
 8000986:	4619      	mov	r1, r3
 8000988:	4810      	ldr	r0, [pc, #64]	; (80009cc <HAL_GPIO_EXTI_Callback+0x64>)
 800098a:	f001 ff4e 	bl	800282a <HAL_RTC_GetDate>

	printmsg("Current Time is: %02d:%02d:%02d \r\n", RTC_TimeRead.Hours, RTC_TimeRead.Minutes, RTC_TimeRead.Seconds);
 800098e:	7b3b      	ldrb	r3, [r7, #12]
 8000990:	4619      	mov	r1, r3
 8000992:	7b7b      	ldrb	r3, [r7, #13]
 8000994:	461a      	mov	r2, r3
 8000996:	7bbb      	ldrb	r3, [r7, #14]
 8000998:	480d      	ldr	r0, [pc, #52]	; (80009d0 <HAL_GPIO_EXTI_Callback+0x68>)
 800099a:	f7ff fe11 	bl	80005c0 <printmsg>
	printmsg("Current Date is: %02d-%2d-%2d <%s> \r\n", RTC_DateRead.Month, RTC_DateRead.Date, RTC_DateRead.Year, getDayofweek(RTC_DateRead.WeekDay));
 800099e:	7a7b      	ldrb	r3, [r7, #9]
 80009a0:	461c      	mov	r4, r3
 80009a2:	7abb      	ldrb	r3, [r7, #10]
 80009a4:	461d      	mov	r5, r3
 80009a6:	7afb      	ldrb	r3, [r7, #11]
 80009a8:	461e      	mov	r6, r3
 80009aa:	7a3b      	ldrb	r3, [r7, #8]
 80009ac:	4618      	mov	r0, r3
 80009ae:	f7ff ffbd 	bl	800092c <getDayofweek>
 80009b2:	4603      	mov	r3, r0
 80009b4:	9300      	str	r3, [sp, #0]
 80009b6:	4633      	mov	r3, r6
 80009b8:	462a      	mov	r2, r5
 80009ba:	4621      	mov	r1, r4
 80009bc:	4805      	ldr	r0, [pc, #20]	; (80009d4 <HAL_GPIO_EXTI_Callback+0x6c>)
 80009be:	f7ff fdff 	bl	80005c0 <printmsg>
}
 80009c2:	bf00      	nop
 80009c4:	3724      	adds	r7, #36	; 0x24
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009ca:	bf00      	nop
 80009cc:	20000098 	.word	0x20000098
 80009d0:	08003c6c 	.word	0x08003c6c
 80009d4:	08003c90 	.word	0x08003c90

080009d8 <Error_handler>:

void Error_handler(void){
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
	while(1);
 80009dc:	e7fe      	b.n	80009dc <Error_handler+0x4>
	...

080009e0 <HAL_MspInit>:

#include "main.h"

void Error_handler(void);

void HAL_MspInit(void){
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
	//Here will do low level processor specific inits.
	//1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009e4:	2003      	movs	r0, #3
 80009e6:	f000 fa4f 	bl	8000e88 <HAL_NVIC_SetPriorityGrouping>

	//2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; //usage fault, memory fault and bus fault system exceptions
 80009ea:	4b0d      	ldr	r3, [pc, #52]	; (8000a20 <HAL_MspInit+0x40>)
 80009ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009ee:	4a0c      	ldr	r2, [pc, #48]	; (8000a20 <HAL_MspInit+0x40>)
 80009f0:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80009f4:	6253      	str	r3, [r2, #36]	; 0x24

	//3. configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80009f6:	2200      	movs	r2, #0
 80009f8:	2100      	movs	r1, #0
 80009fa:	f06f 000b 	mvn.w	r0, #11
 80009fe:	f000 fa4e 	bl	8000e9e <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000a02:	2200      	movs	r2, #0
 8000a04:	2100      	movs	r1, #0
 8000a06:	f06f 000a 	mvn.w	r0, #10
 8000a0a:	f000 fa48 	bl	8000e9e <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	2100      	movs	r1, #0
 8000a12:	f06f 0009 	mvn.w	r0, #9
 8000a16:	f000 fa42 	bl	8000e9e <HAL_NVIC_SetPriority>

}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	e000ed00 	.word	0xe000ed00

08000a24 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc){
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b0a6      	sub	sp, #152	; 0x98
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]

	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_PeriphCLKInitTypeDef RCC_RTCPeriClkInit;
	//1. Turn on the LSE
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE;
 8000a2c:	2304      	movs	r3, #4
 8000a2e:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000a30:	2301      	movs	r3, #1
 8000a32:	66fb      	str	r3, [r7, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a34:	2300      	movs	r3, #0
 8000a36:	67fb      	str	r3, [r7, #124]	; 0x7c

	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK){
 8000a38:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f001 fa47 	bl	8001ed0 <HAL_RCC_OscConfig>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <HAL_RTC_MspInit+0x28>
		Error_handler();
 8000a48:	f7ff ffc6 	bl	80009d8 <Error_handler>
	}

	//2. select LSE as RTCCLK
	RCC_RTCPeriClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000a4c:	2320      	movs	r3, #32
 8000a4e:	60bb      	str	r3, [r7, #8]
	RCC_RTCPeriClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000a50:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a54:	64bb      	str	r3, [r7, #72]	; 0x48

	if(HAL_RCCEx_PeriphCLKConfig(&RCC_RTCPeriClkInit) != HAL_OK){
 8000a56:	f107 0308 	add.w	r3, r7, #8
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f000 fd6e 	bl	800153c <HAL_RCCEx_PeriphCLKConfig>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <HAL_RTC_MspInit+0x46>
		Error_handler();
 8000a66:	f7ff ffb7 	bl	80009d8 <Error_handler>
	}

	//3. Enable the RTC Clock
	__HAL_RCC_RTC_ENABLE();
 8000a6a:	4b03      	ldr	r3, [pc, #12]	; (8000a78 <HAL_RTC_MspInit+0x54>)
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	601a      	str	r2, [r3, #0]
}
 8000a70:	bf00      	nop
 8000a72:	3798      	adds	r7, #152	; 0x98
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	42470e3c 	.word	0x42470e3c

08000a7c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart){
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b08a      	sub	sp, #40	; 0x28
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef gpio_uart;
	//here we are going to do the low level inits. of the USART2 peripheral

	//1. enable the clock for the USART2 peripheral as well as for GPIOA peripheral
	__HAL_RCC_USART2_CLK_ENABLE();
 8000a84:	2300      	movs	r3, #0
 8000a86:	613b      	str	r3, [r7, #16]
 8000a88:	4b1e      	ldr	r3, [pc, #120]	; (8000b04 <HAL_UART_MspInit+0x88>)
 8000a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a8c:	4a1d      	ldr	r2, [pc, #116]	; (8000b04 <HAL_UART_MspInit+0x88>)
 8000a8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a92:	6413      	str	r3, [r2, #64]	; 0x40
 8000a94:	4b1b      	ldr	r3, [pc, #108]	; (8000b04 <HAL_UART_MspInit+0x88>)
 8000a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a9c:	613b      	str	r3, [r7, #16]
 8000a9e:	693b      	ldr	r3, [r7, #16]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	60fb      	str	r3, [r7, #12]
 8000aa4:	4b17      	ldr	r3, [pc, #92]	; (8000b04 <HAL_UART_MspInit+0x88>)
 8000aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa8:	4a16      	ldr	r2, [pc, #88]	; (8000b04 <HAL_UART_MspInit+0x88>)
 8000aaa:	f043 0301 	orr.w	r3, r3, #1
 8000aae:	6313      	str	r3, [r2, #48]	; 0x30
 8000ab0:	4b14      	ldr	r3, [pc, #80]	; (8000b04 <HAL_UART_MspInit+0x88>)
 8000ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab4:	f003 0301 	and.w	r3, r3, #1
 8000ab8:	60fb      	str	r3, [r7, #12]
 8000aba:	68fb      	ldr	r3, [r7, #12]

	//2 . Do the pin muxing configurations
	gpio_uart.Pin = GPIO_PIN_2;
 8000abc:	2304      	movs	r3, #4
 8000abe:	617b      	str	r3, [r7, #20]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 8000ac0:	2302      	movs	r3, #2
 8000ac2:	61bb      	str	r3, [r7, #24]
	gpio_uart.Pull = GPIO_PULLUP;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	61fb      	str	r3, [r7, #28]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	623b      	str	r3, [r7, #32]
	gpio_uart.Alternate = GPIO_AF7_USART2; //UART2_TX
 8000acc:	2307      	movs	r3, #7
 8000ace:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 8000ad0:	f107 0314 	add.w	r3, r7, #20
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	480c      	ldr	r0, [pc, #48]	; (8000b08 <HAL_UART_MspInit+0x8c>)
 8000ad8:	f000 fa42 	bl	8000f60 <HAL_GPIO_Init>

	gpio_uart.Pin = GPIO_PIN_3; //UART2_RX
 8000adc:	2308      	movs	r3, #8
 8000ade:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 8000ae0:	f107 0314 	add.w	r3, r7, #20
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4808      	ldr	r0, [pc, #32]	; (8000b08 <HAL_UART_MspInit+0x8c>)
 8000ae8:	f000 fa3a 	bl	8000f60 <HAL_GPIO_Init>
	//3 . Enable the IRQ and set up the priority (NVIC settings )
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000aec:	2026      	movs	r0, #38	; 0x26
 8000aee:	f000 f9f2 	bl	8000ed6 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000af2:	2200      	movs	r2, #0
 8000af4:	2100      	movs	r1, #0
 8000af6:	2026      	movs	r0, #38	; 0x26
 8000af8:	f000 f9d1 	bl	8000e9e <HAL_NVIC_SetPriority>

}
 8000afc:	bf00      	nop
 8000afe:	3728      	adds	r7, #40	; 0x28
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	40023800 	.word	0x40023800
 8000b08:	40020000 	.word	0x40020000

08000b0c <SysTick_Handler>:
 *      Author: Mateus Sousa
 */

#include "main.h"

void SysTick_Handler(void){
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000b10:	f000 f8ca 	bl	8000ca8 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000b14:	f000 fa16 	bl	8000f44 <HAL_SYSTICK_IRQHandler>
}
 8000b18:	bf00      	nop
 8000b1a:	bd80      	pop	{r7, pc}

08000b1c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void){
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000b20:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000b24:	f000 fbae 	bl	8001284 <HAL_GPIO_EXTI_IRQHandler>
}
 8000b28:	bf00      	nop
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000b34:	4b11      	ldr	r3, [pc, #68]	; (8000b7c <_sbrk+0x50>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d102      	bne.n	8000b42 <_sbrk+0x16>
		heap_end = &end;
 8000b3c:	4b0f      	ldr	r3, [pc, #60]	; (8000b7c <_sbrk+0x50>)
 8000b3e:	4a10      	ldr	r2, [pc, #64]	; (8000b80 <_sbrk+0x54>)
 8000b40:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000b42:	4b0e      	ldr	r3, [pc, #56]	; (8000b7c <_sbrk+0x50>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000b48:	4b0c      	ldr	r3, [pc, #48]	; (8000b7c <_sbrk+0x50>)
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	4413      	add	r3, r2
 8000b50:	466a      	mov	r2, sp
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d907      	bls.n	8000b66 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000b56:	f002 fbf3 	bl	8003340 <__errno>
 8000b5a:	4602      	mov	r2, r0
 8000b5c:	230c      	movs	r3, #12
 8000b5e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000b60:	f04f 33ff 	mov.w	r3, #4294967295
 8000b64:	e006      	b.n	8000b74 <_sbrk+0x48>
	}

	heap_end += incr;
 8000b66:	4b05      	ldr	r3, [pc, #20]	; (8000b7c <_sbrk+0x50>)
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4413      	add	r3, r2
 8000b6e:	4a03      	ldr	r2, [pc, #12]	; (8000b7c <_sbrk+0x50>)
 8000b70:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000b72:	68fb      	ldr	r3, [r7, #12]
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	3710      	adds	r7, #16
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	2000008c 	.word	0x2000008c
 8000b80:	20000100 	.word	0x20000100

08000b84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b88:	4b08      	ldr	r3, [pc, #32]	; (8000bac <SystemInit+0x28>)
 8000b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b8e:	4a07      	ldr	r2, [pc, #28]	; (8000bac <SystemInit+0x28>)
 8000b90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b98:	4b04      	ldr	r3, [pc, #16]	; (8000bac <SystemInit+0x28>)
 8000b9a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b9e:	609a      	str	r2, [r3, #8]
#endif
}
 8000ba0:	bf00      	nop
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	e000ed00 	.word	0xe000ed00

08000bb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000bb0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000be8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000bb4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000bb6:	e003      	b.n	8000bc0 <LoopCopyDataInit>

08000bb8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000bb8:	4b0c      	ldr	r3, [pc, #48]	; (8000bec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000bba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000bbc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000bbe:	3104      	adds	r1, #4

08000bc0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000bc0:	480b      	ldr	r0, [pc, #44]	; (8000bf0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000bc2:	4b0c      	ldr	r3, [pc, #48]	; (8000bf4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000bc4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000bc6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000bc8:	d3f6      	bcc.n	8000bb8 <CopyDataInit>
  ldr  r2, =_sbss
 8000bca:	4a0b      	ldr	r2, [pc, #44]	; (8000bf8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000bcc:	e002      	b.n	8000bd4 <LoopFillZerobss>

08000bce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000bce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000bd0:	f842 3b04 	str.w	r3, [r2], #4

08000bd4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000bd4:	4b09      	ldr	r3, [pc, #36]	; (8000bfc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000bd6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000bd8:	d3f9      	bcc.n	8000bce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000bda:	f7ff ffd3 	bl	8000b84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bde:	f002 fbb5 	bl	800334c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000be2:	f7ff fd13 	bl	800060c <main>
  bx  lr    
 8000be6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000be8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000bec:	08003d14 	.word	0x08003d14
  ldr  r0, =_sdata
 8000bf0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000bf4:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000bf8:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000bfc:	20000100 	.word	0x20000100

08000c00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c00:	e7fe      	b.n	8000c00 <ADC_IRQHandler>
	...

08000c04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c08:	4b0e      	ldr	r3, [pc, #56]	; (8000c44 <HAL_Init+0x40>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a0d      	ldr	r2, [pc, #52]	; (8000c44 <HAL_Init+0x40>)
 8000c0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c14:	4b0b      	ldr	r3, [pc, #44]	; (8000c44 <HAL_Init+0x40>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a0a      	ldr	r2, [pc, #40]	; (8000c44 <HAL_Init+0x40>)
 8000c1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c20:	4b08      	ldr	r3, [pc, #32]	; (8000c44 <HAL_Init+0x40>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a07      	ldr	r2, [pc, #28]	; (8000c44 <HAL_Init+0x40>)
 8000c26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c2c:	2003      	movs	r0, #3
 8000c2e:	f000 f92b 	bl	8000e88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c32:	2000      	movs	r0, #0
 8000c34:	f000 f808 	bl	8000c48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c38:	f7ff fed2 	bl	80009e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c3c:	2300      	movs	r3, #0
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	40023c00 	.word	0x40023c00

08000c48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c50:	4b12      	ldr	r3, [pc, #72]	; (8000c9c <HAL_InitTick+0x54>)
 8000c52:	681a      	ldr	r2, [r3, #0]
 8000c54:	4b12      	ldr	r3, [pc, #72]	; (8000ca0 <HAL_InitTick+0x58>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	4619      	mov	r1, r3
 8000c5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c66:	4618      	mov	r0, r3
 8000c68:	f000 f943 	bl	8000ef2 <HAL_SYSTICK_Config>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c72:	2301      	movs	r3, #1
 8000c74:	e00e      	b.n	8000c94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	2b0f      	cmp	r3, #15
 8000c7a:	d80a      	bhi.n	8000c92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	6879      	ldr	r1, [r7, #4]
 8000c80:	f04f 30ff 	mov.w	r0, #4294967295
 8000c84:	f000 f90b 	bl	8000e9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c88:	4a06      	ldr	r2, [pc, #24]	; (8000ca4 <HAL_InitTick+0x5c>)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	e000      	b.n	8000c94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c92:	2301      	movs	r3, #1
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3708      	adds	r7, #8
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	20000000 	.word	0x20000000
 8000ca0:	20000008 	.word	0x20000008
 8000ca4:	20000004 	.word	0x20000004

08000ca8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cac:	4b06      	ldr	r3, [pc, #24]	; (8000cc8 <HAL_IncTick+0x20>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	4b06      	ldr	r3, [pc, #24]	; (8000ccc <HAL_IncTick+0x24>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	4413      	add	r3, r2
 8000cb8:	4a04      	ldr	r2, [pc, #16]	; (8000ccc <HAL_IncTick+0x24>)
 8000cba:	6013      	str	r3, [r2, #0]
}
 8000cbc:	bf00      	nop
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	20000008 	.word	0x20000008
 8000ccc:	200000f8 	.word	0x200000f8

08000cd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  return uwTick;
 8000cd4:	4b03      	ldr	r3, [pc, #12]	; (8000ce4 <HAL_GetTick+0x14>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	200000f8 	.word	0x200000f8

08000ce8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b085      	sub	sp, #20
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	f003 0307 	and.w	r3, r3, #7
 8000cf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cf8:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__NVIC_SetPriorityGrouping+0x44>)
 8000cfa:	68db      	ldr	r3, [r3, #12]
 8000cfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cfe:	68ba      	ldr	r2, [r7, #8]
 8000d00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d04:	4013      	ands	r3, r2
 8000d06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d1a:	4a04      	ldr	r2, [pc, #16]	; (8000d2c <__NVIC_SetPriorityGrouping+0x44>)
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	60d3      	str	r3, [r2, #12]
}
 8000d20:	bf00      	nop
 8000d22:	3714      	adds	r7, #20
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr
 8000d2c:	e000ed00 	.word	0xe000ed00

08000d30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d34:	4b04      	ldr	r3, [pc, #16]	; (8000d48 <__NVIC_GetPriorityGrouping+0x18>)
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	0a1b      	lsrs	r3, r3, #8
 8000d3a:	f003 0307 	and.w	r3, r3, #7
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr
 8000d48:	e000ed00 	.word	0xe000ed00

08000d4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b083      	sub	sp, #12
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	4603      	mov	r3, r0
 8000d54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	db0b      	blt.n	8000d76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	f003 021f 	and.w	r2, r3, #31
 8000d64:	4907      	ldr	r1, [pc, #28]	; (8000d84 <__NVIC_EnableIRQ+0x38>)
 8000d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d6a:	095b      	lsrs	r3, r3, #5
 8000d6c:	2001      	movs	r0, #1
 8000d6e:	fa00 f202 	lsl.w	r2, r0, r2
 8000d72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d76:	bf00      	nop
 8000d78:	370c      	adds	r7, #12
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	e000e100 	.word	0xe000e100

08000d88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	6039      	str	r1, [r7, #0]
 8000d92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	db0a      	blt.n	8000db2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	b2da      	uxtb	r2, r3
 8000da0:	490c      	ldr	r1, [pc, #48]	; (8000dd4 <__NVIC_SetPriority+0x4c>)
 8000da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da6:	0112      	lsls	r2, r2, #4
 8000da8:	b2d2      	uxtb	r2, r2
 8000daa:	440b      	add	r3, r1
 8000dac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000db0:	e00a      	b.n	8000dc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	b2da      	uxtb	r2, r3
 8000db6:	4908      	ldr	r1, [pc, #32]	; (8000dd8 <__NVIC_SetPriority+0x50>)
 8000db8:	79fb      	ldrb	r3, [r7, #7]
 8000dba:	f003 030f 	and.w	r3, r3, #15
 8000dbe:	3b04      	subs	r3, #4
 8000dc0:	0112      	lsls	r2, r2, #4
 8000dc2:	b2d2      	uxtb	r2, r2
 8000dc4:	440b      	add	r3, r1
 8000dc6:	761a      	strb	r2, [r3, #24]
}
 8000dc8:	bf00      	nop
 8000dca:	370c      	adds	r7, #12
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	e000e100 	.word	0xe000e100
 8000dd8:	e000ed00 	.word	0xe000ed00

08000ddc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b089      	sub	sp, #36	; 0x24
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	60f8      	str	r0, [r7, #12]
 8000de4:	60b9      	str	r1, [r7, #8]
 8000de6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	f003 0307 	and.w	r3, r3, #7
 8000dee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000df0:	69fb      	ldr	r3, [r7, #28]
 8000df2:	f1c3 0307 	rsb	r3, r3, #7
 8000df6:	2b04      	cmp	r3, #4
 8000df8:	bf28      	it	cs
 8000dfa:	2304      	movcs	r3, #4
 8000dfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	3304      	adds	r3, #4
 8000e02:	2b06      	cmp	r3, #6
 8000e04:	d902      	bls.n	8000e0c <NVIC_EncodePriority+0x30>
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	3b03      	subs	r3, #3
 8000e0a:	e000      	b.n	8000e0e <NVIC_EncodePriority+0x32>
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e10:	f04f 32ff 	mov.w	r2, #4294967295
 8000e14:	69bb      	ldr	r3, [r7, #24]
 8000e16:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1a:	43da      	mvns	r2, r3
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	401a      	ands	r2, r3
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e24:	f04f 31ff 	mov.w	r1, #4294967295
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2e:	43d9      	mvns	r1, r3
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e34:	4313      	orrs	r3, r2
         );
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3724      	adds	r7, #36	; 0x24
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
	...

08000e44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	3b01      	subs	r3, #1
 8000e50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e54:	d301      	bcc.n	8000e5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e56:	2301      	movs	r3, #1
 8000e58:	e00f      	b.n	8000e7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e5a:	4a0a      	ldr	r2, [pc, #40]	; (8000e84 <SysTick_Config+0x40>)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	3b01      	subs	r3, #1
 8000e60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e62:	210f      	movs	r1, #15
 8000e64:	f04f 30ff 	mov.w	r0, #4294967295
 8000e68:	f7ff ff8e 	bl	8000d88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e6c:	4b05      	ldr	r3, [pc, #20]	; (8000e84 <SysTick_Config+0x40>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e72:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <SysTick_Config+0x40>)
 8000e74:	2207      	movs	r2, #7
 8000e76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e78:	2300      	movs	r3, #0
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	e000e010 	.word	0xe000e010

08000e88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e90:	6878      	ldr	r0, [r7, #4]
 8000e92:	f7ff ff29 	bl	8000ce8 <__NVIC_SetPriorityGrouping>
}
 8000e96:	bf00      	nop
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}

08000e9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	b086      	sub	sp, #24
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	60b9      	str	r1, [r7, #8]
 8000ea8:	607a      	str	r2, [r7, #4]
 8000eaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000eb0:	f7ff ff3e 	bl	8000d30 <__NVIC_GetPriorityGrouping>
 8000eb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	68b9      	ldr	r1, [r7, #8]
 8000eba:	6978      	ldr	r0, [r7, #20]
 8000ebc:	f7ff ff8e 	bl	8000ddc <NVIC_EncodePriority>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ec6:	4611      	mov	r1, r2
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff ff5d 	bl	8000d88 <__NVIC_SetPriority>
}
 8000ece:	bf00      	nop
 8000ed0:	3718      	adds	r7, #24
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b082      	sub	sp, #8
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	4603      	mov	r3, r0
 8000ede:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ee0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff ff31 	bl	8000d4c <__NVIC_EnableIRQ>
}
 8000eea:	bf00      	nop
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	b082      	sub	sp, #8
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000efa:	6878      	ldr	r0, [r7, #4]
 8000efc:	f7ff ffa2 	bl	8000e44 <SysTick_Config>
 8000f00:	4603      	mov	r3, r0
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3708      	adds	r7, #8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
	...

08000f0c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	2b04      	cmp	r3, #4
 8000f18:	d106      	bne.n	8000f28 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000f1a:	4b09      	ldr	r3, [pc, #36]	; (8000f40 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a08      	ldr	r2, [pc, #32]	; (8000f40 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f20:	f043 0304 	orr.w	r3, r3, #4
 8000f24:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000f26:	e005      	b.n	8000f34 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000f28:	4b05      	ldr	r3, [pc, #20]	; (8000f40 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a04      	ldr	r2, [pc, #16]	; (8000f40 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f2e:	f023 0304 	bic.w	r3, r3, #4
 8000f32:	6013      	str	r3, [r2, #0]
}
 8000f34:	bf00      	nop
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr
 8000f40:	e000e010 	.word	0xe000e010

08000f44 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000f48:	f000 f802 	bl	8000f50 <HAL_SYSTICK_Callback>
}
 8000f4c:	bf00      	nop
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000f54:	bf00      	nop
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
	...

08000f60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b089      	sub	sp, #36	; 0x24
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
 8000f68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f72:	2300      	movs	r3, #0
 8000f74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f76:	2300      	movs	r3, #0
 8000f78:	61fb      	str	r3, [r7, #28]
 8000f7a:	e165      	b.n	8001248 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	fa02 f303 	lsl.w	r3, r2, r3
 8000f84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	697a      	ldr	r2, [r7, #20]
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f90:	693a      	ldr	r2, [r7, #16]
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	f040 8154 	bne.w	8001242 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d00b      	beq.n	8000fba <HAL_GPIO_Init+0x5a>
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	2b02      	cmp	r3, #2
 8000fa8:	d007      	beq.n	8000fba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fae:	2b11      	cmp	r3, #17
 8000fb0:	d003      	beq.n	8000fba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	2b12      	cmp	r3, #18
 8000fb8:	d130      	bne.n	800101c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	689b      	ldr	r3, [r3, #8]
 8000fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fc0:	69fb      	ldr	r3, [r7, #28]
 8000fc2:	005b      	lsls	r3, r3, #1
 8000fc4:	2203      	movs	r2, #3
 8000fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fca:	43db      	mvns	r3, r3
 8000fcc:	69ba      	ldr	r2, [r7, #24]
 8000fce:	4013      	ands	r3, r2
 8000fd0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	68da      	ldr	r2, [r3, #12]
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	005b      	lsls	r3, r3, #1
 8000fda:	fa02 f303 	lsl.w	r3, r2, r3
 8000fde:	69ba      	ldr	r2, [r7, #24]
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	69ba      	ldr	r2, [r7, #24]
 8000fe8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff8:	43db      	mvns	r3, r3
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	091b      	lsrs	r3, r3, #4
 8001006:	f003 0201 	and.w	r2, r3, #1
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	fa02 f303 	lsl.w	r3, r2, r3
 8001010:	69ba      	ldr	r2, [r7, #24]
 8001012:	4313      	orrs	r3, r2
 8001014:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	68db      	ldr	r3, [r3, #12]
 8001020:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	005b      	lsls	r3, r3, #1
 8001026:	2203      	movs	r2, #3
 8001028:	fa02 f303 	lsl.w	r3, r2, r3
 800102c:	43db      	mvns	r3, r3
 800102e:	69ba      	ldr	r2, [r7, #24]
 8001030:	4013      	ands	r3, r2
 8001032:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	689a      	ldr	r2, [r3, #8]
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	005b      	lsls	r3, r3, #1
 800103c:	fa02 f303 	lsl.w	r3, r2, r3
 8001040:	69ba      	ldr	r2, [r7, #24]
 8001042:	4313      	orrs	r3, r2
 8001044:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	2b02      	cmp	r3, #2
 8001052:	d003      	beq.n	800105c <HAL_GPIO_Init+0xfc>
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	2b12      	cmp	r3, #18
 800105a:	d123      	bne.n	80010a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800105c:	69fb      	ldr	r3, [r7, #28]
 800105e:	08da      	lsrs	r2, r3, #3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	3208      	adds	r2, #8
 8001064:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001068:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	f003 0307 	and.w	r3, r3, #7
 8001070:	009b      	lsls	r3, r3, #2
 8001072:	220f      	movs	r2, #15
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	43db      	mvns	r3, r3
 800107a:	69ba      	ldr	r2, [r7, #24]
 800107c:	4013      	ands	r3, r2
 800107e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	691a      	ldr	r2, [r3, #16]
 8001084:	69fb      	ldr	r3, [r7, #28]
 8001086:	f003 0307 	and.w	r3, r3, #7
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	fa02 f303 	lsl.w	r3, r2, r3
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	4313      	orrs	r3, r2
 8001094:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	08da      	lsrs	r2, r3, #3
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	3208      	adds	r2, #8
 800109e:	69b9      	ldr	r1, [r7, #24]
 80010a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	2203      	movs	r2, #3
 80010b0:	fa02 f303 	lsl.w	r3, r2, r3
 80010b4:	43db      	mvns	r3, r3
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	4013      	ands	r3, r2
 80010ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f003 0203 	and.w	r2, r3, #3
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	fa02 f303 	lsl.w	r3, r2, r3
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	4313      	orrs	r3, r2
 80010d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	f000 80ae 	beq.w	8001242 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010e6:	2300      	movs	r3, #0
 80010e8:	60fb      	str	r3, [r7, #12]
 80010ea:	4b5c      	ldr	r3, [pc, #368]	; (800125c <HAL_GPIO_Init+0x2fc>)
 80010ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ee:	4a5b      	ldr	r2, [pc, #364]	; (800125c <HAL_GPIO_Init+0x2fc>)
 80010f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010f4:	6453      	str	r3, [r2, #68]	; 0x44
 80010f6:	4b59      	ldr	r3, [pc, #356]	; (800125c <HAL_GPIO_Init+0x2fc>)
 80010f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010fe:	60fb      	str	r3, [r7, #12]
 8001100:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001102:	4a57      	ldr	r2, [pc, #348]	; (8001260 <HAL_GPIO_Init+0x300>)
 8001104:	69fb      	ldr	r3, [r7, #28]
 8001106:	089b      	lsrs	r3, r3, #2
 8001108:	3302      	adds	r3, #2
 800110a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800110e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	f003 0303 	and.w	r3, r3, #3
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	220f      	movs	r2, #15
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	43db      	mvns	r3, r3
 8001120:	69ba      	ldr	r2, [r7, #24]
 8001122:	4013      	ands	r3, r2
 8001124:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a4e      	ldr	r2, [pc, #312]	; (8001264 <HAL_GPIO_Init+0x304>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d025      	beq.n	800117a <HAL_GPIO_Init+0x21a>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a4d      	ldr	r2, [pc, #308]	; (8001268 <HAL_GPIO_Init+0x308>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d01f      	beq.n	8001176 <HAL_GPIO_Init+0x216>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a4c      	ldr	r2, [pc, #304]	; (800126c <HAL_GPIO_Init+0x30c>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d019      	beq.n	8001172 <HAL_GPIO_Init+0x212>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a4b      	ldr	r2, [pc, #300]	; (8001270 <HAL_GPIO_Init+0x310>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d013      	beq.n	800116e <HAL_GPIO_Init+0x20e>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a4a      	ldr	r2, [pc, #296]	; (8001274 <HAL_GPIO_Init+0x314>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d00d      	beq.n	800116a <HAL_GPIO_Init+0x20a>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4a49      	ldr	r2, [pc, #292]	; (8001278 <HAL_GPIO_Init+0x318>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d007      	beq.n	8001166 <HAL_GPIO_Init+0x206>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4a48      	ldr	r2, [pc, #288]	; (800127c <HAL_GPIO_Init+0x31c>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d101      	bne.n	8001162 <HAL_GPIO_Init+0x202>
 800115e:	2306      	movs	r3, #6
 8001160:	e00c      	b.n	800117c <HAL_GPIO_Init+0x21c>
 8001162:	2307      	movs	r3, #7
 8001164:	e00a      	b.n	800117c <HAL_GPIO_Init+0x21c>
 8001166:	2305      	movs	r3, #5
 8001168:	e008      	b.n	800117c <HAL_GPIO_Init+0x21c>
 800116a:	2304      	movs	r3, #4
 800116c:	e006      	b.n	800117c <HAL_GPIO_Init+0x21c>
 800116e:	2303      	movs	r3, #3
 8001170:	e004      	b.n	800117c <HAL_GPIO_Init+0x21c>
 8001172:	2302      	movs	r3, #2
 8001174:	e002      	b.n	800117c <HAL_GPIO_Init+0x21c>
 8001176:	2301      	movs	r3, #1
 8001178:	e000      	b.n	800117c <HAL_GPIO_Init+0x21c>
 800117a:	2300      	movs	r3, #0
 800117c:	69fa      	ldr	r2, [r7, #28]
 800117e:	f002 0203 	and.w	r2, r2, #3
 8001182:	0092      	lsls	r2, r2, #2
 8001184:	4093      	lsls	r3, r2
 8001186:	69ba      	ldr	r2, [r7, #24]
 8001188:	4313      	orrs	r3, r2
 800118a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800118c:	4934      	ldr	r1, [pc, #208]	; (8001260 <HAL_GPIO_Init+0x300>)
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	089b      	lsrs	r3, r3, #2
 8001192:	3302      	adds	r3, #2
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800119a:	4b39      	ldr	r3, [pc, #228]	; (8001280 <HAL_GPIO_Init+0x320>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011a0:	693b      	ldr	r3, [r7, #16]
 80011a2:	43db      	mvns	r3, r3
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	4013      	ands	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d003      	beq.n	80011be <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80011b6:	69ba      	ldr	r2, [r7, #24]
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	4313      	orrs	r3, r2
 80011bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011be:	4a30      	ldr	r2, [pc, #192]	; (8001280 <HAL_GPIO_Init+0x320>)
 80011c0:	69bb      	ldr	r3, [r7, #24]
 80011c2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80011c4:	4b2e      	ldr	r3, [pc, #184]	; (8001280 <HAL_GPIO_Init+0x320>)
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	43db      	mvns	r3, r3
 80011ce:	69ba      	ldr	r2, [r7, #24]
 80011d0:	4013      	ands	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d003      	beq.n	80011e8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	4313      	orrs	r3, r2
 80011e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011e8:	4a25      	ldr	r2, [pc, #148]	; (8001280 <HAL_GPIO_Init+0x320>)
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011ee:	4b24      	ldr	r3, [pc, #144]	; (8001280 <HAL_GPIO_Init+0x320>)
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	43db      	mvns	r3, r3
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	4013      	ands	r3, r2
 80011fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001206:	2b00      	cmp	r3, #0
 8001208:	d003      	beq.n	8001212 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800120a:	69ba      	ldr	r2, [r7, #24]
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	4313      	orrs	r3, r2
 8001210:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001212:	4a1b      	ldr	r2, [pc, #108]	; (8001280 <HAL_GPIO_Init+0x320>)
 8001214:	69bb      	ldr	r3, [r7, #24]
 8001216:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001218:	4b19      	ldr	r3, [pc, #100]	; (8001280 <HAL_GPIO_Init+0x320>)
 800121a:	68db      	ldr	r3, [r3, #12]
 800121c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	43db      	mvns	r3, r3
 8001222:	69ba      	ldr	r2, [r7, #24]
 8001224:	4013      	ands	r3, r2
 8001226:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001230:	2b00      	cmp	r3, #0
 8001232:	d003      	beq.n	800123c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	693b      	ldr	r3, [r7, #16]
 8001238:	4313      	orrs	r3, r2
 800123a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800123c:	4a10      	ldr	r2, [pc, #64]	; (8001280 <HAL_GPIO_Init+0x320>)
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	3301      	adds	r3, #1
 8001246:	61fb      	str	r3, [r7, #28]
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	2b0f      	cmp	r3, #15
 800124c:	f67f ae96 	bls.w	8000f7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001250:	bf00      	nop
 8001252:	3724      	adds	r7, #36	; 0x24
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr
 800125c:	40023800 	.word	0x40023800
 8001260:	40013800 	.word	0x40013800
 8001264:	40020000 	.word	0x40020000
 8001268:	40020400 	.word	0x40020400
 800126c:	40020800 	.word	0x40020800
 8001270:	40020c00 	.word	0x40020c00
 8001274:	40021000 	.word	0x40021000
 8001278:	40021400 	.word	0x40021400
 800127c:	40021800 	.word	0x40021800
 8001280:	40013c00 	.word	0x40013c00

08001284 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800128e:	4b08      	ldr	r3, [pc, #32]	; (80012b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001290:	695a      	ldr	r2, [r3, #20]
 8001292:	88fb      	ldrh	r3, [r7, #6]
 8001294:	4013      	ands	r3, r2
 8001296:	2b00      	cmp	r3, #0
 8001298:	d006      	beq.n	80012a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800129a:	4a05      	ldr	r2, [pc, #20]	; (80012b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800129c:	88fb      	ldrh	r3, [r7, #6]
 800129e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80012a0:	88fb      	ldrh	r3, [r7, #6]
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff fb60 	bl	8000968 <HAL_GPIO_EXTI_Callback>
  }
}
 80012a8:	bf00      	nop
 80012aa:	3708      	adds	r7, #8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	40013c00 	.word	0x40013c00

080012b4 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 80012bc:	4b05      	ldr	r3, [pc, #20]	; (80012d4 <HAL_PWR_EnableWakeUpPin+0x20>)
 80012be:	685a      	ldr	r2, [r3, #4]
 80012c0:	4904      	ldr	r1, [pc, #16]	; (80012d4 <HAL_PWR_EnableWakeUpPin+0x20>)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4313      	orrs	r3, r2
 80012c6:	604b      	str	r3, [r1, #4]
}
 80012c8:	bf00      	nop
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	40007000 	.word	0x40007000

080012d8 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 80012dc:	4b08      	ldr	r3, [pc, #32]	; (8001300 <HAL_PWR_EnterSTANDBYMode+0x28>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a07      	ldr	r2, [pc, #28]	; (8001300 <HAL_PWR_EnterSTANDBYMode+0x28>)
 80012e2:	f043 0302 	orr.w	r3, r3, #2
 80012e6:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80012e8:	4b06      	ldr	r3, [pc, #24]	; (8001304 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80012ea:	691b      	ldr	r3, [r3, #16]
 80012ec:	4a05      	ldr	r2, [pc, #20]	; (8001304 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80012ee:	f043 0304 	orr.w	r3, r3, #4
 80012f2:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 80012f4:	bf30      	wfi
}
 80012f6:	bf00      	nop
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr
 8001300:	40007000 	.word	0x40007000
 8001304:	e000ed00 	.word	0xe000ed00

08001308 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d101      	bne.n	800131c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	e0cc      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800131c:	4b68      	ldr	r3, [pc, #416]	; (80014c0 <HAL_RCC_ClockConfig+0x1b8>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 030f 	and.w	r3, r3, #15
 8001324:	683a      	ldr	r2, [r7, #0]
 8001326:	429a      	cmp	r2, r3
 8001328:	d90c      	bls.n	8001344 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800132a:	4b65      	ldr	r3, [pc, #404]	; (80014c0 <HAL_RCC_ClockConfig+0x1b8>)
 800132c:	683a      	ldr	r2, [r7, #0]
 800132e:	b2d2      	uxtb	r2, r2
 8001330:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001332:	4b63      	ldr	r3, [pc, #396]	; (80014c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f003 030f 	and.w	r3, r3, #15
 800133a:	683a      	ldr	r2, [r7, #0]
 800133c:	429a      	cmp	r2, r3
 800133e:	d001      	beq.n	8001344 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001340:	2301      	movs	r3, #1
 8001342:	e0b8      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 0302 	and.w	r3, r3, #2
 800134c:	2b00      	cmp	r3, #0
 800134e:	d020      	beq.n	8001392 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f003 0304 	and.w	r3, r3, #4
 8001358:	2b00      	cmp	r3, #0
 800135a:	d005      	beq.n	8001368 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800135c:	4b59      	ldr	r3, [pc, #356]	; (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 800135e:	689b      	ldr	r3, [r3, #8]
 8001360:	4a58      	ldr	r2, [pc, #352]	; (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001362:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001366:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f003 0308 	and.w	r3, r3, #8
 8001370:	2b00      	cmp	r3, #0
 8001372:	d005      	beq.n	8001380 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001374:	4b53      	ldr	r3, [pc, #332]	; (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	4a52      	ldr	r2, [pc, #328]	; (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 800137a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800137e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001380:	4b50      	ldr	r3, [pc, #320]	; (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	689b      	ldr	r3, [r3, #8]
 800138c:	494d      	ldr	r1, [pc, #308]	; (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 800138e:	4313      	orrs	r3, r2
 8001390:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 0301 	and.w	r3, r3, #1
 800139a:	2b00      	cmp	r3, #0
 800139c:	d044      	beq.n	8001428 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d107      	bne.n	80013b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013a6:	4b47      	ldr	r3, [pc, #284]	; (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d119      	bne.n	80013e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e07f      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d003      	beq.n	80013c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013c2:	2b03      	cmp	r3, #3
 80013c4:	d107      	bne.n	80013d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013c6:	4b3f      	ldr	r3, [pc, #252]	; (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d109      	bne.n	80013e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e06f      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013d6:	4b3b      	ldr	r3, [pc, #236]	; (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f003 0302 	and.w	r3, r3, #2
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d101      	bne.n	80013e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	e067      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013e6:	4b37      	ldr	r3, [pc, #220]	; (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	f023 0203 	bic.w	r2, r3, #3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	4934      	ldr	r1, [pc, #208]	; (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 80013f4:	4313      	orrs	r3, r2
 80013f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013f8:	f7ff fc6a 	bl	8000cd0 <HAL_GetTick>
 80013fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013fe:	e00a      	b.n	8001416 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001400:	f7ff fc66 	bl	8000cd0 <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	f241 3288 	movw	r2, #5000	; 0x1388
 800140e:	4293      	cmp	r3, r2
 8001410:	d901      	bls.n	8001416 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001412:	2303      	movs	r3, #3
 8001414:	e04f      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001416:	4b2b      	ldr	r3, [pc, #172]	; (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001418:	689b      	ldr	r3, [r3, #8]
 800141a:	f003 020c 	and.w	r2, r3, #12
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	429a      	cmp	r2, r3
 8001426:	d1eb      	bne.n	8001400 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001428:	4b25      	ldr	r3, [pc, #148]	; (80014c0 <HAL_RCC_ClockConfig+0x1b8>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f003 030f 	and.w	r3, r3, #15
 8001430:	683a      	ldr	r2, [r7, #0]
 8001432:	429a      	cmp	r2, r3
 8001434:	d20c      	bcs.n	8001450 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001436:	4b22      	ldr	r3, [pc, #136]	; (80014c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001438:	683a      	ldr	r2, [r7, #0]
 800143a:	b2d2      	uxtb	r2, r2
 800143c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800143e:	4b20      	ldr	r3, [pc, #128]	; (80014c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f003 030f 	and.w	r3, r3, #15
 8001446:	683a      	ldr	r2, [r7, #0]
 8001448:	429a      	cmp	r2, r3
 800144a:	d001      	beq.n	8001450 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800144c:	2301      	movs	r3, #1
 800144e:	e032      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f003 0304 	and.w	r3, r3, #4
 8001458:	2b00      	cmp	r3, #0
 800145a:	d008      	beq.n	800146e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800145c:	4b19      	ldr	r3, [pc, #100]	; (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	4916      	ldr	r1, [pc, #88]	; (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 800146a:	4313      	orrs	r3, r2
 800146c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0308 	and.w	r3, r3, #8
 8001476:	2b00      	cmp	r3, #0
 8001478:	d009      	beq.n	800148e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800147a:	4b12      	ldr	r3, [pc, #72]	; (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	691b      	ldr	r3, [r3, #16]
 8001486:	00db      	lsls	r3, r3, #3
 8001488:	490e      	ldr	r1, [pc, #56]	; (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 800148a:	4313      	orrs	r3, r2
 800148c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800148e:	f000 fb7f 	bl	8001b90 <HAL_RCC_GetSysClockFreq>
 8001492:	4601      	mov	r1, r0
 8001494:	4b0b      	ldr	r3, [pc, #44]	; (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	091b      	lsrs	r3, r3, #4
 800149a:	f003 030f 	and.w	r3, r3, #15
 800149e:	4a0a      	ldr	r2, [pc, #40]	; (80014c8 <HAL_RCC_ClockConfig+0x1c0>)
 80014a0:	5cd3      	ldrb	r3, [r2, r3]
 80014a2:	fa21 f303 	lsr.w	r3, r1, r3
 80014a6:	4a09      	ldr	r2, [pc, #36]	; (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 80014a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80014aa:	4b09      	ldr	r3, [pc, #36]	; (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff fbca 	bl	8000c48 <HAL_InitTick>

  return HAL_OK;
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3710      	adds	r7, #16
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	40023c00 	.word	0x40023c00
 80014c4:	40023800 	.word	0x40023800
 80014c8:	08003cb8 	.word	0x08003cb8
 80014cc:	20000000 	.word	0x20000000
 80014d0:	20000004 	.word	0x20000004

080014d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014d8:	4b03      	ldr	r3, [pc, #12]	; (80014e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80014da:	681b      	ldr	r3, [r3, #0]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	20000000 	.word	0x20000000

080014ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80014f0:	f7ff fff0 	bl	80014d4 <HAL_RCC_GetHCLKFreq>
 80014f4:	4601      	mov	r1, r0
 80014f6:	4b05      	ldr	r3, [pc, #20]	; (800150c <HAL_RCC_GetPCLK1Freq+0x20>)
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	0a9b      	lsrs	r3, r3, #10
 80014fc:	f003 0307 	and.w	r3, r3, #7
 8001500:	4a03      	ldr	r2, [pc, #12]	; (8001510 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001502:	5cd3      	ldrb	r3, [r2, r3]
 8001504:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001508:	4618      	mov	r0, r3
 800150a:	bd80      	pop	{r7, pc}
 800150c:	40023800 	.word	0x40023800
 8001510:	08003cc8 	.word	0x08003cc8

08001514 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001518:	f7ff ffdc 	bl	80014d4 <HAL_RCC_GetHCLKFreq>
 800151c:	4601      	mov	r1, r0
 800151e:	4b05      	ldr	r3, [pc, #20]	; (8001534 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	0b5b      	lsrs	r3, r3, #13
 8001524:	f003 0307 	and.w	r3, r3, #7
 8001528:	4a03      	ldr	r2, [pc, #12]	; (8001538 <HAL_RCC_GetPCLK2Freq+0x24>)
 800152a:	5cd3      	ldrb	r3, [r2, r3]
 800152c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001530:	4618      	mov	r0, r3
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40023800 	.word	0x40023800
 8001538:	08003cc8 	.word	0x08003cc8

0800153c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b08c      	sub	sp, #48	; 0x30
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001544:	2300      	movs	r3, #0
 8001546:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8001548:	2300      	movs	r3, #0
 800154a:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 800154c:	2300      	movs	r3, #0
 800154e:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8001550:	2300      	movs	r3, #0
 8001552:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8001554:	2300      	movs	r3, #0
 8001556:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8001558:	2300      	movs	r3, #0
 800155a:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 800155c:	2300      	movs	r3, #0
 800155e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8001560:	2300      	movs	r3, #0
 8001562:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8001564:	2300      	movs	r3, #0
 8001566:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f003 0301 	and.w	r3, r3, #1
 8001570:	2b00      	cmp	r3, #0
 8001572:	d010      	beq.n	8001596 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8001574:	4b6f      	ldr	r3, [pc, #444]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001576:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800157a:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001582:	496c      	ldr	r1, [pc, #432]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001584:	4313      	orrs	r3, r2
 8001586:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800158e:	2b00      	cmp	r3, #0
 8001590:	d101      	bne.n	8001596 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8001592:	2301      	movs	r3, #1
 8001594:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f003 0302 	and.w	r3, r3, #2
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d010      	beq.n	80015c4 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80015a2:	4b64      	ldr	r3, [pc, #400]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80015a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80015a8:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015b0:	4960      	ldr	r1, [pc, #384]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80015b2:	4313      	orrs	r3, r2
 80015b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d101      	bne.n	80015c4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80015c0:	2301      	movs	r3, #1
 80015c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 0304 	and.w	r3, r3, #4
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d017      	beq.n	8001600 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80015d0:	4b58      	ldr	r3, [pc, #352]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80015d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80015d6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015de:	4955      	ldr	r1, [pc, #340]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80015e0:	4313      	orrs	r3, r2
 80015e2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80015ee:	d101      	bne.n	80015f4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80015f0:	2301      	movs	r3, #1
 80015f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d101      	bne.n	8001600 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80015fc:	2301      	movs	r3, #1
 80015fe:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f003 0308 	and.w	r3, r3, #8
 8001608:	2b00      	cmp	r3, #0
 800160a:	d017      	beq.n	800163c <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800160c:	4b49      	ldr	r3, [pc, #292]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800160e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001612:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800161a:	4946      	ldr	r1, [pc, #280]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800161c:	4313      	orrs	r3, r2
 800161e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001626:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800162a:	d101      	bne.n	8001630 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 800162c:	2301      	movs	r3, #1
 800162e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001634:	2b00      	cmp	r3, #0
 8001636:	d101      	bne.n	800163c <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8001638:	2301      	movs	r3, #1
 800163a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f003 0320 	and.w	r3, r3, #32
 8001644:	2b00      	cmp	r3, #0
 8001646:	f000 808a 	beq.w	800175e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800164a:	2300      	movs	r3, #0
 800164c:	60bb      	str	r3, [r7, #8]
 800164e:	4b39      	ldr	r3, [pc, #228]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001652:	4a38      	ldr	r2, [pc, #224]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001654:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001658:	6413      	str	r3, [r2, #64]	; 0x40
 800165a:	4b36      	ldr	r3, [pc, #216]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800165c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001662:	60bb      	str	r3, [r7, #8]
 8001664:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001666:	4b34      	ldr	r3, [pc, #208]	; (8001738 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a33      	ldr	r2, [pc, #204]	; (8001738 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800166c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001670:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001672:	f7ff fb2d 	bl	8000cd0 <HAL_GetTick>
 8001676:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001678:	e008      	b.n	800168c <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800167a:	f7ff fb29 	bl	8000cd0 <HAL_GetTick>
 800167e:	4602      	mov	r2, r0
 8001680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	2b02      	cmp	r3, #2
 8001686:	d901      	bls.n	800168c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8001688:	2303      	movs	r3, #3
 800168a:	e278      	b.n	8001b7e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800168c:	4b2a      	ldr	r3, [pc, #168]	; (8001738 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001694:	2b00      	cmp	r3, #0
 8001696:	d0f0      	beq.n	800167a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001698:	4b26      	ldr	r3, [pc, #152]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800169a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800169c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80016a0:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80016a2:	6a3b      	ldr	r3, [r7, #32]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d02f      	beq.n	8001708 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80016b0:	6a3a      	ldr	r2, [r7, #32]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d028      	beq.n	8001708 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80016b6:	4b1f      	ldr	r3, [pc, #124]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80016b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016be:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80016c0:	4b1e      	ldr	r3, [pc, #120]	; (800173c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80016c2:	2201      	movs	r2, #1
 80016c4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80016c6:	4b1d      	ldr	r3, [pc, #116]	; (800173c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80016cc:	4a19      	ldr	r2, [pc, #100]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80016ce:	6a3b      	ldr	r3, [r7, #32]
 80016d0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80016d2:	4b18      	ldr	r3, [pc, #96]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80016d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d114      	bne.n	8001708 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80016de:	f7ff faf7 	bl	8000cd0 <HAL_GetTick>
 80016e2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016e4:	e00a      	b.n	80016fc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016e6:	f7ff faf3 	bl	8000cd0 <HAL_GetTick>
 80016ea:	4602      	mov	r2, r0
 80016ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d901      	bls.n	80016fc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80016f8:	2303      	movs	r3, #3
 80016fa:	e240      	b.n	8001b7e <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016fc:	4b0d      	ldr	r3, [pc, #52]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80016fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001700:	f003 0302 	and.w	r3, r3, #2
 8001704:	2b00      	cmp	r3, #0
 8001706:	d0ee      	beq.n	80016e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001710:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001714:	d114      	bne.n	8001740 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8001716:	4b07      	ldr	r3, [pc, #28]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001722:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001726:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800172a:	4902      	ldr	r1, [pc, #8]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800172c:	4313      	orrs	r3, r2
 800172e:	608b      	str	r3, [r1, #8]
 8001730:	e00c      	b.n	800174c <HAL_RCCEx_PeriphCLKConfig+0x210>
 8001732:	bf00      	nop
 8001734:	40023800 	.word	0x40023800
 8001738:	40007000 	.word	0x40007000
 800173c:	42470e40 	.word	0x42470e40
 8001740:	4b4a      	ldr	r3, [pc, #296]	; (800186c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	4a49      	ldr	r2, [pc, #292]	; (800186c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001746:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800174a:	6093      	str	r3, [r2, #8]
 800174c:	4b47      	ldr	r3, [pc, #284]	; (800186c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800174e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001754:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001758:	4944      	ldr	r1, [pc, #272]	; (800186c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800175a:	4313      	orrs	r3, r2
 800175c:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0310 	and.w	r3, r3, #16
 8001766:	2b00      	cmp	r3, #0
 8001768:	d004      	beq.n	8001774 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8001770:	4b3f      	ldr	r3, [pc, #252]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8001772:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800177c:	2b00      	cmp	r3, #0
 800177e:	d00a      	beq.n	8001796 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8001780:	4b3a      	ldr	r3, [pc, #232]	; (800186c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001782:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001786:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800178e:	4937      	ldr	r1, [pc, #220]	; (800186c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001790:	4313      	orrs	r3, r2
 8001792:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d00a      	beq.n	80017b8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80017a2:	4b32      	ldr	r3, [pc, #200]	; (800186c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80017a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017a8:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017b0:	492e      	ldr	r1, [pc, #184]	; (800186c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80017b2:	4313      	orrs	r3, r2
 80017b4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d011      	beq.n	80017e8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80017c4:	4b29      	ldr	r3, [pc, #164]	; (800186c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80017c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017ca:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017d2:	4926      	ldr	r1, [pc, #152]	; (800186c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80017d4:	4313      	orrs	r3, r2
 80017d6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80017e2:	d101      	bne.n	80017e8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80017e4:	2301      	movs	r3, #1
 80017e6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d00a      	beq.n	800180a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80017f4:	4b1d      	ldr	r3, [pc, #116]	; (800186c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80017f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017fa:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001802:	491a      	ldr	r1, [pc, #104]	; (800186c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001804:	4313      	orrs	r3, r2
 8001806:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001812:	2b00      	cmp	r3, #0
 8001814:	d011      	beq.n	800183a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8001816:	4b15      	ldr	r3, [pc, #84]	; (800186c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001818:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800181c:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001824:	4911      	ldr	r1, [pc, #68]	; (800186c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001826:	4313      	orrs	r3, r2
 8001828:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001830:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001834:	d101      	bne.n	800183a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8001836:	2301      	movs	r3, #1
 8001838:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800183a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800183c:	2b01      	cmp	r3, #1
 800183e:	d005      	beq.n	800184c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001848:	f040 80ff 	bne.w	8001a4a <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800184c:	4b09      	ldr	r3, [pc, #36]	; (8001874 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800184e:	2200      	movs	r2, #0
 8001850:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001852:	f7ff fa3d 	bl	8000cd0 <HAL_GetTick>
 8001856:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001858:	e00e      	b.n	8001878 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800185a:	f7ff fa39 	bl	8000cd0 <HAL_GetTick>
 800185e:	4602      	mov	r2, r0
 8001860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	2b02      	cmp	r3, #2
 8001866:	d907      	bls.n	8001878 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001868:	2303      	movs	r3, #3
 800186a:	e188      	b.n	8001b7e <HAL_RCCEx_PeriphCLKConfig+0x642>
 800186c:	40023800 	.word	0x40023800
 8001870:	424711e0 	.word	0x424711e0
 8001874:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001878:	4b7e      	ldr	r3, [pc, #504]	; (8001a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001880:	2b00      	cmp	r3, #0
 8001882:	d1ea      	bne.n	800185a <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 0301 	and.w	r3, r3, #1
 800188c:	2b00      	cmp	r3, #0
 800188e:	d003      	beq.n	8001898 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001894:	2b00      	cmp	r3, #0
 8001896:	d009      	beq.n	80018ac <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d028      	beq.n	80018f6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d124      	bne.n	80018f6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80018ac:	4b71      	ldr	r3, [pc, #452]	; (8001a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80018ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80018b2:	0c1b      	lsrs	r3, r3, #16
 80018b4:	f003 0303 	and.w	r3, r3, #3
 80018b8:	3301      	adds	r3, #1
 80018ba:	005b      	lsls	r3, r3, #1
 80018bc:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80018be:	4b6d      	ldr	r3, [pc, #436]	; (8001a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80018c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80018c4:	0e1b      	lsrs	r3, r3, #24
 80018c6:	f003 030f 	and.w	r3, r3, #15
 80018ca:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685a      	ldr	r2, [r3, #4]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	019b      	lsls	r3, r3, #6
 80018d6:	431a      	orrs	r2, r3
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	085b      	lsrs	r3, r3, #1
 80018dc:	3b01      	subs	r3, #1
 80018de:	041b      	lsls	r3, r3, #16
 80018e0:	431a      	orrs	r2, r3
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	061b      	lsls	r3, r3, #24
 80018e6:	431a      	orrs	r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	695b      	ldr	r3, [r3, #20]
 80018ec:	071b      	lsls	r3, r3, #28
 80018ee:	4961      	ldr	r1, [pc, #388]	; (8001a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80018f0:	4313      	orrs	r3, r2
 80018f2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0304 	and.w	r3, r3, #4
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d004      	beq.n	800190c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001906:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800190a:	d00a      	beq.n	8001922 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001914:	2b00      	cmp	r3, #0
 8001916:	d035      	beq.n	8001984 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800191c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001920:	d130      	bne.n	8001984 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001922:	4b54      	ldr	r3, [pc, #336]	; (8001a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001924:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001928:	0c1b      	lsrs	r3, r3, #16
 800192a:	f003 0303 	and.w	r3, r3, #3
 800192e:	3301      	adds	r3, #1
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001934:	4b4f      	ldr	r3, [pc, #316]	; (8001a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001936:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800193a:	0f1b      	lsrs	r3, r3, #28
 800193c:	f003 0307 	and.w	r3, r3, #7
 8001940:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	685a      	ldr	r2, [r3, #4]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	019b      	lsls	r3, r3, #6
 800194c:	431a      	orrs	r2, r3
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	085b      	lsrs	r3, r3, #1
 8001952:	3b01      	subs	r3, #1
 8001954:	041b      	lsls	r3, r3, #16
 8001956:	431a      	orrs	r2, r3
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	691b      	ldr	r3, [r3, #16]
 800195c:	061b      	lsls	r3, r3, #24
 800195e:	431a      	orrs	r2, r3
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	071b      	lsls	r3, r3, #28
 8001964:	4943      	ldr	r1, [pc, #268]	; (8001a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001966:	4313      	orrs	r3, r2
 8001968:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800196c:	4b41      	ldr	r3, [pc, #260]	; (8001a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800196e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001972:	f023 021f 	bic.w	r2, r3, #31
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800197a:	3b01      	subs	r3, #1
 800197c:	493d      	ldr	r1, [pc, #244]	; (8001a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800197e:	4313      	orrs	r3, r2
 8001980:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800198c:	2b00      	cmp	r3, #0
 800198e:	d029      	beq.n	80019e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001994:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001998:	d124      	bne.n	80019e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800199a:	4b36      	ldr	r3, [pc, #216]	; (8001a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800199c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80019a0:	0c1b      	lsrs	r3, r3, #16
 80019a2:	f003 0303 	and.w	r3, r3, #3
 80019a6:	3301      	adds	r3, #1
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80019ac:	4b31      	ldr	r3, [pc, #196]	; (8001a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80019ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80019b2:	0f1b      	lsrs	r3, r3, #28
 80019b4:	f003 0307 	and.w	r3, r3, #7
 80019b8:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	685a      	ldr	r2, [r3, #4]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	019b      	lsls	r3, r3, #6
 80019c4:	431a      	orrs	r2, r3
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	68db      	ldr	r3, [r3, #12]
 80019ca:	085b      	lsrs	r3, r3, #1
 80019cc:	3b01      	subs	r3, #1
 80019ce:	041b      	lsls	r3, r3, #16
 80019d0:	431a      	orrs	r2, r3
 80019d2:	69bb      	ldr	r3, [r7, #24]
 80019d4:	061b      	lsls	r3, r3, #24
 80019d6:	431a      	orrs	r2, r3
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	071b      	lsls	r3, r3, #28
 80019dc:	4925      	ldr	r1, [pc, #148]	; (8001a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80019de:	4313      	orrs	r3, r2
 80019e0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d016      	beq.n	8001a1e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	685a      	ldr	r2, [r3, #4]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	019b      	lsls	r3, r3, #6
 80019fa:	431a      	orrs	r2, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	085b      	lsrs	r3, r3, #1
 8001a02:	3b01      	subs	r3, #1
 8001a04:	041b      	lsls	r3, r3, #16
 8001a06:	431a      	orrs	r2, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	691b      	ldr	r3, [r3, #16]
 8001a0c:	061b      	lsls	r3, r3, #24
 8001a0e:	431a      	orrs	r2, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	695b      	ldr	r3, [r3, #20]
 8001a14:	071b      	lsls	r3, r3, #28
 8001a16:	4917      	ldr	r1, [pc, #92]	; (8001a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001a1e:	4b16      	ldr	r3, [pc, #88]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8001a20:	2201      	movs	r2, #1
 8001a22:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001a24:	f7ff f954 	bl	8000cd0 <HAL_GetTick>
 8001a28:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001a2a:	e008      	b.n	8001a3e <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001a2c:	f7ff f950 	bl	8000cd0 <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d901      	bls.n	8001a3e <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e09f      	b.n	8001b7e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001a3e:	4b0d      	ldr	r3, [pc, #52]	; (8001a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d0f0      	beq.n	8001a2c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8001a4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	f040 8095 	bne.w	8001b7c <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001a52:	4b0a      	ldr	r3, [pc, #40]	; (8001a7c <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001a58:	f7ff f93a 	bl	8000cd0 <HAL_GetTick>
 8001a5c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001a5e:	e00f      	b.n	8001a80 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001a60:	f7ff f936 	bl	8000cd0 <HAL_GetTick>
 8001a64:	4602      	mov	r2, r0
 8001a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	2b02      	cmp	r3, #2
 8001a6c:	d908      	bls.n	8001a80 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001a6e:	2303      	movs	r3, #3
 8001a70:	e085      	b.n	8001b7e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8001a72:	bf00      	nop
 8001a74:	40023800 	.word	0x40023800
 8001a78:	42470068 	.word	0x42470068
 8001a7c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001a80:	4b41      	ldr	r3, [pc, #260]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001a88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001a8c:	d0e8      	beq.n	8001a60 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 0304 	and.w	r3, r3, #4
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d003      	beq.n	8001aa2 <HAL_RCCEx_PeriphCLKConfig+0x566>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d009      	beq.n	8001ab6 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d02b      	beq.n	8001b06 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d127      	bne.n	8001b06 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8001ab6:	4b34      	ldr	r3, [pc, #208]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001ab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001abc:	0c1b      	lsrs	r3, r3, #16
 8001abe:	f003 0303 	and.w	r3, r3, #3
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	699a      	ldr	r2, [r3, #24]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	69db      	ldr	r3, [r3, #28]
 8001ad0:	019b      	lsls	r3, r3, #6
 8001ad2:	431a      	orrs	r2, r3
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	085b      	lsrs	r3, r3, #1
 8001ad8:	3b01      	subs	r3, #1
 8001ada:	041b      	lsls	r3, r3, #16
 8001adc:	431a      	orrs	r2, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ae2:	061b      	lsls	r3, r3, #24
 8001ae4:	4928      	ldr	r1, [pc, #160]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001aec:	4b26      	ldr	r3, [pc, #152]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001aee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001af2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001afa:	3b01      	subs	r3, #1
 8001afc:	021b      	lsls	r3, r3, #8
 8001afe:	4922      	ldr	r1, [pc, #136]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001b00:	4313      	orrs	r3, r2
 8001b02:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d01d      	beq.n	8001b4e <HAL_RCCEx_PeriphCLKConfig+0x612>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b16:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001b1a:	d118      	bne.n	8001b4e <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001b1c:	4b1a      	ldr	r3, [pc, #104]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b22:	0e1b      	lsrs	r3, r3, #24
 8001b24:	f003 030f 	and.w	r3, r3, #15
 8001b28:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	699a      	ldr	r2, [r3, #24]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	69db      	ldr	r3, [r3, #28]
 8001b32:	019b      	lsls	r3, r3, #6
 8001b34:	431a      	orrs	r2, r3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a1b      	ldr	r3, [r3, #32]
 8001b3a:	085b      	lsrs	r3, r3, #1
 8001b3c:	3b01      	subs	r3, #1
 8001b3e:	041b      	lsls	r3, r3, #16
 8001b40:	431a      	orrs	r2, r3
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	061b      	lsls	r3, r3, #24
 8001b46:	4910      	ldr	r1, [pc, #64]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001b4e:	4b0f      	ldr	r3, [pc, #60]	; (8001b8c <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8001b50:	2201      	movs	r2, #1
 8001b52:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001b54:	f7ff f8bc 	bl	8000cd0 <HAL_GetTick>
 8001b58:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001b5a:	e008      	b.n	8001b6e <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001b5c:	f7ff f8b8 	bl	8000cd0 <HAL_GetTick>
 8001b60:	4602      	mov	r2, r0
 8001b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d901      	bls.n	8001b6e <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	e007      	b.n	8001b7e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001b6e:	4b06      	ldr	r3, [pc, #24]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001b76:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001b7a:	d1ef      	bne.n	8001b5c <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8001b7c:	2300      	movs	r3, #0
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3730      	adds	r7, #48	; 0x30
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	40023800 	.word	0x40023800
 8001b8c:	42470070 	.word	0x42470070

08001b90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b92:	b087      	sub	sp, #28
 8001b94:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001b96:	2300      	movs	r3, #0
 8001b98:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001baa:	4bc6      	ldr	r3, [pc, #792]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x334>)
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	f003 030c 	and.w	r3, r3, #12
 8001bb2:	2b0c      	cmp	r3, #12
 8001bb4:	f200 817e 	bhi.w	8001eb4 <HAL_RCC_GetSysClockFreq+0x324>
 8001bb8:	a201      	add	r2, pc, #4	; (adr r2, 8001bc0 <HAL_RCC_GetSysClockFreq+0x30>)
 8001bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bbe:	bf00      	nop
 8001bc0:	08001bf5 	.word	0x08001bf5
 8001bc4:	08001eb5 	.word	0x08001eb5
 8001bc8:	08001eb5 	.word	0x08001eb5
 8001bcc:	08001eb5 	.word	0x08001eb5
 8001bd0:	08001bfb 	.word	0x08001bfb
 8001bd4:	08001eb5 	.word	0x08001eb5
 8001bd8:	08001eb5 	.word	0x08001eb5
 8001bdc:	08001eb5 	.word	0x08001eb5
 8001be0:	08001c01 	.word	0x08001c01
 8001be4:	08001eb5 	.word	0x08001eb5
 8001be8:	08001eb5 	.word	0x08001eb5
 8001bec:	08001eb5 	.word	0x08001eb5
 8001bf0:	08001d5d 	.word	0x08001d5d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bf4:	4bb4      	ldr	r3, [pc, #720]	; (8001ec8 <HAL_RCC_GetSysClockFreq+0x338>)
 8001bf6:	613b      	str	r3, [r7, #16]
       break;
 8001bf8:	e15f      	b.n	8001eba <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bfa:	4bb4      	ldr	r3, [pc, #720]	; (8001ecc <HAL_RCC_GetSysClockFreq+0x33c>)
 8001bfc:	613b      	str	r3, [r7, #16]
      break;
 8001bfe:	e15c      	b.n	8001eba <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c00:	4bb0      	ldr	r3, [pc, #704]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x334>)
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c08:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c0a:	4bae      	ldr	r3, [pc, #696]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x334>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d04a      	beq.n	8001cac <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c16:	4bab      	ldr	r3, [pc, #684]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x334>)
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	099b      	lsrs	r3, r3, #6
 8001c1c:	f04f 0400 	mov.w	r4, #0
 8001c20:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001c24:	f04f 0200 	mov.w	r2, #0
 8001c28:	ea03 0501 	and.w	r5, r3, r1
 8001c2c:	ea04 0602 	and.w	r6, r4, r2
 8001c30:	4629      	mov	r1, r5
 8001c32:	4632      	mov	r2, r6
 8001c34:	f04f 0300 	mov.w	r3, #0
 8001c38:	f04f 0400 	mov.w	r4, #0
 8001c3c:	0154      	lsls	r4, r2, #5
 8001c3e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c42:	014b      	lsls	r3, r1, #5
 8001c44:	4619      	mov	r1, r3
 8001c46:	4622      	mov	r2, r4
 8001c48:	1b49      	subs	r1, r1, r5
 8001c4a:	eb62 0206 	sbc.w	r2, r2, r6
 8001c4e:	f04f 0300 	mov.w	r3, #0
 8001c52:	f04f 0400 	mov.w	r4, #0
 8001c56:	0194      	lsls	r4, r2, #6
 8001c58:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001c5c:	018b      	lsls	r3, r1, #6
 8001c5e:	1a5b      	subs	r3, r3, r1
 8001c60:	eb64 0402 	sbc.w	r4, r4, r2
 8001c64:	f04f 0100 	mov.w	r1, #0
 8001c68:	f04f 0200 	mov.w	r2, #0
 8001c6c:	00e2      	lsls	r2, r4, #3
 8001c6e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001c72:	00d9      	lsls	r1, r3, #3
 8001c74:	460b      	mov	r3, r1
 8001c76:	4614      	mov	r4, r2
 8001c78:	195b      	adds	r3, r3, r5
 8001c7a:	eb44 0406 	adc.w	r4, r4, r6
 8001c7e:	f04f 0100 	mov.w	r1, #0
 8001c82:	f04f 0200 	mov.w	r2, #0
 8001c86:	0262      	lsls	r2, r4, #9
 8001c88:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001c8c:	0259      	lsls	r1, r3, #9
 8001c8e:	460b      	mov	r3, r1
 8001c90:	4614      	mov	r4, r2
 8001c92:	4618      	mov	r0, r3
 8001c94:	4621      	mov	r1, r4
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	f04f 0400 	mov.w	r4, #0
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	4623      	mov	r3, r4
 8001ca0:	f7fe fb0e 	bl	80002c0 <__aeabi_uldivmod>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	460c      	mov	r4, r1
 8001ca8:	617b      	str	r3, [r7, #20]
 8001caa:	e049      	b.n	8001d40 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cac:	4b85      	ldr	r3, [pc, #532]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x334>)
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	099b      	lsrs	r3, r3, #6
 8001cb2:	f04f 0400 	mov.w	r4, #0
 8001cb6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001cba:	f04f 0200 	mov.w	r2, #0
 8001cbe:	ea03 0501 	and.w	r5, r3, r1
 8001cc2:	ea04 0602 	and.w	r6, r4, r2
 8001cc6:	4629      	mov	r1, r5
 8001cc8:	4632      	mov	r2, r6
 8001cca:	f04f 0300 	mov.w	r3, #0
 8001cce:	f04f 0400 	mov.w	r4, #0
 8001cd2:	0154      	lsls	r4, r2, #5
 8001cd4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001cd8:	014b      	lsls	r3, r1, #5
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4622      	mov	r2, r4
 8001cde:	1b49      	subs	r1, r1, r5
 8001ce0:	eb62 0206 	sbc.w	r2, r2, r6
 8001ce4:	f04f 0300 	mov.w	r3, #0
 8001ce8:	f04f 0400 	mov.w	r4, #0
 8001cec:	0194      	lsls	r4, r2, #6
 8001cee:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001cf2:	018b      	lsls	r3, r1, #6
 8001cf4:	1a5b      	subs	r3, r3, r1
 8001cf6:	eb64 0402 	sbc.w	r4, r4, r2
 8001cfa:	f04f 0100 	mov.w	r1, #0
 8001cfe:	f04f 0200 	mov.w	r2, #0
 8001d02:	00e2      	lsls	r2, r4, #3
 8001d04:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001d08:	00d9      	lsls	r1, r3, #3
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	4614      	mov	r4, r2
 8001d0e:	195b      	adds	r3, r3, r5
 8001d10:	eb44 0406 	adc.w	r4, r4, r6
 8001d14:	f04f 0100 	mov.w	r1, #0
 8001d18:	f04f 0200 	mov.w	r2, #0
 8001d1c:	02a2      	lsls	r2, r4, #10
 8001d1e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001d22:	0299      	lsls	r1, r3, #10
 8001d24:	460b      	mov	r3, r1
 8001d26:	4614      	mov	r4, r2
 8001d28:	4618      	mov	r0, r3
 8001d2a:	4621      	mov	r1, r4
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f04f 0400 	mov.w	r4, #0
 8001d32:	461a      	mov	r2, r3
 8001d34:	4623      	mov	r3, r4
 8001d36:	f7fe fac3 	bl	80002c0 <__aeabi_uldivmod>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	460c      	mov	r4, r1
 8001d3e:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d40:	4b60      	ldr	r3, [pc, #384]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x334>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	0c1b      	lsrs	r3, r3, #16
 8001d46:	f003 0303 	and.w	r3, r3, #3
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8001d50:	697a      	ldr	r2, [r7, #20]
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d58:	613b      	str	r3, [r7, #16]
      break;
 8001d5a:	e0ae      	b.n	8001eba <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d5c:	4b59      	ldr	r3, [pc, #356]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x334>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d64:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d66:	4b57      	ldr	r3, [pc, #348]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x334>)
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d04a      	beq.n	8001e08 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d72:	4b54      	ldr	r3, [pc, #336]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x334>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	099b      	lsrs	r3, r3, #6
 8001d78:	f04f 0400 	mov.w	r4, #0
 8001d7c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001d80:	f04f 0200 	mov.w	r2, #0
 8001d84:	ea03 0501 	and.w	r5, r3, r1
 8001d88:	ea04 0602 	and.w	r6, r4, r2
 8001d8c:	4629      	mov	r1, r5
 8001d8e:	4632      	mov	r2, r6
 8001d90:	f04f 0300 	mov.w	r3, #0
 8001d94:	f04f 0400 	mov.w	r4, #0
 8001d98:	0154      	lsls	r4, r2, #5
 8001d9a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001d9e:	014b      	lsls	r3, r1, #5
 8001da0:	4619      	mov	r1, r3
 8001da2:	4622      	mov	r2, r4
 8001da4:	1b49      	subs	r1, r1, r5
 8001da6:	eb62 0206 	sbc.w	r2, r2, r6
 8001daa:	f04f 0300 	mov.w	r3, #0
 8001dae:	f04f 0400 	mov.w	r4, #0
 8001db2:	0194      	lsls	r4, r2, #6
 8001db4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001db8:	018b      	lsls	r3, r1, #6
 8001dba:	1a5b      	subs	r3, r3, r1
 8001dbc:	eb64 0402 	sbc.w	r4, r4, r2
 8001dc0:	f04f 0100 	mov.w	r1, #0
 8001dc4:	f04f 0200 	mov.w	r2, #0
 8001dc8:	00e2      	lsls	r2, r4, #3
 8001dca:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001dce:	00d9      	lsls	r1, r3, #3
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	4614      	mov	r4, r2
 8001dd4:	195b      	adds	r3, r3, r5
 8001dd6:	eb44 0406 	adc.w	r4, r4, r6
 8001dda:	f04f 0100 	mov.w	r1, #0
 8001dde:	f04f 0200 	mov.w	r2, #0
 8001de2:	0262      	lsls	r2, r4, #9
 8001de4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001de8:	0259      	lsls	r1, r3, #9
 8001dea:	460b      	mov	r3, r1
 8001dec:	4614      	mov	r4, r2
 8001dee:	4618      	mov	r0, r3
 8001df0:	4621      	mov	r1, r4
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	f04f 0400 	mov.w	r4, #0
 8001df8:	461a      	mov	r2, r3
 8001dfa:	4623      	mov	r3, r4
 8001dfc:	f7fe fa60 	bl	80002c0 <__aeabi_uldivmod>
 8001e00:	4603      	mov	r3, r0
 8001e02:	460c      	mov	r4, r1
 8001e04:	617b      	str	r3, [r7, #20]
 8001e06:	e049      	b.n	8001e9c <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e08:	4b2e      	ldr	r3, [pc, #184]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x334>)
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	099b      	lsrs	r3, r3, #6
 8001e0e:	f04f 0400 	mov.w	r4, #0
 8001e12:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001e16:	f04f 0200 	mov.w	r2, #0
 8001e1a:	ea03 0501 	and.w	r5, r3, r1
 8001e1e:	ea04 0602 	and.w	r6, r4, r2
 8001e22:	4629      	mov	r1, r5
 8001e24:	4632      	mov	r2, r6
 8001e26:	f04f 0300 	mov.w	r3, #0
 8001e2a:	f04f 0400 	mov.w	r4, #0
 8001e2e:	0154      	lsls	r4, r2, #5
 8001e30:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001e34:	014b      	lsls	r3, r1, #5
 8001e36:	4619      	mov	r1, r3
 8001e38:	4622      	mov	r2, r4
 8001e3a:	1b49      	subs	r1, r1, r5
 8001e3c:	eb62 0206 	sbc.w	r2, r2, r6
 8001e40:	f04f 0300 	mov.w	r3, #0
 8001e44:	f04f 0400 	mov.w	r4, #0
 8001e48:	0194      	lsls	r4, r2, #6
 8001e4a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001e4e:	018b      	lsls	r3, r1, #6
 8001e50:	1a5b      	subs	r3, r3, r1
 8001e52:	eb64 0402 	sbc.w	r4, r4, r2
 8001e56:	f04f 0100 	mov.w	r1, #0
 8001e5a:	f04f 0200 	mov.w	r2, #0
 8001e5e:	00e2      	lsls	r2, r4, #3
 8001e60:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001e64:	00d9      	lsls	r1, r3, #3
 8001e66:	460b      	mov	r3, r1
 8001e68:	4614      	mov	r4, r2
 8001e6a:	195b      	adds	r3, r3, r5
 8001e6c:	eb44 0406 	adc.w	r4, r4, r6
 8001e70:	f04f 0100 	mov.w	r1, #0
 8001e74:	f04f 0200 	mov.w	r2, #0
 8001e78:	02a2      	lsls	r2, r4, #10
 8001e7a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001e7e:	0299      	lsls	r1, r3, #10
 8001e80:	460b      	mov	r3, r1
 8001e82:	4614      	mov	r4, r2
 8001e84:	4618      	mov	r0, r3
 8001e86:	4621      	mov	r1, r4
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	f04f 0400 	mov.w	r4, #0
 8001e8e:	461a      	mov	r2, r3
 8001e90:	4623      	mov	r3, r4
 8001e92:	f7fe fa15 	bl	80002c0 <__aeabi_uldivmod>
 8001e96:	4603      	mov	r3, r0
 8001e98:	460c      	mov	r4, r1
 8001e9a:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001e9c:	4b09      	ldr	r3, [pc, #36]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x334>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	0f1b      	lsrs	r3, r3, #28
 8001ea2:	f003 0307 	and.w	r3, r3, #7
 8001ea6:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8001ea8:	697a      	ldr	r2, [r7, #20]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eb0:	613b      	str	r3, [r7, #16]
      break;
 8001eb2:	e002      	b.n	8001eba <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001eb4:	4b04      	ldr	r3, [pc, #16]	; (8001ec8 <HAL_RCC_GetSysClockFreq+0x338>)
 8001eb6:	613b      	str	r3, [r7, #16]
      break;
 8001eb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001eba:	693b      	ldr	r3, [r7, #16]
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	371c      	adds	r7, #28
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ec4:	40023800 	.word	0x40023800
 8001ec8:	00f42400 	.word	0x00f42400
 8001ecc:	007a1200 	.word	0x007a1200

08001ed0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b086      	sub	sp, #24
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 0301 	and.w	r3, r3, #1
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	f000 8083 	beq.w	8001ff0 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001eea:	4b95      	ldr	r3, [pc, #596]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	f003 030c 	and.w	r3, r3, #12
 8001ef2:	2b04      	cmp	r3, #4
 8001ef4:	d019      	beq.n	8001f2a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001ef6:	4b92      	ldr	r3, [pc, #584]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001efe:	2b08      	cmp	r3, #8
 8001f00:	d106      	bne.n	8001f10 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001f02:	4b8f      	ldr	r3, [pc, #572]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f0a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f0e:	d00c      	beq.n	8001f2a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f10:	4b8b      	ldr	r3, [pc, #556]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001f18:	2b0c      	cmp	r3, #12
 8001f1a:	d112      	bne.n	8001f42 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f1c:	4b88      	ldr	r3, [pc, #544]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f24:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f28:	d10b      	bne.n	8001f42 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f2a:	4b85      	ldr	r3, [pc, #532]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d05b      	beq.n	8001fee <HAL_RCC_OscConfig+0x11e>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d157      	bne.n	8001fee <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e216      	b.n	8002370 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f4a:	d106      	bne.n	8001f5a <HAL_RCC_OscConfig+0x8a>
 8001f4c:	4b7c      	ldr	r3, [pc, #496]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a7b      	ldr	r2, [pc, #492]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8001f52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f56:	6013      	str	r3, [r2, #0]
 8001f58:	e01d      	b.n	8001f96 <HAL_RCC_OscConfig+0xc6>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f62:	d10c      	bne.n	8001f7e <HAL_RCC_OscConfig+0xae>
 8001f64:	4b76      	ldr	r3, [pc, #472]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a75      	ldr	r2, [pc, #468]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8001f6a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f6e:	6013      	str	r3, [r2, #0]
 8001f70:	4b73      	ldr	r3, [pc, #460]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a72      	ldr	r2, [pc, #456]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8001f76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f7a:	6013      	str	r3, [r2, #0]
 8001f7c:	e00b      	b.n	8001f96 <HAL_RCC_OscConfig+0xc6>
 8001f7e:	4b70      	ldr	r3, [pc, #448]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a6f      	ldr	r2, [pc, #444]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8001f84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f88:	6013      	str	r3, [r2, #0]
 8001f8a:	4b6d      	ldr	r3, [pc, #436]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a6c      	ldr	r2, [pc, #432]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8001f90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f94:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d013      	beq.n	8001fc6 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f9e:	f7fe fe97 	bl	8000cd0 <HAL_GetTick>
 8001fa2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fa4:	e008      	b.n	8001fb8 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fa6:	f7fe fe93 	bl	8000cd0 <HAL_GetTick>
 8001faa:	4602      	mov	r2, r0
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	1ad3      	subs	r3, r2, r3
 8001fb0:	2b64      	cmp	r3, #100	; 0x64
 8001fb2:	d901      	bls.n	8001fb8 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	e1db      	b.n	8002370 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fb8:	4b61      	ldr	r3, [pc, #388]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d0f0      	beq.n	8001fa6 <HAL_RCC_OscConfig+0xd6>
 8001fc4:	e014      	b.n	8001ff0 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fc6:	f7fe fe83 	bl	8000cd0 <HAL_GetTick>
 8001fca:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fcc:	e008      	b.n	8001fe0 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fce:	f7fe fe7f 	bl	8000cd0 <HAL_GetTick>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	1ad3      	subs	r3, r2, r3
 8001fd8:	2b64      	cmp	r3, #100	; 0x64
 8001fda:	d901      	bls.n	8001fe0 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	e1c7      	b.n	8002370 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fe0:	4b57      	ldr	r3, [pc, #348]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d1f0      	bne.n	8001fce <HAL_RCC_OscConfig+0xfe>
 8001fec:	e000      	b.n	8001ff0 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fee:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f003 0302 	and.w	r3, r3, #2
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d06f      	beq.n	80020dc <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001ffc:	4b50      	ldr	r3, [pc, #320]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	f003 030c 	and.w	r3, r3, #12
 8002004:	2b00      	cmp	r3, #0
 8002006:	d017      	beq.n	8002038 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002008:	4b4d      	ldr	r3, [pc, #308]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002010:	2b08      	cmp	r3, #8
 8002012:	d105      	bne.n	8002020 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002014:	4b4a      	ldr	r3, [pc, #296]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800201c:	2b00      	cmp	r3, #0
 800201e:	d00b      	beq.n	8002038 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002020:	4b47      	ldr	r3, [pc, #284]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002028:	2b0c      	cmp	r3, #12
 800202a:	d11c      	bne.n	8002066 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800202c:	4b44      	ldr	r3, [pc, #272]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002034:	2b00      	cmp	r3, #0
 8002036:	d116      	bne.n	8002066 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002038:	4b41      	ldr	r3, [pc, #260]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 0302 	and.w	r3, r3, #2
 8002040:	2b00      	cmp	r3, #0
 8002042:	d005      	beq.n	8002050 <HAL_RCC_OscConfig+0x180>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	2b01      	cmp	r3, #1
 800204a:	d001      	beq.n	8002050 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e18f      	b.n	8002370 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002050:	4b3b      	ldr	r3, [pc, #236]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	691b      	ldr	r3, [r3, #16]
 800205c:	00db      	lsls	r3, r3, #3
 800205e:	4938      	ldr	r1, [pc, #224]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8002060:	4313      	orrs	r3, r2
 8002062:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002064:	e03a      	b.n	80020dc <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	68db      	ldr	r3, [r3, #12]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d020      	beq.n	80020b0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800206e:	4b35      	ldr	r3, [pc, #212]	; (8002144 <HAL_RCC_OscConfig+0x274>)
 8002070:	2201      	movs	r2, #1
 8002072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002074:	f7fe fe2c 	bl	8000cd0 <HAL_GetTick>
 8002078:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800207a:	e008      	b.n	800208e <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800207c:	f7fe fe28 	bl	8000cd0 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	2b02      	cmp	r3, #2
 8002088:	d901      	bls.n	800208e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	e170      	b.n	8002370 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800208e:	4b2c      	ldr	r3, [pc, #176]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0302 	and.w	r3, r3, #2
 8002096:	2b00      	cmp	r3, #0
 8002098:	d0f0      	beq.n	800207c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800209a:	4b29      	ldr	r3, [pc, #164]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	691b      	ldr	r3, [r3, #16]
 80020a6:	00db      	lsls	r3, r3, #3
 80020a8:	4925      	ldr	r1, [pc, #148]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 80020aa:	4313      	orrs	r3, r2
 80020ac:	600b      	str	r3, [r1, #0]
 80020ae:	e015      	b.n	80020dc <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020b0:	4b24      	ldr	r3, [pc, #144]	; (8002144 <HAL_RCC_OscConfig+0x274>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020b6:	f7fe fe0b 	bl	8000cd0 <HAL_GetTick>
 80020ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020bc:	e008      	b.n	80020d0 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020be:	f7fe fe07 	bl	8000cd0 <HAL_GetTick>
 80020c2:	4602      	mov	r2, r0
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	d901      	bls.n	80020d0 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	e14f      	b.n	8002370 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020d0:	4b1b      	ldr	r3, [pc, #108]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0302 	and.w	r3, r3, #2
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d1f0      	bne.n	80020be <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0308 	and.w	r3, r3, #8
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d037      	beq.n	8002158 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	695b      	ldr	r3, [r3, #20]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d016      	beq.n	800211e <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020f0:	4b15      	ldr	r3, [pc, #84]	; (8002148 <HAL_RCC_OscConfig+0x278>)
 80020f2:	2201      	movs	r2, #1
 80020f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020f6:	f7fe fdeb 	bl	8000cd0 <HAL_GetTick>
 80020fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020fc:	e008      	b.n	8002110 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020fe:	f7fe fde7 	bl	8000cd0 <HAL_GetTick>
 8002102:	4602      	mov	r2, r0
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	2b02      	cmp	r3, #2
 800210a:	d901      	bls.n	8002110 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e12f      	b.n	8002370 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002110:	4b0b      	ldr	r3, [pc, #44]	; (8002140 <HAL_RCC_OscConfig+0x270>)
 8002112:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002114:	f003 0302 	and.w	r3, r3, #2
 8002118:	2b00      	cmp	r3, #0
 800211a:	d0f0      	beq.n	80020fe <HAL_RCC_OscConfig+0x22e>
 800211c:	e01c      	b.n	8002158 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800211e:	4b0a      	ldr	r3, [pc, #40]	; (8002148 <HAL_RCC_OscConfig+0x278>)
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002124:	f7fe fdd4 	bl	8000cd0 <HAL_GetTick>
 8002128:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800212a:	e00f      	b.n	800214c <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800212c:	f7fe fdd0 	bl	8000cd0 <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	2b02      	cmp	r3, #2
 8002138:	d908      	bls.n	800214c <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e118      	b.n	8002370 <HAL_RCC_OscConfig+0x4a0>
 800213e:	bf00      	nop
 8002140:	40023800 	.word	0x40023800
 8002144:	42470000 	.word	0x42470000
 8002148:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800214c:	4b8a      	ldr	r3, [pc, #552]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 800214e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002150:	f003 0302 	and.w	r3, r3, #2
 8002154:	2b00      	cmp	r3, #0
 8002156:	d1e9      	bne.n	800212c <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0304 	and.w	r3, r3, #4
 8002160:	2b00      	cmp	r3, #0
 8002162:	f000 8097 	beq.w	8002294 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002166:	2300      	movs	r3, #0
 8002168:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800216a:	4b83      	ldr	r3, [pc, #524]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 800216c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d10f      	bne.n	8002196 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	60fb      	str	r3, [r7, #12]
 800217a:	4b7f      	ldr	r3, [pc, #508]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 800217c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217e:	4a7e      	ldr	r2, [pc, #504]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 8002180:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002184:	6413      	str	r3, [r2, #64]	; 0x40
 8002186:	4b7c      	ldr	r3, [pc, #496]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 8002188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800218e:	60fb      	str	r3, [r7, #12]
 8002190:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002192:	2301      	movs	r3, #1
 8002194:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002196:	4b79      	ldr	r3, [pc, #484]	; (800237c <HAL_RCC_OscConfig+0x4ac>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d118      	bne.n	80021d4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021a2:	4b76      	ldr	r3, [pc, #472]	; (800237c <HAL_RCC_OscConfig+0x4ac>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a75      	ldr	r2, [pc, #468]	; (800237c <HAL_RCC_OscConfig+0x4ac>)
 80021a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021ae:	f7fe fd8f 	bl	8000cd0 <HAL_GetTick>
 80021b2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b4:	e008      	b.n	80021c8 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021b6:	f7fe fd8b 	bl	8000cd0 <HAL_GetTick>
 80021ba:	4602      	mov	r2, r0
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d901      	bls.n	80021c8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80021c4:	2303      	movs	r3, #3
 80021c6:	e0d3      	b.n	8002370 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021c8:	4b6c      	ldr	r3, [pc, #432]	; (800237c <HAL_RCC_OscConfig+0x4ac>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d0f0      	beq.n	80021b6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d106      	bne.n	80021ea <HAL_RCC_OscConfig+0x31a>
 80021dc:	4b66      	ldr	r3, [pc, #408]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 80021de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021e0:	4a65      	ldr	r2, [pc, #404]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 80021e2:	f043 0301 	orr.w	r3, r3, #1
 80021e6:	6713      	str	r3, [r2, #112]	; 0x70
 80021e8:	e01c      	b.n	8002224 <HAL_RCC_OscConfig+0x354>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	2b05      	cmp	r3, #5
 80021f0:	d10c      	bne.n	800220c <HAL_RCC_OscConfig+0x33c>
 80021f2:	4b61      	ldr	r3, [pc, #388]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 80021f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021f6:	4a60      	ldr	r2, [pc, #384]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 80021f8:	f043 0304 	orr.w	r3, r3, #4
 80021fc:	6713      	str	r3, [r2, #112]	; 0x70
 80021fe:	4b5e      	ldr	r3, [pc, #376]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 8002200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002202:	4a5d      	ldr	r2, [pc, #372]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 8002204:	f043 0301 	orr.w	r3, r3, #1
 8002208:	6713      	str	r3, [r2, #112]	; 0x70
 800220a:	e00b      	b.n	8002224 <HAL_RCC_OscConfig+0x354>
 800220c:	4b5a      	ldr	r3, [pc, #360]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 800220e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002210:	4a59      	ldr	r2, [pc, #356]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 8002212:	f023 0301 	bic.w	r3, r3, #1
 8002216:	6713      	str	r3, [r2, #112]	; 0x70
 8002218:	4b57      	ldr	r3, [pc, #348]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 800221a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800221c:	4a56      	ldr	r2, [pc, #344]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 800221e:	f023 0304 	bic.w	r3, r3, #4
 8002222:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d015      	beq.n	8002258 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800222c:	f7fe fd50 	bl	8000cd0 <HAL_GetTick>
 8002230:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002232:	e00a      	b.n	800224a <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002234:	f7fe fd4c 	bl	8000cd0 <HAL_GetTick>
 8002238:	4602      	mov	r2, r0
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002242:	4293      	cmp	r3, r2
 8002244:	d901      	bls.n	800224a <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e092      	b.n	8002370 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800224a:	4b4b      	ldr	r3, [pc, #300]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 800224c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800224e:	f003 0302 	and.w	r3, r3, #2
 8002252:	2b00      	cmp	r3, #0
 8002254:	d0ee      	beq.n	8002234 <HAL_RCC_OscConfig+0x364>
 8002256:	e014      	b.n	8002282 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002258:	f7fe fd3a 	bl	8000cd0 <HAL_GetTick>
 800225c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800225e:	e00a      	b.n	8002276 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002260:	f7fe fd36 	bl	8000cd0 <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	f241 3288 	movw	r2, #5000	; 0x1388
 800226e:	4293      	cmp	r3, r2
 8002270:	d901      	bls.n	8002276 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e07c      	b.n	8002370 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002276:	4b40      	ldr	r3, [pc, #256]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 8002278:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1ee      	bne.n	8002260 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002282:	7dfb      	ldrb	r3, [r7, #23]
 8002284:	2b01      	cmp	r3, #1
 8002286:	d105      	bne.n	8002294 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002288:	4b3b      	ldr	r3, [pc, #236]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 800228a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228c:	4a3a      	ldr	r2, [pc, #232]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 800228e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002292:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	699b      	ldr	r3, [r3, #24]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d068      	beq.n	800236e <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800229c:	4b36      	ldr	r3, [pc, #216]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f003 030c 	and.w	r3, r3, #12
 80022a4:	2b08      	cmp	r3, #8
 80022a6:	d060      	beq.n	800236a <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d145      	bne.n	800233c <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022b0:	4b33      	ldr	r3, [pc, #204]	; (8002380 <HAL_RCC_OscConfig+0x4b0>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b6:	f7fe fd0b 	bl	8000cd0 <HAL_GetTick>
 80022ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022bc:	e008      	b.n	80022d0 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022be:	f7fe fd07 	bl	8000cd0 <HAL_GetTick>
 80022c2:	4602      	mov	r2, r0
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d901      	bls.n	80022d0 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 80022cc:	2303      	movs	r3, #3
 80022ce:	e04f      	b.n	8002370 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022d0:	4b29      	ldr	r3, [pc, #164]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d1f0      	bne.n	80022be <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	69da      	ldr	r2, [r3, #28]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a1b      	ldr	r3, [r3, #32]
 80022e4:	431a      	orrs	r2, r3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ea:	019b      	lsls	r3, r3, #6
 80022ec:	431a      	orrs	r2, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f2:	085b      	lsrs	r3, r3, #1
 80022f4:	3b01      	subs	r3, #1
 80022f6:	041b      	lsls	r3, r3, #16
 80022f8:	431a      	orrs	r2, r3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022fe:	061b      	lsls	r3, r3, #24
 8002300:	431a      	orrs	r2, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002306:	071b      	lsls	r3, r3, #28
 8002308:	491b      	ldr	r1, [pc, #108]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 800230a:	4313      	orrs	r3, r2
 800230c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800230e:	4b1c      	ldr	r3, [pc, #112]	; (8002380 <HAL_RCC_OscConfig+0x4b0>)
 8002310:	2201      	movs	r2, #1
 8002312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002314:	f7fe fcdc 	bl	8000cd0 <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800231a:	e008      	b.n	800232e <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800231c:	f7fe fcd8 	bl	8000cd0 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b02      	cmp	r3, #2
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e020      	b.n	8002370 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800232e:	4b12      	ldr	r3, [pc, #72]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d0f0      	beq.n	800231c <HAL_RCC_OscConfig+0x44c>
 800233a:	e018      	b.n	800236e <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800233c:	4b10      	ldr	r3, [pc, #64]	; (8002380 <HAL_RCC_OscConfig+0x4b0>)
 800233e:	2200      	movs	r2, #0
 8002340:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002342:	f7fe fcc5 	bl	8000cd0 <HAL_GetTick>
 8002346:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002348:	e008      	b.n	800235c <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800234a:	f7fe fcc1 	bl	8000cd0 <HAL_GetTick>
 800234e:	4602      	mov	r2, r0
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	2b02      	cmp	r3, #2
 8002356:	d901      	bls.n	800235c <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8002358:	2303      	movs	r3, #3
 800235a:	e009      	b.n	8002370 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800235c:	4b06      	ldr	r3, [pc, #24]	; (8002378 <HAL_RCC_OscConfig+0x4a8>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002364:	2b00      	cmp	r3, #0
 8002366:	d1f0      	bne.n	800234a <HAL_RCC_OscConfig+0x47a>
 8002368:	e001      	b.n	800236e <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e000      	b.n	8002370 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800236e:	2300      	movs	r3, #0
}
 8002370:	4618      	mov	r0, r3
 8002372:	3718      	adds	r7, #24
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	40023800 	.word	0x40023800
 800237c:	40007000 	.word	0x40007000
 8002380:	42470060 	.word	0x42470060

08002384 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d101      	bne.n	8002396 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e083      	b.n	800249e <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	7f5b      	ldrb	r3, [r3, #29]
 800239a:	b2db      	uxtb	r3, r3
 800239c:	2b00      	cmp	r3, #0
 800239e:	d105      	bne.n	80023ac <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2200      	movs	r2, #0
 80023a4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f7fe fb3c 	bl	8000a24 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2202      	movs	r2, #2
 80023b0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	22ca      	movs	r2, #202	; 0xca
 80023b8:	625a      	str	r2, [r3, #36]	; 0x24
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2253      	movs	r2, #83	; 0x53
 80023c0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f000 faa8 	bl	8002918 <RTC_EnterInitMode>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d008      	beq.n	80023e0 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	22ff      	movs	r2, #255	; 0xff
 80023d4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2204      	movs	r2, #4
 80023da:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e05e      	b.n	800249e <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	6812      	ldr	r2, [r2, #0]
 80023ea:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80023ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80023f2:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	6899      	ldr	r1, [r3, #8]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685a      	ldr	r2, [r3, #4]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	691b      	ldr	r3, [r3, #16]
 8002402:	431a      	orrs	r2, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	695b      	ldr	r3, [r3, #20]
 8002408:	431a      	orrs	r2, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	430a      	orrs	r2, r1
 8002410:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	68d2      	ldr	r2, [r2, #12]
 800241a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	6919      	ldr	r1, [r3, #16]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	041a      	lsls	r2, r3, #16
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	430a      	orrs	r2, r1
 800242e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	68da      	ldr	r2, [r3, #12]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800243e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	f003 0320 	and.w	r3, r3, #32
 800244a:	2b00      	cmp	r3, #0
 800244c:	d10e      	bne.n	800246c <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f000 fa3a 	bl	80028c8 <HAL_RTC_WaitForSynchro>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d008      	beq.n	800246c <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	22ff      	movs	r2, #255	; 0xff
 8002460:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2204      	movs	r2, #4
 8002466:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e018      	b.n	800249e <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800247a:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	699a      	ldr	r2, [r3, #24]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	430a      	orrs	r2, r1
 800248c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	22ff      	movs	r2, #255	; 0xff
 8002494:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2201      	movs	r2, #1
 800249a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800249c:	2300      	movs	r3, #0
  }
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3708      	adds	r7, #8
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}

080024a6 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80024a6:	b590      	push	{r4, r7, lr}
 80024a8:	b087      	sub	sp, #28
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	60f8      	str	r0, [r7, #12]
 80024ae:	60b9      	str	r1, [r7, #8]
 80024b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80024b2:	2300      	movs	r3, #0
 80024b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	7f1b      	ldrb	r3, [r3, #28]
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d101      	bne.n	80024c2 <HAL_RTC_SetTime+0x1c>
 80024be:	2302      	movs	r3, #2
 80024c0:	e0aa      	b.n	8002618 <HAL_RTC_SetTime+0x172>
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2201      	movs	r2, #1
 80024c6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2202      	movs	r2, #2
 80024cc:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d126      	bne.n	8002522 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d102      	bne.n	80024e8 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	2200      	movs	r2, #0
 80024e6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f000 fa3f 	bl	8002970 <RTC_ByteToBcd2>
 80024f2:	4603      	mov	r3, r0
 80024f4:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	785b      	ldrb	r3, [r3, #1]
 80024fa:	4618      	mov	r0, r3
 80024fc:	f000 fa38 	bl	8002970 <RTC_ByteToBcd2>
 8002500:	4603      	mov	r3, r0
 8002502:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002504:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	789b      	ldrb	r3, [r3, #2]
 800250a:	4618      	mov	r0, r3
 800250c:	f000 fa30 	bl	8002970 <RTC_ByteToBcd2>
 8002510:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002512:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	78db      	ldrb	r3, [r3, #3]
 800251a:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800251c:	4313      	orrs	r3, r2
 800251e:	617b      	str	r3, [r7, #20]
 8002520:	e018      	b.n	8002554 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800252c:	2b00      	cmp	r3, #0
 800252e:	d102      	bne.n	8002536 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	2200      	movs	r2, #0
 8002534:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	781b      	ldrb	r3, [r3, #0]
 800253a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	785b      	ldrb	r3, [r3, #1]
 8002540:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002542:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8002544:	68ba      	ldr	r2, [r7, #8]
 8002546:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002548:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	78db      	ldrb	r3, [r3, #3]
 800254e:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002550:	4313      	orrs	r3, r2
 8002552:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	22ca      	movs	r2, #202	; 0xca
 800255a:	625a      	str	r2, [r3, #36]	; 0x24
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2253      	movs	r2, #83	; 0x53
 8002562:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002564:	68f8      	ldr	r0, [r7, #12]
 8002566:	f000 f9d7 	bl	8002918 <RTC_EnterInitMode>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d00b      	beq.n	8002588 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	22ff      	movs	r2, #255	; 0xff
 8002576:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2204      	movs	r2, #4
 800257c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2200      	movs	r2, #0
 8002582:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	e047      	b.n	8002618 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002592:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002596:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689a      	ldr	r2, [r3, #8]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80025a6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6899      	ldr	r1, [r3, #8]
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	68da      	ldr	r2, [r3, #12]
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	691b      	ldr	r3, [r3, #16]
 80025b6:	431a      	orrs	r2, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	430a      	orrs	r2, r1
 80025be:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	68da      	ldr	r2, [r3, #12]
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80025ce:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	f003 0320 	and.w	r3, r3, #32
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d111      	bne.n	8002602 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80025de:	68f8      	ldr	r0, [r7, #12]
 80025e0:	f000 f972 	bl	80028c8 <HAL_RTC_WaitForSynchro>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d00b      	beq.n	8002602 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	22ff      	movs	r2, #255	; 0xff
 80025f0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2204      	movs	r2, #4
 80025f6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2200      	movs	r2, #0
 80025fc:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e00a      	b.n	8002618 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	22ff      	movs	r2, #255	; 0xff
 8002608:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2201      	movs	r2, #1
 800260e:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2200      	movs	r2, #0
 8002614:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8002616:	2300      	movs	r3, #0
  }
}
 8002618:	4618      	mov	r0, r3
 800261a:	371c      	adds	r7, #28
 800261c:	46bd      	mov	sp, r7
 800261e:	bd90      	pop	{r4, r7, pc}

08002620 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b086      	sub	sp, #24
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800262c:	2300      	movs	r3, #0
 800262e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	691b      	ldr	r3, [r3, #16]
 8002640:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002652:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002656:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	0c1b      	lsrs	r3, r3, #16
 800265c:	b2db      	uxtb	r3, r3
 800265e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002662:	b2da      	uxtb	r2, r3
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	0a1b      	lsrs	r3, r3, #8
 800266c:	b2db      	uxtb	r3, r3
 800266e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002672:	b2da      	uxtb	r2, r3
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	b2db      	uxtb	r3, r3
 800267c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002680:	b2da      	uxtb	r2, r3
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	0c1b      	lsrs	r3, r3, #16
 800268a:	b2db      	uxtb	r3, r3
 800268c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002690:	b2da      	uxtb	r2, r3
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d11a      	bne.n	80026d2 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f000 f983 	bl	80029ac <RTC_Bcd2ToByte>
 80026a6:	4603      	mov	r3, r0
 80026a8:	461a      	mov	r2, r3
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	785b      	ldrb	r3, [r3, #1]
 80026b2:	4618      	mov	r0, r3
 80026b4:	f000 f97a 	bl	80029ac <RTC_Bcd2ToByte>
 80026b8:	4603      	mov	r3, r0
 80026ba:	461a      	mov	r2, r3
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	789b      	ldrb	r3, [r3, #2]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f000 f971 	bl	80029ac <RTC_Bcd2ToByte>
 80026ca:	4603      	mov	r3, r0
 80026cc:	461a      	mov	r2, r3
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80026d2:	2300      	movs	r3, #0
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3718      	adds	r7, #24
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}

080026dc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80026dc:	b590      	push	{r4, r7, lr}
 80026de:	b087      	sub	sp, #28
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80026e8:	2300      	movs	r3, #0
 80026ea:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	7f1b      	ldrb	r3, [r3, #28]
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d101      	bne.n	80026f8 <HAL_RTC_SetDate+0x1c>
 80026f4:	2302      	movs	r3, #2
 80026f6:	e094      	b.n	8002822 <HAL_RTC_SetDate+0x146>
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2201      	movs	r2, #1
 80026fc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2202      	movs	r2, #2
 8002702:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d10e      	bne.n	8002728 <HAL_RTC_SetDate+0x4c>
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	785b      	ldrb	r3, [r3, #1]
 800270e:	f003 0310 	and.w	r3, r3, #16
 8002712:	2b00      	cmp	r3, #0
 8002714:	d008      	beq.n	8002728 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	785b      	ldrb	r3, [r3, #1]
 800271a:	f023 0310 	bic.w	r3, r3, #16
 800271e:	b2db      	uxtb	r3, r3
 8002720:	330a      	adds	r3, #10
 8002722:	b2da      	uxtb	r2, r3
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d11c      	bne.n	8002768 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	78db      	ldrb	r3, [r3, #3]
 8002732:	4618      	mov	r0, r3
 8002734:	f000 f91c 	bl	8002970 <RTC_ByteToBcd2>
 8002738:	4603      	mov	r3, r0
 800273a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	785b      	ldrb	r3, [r3, #1]
 8002740:	4618      	mov	r0, r3
 8002742:	f000 f915 	bl	8002970 <RTC_ByteToBcd2>
 8002746:	4603      	mov	r3, r0
 8002748:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800274a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	789b      	ldrb	r3, [r3, #2]
 8002750:	4618      	mov	r0, r3
 8002752:	f000 f90d 	bl	8002970 <RTC_ByteToBcd2>
 8002756:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8002758:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002762:	4313      	orrs	r3, r2
 8002764:	617b      	str	r3, [r7, #20]
 8002766:	e00e      	b.n	8002786 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	78db      	ldrb	r3, [r3, #3]
 800276c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	785b      	ldrb	r3, [r3, #1]
 8002772:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002774:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8002776:	68ba      	ldr	r2, [r7, #8]
 8002778:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800277a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002782:	4313      	orrs	r3, r2
 8002784:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	22ca      	movs	r2, #202	; 0xca
 800278c:	625a      	str	r2, [r3, #36]	; 0x24
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	2253      	movs	r2, #83	; 0x53
 8002794:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002796:	68f8      	ldr	r0, [r7, #12]
 8002798:	f000 f8be 	bl	8002918 <RTC_EnterInitMode>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d00b      	beq.n	80027ba <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	22ff      	movs	r2, #255	; 0xff
 80027a8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2204      	movs	r2, #4
 80027ae:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2200      	movs	r2, #0
 80027b4:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e033      	b.n	8002822 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80027c4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80027c8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	68da      	ldr	r2, [r3, #12]
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027d8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	f003 0320 	and.w	r3, r3, #32
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d111      	bne.n	800280c <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f000 f86d 	bl	80028c8 <HAL_RTC_WaitForSynchro>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d00b      	beq.n	800280c <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	22ff      	movs	r2, #255	; 0xff
 80027fa:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2204      	movs	r2, #4
 8002800:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2200      	movs	r2, #0
 8002806:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e00a      	b.n	8002822 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	22ff      	movs	r2, #255	; 0xff
 8002812:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2201      	movs	r2, #1
 8002818:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2200      	movs	r2, #0
 800281e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8002820:	2300      	movs	r3, #0
  }
}
 8002822:	4618      	mov	r0, r3
 8002824:	371c      	adds	r7, #28
 8002826:	46bd      	mov	sp, r7
 8002828:	bd90      	pop	{r4, r7, pc}

0800282a <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800282a:	b580      	push	{r7, lr}
 800282c:	b086      	sub	sp, #24
 800282e:	af00      	add	r7, sp, #0
 8002830:	60f8      	str	r0, [r7, #12]
 8002832:	60b9      	str	r1, [r7, #8]
 8002834:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002836:	2300      	movs	r3, #0
 8002838:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002844:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002848:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	0c1b      	lsrs	r3, r3, #16
 800284e:	b2da      	uxtb	r2, r3
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	0a1b      	lsrs	r3, r3, #8
 8002858:	b2db      	uxtb	r3, r3
 800285a:	f003 031f 	and.w	r3, r3, #31
 800285e:	b2da      	uxtb	r2, r3
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	b2db      	uxtb	r3, r3
 8002868:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800286c:	b2da      	uxtb	r2, r3
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	0b5b      	lsrs	r3, r3, #13
 8002876:	b2db      	uxtb	r3, r3
 8002878:	f003 0307 	and.w	r3, r3, #7
 800287c:	b2da      	uxtb	r2, r3
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d11a      	bne.n	80028be <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	78db      	ldrb	r3, [r3, #3]
 800288c:	4618      	mov	r0, r3
 800288e:	f000 f88d 	bl	80029ac <RTC_Bcd2ToByte>
 8002892:	4603      	mov	r3, r0
 8002894:	461a      	mov	r2, r3
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	785b      	ldrb	r3, [r3, #1]
 800289e:	4618      	mov	r0, r3
 80028a0:	f000 f884 	bl	80029ac <RTC_Bcd2ToByte>
 80028a4:	4603      	mov	r3, r0
 80028a6:	461a      	mov	r2, r3
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	789b      	ldrb	r3, [r3, #2]
 80028b0:	4618      	mov	r0, r3
 80028b2:	f000 f87b 	bl	80029ac <RTC_Bcd2ToByte>
 80028b6:	4603      	mov	r3, r0
 80028b8:	461a      	mov	r2, r3
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80028be:	2300      	movs	r3, #0
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3718      	adds	r7, #24
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028d0:	2300      	movs	r3, #0
 80028d2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68da      	ldr	r2, [r3, #12]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80028e2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80028e4:	f7fe f9f4 	bl	8000cd0 <HAL_GetTick>
 80028e8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80028ea:	e009      	b.n	8002900 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80028ec:	f7fe f9f0 	bl	8000cd0 <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028fa:	d901      	bls.n	8002900 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e007      	b.n	8002910 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	f003 0320 	and.w	r3, r3, #32
 800290a:	2b00      	cmp	r3, #0
 800290c:	d0ee      	beq.n	80028ec <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800290e:	2300      	movs	r3, #0
}
 8002910:	4618      	mov	r0, r3
 8002912:	3710      	adds	r7, #16
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}

08002918 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002920:	2300      	movs	r3, #0
 8002922:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800292e:	2b00      	cmp	r3, #0
 8002930:	d119      	bne.n	8002966 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f04f 32ff 	mov.w	r2, #4294967295
 800293a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800293c:	f7fe f9c8 	bl	8000cd0 <HAL_GetTick>
 8002940:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002942:	e009      	b.n	8002958 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002944:	f7fe f9c4 	bl	8000cd0 <HAL_GetTick>
 8002948:	4602      	mov	r2, r0
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002952:	d901      	bls.n	8002958 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e007      	b.n	8002968 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	68db      	ldr	r3, [r3, #12]
 800295e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002962:	2b00      	cmp	r3, #0
 8002964:	d0ee      	beq.n	8002944 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8002966:	2300      	movs	r3, #0
}
 8002968:	4618      	mov	r0, r3
 800296a:	3710      	adds	r7, #16
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}

08002970 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002970:	b480      	push	{r7}
 8002972:	b085      	sub	sp, #20
 8002974:	af00      	add	r7, sp, #0
 8002976:	4603      	mov	r3, r0
 8002978:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800297a:	2300      	movs	r3, #0
 800297c:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800297e:	e005      	b.n	800298c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	3301      	adds	r3, #1
 8002984:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8002986:	79fb      	ldrb	r3, [r7, #7]
 8002988:	3b0a      	subs	r3, #10
 800298a:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800298c:	79fb      	ldrb	r3, [r7, #7]
 800298e:	2b09      	cmp	r3, #9
 8002990:	d8f6      	bhi.n	8002980 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	b2db      	uxtb	r3, r3
 8002996:	011b      	lsls	r3, r3, #4
 8002998:	b2da      	uxtb	r2, r3
 800299a:	79fb      	ldrb	r3, [r7, #7]
 800299c:	4313      	orrs	r3, r2
 800299e:	b2db      	uxtb	r3, r3
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3714      	adds	r7, #20
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr

080029ac <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b085      	sub	sp, #20
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80029b6:	2300      	movs	r3, #0
 80029b8:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80029ba:	79fb      	ldrb	r3, [r7, #7]
 80029bc:	091b      	lsrs	r3, r3, #4
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	461a      	mov	r2, r3
 80029c2:	4613      	mov	r3, r2
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	4413      	add	r3, r2
 80029c8:	005b      	lsls	r3, r3, #1
 80029ca:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80029cc:	79fb      	ldrb	r3, [r7, #7]
 80029ce:	f003 030f 	and.w	r3, r3, #15
 80029d2:	b2da      	uxtb	r2, r3
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	4413      	add	r3, r2
 80029da:	b2db      	uxtb	r3, r3
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3714      	adds	r7, #20
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr

080029e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d101      	bne.n	80029fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e03f      	b.n	8002a7a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d106      	bne.n	8002a14 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f7fe f834 	bl	8000a7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2224      	movs	r2, #36	; 0x24
 8002a18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68da      	ldr	r2, [r3, #12]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a2a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f000 f90b 	bl	8002c48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	691a      	ldr	r2, [r3, #16]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a40:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	695a      	ldr	r2, [r3, #20]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a50:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	68da      	ldr	r2, [r3, #12]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a60:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2220      	movs	r2, #32
 8002a6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2220      	movs	r2, #32
 8002a74:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3708      	adds	r7, #8
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}

08002a82 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a82:	b580      	push	{r7, lr}
 8002a84:	b088      	sub	sp, #32
 8002a86:	af02      	add	r7, sp, #8
 8002a88:	60f8      	str	r0, [r7, #12]
 8002a8a:	60b9      	str	r1, [r7, #8]
 8002a8c:	603b      	str	r3, [r7, #0]
 8002a8e:	4613      	mov	r3, r2
 8002a90:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002a92:	2300      	movs	r3, #0
 8002a94:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	2b20      	cmp	r3, #32
 8002aa0:	f040 8083 	bne.w	8002baa <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d002      	beq.n	8002ab0 <HAL_UART_Transmit+0x2e>
 8002aaa:	88fb      	ldrh	r3, [r7, #6]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d101      	bne.n	8002ab4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e07b      	b.n	8002bac <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d101      	bne.n	8002ac2 <HAL_UART_Transmit+0x40>
 8002abe:	2302      	movs	r3, #2
 8002ac0:	e074      	b.n	8002bac <HAL_UART_Transmit+0x12a>
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2221      	movs	r2, #33	; 0x21
 8002ad4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002ad8:	f7fe f8fa 	bl	8000cd0 <HAL_GetTick>
 8002adc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	88fa      	ldrh	r2, [r7, #6]
 8002ae2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	88fa      	ldrh	r2, [r7, #6]
 8002ae8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8002af2:	e042      	b.n	8002b7a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	3b01      	subs	r3, #1
 8002afc:	b29a      	uxth	r2, r3
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b0a:	d122      	bne.n	8002b52 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	9300      	str	r3, [sp, #0]
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	2200      	movs	r2, #0
 8002b14:	2180      	movs	r1, #128	; 0x80
 8002b16:	68f8      	ldr	r0, [r7, #12]
 8002b18:	f000 f84c 	bl	8002bb4 <UART_WaitOnFlagUntilTimeout>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d001      	beq.n	8002b26 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e042      	b.n	8002bac <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	881b      	ldrh	r3, [r3, #0]
 8002b2e:	461a      	mov	r2, r3
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b38:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	691b      	ldr	r3, [r3, #16]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d103      	bne.n	8002b4a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	3302      	adds	r3, #2
 8002b46:	60bb      	str	r3, [r7, #8]
 8002b48:	e017      	b.n	8002b7a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	3301      	adds	r3, #1
 8002b4e:	60bb      	str	r3, [r7, #8]
 8002b50:	e013      	b.n	8002b7a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	9300      	str	r3, [sp, #0]
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	2180      	movs	r1, #128	; 0x80
 8002b5c:	68f8      	ldr	r0, [r7, #12]
 8002b5e:	f000 f829 	bl	8002bb4 <UART_WaitOnFlagUntilTimeout>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e01f      	b.n	8002bac <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	1c5a      	adds	r2, r3, #1
 8002b70:	60ba      	str	r2, [r7, #8]
 8002b72:	781a      	ldrb	r2, [r3, #0]
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d1b7      	bne.n	8002af4 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	9300      	str	r3, [sp, #0]
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	2140      	movs	r1, #64	; 0x40
 8002b8e:	68f8      	ldr	r0, [r7, #12]
 8002b90:	f000 f810 	bl	8002bb4 <UART_WaitOnFlagUntilTimeout>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e006      	b.n	8002bac <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	e000      	b.n	8002bac <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002baa:	2302      	movs	r3, #2
  }
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3718      	adds	r7, #24
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	603b      	str	r3, [r7, #0]
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bc4:	e02c      	b.n	8002c20 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bc6:	69bb      	ldr	r3, [r7, #24]
 8002bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bcc:	d028      	beq.n	8002c20 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002bce:	69bb      	ldr	r3, [r7, #24]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d007      	beq.n	8002be4 <UART_WaitOnFlagUntilTimeout+0x30>
 8002bd4:	f7fe f87c 	bl	8000cd0 <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	69ba      	ldr	r2, [r7, #24]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d21d      	bcs.n	8002c20 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	68da      	ldr	r2, [r3, #12]
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002bf2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	695a      	ldr	r2, [r3, #20]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f022 0201 	bic.w	r2, r2, #1
 8002c02:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2220      	movs	r2, #32
 8002c08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2220      	movs	r2, #32
 8002c10:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	e00f      	b.n	8002c40 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	4013      	ands	r3, r2
 8002c2a:	68ba      	ldr	r2, [r7, #8]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	bf0c      	ite	eq
 8002c30:	2301      	moveq	r3, #1
 8002c32:	2300      	movne	r3, #0
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	461a      	mov	r2, r3
 8002c38:	79fb      	ldrb	r3, [r7, #7]
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d0c3      	beq.n	8002bc6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c3e:	2300      	movs	r3, #0
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3710      	adds	r7, #16
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c4c:	b085      	sub	sp, #20
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	691b      	ldr	r3, [r3, #16]
 8002c58:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	68da      	ldr	r2, [r3, #12]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	430a      	orrs	r2, r1
 8002c66:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	689a      	ldr	r2, [r3, #8]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	691b      	ldr	r3, [r3, #16]
 8002c70:	431a      	orrs	r2, r3
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	695b      	ldr	r3, [r3, #20]
 8002c76:	431a      	orrs	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	69db      	ldr	r3, [r3, #28]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	68db      	ldr	r3, [r3, #12]
 8002c86:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002c8a:	f023 030c 	bic.w	r3, r3, #12
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	6812      	ldr	r2, [r2, #0]
 8002c92:	68f9      	ldr	r1, [r7, #12]
 8002c94:	430b      	orrs	r3, r1
 8002c96:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	699a      	ldr	r2, [r3, #24]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	430a      	orrs	r2, r1
 8002cac:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	69db      	ldr	r3, [r3, #28]
 8002cb2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002cb6:	f040 818b 	bne.w	8002fd0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4ac1      	ldr	r2, [pc, #772]	; (8002fc4 <UART_SetConfig+0x37c>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d005      	beq.n	8002cd0 <UART_SetConfig+0x88>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4abf      	ldr	r2, [pc, #764]	; (8002fc8 <UART_SetConfig+0x380>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	f040 80bd 	bne.w	8002e4a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002cd0:	f7fe fc20 	bl	8001514 <HAL_RCC_GetPCLK2Freq>
 8002cd4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	461d      	mov	r5, r3
 8002cda:	f04f 0600 	mov.w	r6, #0
 8002cde:	46a8      	mov	r8, r5
 8002ce0:	46b1      	mov	r9, r6
 8002ce2:	eb18 0308 	adds.w	r3, r8, r8
 8002ce6:	eb49 0409 	adc.w	r4, r9, r9
 8002cea:	4698      	mov	r8, r3
 8002cec:	46a1      	mov	r9, r4
 8002cee:	eb18 0805 	adds.w	r8, r8, r5
 8002cf2:	eb49 0906 	adc.w	r9, r9, r6
 8002cf6:	f04f 0100 	mov.w	r1, #0
 8002cfa:	f04f 0200 	mov.w	r2, #0
 8002cfe:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002d02:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002d06:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002d0a:	4688      	mov	r8, r1
 8002d0c:	4691      	mov	r9, r2
 8002d0e:	eb18 0005 	adds.w	r0, r8, r5
 8002d12:	eb49 0106 	adc.w	r1, r9, r6
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	461d      	mov	r5, r3
 8002d1c:	f04f 0600 	mov.w	r6, #0
 8002d20:	196b      	adds	r3, r5, r5
 8002d22:	eb46 0406 	adc.w	r4, r6, r6
 8002d26:	461a      	mov	r2, r3
 8002d28:	4623      	mov	r3, r4
 8002d2a:	f7fd fac9 	bl	80002c0 <__aeabi_uldivmod>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	460c      	mov	r4, r1
 8002d32:	461a      	mov	r2, r3
 8002d34:	4ba5      	ldr	r3, [pc, #660]	; (8002fcc <UART_SetConfig+0x384>)
 8002d36:	fba3 2302 	umull	r2, r3, r3, r2
 8002d3a:	095b      	lsrs	r3, r3, #5
 8002d3c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	461d      	mov	r5, r3
 8002d44:	f04f 0600 	mov.w	r6, #0
 8002d48:	46a9      	mov	r9, r5
 8002d4a:	46b2      	mov	sl, r6
 8002d4c:	eb19 0309 	adds.w	r3, r9, r9
 8002d50:	eb4a 040a 	adc.w	r4, sl, sl
 8002d54:	4699      	mov	r9, r3
 8002d56:	46a2      	mov	sl, r4
 8002d58:	eb19 0905 	adds.w	r9, r9, r5
 8002d5c:	eb4a 0a06 	adc.w	sl, sl, r6
 8002d60:	f04f 0100 	mov.w	r1, #0
 8002d64:	f04f 0200 	mov.w	r2, #0
 8002d68:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002d6c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002d70:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002d74:	4689      	mov	r9, r1
 8002d76:	4692      	mov	sl, r2
 8002d78:	eb19 0005 	adds.w	r0, r9, r5
 8002d7c:	eb4a 0106 	adc.w	r1, sl, r6
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	461d      	mov	r5, r3
 8002d86:	f04f 0600 	mov.w	r6, #0
 8002d8a:	196b      	adds	r3, r5, r5
 8002d8c:	eb46 0406 	adc.w	r4, r6, r6
 8002d90:	461a      	mov	r2, r3
 8002d92:	4623      	mov	r3, r4
 8002d94:	f7fd fa94 	bl	80002c0 <__aeabi_uldivmod>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	460c      	mov	r4, r1
 8002d9c:	461a      	mov	r2, r3
 8002d9e:	4b8b      	ldr	r3, [pc, #556]	; (8002fcc <UART_SetConfig+0x384>)
 8002da0:	fba3 1302 	umull	r1, r3, r3, r2
 8002da4:	095b      	lsrs	r3, r3, #5
 8002da6:	2164      	movs	r1, #100	; 0x64
 8002da8:	fb01 f303 	mul.w	r3, r1, r3
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	00db      	lsls	r3, r3, #3
 8002db0:	3332      	adds	r3, #50	; 0x32
 8002db2:	4a86      	ldr	r2, [pc, #536]	; (8002fcc <UART_SetConfig+0x384>)
 8002db4:	fba2 2303 	umull	r2, r3, r2, r3
 8002db8:	095b      	lsrs	r3, r3, #5
 8002dba:	005b      	lsls	r3, r3, #1
 8002dbc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002dc0:	4498      	add	r8, r3
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	461d      	mov	r5, r3
 8002dc6:	f04f 0600 	mov.w	r6, #0
 8002dca:	46a9      	mov	r9, r5
 8002dcc:	46b2      	mov	sl, r6
 8002dce:	eb19 0309 	adds.w	r3, r9, r9
 8002dd2:	eb4a 040a 	adc.w	r4, sl, sl
 8002dd6:	4699      	mov	r9, r3
 8002dd8:	46a2      	mov	sl, r4
 8002dda:	eb19 0905 	adds.w	r9, r9, r5
 8002dde:	eb4a 0a06 	adc.w	sl, sl, r6
 8002de2:	f04f 0100 	mov.w	r1, #0
 8002de6:	f04f 0200 	mov.w	r2, #0
 8002dea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002dee:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002df2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002df6:	4689      	mov	r9, r1
 8002df8:	4692      	mov	sl, r2
 8002dfa:	eb19 0005 	adds.w	r0, r9, r5
 8002dfe:	eb4a 0106 	adc.w	r1, sl, r6
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	461d      	mov	r5, r3
 8002e08:	f04f 0600 	mov.w	r6, #0
 8002e0c:	196b      	adds	r3, r5, r5
 8002e0e:	eb46 0406 	adc.w	r4, r6, r6
 8002e12:	461a      	mov	r2, r3
 8002e14:	4623      	mov	r3, r4
 8002e16:	f7fd fa53 	bl	80002c0 <__aeabi_uldivmod>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	460c      	mov	r4, r1
 8002e1e:	461a      	mov	r2, r3
 8002e20:	4b6a      	ldr	r3, [pc, #424]	; (8002fcc <UART_SetConfig+0x384>)
 8002e22:	fba3 1302 	umull	r1, r3, r3, r2
 8002e26:	095b      	lsrs	r3, r3, #5
 8002e28:	2164      	movs	r1, #100	; 0x64
 8002e2a:	fb01 f303 	mul.w	r3, r1, r3
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	00db      	lsls	r3, r3, #3
 8002e32:	3332      	adds	r3, #50	; 0x32
 8002e34:	4a65      	ldr	r2, [pc, #404]	; (8002fcc <UART_SetConfig+0x384>)
 8002e36:	fba2 2303 	umull	r2, r3, r2, r3
 8002e3a:	095b      	lsrs	r3, r3, #5
 8002e3c:	f003 0207 	and.w	r2, r3, #7
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4442      	add	r2, r8
 8002e46:	609a      	str	r2, [r3, #8]
 8002e48:	e26f      	b.n	800332a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002e4a:	f7fe fb4f 	bl	80014ec <HAL_RCC_GetPCLK1Freq>
 8002e4e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	461d      	mov	r5, r3
 8002e54:	f04f 0600 	mov.w	r6, #0
 8002e58:	46a8      	mov	r8, r5
 8002e5a:	46b1      	mov	r9, r6
 8002e5c:	eb18 0308 	adds.w	r3, r8, r8
 8002e60:	eb49 0409 	adc.w	r4, r9, r9
 8002e64:	4698      	mov	r8, r3
 8002e66:	46a1      	mov	r9, r4
 8002e68:	eb18 0805 	adds.w	r8, r8, r5
 8002e6c:	eb49 0906 	adc.w	r9, r9, r6
 8002e70:	f04f 0100 	mov.w	r1, #0
 8002e74:	f04f 0200 	mov.w	r2, #0
 8002e78:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002e7c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002e80:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002e84:	4688      	mov	r8, r1
 8002e86:	4691      	mov	r9, r2
 8002e88:	eb18 0005 	adds.w	r0, r8, r5
 8002e8c:	eb49 0106 	adc.w	r1, r9, r6
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	461d      	mov	r5, r3
 8002e96:	f04f 0600 	mov.w	r6, #0
 8002e9a:	196b      	adds	r3, r5, r5
 8002e9c:	eb46 0406 	adc.w	r4, r6, r6
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	4623      	mov	r3, r4
 8002ea4:	f7fd fa0c 	bl	80002c0 <__aeabi_uldivmod>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	460c      	mov	r4, r1
 8002eac:	461a      	mov	r2, r3
 8002eae:	4b47      	ldr	r3, [pc, #284]	; (8002fcc <UART_SetConfig+0x384>)
 8002eb0:	fba3 2302 	umull	r2, r3, r3, r2
 8002eb4:	095b      	lsrs	r3, r3, #5
 8002eb6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	461d      	mov	r5, r3
 8002ebe:	f04f 0600 	mov.w	r6, #0
 8002ec2:	46a9      	mov	r9, r5
 8002ec4:	46b2      	mov	sl, r6
 8002ec6:	eb19 0309 	adds.w	r3, r9, r9
 8002eca:	eb4a 040a 	adc.w	r4, sl, sl
 8002ece:	4699      	mov	r9, r3
 8002ed0:	46a2      	mov	sl, r4
 8002ed2:	eb19 0905 	adds.w	r9, r9, r5
 8002ed6:	eb4a 0a06 	adc.w	sl, sl, r6
 8002eda:	f04f 0100 	mov.w	r1, #0
 8002ede:	f04f 0200 	mov.w	r2, #0
 8002ee2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ee6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002eea:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002eee:	4689      	mov	r9, r1
 8002ef0:	4692      	mov	sl, r2
 8002ef2:	eb19 0005 	adds.w	r0, r9, r5
 8002ef6:	eb4a 0106 	adc.w	r1, sl, r6
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	461d      	mov	r5, r3
 8002f00:	f04f 0600 	mov.w	r6, #0
 8002f04:	196b      	adds	r3, r5, r5
 8002f06:	eb46 0406 	adc.w	r4, r6, r6
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	4623      	mov	r3, r4
 8002f0e:	f7fd f9d7 	bl	80002c0 <__aeabi_uldivmod>
 8002f12:	4603      	mov	r3, r0
 8002f14:	460c      	mov	r4, r1
 8002f16:	461a      	mov	r2, r3
 8002f18:	4b2c      	ldr	r3, [pc, #176]	; (8002fcc <UART_SetConfig+0x384>)
 8002f1a:	fba3 1302 	umull	r1, r3, r3, r2
 8002f1e:	095b      	lsrs	r3, r3, #5
 8002f20:	2164      	movs	r1, #100	; 0x64
 8002f22:	fb01 f303 	mul.w	r3, r1, r3
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	00db      	lsls	r3, r3, #3
 8002f2a:	3332      	adds	r3, #50	; 0x32
 8002f2c:	4a27      	ldr	r2, [pc, #156]	; (8002fcc <UART_SetConfig+0x384>)
 8002f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f32:	095b      	lsrs	r3, r3, #5
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002f3a:	4498      	add	r8, r3
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	461d      	mov	r5, r3
 8002f40:	f04f 0600 	mov.w	r6, #0
 8002f44:	46a9      	mov	r9, r5
 8002f46:	46b2      	mov	sl, r6
 8002f48:	eb19 0309 	adds.w	r3, r9, r9
 8002f4c:	eb4a 040a 	adc.w	r4, sl, sl
 8002f50:	4699      	mov	r9, r3
 8002f52:	46a2      	mov	sl, r4
 8002f54:	eb19 0905 	adds.w	r9, r9, r5
 8002f58:	eb4a 0a06 	adc.w	sl, sl, r6
 8002f5c:	f04f 0100 	mov.w	r1, #0
 8002f60:	f04f 0200 	mov.w	r2, #0
 8002f64:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f68:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002f6c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002f70:	4689      	mov	r9, r1
 8002f72:	4692      	mov	sl, r2
 8002f74:	eb19 0005 	adds.w	r0, r9, r5
 8002f78:	eb4a 0106 	adc.w	r1, sl, r6
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	461d      	mov	r5, r3
 8002f82:	f04f 0600 	mov.w	r6, #0
 8002f86:	196b      	adds	r3, r5, r5
 8002f88:	eb46 0406 	adc.w	r4, r6, r6
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	4623      	mov	r3, r4
 8002f90:	f7fd f996 	bl	80002c0 <__aeabi_uldivmod>
 8002f94:	4603      	mov	r3, r0
 8002f96:	460c      	mov	r4, r1
 8002f98:	461a      	mov	r2, r3
 8002f9a:	4b0c      	ldr	r3, [pc, #48]	; (8002fcc <UART_SetConfig+0x384>)
 8002f9c:	fba3 1302 	umull	r1, r3, r3, r2
 8002fa0:	095b      	lsrs	r3, r3, #5
 8002fa2:	2164      	movs	r1, #100	; 0x64
 8002fa4:	fb01 f303 	mul.w	r3, r1, r3
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	00db      	lsls	r3, r3, #3
 8002fac:	3332      	adds	r3, #50	; 0x32
 8002fae:	4a07      	ldr	r2, [pc, #28]	; (8002fcc <UART_SetConfig+0x384>)
 8002fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb4:	095b      	lsrs	r3, r3, #5
 8002fb6:	f003 0207 	and.w	r2, r3, #7
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4442      	add	r2, r8
 8002fc0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002fc2:	e1b2      	b.n	800332a <UART_SetConfig+0x6e2>
 8002fc4:	40011000 	.word	0x40011000
 8002fc8:	40011400 	.word	0x40011400
 8002fcc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4ad7      	ldr	r2, [pc, #860]	; (8003334 <UART_SetConfig+0x6ec>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d005      	beq.n	8002fe6 <UART_SetConfig+0x39e>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4ad6      	ldr	r2, [pc, #856]	; (8003338 <UART_SetConfig+0x6f0>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	f040 80d1 	bne.w	8003188 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002fe6:	f7fe fa95 	bl	8001514 <HAL_RCC_GetPCLK2Freq>
 8002fea:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	469a      	mov	sl, r3
 8002ff0:	f04f 0b00 	mov.w	fp, #0
 8002ff4:	46d0      	mov	r8, sl
 8002ff6:	46d9      	mov	r9, fp
 8002ff8:	eb18 0308 	adds.w	r3, r8, r8
 8002ffc:	eb49 0409 	adc.w	r4, r9, r9
 8003000:	4698      	mov	r8, r3
 8003002:	46a1      	mov	r9, r4
 8003004:	eb18 080a 	adds.w	r8, r8, sl
 8003008:	eb49 090b 	adc.w	r9, r9, fp
 800300c:	f04f 0100 	mov.w	r1, #0
 8003010:	f04f 0200 	mov.w	r2, #0
 8003014:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003018:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800301c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003020:	4688      	mov	r8, r1
 8003022:	4691      	mov	r9, r2
 8003024:	eb1a 0508 	adds.w	r5, sl, r8
 8003028:	eb4b 0609 	adc.w	r6, fp, r9
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	4619      	mov	r1, r3
 8003032:	f04f 0200 	mov.w	r2, #0
 8003036:	f04f 0300 	mov.w	r3, #0
 800303a:	f04f 0400 	mov.w	r4, #0
 800303e:	0094      	lsls	r4, r2, #2
 8003040:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003044:	008b      	lsls	r3, r1, #2
 8003046:	461a      	mov	r2, r3
 8003048:	4623      	mov	r3, r4
 800304a:	4628      	mov	r0, r5
 800304c:	4631      	mov	r1, r6
 800304e:	f7fd f937 	bl	80002c0 <__aeabi_uldivmod>
 8003052:	4603      	mov	r3, r0
 8003054:	460c      	mov	r4, r1
 8003056:	461a      	mov	r2, r3
 8003058:	4bb8      	ldr	r3, [pc, #736]	; (800333c <UART_SetConfig+0x6f4>)
 800305a:	fba3 2302 	umull	r2, r3, r3, r2
 800305e:	095b      	lsrs	r3, r3, #5
 8003060:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	469b      	mov	fp, r3
 8003068:	f04f 0c00 	mov.w	ip, #0
 800306c:	46d9      	mov	r9, fp
 800306e:	46e2      	mov	sl, ip
 8003070:	eb19 0309 	adds.w	r3, r9, r9
 8003074:	eb4a 040a 	adc.w	r4, sl, sl
 8003078:	4699      	mov	r9, r3
 800307a:	46a2      	mov	sl, r4
 800307c:	eb19 090b 	adds.w	r9, r9, fp
 8003080:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003084:	f04f 0100 	mov.w	r1, #0
 8003088:	f04f 0200 	mov.w	r2, #0
 800308c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003090:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003094:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003098:	4689      	mov	r9, r1
 800309a:	4692      	mov	sl, r2
 800309c:	eb1b 0509 	adds.w	r5, fp, r9
 80030a0:	eb4c 060a 	adc.w	r6, ip, sl
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	4619      	mov	r1, r3
 80030aa:	f04f 0200 	mov.w	r2, #0
 80030ae:	f04f 0300 	mov.w	r3, #0
 80030b2:	f04f 0400 	mov.w	r4, #0
 80030b6:	0094      	lsls	r4, r2, #2
 80030b8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80030bc:	008b      	lsls	r3, r1, #2
 80030be:	461a      	mov	r2, r3
 80030c0:	4623      	mov	r3, r4
 80030c2:	4628      	mov	r0, r5
 80030c4:	4631      	mov	r1, r6
 80030c6:	f7fd f8fb 	bl	80002c0 <__aeabi_uldivmod>
 80030ca:	4603      	mov	r3, r0
 80030cc:	460c      	mov	r4, r1
 80030ce:	461a      	mov	r2, r3
 80030d0:	4b9a      	ldr	r3, [pc, #616]	; (800333c <UART_SetConfig+0x6f4>)
 80030d2:	fba3 1302 	umull	r1, r3, r3, r2
 80030d6:	095b      	lsrs	r3, r3, #5
 80030d8:	2164      	movs	r1, #100	; 0x64
 80030da:	fb01 f303 	mul.w	r3, r1, r3
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	011b      	lsls	r3, r3, #4
 80030e2:	3332      	adds	r3, #50	; 0x32
 80030e4:	4a95      	ldr	r2, [pc, #596]	; (800333c <UART_SetConfig+0x6f4>)
 80030e6:	fba2 2303 	umull	r2, r3, r2, r3
 80030ea:	095b      	lsrs	r3, r3, #5
 80030ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030f0:	4498      	add	r8, r3
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	469b      	mov	fp, r3
 80030f6:	f04f 0c00 	mov.w	ip, #0
 80030fa:	46d9      	mov	r9, fp
 80030fc:	46e2      	mov	sl, ip
 80030fe:	eb19 0309 	adds.w	r3, r9, r9
 8003102:	eb4a 040a 	adc.w	r4, sl, sl
 8003106:	4699      	mov	r9, r3
 8003108:	46a2      	mov	sl, r4
 800310a:	eb19 090b 	adds.w	r9, r9, fp
 800310e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003112:	f04f 0100 	mov.w	r1, #0
 8003116:	f04f 0200 	mov.w	r2, #0
 800311a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800311e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003122:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003126:	4689      	mov	r9, r1
 8003128:	4692      	mov	sl, r2
 800312a:	eb1b 0509 	adds.w	r5, fp, r9
 800312e:	eb4c 060a 	adc.w	r6, ip, sl
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	4619      	mov	r1, r3
 8003138:	f04f 0200 	mov.w	r2, #0
 800313c:	f04f 0300 	mov.w	r3, #0
 8003140:	f04f 0400 	mov.w	r4, #0
 8003144:	0094      	lsls	r4, r2, #2
 8003146:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800314a:	008b      	lsls	r3, r1, #2
 800314c:	461a      	mov	r2, r3
 800314e:	4623      	mov	r3, r4
 8003150:	4628      	mov	r0, r5
 8003152:	4631      	mov	r1, r6
 8003154:	f7fd f8b4 	bl	80002c0 <__aeabi_uldivmod>
 8003158:	4603      	mov	r3, r0
 800315a:	460c      	mov	r4, r1
 800315c:	461a      	mov	r2, r3
 800315e:	4b77      	ldr	r3, [pc, #476]	; (800333c <UART_SetConfig+0x6f4>)
 8003160:	fba3 1302 	umull	r1, r3, r3, r2
 8003164:	095b      	lsrs	r3, r3, #5
 8003166:	2164      	movs	r1, #100	; 0x64
 8003168:	fb01 f303 	mul.w	r3, r1, r3
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	011b      	lsls	r3, r3, #4
 8003170:	3332      	adds	r3, #50	; 0x32
 8003172:	4a72      	ldr	r2, [pc, #456]	; (800333c <UART_SetConfig+0x6f4>)
 8003174:	fba2 2303 	umull	r2, r3, r2, r3
 8003178:	095b      	lsrs	r3, r3, #5
 800317a:	f003 020f 	and.w	r2, r3, #15
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4442      	add	r2, r8
 8003184:	609a      	str	r2, [r3, #8]
 8003186:	e0d0      	b.n	800332a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8003188:	f7fe f9b0 	bl	80014ec <HAL_RCC_GetPCLK1Freq>
 800318c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	469a      	mov	sl, r3
 8003192:	f04f 0b00 	mov.w	fp, #0
 8003196:	46d0      	mov	r8, sl
 8003198:	46d9      	mov	r9, fp
 800319a:	eb18 0308 	adds.w	r3, r8, r8
 800319e:	eb49 0409 	adc.w	r4, r9, r9
 80031a2:	4698      	mov	r8, r3
 80031a4:	46a1      	mov	r9, r4
 80031a6:	eb18 080a 	adds.w	r8, r8, sl
 80031aa:	eb49 090b 	adc.w	r9, r9, fp
 80031ae:	f04f 0100 	mov.w	r1, #0
 80031b2:	f04f 0200 	mov.w	r2, #0
 80031b6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80031ba:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80031be:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80031c2:	4688      	mov	r8, r1
 80031c4:	4691      	mov	r9, r2
 80031c6:	eb1a 0508 	adds.w	r5, sl, r8
 80031ca:	eb4b 0609 	adc.w	r6, fp, r9
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	4619      	mov	r1, r3
 80031d4:	f04f 0200 	mov.w	r2, #0
 80031d8:	f04f 0300 	mov.w	r3, #0
 80031dc:	f04f 0400 	mov.w	r4, #0
 80031e0:	0094      	lsls	r4, r2, #2
 80031e2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80031e6:	008b      	lsls	r3, r1, #2
 80031e8:	461a      	mov	r2, r3
 80031ea:	4623      	mov	r3, r4
 80031ec:	4628      	mov	r0, r5
 80031ee:	4631      	mov	r1, r6
 80031f0:	f7fd f866 	bl	80002c0 <__aeabi_uldivmod>
 80031f4:	4603      	mov	r3, r0
 80031f6:	460c      	mov	r4, r1
 80031f8:	461a      	mov	r2, r3
 80031fa:	4b50      	ldr	r3, [pc, #320]	; (800333c <UART_SetConfig+0x6f4>)
 80031fc:	fba3 2302 	umull	r2, r3, r3, r2
 8003200:	095b      	lsrs	r3, r3, #5
 8003202:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	469b      	mov	fp, r3
 800320a:	f04f 0c00 	mov.w	ip, #0
 800320e:	46d9      	mov	r9, fp
 8003210:	46e2      	mov	sl, ip
 8003212:	eb19 0309 	adds.w	r3, r9, r9
 8003216:	eb4a 040a 	adc.w	r4, sl, sl
 800321a:	4699      	mov	r9, r3
 800321c:	46a2      	mov	sl, r4
 800321e:	eb19 090b 	adds.w	r9, r9, fp
 8003222:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003226:	f04f 0100 	mov.w	r1, #0
 800322a:	f04f 0200 	mov.w	r2, #0
 800322e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003232:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003236:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800323a:	4689      	mov	r9, r1
 800323c:	4692      	mov	sl, r2
 800323e:	eb1b 0509 	adds.w	r5, fp, r9
 8003242:	eb4c 060a 	adc.w	r6, ip, sl
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	4619      	mov	r1, r3
 800324c:	f04f 0200 	mov.w	r2, #0
 8003250:	f04f 0300 	mov.w	r3, #0
 8003254:	f04f 0400 	mov.w	r4, #0
 8003258:	0094      	lsls	r4, r2, #2
 800325a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800325e:	008b      	lsls	r3, r1, #2
 8003260:	461a      	mov	r2, r3
 8003262:	4623      	mov	r3, r4
 8003264:	4628      	mov	r0, r5
 8003266:	4631      	mov	r1, r6
 8003268:	f7fd f82a 	bl	80002c0 <__aeabi_uldivmod>
 800326c:	4603      	mov	r3, r0
 800326e:	460c      	mov	r4, r1
 8003270:	461a      	mov	r2, r3
 8003272:	4b32      	ldr	r3, [pc, #200]	; (800333c <UART_SetConfig+0x6f4>)
 8003274:	fba3 1302 	umull	r1, r3, r3, r2
 8003278:	095b      	lsrs	r3, r3, #5
 800327a:	2164      	movs	r1, #100	; 0x64
 800327c:	fb01 f303 	mul.w	r3, r1, r3
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	011b      	lsls	r3, r3, #4
 8003284:	3332      	adds	r3, #50	; 0x32
 8003286:	4a2d      	ldr	r2, [pc, #180]	; (800333c <UART_SetConfig+0x6f4>)
 8003288:	fba2 2303 	umull	r2, r3, r2, r3
 800328c:	095b      	lsrs	r3, r3, #5
 800328e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003292:	4498      	add	r8, r3
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	469b      	mov	fp, r3
 8003298:	f04f 0c00 	mov.w	ip, #0
 800329c:	46d9      	mov	r9, fp
 800329e:	46e2      	mov	sl, ip
 80032a0:	eb19 0309 	adds.w	r3, r9, r9
 80032a4:	eb4a 040a 	adc.w	r4, sl, sl
 80032a8:	4699      	mov	r9, r3
 80032aa:	46a2      	mov	sl, r4
 80032ac:	eb19 090b 	adds.w	r9, r9, fp
 80032b0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80032b4:	f04f 0100 	mov.w	r1, #0
 80032b8:	f04f 0200 	mov.w	r2, #0
 80032bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80032c0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80032c4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80032c8:	4689      	mov	r9, r1
 80032ca:	4692      	mov	sl, r2
 80032cc:	eb1b 0509 	adds.w	r5, fp, r9
 80032d0:	eb4c 060a 	adc.w	r6, ip, sl
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	4619      	mov	r1, r3
 80032da:	f04f 0200 	mov.w	r2, #0
 80032de:	f04f 0300 	mov.w	r3, #0
 80032e2:	f04f 0400 	mov.w	r4, #0
 80032e6:	0094      	lsls	r4, r2, #2
 80032e8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80032ec:	008b      	lsls	r3, r1, #2
 80032ee:	461a      	mov	r2, r3
 80032f0:	4623      	mov	r3, r4
 80032f2:	4628      	mov	r0, r5
 80032f4:	4631      	mov	r1, r6
 80032f6:	f7fc ffe3 	bl	80002c0 <__aeabi_uldivmod>
 80032fa:	4603      	mov	r3, r0
 80032fc:	460c      	mov	r4, r1
 80032fe:	461a      	mov	r2, r3
 8003300:	4b0e      	ldr	r3, [pc, #56]	; (800333c <UART_SetConfig+0x6f4>)
 8003302:	fba3 1302 	umull	r1, r3, r3, r2
 8003306:	095b      	lsrs	r3, r3, #5
 8003308:	2164      	movs	r1, #100	; 0x64
 800330a:	fb01 f303 	mul.w	r3, r1, r3
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	011b      	lsls	r3, r3, #4
 8003312:	3332      	adds	r3, #50	; 0x32
 8003314:	4a09      	ldr	r2, [pc, #36]	; (800333c <UART_SetConfig+0x6f4>)
 8003316:	fba2 2303 	umull	r2, r3, r2, r3
 800331a:	095b      	lsrs	r3, r3, #5
 800331c:	f003 020f 	and.w	r2, r3, #15
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4442      	add	r2, r8
 8003326:	609a      	str	r2, [r3, #8]
}
 8003328:	e7ff      	b.n	800332a <UART_SetConfig+0x6e2>
 800332a:	bf00      	nop
 800332c:	3714      	adds	r7, #20
 800332e:	46bd      	mov	sp, r7
 8003330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003334:	40011000 	.word	0x40011000
 8003338:	40011400 	.word	0x40011400
 800333c:	51eb851f 	.word	0x51eb851f

08003340 <__errno>:
 8003340:	4b01      	ldr	r3, [pc, #4]	; (8003348 <__errno+0x8>)
 8003342:	6818      	ldr	r0, [r3, #0]
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	2000000c 	.word	0x2000000c

0800334c <__libc_init_array>:
 800334c:	b570      	push	{r4, r5, r6, lr}
 800334e:	4e0d      	ldr	r6, [pc, #52]	; (8003384 <__libc_init_array+0x38>)
 8003350:	4c0d      	ldr	r4, [pc, #52]	; (8003388 <__libc_init_array+0x3c>)
 8003352:	1ba4      	subs	r4, r4, r6
 8003354:	10a4      	asrs	r4, r4, #2
 8003356:	2500      	movs	r5, #0
 8003358:	42a5      	cmp	r5, r4
 800335a:	d109      	bne.n	8003370 <__libc_init_array+0x24>
 800335c:	4e0b      	ldr	r6, [pc, #44]	; (800338c <__libc_init_array+0x40>)
 800335e:	4c0c      	ldr	r4, [pc, #48]	; (8003390 <__libc_init_array+0x44>)
 8003360:	f000 fc1e 	bl	8003ba0 <_init>
 8003364:	1ba4      	subs	r4, r4, r6
 8003366:	10a4      	asrs	r4, r4, #2
 8003368:	2500      	movs	r5, #0
 800336a:	42a5      	cmp	r5, r4
 800336c:	d105      	bne.n	800337a <__libc_init_array+0x2e>
 800336e:	bd70      	pop	{r4, r5, r6, pc}
 8003370:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003374:	4798      	blx	r3
 8003376:	3501      	adds	r5, #1
 8003378:	e7ee      	b.n	8003358 <__libc_init_array+0xc>
 800337a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800337e:	4798      	blx	r3
 8003380:	3501      	adds	r5, #1
 8003382:	e7f2      	b.n	800336a <__libc_init_array+0x1e>
 8003384:	08003d0c 	.word	0x08003d0c
 8003388:	08003d0c 	.word	0x08003d0c
 800338c:	08003d0c 	.word	0x08003d0c
 8003390:	08003d10 	.word	0x08003d10

08003394 <_vsiprintf_r>:
 8003394:	b500      	push	{lr}
 8003396:	b09b      	sub	sp, #108	; 0x6c
 8003398:	9100      	str	r1, [sp, #0]
 800339a:	9104      	str	r1, [sp, #16]
 800339c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80033a0:	9105      	str	r1, [sp, #20]
 80033a2:	9102      	str	r1, [sp, #8]
 80033a4:	4905      	ldr	r1, [pc, #20]	; (80033bc <_vsiprintf_r+0x28>)
 80033a6:	9103      	str	r1, [sp, #12]
 80033a8:	4669      	mov	r1, sp
 80033aa:	f000 f86d 	bl	8003488 <_svfiprintf_r>
 80033ae:	9b00      	ldr	r3, [sp, #0]
 80033b0:	2200      	movs	r2, #0
 80033b2:	701a      	strb	r2, [r3, #0]
 80033b4:	b01b      	add	sp, #108	; 0x6c
 80033b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80033ba:	bf00      	nop
 80033bc:	ffff0208 	.word	0xffff0208

080033c0 <vsiprintf>:
 80033c0:	4613      	mov	r3, r2
 80033c2:	460a      	mov	r2, r1
 80033c4:	4601      	mov	r1, r0
 80033c6:	4802      	ldr	r0, [pc, #8]	; (80033d0 <vsiprintf+0x10>)
 80033c8:	6800      	ldr	r0, [r0, #0]
 80033ca:	f7ff bfe3 	b.w	8003394 <_vsiprintf_r>
 80033ce:	bf00      	nop
 80033d0:	2000000c 	.word	0x2000000c

080033d4 <__ssputs_r>:
 80033d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033d8:	688e      	ldr	r6, [r1, #8]
 80033da:	429e      	cmp	r6, r3
 80033dc:	4682      	mov	sl, r0
 80033de:	460c      	mov	r4, r1
 80033e0:	4690      	mov	r8, r2
 80033e2:	4699      	mov	r9, r3
 80033e4:	d837      	bhi.n	8003456 <__ssputs_r+0x82>
 80033e6:	898a      	ldrh	r2, [r1, #12]
 80033e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80033ec:	d031      	beq.n	8003452 <__ssputs_r+0x7e>
 80033ee:	6825      	ldr	r5, [r4, #0]
 80033f0:	6909      	ldr	r1, [r1, #16]
 80033f2:	1a6f      	subs	r7, r5, r1
 80033f4:	6965      	ldr	r5, [r4, #20]
 80033f6:	2302      	movs	r3, #2
 80033f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80033fc:	fb95 f5f3 	sdiv	r5, r5, r3
 8003400:	f109 0301 	add.w	r3, r9, #1
 8003404:	443b      	add	r3, r7
 8003406:	429d      	cmp	r5, r3
 8003408:	bf38      	it	cc
 800340a:	461d      	movcc	r5, r3
 800340c:	0553      	lsls	r3, r2, #21
 800340e:	d530      	bpl.n	8003472 <__ssputs_r+0x9e>
 8003410:	4629      	mov	r1, r5
 8003412:	f000 fb2b 	bl	8003a6c <_malloc_r>
 8003416:	4606      	mov	r6, r0
 8003418:	b950      	cbnz	r0, 8003430 <__ssputs_r+0x5c>
 800341a:	230c      	movs	r3, #12
 800341c:	f8ca 3000 	str.w	r3, [sl]
 8003420:	89a3      	ldrh	r3, [r4, #12]
 8003422:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003426:	81a3      	strh	r3, [r4, #12]
 8003428:	f04f 30ff 	mov.w	r0, #4294967295
 800342c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003430:	463a      	mov	r2, r7
 8003432:	6921      	ldr	r1, [r4, #16]
 8003434:	f000 faa8 	bl	8003988 <memcpy>
 8003438:	89a3      	ldrh	r3, [r4, #12]
 800343a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800343e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003442:	81a3      	strh	r3, [r4, #12]
 8003444:	6126      	str	r6, [r4, #16]
 8003446:	6165      	str	r5, [r4, #20]
 8003448:	443e      	add	r6, r7
 800344a:	1bed      	subs	r5, r5, r7
 800344c:	6026      	str	r6, [r4, #0]
 800344e:	60a5      	str	r5, [r4, #8]
 8003450:	464e      	mov	r6, r9
 8003452:	454e      	cmp	r6, r9
 8003454:	d900      	bls.n	8003458 <__ssputs_r+0x84>
 8003456:	464e      	mov	r6, r9
 8003458:	4632      	mov	r2, r6
 800345a:	4641      	mov	r1, r8
 800345c:	6820      	ldr	r0, [r4, #0]
 800345e:	f000 fa9e 	bl	800399e <memmove>
 8003462:	68a3      	ldr	r3, [r4, #8]
 8003464:	1b9b      	subs	r3, r3, r6
 8003466:	60a3      	str	r3, [r4, #8]
 8003468:	6823      	ldr	r3, [r4, #0]
 800346a:	441e      	add	r6, r3
 800346c:	6026      	str	r6, [r4, #0]
 800346e:	2000      	movs	r0, #0
 8003470:	e7dc      	b.n	800342c <__ssputs_r+0x58>
 8003472:	462a      	mov	r2, r5
 8003474:	f000 fb54 	bl	8003b20 <_realloc_r>
 8003478:	4606      	mov	r6, r0
 800347a:	2800      	cmp	r0, #0
 800347c:	d1e2      	bne.n	8003444 <__ssputs_r+0x70>
 800347e:	6921      	ldr	r1, [r4, #16]
 8003480:	4650      	mov	r0, sl
 8003482:	f000 faa5 	bl	80039d0 <_free_r>
 8003486:	e7c8      	b.n	800341a <__ssputs_r+0x46>

08003488 <_svfiprintf_r>:
 8003488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800348c:	461d      	mov	r5, r3
 800348e:	898b      	ldrh	r3, [r1, #12]
 8003490:	061f      	lsls	r7, r3, #24
 8003492:	b09d      	sub	sp, #116	; 0x74
 8003494:	4680      	mov	r8, r0
 8003496:	460c      	mov	r4, r1
 8003498:	4616      	mov	r6, r2
 800349a:	d50f      	bpl.n	80034bc <_svfiprintf_r+0x34>
 800349c:	690b      	ldr	r3, [r1, #16]
 800349e:	b96b      	cbnz	r3, 80034bc <_svfiprintf_r+0x34>
 80034a0:	2140      	movs	r1, #64	; 0x40
 80034a2:	f000 fae3 	bl	8003a6c <_malloc_r>
 80034a6:	6020      	str	r0, [r4, #0]
 80034a8:	6120      	str	r0, [r4, #16]
 80034aa:	b928      	cbnz	r0, 80034b8 <_svfiprintf_r+0x30>
 80034ac:	230c      	movs	r3, #12
 80034ae:	f8c8 3000 	str.w	r3, [r8]
 80034b2:	f04f 30ff 	mov.w	r0, #4294967295
 80034b6:	e0c8      	b.n	800364a <_svfiprintf_r+0x1c2>
 80034b8:	2340      	movs	r3, #64	; 0x40
 80034ba:	6163      	str	r3, [r4, #20]
 80034bc:	2300      	movs	r3, #0
 80034be:	9309      	str	r3, [sp, #36]	; 0x24
 80034c0:	2320      	movs	r3, #32
 80034c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80034c6:	2330      	movs	r3, #48	; 0x30
 80034c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80034cc:	9503      	str	r5, [sp, #12]
 80034ce:	f04f 0b01 	mov.w	fp, #1
 80034d2:	4637      	mov	r7, r6
 80034d4:	463d      	mov	r5, r7
 80034d6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80034da:	b10b      	cbz	r3, 80034e0 <_svfiprintf_r+0x58>
 80034dc:	2b25      	cmp	r3, #37	; 0x25
 80034de:	d13e      	bne.n	800355e <_svfiprintf_r+0xd6>
 80034e0:	ebb7 0a06 	subs.w	sl, r7, r6
 80034e4:	d00b      	beq.n	80034fe <_svfiprintf_r+0x76>
 80034e6:	4653      	mov	r3, sl
 80034e8:	4632      	mov	r2, r6
 80034ea:	4621      	mov	r1, r4
 80034ec:	4640      	mov	r0, r8
 80034ee:	f7ff ff71 	bl	80033d4 <__ssputs_r>
 80034f2:	3001      	adds	r0, #1
 80034f4:	f000 80a4 	beq.w	8003640 <_svfiprintf_r+0x1b8>
 80034f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80034fa:	4453      	add	r3, sl
 80034fc:	9309      	str	r3, [sp, #36]	; 0x24
 80034fe:	783b      	ldrb	r3, [r7, #0]
 8003500:	2b00      	cmp	r3, #0
 8003502:	f000 809d 	beq.w	8003640 <_svfiprintf_r+0x1b8>
 8003506:	2300      	movs	r3, #0
 8003508:	f04f 32ff 	mov.w	r2, #4294967295
 800350c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003510:	9304      	str	r3, [sp, #16]
 8003512:	9307      	str	r3, [sp, #28]
 8003514:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003518:	931a      	str	r3, [sp, #104]	; 0x68
 800351a:	462f      	mov	r7, r5
 800351c:	2205      	movs	r2, #5
 800351e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8003522:	4850      	ldr	r0, [pc, #320]	; (8003664 <_svfiprintf_r+0x1dc>)
 8003524:	f7fc fe7c 	bl	8000220 <memchr>
 8003528:	9b04      	ldr	r3, [sp, #16]
 800352a:	b9d0      	cbnz	r0, 8003562 <_svfiprintf_r+0xda>
 800352c:	06d9      	lsls	r1, r3, #27
 800352e:	bf44      	itt	mi
 8003530:	2220      	movmi	r2, #32
 8003532:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003536:	071a      	lsls	r2, r3, #28
 8003538:	bf44      	itt	mi
 800353a:	222b      	movmi	r2, #43	; 0x2b
 800353c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003540:	782a      	ldrb	r2, [r5, #0]
 8003542:	2a2a      	cmp	r2, #42	; 0x2a
 8003544:	d015      	beq.n	8003572 <_svfiprintf_r+0xea>
 8003546:	9a07      	ldr	r2, [sp, #28]
 8003548:	462f      	mov	r7, r5
 800354a:	2000      	movs	r0, #0
 800354c:	250a      	movs	r5, #10
 800354e:	4639      	mov	r1, r7
 8003550:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003554:	3b30      	subs	r3, #48	; 0x30
 8003556:	2b09      	cmp	r3, #9
 8003558:	d94d      	bls.n	80035f6 <_svfiprintf_r+0x16e>
 800355a:	b1b8      	cbz	r0, 800358c <_svfiprintf_r+0x104>
 800355c:	e00f      	b.n	800357e <_svfiprintf_r+0xf6>
 800355e:	462f      	mov	r7, r5
 8003560:	e7b8      	b.n	80034d4 <_svfiprintf_r+0x4c>
 8003562:	4a40      	ldr	r2, [pc, #256]	; (8003664 <_svfiprintf_r+0x1dc>)
 8003564:	1a80      	subs	r0, r0, r2
 8003566:	fa0b f000 	lsl.w	r0, fp, r0
 800356a:	4318      	orrs	r0, r3
 800356c:	9004      	str	r0, [sp, #16]
 800356e:	463d      	mov	r5, r7
 8003570:	e7d3      	b.n	800351a <_svfiprintf_r+0x92>
 8003572:	9a03      	ldr	r2, [sp, #12]
 8003574:	1d11      	adds	r1, r2, #4
 8003576:	6812      	ldr	r2, [r2, #0]
 8003578:	9103      	str	r1, [sp, #12]
 800357a:	2a00      	cmp	r2, #0
 800357c:	db01      	blt.n	8003582 <_svfiprintf_r+0xfa>
 800357e:	9207      	str	r2, [sp, #28]
 8003580:	e004      	b.n	800358c <_svfiprintf_r+0x104>
 8003582:	4252      	negs	r2, r2
 8003584:	f043 0302 	orr.w	r3, r3, #2
 8003588:	9207      	str	r2, [sp, #28]
 800358a:	9304      	str	r3, [sp, #16]
 800358c:	783b      	ldrb	r3, [r7, #0]
 800358e:	2b2e      	cmp	r3, #46	; 0x2e
 8003590:	d10c      	bne.n	80035ac <_svfiprintf_r+0x124>
 8003592:	787b      	ldrb	r3, [r7, #1]
 8003594:	2b2a      	cmp	r3, #42	; 0x2a
 8003596:	d133      	bne.n	8003600 <_svfiprintf_r+0x178>
 8003598:	9b03      	ldr	r3, [sp, #12]
 800359a:	1d1a      	adds	r2, r3, #4
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	9203      	str	r2, [sp, #12]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	bfb8      	it	lt
 80035a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80035a8:	3702      	adds	r7, #2
 80035aa:	9305      	str	r3, [sp, #20]
 80035ac:	4d2e      	ldr	r5, [pc, #184]	; (8003668 <_svfiprintf_r+0x1e0>)
 80035ae:	7839      	ldrb	r1, [r7, #0]
 80035b0:	2203      	movs	r2, #3
 80035b2:	4628      	mov	r0, r5
 80035b4:	f7fc fe34 	bl	8000220 <memchr>
 80035b8:	b138      	cbz	r0, 80035ca <_svfiprintf_r+0x142>
 80035ba:	2340      	movs	r3, #64	; 0x40
 80035bc:	1b40      	subs	r0, r0, r5
 80035be:	fa03 f000 	lsl.w	r0, r3, r0
 80035c2:	9b04      	ldr	r3, [sp, #16]
 80035c4:	4303      	orrs	r3, r0
 80035c6:	3701      	adds	r7, #1
 80035c8:	9304      	str	r3, [sp, #16]
 80035ca:	7839      	ldrb	r1, [r7, #0]
 80035cc:	4827      	ldr	r0, [pc, #156]	; (800366c <_svfiprintf_r+0x1e4>)
 80035ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80035d2:	2206      	movs	r2, #6
 80035d4:	1c7e      	adds	r6, r7, #1
 80035d6:	f7fc fe23 	bl	8000220 <memchr>
 80035da:	2800      	cmp	r0, #0
 80035dc:	d038      	beq.n	8003650 <_svfiprintf_r+0x1c8>
 80035de:	4b24      	ldr	r3, [pc, #144]	; (8003670 <_svfiprintf_r+0x1e8>)
 80035e0:	bb13      	cbnz	r3, 8003628 <_svfiprintf_r+0x1a0>
 80035e2:	9b03      	ldr	r3, [sp, #12]
 80035e4:	3307      	adds	r3, #7
 80035e6:	f023 0307 	bic.w	r3, r3, #7
 80035ea:	3308      	adds	r3, #8
 80035ec:	9303      	str	r3, [sp, #12]
 80035ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80035f0:	444b      	add	r3, r9
 80035f2:	9309      	str	r3, [sp, #36]	; 0x24
 80035f4:	e76d      	b.n	80034d2 <_svfiprintf_r+0x4a>
 80035f6:	fb05 3202 	mla	r2, r5, r2, r3
 80035fa:	2001      	movs	r0, #1
 80035fc:	460f      	mov	r7, r1
 80035fe:	e7a6      	b.n	800354e <_svfiprintf_r+0xc6>
 8003600:	2300      	movs	r3, #0
 8003602:	3701      	adds	r7, #1
 8003604:	9305      	str	r3, [sp, #20]
 8003606:	4619      	mov	r1, r3
 8003608:	250a      	movs	r5, #10
 800360a:	4638      	mov	r0, r7
 800360c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003610:	3a30      	subs	r2, #48	; 0x30
 8003612:	2a09      	cmp	r2, #9
 8003614:	d903      	bls.n	800361e <_svfiprintf_r+0x196>
 8003616:	2b00      	cmp	r3, #0
 8003618:	d0c8      	beq.n	80035ac <_svfiprintf_r+0x124>
 800361a:	9105      	str	r1, [sp, #20]
 800361c:	e7c6      	b.n	80035ac <_svfiprintf_r+0x124>
 800361e:	fb05 2101 	mla	r1, r5, r1, r2
 8003622:	2301      	movs	r3, #1
 8003624:	4607      	mov	r7, r0
 8003626:	e7f0      	b.n	800360a <_svfiprintf_r+0x182>
 8003628:	ab03      	add	r3, sp, #12
 800362a:	9300      	str	r3, [sp, #0]
 800362c:	4622      	mov	r2, r4
 800362e:	4b11      	ldr	r3, [pc, #68]	; (8003674 <_svfiprintf_r+0x1ec>)
 8003630:	a904      	add	r1, sp, #16
 8003632:	4640      	mov	r0, r8
 8003634:	f3af 8000 	nop.w
 8003638:	f1b0 3fff 	cmp.w	r0, #4294967295
 800363c:	4681      	mov	r9, r0
 800363e:	d1d6      	bne.n	80035ee <_svfiprintf_r+0x166>
 8003640:	89a3      	ldrh	r3, [r4, #12]
 8003642:	065b      	lsls	r3, r3, #25
 8003644:	f53f af35 	bmi.w	80034b2 <_svfiprintf_r+0x2a>
 8003648:	9809      	ldr	r0, [sp, #36]	; 0x24
 800364a:	b01d      	add	sp, #116	; 0x74
 800364c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003650:	ab03      	add	r3, sp, #12
 8003652:	9300      	str	r3, [sp, #0]
 8003654:	4622      	mov	r2, r4
 8003656:	4b07      	ldr	r3, [pc, #28]	; (8003674 <_svfiprintf_r+0x1ec>)
 8003658:	a904      	add	r1, sp, #16
 800365a:	4640      	mov	r0, r8
 800365c:	f000 f882 	bl	8003764 <_printf_i>
 8003660:	e7ea      	b.n	8003638 <_svfiprintf_r+0x1b0>
 8003662:	bf00      	nop
 8003664:	08003cd0 	.word	0x08003cd0
 8003668:	08003cd6 	.word	0x08003cd6
 800366c:	08003cda 	.word	0x08003cda
 8003670:	00000000 	.word	0x00000000
 8003674:	080033d5 	.word	0x080033d5

08003678 <_printf_common>:
 8003678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800367c:	4691      	mov	r9, r2
 800367e:	461f      	mov	r7, r3
 8003680:	688a      	ldr	r2, [r1, #8]
 8003682:	690b      	ldr	r3, [r1, #16]
 8003684:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003688:	4293      	cmp	r3, r2
 800368a:	bfb8      	it	lt
 800368c:	4613      	movlt	r3, r2
 800368e:	f8c9 3000 	str.w	r3, [r9]
 8003692:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003696:	4606      	mov	r6, r0
 8003698:	460c      	mov	r4, r1
 800369a:	b112      	cbz	r2, 80036a2 <_printf_common+0x2a>
 800369c:	3301      	adds	r3, #1
 800369e:	f8c9 3000 	str.w	r3, [r9]
 80036a2:	6823      	ldr	r3, [r4, #0]
 80036a4:	0699      	lsls	r1, r3, #26
 80036a6:	bf42      	ittt	mi
 80036a8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80036ac:	3302      	addmi	r3, #2
 80036ae:	f8c9 3000 	strmi.w	r3, [r9]
 80036b2:	6825      	ldr	r5, [r4, #0]
 80036b4:	f015 0506 	ands.w	r5, r5, #6
 80036b8:	d107      	bne.n	80036ca <_printf_common+0x52>
 80036ba:	f104 0a19 	add.w	sl, r4, #25
 80036be:	68e3      	ldr	r3, [r4, #12]
 80036c0:	f8d9 2000 	ldr.w	r2, [r9]
 80036c4:	1a9b      	subs	r3, r3, r2
 80036c6:	42ab      	cmp	r3, r5
 80036c8:	dc28      	bgt.n	800371c <_printf_common+0xa4>
 80036ca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80036ce:	6822      	ldr	r2, [r4, #0]
 80036d0:	3300      	adds	r3, #0
 80036d2:	bf18      	it	ne
 80036d4:	2301      	movne	r3, #1
 80036d6:	0692      	lsls	r2, r2, #26
 80036d8:	d42d      	bmi.n	8003736 <_printf_common+0xbe>
 80036da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80036de:	4639      	mov	r1, r7
 80036e0:	4630      	mov	r0, r6
 80036e2:	47c0      	blx	r8
 80036e4:	3001      	adds	r0, #1
 80036e6:	d020      	beq.n	800372a <_printf_common+0xb2>
 80036e8:	6823      	ldr	r3, [r4, #0]
 80036ea:	68e5      	ldr	r5, [r4, #12]
 80036ec:	f8d9 2000 	ldr.w	r2, [r9]
 80036f0:	f003 0306 	and.w	r3, r3, #6
 80036f4:	2b04      	cmp	r3, #4
 80036f6:	bf08      	it	eq
 80036f8:	1aad      	subeq	r5, r5, r2
 80036fa:	68a3      	ldr	r3, [r4, #8]
 80036fc:	6922      	ldr	r2, [r4, #16]
 80036fe:	bf0c      	ite	eq
 8003700:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003704:	2500      	movne	r5, #0
 8003706:	4293      	cmp	r3, r2
 8003708:	bfc4      	itt	gt
 800370a:	1a9b      	subgt	r3, r3, r2
 800370c:	18ed      	addgt	r5, r5, r3
 800370e:	f04f 0900 	mov.w	r9, #0
 8003712:	341a      	adds	r4, #26
 8003714:	454d      	cmp	r5, r9
 8003716:	d11a      	bne.n	800374e <_printf_common+0xd6>
 8003718:	2000      	movs	r0, #0
 800371a:	e008      	b.n	800372e <_printf_common+0xb6>
 800371c:	2301      	movs	r3, #1
 800371e:	4652      	mov	r2, sl
 8003720:	4639      	mov	r1, r7
 8003722:	4630      	mov	r0, r6
 8003724:	47c0      	blx	r8
 8003726:	3001      	adds	r0, #1
 8003728:	d103      	bne.n	8003732 <_printf_common+0xba>
 800372a:	f04f 30ff 	mov.w	r0, #4294967295
 800372e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003732:	3501      	adds	r5, #1
 8003734:	e7c3      	b.n	80036be <_printf_common+0x46>
 8003736:	18e1      	adds	r1, r4, r3
 8003738:	1c5a      	adds	r2, r3, #1
 800373a:	2030      	movs	r0, #48	; 0x30
 800373c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003740:	4422      	add	r2, r4
 8003742:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003746:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800374a:	3302      	adds	r3, #2
 800374c:	e7c5      	b.n	80036da <_printf_common+0x62>
 800374e:	2301      	movs	r3, #1
 8003750:	4622      	mov	r2, r4
 8003752:	4639      	mov	r1, r7
 8003754:	4630      	mov	r0, r6
 8003756:	47c0      	blx	r8
 8003758:	3001      	adds	r0, #1
 800375a:	d0e6      	beq.n	800372a <_printf_common+0xb2>
 800375c:	f109 0901 	add.w	r9, r9, #1
 8003760:	e7d8      	b.n	8003714 <_printf_common+0x9c>
	...

08003764 <_printf_i>:
 8003764:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003768:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800376c:	460c      	mov	r4, r1
 800376e:	7e09      	ldrb	r1, [r1, #24]
 8003770:	b085      	sub	sp, #20
 8003772:	296e      	cmp	r1, #110	; 0x6e
 8003774:	4617      	mov	r7, r2
 8003776:	4606      	mov	r6, r0
 8003778:	4698      	mov	r8, r3
 800377a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800377c:	f000 80b3 	beq.w	80038e6 <_printf_i+0x182>
 8003780:	d822      	bhi.n	80037c8 <_printf_i+0x64>
 8003782:	2963      	cmp	r1, #99	; 0x63
 8003784:	d036      	beq.n	80037f4 <_printf_i+0x90>
 8003786:	d80a      	bhi.n	800379e <_printf_i+0x3a>
 8003788:	2900      	cmp	r1, #0
 800378a:	f000 80b9 	beq.w	8003900 <_printf_i+0x19c>
 800378e:	2958      	cmp	r1, #88	; 0x58
 8003790:	f000 8083 	beq.w	800389a <_printf_i+0x136>
 8003794:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003798:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800379c:	e032      	b.n	8003804 <_printf_i+0xa0>
 800379e:	2964      	cmp	r1, #100	; 0x64
 80037a0:	d001      	beq.n	80037a6 <_printf_i+0x42>
 80037a2:	2969      	cmp	r1, #105	; 0x69
 80037a4:	d1f6      	bne.n	8003794 <_printf_i+0x30>
 80037a6:	6820      	ldr	r0, [r4, #0]
 80037a8:	6813      	ldr	r3, [r2, #0]
 80037aa:	0605      	lsls	r5, r0, #24
 80037ac:	f103 0104 	add.w	r1, r3, #4
 80037b0:	d52a      	bpl.n	8003808 <_printf_i+0xa4>
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6011      	str	r1, [r2, #0]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	da03      	bge.n	80037c2 <_printf_i+0x5e>
 80037ba:	222d      	movs	r2, #45	; 0x2d
 80037bc:	425b      	negs	r3, r3
 80037be:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80037c2:	486f      	ldr	r0, [pc, #444]	; (8003980 <_printf_i+0x21c>)
 80037c4:	220a      	movs	r2, #10
 80037c6:	e039      	b.n	800383c <_printf_i+0xd8>
 80037c8:	2973      	cmp	r1, #115	; 0x73
 80037ca:	f000 809d 	beq.w	8003908 <_printf_i+0x1a4>
 80037ce:	d808      	bhi.n	80037e2 <_printf_i+0x7e>
 80037d0:	296f      	cmp	r1, #111	; 0x6f
 80037d2:	d020      	beq.n	8003816 <_printf_i+0xb2>
 80037d4:	2970      	cmp	r1, #112	; 0x70
 80037d6:	d1dd      	bne.n	8003794 <_printf_i+0x30>
 80037d8:	6823      	ldr	r3, [r4, #0]
 80037da:	f043 0320 	orr.w	r3, r3, #32
 80037de:	6023      	str	r3, [r4, #0]
 80037e0:	e003      	b.n	80037ea <_printf_i+0x86>
 80037e2:	2975      	cmp	r1, #117	; 0x75
 80037e4:	d017      	beq.n	8003816 <_printf_i+0xb2>
 80037e6:	2978      	cmp	r1, #120	; 0x78
 80037e8:	d1d4      	bne.n	8003794 <_printf_i+0x30>
 80037ea:	2378      	movs	r3, #120	; 0x78
 80037ec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80037f0:	4864      	ldr	r0, [pc, #400]	; (8003984 <_printf_i+0x220>)
 80037f2:	e055      	b.n	80038a0 <_printf_i+0x13c>
 80037f4:	6813      	ldr	r3, [r2, #0]
 80037f6:	1d19      	adds	r1, r3, #4
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	6011      	str	r1, [r2, #0]
 80037fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003800:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003804:	2301      	movs	r3, #1
 8003806:	e08c      	b.n	8003922 <_printf_i+0x1be>
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	6011      	str	r1, [r2, #0]
 800380c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003810:	bf18      	it	ne
 8003812:	b21b      	sxthne	r3, r3
 8003814:	e7cf      	b.n	80037b6 <_printf_i+0x52>
 8003816:	6813      	ldr	r3, [r2, #0]
 8003818:	6825      	ldr	r5, [r4, #0]
 800381a:	1d18      	adds	r0, r3, #4
 800381c:	6010      	str	r0, [r2, #0]
 800381e:	0628      	lsls	r0, r5, #24
 8003820:	d501      	bpl.n	8003826 <_printf_i+0xc2>
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	e002      	b.n	800382c <_printf_i+0xc8>
 8003826:	0668      	lsls	r0, r5, #25
 8003828:	d5fb      	bpl.n	8003822 <_printf_i+0xbe>
 800382a:	881b      	ldrh	r3, [r3, #0]
 800382c:	4854      	ldr	r0, [pc, #336]	; (8003980 <_printf_i+0x21c>)
 800382e:	296f      	cmp	r1, #111	; 0x6f
 8003830:	bf14      	ite	ne
 8003832:	220a      	movne	r2, #10
 8003834:	2208      	moveq	r2, #8
 8003836:	2100      	movs	r1, #0
 8003838:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800383c:	6865      	ldr	r5, [r4, #4]
 800383e:	60a5      	str	r5, [r4, #8]
 8003840:	2d00      	cmp	r5, #0
 8003842:	f2c0 8095 	blt.w	8003970 <_printf_i+0x20c>
 8003846:	6821      	ldr	r1, [r4, #0]
 8003848:	f021 0104 	bic.w	r1, r1, #4
 800384c:	6021      	str	r1, [r4, #0]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d13d      	bne.n	80038ce <_printf_i+0x16a>
 8003852:	2d00      	cmp	r5, #0
 8003854:	f040 808e 	bne.w	8003974 <_printf_i+0x210>
 8003858:	4665      	mov	r5, ip
 800385a:	2a08      	cmp	r2, #8
 800385c:	d10b      	bne.n	8003876 <_printf_i+0x112>
 800385e:	6823      	ldr	r3, [r4, #0]
 8003860:	07db      	lsls	r3, r3, #31
 8003862:	d508      	bpl.n	8003876 <_printf_i+0x112>
 8003864:	6923      	ldr	r3, [r4, #16]
 8003866:	6862      	ldr	r2, [r4, #4]
 8003868:	429a      	cmp	r2, r3
 800386a:	bfde      	ittt	le
 800386c:	2330      	movle	r3, #48	; 0x30
 800386e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003872:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003876:	ebac 0305 	sub.w	r3, ip, r5
 800387a:	6123      	str	r3, [r4, #16]
 800387c:	f8cd 8000 	str.w	r8, [sp]
 8003880:	463b      	mov	r3, r7
 8003882:	aa03      	add	r2, sp, #12
 8003884:	4621      	mov	r1, r4
 8003886:	4630      	mov	r0, r6
 8003888:	f7ff fef6 	bl	8003678 <_printf_common>
 800388c:	3001      	adds	r0, #1
 800388e:	d14d      	bne.n	800392c <_printf_i+0x1c8>
 8003890:	f04f 30ff 	mov.w	r0, #4294967295
 8003894:	b005      	add	sp, #20
 8003896:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800389a:	4839      	ldr	r0, [pc, #228]	; (8003980 <_printf_i+0x21c>)
 800389c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80038a0:	6813      	ldr	r3, [r2, #0]
 80038a2:	6821      	ldr	r1, [r4, #0]
 80038a4:	1d1d      	adds	r5, r3, #4
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	6015      	str	r5, [r2, #0]
 80038aa:	060a      	lsls	r2, r1, #24
 80038ac:	d50b      	bpl.n	80038c6 <_printf_i+0x162>
 80038ae:	07ca      	lsls	r2, r1, #31
 80038b0:	bf44      	itt	mi
 80038b2:	f041 0120 	orrmi.w	r1, r1, #32
 80038b6:	6021      	strmi	r1, [r4, #0]
 80038b8:	b91b      	cbnz	r3, 80038c2 <_printf_i+0x15e>
 80038ba:	6822      	ldr	r2, [r4, #0]
 80038bc:	f022 0220 	bic.w	r2, r2, #32
 80038c0:	6022      	str	r2, [r4, #0]
 80038c2:	2210      	movs	r2, #16
 80038c4:	e7b7      	b.n	8003836 <_printf_i+0xd2>
 80038c6:	064d      	lsls	r5, r1, #25
 80038c8:	bf48      	it	mi
 80038ca:	b29b      	uxthmi	r3, r3
 80038cc:	e7ef      	b.n	80038ae <_printf_i+0x14a>
 80038ce:	4665      	mov	r5, ip
 80038d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80038d4:	fb02 3311 	mls	r3, r2, r1, r3
 80038d8:	5cc3      	ldrb	r3, [r0, r3]
 80038da:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80038de:	460b      	mov	r3, r1
 80038e0:	2900      	cmp	r1, #0
 80038e2:	d1f5      	bne.n	80038d0 <_printf_i+0x16c>
 80038e4:	e7b9      	b.n	800385a <_printf_i+0xf6>
 80038e6:	6813      	ldr	r3, [r2, #0]
 80038e8:	6825      	ldr	r5, [r4, #0]
 80038ea:	6961      	ldr	r1, [r4, #20]
 80038ec:	1d18      	adds	r0, r3, #4
 80038ee:	6010      	str	r0, [r2, #0]
 80038f0:	0628      	lsls	r0, r5, #24
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	d501      	bpl.n	80038fa <_printf_i+0x196>
 80038f6:	6019      	str	r1, [r3, #0]
 80038f8:	e002      	b.n	8003900 <_printf_i+0x19c>
 80038fa:	066a      	lsls	r2, r5, #25
 80038fc:	d5fb      	bpl.n	80038f6 <_printf_i+0x192>
 80038fe:	8019      	strh	r1, [r3, #0]
 8003900:	2300      	movs	r3, #0
 8003902:	6123      	str	r3, [r4, #16]
 8003904:	4665      	mov	r5, ip
 8003906:	e7b9      	b.n	800387c <_printf_i+0x118>
 8003908:	6813      	ldr	r3, [r2, #0]
 800390a:	1d19      	adds	r1, r3, #4
 800390c:	6011      	str	r1, [r2, #0]
 800390e:	681d      	ldr	r5, [r3, #0]
 8003910:	6862      	ldr	r2, [r4, #4]
 8003912:	2100      	movs	r1, #0
 8003914:	4628      	mov	r0, r5
 8003916:	f7fc fc83 	bl	8000220 <memchr>
 800391a:	b108      	cbz	r0, 8003920 <_printf_i+0x1bc>
 800391c:	1b40      	subs	r0, r0, r5
 800391e:	6060      	str	r0, [r4, #4]
 8003920:	6863      	ldr	r3, [r4, #4]
 8003922:	6123      	str	r3, [r4, #16]
 8003924:	2300      	movs	r3, #0
 8003926:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800392a:	e7a7      	b.n	800387c <_printf_i+0x118>
 800392c:	6923      	ldr	r3, [r4, #16]
 800392e:	462a      	mov	r2, r5
 8003930:	4639      	mov	r1, r7
 8003932:	4630      	mov	r0, r6
 8003934:	47c0      	blx	r8
 8003936:	3001      	adds	r0, #1
 8003938:	d0aa      	beq.n	8003890 <_printf_i+0x12c>
 800393a:	6823      	ldr	r3, [r4, #0]
 800393c:	079b      	lsls	r3, r3, #30
 800393e:	d413      	bmi.n	8003968 <_printf_i+0x204>
 8003940:	68e0      	ldr	r0, [r4, #12]
 8003942:	9b03      	ldr	r3, [sp, #12]
 8003944:	4298      	cmp	r0, r3
 8003946:	bfb8      	it	lt
 8003948:	4618      	movlt	r0, r3
 800394a:	e7a3      	b.n	8003894 <_printf_i+0x130>
 800394c:	2301      	movs	r3, #1
 800394e:	464a      	mov	r2, r9
 8003950:	4639      	mov	r1, r7
 8003952:	4630      	mov	r0, r6
 8003954:	47c0      	blx	r8
 8003956:	3001      	adds	r0, #1
 8003958:	d09a      	beq.n	8003890 <_printf_i+0x12c>
 800395a:	3501      	adds	r5, #1
 800395c:	68e3      	ldr	r3, [r4, #12]
 800395e:	9a03      	ldr	r2, [sp, #12]
 8003960:	1a9b      	subs	r3, r3, r2
 8003962:	42ab      	cmp	r3, r5
 8003964:	dcf2      	bgt.n	800394c <_printf_i+0x1e8>
 8003966:	e7eb      	b.n	8003940 <_printf_i+0x1dc>
 8003968:	2500      	movs	r5, #0
 800396a:	f104 0919 	add.w	r9, r4, #25
 800396e:	e7f5      	b.n	800395c <_printf_i+0x1f8>
 8003970:	2b00      	cmp	r3, #0
 8003972:	d1ac      	bne.n	80038ce <_printf_i+0x16a>
 8003974:	7803      	ldrb	r3, [r0, #0]
 8003976:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800397a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800397e:	e76c      	b.n	800385a <_printf_i+0xf6>
 8003980:	08003ce1 	.word	0x08003ce1
 8003984:	08003cf2 	.word	0x08003cf2

08003988 <memcpy>:
 8003988:	b510      	push	{r4, lr}
 800398a:	1e43      	subs	r3, r0, #1
 800398c:	440a      	add	r2, r1
 800398e:	4291      	cmp	r1, r2
 8003990:	d100      	bne.n	8003994 <memcpy+0xc>
 8003992:	bd10      	pop	{r4, pc}
 8003994:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003998:	f803 4f01 	strb.w	r4, [r3, #1]!
 800399c:	e7f7      	b.n	800398e <memcpy+0x6>

0800399e <memmove>:
 800399e:	4288      	cmp	r0, r1
 80039a0:	b510      	push	{r4, lr}
 80039a2:	eb01 0302 	add.w	r3, r1, r2
 80039a6:	d807      	bhi.n	80039b8 <memmove+0x1a>
 80039a8:	1e42      	subs	r2, r0, #1
 80039aa:	4299      	cmp	r1, r3
 80039ac:	d00a      	beq.n	80039c4 <memmove+0x26>
 80039ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80039b2:	f802 4f01 	strb.w	r4, [r2, #1]!
 80039b6:	e7f8      	b.n	80039aa <memmove+0xc>
 80039b8:	4283      	cmp	r3, r0
 80039ba:	d9f5      	bls.n	80039a8 <memmove+0xa>
 80039bc:	1881      	adds	r1, r0, r2
 80039be:	1ad2      	subs	r2, r2, r3
 80039c0:	42d3      	cmn	r3, r2
 80039c2:	d100      	bne.n	80039c6 <memmove+0x28>
 80039c4:	bd10      	pop	{r4, pc}
 80039c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80039ca:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80039ce:	e7f7      	b.n	80039c0 <memmove+0x22>

080039d0 <_free_r>:
 80039d0:	b538      	push	{r3, r4, r5, lr}
 80039d2:	4605      	mov	r5, r0
 80039d4:	2900      	cmp	r1, #0
 80039d6:	d045      	beq.n	8003a64 <_free_r+0x94>
 80039d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80039dc:	1f0c      	subs	r4, r1, #4
 80039de:	2b00      	cmp	r3, #0
 80039e0:	bfb8      	it	lt
 80039e2:	18e4      	addlt	r4, r4, r3
 80039e4:	f000 f8d2 	bl	8003b8c <__malloc_lock>
 80039e8:	4a1f      	ldr	r2, [pc, #124]	; (8003a68 <_free_r+0x98>)
 80039ea:	6813      	ldr	r3, [r2, #0]
 80039ec:	4610      	mov	r0, r2
 80039ee:	b933      	cbnz	r3, 80039fe <_free_r+0x2e>
 80039f0:	6063      	str	r3, [r4, #4]
 80039f2:	6014      	str	r4, [r2, #0]
 80039f4:	4628      	mov	r0, r5
 80039f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80039fa:	f000 b8c8 	b.w	8003b8e <__malloc_unlock>
 80039fe:	42a3      	cmp	r3, r4
 8003a00:	d90c      	bls.n	8003a1c <_free_r+0x4c>
 8003a02:	6821      	ldr	r1, [r4, #0]
 8003a04:	1862      	adds	r2, r4, r1
 8003a06:	4293      	cmp	r3, r2
 8003a08:	bf04      	itt	eq
 8003a0a:	681a      	ldreq	r2, [r3, #0]
 8003a0c:	685b      	ldreq	r3, [r3, #4]
 8003a0e:	6063      	str	r3, [r4, #4]
 8003a10:	bf04      	itt	eq
 8003a12:	1852      	addeq	r2, r2, r1
 8003a14:	6022      	streq	r2, [r4, #0]
 8003a16:	6004      	str	r4, [r0, #0]
 8003a18:	e7ec      	b.n	80039f4 <_free_r+0x24>
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	685a      	ldr	r2, [r3, #4]
 8003a1e:	b10a      	cbz	r2, 8003a24 <_free_r+0x54>
 8003a20:	42a2      	cmp	r2, r4
 8003a22:	d9fa      	bls.n	8003a1a <_free_r+0x4a>
 8003a24:	6819      	ldr	r1, [r3, #0]
 8003a26:	1858      	adds	r0, r3, r1
 8003a28:	42a0      	cmp	r0, r4
 8003a2a:	d10b      	bne.n	8003a44 <_free_r+0x74>
 8003a2c:	6820      	ldr	r0, [r4, #0]
 8003a2e:	4401      	add	r1, r0
 8003a30:	1858      	adds	r0, r3, r1
 8003a32:	4282      	cmp	r2, r0
 8003a34:	6019      	str	r1, [r3, #0]
 8003a36:	d1dd      	bne.n	80039f4 <_free_r+0x24>
 8003a38:	6810      	ldr	r0, [r2, #0]
 8003a3a:	6852      	ldr	r2, [r2, #4]
 8003a3c:	605a      	str	r2, [r3, #4]
 8003a3e:	4401      	add	r1, r0
 8003a40:	6019      	str	r1, [r3, #0]
 8003a42:	e7d7      	b.n	80039f4 <_free_r+0x24>
 8003a44:	d902      	bls.n	8003a4c <_free_r+0x7c>
 8003a46:	230c      	movs	r3, #12
 8003a48:	602b      	str	r3, [r5, #0]
 8003a4a:	e7d3      	b.n	80039f4 <_free_r+0x24>
 8003a4c:	6820      	ldr	r0, [r4, #0]
 8003a4e:	1821      	adds	r1, r4, r0
 8003a50:	428a      	cmp	r2, r1
 8003a52:	bf04      	itt	eq
 8003a54:	6811      	ldreq	r1, [r2, #0]
 8003a56:	6852      	ldreq	r2, [r2, #4]
 8003a58:	6062      	str	r2, [r4, #4]
 8003a5a:	bf04      	itt	eq
 8003a5c:	1809      	addeq	r1, r1, r0
 8003a5e:	6021      	streq	r1, [r4, #0]
 8003a60:	605c      	str	r4, [r3, #4]
 8003a62:	e7c7      	b.n	80039f4 <_free_r+0x24>
 8003a64:	bd38      	pop	{r3, r4, r5, pc}
 8003a66:	bf00      	nop
 8003a68:	20000090 	.word	0x20000090

08003a6c <_malloc_r>:
 8003a6c:	b570      	push	{r4, r5, r6, lr}
 8003a6e:	1ccd      	adds	r5, r1, #3
 8003a70:	f025 0503 	bic.w	r5, r5, #3
 8003a74:	3508      	adds	r5, #8
 8003a76:	2d0c      	cmp	r5, #12
 8003a78:	bf38      	it	cc
 8003a7a:	250c      	movcc	r5, #12
 8003a7c:	2d00      	cmp	r5, #0
 8003a7e:	4606      	mov	r6, r0
 8003a80:	db01      	blt.n	8003a86 <_malloc_r+0x1a>
 8003a82:	42a9      	cmp	r1, r5
 8003a84:	d903      	bls.n	8003a8e <_malloc_r+0x22>
 8003a86:	230c      	movs	r3, #12
 8003a88:	6033      	str	r3, [r6, #0]
 8003a8a:	2000      	movs	r0, #0
 8003a8c:	bd70      	pop	{r4, r5, r6, pc}
 8003a8e:	f000 f87d 	bl	8003b8c <__malloc_lock>
 8003a92:	4a21      	ldr	r2, [pc, #132]	; (8003b18 <_malloc_r+0xac>)
 8003a94:	6814      	ldr	r4, [r2, #0]
 8003a96:	4621      	mov	r1, r4
 8003a98:	b991      	cbnz	r1, 8003ac0 <_malloc_r+0x54>
 8003a9a:	4c20      	ldr	r4, [pc, #128]	; (8003b1c <_malloc_r+0xb0>)
 8003a9c:	6823      	ldr	r3, [r4, #0]
 8003a9e:	b91b      	cbnz	r3, 8003aa8 <_malloc_r+0x3c>
 8003aa0:	4630      	mov	r0, r6
 8003aa2:	f000 f863 	bl	8003b6c <_sbrk_r>
 8003aa6:	6020      	str	r0, [r4, #0]
 8003aa8:	4629      	mov	r1, r5
 8003aaa:	4630      	mov	r0, r6
 8003aac:	f000 f85e 	bl	8003b6c <_sbrk_r>
 8003ab0:	1c43      	adds	r3, r0, #1
 8003ab2:	d124      	bne.n	8003afe <_malloc_r+0x92>
 8003ab4:	230c      	movs	r3, #12
 8003ab6:	6033      	str	r3, [r6, #0]
 8003ab8:	4630      	mov	r0, r6
 8003aba:	f000 f868 	bl	8003b8e <__malloc_unlock>
 8003abe:	e7e4      	b.n	8003a8a <_malloc_r+0x1e>
 8003ac0:	680b      	ldr	r3, [r1, #0]
 8003ac2:	1b5b      	subs	r3, r3, r5
 8003ac4:	d418      	bmi.n	8003af8 <_malloc_r+0x8c>
 8003ac6:	2b0b      	cmp	r3, #11
 8003ac8:	d90f      	bls.n	8003aea <_malloc_r+0x7e>
 8003aca:	600b      	str	r3, [r1, #0]
 8003acc:	50cd      	str	r5, [r1, r3]
 8003ace:	18cc      	adds	r4, r1, r3
 8003ad0:	4630      	mov	r0, r6
 8003ad2:	f000 f85c 	bl	8003b8e <__malloc_unlock>
 8003ad6:	f104 000b 	add.w	r0, r4, #11
 8003ada:	1d23      	adds	r3, r4, #4
 8003adc:	f020 0007 	bic.w	r0, r0, #7
 8003ae0:	1ac3      	subs	r3, r0, r3
 8003ae2:	d0d3      	beq.n	8003a8c <_malloc_r+0x20>
 8003ae4:	425a      	negs	r2, r3
 8003ae6:	50e2      	str	r2, [r4, r3]
 8003ae8:	e7d0      	b.n	8003a8c <_malloc_r+0x20>
 8003aea:	428c      	cmp	r4, r1
 8003aec:	684b      	ldr	r3, [r1, #4]
 8003aee:	bf16      	itet	ne
 8003af0:	6063      	strne	r3, [r4, #4]
 8003af2:	6013      	streq	r3, [r2, #0]
 8003af4:	460c      	movne	r4, r1
 8003af6:	e7eb      	b.n	8003ad0 <_malloc_r+0x64>
 8003af8:	460c      	mov	r4, r1
 8003afa:	6849      	ldr	r1, [r1, #4]
 8003afc:	e7cc      	b.n	8003a98 <_malloc_r+0x2c>
 8003afe:	1cc4      	adds	r4, r0, #3
 8003b00:	f024 0403 	bic.w	r4, r4, #3
 8003b04:	42a0      	cmp	r0, r4
 8003b06:	d005      	beq.n	8003b14 <_malloc_r+0xa8>
 8003b08:	1a21      	subs	r1, r4, r0
 8003b0a:	4630      	mov	r0, r6
 8003b0c:	f000 f82e 	bl	8003b6c <_sbrk_r>
 8003b10:	3001      	adds	r0, #1
 8003b12:	d0cf      	beq.n	8003ab4 <_malloc_r+0x48>
 8003b14:	6025      	str	r5, [r4, #0]
 8003b16:	e7db      	b.n	8003ad0 <_malloc_r+0x64>
 8003b18:	20000090 	.word	0x20000090
 8003b1c:	20000094 	.word	0x20000094

08003b20 <_realloc_r>:
 8003b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b22:	4607      	mov	r7, r0
 8003b24:	4614      	mov	r4, r2
 8003b26:	460e      	mov	r6, r1
 8003b28:	b921      	cbnz	r1, 8003b34 <_realloc_r+0x14>
 8003b2a:	4611      	mov	r1, r2
 8003b2c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003b30:	f7ff bf9c 	b.w	8003a6c <_malloc_r>
 8003b34:	b922      	cbnz	r2, 8003b40 <_realloc_r+0x20>
 8003b36:	f7ff ff4b 	bl	80039d0 <_free_r>
 8003b3a:	4625      	mov	r5, r4
 8003b3c:	4628      	mov	r0, r5
 8003b3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b40:	f000 f826 	bl	8003b90 <_malloc_usable_size_r>
 8003b44:	42a0      	cmp	r0, r4
 8003b46:	d20f      	bcs.n	8003b68 <_realloc_r+0x48>
 8003b48:	4621      	mov	r1, r4
 8003b4a:	4638      	mov	r0, r7
 8003b4c:	f7ff ff8e 	bl	8003a6c <_malloc_r>
 8003b50:	4605      	mov	r5, r0
 8003b52:	2800      	cmp	r0, #0
 8003b54:	d0f2      	beq.n	8003b3c <_realloc_r+0x1c>
 8003b56:	4631      	mov	r1, r6
 8003b58:	4622      	mov	r2, r4
 8003b5a:	f7ff ff15 	bl	8003988 <memcpy>
 8003b5e:	4631      	mov	r1, r6
 8003b60:	4638      	mov	r0, r7
 8003b62:	f7ff ff35 	bl	80039d0 <_free_r>
 8003b66:	e7e9      	b.n	8003b3c <_realloc_r+0x1c>
 8003b68:	4635      	mov	r5, r6
 8003b6a:	e7e7      	b.n	8003b3c <_realloc_r+0x1c>

08003b6c <_sbrk_r>:
 8003b6c:	b538      	push	{r3, r4, r5, lr}
 8003b6e:	4c06      	ldr	r4, [pc, #24]	; (8003b88 <_sbrk_r+0x1c>)
 8003b70:	2300      	movs	r3, #0
 8003b72:	4605      	mov	r5, r0
 8003b74:	4608      	mov	r0, r1
 8003b76:	6023      	str	r3, [r4, #0]
 8003b78:	f7fc ffd8 	bl	8000b2c <_sbrk>
 8003b7c:	1c43      	adds	r3, r0, #1
 8003b7e:	d102      	bne.n	8003b86 <_sbrk_r+0x1a>
 8003b80:	6823      	ldr	r3, [r4, #0]
 8003b82:	b103      	cbz	r3, 8003b86 <_sbrk_r+0x1a>
 8003b84:	602b      	str	r3, [r5, #0]
 8003b86:	bd38      	pop	{r3, r4, r5, pc}
 8003b88:	200000fc 	.word	0x200000fc

08003b8c <__malloc_lock>:
 8003b8c:	4770      	bx	lr

08003b8e <__malloc_unlock>:
 8003b8e:	4770      	bx	lr

08003b90 <_malloc_usable_size_r>:
 8003b90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b94:	1f18      	subs	r0, r3, #4
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	bfbc      	itt	lt
 8003b9a:	580b      	ldrlt	r3, [r1, r0]
 8003b9c:	18c0      	addlt	r0, r0, r3
 8003b9e:	4770      	bx	lr

08003ba0 <_init>:
 8003ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ba2:	bf00      	nop
 8003ba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ba6:	bc08      	pop	{r3}
 8003ba8:	469e      	mov	lr, r3
 8003baa:	4770      	bx	lr

08003bac <_fini>:
 8003bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bae:	bf00      	nop
 8003bb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bb2:	bc08      	pop	{r3}
 8003bb4:	469e      	mov	lr, r3
 8003bb6:	4770      	bx	lr
