    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; isr
isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr__INTC_MASK EQU 0x40000
isr__INTC_NUMBER EQU 18
isr__INTC_PRIOR_MASK EQU 0xC00000
isr__INTC_PRIOR_NUM EQU 3
isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; MISO
MISO__0__DM__MASK EQU 0x38000
MISO__0__DM__SHIFT EQU 15
MISO__0__DR EQU CYREG_PRT0_DR
MISO__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MISO__0__HSIOM_MASK EQU 0x00F00000
MISO__0__HSIOM_SHIFT EQU 20
MISO__0__INTCFG EQU CYREG_PRT0_INTCFG
MISO__0__INTSTAT EQU CYREG_PRT0_INTSTAT
MISO__0__MASK EQU 0x20
MISO__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MISO__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MISO__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MISO__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MISO__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MISO__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MISO__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MISO__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MISO__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MISO__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MISO__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MISO__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MISO__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MISO__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MISO__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MISO__0__PC EQU CYREG_PRT0_PC
MISO__0__PC2 EQU CYREG_PRT0_PC2
MISO__0__PORT EQU 0
MISO__0__PS EQU CYREG_PRT0_PS
MISO__0__SHIFT EQU 5
MISO__DR EQU CYREG_PRT0_DR
MISO__INTCFG EQU CYREG_PRT0_INTCFG
MISO__INTSTAT EQU CYREG_PRT0_INTSTAT
MISO__MASK EQU 0x20
MISO__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MISO__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MISO__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MISO__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MISO__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MISO__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MISO__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MISO__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MISO__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MISO__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MISO__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MISO__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MISO__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MISO__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MISO__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MISO__PC EQU CYREG_PRT0_PC
MISO__PC2 EQU CYREG_PRT0_PC2
MISO__PORT EQU 0
MISO__PS EQU CYREG_PRT0_PS
MISO__SHIFT EQU 5

; MOSI
MOSI__0__DM__MASK EQU 0x7000
MOSI__0__DM__SHIFT EQU 12
MOSI__0__DR EQU CYREG_PRT0_DR
MOSI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MOSI__0__HSIOM_MASK EQU 0x000F0000
MOSI__0__HSIOM_SHIFT EQU 16
MOSI__0__INTCFG EQU CYREG_PRT0_INTCFG
MOSI__0__INTSTAT EQU CYREG_PRT0_INTSTAT
MOSI__0__MASK EQU 0x10
MOSI__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
MOSI__0__OUT_SEL_SHIFT EQU 8
MOSI__0__OUT_SEL_VAL EQU 3
MOSI__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MOSI__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MOSI__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MOSI__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MOSI__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MOSI__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MOSI__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MOSI__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MOSI__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MOSI__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MOSI__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MOSI__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MOSI__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MOSI__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MOSI__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MOSI__0__PC EQU CYREG_PRT0_PC
MOSI__0__PC2 EQU CYREG_PRT0_PC2
MOSI__0__PORT EQU 0
MOSI__0__PS EQU CYREG_PRT0_PS
MOSI__0__SHIFT EQU 4
MOSI__DR EQU CYREG_PRT0_DR
MOSI__INTCFG EQU CYREG_PRT0_INTCFG
MOSI__INTSTAT EQU CYREG_PRT0_INTSTAT
MOSI__MASK EQU 0x10
MOSI__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MOSI__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MOSI__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MOSI__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MOSI__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MOSI__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MOSI__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MOSI__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MOSI__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MOSI__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MOSI__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MOSI__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MOSI__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MOSI__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MOSI__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MOSI__PC EQU CYREG_PRT0_PC
MOSI__PC2 EQU CYREG_PRT0_PC2
MOSI__PORT EQU 0
MOSI__PS EQU CYREG_PRT0_PS
MOSI__SHIFT EQU 4

; SCLK
SCLK__0__DM__MASK EQU 0x1C0000
SCLK__0__DM__SHIFT EQU 18
SCLK__0__DR EQU CYREG_PRT0_DR
SCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SCLK__0__HSIOM_MASK EQU 0x0F000000
SCLK__0__HSIOM_SHIFT EQU 24
SCLK__0__INTCFG EQU CYREG_PRT0_INTCFG
SCLK__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SCLK__0__MASK EQU 0x40
SCLK__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SCLK__0__OUT_SEL_SHIFT EQU 12
SCLK__0__OUT_SEL_VAL EQU 2
SCLK__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCLK__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCLK__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCLK__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCLK__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCLK__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCLK__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCLK__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCLK__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCLK__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCLK__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCLK__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCLK__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCLK__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCLK__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCLK__0__PC EQU CYREG_PRT0_PC
SCLK__0__PC2 EQU CYREG_PRT0_PC2
SCLK__0__PORT EQU 0
SCLK__0__PS EQU CYREG_PRT0_PS
SCLK__0__SHIFT EQU 6
SCLK__DR EQU CYREG_PRT0_DR
SCLK__INTCFG EQU CYREG_PRT0_INTCFG
SCLK__INTSTAT EQU CYREG_PRT0_INTSTAT
SCLK__MASK EQU 0x40
SCLK__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCLK__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCLK__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCLK__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCLK__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCLK__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCLK__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCLK__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCLK__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCLK__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCLK__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCLK__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCLK__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCLK__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCLK__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCLK__PC EQU CYREG_PRT0_PC
SCLK__PC2 EQU CYREG_PRT0_PC2
SCLK__PORT EQU 0
SCLK__PS EQU CYREG_PRT0_PS
SCLK__SHIFT EQU 6

; SPIM_BSPIM
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
SPIM_BSPIM_BitCounter__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
SPIM_BSPIM_BitCounter__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
SPIM_BSPIM_BitCounter__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
SPIM_BSPIM_BitCounter__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_00
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
SPIM_BSPIM_BitCounter_ST__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
SPIM_BSPIM_BitCounter_ST__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
SPIM_BSPIM_BitCounter_ST__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_00
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_00
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_00
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_00
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_03
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_03
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
SPIM_BSPIM_sR8_Dp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
SPIM_BSPIM_sR8_Dp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
SPIM_BSPIM_sR8_Dp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
SPIM_BSPIM_sR8_Dp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
SPIM_BSPIM_sR8_Dp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
SPIM_BSPIM_sR8_Dp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
SPIM_BSPIM_sR8_Dp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_01
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_01

; SPIM_IntClock
SPIM_IntClock__DIVIDER_MASK EQU 0x0000FFFF
SPIM_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
SPIM_IntClock__ENABLE_MASK EQU 0x80000000
SPIM_IntClock__MASK EQU 0x80000000
SPIM_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

; Timer_cy_m0s8_tcpwm_1
Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; Gimbal_PWMUDB
Gimbal_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Gimbal_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Gimbal_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Gimbal_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Gimbal_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Gimbal_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
Gimbal_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Gimbal_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
Gimbal_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Gimbal_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Gimbal_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Gimbal_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Gimbal_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
Gimbal_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Gimbal_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
Gimbal_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Gimbal_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Gimbal_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Gimbal_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Gimbal_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
Gimbal_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Gimbal_PWMUDB_genblk8_stsreg__0__POS EQU 0
Gimbal_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Gimbal_PWMUDB_genblk8_stsreg__1__POS EQU 1
Gimbal_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Gimbal_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
Gimbal_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Gimbal_PWMUDB_genblk8_stsreg__2__POS EQU 2
Gimbal_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Gimbal_PWMUDB_genblk8_stsreg__3__POS EQU 3
Gimbal_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
Gimbal_PWMUDB_genblk8_stsreg__5__POS EQU 5
Gimbal_PWMUDB_genblk8_stsreg__MASK EQU 0x2F
Gimbal_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_02
Gimbal_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Gimbal_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Gimbal_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Gimbal_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Gimbal_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Gimbal_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_02
Gimbal_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
Gimbal_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
Gimbal_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
Gimbal_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
Gimbal_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Gimbal_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
Gimbal_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
Gimbal_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
Gimbal_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
Gimbal_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
Gimbal_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
Gimbal_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
Gimbal_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
Gimbal_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Gimbal_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
Gimbal_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
Gimbal_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
Gimbal_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Gimbal_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Gimbal_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
Gimbal_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
Gimbal_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
Gimbal_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
Gimbal_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
Gimbal_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
Gimbal_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Gimbal_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
Gimbal_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
Gimbal_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F1_03

; ISRSPI
ISRSPI__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISRSPI__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISRSPI__INTC_MASK EQU 0x01
ISRSPI__INTC_NUMBER EQU 0
ISRSPI__INTC_PRIOR_MASK EQU 0xC0
ISRSPI__INTC_PRIOR_NUM EQU 3
ISRSPI__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ISRSPI__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISRSPI__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; UART_1_rx
UART_1_rx__0__DM__MASK EQU 0x07
UART_1_rx__0__DM__SHIFT EQU 0
UART_1_rx__0__DR EQU CYREG_PRT4_DR
UART_1_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_rx__0__HSIOM_MASK EQU 0x0000000F
UART_1_rx__0__HSIOM_SHIFT EQU 0
UART_1_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__0__MASK EQU 0x01
UART_1_rx__0__PC EQU CYREG_PRT4_PC
UART_1_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__0__PORT EQU 4
UART_1_rx__0__PS EQU CYREG_PRT4_PS
UART_1_rx__0__SHIFT EQU 0
UART_1_rx__DR EQU CYREG_PRT4_DR
UART_1_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__MASK EQU 0x01
UART_1_rx__PC EQU CYREG_PRT4_PC
UART_1_rx__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__PORT EQU 4
UART_1_rx__PS EQU CYREG_PRT4_PS
UART_1_rx__SHIFT EQU 0

; UART_1_SCB
UART_1_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_1_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_1_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_1_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_1_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_1_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_1_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_1_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_1_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_1_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_1_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_1_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_1_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_1_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; UART_1_SCBCLK
UART_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
UART_1_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_1_SCBCLK__MASK EQU 0x80000000
UART_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

; UART_1_tx
UART_1_tx__0__DM__MASK EQU 0x38
UART_1_tx__0__DM__SHIFT EQU 3
UART_1_tx__0__DR EQU CYREG_PRT4_DR
UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_tx__0__HSIOM_MASK EQU 0x000000F0
UART_1_tx__0__HSIOM_SHIFT EQU 4
UART_1_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__0__MASK EQU 0x02
UART_1_tx__0__PC EQU CYREG_PRT4_PC
UART_1_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__0__PORT EQU 4
UART_1_tx__0__PS EQU CYREG_PRT4_PS
UART_1_tx__0__SHIFT EQU 1
UART_1_tx__DR EQU CYREG_PRT4_DR
UART_1_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__MASK EQU 0x02
UART_1_tx__PC EQU CYREG_PRT4_PC
UART_1_tx__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__PORT EQU 4
UART_1_tx__PS EQU CYREG_PRT4_PS
UART_1_tx__SHIFT EQU 1

; VidMux
VidMux_Sync_ctrl_reg__REMOVED EQU 1

; WIZ_SS
WIZ_SS__0__DM__MASK EQU 0xE00
WIZ_SS__0__DM__SHIFT EQU 9
WIZ_SS__0__DR EQU CYREG_PRT0_DR
WIZ_SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
WIZ_SS__0__HSIOM_MASK EQU 0x0000F000
WIZ_SS__0__HSIOM_SHIFT EQU 12
WIZ_SS__0__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_SS__0__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_SS__0__MASK EQU 0x08
WIZ_SS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_SS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_SS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_SS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_SS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_SS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_SS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_SS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_SS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_SS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_SS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_SS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_SS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_SS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_SS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_SS__0__PC EQU CYREG_PRT0_PC
WIZ_SS__0__PC2 EQU CYREG_PRT0_PC2
WIZ_SS__0__PORT EQU 0
WIZ_SS__0__PS EQU CYREG_PRT0_PS
WIZ_SS__0__SHIFT EQU 3
WIZ_SS__DR EQU CYREG_PRT0_DR
WIZ_SS__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_SS__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_SS__MASK EQU 0x08
WIZ_SS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_SS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_SS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_SS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_SS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_SS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_SS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_SS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_SS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_SS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_SS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_SS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_SS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_SS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_SS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_SS__PC EQU CYREG_PRT0_PC
WIZ_SS__PC2 EQU CYREG_PRT0_PC2
WIZ_SS__PORT EQU 0
WIZ_SS__PS EQU CYREG_PRT0_PS
WIZ_SS__SHIFT EQU 3

; Clock_2
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_C00

; GimbalP
GimbalP__0__DM__MASK EQU 0xE00
GimbalP__0__DM__SHIFT EQU 9
GimbalP__0__DR EQU CYREG_PRT1_DR
GimbalP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
GimbalP__0__HSIOM_MASK EQU 0x0000F000
GimbalP__0__HSIOM_SHIFT EQU 12
GimbalP__0__INTCFG EQU CYREG_PRT1_INTCFG
GimbalP__0__INTSTAT EQU CYREG_PRT1_INTSTAT
GimbalP__0__MASK EQU 0x08
GimbalP__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
GimbalP__0__OUT_SEL_SHIFT EQU 6
GimbalP__0__OUT_SEL_VAL EQU 1
GimbalP__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GimbalP__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GimbalP__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GimbalP__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GimbalP__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GimbalP__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GimbalP__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GimbalP__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GimbalP__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GimbalP__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GimbalP__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GimbalP__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GimbalP__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GimbalP__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GimbalP__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GimbalP__0__PC EQU CYREG_PRT1_PC
GimbalP__0__PC2 EQU CYREG_PRT1_PC2
GimbalP__0__PORT EQU 1
GimbalP__0__PS EQU CYREG_PRT1_PS
GimbalP__0__SHIFT EQU 3
GimbalP__DR EQU CYREG_PRT1_DR
GimbalP__INTCFG EQU CYREG_PRT1_INTCFG
GimbalP__INTSTAT EQU CYREG_PRT1_INTSTAT
GimbalP__MASK EQU 0x08
GimbalP__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GimbalP__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GimbalP__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GimbalP__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GimbalP__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GimbalP__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GimbalP__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GimbalP__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GimbalP__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GimbalP__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GimbalP__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GimbalP__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GimbalP__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GimbalP__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GimbalP__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GimbalP__PC EQU CYREG_PRT1_PC
GimbalP__PC2 EQU CYREG_PRT1_PC2
GimbalP__PORT EQU 1
GimbalP__PS EQU CYREG_PRT1_PS
GimbalP__SHIFT EQU 3

; GimbalT
GimbalT__0__DM__MASK EQU 0x1C0
GimbalT__0__DM__SHIFT EQU 6
GimbalT__0__DR EQU CYREG_PRT1_DR
GimbalT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
GimbalT__0__HSIOM_MASK EQU 0x00000F00
GimbalT__0__HSIOM_SHIFT EQU 8
GimbalT__0__INTCFG EQU CYREG_PRT1_INTCFG
GimbalT__0__INTSTAT EQU CYREG_PRT1_INTSTAT
GimbalT__0__MASK EQU 0x04
GimbalT__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
GimbalT__0__OUT_SEL_SHIFT EQU 4
GimbalT__0__OUT_SEL_VAL EQU 3
GimbalT__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GimbalT__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GimbalT__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GimbalT__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GimbalT__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GimbalT__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GimbalT__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GimbalT__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GimbalT__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GimbalT__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GimbalT__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GimbalT__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GimbalT__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GimbalT__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GimbalT__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GimbalT__0__PC EQU CYREG_PRT1_PC
GimbalT__0__PC2 EQU CYREG_PRT1_PC2
GimbalT__0__PORT EQU 1
GimbalT__0__PS EQU CYREG_PRT1_PS
GimbalT__0__SHIFT EQU 2
GimbalT__DR EQU CYREG_PRT1_DR
GimbalT__INTCFG EQU CYREG_PRT1_INTCFG
GimbalT__INTSTAT EQU CYREG_PRT1_INTSTAT
GimbalT__MASK EQU 0x04
GimbalT__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GimbalT__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GimbalT__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GimbalT__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GimbalT__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GimbalT__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GimbalT__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GimbalT__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GimbalT__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GimbalT__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GimbalT__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GimbalT__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GimbalT__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GimbalT__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GimbalT__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GimbalT__PC EQU CYREG_PRT1_PC
GimbalT__PC2 EQU CYREG_PRT1_PC2
GimbalT__PORT EQU 1
GimbalT__PS EQU CYREG_PRT1_PS
GimbalT__SHIFT EQU 2

; ISRUART
ISRUART__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISRUART__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISRUART__INTC_MASK EQU 0x400
ISRUART__INTC_NUMBER EQU 10
ISRUART__INTC_PRIOR_MASK EQU 0xC00000
ISRUART__INTC_PRIOR_NUM EQU 3
ISRUART__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
ISRUART__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISRUART__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; L_Servo
L_Servo__0__DM__MASK EQU 0x07
L_Servo__0__DM__SHIFT EQU 0
L_Servo__0__DR EQU CYREG_PRT1_DR
L_Servo__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
L_Servo__0__HSIOM_MASK EQU 0x0000000F
L_Servo__0__HSIOM_SHIFT EQU 0
L_Servo__0__INTCFG EQU CYREG_PRT1_INTCFG
L_Servo__0__INTSTAT EQU CYREG_PRT1_INTSTAT
L_Servo__0__MASK EQU 0x01
L_Servo__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
L_Servo__0__OUT_SEL_SHIFT EQU 0
L_Servo__0__OUT_SEL_VAL EQU 2
L_Servo__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L_Servo__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L_Servo__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L_Servo__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L_Servo__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L_Servo__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L_Servo__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L_Servo__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L_Servo__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L_Servo__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L_Servo__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L_Servo__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L_Servo__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L_Servo__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L_Servo__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L_Servo__0__PC EQU CYREG_PRT1_PC
L_Servo__0__PC2 EQU CYREG_PRT1_PC2
L_Servo__0__PORT EQU 1
L_Servo__0__PS EQU CYREG_PRT1_PS
L_Servo__0__SHIFT EQU 0
L_Servo__DR EQU CYREG_PRT1_DR
L_Servo__INTCFG EQU CYREG_PRT1_INTCFG
L_Servo__INTSTAT EQU CYREG_PRT1_INTSTAT
L_Servo__MASK EQU 0x01
L_Servo__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L_Servo__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L_Servo__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L_Servo__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L_Servo__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L_Servo__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L_Servo__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L_Servo__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L_Servo__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L_Servo__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L_Servo__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L_Servo__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L_Servo__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L_Servo__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L_Servo__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L_Servo__PC EQU CYREG_PRT1_PC
L_Servo__PC2 EQU CYREG_PRT1_PC2
L_Servo__PORT EQU 1
L_Servo__PS EQU CYREG_PRT1_PS
L_Servo__SHIFT EQU 0

; R_Servo
R_Servo__0__DM__MASK EQU 0x38
R_Servo__0__DM__SHIFT EQU 3
R_Servo__0__DR EQU CYREG_PRT1_DR
R_Servo__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
R_Servo__0__HSIOM_MASK EQU 0x000000F0
R_Servo__0__HSIOM_SHIFT EQU 4
R_Servo__0__INTCFG EQU CYREG_PRT1_INTCFG
R_Servo__0__INTSTAT EQU CYREG_PRT1_INTSTAT
R_Servo__0__MASK EQU 0x02
R_Servo__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
R_Servo__0__OUT_SEL_SHIFT EQU 2
R_Servo__0__OUT_SEL_VAL EQU 0
R_Servo__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
R_Servo__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
R_Servo__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
R_Servo__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
R_Servo__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
R_Servo__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
R_Servo__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
R_Servo__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
R_Servo__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
R_Servo__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
R_Servo__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
R_Servo__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
R_Servo__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
R_Servo__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
R_Servo__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
R_Servo__0__PC EQU CYREG_PRT1_PC
R_Servo__0__PC2 EQU CYREG_PRT1_PC2
R_Servo__0__PORT EQU 1
R_Servo__0__PS EQU CYREG_PRT1_PS
R_Servo__0__SHIFT EQU 1
R_Servo__DR EQU CYREG_PRT1_DR
R_Servo__INTCFG EQU CYREG_PRT1_INTCFG
R_Servo__INTSTAT EQU CYREG_PRT1_INTSTAT
R_Servo__MASK EQU 0x02
R_Servo__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
R_Servo__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
R_Servo__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
R_Servo__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
R_Servo__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
R_Servo__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
R_Servo__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
R_Servo__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
R_Servo__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
R_Servo__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
R_Servo__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
R_Servo__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
R_Servo__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
R_Servo__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
R_Servo__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
R_Servo__PC EQU CYREG_PRT1_PC
R_Servo__PC2 EQU CYREG_PRT1_PC2
R_Servo__PORT EQU 1
R_Servo__PS EQU CYREG_PRT1_PS
R_Servo__SHIFT EQU 1

; WIZ_INT
WIZ_INT__0__DM__MASK EQU 0x07
WIZ_INT__0__DM__SHIFT EQU 0
WIZ_INT__0__DR EQU CYREG_PRT0_DR
WIZ_INT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
WIZ_INT__0__HSIOM_MASK EQU 0x0000000F
WIZ_INT__0__HSIOM_SHIFT EQU 0
WIZ_INT__0__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_INT__0__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_INT__0__MASK EQU 0x01
WIZ_INT__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_INT__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_INT__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_INT__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_INT__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_INT__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_INT__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_INT__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_INT__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_INT__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_INT__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_INT__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_INT__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_INT__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_INT__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_INT__0__PC EQU CYREG_PRT0_PC
WIZ_INT__0__PC2 EQU CYREG_PRT0_PC2
WIZ_INT__0__PORT EQU 0
WIZ_INT__0__PS EQU CYREG_PRT0_PS
WIZ_INT__0__SHIFT EQU 0
WIZ_INT__DR EQU CYREG_PRT0_DR
WIZ_INT__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_INT__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_INT__MASK EQU 0x01
WIZ_INT__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_INT__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_INT__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_INT__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_INT__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_INT__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_INT__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_INT__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_INT__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_INT__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_INT__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_INT__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_INT__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_INT__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_INT__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_INT__PC EQU CYREG_PRT0_PC
WIZ_INT__PC2 EQU CYREG_PRT0_PC2
WIZ_INT__PORT EQU 0
WIZ_INT__PS EQU CYREG_PRT0_PS
WIZ_INT__SHIFT EQU 0

; WIZ_RDY
WIZ_RDY__0__DM__MASK EQU 0x38
WIZ_RDY__0__DM__SHIFT EQU 3
WIZ_RDY__0__DR EQU CYREG_PRT0_DR
WIZ_RDY__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
WIZ_RDY__0__HSIOM_MASK EQU 0x000000F0
WIZ_RDY__0__HSIOM_SHIFT EQU 4
WIZ_RDY__0__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_RDY__0__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_RDY__0__MASK EQU 0x02
WIZ_RDY__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_RDY__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_RDY__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_RDY__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_RDY__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_RDY__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_RDY__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_RDY__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_RDY__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_RDY__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_RDY__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_RDY__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_RDY__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_RDY__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_RDY__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_RDY__0__PC EQU CYREG_PRT0_PC
WIZ_RDY__0__PC2 EQU CYREG_PRT0_PC2
WIZ_RDY__0__PORT EQU 0
WIZ_RDY__0__PS EQU CYREG_PRT0_PS
WIZ_RDY__0__SHIFT EQU 1
WIZ_RDY__DR EQU CYREG_PRT0_DR
WIZ_RDY__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_RDY__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_RDY__MASK EQU 0x02
WIZ_RDY__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_RDY__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_RDY__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_RDY__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_RDY__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_RDY__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_RDY__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_RDY__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_RDY__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_RDY__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_RDY__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_RDY__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_RDY__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_RDY__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_RDY__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_RDY__PC EQU CYREG_PRT0_PC
WIZ_RDY__PC2 EQU CYREG_PRT0_PC2
WIZ_RDY__PORT EQU 0
WIZ_RDY__PS EQU CYREG_PRT0_PS
WIZ_RDY__SHIFT EQU 1

; WIZ_RST
WIZ_RST__0__DM__MASK EQU 0x1C0
WIZ_RST__0__DM__SHIFT EQU 6
WIZ_RST__0__DR EQU CYREG_PRT0_DR
WIZ_RST__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
WIZ_RST__0__HSIOM_MASK EQU 0x00000F00
WIZ_RST__0__HSIOM_SHIFT EQU 8
WIZ_RST__0__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_RST__0__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_RST__0__MASK EQU 0x04
WIZ_RST__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_RST__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_RST__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_RST__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_RST__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_RST__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_RST__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_RST__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_RST__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_RST__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_RST__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_RST__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_RST__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_RST__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_RST__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_RST__0__PC EQU CYREG_PRT0_PC
WIZ_RST__0__PC2 EQU CYREG_PRT0_PC2
WIZ_RST__0__PORT EQU 0
WIZ_RST__0__PS EQU CYREG_PRT0_PS
WIZ_RST__0__SHIFT EQU 2
WIZ_RST__DR EQU CYREG_PRT0_DR
WIZ_RST__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_RST__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_RST__MASK EQU 0x04
WIZ_RST__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_RST__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_RST__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_RST__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_RST__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_RST__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_RST__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_RST__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_RST__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_RST__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_RST__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_RST__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_RST__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_RST__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_RST__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_RST__PC EQU CYREG_PRT0_PC
WIZ_RST__PC2 EQU CYREG_PRT0_PC2
WIZ_RST__PORT EQU 0
WIZ_RST__PS EQU CYREG_PRT0_PS
WIZ_RST__SHIFT EQU 2

; GPS_UART_rx
GPS_UART_rx__0__DM__MASK EQU 0x07
GPS_UART_rx__0__DM__SHIFT EQU 0
GPS_UART_rx__0__DR EQU CYREG_PRT3_DR
GPS_UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
GPS_UART_rx__0__HSIOM_MASK EQU 0x0000000F
GPS_UART_rx__0__HSIOM_SHIFT EQU 0
GPS_UART_rx__0__INTCFG EQU CYREG_PRT3_INTCFG
GPS_UART_rx__0__INTSTAT EQU CYREG_PRT3_INTSTAT
GPS_UART_rx__0__MASK EQU 0x01
GPS_UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GPS_UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GPS_UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GPS_UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GPS_UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GPS_UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GPS_UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GPS_UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GPS_UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GPS_UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GPS_UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GPS_UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GPS_UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GPS_UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GPS_UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GPS_UART_rx__0__PC EQU CYREG_PRT3_PC
GPS_UART_rx__0__PC2 EQU CYREG_PRT3_PC2
GPS_UART_rx__0__PORT EQU 3
GPS_UART_rx__0__PS EQU CYREG_PRT3_PS
GPS_UART_rx__0__SHIFT EQU 0
GPS_UART_rx__DR EQU CYREG_PRT3_DR
GPS_UART_rx__INTCFG EQU CYREG_PRT3_INTCFG
GPS_UART_rx__INTSTAT EQU CYREG_PRT3_INTSTAT
GPS_UART_rx__MASK EQU 0x01
GPS_UART_rx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GPS_UART_rx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GPS_UART_rx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GPS_UART_rx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GPS_UART_rx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GPS_UART_rx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GPS_UART_rx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GPS_UART_rx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GPS_UART_rx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GPS_UART_rx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GPS_UART_rx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GPS_UART_rx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GPS_UART_rx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GPS_UART_rx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GPS_UART_rx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GPS_UART_rx__PC EQU CYREG_PRT3_PC
GPS_UART_rx__PC2 EQU CYREG_PRT3_PC2
GPS_UART_rx__PORT EQU 3
GPS_UART_rx__PS EQU CYREG_PRT3_PS
GPS_UART_rx__SHIFT EQU 0

; GPS_UART_SCB
GPS_UART_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
GPS_UART_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
GPS_UART_SCB__CTRL EQU CYREG_SCB1_CTRL
GPS_UART_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
GPS_UART_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
GPS_UART_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
GPS_UART_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
GPS_UART_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
GPS_UART_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
GPS_UART_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
GPS_UART_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
GPS_UART_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
GPS_UART_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
GPS_UART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
GPS_UART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
GPS_UART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
GPS_UART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
GPS_UART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
GPS_UART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
GPS_UART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
GPS_UART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
GPS_UART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
GPS_UART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
GPS_UART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
GPS_UART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
GPS_UART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
GPS_UART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
GPS_UART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
GPS_UART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
GPS_UART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
GPS_UART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
GPS_UART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
GPS_UART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
GPS_UART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
GPS_UART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
GPS_UART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
GPS_UART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
GPS_UART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
GPS_UART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
GPS_UART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
GPS_UART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
GPS_UART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
GPS_UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
GPS_UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
GPS_UART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
GPS_UART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
GPS_UART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
GPS_UART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
GPS_UART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
GPS_UART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
GPS_UART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
GPS_UART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
GPS_UART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
GPS_UART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
GPS_UART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
GPS_UART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
GPS_UART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
GPS_UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
GPS_UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
GPS_UART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
GPS_UART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
GPS_UART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
GPS_UART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
GPS_UART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
GPS_UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
GPS_UART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
GPS_UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
GPS_UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
GPS_UART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
GPS_UART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
GPS_UART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
GPS_UART_SCB__STATUS EQU CYREG_SCB1_STATUS
GPS_UART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
GPS_UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
GPS_UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
GPS_UART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
GPS_UART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
GPS_UART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
GPS_UART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
GPS_UART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; GPS_UART_SCBCLK
GPS_UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
GPS_UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A01
GPS_UART_SCBCLK__ENABLE_MASK EQU 0x80000000
GPS_UART_SCBCLK__MASK EQU 0x80000000
GPS_UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A01

; Wheels_1_cy_m0s8_tcpwm_1
Wheels_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Wheels_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Wheels_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Wheels_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Wheels_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Wheels_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Wheels_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Wheels_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Wheels_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Wheels_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Wheels_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Wheels_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Wheels_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Wheels_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Wheels_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Wheels_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Wheels_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Wheels_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Wheels_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Wheels_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Wheels_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Wheels_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Wheels_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Wheels_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Wheels_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Wheels_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Wheels_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Wheels_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Wheels_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Wheels_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; Wheels_2_cy_m0s8_tcpwm_1
Wheels_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Wheels_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Wheels_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Wheels_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Wheels_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Wheels_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Wheels_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Wheels_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Wheels_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Wheels_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Wheels_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Wheels_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Wheels_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Wheels_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Wheels_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Wheels_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Wheels_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Wheels_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Wheels_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Wheels_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Wheels_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Wheels_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Wheels_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Wheels_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Wheels_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Wheels_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Wheels_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Wheels_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Wheels_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Wheels_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; ISR_UART_2
ISR_UART_2__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_UART_2__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_UART_2__INTC_MASK EQU 0x800
ISR_UART_2__INTC_NUMBER EQU 11
ISR_UART_2__INTC_PRIOR_MASK EQU 0xC0000000
ISR_UART_2__INTC_PRIOR_NUM EQU 3
ISR_UART_2__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
ISR_UART_2__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_UART_2__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
