Info (10281): Verilog HDL Declaration information at raised_transmitter.sv(3): object "reset" differs only in case from object "RESET" in the same scope File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_transmitter.sv Line: 3
Info (10281): Verilog HDL Declaration information at raised_receiver.sv(2): object "reset" differs only in case from object "RESET" in the same scope File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_receiver.sv Line: 2
Info (10281): Verilog HDL Declaration information at QPSK_Complex_Demod.sv(3): object "reset" differs only in case from object "RESET" in the same scope File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/QPSK_Complex_Demod.sv Line: 3
Info (10281): Verilog HDL Declaration information at QPSK_Complex.sv(4): object "reset" differs only in case from object "RESET" in the same scope File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/QPSK_Complex.sv Line: 4
Info (10281): Verilog HDL Declaration information at memory.sv(2): object "reset" differs only in case from object "RESET" in the same scope File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/memory.sv Line: 2
