/*
   Copyright (c) 2015 Broadcom
   All Rights Reserved

    <:label-BRCM:2015:DUAL/GPL:standard

    Unless you and Broadcom execute a separate written software license
    agreement governing use of this software, this software is licensed
    to you under the terms of the GNU General Public License version 2
    (the "GPL"), available at http://www.broadcom.com/licenses/GPLv2.php,
    with the following added to such license:

       As a special exception, the copyright holders of this software give
       you permission to link this software with independent modules, and
       to copy and distribute the resulting executable under terms of your
       choice, provided that you also meet, for each linked independent
       module, the terms and conditions of the license of that module.
       An independent module is a module which is not derived from this
       software.  The special exception does not apply to any modifications
       of the software.

    Not withstanding the above, under no circumstances may you combine
    this software in any way with any other Broadcom software provided
    under a license other than the GPL, without Broadcom's express prior
    written consent.

:>
*/



/* This is an automated file. Do not edit its contents. */


#ifndef _RDD_RUNNER_DEFS_AUTO_H_
#define _RDD_RUNNER_DEFS_AUTO_H_

#ifdef BCM6858
/* DDR */
#define IPTV_DDR_CONTEXT_TABLE_ADDRESS 0x-001
#define IPTV_DDR_CONTEXT_TABLE_BYTE_SIZE 0x16000
#define IPTV_DDR_CONTEXT_TABLE_LOG2_BYTE_SIZE 0x0011
#define RDD_IPTV_DDR_CONTEXT_TABLE_SIZE     1024
#define RDD_IPTV_DDR_CONTEXT_TABLE_LOG2_SIZE     10
/* PSRAM */
/* IMAGE_0 */
#define IMAGE_0_DS_TM_PD_FIFO_TABLE_ADDRESS 0x0000
#define IMAGE_0_DS_TM_PD_FIFO_TABLE_BYTE_SIZE 0x1400
#define IMAGE_0_DS_TM_PD_FIFO_TABLE_LOG2_BYTE_SIZE 0x000d
#define RDD_IMAGE_0_DS_TM_PD_FIFO_TABLE_SIZE     320
#define RDD_IMAGE_0_DS_TM_PD_FIFO_TABLE_LOG2_SIZE     9
#define IMAGE_0_COMPLEX_SCHEDULER_TABLE_ADDRESS 0x1400
#define IMAGE_0_COMPLEX_SCHEDULER_TABLE_BYTE_SIZE 0x0400
#define IMAGE_0_COMPLEX_SCHEDULER_TABLE_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_0_COMPLEX_SCHEDULER_TABLE_SIZE     16
#define RDD_IMAGE_0_COMPLEX_SCHEDULER_TABLE_LOG2_SIZE     4
#define IMAGE_0_DS_TM_SCHEDULING_QUEUE_TABLE_ADDRESS 0x1800
#define IMAGE_0_DS_TM_SCHEDULING_QUEUE_TABLE_BYTE_SIZE 0x0500
#define IMAGE_0_DS_TM_SCHEDULING_QUEUE_TABLE_LOG2_BYTE_SIZE 0x000b
#define RDD_IMAGE_0_DS_TM_SCHEDULING_QUEUE_TABLE_SIZE     160
#define RDD_IMAGE_0_DS_TM_SCHEDULING_QUEUE_TABLE_LOG2_SIZE     8
#define IMAGE_0_NATC_TBL_CFG_ADDRESS 0x1d00
#define IMAGE_0_NATC_TBL_CFG_BYTE_SIZE 0x0048
#define IMAGE_0_NATC_TBL_CFG_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_0_NATC_TBL_CFG_SIZE     3
#define RDD_IMAGE_0_NATC_TBL_CFG_LOG2_SIZE     2
#define IMAGE_0_G9991_FLOW_CONTROL_PACKET_HEDAER_ADDRESS 0x1d48
#define IMAGE_0_G9991_FLOW_CONTROL_PACKET_HEDAER_BYTE_SIZE 0x0008
#define IMAGE_0_G9991_FLOW_CONTROL_PACKET_HEDAER_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_0_G9991_FLOW_CONTROL_PACKET_HEDAER_SIZE     1
#define IMAGE_0_DS_TM_FLUSH_CFG_CPU_TABLE_ADDRESS 0x1d50
#define IMAGE_0_DS_TM_FLUSH_CFG_CPU_TABLE_BYTE_SIZE 0x0010
#define IMAGE_0_DS_TM_FLUSH_CFG_CPU_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_0_DS_TM_FLUSH_CFG_CPU_TABLE_SIZE     1
#define IMAGE_0_RUNNER_GLOBAL_REGISTERS_INIT_ADDRESS 0x1d60
#define IMAGE_0_RUNNER_GLOBAL_REGISTERS_INIT_BYTE_SIZE 0x0020
#define IMAGE_0_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_RUNNER_GLOBAL_REGISTERS_INIT_SIZE     8
#define RDD_IMAGE_0_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_SIZE     3
#define IMAGE_0_DS_TM_BBH_TX_EGRESS_COUNTER_TABLE_ADDRESS 0x1d80
#define IMAGE_0_DS_TM_BBH_TX_EGRESS_COUNTER_TABLE_BYTE_SIZE 0x0040
#define IMAGE_0_DS_TM_BBH_TX_EGRESS_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_0_DS_TM_BBH_TX_EGRESS_COUNTER_TABLE_SIZE     8
#define RDD_IMAGE_0_DS_TM_BBH_TX_EGRESS_COUNTER_TABLE_LOG2_SIZE     3
#define IMAGE_0_DS_TM_TM_FLOW_CNTR_TABLE_ADDRESS 0x1dc0
#define IMAGE_0_DS_TM_TM_FLOW_CNTR_TABLE_BYTE_SIZE 0x0040
#define IMAGE_0_DS_TM_TM_FLOW_CNTR_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_0_DS_TM_TM_FLOW_CNTR_TABLE_SIZE     64
#define RDD_IMAGE_0_DS_TM_TM_FLOW_CNTR_TABLE_LOG2_SIZE     6
#define IMAGE_0_BASIC_SCHEDULER_TABLE_DS_ADDRESS 0x1e00
#define IMAGE_0_BASIC_SCHEDULER_TABLE_DS_BYTE_SIZE 0x0200
#define IMAGE_0_BASIC_SCHEDULER_TABLE_DS_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_0_BASIC_SCHEDULER_TABLE_DS_SIZE     32
#define RDD_IMAGE_0_BASIC_SCHEDULER_TABLE_DS_LOG2_SIZE     5
#define IMAGE_0_BASIC_RATE_LIMITER_TABLE_DS_ADDRESS 0x2000
#define IMAGE_0_BASIC_RATE_LIMITER_TABLE_DS_BYTE_SIZE 0x0800
#define IMAGE_0_BASIC_RATE_LIMITER_TABLE_DS_LOG2_BYTE_SIZE 0x000b
#define RDD_IMAGE_0_BASIC_RATE_LIMITER_TABLE_DS_SIZE     128
#define RDD_IMAGE_0_BASIC_RATE_LIMITER_TABLE_DS_LOG2_SIZE     7
#define IMAGE_0_VLAN_TX_COUNTERS_ADDRESS 0x2800
#define IMAGE_0_VLAN_TX_COUNTERS_BYTE_SIZE 0x0808
#define IMAGE_0_VLAN_TX_COUNTERS_LOG2_BYTE_SIZE 0x000c
#define RDD_IMAGE_0_VLAN_TX_COUNTERS_SIZE     257
#define RDD_IMAGE_0_VLAN_TX_COUNTERS_LOG2_SIZE     9
#define IMAGE_0_DBG_DUMP_TABLE_ADDRESS 0x3008
#define IMAGE_0_DBG_DUMP_TABLE_BYTE_SIZE 0x0200
#define IMAGE_0_DBG_DUMP_TABLE_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_0_DBG_DUMP_TABLE_SIZE     128
#define RDD_IMAGE_0_DBG_DUMP_TABLE_LOG2_SIZE     7
#define IMAGE_0_DS_TM_CPU_TX_ABS_COUNTERS_ADDRESS 0x3208
#define IMAGE_0_DS_TM_CPU_TX_ABS_COUNTERS_BYTE_SIZE 0x0080
#define IMAGE_0_DS_TM_CPU_TX_ABS_COUNTERS_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_0_DS_TM_CPU_TX_ABS_COUNTERS_SIZE     32
#define RDD_IMAGE_0_DS_TM_CPU_TX_ABS_COUNTERS_LOG2_SIZE     5
#define IMAGE_0_REGISTERS_BUFFER_ADDRESS 0x3288
#define IMAGE_0_REGISTERS_BUFFER_BYTE_SIZE 0x0080
#define IMAGE_0_REGISTERS_BUFFER_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_0_REGISTERS_BUFFER_SIZE     32
#define RDD_IMAGE_0_REGISTERS_BUFFER_LOG2_SIZE     5
#define IMAGE_0_DEBUG_SCRATCHPAD_ADDRESS 0x3308
#define IMAGE_0_DEBUG_SCRATCHPAD_BYTE_SIZE 0x0030
#define IMAGE_0_DEBUG_SCRATCHPAD_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_0_DEBUG_SCRATCHPAD_SIZE     12
#define RDD_IMAGE_0_DEBUG_SCRATCHPAD_LOG2_SIZE     4
#define IMAGE_0_DS_TM_BBH_TX_WAKE_UP_DATA_TABLE_ADDRESS 0x3338
#define IMAGE_0_DS_TM_BBH_TX_WAKE_UP_DATA_TABLE_BYTE_SIZE 0x0008
#define IMAGE_0_DS_TM_BBH_TX_WAKE_UP_DATA_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_0_DS_TM_BBH_TX_WAKE_UP_DATA_TABLE_SIZE     1
#define IMAGE_0_CODEL_BIAS_SLOPE_TABLE_ADDRESS 0x3340
#define IMAGE_0_CODEL_BIAS_SLOPE_TABLE_BYTE_SIZE 0x002c
#define IMAGE_0_CODEL_BIAS_SLOPE_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_0_CODEL_BIAS_SLOPE_TABLE_SIZE     11
#define RDD_IMAGE_0_CODEL_BIAS_SLOPE_TABLE_LOG2_SIZE     4
#define IMAGE_0_G9991_PHYS_PORT_BB_ID_TABLE_ADDRESS 0x336c
#define IMAGE_0_G9991_PHYS_PORT_BB_ID_TABLE_BYTE_SIZE 0x0004
#define IMAGE_0_G9991_PHYS_PORT_BB_ID_TABLE_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_0_G9991_PHYS_PORT_BB_ID_TABLE_SIZE     4
#define RDD_IMAGE_0_G9991_PHYS_PORT_BB_ID_TABLE_LOG2_SIZE     2
#define IMAGE_0_DS_TM_FLUSH_CFG_FW_TABLE_ADDRESS 0x3370
#define IMAGE_0_DS_TM_FLUSH_CFG_FW_TABLE_BYTE_SIZE 0x0010
#define IMAGE_0_DS_TM_FLUSH_CFG_FW_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_0_DS_TM_FLUSH_CFG_FW_TABLE_SIZE     1
#define IMAGE_0_UPDATE_FIFO_TABLE_ADDRESS 0x3380
#define IMAGE_0_UPDATE_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_0_UPDATE_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_UPDATE_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_0_UPDATE_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_0_DS_TM_SCHEDULING_QUEUE_AGING_VECTOR_ADDRESS 0x33a0
#define IMAGE_0_DS_TM_SCHEDULING_QUEUE_AGING_VECTOR_BYTE_SIZE 0x0014
#define IMAGE_0_DS_TM_SCHEDULING_QUEUE_AGING_VECTOR_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_DS_TM_SCHEDULING_QUEUE_AGING_VECTOR_SIZE     5
#define RDD_IMAGE_0_DS_TM_SCHEDULING_QUEUE_AGING_VECTOR_LOG2_SIZE     3
#define IMAGE_0_G9991_SYSTEM_PORT_BBH_CFG_TABLE_ADDRESS 0x33b4
#define IMAGE_0_G9991_SYSTEM_PORT_BBH_CFG_TABLE_BYTE_SIZE 0x0004
#define IMAGE_0_G9991_SYSTEM_PORT_BBH_CFG_TABLE_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_0_G9991_SYSTEM_PORT_BBH_CFG_TABLE_SIZE     1
#define IMAGE_0_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_ADDRESS 0x33b8
#define IMAGE_0_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_BYTE_SIZE 0x0008
#define IMAGE_0_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_0_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_SIZE     1
#define IMAGE_0_DS_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_ADDRESS 0x33c0
#define IMAGE_0_DS_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_BYTE_SIZE 0x0014
#define IMAGE_0_DS_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_DS_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_SIZE     5
#define RDD_IMAGE_0_DS_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_LOG2_SIZE     3
#define IMAGE_0_BUDGET_ALLOCATION_TIMER_VALUE_ADDRESS 0x33d4
#define IMAGE_0_BUDGET_ALLOCATION_TIMER_VALUE_BYTE_SIZE 0x0002
#define IMAGE_0_BUDGET_ALLOCATION_TIMER_VALUE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_BUDGET_ALLOCATION_TIMER_VALUE_SIZE     1
#define IMAGE_0_DS_TM_BB_DESTINATION_TABLE_ADDRESS 0x33d6
#define IMAGE_0_DS_TM_BB_DESTINATION_TABLE_BYTE_SIZE 0x0002
#define IMAGE_0_DS_TM_BB_DESTINATION_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_DS_TM_BB_DESTINATION_TABLE_SIZE     1
#define IMAGE_0_NULL_BUFFER_ADDRESS 0x33d8
#define IMAGE_0_NULL_BUFFER_BYTE_SIZE 0x0008
#define IMAGE_0_NULL_BUFFER_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_0_NULL_BUFFER_SIZE     1
#define IMAGE_0_DS_TM_FLUSH_CFG_CURRENT_TABLE_ADDRESS 0x33e0
#define IMAGE_0_DS_TM_FLUSH_CFG_CURRENT_TABLE_BYTE_SIZE 0x0010
#define IMAGE_0_DS_TM_FLUSH_CFG_CURRENT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_0_DS_TM_FLUSH_CFG_CURRENT_TABLE_SIZE     1
#define IMAGE_0_DS_TM_CODEL_DROP_DESCRIPTOR_ADDRESS 0x33f0
#define IMAGE_0_DS_TM_CODEL_DROP_DESCRIPTOR_BYTE_SIZE 0x000c
#define IMAGE_0_DS_TM_CODEL_DROP_DESCRIPTOR_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_0_DS_TM_CODEL_DROP_DESCRIPTOR_SIZE     1
#define IMAGE_0_TASK_IDX_ADDRESS 0x33fc
#define IMAGE_0_TASK_IDX_BYTE_SIZE 0x0004
#define IMAGE_0_TASK_IDX_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_0_TASK_IDX_SIZE     1
#define IMAGE_0_DS_TM_CODEL_QUEUE_TABLE_ADDRESS 0x3400
#define IMAGE_0_DS_TM_CODEL_QUEUE_TABLE_BYTE_SIZE 0x0280
#define IMAGE_0_DS_TM_CODEL_QUEUE_TABLE_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_0_DS_TM_CODEL_QUEUE_TABLE_SIZE     160
#define RDD_IMAGE_0_DS_TM_CODEL_QUEUE_TABLE_LOG2_SIZE     8
#define IMAGE_0_RATE_LIMITER_VALID_TABLE_DS_ADDRESS 0x3680
#define IMAGE_0_RATE_LIMITER_VALID_TABLE_DS_BYTE_SIZE 0x0010
#define IMAGE_0_RATE_LIMITER_VALID_TABLE_DS_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_0_RATE_LIMITER_VALID_TABLE_DS_SIZE     4
#define RDD_IMAGE_0_RATE_LIMITER_VALID_TABLE_DS_LOG2_SIZE     2
#define IMAGE_0_DS_TM_FLUSH_DISPATCHER_CREDIT_TABLE_ADDRESS 0x3690
#define IMAGE_0_DS_TM_FLUSH_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_0_DS_TM_FLUSH_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_0_DS_TM_FLUSH_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_0_DS_TM_FLUSH_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_0_G9991_SINGLE_FRAGMENT_CFG_TABLE_ADDRESS 0x369c
#define IMAGE_0_G9991_SINGLE_FRAGMENT_CFG_TABLE_BYTE_SIZE 0x0001
#define IMAGE_0_G9991_SINGLE_FRAGMENT_CFG_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_G9991_SINGLE_FRAGMENT_CFG_TABLE_SIZE     1
#define IMAGE_0_SCHEDULING_FLUSH_GLOBAL_CFG_ADDRESS 0x369d
#define IMAGE_0_SCHEDULING_FLUSH_GLOBAL_CFG_BYTE_SIZE 0x0001
#define IMAGE_0_SCHEDULING_FLUSH_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_SCHEDULING_FLUSH_GLOBAL_CFG_SIZE     1
#define IMAGE_0_TM_VLAN_STATS_ENABLE_ADDRESS 0x369e
#define IMAGE_0_TM_VLAN_STATS_ENABLE_BYTE_SIZE 0x0001
#define IMAGE_0_TM_VLAN_STATS_ENABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_TM_VLAN_STATS_ENABLE_SIZE     1
#define IMAGE_0_TX_EXCEPTION_ADDRESS 0x369f
#define IMAGE_0_TX_EXCEPTION_BYTE_SIZE 0x0001
#define IMAGE_0_TX_EXCEPTION_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_TX_EXCEPTION_SIZE     1
#define IMAGE_0_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_ADDRESS 0x36a0
#define IMAGE_0_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_0_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_0_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_0_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_0_CORE_ID_TABLE_ADDRESS 0x36ac
#define IMAGE_0_CORE_ID_TABLE_BYTE_SIZE 0x0001
#define IMAGE_0_CORE_ID_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_CORE_ID_TABLE_SIZE     1
#define IMAGE_0_DS_TM_FLUSH_AGGREGATION_TASK_DISABLE_ADDRESS 0x36ad
#define IMAGE_0_DS_TM_FLUSH_AGGREGATION_TASK_DISABLE_BYTE_SIZE 0x0001
#define IMAGE_0_DS_TM_FLUSH_AGGREGATION_TASK_DISABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_DS_TM_FLUSH_AGGREGATION_TASK_DISABLE_SIZE     1
#define IMAGE_0_TX_MIRRORING_CONFIGURATION_ADDRESS 0x36ae
#define IMAGE_0_TX_MIRRORING_CONFIGURATION_BYTE_SIZE 0x0002
#define IMAGE_0_TX_MIRRORING_CONFIGURATION_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_TX_MIRRORING_CONFIGURATION_SIZE     1
#define IMAGE_0_FPM_GLOBAL_CFG_ADDRESS 0x36b0
#define IMAGE_0_FPM_GLOBAL_CFG_BYTE_SIZE 0x0010
#define IMAGE_0_FPM_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_0_FPM_GLOBAL_CFG_SIZE     1
#define IMAGE_0_DEBUG_PRINT_TABLE_ADDRESS 0x36c0
#define IMAGE_0_DEBUG_PRINT_TABLE_BYTE_SIZE 0x0010
#define IMAGE_0_DEBUG_PRINT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_0_DEBUG_PRINT_TABLE_SIZE     1
#define IMAGE_0_MIRRORING_SCRATCH_ADDRESS 0x36d0
#define IMAGE_0_MIRRORING_SCRATCH_BYTE_SIZE 0x0008
#define IMAGE_0_MIRRORING_SCRATCH_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_0_MIRRORING_SCRATCH_SIZE     1
#define IMAGE_0_DS_TM_FLUSH_CFG_ENABLE_TABLE_ADDRESS 0x36d8
#define IMAGE_0_DS_TM_FLUSH_CFG_ENABLE_TABLE_BYTE_SIZE 0x0002
#define IMAGE_0_DS_TM_FLUSH_CFG_ENABLE_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_DS_TM_FLUSH_CFG_ENABLE_TABLE_SIZE     1
#define IMAGE_0_SRAM_DUMMY_STORE_ADDRESS 0x36da
#define IMAGE_0_SRAM_DUMMY_STORE_BYTE_SIZE 0x0001
#define IMAGE_0_SRAM_DUMMY_STORE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_SRAM_DUMMY_STORE_SIZE     1
#define IMAGE_0_RATE_LIMIT_OVERHEAD_ADDRESS 0x36db
#define IMAGE_0_RATE_LIMIT_OVERHEAD_BYTE_SIZE 0x0001
#define IMAGE_0_RATE_LIMIT_OVERHEAD_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_RATE_LIMIT_OVERHEAD_SIZE     1
#define IMAGE_0_DS_TM_FIRST_QUEUE_MAPPING_ADDRESS 0x36dc
#define IMAGE_0_DS_TM_FIRST_QUEUE_MAPPING_BYTE_SIZE 0x0001
#define IMAGE_0_DS_TM_FIRST_QUEUE_MAPPING_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_DS_TM_FIRST_QUEUE_MAPPING_SIZE     1
#define IMAGE_0_BACKUP_BBH_INGRESS_COUNTERS_TABLE_ADDRESS 0x36dd
#define IMAGE_0_BACKUP_BBH_INGRESS_COUNTERS_TABLE_BYTE_SIZE 0x0001
#define IMAGE_0_BACKUP_BBH_INGRESS_COUNTERS_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_BACKUP_BBH_INGRESS_COUNTERS_TABLE_SIZE     1
#define IMAGE_0_BACKUP_BBH_EGRESS_COUNTERS_TABLE_ADDRESS 0x36de
#define IMAGE_0_BACKUP_BBH_EGRESS_COUNTERS_TABLE_BYTE_SIZE 0x0001
#define IMAGE_0_BACKUP_BBH_EGRESS_COUNTERS_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_BACKUP_BBH_EGRESS_COUNTERS_TABLE_SIZE     1
#define IMAGE_0_DEBUG_PRINT_CORE_LOCK_ADDRESS 0x36df
#define IMAGE_0_DEBUG_PRINT_CORE_LOCK_BYTE_SIZE 0x0001
#define IMAGE_0_DEBUG_PRINT_CORE_LOCK_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_DEBUG_PRINT_CORE_LOCK_SIZE     1
#define IMAGE_0_RUNNER_PROFILING_TRACE_BUFFER_ADDRESS 0x3800
#define IMAGE_0_RUNNER_PROFILING_TRACE_BUFFER_BYTE_SIZE 0x0200
#define IMAGE_0_RUNNER_PROFILING_TRACE_BUFFER_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_0_RUNNER_PROFILING_TRACE_BUFFER_SIZE     128
#define RDD_IMAGE_0_RUNNER_PROFILING_TRACE_BUFFER_LOG2_SIZE     7
#define IMAGE_0_DS_TM_BBH_QUEUE_TABLE_ADDRESS 0x3a00
#define IMAGE_0_DS_TM_BBH_QUEUE_TABLE_BYTE_SIZE 0x0020
#define IMAGE_0_DS_TM_BBH_QUEUE_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_DS_TM_BBH_QUEUE_TABLE_SIZE     8
#define RDD_IMAGE_0_DS_TM_BBH_QUEUE_TABLE_LOG2_SIZE     3
/* IMAGE_1 */
#define IMAGE_1_RUNNER_PROFILING_TRACE_BUFFER_ADDRESS 0x0000
#define IMAGE_1_RUNNER_PROFILING_TRACE_BUFFER_BYTE_SIZE 0x0200
#define IMAGE_1_RUNNER_PROFILING_TRACE_BUFFER_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_1_RUNNER_PROFILING_TRACE_BUFFER_SIZE     128
#define RDD_IMAGE_1_RUNNER_PROFILING_TRACE_BUFFER_LOG2_SIZE     7
#define IMAGE_1_CPU_RECYCLE_SRAM_PD_FIFO_ADDRESS 0x0200
#define IMAGE_1_CPU_RECYCLE_SRAM_PD_FIFO_BYTE_SIZE 0x0100
#define IMAGE_1_CPU_RECYCLE_SRAM_PD_FIFO_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_1_CPU_RECYCLE_SRAM_PD_FIFO_SIZE     16
#define RDD_IMAGE_1_CPU_RECYCLE_SRAM_PD_FIFO_LOG2_SIZE     4
#define IMAGE_1_CPU_RING_INTERRUPT_COUNTER_TABLE_ADDRESS 0x0300
#define IMAGE_1_CPU_RING_INTERRUPT_COUNTER_TABLE_BYTE_SIZE 0x0090
#define IMAGE_1_CPU_RING_INTERRUPT_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_1_CPU_RING_INTERRUPT_COUNTER_TABLE_SIZE     18
#define RDD_IMAGE_1_CPU_RING_INTERRUPT_COUNTER_TABLE_LOG2_SIZE     5
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_ADDRESS 0x0390
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_SIZE     1
#define IMAGE_1_RUNNER_GLOBAL_REGISTERS_INIT_ADDRESS 0x03a0
#define IMAGE_1_RUNNER_GLOBAL_REGISTERS_INIT_BYTE_SIZE 0x0020
#define IMAGE_1_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_RUNNER_GLOBAL_REGISTERS_INIT_SIZE     8
#define RDD_IMAGE_1_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_SIZE     3
#define IMAGE_1_DS_CPU_REASON_TO_METER_TABLE_ADDRESS 0x03c0
#define IMAGE_1_DS_CPU_REASON_TO_METER_TABLE_BYTE_SIZE 0x0040
#define IMAGE_1_DS_CPU_REASON_TO_METER_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_DS_CPU_REASON_TO_METER_TABLE_SIZE     64
#define RDD_IMAGE_1_DS_CPU_REASON_TO_METER_TABLE_LOG2_SIZE     6
#define IMAGE_1_CPU_RX_SCRATCHPAD_ADDRESS 0x0400
#define IMAGE_1_CPU_RX_SCRATCHPAD_BYTE_SIZE 0x0200
#define IMAGE_1_CPU_RX_SCRATCHPAD_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_1_CPU_RX_SCRATCHPAD_SIZE     64
#define RDD_IMAGE_1_CPU_RX_SCRATCHPAD_LOG2_SIZE     6
#define IMAGE_1_DBG_DUMP_TABLE_ADDRESS 0x0600
#define IMAGE_1_DBG_DUMP_TABLE_BYTE_SIZE 0x0200
#define IMAGE_1_DBG_DUMP_TABLE_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_1_DBG_DUMP_TABLE_SIZE     128
#define RDD_IMAGE_1_DBG_DUMP_TABLE_LOG2_SIZE     7
#define IMAGE_1_CPU_RX_COPY_PD_FIFO_TABLE_ADDRESS 0x0800
#define IMAGE_1_CPU_RX_COPY_PD_FIFO_TABLE_BYTE_SIZE 0x0080
#define IMAGE_1_CPU_RX_COPY_PD_FIFO_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_CPU_RX_COPY_PD_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_1_CPU_RX_COPY_PD_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_1_CPU_FEED_RING_CACHE_TABLE_ADDRESS 0x0880
#define IMAGE_1_CPU_FEED_RING_CACHE_TABLE_BYTE_SIZE 0x0080
#define IMAGE_1_CPU_FEED_RING_CACHE_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_CPU_FEED_RING_CACHE_TABLE_SIZE     16
#define RDD_IMAGE_1_CPU_FEED_RING_CACHE_TABLE_LOG2_SIZE     4
#define IMAGE_1_DS_CPU_RX_METER_TABLE_ADDRESS 0x0900
#define IMAGE_1_DS_CPU_RX_METER_TABLE_BYTE_SIZE 0x0080
#define IMAGE_1_DS_CPU_RX_METER_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_DS_CPU_RX_METER_TABLE_SIZE     16
#define RDD_IMAGE_1_DS_CPU_RX_METER_TABLE_LOG2_SIZE     4
#define IMAGE_1_US_CPU_RX_METER_TABLE_ADDRESS 0x0980
#define IMAGE_1_US_CPU_RX_METER_TABLE_BYTE_SIZE 0x0080
#define IMAGE_1_US_CPU_RX_METER_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_US_CPU_RX_METER_TABLE_SIZE     16
#define RDD_IMAGE_1_US_CPU_RX_METER_TABLE_LOG2_SIZE     4
#define IMAGE_1_CPU_REASON_AND_VPORT_TO_METER_TABLE_ADDRESS 0x0a00
#define IMAGE_1_CPU_REASON_AND_VPORT_TO_METER_TABLE_BYTE_SIZE 0x0078
#define IMAGE_1_CPU_REASON_AND_VPORT_TO_METER_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_CPU_REASON_AND_VPORT_TO_METER_TABLE_SIZE     120
#define RDD_IMAGE_1_CPU_REASON_AND_VPORT_TO_METER_TABLE_LOG2_SIZE     7
#define IMAGE_1_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_ADDRESS 0x0a78
#define IMAGE_1_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_BYTE_SIZE 0x0008
#define IMAGE_1_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_SIZE     1
#define IMAGE_1_CSO_CONTEXT_TABLE_ADDRESS 0x0a80
#define IMAGE_1_CSO_CONTEXT_TABLE_BYTE_SIZE 0x006c
#define IMAGE_1_CSO_CONTEXT_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_CSO_CONTEXT_TABLE_SIZE     1
#define IMAGE_1_CPU_RX_INTERRUPT_SCRATCH_ADDRESS 0x0aec
#define IMAGE_1_CPU_RX_INTERRUPT_SCRATCH_BYTE_SIZE 0x0004
#define IMAGE_1_CPU_RX_INTERRUPT_SCRATCH_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_1_CPU_RX_INTERRUPT_SCRATCH_SIZE     1
#define IMAGE_1_CPU_RX_COPY_INT_SCRATCHPAD_ADDRESS 0x0af0
#define IMAGE_1_CPU_RX_COPY_INT_SCRATCHPAD_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_RX_COPY_INT_SCRATCHPAD_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_RX_COPY_INT_SCRATCHPAD_SIZE     4
#define RDD_IMAGE_1_CPU_RX_COPY_INT_SCRATCHPAD_LOG2_SIZE     2
#define IMAGE_1_NATC_TBL_CFG_ADDRESS 0x0b00
#define IMAGE_1_NATC_TBL_CFG_BYTE_SIZE 0x0048
#define IMAGE_1_NATC_TBL_CFG_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_NATC_TBL_CFG_SIZE     3
#define RDD_IMAGE_1_NATC_TBL_CFG_LOG2_SIZE     2
#define IMAGE_1_NULL_BUFFER_ADDRESS 0x0b48
#define IMAGE_1_NULL_BUFFER_BYTE_SIZE 0x0008
#define IMAGE_1_NULL_BUFFER_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_NULL_BUFFER_SIZE     1
#define IMAGE_1_CPU_RX_PSRAM_GET_NEXT_SCRATCHPAD_ADDRESS 0x0b50
#define IMAGE_1_CPU_RX_PSRAM_GET_NEXT_SCRATCHPAD_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_RX_PSRAM_GET_NEXT_SCRATCHPAD_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_RX_PSRAM_GET_NEXT_SCRATCHPAD_SIZE     4
#define RDD_IMAGE_1_CPU_RX_PSRAM_GET_NEXT_SCRATCHPAD_LOG2_SIZE     2
#define IMAGE_1_VPORT_TO_FLOW_IDX_ADDRESS 0x0b60
#define IMAGE_1_VPORT_TO_FLOW_IDX_BYTE_SIZE 0x0020
#define IMAGE_1_VPORT_TO_FLOW_IDX_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_VPORT_TO_FLOW_IDX_SIZE     32
#define RDD_IMAGE_1_VPORT_TO_FLOW_IDX_LOG2_SIZE     5
#define IMAGE_1_US_CPU_REASON_TO_METER_TABLE_ADDRESS 0x0b80
#define IMAGE_1_US_CPU_REASON_TO_METER_TABLE_BYTE_SIZE 0x0040
#define IMAGE_1_US_CPU_REASON_TO_METER_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_US_CPU_REASON_TO_METER_TABLE_SIZE     64
#define RDD_IMAGE_1_US_CPU_REASON_TO_METER_TABLE_LOG2_SIZE     6
#define IMAGE_1_IPV6_HOST_ADDRESS_CRC_TABLE_ADDRESS 0x0bc0
#define IMAGE_1_IPV6_HOST_ADDRESS_CRC_TABLE_BYTE_SIZE 0x0040
#define IMAGE_1_IPV6_HOST_ADDRESS_CRC_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_IPV6_HOST_ADDRESS_CRC_TABLE_SIZE     16
#define RDD_IMAGE_1_IPV6_HOST_ADDRESS_CRC_TABLE_LOG2_SIZE     4
#define IMAGE_1_REGISTERS_BUFFER_ADDRESS 0x0c00
#define IMAGE_1_REGISTERS_BUFFER_BYTE_SIZE 0x0080
#define IMAGE_1_REGISTERS_BUFFER_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_REGISTERS_BUFFER_SIZE     32
#define RDD_IMAGE_1_REGISTERS_BUFFER_LOG2_SIZE     5
#define IMAGE_1_CPU_VPORT_TO_METER_TABLE_ADDRESS 0x0c80
#define IMAGE_1_CPU_VPORT_TO_METER_TABLE_BYTE_SIZE 0x0028
#define IMAGE_1_CPU_VPORT_TO_METER_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_CPU_VPORT_TO_METER_TABLE_SIZE     40
#define RDD_IMAGE_1_CPU_VPORT_TO_METER_TABLE_LOG2_SIZE     6
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_ADDRESS 0x0ca8
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_BYTE_SIZE 0x0008
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_SIZE     1
#define IMAGE_1_WAN_LOOPBACK_DISPATCHER_CREDIT_TABLE_ADDRESS 0x0cb0
#define IMAGE_1_WAN_LOOPBACK_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_1_WAN_LOOPBACK_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_WAN_LOOPBACK_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_1_WAN_LOOPBACK_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_1_TASK_IDX_ADDRESS 0x0cbc
#define IMAGE_1_TASK_IDX_BYTE_SIZE 0x0004
#define IMAGE_1_TASK_IDX_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_1_TASK_IDX_SIZE     1
#define IMAGE_1_UPDATE_FIFO_TABLE_ADDRESS 0x0cc0
#define IMAGE_1_UPDATE_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_1_UPDATE_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_UPDATE_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_1_UPDATE_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_1_CPU_FEED_RING_RSV_TABLE_ADDRESS 0x0ce0
#define IMAGE_1_CPU_FEED_RING_RSV_TABLE_BYTE_SIZE 0x0020
#define IMAGE_1_CPU_FEED_RING_RSV_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_CPU_FEED_RING_RSV_TABLE_SIZE     16
#define RDD_IMAGE_1_CPU_FEED_RING_RSV_TABLE_LOG2_SIZE     4
#define IMAGE_1_CPU_RX_COPY_UPDATE_FIFO_TABLE_ADDRESS 0x0d00
#define IMAGE_1_CPU_RX_COPY_UPDATE_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_1_CPU_RX_COPY_UPDATE_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_CPU_RX_COPY_UPDATE_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_1_CPU_RX_COPY_UPDATE_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_1_IPV4_HOST_ADDRESS_TABLE_ADDRESS 0x0d20
#define IMAGE_1_IPV4_HOST_ADDRESS_TABLE_BYTE_SIZE 0x0020
#define IMAGE_1_IPV4_HOST_ADDRESS_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_IPV4_HOST_ADDRESS_TABLE_SIZE     8
#define RDD_IMAGE_1_IPV4_HOST_ADDRESS_TABLE_LOG2_SIZE     3
#define IMAGE_1_PD_FIFO_TABLE_ADDRESS 0x0d40
#define IMAGE_1_PD_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_1_PD_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_PD_FIFO_TABLE_SIZE     2
#define RDD_IMAGE_1_PD_FIFO_TABLE_LOG2_SIZE     1
#define IMAGE_1_CPU_REASON_TO_TC_ADDRESS 0x0d60
#define IMAGE_1_CPU_REASON_TO_TC_BYTE_SIZE 0x0040
#define IMAGE_1_CPU_REASON_TO_TC_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_CPU_REASON_TO_TC_SIZE     64
#define RDD_IMAGE_1_CPU_REASON_TO_TC_LOG2_SIZE     6
#define IMAGE_1_TC_TO_CPU_RXQ_ADDRESS 0x0da0
#define IMAGE_1_TC_TO_CPU_RXQ_BYTE_SIZE 0x0040
#define IMAGE_1_TC_TO_CPU_RXQ_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_TC_TO_CPU_RXQ_SIZE     64
#define RDD_IMAGE_1_TC_TO_CPU_RXQ_LOG2_SIZE     6
#define IMAGE_1_EXC_TC_TO_CPU_RXQ_ADDRESS 0x0de0
#define IMAGE_1_EXC_TC_TO_CPU_RXQ_BYTE_SIZE 0x0040
#define IMAGE_1_EXC_TC_TO_CPU_RXQ_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_EXC_TC_TO_CPU_RXQ_SIZE     64
#define RDD_IMAGE_1_EXC_TC_TO_CPU_RXQ_LOG2_SIZE     6
#define IMAGE_1_DEBUG_SCRATCHPAD_ADDRESS 0x0e20
#define IMAGE_1_DEBUG_SCRATCHPAD_BYTE_SIZE 0x0030
#define IMAGE_1_DEBUG_SCRATCHPAD_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_DEBUG_SCRATCHPAD_SIZE     12
#define RDD_IMAGE_1_DEBUG_SCRATCHPAD_LOG2_SIZE     4
#define IMAGE_1_CPU_RX_COPY_DISPATCHER_CREDIT_TABLE_ADDRESS 0x0e50
#define IMAGE_1_CPU_RX_COPY_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_1_CPU_RX_COPY_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_RX_COPY_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_1_CPU_RX_COPY_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_1_CORE_ID_TABLE_ADDRESS 0x0e5c
#define IMAGE_1_CORE_ID_TABLE_BYTE_SIZE 0x0001
#define IMAGE_1_CORE_ID_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_CORE_ID_TABLE_SIZE     1
#define IMAGE_1_SRAM_DUMMY_STORE_ADDRESS 0x0e5d
#define IMAGE_1_SRAM_DUMMY_STORE_BYTE_SIZE 0x0001
#define IMAGE_1_SRAM_DUMMY_STORE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_SRAM_DUMMY_STORE_SIZE     1
#define IMAGE_1_CPU_FEED_RING_INTERRUPT_THRESHOLD_ADDRESS 0x0e5e
#define IMAGE_1_CPU_FEED_RING_INTERRUPT_THRESHOLD_BYTE_SIZE 0x0002
#define IMAGE_1_CPU_FEED_RING_INTERRUPT_THRESHOLD_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_CPU_FEED_RING_INTERRUPT_THRESHOLD_SIZE     1
#define IMAGE_1_BCM_SPDSVC_STREAM_RX_TS_TABLE_ADDRESS 0x0e60
#define IMAGE_1_BCM_SPDSVC_STREAM_RX_TS_TABLE_BYTE_SIZE 0x000c
#define IMAGE_1_BCM_SPDSVC_STREAM_RX_TS_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_BCM_SPDSVC_STREAM_RX_TS_TABLE_SIZE     1
#define IMAGE_1_CPU_FEED_RING_INTERRUPT_COUNTER_ADDRESS 0x0e6c
#define IMAGE_1_CPU_FEED_RING_INTERRUPT_COUNTER_BYTE_SIZE 0x0002
#define IMAGE_1_CPU_FEED_RING_INTERRUPT_COUNTER_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_CPU_FEED_RING_INTERRUPT_COUNTER_SIZE     1
#define IMAGE_1_CPU_FEED_RING_CACHE_OFFSET_ADDRESS 0x0e6e
#define IMAGE_1_CPU_FEED_RING_CACHE_OFFSET_BYTE_SIZE 0x0001
#define IMAGE_1_CPU_FEED_RING_CACHE_OFFSET_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_CPU_FEED_RING_CACHE_OFFSET_SIZE     1
#define IMAGE_1_CSO_DISABLE_ADDRESS 0x0e6f
#define IMAGE_1_CSO_DISABLE_BYTE_SIZE 0x0001
#define IMAGE_1_CSO_DISABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_CSO_DISABLE_SIZE     1
#define IMAGE_1_FPM_GLOBAL_CFG_ADDRESS 0x0e70
#define IMAGE_1_FPM_GLOBAL_CFG_BYTE_SIZE 0x0010
#define IMAGE_1_FPM_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_FPM_GLOBAL_CFG_SIZE     1
#define IMAGE_1_VPORT_TO_CPU_OBJ_ADDRESS 0x0e80
#define IMAGE_1_VPORT_TO_CPU_OBJ_BYTE_SIZE 0x0028
#define IMAGE_1_VPORT_TO_CPU_OBJ_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_VPORT_TO_CPU_OBJ_SIZE     40
#define RDD_IMAGE_1_VPORT_TO_CPU_OBJ_LOG2_SIZE     6
#define IMAGE_1_CPU_RX_INTERRUPT_ID_DDR_ADDR_ADDRESS 0x0ea8
#define IMAGE_1_CPU_RX_INTERRUPT_ID_DDR_ADDR_BYTE_SIZE 0x0008
#define IMAGE_1_CPU_RX_INTERRUPT_ID_DDR_ADDR_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_CPU_RX_INTERRUPT_ID_DDR_ADDR_SIZE     1
#define IMAGE_1_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_ADDRESS 0x0eb0
#define IMAGE_1_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_SIZE     1
#define IMAGE_1_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_ADDRESS 0x0ec0
#define IMAGE_1_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_SIZE     2
#define RDD_IMAGE_1_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_LOG2_SIZE     1
#define IMAGE_1_CPU_INTERRUPT_COALESCING_TABLE_ADDRESS 0x0ed0
#define IMAGE_1_CPU_INTERRUPT_COALESCING_TABLE_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_INTERRUPT_COALESCING_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_INTERRUPT_COALESCING_TABLE_SIZE     1
#define IMAGE_1_CPU_FEED_RING_DESCRIPTOR_TABLE_ADDRESS 0x0ee0
#define IMAGE_1_CPU_FEED_RING_DESCRIPTOR_TABLE_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_FEED_RING_DESCRIPTOR_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_FEED_RING_DESCRIPTOR_TABLE_SIZE     1
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_SCRATCH_ADDRESS 0x0ef0
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_SCRATCH_BYTE_SIZE 0x0008
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_SCRATCH_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_CPU_RECYCLE_INTERRUPT_SCRATCH_SIZE     2
#define RDD_IMAGE_1_CPU_RECYCLE_INTERRUPT_SCRATCH_LOG2_SIZE     1
#define IMAGE_1_CPU_RX_LOCAL_SCRATCH_ADDRESS 0x0ef8
#define IMAGE_1_CPU_RX_LOCAL_SCRATCH_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_RX_LOCAL_SCRATCH_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_RX_LOCAL_SCRATCH_SIZE     2
#define RDD_IMAGE_1_CPU_RX_LOCAL_SCRATCH_LOG2_SIZE     1
#define IMAGE_1_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_ADDRESS 0x0f08
#define IMAGE_1_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_BYTE_SIZE 0x0008
#define IMAGE_1_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_SIZE     1
#define IMAGE_1_DEBUG_PRINT_TABLE_ADDRESS 0x0f10
#define IMAGE_1_DEBUG_PRINT_TABLE_BYTE_SIZE 0x0010
#define IMAGE_1_DEBUG_PRINT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_DEBUG_PRINT_TABLE_SIZE     1
#define IMAGE_1_CPU_FEED_RING_INDEX_DDR_ADDR_TABLE_ADDRESS 0x0f20
#define IMAGE_1_CPU_FEED_RING_INDEX_DDR_ADDR_TABLE_BYTE_SIZE 0x0008
#define IMAGE_1_CPU_FEED_RING_INDEX_DDR_ADDR_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_CPU_FEED_RING_INDEX_DDR_ADDR_TABLE_SIZE     1
#define IMAGE_1_CPU_RECYCLE_SHADOW_RD_IDX_ADDRESS 0x0f28
#define IMAGE_1_CPU_RECYCLE_SHADOW_RD_IDX_BYTE_SIZE 0x0002
#define IMAGE_1_CPU_RECYCLE_SHADOW_RD_IDX_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_CPU_RECYCLE_SHADOW_RD_IDX_SIZE     1
#define IMAGE_1_DEBUG_PRINT_CORE_LOCK_ADDRESS 0x0f2a
#define IMAGE_1_DEBUG_PRINT_CORE_LOCK_BYTE_SIZE 0x0001
#define IMAGE_1_DEBUG_PRINT_CORE_LOCK_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_DEBUG_PRINT_CORE_LOCK_SIZE     1
#define IMAGE_1_CPU_RECYCLE_SHADOW_WR_IDX_ADDRESS 0x0f30
#define IMAGE_1_CPU_RECYCLE_SHADOW_WR_IDX_BYTE_SIZE 0x0002
#define IMAGE_1_CPU_RECYCLE_SHADOW_WR_IDX_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_CPU_RECYCLE_SHADOW_WR_IDX_SIZE     1
#define IMAGE_1_CPU_RECYCLE_NEXT_PTR_TABLE_ADDRESS 0x0f40
#define IMAGE_1_CPU_RECYCLE_NEXT_PTR_TABLE_BYTE_SIZE 0x0002
#define IMAGE_1_CPU_RECYCLE_NEXT_PTR_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_CPU_RECYCLE_NEXT_PTR_TABLE_SIZE     1
#define IMAGE_1_CPU_RING_DESCRIPTORS_TABLE_ADDRESS 0x3000
#define IMAGE_1_CPU_RING_DESCRIPTORS_TABLE_BYTE_SIZE 0x0100
#define IMAGE_1_CPU_RING_DESCRIPTORS_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_1_CPU_RING_DESCRIPTORS_TABLE_SIZE     16
#define RDD_IMAGE_1_CPU_RING_DESCRIPTORS_TABLE_LOG2_SIZE     4
/* IMAGE_2 */
#define IMAGE_2_CPU_TX_SCRATCHPAD_ADDRESS 0x0000
#define IMAGE_2_CPU_TX_SCRATCHPAD_BYTE_SIZE 0x1000
#define IMAGE_2_CPU_TX_SCRATCHPAD_LOG2_BYTE_SIZE 0x000c
#define RDD_IMAGE_2_CPU_TX_SCRATCHPAD_SIZE     512
#define RDD_IMAGE_2_CPU_TX_SCRATCHPAD_LOG2_SIZE     9
#define IMAGE_2_REPORTING_QUEUE_DESCRIPTOR_TABLE_ADDRESS 0x1000
#define IMAGE_2_REPORTING_QUEUE_DESCRIPTOR_TABLE_BYTE_SIZE 0x0500
#define IMAGE_2_REPORTING_QUEUE_DESCRIPTOR_TABLE_LOG2_BYTE_SIZE 0x000b
#define RDD_IMAGE_2_REPORTING_QUEUE_DESCRIPTOR_TABLE_SIZE     160
#define RDD_IMAGE_2_REPORTING_QUEUE_DESCRIPTOR_TABLE_LOG2_SIZE     8
#define IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_TABLE_ADDRESS 0x1500
#define IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_TABLE_BYTE_SIZE 0x0100
#define IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_TABLE_SIZE     32
#define RDD_IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_TABLE_LOG2_SIZE     5
#define IMAGE_2_FW_POLICER_CBS_ADDRESS 0x1600
#define IMAGE_2_FW_POLICER_CBS_BYTE_SIZE 0x0140
#define IMAGE_2_FW_POLICER_CBS_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_2_FW_POLICER_CBS_SIZE     80
#define RDD_IMAGE_2_FW_POLICER_CBS_LOG2_SIZE     7
#define IMAGE_2_CODEL_SQ_TABLE_ADDRESS 0x1740
#define IMAGE_2_CODEL_SQ_TABLE_BYTE_SIZE 0x0040
#define IMAGE_2_CODEL_SQ_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_2_CODEL_SQ_TABLE_SIZE     32
#define RDD_IMAGE_2_CODEL_SQ_TABLE_LOG2_SIZE     5
#define IMAGE_2_CPU_TX_DBG_CNTRS_TABLE_ADDRESS 0x1780
#define IMAGE_2_CPU_TX_DBG_CNTRS_TABLE_BYTE_SIZE 0x0080
#define IMAGE_2_CPU_TX_DBG_CNTRS_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_2_CPU_TX_DBG_CNTRS_TABLE_SIZE     2
#define RDD_IMAGE_2_CPU_TX_DBG_CNTRS_TABLE_LOG2_SIZE     1
#define IMAGE_2_SERVICE_QUEUES_PD_FIFO_TABLE_ADDRESS 0x1800
#define IMAGE_2_SERVICE_QUEUES_PD_FIFO_TABLE_BYTE_SIZE 0x0400
#define IMAGE_2_SERVICE_QUEUES_PD_FIFO_TABLE_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_2_SERVICE_QUEUES_PD_FIFO_TABLE_SIZE     64
#define RDD_IMAGE_2_SERVICE_QUEUES_PD_FIFO_TABLE_LOG2_SIZE     6
#define IMAGE_2_RUNNER_PROFILING_TRACE_BUFFER_ADDRESS 0x1c00
#define IMAGE_2_RUNNER_PROFILING_TRACE_BUFFER_BYTE_SIZE 0x0200
#define IMAGE_2_RUNNER_PROFILING_TRACE_BUFFER_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_2_RUNNER_PROFILING_TRACE_BUFFER_SIZE     128
#define RDD_IMAGE_2_RUNNER_PROFILING_TRACE_BUFFER_LOG2_SIZE     7
#define IMAGE_2_REPORTING_QUEUE_COUNTER_TABLE_ADDRESS 0x1e00
#define IMAGE_2_REPORTING_QUEUE_COUNTER_TABLE_BYTE_SIZE 0x0140
#define IMAGE_2_REPORTING_QUEUE_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_2_REPORTING_QUEUE_COUNTER_TABLE_SIZE     160
#define RDD_IMAGE_2_REPORTING_QUEUE_COUNTER_TABLE_LOG2_SIZE     8
#define IMAGE_2_SERVICE_QUEUES_COMPLEX_SCHEDULER_TABLE_ADDRESS 0x1f40
#define IMAGE_2_SERVICE_QUEUES_COMPLEX_SCHEDULER_TABLE_BYTE_SIZE 0x0040
#define IMAGE_2_SERVICE_QUEUES_COMPLEX_SCHEDULER_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_2_SERVICE_QUEUES_COMPLEX_SCHEDULER_TABLE_SIZE     1
#define IMAGE_2_REPORTING_QUEUE_ACCUMULATED_TABLE_ADDRESS 0x1f80
#define IMAGE_2_REPORTING_QUEUE_ACCUMULATED_TABLE_BYTE_SIZE 0x0080
#define IMAGE_2_REPORTING_QUEUE_ACCUMULATED_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_2_REPORTING_QUEUE_ACCUMULATED_TABLE_SIZE     16
#define RDD_IMAGE_2_REPORTING_QUEUE_ACCUMULATED_TABLE_LOG2_SIZE     4
#define IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_TABLE_ADDRESS 0x2000
#define IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_TABLE_BYTE_SIZE 0x0420
#define IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_TABLE_LOG2_BYTE_SIZE 0x000b
#define RDD_IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_TABLE_SIZE     66
#define RDD_IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_TABLE_LOG2_SIZE     7
#define IMAGE_2_REGISTERS_BUFFER_ADDRESS 0x2420
#define IMAGE_2_REGISTERS_BUFFER_BYTE_SIZE 0x0080
#define IMAGE_2_REGISTERS_BUFFER_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_2_REGISTERS_BUFFER_SIZE     32
#define RDD_IMAGE_2_REGISTERS_BUFFER_LOG2_SIZE     5
#define IMAGE_2_CODEL_ENABLE_TABLE_ADDRESS 0x24a0
#define IMAGE_2_CODEL_ENABLE_TABLE_BYTE_SIZE 0x0020
#define IMAGE_2_CODEL_ENABLE_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_CODEL_ENABLE_TABLE_SIZE     8
#define RDD_IMAGE_2_CODEL_ENABLE_TABLE_LOG2_SIZE     3
#define IMAGE_2_CODEL_BIAS_SLOPE_TABLE_ADDRESS 0x24c0
#define IMAGE_2_CODEL_BIAS_SLOPE_TABLE_BYTE_SIZE 0x002c
#define IMAGE_2_CODEL_BIAS_SLOPE_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_2_CODEL_BIAS_SLOPE_TABLE_SIZE     11
#define RDD_IMAGE_2_CODEL_BIAS_SLOPE_TABLE_LOG2_SIZE     4
#define IMAGE_2_GHOST_REPORTING_GLOBAL_CFG_ADDRESS 0x24ec
#define IMAGE_2_GHOST_REPORTING_GLOBAL_CFG_BYTE_SIZE 0x0004
#define IMAGE_2_GHOST_REPORTING_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_2_GHOST_REPORTING_GLOBAL_CFG_SIZE     1
#define IMAGE_2_FPM_POOL_NUMBER_MAPPING_TABLE_ADDRESS 0x24f0
#define IMAGE_2_FPM_POOL_NUMBER_MAPPING_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_FPM_POOL_NUMBER_MAPPING_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_FPM_POOL_NUMBER_MAPPING_TABLE_SIZE     16
#define RDD_IMAGE_2_FPM_POOL_NUMBER_MAPPING_TABLE_LOG2_SIZE     4
#define IMAGE_2_TX_FLOW_TABLE_ADDRESS 0x2500
#define IMAGE_2_TX_FLOW_TABLE_BYTE_SIZE 0x00c0
#define IMAGE_2_TX_FLOW_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_2_TX_FLOW_TABLE_SIZE     192
#define RDD_IMAGE_2_TX_FLOW_TABLE_LOG2_SIZE     8
#define IMAGE_2_QUEUE_THRESHOLD_VECTOR_ADDRESS 0x25c0
#define IMAGE_2_QUEUE_THRESHOLD_VECTOR_BYTE_SIZE 0x0024
#define IMAGE_2_QUEUE_THRESHOLD_VECTOR_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_2_QUEUE_THRESHOLD_VECTOR_SIZE     9
#define RDD_IMAGE_2_QUEUE_THRESHOLD_VECTOR_LOG2_SIZE     4
#define IMAGE_2_CODEL_NUM_QUEUES_ADDRESS 0x25e4
#define IMAGE_2_CODEL_NUM_QUEUES_BYTE_SIZE 0x0002
#define IMAGE_2_CODEL_NUM_QUEUES_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_CODEL_NUM_QUEUES_SIZE     1
#define IMAGE_2_TIMER_COMMON_TIMER_VALUE_ADDRESS 0x25e6
#define IMAGE_2_TIMER_COMMON_TIMER_VALUE_BYTE_SIZE 0x0002
#define IMAGE_2_TIMER_COMMON_TIMER_VALUE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_TIMER_COMMON_TIMER_VALUE_SIZE     1
#define IMAGE_2_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_ADDRESS 0x25e8
#define IMAGE_2_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_BYTE_SIZE 0x0008
#define IMAGE_2_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_SIZE     1
#define IMAGE_2_BUFFER_ALLOC_REPLY_ADDRESS 0x25f0
#define IMAGE_2_BUFFER_ALLOC_REPLY_BYTE_SIZE 0x0010
#define IMAGE_2_BUFFER_ALLOC_REPLY_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_BUFFER_ALLOC_REPLY_SIZE     2
#define RDD_IMAGE_2_BUFFER_ALLOC_REPLY_LOG2_SIZE     1
#define IMAGE_2_CPU_RECYCLE_SRAM_PD_FIFO_ADDRESS 0x2600
#define IMAGE_2_CPU_RECYCLE_SRAM_PD_FIFO_BYTE_SIZE 0x0100
#define IMAGE_2_CPU_RECYCLE_SRAM_PD_FIFO_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_2_CPU_RECYCLE_SRAM_PD_FIFO_SIZE     16
#define RDD_IMAGE_2_CPU_RECYCLE_SRAM_PD_FIFO_LOG2_SIZE     4
#define IMAGE_2_DBG_DUMP_TABLE_ADDRESS 0x2700
#define IMAGE_2_DBG_DUMP_TABLE_BYTE_SIZE 0x0200
#define IMAGE_2_DBG_DUMP_TABLE_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_2_DBG_DUMP_TABLE_SIZE     128
#define RDD_IMAGE_2_DBG_DUMP_TABLE_LOG2_SIZE     7
#define IMAGE_2_FW_POLICER_BUDGET_ADDRESS 0x2900
#define IMAGE_2_FW_POLICER_BUDGET_BYTE_SIZE 0x00a0
#define IMAGE_2_FW_POLICER_BUDGET_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_2_FW_POLICER_BUDGET_SIZE     80
#define RDD_IMAGE_2_FW_POLICER_BUDGET_LOG2_SIZE     7
#define IMAGE_2_FW_POLICER_BUDGET_REMAINDER_ADDRESS 0x29a0
#define IMAGE_2_FW_POLICER_BUDGET_REMAINDER_BYTE_SIZE 0x0050
#define IMAGE_2_FW_POLICER_BUDGET_REMAINDER_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_2_FW_POLICER_BUDGET_REMAINDER_SIZE     80
#define RDD_IMAGE_2_FW_POLICER_BUDGET_REMAINDER_LOG2_SIZE     7
#define IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_FW_TABLE_ADDRESS 0x29f0
#define IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_FW_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_FW_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_FW_TABLE_SIZE     1
#define IMAGE_2_REPORTING_COUNTER_TABLE_ADDRESS 0x2a00
#define IMAGE_2_REPORTING_COUNTER_TABLE_BYTE_SIZE 0x00a0
#define IMAGE_2_REPORTING_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_2_REPORTING_COUNTER_TABLE_SIZE     40
#define RDD_IMAGE_2_REPORTING_COUNTER_TABLE_LOG2_SIZE     6
#define IMAGE_2_SQ_TX_QUEUE_DROP_TABLE_ADDRESS 0x2aa0
#define IMAGE_2_SQ_TX_QUEUE_DROP_TABLE_BYTE_SIZE 0x0100
#define IMAGE_2_SQ_TX_QUEUE_DROP_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_2_SQ_TX_QUEUE_DROP_TABLE_SIZE     32
#define RDD_IMAGE_2_SQ_TX_QUEUE_DROP_TABLE_LOG2_SIZE     5
#define IMAGE_2_RUNNER_GLOBAL_REGISTERS_INIT_ADDRESS 0x2ba0
#define IMAGE_2_RUNNER_GLOBAL_REGISTERS_INIT_BYTE_SIZE 0x0020
#define IMAGE_2_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_RUNNER_GLOBAL_REGISTERS_INIT_SIZE     8
#define RDD_IMAGE_2_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_SIZE     3
#define IMAGE_2_EMAC_FLOW_CTRL_BUDGET_ADDRESS 0x2bc0
#define IMAGE_2_EMAC_FLOW_CTRL_BUDGET_BYTE_SIZE 0x0020
#define IMAGE_2_EMAC_FLOW_CTRL_BUDGET_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_EMAC_FLOW_CTRL_BUDGET_SIZE     8
#define RDD_IMAGE_2_EMAC_FLOW_CTRL_BUDGET_LOG2_SIZE     3
#define IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_AGING_VECTOR_ADDRESS 0x2be0
#define IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_AGING_VECTOR_BYTE_SIZE 0x0014
#define IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_AGING_VECTOR_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_AGING_VECTOR_SIZE     5
#define RDD_IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_AGING_VECTOR_LOG2_SIZE     3
#define IMAGE_2_TASK_IDX_ADDRESS 0x2bf4
#define IMAGE_2_TASK_IDX_BYTE_SIZE 0x0004
#define IMAGE_2_TASK_IDX_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_2_TASK_IDX_SIZE     1
#define IMAGE_2_TIMER_COMMON_CTR_REP_ADDRESS 0x2bf8
#define IMAGE_2_TIMER_COMMON_CTR_REP_BYTE_SIZE 0x0008
#define IMAGE_2_TIMER_COMMON_CTR_REP_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_TIMER_COMMON_CTR_REP_SIZE     1
#define IMAGE_2_NATC_TBL_CFG_ADDRESS 0x2c00
#define IMAGE_2_NATC_TBL_CFG_BYTE_SIZE 0x0048
#define IMAGE_2_NATC_TBL_CFG_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_2_NATC_TBL_CFG_SIZE     3
#define RDD_IMAGE_2_NATC_TBL_CFG_LOG2_SIZE     2
#define IMAGE_2_SERVICE_QUEUES_CODEL_QUEUE_TABLE_ADDRESS 0x2c48
#define IMAGE_2_SERVICE_QUEUES_CODEL_QUEUE_TABLE_BYTE_SIZE 0x0080
#define IMAGE_2_SERVICE_QUEUES_CODEL_QUEUE_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_2_SERVICE_QUEUES_CODEL_QUEUE_TABLE_SIZE     32
#define RDD_IMAGE_2_SERVICE_QUEUES_CODEL_QUEUE_TABLE_LOG2_SIZE     5
#define IMAGE_2_DEBUG_SCRATCHPAD_ADDRESS 0x2cc8
#define IMAGE_2_DEBUG_SCRATCHPAD_BYTE_SIZE 0x0030
#define IMAGE_2_DEBUG_SCRATCHPAD_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_2_DEBUG_SCRATCHPAD_SIZE     12
#define RDD_IMAGE_2_DEBUG_SCRATCHPAD_LOG2_SIZE     4
#define IMAGE_2_NULL_BUFFER_ADDRESS 0x2cf8
#define IMAGE_2_NULL_BUFFER_BYTE_SIZE 0x0008
#define IMAGE_2_NULL_BUFFER_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_NULL_BUFFER_SIZE     1
#define IMAGE_2_RING_CPU_TX_DESCRIPTOR_DATA_TABLE_ADDRESS 0x2d00
#define IMAGE_2_RING_CPU_TX_DESCRIPTOR_DATA_TABLE_BYTE_SIZE 0x0020
#define IMAGE_2_RING_CPU_TX_DESCRIPTOR_DATA_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_RING_CPU_TX_DESCRIPTOR_DATA_TABLE_SIZE     2
#define RDD_IMAGE_2_RING_CPU_TX_DESCRIPTOR_DATA_TABLE_LOG2_SIZE     1
#define IMAGE_2_GHOST_REPORTING_QUEUE_STATUS_BIT_VECTOR_TABLE_ADDRESS 0x2d20
#define IMAGE_2_GHOST_REPORTING_QUEUE_STATUS_BIT_VECTOR_TABLE_BYTE_SIZE 0x0014
#define IMAGE_2_GHOST_REPORTING_QUEUE_STATUS_BIT_VECTOR_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_GHOST_REPORTING_QUEUE_STATUS_BIT_VECTOR_TABLE_SIZE     5
#define RDD_IMAGE_2_GHOST_REPORTING_QUEUE_STATUS_BIT_VECTOR_TABLE_LOG2_SIZE     3
#define IMAGE_2_SERVICE_QUEUES_BUDGET_ALLOCATION_TIMER_VALUE_ADDRESS 0x2d34
#define IMAGE_2_SERVICE_QUEUES_BUDGET_ALLOCATION_TIMER_VALUE_BYTE_SIZE 0x0002
#define IMAGE_2_SERVICE_QUEUES_BUDGET_ALLOCATION_TIMER_VALUE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_SERVICE_QUEUES_BUDGET_ALLOCATION_TIMER_VALUE_SIZE     1
#define IMAGE_2_EMAC_FLOW_CTRL_VECTOR_ADDRESS 0x2d36
#define IMAGE_2_EMAC_FLOW_CTRL_VECTOR_BYTE_SIZE 0x0001
#define IMAGE_2_EMAC_FLOW_CTRL_VECTOR_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_EMAC_FLOW_CTRL_VECTOR_SIZE     1
#define IMAGE_2_CPU_TX_VLAN_STATS_ENABLE_ADDRESS 0x2d37
#define IMAGE_2_CPU_TX_VLAN_STATS_ENABLE_BYTE_SIZE 0x0001
#define IMAGE_2_CPU_TX_VLAN_STATS_ENABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_CPU_TX_VLAN_STATS_ENABLE_SIZE     1
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_ADDRESS 0x2d38
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_BYTE_SIZE 0x0008
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_SIZE     1
#define IMAGE_2_SERVICE_QUEUES_UPDATE_FIFO_TABLE_ADDRESS 0x2d40
#define IMAGE_2_SERVICE_QUEUES_UPDATE_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_2_SERVICE_QUEUES_UPDATE_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_SERVICE_QUEUES_UPDATE_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_2_SERVICE_QUEUES_UPDATE_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_2_QUEUE_TO_REPORT_BIT_VECTOR_ADDRESS 0x2d60
#define IMAGE_2_QUEUE_TO_REPORT_BIT_VECTOR_BYTE_SIZE 0x0014
#define IMAGE_2_QUEUE_TO_REPORT_BIT_VECTOR_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_QUEUE_TO_REPORT_BIT_VECTOR_SIZE     5
#define RDD_IMAGE_2_QUEUE_TO_REPORT_BIT_VECTOR_LOG2_SIZE     3
#define IMAGE_2_CORE_ID_TABLE_ADDRESS 0x2d74
#define IMAGE_2_CORE_ID_TABLE_BYTE_SIZE 0x0001
#define IMAGE_2_CORE_ID_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_CORE_ID_TABLE_SIZE     1
#define IMAGE_2_RATE_LIMIT_OVERHEAD_ADDRESS 0x2d75
#define IMAGE_2_RATE_LIMIT_OVERHEAD_BYTE_SIZE 0x0001
#define IMAGE_2_RATE_LIMIT_OVERHEAD_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_RATE_LIMIT_OVERHEAD_SIZE     1
#define IMAGE_2_SRAM_DUMMY_STORE_ADDRESS 0x2d76
#define IMAGE_2_SRAM_DUMMY_STORE_BYTE_SIZE 0x0001
#define IMAGE_2_SRAM_DUMMY_STORE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_SRAM_DUMMY_STORE_SIZE     1
#define IMAGE_2_DEBUG_PRINT_CORE_LOCK_ADDRESS 0x2d77
#define IMAGE_2_DEBUG_PRINT_CORE_LOCK_BYTE_SIZE 0x0001
#define IMAGE_2_DEBUG_PRINT_CORE_LOCK_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_DEBUG_PRINT_CORE_LOCK_SIZE     1
#define IMAGE_2_CPU_RX_INTERRUPT_ID_DDR_ADDR_ADDRESS 0x2d78
#define IMAGE_2_CPU_RX_INTERRUPT_ID_DDR_ADDR_BYTE_SIZE 0x0008
#define IMAGE_2_CPU_RX_INTERRUPT_ID_DDR_ADDR_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_CPU_RX_INTERRUPT_ID_DDR_ADDR_SIZE     1
#define IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_CURRENT_TABLE_ADDRESS 0x2d80
#define IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_CURRENT_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_CURRENT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_CURRENT_TABLE_SIZE     1
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_ADDRESS 0x2d90
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_SIZE     1
#define IMAGE_2_CPU_TX_RING_DESCRIPTOR_TABLE_ADDRESS 0x2da0
#define IMAGE_2_CPU_TX_RING_DESCRIPTOR_TABLE_BYTE_SIZE 0x0020
#define IMAGE_2_CPU_TX_RING_DESCRIPTOR_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_CPU_TX_RING_DESCRIPTOR_TABLE_SIZE     2
#define RDD_IMAGE_2_CPU_TX_RING_DESCRIPTOR_TABLE_LOG2_SIZE     1
#define IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_VALID_TABLE_ADDRESS 0x2dc0
#define IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_VALID_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_VALID_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_VALID_TABLE_SIZE     4
#define RDD_IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_VALID_TABLE_LOG2_SIZE     2
#define IMAGE_2_CPU_TX_EGRESS_DISPATCHER_CREDIT_TABLE_ADDRESS 0x2dd0
#define IMAGE_2_CPU_TX_EGRESS_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_2_CPU_TX_EGRESS_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_CPU_TX_EGRESS_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_2_CPU_TX_EGRESS_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_2_SERVICE_QUEUES_FIRST_QUEUE_MAPPING_ADDRESS 0x2ddc
#define IMAGE_2_SERVICE_QUEUES_FIRST_QUEUE_MAPPING_BYTE_SIZE 0x0001
#define IMAGE_2_SERVICE_QUEUES_FIRST_QUEUE_MAPPING_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_SERVICE_QUEUES_FIRST_QUEUE_MAPPING_SIZE     1
#define IMAGE_2_BBH_TX_INGRESS_COUNTER_TABLE_ADDRESS 0x2ddd
#define IMAGE_2_BBH_TX_INGRESS_COUNTER_TABLE_BYTE_SIZE 0x0001
#define IMAGE_2_BBH_TX_INGRESS_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_BBH_TX_INGRESS_COUNTER_TABLE_SIZE     1
#define IMAGE_2_CPU_TX_INGRESS_DISPATCHER_CREDIT_TABLE_ADDRESS 0x2de0
#define IMAGE_2_CPU_TX_INGRESS_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_2_CPU_TX_INGRESS_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_CPU_TX_INGRESS_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_2_CPU_TX_INGRESS_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_2_FW_POLICER_VECTOR_ADDRESS 0x2df0
#define IMAGE_2_FW_POLICER_VECTOR_BYTE_SIZE 0x000c
#define IMAGE_2_FW_POLICER_VECTOR_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_FW_POLICER_VECTOR_SIZE     3
#define RDD_IMAGE_2_FW_POLICER_VECTOR_LOG2_SIZE     2
#define IMAGE_2_CPU_TX_SYNC_FIFO_TABLE_ADDRESS 0x2e00
#define IMAGE_2_CPU_TX_SYNC_FIFO_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_CPU_TX_SYNC_FIFO_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_CPU_TX_SYNC_FIFO_TABLE_SIZE     2
#define RDD_IMAGE_2_CPU_TX_SYNC_FIFO_TABLE_LOG2_SIZE     1
#define IMAGE_2_SERVICE_QUEUES_DISPATCHER_CREDIT_TABLE_ADDRESS 0x2e10
#define IMAGE_2_SERVICE_QUEUES_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_2_SERVICE_QUEUES_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_SERVICE_QUEUES_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_2_SERVICE_QUEUES_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_2_SERVICE_QUEUES_CODEL_DROP_DESCRIPTOR_ADDRESS 0x2e20
#define IMAGE_2_SERVICE_QUEUES_CODEL_DROP_DESCRIPTOR_BYTE_SIZE 0x000c
#define IMAGE_2_SERVICE_QUEUES_CODEL_DROP_DESCRIPTOR_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_SERVICE_QUEUES_CODEL_DROP_DESCRIPTOR_SIZE     1
#define IMAGE_2_FPM_GLOBAL_CFG_ADDRESS 0x2e30
#define IMAGE_2_FPM_GLOBAL_CFG_BYTE_SIZE 0x0010
#define IMAGE_2_FPM_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_FPM_GLOBAL_CFG_SIZE     1
#define IMAGE_2_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_ADDRESS 0x2e40
#define IMAGE_2_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_SIZE     1
#define IMAGE_2_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_ADDRESS 0x2e50
#define IMAGE_2_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_SIZE     2
#define RDD_IMAGE_2_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_LOG2_SIZE     1
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_SCRATCH_ADDRESS 0x2e60
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_SCRATCH_BYTE_SIZE 0x0008
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_SCRATCH_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_CPU_RECYCLE_INTERRUPT_SCRATCH_SIZE     2
#define RDD_IMAGE_2_CPU_RECYCLE_INTERRUPT_SCRATCH_LOG2_SIZE     1
#define IMAGE_2_REPORT_BBH_TX_QUEUE_ID_TABLE_ADDRESS 0x2e68
#define IMAGE_2_REPORT_BBH_TX_QUEUE_ID_TABLE_BYTE_SIZE 0x0008
#define IMAGE_2_REPORT_BBH_TX_QUEUE_ID_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_REPORT_BBH_TX_QUEUE_ID_TABLE_SIZE     2
#define RDD_IMAGE_2_REPORT_BBH_TX_QUEUE_ID_TABLE_LOG2_SIZE     1
#define IMAGE_2_DEBUG_PRINT_TABLE_ADDRESS 0x2e70
#define IMAGE_2_DEBUG_PRINT_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_DEBUG_PRINT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_DEBUG_PRINT_TABLE_SIZE     1
#define IMAGE_2_XGPON_REPORT_ZERO_SENT_TABLE_ADDRESS 0x2e80
#define IMAGE_2_XGPON_REPORT_ZERO_SENT_TABLE_BYTE_SIZE 0x000a
#define IMAGE_2_XGPON_REPORT_ZERO_SENT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_XGPON_REPORT_ZERO_SENT_TABLE_SIZE     10
#define RDD_IMAGE_2_XGPON_REPORT_ZERO_SENT_TABLE_LOG2_SIZE     4
#define IMAGE_2_EMAC_FLOW_CTRL_BUDGET_REMAINDER_ADDRESS 0x2e90
#define IMAGE_2_EMAC_FLOW_CTRL_BUDGET_REMAINDER_BYTE_SIZE 0x0008
#define IMAGE_2_EMAC_FLOW_CTRL_BUDGET_REMAINDER_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_EMAC_FLOW_CTRL_BUDGET_REMAINDER_SIZE     8
#define RDD_IMAGE_2_EMAC_FLOW_CTRL_BUDGET_REMAINDER_LOG2_SIZE     3
#define IMAGE_2_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_ADDRESS 0x2e98
#define IMAGE_2_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_BYTE_SIZE 0x0008
#define IMAGE_2_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_SIZE     1
#define IMAGE_2_CPU_TX_RING_INDICES_VALUES_TABLE_ADDRESS 0x2ea0
#define IMAGE_2_CPU_TX_RING_INDICES_VALUES_TABLE_BYTE_SIZE 0x0008
#define IMAGE_2_CPU_TX_RING_INDICES_VALUES_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_CPU_TX_RING_INDICES_VALUES_TABLE_SIZE     2
#define RDD_IMAGE_2_CPU_TX_RING_INDICES_VALUES_TABLE_LOG2_SIZE     1
#define IMAGE_2_BBH_TX_EGRESS_REPORT_COUNTER_TABLE_ADDRESS 0x2ea8
#define IMAGE_2_BBH_TX_EGRESS_REPORT_COUNTER_TABLE_BYTE_SIZE 0x0008
#define IMAGE_2_BBH_TX_EGRESS_REPORT_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_BBH_TX_EGRESS_REPORT_COUNTER_TABLE_SIZE     1
#define IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_ENABLE_TABLE_ADDRESS 0x2eb0
#define IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_ENABLE_TABLE_BYTE_SIZE 0x0002
#define IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_ENABLE_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_ENABLE_TABLE_SIZE     1
#define IMAGE_2_CPU_RECYCLE_SHADOW_RD_IDX_ADDRESS 0x2eb8
#define IMAGE_2_CPU_RECYCLE_SHADOW_RD_IDX_BYTE_SIZE 0x0002
#define IMAGE_2_CPU_RECYCLE_SHADOW_RD_IDX_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_CPU_RECYCLE_SHADOW_RD_IDX_SIZE     1
#define IMAGE_2_CPU_RECYCLE_SHADOW_WR_IDX_ADDRESS 0x2ec0
#define IMAGE_2_CPU_RECYCLE_SHADOW_WR_IDX_BYTE_SIZE 0x0002
#define IMAGE_2_CPU_RECYCLE_SHADOW_WR_IDX_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_CPU_RECYCLE_SHADOW_WR_IDX_SIZE     1
#define IMAGE_2_CPU_RECYCLE_NEXT_PTR_TABLE_ADDRESS 0x2ed0
#define IMAGE_2_CPU_RECYCLE_NEXT_PTR_TABLE_BYTE_SIZE 0x0002
#define IMAGE_2_CPU_RECYCLE_NEXT_PTR_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_CPU_RECYCLE_NEXT_PTR_TABLE_SIZE     1
/* IMAGE_3 */
#define IMAGE_3_US_TM_PD_FIFO_TABLE_ADDRESS 0x0000
#define IMAGE_3_US_TM_PD_FIFO_TABLE_BYTE_SIZE 0x1400
#define IMAGE_3_US_TM_PD_FIFO_TABLE_LOG2_BYTE_SIZE 0x000d
#define RDD_IMAGE_3_US_TM_PD_FIFO_TABLE_SIZE     320
#define RDD_IMAGE_3_US_TM_PD_FIFO_TABLE_LOG2_SIZE     9
#define IMAGE_3_COMPLEX_SCHEDULER_TABLE_ADDRESS 0x1400
#define IMAGE_3_COMPLEX_SCHEDULER_TABLE_BYTE_SIZE 0x0400
#define IMAGE_3_COMPLEX_SCHEDULER_TABLE_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_3_COMPLEX_SCHEDULER_TABLE_SIZE     16
#define RDD_IMAGE_3_COMPLEX_SCHEDULER_TABLE_LOG2_SIZE     4
#define IMAGE_3_US_TM_SCHEDULING_QUEUE_TABLE_ADDRESS 0x1800
#define IMAGE_3_US_TM_SCHEDULING_QUEUE_TABLE_BYTE_SIZE 0x0500
#define IMAGE_3_US_TM_SCHEDULING_QUEUE_TABLE_LOG2_BYTE_SIZE 0x000b
#define RDD_IMAGE_3_US_TM_SCHEDULING_QUEUE_TABLE_SIZE     160
#define RDD_IMAGE_3_US_TM_SCHEDULING_QUEUE_TABLE_LOG2_SIZE     8
#define IMAGE_3_DIRECT_FLOW_RX_MIRRORING_SCRATCHPAD_ADDRESS 0x1d00
#define IMAGE_3_DIRECT_FLOW_RX_MIRRORING_SCRATCHPAD_BYTE_SIZE 0x0088
#define IMAGE_3_DIRECT_FLOW_RX_MIRRORING_SCRATCHPAD_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_3_DIRECT_FLOW_RX_MIRRORING_SCRATCHPAD_SIZE     136
#define RDD_IMAGE_3_DIRECT_FLOW_RX_MIRRORING_SCRATCHPAD_LOG2_SIZE     8
#define IMAGE_3_US_TM_WAN_0_BBH_TX_WAKE_UP_DATA_TABLE_ADDRESS 0x1d88
#define IMAGE_3_US_TM_WAN_0_BBH_TX_WAKE_UP_DATA_TABLE_BYTE_SIZE 0x0008
#define IMAGE_3_US_TM_WAN_0_BBH_TX_WAKE_UP_DATA_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_3_US_TM_WAN_0_BBH_TX_WAKE_UP_DATA_TABLE_SIZE     1
#define IMAGE_3_DIRECT_FLOW_PD_TABLE_ADDRESS 0x1d90
#define IMAGE_3_DIRECT_FLOW_PD_TABLE_BYTE_SIZE 0x0010
#define IMAGE_3_DIRECT_FLOW_PD_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_DIRECT_FLOW_PD_TABLE_SIZE     1
#define IMAGE_3_RUNNER_GLOBAL_REGISTERS_INIT_ADDRESS 0x1da0
#define IMAGE_3_RUNNER_GLOBAL_REGISTERS_INIT_BYTE_SIZE 0x0020
#define IMAGE_3_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_3_RUNNER_GLOBAL_REGISTERS_INIT_SIZE     8
#define RDD_IMAGE_3_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_SIZE     3
#define IMAGE_3_CODEL_BIAS_SLOPE_TABLE_ADDRESS 0x1dc0
#define IMAGE_3_CODEL_BIAS_SLOPE_TABLE_BYTE_SIZE 0x002c
#define IMAGE_3_CODEL_BIAS_SLOPE_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_3_CODEL_BIAS_SLOPE_TABLE_SIZE     11
#define RDD_IMAGE_3_CODEL_BIAS_SLOPE_TABLE_LOG2_SIZE     4
#define IMAGE_3_DIRECT_FLOW_PAUSE_QUANTA_ADDRESS 0x1dec
#define IMAGE_3_DIRECT_FLOW_PAUSE_QUANTA_BYTE_SIZE 0x0002
#define IMAGE_3_DIRECT_FLOW_PAUSE_QUANTA_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_DIRECT_FLOW_PAUSE_QUANTA_SIZE     1
#define IMAGE_3_BUDGET_ALLOCATION_TIMER_VALUE_ADDRESS 0x1dee
#define IMAGE_3_BUDGET_ALLOCATION_TIMER_VALUE_BYTE_SIZE 0x0002
#define IMAGE_3_BUDGET_ALLOCATION_TIMER_VALUE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_BUDGET_ALLOCATION_TIMER_VALUE_SIZE     1
#define IMAGE_3_US_TM_FLUSH_CFG_CPU_TABLE_ADDRESS 0x1df0
#define IMAGE_3_US_TM_FLUSH_CFG_CPU_TABLE_BYTE_SIZE 0x0010
#define IMAGE_3_US_TM_FLUSH_CFG_CPU_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_US_TM_FLUSH_CFG_CPU_TABLE_SIZE     1
#define IMAGE_3_US_TM_CODEL_QUEUE_TABLE_ADDRESS 0x1e00
#define IMAGE_3_US_TM_CODEL_QUEUE_TABLE_BYTE_SIZE 0x0200
#define IMAGE_3_US_TM_CODEL_QUEUE_TABLE_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_3_US_TM_CODEL_QUEUE_TABLE_SIZE     128
#define RDD_IMAGE_3_US_TM_CODEL_QUEUE_TABLE_LOG2_SIZE     7
#define IMAGE_3_BASIC_RATE_LIMITER_TABLE_US_ADDRESS 0x2000
#define IMAGE_3_BASIC_RATE_LIMITER_TABLE_US_BYTE_SIZE 0x0800
#define IMAGE_3_BASIC_RATE_LIMITER_TABLE_US_LOG2_BYTE_SIZE 0x000b
#define RDD_IMAGE_3_BASIC_RATE_LIMITER_TABLE_US_SIZE     128
#define RDD_IMAGE_3_BASIC_RATE_LIMITER_TABLE_US_LOG2_SIZE     7
#define IMAGE_3_VLAN_TX_COUNTERS_ADDRESS 0x2800
#define IMAGE_3_VLAN_TX_COUNTERS_BYTE_SIZE 0x0808
#define IMAGE_3_VLAN_TX_COUNTERS_LOG2_BYTE_SIZE 0x000c
#define RDD_IMAGE_3_VLAN_TX_COUNTERS_SIZE     257
#define RDD_IMAGE_3_VLAN_TX_COUNTERS_LOG2_SIZE     9
#define IMAGE_3_DBG_DUMP_TABLE_ADDRESS 0x3008
#define IMAGE_3_DBG_DUMP_TABLE_BYTE_SIZE 0x0200
#define IMAGE_3_DBG_DUMP_TABLE_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_3_DBG_DUMP_TABLE_SIZE     128
#define RDD_IMAGE_3_DBG_DUMP_TABLE_LOG2_SIZE     7
#define IMAGE_3_BBH_TX_EPON_WAKE_UP_DATA_TABLE_ADDRESS 0x3208
#define IMAGE_3_BBH_TX_EPON_WAKE_UP_DATA_TABLE_BYTE_SIZE 0x0008
#define IMAGE_3_BBH_TX_EPON_WAKE_UP_DATA_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_3_BBH_TX_EPON_WAKE_UP_DATA_TABLE_SIZE     1
#define IMAGE_3_US_TM_FLUSH_CFG_FW_TABLE_ADDRESS 0x3210
#define IMAGE_3_US_TM_FLUSH_CFG_FW_TABLE_BYTE_SIZE 0x0010
#define IMAGE_3_US_TM_FLUSH_CFG_FW_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_US_TM_FLUSH_CFG_FW_TABLE_SIZE     1
#define IMAGE_3_DIRECT_FLOW_CNTR_TABLE_ADDRESS 0x3220
#define IMAGE_3_DIRECT_FLOW_CNTR_TABLE_BYTE_SIZE 0x0020
#define IMAGE_3_DIRECT_FLOW_CNTR_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_3_DIRECT_FLOW_CNTR_TABLE_SIZE     32
#define RDD_IMAGE_3_DIRECT_FLOW_CNTR_TABLE_LOG2_SIZE     5
#define IMAGE_3_US_TM_WAN_0_BBH_TX_EGRESS_COUNTER_TABLE_ADDRESS 0x3240
#define IMAGE_3_US_TM_WAN_0_BBH_TX_EGRESS_COUNTER_TABLE_BYTE_SIZE 0x0028
#define IMAGE_3_US_TM_WAN_0_BBH_TX_EGRESS_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_3_US_TM_WAN_0_BBH_TX_EGRESS_COUNTER_TABLE_SIZE     40
#define RDD_IMAGE_3_US_TM_WAN_0_BBH_TX_EGRESS_COUNTER_TABLE_LOG2_SIZE     6
#define IMAGE_3_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_ADDRESS 0x3268
#define IMAGE_3_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_BYTE_SIZE 0x0008
#define IMAGE_3_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_3_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_SIZE     1
#define IMAGE_3_US_TM_FLUSH_CFG_CURRENT_TABLE_ADDRESS 0x3270
#define IMAGE_3_US_TM_FLUSH_CFG_CURRENT_TABLE_BYTE_SIZE 0x0010
#define IMAGE_3_US_TM_FLUSH_CFG_CURRENT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_US_TM_FLUSH_CFG_CURRENT_TABLE_SIZE     1
#define IMAGE_3_US_TM_TM_FLOW_CNTR_TABLE_ADDRESS 0x3280
#define IMAGE_3_US_TM_TM_FLOW_CNTR_TABLE_BYTE_SIZE 0x0080
#define IMAGE_3_US_TM_TM_FLOW_CNTR_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_3_US_TM_TM_FLOW_CNTR_TABLE_SIZE     128
#define RDD_IMAGE_3_US_TM_TM_FLOW_CNTR_TABLE_LOG2_SIZE     7
#define IMAGE_3_NATC_TBL_CFG_ADDRESS 0x3300
#define IMAGE_3_NATC_TBL_CFG_BYTE_SIZE 0x0048
#define IMAGE_3_NATC_TBL_CFG_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_3_NATC_TBL_CFG_SIZE     3
#define RDD_IMAGE_3_NATC_TBL_CFG_LOG2_SIZE     2
#define IMAGE_3_US_TM_CPU_TX_ABS_COUNTERS_ADDRESS 0x3348
#define IMAGE_3_US_TM_CPU_TX_ABS_COUNTERS_BYTE_SIZE 0x0080
#define IMAGE_3_US_TM_CPU_TX_ABS_COUNTERS_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_3_US_TM_CPU_TX_ABS_COUNTERS_SIZE     32
#define RDD_IMAGE_3_US_TM_CPU_TX_ABS_COUNTERS_LOG2_SIZE     5
#define IMAGE_3_DEBUG_SCRATCHPAD_ADDRESS 0x33c8
#define IMAGE_3_DEBUG_SCRATCHPAD_BYTE_SIZE 0x0030
#define IMAGE_3_DEBUG_SCRATCHPAD_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_3_DEBUG_SCRATCHPAD_SIZE     12
#define RDD_IMAGE_3_DEBUG_SCRATCHPAD_LOG2_SIZE     4
#define IMAGE_3_NULL_BUFFER_ADDRESS 0x33f8
#define IMAGE_3_NULL_BUFFER_BYTE_SIZE 0x0008
#define IMAGE_3_NULL_BUFFER_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_3_NULL_BUFFER_SIZE     1
#define IMAGE_3_BASIC_SCHEDULER_TABLE_US_ADDRESS 0x3400
#define IMAGE_3_BASIC_SCHEDULER_TABLE_US_BYTE_SIZE 0x0210
#define IMAGE_3_BASIC_SCHEDULER_TABLE_US_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_3_BASIC_SCHEDULER_TABLE_US_SIZE     33
#define RDD_IMAGE_3_BASIC_SCHEDULER_TABLE_US_LOG2_SIZE     6
#define IMAGE_3_REGISTERS_BUFFER_ADDRESS 0x3610
#define IMAGE_3_REGISTERS_BUFFER_BYTE_SIZE 0x0080
#define IMAGE_3_REGISTERS_BUFFER_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_3_REGISTERS_BUFFER_SIZE     32
#define RDD_IMAGE_3_REGISTERS_BUFFER_LOG2_SIZE     5
#define IMAGE_3_OVERALL_RATE_LIMITER_TABLE_ADDRESS 0x3690
#define IMAGE_3_OVERALL_RATE_LIMITER_TABLE_BYTE_SIZE 0x0010
#define IMAGE_3_OVERALL_RATE_LIMITER_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_OVERALL_RATE_LIMITER_TABLE_SIZE     1
#define IMAGE_3_DIRECT_FLOW_EPON_CONTROL_SCRATCH_ADDRESS 0x36a0
#define IMAGE_3_DIRECT_FLOW_EPON_CONTROL_SCRATCH_BYTE_SIZE 0x0016
#define IMAGE_3_DIRECT_FLOW_EPON_CONTROL_SCRATCH_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_3_DIRECT_FLOW_EPON_CONTROL_SCRATCH_SIZE     22
#define RDD_IMAGE_3_DIRECT_FLOW_EPON_CONTROL_SCRATCH_LOG2_SIZE     5
#define IMAGE_3_US_TM_WAN_0_BB_DESTINATION_TABLE_ADDRESS 0x36b6
#define IMAGE_3_US_TM_WAN_0_BB_DESTINATION_TABLE_BYTE_SIZE 0x0002
#define IMAGE_3_US_TM_WAN_0_BB_DESTINATION_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_US_TM_WAN_0_BB_DESTINATION_TABLE_SIZE     1
#define IMAGE_3_MIRRORING_SCRATCH_ADDRESS 0x36b8
#define IMAGE_3_MIRRORING_SCRATCH_BYTE_SIZE 0x0008
#define IMAGE_3_MIRRORING_SCRATCH_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_3_MIRRORING_SCRATCH_SIZE     1
#define IMAGE_3_BBH_TX_EPON_INGRESS_COUNTER_TABLE_ADDRESS 0x36c0
#define IMAGE_3_BBH_TX_EPON_INGRESS_COUNTER_TABLE_BYTE_SIZE 0x0028
#define IMAGE_3_BBH_TX_EPON_INGRESS_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_3_BBH_TX_EPON_INGRESS_COUNTER_TABLE_SIZE     40
#define RDD_IMAGE_3_BBH_TX_EPON_INGRESS_COUNTER_TABLE_LOG2_SIZE     6
#define IMAGE_3_US_TM_BBH_TX_WAN_0_FIFO_BYTES_USED_ADDRESS 0x36e8
#define IMAGE_3_US_TM_BBH_TX_WAN_0_FIFO_BYTES_USED_BYTE_SIZE 0x0004
#define IMAGE_3_US_TM_BBH_TX_WAN_0_FIFO_BYTES_USED_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_3_US_TM_BBH_TX_WAN_0_FIFO_BYTES_USED_SIZE     1
#define IMAGE_3_TASK_IDX_ADDRESS 0x36ec
#define IMAGE_3_TASK_IDX_BYTE_SIZE 0x0004
#define IMAGE_3_TASK_IDX_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_3_TASK_IDX_SIZE     1
#define IMAGE_3_US_TM_CODEL_DROP_DESCRIPTOR_ADDRESS 0x36f0
#define IMAGE_3_US_TM_CODEL_DROP_DESCRIPTOR_BYTE_SIZE 0x000c
#define IMAGE_3_US_TM_CODEL_DROP_DESCRIPTOR_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_US_TM_CODEL_DROP_DESCRIPTOR_SIZE     1
#define IMAGE_3_US_TM_TX_PAUSE_NACK_ADDRESS 0x36fc
#define IMAGE_3_US_TM_TX_PAUSE_NACK_BYTE_SIZE 0x0001
#define IMAGE_3_US_TM_TX_PAUSE_NACK_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_US_TM_TX_PAUSE_NACK_SIZE     1
#define IMAGE_3_SCHEDULING_FLUSH_GLOBAL_CFG_ADDRESS 0x36fd
#define IMAGE_3_SCHEDULING_FLUSH_GLOBAL_CFG_BYTE_SIZE 0x0001
#define IMAGE_3_SCHEDULING_FLUSH_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_SCHEDULING_FLUSH_GLOBAL_CFG_SIZE     1
#define IMAGE_3_BBH_TX_US_WAN_0_FIFO_BYTES_THRESHOLD_ADDRESS 0x36fe
#define IMAGE_3_BBH_TX_US_WAN_0_FIFO_BYTES_THRESHOLD_BYTE_SIZE 0x0002
#define IMAGE_3_BBH_TX_US_WAN_0_FIFO_BYTES_THRESHOLD_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_BBH_TX_US_WAN_0_FIFO_BYTES_THRESHOLD_SIZE     1
#define IMAGE_3_BBH_TX_EPON_EGRESS_COUNTER_TABLE_ADDRESS 0x3700
#define IMAGE_3_BBH_TX_EPON_EGRESS_COUNTER_TABLE_BYTE_SIZE 0x0020
#define IMAGE_3_BBH_TX_EPON_EGRESS_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_3_BBH_TX_EPON_EGRESS_COUNTER_TABLE_SIZE     32
#define RDD_IMAGE_3_BBH_TX_EPON_EGRESS_COUNTER_TABLE_LOG2_SIZE     5
#define IMAGE_3_US_TM_SCHEDULING_QUEUE_AGING_VECTOR_ADDRESS 0x3720
#define IMAGE_3_US_TM_SCHEDULING_QUEUE_AGING_VECTOR_BYTE_SIZE 0x0014
#define IMAGE_3_US_TM_SCHEDULING_QUEUE_AGING_VECTOR_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_3_US_TM_SCHEDULING_QUEUE_AGING_VECTOR_SIZE     5
#define RDD_IMAGE_3_US_TM_SCHEDULING_QUEUE_AGING_VECTOR_LOG2_SIZE     3
#define IMAGE_3_TM_VLAN_STATS_ENABLE_ADDRESS 0x3734
#define IMAGE_3_TM_VLAN_STATS_ENABLE_BYTE_SIZE 0x0001
#define IMAGE_3_TM_VLAN_STATS_ENABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_TM_VLAN_STATS_ENABLE_SIZE     1
#define IMAGE_3_TX_EXCEPTION_ADDRESS 0x3735
#define IMAGE_3_TX_EXCEPTION_BYTE_SIZE 0x0001
#define IMAGE_3_TX_EXCEPTION_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_TX_EXCEPTION_SIZE     1
#define IMAGE_3_CORE_ID_TABLE_ADDRESS 0x3736
#define IMAGE_3_CORE_ID_TABLE_BYTE_SIZE 0x0001
#define IMAGE_3_CORE_ID_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_CORE_ID_TABLE_SIZE     1
#define IMAGE_3_US_TM_FLUSH_AGGREGATION_TASK_DISABLE_ADDRESS 0x3737
#define IMAGE_3_US_TM_FLUSH_AGGREGATION_TASK_DISABLE_BYTE_SIZE 0x0001
#define IMAGE_3_US_TM_FLUSH_AGGREGATION_TASK_DISABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_US_TM_FLUSH_AGGREGATION_TASK_DISABLE_SIZE     1
#define IMAGE_3_US_TM_FLUSH_CFG_ENABLE_TABLE_ADDRESS 0x3738
#define IMAGE_3_US_TM_FLUSH_CFG_ENABLE_TABLE_BYTE_SIZE 0x0002
#define IMAGE_3_US_TM_FLUSH_CFG_ENABLE_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_US_TM_FLUSH_CFG_ENABLE_TABLE_SIZE     1
#define IMAGE_3_RX_MIRRORING_CONFIGURATION_ADDRESS 0x373a
#define IMAGE_3_RX_MIRRORING_CONFIGURATION_BYTE_SIZE 0x0002
#define IMAGE_3_RX_MIRRORING_CONFIGURATION_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_RX_MIRRORING_CONFIGURATION_SIZE     1
#define IMAGE_3_TX_MIRRORING_CONFIGURATION_ADDRESS 0x373c
#define IMAGE_3_TX_MIRRORING_CONFIGURATION_BYTE_SIZE 0x0002
#define IMAGE_3_TX_MIRRORING_CONFIGURATION_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_TX_MIRRORING_CONFIGURATION_SIZE     1
#define IMAGE_3_SRAM_DUMMY_STORE_ADDRESS 0x373e
#define IMAGE_3_SRAM_DUMMY_STORE_BYTE_SIZE 0x0001
#define IMAGE_3_SRAM_DUMMY_STORE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_SRAM_DUMMY_STORE_SIZE     1
#define IMAGE_3_RATE_LIMIT_OVERHEAD_ADDRESS 0x373f
#define IMAGE_3_RATE_LIMIT_OVERHEAD_BYTE_SIZE 0x0001
#define IMAGE_3_RATE_LIMIT_OVERHEAD_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_RATE_LIMIT_OVERHEAD_SIZE     1
#define IMAGE_3_UPDATE_FIFO_TABLE_ADDRESS 0x3740
#define IMAGE_3_UPDATE_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_3_UPDATE_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_3_UPDATE_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_3_UPDATE_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_3_US_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_ADDRESS 0x3760
#define IMAGE_3_US_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_BYTE_SIZE 0x0014
#define IMAGE_3_US_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_3_US_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_SIZE     5
#define RDD_IMAGE_3_US_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_LOG2_SIZE     3
#define IMAGE_3_MAC_TYPE_ADDRESS 0x3774
#define IMAGE_3_MAC_TYPE_BYTE_SIZE 0x0001
#define IMAGE_3_MAC_TYPE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_MAC_TYPE_SIZE     1
#define IMAGE_3_WAN_0_BBH_TX_FIFO_SIZE_ADDRESS 0x3775
#define IMAGE_3_WAN_0_BBH_TX_FIFO_SIZE_BYTE_SIZE 0x0001
#define IMAGE_3_WAN_0_BBH_TX_FIFO_SIZE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_WAN_0_BBH_TX_FIFO_SIZE_SIZE     1
#define IMAGE_3_US_TM_FIRST_QUEUE_MAPPING_ADDRESS 0x3776
#define IMAGE_3_US_TM_FIRST_QUEUE_MAPPING_BYTE_SIZE 0x0001
#define IMAGE_3_US_TM_FIRST_QUEUE_MAPPING_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_US_TM_FIRST_QUEUE_MAPPING_SIZE     1
#define IMAGE_3_DEBUG_PRINT_CORE_LOCK_ADDRESS 0x3777
#define IMAGE_3_DEBUG_PRINT_CORE_LOCK_BYTE_SIZE 0x0001
#define IMAGE_3_DEBUG_PRINT_CORE_LOCK_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_DEBUG_PRINT_CORE_LOCK_SIZE     1
#define IMAGE_3_RX_MIRRORING_DIRECT_ENABLE_ADDRESS 0x3778
#define IMAGE_3_RX_MIRRORING_DIRECT_ENABLE_BYTE_SIZE 0x0001
#define IMAGE_3_RX_MIRRORING_DIRECT_ENABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_RX_MIRRORING_DIRECT_ENABLE_SIZE     1
#define IMAGE_3_EPON_UPDATE_FIFO_TABLE_ADDRESS 0x3780
#define IMAGE_3_EPON_UPDATE_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_3_EPON_UPDATE_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_3_EPON_UPDATE_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_3_EPON_UPDATE_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_3_US_TM_TX_OCTETS_COUNTERS_TABLE_ADDRESS 0x37a0
#define IMAGE_3_US_TM_TX_OCTETS_COUNTERS_TABLE_BYTE_SIZE 0x0040
#define IMAGE_3_US_TM_TX_OCTETS_COUNTERS_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_3_US_TM_TX_OCTETS_COUNTERS_TABLE_SIZE     8
#define RDD_IMAGE_3_US_TM_TX_OCTETS_COUNTERS_TABLE_LOG2_SIZE     3
#define IMAGE_3_RATE_LIMITER_VALID_TABLE_US_ADDRESS 0x37e0
#define IMAGE_3_RATE_LIMITER_VALID_TABLE_US_BYTE_SIZE 0x0010
#define IMAGE_3_RATE_LIMITER_VALID_TABLE_US_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_RATE_LIMITER_VALID_TABLE_US_SIZE     4
#define RDD_IMAGE_3_RATE_LIMITER_VALID_TABLE_US_LOG2_SIZE     2
#define IMAGE_3_US_TM_FLUSH_DISPATCHER_CREDIT_TABLE_ADDRESS 0x37f0
#define IMAGE_3_US_TM_FLUSH_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_3_US_TM_FLUSH_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_US_TM_FLUSH_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_3_US_TM_FLUSH_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_3_RUNNER_PROFILING_TRACE_BUFFER_ADDRESS 0x3800
#define IMAGE_3_RUNNER_PROFILING_TRACE_BUFFER_BYTE_SIZE 0x0200
#define IMAGE_3_RUNNER_PROFILING_TRACE_BUFFER_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_3_RUNNER_PROFILING_TRACE_BUFFER_SIZE     128
#define RDD_IMAGE_3_RUNNER_PROFILING_TRACE_BUFFER_LOG2_SIZE     7
#define IMAGE_3_US_TM_BBH_QUEUE_TABLE_ADDRESS 0x3a00
#define IMAGE_3_US_TM_BBH_QUEUE_TABLE_BYTE_SIZE 0x00a0
#define IMAGE_3_US_TM_BBH_QUEUE_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_3_US_TM_BBH_QUEUE_TABLE_SIZE     40
#define RDD_IMAGE_3_US_TM_BBH_QUEUE_TABLE_LOG2_SIZE     6
#define IMAGE_3_DIRECT_FLOW_PAUSE_DEBUG_ADDRESS 0x3aa0
#define IMAGE_3_DIRECT_FLOW_PAUSE_DEBUG_BYTE_SIZE 0x000c
#define IMAGE_3_DIRECT_FLOW_PAUSE_DEBUG_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_DIRECT_FLOW_PAUSE_DEBUG_SIZE     3
#define RDD_IMAGE_3_DIRECT_FLOW_PAUSE_DEBUG_LOG2_SIZE     2
#define IMAGE_3_DISPATCHER_CREDIT_TABLE_ADDRESS 0x3ab0
#define IMAGE_3_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_3_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_3_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_3_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_ADDRESS 0x3ac0
#define IMAGE_3_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_3_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_3_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_3_FPM_GLOBAL_CFG_ADDRESS 0x3ad0
#define IMAGE_3_FPM_GLOBAL_CFG_BYTE_SIZE 0x0010
#define IMAGE_3_FPM_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_FPM_GLOBAL_CFG_SIZE     1
#define IMAGE_3_DEBUG_PRINT_TABLE_ADDRESS 0x3ae0
#define IMAGE_3_DEBUG_PRINT_TABLE_BYTE_SIZE 0x0010
#define IMAGE_3_DEBUG_PRINT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_DEBUG_PRINT_TABLE_SIZE     1
/* IMAGE_4 */
#define IMAGE_4_DS_PACKET_BUFFER_ADDRESS 0x0000
#define IMAGE_4_DS_PACKET_BUFFER_BYTE_SIZE 0x1000
#define IMAGE_4_DS_PACKET_BUFFER_LOG2_BYTE_SIZE 0x000c
#define RDD_IMAGE_4_DS_PACKET_BUFFER_SIZE     8
#define RDD_IMAGE_4_DS_PACKET_BUFFER_LOG2_SIZE     3
#define IMAGE_4_RX_FLOW_TABLE_ADDRESS 0x1000
#define IMAGE_4_RX_FLOW_TABLE_BYTE_SIZE 0x0280
#define IMAGE_4_RX_FLOW_TABLE_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_4_RX_FLOW_TABLE_SIZE     320
#define RDD_IMAGE_4_RX_FLOW_TABLE_LOG2_SIZE     9
#define IMAGE_4_VPORT_CFG_TABLE_ADDRESS 0x1280
#define IMAGE_4_VPORT_CFG_TABLE_BYTE_SIZE 0x0080
#define IMAGE_4_VPORT_CFG_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_4_VPORT_CFG_TABLE_SIZE     16
#define RDD_IMAGE_4_VPORT_CFG_TABLE_LOG2_SIZE     4
#define IMAGE_4_PBIT_TO_GEM_TABLE_ADDRESS 0x1300
#define IMAGE_4_PBIT_TO_GEM_TABLE_BYTE_SIZE 0x0100
#define IMAGE_4_PBIT_TO_GEM_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_4_PBIT_TO_GEM_TABLE_SIZE     32
#define RDD_IMAGE_4_PBIT_TO_GEM_TABLE_LOG2_SIZE     5
#define RDD_IMAGE_4_PBIT_TO_GEM_TABLE_SIZE2    8
#define RDD_IMAGE_4_PBIT_TO_GEM_TABLE_LOG2_SIZE2    3
#define IMAGE_4_TCAM_IC_CMD_TABLE_ADDRESS 0x1400
#define IMAGE_4_TCAM_IC_CMD_TABLE_BYTE_SIZE 0x0240
#define IMAGE_4_TCAM_IC_CMD_TABLE_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_4_TCAM_IC_CMD_TABLE_SIZE     9
#define RDD_IMAGE_4_TCAM_IC_CMD_TABLE_LOG2_SIZE     4
#define RDD_IMAGE_4_TCAM_IC_CMD_TABLE_SIZE2    16
#define RDD_IMAGE_4_TCAM_IC_CMD_TABLE_LOG2_SIZE2    4
#define IMAGE_4_INGRESS_CONGESTION_FLOW_CTRL_TABLE_ADDRESS 0x1640
#define IMAGE_4_INGRESS_CONGESTION_FLOW_CTRL_TABLE_BYTE_SIZE 0x0040
#define IMAGE_4_INGRESS_CONGESTION_FLOW_CTRL_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_INGRESS_CONGESTION_FLOW_CTRL_TABLE_SIZE     32
#define RDD_IMAGE_4_INGRESS_CONGESTION_FLOW_CTRL_TABLE_LOG2_SIZE     5
#define IMAGE_4_PORT_MAC_ADDRESS 0x1680
#define IMAGE_4_PORT_MAC_BYTE_SIZE 0x0040
#define IMAGE_4_PORT_MAC_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_PORT_MAC_SIZE     8
#define RDD_IMAGE_4_PORT_MAC_LOG2_SIZE     3
#define IMAGE_4_MCAST_PROCESSING_TASKS_REPLY_ADDRESS 0x16c0
#define IMAGE_4_MCAST_PROCESSING_TASKS_REPLY_BYTE_SIZE 0x0040
#define IMAGE_4_MCAST_PROCESSING_TASKS_REPLY_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_MCAST_PROCESSING_TASKS_REPLY_SIZE     8
#define RDD_IMAGE_4_MCAST_PROCESSING_TASKS_REPLY_LOG2_SIZE     3
#define IMAGE_4_DSCP_TO_PBITS_MAP_TABLE_ADDRESS 0x1700
#define IMAGE_4_DSCP_TO_PBITS_MAP_TABLE_BYTE_SIZE 0x0100
#define IMAGE_4_DSCP_TO_PBITS_MAP_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_4_DSCP_TO_PBITS_MAP_TABLE_SIZE     4
#define RDD_IMAGE_4_DSCP_TO_PBITS_MAP_TABLE_LOG2_SIZE     2
#define RDD_IMAGE_4_DSCP_TO_PBITS_MAP_TABLE_SIZE2    64
#define RDD_IMAGE_4_DSCP_TO_PBITS_MAP_TABLE_LOG2_SIZE2    6
#define IMAGE_4_TC_TO_QUEUE_TABLE_ADDRESS 0x1800
#define IMAGE_4_TC_TO_QUEUE_TABLE_BYTE_SIZE 0x0208
#define IMAGE_4_TC_TO_QUEUE_TABLE_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_4_TC_TO_QUEUE_TABLE_SIZE     65
#define RDD_IMAGE_4_TC_TO_QUEUE_TABLE_LOG2_SIZE     7
#define IMAGE_4_RX_FLOW_CONTEXT_DDR_ADDR_ADDRESS 0x1a08
#define IMAGE_4_RX_FLOW_CONTEXT_DDR_ADDR_BYTE_SIZE 0x0008
#define IMAGE_4_RX_FLOW_CONTEXT_DDR_ADDR_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_4_RX_FLOW_CONTEXT_DDR_ADDR_SIZE     1
#define IMAGE_4_VPORT_TO_DSCP_TO_PBITS_TABLE_ADDRESS 0x1a10
#define IMAGE_4_VPORT_TO_DSCP_TO_PBITS_TABLE_BYTE_SIZE 0x0010
#define IMAGE_4_VPORT_TO_DSCP_TO_PBITS_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_VPORT_TO_DSCP_TO_PBITS_TABLE_SIZE     16
#define RDD_IMAGE_4_VPORT_TO_DSCP_TO_PBITS_TABLE_LOG2_SIZE     4
#define IMAGE_4_CODEL_ENABLE_TABLE_ADDRESS 0x1a20
#define IMAGE_4_CODEL_ENABLE_TABLE_BYTE_SIZE 0x0020
#define IMAGE_4_CODEL_ENABLE_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_4_CODEL_ENABLE_TABLE_SIZE     8
#define RDD_IMAGE_4_CODEL_ENABLE_TABLE_LOG2_SIZE     3
#define IMAGE_4_MCAST_PROCESSING_TASKS_LOCK_ADDRESS 0x1a40
#define IMAGE_4_MCAST_PROCESSING_TASKS_LOCK_BYTE_SIZE 0x0040
#define IMAGE_4_MCAST_PROCESSING_TASKS_LOCK_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_MCAST_PROCESSING_TASKS_LOCK_SIZE     8
#define RDD_IMAGE_4_MCAST_PROCESSING_TASKS_LOCK_LOG2_SIZE     3
#define IMAGE_4_MCAST_BBH_OVERRUN_TASKS_LIMIT_ADDRESS 0x1a80
#define IMAGE_4_MCAST_BBH_OVERRUN_TASKS_LIMIT_BYTE_SIZE 0x0040
#define IMAGE_4_MCAST_BBH_OVERRUN_TASKS_LIMIT_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_MCAST_BBH_OVERRUN_TASKS_LIMIT_SIZE     8
#define RDD_IMAGE_4_MCAST_BBH_OVERRUN_TASKS_LIMIT_LOG2_SIZE     3
#define IMAGE_4_GLOBAL_DSCP_TO_PBITS_TABLE_ADDRESS 0x1ac0
#define IMAGE_4_GLOBAL_DSCP_TO_PBITS_TABLE_BYTE_SIZE 0x0040
#define IMAGE_4_GLOBAL_DSCP_TO_PBITS_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_GLOBAL_DSCP_TO_PBITS_TABLE_SIZE     1
#define RDD_IMAGE_4_GLOBAL_DSCP_TO_PBITS_TABLE_SIZE2    64
#define RDD_IMAGE_4_GLOBAL_DSCP_TO_PBITS_TABLE_LOG2_SIZE2    6
#define IMAGE_4_TX_FLOW_TABLE_ADDRESS 0x1b00
#define IMAGE_4_TX_FLOW_TABLE_BYTE_SIZE 0x00c0
#define IMAGE_4_TX_FLOW_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_4_TX_FLOW_TABLE_SIZE     192
#define RDD_IMAGE_4_TX_FLOW_TABLE_LOG2_SIZE     8
#define IMAGE_4_TUNNEL_DST_IP_LKP_TABLE_ADDRESS 0x1bc0
#define IMAGE_4_TUNNEL_DST_IP_LKP_TABLE_BYTE_SIZE 0x0040
#define IMAGE_4_TUNNEL_DST_IP_LKP_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_TUNNEL_DST_IP_LKP_TABLE_SIZE     16
#define RDD_IMAGE_4_TUNNEL_DST_IP_LKP_TABLE_LOG2_SIZE     4
#define IMAGE_4_PBIT_TO_QUEUE_TABLE_ADDRESS 0x1c00
#define IMAGE_4_PBIT_TO_QUEUE_TABLE_BYTE_SIZE 0x0208
#define IMAGE_4_PBIT_TO_QUEUE_TABLE_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_4_PBIT_TO_QUEUE_TABLE_SIZE     65
#define RDD_IMAGE_4_PBIT_TO_QUEUE_TABLE_LOG2_SIZE     7
#define IMAGE_4_MCAST_FPM_TOKENS_READ_FLAG_ADDRESS 0x1e08
#define IMAGE_4_MCAST_FPM_TOKENS_READ_FLAG_BYTE_SIZE 0x0008
#define IMAGE_4_MCAST_FPM_TOKENS_READ_FLAG_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_4_MCAST_FPM_TOKENS_READ_FLAG_SIZE     1
#define IMAGE_4_FPM_POOL_NUMBER_MAPPING_TABLE_ADDRESS 0x1e10
#define IMAGE_4_FPM_POOL_NUMBER_MAPPING_TABLE_BYTE_SIZE 0x0010
#define IMAGE_4_FPM_POOL_NUMBER_MAPPING_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_FPM_POOL_NUMBER_MAPPING_TABLE_SIZE     16
#define RDD_IMAGE_4_FPM_POOL_NUMBER_MAPPING_TABLE_LOG2_SIZE     4
#define IMAGE_4_RUNNER_GLOBAL_REGISTERS_INIT_ADDRESS 0x1e20
#define IMAGE_4_RUNNER_GLOBAL_REGISTERS_INIT_BYTE_SIZE 0x0020
#define IMAGE_4_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_4_RUNNER_GLOBAL_REGISTERS_INIT_SIZE     8
#define RDD_IMAGE_4_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_SIZE     3
#define IMAGE_4_QUEUE_THRESHOLD_VECTOR_ADDRESS 0x1e40
#define IMAGE_4_QUEUE_THRESHOLD_VECTOR_BYTE_SIZE 0x0024
#define IMAGE_4_QUEUE_THRESHOLD_VECTOR_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_QUEUE_THRESHOLD_VECTOR_SIZE     9
#define RDD_IMAGE_4_QUEUE_THRESHOLD_VECTOR_LOG2_SIZE     4
#define IMAGE_4_CODEL_NUM_QUEUES_ADDRESS 0x1e64
#define IMAGE_4_CODEL_NUM_QUEUES_BYTE_SIZE 0x0002
#define IMAGE_4_CODEL_NUM_QUEUES_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_CODEL_NUM_QUEUES_SIZE     1
#define IMAGE_4_MCAST_BBH_OVERRUN_MAX_TASKS_LIMIT_ADDRESS 0x1e66
#define IMAGE_4_MCAST_BBH_OVERRUN_MAX_TASKS_LIMIT_BYTE_SIZE 0x0002
#define IMAGE_4_MCAST_BBH_OVERRUN_MAX_TASKS_LIMIT_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_MCAST_BBH_OVERRUN_MAX_TASKS_LIMIT_SIZE     1
#define IMAGE_4_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_ADDRESS 0x1e68
#define IMAGE_4_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_BYTE_SIZE 0x0008
#define IMAGE_4_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_4_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_SIZE     1
#define IMAGE_4_LOOPBACK_QUEUE_TABLE_ADDRESS 0x1e70
#define IMAGE_4_LOOPBACK_QUEUE_TABLE_BYTE_SIZE 0x0010
#define IMAGE_4_LOOPBACK_QUEUE_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_LOOPBACK_QUEUE_TABLE_SIZE     16
#define RDD_IMAGE_4_LOOPBACK_QUEUE_TABLE_LOG2_SIZE     4
#define IMAGE_4_VPORT_CFG_EX_TABLE_ADDRESS 0x1e80
#define IMAGE_4_VPORT_CFG_EX_TABLE_BYTE_SIZE 0x0040
#define IMAGE_4_VPORT_CFG_EX_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_VPORT_CFG_EX_TABLE_SIZE     16
#define RDD_IMAGE_4_VPORT_CFG_EX_TABLE_LOG2_SIZE     4
#define IMAGE_4_VLAN_ACTION_GPE_HANDLER_PTR_TABLE_ADDRESS 0x1ec0
#define IMAGE_4_VLAN_ACTION_GPE_HANDLER_PTR_TABLE_BYTE_SIZE 0x0022
#define IMAGE_4_VLAN_ACTION_GPE_HANDLER_PTR_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_VLAN_ACTION_GPE_HANDLER_PTR_TABLE_SIZE     17
#define RDD_IMAGE_4_VLAN_ACTION_GPE_HANDLER_PTR_TABLE_LOG2_SIZE     5
#define IMAGE_4_MCAST_BBH_OVERRUN_MIN_TASKS_LIMIT_ADDRESS 0x1ee2
#define IMAGE_4_MCAST_BBH_OVERRUN_MIN_TASKS_LIMIT_BYTE_SIZE 0x0002
#define IMAGE_4_MCAST_BBH_OVERRUN_MIN_TASKS_LIMIT_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_MCAST_BBH_OVERRUN_MIN_TASKS_LIMIT_SIZE     1
#define IMAGE_4_TASK_IDX_ADDRESS 0x1ee4
#define IMAGE_4_TASK_IDX_BYTE_SIZE 0x0004
#define IMAGE_4_TASK_IDX_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_4_TASK_IDX_SIZE     1
#define IMAGE_4_NULL_BUFFER_ADDRESS 0x1ee8
#define IMAGE_4_NULL_BUFFER_BYTE_SIZE 0x0008
#define IMAGE_4_NULL_BUFFER_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_4_NULL_BUFFER_SIZE     1
#define IMAGE_4_BRIDGE_CFG_TABLE_ADDRESS 0x1ef0
#define IMAGE_4_BRIDGE_CFG_TABLE_BYTE_SIZE 0x0010
#define IMAGE_4_BRIDGE_CFG_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_BRIDGE_CFG_TABLE_SIZE     2
#define RDD_IMAGE_4_BRIDGE_CFG_TABLE_LOG2_SIZE     1
#define IMAGE_4_POLICER_PARAMS_TABLE_ADDRESS 0x1f00
#define IMAGE_4_POLICER_PARAMS_TABLE_BYTE_SIZE 0x00a0
#define IMAGE_4_POLICER_PARAMS_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_4_POLICER_PARAMS_TABLE_SIZE     80
#define RDD_IMAGE_4_POLICER_PARAMS_TABLE_LOG2_SIZE     7
#define IMAGE_4_FLOODING_HEADER_FPM_POOL_NUMBER_MAPPING_TABLE_ADDRESS 0x1fa0
#define IMAGE_4_FLOODING_HEADER_FPM_POOL_NUMBER_MAPPING_TABLE_BYTE_SIZE 0x0020
#define IMAGE_4_FLOODING_HEADER_FPM_POOL_NUMBER_MAPPING_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_4_FLOODING_HEADER_FPM_POOL_NUMBER_MAPPING_TABLE_SIZE     32
#define RDD_IMAGE_4_FLOODING_HEADER_FPM_POOL_NUMBER_MAPPING_TABLE_LOG2_SIZE     5
#define IMAGE_4_TUNNEL_TABLE_ADDRESS 0x1fc0
#define IMAGE_4_TUNNEL_TABLE_BYTE_SIZE 0x0020
#define IMAGE_4_TUNNEL_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_4_TUNNEL_TABLE_SIZE     2
#define RDD_IMAGE_4_TUNNEL_TABLE_LOG2_SIZE     1
#define IMAGE_4_VPORT_TO_LOOKUP_PORT_MAPPING_TABLE_ADDRESS 0x1fe0
#define IMAGE_4_VPORT_TO_LOOKUP_PORT_MAPPING_TABLE_BYTE_SIZE 0x0020
#define IMAGE_4_VPORT_TO_LOOKUP_PORT_MAPPING_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_4_VPORT_TO_LOOKUP_PORT_MAPPING_TABLE_SIZE     32
#define RDD_IMAGE_4_VPORT_TO_LOOKUP_PORT_MAPPING_TABLE_LOG2_SIZE     5
#define IMAGE_4_RUNNER_PROFILING_TRACE_BUFFER_ADDRESS 0x2000
#define IMAGE_4_RUNNER_PROFILING_TRACE_BUFFER_BYTE_SIZE 0x0200
#define IMAGE_4_RUNNER_PROFILING_TRACE_BUFFER_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_4_RUNNER_PROFILING_TRACE_BUFFER_SIZE     128
#define RDD_IMAGE_4_RUNNER_PROFILING_TRACE_BUFFER_LOG2_SIZE     7
#define IMAGE_4_DBG_DUMP_TABLE_ADDRESS 0x2200
#define IMAGE_4_DBG_DUMP_TABLE_BYTE_SIZE 0x0200
#define IMAGE_4_DBG_DUMP_TABLE_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_4_DBG_DUMP_TABLE_SIZE     128
#define RDD_IMAGE_4_DBG_DUMP_TABLE_LOG2_SIZE     7
#define IMAGE_4_EMAC_FLOW_CTRL_ADDRESS 0x2400
#define IMAGE_4_EMAC_FLOW_CTRL_BYTE_SIZE 0x0080
#define IMAGE_4_EMAC_FLOW_CTRL_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_4_EMAC_FLOW_CTRL_SIZE     8
#define RDD_IMAGE_4_EMAC_FLOW_CTRL_LOG2_SIZE     3
#define IMAGE_4_NATC_COUNTERS_GENERIC_CONTEXT_ADDRESS 0x2480
#define IMAGE_4_NATC_COUNTERS_GENERIC_CONTEXT_BYTE_SIZE 0x0080
#define IMAGE_4_NATC_COUNTERS_GENERIC_CONTEXT_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_4_NATC_COUNTERS_GENERIC_CONTEXT_SIZE     128
#define RDD_IMAGE_4_NATC_COUNTERS_GENERIC_CONTEXT_LOG2_SIZE     7
#define IMAGE_4_INGRESS_FILTER_PROFILE_TABLE_ADDRESS 0x2500
#define IMAGE_4_INGRESS_FILTER_PROFILE_TABLE_BYTE_SIZE 0x0080
#define IMAGE_4_INGRESS_FILTER_PROFILE_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_4_INGRESS_FILTER_PROFILE_TABLE_SIZE     16
#define RDD_IMAGE_4_INGRESS_FILTER_PROFILE_TABLE_LOG2_SIZE     4
#define IMAGE_4_REGISTERS_BUFFER_ADDRESS 0x2580
#define IMAGE_4_REGISTERS_BUFFER_BYTE_SIZE 0x0080
#define IMAGE_4_REGISTERS_BUFFER_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_4_REGISTERS_BUFFER_SIZE     32
#define RDD_IMAGE_4_REGISTERS_BUFFER_LOG2_SIZE     5
#define IMAGE_4_NATC_TBL_CFG_ADDRESS 0x2600
#define IMAGE_4_NATC_TBL_CFG_BYTE_SIZE 0x0048
#define IMAGE_4_NATC_TBL_CFG_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_4_NATC_TBL_CFG_SIZE     3
#define RDD_IMAGE_4_NATC_TBL_CFG_LOG2_SIZE     2
#define IMAGE_4_SYSTEM_CONFIGURATION_ADDRESS 0x2648
#define IMAGE_4_SYSTEM_CONFIGURATION_BYTE_SIZE 0x0005
#define IMAGE_4_SYSTEM_CONFIGURATION_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_4_SYSTEM_CONFIGURATION_SIZE     1
#define IMAGE_4_GLOBAL_PBIT_TO_DSCP_ENABLE_ADDRESS 0x264d
#define IMAGE_4_GLOBAL_PBIT_TO_DSCP_ENABLE_BYTE_SIZE 0x0001
#define IMAGE_4_GLOBAL_PBIT_TO_DSCP_ENABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_GLOBAL_PBIT_TO_DSCP_ENABLE_SIZE     1
#define IMAGE_4_LOOPBACK_WAN_FLOW_TABLE_ADDRESS 0x264e
#define IMAGE_4_LOOPBACK_WAN_FLOW_TABLE_BYTE_SIZE 0x0001
#define IMAGE_4_LOOPBACK_WAN_FLOW_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_LOOPBACK_WAN_FLOW_TABLE_SIZE     1
#define IMAGE_4_FORCE_DSCP_ADDRESS 0x264f
#define IMAGE_4_FORCE_DSCP_BYTE_SIZE 0x0001
#define IMAGE_4_FORCE_DSCP_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_FORCE_DSCP_SIZE     1
#define IMAGE_4_INGRESS_FILTER_L2_REASON_TABLE_ADDRESS 0x2650
#define IMAGE_4_INGRESS_FILTER_L2_REASON_TABLE_BYTE_SIZE 0x0010
#define IMAGE_4_INGRESS_FILTER_L2_REASON_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_INGRESS_FILTER_L2_REASON_TABLE_SIZE     16
#define RDD_IMAGE_4_INGRESS_FILTER_L2_REASON_TABLE_LOG2_SIZE     4
#define IMAGE_4_TCAM_IC_CFG_TABLE_ADDRESS 0x2660
#define IMAGE_4_TCAM_IC_CFG_TABLE_BYTE_SIZE 0x0080
#define IMAGE_4_TCAM_IC_CFG_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_4_TCAM_IC_CFG_TABLE_SIZE     8
#define RDD_IMAGE_4_TCAM_IC_CFG_TABLE_LOG2_SIZE     3
#define IMAGE_4_VPORT_PBIT_TO_DISCARD_PRIO_VECTOR_ADDRESS 0x26e0
#define IMAGE_4_VPORT_PBIT_TO_DISCARD_PRIO_VECTOR_BYTE_SIZE 0x0010
#define IMAGE_4_VPORT_PBIT_TO_DISCARD_PRIO_VECTOR_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_VPORT_PBIT_TO_DISCARD_PRIO_VECTOR_SIZE     16
#define RDD_IMAGE_4_VPORT_PBIT_TO_DISCARD_PRIO_VECTOR_LOG2_SIZE     4
#define IMAGE_4_IPTV_CONFIGURATION_TABLE_ADDRESS 0x26f0
#define IMAGE_4_IPTV_CONFIGURATION_TABLE_BYTE_SIZE 0x000c
#define IMAGE_4_IPTV_CONFIGURATION_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_IPTV_CONFIGURATION_TABLE_SIZE     1
#define IMAGE_4_CORE_ID_TABLE_ADDRESS 0x26fc
#define IMAGE_4_CORE_ID_TABLE_BYTE_SIZE 0x0001
#define IMAGE_4_CORE_ID_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_CORE_ID_TABLE_SIZE     1
#define IMAGE_4_IC_MCAST_ENABLE_ADDRESS 0x26fd
#define IMAGE_4_IC_MCAST_ENABLE_BYTE_SIZE 0x0001
#define IMAGE_4_IC_MCAST_ENABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_IC_MCAST_ENABLE_SIZE     1
#define IMAGE_4_RX_MIRRORING_CONFIGURATION_ADDRESS 0x26fe
#define IMAGE_4_RX_MIRRORING_CONFIGURATION_BYTE_SIZE 0x0002
#define IMAGE_4_RX_MIRRORING_CONFIGURATION_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_RX_MIRRORING_CONFIGURATION_SIZE     1
#define IMAGE_4_DEFAULT_VLAN_VID_TO_TX_VLAN_CNTR_TABLE_ADDRESS 0x2700
#define IMAGE_4_DEFAULT_VLAN_VID_TO_TX_VLAN_CNTR_TABLE_BYTE_SIZE 0x0020
#define IMAGE_4_DEFAULT_VLAN_VID_TO_TX_VLAN_CNTR_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_4_DEFAULT_VLAN_VID_TO_TX_VLAN_CNTR_TABLE_SIZE     16
#define RDD_IMAGE_4_DEFAULT_VLAN_VID_TO_TX_VLAN_CNTR_TABLE_LOG2_SIZE     4
#define IMAGE_4_DEBUG_SCRATCHPAD_ADDRESS 0x2720
#define IMAGE_4_DEBUG_SCRATCHPAD_BYTE_SIZE 0x0030
#define IMAGE_4_DEBUG_SCRATCHPAD_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_DEBUG_SCRATCHPAD_SIZE     12
#define RDD_IMAGE_4_DEBUG_SCRATCHPAD_LOG2_SIZE     4
#define IMAGE_4_GLOBAL_PBIT_TO_DSCP_TABLE_ADDRESS 0x2750
#define IMAGE_4_GLOBAL_PBIT_TO_DSCP_TABLE_BYTE_SIZE 0x0009
#define IMAGE_4_GLOBAL_PBIT_TO_DSCP_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_GLOBAL_PBIT_TO_DSCP_TABLE_SIZE     1
#define IMAGE_4_SRAM_DUMMY_STORE_ADDRESS 0x2759
#define IMAGE_4_SRAM_DUMMY_STORE_BYTE_SIZE 0x0001
#define IMAGE_4_SRAM_DUMMY_STORE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_SRAM_DUMMY_STORE_SIZE     1
#define IMAGE_4_RATE_LIMIT_OVERHEAD_ADDRESS 0x275a
#define IMAGE_4_RATE_LIMIT_OVERHEAD_BYTE_SIZE 0x0001
#define IMAGE_4_RATE_LIMIT_OVERHEAD_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_RATE_LIMIT_OVERHEAD_SIZE     1
#define IMAGE_4_INGRESS_QOS_DONT_DROP_RATIO_ADDRESS 0x275b
#define IMAGE_4_INGRESS_QOS_DONT_DROP_RATIO_BYTE_SIZE 0x0001
#define IMAGE_4_INGRESS_QOS_DONT_DROP_RATIO_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_INGRESS_QOS_DONT_DROP_RATIO_SIZE     1
#define IMAGE_4_INGRESS_QOS_WAN_UNTAGGED_PRIORITY_ADDRESS 0x275c
#define IMAGE_4_INGRESS_QOS_WAN_UNTAGGED_PRIORITY_BYTE_SIZE 0x0001
#define IMAGE_4_INGRESS_QOS_WAN_UNTAGGED_PRIORITY_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_INGRESS_QOS_WAN_UNTAGGED_PRIORITY_SIZE     1
#define IMAGE_4_CPU_REDIRECT_MODE_ADDRESS 0x275d
#define IMAGE_4_CPU_REDIRECT_MODE_BYTE_SIZE 0x0001
#define IMAGE_4_CPU_REDIRECT_MODE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_CPU_REDIRECT_MODE_SIZE     1
#define IMAGE_4_DEBUG_PRINT_CORE_LOCK_ADDRESS 0x275e
#define IMAGE_4_DEBUG_PRINT_CORE_LOCK_BYTE_SIZE 0x0001
#define IMAGE_4_DEBUG_PRINT_CORE_LOCK_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_DEBUG_PRINT_CORE_LOCK_SIZE     1
#define IMAGE_4_IPTV_CLASSIFICATION_CFG_TABLE_ADDRESS 0x275f
#define IMAGE_4_IPTV_CLASSIFICATION_CFG_TABLE_BYTE_SIZE 0x0001
#define IMAGE_4_IPTV_CLASSIFICATION_CFG_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_IPTV_CLASSIFICATION_CFG_TABLE_SIZE     1
#define IMAGE_4_FPM_GLOBAL_CFG_ADDRESS 0x2760
#define IMAGE_4_FPM_GLOBAL_CFG_BYTE_SIZE 0x0010
#define IMAGE_4_FPM_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_FPM_GLOBAL_CFG_SIZE     1
#define IMAGE_4_CPU_FEED_RING_DESCRIPTOR_TABLE_ADDRESS 0x2770
#define IMAGE_4_CPU_FEED_RING_DESCRIPTOR_TABLE_BYTE_SIZE 0x0010
#define IMAGE_4_CPU_FEED_RING_DESCRIPTOR_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_CPU_FEED_RING_DESCRIPTOR_TABLE_SIZE     1
#define IMAGE_4_DEFAULT_VLAN_VID_TABLE_ADDRESS 0x2780
#define IMAGE_4_DEFAULT_VLAN_VID_TABLE_BYTE_SIZE 0x0020
#define IMAGE_4_DEFAULT_VLAN_VID_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_4_DEFAULT_VLAN_VID_TABLE_SIZE     16
#define RDD_IMAGE_4_DEFAULT_VLAN_VID_TABLE_LOG2_SIZE     4
#define IMAGE_4_DEBUG_PRINT_TABLE_ADDRESS 0x27a0
#define IMAGE_4_DEBUG_PRINT_TABLE_BYTE_SIZE 0x0010
#define IMAGE_4_DEBUG_PRINT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_DEBUG_PRINT_TABLE_SIZE     1
#define IMAGE_4_INGRESS_PACKET_BASED_MAPPING_ADDRESS 0x27b0
#define IMAGE_4_INGRESS_PACKET_BASED_MAPPING_BYTE_SIZE 0x0004
#define IMAGE_4_INGRESS_PACKET_BASED_MAPPING_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_4_INGRESS_PACKET_BASED_MAPPING_SIZE     1
#define IMAGE_4_INGRESS_FILTER_1588_CFG_ADDRESS 0x27b4
#define IMAGE_4_INGRESS_FILTER_1588_CFG_BYTE_SIZE 0x0001
#define IMAGE_4_INGRESS_FILTER_1588_CFG_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_INGRESS_FILTER_1588_CFG_SIZE     1
#define IMAGE_4_RX_MIRRORING_DIRECT_ENABLE_ADDRESS 0x27b5
#define IMAGE_4_RX_MIRRORING_DIRECT_ENABLE_BYTE_SIZE 0x0001
#define IMAGE_4_RX_MIRRORING_DIRECT_ENABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_RX_MIRRORING_DIRECT_ENABLE_SIZE     1
#define IMAGE_4_TUNNELS_PARSING_CFG_ADDRESS 0x27b8
#define IMAGE_4_TUNNELS_PARSING_CFG_BYTE_SIZE 0x0008
#define IMAGE_4_TUNNELS_PARSING_CFG_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_4_TUNNELS_PARSING_CFG_SIZE     1
#define IMAGE_4_BITS_CALC_MASKS_TABLE_ADDRESS 0x27c0
#define IMAGE_4_BITS_CALC_MASKS_TABLE_BYTE_SIZE 0x0010
#define IMAGE_4_BITS_CALC_MASKS_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_BITS_CALC_MASKS_TABLE_SIZE     4
#define RDD_IMAGE_4_BITS_CALC_MASKS_TABLE_LOG2_SIZE     2
#define IMAGE_4_IPTV_CFG_TABLE_ADDRESS 0x27d0
#define IMAGE_4_IPTV_CFG_TABLE_BYTE_SIZE 0x0008
#define IMAGE_4_IPTV_CFG_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_4_IPTV_CFG_TABLE_SIZE     1
#define IMAGE_4_IPTV_DDR_CTX_TABLE_ADDRESS_ADDRESS 0x27d8
#define IMAGE_4_IPTV_DDR_CTX_TABLE_ADDRESS_BYTE_SIZE 0x0008
#define IMAGE_4_IPTV_DDR_CTX_TABLE_ADDRESS_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_4_IPTV_DDR_CTX_TABLE_ADDRESS_SIZE     1
#define IMAGE_4_TUNNEL_HEADER_PSRAM_BUFFER_ADDRESS 0x27e0
#define IMAGE_4_TUNNEL_HEADER_PSRAM_BUFFER_BYTE_SIZE 0x0004
#define IMAGE_4_TUNNEL_HEADER_PSRAM_BUFFER_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_4_TUNNEL_HEADER_PSRAM_BUFFER_SIZE     1
#define IMAGE_4_NAT_CACHE_CFG_ADDRESS 0x27e8
#define IMAGE_4_NAT_CACHE_CFG_BYTE_SIZE 0x0007
#define IMAGE_4_NAT_CACHE_CFG_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_4_NAT_CACHE_CFG_SIZE     1
#define IMAGE_4_INGRESS_FILTER_CFG_ADDRESS 0x27f0
#define IMAGE_4_INGRESS_FILTER_CFG_BYTE_SIZE 0x0002
#define IMAGE_4_INGRESS_FILTER_CFG_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_INGRESS_FILTER_CFG_SIZE     1
#define IMAGE_4_MULTICAST_KEY_MASK_ADDRESS 0x2800
#define IMAGE_4_MULTICAST_KEY_MASK_BYTE_SIZE 0x0004
#define IMAGE_4_MULTICAST_KEY_MASK_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_4_MULTICAST_KEY_MASK_SIZE     1
#endif
#endif /* _RDD_RUNNER_DEFS_AUTO_H_ */
