{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695388429698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695388429699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 10:13:49 2023 " "Processing started: Fri Sep 22 10:13:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695388429699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695388429699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fourbitadder -c fourbitadder " "Command: quartus_map --read_settings_files=on --write_settings_files=off fourbitadder -c fourbitadder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695388429699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1695388430237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hdl/fourbits-adder/src/meu_fourbits_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /hdl/fourbits-adder/src/meu_fourbits_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 meu_fourbits_adder " "Found entity 1: meu_fourbits_adder" {  } { { "../src/meu_fourbits_adder.v" "" { Text "C:/hdl/fourbits-adder/src/meu_fourbits_adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695388430306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695388430306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hdl/fourbits-adder/src/halfadd.v 1 1 " "Found 1 design units, including 1 entities, in source file /hdl/fourbits-adder/src/halfadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 halfadd " "Found entity 1: halfadd" {  } { { "../src/halfadd.v" "" { Text "C:/hdl/fourbits-adder/src/halfadd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695388430311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695388430311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hdl/fourbits-adder/src/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /hdl/fourbits-adder/src/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../src/fulladder.v" "" { Text "C:/hdl/fourbits-adder/src/fulladder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695388430314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695388430314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sum halfadd.v(14) " "Verilog HDL Implicit Net warning at halfadd.v(14): created implicit net for \"sum\"" {  } { { "../src/halfadd.v" "" { Text "C:/hdl/fourbits-adder/src/halfadd.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695388430315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry halfadd.v(15) " "Verilog HDL Implicit Net warning at halfadd.v(15): created implicit net for \"carry\"" {  } { { "../src/halfadd.v" "" { Text "C:/hdl/fourbits-adder/src/halfadd.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695388430315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fulladder " "Elaborating entity \"fulladder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1695388430359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadd halfadd:U1 " "Elaborating entity \"halfadd\" for hierarchy \"halfadd:U1\"" {  } { { "../src/fulladder.v" "U1" { Text "C:/hdl/fourbits-adder/src/fulladder.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695388430363 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum halfadd.v(14) " "Verilog HDL or VHDL warning at halfadd.v(14): object \"sum\" assigned a value but never read" {  } { { "../src/halfadd.v" "" { Text "C:/hdl/fourbits-adder/src/halfadd.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695388430363 "|meu_fourbits_adder|fulladder:U00|halfadd:U1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry halfadd.v(15) " "Verilog HDL or VHDL warning at halfadd.v(15): object \"carry\" assigned a value but never read" {  } { { "../src/halfadd.v" "" { Text "C:/hdl/fourbits-adder/src/halfadd.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695388430363 "|meu_fourbits_adder|fulladder:U00|halfadd:U1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sum_o halfadd.v(10) " "Output port \"sum_o\" at halfadd.v(10) has no driver" {  } { { "../src/halfadd.v" "" { Text "C:/hdl/fourbits-adder/src/halfadd.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1695388430363 "|meu_fourbits_adder|fulladder:U00|halfadd:U1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry_o halfadd.v(10) " "Output port \"carry_o\" at halfadd.v(10) has no driver" {  } { { "../src/halfadd.v" "" { Text "C:/hdl/fourbits-adder/src/halfadd.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1695388430363 "|meu_fourbits_adder|fulladder:U00|halfadd:U1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sum_o GND " "Pin \"sum_o\" is stuck at GND" {  } { { "../src/fulladder.v" "" { Text "C:/hdl/fourbits-adder/src/fulladder.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695388430776 "|fulladder|sum_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "carry_o GND " "Pin \"carry_o\" is stuck at GND" {  } { { "../src/fulladder.v" "" { Text "C:/hdl/fourbits-adder/src/fulladder.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695388430776 "|fulladder|carry_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1695388430776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1695388430922 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695388430922 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_i " "No output dependent on input pin \"a_i\"" {  } { { "../src/fulladder.v" "" { Text "C:/hdl/fourbits-adder/src/fulladder.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695388430956 "|fulladder|a_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_i " "No output dependent on input pin \"b_i\"" {  } { { "../src/fulladder.v" "" { Text "C:/hdl/fourbits-adder/src/fulladder.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695388430956 "|fulladder|b_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "carry_i " "No output dependent on input pin \"carry_i\"" {  } { { "../src/fulladder.v" "" { Text "C:/hdl/fourbits-adder/src/fulladder.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695388430956 "|fulladder|carry_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1695388430956 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1695388430957 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1695388430957 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1695388430957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695388431000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 22 10:13:50 2023 " "Processing ended: Fri Sep 22 10:13:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695388431000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695388431000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695388431000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695388431000 ""}
