$date
	Sat Oct 22 23:34:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#85801
b101 !
1"
#85802
b101 &
b101 %
1$
#85803
0"
#85806
b10000 &
b10000 %
#85810
b1000 &
b1000 %
#85814
b100 &
b100 %
#85818
b10 &
b10 %
#85822
b1 &
1#
b1 %
#85826
b0 &
b0 %
0#
0$
#1024392
b10101 !
1"
#1024394
b10101 &
b10101 %
1$
#1024395
0"
#1024398
b1000000 &
b1000000 %
#1024402
b100000 &
b100000 %
#1024406
b10000 &
b10000 %
#1024410
b1000 &
b1000 %
#1024414
b100 &
b100 %
#1024418
b10 &
b10 %
#1024422
b1 &
1#
b1 %
#1024426
b0 &
b0 %
0#
0$
#2069862
b1101 &
b1101 %
1$
b1101 !
1"
#2069863
0"
#2069866
b101000 &
b101000 %
#2069870
b10100 &
b10100 %
#2069874
b1010 &
b1010 %
#2069878
b101 &
b101 %
#2069882
b10000 &
b10000 %
#2069886
b1000 &
b1000 %
#2069890
b100 &
b100 %
#2069894
b10 &
b10 %
#2069898
b1 &
b1 %
1#
#2069902
b0 &
0#
b0 %
0$
#4500012
