// Seed: 832875287
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_2 = id_5;
  wire id_12 = id_4;
  wire id_13;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    output wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input logic id_6,
    output wand id_7,
    input tri1 id_8,
    input tri id_9,
    input wand id_10,
    input supply1 id_11,
    input wand id_12,
    input wire id_13
);
  initial id_0 <= id_6;
  wire id_15;
  xor primCall (id_5, id_8, id_15, id_11, id_12, id_3, id_13, id_6, id_1, id_9, id_10);
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
