Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb 12 19:17:36 2026
| Host         : HP-Laptop-14s-er0xx running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fetch_timing_summary_routed.rpt -pb fetch_timing_summary_routed.pb -rpx fetch_timing_summary_routed.rpx -warn_on_violation
| Design       : fetch
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1566)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11232)
5. checking no_input_delay (70)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1566)
---------------------------
 There are 1534 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cntlr_rd (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11232)
----------------------------------------------------
 There are 11232 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (70)
-------------------------------
 There are 70 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                11265          inf        0.000                      0                11265           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         11265 Endpoints
Min Delay         11265 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_1/pc_uut/pc_reg[4]_rep__3/C
                            (rising edge-triggered cell FDCE)
  Destination:            sram/rd_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.065ns  (logic 1.215ns (10.980%)  route 9.850ns (89.020%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF7=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE                         0.000     0.000 r  uut_1/pc_uut/pc_reg[4]_rep__3/C
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut_1/pc_uut/pc_reg[4]_rep__3/Q
                         net (fo=120, routed)         5.281     5.737    sram/mem_reg_0_63_12_14/ADDRA4
    SLICE_X10Y61         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124     5.861 r  sram/mem_reg_0_63_12_14/RAMA/O
                         net (fo=1, routed)           1.098     6.959    sram/mem_reg_0_63_12_14_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.083 r  sram/rd_data_reg[12]_i_12/O
                         net (fo=1, routed)           0.000     7.083    sram/rd_data_reg[12]_i_12_n_0
    SLICE_X9Y62          MUXF7 (Prop_muxf7_I0_O)      0.212     7.295 r  sram/rd_data_reg[12]_i_5/O
                         net (fo=1, routed)           1.041     8.336    sram/rd_data_reg[12]_i_5_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.299     8.635 r  sram/rd_data_reg[12]_i_1/O
                         net (fo=1, routed)           2.430    11.065    sram/rd_data0[12]
    SLICE_X3Y111         LDCE                                         r  sram/rd_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_1/pc_uut/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sram/rd_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.620ns  (logic 1.116ns (10.509%)  route 9.504ns (89.491%))
  Logic Levels:           4  (FDCE=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE                         0.000     0.000 r  uut_1/pc_uut/pc_reg[6]/C
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut_1/pc_uut/pc_reg[6]/Q
                         net (fo=131, routed)         5.953     6.409    sram/rd_data_reg[15]_i_2_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.533 r  sram/rd_data_reg[13]_i_6/O
                         net (fo=1, routed)           0.000     6.533    sram/rd_data_reg[13]_i_6_n_0
    SLICE_X3Y57          MUXF7 (Prop_muxf7_I0_O)      0.238     6.771 r  sram/rd_data_reg[13]_i_2/O
                         net (fo=1, routed)           1.004     7.775    sram/rd_data_reg[13]_i_2_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.298     8.073 r  sram/rd_data_reg[13]_i_1/O
                         net (fo=1, routed)           2.547    10.620    sram/rd_data0[13]
    SLICE_X3Y111         LDCE                                         r  sram/rd_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_1/pc_uut/pc_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            sram/rd_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.456ns  (logic 1.240ns (11.860%)  route 9.216ns (88.140%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF7=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE                         0.000     0.000 r  uut_1/pc_uut/pc_reg[2]_rep__1/C
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut_1/pc_uut/pc_reg[2]_rep__1/Q
                         net (fo=120, routed)         4.650     5.106    sram/mem_reg_1152_1215_12_14/ADDRC2
    SLICE_X8Y58          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     5.230 r  sram/mem_reg_1152_1215_12_14/RAMC/O
                         net (fo=1, routed)           1.032     6.263    sram/mem_reg_1152_1215_12_14_n_2
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.124     6.387 r  sram/rd_data_reg[14]_i_8/O
                         net (fo=1, routed)           0.000     6.387    sram/rd_data_reg[14]_i_8_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I0_O)      0.238     6.625 r  sram/rd_data_reg[14]_i_3/O
                         net (fo=1, routed)           1.084     7.708    sram/rd_data_reg[14]_i_3_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.298     8.006 r  sram/rd_data_reg[14]_i_1/O
                         net (fo=1, routed)           2.449    10.456    sram/rd_data0[14]
    SLICE_X1Y112         LDCE                                         r  sram/rd_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_1/pc_uut/pc_reg[0]_rep__3/C
                            (rising edge-triggered cell FDCE)
  Destination:            sram/rd_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.886ns  (logic 1.220ns (12.341%)  route 8.666ns (87.659%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF7=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDCE                         0.000     0.000 r  uut_1/pc_uut/pc_reg[0]_rep__3/C
    SLICE_X7Y77          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut_1/pc_uut/pc_reg[0]_rep__3/Q
                         net (fo=96, routed)          4.304     4.760    sram/mem_reg_832_895_15_17/ADDRB0
    SLICE_X10Y64         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     4.884 r  sram/mem_reg_832_895_15_17/RAMB/O
                         net (fo=1, routed)           1.138     6.022    sram/mem_reg_832_895_15_17_n_1
    SLICE_X11Y70         LUT6 (Prop_lut6_I3_O)        0.124     6.146 r  sram/rd_data_reg[16]_i_11/O
                         net (fo=1, routed)           0.000     6.146    sram/rd_data_reg[16]_i_11_n_0
    SLICE_X11Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     6.363 r  sram/rd_data_reg[16]_i_4/O
                         net (fo=1, routed)           0.970     7.333    sram/rd_data_reg[16]_i_4_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.299     7.632 r  sram/rd_data_reg[16]_i_1/O
                         net (fo=1, routed)           2.254     9.886    sram/rd_data0[16]
    SLICE_X3Y117         LDCE                                         r  sram/rd_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_1/pc_uut/pc_reg[0]_rep__3/C
                            (rising edge-triggered cell FDCE)
  Destination:            sram/rd_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.679ns  (logic 1.220ns (12.604%)  route 8.459ns (87.396%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF7=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDCE                         0.000     0.000 r  uut_1/pc_uut/pc_reg[0]_rep__3/C
    SLICE_X7Y77          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut_1/pc_uut/pc_reg[0]_rep__3/Q
                         net (fo=96, routed)          4.669     5.125    sram/mem_reg_1920_1983_15_17/ADDRC0
    SLICE_X6Y61          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.249 r  sram/mem_reg_1920_1983_15_17/RAMC/O
                         net (fo=1, routed)           1.320     6.569    sram/mem_reg_1920_1983_15_17_n_2
    SLICE_X7Y67          LUT6 (Prop_lut6_I1_O)        0.124     6.693 r  sram/rd_data_reg[17]_i_7/O
                         net (fo=1, routed)           0.000     6.693    sram/rd_data_reg[17]_i_7_n_0
    SLICE_X7Y67          MUXF7 (Prop_muxf7_I1_O)      0.217     6.910 r  sram/rd_data_reg[17]_i_2/O
                         net (fo=1, routed)           0.953     7.863    sram/rd_data_reg[17]_i_2_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.299     8.162 r  sram/rd_data_reg[17]_i_1/O
                         net (fo=1, routed)           1.517     9.679    sram/rd_data0[17]
    SLICE_X3Y113         LDCE                                         r  sram/rd_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_sel[0]
                            (input port)
  Destination:            uut_1/pc_uut/pc_reg[0]_rep__8/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.669ns  (logic 1.605ns (16.604%)  route 8.063ns (83.396%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  pc_sel[0] (IN)
                         net (fo=0)                   0.000     0.000    pc_sel[0]
    M14                  IBUF (Prop_ibuf_I_O)         1.481     1.481 f  pc_sel_IBUF[0]_inst/O
                         net (fo=72, routed)          4.068     5.550    uut_1/pc_uut/pc_sel_IBUF[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.674 r  uut_1/pc_uut/pc[0]_i_1/O
                         net (fo=69, routed)          3.995     9.669    uut_1/pc_uut/pc[0]_i_1_n_0
    SLICE_X13Y93         FDCE                                         r  uut_1/pc_uut/pc_reg[0]_rep__8/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_1/pc_uut/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sram/rd_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.647ns  (logic 1.240ns (12.854%)  route 8.407ns (87.146%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF7=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  uut_1/pc_uut/pc_reg[4]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut_1/pc_uut/pc_reg[4]/Q
                         net (fo=96, routed)          4.522     4.978    sram/mem_reg_64_127_0_2/ADDRB4
    SLICE_X6Y70          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124     5.102 r  sram/mem_reg_64_127_0_2/RAMB/O
                         net (fo=1, routed)           1.104     6.207    sram/mem_reg_64_127_0_2_n_1
    SLICE_X7Y74          LUT6 (Prop_lut6_I3_O)        0.124     6.331 r  sram/rd_data_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     6.331    sram/rd_data_reg[1]_i_12_n_0
    SLICE_X7Y74          MUXF7 (Prop_muxf7_I0_O)      0.238     6.569 r  sram/rd_data_reg[1]_i_5/O
                         net (fo=1, routed)           1.035     7.604    sram/rd_data_reg[1]_i_5_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.298     7.902 r  sram/rd_data_reg[1]_i_1/O
                         net (fo=1, routed)           1.745     9.647    sram/rd_data0[1]
    SLICE_X4Y111         LDCE                                         r  sram/rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_1/ccm_uut/mem_wr_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            sram/mem_reg_384_447_18_20/RAMA/WADR2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.631ns  (logic 0.456ns (4.735%)  route 9.175ns (95.265%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE                         0.000     0.000 r  uut_1/ccm_uut/mem_wr_addr_reg[2]_rep/C
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut_1/ccm_uut/mem_wr_addr_reg[2]_rep/Q
                         net (fo=640, routed)         9.175     9.631    sram/mem_reg_384_447_18_20/ADDRD2
    SLICE_X14Y62         RAMD64E                                      r  sram/mem_reg_384_447_18_20/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_1/ccm_uut/mem_wr_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            sram/mem_reg_384_447_18_20/RAMB/WADR2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.631ns  (logic 0.456ns (4.735%)  route 9.175ns (95.265%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE                         0.000     0.000 r  uut_1/ccm_uut/mem_wr_addr_reg[2]_rep/C
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut_1/ccm_uut/mem_wr_addr_reg[2]_rep/Q
                         net (fo=640, routed)         9.175     9.631    sram/mem_reg_384_447_18_20/ADDRD2
    SLICE_X14Y62         RAMD64E                                      r  sram/mem_reg_384_447_18_20/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_1/ccm_uut/mem_wr_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            sram/mem_reg_384_447_18_20/RAMC/WADR2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.631ns  (logic 0.456ns (4.735%)  route 9.175ns (95.265%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE                         0.000     0.000 r  uut_1/ccm_uut/mem_wr_addr_reg[2]_rep/C
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut_1/ccm_uut/mem_wr_addr_reg[2]_rep/Q
                         net (fo=640, routed)         9.175     9.631    sram/mem_reg_384_447_18_20/ADDRD2
    SLICE_X14Y62         RAMD64E                                      r  sram/mem_reg_384_447_18_20/RAMC/WADR2
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_1/ccm_uut/mem_wr_addr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sram/mem_reg_896_959_9_11/RAMA/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.704%)  route 0.143ns (50.296%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE                         0.000     0.000 r  uut_1/ccm_uut/mem_wr_addr_reg[5]/C
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uut_1/ccm_uut/mem_wr_addr_reg[5]/Q
                         net (fo=640, routed)         0.143     0.284    sram/mem_reg_896_959_9_11/ADDRD5
    SLICE_X2Y97          RAMD64E                                      r  sram/mem_reg_896_959_9_11/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_1/ccm_uut/mem_wr_addr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sram/mem_reg_896_959_9_11/RAMB/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.704%)  route 0.143ns (50.296%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE                         0.000     0.000 r  uut_1/ccm_uut/mem_wr_addr_reg[5]/C
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uut_1/ccm_uut/mem_wr_addr_reg[5]/Q
                         net (fo=640, routed)         0.143     0.284    sram/mem_reg_896_959_9_11/ADDRD5
    SLICE_X2Y97          RAMD64E                                      r  sram/mem_reg_896_959_9_11/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_1/ccm_uut/mem_wr_addr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sram/mem_reg_896_959_9_11/RAMC/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.704%)  route 0.143ns (50.296%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE                         0.000     0.000 r  uut_1/ccm_uut/mem_wr_addr_reg[5]/C
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uut_1/ccm_uut/mem_wr_addr_reg[5]/Q
                         net (fo=640, routed)         0.143     0.284    sram/mem_reg_896_959_9_11/ADDRD5
    SLICE_X2Y97          RAMD64E                                      r  sram/mem_reg_896_959_9_11/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_1/ccm_uut/mem_wr_addr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sram/mem_reg_896_959_9_11/RAMD/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.704%)  route 0.143ns (50.296%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE                         0.000     0.000 r  uut_1/ccm_uut/mem_wr_addr_reg[5]/C
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uut_1/ccm_uut/mem_wr_addr_reg[5]/Q
                         net (fo=640, routed)         0.143     0.284    sram/mem_reg_896_959_9_11/ADDRD5
    SLICE_X2Y97          RAMD64E                                      r  sram/mem_reg_896_959_9_11/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_1/ccm_uut/mem_wr_data_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sram/mem_reg_1408_1471_15_17/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.550%)  route 0.149ns (51.450%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE                         0.000     0.000 r  uut_1/ccm_uut/mem_wr_data_reg[15]/C
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uut_1/ccm_uut/mem_wr_data_reg[15]/Q
                         net (fo=32, routed)          0.149     0.290    sram/mem_reg_1408_1471_15_17/DIA
    SLICE_X2Y66          RAMD64E                                      r  sram/mem_reg_1408_1471_15_17/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_1/ccm_uut/mem_wr_data_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sram/mem_reg_64_127_15_17/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.550%)  route 0.149ns (51.450%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE                         0.000     0.000 r  uut_1/ccm_uut/mem_wr_data_reg[15]/C
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uut_1/ccm_uut/mem_wr_data_reg[15]/Q
                         net (fo=32, routed)          0.149     0.290    sram/mem_reg_64_127_15_17/DIA
    SLICE_X2Y64          RAMD64E                                      r  sram/mem_reg_64_127_15_17/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_1/ccm_uut/mem_wr_addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            sram/mem_reg_1792_1855_24_26/RAMA/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.093%)  route 0.165ns (53.907%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE                         0.000     0.000 r  uut_1/ccm_uut/mem_wr_addr_reg[4]_rep__0/C
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uut_1/ccm_uut/mem_wr_addr_reg[4]_rep__0/Q
                         net (fo=480, routed)         0.165     0.306    sram/mem_reg_1792_1855_24_26/ADDRD4
    SLICE_X6Y100         RAMD64E                                      r  sram/mem_reg_1792_1855_24_26/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_1/ccm_uut/mem_wr_addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            sram/mem_reg_1792_1855_24_26/RAMB/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.093%)  route 0.165ns (53.907%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE                         0.000     0.000 r  uut_1/ccm_uut/mem_wr_addr_reg[4]_rep__0/C
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uut_1/ccm_uut/mem_wr_addr_reg[4]_rep__0/Q
                         net (fo=480, routed)         0.165     0.306    sram/mem_reg_1792_1855_24_26/ADDRD4
    SLICE_X6Y100         RAMD64E                                      r  sram/mem_reg_1792_1855_24_26/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_1/ccm_uut/mem_wr_addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            sram/mem_reg_1792_1855_24_26/RAMC/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.093%)  route 0.165ns (53.907%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE                         0.000     0.000 r  uut_1/ccm_uut/mem_wr_addr_reg[4]_rep__0/C
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uut_1/ccm_uut/mem_wr_addr_reg[4]_rep__0/Q
                         net (fo=480, routed)         0.165     0.306    sram/mem_reg_1792_1855_24_26/ADDRD4
    SLICE_X6Y100         RAMD64E                                      r  sram/mem_reg_1792_1855_24_26/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_1/ccm_uut/mem_wr_addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            sram/mem_reg_1792_1855_24_26/RAMD/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.093%)  route 0.165ns (53.907%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE                         0.000     0.000 r  uut_1/ccm_uut/mem_wr_addr_reg[4]_rep__0/C
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uut_1/ccm_uut/mem_wr_addr_reg[4]_rep__0/Q
                         net (fo=480, routed)         0.165     0.306    sram/mem_reg_1792_1855_24_26/ADDRD4
    SLICE_X6Y100         RAMD64E                                      r  sram/mem_reg_1792_1855_24_26/RAMD/WADR4
  -------------------------------------------------------------------    -------------------





