-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.3
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hlsExample is
port (
    inData_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    inData_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    inData_TUSER : IN STD_LOGIC_VECTOR (127 downto 0);
    inData_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    queryIP_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    queryIP_V_V_empty_n : IN STD_LOGIC;
    queryIP_V_V_read : OUT STD_LOGIC;
    outData_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    outData_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    outData_TUSER : OUT STD_LOGIC_VECTOR (127 downto 0);
    outData_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    returnMAC_V_V_din : OUT STD_LOGIC_VECTOR (47 downto 0);
    returnMAC_V_V_full_n : IN STD_LOGIC;
    returnMAC_V_V_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    inData_TVALID : IN STD_LOGIC;
    inData_TREADY : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    outData_TVALID : OUT STD_LOGIC;
    outData_TREADY : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC );
end;


architecture behav of hlsExample is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "hlsExample,hls_ip_2015_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=15.883000,HLS_SYN_LAT=13,HLS_SYN_TPT=1,HLS_SYN_MEM=120,HLS_SYN_DSP=0,HLS_SYN_FF=6322,HLS_SYN_LUT=5333}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_true : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_ap_start : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_ap_done : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_ap_continue : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_ap_idle : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_ap_ready : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_inData_TVALID : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_inData_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_ethernetDetection_U0_inData_TREADY : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_inData_TSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_ethernetDetection_U0_inData_TUSER : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_ethernetDetection_U0_inData_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_ethernetDetection_U0_parser2arp_V_data_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_ethernetDetection_U0_parser2arp_V_data_V_full_n : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_parser2arp_V_data_V_write : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_parser2arp_V_strb_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_ethernetDetection_U0_parser2arp_V_strb_V_full_n : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_parser2arp_V_strb_V_write : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_parser2arp_V_user_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_ethernetDetection_U0_parser2arp_V_user_V_full_n : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_parser2arp_V_user_V_write : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_parser2arp_V_last_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_ethernetDetection_U0_parser2arp_V_last_V_full_n : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_parser2arp_V_last_V_write : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_data_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_data_V_full_n : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_data_V_write : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_strb_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_strb_V_full_n : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_strb_V_write : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_user_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_user_V_full_n : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_user_V_write : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_last_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_last_V_full_n : STD_LOGIC;
    signal hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_last_V_write : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_ap_start : STD_LOGIC := '0';
    signal hlsExample_lengthAdjust_U0_ap_done : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_ap_continue : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_ap_idle : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_ap_ready : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_data_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_data_V_empty_n : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_data_V_read : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_strb_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_strb_V_empty_n : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_strb_V_read : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_user_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_user_V_empty_n : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_user_V_read : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_last_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_last_V_empty_n : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_last_V_read : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_data_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_data_V_full_n : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_data_V_write : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_strb_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_strb_V_full_n : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_strb_V_write : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_user_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_user_V_full_n : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_user_V_write : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_last_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_last_V_full_n : STD_LOGIC;
    signal hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_last_V_write : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_ap_start : STD_LOGIC := '0';
    signal hlsExample_icmpDetection_U0_ap_done : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_ap_continue : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_ap_idle : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_ap_ready : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_cutLength2ipDetect_V_data_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_icmpDetection_U0_cutLength2ipDetect_V_data_V_empty_n : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_cutLength2ipDetect_V_data_V_read : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_cutLength2ipDetect_V_strb_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_icmpDetection_U0_cutLength2ipDetect_V_strb_V_empty_n : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_cutLength2ipDetect_V_strb_V_read : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_cutLength2ipDetect_V_user_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_icmpDetection_U0_cutLength2ipDetect_V_user_V_empty_n : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_cutLength2ipDetect_V_user_V_read : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_cutLength2ipDetect_V_last_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_icmpDetection_U0_cutLength2ipDetect_V_last_V_empty_n : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_cutLength2ipDetect_V_last_V_read : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_parser2icmp_V_data_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_icmpDetection_U0_parser2icmp_V_data_V_full_n : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_parser2icmp_V_data_V_write : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_parser2icmp_V_strb_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_icmpDetection_U0_parser2icmp_V_strb_V_full_n : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_parser2icmp_V_strb_V_write : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_parser2icmp_V_user_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_icmpDetection_U0_parser2icmp_V_user_V_full_n : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_parser2icmp_V_user_V_write : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_parser2icmp_V_last_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_icmpDetection_U0_parser2icmp_V_last_V_full_n : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_parser2icmp_V_last_V_write : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_parser2loopback_V_data_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_icmpDetection_U0_parser2loopback_V_data_V_full_n : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_parser2loopback_V_data_V_write : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_parser2loopback_V_strb_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_icmpDetection_U0_parser2loopback_V_strb_V_full_n : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_parser2loopback_V_strb_V_write : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_parser2loopback_V_user_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_icmpDetection_U0_parser2loopback_V_user_V_full_n : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_parser2loopback_V_user_V_write : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_parser2loopback_V_last_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_icmpDetection_U0_parser2loopback_V_last_V_full_n : STD_LOGIC;
    signal hlsExample_icmpDetection_U0_parser2loopback_V_last_V_write : STD_LOGIC;
    signal hlsExample_arp_server_U0_ap_start : STD_LOGIC;
    signal hlsExample_arp_server_U0_ap_done : STD_LOGIC;
    signal hlsExample_arp_server_U0_ap_continue : STD_LOGIC;
    signal hlsExample_arp_server_U0_ap_idle : STD_LOGIC;
    signal hlsExample_arp_server_U0_ap_ready : STD_LOGIC;
    signal hlsExample_arp_server_U0_queryIP_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal hlsExample_arp_server_U0_queryIP_V_V_empty_n : STD_LOGIC;
    signal hlsExample_arp_server_U0_queryIP_V_V_read : STD_LOGIC;
    signal hlsExample_arp_server_U0_returnMAC_V_V_din : STD_LOGIC_VECTOR (47 downto 0);
    signal hlsExample_arp_server_U0_returnMAC_V_V_full_n : STD_LOGIC;
    signal hlsExample_arp_server_U0_returnMAC_V_V_write : STD_LOGIC;
    signal hlsExample_arp_server_U0_parser2arp_V_data_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_arp_server_U0_parser2arp_V_data_V_empty_n : STD_LOGIC;
    signal hlsExample_arp_server_U0_parser2arp_V_data_V_read : STD_LOGIC;
    signal hlsExample_arp_server_U0_parser2arp_V_strb_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_arp_server_U0_parser2arp_V_strb_V_empty_n : STD_LOGIC;
    signal hlsExample_arp_server_U0_parser2arp_V_strb_V_read : STD_LOGIC;
    signal hlsExample_arp_server_U0_parser2arp_V_user_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_arp_server_U0_parser2arp_V_user_V_empty_n : STD_LOGIC;
    signal hlsExample_arp_server_U0_parser2arp_V_user_V_read : STD_LOGIC;
    signal hlsExample_arp_server_U0_parser2arp_V_last_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_arp_server_U0_parser2arp_V_last_V_empty_n : STD_LOGIC;
    signal hlsExample_arp_server_U0_parser2arp_V_last_V_read : STD_LOGIC;
    signal hlsExample_arp_server_U0_mod2merge_V_data_V_0_din : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_arp_server_U0_mod2merge_V_data_V_0_full_n : STD_LOGIC;
    signal hlsExample_arp_server_U0_mod2merge_V_data_V_0_write : STD_LOGIC;
    signal hlsExample_arp_server_U0_mod2merge_V_strb_V_0_din : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_arp_server_U0_mod2merge_V_strb_V_0_full_n : STD_LOGIC;
    signal hlsExample_arp_server_U0_mod2merge_V_strb_V_0_write : STD_LOGIC;
    signal hlsExample_arp_server_U0_mod2merge_V_user_V_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_arp_server_U0_mod2merge_V_user_V_0_full_n : STD_LOGIC;
    signal hlsExample_arp_server_U0_mod2merge_V_user_V_0_write : STD_LOGIC;
    signal hlsExample_arp_server_U0_mod2merge_V_last_V_0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_arp_server_U0_mod2merge_V_last_V_0_full_n : STD_LOGIC;
    signal hlsExample_arp_server_U0_mod2merge_V_last_V_0_write : STD_LOGIC;
    signal ap_sig_hs_continue : STD_LOGIC;
    signal hlsExample_createReply_U0_ap_start : STD_LOGIC := '0';
    signal hlsExample_createReply_U0_ap_done : STD_LOGIC;
    signal hlsExample_createReply_U0_ap_continue : STD_LOGIC;
    signal hlsExample_createReply_U0_ap_idle : STD_LOGIC;
    signal hlsExample_createReply_U0_ap_ready : STD_LOGIC;
    signal hlsExample_createReply_U0_cr2checksum_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal hlsExample_createReply_U0_cr2checksum_V_V_full_n : STD_LOGIC;
    signal hlsExample_createReply_U0_cr2checksum_V_V_write : STD_LOGIC;
    signal hlsExample_createReply_U0_validBuffer_V_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_createReply_U0_validBuffer_V_V_full_n : STD_LOGIC;
    signal hlsExample_createReply_U0_validBuffer_V_V_write : STD_LOGIC;
    signal hlsExample_createReply_U0_parser2icmp_V_data_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_createReply_U0_parser2icmp_V_data_V_empty_n : STD_LOGIC;
    signal hlsExample_createReply_U0_parser2icmp_V_data_V_read : STD_LOGIC;
    signal hlsExample_createReply_U0_parser2icmp_V_strb_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_createReply_U0_parser2icmp_V_strb_V_empty_n : STD_LOGIC;
    signal hlsExample_createReply_U0_parser2icmp_V_strb_V_read : STD_LOGIC;
    signal hlsExample_createReply_U0_parser2icmp_V_user_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_createReply_U0_parser2icmp_V_user_V_empty_n : STD_LOGIC;
    signal hlsExample_createReply_U0_parser2icmp_V_user_V_read : STD_LOGIC;
    signal hlsExample_createReply_U0_parser2icmp_V_last_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_createReply_U0_parser2icmp_V_last_V_empty_n : STD_LOGIC;
    signal hlsExample_createReply_U0_parser2icmp_V_last_V_read : STD_LOGIC;
    signal hlsExample_createReply_U0_cr2dropper_V_data_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_createReply_U0_cr2dropper_V_data_V_full_n : STD_LOGIC;
    signal hlsExample_createReply_U0_cr2dropper_V_data_V_write : STD_LOGIC;
    signal hlsExample_createReply_U0_cr2dropper_V_strb_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_createReply_U0_cr2dropper_V_strb_V_full_n : STD_LOGIC;
    signal hlsExample_createReply_U0_cr2dropper_V_strb_V_write : STD_LOGIC;
    signal hlsExample_createReply_U0_cr2dropper_V_user_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_createReply_U0_cr2dropper_V_user_V_full_n : STD_LOGIC;
    signal hlsExample_createReply_U0_cr2dropper_V_user_V_write : STD_LOGIC;
    signal hlsExample_createReply_U0_cr2dropper_V_last_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_createReply_U0_cr2dropper_V_last_V_full_n : STD_LOGIC;
    signal hlsExample_createReply_U0_cr2dropper_V_last_V_write : STD_LOGIC;
    signal hlsExample_dropper_U0_ap_start : STD_LOGIC := '0';
    signal hlsExample_dropper_U0_ap_done : STD_LOGIC;
    signal hlsExample_dropper_U0_ap_continue : STD_LOGIC;
    signal hlsExample_dropper_U0_ap_idle : STD_LOGIC;
    signal hlsExample_dropper_U0_ap_ready : STD_LOGIC;
    signal hlsExample_dropper_U0_validBuffer_V_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_dropper_U0_validBuffer_V_V_empty_n : STD_LOGIC;
    signal hlsExample_dropper_U0_validBuffer_V_V_read : STD_LOGIC;
    signal hlsExample_dropper_U0_cr2dropper_V_data_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_dropper_U0_cr2dropper_V_data_V_empty_n : STD_LOGIC;
    signal hlsExample_dropper_U0_cr2dropper_V_data_V_read : STD_LOGIC;
    signal hlsExample_dropper_U0_cr2dropper_V_strb_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_dropper_U0_cr2dropper_V_strb_V_empty_n : STD_LOGIC;
    signal hlsExample_dropper_U0_cr2dropper_V_strb_V_read : STD_LOGIC;
    signal hlsExample_dropper_U0_cr2dropper_V_user_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_dropper_U0_cr2dropper_V_user_V_empty_n : STD_LOGIC;
    signal hlsExample_dropper_U0_cr2dropper_V_user_V_read : STD_LOGIC;
    signal hlsExample_dropper_U0_cr2dropper_V_last_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_dropper_U0_cr2dropper_V_last_V_empty_n : STD_LOGIC;
    signal hlsExample_dropper_U0_cr2dropper_V_last_V_read : STD_LOGIC;
    signal hlsExample_dropper_U0_drop2checksum_V_data_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_dropper_U0_drop2checksum_V_data_V_full_n : STD_LOGIC;
    signal hlsExample_dropper_U0_drop2checksum_V_data_V_write : STD_LOGIC;
    signal hlsExample_dropper_U0_drop2checksum_V_strb_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_dropper_U0_drop2checksum_V_strb_V_full_n : STD_LOGIC;
    signal hlsExample_dropper_U0_drop2checksum_V_strb_V_write : STD_LOGIC;
    signal hlsExample_dropper_U0_drop2checksum_V_user_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_dropper_U0_drop2checksum_V_user_V_full_n : STD_LOGIC;
    signal hlsExample_dropper_U0_drop2checksum_V_user_V_write : STD_LOGIC;
    signal hlsExample_dropper_U0_drop2checksum_V_last_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_dropper_U0_drop2checksum_V_last_V_full_n : STD_LOGIC;
    signal hlsExample_dropper_U0_drop2checksum_V_last_V_write : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_ap_start : STD_LOGIC := '0';
    signal hlsExample_insertChecksum306_U0_ap_done : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_ap_continue : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_ap_idle : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_ap_ready : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_cr2checksum_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal hlsExample_insertChecksum306_U0_cr2checksum_V_V_empty_n : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_cr2checksum_V_V_read : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_drop2checksum_V_data_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_insertChecksum306_U0_drop2checksum_V_data_V_empty_n : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_drop2checksum_V_data_V_read : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_drop2checksum_V_strb_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_insertChecksum306_U0_drop2checksum_V_strb_V_empty_n : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_drop2checksum_V_strb_V_read : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_drop2checksum_V_user_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_insertChecksum306_U0_drop2checksum_V_user_V_empty_n : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_drop2checksum_V_user_V_read : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_drop2checksum_V_last_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_insertChecksum306_U0_drop2checksum_V_last_V_empty_n : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_drop2checksum_V_last_V_read : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_mod2merge_V_data_V_1_din : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_insertChecksum306_U0_mod2merge_V_data_V_1_full_n : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_mod2merge_V_data_V_1_write : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_mod2merge_V_strb_V_1_din : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_insertChecksum306_U0_mod2merge_V_strb_V_1_full_n : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_mod2merge_V_strb_V_1_write : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_mod2merge_V_user_V_1_din : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_insertChecksum306_U0_mod2merge_V_user_V_1_full_n : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_mod2merge_V_user_V_1_write : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_mod2merge_V_last_V_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_insertChecksum306_U0_mod2merge_V_last_V_1_full_n : STD_LOGIC;
    signal hlsExample_insertChecksum306_U0_mod2merge_V_last_V_1_write : STD_LOGIC;
    signal hlsExample_loopback307_U0_ap_start : STD_LOGIC := '0';
    signal hlsExample_loopback307_U0_ap_done : STD_LOGIC;
    signal hlsExample_loopback307_U0_ap_continue : STD_LOGIC;
    signal hlsExample_loopback307_U0_ap_idle : STD_LOGIC;
    signal hlsExample_loopback307_U0_ap_ready : STD_LOGIC;
    signal hlsExample_loopback307_U0_parser2loopback_V_data_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_loopback307_U0_parser2loopback_V_data_V_empty_n : STD_LOGIC;
    signal hlsExample_loopback307_U0_parser2loopback_V_data_V_read : STD_LOGIC;
    signal hlsExample_loopback307_U0_parser2loopback_V_strb_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_loopback307_U0_parser2loopback_V_strb_V_empty_n : STD_LOGIC;
    signal hlsExample_loopback307_U0_parser2loopback_V_strb_V_read : STD_LOGIC;
    signal hlsExample_loopback307_U0_parser2loopback_V_user_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_loopback307_U0_parser2loopback_V_user_V_empty_n : STD_LOGIC;
    signal hlsExample_loopback307_U0_parser2loopback_V_user_V_read : STD_LOGIC;
    signal hlsExample_loopback307_U0_parser2loopback_V_last_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_loopback307_U0_parser2loopback_V_last_V_empty_n : STD_LOGIC;
    signal hlsExample_loopback307_U0_parser2loopback_V_last_V_read : STD_LOGIC;
    signal hlsExample_loopback307_U0_mod2merge_V_data_V_2_din : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_loopback307_U0_mod2merge_V_data_V_2_full_n : STD_LOGIC;
    signal hlsExample_loopback307_U0_mod2merge_V_data_V_2_write : STD_LOGIC;
    signal hlsExample_loopback307_U0_mod2merge_V_strb_V_2_din : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_loopback307_U0_mod2merge_V_strb_V_2_full_n : STD_LOGIC;
    signal hlsExample_loopback307_U0_mod2merge_V_strb_V_2_write : STD_LOGIC;
    signal hlsExample_loopback307_U0_mod2merge_V_user_V_2_din : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_loopback307_U0_mod2merge_V_user_V_2_full_n : STD_LOGIC;
    signal hlsExample_loopback307_U0_mod2merge_V_user_V_2_write : STD_LOGIC;
    signal hlsExample_loopback307_U0_mod2merge_V_last_V_2_din : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_loopback307_U0_mod2merge_V_last_V_2_full_n : STD_LOGIC;
    signal hlsExample_loopback307_U0_mod2merge_V_last_V_2_write : STD_LOGIC;
    signal hlsExample_merge_U0_ap_start : STD_LOGIC := '0';
    signal hlsExample_merge_U0_ap_done : STD_LOGIC;
    signal hlsExample_merge_U0_ap_continue : STD_LOGIC;
    signal hlsExample_merge_U0_ap_idle : STD_LOGIC;
    signal hlsExample_merge_U0_ap_ready : STD_LOGIC;
    signal hlsExample_merge_U0_outData_TREADY : STD_LOGIC;
    signal hlsExample_merge_U0_outData_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_merge_U0_outData_TVALID : STD_LOGIC;
    signal hlsExample_merge_U0_outData_TSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_merge_U0_outData_TUSER : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_merge_U0_outData_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_merge_U0_mod2merge_V_data_V_0_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_merge_U0_mod2merge_V_data_V_0_empty_n : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_data_V_0_read : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_strb_V_0_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_merge_U0_mod2merge_V_strb_V_0_empty_n : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_strb_V_0_read : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_user_V_0_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_merge_U0_mod2merge_V_user_V_0_empty_n : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_user_V_0_read : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_last_V_0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_merge_U0_mod2merge_V_last_V_0_empty_n : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_last_V_0_read : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_data_V_1_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_merge_U0_mod2merge_V_data_V_1_empty_n : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_data_V_1_read : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_strb_V_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_merge_U0_mod2merge_V_strb_V_1_empty_n : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_strb_V_1_read : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_user_V_1_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_merge_U0_mod2merge_V_user_V_1_empty_n : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_user_V_1_read : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_last_V_1_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_merge_U0_mod2merge_V_last_V_1_empty_n : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_last_V_1_read : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_data_V_2_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal hlsExample_merge_U0_mod2merge_V_data_V_2_empty_n : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_data_V_2_read : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_strb_V_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsExample_merge_U0_mod2merge_V_strb_V_2_empty_n : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_strb_V_2_read : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_user_V_2_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal hlsExample_merge_U0_mod2merge_V_user_V_2_empty_n : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_user_V_2_read : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_last_V_2_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsExample_merge_U0_mod2merge_V_last_V_2_empty_n : STD_LOGIC;
    signal hlsExample_merge_U0_mod2merge_V_last_V_2_read : STD_LOGIC;
    signal parser2arp_V_data_V_U_ap_dummy_ce : STD_LOGIC;
    signal parser2arp_V_data_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal parser2arp_V_data_V_full_n : STD_LOGIC;
    signal parser2arp_V_data_V_write : STD_LOGIC;
    signal parser2arp_V_data_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal parser2arp_V_data_V_empty_n : STD_LOGIC;
    signal parser2arp_V_data_V_read : STD_LOGIC;
    signal parser2arp_V_strb_V_U_ap_dummy_ce : STD_LOGIC;
    signal parser2arp_V_strb_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal parser2arp_V_strb_V_full_n : STD_LOGIC;
    signal parser2arp_V_strb_V_write : STD_LOGIC;
    signal parser2arp_V_strb_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal parser2arp_V_strb_V_empty_n : STD_LOGIC;
    signal parser2arp_V_strb_V_read : STD_LOGIC;
    signal parser2arp_V_user_V_U_ap_dummy_ce : STD_LOGIC;
    signal parser2arp_V_user_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal parser2arp_V_user_V_full_n : STD_LOGIC;
    signal parser2arp_V_user_V_write : STD_LOGIC;
    signal parser2arp_V_user_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal parser2arp_V_user_V_empty_n : STD_LOGIC;
    signal parser2arp_V_user_V_read : STD_LOGIC;
    signal parser2arp_V_last_V_U_ap_dummy_ce : STD_LOGIC;
    signal parser2arp_V_last_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal parser2arp_V_last_V_full_n : STD_LOGIC;
    signal parser2arp_V_last_V_write : STD_LOGIC;
    signal parser2arp_V_last_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal parser2arp_V_last_V_empty_n : STD_LOGIC;
    signal parser2arp_V_last_V_read : STD_LOGIC;
    signal macDetect2lengthCut_V_data_V_U_ap_dummy_ce : STD_LOGIC;
    signal macDetect2lengthCut_V_data_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal macDetect2lengthCut_V_data_V_full_n : STD_LOGIC;
    signal macDetect2lengthCut_V_data_V_write : STD_LOGIC;
    signal macDetect2lengthCut_V_data_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal macDetect2lengthCut_V_data_V_empty_n : STD_LOGIC;
    signal macDetect2lengthCut_V_data_V_read : STD_LOGIC;
    signal macDetect2lengthCut_V_strb_V_U_ap_dummy_ce : STD_LOGIC;
    signal macDetect2lengthCut_V_strb_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal macDetect2lengthCut_V_strb_V_full_n : STD_LOGIC;
    signal macDetect2lengthCut_V_strb_V_write : STD_LOGIC;
    signal macDetect2lengthCut_V_strb_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal macDetect2lengthCut_V_strb_V_empty_n : STD_LOGIC;
    signal macDetect2lengthCut_V_strb_V_read : STD_LOGIC;
    signal macDetect2lengthCut_V_user_V_U_ap_dummy_ce : STD_LOGIC;
    signal macDetect2lengthCut_V_user_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal macDetect2lengthCut_V_user_V_full_n : STD_LOGIC;
    signal macDetect2lengthCut_V_user_V_write : STD_LOGIC;
    signal macDetect2lengthCut_V_user_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal macDetect2lengthCut_V_user_V_empty_n : STD_LOGIC;
    signal macDetect2lengthCut_V_user_V_read : STD_LOGIC;
    signal macDetect2lengthCut_V_last_V_U_ap_dummy_ce : STD_LOGIC;
    signal macDetect2lengthCut_V_last_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal macDetect2lengthCut_V_last_V_full_n : STD_LOGIC;
    signal macDetect2lengthCut_V_last_V_write : STD_LOGIC;
    signal macDetect2lengthCut_V_last_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal macDetect2lengthCut_V_last_V_empty_n : STD_LOGIC;
    signal macDetect2lengthCut_V_last_V_read : STD_LOGIC;
    signal cutLength2ipDetect_V_data_V_U_ap_dummy_ce : STD_LOGIC;
    signal cutLength2ipDetect_V_data_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal cutLength2ipDetect_V_data_V_full_n : STD_LOGIC;
    signal cutLength2ipDetect_V_data_V_write : STD_LOGIC;
    signal cutLength2ipDetect_V_data_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal cutLength2ipDetect_V_data_V_empty_n : STD_LOGIC;
    signal cutLength2ipDetect_V_data_V_read : STD_LOGIC;
    signal cutLength2ipDetect_V_strb_V_U_ap_dummy_ce : STD_LOGIC;
    signal cutLength2ipDetect_V_strb_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal cutLength2ipDetect_V_strb_V_full_n : STD_LOGIC;
    signal cutLength2ipDetect_V_strb_V_write : STD_LOGIC;
    signal cutLength2ipDetect_V_strb_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal cutLength2ipDetect_V_strb_V_empty_n : STD_LOGIC;
    signal cutLength2ipDetect_V_strb_V_read : STD_LOGIC;
    signal cutLength2ipDetect_V_user_V_U_ap_dummy_ce : STD_LOGIC;
    signal cutLength2ipDetect_V_user_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal cutLength2ipDetect_V_user_V_full_n : STD_LOGIC;
    signal cutLength2ipDetect_V_user_V_write : STD_LOGIC;
    signal cutLength2ipDetect_V_user_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal cutLength2ipDetect_V_user_V_empty_n : STD_LOGIC;
    signal cutLength2ipDetect_V_user_V_read : STD_LOGIC;
    signal cutLength2ipDetect_V_last_V_U_ap_dummy_ce : STD_LOGIC;
    signal cutLength2ipDetect_V_last_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal cutLength2ipDetect_V_last_V_full_n : STD_LOGIC;
    signal cutLength2ipDetect_V_last_V_write : STD_LOGIC;
    signal cutLength2ipDetect_V_last_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal cutLength2ipDetect_V_last_V_empty_n : STD_LOGIC;
    signal cutLength2ipDetect_V_last_V_read : STD_LOGIC;
    signal parser2icmp_V_data_V_U_ap_dummy_ce : STD_LOGIC;
    signal parser2icmp_V_data_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal parser2icmp_V_data_V_full_n : STD_LOGIC;
    signal parser2icmp_V_data_V_write : STD_LOGIC;
    signal parser2icmp_V_data_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal parser2icmp_V_data_V_empty_n : STD_LOGIC;
    signal parser2icmp_V_data_V_read : STD_LOGIC;
    signal parser2icmp_V_strb_V_U_ap_dummy_ce : STD_LOGIC;
    signal parser2icmp_V_strb_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal parser2icmp_V_strb_V_full_n : STD_LOGIC;
    signal parser2icmp_V_strb_V_write : STD_LOGIC;
    signal parser2icmp_V_strb_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal parser2icmp_V_strb_V_empty_n : STD_LOGIC;
    signal parser2icmp_V_strb_V_read : STD_LOGIC;
    signal parser2icmp_V_user_V_U_ap_dummy_ce : STD_LOGIC;
    signal parser2icmp_V_user_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal parser2icmp_V_user_V_full_n : STD_LOGIC;
    signal parser2icmp_V_user_V_write : STD_LOGIC;
    signal parser2icmp_V_user_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal parser2icmp_V_user_V_empty_n : STD_LOGIC;
    signal parser2icmp_V_user_V_read : STD_LOGIC;
    signal parser2icmp_V_last_V_U_ap_dummy_ce : STD_LOGIC;
    signal parser2icmp_V_last_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal parser2icmp_V_last_V_full_n : STD_LOGIC;
    signal parser2icmp_V_last_V_write : STD_LOGIC;
    signal parser2icmp_V_last_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal parser2icmp_V_last_V_empty_n : STD_LOGIC;
    signal parser2icmp_V_last_V_read : STD_LOGIC;
    signal parser2loopback_V_data_V_U_ap_dummy_ce : STD_LOGIC;
    signal parser2loopback_V_data_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal parser2loopback_V_data_V_full_n : STD_LOGIC;
    signal parser2loopback_V_data_V_write : STD_LOGIC;
    signal parser2loopback_V_data_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal parser2loopback_V_data_V_empty_n : STD_LOGIC;
    signal parser2loopback_V_data_V_read : STD_LOGIC;
    signal parser2loopback_V_strb_V_U_ap_dummy_ce : STD_LOGIC;
    signal parser2loopback_V_strb_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal parser2loopback_V_strb_V_full_n : STD_LOGIC;
    signal parser2loopback_V_strb_V_write : STD_LOGIC;
    signal parser2loopback_V_strb_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal parser2loopback_V_strb_V_empty_n : STD_LOGIC;
    signal parser2loopback_V_strb_V_read : STD_LOGIC;
    signal parser2loopback_V_user_V_U_ap_dummy_ce : STD_LOGIC;
    signal parser2loopback_V_user_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal parser2loopback_V_user_V_full_n : STD_LOGIC;
    signal parser2loopback_V_user_V_write : STD_LOGIC;
    signal parser2loopback_V_user_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal parser2loopback_V_user_V_empty_n : STD_LOGIC;
    signal parser2loopback_V_user_V_read : STD_LOGIC;
    signal parser2loopback_V_last_V_U_ap_dummy_ce : STD_LOGIC;
    signal parser2loopback_V_last_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal parser2loopback_V_last_V_full_n : STD_LOGIC;
    signal parser2loopback_V_last_V_write : STD_LOGIC;
    signal parser2loopback_V_last_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal parser2loopback_V_last_V_empty_n : STD_LOGIC;
    signal parser2loopback_V_last_V_read : STD_LOGIC;
    signal mod2merge_V_data_V_0_U_ap_dummy_ce : STD_LOGIC;
    signal mod2merge_V_data_V_0_din : STD_LOGIC_VECTOR (63 downto 0);
    signal mod2merge_V_data_V_0_full_n : STD_LOGIC;
    signal mod2merge_V_data_V_0_write : STD_LOGIC;
    signal mod2merge_V_data_V_0_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal mod2merge_V_data_V_0_empty_n : STD_LOGIC;
    signal mod2merge_V_data_V_0_read : STD_LOGIC;
    signal mod2merge_V_strb_V_0_U_ap_dummy_ce : STD_LOGIC;
    signal mod2merge_V_strb_V_0_din : STD_LOGIC_VECTOR (7 downto 0);
    signal mod2merge_V_strb_V_0_full_n : STD_LOGIC;
    signal mod2merge_V_strb_V_0_write : STD_LOGIC;
    signal mod2merge_V_strb_V_0_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal mod2merge_V_strb_V_0_empty_n : STD_LOGIC;
    signal mod2merge_V_strb_V_0_read : STD_LOGIC;
    signal mod2merge_V_user_V_0_U_ap_dummy_ce : STD_LOGIC;
    signal mod2merge_V_user_V_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal mod2merge_V_user_V_0_full_n : STD_LOGIC;
    signal mod2merge_V_user_V_0_write : STD_LOGIC;
    signal mod2merge_V_user_V_0_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal mod2merge_V_user_V_0_empty_n : STD_LOGIC;
    signal mod2merge_V_user_V_0_read : STD_LOGIC;
    signal mod2merge_V_last_V_0_U_ap_dummy_ce : STD_LOGIC;
    signal mod2merge_V_last_V_0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal mod2merge_V_last_V_0_full_n : STD_LOGIC;
    signal mod2merge_V_last_V_0_write : STD_LOGIC;
    signal mod2merge_V_last_V_0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal mod2merge_V_last_V_0_empty_n : STD_LOGIC;
    signal mod2merge_V_last_V_0_read : STD_LOGIC;
    signal cr2dropper_V_data_V_U_ap_dummy_ce : STD_LOGIC;
    signal cr2dropper_V_data_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal cr2dropper_V_data_V_full_n : STD_LOGIC;
    signal cr2dropper_V_data_V_write : STD_LOGIC;
    signal cr2dropper_V_data_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal cr2dropper_V_data_V_empty_n : STD_LOGIC;
    signal cr2dropper_V_data_V_read : STD_LOGIC;
    signal cr2dropper_V_strb_V_U_ap_dummy_ce : STD_LOGIC;
    signal cr2dropper_V_strb_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal cr2dropper_V_strb_V_full_n : STD_LOGIC;
    signal cr2dropper_V_strb_V_write : STD_LOGIC;
    signal cr2dropper_V_strb_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal cr2dropper_V_strb_V_empty_n : STD_LOGIC;
    signal cr2dropper_V_strb_V_read : STD_LOGIC;
    signal cr2dropper_V_user_V_U_ap_dummy_ce : STD_LOGIC;
    signal cr2dropper_V_user_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal cr2dropper_V_user_V_full_n : STD_LOGIC;
    signal cr2dropper_V_user_V_write : STD_LOGIC;
    signal cr2dropper_V_user_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal cr2dropper_V_user_V_empty_n : STD_LOGIC;
    signal cr2dropper_V_user_V_read : STD_LOGIC;
    signal cr2dropper_V_last_V_U_ap_dummy_ce : STD_LOGIC;
    signal cr2dropper_V_last_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal cr2dropper_V_last_V_full_n : STD_LOGIC;
    signal cr2dropper_V_last_V_write : STD_LOGIC;
    signal cr2dropper_V_last_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal cr2dropper_V_last_V_empty_n : STD_LOGIC;
    signal cr2dropper_V_last_V_read : STD_LOGIC;
    signal validBuffer_V_V_U_ap_dummy_ce : STD_LOGIC;
    signal validBuffer_V_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal validBuffer_V_V_full_n : STD_LOGIC;
    signal validBuffer_V_V_write : STD_LOGIC;
    signal validBuffer_V_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal validBuffer_V_V_empty_n : STD_LOGIC;
    signal validBuffer_V_V_read : STD_LOGIC;
    signal cr2checksum_V_V_U_ap_dummy_ce : STD_LOGIC;
    signal cr2checksum_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal cr2checksum_V_V_full_n : STD_LOGIC;
    signal cr2checksum_V_V_write : STD_LOGIC;
    signal cr2checksum_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal cr2checksum_V_V_empty_n : STD_LOGIC;
    signal cr2checksum_V_V_read : STD_LOGIC;
    signal drop2checksum_V_data_V_U_ap_dummy_ce : STD_LOGIC;
    signal drop2checksum_V_data_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal drop2checksum_V_data_V_full_n : STD_LOGIC;
    signal drop2checksum_V_data_V_write : STD_LOGIC;
    signal drop2checksum_V_data_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal drop2checksum_V_data_V_empty_n : STD_LOGIC;
    signal drop2checksum_V_data_V_read : STD_LOGIC;
    signal drop2checksum_V_strb_V_U_ap_dummy_ce : STD_LOGIC;
    signal drop2checksum_V_strb_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal drop2checksum_V_strb_V_full_n : STD_LOGIC;
    signal drop2checksum_V_strb_V_write : STD_LOGIC;
    signal drop2checksum_V_strb_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal drop2checksum_V_strb_V_empty_n : STD_LOGIC;
    signal drop2checksum_V_strb_V_read : STD_LOGIC;
    signal drop2checksum_V_user_V_U_ap_dummy_ce : STD_LOGIC;
    signal drop2checksum_V_user_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal drop2checksum_V_user_V_full_n : STD_LOGIC;
    signal drop2checksum_V_user_V_write : STD_LOGIC;
    signal drop2checksum_V_user_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal drop2checksum_V_user_V_empty_n : STD_LOGIC;
    signal drop2checksum_V_user_V_read : STD_LOGIC;
    signal drop2checksum_V_last_V_U_ap_dummy_ce : STD_LOGIC;
    signal drop2checksum_V_last_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal drop2checksum_V_last_V_full_n : STD_LOGIC;
    signal drop2checksum_V_last_V_write : STD_LOGIC;
    signal drop2checksum_V_last_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal drop2checksum_V_last_V_empty_n : STD_LOGIC;
    signal drop2checksum_V_last_V_read : STD_LOGIC;
    signal mod2merge_V_data_V_1_U_ap_dummy_ce : STD_LOGIC;
    signal mod2merge_V_data_V_1_din : STD_LOGIC_VECTOR (63 downto 0);
    signal mod2merge_V_data_V_1_full_n : STD_LOGIC;
    signal mod2merge_V_data_V_1_write : STD_LOGIC;
    signal mod2merge_V_data_V_1_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal mod2merge_V_data_V_1_empty_n : STD_LOGIC;
    signal mod2merge_V_data_V_1_read : STD_LOGIC;
    signal mod2merge_V_strb_V_1_U_ap_dummy_ce : STD_LOGIC;
    signal mod2merge_V_strb_V_1_din : STD_LOGIC_VECTOR (7 downto 0);
    signal mod2merge_V_strb_V_1_full_n : STD_LOGIC;
    signal mod2merge_V_strb_V_1_write : STD_LOGIC;
    signal mod2merge_V_strb_V_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal mod2merge_V_strb_V_1_empty_n : STD_LOGIC;
    signal mod2merge_V_strb_V_1_read : STD_LOGIC;
    signal mod2merge_V_user_V_1_U_ap_dummy_ce : STD_LOGIC;
    signal mod2merge_V_user_V_1_din : STD_LOGIC_VECTOR (127 downto 0);
    signal mod2merge_V_user_V_1_full_n : STD_LOGIC;
    signal mod2merge_V_user_V_1_write : STD_LOGIC;
    signal mod2merge_V_user_V_1_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal mod2merge_V_user_V_1_empty_n : STD_LOGIC;
    signal mod2merge_V_user_V_1_read : STD_LOGIC;
    signal mod2merge_V_last_V_1_U_ap_dummy_ce : STD_LOGIC;
    signal mod2merge_V_last_V_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal mod2merge_V_last_V_1_full_n : STD_LOGIC;
    signal mod2merge_V_last_V_1_write : STD_LOGIC;
    signal mod2merge_V_last_V_1_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal mod2merge_V_last_V_1_empty_n : STD_LOGIC;
    signal mod2merge_V_last_V_1_read : STD_LOGIC;
    signal mod2merge_V_data_V_2_U_ap_dummy_ce : STD_LOGIC;
    signal mod2merge_V_data_V_2_din : STD_LOGIC_VECTOR (63 downto 0);
    signal mod2merge_V_data_V_2_full_n : STD_LOGIC;
    signal mod2merge_V_data_V_2_write : STD_LOGIC;
    signal mod2merge_V_data_V_2_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal mod2merge_V_data_V_2_empty_n : STD_LOGIC;
    signal mod2merge_V_data_V_2_read : STD_LOGIC;
    signal mod2merge_V_strb_V_2_U_ap_dummy_ce : STD_LOGIC;
    signal mod2merge_V_strb_V_2_din : STD_LOGIC_VECTOR (7 downto 0);
    signal mod2merge_V_strb_V_2_full_n : STD_LOGIC;
    signal mod2merge_V_strb_V_2_write : STD_LOGIC;
    signal mod2merge_V_strb_V_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal mod2merge_V_strb_V_2_empty_n : STD_LOGIC;
    signal mod2merge_V_strb_V_2_read : STD_LOGIC;
    signal mod2merge_V_user_V_2_U_ap_dummy_ce : STD_LOGIC;
    signal mod2merge_V_user_V_2_din : STD_LOGIC_VECTOR (127 downto 0);
    signal mod2merge_V_user_V_2_full_n : STD_LOGIC;
    signal mod2merge_V_user_V_2_write : STD_LOGIC;
    signal mod2merge_V_user_V_2_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal mod2merge_V_user_V_2_empty_n : STD_LOGIC;
    signal mod2merge_V_user_V_2_read : STD_LOGIC;
    signal mod2merge_V_last_V_2_U_ap_dummy_ce : STD_LOGIC;
    signal mod2merge_V_last_V_2_din : STD_LOGIC_VECTOR (0 downto 0);
    signal mod2merge_V_last_V_2_full_n : STD_LOGIC;
    signal mod2merge_V_last_V_2_write : STD_LOGIC;
    signal mod2merge_V_last_V_2_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal mod2merge_V_last_V_2_empty_n : STD_LOGIC;
    signal mod2merge_V_last_V_2_read : STD_LOGIC;
    signal ap_reg_procdone_hlsExample_ethernetDetection_U0 : STD_LOGIC := '0';
    signal ap_sig_hs_done : STD_LOGIC;
    signal ap_reg_procdone_hlsExample_lengthAdjust_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_hlsExample_icmpDetection_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_hlsExample_arp_server_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_hlsExample_createReply_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_hlsExample_dropper_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_hlsExample_insertChecksum306_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_hlsExample_loopback307_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_hlsExample_merge_U0 : STD_LOGIC := '0';
    signal ap_CS : STD_LOGIC;
    signal ap_sig_top_allready : STD_LOGIC;
    signal ap_reg_ready_hlsExample_ethernetDetection_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sig_ready_hlsExample_ethernetDetection_U0_ap_ready : STD_LOGIC;
    signal ap_sig_start_in_hlsExample_ethernetDetection_U0_ap_start : STD_LOGIC;
    signal ap_reg_ready_hlsExample_arp_server_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sig_ready_hlsExample_arp_server_U0_ap_ready : STD_LOGIC;
    signal ap_sig_start_in_hlsExample_arp_server_U0_ap_start : STD_LOGIC;

    component hlsExample_ethernetDetection IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inData_TVALID : IN STD_LOGIC;
        inData_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        inData_TREADY : OUT STD_LOGIC;
        inData_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        inData_TUSER : IN STD_LOGIC_VECTOR (127 downto 0);
        inData_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        parser2arp_V_data_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        parser2arp_V_data_V_full_n : IN STD_LOGIC;
        parser2arp_V_data_V_write : OUT STD_LOGIC;
        parser2arp_V_strb_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        parser2arp_V_strb_V_full_n : IN STD_LOGIC;
        parser2arp_V_strb_V_write : OUT STD_LOGIC;
        parser2arp_V_user_V_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        parser2arp_V_user_V_full_n : IN STD_LOGIC;
        parser2arp_V_user_V_write : OUT STD_LOGIC;
        parser2arp_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        parser2arp_V_last_V_full_n : IN STD_LOGIC;
        parser2arp_V_last_V_write : OUT STD_LOGIC;
        macDetect2lengthCut_V_data_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        macDetect2lengthCut_V_data_V_full_n : IN STD_LOGIC;
        macDetect2lengthCut_V_data_V_write : OUT STD_LOGIC;
        macDetect2lengthCut_V_strb_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        macDetect2lengthCut_V_strb_V_full_n : IN STD_LOGIC;
        macDetect2lengthCut_V_strb_V_write : OUT STD_LOGIC;
        macDetect2lengthCut_V_user_V_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        macDetect2lengthCut_V_user_V_full_n : IN STD_LOGIC;
        macDetect2lengthCut_V_user_V_write : OUT STD_LOGIC;
        macDetect2lengthCut_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        macDetect2lengthCut_V_last_V_full_n : IN STD_LOGIC;
        macDetect2lengthCut_V_last_V_write : OUT STD_LOGIC );
    end component;


    component hlsExample_lengthAdjust IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        macDetect2lengthCut_V_data_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        macDetect2lengthCut_V_data_V_empty_n : IN STD_LOGIC;
        macDetect2lengthCut_V_data_V_read : OUT STD_LOGIC;
        macDetect2lengthCut_V_strb_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        macDetect2lengthCut_V_strb_V_empty_n : IN STD_LOGIC;
        macDetect2lengthCut_V_strb_V_read : OUT STD_LOGIC;
        macDetect2lengthCut_V_user_V_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        macDetect2lengthCut_V_user_V_empty_n : IN STD_LOGIC;
        macDetect2lengthCut_V_user_V_read : OUT STD_LOGIC;
        macDetect2lengthCut_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        macDetect2lengthCut_V_last_V_empty_n : IN STD_LOGIC;
        macDetect2lengthCut_V_last_V_read : OUT STD_LOGIC;
        cutLength2ipDetect_V_data_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        cutLength2ipDetect_V_data_V_full_n : IN STD_LOGIC;
        cutLength2ipDetect_V_data_V_write : OUT STD_LOGIC;
        cutLength2ipDetect_V_strb_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        cutLength2ipDetect_V_strb_V_full_n : IN STD_LOGIC;
        cutLength2ipDetect_V_strb_V_write : OUT STD_LOGIC;
        cutLength2ipDetect_V_user_V_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        cutLength2ipDetect_V_user_V_full_n : IN STD_LOGIC;
        cutLength2ipDetect_V_user_V_write : OUT STD_LOGIC;
        cutLength2ipDetect_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        cutLength2ipDetect_V_last_V_full_n : IN STD_LOGIC;
        cutLength2ipDetect_V_last_V_write : OUT STD_LOGIC );
    end component;


    component hlsExample_icmpDetection IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cutLength2ipDetect_V_data_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        cutLength2ipDetect_V_data_V_empty_n : IN STD_LOGIC;
        cutLength2ipDetect_V_data_V_read : OUT STD_LOGIC;
        cutLength2ipDetect_V_strb_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        cutLength2ipDetect_V_strb_V_empty_n : IN STD_LOGIC;
        cutLength2ipDetect_V_strb_V_read : OUT STD_LOGIC;
        cutLength2ipDetect_V_user_V_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        cutLength2ipDetect_V_user_V_empty_n : IN STD_LOGIC;
        cutLength2ipDetect_V_user_V_read : OUT STD_LOGIC;
        cutLength2ipDetect_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        cutLength2ipDetect_V_last_V_empty_n : IN STD_LOGIC;
        cutLength2ipDetect_V_last_V_read : OUT STD_LOGIC;
        parser2icmp_V_data_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        parser2icmp_V_data_V_full_n : IN STD_LOGIC;
        parser2icmp_V_data_V_write : OUT STD_LOGIC;
        parser2icmp_V_strb_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        parser2icmp_V_strb_V_full_n : IN STD_LOGIC;
        parser2icmp_V_strb_V_write : OUT STD_LOGIC;
        parser2icmp_V_user_V_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        parser2icmp_V_user_V_full_n : IN STD_LOGIC;
        parser2icmp_V_user_V_write : OUT STD_LOGIC;
        parser2icmp_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        parser2icmp_V_last_V_full_n : IN STD_LOGIC;
        parser2icmp_V_last_V_write : OUT STD_LOGIC;
        parser2loopback_V_data_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        parser2loopback_V_data_V_full_n : IN STD_LOGIC;
        parser2loopback_V_data_V_write : OUT STD_LOGIC;
        parser2loopback_V_strb_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        parser2loopback_V_strb_V_full_n : IN STD_LOGIC;
        parser2loopback_V_strb_V_write : OUT STD_LOGIC;
        parser2loopback_V_user_V_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        parser2loopback_V_user_V_full_n : IN STD_LOGIC;
        parser2loopback_V_user_V_write : OUT STD_LOGIC;
        parser2loopback_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        parser2loopback_V_last_V_full_n : IN STD_LOGIC;
        parser2loopback_V_last_V_write : OUT STD_LOGIC );
    end component;


    component hlsExample_arp_server IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        queryIP_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        queryIP_V_V_empty_n : IN STD_LOGIC;
        queryIP_V_V_read : OUT STD_LOGIC;
        returnMAC_V_V_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        returnMAC_V_V_full_n : IN STD_LOGIC;
        returnMAC_V_V_write : OUT STD_LOGIC;
        parser2arp_V_data_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        parser2arp_V_data_V_empty_n : IN STD_LOGIC;
        parser2arp_V_data_V_read : OUT STD_LOGIC;
        parser2arp_V_strb_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        parser2arp_V_strb_V_empty_n : IN STD_LOGIC;
        parser2arp_V_strb_V_read : OUT STD_LOGIC;
        parser2arp_V_user_V_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        parser2arp_V_user_V_empty_n : IN STD_LOGIC;
        parser2arp_V_user_V_read : OUT STD_LOGIC;
        parser2arp_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        parser2arp_V_last_V_empty_n : IN STD_LOGIC;
        parser2arp_V_last_V_read : OUT STD_LOGIC;
        mod2merge_V_data_V_0_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        mod2merge_V_data_V_0_full_n : IN STD_LOGIC;
        mod2merge_V_data_V_0_write : OUT STD_LOGIC;
        mod2merge_V_strb_V_0_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        mod2merge_V_strb_V_0_full_n : IN STD_LOGIC;
        mod2merge_V_strb_V_0_write : OUT STD_LOGIC;
        mod2merge_V_user_V_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        mod2merge_V_user_V_0_full_n : IN STD_LOGIC;
        mod2merge_V_user_V_0_write : OUT STD_LOGIC;
        mod2merge_V_last_V_0_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        mod2merge_V_last_V_0_full_n : IN STD_LOGIC;
        mod2merge_V_last_V_0_write : OUT STD_LOGIC );
    end component;


    component hlsExample_createReply IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cr2checksum_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        cr2checksum_V_V_full_n : IN STD_LOGIC;
        cr2checksum_V_V_write : OUT STD_LOGIC;
        validBuffer_V_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        validBuffer_V_V_full_n : IN STD_LOGIC;
        validBuffer_V_V_write : OUT STD_LOGIC;
        parser2icmp_V_data_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        parser2icmp_V_data_V_empty_n : IN STD_LOGIC;
        parser2icmp_V_data_V_read : OUT STD_LOGIC;
        parser2icmp_V_strb_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        parser2icmp_V_strb_V_empty_n : IN STD_LOGIC;
        parser2icmp_V_strb_V_read : OUT STD_LOGIC;
        parser2icmp_V_user_V_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        parser2icmp_V_user_V_empty_n : IN STD_LOGIC;
        parser2icmp_V_user_V_read : OUT STD_LOGIC;
        parser2icmp_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        parser2icmp_V_last_V_empty_n : IN STD_LOGIC;
        parser2icmp_V_last_V_read : OUT STD_LOGIC;
        cr2dropper_V_data_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        cr2dropper_V_data_V_full_n : IN STD_LOGIC;
        cr2dropper_V_data_V_write : OUT STD_LOGIC;
        cr2dropper_V_strb_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        cr2dropper_V_strb_V_full_n : IN STD_LOGIC;
        cr2dropper_V_strb_V_write : OUT STD_LOGIC;
        cr2dropper_V_user_V_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        cr2dropper_V_user_V_full_n : IN STD_LOGIC;
        cr2dropper_V_user_V_write : OUT STD_LOGIC;
        cr2dropper_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        cr2dropper_V_last_V_full_n : IN STD_LOGIC;
        cr2dropper_V_last_V_write : OUT STD_LOGIC );
    end component;


    component hlsExample_dropper IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        validBuffer_V_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        validBuffer_V_V_empty_n : IN STD_LOGIC;
        validBuffer_V_V_read : OUT STD_LOGIC;
        cr2dropper_V_data_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        cr2dropper_V_data_V_empty_n : IN STD_LOGIC;
        cr2dropper_V_data_V_read : OUT STD_LOGIC;
        cr2dropper_V_strb_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        cr2dropper_V_strb_V_empty_n : IN STD_LOGIC;
        cr2dropper_V_strb_V_read : OUT STD_LOGIC;
        cr2dropper_V_user_V_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        cr2dropper_V_user_V_empty_n : IN STD_LOGIC;
        cr2dropper_V_user_V_read : OUT STD_LOGIC;
        cr2dropper_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        cr2dropper_V_last_V_empty_n : IN STD_LOGIC;
        cr2dropper_V_last_V_read : OUT STD_LOGIC;
        drop2checksum_V_data_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        drop2checksum_V_data_V_full_n : IN STD_LOGIC;
        drop2checksum_V_data_V_write : OUT STD_LOGIC;
        drop2checksum_V_strb_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        drop2checksum_V_strb_V_full_n : IN STD_LOGIC;
        drop2checksum_V_strb_V_write : OUT STD_LOGIC;
        drop2checksum_V_user_V_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        drop2checksum_V_user_V_full_n : IN STD_LOGIC;
        drop2checksum_V_user_V_write : OUT STD_LOGIC;
        drop2checksum_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        drop2checksum_V_last_V_full_n : IN STD_LOGIC;
        drop2checksum_V_last_V_write : OUT STD_LOGIC );
    end component;


    component hlsExample_insertChecksum306 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cr2checksum_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        cr2checksum_V_V_empty_n : IN STD_LOGIC;
        cr2checksum_V_V_read : OUT STD_LOGIC;
        drop2checksum_V_data_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        drop2checksum_V_data_V_empty_n : IN STD_LOGIC;
        drop2checksum_V_data_V_read : OUT STD_LOGIC;
        drop2checksum_V_strb_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        drop2checksum_V_strb_V_empty_n : IN STD_LOGIC;
        drop2checksum_V_strb_V_read : OUT STD_LOGIC;
        drop2checksum_V_user_V_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        drop2checksum_V_user_V_empty_n : IN STD_LOGIC;
        drop2checksum_V_user_V_read : OUT STD_LOGIC;
        drop2checksum_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        drop2checksum_V_last_V_empty_n : IN STD_LOGIC;
        drop2checksum_V_last_V_read : OUT STD_LOGIC;
        mod2merge_V_data_V_1_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        mod2merge_V_data_V_1_full_n : IN STD_LOGIC;
        mod2merge_V_data_V_1_write : OUT STD_LOGIC;
        mod2merge_V_strb_V_1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        mod2merge_V_strb_V_1_full_n : IN STD_LOGIC;
        mod2merge_V_strb_V_1_write : OUT STD_LOGIC;
        mod2merge_V_user_V_1_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        mod2merge_V_user_V_1_full_n : IN STD_LOGIC;
        mod2merge_V_user_V_1_write : OUT STD_LOGIC;
        mod2merge_V_last_V_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        mod2merge_V_last_V_1_full_n : IN STD_LOGIC;
        mod2merge_V_last_V_1_write : OUT STD_LOGIC );
    end component;


    component hlsExample_loopback307 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        parser2loopback_V_data_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        parser2loopback_V_data_V_empty_n : IN STD_LOGIC;
        parser2loopback_V_data_V_read : OUT STD_LOGIC;
        parser2loopback_V_strb_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        parser2loopback_V_strb_V_empty_n : IN STD_LOGIC;
        parser2loopback_V_strb_V_read : OUT STD_LOGIC;
        parser2loopback_V_user_V_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        parser2loopback_V_user_V_empty_n : IN STD_LOGIC;
        parser2loopback_V_user_V_read : OUT STD_LOGIC;
        parser2loopback_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        parser2loopback_V_last_V_empty_n : IN STD_LOGIC;
        parser2loopback_V_last_V_read : OUT STD_LOGIC;
        mod2merge_V_data_V_2_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        mod2merge_V_data_V_2_full_n : IN STD_LOGIC;
        mod2merge_V_data_V_2_write : OUT STD_LOGIC;
        mod2merge_V_strb_V_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        mod2merge_V_strb_V_2_full_n : IN STD_LOGIC;
        mod2merge_V_strb_V_2_write : OUT STD_LOGIC;
        mod2merge_V_user_V_2_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        mod2merge_V_user_V_2_full_n : IN STD_LOGIC;
        mod2merge_V_user_V_2_write : OUT STD_LOGIC;
        mod2merge_V_last_V_2_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        mod2merge_V_last_V_2_full_n : IN STD_LOGIC;
        mod2merge_V_last_V_2_write : OUT STD_LOGIC );
    end component;


    component hlsExample_merge IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        outData_TREADY : IN STD_LOGIC;
        outData_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        outData_TVALID : OUT STD_LOGIC;
        outData_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        outData_TUSER : OUT STD_LOGIC_VECTOR (127 downto 0);
        outData_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        mod2merge_V_data_V_0_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        mod2merge_V_data_V_0_empty_n : IN STD_LOGIC;
        mod2merge_V_data_V_0_read : OUT STD_LOGIC;
        mod2merge_V_strb_V_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        mod2merge_V_strb_V_0_empty_n : IN STD_LOGIC;
        mod2merge_V_strb_V_0_read : OUT STD_LOGIC;
        mod2merge_V_user_V_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        mod2merge_V_user_V_0_empty_n : IN STD_LOGIC;
        mod2merge_V_user_V_0_read : OUT STD_LOGIC;
        mod2merge_V_last_V_0_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        mod2merge_V_last_V_0_empty_n : IN STD_LOGIC;
        mod2merge_V_last_V_0_read : OUT STD_LOGIC;
        mod2merge_V_data_V_1_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        mod2merge_V_data_V_1_empty_n : IN STD_LOGIC;
        mod2merge_V_data_V_1_read : OUT STD_LOGIC;
        mod2merge_V_strb_V_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        mod2merge_V_strb_V_1_empty_n : IN STD_LOGIC;
        mod2merge_V_strb_V_1_read : OUT STD_LOGIC;
        mod2merge_V_user_V_1_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        mod2merge_V_user_V_1_empty_n : IN STD_LOGIC;
        mod2merge_V_user_V_1_read : OUT STD_LOGIC;
        mod2merge_V_last_V_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        mod2merge_V_last_V_1_empty_n : IN STD_LOGIC;
        mod2merge_V_last_V_1_read : OUT STD_LOGIC;
        mod2merge_V_data_V_2_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        mod2merge_V_data_V_2_empty_n : IN STD_LOGIC;
        mod2merge_V_data_V_2_read : OUT STD_LOGIC;
        mod2merge_V_strb_V_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        mod2merge_V_strb_V_2_empty_n : IN STD_LOGIC;
        mod2merge_V_strb_V_2_read : OUT STD_LOGIC;
        mod2merge_V_user_V_2_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        mod2merge_V_user_V_2_empty_n : IN STD_LOGIC;
        mod2merge_V_user_V_2_read : OUT STD_LOGIC;
        mod2merge_V_last_V_2_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        mod2merge_V_last_V_2_empty_n : IN STD_LOGIC;
        mod2merge_V_last_V_2_read : OUT STD_LOGIC );
    end component;


    component FIFO_hlsExample_parser2arp_V_data_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_parser2arp_V_strb_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_parser2arp_V_user_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_parser2arp_V_last_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_macDetect2lengthCut_V_data_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_macDetect2lengthCut_V_strb_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_macDetect2lengthCut_V_user_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_macDetect2lengthCut_V_last_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_cutLength2ipDetect_V_data_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_cutLength2ipDetect_V_strb_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_cutLength2ipDetect_V_user_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_cutLength2ipDetect_V_last_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_parser2icmp_V_data_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_parser2icmp_V_strb_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_parser2icmp_V_user_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_parser2icmp_V_last_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_parser2loopback_V_data_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_parser2loopback_V_strb_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_parser2loopback_V_user_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_parser2loopback_V_last_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_mod2merge_V_data_V_0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_mod2merge_V_strb_V_0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_mod2merge_V_user_V_0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_mod2merge_V_last_V_0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_cr2dropper_V_data_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_cr2dropper_V_strb_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_cr2dropper_V_user_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_cr2dropper_V_last_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_validBuffer_V_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_cr2checksum_V_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_drop2checksum_V_data_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_drop2checksum_V_strb_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_drop2checksum_V_user_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_drop2checksum_V_last_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_mod2merge_V_data_V_1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_mod2merge_V_strb_V_1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_mod2merge_V_user_V_1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_mod2merge_V_last_V_1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_mod2merge_V_data_V_2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_mod2merge_V_strb_V_2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_mod2merge_V_user_V_2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_hlsExample_mod2merge_V_last_V_2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    hlsExample_ethernetDetection_U0 : component hlsExample_ethernetDetection
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => hlsExample_ethernetDetection_U0_ap_start,
        ap_done => hlsExample_ethernetDetection_U0_ap_done,
        ap_continue => hlsExample_ethernetDetection_U0_ap_continue,
        ap_idle => hlsExample_ethernetDetection_U0_ap_idle,
        ap_ready => hlsExample_ethernetDetection_U0_ap_ready,
        inData_TVALID => hlsExample_ethernetDetection_U0_inData_TVALID,
        inData_TDATA => hlsExample_ethernetDetection_U0_inData_TDATA,
        inData_TREADY => hlsExample_ethernetDetection_U0_inData_TREADY,
        inData_TSTRB => hlsExample_ethernetDetection_U0_inData_TSTRB,
        inData_TUSER => hlsExample_ethernetDetection_U0_inData_TUSER,
        inData_TLAST => hlsExample_ethernetDetection_U0_inData_TLAST,
        parser2arp_V_data_V_din => hlsExample_ethernetDetection_U0_parser2arp_V_data_V_din,
        parser2arp_V_data_V_full_n => hlsExample_ethernetDetection_U0_parser2arp_V_data_V_full_n,
        parser2arp_V_data_V_write => hlsExample_ethernetDetection_U0_parser2arp_V_data_V_write,
        parser2arp_V_strb_V_din => hlsExample_ethernetDetection_U0_parser2arp_V_strb_V_din,
        parser2arp_V_strb_V_full_n => hlsExample_ethernetDetection_U0_parser2arp_V_strb_V_full_n,
        parser2arp_V_strb_V_write => hlsExample_ethernetDetection_U0_parser2arp_V_strb_V_write,
        parser2arp_V_user_V_din => hlsExample_ethernetDetection_U0_parser2arp_V_user_V_din,
        parser2arp_V_user_V_full_n => hlsExample_ethernetDetection_U0_parser2arp_V_user_V_full_n,
        parser2arp_V_user_V_write => hlsExample_ethernetDetection_U0_parser2arp_V_user_V_write,
        parser2arp_V_last_V_din => hlsExample_ethernetDetection_U0_parser2arp_V_last_V_din,
        parser2arp_V_last_V_full_n => hlsExample_ethernetDetection_U0_parser2arp_V_last_V_full_n,
        parser2arp_V_last_V_write => hlsExample_ethernetDetection_U0_parser2arp_V_last_V_write,
        macDetect2lengthCut_V_data_V_din => hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_data_V_din,
        macDetect2lengthCut_V_data_V_full_n => hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_data_V_full_n,
        macDetect2lengthCut_V_data_V_write => hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_data_V_write,
        macDetect2lengthCut_V_strb_V_din => hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_strb_V_din,
        macDetect2lengthCut_V_strb_V_full_n => hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_strb_V_full_n,
        macDetect2lengthCut_V_strb_V_write => hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_strb_V_write,
        macDetect2lengthCut_V_user_V_din => hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_user_V_din,
        macDetect2lengthCut_V_user_V_full_n => hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_user_V_full_n,
        macDetect2lengthCut_V_user_V_write => hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_user_V_write,
        macDetect2lengthCut_V_last_V_din => hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_last_V_din,
        macDetect2lengthCut_V_last_V_full_n => hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_last_V_full_n,
        macDetect2lengthCut_V_last_V_write => hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_last_V_write);

    hlsExample_lengthAdjust_U0 : component hlsExample_lengthAdjust
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => hlsExample_lengthAdjust_U0_ap_start,
        ap_done => hlsExample_lengthAdjust_U0_ap_done,
        ap_continue => hlsExample_lengthAdjust_U0_ap_continue,
        ap_idle => hlsExample_lengthAdjust_U0_ap_idle,
        ap_ready => hlsExample_lengthAdjust_U0_ap_ready,
        macDetect2lengthCut_V_data_V_dout => hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_data_V_dout,
        macDetect2lengthCut_V_data_V_empty_n => hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_data_V_empty_n,
        macDetect2lengthCut_V_data_V_read => hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_data_V_read,
        macDetect2lengthCut_V_strb_V_dout => hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_strb_V_dout,
        macDetect2lengthCut_V_strb_V_empty_n => hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_strb_V_empty_n,
        macDetect2lengthCut_V_strb_V_read => hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_strb_V_read,
        macDetect2lengthCut_V_user_V_dout => hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_user_V_dout,
        macDetect2lengthCut_V_user_V_empty_n => hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_user_V_empty_n,
        macDetect2lengthCut_V_user_V_read => hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_user_V_read,
        macDetect2lengthCut_V_last_V_dout => hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_last_V_dout,
        macDetect2lengthCut_V_last_V_empty_n => hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_last_V_empty_n,
        macDetect2lengthCut_V_last_V_read => hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_last_V_read,
        cutLength2ipDetect_V_data_V_din => hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_data_V_din,
        cutLength2ipDetect_V_data_V_full_n => hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_data_V_full_n,
        cutLength2ipDetect_V_data_V_write => hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_data_V_write,
        cutLength2ipDetect_V_strb_V_din => hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_strb_V_din,
        cutLength2ipDetect_V_strb_V_full_n => hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_strb_V_full_n,
        cutLength2ipDetect_V_strb_V_write => hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_strb_V_write,
        cutLength2ipDetect_V_user_V_din => hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_user_V_din,
        cutLength2ipDetect_V_user_V_full_n => hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_user_V_full_n,
        cutLength2ipDetect_V_user_V_write => hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_user_V_write,
        cutLength2ipDetect_V_last_V_din => hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_last_V_din,
        cutLength2ipDetect_V_last_V_full_n => hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_last_V_full_n,
        cutLength2ipDetect_V_last_V_write => hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_last_V_write);

    hlsExample_icmpDetection_U0 : component hlsExample_icmpDetection
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => hlsExample_icmpDetection_U0_ap_start,
        ap_done => hlsExample_icmpDetection_U0_ap_done,
        ap_continue => hlsExample_icmpDetection_U0_ap_continue,
        ap_idle => hlsExample_icmpDetection_U0_ap_idle,
        ap_ready => hlsExample_icmpDetection_U0_ap_ready,
        cutLength2ipDetect_V_data_V_dout => hlsExample_icmpDetection_U0_cutLength2ipDetect_V_data_V_dout,
        cutLength2ipDetect_V_data_V_empty_n => hlsExample_icmpDetection_U0_cutLength2ipDetect_V_data_V_empty_n,
        cutLength2ipDetect_V_data_V_read => hlsExample_icmpDetection_U0_cutLength2ipDetect_V_data_V_read,
        cutLength2ipDetect_V_strb_V_dout => hlsExample_icmpDetection_U0_cutLength2ipDetect_V_strb_V_dout,
        cutLength2ipDetect_V_strb_V_empty_n => hlsExample_icmpDetection_U0_cutLength2ipDetect_V_strb_V_empty_n,
        cutLength2ipDetect_V_strb_V_read => hlsExample_icmpDetection_U0_cutLength2ipDetect_V_strb_V_read,
        cutLength2ipDetect_V_user_V_dout => hlsExample_icmpDetection_U0_cutLength2ipDetect_V_user_V_dout,
        cutLength2ipDetect_V_user_V_empty_n => hlsExample_icmpDetection_U0_cutLength2ipDetect_V_user_V_empty_n,
        cutLength2ipDetect_V_user_V_read => hlsExample_icmpDetection_U0_cutLength2ipDetect_V_user_V_read,
        cutLength2ipDetect_V_last_V_dout => hlsExample_icmpDetection_U0_cutLength2ipDetect_V_last_V_dout,
        cutLength2ipDetect_V_last_V_empty_n => hlsExample_icmpDetection_U0_cutLength2ipDetect_V_last_V_empty_n,
        cutLength2ipDetect_V_last_V_read => hlsExample_icmpDetection_U0_cutLength2ipDetect_V_last_V_read,
        parser2icmp_V_data_V_din => hlsExample_icmpDetection_U0_parser2icmp_V_data_V_din,
        parser2icmp_V_data_V_full_n => hlsExample_icmpDetection_U0_parser2icmp_V_data_V_full_n,
        parser2icmp_V_data_V_write => hlsExample_icmpDetection_U0_parser2icmp_V_data_V_write,
        parser2icmp_V_strb_V_din => hlsExample_icmpDetection_U0_parser2icmp_V_strb_V_din,
        parser2icmp_V_strb_V_full_n => hlsExample_icmpDetection_U0_parser2icmp_V_strb_V_full_n,
        parser2icmp_V_strb_V_write => hlsExample_icmpDetection_U0_parser2icmp_V_strb_V_write,
        parser2icmp_V_user_V_din => hlsExample_icmpDetection_U0_parser2icmp_V_user_V_din,
        parser2icmp_V_user_V_full_n => hlsExample_icmpDetection_U0_parser2icmp_V_user_V_full_n,
        parser2icmp_V_user_V_write => hlsExample_icmpDetection_U0_parser2icmp_V_user_V_write,
        parser2icmp_V_last_V_din => hlsExample_icmpDetection_U0_parser2icmp_V_last_V_din,
        parser2icmp_V_last_V_full_n => hlsExample_icmpDetection_U0_parser2icmp_V_last_V_full_n,
        parser2icmp_V_last_V_write => hlsExample_icmpDetection_U0_parser2icmp_V_last_V_write,
        parser2loopback_V_data_V_din => hlsExample_icmpDetection_U0_parser2loopback_V_data_V_din,
        parser2loopback_V_data_V_full_n => hlsExample_icmpDetection_U0_parser2loopback_V_data_V_full_n,
        parser2loopback_V_data_V_write => hlsExample_icmpDetection_U0_parser2loopback_V_data_V_write,
        parser2loopback_V_strb_V_din => hlsExample_icmpDetection_U0_parser2loopback_V_strb_V_din,
        parser2loopback_V_strb_V_full_n => hlsExample_icmpDetection_U0_parser2loopback_V_strb_V_full_n,
        parser2loopback_V_strb_V_write => hlsExample_icmpDetection_U0_parser2loopback_V_strb_V_write,
        parser2loopback_V_user_V_din => hlsExample_icmpDetection_U0_parser2loopback_V_user_V_din,
        parser2loopback_V_user_V_full_n => hlsExample_icmpDetection_U0_parser2loopback_V_user_V_full_n,
        parser2loopback_V_user_V_write => hlsExample_icmpDetection_U0_parser2loopback_V_user_V_write,
        parser2loopback_V_last_V_din => hlsExample_icmpDetection_U0_parser2loopback_V_last_V_din,
        parser2loopback_V_last_V_full_n => hlsExample_icmpDetection_U0_parser2loopback_V_last_V_full_n,
        parser2loopback_V_last_V_write => hlsExample_icmpDetection_U0_parser2loopback_V_last_V_write);

    hlsExample_arp_server_U0 : component hlsExample_arp_server
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => hlsExample_arp_server_U0_ap_start,
        ap_done => hlsExample_arp_server_U0_ap_done,
        ap_continue => hlsExample_arp_server_U0_ap_continue,
        ap_idle => hlsExample_arp_server_U0_ap_idle,
        ap_ready => hlsExample_arp_server_U0_ap_ready,
        queryIP_V_V_dout => hlsExample_arp_server_U0_queryIP_V_V_dout,
        queryIP_V_V_empty_n => hlsExample_arp_server_U0_queryIP_V_V_empty_n,
        queryIP_V_V_read => hlsExample_arp_server_U0_queryIP_V_V_read,
        returnMAC_V_V_din => hlsExample_arp_server_U0_returnMAC_V_V_din,
        returnMAC_V_V_full_n => hlsExample_arp_server_U0_returnMAC_V_V_full_n,
        returnMAC_V_V_write => hlsExample_arp_server_U0_returnMAC_V_V_write,
        parser2arp_V_data_V_dout => hlsExample_arp_server_U0_parser2arp_V_data_V_dout,
        parser2arp_V_data_V_empty_n => hlsExample_arp_server_U0_parser2arp_V_data_V_empty_n,
        parser2arp_V_data_V_read => hlsExample_arp_server_U0_parser2arp_V_data_V_read,
        parser2arp_V_strb_V_dout => hlsExample_arp_server_U0_parser2arp_V_strb_V_dout,
        parser2arp_V_strb_V_empty_n => hlsExample_arp_server_U0_parser2arp_V_strb_V_empty_n,
        parser2arp_V_strb_V_read => hlsExample_arp_server_U0_parser2arp_V_strb_V_read,
        parser2arp_V_user_V_dout => hlsExample_arp_server_U0_parser2arp_V_user_V_dout,
        parser2arp_V_user_V_empty_n => hlsExample_arp_server_U0_parser2arp_V_user_V_empty_n,
        parser2arp_V_user_V_read => hlsExample_arp_server_U0_parser2arp_V_user_V_read,
        parser2arp_V_last_V_dout => hlsExample_arp_server_U0_parser2arp_V_last_V_dout,
        parser2arp_V_last_V_empty_n => hlsExample_arp_server_U0_parser2arp_V_last_V_empty_n,
        parser2arp_V_last_V_read => hlsExample_arp_server_U0_parser2arp_V_last_V_read,
        mod2merge_V_data_V_0_din => hlsExample_arp_server_U0_mod2merge_V_data_V_0_din,
        mod2merge_V_data_V_0_full_n => hlsExample_arp_server_U0_mod2merge_V_data_V_0_full_n,
        mod2merge_V_data_V_0_write => hlsExample_arp_server_U0_mod2merge_V_data_V_0_write,
        mod2merge_V_strb_V_0_din => hlsExample_arp_server_U0_mod2merge_V_strb_V_0_din,
        mod2merge_V_strb_V_0_full_n => hlsExample_arp_server_U0_mod2merge_V_strb_V_0_full_n,
        mod2merge_V_strb_V_0_write => hlsExample_arp_server_U0_mod2merge_V_strb_V_0_write,
        mod2merge_V_user_V_0_din => hlsExample_arp_server_U0_mod2merge_V_user_V_0_din,
        mod2merge_V_user_V_0_full_n => hlsExample_arp_server_U0_mod2merge_V_user_V_0_full_n,
        mod2merge_V_user_V_0_write => hlsExample_arp_server_U0_mod2merge_V_user_V_0_write,
        mod2merge_V_last_V_0_din => hlsExample_arp_server_U0_mod2merge_V_last_V_0_din,
        mod2merge_V_last_V_0_full_n => hlsExample_arp_server_U0_mod2merge_V_last_V_0_full_n,
        mod2merge_V_last_V_0_write => hlsExample_arp_server_U0_mod2merge_V_last_V_0_write);

    hlsExample_createReply_U0 : component hlsExample_createReply
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => hlsExample_createReply_U0_ap_start,
        ap_done => hlsExample_createReply_U0_ap_done,
        ap_continue => hlsExample_createReply_U0_ap_continue,
        ap_idle => hlsExample_createReply_U0_ap_idle,
        ap_ready => hlsExample_createReply_U0_ap_ready,
        cr2checksum_V_V_din => hlsExample_createReply_U0_cr2checksum_V_V_din,
        cr2checksum_V_V_full_n => hlsExample_createReply_U0_cr2checksum_V_V_full_n,
        cr2checksum_V_V_write => hlsExample_createReply_U0_cr2checksum_V_V_write,
        validBuffer_V_V_din => hlsExample_createReply_U0_validBuffer_V_V_din,
        validBuffer_V_V_full_n => hlsExample_createReply_U0_validBuffer_V_V_full_n,
        validBuffer_V_V_write => hlsExample_createReply_U0_validBuffer_V_V_write,
        parser2icmp_V_data_V_dout => hlsExample_createReply_U0_parser2icmp_V_data_V_dout,
        parser2icmp_V_data_V_empty_n => hlsExample_createReply_U0_parser2icmp_V_data_V_empty_n,
        parser2icmp_V_data_V_read => hlsExample_createReply_U0_parser2icmp_V_data_V_read,
        parser2icmp_V_strb_V_dout => hlsExample_createReply_U0_parser2icmp_V_strb_V_dout,
        parser2icmp_V_strb_V_empty_n => hlsExample_createReply_U0_parser2icmp_V_strb_V_empty_n,
        parser2icmp_V_strb_V_read => hlsExample_createReply_U0_parser2icmp_V_strb_V_read,
        parser2icmp_V_user_V_dout => hlsExample_createReply_U0_parser2icmp_V_user_V_dout,
        parser2icmp_V_user_V_empty_n => hlsExample_createReply_U0_parser2icmp_V_user_V_empty_n,
        parser2icmp_V_user_V_read => hlsExample_createReply_U0_parser2icmp_V_user_V_read,
        parser2icmp_V_last_V_dout => hlsExample_createReply_U0_parser2icmp_V_last_V_dout,
        parser2icmp_V_last_V_empty_n => hlsExample_createReply_U0_parser2icmp_V_last_V_empty_n,
        parser2icmp_V_last_V_read => hlsExample_createReply_U0_parser2icmp_V_last_V_read,
        cr2dropper_V_data_V_din => hlsExample_createReply_U0_cr2dropper_V_data_V_din,
        cr2dropper_V_data_V_full_n => hlsExample_createReply_U0_cr2dropper_V_data_V_full_n,
        cr2dropper_V_data_V_write => hlsExample_createReply_U0_cr2dropper_V_data_V_write,
        cr2dropper_V_strb_V_din => hlsExample_createReply_U0_cr2dropper_V_strb_V_din,
        cr2dropper_V_strb_V_full_n => hlsExample_createReply_U0_cr2dropper_V_strb_V_full_n,
        cr2dropper_V_strb_V_write => hlsExample_createReply_U0_cr2dropper_V_strb_V_write,
        cr2dropper_V_user_V_din => hlsExample_createReply_U0_cr2dropper_V_user_V_din,
        cr2dropper_V_user_V_full_n => hlsExample_createReply_U0_cr2dropper_V_user_V_full_n,
        cr2dropper_V_user_V_write => hlsExample_createReply_U0_cr2dropper_V_user_V_write,
        cr2dropper_V_last_V_din => hlsExample_createReply_U0_cr2dropper_V_last_V_din,
        cr2dropper_V_last_V_full_n => hlsExample_createReply_U0_cr2dropper_V_last_V_full_n,
        cr2dropper_V_last_V_write => hlsExample_createReply_U0_cr2dropper_V_last_V_write);

    hlsExample_dropper_U0 : component hlsExample_dropper
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => hlsExample_dropper_U0_ap_start,
        ap_done => hlsExample_dropper_U0_ap_done,
        ap_continue => hlsExample_dropper_U0_ap_continue,
        ap_idle => hlsExample_dropper_U0_ap_idle,
        ap_ready => hlsExample_dropper_U0_ap_ready,
        validBuffer_V_V_dout => hlsExample_dropper_U0_validBuffer_V_V_dout,
        validBuffer_V_V_empty_n => hlsExample_dropper_U0_validBuffer_V_V_empty_n,
        validBuffer_V_V_read => hlsExample_dropper_U0_validBuffer_V_V_read,
        cr2dropper_V_data_V_dout => hlsExample_dropper_U0_cr2dropper_V_data_V_dout,
        cr2dropper_V_data_V_empty_n => hlsExample_dropper_U0_cr2dropper_V_data_V_empty_n,
        cr2dropper_V_data_V_read => hlsExample_dropper_U0_cr2dropper_V_data_V_read,
        cr2dropper_V_strb_V_dout => hlsExample_dropper_U0_cr2dropper_V_strb_V_dout,
        cr2dropper_V_strb_V_empty_n => hlsExample_dropper_U0_cr2dropper_V_strb_V_empty_n,
        cr2dropper_V_strb_V_read => hlsExample_dropper_U0_cr2dropper_V_strb_V_read,
        cr2dropper_V_user_V_dout => hlsExample_dropper_U0_cr2dropper_V_user_V_dout,
        cr2dropper_V_user_V_empty_n => hlsExample_dropper_U0_cr2dropper_V_user_V_empty_n,
        cr2dropper_V_user_V_read => hlsExample_dropper_U0_cr2dropper_V_user_V_read,
        cr2dropper_V_last_V_dout => hlsExample_dropper_U0_cr2dropper_V_last_V_dout,
        cr2dropper_V_last_V_empty_n => hlsExample_dropper_U0_cr2dropper_V_last_V_empty_n,
        cr2dropper_V_last_V_read => hlsExample_dropper_U0_cr2dropper_V_last_V_read,
        drop2checksum_V_data_V_din => hlsExample_dropper_U0_drop2checksum_V_data_V_din,
        drop2checksum_V_data_V_full_n => hlsExample_dropper_U0_drop2checksum_V_data_V_full_n,
        drop2checksum_V_data_V_write => hlsExample_dropper_U0_drop2checksum_V_data_V_write,
        drop2checksum_V_strb_V_din => hlsExample_dropper_U0_drop2checksum_V_strb_V_din,
        drop2checksum_V_strb_V_full_n => hlsExample_dropper_U0_drop2checksum_V_strb_V_full_n,
        drop2checksum_V_strb_V_write => hlsExample_dropper_U0_drop2checksum_V_strb_V_write,
        drop2checksum_V_user_V_din => hlsExample_dropper_U0_drop2checksum_V_user_V_din,
        drop2checksum_V_user_V_full_n => hlsExample_dropper_U0_drop2checksum_V_user_V_full_n,
        drop2checksum_V_user_V_write => hlsExample_dropper_U0_drop2checksum_V_user_V_write,
        drop2checksum_V_last_V_din => hlsExample_dropper_U0_drop2checksum_V_last_V_din,
        drop2checksum_V_last_V_full_n => hlsExample_dropper_U0_drop2checksum_V_last_V_full_n,
        drop2checksum_V_last_V_write => hlsExample_dropper_U0_drop2checksum_V_last_V_write);

    hlsExample_insertChecksum306_U0 : component hlsExample_insertChecksum306
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => hlsExample_insertChecksum306_U0_ap_start,
        ap_done => hlsExample_insertChecksum306_U0_ap_done,
        ap_continue => hlsExample_insertChecksum306_U0_ap_continue,
        ap_idle => hlsExample_insertChecksum306_U0_ap_idle,
        ap_ready => hlsExample_insertChecksum306_U0_ap_ready,
        cr2checksum_V_V_dout => hlsExample_insertChecksum306_U0_cr2checksum_V_V_dout,
        cr2checksum_V_V_empty_n => hlsExample_insertChecksum306_U0_cr2checksum_V_V_empty_n,
        cr2checksum_V_V_read => hlsExample_insertChecksum306_U0_cr2checksum_V_V_read,
        drop2checksum_V_data_V_dout => hlsExample_insertChecksum306_U0_drop2checksum_V_data_V_dout,
        drop2checksum_V_data_V_empty_n => hlsExample_insertChecksum306_U0_drop2checksum_V_data_V_empty_n,
        drop2checksum_V_data_V_read => hlsExample_insertChecksum306_U0_drop2checksum_V_data_V_read,
        drop2checksum_V_strb_V_dout => hlsExample_insertChecksum306_U0_drop2checksum_V_strb_V_dout,
        drop2checksum_V_strb_V_empty_n => hlsExample_insertChecksum306_U0_drop2checksum_V_strb_V_empty_n,
        drop2checksum_V_strb_V_read => hlsExample_insertChecksum306_U0_drop2checksum_V_strb_V_read,
        drop2checksum_V_user_V_dout => hlsExample_insertChecksum306_U0_drop2checksum_V_user_V_dout,
        drop2checksum_V_user_V_empty_n => hlsExample_insertChecksum306_U0_drop2checksum_V_user_V_empty_n,
        drop2checksum_V_user_V_read => hlsExample_insertChecksum306_U0_drop2checksum_V_user_V_read,
        drop2checksum_V_last_V_dout => hlsExample_insertChecksum306_U0_drop2checksum_V_last_V_dout,
        drop2checksum_V_last_V_empty_n => hlsExample_insertChecksum306_U0_drop2checksum_V_last_V_empty_n,
        drop2checksum_V_last_V_read => hlsExample_insertChecksum306_U0_drop2checksum_V_last_V_read,
        mod2merge_V_data_V_1_din => hlsExample_insertChecksum306_U0_mod2merge_V_data_V_1_din,
        mod2merge_V_data_V_1_full_n => hlsExample_insertChecksum306_U0_mod2merge_V_data_V_1_full_n,
        mod2merge_V_data_V_1_write => hlsExample_insertChecksum306_U0_mod2merge_V_data_V_1_write,
        mod2merge_V_strb_V_1_din => hlsExample_insertChecksum306_U0_mod2merge_V_strb_V_1_din,
        mod2merge_V_strb_V_1_full_n => hlsExample_insertChecksum306_U0_mod2merge_V_strb_V_1_full_n,
        mod2merge_V_strb_V_1_write => hlsExample_insertChecksum306_U0_mod2merge_V_strb_V_1_write,
        mod2merge_V_user_V_1_din => hlsExample_insertChecksum306_U0_mod2merge_V_user_V_1_din,
        mod2merge_V_user_V_1_full_n => hlsExample_insertChecksum306_U0_mod2merge_V_user_V_1_full_n,
        mod2merge_V_user_V_1_write => hlsExample_insertChecksum306_U0_mod2merge_V_user_V_1_write,
        mod2merge_V_last_V_1_din => hlsExample_insertChecksum306_U0_mod2merge_V_last_V_1_din,
        mod2merge_V_last_V_1_full_n => hlsExample_insertChecksum306_U0_mod2merge_V_last_V_1_full_n,
        mod2merge_V_last_V_1_write => hlsExample_insertChecksum306_U0_mod2merge_V_last_V_1_write);

    hlsExample_loopback307_U0 : component hlsExample_loopback307
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => hlsExample_loopback307_U0_ap_start,
        ap_done => hlsExample_loopback307_U0_ap_done,
        ap_continue => hlsExample_loopback307_U0_ap_continue,
        ap_idle => hlsExample_loopback307_U0_ap_idle,
        ap_ready => hlsExample_loopback307_U0_ap_ready,
        parser2loopback_V_data_V_dout => hlsExample_loopback307_U0_parser2loopback_V_data_V_dout,
        parser2loopback_V_data_V_empty_n => hlsExample_loopback307_U0_parser2loopback_V_data_V_empty_n,
        parser2loopback_V_data_V_read => hlsExample_loopback307_U0_parser2loopback_V_data_V_read,
        parser2loopback_V_strb_V_dout => hlsExample_loopback307_U0_parser2loopback_V_strb_V_dout,
        parser2loopback_V_strb_V_empty_n => hlsExample_loopback307_U0_parser2loopback_V_strb_V_empty_n,
        parser2loopback_V_strb_V_read => hlsExample_loopback307_U0_parser2loopback_V_strb_V_read,
        parser2loopback_V_user_V_dout => hlsExample_loopback307_U0_parser2loopback_V_user_V_dout,
        parser2loopback_V_user_V_empty_n => hlsExample_loopback307_U0_parser2loopback_V_user_V_empty_n,
        parser2loopback_V_user_V_read => hlsExample_loopback307_U0_parser2loopback_V_user_V_read,
        parser2loopback_V_last_V_dout => hlsExample_loopback307_U0_parser2loopback_V_last_V_dout,
        parser2loopback_V_last_V_empty_n => hlsExample_loopback307_U0_parser2loopback_V_last_V_empty_n,
        parser2loopback_V_last_V_read => hlsExample_loopback307_U0_parser2loopback_V_last_V_read,
        mod2merge_V_data_V_2_din => hlsExample_loopback307_U0_mod2merge_V_data_V_2_din,
        mod2merge_V_data_V_2_full_n => hlsExample_loopback307_U0_mod2merge_V_data_V_2_full_n,
        mod2merge_V_data_V_2_write => hlsExample_loopback307_U0_mod2merge_V_data_V_2_write,
        mod2merge_V_strb_V_2_din => hlsExample_loopback307_U0_mod2merge_V_strb_V_2_din,
        mod2merge_V_strb_V_2_full_n => hlsExample_loopback307_U0_mod2merge_V_strb_V_2_full_n,
        mod2merge_V_strb_V_2_write => hlsExample_loopback307_U0_mod2merge_V_strb_V_2_write,
        mod2merge_V_user_V_2_din => hlsExample_loopback307_U0_mod2merge_V_user_V_2_din,
        mod2merge_V_user_V_2_full_n => hlsExample_loopback307_U0_mod2merge_V_user_V_2_full_n,
        mod2merge_V_user_V_2_write => hlsExample_loopback307_U0_mod2merge_V_user_V_2_write,
        mod2merge_V_last_V_2_din => hlsExample_loopback307_U0_mod2merge_V_last_V_2_din,
        mod2merge_V_last_V_2_full_n => hlsExample_loopback307_U0_mod2merge_V_last_V_2_full_n,
        mod2merge_V_last_V_2_write => hlsExample_loopback307_U0_mod2merge_V_last_V_2_write);

    hlsExample_merge_U0 : component hlsExample_merge
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => hlsExample_merge_U0_ap_start,
        ap_done => hlsExample_merge_U0_ap_done,
        ap_continue => hlsExample_merge_U0_ap_continue,
        ap_idle => hlsExample_merge_U0_ap_idle,
        ap_ready => hlsExample_merge_U0_ap_ready,
        outData_TREADY => hlsExample_merge_U0_outData_TREADY,
        outData_TDATA => hlsExample_merge_U0_outData_TDATA,
        outData_TVALID => hlsExample_merge_U0_outData_TVALID,
        outData_TSTRB => hlsExample_merge_U0_outData_TSTRB,
        outData_TUSER => hlsExample_merge_U0_outData_TUSER,
        outData_TLAST => hlsExample_merge_U0_outData_TLAST,
        mod2merge_V_data_V_0_dout => hlsExample_merge_U0_mod2merge_V_data_V_0_dout,
        mod2merge_V_data_V_0_empty_n => hlsExample_merge_U0_mod2merge_V_data_V_0_empty_n,
        mod2merge_V_data_V_0_read => hlsExample_merge_U0_mod2merge_V_data_V_0_read,
        mod2merge_V_strb_V_0_dout => hlsExample_merge_U0_mod2merge_V_strb_V_0_dout,
        mod2merge_V_strb_V_0_empty_n => hlsExample_merge_U0_mod2merge_V_strb_V_0_empty_n,
        mod2merge_V_strb_V_0_read => hlsExample_merge_U0_mod2merge_V_strb_V_0_read,
        mod2merge_V_user_V_0_dout => hlsExample_merge_U0_mod2merge_V_user_V_0_dout,
        mod2merge_V_user_V_0_empty_n => hlsExample_merge_U0_mod2merge_V_user_V_0_empty_n,
        mod2merge_V_user_V_0_read => hlsExample_merge_U0_mod2merge_V_user_V_0_read,
        mod2merge_V_last_V_0_dout => hlsExample_merge_U0_mod2merge_V_last_V_0_dout,
        mod2merge_V_last_V_0_empty_n => hlsExample_merge_U0_mod2merge_V_last_V_0_empty_n,
        mod2merge_V_last_V_0_read => hlsExample_merge_U0_mod2merge_V_last_V_0_read,
        mod2merge_V_data_V_1_dout => hlsExample_merge_U0_mod2merge_V_data_V_1_dout,
        mod2merge_V_data_V_1_empty_n => hlsExample_merge_U0_mod2merge_V_data_V_1_empty_n,
        mod2merge_V_data_V_1_read => hlsExample_merge_U0_mod2merge_V_data_V_1_read,
        mod2merge_V_strb_V_1_dout => hlsExample_merge_U0_mod2merge_V_strb_V_1_dout,
        mod2merge_V_strb_V_1_empty_n => hlsExample_merge_U0_mod2merge_V_strb_V_1_empty_n,
        mod2merge_V_strb_V_1_read => hlsExample_merge_U0_mod2merge_V_strb_V_1_read,
        mod2merge_V_user_V_1_dout => hlsExample_merge_U0_mod2merge_V_user_V_1_dout,
        mod2merge_V_user_V_1_empty_n => hlsExample_merge_U0_mod2merge_V_user_V_1_empty_n,
        mod2merge_V_user_V_1_read => hlsExample_merge_U0_mod2merge_V_user_V_1_read,
        mod2merge_V_last_V_1_dout => hlsExample_merge_U0_mod2merge_V_last_V_1_dout,
        mod2merge_V_last_V_1_empty_n => hlsExample_merge_U0_mod2merge_V_last_V_1_empty_n,
        mod2merge_V_last_V_1_read => hlsExample_merge_U0_mod2merge_V_last_V_1_read,
        mod2merge_V_data_V_2_dout => hlsExample_merge_U0_mod2merge_V_data_V_2_dout,
        mod2merge_V_data_V_2_empty_n => hlsExample_merge_U0_mod2merge_V_data_V_2_empty_n,
        mod2merge_V_data_V_2_read => hlsExample_merge_U0_mod2merge_V_data_V_2_read,
        mod2merge_V_strb_V_2_dout => hlsExample_merge_U0_mod2merge_V_strb_V_2_dout,
        mod2merge_V_strb_V_2_empty_n => hlsExample_merge_U0_mod2merge_V_strb_V_2_empty_n,
        mod2merge_V_strb_V_2_read => hlsExample_merge_U0_mod2merge_V_strb_V_2_read,
        mod2merge_V_user_V_2_dout => hlsExample_merge_U0_mod2merge_V_user_V_2_dout,
        mod2merge_V_user_V_2_empty_n => hlsExample_merge_U0_mod2merge_V_user_V_2_empty_n,
        mod2merge_V_user_V_2_read => hlsExample_merge_U0_mod2merge_V_user_V_2_read,
        mod2merge_V_last_V_2_dout => hlsExample_merge_U0_mod2merge_V_last_V_2_dout,
        mod2merge_V_last_V_2_empty_n => hlsExample_merge_U0_mod2merge_V_last_V_2_empty_n,
        mod2merge_V_last_V_2_read => hlsExample_merge_U0_mod2merge_V_last_V_2_read);

    parser2arp_V_data_V_U : component FIFO_hlsExample_parser2arp_V_data_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => parser2arp_V_data_V_U_ap_dummy_ce,
        if_write_ce => parser2arp_V_data_V_U_ap_dummy_ce,
        if_din => parser2arp_V_data_V_din,
        if_full_n => parser2arp_V_data_V_full_n,
        if_write => parser2arp_V_data_V_write,
        if_dout => parser2arp_V_data_V_dout,
        if_empty_n => parser2arp_V_data_V_empty_n,
        if_read => parser2arp_V_data_V_read);

    parser2arp_V_strb_V_U : component FIFO_hlsExample_parser2arp_V_strb_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => parser2arp_V_strb_V_U_ap_dummy_ce,
        if_write_ce => parser2arp_V_strb_V_U_ap_dummy_ce,
        if_din => parser2arp_V_strb_V_din,
        if_full_n => parser2arp_V_strb_V_full_n,
        if_write => parser2arp_V_strb_V_write,
        if_dout => parser2arp_V_strb_V_dout,
        if_empty_n => parser2arp_V_strb_V_empty_n,
        if_read => parser2arp_V_strb_V_read);

    parser2arp_V_user_V_U : component FIFO_hlsExample_parser2arp_V_user_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => parser2arp_V_user_V_U_ap_dummy_ce,
        if_write_ce => parser2arp_V_user_V_U_ap_dummy_ce,
        if_din => parser2arp_V_user_V_din,
        if_full_n => parser2arp_V_user_V_full_n,
        if_write => parser2arp_V_user_V_write,
        if_dout => parser2arp_V_user_V_dout,
        if_empty_n => parser2arp_V_user_V_empty_n,
        if_read => parser2arp_V_user_V_read);

    parser2arp_V_last_V_U : component FIFO_hlsExample_parser2arp_V_last_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => parser2arp_V_last_V_U_ap_dummy_ce,
        if_write_ce => parser2arp_V_last_V_U_ap_dummy_ce,
        if_din => parser2arp_V_last_V_din,
        if_full_n => parser2arp_V_last_V_full_n,
        if_write => parser2arp_V_last_V_write,
        if_dout => parser2arp_V_last_V_dout,
        if_empty_n => parser2arp_V_last_V_empty_n,
        if_read => parser2arp_V_last_V_read);

    macDetect2lengthCut_V_data_V_U : component FIFO_hlsExample_macDetect2lengthCut_V_data_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => macDetect2lengthCut_V_data_V_U_ap_dummy_ce,
        if_write_ce => macDetect2lengthCut_V_data_V_U_ap_dummy_ce,
        if_din => macDetect2lengthCut_V_data_V_din,
        if_full_n => macDetect2lengthCut_V_data_V_full_n,
        if_write => macDetect2lengthCut_V_data_V_write,
        if_dout => macDetect2lengthCut_V_data_V_dout,
        if_empty_n => macDetect2lengthCut_V_data_V_empty_n,
        if_read => macDetect2lengthCut_V_data_V_read);

    macDetect2lengthCut_V_strb_V_U : component FIFO_hlsExample_macDetect2lengthCut_V_strb_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => macDetect2lengthCut_V_strb_V_U_ap_dummy_ce,
        if_write_ce => macDetect2lengthCut_V_strb_V_U_ap_dummy_ce,
        if_din => macDetect2lengthCut_V_strb_V_din,
        if_full_n => macDetect2lengthCut_V_strb_V_full_n,
        if_write => macDetect2lengthCut_V_strb_V_write,
        if_dout => macDetect2lengthCut_V_strb_V_dout,
        if_empty_n => macDetect2lengthCut_V_strb_V_empty_n,
        if_read => macDetect2lengthCut_V_strb_V_read);

    macDetect2lengthCut_V_user_V_U : component FIFO_hlsExample_macDetect2lengthCut_V_user_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => macDetect2lengthCut_V_user_V_U_ap_dummy_ce,
        if_write_ce => macDetect2lengthCut_V_user_V_U_ap_dummy_ce,
        if_din => macDetect2lengthCut_V_user_V_din,
        if_full_n => macDetect2lengthCut_V_user_V_full_n,
        if_write => macDetect2lengthCut_V_user_V_write,
        if_dout => macDetect2lengthCut_V_user_V_dout,
        if_empty_n => macDetect2lengthCut_V_user_V_empty_n,
        if_read => macDetect2lengthCut_V_user_V_read);

    macDetect2lengthCut_V_last_V_U : component FIFO_hlsExample_macDetect2lengthCut_V_last_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => macDetect2lengthCut_V_last_V_U_ap_dummy_ce,
        if_write_ce => macDetect2lengthCut_V_last_V_U_ap_dummy_ce,
        if_din => macDetect2lengthCut_V_last_V_din,
        if_full_n => macDetect2lengthCut_V_last_V_full_n,
        if_write => macDetect2lengthCut_V_last_V_write,
        if_dout => macDetect2lengthCut_V_last_V_dout,
        if_empty_n => macDetect2lengthCut_V_last_V_empty_n,
        if_read => macDetect2lengthCut_V_last_V_read);

    cutLength2ipDetect_V_data_V_U : component FIFO_hlsExample_cutLength2ipDetect_V_data_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => cutLength2ipDetect_V_data_V_U_ap_dummy_ce,
        if_write_ce => cutLength2ipDetect_V_data_V_U_ap_dummy_ce,
        if_din => cutLength2ipDetect_V_data_V_din,
        if_full_n => cutLength2ipDetect_V_data_V_full_n,
        if_write => cutLength2ipDetect_V_data_V_write,
        if_dout => cutLength2ipDetect_V_data_V_dout,
        if_empty_n => cutLength2ipDetect_V_data_V_empty_n,
        if_read => cutLength2ipDetect_V_data_V_read);

    cutLength2ipDetect_V_strb_V_U : component FIFO_hlsExample_cutLength2ipDetect_V_strb_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => cutLength2ipDetect_V_strb_V_U_ap_dummy_ce,
        if_write_ce => cutLength2ipDetect_V_strb_V_U_ap_dummy_ce,
        if_din => cutLength2ipDetect_V_strb_V_din,
        if_full_n => cutLength2ipDetect_V_strb_V_full_n,
        if_write => cutLength2ipDetect_V_strb_V_write,
        if_dout => cutLength2ipDetect_V_strb_V_dout,
        if_empty_n => cutLength2ipDetect_V_strb_V_empty_n,
        if_read => cutLength2ipDetect_V_strb_V_read);

    cutLength2ipDetect_V_user_V_U : component FIFO_hlsExample_cutLength2ipDetect_V_user_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => cutLength2ipDetect_V_user_V_U_ap_dummy_ce,
        if_write_ce => cutLength2ipDetect_V_user_V_U_ap_dummy_ce,
        if_din => cutLength2ipDetect_V_user_V_din,
        if_full_n => cutLength2ipDetect_V_user_V_full_n,
        if_write => cutLength2ipDetect_V_user_V_write,
        if_dout => cutLength2ipDetect_V_user_V_dout,
        if_empty_n => cutLength2ipDetect_V_user_V_empty_n,
        if_read => cutLength2ipDetect_V_user_V_read);

    cutLength2ipDetect_V_last_V_U : component FIFO_hlsExample_cutLength2ipDetect_V_last_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => cutLength2ipDetect_V_last_V_U_ap_dummy_ce,
        if_write_ce => cutLength2ipDetect_V_last_V_U_ap_dummy_ce,
        if_din => cutLength2ipDetect_V_last_V_din,
        if_full_n => cutLength2ipDetect_V_last_V_full_n,
        if_write => cutLength2ipDetect_V_last_V_write,
        if_dout => cutLength2ipDetect_V_last_V_dout,
        if_empty_n => cutLength2ipDetect_V_last_V_empty_n,
        if_read => cutLength2ipDetect_V_last_V_read);

    parser2icmp_V_data_V_U : component FIFO_hlsExample_parser2icmp_V_data_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => parser2icmp_V_data_V_U_ap_dummy_ce,
        if_write_ce => parser2icmp_V_data_V_U_ap_dummy_ce,
        if_din => parser2icmp_V_data_V_din,
        if_full_n => parser2icmp_V_data_V_full_n,
        if_write => parser2icmp_V_data_V_write,
        if_dout => parser2icmp_V_data_V_dout,
        if_empty_n => parser2icmp_V_data_V_empty_n,
        if_read => parser2icmp_V_data_V_read);

    parser2icmp_V_strb_V_U : component FIFO_hlsExample_parser2icmp_V_strb_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => parser2icmp_V_strb_V_U_ap_dummy_ce,
        if_write_ce => parser2icmp_V_strb_V_U_ap_dummy_ce,
        if_din => parser2icmp_V_strb_V_din,
        if_full_n => parser2icmp_V_strb_V_full_n,
        if_write => parser2icmp_V_strb_V_write,
        if_dout => parser2icmp_V_strb_V_dout,
        if_empty_n => parser2icmp_V_strb_V_empty_n,
        if_read => parser2icmp_V_strb_V_read);

    parser2icmp_V_user_V_U : component FIFO_hlsExample_parser2icmp_V_user_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => parser2icmp_V_user_V_U_ap_dummy_ce,
        if_write_ce => parser2icmp_V_user_V_U_ap_dummy_ce,
        if_din => parser2icmp_V_user_V_din,
        if_full_n => parser2icmp_V_user_V_full_n,
        if_write => parser2icmp_V_user_V_write,
        if_dout => parser2icmp_V_user_V_dout,
        if_empty_n => parser2icmp_V_user_V_empty_n,
        if_read => parser2icmp_V_user_V_read);

    parser2icmp_V_last_V_U : component FIFO_hlsExample_parser2icmp_V_last_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => parser2icmp_V_last_V_U_ap_dummy_ce,
        if_write_ce => parser2icmp_V_last_V_U_ap_dummy_ce,
        if_din => parser2icmp_V_last_V_din,
        if_full_n => parser2icmp_V_last_V_full_n,
        if_write => parser2icmp_V_last_V_write,
        if_dout => parser2icmp_V_last_V_dout,
        if_empty_n => parser2icmp_V_last_V_empty_n,
        if_read => parser2icmp_V_last_V_read);

    parser2loopback_V_data_V_U : component FIFO_hlsExample_parser2loopback_V_data_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => parser2loopback_V_data_V_U_ap_dummy_ce,
        if_write_ce => parser2loopback_V_data_V_U_ap_dummy_ce,
        if_din => parser2loopback_V_data_V_din,
        if_full_n => parser2loopback_V_data_V_full_n,
        if_write => parser2loopback_V_data_V_write,
        if_dout => parser2loopback_V_data_V_dout,
        if_empty_n => parser2loopback_V_data_V_empty_n,
        if_read => parser2loopback_V_data_V_read);

    parser2loopback_V_strb_V_U : component FIFO_hlsExample_parser2loopback_V_strb_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => parser2loopback_V_strb_V_U_ap_dummy_ce,
        if_write_ce => parser2loopback_V_strb_V_U_ap_dummy_ce,
        if_din => parser2loopback_V_strb_V_din,
        if_full_n => parser2loopback_V_strb_V_full_n,
        if_write => parser2loopback_V_strb_V_write,
        if_dout => parser2loopback_V_strb_V_dout,
        if_empty_n => parser2loopback_V_strb_V_empty_n,
        if_read => parser2loopback_V_strb_V_read);

    parser2loopback_V_user_V_U : component FIFO_hlsExample_parser2loopback_V_user_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => parser2loopback_V_user_V_U_ap_dummy_ce,
        if_write_ce => parser2loopback_V_user_V_U_ap_dummy_ce,
        if_din => parser2loopback_V_user_V_din,
        if_full_n => parser2loopback_V_user_V_full_n,
        if_write => parser2loopback_V_user_V_write,
        if_dout => parser2loopback_V_user_V_dout,
        if_empty_n => parser2loopback_V_user_V_empty_n,
        if_read => parser2loopback_V_user_V_read);

    parser2loopback_V_last_V_U : component FIFO_hlsExample_parser2loopback_V_last_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => parser2loopback_V_last_V_U_ap_dummy_ce,
        if_write_ce => parser2loopback_V_last_V_U_ap_dummy_ce,
        if_din => parser2loopback_V_last_V_din,
        if_full_n => parser2loopback_V_last_V_full_n,
        if_write => parser2loopback_V_last_V_write,
        if_dout => parser2loopback_V_last_V_dout,
        if_empty_n => parser2loopback_V_last_V_empty_n,
        if_read => parser2loopback_V_last_V_read);

    mod2merge_V_data_V_0_U : component FIFO_hlsExample_mod2merge_V_data_V_0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => mod2merge_V_data_V_0_U_ap_dummy_ce,
        if_write_ce => mod2merge_V_data_V_0_U_ap_dummy_ce,
        if_din => mod2merge_V_data_V_0_din,
        if_full_n => mod2merge_V_data_V_0_full_n,
        if_write => mod2merge_V_data_V_0_write,
        if_dout => mod2merge_V_data_V_0_dout,
        if_empty_n => mod2merge_V_data_V_0_empty_n,
        if_read => mod2merge_V_data_V_0_read);

    mod2merge_V_strb_V_0_U : component FIFO_hlsExample_mod2merge_V_strb_V_0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => mod2merge_V_strb_V_0_U_ap_dummy_ce,
        if_write_ce => mod2merge_V_strb_V_0_U_ap_dummy_ce,
        if_din => mod2merge_V_strb_V_0_din,
        if_full_n => mod2merge_V_strb_V_0_full_n,
        if_write => mod2merge_V_strb_V_0_write,
        if_dout => mod2merge_V_strb_V_0_dout,
        if_empty_n => mod2merge_V_strb_V_0_empty_n,
        if_read => mod2merge_V_strb_V_0_read);

    mod2merge_V_user_V_0_U : component FIFO_hlsExample_mod2merge_V_user_V_0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => mod2merge_V_user_V_0_U_ap_dummy_ce,
        if_write_ce => mod2merge_V_user_V_0_U_ap_dummy_ce,
        if_din => mod2merge_V_user_V_0_din,
        if_full_n => mod2merge_V_user_V_0_full_n,
        if_write => mod2merge_V_user_V_0_write,
        if_dout => mod2merge_V_user_V_0_dout,
        if_empty_n => mod2merge_V_user_V_0_empty_n,
        if_read => mod2merge_V_user_V_0_read);

    mod2merge_V_last_V_0_U : component FIFO_hlsExample_mod2merge_V_last_V_0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => mod2merge_V_last_V_0_U_ap_dummy_ce,
        if_write_ce => mod2merge_V_last_V_0_U_ap_dummy_ce,
        if_din => mod2merge_V_last_V_0_din,
        if_full_n => mod2merge_V_last_V_0_full_n,
        if_write => mod2merge_V_last_V_0_write,
        if_dout => mod2merge_V_last_V_0_dout,
        if_empty_n => mod2merge_V_last_V_0_empty_n,
        if_read => mod2merge_V_last_V_0_read);

    cr2dropper_V_data_V_U : component FIFO_hlsExample_cr2dropper_V_data_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => cr2dropper_V_data_V_U_ap_dummy_ce,
        if_write_ce => cr2dropper_V_data_V_U_ap_dummy_ce,
        if_din => cr2dropper_V_data_V_din,
        if_full_n => cr2dropper_V_data_V_full_n,
        if_write => cr2dropper_V_data_V_write,
        if_dout => cr2dropper_V_data_V_dout,
        if_empty_n => cr2dropper_V_data_V_empty_n,
        if_read => cr2dropper_V_data_V_read);

    cr2dropper_V_strb_V_U : component FIFO_hlsExample_cr2dropper_V_strb_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => cr2dropper_V_strb_V_U_ap_dummy_ce,
        if_write_ce => cr2dropper_V_strb_V_U_ap_dummy_ce,
        if_din => cr2dropper_V_strb_V_din,
        if_full_n => cr2dropper_V_strb_V_full_n,
        if_write => cr2dropper_V_strb_V_write,
        if_dout => cr2dropper_V_strb_V_dout,
        if_empty_n => cr2dropper_V_strb_V_empty_n,
        if_read => cr2dropper_V_strb_V_read);

    cr2dropper_V_user_V_U : component FIFO_hlsExample_cr2dropper_V_user_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => cr2dropper_V_user_V_U_ap_dummy_ce,
        if_write_ce => cr2dropper_V_user_V_U_ap_dummy_ce,
        if_din => cr2dropper_V_user_V_din,
        if_full_n => cr2dropper_V_user_V_full_n,
        if_write => cr2dropper_V_user_V_write,
        if_dout => cr2dropper_V_user_V_dout,
        if_empty_n => cr2dropper_V_user_V_empty_n,
        if_read => cr2dropper_V_user_V_read);

    cr2dropper_V_last_V_U : component FIFO_hlsExample_cr2dropper_V_last_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => cr2dropper_V_last_V_U_ap_dummy_ce,
        if_write_ce => cr2dropper_V_last_V_U_ap_dummy_ce,
        if_din => cr2dropper_V_last_V_din,
        if_full_n => cr2dropper_V_last_V_full_n,
        if_write => cr2dropper_V_last_V_write,
        if_dout => cr2dropper_V_last_V_dout,
        if_empty_n => cr2dropper_V_last_V_empty_n,
        if_read => cr2dropper_V_last_V_read);

    validBuffer_V_V_U : component FIFO_hlsExample_validBuffer_V_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => validBuffer_V_V_U_ap_dummy_ce,
        if_write_ce => validBuffer_V_V_U_ap_dummy_ce,
        if_din => validBuffer_V_V_din,
        if_full_n => validBuffer_V_V_full_n,
        if_write => validBuffer_V_V_write,
        if_dout => validBuffer_V_V_dout,
        if_empty_n => validBuffer_V_V_empty_n,
        if_read => validBuffer_V_V_read);

    cr2checksum_V_V_U : component FIFO_hlsExample_cr2checksum_V_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => cr2checksum_V_V_U_ap_dummy_ce,
        if_write_ce => cr2checksum_V_V_U_ap_dummy_ce,
        if_din => cr2checksum_V_V_din,
        if_full_n => cr2checksum_V_V_full_n,
        if_write => cr2checksum_V_V_write,
        if_dout => cr2checksum_V_V_dout,
        if_empty_n => cr2checksum_V_V_empty_n,
        if_read => cr2checksum_V_V_read);

    drop2checksum_V_data_V_U : component FIFO_hlsExample_drop2checksum_V_data_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => drop2checksum_V_data_V_U_ap_dummy_ce,
        if_write_ce => drop2checksum_V_data_V_U_ap_dummy_ce,
        if_din => drop2checksum_V_data_V_din,
        if_full_n => drop2checksum_V_data_V_full_n,
        if_write => drop2checksum_V_data_V_write,
        if_dout => drop2checksum_V_data_V_dout,
        if_empty_n => drop2checksum_V_data_V_empty_n,
        if_read => drop2checksum_V_data_V_read);

    drop2checksum_V_strb_V_U : component FIFO_hlsExample_drop2checksum_V_strb_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => drop2checksum_V_strb_V_U_ap_dummy_ce,
        if_write_ce => drop2checksum_V_strb_V_U_ap_dummy_ce,
        if_din => drop2checksum_V_strb_V_din,
        if_full_n => drop2checksum_V_strb_V_full_n,
        if_write => drop2checksum_V_strb_V_write,
        if_dout => drop2checksum_V_strb_V_dout,
        if_empty_n => drop2checksum_V_strb_V_empty_n,
        if_read => drop2checksum_V_strb_V_read);

    drop2checksum_V_user_V_U : component FIFO_hlsExample_drop2checksum_V_user_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => drop2checksum_V_user_V_U_ap_dummy_ce,
        if_write_ce => drop2checksum_V_user_V_U_ap_dummy_ce,
        if_din => drop2checksum_V_user_V_din,
        if_full_n => drop2checksum_V_user_V_full_n,
        if_write => drop2checksum_V_user_V_write,
        if_dout => drop2checksum_V_user_V_dout,
        if_empty_n => drop2checksum_V_user_V_empty_n,
        if_read => drop2checksum_V_user_V_read);

    drop2checksum_V_last_V_U : component FIFO_hlsExample_drop2checksum_V_last_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => drop2checksum_V_last_V_U_ap_dummy_ce,
        if_write_ce => drop2checksum_V_last_V_U_ap_dummy_ce,
        if_din => drop2checksum_V_last_V_din,
        if_full_n => drop2checksum_V_last_V_full_n,
        if_write => drop2checksum_V_last_V_write,
        if_dout => drop2checksum_V_last_V_dout,
        if_empty_n => drop2checksum_V_last_V_empty_n,
        if_read => drop2checksum_V_last_V_read);

    mod2merge_V_data_V_1_U : component FIFO_hlsExample_mod2merge_V_data_V_1
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => mod2merge_V_data_V_1_U_ap_dummy_ce,
        if_write_ce => mod2merge_V_data_V_1_U_ap_dummy_ce,
        if_din => mod2merge_V_data_V_1_din,
        if_full_n => mod2merge_V_data_V_1_full_n,
        if_write => mod2merge_V_data_V_1_write,
        if_dout => mod2merge_V_data_V_1_dout,
        if_empty_n => mod2merge_V_data_V_1_empty_n,
        if_read => mod2merge_V_data_V_1_read);

    mod2merge_V_strb_V_1_U : component FIFO_hlsExample_mod2merge_V_strb_V_1
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => mod2merge_V_strb_V_1_U_ap_dummy_ce,
        if_write_ce => mod2merge_V_strb_V_1_U_ap_dummy_ce,
        if_din => mod2merge_V_strb_V_1_din,
        if_full_n => mod2merge_V_strb_V_1_full_n,
        if_write => mod2merge_V_strb_V_1_write,
        if_dout => mod2merge_V_strb_V_1_dout,
        if_empty_n => mod2merge_V_strb_V_1_empty_n,
        if_read => mod2merge_V_strb_V_1_read);

    mod2merge_V_user_V_1_U : component FIFO_hlsExample_mod2merge_V_user_V_1
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => mod2merge_V_user_V_1_U_ap_dummy_ce,
        if_write_ce => mod2merge_V_user_V_1_U_ap_dummy_ce,
        if_din => mod2merge_V_user_V_1_din,
        if_full_n => mod2merge_V_user_V_1_full_n,
        if_write => mod2merge_V_user_V_1_write,
        if_dout => mod2merge_V_user_V_1_dout,
        if_empty_n => mod2merge_V_user_V_1_empty_n,
        if_read => mod2merge_V_user_V_1_read);

    mod2merge_V_last_V_1_U : component FIFO_hlsExample_mod2merge_V_last_V_1
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => mod2merge_V_last_V_1_U_ap_dummy_ce,
        if_write_ce => mod2merge_V_last_V_1_U_ap_dummy_ce,
        if_din => mod2merge_V_last_V_1_din,
        if_full_n => mod2merge_V_last_V_1_full_n,
        if_write => mod2merge_V_last_V_1_write,
        if_dout => mod2merge_V_last_V_1_dout,
        if_empty_n => mod2merge_V_last_V_1_empty_n,
        if_read => mod2merge_V_last_V_1_read);

    mod2merge_V_data_V_2_U : component FIFO_hlsExample_mod2merge_V_data_V_2
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => mod2merge_V_data_V_2_U_ap_dummy_ce,
        if_write_ce => mod2merge_V_data_V_2_U_ap_dummy_ce,
        if_din => mod2merge_V_data_V_2_din,
        if_full_n => mod2merge_V_data_V_2_full_n,
        if_write => mod2merge_V_data_V_2_write,
        if_dout => mod2merge_V_data_V_2_dout,
        if_empty_n => mod2merge_V_data_V_2_empty_n,
        if_read => mod2merge_V_data_V_2_read);

    mod2merge_V_strb_V_2_U : component FIFO_hlsExample_mod2merge_V_strb_V_2
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => mod2merge_V_strb_V_2_U_ap_dummy_ce,
        if_write_ce => mod2merge_V_strb_V_2_U_ap_dummy_ce,
        if_din => mod2merge_V_strb_V_2_din,
        if_full_n => mod2merge_V_strb_V_2_full_n,
        if_write => mod2merge_V_strb_V_2_write,
        if_dout => mod2merge_V_strb_V_2_dout,
        if_empty_n => mod2merge_V_strb_V_2_empty_n,
        if_read => mod2merge_V_strb_V_2_read);

    mod2merge_V_user_V_2_U : component FIFO_hlsExample_mod2merge_V_user_V_2
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => mod2merge_V_user_V_2_U_ap_dummy_ce,
        if_write_ce => mod2merge_V_user_V_2_U_ap_dummy_ce,
        if_din => mod2merge_V_user_V_2_din,
        if_full_n => mod2merge_V_user_V_2_full_n,
        if_write => mod2merge_V_user_V_2_write,
        if_dout => mod2merge_V_user_V_2_dout,
        if_empty_n => mod2merge_V_user_V_2_empty_n,
        if_read => mod2merge_V_user_V_2_read);

    mod2merge_V_last_V_2_U : component FIFO_hlsExample_mod2merge_V_last_V_2
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => mod2merge_V_last_V_2_U_ap_dummy_ce,
        if_write_ce => mod2merge_V_last_V_2_U_ap_dummy_ce,
        if_din => mod2merge_V_last_V_2_din,
        if_full_n => mod2merge_V_last_V_2_full_n,
        if_write => mod2merge_V_last_V_2_write,
        if_dout => mod2merge_V_last_V_2_dout,
        if_empty_n => mod2merge_V_last_V_2_empty_n,
        if_read => mod2merge_V_last_V_2_read);





    -- ap_reg_procdone_hlsExample_arp_server_U0 assign process. --
    ap_reg_procdone_hlsExample_arp_server_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_hlsExample_arp_server_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_hlsExample_arp_server_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = hlsExample_arp_server_U0_ap_done)) then 
                    ap_reg_procdone_hlsExample_arp_server_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_hlsExample_createReply_U0 assign process. --
    ap_reg_procdone_hlsExample_createReply_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_hlsExample_createReply_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_hlsExample_createReply_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = hlsExample_createReply_U0_ap_done)) then 
                    ap_reg_procdone_hlsExample_createReply_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_hlsExample_dropper_U0 assign process. --
    ap_reg_procdone_hlsExample_dropper_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_hlsExample_dropper_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_hlsExample_dropper_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = hlsExample_dropper_U0_ap_done)) then 
                    ap_reg_procdone_hlsExample_dropper_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_hlsExample_ethernetDetection_U0 assign process. --
    ap_reg_procdone_hlsExample_ethernetDetection_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_hlsExample_ethernetDetection_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_hlsExample_ethernetDetection_U0 <= ap_const_logic_0;
                elsif ((hlsExample_ethernetDetection_U0_ap_done = ap_const_logic_1)) then 
                    ap_reg_procdone_hlsExample_ethernetDetection_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_hlsExample_icmpDetection_U0 assign process. --
    ap_reg_procdone_hlsExample_icmpDetection_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_hlsExample_icmpDetection_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_hlsExample_icmpDetection_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = hlsExample_icmpDetection_U0_ap_done)) then 
                    ap_reg_procdone_hlsExample_icmpDetection_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_hlsExample_insertChecksum306_U0 assign process. --
    ap_reg_procdone_hlsExample_insertChecksum306_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_hlsExample_insertChecksum306_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_hlsExample_insertChecksum306_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = hlsExample_insertChecksum306_U0_ap_done)) then 
                    ap_reg_procdone_hlsExample_insertChecksum306_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_hlsExample_lengthAdjust_U0 assign process. --
    ap_reg_procdone_hlsExample_lengthAdjust_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_hlsExample_lengthAdjust_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_hlsExample_lengthAdjust_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = hlsExample_lengthAdjust_U0_ap_done)) then 
                    ap_reg_procdone_hlsExample_lengthAdjust_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_hlsExample_loopback307_U0 assign process. --
    ap_reg_procdone_hlsExample_loopback307_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_hlsExample_loopback307_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_hlsExample_loopback307_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = hlsExample_loopback307_U0_ap_done)) then 
                    ap_reg_procdone_hlsExample_loopback307_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_hlsExample_merge_U0 assign process. --
    ap_reg_procdone_hlsExample_merge_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_hlsExample_merge_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_hlsExample_merge_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = hlsExample_merge_U0_ap_done)) then 
                    ap_reg_procdone_hlsExample_merge_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_hlsExample_arp_server_U0_ap_ready assign process. --
    ap_reg_ready_hlsExample_arp_server_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_hlsExample_arp_server_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_start) and (ap_const_logic_1 = ap_sig_top_allready))) then 
                    ap_reg_ready_hlsExample_arp_server_U0_ap_ready <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = hlsExample_arp_server_U0_ap_ready)) then 
                    ap_reg_ready_hlsExample_arp_server_U0_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_hlsExample_ethernetDetection_U0_ap_ready assign process. --
    ap_reg_ready_hlsExample_ethernetDetection_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_hlsExample_ethernetDetection_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_start) and (ap_const_logic_1 = ap_sig_top_allready))) then 
                    ap_reg_ready_hlsExample_ethernetDetection_U0_ap_ready <= ap_const_logic_0;
                elsif ((hlsExample_ethernetDetection_U0_ap_ready = ap_const_logic_1)) then 
                    ap_reg_ready_hlsExample_ethernetDetection_U0_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- hlsExample_createReply_U0_ap_start assign process. --
    hlsExample_createReply_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                hlsExample_createReply_U0_ap_start <= ap_const_logic_0;
            else
                hlsExample_createReply_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    -- hlsExample_dropper_U0_ap_start assign process. --
    hlsExample_dropper_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                hlsExample_dropper_U0_ap_start <= ap_const_logic_0;
            else
                hlsExample_dropper_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    -- hlsExample_icmpDetection_U0_ap_start assign process. --
    hlsExample_icmpDetection_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                hlsExample_icmpDetection_U0_ap_start <= ap_const_logic_0;
            else
                hlsExample_icmpDetection_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    -- hlsExample_insertChecksum306_U0_ap_start assign process. --
    hlsExample_insertChecksum306_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                hlsExample_insertChecksum306_U0_ap_start <= ap_const_logic_0;
            else
                hlsExample_insertChecksum306_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    -- hlsExample_lengthAdjust_U0_ap_start assign process. --
    hlsExample_lengthAdjust_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                hlsExample_lengthAdjust_U0_ap_start <= ap_const_logic_0;
            else
                hlsExample_lengthAdjust_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    -- hlsExample_loopback307_U0_ap_start assign process. --
    hlsExample_loopback307_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                hlsExample_loopback307_U0_ap_start <= ap_const_logic_0;
            else
                hlsExample_loopback307_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    -- hlsExample_merge_U0_ap_start assign process. --
    hlsExample_merge_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                hlsExample_merge_U0_ap_start <= ap_const_logic_0;
            else
                hlsExample_merge_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    -- ap_CS assign process. --
    ap_CS_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_CS <= ap_const_logic_0;
        end if;
    end process;
    ap_done <= ap_sig_hs_done;

    -- ap_idle assign process. --
    ap_idle_assign_proc : process(hlsExample_ethernetDetection_U0_ap_idle, hlsExample_lengthAdjust_U0_ap_idle, hlsExample_icmpDetection_U0_ap_idle, hlsExample_arp_server_U0_ap_idle, hlsExample_createReply_U0_ap_idle, hlsExample_dropper_U0_ap_idle, hlsExample_insertChecksum306_U0_ap_idle, hlsExample_loopback307_U0_ap_idle, hlsExample_merge_U0_ap_idle)
    begin
        if (((hlsExample_ethernetDetection_U0_ap_idle = ap_const_logic_1) and (ap_const_logic_1 = hlsExample_lengthAdjust_U0_ap_idle) and (ap_const_logic_1 = hlsExample_icmpDetection_U0_ap_idle) and (ap_const_logic_1 = hlsExample_arp_server_U0_ap_idle) and (ap_const_logic_1 = hlsExample_createReply_U0_ap_idle) and (ap_const_logic_1 = hlsExample_dropper_U0_ap_idle) and (ap_const_logic_1 = hlsExample_insertChecksum306_U0_ap_idle) and (ap_const_logic_1 = hlsExample_loopback307_U0_ap_idle) and (ap_const_logic_1 = hlsExample_merge_U0_ap_idle))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= ap_sig_top_allready;

    -- ap_rst_n_inv assign process. --
    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sig_hs_continue <= ap_sig_hs_done;

    -- ap_sig_hs_done assign process. --
    ap_sig_hs_done_assign_proc : process(ap_reg_procdone_hlsExample_arp_server_U0, ap_reg_procdone_hlsExample_merge_U0)
    begin
        if (((ap_const_logic_1 = ap_reg_procdone_hlsExample_arp_server_U0) and (ap_const_logic_1 = ap_reg_procdone_hlsExample_merge_U0))) then 
            ap_sig_hs_done <= ap_const_logic_1;
        else 
            ap_sig_hs_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_ready_hlsExample_arp_server_U0_ap_ready assign process. --
    ap_sig_ready_hlsExample_arp_server_U0_ap_ready_assign_proc : process(hlsExample_arp_server_U0_ap_ready, ap_reg_ready_hlsExample_arp_server_U0_ap_ready)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_hlsExample_arp_server_U0_ap_ready)) then 
            ap_sig_ready_hlsExample_arp_server_U0_ap_ready <= hlsExample_arp_server_U0_ap_ready;
        else 
            ap_sig_ready_hlsExample_arp_server_U0_ap_ready <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_hlsExample_ethernetDetection_U0_ap_ready assign process. --
    ap_sig_ready_hlsExample_ethernetDetection_U0_ap_ready_assign_proc : process(hlsExample_ethernetDetection_U0_ap_ready, ap_reg_ready_hlsExample_ethernetDetection_U0_ap_ready)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_hlsExample_ethernetDetection_U0_ap_ready)) then 
            ap_sig_ready_hlsExample_ethernetDetection_U0_ap_ready <= hlsExample_ethernetDetection_U0_ap_ready;
        else 
            ap_sig_ready_hlsExample_ethernetDetection_U0_ap_ready <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_start_in_hlsExample_arp_server_U0_ap_start assign process. --
    ap_sig_start_in_hlsExample_arp_server_U0_ap_start_assign_proc : process(ap_start, ap_reg_ready_hlsExample_arp_server_U0_ap_ready)
    begin
        if (((ap_const_logic_1 = ap_start) and (ap_const_logic_0 = ap_reg_ready_hlsExample_arp_server_U0_ap_ready))) then 
            ap_sig_start_in_hlsExample_arp_server_U0_ap_start <= ap_const_logic_1;
        else 
            ap_sig_start_in_hlsExample_arp_server_U0_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_start_in_hlsExample_ethernetDetection_U0_ap_start assign process. --
    ap_sig_start_in_hlsExample_ethernetDetection_U0_ap_start_assign_proc : process(ap_start, ap_reg_ready_hlsExample_ethernetDetection_U0_ap_ready)
    begin
        if (((ap_const_logic_0 = ap_reg_ready_hlsExample_ethernetDetection_U0_ap_ready) and (ap_const_logic_1 = ap_start))) then 
            ap_sig_start_in_hlsExample_ethernetDetection_U0_ap_start <= ap_const_logic_1;
        else 
            ap_sig_start_in_hlsExample_ethernetDetection_U0_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_top_allready assign process. --
    ap_sig_top_allready_assign_proc : process(ap_sig_ready_hlsExample_ethernetDetection_U0_ap_ready, ap_sig_ready_hlsExample_arp_server_U0_ap_ready)
    begin
        if (((ap_const_logic_1 = ap_sig_ready_hlsExample_ethernetDetection_U0_ap_ready) and (ap_const_logic_1 = ap_sig_ready_hlsExample_arp_server_U0_ap_ready))) then 
            ap_sig_top_allready <= ap_const_logic_1;
        else 
            ap_sig_top_allready <= ap_const_logic_0;
        end if; 
    end process;

    cr2checksum_V_V_U_ap_dummy_ce <= ap_const_logic_1;
    cr2checksum_V_V_din <= hlsExample_createReply_U0_cr2checksum_V_V_din;
    cr2checksum_V_V_read <= hlsExample_insertChecksum306_U0_cr2checksum_V_V_read;
    cr2checksum_V_V_write <= hlsExample_createReply_U0_cr2checksum_V_V_write;
    cr2dropper_V_data_V_U_ap_dummy_ce <= ap_const_logic_1;
    cr2dropper_V_data_V_din <= hlsExample_createReply_U0_cr2dropper_V_data_V_din;
    cr2dropper_V_data_V_read <= hlsExample_dropper_U0_cr2dropper_V_data_V_read;
    cr2dropper_V_data_V_write <= hlsExample_createReply_U0_cr2dropper_V_data_V_write;
    cr2dropper_V_last_V_U_ap_dummy_ce <= ap_const_logic_1;
    cr2dropper_V_last_V_din <= hlsExample_createReply_U0_cr2dropper_V_last_V_din;
    cr2dropper_V_last_V_read <= hlsExample_dropper_U0_cr2dropper_V_last_V_read;
    cr2dropper_V_last_V_write <= hlsExample_createReply_U0_cr2dropper_V_last_V_write;
    cr2dropper_V_strb_V_U_ap_dummy_ce <= ap_const_logic_1;
    cr2dropper_V_strb_V_din <= hlsExample_createReply_U0_cr2dropper_V_strb_V_din;
    cr2dropper_V_strb_V_read <= hlsExample_dropper_U0_cr2dropper_V_strb_V_read;
    cr2dropper_V_strb_V_write <= hlsExample_createReply_U0_cr2dropper_V_strb_V_write;
    cr2dropper_V_user_V_U_ap_dummy_ce <= ap_const_logic_1;
    cr2dropper_V_user_V_din <= hlsExample_createReply_U0_cr2dropper_V_user_V_din;
    cr2dropper_V_user_V_read <= hlsExample_dropper_U0_cr2dropper_V_user_V_read;
    cr2dropper_V_user_V_write <= hlsExample_createReply_U0_cr2dropper_V_user_V_write;
    cutLength2ipDetect_V_data_V_U_ap_dummy_ce <= ap_const_logic_1;
    cutLength2ipDetect_V_data_V_din <= hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_data_V_din;
    cutLength2ipDetect_V_data_V_read <= hlsExample_icmpDetection_U0_cutLength2ipDetect_V_data_V_read;
    cutLength2ipDetect_V_data_V_write <= hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_data_V_write;
    cutLength2ipDetect_V_last_V_U_ap_dummy_ce <= ap_const_logic_1;
    cutLength2ipDetect_V_last_V_din <= hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_last_V_din;
    cutLength2ipDetect_V_last_V_read <= hlsExample_icmpDetection_U0_cutLength2ipDetect_V_last_V_read;
    cutLength2ipDetect_V_last_V_write <= hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_last_V_write;
    cutLength2ipDetect_V_strb_V_U_ap_dummy_ce <= ap_const_logic_1;
    cutLength2ipDetect_V_strb_V_din <= hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_strb_V_din;
    cutLength2ipDetect_V_strb_V_read <= hlsExample_icmpDetection_U0_cutLength2ipDetect_V_strb_V_read;
    cutLength2ipDetect_V_strb_V_write <= hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_strb_V_write;
    cutLength2ipDetect_V_user_V_U_ap_dummy_ce <= ap_const_logic_1;
    cutLength2ipDetect_V_user_V_din <= hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_user_V_din;
    cutLength2ipDetect_V_user_V_read <= hlsExample_icmpDetection_U0_cutLength2ipDetect_V_user_V_read;
    cutLength2ipDetect_V_user_V_write <= hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_user_V_write;
    drop2checksum_V_data_V_U_ap_dummy_ce <= ap_const_logic_1;
    drop2checksum_V_data_V_din <= hlsExample_dropper_U0_drop2checksum_V_data_V_din;
    drop2checksum_V_data_V_read <= hlsExample_insertChecksum306_U0_drop2checksum_V_data_V_read;
    drop2checksum_V_data_V_write <= hlsExample_dropper_U0_drop2checksum_V_data_V_write;
    drop2checksum_V_last_V_U_ap_dummy_ce <= ap_const_logic_1;
    drop2checksum_V_last_V_din <= hlsExample_dropper_U0_drop2checksum_V_last_V_din;
    drop2checksum_V_last_V_read <= hlsExample_insertChecksum306_U0_drop2checksum_V_last_V_read;
    drop2checksum_V_last_V_write <= hlsExample_dropper_U0_drop2checksum_V_last_V_write;
    drop2checksum_V_strb_V_U_ap_dummy_ce <= ap_const_logic_1;
    drop2checksum_V_strb_V_din <= hlsExample_dropper_U0_drop2checksum_V_strb_V_din;
    drop2checksum_V_strb_V_read <= hlsExample_insertChecksum306_U0_drop2checksum_V_strb_V_read;
    drop2checksum_V_strb_V_write <= hlsExample_dropper_U0_drop2checksum_V_strb_V_write;
    drop2checksum_V_user_V_U_ap_dummy_ce <= ap_const_logic_1;
    drop2checksum_V_user_V_din <= hlsExample_dropper_U0_drop2checksum_V_user_V_din;
    drop2checksum_V_user_V_read <= hlsExample_insertChecksum306_U0_drop2checksum_V_user_V_read;
    drop2checksum_V_user_V_write <= hlsExample_dropper_U0_drop2checksum_V_user_V_write;
    hlsExample_arp_server_U0_ap_continue <= ap_sig_hs_continue;
    hlsExample_arp_server_U0_ap_start <= ap_sig_start_in_hlsExample_arp_server_U0_ap_start;
    hlsExample_arp_server_U0_mod2merge_V_data_V_0_full_n <= mod2merge_V_data_V_0_full_n;
    hlsExample_arp_server_U0_mod2merge_V_last_V_0_full_n <= mod2merge_V_last_V_0_full_n;
    hlsExample_arp_server_U0_mod2merge_V_strb_V_0_full_n <= mod2merge_V_strb_V_0_full_n;
    hlsExample_arp_server_U0_mod2merge_V_user_V_0_full_n <= mod2merge_V_user_V_0_full_n;
    hlsExample_arp_server_U0_parser2arp_V_data_V_dout <= parser2arp_V_data_V_dout;
    hlsExample_arp_server_U0_parser2arp_V_data_V_empty_n <= parser2arp_V_data_V_empty_n;
    hlsExample_arp_server_U0_parser2arp_V_last_V_dout <= parser2arp_V_last_V_dout;
    hlsExample_arp_server_U0_parser2arp_V_last_V_empty_n <= parser2arp_V_last_V_empty_n;
    hlsExample_arp_server_U0_parser2arp_V_strb_V_dout <= parser2arp_V_strb_V_dout;
    hlsExample_arp_server_U0_parser2arp_V_strb_V_empty_n <= parser2arp_V_strb_V_empty_n;
    hlsExample_arp_server_U0_parser2arp_V_user_V_dout <= parser2arp_V_user_V_dout;
    hlsExample_arp_server_U0_parser2arp_V_user_V_empty_n <= parser2arp_V_user_V_empty_n;
    hlsExample_arp_server_U0_queryIP_V_V_dout <= queryIP_V_V_dout;
    hlsExample_arp_server_U0_queryIP_V_V_empty_n <= queryIP_V_V_empty_n;
    hlsExample_arp_server_U0_returnMAC_V_V_full_n <= returnMAC_V_V_full_n;
    hlsExample_createReply_U0_ap_continue <= ap_const_logic_1;
    hlsExample_createReply_U0_cr2checksum_V_V_full_n <= cr2checksum_V_V_full_n;
    hlsExample_createReply_U0_cr2dropper_V_data_V_full_n <= cr2dropper_V_data_V_full_n;
    hlsExample_createReply_U0_cr2dropper_V_last_V_full_n <= cr2dropper_V_last_V_full_n;
    hlsExample_createReply_U0_cr2dropper_V_strb_V_full_n <= cr2dropper_V_strb_V_full_n;
    hlsExample_createReply_U0_cr2dropper_V_user_V_full_n <= cr2dropper_V_user_V_full_n;
    hlsExample_createReply_U0_parser2icmp_V_data_V_dout <= parser2icmp_V_data_V_dout;
    hlsExample_createReply_U0_parser2icmp_V_data_V_empty_n <= parser2icmp_V_data_V_empty_n;
    hlsExample_createReply_U0_parser2icmp_V_last_V_dout <= parser2icmp_V_last_V_dout;
    hlsExample_createReply_U0_parser2icmp_V_last_V_empty_n <= parser2icmp_V_last_V_empty_n;
    hlsExample_createReply_U0_parser2icmp_V_strb_V_dout <= parser2icmp_V_strb_V_dout;
    hlsExample_createReply_U0_parser2icmp_V_strb_V_empty_n <= parser2icmp_V_strb_V_empty_n;
    hlsExample_createReply_U0_parser2icmp_V_user_V_dout <= parser2icmp_V_user_V_dout;
    hlsExample_createReply_U0_parser2icmp_V_user_V_empty_n <= parser2icmp_V_user_V_empty_n;
    hlsExample_createReply_U0_validBuffer_V_V_full_n <= validBuffer_V_V_full_n;
    hlsExample_dropper_U0_ap_continue <= ap_const_logic_1;
    hlsExample_dropper_U0_cr2dropper_V_data_V_dout <= cr2dropper_V_data_V_dout;
    hlsExample_dropper_U0_cr2dropper_V_data_V_empty_n <= cr2dropper_V_data_V_empty_n;
    hlsExample_dropper_U0_cr2dropper_V_last_V_dout <= cr2dropper_V_last_V_dout;
    hlsExample_dropper_U0_cr2dropper_V_last_V_empty_n <= cr2dropper_V_last_V_empty_n;
    hlsExample_dropper_U0_cr2dropper_V_strb_V_dout <= cr2dropper_V_strb_V_dout;
    hlsExample_dropper_U0_cr2dropper_V_strb_V_empty_n <= cr2dropper_V_strb_V_empty_n;
    hlsExample_dropper_U0_cr2dropper_V_user_V_dout <= cr2dropper_V_user_V_dout;
    hlsExample_dropper_U0_cr2dropper_V_user_V_empty_n <= cr2dropper_V_user_V_empty_n;
    hlsExample_dropper_U0_drop2checksum_V_data_V_full_n <= drop2checksum_V_data_V_full_n;
    hlsExample_dropper_U0_drop2checksum_V_last_V_full_n <= drop2checksum_V_last_V_full_n;
    hlsExample_dropper_U0_drop2checksum_V_strb_V_full_n <= drop2checksum_V_strb_V_full_n;
    hlsExample_dropper_U0_drop2checksum_V_user_V_full_n <= drop2checksum_V_user_V_full_n;
    hlsExample_dropper_U0_validBuffer_V_V_dout <= validBuffer_V_V_dout;
    hlsExample_dropper_U0_validBuffer_V_V_empty_n <= validBuffer_V_V_empty_n;
    hlsExample_ethernetDetection_U0_ap_continue <= ap_const_logic_1;
    hlsExample_ethernetDetection_U0_ap_start <= ap_sig_start_in_hlsExample_ethernetDetection_U0_ap_start;
    hlsExample_ethernetDetection_U0_inData_TDATA <= inData_TDATA;
    hlsExample_ethernetDetection_U0_inData_TLAST <= inData_TLAST;
    hlsExample_ethernetDetection_U0_inData_TSTRB <= inData_TSTRB;
    hlsExample_ethernetDetection_U0_inData_TUSER <= inData_TUSER;
    hlsExample_ethernetDetection_U0_inData_TVALID <= inData_TVALID;
    hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_data_V_full_n <= macDetect2lengthCut_V_data_V_full_n;
    hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_last_V_full_n <= macDetect2lengthCut_V_last_V_full_n;
    hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_strb_V_full_n <= macDetect2lengthCut_V_strb_V_full_n;
    hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_user_V_full_n <= macDetect2lengthCut_V_user_V_full_n;
    hlsExample_ethernetDetection_U0_parser2arp_V_data_V_full_n <= parser2arp_V_data_V_full_n;
    hlsExample_ethernetDetection_U0_parser2arp_V_last_V_full_n <= parser2arp_V_last_V_full_n;
    hlsExample_ethernetDetection_U0_parser2arp_V_strb_V_full_n <= parser2arp_V_strb_V_full_n;
    hlsExample_ethernetDetection_U0_parser2arp_V_user_V_full_n <= parser2arp_V_user_V_full_n;
    hlsExample_icmpDetection_U0_ap_continue <= ap_const_logic_1;
    hlsExample_icmpDetection_U0_cutLength2ipDetect_V_data_V_dout <= cutLength2ipDetect_V_data_V_dout;
    hlsExample_icmpDetection_U0_cutLength2ipDetect_V_data_V_empty_n <= cutLength2ipDetect_V_data_V_empty_n;
    hlsExample_icmpDetection_U0_cutLength2ipDetect_V_last_V_dout <= cutLength2ipDetect_V_last_V_dout;
    hlsExample_icmpDetection_U0_cutLength2ipDetect_V_last_V_empty_n <= cutLength2ipDetect_V_last_V_empty_n;
    hlsExample_icmpDetection_U0_cutLength2ipDetect_V_strb_V_dout <= cutLength2ipDetect_V_strb_V_dout;
    hlsExample_icmpDetection_U0_cutLength2ipDetect_V_strb_V_empty_n <= cutLength2ipDetect_V_strb_V_empty_n;
    hlsExample_icmpDetection_U0_cutLength2ipDetect_V_user_V_dout <= cutLength2ipDetect_V_user_V_dout;
    hlsExample_icmpDetection_U0_cutLength2ipDetect_V_user_V_empty_n <= cutLength2ipDetect_V_user_V_empty_n;
    hlsExample_icmpDetection_U0_parser2icmp_V_data_V_full_n <= parser2icmp_V_data_V_full_n;
    hlsExample_icmpDetection_U0_parser2icmp_V_last_V_full_n <= parser2icmp_V_last_V_full_n;
    hlsExample_icmpDetection_U0_parser2icmp_V_strb_V_full_n <= parser2icmp_V_strb_V_full_n;
    hlsExample_icmpDetection_U0_parser2icmp_V_user_V_full_n <= parser2icmp_V_user_V_full_n;
    hlsExample_icmpDetection_U0_parser2loopback_V_data_V_full_n <= parser2loopback_V_data_V_full_n;
    hlsExample_icmpDetection_U0_parser2loopback_V_last_V_full_n <= parser2loopback_V_last_V_full_n;
    hlsExample_icmpDetection_U0_parser2loopback_V_strb_V_full_n <= parser2loopback_V_strb_V_full_n;
    hlsExample_icmpDetection_U0_parser2loopback_V_user_V_full_n <= parser2loopback_V_user_V_full_n;
    hlsExample_insertChecksum306_U0_ap_continue <= ap_const_logic_1;
    hlsExample_insertChecksum306_U0_cr2checksum_V_V_dout <= cr2checksum_V_V_dout;
    hlsExample_insertChecksum306_U0_cr2checksum_V_V_empty_n <= cr2checksum_V_V_empty_n;
    hlsExample_insertChecksum306_U0_drop2checksum_V_data_V_dout <= drop2checksum_V_data_V_dout;
    hlsExample_insertChecksum306_U0_drop2checksum_V_data_V_empty_n <= drop2checksum_V_data_V_empty_n;
    hlsExample_insertChecksum306_U0_drop2checksum_V_last_V_dout <= drop2checksum_V_last_V_dout;
    hlsExample_insertChecksum306_U0_drop2checksum_V_last_V_empty_n <= drop2checksum_V_last_V_empty_n;
    hlsExample_insertChecksum306_U0_drop2checksum_V_strb_V_dout <= drop2checksum_V_strb_V_dout;
    hlsExample_insertChecksum306_U0_drop2checksum_V_strb_V_empty_n <= drop2checksum_V_strb_V_empty_n;
    hlsExample_insertChecksum306_U0_drop2checksum_V_user_V_dout <= drop2checksum_V_user_V_dout;
    hlsExample_insertChecksum306_U0_drop2checksum_V_user_V_empty_n <= drop2checksum_V_user_V_empty_n;
    hlsExample_insertChecksum306_U0_mod2merge_V_data_V_1_full_n <= mod2merge_V_data_V_1_full_n;
    hlsExample_insertChecksum306_U0_mod2merge_V_last_V_1_full_n <= mod2merge_V_last_V_1_full_n;
    hlsExample_insertChecksum306_U0_mod2merge_V_strb_V_1_full_n <= mod2merge_V_strb_V_1_full_n;
    hlsExample_insertChecksum306_U0_mod2merge_V_user_V_1_full_n <= mod2merge_V_user_V_1_full_n;
    hlsExample_lengthAdjust_U0_ap_continue <= ap_const_logic_1;
    hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_data_V_full_n <= cutLength2ipDetect_V_data_V_full_n;
    hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_last_V_full_n <= cutLength2ipDetect_V_last_V_full_n;
    hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_strb_V_full_n <= cutLength2ipDetect_V_strb_V_full_n;
    hlsExample_lengthAdjust_U0_cutLength2ipDetect_V_user_V_full_n <= cutLength2ipDetect_V_user_V_full_n;
    hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_data_V_dout <= macDetect2lengthCut_V_data_V_dout;
    hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_data_V_empty_n <= macDetect2lengthCut_V_data_V_empty_n;
    hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_last_V_dout <= macDetect2lengthCut_V_last_V_dout;
    hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_last_V_empty_n <= macDetect2lengthCut_V_last_V_empty_n;
    hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_strb_V_dout <= macDetect2lengthCut_V_strb_V_dout;
    hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_strb_V_empty_n <= macDetect2lengthCut_V_strb_V_empty_n;
    hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_user_V_dout <= macDetect2lengthCut_V_user_V_dout;
    hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_user_V_empty_n <= macDetect2lengthCut_V_user_V_empty_n;
    hlsExample_loopback307_U0_ap_continue <= ap_const_logic_1;
    hlsExample_loopback307_U0_mod2merge_V_data_V_2_full_n <= mod2merge_V_data_V_2_full_n;
    hlsExample_loopback307_U0_mod2merge_V_last_V_2_full_n <= mod2merge_V_last_V_2_full_n;
    hlsExample_loopback307_U0_mod2merge_V_strb_V_2_full_n <= mod2merge_V_strb_V_2_full_n;
    hlsExample_loopback307_U0_mod2merge_V_user_V_2_full_n <= mod2merge_V_user_V_2_full_n;
    hlsExample_loopback307_U0_parser2loopback_V_data_V_dout <= parser2loopback_V_data_V_dout;
    hlsExample_loopback307_U0_parser2loopback_V_data_V_empty_n <= parser2loopback_V_data_V_empty_n;
    hlsExample_loopback307_U0_parser2loopback_V_last_V_dout <= parser2loopback_V_last_V_dout;
    hlsExample_loopback307_U0_parser2loopback_V_last_V_empty_n <= parser2loopback_V_last_V_empty_n;
    hlsExample_loopback307_U0_parser2loopback_V_strb_V_dout <= parser2loopback_V_strb_V_dout;
    hlsExample_loopback307_U0_parser2loopback_V_strb_V_empty_n <= parser2loopback_V_strb_V_empty_n;
    hlsExample_loopback307_U0_parser2loopback_V_user_V_dout <= parser2loopback_V_user_V_dout;
    hlsExample_loopback307_U0_parser2loopback_V_user_V_empty_n <= parser2loopback_V_user_V_empty_n;
    hlsExample_merge_U0_ap_continue <= ap_sig_hs_continue;
    hlsExample_merge_U0_mod2merge_V_data_V_0_dout <= mod2merge_V_data_V_0_dout;
    hlsExample_merge_U0_mod2merge_V_data_V_0_empty_n <= mod2merge_V_data_V_0_empty_n;
    hlsExample_merge_U0_mod2merge_V_data_V_1_dout <= mod2merge_V_data_V_1_dout;
    hlsExample_merge_U0_mod2merge_V_data_V_1_empty_n <= mod2merge_V_data_V_1_empty_n;
    hlsExample_merge_U0_mod2merge_V_data_V_2_dout <= mod2merge_V_data_V_2_dout;
    hlsExample_merge_U0_mod2merge_V_data_V_2_empty_n <= mod2merge_V_data_V_2_empty_n;
    hlsExample_merge_U0_mod2merge_V_last_V_0_dout <= mod2merge_V_last_V_0_dout;
    hlsExample_merge_U0_mod2merge_V_last_V_0_empty_n <= mod2merge_V_last_V_0_empty_n;
    hlsExample_merge_U0_mod2merge_V_last_V_1_dout <= mod2merge_V_last_V_1_dout;
    hlsExample_merge_U0_mod2merge_V_last_V_1_empty_n <= mod2merge_V_last_V_1_empty_n;
    hlsExample_merge_U0_mod2merge_V_last_V_2_dout <= mod2merge_V_last_V_2_dout;
    hlsExample_merge_U0_mod2merge_V_last_V_2_empty_n <= mod2merge_V_last_V_2_empty_n;
    hlsExample_merge_U0_mod2merge_V_strb_V_0_dout <= mod2merge_V_strb_V_0_dout;
    hlsExample_merge_U0_mod2merge_V_strb_V_0_empty_n <= mod2merge_V_strb_V_0_empty_n;
    hlsExample_merge_U0_mod2merge_V_strb_V_1_dout <= mod2merge_V_strb_V_1_dout;
    hlsExample_merge_U0_mod2merge_V_strb_V_1_empty_n <= mod2merge_V_strb_V_1_empty_n;
    hlsExample_merge_U0_mod2merge_V_strb_V_2_dout <= mod2merge_V_strb_V_2_dout;
    hlsExample_merge_U0_mod2merge_V_strb_V_2_empty_n <= mod2merge_V_strb_V_2_empty_n;
    hlsExample_merge_U0_mod2merge_V_user_V_0_dout <= mod2merge_V_user_V_0_dout;
    hlsExample_merge_U0_mod2merge_V_user_V_0_empty_n <= mod2merge_V_user_V_0_empty_n;
    hlsExample_merge_U0_mod2merge_V_user_V_1_dout <= mod2merge_V_user_V_1_dout;
    hlsExample_merge_U0_mod2merge_V_user_V_1_empty_n <= mod2merge_V_user_V_1_empty_n;
    hlsExample_merge_U0_mod2merge_V_user_V_2_dout <= mod2merge_V_user_V_2_dout;
    hlsExample_merge_U0_mod2merge_V_user_V_2_empty_n <= mod2merge_V_user_V_2_empty_n;
    hlsExample_merge_U0_outData_TREADY <= outData_TREADY;
    inData_TREADY <= hlsExample_ethernetDetection_U0_inData_TREADY;
    macDetect2lengthCut_V_data_V_U_ap_dummy_ce <= ap_const_logic_1;
    macDetect2lengthCut_V_data_V_din <= hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_data_V_din;
    macDetect2lengthCut_V_data_V_read <= hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_data_V_read;
    macDetect2lengthCut_V_data_V_write <= hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_data_V_write;
    macDetect2lengthCut_V_last_V_U_ap_dummy_ce <= ap_const_logic_1;
    macDetect2lengthCut_V_last_V_din <= hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_last_V_din;
    macDetect2lengthCut_V_last_V_read <= hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_last_V_read;
    macDetect2lengthCut_V_last_V_write <= hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_last_V_write;
    macDetect2lengthCut_V_strb_V_U_ap_dummy_ce <= ap_const_logic_1;
    macDetect2lengthCut_V_strb_V_din <= hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_strb_V_din;
    macDetect2lengthCut_V_strb_V_read <= hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_strb_V_read;
    macDetect2lengthCut_V_strb_V_write <= hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_strb_V_write;
    macDetect2lengthCut_V_user_V_U_ap_dummy_ce <= ap_const_logic_1;
    macDetect2lengthCut_V_user_V_din <= hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_user_V_din;
    macDetect2lengthCut_V_user_V_read <= hlsExample_lengthAdjust_U0_macDetect2lengthCut_V_user_V_read;
    macDetect2lengthCut_V_user_V_write <= hlsExample_ethernetDetection_U0_macDetect2lengthCut_V_user_V_write;
    mod2merge_V_data_V_0_U_ap_dummy_ce <= ap_const_logic_1;
    mod2merge_V_data_V_0_din <= hlsExample_arp_server_U0_mod2merge_V_data_V_0_din;
    mod2merge_V_data_V_0_read <= hlsExample_merge_U0_mod2merge_V_data_V_0_read;
    mod2merge_V_data_V_0_write <= hlsExample_arp_server_U0_mod2merge_V_data_V_0_write;
    mod2merge_V_data_V_1_U_ap_dummy_ce <= ap_const_logic_1;
    mod2merge_V_data_V_1_din <= hlsExample_insertChecksum306_U0_mod2merge_V_data_V_1_din;
    mod2merge_V_data_V_1_read <= hlsExample_merge_U0_mod2merge_V_data_V_1_read;
    mod2merge_V_data_V_1_write <= hlsExample_insertChecksum306_U0_mod2merge_V_data_V_1_write;
    mod2merge_V_data_V_2_U_ap_dummy_ce <= ap_const_logic_1;
    mod2merge_V_data_V_2_din <= hlsExample_loopback307_U0_mod2merge_V_data_V_2_din;
    mod2merge_V_data_V_2_read <= hlsExample_merge_U0_mod2merge_V_data_V_2_read;
    mod2merge_V_data_V_2_write <= hlsExample_loopback307_U0_mod2merge_V_data_V_2_write;
    mod2merge_V_last_V_0_U_ap_dummy_ce <= ap_const_logic_1;
    mod2merge_V_last_V_0_din <= hlsExample_arp_server_U0_mod2merge_V_last_V_0_din;
    mod2merge_V_last_V_0_read <= hlsExample_merge_U0_mod2merge_V_last_V_0_read;
    mod2merge_V_last_V_0_write <= hlsExample_arp_server_U0_mod2merge_V_last_V_0_write;
    mod2merge_V_last_V_1_U_ap_dummy_ce <= ap_const_logic_1;
    mod2merge_V_last_V_1_din <= hlsExample_insertChecksum306_U0_mod2merge_V_last_V_1_din;
    mod2merge_V_last_V_1_read <= hlsExample_merge_U0_mod2merge_V_last_V_1_read;
    mod2merge_V_last_V_1_write <= hlsExample_insertChecksum306_U0_mod2merge_V_last_V_1_write;
    mod2merge_V_last_V_2_U_ap_dummy_ce <= ap_const_logic_1;
    mod2merge_V_last_V_2_din <= hlsExample_loopback307_U0_mod2merge_V_last_V_2_din;
    mod2merge_V_last_V_2_read <= hlsExample_merge_U0_mod2merge_V_last_V_2_read;
    mod2merge_V_last_V_2_write <= hlsExample_loopback307_U0_mod2merge_V_last_V_2_write;
    mod2merge_V_strb_V_0_U_ap_dummy_ce <= ap_const_logic_1;
    mod2merge_V_strb_V_0_din <= hlsExample_arp_server_U0_mod2merge_V_strb_V_0_din;
    mod2merge_V_strb_V_0_read <= hlsExample_merge_U0_mod2merge_V_strb_V_0_read;
    mod2merge_V_strb_V_0_write <= hlsExample_arp_server_U0_mod2merge_V_strb_V_0_write;
    mod2merge_V_strb_V_1_U_ap_dummy_ce <= ap_const_logic_1;
    mod2merge_V_strb_V_1_din <= hlsExample_insertChecksum306_U0_mod2merge_V_strb_V_1_din;
    mod2merge_V_strb_V_1_read <= hlsExample_merge_U0_mod2merge_V_strb_V_1_read;
    mod2merge_V_strb_V_1_write <= hlsExample_insertChecksum306_U0_mod2merge_V_strb_V_1_write;
    mod2merge_V_strb_V_2_U_ap_dummy_ce <= ap_const_logic_1;
    mod2merge_V_strb_V_2_din <= hlsExample_loopback307_U0_mod2merge_V_strb_V_2_din;
    mod2merge_V_strb_V_2_read <= hlsExample_merge_U0_mod2merge_V_strb_V_2_read;
    mod2merge_V_strb_V_2_write <= hlsExample_loopback307_U0_mod2merge_V_strb_V_2_write;
    mod2merge_V_user_V_0_U_ap_dummy_ce <= ap_const_logic_1;
    mod2merge_V_user_V_0_din <= hlsExample_arp_server_U0_mod2merge_V_user_V_0_din;
    mod2merge_V_user_V_0_read <= hlsExample_merge_U0_mod2merge_V_user_V_0_read;
    mod2merge_V_user_V_0_write <= hlsExample_arp_server_U0_mod2merge_V_user_V_0_write;
    mod2merge_V_user_V_1_U_ap_dummy_ce <= ap_const_logic_1;
    mod2merge_V_user_V_1_din <= hlsExample_insertChecksum306_U0_mod2merge_V_user_V_1_din;
    mod2merge_V_user_V_1_read <= hlsExample_merge_U0_mod2merge_V_user_V_1_read;
    mod2merge_V_user_V_1_write <= hlsExample_insertChecksum306_U0_mod2merge_V_user_V_1_write;
    mod2merge_V_user_V_2_U_ap_dummy_ce <= ap_const_logic_1;
    mod2merge_V_user_V_2_din <= hlsExample_loopback307_U0_mod2merge_V_user_V_2_din;
    mod2merge_V_user_V_2_read <= hlsExample_merge_U0_mod2merge_V_user_V_2_read;
    mod2merge_V_user_V_2_write <= hlsExample_loopback307_U0_mod2merge_V_user_V_2_write;
    outData_TDATA <= hlsExample_merge_U0_outData_TDATA;
    outData_TLAST <= hlsExample_merge_U0_outData_TLAST;
    outData_TSTRB <= hlsExample_merge_U0_outData_TSTRB;
    outData_TUSER <= hlsExample_merge_U0_outData_TUSER;
    outData_TVALID <= hlsExample_merge_U0_outData_TVALID;
    parser2arp_V_data_V_U_ap_dummy_ce <= ap_const_logic_1;
    parser2arp_V_data_V_din <= hlsExample_ethernetDetection_U0_parser2arp_V_data_V_din;
    parser2arp_V_data_V_read <= hlsExample_arp_server_U0_parser2arp_V_data_V_read;
    parser2arp_V_data_V_write <= hlsExample_ethernetDetection_U0_parser2arp_V_data_V_write;
    parser2arp_V_last_V_U_ap_dummy_ce <= ap_const_logic_1;
    parser2arp_V_last_V_din <= hlsExample_ethernetDetection_U0_parser2arp_V_last_V_din;
    parser2arp_V_last_V_read <= hlsExample_arp_server_U0_parser2arp_V_last_V_read;
    parser2arp_V_last_V_write <= hlsExample_ethernetDetection_U0_parser2arp_V_last_V_write;
    parser2arp_V_strb_V_U_ap_dummy_ce <= ap_const_logic_1;
    parser2arp_V_strb_V_din <= hlsExample_ethernetDetection_U0_parser2arp_V_strb_V_din;
    parser2arp_V_strb_V_read <= hlsExample_arp_server_U0_parser2arp_V_strb_V_read;
    parser2arp_V_strb_V_write <= hlsExample_ethernetDetection_U0_parser2arp_V_strb_V_write;
    parser2arp_V_user_V_U_ap_dummy_ce <= ap_const_logic_1;
    parser2arp_V_user_V_din <= hlsExample_ethernetDetection_U0_parser2arp_V_user_V_din;
    parser2arp_V_user_V_read <= hlsExample_arp_server_U0_parser2arp_V_user_V_read;
    parser2arp_V_user_V_write <= hlsExample_ethernetDetection_U0_parser2arp_V_user_V_write;
    parser2icmp_V_data_V_U_ap_dummy_ce <= ap_const_logic_1;
    parser2icmp_V_data_V_din <= hlsExample_icmpDetection_U0_parser2icmp_V_data_V_din;
    parser2icmp_V_data_V_read <= hlsExample_createReply_U0_parser2icmp_V_data_V_read;
    parser2icmp_V_data_V_write <= hlsExample_icmpDetection_U0_parser2icmp_V_data_V_write;
    parser2icmp_V_last_V_U_ap_dummy_ce <= ap_const_logic_1;
    parser2icmp_V_last_V_din <= hlsExample_icmpDetection_U0_parser2icmp_V_last_V_din;
    parser2icmp_V_last_V_read <= hlsExample_createReply_U0_parser2icmp_V_last_V_read;
    parser2icmp_V_last_V_write <= hlsExample_icmpDetection_U0_parser2icmp_V_last_V_write;
    parser2icmp_V_strb_V_U_ap_dummy_ce <= ap_const_logic_1;
    parser2icmp_V_strb_V_din <= hlsExample_icmpDetection_U0_parser2icmp_V_strb_V_din;
    parser2icmp_V_strb_V_read <= hlsExample_createReply_U0_parser2icmp_V_strb_V_read;
    parser2icmp_V_strb_V_write <= hlsExample_icmpDetection_U0_parser2icmp_V_strb_V_write;
    parser2icmp_V_user_V_U_ap_dummy_ce <= ap_const_logic_1;
    parser2icmp_V_user_V_din <= hlsExample_icmpDetection_U0_parser2icmp_V_user_V_din;
    parser2icmp_V_user_V_read <= hlsExample_createReply_U0_parser2icmp_V_user_V_read;
    parser2icmp_V_user_V_write <= hlsExample_icmpDetection_U0_parser2icmp_V_user_V_write;
    parser2loopback_V_data_V_U_ap_dummy_ce <= ap_const_logic_1;
    parser2loopback_V_data_V_din <= hlsExample_icmpDetection_U0_parser2loopback_V_data_V_din;
    parser2loopback_V_data_V_read <= hlsExample_loopback307_U0_parser2loopback_V_data_V_read;
    parser2loopback_V_data_V_write <= hlsExample_icmpDetection_U0_parser2loopback_V_data_V_write;
    parser2loopback_V_last_V_U_ap_dummy_ce <= ap_const_logic_1;
    parser2loopback_V_last_V_din <= hlsExample_icmpDetection_U0_parser2loopback_V_last_V_din;
    parser2loopback_V_last_V_read <= hlsExample_loopback307_U0_parser2loopback_V_last_V_read;
    parser2loopback_V_last_V_write <= hlsExample_icmpDetection_U0_parser2loopback_V_last_V_write;
    parser2loopback_V_strb_V_U_ap_dummy_ce <= ap_const_logic_1;
    parser2loopback_V_strb_V_din <= hlsExample_icmpDetection_U0_parser2loopback_V_strb_V_din;
    parser2loopback_V_strb_V_read <= hlsExample_loopback307_U0_parser2loopback_V_strb_V_read;
    parser2loopback_V_strb_V_write <= hlsExample_icmpDetection_U0_parser2loopback_V_strb_V_write;
    parser2loopback_V_user_V_U_ap_dummy_ce <= ap_const_logic_1;
    parser2loopback_V_user_V_din <= hlsExample_icmpDetection_U0_parser2loopback_V_user_V_din;
    parser2loopback_V_user_V_read <= hlsExample_loopback307_U0_parser2loopback_V_user_V_read;
    parser2loopback_V_user_V_write <= hlsExample_icmpDetection_U0_parser2loopback_V_user_V_write;
    queryIP_V_V_read <= hlsExample_arp_server_U0_queryIP_V_V_read;
    returnMAC_V_V_din <= hlsExample_arp_server_U0_returnMAC_V_V_din;
    returnMAC_V_V_write <= hlsExample_arp_server_U0_returnMAC_V_V_write;
    validBuffer_V_V_U_ap_dummy_ce <= ap_const_logic_1;
    validBuffer_V_V_din <= hlsExample_createReply_U0_validBuffer_V_V_din;
    validBuffer_V_V_read <= hlsExample_dropper_U0_validBuffer_V_V_read;
    validBuffer_V_V_write <= hlsExample_createReply_U0_validBuffer_V_V_write;
end behav;
