{"Source Block": ["oh/elink/hdl/erx_io.v@68:78@HdlIdDef", "   reg \t\t rx_access;\n   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire \t rx_lclk_iddr;\n   wire [8:0] \t rxi_delay_in;\n   wire [8:0] \t rxi_delay_out;\n   \n   //#####################\n   //#CREATE 112 BIT PACKET \n   //#####################\n   \n"], "Clone Blocks": [["oh/elink/hdl/erx_io.v@67:77", "   reg [PW-1:0]  rx_packet_lclk;\n   reg \t\t rx_access;\n   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire \t rx_lclk_iddr;\n   wire [8:0] \t rxi_delay_in;\n   wire [8:0] \t rxi_delay_out;\n   \n   //#####################\n   //#CREATE 112 BIT PACKET \n   //#####################\n"], ["oh/elink/hdl/erx_io.v@66:76", "   reg \t\t burst;\n   reg [PW-1:0]  rx_packet_lclk;\n   reg \t\t rx_access;\n   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire \t rx_lclk_iddr;\n   wire [8:0] \t rxi_delay_in;\n   wire [8:0] \t rxi_delay_out;\n   \n   //#####################\n   //#CREATE 112 BIT PACKET \n"]], "Diff Content": {"Delete": [], "Add": [[73, "   reg \t reset_sync;\n"], [73, "   always @ (posedge rx_lclk)\n"], [73, "     reset_sync <= reset;\n"]]}}