[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Wed Nov 24 00:56:31 2021
[*]
[dumpfile] "/Users/jeffdi/Projects/caravel_mgmt_soc_litex/verilog/dv/irq/irq.vcd"
[dumpfile_mtime] "Wed Nov 24 00:55:36 2021"
[dumpfile_size] 11797621
[savefile] "/Users/jeffdi/Projects/caravel_mgmt_soc_litex/verilog/dv/irq/irq.gtkw"
[timestart] 845510000
[size] 1951 1184
[pos] 54 -52
*-23.296831 688870000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] irq_tb.
[treeopen] irq_tb.uut.
[treeopen] irq_tb.uut.core.
[sst_width] 297
[signals_width] 385
[sst_expanded] 1
[sst_vpaned_height] 362
@28
irq_tb.spiflash.clk
irq_tb.spiflash.csb
irq_tb.spiflash.io0
irq_tb.spiflash.io1
@200
-
@22
irq_tb.uut.la_output[127:0]
@200
-
@22
irq_tb.uut.irq[5:0]
irq_tb.uut.core.VexRiscv.execute_PC[31:0]
@28
irq_tb.uut.core.mgmtsoc_timer_en_storage
irq_tb.uut.core.mgmtsoc_timer_irq
@22
irq_tb.uut.core.mgmtsoc_timer_load_storage[31:0]
irq_tb.uut.core.mgmtsoc_timer_value[31:0]
@28
irq_tb.uut.core.mgmtsoc_timer_zero0
irq_tb.uut.core.mgmtsoc_timer_zero1
irq_tb.uut.core.mgmtsoc_timer_zero2
irq_tb.uut.core.mgmtsoc_timer_zero_pending
irq_tb.uut.core.mgmtsoc_timer_zero_status
irq_tb.uut.core.mgmtsoc_timer_zero_trigger
irq_tb.uut.core.VexRiscv.timerInterrupt
@22
irq_tb.uut.core.mgmtsoc_interrupt[31:0]
@28
irq_tb.uut.core.mgmtsoc_timer_pending_status
irq_tb.uut.core.mgmtsoc_timer_pending_r
irq_tb.uut.core.mgmtsoc_timer_pending_re
irq_tb.uut.core.mgmtsoc_timer_pending_we
@29
irq_tb.uut.core.mgmtsoc_timer_zero_pending
[pattern_trace] 1
[pattern_trace] 0
