OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/cpu/runs/RUN_2025.06.08_16.24.17/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/designs/cpu/src/cpu.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   cpu
Die area:                 ( 0 0 ) ( 2504975 2515695 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     765398
Number of terminals:      13
Number of snets:          2
Number of nets:           8035

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
  Complete 500000 instances.
  Complete 600000 instances.
  Complete 700000 instances.
[INFO DRT-0164] Number of unique instances = 401.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 100000 insts.
[INFO DRT-0018]   Complete 200000 insts.
[INFO DRT-0018]   Complete 300000 insts.
[INFO DRT-0018]   Complete 400000 insts.
[INFO DRT-0018]   Complete 500000 insts.
[INFO DRT-0018]   Complete 600000 insts.
[INFO DRT-0018]   Complete 700000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 3880519.
[INFO DRT-0033] mcon shape region query size = 7312872.
[INFO DRT-0033] met1 shape region query size = 1652366.
[INFO DRT-0033] via shape region query size = 458500.
[INFO DRT-0033] met2 shape region query size = 275100.
[INFO DRT-0033] via2 shape region query size = 366800.
[INFO DRT-0033] met3 shape region query size = 275111.
[INFO DRT-0033] via3 shape region query size = 366800.
[INFO DRT-0033] met4 shape region query size = 112100.
[INFO DRT-0033] via4 shape region query size = 20000.
[INFO DRT-0033] met5 shape region query size = 20400.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1409 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 383 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0082]   Complete 20000 groups.
[INFO DRT-0082]   Complete 30000 groups.
[INFO DRT-0082]   Complete 40000 groups.
[INFO DRT-0082]   Complete 50000 groups.
[INFO DRT-0082]   Complete 60000 groups.
[INFO DRT-0082]   Complete 70000 groups.
[INFO DRT-0082]   Complete 80000 groups.
[INFO DRT-0082]   Complete 90000 groups.
[INFO DRT-0083]   Complete 100000 groups.
[INFO DRT-0084]   Complete 104626 groups.
#scanned instances     = 765398
#unique  instances     = 401
#stdCellGenAp          = 11725
#stdCellValidPlanarAp  = 234
#stdCellValidViaAp     = 8251
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 23897
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:40, elapsed time = 00:00:19, memory = 1997.91 (MB), peak = 2180.92 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

Number of guides:     229762

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 363 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 364 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 59613.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 66207.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 47165.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5590.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2320.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 26.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 109098 vertical wires in 8 frboxes and 71823 horizontal wires in 8 frboxes.
[INFO DRT-0186] Done with 12096 vertical wires in 8 frboxes and 12997 horizontal wires in 8 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:45, elapsed time = 00:00:22, memory = 3975.72 (MB), peak = 3975.72 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3975.72 (MB), peak = 3975.72 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:22, memory = 4853.88 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:46, memory = 7140.87 (MB).
    Completing 30% with 4273 violations.
    elapsed time = 00:01:10, memory = 7098.21 (MB).
    Completing 40% with 4273 violations.
    elapsed time = 00:01:40, memory = 7021.18 (MB).
    Completing 50% with 4273 violations.
    elapsed time = 00:02:06, memory = 7062.43 (MB).
    Completing 60% with 8665 violations.
    elapsed time = 00:02:35, memory = 7108.05 (MB).
    Completing 70% with 8665 violations.
    elapsed time = 00:03:01, memory = 7023.99 (MB).
    Completing 80% with 12035 violations.
    elapsed time = 00:03:32, memory = 7047.90 (MB).
    Completing 90% with 12035 violations.
    elapsed time = 00:04:00, memory = 7017.59 (MB).
    Completing 100% with 15181 violations.
    elapsed time = 00:04:45, memory = 7041.33 (MB).
[INFO DRT-0199]   Number of violations = 20418.
Viol/Layer         li1   mcon   met1    via   met2   via2   met3   met4   met5
Cut Spacing          0    107      0      4      0      2      0      0      0
Metal Spacing      472      0   1054      0   2116      0    183      6      0
Min Hole             0      0     11      0      0      0      0      0      0
NS Metal             1      0      2      0      0      0      0      0      0
Recheck             18      0   2934      0    883      0    141   1247     14
Short                0      0   7926      0   3004      2    249     16     26
[INFO DRT-0267] cpu time = 00:08:02, elapsed time = 00:04:54, memory = 6920.03 (MB), peak = 7165.40 (MB)
Total wire length = 13805322 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5381206 um.
Total wire length on LAYER met2 = 5464816 um.
Total wire length on LAYER met3 = 1586562 um.
Total wire length on LAYER met4 = 1352854 um.
Total wire length on LAYER met5 = 19882 um.
Total number of vias = 251191.
Up-via summary (total 251191):

-------------------------
 FR_MASTERSLICE         0
            li1    118735
           met1    120203
           met2      7590
           met3      4613
           met4        50
-------------------------
                   251191


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 20418 violations.
    elapsed time = 00:00:27, memory = 6831.59 (MB).
    Completing 20% with 20418 violations.
    elapsed time = 00:01:08, memory = 6739.72 (MB).
    Completing 30% with 16954 violations.
    elapsed time = 00:02:01, memory = 6760.81 (MB).
    Completing 40% with 16954 violations.
    elapsed time = 00:02:34, memory = 6818.16 (MB).
    Completing 50% with 16954 violations.
    elapsed time = 00:03:09, memory = 6789.09 (MB).
    Completing 60% with 13372 violations.
    elapsed time = 00:04:32, memory = 6843.94 (MB).
    Completing 70% with 13372 violations.
    elapsed time = 00:05:06, memory = 6861.59 (MB).
    Completing 80% with 9296 violations.
    elapsed time = 00:06:15, memory = 6960.84 (MB).
    Completing 90% with 9296 violations.
    elapsed time = 00:06:48, memory = 6940.22 (MB).
    Completing 100% with 5295 violations.
    elapsed time = 00:08:20, memory = 6832.32 (MB).
[INFO DRT-0199]   Number of violations = 5387.
Viol/Layer        mcon   met1   met2   met3   met4   met5
Cut Spacing          8      0      0      0      0      0
Metal Spacing        0    157    867     41      2      0
Min Hole             0      1      0      0      0      0
Recheck              0     79     25      1      0      0
Short                0   3543    635     15     11      2
[INFO DRT-0267] cpu time = 00:09:01, elapsed time = 00:08:25, memory = 6862.23 (MB), peak = 7165.40 (MB)
Total wire length = 13806439 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5382941 um.
Total wire length on LAYER met2 = 5466780 um.
Total wire length on LAYER met3 = 1586646 um.
Total wire length on LAYER met4 = 1350194 um.
Total wire length on LAYER met5 = 19875 um.
Total number of vias = 255494.
Up-via summary (total 255494):

-------------------------
 FR_MASTERSLICE         0
            li1    118698
           met1    123900
           met2      8022
           met3      4824
           met4        50
-------------------------
                   255494


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 5387 violations.
    elapsed time = 00:00:13, memory = 6907.23 (MB).
    Completing 20% with 5387 violations.
    elapsed time = 00:00:35, memory = 6926.13 (MB).
    Completing 30% with 5123 violations.
    elapsed time = 00:00:46, memory = 6919.88 (MB).
    Completing 40% with 5123 violations.
    elapsed time = 00:01:09, memory = 6923.95 (MB).
    Completing 50% with 5123 violations.
    elapsed time = 00:01:24, memory = 6911.76 (MB).
    Completing 60% with 4825 violations.
    elapsed time = 00:01:44, memory = 6867.07 (MB).
    Completing 70% with 4825 violations.
    elapsed time = 00:02:02, memory = 6849.10 (MB).
    Completing 80% with 4330 violations.
    elapsed time = 00:02:16, memory = 6844.26 (MB).
    Completing 90% with 4330 violations.
    elapsed time = 00:02:35, memory = 6860.51 (MB).
    Completing 100% with 3809 violations.
    elapsed time = 00:02:50, memory = 6872.70 (MB).
[INFO DRT-0199]   Number of violations = 3904.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          5      0      0      0      0
Metal Spacing        0    128    580     20      1
Recheck              0     87     25      0      0
Short                0   2588    452      3     15
[INFO DRT-0267] cpu time = 00:05:14, elapsed time = 00:02:52, memory = 6869.73 (MB), peak = 7165.40 (MB)
Total wire length = 13805403 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5382170 um.
Total wire length on LAYER met2 = 5464510 um.
Total wire length on LAYER met3 = 1586663 um.
Total wire length on LAYER met4 = 1352237 um.
Total wire length on LAYER met5 = 19822 um.
Total number of vias = 255309.
Up-via summary (total 255309):

-------------------------
 FR_MASTERSLICE         0
            li1    118698
           met1    123670
           met2      7970
           met3      4921
           met4        50
-------------------------
                   255309


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3904 violations.
    elapsed time = 00:00:12, memory = 6863.95 (MB).
    Completing 20% with 3904 violations.
    elapsed time = 00:00:22, memory = 6871.45 (MB).
    Completing 30% with 2779 violations.
    elapsed time = 00:00:28, memory = 6866.29 (MB).
    Completing 40% with 2779 violations.
    elapsed time = 00:00:40, memory = 6870.98 (MB).
    Completing 50% with 2779 violations.
    elapsed time = 00:00:46, memory = 6849.88 (MB).
    Completing 60% with 1830 violations.
    elapsed time = 00:00:53, memory = 6848.16 (MB).
    Completing 70% with 1830 violations.
    elapsed time = 00:01:07, memory = 6814.26 (MB).
    Completing 80% with 896 violations.
    elapsed time = 00:01:14, memory = 6821.45 (MB).
    Completing 90% with 896 violations.
    elapsed time = 00:01:23, memory = 6827.23 (MB).
    Completing 100% with 44 violations.
    elapsed time = 00:01:30, memory = 6833.32 (MB).
[INFO DRT-0199]   Number of violations = 88.
Viol/Layer        met1   met2   met3
Metal Spacing        4      5      0
Recheck             23     18      3
Short               34      1      0
[INFO DRT-0267] cpu time = 00:02:50, elapsed time = 00:01:31, memory = 6642.86 (MB), peak = 7165.40 (MB)
Total wire length = 13806413 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5377586 um.
Total wire length on LAYER met2 = 5464940 um.
Total wire length on LAYER met3 = 1590639 um.
Total wire length on LAYER met4 = 1353424 um.
Total wire length on LAYER met5 = 19822 um.
Total number of vias = 260917.
Up-via summary (total 260917):

-------------------------
 FR_MASTERSLICE         0
            li1    118698
           met1    127984
           met2      9121
           met3      5064
           met4        50
-------------------------
                   260917


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 88 violations.
    elapsed time = 00:00:00, memory = 6643.02 (MB).
    Completing 20% with 88 violations.
    elapsed time = 00:00:00, memory = 6643.02 (MB).
    Completing 30% with 74 violations.
    elapsed time = 00:00:00, memory = 6643.02 (MB).
    Completing 40% with 74 violations.
    elapsed time = 00:00:04, memory = 6643.02 (MB).
    Completing 50% with 74 violations.
    elapsed time = 00:00:04, memory = 6643.02 (MB).
    Completing 60% with 55 violations.
    elapsed time = 00:00:04, memory = 6643.02 (MB).
    Completing 70% with 55 violations.
    elapsed time = 00:00:04, memory = 6643.02 (MB).
    Completing 80% with 31 violations.
    elapsed time = 00:00:04, memory = 6643.02 (MB).
    Completing 90% with 31 violations.
    elapsed time = 00:00:05, memory = 6643.18 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:05, memory = 6643.18 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:05, memory = 6643.18 (MB), peak = 7165.40 (MB)
Total wire length = 13806400 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5377520 um.
Total wire length on LAYER met2 = 5464966 um.
Total wire length on LAYER met3 = 1590671 um.
Total wire length on LAYER met4 = 1353419 um.
Total wire length on LAYER met5 = 19822 um.
Total number of vias = 260950.
Up-via summary (total 260950):

-------------------------
 FR_MASTERSLICE         0
            li1    118698
           met1    128007
           met2      9131
           met3      5064
           met4        50
-------------------------
                   260950


[INFO DRT-0198] Complete detail routing.
Total wire length = 13806400 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5377520 um.
Total wire length on LAYER met2 = 5464966 um.
Total wire length on LAYER met3 = 1590671 um.
Total wire length on LAYER met4 = 1353419 um.
Total wire length on LAYER met5 = 19822 um.
Total number of vias = 260950.
Up-via summary (total 260950):

-------------------------
 FR_MASTERSLICE         0
            li1    118698
           met1    128007
           met2      9131
           met3      5064
           met4        50
-------------------------
                   260950


[INFO DRT-0267] cpu time = 00:25:12, elapsed time = 00:17:50, memory = 6643.18 (MB), peak = 7165.40 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/cpu/runs/RUN_2025.06.08_16.24.17/results/routing/cpu.odb'…
Writing netlist to '/openlane/designs/cpu/runs/RUN_2025.06.08_16.24.17/results/routing/cpu.nl.v'…
Writing powered netlist to '/openlane/designs/cpu/runs/RUN_2025.06.08_16.24.17/results/routing/cpu.pnl.v'…
Writing layout to '/openlane/designs/cpu/runs/RUN_2025.06.08_16.24.17/results/routing/cpu.def'…
