

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Wed Apr 24 13:16:44 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution9 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_336           |equalizer_Pipeline_Shift_Accumulate_Loop           |      110|      110|  1.100 us|  1.100 us|  110|  110|       no|
        |grp_equalizer_Pipeline_Coef_Read_Loop_VITIS_LOOP_39_1_fu_346  |equalizer_Pipeline_Coef_Read_Loop_VITIS_LOOP_39_1  |      204|      204|  2.040 us|  2.040 us|  204|  204|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Running_Loop  |        ?|        ?|   3 ~ 218|          -|          -|     ?|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     74|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    3|    1726|   2184|    -|
|Memory           |        1|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    782|    -|
|Register         |        -|    -|     526|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    3|    2252|   3040|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    1|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                               |control_s_axi                                      |        0|   0|  100|   168|    0|
    |grp_equalizer_Pipeline_Coef_Read_Loop_VITIS_LOOP_39_1_fu_346  |equalizer_Pipeline_Coef_Read_Loop_VITIS_LOOP_39_1  |        0|   0|  385|   381|    0|
    |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_336           |equalizer_Pipeline_Shift_Accumulate_Loop           |        0|   0|  358|   267|    0|
    |gmem_m_axi_U                                                  |gmem_m_axi                                         |        0|   0|  718|  1318|    0|
    |mul_32s_32s_32_2_1_U18                                        |mul_32s_32s_32_2_1                                 |        0|   3|  165|    50|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                         |                                                   |        0|   3| 1726|  2184|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |signal_shift_reg_U  |signal_shift_reg_RAM_AUTO_1R1W  |        1|  0|   0|    0|    99|   32|     1|         3168|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                |        1|  0|   0|    0|    99|   32|     1|         3168|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |accumulate_fu_457_p2              |         +|   0|  0|  39|          32|          32|
    |ap_block_state15                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1031                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op102_write_state14  |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_524_p2               |      icmp|   0|  0|  18|          32|          16|
    |ap_block_state14                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state29                  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op131_write_state14  |        or|   0|  0|   2|           1|           1|
    |select_ln17_fu_529_p3             |    select|   0|  0|   5|           1|           5|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  74|          71|          59|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  134|         30|    1|         30|
    |ap_phi_mux_state_1_phi_fu_241_p6       |    9|          2|   32|         64|
    |ap_phi_mux_state_4243_phi_fu_326_p6    |    9|          2|   32|         64|
    |ap_phi_mux_tmp_data_V_5_phi_fu_315_p4  |    9|          2|   32|         64|
    |ap_phi_mux_tmp_dest_V_1_phi_fu_255_p4  |    9|          2|    1|          2|
    |ap_phi_mux_tmp_id_V_1_phi_fu_267_p4    |    9|          2|    1|          2|
    |ap_phi_mux_tmp_keep_V_1_phi_fu_303_p4  |    9|          2|    4|          8|
    |ap_phi_mux_tmp_last_V_1_phi_fu_228_p6  |    9|          2|    1|          2|
    |ap_phi_mux_tmp_strb_V_1_phi_fu_291_p4  |    9|          2|    4|          8|
    |ap_phi_mux_tmp_user_V_1_phi_fu_279_p4  |    9|          2|    1|          2|
    |ap_sig_allocacmp_tmp_out_data_V_4      |    9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_out_dest_V_4      |    9|          2|    1|          2|
    |ap_sig_allocacmp_tmp_out_id_V_4        |    9|          2|    1|          2|
    |ap_sig_allocacmp_tmp_out_keep_V_4      |    9|          2|    4|          8|
    |ap_sig_allocacmp_tmp_out_strb_V_4      |    9|          2|    4|          8|
    |ap_sig_allocacmp_tmp_out_user_V_4      |    9|          2|    1|          2|
    |gmem_ARADDR                            |   14|          3|   64|        192|
    |gmem_ARLEN                             |   14|          3|   32|         96|
    |gmem_ARVALID                           |   14|          3|    1|          3|
    |gmem_AWVALID                           |    9|          2|    1|          2|
    |gmem_BREADY                            |    9|          2|    1|          2|
    |gmem_RREADY                            |   14|          3|    1|          3|
    |gmem_WVALID                            |    9|          2|    1|          2|
    |gmem_blk_n_AR                          |    9|          2|    1|          2|
    |gmem_blk_n_R                           |    9|          2|    1|          2|
    |grp_fu_450_ce                          |    9|          2|    1|          2|
    |grp_fu_450_p0                          |   14|          3|   32|         96|
    |grp_fu_450_p1                          |   14|          3|   32|         96|
    |grp_load_fu_370_p1                     |   14|          3|   32|         96|
    |grp_load_fu_374_p1                     |   14|          3|    4|         12|
    |grp_load_fu_378_p1                     |   14|          3|    4|         12|
    |grp_load_fu_382_p1                     |   14|          3|    1|          3|
    |grp_load_fu_386_p1                     |   14|          3|    1|          3|
    |grp_load_fu_390_p1                     |   14|          3|    1|          3|
    |input_r_TDATA_blk_n                    |    9|          2|    1|          2|
    |input_r_TREADY_int_regslice            |   14|          3|    1|          3|
    |output_r_TDATA_blk_n                   |    9|          2|    1|          2|
    |output_r_TDATA_int_regslice            |   14|          3|   32|         96|
    |output_r_TDEST_int_regslice            |   14|          3|    1|          3|
    |output_r_TID_int_regslice              |   14|          3|    1|          3|
    |output_r_TKEEP_int_regslice            |   14|          3|    4|         12|
    |output_r_TLAST_int_regslice            |   14|          3|    1|          3|
    |output_r_TSTRB_int_regslice            |   14|          3|    4|         12|
    |output_r_TUSER_int_regslice            |   14|          3|    1|          3|
    |signal_shift_reg_address0              |   14|          3|    7|         21|
    |signal_shift_reg_ce0                   |   14|          3|    1|          3|
    |signal_shift_reg_d0                    |   14|          3|   32|         96|
    |signal_shift_reg_we0                   |   14|          3|    1|          3|
    |state_1_reg_238                        |   14|          3|   32|         96|
    |state_4243_reg_323                     |   14|          3|   32|         96|
    |state_fu_140                           |    9|          2|   32|         64|
    |tmp_data_V_5_reg_311                   |    9|          2|   32|         64|
    |tmp_dest_V_1_reg_251                   |    9|          2|    1|          2|
    |tmp_id_V_1_reg_263                     |    9|          2|    1|          2|
    |tmp_keep_V_1_reg_299                   |    9|          2|    4|          8|
    |tmp_last_V_1_reg_225                   |   14|          3|    1|          3|
    |tmp_strb_V_1_reg_287                   |    9|          2|    4|          8|
    |tmp_user_V_1_reg_275                   |    9|          2|    1|          2|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  782|        171|  591|       1566|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |  29|   0|   29|          0|
    |coefs_read_reg_585                                                         |  64|   0|   64|          0|
    |gmem_addr_read_reg_697                                                     |  32|   0|   32|          0|
    |gmem_addr_reg_609                                                          |  64|   0|   64|          0|
    |grp_equalizer_Pipeline_Coef_Read_Loop_VITIS_LOOP_39_1_fu_346_ap_start_reg  |   1|   0|    1|          0|
    |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_336_ap_start_reg           |   1|   0|    1|          0|
    |icmp_ln31_reg_718                                                          |   1|   0|    1|          0|
    |mul_ln62_reg_702                                                           |  32|   0|   32|          0|
    |state_1_reg_238                                                            |  32|   0|   32|          0|
    |state_3_reg_645                                                            |  32|   0|   32|          0|
    |state_4243_reg_323                                                         |  32|   0|   32|          0|
    |state_fu_140                                                               |  32|   0|   32|          0|
    |tmp_data_V_5_reg_311                                                       |  32|   0|   32|          0|
    |tmp_data_V_reg_649                                                         |  32|   0|   32|          0|
    |tmp_dest_V_1_reg_251                                                       |   1|   0|    1|          0|
    |tmp_dest_V_reg_690                                                         |   1|   0|    1|          0|
    |tmp_id_V_1_reg_263                                                         |   1|   0|    1|          0|
    |tmp_id_V_reg_683                                                           |   1|   0|    1|          0|
    |tmp_keep_V_1_reg_299                                                       |   4|   0|    4|          0|
    |tmp_keep_V_reg_657                                                         |   4|   0|    4|          0|
    |tmp_last_V_1_reg_225                                                       |   1|   0|    1|          0|
    |tmp_last_V_reg_678                                                         |   1|   0|    1|          0|
    |tmp_out_data_V_1_reg_615                                                   |  32|   0|   32|          0|
    |tmp_out_data_V_fu_116                                                      |  32|   0|   32|          0|
    |tmp_out_dest_V_1_reg_640                                                   |   1|   0|    1|          0|
    |tmp_out_dest_V_fu_136                                                      |   1|   0|    1|          0|
    |tmp_out_id_V_1_reg_635                                                     |   1|   0|    1|          0|
    |tmp_out_id_V_fu_132                                                        |   1|   0|    1|          0|
    |tmp_out_keep_V_1_reg_620                                                   |   4|   0|    4|          0|
    |tmp_out_keep_V_fu_120                                                      |   4|   0|    4|          0|
    |tmp_out_strb_V_1_reg_625                                                   |   4|   0|    4|          0|
    |tmp_out_strb_V_fu_124                                                      |   4|   0|    4|          0|
    |tmp_out_user_V_1_reg_630                                                   |   1|   0|    1|          0|
    |tmp_out_user_V_fu_128                                                      |   1|   0|    1|          0|
    |tmp_strb_V_1_reg_287                                                       |   4|   0|    4|          0|
    |tmp_strb_V_reg_664                                                         |   4|   0|    4|          0|
    |tmp_user_V_1_reg_275                                                       |   1|   0|    1|          0|
    |tmp_user_V_reg_671                                                         |   1|   0|    1|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 526|   0|  526|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|            control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|            control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|            control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|               gmem|       pointer|
|output_r_TDATA         |  out|   32|          axis|  output_r_V_data_V|       pointer|
|output_r_TVALID        |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TREADY        |   in|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TDEST         |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TKEEP         |  out|    4|          axis|  output_r_V_keep_V|       pointer|
|output_r_TSTRB         |  out|    4|          axis|  output_r_V_strb_V|       pointer|
|output_r_TUSER         |  out|    1|          axis|  output_r_V_user_V|       pointer|
|output_r_TLAST         |  out|    1|          axis|  output_r_V_last_V|       pointer|
|output_r_TID           |  out|    1|          axis|    output_r_V_id_V|       pointer|
|input_r_TDATA          |   in|   32|          axis|   input_r_V_data_V|       pointer|
|input_r_TVALID         |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TREADY         |  out|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TDEST          |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TKEEP          |   in|    4|          axis|   input_r_V_keep_V|       pointer|
|input_r_TSTRB          |   in|    4|          axis|   input_r_V_strb_V|       pointer|
|input_r_TUSER          |   in|    1|          axis|   input_r_V_user_V|       pointer|
|input_r_TLAST          |   in|    1|          axis|   input_r_V_last_V|       pointer|
|input_r_TID            |   in|    1|          axis|     input_r_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 14 16 27 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 29 
15 --> 2 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 14 
27 --> 28 
28 --> 14 15 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_out_data_V = alloca i32 1"   --->   Operation 30 'alloca' 'tmp_out_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_out_keep_V = alloca i32 1"   --->   Operation 31 'alloca' 'tmp_out_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_out_strb_V = alloca i32 1"   --->   Operation 32 'alloca' 'tmp_out_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_out_user_V = alloca i32 1"   --->   Operation 33 'alloca' 'tmp_out_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_out_id_V = alloca i32 1"   --->   Operation 34 'alloca' 'tmp_out_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_out_dest_V = alloca i32 1"   --->   Operation 35 'alloca' 'tmp_out_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%state = alloca i32 1"   --->   Operation 36 'alloca' 'state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs"   --->   Operation 37 'read' 'coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%accumulate_loc = alloca i64 1"   --->   Operation 38 'alloca' 'accumulate_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%state_3_loc = alloca i64 1"   --->   Operation 39 'alloca' 'state_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_4_0_0_0112_phi_loc = alloca i64 1"   --->   Operation 40 'alloca' 'p_4_0_0_0112_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [equalizer.cpp:3]   --->   Operation 41 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [equalizer.cpp:3]   --->   Operation 42 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63" [equalizer.cpp:62]   --->   Operation 63 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i62 %trunc_ln" [equalizer.cpp:62]   --->   Operation 64 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln62" [equalizer.cpp:62]   --->   Operation 65 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln26 = store i32 0, i32 %state" [equalizer.cpp:26]   --->   Operation 66 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln26 = br void %while.body" [equalizer.cpp:26]   --->   Operation 67 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_out_data_V_1 = load i32 %tmp_out_data_V"   --->   Operation 68 'load' 'tmp_out_data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_1 = load i4 %tmp_out_keep_V"   --->   Operation 69 'load' 'tmp_out_keep_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_1 = load i4 %tmp_out_strb_V"   --->   Operation 70 'load' 'tmp_out_strb_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_out_user_V_1 = load i1 %tmp_out_user_V"   --->   Operation 71 'load' 'tmp_out_user_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_out_id_V_1 = load i1 %tmp_out_id_V"   --->   Operation 72 'load' 'tmp_out_id_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_1 = load i1 %tmp_out_dest_V"   --->   Operation 73 'load' 'tmp_out_dest_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%state_3 = load i32 %state"   --->   Operation 74 'load' 'state_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [equalizer.cpp:18]   --->   Operation 75 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 76 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i44 %empty"   --->   Operation 77 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i44 %empty"   --->   Operation 78 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i44 %empty"   --->   Operation 79 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i44 %empty"   --->   Operation 80 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty"   --->   Operation 81 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i44 %empty"   --->   Operation 82 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i44 %empty"   --->   Operation 83 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.70ns)   --->   "%switch_ln29 = switch i32 %state_3, void %sw.epilog, i32 0, void %sw.bb, i32 17, void %for.inc.preheader, i32 4096, void %for.inc29.preheader" [equalizer.cpp:29]   --->   Operation 84 'switch' 'switch_ln29' <Predicate = true> <Delay = 1.70>
ST_2 : Operation 85 [2/2] (3.52ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 85 'call' 'call_ln0' <Predicate = (state_3 == 4096)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%empty_21 = wait i32 @_ssdm_op_Wait"   --->   Operation 86 'wait' 'empty_21' <Predicate = (state_3 == 17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 88 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 88 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %tmp_data_V, i32 0" [equalizer.cpp:63]   --->   Operation 89 'store' 'store_ln63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 90 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 90 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 91 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 91 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 92 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 92 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 93 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 93 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 94 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 94 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 95 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 95 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 96 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [equalizer.cpp:62]   --->   Operation 96 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 97 [2/2] (6.91ns)   --->   "%mul_ln62 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:62]   --->   Operation 97 'mul' 'mul_ln62' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 98 [1/2] (6.91ns)   --->   "%mul_ln62 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:62]   --->   Operation 98 'mul' 'mul_ln62' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.41>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%accumulate_loc_load = load i32 %accumulate_loc"   --->   Operation 99 'load' 'accumulate_loc_load' <Predicate = (state_3 == 4096)> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (2.55ns)   --->   "%accumulate = add i32 %mul_ln62, i32 %accumulate_loc_load" [equalizer.cpp:62]   --->   Operation 100 'add' 'accumulate' <Predicate = (state_3 == 4096)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %tmp_last_V, void %if.end49, void %for.inc29.preheader.sw.epilog_crit_edge" [equalizer.cpp:73]   --->   Operation 101 'br' 'br_ln73' <Predicate = (state_3 == 4096)> <Delay = 0.00>
ST_14 : Operation 102 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 0, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 102 'write' 'write_ln304' <Predicate = (state_3 == 4096 & !tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln82 = store i1 %tmp_dest_V, i1 %tmp_out_dest_V" [equalizer.cpp:82]   --->   Operation 103 'store' 'store_ln82' <Predicate = (state_3 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln82 = store i1 %tmp_id_V, i1 %tmp_out_id_V" [equalizer.cpp:82]   --->   Operation 104 'store' 'store_ln82' <Predicate = (state_3 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln82 = store i1 %tmp_user_V, i1 %tmp_out_user_V" [equalizer.cpp:82]   --->   Operation 105 'store' 'store_ln82' <Predicate = (state_3 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln82 = store i4 %tmp_strb_V, i4 %tmp_out_strb_V" [equalizer.cpp:82]   --->   Operation 106 'store' 'store_ln82' <Predicate = (state_3 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln82 = store i4 %tmp_keep_V, i4 %tmp_out_keep_V" [equalizer.cpp:82]   --->   Operation 107 'store' 'store_ln82' <Predicate = (state_3 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln82 = store i32 %accumulate, i32 %tmp_out_data_V" [equalizer.cpp:82]   --->   Operation 108 'store' 'store_ln82' <Predicate = (state_3 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln73 = store i1 %tmp_dest_V, i1 %tmp_out_dest_V" [equalizer.cpp:73]   --->   Operation 109 'store' 'store_ln73' <Predicate = (state_3 == 4096 & tmp_last_V)> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln73 = store i1 %tmp_id_V, i1 %tmp_out_id_V" [equalizer.cpp:73]   --->   Operation 110 'store' 'store_ln73' <Predicate = (state_3 == 4096 & tmp_last_V)> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln73 = store i1 %tmp_user_V, i1 %tmp_out_user_V" [equalizer.cpp:73]   --->   Operation 111 'store' 'store_ln73' <Predicate = (state_3 == 4096 & tmp_last_V)> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln73 = store i4 %tmp_strb_V, i4 %tmp_out_strb_V" [equalizer.cpp:73]   --->   Operation 112 'store' 'store_ln73' <Predicate = (state_3 == 4096 & tmp_last_V)> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln73 = store i4 %tmp_keep_V, i4 %tmp_out_keep_V" [equalizer.cpp:73]   --->   Operation 113 'store' 'store_ln73' <Predicate = (state_3 == 4096 & tmp_last_V)> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %accumulate, i32 %tmp_out_data_V" [equalizer.cpp:73]   --->   Operation 114 'store' 'store_ln73' <Predicate = (state_3 == 4096 & tmp_last_V)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (1.70ns)   --->   "%br_ln73 = br void %sw.epilog" [equalizer.cpp:73]   --->   Operation 115 'br' 'br_ln73' <Predicate = (state_3 == 4096 & tmp_last_V)> <Delay = 1.70>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = phi i1 %p_4_0_0_0112_phi_loc_load, void %for.inc.preheader, i1 %tmp_last_V, void %while.body, i1 1, void %for.inc29.preheader.sw.epilog_crit_edge"   --->   Operation 116 'phi' 'tmp_last_V_1' <Predicate = (state_3 == 4096 & tmp_last_V) | (state_3 != 0 & state_3 != 4096)> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%state_1 = phi i32 %state_3_loc_load, void %for.inc.preheader, i32 %state_3, void %while.body, i32 4096, void %for.inc29.preheader.sw.epilog_crit_edge"   --->   Operation 117 'phi' 'state_1' <Predicate = (state_3 == 4096 & tmp_last_V) | (state_3 != 0 & state_3 != 4096)> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_out_data_V_4 = load i32 %tmp_out_data_V"   --->   Operation 118 'load' 'tmp_out_data_V_4' <Predicate = (state_3 == 4096 & tmp_last_V) | (state_3 != 0 & state_3 != 4096)> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_4 = load i4 %tmp_out_keep_V"   --->   Operation 119 'load' 'tmp_out_keep_V_4' <Predicate = (state_3 == 4096 & tmp_last_V) | (state_3 != 0 & state_3 != 4096)> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_4 = load i4 %tmp_out_strb_V"   --->   Operation 120 'load' 'tmp_out_strb_V_4' <Predicate = (state_3 == 4096 & tmp_last_V) | (state_3 != 0 & state_3 != 4096)> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_out_user_V_4 = load i1 %tmp_out_user_V"   --->   Operation 121 'load' 'tmp_out_user_V_4' <Predicate = (state_3 == 4096 & tmp_last_V) | (state_3 != 0 & state_3 != 4096)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_out_id_V_4 = load i1 %tmp_out_id_V"   --->   Operation 122 'load' 'tmp_out_id_V_4' <Predicate = (state_3 == 4096 & tmp_last_V) | (state_3 != 0 & state_3 != 4096)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_4 = load i1 %tmp_out_dest_V"   --->   Operation 123 'load' 'tmp_out_dest_V_4' <Predicate = (state_3 == 4096 & tmp_last_V) | (state_3 != 0 & state_3 != 4096)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (1.70ns)   --->   "%br_ln82 = br i1 %tmp_last_V_1, void %if.end54, void %while.end" [equalizer.cpp:82]   --->   Operation 124 'br' 'br_ln82' <Predicate = (state_3 == 4096 & tmp_last_V) | (state_3 != 0 & state_3 != 4096)> <Delay = 1.70>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = phi i1 %tmp_out_dest_V_1, void %sw.bb, i1 %tmp_out_dest_V_4, void %sw.epilog"   --->   Operation 125 'phi' 'tmp_dest_V_1' <Predicate = (tmp_last_V & tmp_last_V_1) | (state_3 != 0 & state_3 != 4096 & tmp_last_V_1) | (state_3 == 0 & tmp_last_V)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_id_V_1 = phi i1 %tmp_out_id_V_1, void %sw.bb, i1 %tmp_out_id_V_4, void %sw.epilog"   --->   Operation 126 'phi' 'tmp_id_V_1' <Predicate = (tmp_last_V & tmp_last_V_1) | (state_3 != 0 & state_3 != 4096 & tmp_last_V_1) | (state_3 == 0 & tmp_last_V)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = phi i1 %tmp_out_user_V_1, void %sw.bb, i1 %tmp_out_user_V_4, void %sw.epilog"   --->   Operation 127 'phi' 'tmp_user_V_1' <Predicate = (tmp_last_V & tmp_last_V_1) | (state_3 != 0 & state_3 != 4096 & tmp_last_V_1) | (state_3 == 0 & tmp_last_V)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_strb_V_1 = phi i4 %tmp_out_strb_V_1, void %sw.bb, i4 %tmp_out_strb_V_4, void %sw.epilog"   --->   Operation 128 'phi' 'tmp_strb_V_1' <Predicate = (tmp_last_V & tmp_last_V_1) | (state_3 != 0 & state_3 != 4096 & tmp_last_V_1) | (state_3 == 0 & tmp_last_V)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = phi i4 %tmp_out_keep_V_1, void %sw.bb, i4 %tmp_out_keep_V_4, void %sw.epilog"   --->   Operation 129 'phi' 'tmp_keep_V_1' <Predicate = (tmp_last_V & tmp_last_V_1) | (state_3 != 0 & state_3 != 4096 & tmp_last_V_1) | (state_3 == 0 & tmp_last_V)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = phi i32 %tmp_out_data_V_1, void %sw.bb, i32 %tmp_out_data_V_4, void %sw.epilog"   --->   Operation 130 'phi' 'tmp_data_V_5' <Predicate = (tmp_last_V & tmp_last_V_1) | (state_3 != 0 & state_3 != 4096 & tmp_last_V_1) | (state_3 == 0 & tmp_last_V)> <Delay = 0.00>
ST_14 : Operation 131 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_5, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 131 'write' 'write_ln304' <Predicate = (tmp_last_V & tmp_last_V_1) | (state_3 != 0 & state_3 != 4096 & tmp_last_V_1) | (state_3 == 0 & tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 14> <Delay = 3.29>
ST_15 : Operation 132 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 0, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 132 'write' 'write_ln304' <Predicate = (state_3 == 4096 & !tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 133 [1/1] (1.70ns)   --->   "%br_ln82 = br void %if.end54" [equalizer.cpp:82]   --->   Operation 133 'br' 'br_ln82' <Predicate = (state_3 == 4096 & !tmp_last_V)> <Delay = 1.70>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%state_4243 = phi i32 4096, void %if.end49, i32 %select_ln17, void %sw.bb, i32 %state_1, void %sw.epilog"   --->   Operation 134 'phi' 'state_4243' <Predicate = (state_3 == 4096 & !tmp_last_V) | (state_3 != 0 & !tmp_last_V_1) | (state_3 == 0 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (1.58ns)   --->   "%store_ln26 = store i32 %state_4243, i32 %state" [equalizer.cpp:26]   --->   Operation 135 'store' 'store_ln26' <Predicate = (state_3 == 4096 & !tmp_last_V) | (state_3 != 0 & !tmp_last_V_1) | (state_3 == 0 & !tmp_last_V)> <Delay = 1.58>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln26 = br void %while.body" [equalizer.cpp:26]   --->   Operation 136 'br' 'br_ln26' <Predicate = (state_3 == 4096 & !tmp_last_V) | (state_3 != 0 & !tmp_last_V_1) | (state_3 == 0 & !tmp_last_V)> <Delay = 0.00>

State 16 <SV = 2> <Delay = 1.58>
ST_16 : Operation 137 [2/2] (1.58ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_Coef_Read_Loop_VITIS_LOOP_39_1, i32 %tmp_data_V, i32 %gmem, i64 %coefs_read, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i1 %p_4_0_0_0112_phi_loc, i32 %state_3_loc"   --->   Operation 137 'call' 'call_ln283' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 3> <Delay = 0.00>
ST_17 : Operation 138 [1/2] (0.00ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_Coef_Read_Loop_VITIS_LOOP_39_1, i32 %tmp_data_V, i32 %gmem, i64 %coefs_read, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i1 %p_4_0_0_0112_phi_loc, i32 %state_3_loc"   --->   Operation 138 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 4> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%empty_22 = wait i32 @_ssdm_op_Wait"   --->   Operation 139 'wait' 'empty_22' <Predicate = true> <Delay = 0.00>

State 19 <SV = 5> <Delay = 0.00>

State 20 <SV = 6> <Delay = 0.00>

State 21 <SV = 7> <Delay = 0.00>

State 22 <SV = 8> <Delay = 0.00>

State 23 <SV = 9> <Delay = 0.00>

State 24 <SV = 10> <Delay = 0.00>

State 25 <SV = 11> <Delay = 0.00>

State 26 <SV = 12> <Delay = 1.70>
ST_26 : Operation 140 [1/1] (0.00ns)   --->   "%p_4_0_0_0112_phi_loc_load = load i1 %p_4_0_0_0112_phi_loc"   --->   Operation 140 'load' 'p_4_0_0_0112_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 141 [1/1] (0.00ns)   --->   "%state_3_loc_load = load i32 %state_3_loc"   --->   Operation 141 'load' 'state_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 142 [1/1] (1.70ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 142 'br' 'br_ln0' <Predicate = true> <Delay = 1.70>

State 27 <SV = 11> <Delay = 2.47>
ST_27 : Operation 143 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp_eq  i32 %tmp_data_V, i32 48879" [equalizer.cpp:31]   --->   Operation 143 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 12> <Delay = 1.70>
ST_28 : Operation 144 [1/1] (1.18ns)   --->   "%select_ln17 = select i1 %icmp_ln31, i32 17, i32 0" [equalizer.cpp:17]   --->   Operation 144 'select' 'select_ln17' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 145 [1/1] (1.70ns)   --->   "%br_ln82 = br i1 %tmp_last_V, void %if.end54, void %while.end" [equalizer.cpp:82]   --->   Operation 145 'br' 'br_ln82' <Predicate = true> <Delay = 1.70>

State 29 <SV = 14> <Delay = 0.00>
ST_29 : Operation 146 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_5, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 146 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_29 : Operation 147 [1/1] (0.00ns)   --->   "%ret_ln88 = ret" [equalizer.cpp:88]   --->   Operation 147 'ret' 'ret_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coefs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ signal_shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_out_data_V            (alloca       ) [ 001111111111111111111111111110]
tmp_out_keep_V            (alloca       ) [ 001111111111111111111111111110]
tmp_out_strb_V            (alloca       ) [ 001111111111111111111111111110]
tmp_out_user_V            (alloca       ) [ 001111111111111111111111111110]
tmp_out_id_V              (alloca       ) [ 001111111111111111111111111110]
tmp_out_dest_V            (alloca       ) [ 001111111111111111111111111110]
state                     (alloca       ) [ 011111111111111111111111111110]
coefs_read                (read         ) [ 001111111111111111111111111110]
accumulate_loc            (alloca       ) [ 001111111111111111111111111110]
state_3_loc               (alloca       ) [ 001111111111111111111111111110]
p_4_0_0_0112_phi_loc      (alloca       ) [ 001111111111111111111111111110]
spectopmodule_ln3         (spectopmodule) [ 000000000000000000000000000000]
specinterface_ln3         (specinterface) [ 000000000000000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000]
trunc_ln                  (partselect   ) [ 000000000000000000000000000000]
sext_ln62                 (sext         ) [ 000000000000000000000000000000]
gmem_addr                 (getelementptr) [ 001111111111111111111111111110]
store_ln26                (store        ) [ 000000000000000000000000000000]
br_ln26                   (br           ) [ 000000000000000000000000000000]
tmp_out_data_V_1          (load         ) [ 000111111111111011111111111110]
tmp_out_keep_V_1          (load         ) [ 000111111111111011111111111110]
tmp_out_strb_V_1          (load         ) [ 000111111111111011111111111110]
tmp_out_user_V_1          (load         ) [ 000111111111111011111111111110]
tmp_out_id_V_1            (load         ) [ 000111111111111011111111111110]
tmp_out_dest_V_1          (load         ) [ 000111111111111011111111111110]
state_3                   (load         ) [ 001111111111111111111111111110]
specloopname_ln18         (specloopname ) [ 000000000000000000000000000000]
empty                     (read         ) [ 000000000000000000000000000000]
tmp_data_V                (extractvalue ) [ 000111111111110011000000000100]
tmp_keep_V                (extractvalue ) [ 000111111111111111111111111110]
tmp_strb_V                (extractvalue ) [ 000111111111111111111111111110]
tmp_user_V                (extractvalue ) [ 000111111111111111111111111110]
tmp_last_V                (extractvalue ) [ 001111111111111111111111111110]
tmp_id_V                  (extractvalue ) [ 000111111111111111111111111110]
tmp_dest_V                (extractvalue ) [ 000111111111111111111111111110]
switch_ln29               (switch       ) [ 001111111111111111111111111110]
empty_21                  (wait         ) [ 000000000000000000000000000000]
call_ln0                  (call         ) [ 000000000000000000000000000000]
store_ln63                (store        ) [ 000000000000000000000000000000]
gmem_load_1_req           (readreq      ) [ 000000000000000000000000000000]
gmem_addr_read            (read         ) [ 000000000000110000000000000000]
mul_ln62                  (mul          ) [ 001000000000001111111111111110]
accumulate_loc_load       (load         ) [ 000000000000000000000000000000]
accumulate                (add          ) [ 001000000000000100000000000110]
br_ln73                   (br           ) [ 000000000000000000000000000000]
store_ln82                (store        ) [ 000000000000000000000000000000]
store_ln82                (store        ) [ 000000000000000000000000000000]
store_ln82                (store        ) [ 000000000000000000000000000000]
store_ln82                (store        ) [ 000000000000000000000000000000]
store_ln82                (store        ) [ 000000000000000000000000000000]
store_ln82                (store        ) [ 000000000000000000000000000000]
store_ln73                (store        ) [ 000000000000000000000000000000]
store_ln73                (store        ) [ 000000000000000000000000000000]
store_ln73                (store        ) [ 000000000000000000000000000000]
store_ln73                (store        ) [ 000000000000000000000000000000]
store_ln73                (store        ) [ 000000000000000000000000000000]
store_ln73                (store        ) [ 000000000000000000000000000000]
br_ln73                   (br           ) [ 000000000000000000000000000000]
tmp_last_V_1              (phi          ) [ 001111111111111111111111111110]
state_1                   (phi          ) [ 000111111111111100000000000110]
tmp_out_data_V_4          (load         ) [ 000000000000000000000000000000]
tmp_out_keep_V_4          (load         ) [ 000000000000000000000000000000]
tmp_out_strb_V_4          (load         ) [ 000000000000000000000000000000]
tmp_out_user_V_4          (load         ) [ 000000000000000000000000000000]
tmp_out_id_V_4            (load         ) [ 000000000000000000000000000000]
tmp_out_dest_V_4          (load         ) [ 000000000000000000000000000000]
br_ln82                   (br           ) [ 001111111111111111111111111110]
tmp_dest_V_1              (phi          ) [ 001111111111111111111111111001]
tmp_id_V_1                (phi          ) [ 001111111111111111111111111001]
tmp_user_V_1              (phi          ) [ 001111111111111111111111111001]
tmp_strb_V_1              (phi          ) [ 001111111111111111111111111001]
tmp_keep_V_1              (phi          ) [ 001111111111111111111111111001]
tmp_data_V_5              (phi          ) [ 001111111111111111111111111001]
write_ln304               (write        ) [ 000000000000000000000000000000]
br_ln82                   (br           ) [ 000000000000000000000000000000]
state_4243                (phi          ) [ 000000000000000100000000000000]
store_ln26                (store        ) [ 000000000000000000000000000000]
br_ln26                   (br           ) [ 000000000000000000000000000000]
call_ln283                (call         ) [ 000000000000000000000000000000]
empty_22                  (wait         ) [ 000000000000000000000000000000]
p_4_0_0_0112_phi_loc_load (load         ) [ 001111111111111111111111111110]
state_3_loc_load          (load         ) [ 001111111111111111111111111110]
br_ln0                    (br           ) [ 001111111111111111111111111110]
icmp_ln31                 (icmp         ) [ 000000000000000000000000000010]
select_ln17               (select       ) [ 001111111111111111111111111110]
br_ln82                   (br           ) [ 001111111111111111111111111110]
write_ln304               (write        ) [ 000000000000000000000000000000]
ret_ln88                  (ret          ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="coefs">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_r_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_r_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_r_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_r_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_r_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_r_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_r_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="signal_shift_reg">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Shift_Accumulate_Loop"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Coef_Read_Loop_VITIS_LOOP_39_1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_out_data_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_data_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_out_keep_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_keep_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_out_strb_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_strb_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_out_user_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_user_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_out_id_V_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_id_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_out_dest_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_dest_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="state_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="accumulate_loc_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accumulate_loc/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="state_3_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_3_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_4_0_0_0112_phi_loc_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_4_0_0_0112_phi_loc/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="coefs_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coefs_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="empty_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="44" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="0" index="3" bw="4" slack="0"/>
<pin id="167" dir="0" index="4" bw="1" slack="0"/>
<pin id="168" dir="0" index="5" bw="1" slack="0"/>
<pin id="169" dir="0" index="6" bw="1" slack="0"/>
<pin id="170" dir="0" index="7" bw="1" slack="0"/>
<pin id="171" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_readreq_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="3"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="gmem_addr_read_read_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="10"/>
<pin id="190" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="0" index="3" bw="4" slack="0"/>
<pin id="197" dir="0" index="4" bw="1" slack="0"/>
<pin id="198" dir="0" index="5" bw="1" slack="0"/>
<pin id="199" dir="0" index="6" bw="1" slack="0"/>
<pin id="200" dir="0" index="7" bw="1" slack="0"/>
<pin id="201" dir="0" index="8" bw="32" slack="0"/>
<pin id="202" dir="0" index="9" bw="4" slack="0"/>
<pin id="203" dir="0" index="10" bw="4" slack="0"/>
<pin id="204" dir="0" index="11" bw="1" slack="0"/>
<pin id="205" dir="0" index="12" bw="1" slack="0"/>
<pin id="206" dir="0" index="13" bw="1" slack="0"/>
<pin id="207" dir="0" index="14" bw="1" slack="0"/>
<pin id="208" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/14 write_ln304/14 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln63_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="2"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="tmp_last_V_1_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_last_V_1_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="12"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="4" bw="1" slack="0"/>
<pin id="234" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_1/14 "/>
</bind>
</comp>

<comp id="238" class="1005" name="state_1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="state_1 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="state_1_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="4" bw="14" slack="0"/>
<pin id="247" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_1/14 "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_dest_V_1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_dest_V_1_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="12"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_dest_V_1/14 "/>
</bind>
</comp>

<comp id="263" class="1005" name="tmp_id_V_1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_id_V_1_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="12"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_id_V_1/14 "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_user_V_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_1 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_user_V_1_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="12"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V_1/14 "/>
</bind>
</comp>

<comp id="287" class="1005" name="tmp_strb_V_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="1"/>
<pin id="289" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_1 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_strb_V_1_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="12"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="4" slack="0"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_strb_V_1/14 "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp_keep_V_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="1"/>
<pin id="301" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_keep_V_1_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="12"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="4" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_keep_V_1/14 "/>
</bind>
</comp>

<comp id="311" class="1005" name="tmp_data_V_5_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_data_V_5_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="12"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="32" slack="0"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_5/14 "/>
</bind>
</comp>

<comp id="323" class="1005" name="state_4243_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="325" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_4243 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="state_4243_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="14" slack="0"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="6" slack="2"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="4" bw="32" slack="1"/>
<pin id="332" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_4243/15 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="64" slack="1"/>
<pin id="340" dir="0" index="3" bw="32" slack="1"/>
<pin id="341" dir="0" index="4" bw="32" slack="0"/>
<pin id="342" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_equalizer_Pipeline_Coef_Read_Loop_VITIS_LOOP_39_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="1"/>
<pin id="349" dir="0" index="2" bw="32" slack="0"/>
<pin id="350" dir="0" index="3" bw="64" slack="2"/>
<pin id="351" dir="0" index="4" bw="32" slack="0"/>
<pin id="352" dir="0" index="5" bw="4" slack="0"/>
<pin id="353" dir="0" index="6" bw="4" slack="0"/>
<pin id="354" dir="0" index="7" bw="1" slack="0"/>
<pin id="355" dir="0" index="8" bw="1" slack="0"/>
<pin id="356" dir="0" index="9" bw="1" slack="0"/>
<pin id="357" dir="0" index="10" bw="1" slack="0"/>
<pin id="358" dir="0" index="11" bw="1" slack="2"/>
<pin id="359" dir="0" index="12" bw="32" slack="2"/>
<pin id="360" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln283/16 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_data_V_1/2 tmp_out_data_V_4/14 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="1"/>
<pin id="376" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_keep_V_1/2 tmp_out_keep_V_4/14 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="1"/>
<pin id="380" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_strb_V_1/2 tmp_out_strb_V_4/14 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_user_V_1/2 tmp_out_user_V_4/14 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_id_V_1/2 tmp_out_id_V_4/14 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_dest_V_1/2 tmp_out_dest_V_4/14 "/>
</bind>
</comp>

<comp id="394" class="1004" name="trunc_ln_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="62" slack="0"/>
<pin id="396" dir="0" index="1" bw="64" slack="0"/>
<pin id="397" dir="0" index="2" bw="3" slack="0"/>
<pin id="398" dir="0" index="3" bw="7" slack="0"/>
<pin id="399" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln62_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="62" slack="0"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="gmem_addr_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="0" index="1" bw="64" slack="0"/>
<pin id="411" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln26_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="state_3_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_3/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_data_V_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="44" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_keep_V_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="44" slack="0"/>
<pin id="428" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_strb_V_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="44" slack="0"/>
<pin id="432" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_user_V_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="44" slack="0"/>
<pin id="436" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_last_V_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="44" slack="0"/>
<pin id="440" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_id_V_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="44" slack="0"/>
<pin id="444" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_dest_V_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="44" slack="0"/>
<pin id="448" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="0" index="1" bw="32" slack="10"/>
<pin id="453" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62/12 mul_ln59/10 "/>
</bind>
</comp>

<comp id="454" class="1004" name="accumulate_loc_load_load_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="13"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accumulate_loc_load/14 "/>
</bind>
</comp>

<comp id="457" class="1004" name="accumulate_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accumulate/14 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln82_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="12"/>
<pin id="465" dir="0" index="1" bw="1" slack="13"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/14 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln82_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="12"/>
<pin id="469" dir="0" index="1" bw="1" slack="13"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/14 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln82_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="12"/>
<pin id="473" dir="0" index="1" bw="1" slack="13"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/14 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln82_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="12"/>
<pin id="477" dir="0" index="1" bw="4" slack="13"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/14 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln82_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="12"/>
<pin id="481" dir="0" index="1" bw="4" slack="13"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/14 "/>
</bind>
</comp>

<comp id="483" class="1004" name="store_ln82_store_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="13"/>
<pin id="486" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/14 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln73_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="12"/>
<pin id="490" dir="0" index="1" bw="1" slack="13"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/14 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln73_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="12"/>
<pin id="494" dir="0" index="1" bw="1" slack="13"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/14 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln73_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="12"/>
<pin id="498" dir="0" index="1" bw="1" slack="13"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/14 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln73_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="12"/>
<pin id="502" dir="0" index="1" bw="4" slack="13"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/14 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln73_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="12"/>
<pin id="506" dir="0" index="1" bw="4" slack="13"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/14 "/>
</bind>
</comp>

<comp id="508" class="1004" name="store_ln73_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="13"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/14 "/>
</bind>
</comp>

<comp id="513" class="1004" name="store_ln26_store_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="14"/>
<pin id="516" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/15 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_4_0_0_0112_phi_loc_load_load_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="12"/>
<pin id="520" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_4_0_0_0112_phi_loc_load/26 "/>
</bind>
</comp>

<comp id="521" class="1004" name="state_3_loc_load_load_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="12"/>
<pin id="523" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_3_loc_load/26 "/>
</bind>
</comp>

<comp id="524" class="1004" name="icmp_ln31_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="10"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/27 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln17_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="0" index="2" bw="32" slack="0"/>
<pin id="533" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/28 "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_out_data_V_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_data_V "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_out_keep_V_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="1"/>
<pin id="545" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_keep_V "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_out_strb_V_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="1"/>
<pin id="552" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_strb_V "/>
</bind>
</comp>

<comp id="557" class="1005" name="tmp_out_user_V_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_user_V "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_out_id_V_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_id_V "/>
</bind>
</comp>

<comp id="571" class="1005" name="tmp_out_dest_V_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_dest_V "/>
</bind>
</comp>

<comp id="578" class="1005" name="state_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="state "/>
</bind>
</comp>

<comp id="585" class="1005" name="coefs_read_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="1"/>
<pin id="587" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="coefs_read "/>
</bind>
</comp>

<comp id="591" class="1005" name="accumulate_loc_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumulate_loc "/>
</bind>
</comp>

<comp id="597" class="1005" name="state_3_loc_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="2"/>
<pin id="599" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="state_3_loc "/>
</bind>
</comp>

<comp id="603" class="1005" name="p_4_0_0_0112_phi_loc_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="2"/>
<pin id="605" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_4_0_0_0112_phi_loc "/>
</bind>
</comp>

<comp id="609" class="1005" name="gmem_addr_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="3"/>
<pin id="611" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="tmp_out_data_V_1_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="12"/>
<pin id="617" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_out_data_V_1 "/>
</bind>
</comp>

<comp id="620" class="1005" name="tmp_out_keep_V_1_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="12"/>
<pin id="622" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_out_keep_V_1 "/>
</bind>
</comp>

<comp id="625" class="1005" name="tmp_out_strb_V_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="4" slack="12"/>
<pin id="627" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_out_strb_V_1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="tmp_out_user_V_1_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="12"/>
<pin id="632" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_out_user_V_1 "/>
</bind>
</comp>

<comp id="635" class="1005" name="tmp_out_id_V_1_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="12"/>
<pin id="637" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_out_id_V_1 "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp_out_dest_V_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="12"/>
<pin id="642" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_out_dest_V_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="state_3_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="12"/>
<pin id="647" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_3 "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_data_V_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="657" class="1005" name="tmp_keep_V_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="4" slack="12"/>
<pin id="659" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="664" class="1005" name="tmp_strb_V_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="12"/>
<pin id="666" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp_user_V_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="12"/>
<pin id="673" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="678" class="1005" name="tmp_last_V_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="11"/>
<pin id="680" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="683" class="1005" name="tmp_id_V_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="12"/>
<pin id="685" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="690" class="1005" name="tmp_dest_V_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="12"/>
<pin id="692" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="697" class="1005" name="gmem_addr_read_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="702" class="1005" name="mul_ln62_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62 "/>
</bind>
</comp>

<comp id="707" class="1005" name="accumulate_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumulate "/>
</bind>
</comp>

<comp id="718" class="1005" name="icmp_ln31_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="723" class="1005" name="select_ln17_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="2"/>
<pin id="725" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="172"><net_src comp="90" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="162" pin=4"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="162" pin=5"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="162" pin=6"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="162" pin=7"/></net>

<net id="185"><net_src comp="100" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="104" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="209"><net_src comp="106" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="192" pin=4"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="192" pin=5"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="192" pin=6"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="192" pin=7"/></net>

<net id="217"><net_src comp="108" pin="0"/><net_sink comp="192" pin=12"/></net>

<net id="218"><net_src comp="110" pin="0"/><net_sink comp="192" pin=12"/></net>

<net id="224"><net_src comp="102" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="236"><net_src comp="110" pin="0"/><net_sink comp="228" pin=4"/></net>

<net id="237"><net_src comp="228" pin="6"/><net_sink comp="225" pin=0"/></net>

<net id="249"><net_src comp="94" pin="0"/><net_sink comp="241" pin=4"/></net>

<net id="250"><net_src comp="241" pin="6"/><net_sink comp="238" pin=0"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="192" pin=14"/></net>

<net id="261"><net_src comp="255" pin="4"/><net_sink comp="192" pin=14"/></net>

<net id="262"><net_src comp="255" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="192" pin=13"/></net>

<net id="273"><net_src comp="267" pin="4"/><net_sink comp="192" pin=13"/></net>

<net id="274"><net_src comp="267" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="192" pin=11"/></net>

<net id="285"><net_src comp="279" pin="4"/><net_sink comp="192" pin=11"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="192" pin=10"/></net>

<net id="297"><net_src comp="291" pin="4"/><net_sink comp="192" pin=10"/></net>

<net id="298"><net_src comp="291" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="302"><net_src comp="299" pin="1"/><net_sink comp="192" pin=9"/></net>

<net id="309"><net_src comp="303" pin="4"/><net_sink comp="192" pin=9"/></net>

<net id="310"><net_src comp="303" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="192" pin=8"/></net>

<net id="321"><net_src comp="315" pin="4"/><net_sink comp="192" pin=8"/></net>

<net id="322"><net_src comp="315" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="334"><net_src comp="94" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="238" pin="1"/><net_sink comp="326" pin=4"/></net>

<net id="343"><net_src comp="96" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="0" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="32" pin="0"/><net_sink comp="336" pin=4"/></net>

<net id="361"><net_src comp="112" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="362"><net_src comp="0" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="363"><net_src comp="18" pin="0"/><net_sink comp="346" pin=4"/></net>

<net id="364"><net_src comp="20" pin="0"/><net_sink comp="346" pin=5"/></net>

<net id="365"><net_src comp="22" pin="0"/><net_sink comp="346" pin=6"/></net>

<net id="366"><net_src comp="24" pin="0"/><net_sink comp="346" pin=7"/></net>

<net id="367"><net_src comp="26" pin="0"/><net_sink comp="346" pin=8"/></net>

<net id="368"><net_src comp="28" pin="0"/><net_sink comp="346" pin=9"/></net>

<net id="369"><net_src comp="30" pin="0"/><net_sink comp="346" pin=10"/></net>

<net id="373"><net_src comp="370" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="385"><net_src comp="382" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="400"><net_src comp="80" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="156" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="82" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="84" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="407"><net_src comp="394" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="0" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="46" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="162" pin="8"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="162" pin="8"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="162" pin="8"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="162" pin="8"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="162" pin="8"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="162" pin="8"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="162" pin="8"/><net_sink comp="446" pin=0"/></net>

<net id="461"><net_src comp="454" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="462"><net_src comp="457" pin="2"/><net_sink comp="192" pin=8"/></net>

<net id="487"><net_src comp="457" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="512"><net_src comp="457" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="326" pin="6"/><net_sink comp="513" pin=0"/></net>

<net id="528"><net_src comp="114" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="92" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="46" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="539"><net_src comp="116" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="542"><net_src comp="536" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="546"><net_src comp="120" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="549"><net_src comp="543" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="553"><net_src comp="124" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="560"><net_src comp="128" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="563"><net_src comp="557" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="567"><net_src comp="132" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="570"><net_src comp="564" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="574"><net_src comp="136" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="581"><net_src comp="140" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="588"><net_src comp="156" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="346" pin=3"/></net>

<net id="594"><net_src comp="144" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="336" pin=3"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="600"><net_src comp="148" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="346" pin=12"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="606"><net_src comp="152" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="346" pin=11"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="612"><net_src comp="408" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="618"><net_src comp="370" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="623"><net_src comp="374" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="628"><net_src comp="378" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="633"><net_src comp="382" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="638"><net_src comp="386" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="643"><net_src comp="390" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="648"><net_src comp="419" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="422" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="655"><net_src comp="649" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="656"><net_src comp="649" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="660"><net_src comp="426" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="192" pin=9"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="667"><net_src comp="430" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="192" pin=10"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="670"><net_src comp="664" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="674"><net_src comp="434" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="192" pin=11"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="677"><net_src comp="671" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="681"><net_src comp="438" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="686"><net_src comp="442" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="192" pin=13"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="689"><net_src comp="683" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="693"><net_src comp="446" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="192" pin=14"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="700"><net_src comp="187" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="705"><net_src comp="450" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="710"><net_src comp="457" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="192" pin=8"/></net>

<net id="721"><net_src comp="524" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="726"><net_src comp="529" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="326" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {16 17 }
	Port: output_r_V_data_V | {15 29 }
	Port: output_r_V_keep_V | {15 29 }
	Port: output_r_V_strb_V | {15 29 }
	Port: output_r_V_user_V | {15 29 }
	Port: output_r_V_last_V | {15 29 }
	Port: output_r_V_id_V | {15 29 }
	Port: output_r_V_dest_V | {15 29 }
	Port: signal_shift_reg | {2 3 4 }
 - Input state : 
	Port: equalizer : gmem | {2 3 4 5 6 7 8 9 10 11 }
	Port: equalizer : coefs | {1 }
	Port: equalizer : input_r_V_data_V | {2 16 17 }
	Port: equalizer : input_r_V_keep_V | {2 16 17 }
	Port: equalizer : input_r_V_strb_V | {2 16 17 }
	Port: equalizer : input_r_V_user_V | {2 16 17 }
	Port: equalizer : input_r_V_last_V | {2 16 17 }
	Port: equalizer : input_r_V_id_V | {2 16 17 }
	Port: equalizer : input_r_V_dest_V | {2 16 17 }
	Port: equalizer : signal_shift_reg | {2 3 }
  - Chain level:
	State 1
		sext_ln62 : 1
		gmem_addr : 2
		store_ln26 : 1
	State 2
		switch_ln29 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		accumulate : 1
		write_ln304 : 2
		store_ln82 : 2
		store_ln73 : 2
		tmp_last_V_1 : 1
		state_1 : 1
		br_ln82 : 2
		tmp_dest_V_1 : 3
		tmp_id_V_1 : 3
		tmp_user_V_1 : 3
		tmp_strb_V_1 : 3
		tmp_keep_V_1 : 3
		tmp_data_V_5 : 3
		write_ln304 : 4
	State 15
		state_4243 : 1
		store_ln26 : 2
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   call   |      grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_336     |    3    |  1.588  |   347   |   193   |
|          | grp_equalizer_Pipeline_Coef_Read_Loop_VITIS_LOOP_39_1_fu_346 |    0    |  1.588  |   241   |   210   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                          grp_fu_450                          |    3    |    0    |   165   |    50   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                       accumulate_fu_457                      |    0    |    0    |    0    |    39   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                      select_ln17_fu_529                      |    0    |    0    |    0    |    32   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                       icmp_ln31_fu_524                       |    0    |    0    |    0    |    18   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                    coefs_read_read_fu_156                    |    0    |    0    |    0    |    0    |
|   read   |                       empty_read_fu_162                      |    0    |    0    |    0    |    0    |
|          |                  gmem_addr_read_read_fu_187                  |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                      grp_readreq_fu_180                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                       grp_write_fu_192                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                        trunc_ln_fu_394                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                       sext_ln62_fu_404                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                       tmp_data_V_fu_422                      |    0    |    0    |    0    |    0    |
|          |                       tmp_keep_V_fu_426                      |    0    |    0    |    0    |    0    |
|          |                       tmp_strb_V_fu_430                      |    0    |    0    |    0    |    0    |
|extractvalue|                       tmp_user_V_fu_434                      |    0    |    0    |    0    |    0    |
|          |                       tmp_last_V_fu_438                      |    0    |    0    |    0    |    0    |
|          |                        tmp_id_V_fu_442                       |    0    |    0    |    0    |    0    |
|          |                       tmp_dest_V_fu_446                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                              |    6    |  3.176  |   753   |   542   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|signal_shift_reg|    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   accumulate_loc_reg_591   |   32   |
|     accumulate_reg_707     |   32   |
|     coefs_read_reg_585     |   64   |
|   gmem_addr_read_reg_697   |   32   |
|      gmem_addr_reg_609     |   32   |
|      icmp_ln31_reg_718     |    1   |
|      mul_ln62_reg_702      |   32   |
|p_4_0_0_0112_phi_loc_reg_603|    1   |
|     select_ln17_reg_723    |   32   |
|       state_1_reg_238      |   32   |
|     state_3_loc_reg_597    |   32   |
|       state_3_reg_645      |   32   |
|     state_4243_reg_323     |   32   |
|        state_reg_578       |   32   |
|    tmp_data_V_5_reg_311    |   32   |
|     tmp_data_V_reg_649     |   32   |
|    tmp_dest_V_1_reg_251    |    1   |
|     tmp_dest_V_reg_690     |    1   |
|     tmp_id_V_1_reg_263     |    1   |
|      tmp_id_V_reg_683      |    1   |
|    tmp_keep_V_1_reg_299    |    4   |
|     tmp_keep_V_reg_657     |    4   |
|    tmp_last_V_1_reg_225    |    1   |
|     tmp_last_V_reg_678     |    1   |
|  tmp_out_data_V_1_reg_615  |   32   |
|   tmp_out_data_V_reg_536   |   32   |
|  tmp_out_dest_V_1_reg_640  |    1   |
|   tmp_out_dest_V_reg_571   |    1   |
|   tmp_out_id_V_1_reg_635   |    1   |
|    tmp_out_id_V_reg_564    |    1   |
|  tmp_out_keep_V_1_reg_620  |    4   |
|   tmp_out_keep_V_reg_543   |    4   |
|  tmp_out_strb_V_1_reg_625  |    4   |
|   tmp_out_strb_V_reg_550   |    4   |
|  tmp_out_user_V_1_reg_630  |    1   |
|   tmp_out_user_V_reg_557   |    1   |
|    tmp_strb_V_1_reg_287    |    4   |
|     tmp_strb_V_reg_664     |    4   |
|    tmp_user_V_1_reg_275    |    1   |
|     tmp_user_V_reg_671     |    1   |
+----------------------------+--------+
|            Total           |   592  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_192 |  p8  |   4  |  32  |   128  ||    20   |
| grp_write_fu_192 |  p9  |   3  |   4  |   12   ||    14   |
| grp_write_fu_192 |  p10 |   3  |   4  |   12   ||    14   |
| grp_write_fu_192 |  p11 |   3  |   1  |    3   ||    14   |
| grp_write_fu_192 |  p12 |   2  |   1  |    2   |
| grp_write_fu_192 |  p13 |   3  |   1  |    3   ||    14   |
| grp_write_fu_192 |  p14 |   3  |   1  |    3   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   163  || 11.9511 ||    90   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    3   |   753  |   542  |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   90   |    -   |
|  Register |    -   |    -   |    -   |   592  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   15   |  1345  |   632  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
