---
title: "vhdl-clock-name"
layout: doc
---
<strong>vhdl-clock-name</strong> is a variable defined in `<code>vhdl-mode.el</code>'.</br>
Its value is <pre>""</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Name of clock signal to use in templates.</br>
</br>
You can customize this variable.
