/*
 * Copyright (C) 2026 Intel Corporation.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include <types.h>
#include <per_cpu.h>
#include <cpu.h>
#include <delay.h>
#include <pgtable.h>
#include <schedule.h>
#include <logmsg.h>
#include <asm/sysreg.h>
#include <asm/psci.h>

static uint64_t dt_mpidrs[MAX_PCPU_NUM];

extern void _start_secondary_psci(uint64_t phy_stack_addr);

void wait_sync_change(volatile const uint64_t *sync, uint64_t wake_sync)
{
	while ((*sync) != wake_sync) {
		cpu_relax();
	}
}

uint16_t arch_get_pcpu_num(void)
{
	return MAX_PCPU_NUM;
}

void init_percpu_mpidr(uint64_t bsp_mpidr)
{
	uint16_t i;
	uint16_t idx = 0U;
	uint64_t bsp_aff = bsp_mpidr & MPIDR_AFFINITY_MASK;

	for (i = 0U; i < MAX_PCPU_NUM; i++) {
		dt_mpidrs[i] = i;
	}

	i = 0U;
	while (i < MAX_PCPU_NUM) {
		if (i == BSP_CPU_ID) {
			per_cpu(arch.mpidr, i) = bsp_aff;
			i++;
		} else if (idx < MAX_PCPU_NUM) {
			if ((dt_mpidrs[idx] & MPIDR_AFFINITY_MASK) != bsp_aff) {
				per_cpu(arch.mpidr, i) = dt_mpidrs[idx] & MPIDR_AFFINITY_MASK;
				i++;
			}
			idx++;
		} else {
			panic("bsp mpidr is not unique!");
		}
	}
}

uint16_t get_pcpu_id_from_mpidr(uint64_t mpidr)
{
	uint16_t i;
	uint16_t pcpu_id = INVALID_CPU_ID;
	uint64_t aff = mpidr & MPIDR_AFFINITY_MASK;

	for (i = 0U; i < MAX_PCPU_NUM; i++) {
		if (per_cpu(arch.mpidr, i) == aff) {
			pcpu_id = i;
			break;
		}
	}

	return pcpu_id;
}

void arch_start_pcpu(uint16_t pcpu_id)
{
	uint64_t pcpu_sp;
	int64_t ret;

	if (pcpu_id >= MAX_PCPU_NUM) {
		pr_fatal("invalid arm64 secondary cpu%hu", pcpu_id);
		return;
	}

	pcpu_sp = (uint64_t)(&per_cpu(stack, pcpu_id)[CONFIG_STACK_SIZE - 1]);
	pcpu_sp &= ~(CPU_STACK_ALIGN - 1UL);

	ret = psci_cpu_on(per_cpu(arch.mpidr, pcpu_id), (uint64_t)_start_secondary_psci, pcpu_sp);
	if ((ret != PSCI_RET_SUCCESS) && (ret != PSCI_RET_ALREADY_ON)) {
		pr_fatal("psci cpu_on failed for cpu%hu mpidr=0x%lx ret=%ld",
			pcpu_id, per_cpu(arch.mpidr, pcpu_id), ret);
	}
}

void arch_cpu_do_idle(void)
{
	asm volatile ("wfi" ::: "memory");
}

void arch_cpu_dead(void)
{
	while (true) {
		asm volatile ("wfi" ::: "memory");
	}
}
