<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="ct">//###########################################################################</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="ct">//</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="ct">// FILE:    F2802x_Adc.c</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="ct">//</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td><span class="ct">// TITLE:   F2802x ADC Initialization &amp; Support Functions.</span></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="ct">//</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="ct">//###########################################################################</span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td><span class="ct">// $TI Release: F2802x Support Library v230 $</span></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="ct">// $Release Date: Fri May  8 07:43:05 CDT 2015 $</span></td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td><span class="ct">// $Copyright: Copyright (C) 2008-2015 Texas Instruments Incorporated -</span></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td><span class="ct">//             http://www.ti.com/ ALL RIGHTS RESERVED $</span></td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td><span class="ct">//###########################################################################</span></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td><span class="pp">#include "F2802x_Device.h"</span>     <span class="ct">// Headerfile Include File</span></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td><span class="pp">#include "f2802x_examples.h"</span>   <span class="ct">// Examples Include File</span></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td><span class="pp">#define</span> <a id="17c9" class="tk">ADC_usDELAY</a>  1000L</td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td><span class="ct">//---------------------------------------------------------------------------</span></td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td><span class="ct">// InitAdc:</span></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td><span class="ct">//---------------------------------------------------------------------------</span></td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td><span class="ct">// This function initializes ADC to a known state.</span></td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td><span class="ct">//</span></td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td><span class="ct">// NOTE: ADC INIT IS DIFFERENT ON 2802x DEVICES COMPARED TO OTHER 28X DEVICES</span></td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td><span class="ct">//</span></td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td><span class="kw">void</span> <a id="26c6" class="tk">InitAdc</a>(<span class="kw">void</span>)</td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td><span class="br">{</span></td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td>    <span class="kw">extern</span> <span class="kw">void</span> <a id="28c17" class="tk">DSP28x_usDelay</a>(<a id="28c32" class="tk">Uint32</a> <a id="28c39" class="tk">Count</a>);</td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td></td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td>    <span class="ct">// *IMPORTANT*</span></td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td>    <span class="ct">// The Device_cal function, which copies the ADC calibration values from TI reserved</span></td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td>    <span class="ct">// OTP into the ADCREFSEL and ADCOFFTRIM registers, occurs automatically in the</span></td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td>    <span class="ct">// Boot ROM. If the boot ROM code is bypassed during the debug process, the</span></td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td>    <span class="ct">// following function MUST be called for the ADC to function according</span></td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td>    <span class="ct">// to specification. The clocks to the ADC MUST be enabled before calling this</span></td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td>    <span class="ct">// function.</span></td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td>    <span class="ct">// See the device data manual and/or the ADC Reference</span></td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td>    <span class="ct">// Manual for more information.</span></td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td></td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td>        <a id="40c9" class="tk">EALLOW</a>;</td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td>        <a id="41c9" class="tk">SysCtrlRegs</a>.<a id="41c21" class="tk">PCLKCR0</a>.<a id="41c29" class="tk">bit</a>.<a id="41c33" class="tk">ADCENCLK</a> = 1;</td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td>        (<a id="42c10" class="tk">*</a><a id="42c11" class="tk">Device_cal</a>)();</td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td>        <a id="43c9" class="tk">EDIS</a>;</td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td></td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td>    <span class="ct">// To powerup the ADC the ADCENCLK bit should be set first to enable</span></td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td>    <span class="ct">// clocks, followed by powering up the bandgap, reference circuitry, and ADC core.</span></td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td>    <span class="ct">// Before the first conversion is performed a 5ms delay must be observed</span></td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td>    <span class="ct">// after power up to give all analog circuits time to power up and settle</span></td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td></td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td>    <span class="ct">// Please note that for the delay function below to operate correctly the</span></td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td>    <span class="ct">// CPU_RATE define statement in the F2802x_Examples.h file must</span></td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td>    <span class="ct">// contain the correct CPU clock period in nanoseconds.</span></td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td>    <a id="53c5" class="tk">EALLOW</a>;</td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td>    <a id="54c5" class="tk">AdcRegs</a>.<a id="54c13" class="tk">ADCCTL1</a>.<a id="54c21" class="tk">bit</a>.<a id="54c25" class="tk">ADCBGPWD</a>  = 1;      <span class="ct">// Power ADC BG</span></td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td>    <a id="55c5" class="tk">AdcRegs</a>.<a id="55c13" class="tk">ADCCTL1</a>.<a id="55c21" class="tk">bit</a>.<a id="55c25" class="tk">ADCREFPWD</a> = 1;      <span class="ct">// Power reference</span></td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td>    <a id="56c5" class="tk">AdcRegs</a>.<a id="56c13" class="tk">ADCCTL1</a>.<a id="56c21" class="tk">bit</a>.<a id="56c25" class="tk">ADCPWDN</a>   = 1;      <span class="ct">// Power ADC</span></td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td>    <a id="57c5" class="tk">AdcRegs</a>.<a id="57c13" class="tk">ADCCTL1</a>.<a id="57c21" class="tk">bit</a>.<a id="57c25" class="tk">ADCENABLE</a> = 1;      <span class="ct">// Enable ADC</span></td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td>    <a id="58c5" class="tk">AdcRegs</a>.<a id="58c13" class="tk">ADCCTL1</a>.<a id="58c21" class="tk">bit</a>.<a id="58c25" class="tk">ADCREFSEL</a> = 0;      <span class="ct">// Select internal BG</span></td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td>    <a id="59c5" class="tk">EDIS</a>;</td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td></td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td>    <a id="61c5" class="tk">DELAY_US</a>(<a id="61c14" class="tk">ADC_usDELAY</a>);         <span class="ct">// Delay before converting ADC channels</span></td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td><span class="br">}</span></td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td></td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td><span class="kw">void</span> <a id="64c6" class="tk">InitAdcAio</a>()</td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td><span class="br">{</span></td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td></td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td>   <a id="67c4" class="tk">EALLOW</a>;</td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td></td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td><span class="ct">/* Configure ADC pins using AIO regs*/</span></td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td><span class="ct">// This specifies which of the possible AIO pins will be Analog input pins.</span></td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td><span class="ct">// NOTE: AIO1,3,5,7-9,11,13,15 are analog inputs in all AIOMUX1 configurations.</span></td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td><span class="ct">// Comment out other unwanted lines.</span></td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td></td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td>    <a id="74c5" class="tk">GpioCtrlRegs</a>.<a id="74c18" class="tk">AIOMUX1</a>.<a id="74c26" class="tk">bit</a>.<a id="74c30" class="tk">AIO2</a> = 2;    <span class="ct">// Configure AIO2 for A2 (analog input) operation</span></td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td>    <a id="75c5" class="tk">GpioCtrlRegs</a>.<a id="75c18" class="tk">AIOMUX1</a>.<a id="75c26" class="tk">bit</a>.<a id="75c30" class="tk">AIO4</a> = 2;    <span class="ct">// Configure AIO4 for A4 (analog input) operation</span></td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td>    <a id="76c5" class="tk">GpioCtrlRegs</a>.<a id="76c18" class="tk">AIOMUX1</a>.<a id="76c26" class="tk">bit</a>.<a id="76c30" class="tk">AIO6</a> = 2;    <span class="ct">// Configure AIO6 for A6 (analog input) operation</span></td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td>    <a id="77c5" class="tk">GpioCtrlRegs</a>.<a id="77c18" class="tk">AIOMUX1</a>.<a id="77c26" class="tk">bit</a>.<a id="77c30" class="tk">AIO10</a> = 2;   <span class="ct">// Configure AIO10 for B2 (analog input) operation</span></td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td>    <a id="78c5" class="tk">GpioCtrlRegs</a>.<a id="78c18" class="tk">AIOMUX1</a>.<a id="78c26" class="tk">bit</a>.<a id="78c30" class="tk">AIO12</a> = 2;   <span class="ct">// Configure AIO12 for B4 (analog input) operation</span></td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td>    <a id="79c5" class="tk">GpioCtrlRegs</a>.<a id="79c18" class="tk">AIOMUX1</a>.<a id="79c26" class="tk">bit</a>.<a id="79c30" class="tk">AIO14</a> = 2;   <span class="ct">// Configure AIO14 for B6 (analog input) operation</span></td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td></td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td>    <a id="81c5" class="tk">EDIS</a>;</td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td><span class="br">}</span></td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td></td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td><span class="ct">/* AdcoffsetSelfCal-</span></td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td><span class="ct">   This function re-calibrates the ADC zero offset error by converting the VREFLO reference with</span></td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td><span class="ct">   the ADC and modifying the ADCOFFTRIM register. VREFLO is sampled by the ADC using an internal</span></td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td><span class="ct">   MUX select which connects VREFLO to A5 without sacrificing an external ADC pin. This</span></td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td><span class="ct">   function calls two other functions:</span></td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td><span class="ct">   - AdcChanSelect(channel) � selects the ADC channel to convert</span></td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td><span class="ct">   - AdcConversion() � initiates several ADC conversions and returns the average</span></td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td><span class="ct">*/</span></td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td><span class="kw">void</span> <a id="92c6" class="tk">AdcOffsetSelfCal</a>()</td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td><span class="br">{</span></td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td>    <a id="94c5" class="tk">Uint16</a> <a id="94c12" class="tk">AdcConvMean</a>;</td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td>    <a id="95c5" class="tk">EALLOW</a>;</td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td>    <a id="96c5" class="tk">AdcRegs</a>.<a id="96c13" class="tk">ADCCTL1</a>.<a id="96c21" class="tk">bit</a>.<a id="96c25" class="tk">ADCREFSEL</a> = 0;                  <span class="ct">//Select internal reference mode</span></td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td>    <a id="97c5" class="tk">AdcRegs</a>.<a id="97c13" class="tk">ADCCTL1</a>.<a id="97c21" class="tk">bit</a>.<a id="97c25" class="tk">VREFLOCONV</a> = 1;                 <span class="ct">//Select VREFLO internal connection on B5</span></td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td>    <a id="98c5" class="tk">AdcChanSelect</a>(13);                                  <span class="ct">//Select channel B5 for all SOC</span></td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td>    <a id="99c5" class="tk">AdcRegs</a>.<a id="99c13" class="tk">ADCOFFTRIM</a>.<a id="99c24" class="tk">bit</a>.<a id="99c28" class="tk">OFFTRIM</a> = 80;                <span class="ct">//Apply artificial offset (+80) to account for a negative offset that may reside in the ADC core</span></td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td>    <a id="100c5" class="tk">AdcConvMean</a> = <a id="100c19" class="tk">AdcConversion</a>();                      <span class="ct">//Capture ADC conversion on VREFLO</span></td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td>    <a id="101c5" class="tk">AdcRegs</a>.<a id="101c13" class="tk">ADCOFFTRIM</a>.<a id="101c24" class="tk">bit</a>.<a id="101c28" class="tk">OFFTRIM</a> = 80 <a id="101c41" class="tk">-</a> <a id="101c43" class="tk">AdcConvMean</a>;  <span class="ct">//Set offtrim register with new value (i.e remove artical offset (+80) and create a two's compliment of the offset error)</span></td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td>    <a id="102c5" class="tk">AdcRegs</a>.<a id="102c13" class="tk">ADCCTL1</a>.<a id="102c21" class="tk">bit</a>.<a id="102c25" class="tk">VREFLOCONV</a> = 0;                 <span class="ct">//Select external ADCIN5 input pin on B5</span></td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td>    <a id="103c5" class="tk">EDIS</a>;</td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td><span class="br">}</span></td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td></td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td><span class="ct">/*  AdcChanSelect-</span></td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td><span class="ct">    This function selects the ADC channel to convert by setting all SOC channel selects to a single channel.</span></td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td><span class="ct"></span></td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td><span class="ct">     * IMPORTANT * This function will overwrite previous SOC channel select settings. Recommend saving</span></td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td><span class="ct">           the previous settings.</span></td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td><span class="ct"> */</span></td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td><span class="kw">void</span> <a id="112c6" class="tk">AdcChanSelect</a>(<a id="112c20" class="tk">Uint16</a> <a id="112c27" class="tk">ch_no</a>)</td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td><span class="br">{</span></td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td>    <a id="114c5" class="tk">AdcRegs</a>.<a id="114c13" class="tk">ADCSOC0CTL</a>.<a id="114c24" class="tk">bit</a>.<a id="114c28" class="tk">CHSEL</a>= <a id="114c35" class="tk">ch_no</a>;</td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td>    <a id="115c5" class="tk">AdcRegs</a>.<a id="115c13" class="tk">ADCSOC1CTL</a>.<a id="115c24" class="tk">bit</a>.<a id="115c28" class="tk">CHSEL</a>= <a id="115c35" class="tk">ch_no</a>;</td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td>    <a id="116c5" class="tk">AdcRegs</a>.<a id="116c13" class="tk">ADCSOC2CTL</a>.<a id="116c24" class="tk">bit</a>.<a id="116c28" class="tk">CHSEL</a>= <a id="116c35" class="tk">ch_no</a>;</td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td>    <a id="117c5" class="tk">AdcRegs</a>.<a id="117c13" class="tk">ADCSOC3CTL</a>.<a id="117c24" class="tk">bit</a>.<a id="117c28" class="tk">CHSEL</a>= <a id="117c35" class="tk">ch_no</a>;</td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td>    <a id="118c5" class="tk">AdcRegs</a>.<a id="118c13" class="tk">ADCSOC4CTL</a>.<a id="118c24" class="tk">bit</a>.<a id="118c28" class="tk">CHSEL</a>= <a id="118c35" class="tk">ch_no</a>;</td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td>    <a id="119c5" class="tk">AdcRegs</a>.<a id="119c13" class="tk">ADCSOC5CTL</a>.<a id="119c24" class="tk">bit</a>.<a id="119c28" class="tk">CHSEL</a>= <a id="119c35" class="tk">ch_no</a>;</td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td>    <a id="120c5" class="tk">AdcRegs</a>.<a id="120c13" class="tk">ADCSOC6CTL</a>.<a id="120c24" class="tk">bit</a>.<a id="120c28" class="tk">CHSEL</a>= <a id="120c35" class="tk">ch_no</a>;</td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td>    <a id="121c5" class="tk">AdcRegs</a>.<a id="121c13" class="tk">ADCSOC7CTL</a>.<a id="121c24" class="tk">bit</a>.<a id="121c28" class="tk">CHSEL</a>= <a id="121c35" class="tk">ch_no</a>;</td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td>    <a id="122c5" class="tk">AdcRegs</a>.<a id="122c13" class="tk">ADCSOC8CTL</a>.<a id="122c24" class="tk">bit</a>.<a id="122c28" class="tk">CHSEL</a>= <a id="122c35" class="tk">ch_no</a>;</td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td>    <a id="123c5" class="tk">AdcRegs</a>.<a id="123c13" class="tk">ADCSOC9CTL</a>.<a id="123c24" class="tk">bit</a>.<a id="123c28" class="tk">CHSEL</a>= <a id="123c35" class="tk">ch_no</a>;</td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td>    <a id="124c5" class="tk">AdcRegs</a>.<a id="124c13" class="tk">ADCSOC10CTL</a>.<a id="124c25" class="tk">bit</a>.<a id="124c29" class="tk">CHSEL</a>= <a id="124c36" class="tk">ch_no</a>;</td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td>    <a id="125c5" class="tk">AdcRegs</a>.<a id="125c13" class="tk">ADCSOC11CTL</a>.<a id="125c25" class="tk">bit</a>.<a id="125c29" class="tk">CHSEL</a>= <a id="125c36" class="tk">ch_no</a>;</td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td>    <a id="126c5" class="tk">AdcRegs</a>.<a id="126c13" class="tk">ADCSOC12CTL</a>.<a id="126c25" class="tk">bit</a>.<a id="126c29" class="tk">CHSEL</a>= <a id="126c36" class="tk">ch_no</a>;</td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td>    <a id="127c5" class="tk">AdcRegs</a>.<a id="127c13" class="tk">ADCSOC13CTL</a>.<a id="127c25" class="tk">bit</a>.<a id="127c29" class="tk">CHSEL</a>= <a id="127c36" class="tk">ch_no</a>;</td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td>    <a id="128c5" class="tk">AdcRegs</a>.<a id="128c13" class="tk">ADCSOC14CTL</a>.<a id="128c25" class="tk">bit</a>.<a id="128c29" class="tk">CHSEL</a>= <a id="128c36" class="tk">ch_no</a>;</td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td>    <a id="129c5" class="tk">AdcRegs</a>.<a id="129c13" class="tk">ADCSOC15CTL</a>.<a id="129c25" class="tk">bit</a>.<a id="129c29" class="tk">CHSEL</a>= <a id="129c36" class="tk">ch_no</a>;</td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td><span class="br">}</span> <span class="ct">//end AdcChanSelect</span></td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td></td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td><span class="ct">/* AdcConversion -</span></td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td><span class="ct">   This function initiates several ADC conversions and returns the average. It uses ADCINT1 and ADCINT2</span></td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td><span class="ct">   to "ping-pong" between SOC0-7 and SOC8-15 and is referred to as "ping-pong" sampling.</span></td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td><span class="ct"></span></td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td><span class="ct">     * IMPORTANT * This function will overwrite previous ADC settings. Recommend saving previous settings.</span></td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td><span class="ct">*/</span></td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td><a id="138c1" class="tk">Uint16</a> <a id="138c8" class="tk">AdcConversion</a>(<span class="kw">void</span>)</td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td><span class="br">{</span></td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td>    <a id="140c5" class="tk">Uint16</a> <a id="140c12" class="tk">index</a>, <a id="140c19" class="tk">SampleSize</a>, <a id="140c31" class="tk">Mean</a>, <a id="140c37" class="tk">ACQPS_Value</a>;</td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td>    <a id="141c5" class="tk">Uint32</a> <a id="141c12" class="tk">Sum</a>;</td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td></td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td>    <a id="143c5" class="tk">index</a>       = 0;            <span class="ct">//initialize index to 0</span></td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td>    <a id="144c5" class="tk">SampleSize</a>  = 256;          <span class="ct">//set sample size to 256 (**NOTE: Sample size must be multiples of 2^x where is an integer &gt;= 4)</span></td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td>    <a id="145c5" class="tk">Sum</a>         = 0;            <span class="ct">//set sum to 0</span></td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td>    <a id="146c5" class="tk">Mean</a>        = 999;          <span class="ct">//initialize mean to known value</span></td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td></td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td>    <span class="ct">//Set the ADC sample window to the desired value (Sample window = ACQPS + 1)</span></td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td>    <a id="149c5" class="tk">ACQPS_Value</a> = 6;</td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td>    <a id="150c5" class="tk">AdcRegs</a>.<a id="150c13" class="tk">ADCSOC0CTL</a>.<a id="150c24" class="tk">bit</a>.<a id="150c28" class="tk">ACQPS</a>  = <a id="150c37" class="tk">ACQPS_Value</a>;</td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td>    <a id="151c5" class="tk">AdcRegs</a>.<a id="151c13" class="tk">ADCSOC1CTL</a>.<a id="151c24" class="tk">bit</a>.<a id="151c28" class="tk">ACQPS</a>  = <a id="151c37" class="tk">ACQPS_Value</a>;</td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td>    <a id="152c5" class="tk">AdcRegs</a>.<a id="152c13" class="tk">ADCSOC2CTL</a>.<a id="152c24" class="tk">bit</a>.<a id="152c28" class="tk">ACQPS</a>  = <a id="152c37" class="tk">ACQPS_Value</a>;</td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td>    <a id="153c5" class="tk">AdcRegs</a>.<a id="153c13" class="tk">ADCSOC3CTL</a>.<a id="153c24" class="tk">bit</a>.<a id="153c28" class="tk">ACQPS</a>  = <a id="153c37" class="tk">ACQPS_Value</a>;</td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td>    <a id="154c5" class="tk">AdcRegs</a>.<a id="154c13" class="tk">ADCSOC4CTL</a>.<a id="154c24" class="tk">bit</a>.<a id="154c28" class="tk">ACQPS</a>  = <a id="154c37" class="tk">ACQPS_Value</a>;</td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td>    <a id="155c5" class="tk">AdcRegs</a>.<a id="155c13" class="tk">ADCSOC5CTL</a>.<a id="155c24" class="tk">bit</a>.<a id="155c28" class="tk">ACQPS</a>  = <a id="155c37" class="tk">ACQPS_Value</a>;</td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td>    <a id="156c5" class="tk">AdcRegs</a>.<a id="156c13" class="tk">ADCSOC6CTL</a>.<a id="156c24" class="tk">bit</a>.<a id="156c28" class="tk">ACQPS</a>  = <a id="156c37" class="tk">ACQPS_Value</a>;</td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td>    <a id="157c5" class="tk">AdcRegs</a>.<a id="157c13" class="tk">ADCSOC7CTL</a>.<a id="157c24" class="tk">bit</a>.<a id="157c28" class="tk">ACQPS</a>  = <a id="157c37" class="tk">ACQPS_Value</a>;</td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td>    <a id="158c5" class="tk">AdcRegs</a>.<a id="158c13" class="tk">ADCSOC8CTL</a>.<a id="158c24" class="tk">bit</a>.<a id="158c28" class="tk">ACQPS</a>  = <a id="158c37" class="tk">ACQPS_Value</a>;</td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td>    <a id="159c5" class="tk">AdcRegs</a>.<a id="159c13" class="tk">ADCSOC9CTL</a>.<a id="159c24" class="tk">bit</a>.<a id="159c28" class="tk">ACQPS</a>  = <a id="159c37" class="tk">ACQPS_Value</a>;</td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td>    <a id="160c5" class="tk">AdcRegs</a>.<a id="160c13" class="tk">ADCSOC10CTL</a>.<a id="160c25" class="tk">bit</a>.<a id="160c29" class="tk">ACQPS</a> = <a id="160c37" class="tk">ACQPS_Value</a>;</td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td>    <a id="161c5" class="tk">AdcRegs</a>.<a id="161c13" class="tk">ADCSOC11CTL</a>.<a id="161c25" class="tk">bit</a>.<a id="161c29" class="tk">ACQPS</a> = <a id="161c37" class="tk">ACQPS_Value</a>;</td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td>    <a id="162c5" class="tk">AdcRegs</a>.<a id="162c13" class="tk">ADCSOC12CTL</a>.<a id="162c25" class="tk">bit</a>.<a id="162c29" class="tk">ACQPS</a> = <a id="162c37" class="tk">ACQPS_Value</a>;</td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td>    <a id="163c5" class="tk">AdcRegs</a>.<a id="163c13" class="tk">ADCSOC13CTL</a>.<a id="163c25" class="tk">bit</a>.<a id="163c29" class="tk">ACQPS</a> = <a id="163c37" class="tk">ACQPS_Value</a>;</td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td>    <a id="164c5" class="tk">AdcRegs</a>.<a id="164c13" class="tk">ADCSOC14CTL</a>.<a id="164c25" class="tk">bit</a>.<a id="164c29" class="tk">ACQPS</a> = <a id="164c37" class="tk">ACQPS_Value</a>;</td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td>    <a id="165c5" class="tk">AdcRegs</a>.<a id="165c13" class="tk">ADCSOC15CTL</a>.<a id="165c25" class="tk">bit</a>.<a id="165c29" class="tk">ACQPS</a> = <a id="165c37" class="tk">ACQPS_Value</a>;</td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td></td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td></td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td>    <span class="ct">//Enable ping-pong sampling</span></td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td></td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td>    <span class="ct">// Enabled ADCINT1 and ADCINT2</span></td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td>    <a id="171c5" class="tk">AdcRegs</a>.<a id="171c13" class="tk">INTSEL1N2</a>.<a id="171c23" class="tk">bit</a>.<a id="171c27" class="tk">INT1E</a> = 1;</td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td>    <a id="172c5" class="tk">AdcRegs</a>.<a id="172c13" class="tk">INTSEL1N2</a>.<a id="172c23" class="tk">bit</a>.<a id="172c27" class="tk">INT2E</a> = 1;</td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td></td></tr>
<tr name="174" id="174">
<td><a id="l174" class='ln'>174</a></td><td>    <span class="ct">// Disable continuous sampling for ADCINT1 and ADCINT2</span></td></tr>
<tr name="175" id="175">
<td><a id="l175" class='ln'>175</a></td><td>    <a id="175c5" class="tk">AdcRegs</a>.<a id="175c13" class="tk">INTSEL1N2</a>.<a id="175c23" class="tk">bit</a>.<a id="175c27" class="tk">INT1CONT</a> = 0;</td></tr>
<tr name="176" id="176">
<td><a id="l176" class='ln'>176</a></td><td>    <a id="176c5" class="tk">AdcRegs</a>.<a id="176c13" class="tk">INTSEL1N2</a>.<a id="176c23" class="tk">bit</a>.<a id="176c27" class="tk">INT2CONT</a> = 0;</td></tr>
<tr name="177" id="177">
<td><a id="l177" class='ln'>177</a></td><td></td></tr>
<tr name="178" id="178">
<td><a id="l178" class='ln'>178</a></td><td>    <a id="178c5" class="tk">AdcRegs</a>.<a id="178c13" class="tk">ADCCTL1</a>.<a id="178c21" class="tk">bit</a>.<a id="178c25" class="tk">INTPULSEPOS</a> = 1;    <span class="ct">//ADCINTs trigger at end of conversion</span></td></tr>
<tr name="179" id="179">
<td><a id="l179" class='ln'>179</a></td><td></td></tr>
<tr name="180" id="180">
<td><a id="l180" class='ln'>180</a></td><td>    <span class="ct">// Setup ADCINT1 and ADCINT2 trigger source</span></td></tr>
<tr name="181" id="181">
<td><a id="l181" class='ln'>181</a></td><td>    <a id="181c5" class="tk">AdcRegs</a>.<a id="181c13" class="tk">INTSEL1N2</a>.<a id="181c23" class="tk">bit</a>.<a id="181c27" class="tk">INT1SEL</a> = 6;      <span class="ct">//EOC6 triggers ADCINT1</span></td></tr>
<tr name="182" id="182">
<td><a id="l182" class='ln'>182</a></td><td>    <a id="182c5" class="tk">AdcRegs</a>.<a id="182c13" class="tk">INTSEL1N2</a>.<a id="182c23" class="tk">bit</a>.<a id="182c27" class="tk">INT2SEL</a> = 14;     <span class="ct">//EOC14 triggers ADCINT2</span></td></tr>
<tr name="183" id="183">
<td><a id="l183" class='ln'>183</a></td><td></td></tr>
<tr name="184" id="184">
<td><a id="l184" class='ln'>184</a></td><td>    <span class="ct">// Setup each SOC's ADCINT trigger source</span></td></tr>
<tr name="185" id="185">
<td><a id="l185" class='ln'>185</a></td><td>    <a id="185c5" class="tk">AdcRegs</a>.<a id="185c13" class="tk">ADCINTSOCSEL1</a>.<a id="185c27" class="tk">bit</a>.<a id="185c31" class="tk">SOC0</a>  = 2;    <span class="ct">//ADCINT2 starts SOC0-7</span></td></tr>
<tr name="186" id="186">
<td><a id="l186" class='ln'>186</a></td><td>    <a id="186c5" class="tk">AdcRegs</a>.<a id="186c13" class="tk">ADCINTSOCSEL1</a>.<a id="186c27" class="tk">bit</a>.<a id="186c31" class="tk">SOC1</a>  = 2;</td></tr>
<tr name="187" id="187">
<td><a id="l187" class='ln'>187</a></td><td>    <a id="187c5" class="tk">AdcRegs</a>.<a id="187c13" class="tk">ADCINTSOCSEL1</a>.<a id="187c27" class="tk">bit</a>.<a id="187c31" class="tk">SOC2</a>  = 2;</td></tr>
<tr name="188" id="188">
<td><a id="l188" class='ln'>188</a></td><td>    <a id="188c5" class="tk">AdcRegs</a>.<a id="188c13" class="tk">ADCINTSOCSEL1</a>.<a id="188c27" class="tk">bit</a>.<a id="188c31" class="tk">SOC3</a>  = 2;</td></tr>
<tr name="189" id="189">
<td><a id="l189" class='ln'>189</a></td><td>    <a id="189c5" class="tk">AdcRegs</a>.<a id="189c13" class="tk">ADCINTSOCSEL1</a>.<a id="189c27" class="tk">bit</a>.<a id="189c31" class="tk">SOC4</a>  = 2;</td></tr>
<tr name="190" id="190">
<td><a id="l190" class='ln'>190</a></td><td>    <a id="190c5" class="tk">AdcRegs</a>.<a id="190c13" class="tk">ADCINTSOCSEL1</a>.<a id="190c27" class="tk">bit</a>.<a id="190c31" class="tk">SOC5</a>  = 2;</td></tr>
<tr name="191" id="191">
<td><a id="l191" class='ln'>191</a></td><td>    <a id="191c5" class="tk">AdcRegs</a>.<a id="191c13" class="tk">ADCINTSOCSEL1</a>.<a id="191c27" class="tk">bit</a>.<a id="191c31" class="tk">SOC6</a>  = 2;</td></tr>
<tr name="192" id="192">
<td><a id="l192" class='ln'>192</a></td><td>    <a id="192c5" class="tk">AdcRegs</a>.<a id="192c13" class="tk">ADCINTSOCSEL1</a>.<a id="192c27" class="tk">bit</a>.<a id="192c31" class="tk">SOC7</a>  = 2;</td></tr>
<tr name="193" id="193">
<td><a id="l193" class='ln'>193</a></td><td>    <a id="193c5" class="tk">AdcRegs</a>.<a id="193c13" class="tk">ADCINTSOCSEL2</a>.<a id="193c27" class="tk">bit</a>.<a id="193c31" class="tk">SOC8</a>  = 1;    <span class="ct">//ADCINT1 starts SOC8-15</span></td></tr>
<tr name="194" id="194">
<td><a id="l194" class='ln'>194</a></td><td>    <a id="194c5" class="tk">AdcRegs</a>.<a id="194c13" class="tk">ADCINTSOCSEL2</a>.<a id="194c27" class="tk">bit</a>.<a id="194c31" class="tk">SOC9</a>  = 1;</td></tr>
<tr name="195" id="195">
<td><a id="l195" class='ln'>195</a></td><td>    <a id="195c5" class="tk">AdcRegs</a>.<a id="195c13" class="tk">ADCINTSOCSEL2</a>.<a id="195c27" class="tk">bit</a>.<a id="195c31" class="tk">SOC10</a> = 1;</td></tr>
<tr name="196" id="196">
<td><a id="l196" class='ln'>196</a></td><td>    <a id="196c5" class="tk">AdcRegs</a>.<a id="196c13" class="tk">ADCINTSOCSEL2</a>.<a id="196c27" class="tk">bit</a>.<a id="196c31" class="tk">SOC11</a> = 1;</td></tr>
<tr name="197" id="197">
<td><a id="l197" class='ln'>197</a></td><td>    <a id="197c5" class="tk">AdcRegs</a>.<a id="197c13" class="tk">ADCINTSOCSEL2</a>.<a id="197c27" class="tk">bit</a>.<a id="197c31" class="tk">SOC12</a> = 1;</td></tr>
<tr name="198" id="198">
<td><a id="l198" class='ln'>198</a></td><td>    <a id="198c5" class="tk">AdcRegs</a>.<a id="198c13" class="tk">ADCINTSOCSEL2</a>.<a id="198c27" class="tk">bit</a>.<a id="198c31" class="tk">SOC13</a> = 1;</td></tr>
<tr name="199" id="199">
<td><a id="l199" class='ln'>199</a></td><td>    <a id="199c5" class="tk">AdcRegs</a>.<a id="199c13" class="tk">ADCINTSOCSEL2</a>.<a id="199c27" class="tk">bit</a>.<a id="199c31" class="tk">SOC14</a> = 1;</td></tr>
<tr name="200" id="200">
<td><a id="l200" class='ln'>200</a></td><td>    <a id="200c5" class="tk">AdcRegs</a>.<a id="200c13" class="tk">ADCINTSOCSEL2</a>.<a id="200c27" class="tk">bit</a>.<a id="200c31" class="tk">SOC15</a> = 1;</td></tr>
<tr name="201" id="201">
<td><a id="l201" class='ln'>201</a></td><td></td></tr>
<tr name="202" id="202">
<td><a id="l202" class='ln'>202</a></td><td>    <a id="202c5" class="tk">DELAY_US</a>(<a id="202c14" class="tk">ADC_usDELAY</a>);                  <span class="ct">// Delay before converting ADC channels</span></td></tr>
<tr name="203" id="203">
<td><a id="l203" class='ln'>203</a></td><td></td></tr>
<tr name="204" id="204">
<td><a id="l204" class='ln'>204</a></td><td></td></tr>
<tr name="205" id="205">
<td><a id="l205" class='ln'>205</a></td><td>    <span class="ct">//ADC Conversion</span></td></tr>
<tr name="206" id="206">
<td><a id="l206" class='ln'>206</a></td><td></td></tr>
<tr name="207" id="207">
<td><a id="l207" class='ln'>207</a></td><td>    <a id="207c5" class="tk">AdcRegs</a>.<a id="207c13" class="tk">ADCSOCFRC1</a>.<a id="207c24" class="tk">all</a> = 0x00FF;  <span class="ct">// Force Start SOC0-7 to begin ping-pong sampling</span></td></tr>
<tr name="208" id="208">
<td><a id="l208" class='ln'>208</a></td><td></td></tr>
<tr name="209" id="209">
<td><a id="l209" class='ln'>209</a></td><td>    <span class="kw">while</span>( <a id="209c12" class="tk">index</a> <a id="209c18" class="tk">&lt;</a> <a id="209c20" class="tk">SampleSize</a> )<span class="br">{</span></td></tr>
<tr name="210" id="210">
<td><a id="l210" class='ln'>210</a></td><td></td></tr>
<tr name="211" id="211">
<td><a id="l211" class='ln'>211</a></td><td>        <span class="ct">//Wait for ADCINT1 to trigger, then add ADCRESULT0-7 registers to sum</span></td></tr>
<tr name="212" id="212">
<td><a id="l212" class='ln'>212</a></td><td>        <span class="kw">while</span> (<a id="212c16" class="tk">AdcRegs</a>.<a id="212c24" class="tk">ADCINTFLG</a>.<a id="212c34" class="tk">bit</a>.<a id="212c38" class="tk">ADCINT1</a> <a id="212c46" class="tk">==</a> 0)<span class="br">{</span><span class="br">}</span></td></tr>
<tr name="213" id="213">
<td><a id="l213" class='ln'>213</a></td><td>        <a id="213c9" class="tk">AdcRegs</a>.<a id="213c17" class="tk">ADCINTFLGCLR</a>.<a id="213c30" class="tk">bit</a>.<a id="213c34" class="tk">ADCINT1</a> = 1;   <span class="ct">//Must clear ADCINT1 flag since INT1CONT = 0</span></td></tr>
<tr name="214" id="214">
<td><a id="l214" class='ln'>214</a></td><td>        <a id="214c9" class="tk">Sum</a> <a id="214c13" class="tk">+=</a> <a id="214c16" class="tk">AdcResult</a>.<a id="214c26" class="tk">ADCRESULT0</a>;</td></tr>
<tr name="215" id="215">
<td><a id="l215" class='ln'>215</a></td><td>        <a id="215c9" class="tk">Sum</a> <a id="215c13" class="tk">+=</a> <a id="215c16" class="tk">AdcResult</a>.<a id="215c26" class="tk">ADCRESULT1</a>;</td></tr>
<tr name="216" id="216">
<td><a id="l216" class='ln'>216</a></td><td>        <a id="216c9" class="tk">Sum</a> <a id="216c13" class="tk">+=</a> <a id="216c16" class="tk">AdcResult</a>.<a id="216c26" class="tk">ADCRESULT2</a>;</td></tr>
<tr name="217" id="217">
<td><a id="l217" class='ln'>217</a></td><td>        <a id="217c9" class="tk">Sum</a> <a id="217c13" class="tk">+=</a> <a id="217c16" class="tk">AdcResult</a>.<a id="217c26" class="tk">ADCRESULT3</a>;</td></tr>
<tr name="218" id="218">
<td><a id="l218" class='ln'>218</a></td><td>        <a id="218c9" class="tk">Sum</a> <a id="218c13" class="tk">+=</a> <a id="218c16" class="tk">AdcResult</a>.<a id="218c26" class="tk">ADCRESULT4</a>;</td></tr>
<tr name="219" id="219">
<td><a id="l219" class='ln'>219</a></td><td>        <a id="219c9" class="tk">Sum</a> <a id="219c13" class="tk">+=</a> <a id="219c16" class="tk">AdcResult</a>.<a id="219c26" class="tk">ADCRESULT5</a>;</td></tr>
<tr name="220" id="220">
<td><a id="l220" class='ln'>220</a></td><td>        <a id="220c9" class="tk">Sum</a> <a id="220c13" class="tk">+=</a> <a id="220c16" class="tk">AdcResult</a>.<a id="220c26" class="tk">ADCRESULT6</a>;</td></tr>
<tr name="221" id="221">
<td><a id="l221" class='ln'>221</a></td><td>        <span class="ct">// Wait for SOC9 conversion to start, which gives time for SOC7 conversion result</span></td></tr>
<tr name="222" id="222">
<td><a id="l222" class='ln'>222</a></td><td>        <span class="kw">while</span>( <a id="222c16" class="tk">AdcRegs</a>.<a id="222c24" class="tk">ADCSOCFLG1</a>.<a id="222c35" class="tk">bit</a>.<a id="222c39" class="tk">SOC9</a> <a id="222c44" class="tk">==</a> 1 )<span class="br">{</span><span class="br">}</span></td></tr>
<tr name="223" id="223">
<td><a id="l223" class='ln'>223</a></td><td>        <a id="223c9" class="tk">Sum</a> <a id="223c13" class="tk">+=</a> <a id="223c16" class="tk">AdcResult</a>.<a id="223c26" class="tk">ADCRESULT7</a>;</td></tr>
<tr name="224" id="224">
<td><a id="l224" class='ln'>224</a></td><td></td></tr>
<tr name="225" id="225">
<td><a id="l225" class='ln'>225</a></td><td>        <span class="ct">//Wait for ADCINT2 to trigger, then add ADCRESULT8-15 registers to sum</span></td></tr>
<tr name="226" id="226">
<td><a id="l226" class='ln'>226</a></td><td>        <span class="kw">while</span> (<a id="226c16" class="tk">AdcRegs</a>.<a id="226c24" class="tk">ADCINTFLG</a>.<a id="226c34" class="tk">bit</a>.<a id="226c38" class="tk">ADCINT2</a> <a id="226c46" class="tk">==</a> 0)<span class="br">{</span><span class="br">}</span></td></tr>
<tr name="227" id="227">
<td><a id="l227" class='ln'>227</a></td><td>        <a id="227c9" class="tk">AdcRegs</a>.<a id="227c17" class="tk">ADCINTFLGCLR</a>.<a id="227c30" class="tk">bit</a>.<a id="227c34" class="tk">ADCINT2</a> = 1;   <span class="ct">//Must clear ADCINT2 flag since INT2CONT = 0</span></td></tr>
<tr name="228" id="228">
<td><a id="l228" class='ln'>228</a></td><td>        <a id="228c9" class="tk">Sum</a> <a id="228c13" class="tk">+=</a> <a id="228c16" class="tk">AdcResult</a>.<a id="228c26" class="tk">ADCRESULT8</a>;</td></tr>
<tr name="229" id="229">
<td><a id="l229" class='ln'>229</a></td><td>        <a id="229c9" class="tk">Sum</a> <a id="229c13" class="tk">+=</a> <a id="229c16" class="tk">AdcResult</a>.<a id="229c26" class="tk">ADCRESULT9</a>;</td></tr>
<tr name="230" id="230">
<td><a id="l230" class='ln'>230</a></td><td>        <a id="230c9" class="tk">Sum</a> <a id="230c13" class="tk">+=</a> <a id="230c16" class="tk">AdcResult</a>.<a id="230c26" class="tk">ADCRESULT10</a>;</td></tr>
<tr name="231" id="231">
<td><a id="l231" class='ln'>231</a></td><td>        <a id="231c9" class="tk">Sum</a> <a id="231c13" class="tk">+=</a> <a id="231c16" class="tk">AdcResult</a>.<a id="231c26" class="tk">ADCRESULT11</a>;</td></tr>
<tr name="232" id="232">
<td><a id="l232" class='ln'>232</a></td><td>        <a id="232c9" class="tk">Sum</a> <a id="232c13" class="tk">+=</a> <a id="232c16" class="tk">AdcResult</a>.<a id="232c26" class="tk">ADCRESULT12</a>;</td></tr>
<tr name="233" id="233">
<td><a id="l233" class='ln'>233</a></td><td>        <a id="233c9" class="tk">Sum</a> <a id="233c13" class="tk">+=</a> <a id="233c16" class="tk">AdcResult</a>.<a id="233c26" class="tk">ADCRESULT13</a>;</td></tr>
<tr name="234" id="234">
<td><a id="l234" class='ln'>234</a></td><td>        <a id="234c9" class="tk">Sum</a> <a id="234c13" class="tk">+=</a> <a id="234c16" class="tk">AdcResult</a>.<a id="234c26" class="tk">ADCRESULT14</a>;</td></tr>
<tr name="235" id="235">
<td><a id="l235" class='ln'>235</a></td><td>        <span class="ct">// Wait for SOC1 conversion to start, which gives time for SOC15 conversion result</span></td></tr>
<tr name="236" id="236">
<td><a id="l236" class='ln'>236</a></td><td>        <span class="kw">while</span>( <a id="236c16" class="tk">AdcRegs</a>.<a id="236c24" class="tk">ADCSOCFLG1</a>.<a id="236c35" class="tk">bit</a>.<a id="236c39" class="tk">SOC1</a> <a id="236c44" class="tk">==</a> 1 )<span class="br">{</span><span class="br">}</span></td></tr>
<tr name="237" id="237">
<td><a id="l237" class='ln'>237</a></td><td>        <a id="237c9" class="tk">Sum</a> <a id="237c13" class="tk">+=</a> <a id="237c16" class="tk">AdcResult</a>.<a id="237c26" class="tk">ADCRESULT15</a>;</td></tr>
<tr name="238" id="238">
<td><a id="l238" class='ln'>238</a></td><td></td></tr>
<tr name="239" id="239">
<td><a id="l239" class='ln'>239</a></td><td>        <a id="239c9" class="tk">index</a><a id="239c14" class="tk">+=</a>16;</td></tr>
<tr name="240" id="240">
<td><a id="l240" class='ln'>240</a></td><td></td></tr>
<tr name="241" id="241">
<td><a id="l241" class='ln'>241</a></td><td>    <span class="br">}</span> <span class="ct">// end data collection</span></td></tr>
<tr name="242" id="242">
<td><a id="l242" class='ln'>242</a></td><td></td></tr>
<tr name="243" id="243">
<td><a id="l243" class='ln'>243</a></td><td>    <span class="ct">//Disable ADCINT1 and ADCINT2 to STOP the ping-pong sampling</span></td></tr>
<tr name="244" id="244">
<td><a id="l244" class='ln'>244</a></td><td>    <a id="244c5" class="tk">AdcRegs</a>.<a id="244c13" class="tk">INTSEL1N2</a>.<a id="244c23" class="tk">bit</a>.<a id="244c27" class="tk">INT1E</a> = 0;</td></tr>
<tr name="245" id="245">
<td><a id="l245" class='ln'>245</a></td><td>    <a id="245c5" class="tk">AdcRegs</a>.<a id="245c13" class="tk">INTSEL1N2</a>.<a id="245c23" class="tk">bit</a>.<a id="245c27" class="tk">INT2E</a> = 0;</td></tr>
<tr name="246" id="246">
<td><a id="l246" class='ln'>246</a></td><td></td></tr>
<tr name="247" id="247">
<td><a id="l247" class='ln'>247</a></td><td>    <span class="kw">while</span>(<a id="247c11" class="tk">AdcRegs</a>.<a id="247c19" class="tk">ADCSOCFLG1</a>.<a id="247c30" class="tk">all</a> <a id="247c34" class="tk">!=</a> 0)<span class="br">{</span><span class="br">}</span> <span class="ct">// Wait for any pending SOCs to complete</span></td></tr>
<tr name="248" id="248">
<td><a id="l248" class='ln'>248</a></td><td></td></tr>
<tr name="249" id="249">
<td><a id="l249" class='ln'>249</a></td><td>    <span class="ct">// Clear any pending interrupts</span></td></tr>
<tr name="250" id="250">
<td><a id="l250" class='ln'>250</a></td><td>    <a id="250c5" class="tk">AdcRegs</a>.<a id="250c13" class="tk">ADCINTFLGCLR</a>.<a id="250c26" class="tk">bit</a>.<a id="250c30" class="tk">ADCINT1</a> = 1;</td></tr>
<tr name="251" id="251">
<td><a id="l251" class='ln'>251</a></td><td>    <a id="251c5" class="tk">AdcRegs</a>.<a id="251c13" class="tk">ADCINTFLGCLR</a>.<a id="251c26" class="tk">bit</a>.<a id="251c30" class="tk">ADCINT2</a> = 1;</td></tr>
<tr name="252" id="252">
<td><a id="l252" class='ln'>252</a></td><td>    <a id="252c5" class="tk">AdcRegs</a>.<a id="252c13" class="tk">ADCINTOVFCLR</a>.<a id="252c26" class="tk">bit</a>.<a id="252c30" class="tk">ADCINT1</a> = 1;</td></tr>
<tr name="253" id="253">
<td><a id="l253" class='ln'>253</a></td><td>    <a id="253c5" class="tk">AdcRegs</a>.<a id="253c13" class="tk">ADCINTOVFCLR</a>.<a id="253c26" class="tk">bit</a>.<a id="253c30" class="tk">ADCINT2</a> = 1;</td></tr>
<tr name="254" id="254">
<td><a id="l254" class='ln'>254</a></td><td></td></tr>
<tr name="255" id="255">
<td><a id="l255" class='ln'>255</a></td><td>    <span class="ct">//reset RR pointer to 32, so that next SOC is SOC0</span></td></tr>
<tr name="256" id="256">
<td><a id="l256" class='ln'>256</a></td><td>    <a id="256c5" class="tk">AdcRegs</a>.<a id="256c13" class="tk">SOCPRICTL</a>.<a id="256c23" class="tk">bit</a>.<a id="256c27" class="tk">SOCPRIORITY</a> = 1;</td></tr>
<tr name="257" id="257">
<td><a id="l257" class='ln'>257</a></td><td>    <span class="kw">while</span>( <a id="257c12" class="tk">AdcRegs</a>.<a id="257c20" class="tk">SOCPRICTL</a>.<a id="257c30" class="tk">bit</a>.<a id="257c34" class="tk">SOCPRIORITY</a> <a id="257c46" class="tk">!=</a> 1 );</td></tr>
<tr name="258" id="258">
<td><a id="l258" class='ln'>258</a></td><td>    <a id="258c5" class="tk">AdcRegs</a>.<a id="258c13" class="tk">SOCPRICTL</a>.<a id="258c23" class="tk">bit</a>.<a id="258c27" class="tk">SOCPRIORITY</a> = 0;</td></tr>
<tr name="259" id="259">
<td><a id="l259" class='ln'>259</a></td><td>    <span class="kw">while</span>( <a id="259c12" class="tk">AdcRegs</a>.<a id="259c20" class="tk">SOCPRICTL</a>.<a id="259c30" class="tk">bit</a>.<a id="259c34" class="tk">SOCPRIORITY</a> <a id="259c46" class="tk">!=</a> 0 );</td></tr>
<tr name="260" id="260">
<td><a id="l260" class='ln'>260</a></td><td></td></tr>
<tr name="261" id="261">
<td><a id="l261" class='ln'>261</a></td><td>    <a id="261c5" class="tk">Mean</a> = <a id="261c12" class="tk">Sum</a> <a id="261c16" class="tk">/</a> <a id="261c18" class="tk">SampleSize</a>;    <span class="ct">//Calculate average ADC sample value</span></td></tr>
<tr name="262" id="262">
<td><a id="l262" class='ln'>262</a></td><td></td></tr>
<tr name="263" id="263">
<td><a id="l263" class='ln'>263</a></td><td>    <span class="kw">return</span> <a id="263c12" class="tk">Mean</a>;                <span class="ct">//return the average</span></td></tr>
<tr name="264" id="264">
<td><a id="l264" class='ln'>264</a></td><td></td></tr>
<tr name="265" id="265">
<td><a id="l265" class='ln'>265</a></td><td><span class="br">}</span><span class="ct">//end AdcConversion</span></td></tr>
<tr name="266" id="266">
<td><a id="l266" class='ln'>266</a></td><td></td></tr>
<tr name="267" id="267">
<td><a id="l267" class='ln'>267</a></td><td><span class="ct">//===========================================================================</span></td></tr>
<tr name="268" id="268">
<td><a id="l268" class='ln'>268</a></td><td><span class="ct">// End of file.</span></td></tr>
<tr name="269" id="269">
<td><a id="l269" class='ln'>269</a></td><td><span class="ct">//===========================================================================</span></td></tr>
<tr name="270" id="270">
<td><a id="l270" class='ln'>270</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
