
*** Running vivado
    with args -log top_module.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-86] Your Synthesis license expires in 8 day(s)
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 318.922 ; gain = 147.375
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/top_module.v:1]
	Parameter start bound to: 2'b00 
	Parameter playing bound to: 2'b01 
	Parameter hit bound to: 2'b10 
	Parameter gameover bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'vga_sync' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/vga_sync.v:1]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (1#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/vga_sync.v:1]
INFO: [Synth 8-638] synthesizing module 'Background_rom' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Background_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Background_rom.v:12]
INFO: [Synth 8-226] default block is never used [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Background_rom.v:22]
INFO: [Synth 8-256] done synthesizing module 'Background_rom' (2#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Background_rom.v:1]
INFO: [Synth 8-638] synthesizing module 'Walls' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Walls.v:1]
INFO: [Synth 8-638] synthesizing module 'Walls_rom' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/walls_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/walls_rom.v:12]
INFO: [Synth 8-226] default block is never used [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/walls_rom.v:22]
INFO: [Synth 8-256] done synthesizing module 'Walls_rom' (3#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/walls_rom.v:1]
INFO: [Synth 8-256] done synthesizing module 'Walls' (4#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Walls.v:1]
INFO: [Synth 8-638] synthesizing module 'Pacman_control' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Pacman_control.v:1]
	Parameter MAX_X bound to: 640 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter T_W bound to: 16 - type: integer 
	Parameter T_H bound to: 16 - type: integer 
	Parameter LEFT bound to: 2'b00 
	Parameter RIGHT bound to: 2'b01 
	Parameter UP bound to: 2'b10 
	Parameter DOWN bound to: 2'b11 
	Parameter no_dir bound to: 3'b000 
	Parameter left bound to: 3'b001 
	Parameter right bound to: 3'b010 
	Parameter up bound to: 3'b011 
	Parameter down bound to: 3'b100 
	Parameter TIME_START bound to: 800000 - type: integer 
	Parameter TIME_STEP bound to: 6000 - type: integer 
	Parameter TIME_MIN bound to: 500000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Pacman_control.v:150]
INFO: [Synth 8-638] synthesizing module 'Pacman_rom' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Pacman_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Pacman_rom.v:12]
INFO: [Synth 8-226] default block is never used [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Pacman_rom.v:22]
INFO: [Synth 8-256] done synthesizing module 'Pacman_rom' (5#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Pacman_rom.v:1]
INFO: [Synth 8-638] synthesizing module 'Pacman_Ghost_rom' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Pacman_Ghost_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Pacman_Ghost_rom.v:12]
INFO: [Synth 8-226] default block is never used [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Pacman_Ghost_rom.v:22]
INFO: [Synth 8-256] done synthesizing module 'Pacman_Ghost_rom' (6#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Pacman_Ghost_rom.v:1]
INFO: [Synth 8-256] done synthesizing module 'Pacman_control' (7#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Pacman_control.v:1]
INFO: [Synth 8-638] synthesizing module 'Ghost_blue' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Ghost_Blue.v:1]
	Parameter MAX_X bound to: 640 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter T_W bound to: 16 - type: integer 
	Parameter T_H bound to: 16 - type: integer 
	Parameter LEFT bound to: 2'b00 
	Parameter RIGHT bound to: 2'b01 
	Parameter UP bound to: 2'b10 
	Parameter DOWN bound to: 2'b11 
	Parameter TIME_MAX bound to: 4600000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Blue_Ghost_rom' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Blue_Ghost_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Blue_Ghost_rom.v:12]
INFO: [Synth 8-226] default block is never used [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Blue_Ghost_rom.v:22]
INFO: [Synth 8-256] done synthesizing module 'Blue_Ghost_rom' (8#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Blue_Ghost_rom.v:1]
INFO: [Synth 8-256] done synthesizing module 'Ghost_blue' (9#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Ghost_Blue.v:1]
INFO: [Synth 8-638] synthesizing module 'Ghost_red' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Ghost_Red.v:1]
	Parameter MAX_X bound to: 640 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter T_W bound to: 16 - type: integer 
	Parameter T_H bound to: 16 - type: integer 
	Parameter LEFT bound to: 2'b00 
	Parameter RIGHT bound to: 2'b01 
	Parameter UP bound to: 2'b10 
	Parameter DOWN bound to: 2'b11 
	Parameter TIME_MAX bound to: 4600000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Red_Ghost_rom' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/red_ghost_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/red_ghost_rom.v:12]
INFO: [Synth 8-226] default block is never used [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/red_ghost_rom.v:22]
INFO: [Synth 8-256] done synthesizing module 'Red_Ghost_rom' (10#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/red_ghost_rom.v:1]
INFO: [Synth 8-256] done synthesizing module 'Ghost_red' (11#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Ghost_Red.v:1]
INFO: [Synth 8-638] synthesizing module 'Check_collision' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Check_collision.v:1]
	Parameter LEFT bound to: 2'b00 
	Parameter RIGHT bound to: 2'b01 
	Parameter UP bound to: 2'b10 
	Parameter DOWN bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'Check_collision' (12#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Check_collision.v:1]
INFO: [Synth 8-638] synthesizing module 'Hearts_display' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Hearts_display.v:1]
INFO: [Synth 8-638] synthesizing module 'Hearts_rom' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Hearts_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Hearts_rom.v:12]
INFO: [Synth 8-226] default block is never used [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Hearts_rom.v:22]
INFO: [Synth 8-256] done synthesizing module 'Hearts_rom' (13#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Hearts_rom.v:1]
INFO: [Synth 8-256] done synthesizing module 'Hearts_display' (14#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Hearts_display.v:1]
INFO: [Synth 8-638] synthesizing module 'Game_state_machine' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Game_state_machine.v:1]
	Parameter start bound to: 2'b00 
	Parameter playing bound to: 2'b01 
	Parameter hit bound to: 2'b10 
	Parameter gameover bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'Game_state_machine' (15#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Game_state_machine.v:1]
INFO: [Synth 8-638] synthesizing module 'Stars' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Star.v:1]
	Parameter LEFT bound to: 2'b00 
	Parameter RIGHT bound to: 2'b01 
	Parameter UP bound to: 2'b10 
	Parameter DOWN bound to: 2'b11 
	Parameter waitting bound to: 1'b0 
	Parameter respawn bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Star.v:127]
INFO: [Synth 8-638] synthesizing module 'Star_rom' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Star_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Star_rom.v:12]
INFO: [Synth 8-226] default block is never used [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Star_rom.v:22]
INFO: [Synth 8-256] done synthesizing module 'Star_rom' (16#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Star_rom.v:1]
INFO: [Synth 8-256] done synthesizing module 'Stars' (17#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/Star.v:1]
INFO: [Synth 8-638] synthesizing module 'gameover_display' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/gameover_display.v:1]
INFO: [Synth 8-638] synthesizing module 'gameover_rom' [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/gameover_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/gameover_rom.v:12]
INFO: [Synth 8-256] done synthesizing module 'gameover_rom' (18#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/gameover_rom.v:1]
INFO: [Synth 8-256] done synthesizing module 'gameover_display' (19#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/gameover_display.v:1]
WARNING: [Synth 8-3848] Net sseg in module/entity top_module does not have driver. [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/top_module.v:10]
WARNING: [Synth 8-3848] Net an in module/entity top_module does not have driver. [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/top_module.v:11]
INFO: [Synth 8-256] done synthesizing module 'top_module' (20#1) [C:/Vivado file/Pacman/Pacman/Pacman.srcs/sources_1/new/top_module.v:1]
WARNING: [Synth 8-3331] design top_module has unconnected port sseg[7]
WARNING: [Synth 8-3331] design top_module has unconnected port sseg[6]
WARNING: [Synth 8-3331] design top_module has unconnected port sseg[5]
WARNING: [Synth 8-3331] design top_module has unconnected port sseg[4]
WARNING: [Synth 8-3331] design top_module has unconnected port sseg[3]
WARNING: [Synth 8-3331] design top_module has unconnected port sseg[2]
WARNING: [Synth 8-3331] design top_module has unconnected port sseg[1]
WARNING: [Synth 8-3331] design top_module has unconnected port sseg[0]
WARNING: [Synth 8-3331] design top_module has unconnected port an[3]
WARNING: [Synth 8-3331] design top_module has unconnected port an[2]
WARNING: [Synth 8-3331] design top_module has unconnected port an[1]
WARNING: [Synth 8-3331] design top_module has unconnected port an[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 394.855 ; gain = 223.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 394.855 ; gain = 223.309
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado file/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Vivado file/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado file/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 631.684 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 631.684 ; gain = 460.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 631.684 ; gain = 460.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 631.684 ; gain = 460.137
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'motion_state_reg_reg' in module 'Pacman_control'
INFO: [Synth 8-5546] ROM "time_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "motion_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "time_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "motion_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pacman_area" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ghost_blue_area" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "time_reg_max" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ghost_red_area" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "time_reg_max" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "game_state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "timer_next" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "game_en_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "game_over" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "game_over" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  no_dir |                              000 |                              000
                    left |                              001 |                              001
                   right |                              010 |                              010
                      up |                              011 |                              011
                    down |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'motion_state_reg_reg' using encoding 'sequential' in module 'Pacman_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 631.684 ; gain = 460.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   2 Input     28 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 12    
	   2 Input     10 Bit       Adders := 18    
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 5     
+---ROMs : 
	                              ROMs := 5     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 3     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 6     
	   5 Input     20 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 50    
	  44 Input     12 Bit        Muxes := 1     
	  52 Input     12 Bit        Muxes := 1     
	  47 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 9     
	   5 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	 256 Input      6 Bit        Muxes := 3     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	  24 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 74    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Walls_rom 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Walls 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 46    
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  24 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
Module Pacman_rom 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	  44 Input     12 Bit        Muxes := 1     
	 256 Input      6 Bit        Muxes := 1     
Module Pacman_Ghost_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Pacman_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 6     
	   5 Input     20 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module Blue_Ghost_rom 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	  52 Input     12 Bit        Muxes := 1     
	 256 Input      6 Bit        Muxes := 1     
Module Ghost_blue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module Red_Ghost_rom 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	  47 Input     12 Bit        Muxes := 1     
	 256 Input      6 Bit        Muxes := 1     
Module Ghost_red 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module Check_collision 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module Hearts_rom 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Hearts_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module Game_state_machine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module Star_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Stars 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module gameover_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module gameover_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 631.684 ; gain = 460.137
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "start_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top_module has unconnected port sseg[7]
WARNING: [Synth 8-3331] design top_module has unconnected port sseg[6]
WARNING: [Synth 8-3331] design top_module has unconnected port sseg[5]
WARNING: [Synth 8-3331] design top_module has unconnected port sseg[4]
WARNING: [Synth 8-3331] design top_module has unconnected port sseg[3]
WARNING: [Synth 8-3331] design top_module has unconnected port sseg[2]
WARNING: [Synth 8-3331] design top_module has unconnected port sseg[1]
WARNING: [Synth 8-3331] design top_module has unconnected port sseg[0]
WARNING: [Synth 8-3331] design top_module has unconnected port an[3]
WARNING: [Synth 8-3331] design top_module has unconnected port an[2]
WARNING: [Synth 8-3331] design top_module has unconnected port an[1]
WARNING: [Synth 8-3331] design top_module has unconnected port an[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 631.684 ; gain = 460.137
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 631.684 ; gain = 460.137

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+------------+---------------+----------------+
|Module Name      | RTL Object | Depth x Width | Implemented As | 
+-----------------+------------+---------------+----------------+
|Walls_rom        | extrom     | 512x12        | Block RAM      | 
|Pacman_Ghost_rom | extrom__1  | 256x12        | Block RAM      | 
|Hearts_rom       | extrom__2  | 512x12        | Block RAM      | 
|Star_rom         | extrom__3  | 256x12        | Block RAM      | 
|gameover_rom     | extrom__4  | 2048x12       | Block RAM      | 
|Walls            | extrom     | 512x12        | Block RAM      | 
|Pacman_control   | extrom__5  | 256x12        | Block RAM      | 
|Hearts_display   | extrom__6  | 512x12        | Block RAM      | 
|Stars            | extrom__7  | 256x12        | Block RAM      | 
|gameover_display | extrom__8  | 2048x12       | Block RAM      | 
+-----------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Stars_unit/\star_state_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'Stars_unit/\star_y_reg_reg[0] ' (FDCE) to 'Stars_unit/\star_y_reg_reg[9] '
INFO: [Synth 8-3886] merging instance 'Stars_unit/\star_y_reg_reg[1] ' (FDCE) to 'Stars_unit/\star_y_reg_reg[9] '
INFO: [Synth 8-3886] merging instance 'Stars_unit/\star_y_reg_reg[2] ' (FDPE) to 'Stars_unit/\star_y_reg_reg[3] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Stars_unit/\star_y_reg_reg[9] )
WARNING: [Synth 8-3332] Sequential element (\start_reg_reg[2] ) is unused and will be removed from module Pacman_control.
WARNING: [Synth 8-3332] Sequential element (\start_reg_reg[1] ) is unused and will be removed from module Pacman_control.
WARNING: [Synth 8-3332] Sequential element (\start_reg_reg[0] ) is unused and will be removed from module Pacman_control.
WARNING: [Synth 8-3332] Sequential element (\star_y_reg_reg[9] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\star_y_reg_reg[2] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\star_y_reg_reg[1] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\star_y_reg_reg[0] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\star_state_reg_reg[1] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\score_reg_reg[0] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\score_reg_reg[1] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\score_reg_reg[2] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\score_reg_reg[3] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\score_reg_reg[4] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\score_reg_reg[5] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\score_reg_reg[6] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\score_reg_reg[7] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\score_reg_reg[8] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\score_reg_reg[9] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\score_reg_reg[10] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\score_reg_reg[11] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\score_reg_reg[12] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\score_reg_reg[13] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (new_score_reg_reg) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\C1_reg_reg[8] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\C2_reg_reg[8] ) is unused and will be removed from module Stars.
WARNING: [Synth 8-3332] Sequential element (\D1_reg_reg[7] ) is unused and will be removed from module Stars.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 631.684 ; gain = 460.137
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 631.684 ; gain = 460.137

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 644.953 ; gain = 473.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 672.805 ; gain = 501.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \Walls_unit/sel  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Pacman_unit/sel  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Hearts_display_unit/sel  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Stars_unit/sel  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \gameover_display_unit/sel  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 734.066 ; gain = 562.520
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 734.066 ; gain = 562.520

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 734.066 ; gain = 562.520
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 734.066 ; gain = 562.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 734.066 ; gain = 562.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 734.066 ; gain = 562.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 734.066 ; gain = 562.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 734.066 ; gain = 562.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 734.066 ; gain = 562.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |   174|
|3     |LUT1       |   104|
|4     |LUT2       |   316|
|5     |LUT3       |   191|
|6     |LUT4       |   419|
|7     |LUT5       |   511|
|8     |LUT6       |  1029|
|9     |MUXF7      |    14|
|10    |RAMB18E1   |     1|
|11    |RAMB18E1_1 |     1|
|12    |RAMB18E1_2 |     1|
|13    |RAMB18E1_3 |     1|
|14    |RAMB36E1   |     1|
|15    |FDCE       |   320|
|16    |FDPE       |    53|
|17    |FDRE       |    36|
|18    |IBUF       |     7|
|19    |OBUF       |    14|
|20    |OBUFT      |    12|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------+-------------------+------+
|      |Instance                  |Module             |Cells |
+------+--------------------------+-------------------+------+
|1     |top                       |                   |  3206|
|2     |  Hearts_display_unit     |Hearts_display     |     1|
|3     |  gameover_display_unit   |gameover_display   |     4|
|4     |  Game_state_machine_unit |Game_state_machine |   135|
|5     |  Ghost_blue_unit         |Ghost_blue         |   692|
|6     |    Blue_Ghost_rom_unit   |Blue_Ghost_rom     |   225|
|7     |  Ghost_red_unit          |Ghost_red          |   641|
|8     |    Red_ghost_unit        |Red_Ghost_rom      |   170|
|9     |  Pacman_unit             |Pacman_control     |  1038|
|10    |    Pacman_rom_unit       |Pacman_rom         |   168|
|11    |  Stars_unit              |Stars              |   326|
|12    |  Walls_unit              |Walls              |    12|
|13    |  vsync_unit              |vga_sync           |   309|
+------+--------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 734.066 ; gain = 562.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 734.066 ; gain = 281.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 734.066 ; gain = 562.520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 734.066 ; gain = 529.434
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 734.066 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 15:19:04 2023...
