v 20150930 2
C 65500 44500 1 0 0 lt8609-1.sym
{
T 65500 44500 5 10 0 0 0 0 1
devmap=LT/LT8609EMSE
T 69500 49500 5 32 1 1 0 4 1
device=LT8609
T 69500 48500 5 32 1 1 0 4 1
refdes=U1
}
C 55100 49500 1 270 0 capacitor-1.sym
{
T 54900 49500 5 10 0 0 270 0 1
device=CAPACITOR
T 55100 49500 5 10 0 0 0 0 1
devmap=generic/C/1206
T 55695 49100 5 16 1 1 0 0 1
refdes=C1
T 55700 48500 5 16 1 1 0 2 1
value=4.7u
}
N 54500 54000 68500 54000 4
N 68500 54000 68500 52800 4
N 66200 51500 59500 51500 4
N 59500 50500 59500 52100 4
N 55500 49500 55500 54000 4
N 55500 44000 55500 48100 4
C 73600 53500 1 270 0 capacitor-1.sym
{
T 73400 53500 5 10 0 0 270 0 1
device=CAPACITOR
T 73600 53500 5 10 0 0 0 0 1
devmap=generic/C/0603
T 74195 53100 5 16 1 1 0 0 1
refdes=C5
T 74200 52500 5 16 1 1 0 2 1
value=100n
}
N 70500 52800 70500 54000 4
N 70500 54000 75000 54000 4
N 74000 54000 74000 53500 4
C 74800 54000 1 0 0 inductor-1.sym
{
T 75000 53400 5 10 0 0 0 0 1
device=INDUCTOR
T 74800 54000 5 10 0 0 0 0 1
devmap=Coilcraft/XAL4030-472ME
T 75095 54200 5 16 1 1 0 6 1
refdes=L1
T 76500 54200 5 16 1 1 0 0 1
value=4.7u
}
C 84200 54700 1 0 0 5V-plus-1.sym
N 76600 54000 84500 54000 4
N 84500 54000 84500 54700 4
C 77300 52500 1 270 0 resistor-2.sym
{
T 77100 52500 5 10 0 0 270 0 1
device=RESISTOR
T 77300 52500 5 10 0 0 0 0 1
devmap=generic/R/0603
T 77795 51900 5 16 1 1 0 0 1
refdes=R8
T 77800 51700 5 16 1 1 0 2 1
value=100k
}
N 77500 52500 77500 54000 4
N 77500 51100 77500 48500 4
N 72800 48500 78500 48500 4
C 75000 45800 1 0 0 resistor-2.sym
{
T 75000 45600 5 10 0 0 0 0 1
device=RESISTOR
T 75000 45800 5 10 0 0 0 0 1
devmap=generic/R/0603
T 75095 46100 5 16 1 1 0 6 1
refdes=R10
T 76300 46100 5 16 1 1 0 0 1
value=1M
}
C 75000 46600 1 0 0 capacitor-1.sym
{
T 75000 46400 5 10 0 0 0 0 1
device=CAPACITOR
T 75000 46600 5 10 0 0 0 0 1
devmap=generic/C/0603
T 75395 47200 5 16 1 1 0 6 1
refdes=C6
T 76000 47200 5 16 1 1 0 0 1
value=10p
}
C 73300 46000 1 270 0 resistor-2.sym
{
T 73100 46000 5 10 0 0 270 0 1
device=RESISTOR
T 73300 46000 5 10 0 0 0 0 1
devmap=generic/R/0603
T 73795 45400 5 16 1 1 0 0 1
refdes=R9
T 73800 45200 5 16 1 1 0 2 1
value=187k
}
C 81100 49500 1 270 0 capacitor-1.sym
{
T 80900 49500 5 10 0 0 270 0 1
device=CAPACITOR
T 81100 49500 5 10 0 0 0 0 1
devmap=generic/C/1210
T 81695 49100 5 16 1 1 0 0 1
refdes=C7
T 81700 48500 5 16 1 1 0 2 1
value=47u
}
N 72800 46500 74500 46500 4
N 74500 46000 74500 47000 4
N 74500 47000 75000 47000 4
N 75000 46000 74500 46000 4
N 76400 47000 77000 47000 4
N 77000 46000 77000 47000 4
N 77000 46000 76400 46000 4
N 77000 46500 80000 46500 4
N 80000 46500 80000 54000 4
N 81500 48100 81500 44000 4
N 69500 44000 83500 44000 4
N 69500 43300 69500 45200 4
N 73500 44000 73500 44600 4
N 73500 46000 73500 46500 4
C 69200 42700 1 0 0 gnd-1.sym
C 65300 46000 1 270 0 resistor-2.sym
{
T 65100 46000 5 10 0 0 270 0 1
device=RESISTOR
T 65300 46000 5 10 0 0 0 0 1
devmap=generic/R/0603
T 65795 45400 5 16 1 1 0 0 1
refdes=R7
T 65800 45200 5 16 1 1 0 2 1
value=110k
}
C 63600 46000 1 270 0 capacitor-1.sym
{
T 63400 46000 5 10 0 0 270 0 1
device=CAPACITOR
T 63600 46000 5 10 0 0 0 0 1
devmap=generic/C/0603
T 64195 45600 5 16 1 1 0 0 1
refdes=C4
T 64200 45000 5 16 1 1 0 2 1
value=10n
}
C 62100 46000 1 270 0 capacitor-1.sym
{
T 61900 46000 5 10 0 0 270 0 1
device=CAPACITOR
T 62100 46000 5 10 0 0 0 0 1
devmap=generic/C/0603
T 62695 45600 5 16 1 1 0 0 1
refdes=C3
T 62700 45000 5 16 1 1 0 2 1
value=1u
}
N 65500 46000 65500 46500 4
N 65500 46500 66200 46500 4
N 64000 46000 64000 47500 4
N 64000 47500 66200 47500 4
N 62500 46000 62500 48800 4
N 62500 48500 66200 48500 4
N 65500 44600 65500 44000 4
N 55500 44000 69500 44000 4
N 64000 44600 64000 44000 4
N 62500 44600 62500 44000 4
N 61000 50500 66200 50500 4
N 72800 51500 74000 51500 4
N 74000 51500 74000 52100 4
C 60800 46000 1 270 0 resistor-2.sym
{
T 60600 46000 5 10 0 0 270 0 1
device=RESISTOR
T 60800 46000 5 10 0 0 0 0 1
devmap=generic/R/0603
T 61295 45400 5 16 1 1 0 0 1
refdes=R6
T 61300 45200 5 16 1 1 0 2 1
value=DNP
}
N 61000 44000 61000 44600 4
N 61000 46000 61000 50500 4
C 62300 50200 1 270 0 resistor-2.sym
{
T 62100 50200 5 10 0 0 270 0 1
device=RESISTOR
T 62300 50200 5 10 0 0 0 0 1
devmap=generic/R/0603
T 62795 49600 5 16 1 1 0 0 1
refdes=R5
T 62800 49400 5 16 1 1 0 2 1
value=DNP
}
C 59300 53500 1 270 0 resistor-2.sym
{
T 59100 53500 5 10 0 0 270 0 1
device=RESISTOR
T 59300 53500 5 10 0 0 0 0 1
devmap=generic/R/0603
T 59795 52900 5 16 1 1 0 0 1
refdes=R3
T 59800 52700 5 16 1 1 0 2 1
value=0
}
N 59500 53500 59500 54000 4
N 81500 49500 81500 54000 4
N 83500 48100 83500 44000 4
N 83500 49500 83500 54000 4
C 83100 49500 1 270 0 capacitor-1.sym
{
T 82900 49500 5 10 0 0 270 0 1
device=CAPACITOR
T 83100 49500 5 10 0 0 0 0 1
devmap=generic/C/0805
T 83695 49100 5 16 1 1 0 0 1
refdes=C8
T 83700 48500 5 16 1 1 0 2 1
value=4.7u
}
N 59500 44000 59500 49100 4
N 62500 50500 62500 50200 4
C 54100 54700 1 0 0 vin-1.sym
N 54500 54700 54500 54000 4
C 52100 53200 1 0 1 input-5.sym
{
T 52700 53100 5 10 0 0 0 6 1
device=INPUT
T 52100 53200 5 10 0 0 0 0 1
devmap=slots/8
T 52100 53200 5 10 0 0 0 0 1
devmap=generic/PinHeader-4x2
T 51600 54000 5 16 1 1 0 0 1
refdes=J1
T 51500 53400 5 16 1 1 0 8 1
slot=1
}
C 52100 52700 1 0 1 input-5.sym
{
T 52700 52600 5 10 0 0 0 6 1
device=INPUT
T 52100 53300 5 16 0 0 0 6 1
refdes=J1
T 52100 52700 5 10 0 0 0 0 1
devmap=slots/8
T 52100 52700 5 10 0 0 0 0 1
devmap=generic/PinHeader-4x2
T 51500 52900 5 16 1 1 0 8 1
slot=2
}
B 51600 49600 1300 4300 3 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 52100 52200 1 0 1 input-5.sym
{
T 52700 52100 5 10 0 0 0 6 1
device=INPUT
T 52100 52800 5 16 0 0 0 6 1
refdes=J1
T 52100 52200 5 10 0 0 0 0 1
devmap=slots/8
T 52100 52200 5 10 0 0 0 0 1
devmap=generic/PinHeader-4x2
T 51500 52400 5 16 1 1 0 8 1
slot=3
}
C 52100 51700 1 0 1 input-5.sym
{
T 52700 51600 5 10 0 0 0 6 1
device=INPUT
T 52100 52300 5 16 0 0 0 6 1
refdes=J1
T 52100 51700 5 10 0 0 0 0 1
devmap=slots/8
T 52100 51700 5 10 0 0 0 0 1
devmap=generic/PinHeader-4x2
T 51500 51900 5 16 1 1 0 8 1
slot=4
}
N 49500 51500 51500 51500 4
N 49900 50500 51500 50500 4
N 49500 53500 51500 53500 4
C 48000 50200 1 90 0 netname-1.sym
{
T 48000 50200 5 10 0 0 90 0 1
net=${value}:1
T 47600 50500 5 16 1 1 0 7 1
value=EN/UV
}
C 49100 53700 1 0 0 vin-1.sym
N 49500 53700 49500 53500 4
N 49500 51500 49500 51700 4
C 50200 51800 1 0 0 gnd-1.sym
N 50500 52400 50500 52500 4
N 50500 52500 51500 52500 4
C 52100 51200 1 0 1 input-5.sym
{
T 52700 51100 5 10 0 0 0 6 1
device=INPUT
T 52100 51800 5 16 0 0 0 6 1
refdes=J1
T 52100 51200 5 10 0 0 0 0 1
devmap=slots/8
T 52100 51200 5 10 0 0 0 0 1
devmap=generic/PinHeader-4x2
T 51500 51400 5 16 1 1 0 8 1
slot=5
}
C 52100 50700 1 0 1 input-5.sym
{
T 52700 50600 5 10 0 0 0 6 1
device=INPUT
T 52100 51300 5 16 0 0 0 6 1
refdes=J1
T 52100 50700 5 10 0 0 0 0 1
devmap=slots/8
T 52100 50700 5 10 0 0 0 0 1
devmap=generic/PinHeader-4x2
T 51500 50900 5 16 1 1 0 8 1
slot=6
}
C 52100 50200 1 0 1 input-5.sym
{
T 52700 50100 5 10 0 0 0 6 1
device=INPUT
T 52100 50800 5 16 0 0 0 6 1
refdes=J1
T 52100 50200 5 10 0 0 0 0 1
devmap=slots/8
T 52100 50200 5 10 0 0 0 0 1
devmap=generic/PinHeader-4x2
T 51500 50400 5 16 1 1 0 8 1
slot=7
}
C 52100 49700 1 0 1 input-5.sym
{
T 52700 49600 5 10 0 0 0 6 1
device=INPUT
T 52100 50300 5 16 0 0 0 6 1
refdes=J1
T 52100 49700 5 10 0 0 0 0 1
devmap=slots/8
T 52100 49700 5 10 0 0 0 0 1
devmap=generic/PinHeader-4x2
T 51500 49900 5 16 1 1 0 8 1
slot=8
}
N 51500 53000 51000 53000 4
N 51000 53000 51000 53500 4
N 51500 52000 51000 52000 4
N 51000 52000 51000 52500 4
N 51500 51000 51000 51000 4
N 51000 51000 51000 51500 4
N 51500 50000 51000 50000 4
N 51000 50000 51000 50500 4
C 59300 50500 1 270 0 resistor-2.sym
{
T 59100 50500 5 10 0 0 270 0 1
device=RESISTOR
T 59300 50500 5 10 0 0 0 0 1
devmap=generic/R/0603
T 59795 49900 5 16 1 1 0 0 1
refdes=R4
T 59800 49700 5 16 1 1 0 2 1
value=0
}
C 59000 51200 1 90 0 netname-1.sym
{
T 59000 51200 5 10 0 0 90 0 1
net=${value}:1
T 58600 51500 5 16 1 1 0 7 1
value=EN/UV
}
N 59000 51500 59500 51500 4
C 78500 48200 1 270 1 netname-1.sym
{
T 78500 48200 5 10 0 0 90 2 1
net=${value}:1
T 78900 48500 5 16 1 1 0 1 1
value=PG
}
C 48000 49300 1 90 0 netname-1.sym
{
T 48000 49300 5 10 0 0 90 0 1
net=${value}:1
T 47600 49600 5 16 1 1 0 7 1
value=PG
}
C 48500 50300 1 0 0 resistor-2.sym
{
T 48500 50100 5 10 0 0 0 0 1
device=RESISTOR
T 48500 50300 5 10 0 0 0 0 1
devmap=generic/R/0603
T 48595 50600 5 16 1 1 0 6 1
refdes=R1
T 49800 50600 5 16 1 1 0 0 1
value=0
}
N 48000 50500 48500 50500 4
C 48500 49400 1 0 0 resistor-2.sym
{
T 48500 49200 5 10 0 0 0 0 1
device=RESISTOR
T 48500 49400 5 10 0 0 0 0 1
devmap=generic/R/0603
T 48595 49700 5 16 1 1 0 6 1
refdes=R2
T 49800 49700 5 16 1 1 0 0 1
value=DNP
}
N 48000 49600 48500 49600 4
N 49900 49600 50500 49600 4
N 50500 49600 50500 50500 4
C 49200 51700 1 0 0 5V-plus-1.sym
N 57000 49500 57000 54000 4
C 56600 49500 1 270 0 capacitor-1.sym
{
T 56400 49500 5 10 0 0 270 0 1
device=CAPACITOR
T 56600 49500 5 10 0 0 0 0 1
devmap=generic/C/0603
T 57195 49100 5 16 1 1 0 0 1
refdes=C2
T 57200 48500 5 16 1 1 0 2 1
value=100n
}
N 57000 44000 57000 48100 4
