module bitloop(
	input data,
	input clk,
	output reg [3:0]a
	
);
initial begin
	a <= 4'h0;
	end
always @(posedge clk)
begin
	a <= {a[3:0],data};
	end
	endmodule
	