// Seed: 1292704404
module module_0;
  wire id_1;
endmodule
module module_1 (
    output logic id_0
);
  logic id_2;
  ;
  always begin : LABEL_0
    begin : LABEL_1
      begin : LABEL_2
        id_2 = 1'd0;
        id_2 = id_2;
        begin : LABEL_3
          id_0 <= -1;
          id_0 <= id_2;
          id_0 <= id_2;
        end
      end
    end
    id_0 <= "";
  end
  assign id_0 = 1;
  assign id_0 = 1 / id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  wire id_3;
endmodule
