Loading plugins phase: Elapsed time ==> 0s.140ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\SPB_Data\Documents\UACSCode\UACS\FSKRx2.cydsn\FSKRx2.cyprj -d CY8C5888LTI-LP097 -s C:\SPB_Data\Documents\UACSCode\UACS\FSKRx2.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.887ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.093ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  FSKRx2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SPB_Data\Documents\UACSCode\UACS\FSKRx2.cydsn\FSKRx2.cyprj -dcpsoc3 FSKRx2.v -verilog
======================================================================

======================================================================
Compiling:  FSKRx2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SPB_Data\Documents\UACSCode\UACS\FSKRx2.cydsn\FSKRx2.cyprj -dcpsoc3 FSKRx2.v -verilog
======================================================================

======================================================================
Compiling:  FSKRx2.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SPB_Data\Documents\UACSCode\UACS\FSKRx2.cydsn\FSKRx2.cyprj -dcpsoc3 -verilog FSKRx2.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Apr 04 11:42:16 2018


======================================================================
Compiling:  FSKRx2.v
Program  :   vpp
Options  :    -yv2 -q10 FSKRx2.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Apr 04 11:42:16 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'FSKRx2.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  FSKRx2.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SPB_Data\Documents\UACSCode\UACS\FSKRx2.cydsn\FSKRx2.cyprj -dcpsoc3 -verilog FSKRx2.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Apr 04 11:42:17 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\SPB_Data\Documents\UACSCode\UACS\FSKRx2.cydsn\codegentemp\FSKRx2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\SPB_Data\Documents\UACSCode\UACS\FSKRx2.cydsn\codegentemp\FSKRx2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  FSKRx2.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SPB_Data\Documents\UACSCode\UACS\FSKRx2.cydsn\FSKRx2.cyprj -dcpsoc3 -verilog FSKRx2.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Apr 04 11:42:18 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\SPB_Data\Documents\UACSCode\UACS\FSKRx2.cydsn\codegentemp\FSKRx2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\SPB_Data\Documents\UACSCode\UACS\FSKRx2.cydsn\codegentemp\FSKRx2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\BPF_Comp:Net_9\
	\ShiftReg:Net_1\
	\ShiftReg:Net_2\
	\ShiftReg:bSR:ctrl_f0_full\
	\OutComp:Net_9\
	Net_61
	\LevelCount:Net_89\
	\LevelCount:Net_95\
	\LevelCount:Net_102\
	\HighF_BPF_Comp:Net_9\
	\HighF_OutComp:Net_9\
	Net_112
	\HighF_LevelCount:Net_89\
	\HighF_LevelCount:Net_95\
	\HighF_LevelCount:Net_102\
	\HighF_ShiftReg2:Net_1\
	\HighF_ShiftReg2:Net_2\
	\HighF_ShiftReg2:bSR:ctrl_f0_full\
	\PWM_Recon:PWMUDB:km_run\
	\PWM_Recon:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Recon:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Recon:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Recon:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Recon:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Recon:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Recon:PWMUDB:capt_rising\
	\PWM_Recon:PWMUDB:capt_falling\
	\PWM_Recon:PWMUDB:trig_rise\
	\PWM_Recon:PWMUDB:trig_fall\
	\PWM_Recon:PWMUDB:sc_kill\
	\PWM_Recon:PWMUDB:min_kill\
	\PWM_Recon:PWMUDB:km_tc\
	\PWM_Recon:PWMUDB:db_tc\
	\PWM_Recon:PWMUDB:dith_sel\
	\PWM_Recon:PWMUDB:compare2\
	\PWM_Recon:Net_101\
	Net_187
	Net_188
	\PWM_Recon:PWMUDB:MODULE_1:b_31\
	\PWM_Recon:PWMUDB:MODULE_1:b_30\
	\PWM_Recon:PWMUDB:MODULE_1:b_29\
	\PWM_Recon:PWMUDB:MODULE_1:b_28\
	\PWM_Recon:PWMUDB:MODULE_1:b_27\
	\PWM_Recon:PWMUDB:MODULE_1:b_26\
	\PWM_Recon:PWMUDB:MODULE_1:b_25\
	\PWM_Recon:PWMUDB:MODULE_1:b_24\
	\PWM_Recon:PWMUDB:MODULE_1:b_23\
	\PWM_Recon:PWMUDB:MODULE_1:b_22\
	\PWM_Recon:PWMUDB:MODULE_1:b_21\
	\PWM_Recon:PWMUDB:MODULE_1:b_20\
	\PWM_Recon:PWMUDB:MODULE_1:b_19\
	\PWM_Recon:PWMUDB:MODULE_1:b_18\
	\PWM_Recon:PWMUDB:MODULE_1:b_17\
	\PWM_Recon:PWMUDB:MODULE_1:b_16\
	\PWM_Recon:PWMUDB:MODULE_1:b_15\
	\PWM_Recon:PWMUDB:MODULE_1:b_14\
	\PWM_Recon:PWMUDB:MODULE_1:b_13\
	\PWM_Recon:PWMUDB:MODULE_1:b_12\
	\PWM_Recon:PWMUDB:MODULE_1:b_11\
	\PWM_Recon:PWMUDB:MODULE_1:b_10\
	\PWM_Recon:PWMUDB:MODULE_1:b_9\
	\PWM_Recon:PWMUDB:MODULE_1:b_8\
	\PWM_Recon:PWMUDB:MODULE_1:b_7\
	\PWM_Recon:PWMUDB:MODULE_1:b_6\
	\PWM_Recon:PWMUDB:MODULE_1:b_5\
	\PWM_Recon:PWMUDB:MODULE_1:b_4\
	\PWM_Recon:PWMUDB:MODULE_1:b_3\
	\PWM_Recon:PWMUDB:MODULE_1:b_2\
	\PWM_Recon:PWMUDB:MODULE_1:b_1\
	\PWM_Recon:PWMUDB:MODULE_1:b_0\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_189
	Net_186
	\PWM_Recon:Net_113\
	\PWM_Recon:Net_107\
	\PWM_Recon:Net_114\

    Synthesized names
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 152 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to \BPF_Comp:clock\
Aliasing Net_13 to \BPF_Comp:clock\
Aliasing \ShiftReg:bSR:final_load\ to \BPF_Comp:clock\
Aliasing \ShiftReg:bSR:status_1\ to \BPF_Comp:clock\
Aliasing \ShiftReg:bSR:store\ to \BPF_Comp:clock\
Aliasing tmpOE__ShiftOut_net_0 to one
Aliasing tmpOE__CompOut_net_0 to one
Aliasing tmpOE__BPFIn_net_0 to one
Aliasing tmpOE__XOR_Out_net_0 to one
Aliasing tmpOE__LPFIn_net_0 to one
Aliasing \PGA:Net_37\ to \BPF_Comp:clock\
Aliasing \PGA:Net_40\ to \BPF_Comp:clock\
Aliasing \PGA:Net_38\ to \BPF_Comp:clock\
Aliasing \PGA:Net_39\ to \BPF_Comp:clock\
Aliasing tmpOE__RefOut_net_0 to one
Aliasing tmpOE__LPFOut_net_0 to one
Aliasing \OutComp:clock\ to \BPF_Comp:clock\
Aliasing tmpOE__DemodOut_net_0 to one
Aliasing \LevelCount:Net_82\ to \BPF_Comp:clock\
Aliasing \LevelCount:Net_91\ to \BPF_Comp:clock\
Aliasing Net_57 to \BPF_Comp:clock\
Aliasing tmpOE__CountOut_net_0 to one
Aliasing \HighF_BPF_Comp:clock\ to \BPF_Comp:clock\
Aliasing tmpOE__ReconOut_net_0 to one
Aliasing Net_184 to \BPF_Comp:clock\
Aliasing tmpOE__HighF_ShiftOut_net_0 to one
Aliasing tmpOE__HighF_PWMOut_net_0 to one
Aliasing tmpOE__HighF_BPFIn_net_0 to one
Aliasing tmpOE__HighF_XOR_Out_net_0 to one
Aliasing tmpOE__HighF_RefOut_net_0 to one
Aliasing \HighF_PGA:Net_37\ to \BPF_Comp:clock\
Aliasing \HighF_PGA:Net_40\ to \BPF_Comp:clock\
Aliasing \HighF_PGA:Net_38\ to \BPF_Comp:clock\
Aliasing \HighF_PGA:Net_39\ to \BPF_Comp:clock\
Aliasing tmpOE__HighF_LPFIn_net_0 to one
Aliasing tmpOE__HighF_LPFOut_net_0 to one
Aliasing \HighF_OutComp:clock\ to \BPF_Comp:clock\
Aliasing tmpOE__HighF_DemodOut_net_0 to one
Aliasing \HighF_LevelCount:Net_82\ to \BPF_Comp:clock\
Aliasing \HighF_LevelCount:Net_91\ to \BPF_Comp:clock\
Aliasing Net_108 to \BPF_Comp:clock\
Aliasing tmpOE__HighF_CountOut_net_0 to one
Aliasing Net_128 to \BPF_Comp:clock\
Aliasing \HighF_ShiftReg2:bSR:final_load\ to \BPF_Comp:clock\
Aliasing \HighF_ShiftReg2:bSR:status_1\ to \BPF_Comp:clock\
Aliasing \HighF_ShiftReg2:bSR:store\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:hwCapture\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:trig_out\ to one
Aliasing \PWM_Recon:PWMUDB:runmode_enable\\S\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:ltch_kill_reg\\R\ to \PWM_Recon:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Recon:PWMUDB:ltch_kill_reg\\S\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:min_kill_reg\\R\ to \PWM_Recon:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Recon:PWMUDB:min_kill_reg\\S\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:final_kill\ to one
Aliasing \PWM_Recon:PWMUDB:dith_count_1\\R\ to \PWM_Recon:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Recon:PWMUDB:dith_count_1\\S\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:dith_count_0\\R\ to \PWM_Recon:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Recon:PWMUDB:dith_count_0\\S\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:status_6\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:status_4\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:cmp2\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:cmp1_status_reg\\R\ to \PWM_Recon:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Recon:PWMUDB:cmp1_status_reg\\S\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:cmp2_status_reg\\R\ to \PWM_Recon:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Recon:PWMUDB:cmp2_status_reg\\S\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:final_kill_reg\\R\ to \PWM_Recon:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Recon:PWMUDB:final_kill_reg\\S\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:cs_addr_0\ to \PWM_Recon:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Recon:PWMUDB:pwm1_i\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:pwm2_i\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_23\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_22\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_21\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_20\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_19\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_18\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_17\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_16\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_15\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_14\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_13\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_12\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_11\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_10\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_9\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_8\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_7\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_6\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_5\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_4\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_3\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_2\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \ShiftReg:bSR:load_reg\\D\ to \BPF_Comp:clock\
Aliasing \HighF_ShiftReg2:bSR:load_reg\\D\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Recon:PWMUDB:prevCapture\\D\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:trig_last\\D\ to \BPF_Comp:clock\
Aliasing \PWM_Recon:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Recon:PWMUDB:prevCompare1\\D\ to \PWM_Recon:PWMUDB:pwm_temp\
Aliasing \PWM_Recon:PWMUDB:tc_i_reg\\D\ to \PWM_Recon:PWMUDB:status_2\
Removing Rhs of wire Net_9[5] = \BPF_Comp:Net_1\[4]
Removing Lhs of wire \ShiftReg:Net_350\[7] = Net_9[5]
Removing Rhs of wire \ShiftReg:bSR:ctrl_clk_enable\[10] = \ShiftReg:bSR:control_0\[11]
Removing Rhs of wire zero[19] = \BPF_Comp:clock\[3]
Removing Lhs of wire \ShiftReg:bSR:status_2\[26] = zero[19]
Removing Lhs of wire Net_13[27] = zero[19]
Removing Lhs of wire \ShiftReg:bSR:status_0\[28] = zero[19]
Removing Lhs of wire \ShiftReg:bSR:final_load\[29] = zero[19]
Removing Lhs of wire \ShiftReg:bSR:status_1\[30] = zero[19]
Removing Rhs of wire \ShiftReg:bSR:status_3\[31] = \ShiftReg:bSR:f0_blk_stat_final\[32]
Removing Rhs of wire \ShiftReg:bSR:status_3\[31] = \ShiftReg:bSR:f0_blk_stat_24_2\[42]
Removing Rhs of wire \ShiftReg:bSR:status_4\[33] = \ShiftReg:bSR:f0_bus_stat_final\[34]
Removing Rhs of wire \ShiftReg:bSR:status_4\[33] = \ShiftReg:bSR:f0_bus_stat_24_2\[43]
Removing Rhs of wire \ShiftReg:bSR:status_5\[35] = \ShiftReg:bSR:f1_blk_stat_final\[36]
Removing Rhs of wire \ShiftReg:bSR:status_5\[35] = \ShiftReg:bSR:f1_blk_stat_24_2\[44]
Removing Rhs of wire \ShiftReg:bSR:status_6\[37] = \ShiftReg:bSR:f1_bus_stat_final\[38]
Removing Rhs of wire \ShiftReg:bSR:status_6\[37] = \ShiftReg:bSR:f1_bus_stat_24_2\[45]
Removing Lhs of wire \ShiftReg:bSR:store\[47] = zero[19]
Removing Rhs of wire Net_21[172] = \ShiftReg:bSR:so_24_0\[59]
Removing Lhs of wire tmpOE__ShiftOut_net_0[176] = one[16]
Removing Lhs of wire tmpOE__CompOut_net_0[182] = one[16]
Removing Lhs of wire tmpOE__BPFIn_net_0[188] = one[16]
Removing Lhs of wire tmpOE__XOR_Out_net_0[195] = one[16]
Removing Lhs of wire tmpOE__LPFIn_net_0[201] = one[16]
Removing Lhs of wire \PGA:Net_37\[209] = zero[19]
Removing Lhs of wire \PGA:Net_40\[210] = zero[19]
Removing Lhs of wire \PGA:Net_38\[211] = zero[19]
Removing Lhs of wire \PGA:Net_39\[212] = zero[19]
Removing Lhs of wire tmpOE__RefOut_net_0[223] = one[16]
Removing Lhs of wire tmpOE__LPFOut_net_0[229] = one[16]
Removing Lhs of wire \OutComp:clock\[237] = zero[19]
Removing Rhs of wire Net_56[239] = \OutComp:Net_1\[238]
Removing Lhs of wire tmpOE__DemodOut_net_0[243] = one[16]
Removing Lhs of wire \LevelCount:Net_82\[250] = zero[19]
Removing Lhs of wire \LevelCount:Net_91\[251] = zero[19]
Removing Lhs of wire Net_57[252] = zero[19]
Removing Rhs of wire Net_85[257] = \LevelCount:Net_48\[253]
Removing Lhs of wire tmpOE__CountOut_net_0[264] = one[16]
Removing Lhs of wire \HighF_BPF_Comp:clock\[272] = zero[19]
Removing Rhs of wire Net_185[274] = \HighF_BPF_Comp:Net_1\[273]
Removing Lhs of wire tmpOE__ReconOut_net_0[277] = one[16]
Removing Lhs of wire Net_184[282] = zero[19]
Removing Rhs of wire Net_95[284] = \HighF_ShiftReg2:bSR:so_32_0\[430]
Removing Rhs of wire Net_122[285] = \PWM_Recon:Net_96\[763]
Removing Rhs of wire Net_122[285] = \PWM_Recon:PWMUDB:pwm_i_reg\[755]
Removing Lhs of wire tmpOE__HighF_ShiftOut_net_0[287] = one[16]
Removing Lhs of wire tmpOE__HighF_PWMOut_net_0[293] = one[16]
Removing Lhs of wire tmpOE__HighF_BPFIn_net_0[299] = one[16]
Removing Lhs of wire tmpOE__HighF_XOR_Out_net_0[306] = one[16]
Removing Lhs of wire tmpOE__HighF_RefOut_net_0[316] = one[16]
Removing Lhs of wire \HighF_PGA:Net_37\[324] = zero[19]
Removing Lhs of wire \HighF_PGA:Net_40\[325] = zero[19]
Removing Lhs of wire \HighF_PGA:Net_38\[326] = zero[19]
Removing Lhs of wire \HighF_PGA:Net_39\[327] = zero[19]
Removing Lhs of wire tmpOE__HighF_LPFIn_net_0[334] = one[16]
Removing Lhs of wire tmpOE__HighF_LPFOut_net_0[340] = one[16]
Removing Lhs of wire \HighF_OutComp:clock\[348] = zero[19]
Removing Rhs of wire Net_105[350] = \HighF_OutComp:Net_1\[349]
Removing Lhs of wire tmpOE__HighF_DemodOut_net_0[354] = one[16]
Removing Lhs of wire \HighF_LevelCount:Net_82\[361] = zero[19]
Removing Lhs of wire \HighF_LevelCount:Net_91\[362] = zero[19]
Removing Lhs of wire Net_108[363] = zero[19]
Removing Rhs of wire Net_109[368] = \HighF_LevelCount:Net_48\[364]
Removing Lhs of wire tmpOE__HighF_CountOut_net_0[374] = one[16]
Removing Lhs of wire \HighF_ShiftReg2:Net_350\[380] = Net_122[285]
Removing Rhs of wire \HighF_ShiftReg2:bSR:ctrl_clk_enable\[383] = \HighF_ShiftReg2:bSR:control_0\[384]
Removing Lhs of wire \HighF_ShiftReg2:bSR:status_2\[397] = zero[19]
Removing Lhs of wire Net_128[398] = zero[19]
Removing Lhs of wire \HighF_ShiftReg2:bSR:status_0\[399] = zero[19]
Removing Lhs of wire \HighF_ShiftReg2:bSR:final_load\[400] = zero[19]
Removing Lhs of wire \HighF_ShiftReg2:bSR:status_1\[401] = zero[19]
Removing Rhs of wire \HighF_ShiftReg2:bSR:status_3\[402] = \HighF_ShiftReg2:bSR:f0_blk_stat_final\[403]
Removing Rhs of wire \HighF_ShiftReg2:bSR:status_3\[402] = \HighF_ShiftReg2:bSR:f0_blk_stat_32_3\[413]
Removing Rhs of wire \HighF_ShiftReg2:bSR:status_4\[404] = \HighF_ShiftReg2:bSR:f0_bus_stat_final\[405]
Removing Rhs of wire \HighF_ShiftReg2:bSR:status_4\[404] = \HighF_ShiftReg2:bSR:f0_bus_stat_32_3\[414]
Removing Rhs of wire \HighF_ShiftReg2:bSR:status_5\[406] = \HighF_ShiftReg2:bSR:f1_blk_stat_final\[407]
Removing Rhs of wire \HighF_ShiftReg2:bSR:status_5\[406] = \HighF_ShiftReg2:bSR:f1_blk_stat_32_3\[415]
Removing Rhs of wire \HighF_ShiftReg2:bSR:status_6\[408] = \HighF_ShiftReg2:bSR:f1_bus_stat_final\[409]
Removing Rhs of wire \HighF_ShiftReg2:bSR:status_6\[408] = \HighF_ShiftReg2:bSR:f1_bus_stat_32_3\[416]
Removing Lhs of wire \HighF_ShiftReg2:bSR:store\[418] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:ctrl_enable\[605] = \PWM_Recon:PWMUDB:control_7\[597]
Removing Lhs of wire \PWM_Recon:PWMUDB:hwCapture\[615] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:hwEnable\[616] = \PWM_Recon:PWMUDB:control_7\[597]
Removing Lhs of wire \PWM_Recon:PWMUDB:trig_out\[620] = one[16]
Removing Lhs of wire \PWM_Recon:PWMUDB:runmode_enable\\R\[622] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:runmode_enable\\S\[623] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:final_enable\[624] = \PWM_Recon:PWMUDB:runmode_enable\[621]
Removing Lhs of wire \PWM_Recon:PWMUDB:ltch_kill_reg\\R\[628] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:ltch_kill_reg\\S\[629] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:min_kill_reg\\R\[630] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:min_kill_reg\\S\[631] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:final_kill\[634] = one[16]
Removing Lhs of wire \PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_1\[638] = \PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_1\[925]
Removing Lhs of wire \PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_0\[640] = \PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_0\[926]
Removing Lhs of wire \PWM_Recon:PWMUDB:dith_count_1\\R\[641] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:dith_count_1\\S\[642] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:dith_count_0\\R\[643] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:dith_count_0\\S\[644] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:status_6\[647] = zero[19]
Removing Rhs of wire \PWM_Recon:PWMUDB:status_5\[648] = \PWM_Recon:PWMUDB:final_kill_reg\[662]
Removing Lhs of wire \PWM_Recon:PWMUDB:status_4\[649] = zero[19]
Removing Rhs of wire \PWM_Recon:PWMUDB:status_3\[650] = \PWM_Recon:PWMUDB:fifo_full\[669]
Removing Rhs of wire \PWM_Recon:PWMUDB:status_1\[652] = \PWM_Recon:PWMUDB:cmp2_status_reg\[661]
Removing Rhs of wire \PWM_Recon:PWMUDB:status_0\[653] = \PWM_Recon:PWMUDB:cmp1_status_reg\[660]
Removing Lhs of wire \PWM_Recon:PWMUDB:cmp2_status\[658] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:cmp2\[659] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:cmp1_status_reg\\R\[663] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:cmp1_status_reg\\S\[664] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:cmp2_status_reg\\R\[665] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:cmp2_status_reg\\S\[666] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:final_kill_reg\\R\[667] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:final_kill_reg\\S\[668] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:cs_addr_2\[670] = \PWM_Recon:PWMUDB:tc_i\[626]
Removing Lhs of wire \PWM_Recon:PWMUDB:cs_addr_1\[671] = \PWM_Recon:PWMUDB:runmode_enable\[621]
Removing Lhs of wire \PWM_Recon:PWMUDB:cs_addr_0\[672] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:compare1\[753] = \PWM_Recon:PWMUDB:cmp1_less\[724]
Removing Lhs of wire \PWM_Recon:PWMUDB:pwm1_i\[758] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:pwm2_i\[760] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:pwm_temp\[766] = \PWM_Recon:PWMUDB:cmp1\[656]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_23\[807] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_22\[808] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_21\[809] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_20\[810] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_19\[811] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_18\[812] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_17\[813] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_16\[814] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_15\[815] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_14\[816] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_13\[817] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_12\[818] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_11\[819] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_10\[820] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_9\[821] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_8\[822] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_7\[823] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_6\[824] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_5\[825] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_4\[826] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_3\[827] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_2\[828] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_1\[829] = \PWM_Recon:PWMUDB:MODIN1_1\[830]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODIN1_1\[830] = \PWM_Recon:PWMUDB:dith_count_1\[637]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_0\[831] = \PWM_Recon:PWMUDB:MODIN1_0\[832]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODIN1_0\[832] = \PWM_Recon:PWMUDB:dith_count_0\[639]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[964] = one[16]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[965] = one[16]
Removing Lhs of wire \ShiftReg:bSR:load_reg\\D\[971] = zero[19]
Removing Lhs of wire \HighF_ShiftReg2:bSR:load_reg\\D\[972] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:min_kill_reg\\D\[973] = one[16]
Removing Lhs of wire \PWM_Recon:PWMUDB:prevCapture\\D\[974] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:trig_last\\D\[975] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:ltch_kill_reg\\D\[978] = one[16]
Removing Lhs of wire \PWM_Recon:PWMUDB:prevCompare1\\D\[981] = \PWM_Recon:PWMUDB:cmp1\[656]
Removing Lhs of wire \PWM_Recon:PWMUDB:cmp1_status_reg\\D\[982] = \PWM_Recon:PWMUDB:cmp1_status\[657]
Removing Lhs of wire \PWM_Recon:PWMUDB:cmp2_status_reg\\D\[983] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:pwm_i_reg\\D\[985] = \PWM_Recon:PWMUDB:pwm_i\[756]
Removing Lhs of wire \PWM_Recon:PWMUDB:pwm1_i_reg\\D\[986] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:pwm2_i_reg\\D\[987] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:tc_i_reg\\D\[988] = \PWM_Recon:PWMUDB:status_2\[651]

------------------------------------------------------
Aliased 0 equations, 160 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:cmp1\' (cost = 0):
\PWM_Recon:PWMUDB:cmp1\ <= (\PWM_Recon:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Recon:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_Recon:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Recon:PWMUDB:dith_count_1\ and \PWM_Recon:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_Recon:PWMUDB:dith_count_0\ and \PWM_Recon:PWMUDB:dith_count_1\)
	OR (not \PWM_Recon:PWMUDB:dith_count_1\ and \PWM_Recon:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 26 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Recon:PWMUDB:final_capture\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Recon:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_Recon:PWMUDB:final_capture\[674] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[935] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[945] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[955] = zero[19]
Removing Lhs of wire \PWM_Recon:PWMUDB:runmode_enable\\D\[976] = \PWM_Recon:PWMUDB:control_7\[597]
Removing Lhs of wire \PWM_Recon:PWMUDB:final_kill_reg\\D\[984] = zero[19]

------------------------------------------------------
Aliased 0 equations, 6 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SPB_Data\Documents\UACSCode\UACS\FSKRx2.cydsn\FSKRx2.cyprj -dcpsoc3 FSKRx2.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.188ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Wednesday, 04 April 2018 11:42:18
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SPB_Data\Documents\UACSCode\UACS\FSKRx2.cydsn\FSKRx2.cyprj -d CY8C5888LTI-LP097 FSKRx2.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \ShiftReg:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \HighF_ShiftReg2:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Recon:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Recon:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Recon:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Recon:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Recon:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Recon:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'LevelCountClk'. Fanout=1, Signal=Net_79
    Digital Clock 1: Automatic-assigning  clock 'HighF_LevelCountClk'. Fanout=1, Signal=Net_111
    Digital Clock 2: Automatic-assigning  clock 'shift2'. Fanout=1, Signal=Net_134
    Digital Clock 3: Automatic-assigning  clock 'DelayClk'. Fanout=1, Signal=Net_12
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \ShiftReg:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: DelayClk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: DelayClk, EnableOut: Constant 1
    UDB Clk/Enable \HighF_ShiftReg2:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: shift2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: shift2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Recon:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: \HighF_BPF_Comp:ctComp\:comparatorcell.out was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_185__SYNC:synccell.out
</CYPRESSTAG>
Info: plm.M0038: The pin named CompOut(0) at location P3[7] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named LPFOut(0) at location P3[6] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ShiftOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ShiftOut(0)__PA ,
            pin_input => Net_21 ,
            pad => ShiftOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CompOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CompOut(0)__PA ,
            pin_input => Net_9 ,
            pad => CompOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BPFIn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BPFIn(0)__PA ,
            analog_term => Net_28 ,
            pad => BPFIn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = XOR_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => XOR_Out(0)__PA ,
            pin_input => Net_29 ,
            pad => XOR_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LPFIn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LPFIn(0)__PA ,
            analog_term => Net_43 ,
            pad => LPFIn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RefOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RefOut(0)__PA ,
            analog_term => Net_41 ,
            pad => RefOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LPFOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LPFOut(0)__PA ,
            analog_term => Net_49 ,
            pad => LPFOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DemodOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DemodOut(0)__PA ,
            pin_input => Net_56 ,
            pad => DemodOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CountOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CountOut(0)__PA ,
            pad => CountOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ReconOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ReconOut(0)__PA ,
            pin_input => Net_185 ,
            pad => ReconOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighF_ShiftOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_ShiftOut(0)__PA ,
            pin_input => Net_95 ,
            pad => HighF_ShiftOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighF_PWMOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_PWMOut(0)__PA ,
            pin_input => Net_122 ,
            pad => HighF_PWMOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighF_BPFIn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_BPFIn(0)__PA ,
            analog_term => Net_87 ,
            pad => HighF_BPFIn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighF_XOR_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_XOR_Out(0)__PA ,
            pin_input => Net_98 ,
            pad => HighF_XOR_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighF_RefOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_RefOut(0)__PA ,
            analog_term => Net_99 ,
            pad => HighF_RefOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighF_LPFIn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_LPFIn(0)__PA ,
            analog_term => Net_101 ,
            pad => HighF_LPFIn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighF_LPFOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_LPFOut(0)__PA ,
            analog_term => Net_103 ,
            pad => HighF_LPFOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighF_DemodOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_DemodOut(0)__PA ,
            pin_input => Net_105 ,
            pad => HighF_DemodOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighF_CountOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_CountOut(0)__PA ,
            pad => HighF_CountOut(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_29, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_9 * Net_21
            + Net_9 * !Net_21
        );
        Output = Net_29 (fanout=1)

    MacroCell: Name=Net_98, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_95 * Net_122
            + Net_95 * !Net_122
        );
        Output = Net_98 (fanout=1)

    MacroCell: Name=\PWM_Recon:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Recon:PWMUDB:runmode_enable\ * \PWM_Recon:PWMUDB:tc_i\
        );
        Output = \PWM_Recon:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=2)

    MacroCell: Name=\PWM_Recon:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_Recon:PWMUDB:control_7\
        );
        Output = \PWM_Recon:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Recon:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_Recon:PWMUDB:cmp1_less\
        );
        Output = \PWM_Recon:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Recon:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\PWM_Recon:PWMUDB:prevCompare1\ * \PWM_Recon:PWMUDB:cmp1_less\
        );
        Output = \PWM_Recon:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_122, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_Recon:PWMUDB:runmode_enable\ * 
              \PWM_Recon:PWMUDB:cmp1_less\
        );
        Output = Net_122 (fanout=6)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\ShiftReg:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_12 ,
            cs_addr_2 => \ShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_9 ,
            so_comb => Net_21 ,
            chain_out => \ShiftReg:bSR:sC24:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftReg:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_12 ,
            cs_addr_2 => \ShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_9 ,
            chain_in => \ShiftReg:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \ShiftReg:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \ShiftReg:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\ShiftReg:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_12 ,
            cs_addr_2 => \ShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_9 ,
            f0_bus_stat_comb => \ShiftReg:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg:bSR:status_5\ ,
            chain_in => \ShiftReg:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_134 ,
            cs_addr_2 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ ,
            route_si => Net_122 ,
            so_comb => Net_95 ,
            chain_out => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_134 ,
            cs_addr_2 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ ,
            route_si => Net_122 ,
            chain_in => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_134 ,
            cs_addr_2 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ ,
            route_si => Net_122 ,
            chain_in => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => Net_134 ,
            cs_addr_2 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ ,
            route_si => Net_122 ,
            f0_bus_stat_comb => \HighF_ShiftReg2:bSR:status_4\ ,
            f0_blk_stat_comb => \HighF_ShiftReg2:bSR:status_3\ ,
            f1_bus_stat_comb => \HighF_ShiftReg2:bSR:status_6\ ,
            f1_blk_stat_comb => \HighF_ShiftReg2:bSR:status_5\ ,
            chain_in => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\PWM_Recon:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_Recon:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Recon:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Recon:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_185__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Next in chain : \PWM_Recon:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Recon:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_Recon:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Recon:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Recon:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Recon:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Recon:PWMUDB:status_3\ ,
            chain_in => \PWM_Recon:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_185__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Previous in chain : \PWM_Recon:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\ShiftReg:bSR:StsReg\
        PORT MAP (
            clock => Net_12 ,
            status_6 => \ShiftReg:bSR:status_6\ ,
            status_5 => \ShiftReg:bSR:status_5\ ,
            status_4 => \ShiftReg:bSR:status_4\ ,
            status_3 => \ShiftReg:bSR:status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\HighF_ShiftReg2:bSR:StsReg\
        PORT MAP (
            clock => Net_134 ,
            status_6 => \HighF_ShiftReg2:bSR:status_6\ ,
            status_5 => \HighF_ShiftReg2:bSR:status_5\ ,
            status_4 => \HighF_ShiftReg2:bSR:status_4\ ,
            status_3 => \HighF_ShiftReg2:bSR:status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Recon:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \PWM_Recon:PWMUDB:status_3\ ,
            status_2 => \PWM_Recon:PWMUDB:status_2\ ,
            status_0 => \PWM_Recon:PWMUDB:status_0\ ,
            clk_en => Net_185__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_185__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Net_185__SYNC
        PORT MAP (
            in => Net_185 ,
            out => Net_185__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ShiftReg:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_12 ,
            control_7 => \ShiftReg:bSR:control_7\ ,
            control_6 => \ShiftReg:bSR:control_6\ ,
            control_5 => \ShiftReg:bSR:control_5\ ,
            control_4 => \ShiftReg:bSR:control_4\ ,
            control_3 => \ShiftReg:bSR:control_3\ ,
            control_2 => \ShiftReg:bSR:control_2\ ,
            control_1 => \ShiftReg:bSR:control_1\ ,
            control_0 => \ShiftReg:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_134 ,
            control_7 => \HighF_ShiftReg2:bSR:control_7\ ,
            control_6 => \HighF_ShiftReg2:bSR:control_6\ ,
            control_5 => \HighF_ShiftReg2:bSR:control_5\ ,
            control_4 => \HighF_ShiftReg2:bSR:control_4\ ,
            control_3 => \HighF_ShiftReg2:bSR:control_3\ ,
            control_2 => \HighF_ShiftReg2:bSR:control_2\ ,
            control_1 => \HighF_ShiftReg2:bSR:control_1\ ,
            control_0 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Recon:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \PWM_Recon:PWMUDB:control_7\ ,
            control_6 => \PWM_Recon:PWMUDB:control_6\ ,
            control_5 => \PWM_Recon:PWMUDB:control_5\ ,
            control_4 => \PWM_Recon:PWMUDB:control_4\ ,
            control_3 => \PWM_Recon:PWMUDB:control_3\ ,
            control_2 => \PWM_Recon:PWMUDB:control_2\ ,
            control_1 => \PWM_Recon:PWMUDB:control_1\ ,
            control_0 => \PWM_Recon:PWMUDB:control_0\ ,
            clk_en => Net_185__SYNC_OUT );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_185__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =LeveCountISR
        PORT MAP (
            interrupt => Net_85 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =HighF_LeveCountISR
        PORT MAP (
            interrupt => Net_109 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   22 :   26 :   48 : 45.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :    8 :  184 :  192 :  4.17 %
  Unique P-terms              :    9 :  375 :  384 :  2.34 %
  Total P-terms               :    9 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    StatusI Registers         :    3 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    3 :      :      :        
Opamp                         :    2 :    2 :    4 : 50.00 %
Comparator                    :    4 :    0 :    4 : 100.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    2 :    2 :    4 : 50.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.222ms
Tech Mapping phase: Elapsed time ==> 0s.319ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : BPFIn(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : CompOut(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : CountOut(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : DemodOut(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : HighF_BPFIn(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : HighF_CountOut(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : HighF_DemodOut(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : HighF_LPFIn(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : HighF_LPFOut(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : HighF_PWMOut(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : HighF_RefOut(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : HighF_ShiftOut(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : HighF_XOR_Out(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : LPFIn(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : LPFOut(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : ReconOut(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : RefOut(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : ShiftOut(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : XOR_Out(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \Ref_OpAmp:ABuf\ (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Dedicated_Output (fixed, OPAMP-GPIO)
Comparator[0]@[FFB(Comparator,0)] : \BPF_Comp:ctComp\
Comparator[2]@[FFB(Comparator,2)] : \HighF_BPF_Comp:ctComp\
Comparator[1]@[FFB(Comparator,1)] : \HighF_OutComp:ctComp\
SC[0]@[FFB(SC,0)] : \HighF_PGA:SC\
OpAmp[2]@[FFB(OpAmp,2)] : \HighF_Ref_OpAmp:ABuf\ (OPAMP-GPIO)
Comparator[3]@[FFB(Comparator,3)] : \OutComp:ctComp\
SC[3]@[FFB(SC,3)] : \PGA:SC\
Vref[1]@[FFB(Vref,1)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 41% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 69% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 100% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : BPFIn(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : CompOut(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : CountOut(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : DemodOut(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : HighF_BPFIn(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : HighF_CountOut(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : HighF_DemodOut(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : HighF_LPFIn(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : HighF_LPFOut(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : HighF_PWMOut(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : HighF_RefOut(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : HighF_ShiftOut(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : HighF_XOR_Out(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : LPFIn(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : LPFOut(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : ReconOut(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : RefOut(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : ShiftOut(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : XOR_Out(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \Ref_OpAmp:ABuf\ (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Dedicated_Output (fixed, OPAMP-GPIO)
Comparator[1]@[FFB(Comparator,1)] : \BPF_Comp:ctComp\
Comparator[3]@[FFB(Comparator,3)] : \HighF_BPF_Comp:ctComp\
Comparator[0]@[FFB(Comparator,0)] : \HighF_OutComp:ctComp\
SC[1]@[FFB(SC,1)] : \HighF_PGA:SC\
OpAmp[2]@[FFB(OpAmp,2)] : \HighF_Ref_OpAmp:ABuf\ (OPAMP-GPIO)
Comparator[2]@[FFB(Comparator,2)] : \OutComp:ctComp\
SC[2]@[FFB(SC,2)] : \PGA:SC\
Vref[1]@[FFB(Vref,1)] : vRef_1

Analog Placement phase: Elapsed time ==> 2s.144ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_28" overuses wire "AGR[4]"
Net "Net_101" overuses wire "AGR[4]"
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_28 {
    comp_1_vplus
    agr1_x_comp_1_vplus
    agr1
    agr1_x_vidac_1_iout
    vidac_1_iout
    p3_0_x_vidac_1_iout
    p3_0
  }
  Net: Net_87 {
    comp_3_vplus
    agr2_x_comp_3_vplus
    agr2
    agr2_x_p1_6
    p1_6
  }
  Net: Net_101 {
    sc_1_vin
    agr4_x_sc_1_vin
    agr4
    agr4_x_p3_4
    p3_4
  }
  Net: Net_103 {
    sc_1_vout
    agr5_x_sc_1_vout
    agr5
    agl5_x_agr5
    agl5
    agl5_x_comp_0_vplus
    comp_0_vplus
    agr7_x_sc_1_vout
    agr7
    agr7_x_p3_3
    p3_3
  }
  Net: Net_99 {
    p0_0
    amuxbusl_x_p0_0
    amuxbusl
    amuxbusl_x_p0_5
    p0_5
    opamp_2_vminus_x_p0_0
    opamp_2_vminus
  }
  Net: Net_43 {
    sc_2_vin
    agl4_x_sc_2_vin
    agl4
    agl4_x_p0_4
    p0_4
  }
  Net: Net_49 {
    sc_2_vout
    agl6_x_sc_2_vout
    agl6
    agl6_x_comp_2_vplus
    comp_2_vplus
    agl6_x_agr6
    agr6
    agr6_x_p3_6
    p3_6
  }
  Net: Net_41 {
    p0_1
    opamp_0_vminus_x_p0_1
    opamp_0_vminus
  }
  Net: Net_27 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    abusl0_x_comp_vref_vdda
    abusl0
    abusl0_x_opamp_0_vplus
    opamp_0_vplus
    abusl0_x_opamp_2_vplus
    opamp_2_vplus
    comp_vref_vdda_x_comp_vref_vdda_0256
    comp_vref_vdda_0256
    comp_1_vminus_x_comp_vref_vdda_0256
    comp_1_vminus
    comp_0_vminus_x_comp_vref_vdda_0256
    comp_0_vminus
    comp_2_vminus_x_comp_vref_vdda_0256
    comp_2_vminus
    comp_3_vminus_x_comp_vref_vdda_0256
    comp_3_vminus
  }
  Net: \HighF_PGA:Net_17\ {
  }
  Net: \PGA:Net_17\ {
  }
}
Map of item to net {
  comp_1_vplus                                     -> Net_28
  agr1_x_comp_1_vplus                              -> Net_28
  agr1                                             -> Net_28
  agr1_x_vidac_1_iout                              -> Net_28
  vidac_1_iout                                     -> Net_28
  p3_0_x_vidac_1_iout                              -> Net_28
  p3_0                                             -> Net_28
  comp_3_vplus                                     -> Net_87
  agr2_x_comp_3_vplus                              -> Net_87
  agr2                                             -> Net_87
  agr2_x_p1_6                                      -> Net_87
  p1_6                                             -> Net_87
  sc_1_vin                                         -> Net_101
  agr4_x_sc_1_vin                                  -> Net_101
  agr4                                             -> Net_101
  agr4_x_p3_4                                      -> Net_101
  p3_4                                             -> Net_101
  sc_1_vout                                        -> Net_103
  agr5_x_sc_1_vout                                 -> Net_103
  agr5                                             -> Net_103
  agl5_x_agr5                                      -> Net_103
  agl5                                             -> Net_103
  agl5_x_comp_0_vplus                              -> Net_103
  comp_0_vplus                                     -> Net_103
  agr7_x_sc_1_vout                                 -> Net_103
  agr7                                             -> Net_103
  agr7_x_p3_3                                      -> Net_103
  p3_3                                             -> Net_103
  p0_0                                             -> Net_99
  amuxbusl_x_p0_0                                  -> Net_99
  amuxbusl                                         -> Net_99
  amuxbusl_x_p0_5                                  -> Net_99
  p0_5                                             -> Net_99
  opamp_2_vminus_x_p0_0                            -> Net_99
  opamp_2_vminus                                   -> Net_99
  sc_2_vin                                         -> Net_43
  agl4_x_sc_2_vin                                  -> Net_43
  agl4                                             -> Net_43
  agl4_x_p0_4                                      -> Net_43
  p0_4                                             -> Net_43
  sc_2_vout                                        -> Net_49
  agl6_x_sc_2_vout                                 -> Net_49
  agl6                                             -> Net_49
  agl6_x_comp_2_vplus                              -> Net_49
  comp_2_vplus                                     -> Net_49
  agl6_x_agr6                                      -> Net_49
  agr6                                             -> Net_49
  agr6_x_p3_6                                      -> Net_49
  p3_6                                             -> Net_49
  p0_1                                             -> Net_41
  opamp_0_vminus_x_p0_1                            -> Net_41
  opamp_0_vminus                                   -> Net_41
  common_Vdda/2                                    -> Net_27
  common_Vdda/2_x_comp_vref_vdda                   -> Net_27
  comp_vref_vdda                                   -> Net_27
  abusl0_x_comp_vref_vdda                          -> Net_27
  abusl0                                           -> Net_27
  abusl0_x_opamp_0_vplus                           -> Net_27
  opamp_0_vplus                                    -> Net_27
  abusl0_x_opamp_2_vplus                           -> Net_27
  opamp_2_vplus                                    -> Net_27
  comp_vref_vdda_x_comp_vref_vdda_0256             -> Net_27
  comp_vref_vdda_0256                              -> Net_27
  comp_1_vminus_x_comp_vref_vdda_0256              -> Net_27
  comp_1_vminus                                    -> Net_27
  comp_0_vminus_x_comp_vref_vdda_0256              -> Net_27
  comp_0_vminus                                    -> Net_27
  comp_2_vminus_x_comp_vref_vdda_0256              -> Net_27
  comp_2_vminus                                    -> Net_27
  comp_3_vminus_x_comp_vref_vdda_0256              -> Net_27
  comp_3_vminus                                    -> Net_27
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.269ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :   42 :   48 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.00
                   Pterms :            1.50
               Macrocells :            1.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.069ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         11 :       1.00 :       0.73
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
datapathcell: Name =\ShiftReg:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_12 ,
        cs_addr_2 => \ShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_9 ,
        f0_bus_stat_comb => \ShiftReg:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg:bSR:status_5\ ,
        chain_in => \ShiftReg:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\ShiftReg:bSR:StsReg\
    PORT MAP (
        clock => Net_12 ,
        status_6 => \ShiftReg:bSR:status_6\ ,
        status_5 => \ShiftReg:bSR:status_5\ ,
        status_4 => \ShiftReg:bSR:status_4\ ,
        status_3 => \ShiftReg:bSR:status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(1,2)] contents:
datapathcell: Name =\ShiftReg:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_12 ,
        cs_addr_2 => \ShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_9 ,
        chain_in => \ShiftReg:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \ShiftReg:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \ShiftReg:bSR:sC24:BShiftRegDp:u2\

controlcell: Name =\ShiftReg:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_12 ,
        control_7 => \ShiftReg:bSR:control_7\ ,
        control_6 => \ShiftReg:bSR:control_6\ ,
        control_5 => \ShiftReg:bSR:control_5\ ,
        control_4 => \ShiftReg:bSR:control_4\ ,
        control_3 => \ShiftReg:bSR:control_3\ ,
        control_2 => \ShiftReg:bSR:control_2\ ,
        control_1 => \ShiftReg:bSR:control_1\ ,
        control_0 => \ShiftReg:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_134 ,
        cs_addr_2 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ ,
        route_si => Net_122 ,
        so_comb => Net_95 ,
        chain_out => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\

UDB [UDB=(2,1)] contents:
datapathcell: Name =\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => Net_134 ,
        cs_addr_2 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ ,
        route_si => Net_122 ,
        f0_bus_stat_comb => \HighF_ShiftReg2:bSR:status_4\ ,
        f0_blk_stat_comb => \HighF_ShiftReg2:bSR:status_3\ ,
        f1_bus_stat_comb => \HighF_ShiftReg2:bSR:status_6\ ,
        f1_blk_stat_comb => \HighF_ShiftReg2:bSR:status_5\ ,
        chain_in => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\HighF_ShiftReg2:bSR:StsReg\
    PORT MAP (
        clock => Net_134 ,
        status_6 => \HighF_ShiftReg2:bSR:status_6\ ,
        status_5 => \HighF_ShiftReg2:bSR:status_5\ ,
        status_4 => \HighF_ShiftReg2:bSR:status_4\ ,
        status_3 => \HighF_ShiftReg2:bSR:status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_29, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_9 * Net_21
            + Net_9 * !Net_21
        );
        Output = Net_29 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_12 ,
        cs_addr_2 => \ShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_9 ,
        so_comb => Net_21 ,
        chain_out => \ShiftReg:bSR:sC24:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftReg:bSR:sC24:BShiftRegDp:u1\

synccell: Name =Net_185__SYNC
    PORT MAP (
        in => Net_185 ,
        out => Net_185__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
datapathcell: Name =\PWM_Recon:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_Recon:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Recon:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Recon:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_185__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_185__SYNC_OUT)
    Next in chain : \PWM_Recon:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_98, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_95 * Net_122
            + Net_95 * !Net_122
        );
        Output = Net_98 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_134 ,
        cs_addr_2 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ ,
        route_si => Net_122 ,
        chain_in => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\

controlcell: Name =\HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_134 ,
        control_7 => \HighF_ShiftReg2:bSR:control_7\ ,
        control_6 => \HighF_ShiftReg2:bSR:control_6\ ,
        control_5 => \HighF_ShiftReg2:bSR:control_5\ ,
        control_4 => \HighF_ShiftReg2:bSR:control_4\ ,
        control_3 => \HighF_ShiftReg2:bSR:control_3\ ,
        control_2 => \HighF_ShiftReg2:bSR:control_2\ ,
        control_1 => \HighF_ShiftReg2:bSR:control_1\ ,
        control_0 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
datapathcell: Name =\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_134 ,
        cs_addr_2 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ ,
        route_si => Net_122 ,
        chain_in => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_Recon:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_Recon:PWMUDB:control_7\
        );
        Output = \PWM_Recon:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_122, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_Recon:PWMUDB:runmode_enable\ * 
              \PWM_Recon:PWMUDB:cmp1_less\
        );
        Output = Net_122 (fanout=6)
        Properties               : 
        {
        }
}

controlcell: Name =\PWM_Recon:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \PWM_Recon:PWMUDB:control_7\ ,
        control_6 => \PWM_Recon:PWMUDB:control_6\ ,
        control_5 => \PWM_Recon:PWMUDB:control_5\ ,
        control_4 => \PWM_Recon:PWMUDB:control_4\ ,
        control_3 => \PWM_Recon:PWMUDB:control_3\ ,
        control_2 => \PWM_Recon:PWMUDB:control_2\ ,
        control_1 => \PWM_Recon:PWMUDB:control_1\ ,
        control_0 => \PWM_Recon:PWMUDB:control_0\ ,
        clk_en => Net_185__SYNC_OUT );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_185__SYNC_OUT)

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Recon:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_Recon:PWMUDB:cmp1_less\
        );
        Output = \PWM_Recon:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Recon:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\PWM_Recon:PWMUDB:prevCompare1\ * \PWM_Recon:PWMUDB:cmp1_less\
        );
        Output = \PWM_Recon:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Recon:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Recon:PWMUDB:runmode_enable\ * \PWM_Recon:PWMUDB:tc_i\
        );
        Output = \PWM_Recon:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Recon:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_Recon:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Recon:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Recon:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Recon:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Recon:PWMUDB:status_3\ ,
        chain_in => \PWM_Recon:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_185__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_185__SYNC_OUT)
    Previous in chain : \PWM_Recon:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Recon:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \PWM_Recon:PWMUDB:status_3\ ,
        status_2 => \PWM_Recon:PWMUDB:status_2\ ,
        status_0 => \PWM_Recon:PWMUDB:status_0\ ,
        clk_en => Net_185__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_185__SYNC_OUT)

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =HighF_LeveCountISR
        PORT MAP (
            interrupt => Net_109 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =LeveCountISR
        PORT MAP (
            interrupt => Net_85 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Dedicated_Output
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output__PA ,
        analog_term => Net_99 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RefOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RefOut(0)__PA ,
        analog_term => Net_41 ,
        pad => RefOut(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = HighF_XOR_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_XOR_Out(0)__PA ,
        pin_input => Net_98 ,
        pad => HighF_XOR_Out(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = HighF_ShiftOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_ShiftOut(0)__PA ,
        pin_input => Net_95 ,
        pad => HighF_ShiftOut(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LPFIn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LPFIn(0)__PA ,
        analog_term => Net_43 ,
        pad => LPFIn(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = HighF_RefOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_RefOut(0)__PA ,
        analog_term => Net_99 ,
        pad => HighF_RefOut(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ReconOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ReconOut(0)__PA ,
        pin_input => Net_185 ,
        pad => ReconOut(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = XOR_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => XOR_Out(0)__PA ,
        pin_input => Net_29 ,
        pad => XOR_Out(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = HighF_BPFIn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_BPFIn(0)__PA ,
        analog_term => Net_87 ,
        pad => HighF_BPFIn(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = HighF_DemodOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_DemodOut(0)__PA ,
        pin_input => Net_105 ,
        pad => HighF_DemodOut(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = HighF_CountOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_CountOut(0)__PA ,
        pad => HighF_CountOut(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = HighF_PWMOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_PWMOut(0)__PA ,
        pin_input => Net_122 ,
        pad => HighF_PWMOut(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = BPFIn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BPFIn(0)__PA ,
        analog_term => Net_28 ,
        pad => BPFIn(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DemodOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DemodOut(0)__PA ,
        pin_input => Net_56 ,
        pad => DemodOut(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CountOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CountOut(0)__PA ,
        pad => CountOut(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = HighF_LPFOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_LPFOut(0)__PA ,
        analog_term => Net_103 ,
        pad => HighF_LPFOut(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = HighF_LPFIn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_LPFIn(0)__PA ,
        analog_term => Net_101 ,
        pad => HighF_LPFIn(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ShiftOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ShiftOut(0)__PA ,
        pin_input => Net_21 ,
        pad => ShiftOut(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LPFOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LPFOut(0)__PA ,
        analog_term => Net_49 ,
        pad => LPFOut(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CompOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CompOut(0)__PA ,
        pin_input => Net_9 ,
        pad => CompOut(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_79 ,
            dclk_0 => Net_79_local ,
            dclk_glb_1 => Net_111 ,
            dclk_1 => Net_111_local ,
            dclk_glb_2 => Net_134 ,
            dclk_2 => Net_134_local ,
            dclk_glb_3 => Net_12 ,
            dclk_3 => Net_12_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\HighF_OutComp:ctComp\
        PORT MAP (
            vplus => Net_103 ,
            vminus => Net_27 ,
            out => Net_105 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,1): 
    comparatorcell: Name =\BPF_Comp:ctComp\
        PORT MAP (
            vplus => Net_28 ,
            vminus => Net_27 ,
            out => Net_9 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =\OutComp:ctComp\
        PORT MAP (
            vplus => Net_49 ,
            vminus => Net_27 ,
            out => Net_56 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,3): 
    comparatorcell: Name =\HighF_BPF_Comp:ctComp\
        PORT MAP (
            vplus => Net_87 ,
            vminus => Net_27 ,
            out => Net_185 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,1): 
    sccell: Name =\HighF_PGA:SC\
        PORT MAP (
            vref => \HighF_PGA:Net_17\ ,
            vin => Net_101 ,
            modout => \HighF_PGA:Net_41\ ,
            vout => Net_103 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,2): 
    sccell: Name =\PGA:SC\
        PORT MAP (
            vref => \PGA:Net_17\ ,
            vin => Net_43 ,
            modout => \PGA:Net_41\ ,
            vout => Net_49 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\HighF_LevelCount:CounterHW\
        PORT MAP (
            clock => Net_111 ,
            enable => __ZERO__ ,
            tc => Net_109 ,
            cmp => \HighF_LevelCount:Net_47\ ,
            irq => \HighF_LevelCount:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\LevelCount:CounterHW\
        PORT MAP (
            clock => Net_79 ,
            enable => __ZERO__ ,
            tc => Net_85 ,
            cmp => \LevelCount:Net_47\ ,
            irq => \LevelCount:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: 
    Opamp Block @ F(OpAmp,0): 
    abufcell: Name =\Ref_OpAmp:ABuf\
        PORT MAP (
            vplus => Net_27 ,
            vminus => Net_41 ,
            vout => Net_41 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,2): 
    abufcell: Name =\HighF_Ref_OpAmp:ABuf\
        PORT MAP (
            vplus => Net_27 ,
            vminus => Net_99 ,
            vout => Net_99 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_27 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+----------------
   0 |   0 |       |      NONE |      HI_Z_ANALOG |  Dedicated_Output | Analog(Net_99)
     |   1 |     * |      NONE |      HI_Z_ANALOG |         RefOut(0) | Analog(Net_41)
     |   2 |     * |      NONE |         CMOS_OUT |  HighF_XOR_Out(0) | In(Net_98)
     |   3 |     * |      NONE |         CMOS_OUT | HighF_ShiftOut(0) | In(Net_95)
     |   4 |     * |      NONE |      HI_Z_ANALOG |          LPFIn(0) | Analog(Net_43)
     |   5 |     * |      NONE |      HI_Z_ANALOG |   HighF_RefOut(0) | Analog(Net_99)
     |   6 |     * |      NONE |         CMOS_OUT |       ReconOut(0) | In(Net_185)
     |   7 |     * |      NONE |         CMOS_OUT |        XOR_Out(0) | In(Net_29)
-----+-----+-------+-----------+------------------+-------------------+----------------
   1 |   6 |     * |      NONE |      HI_Z_ANALOG |    HighF_BPFIn(0) | Analog(Net_87)
     |   7 |     * |      NONE |         CMOS_OUT | HighF_DemodOut(0) | In(Net_105)
-----+-----+-------+-----------+------------------+-------------------+----------------
   2 |   6 |     * |      NONE |         CMOS_OUT | HighF_CountOut(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |   HighF_PWMOut(0) | In(Net_122)
-----+-----+-------+-----------+------------------+-------------------+----------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |          BPFIn(0) | Analog(Net_28)
     |   1 |     * |      NONE |         CMOS_OUT |       DemodOut(0) | In(Net_56)
     |   2 |     * |      NONE |         CMOS_OUT |       CountOut(0) | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |   HighF_LPFOut(0) | Analog(Net_103)
     |   4 |     * |      NONE |      HI_Z_ANALOG |    HighF_LPFIn(0) | Analog(Net_101)
     |   5 |     * |      NONE |         CMOS_OUT |       ShiftOut(0) | In(Net_21)
     |   6 |     * |      NONE |      HI_Z_ANALOG |         LPFOut(0) | Analog(Net_49)
     |   7 |     * |      NONE |         CMOS_OUT |        CompOut(0) | In(Net_9)
---------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.038ms
Digital Placement phase: Elapsed time ==> 1s.367ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "FSKRx2_r.vh2" --pcf-path "FSKRx2.pco" --des-name "FSKRx2" --dsf-path "FSKRx2.dsf" --sdc-path "FSKRx2.sdc" --lib-path "FSKRx2_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.735ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.264ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.044ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in FSKRx2_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.433ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.969ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.969ms
API generation phase: Elapsed time ==> 2s.084ms
Dependency generation phase: Elapsed time ==> 0s.032ms
Cleanup phase: Elapsed time ==> 0s.001ms
