#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 14:03:16 2025
# Process ID: 37177
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out20
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out20/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out20/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2408.641 ; gain = 115.992 ; free physical = 173896 ; free virtual = 383337
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 37190
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2858.027 ; gain = 425.480 ; free physical = 172938 ; free virtual = 382466
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 4724.559 ; gain = 2292.012 ; free physical = 171648 ; free virtual = 380439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 4724.559 ; gain = 2292.012 ; free physical = 171776 ; free virtual = 380337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 4744.484 ; gain = 2311.938 ; free physical = 171775 ; free virtual = 380336
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:36 ; elapsed = 00:01:31 . Memory (MB): peak = 4897.320 ; gain = 2464.773 ; free physical = 169774 ; free virtual = 367593
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 40    
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               12 Bit    Registers := 636   
	               10 Bit    Registers := 3716  
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 65    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 5521  
	   2 Input   10 Bit        Muxes := 5505  
	   2 Input    9 Bit        Muxes := 3076  
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 21    
	   2 Input    1 Bit        Muxes := 1040  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i501_i501_i_i_i_1_reg_157715_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i501_i501_i_i_i_1_reg_157715_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i501_i501_i_i_i_1_reg_157715_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i501_i501_i_i_i_1_reg_157715_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i501_i501_i_i_i_1_reg_157715_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i501_i501_i_i_i_1_reg_157715_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i501_i501_i_i_i_1_reg_157715_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i979_i_i3533_i_i_reg_158600_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i501_i501_i_i_i_1_reg_157715_reg[6]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i979_i_i3533_i_i_reg_158600_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i501_i501_i_i_i_1_reg_157715_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i501_i501_i_i_i_1_reg_157715_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i501_i501_i_i_i_1_reg_157715_reg[10]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i979_i_i3533_i_i_reg_158600_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i379_i379_i_i_i_reg_157760_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i979_i_i3533_i_i_reg_158600_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i_i_i_reg_157750_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i979_i_i3533_i_i_reg_158600_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i_i_i_reg_157740_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i979_i_i3533_i_i_reg_158600_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i455_i_i_i_reg_157730_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i979_i_i3533_i_i_reg_158600_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i501_i501_i_i_i_reg_157710_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i979_i_i3533_i_i_reg_158600_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_160085_reg[2]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_160095_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_160095_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i345_i_i_1_reg_160065_reg[2]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160025_reg[2]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_160035_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_160035_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_160075_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_160075_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_160085_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_160095_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i345_i_i_1_reg_160065_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i345_i_i_1_reg_160065_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160025_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160025_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_160035_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_160035_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_160075_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_160075_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_160085_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_160095_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i345_i_i_1_reg_160065_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i345_i_i_1_reg_160065_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160025_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_160035_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_160075_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_160075_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_160085_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_160095_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i345_i_i_1_reg_160065_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i345_i_i_1_reg_160065_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160025_reg[5]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160025_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_160035_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_160035_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_160075_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_160075_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_160085_reg[6]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_160085_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_160095_reg[6]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_160095_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i345_i_i_1_reg_160065_reg[6]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160025_reg[6]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_160035_reg[6]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_160075_reg[6]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_160085_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_160085_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_160095_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_160095_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i345_i_i_1_reg_160065_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i345_i_i_1_reg_160065_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160025_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160025_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_160035_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_160035_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_160075_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_160075_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_160085_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_160085_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_160095_reg[8]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_160095_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i345_i_i_1_reg_160065_reg[8]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i345_i_i_1_reg_160065_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160025_reg[8]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160025_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_160035_reg[8]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_160035_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_160075_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_160075_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_160085_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_160085_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_160095_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_160095_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i345_i_i_1_reg_160065_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i345_i_i_1_reg_160065_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160025_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160025_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_160035_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_160035_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_160075_reg[9]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_160075_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_160085_reg[11]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_reg_160090_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_160095_reg[11]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i345_i_i_1_reg_160065_reg[11]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160025_reg[11]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_1_reg_160035_reg[11]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_1_reg_160075_reg[11]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i347_i_i_reg_160070_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_reg_160030_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_reg_160020_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i345_i_i_reg_160060_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_reg_160080_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i1167_i1167_i_i_i_reg_157410_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i979_i_i3533_i_i_reg_158600_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_59828_reg[9]' (FDE) to 'reg_59878_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i_i_i_i_i_reg_155840_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i979_i_i3533_i_i_reg_158600_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i927_i927_i927_i_i_reg_159760_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159585_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i_i2693_i_i_reg_158960_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i979_i_i3533_i_i_reg_158600_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158660_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i979_i_i3533_i_i_reg_158600_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i853_i_i3407_i_i_reg_158650_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i979_i_i3533_i_i_reg_158600_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i979_i_i3533_i_i_reg_158600_reg[9]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_reg_157070_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_1_reg_157075_reg[5]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_1_reg_157075_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i_i_i_1_reg_157085_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i_i_i_1_reg_157085_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i_i_i_1_reg_157095_reg[6]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i_i_i_1_reg_157095_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_1_reg_157075_reg[6]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_1_reg_157075_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i_i_i_1_reg_157085_reg[6]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i_i_i_1_reg_157085_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i_i_i_1_reg_157095_reg[7]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_reg_157070_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_1_reg_157075_reg[7]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_reg_157070_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i_i_i_1_reg_157085_reg[7]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_reg_157070_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i_i_i_1_reg_157095_reg[8]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_reg_157070_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_1_reg_157075_reg[8]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_reg_157070_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i_i_i_1_reg_157085_reg[8]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_reg_157070_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i_i_i_1_reg_157095_reg[10]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_reg_157070_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_1_reg_157075_reg[10]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_reg_157070_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i_i_i_1_reg_157085_reg[10]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_reg_157070_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i_i_i_reg_156970_reg[9]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_reg_157070_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_59576_reg[9]' (FDE) to 'reg_59648_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i_i_i_reg_156960_reg[9]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_reg_157070_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i706_i_i_reg_161040_reg[9]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i_i_i_reg_160750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i2253_i_i_i_reg_156950_reg[9]' (FDE) to 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_reg_157070_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_59648_reg[9]' (FDE) to 'reg_59120_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_reg_159580_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59120_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i625_i625_i_i_i_reg_160280_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59878_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i261_i_i_i_i_i_i_reg_155900_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i_i934_i_i_reg_161000_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i_i929_i929_i929_i_i_reg_159770_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i_i_i2327_i_i_i_reg_156920_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59216_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i219_i219_i_i2773_i_i_reg_158920_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59868_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i_i_i_i_i_reg_160580_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59624_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i_i_i_i_i4843_i_i_reg_158040_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59768_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59012_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i65_i_reg_161320_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59744_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_30148_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_30144_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_30140_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_30136_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_30132_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_30128_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_30124_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_30120_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_30116_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_30112_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_10_copy_fu_30108_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_11_copy_fu_30104_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_12_copy_fu_30100_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_13_copy_fu_30096_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_14_copy_fu_30092_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_15_copy_fu_30088_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_16_copy_fu_30084_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_17_copy_fu_30080_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_18_copy_fu_30076_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_19_copy_fu_30072_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59348_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i387_i_i388_i_i_reg_161100_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i_i_i1169_i_i3723_i_i_reg_158520_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59888_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i5089_i_i_reg_160310_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156020_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59132_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i739_i739_i739_i_i_reg_159860_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59384_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i71_i_i_i_i_reg_160720_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_156540_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i1249_i_i_i_reg_160740_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i_i499_i_i1773_i_i_i_reg_157160_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59684_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i640_i_i_i_reg_161310_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_reg_159540_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59096_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i_i1899_i1899_i_i_reg_160440_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_156180_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i295_i295_i_i2849_i_i_reg_158900_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59336_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i542_i_i_i_reg_161180_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i_i_i1096_i_i_reg_160980_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59444_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i345_i345_i_i_i_i_reg_156680_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i139_i_i1413_i1413_i_i_reg_159520_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i_i773_i_i3327_i_i_reg_158680_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i105_i_i2659_i_i_reg_158970_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i533_i533_i533_i533_i_i_reg_159960_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_160940_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i_i_i4281_i_i_reg_158270_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i_i499_i499_i499_i499_i_i_reg_159980_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i_i_i1939_i1939_i_i_reg_159280_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i_i614_i_i_reg_161050_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i65_i65_i65_i_i_reg_160200_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:44 ; elapsed = 00:02:51 . Memory (MB): peak = 4909.246 ; gain = 2476.699 ; free physical = 171920 ; free virtual = 365662
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:27 ; elapsed = 00:03:38 . Memory (MB): peak = 4909.246 ; gain = 2476.699 ; free physical = 173179 ; free virtual = 365659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_160925_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp3_i33_i33_i_i_i_i_i2409_i_i_i_1_reg_156895_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp_i_i145_i_i459_i_i460_i_i_1_reg_161085_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp3_i_i_i141_i141_i_i775_i_i3329_i_i_1_reg_158695_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp_i_i_i139_i139_i_i_i2047_i_i_i_1_reg_157045_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4_U0/reg_59270_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp_i_i_i139_i139_i_i_i2047_i_i_i_1_reg_157045_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp3_i_i_i141_i_i_i1089_i1089_i_i_i_1_reg_157465_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_i1015_i1015_i_i_i_1_reg_157495_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp3_i_i67_i67_i67_i_i_i_i4529_i_i_1_reg_158185_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp3_i_i_i_i295_i295_i_i1569_i_i_i_1_reg_157255_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp_i_i145_i145_i_i_i_i_i_1_reg_160605_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_i_i2289_i2289_i_i_1_reg_159145_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4_U0/agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_1_reg_158305_reg[8] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:41 ; elapsed = 00:03:53 . Memory (MB): peak = 4917.250 ; gain = 2484.703 ; free physical = 173473 ; free virtual = 365095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:06 ; elapsed = 00:04:18 . Memory (MB): peak = 4917.250 ; gain = 2484.703 ; free physical = 174234 ; free virtual = 364567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:07 ; elapsed = 00:04:19 . Memory (MB): peak = 4917.250 ; gain = 2484.703 ; free physical = 174255 ; free virtual = 364565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:12 ; elapsed = 00:04:24 . Memory (MB): peak = 4917.250 ; gain = 2484.703 ; free physical = 174350 ; free virtual = 364567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:12 ; elapsed = 00:04:24 . Memory (MB): peak = 4917.250 ; gain = 2484.703 ; free physical = 174384 ; free virtual = 364567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:02 ; elapsed = 00:05:14 . Memory (MB): peak = 4917.250 ; gain = 2484.703 ; free physical = 175544 ; free virtual = 364526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:02 ; elapsed = 00:05:15 . Memory (MB): peak = 4917.250 ; gain = 2484.703 ; free physical = 175571 ; free virtual = 364523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    22|
|3     |LUT2  |  6961|
|4     |LUT3  |  4539|
|5     |LUT4  | 18402|
|6     |LUT5  | 12203|
|7     |LUT6  | 43993|
|8     |MUXF7 |   602|
|9     |FDRE  | 41464|
|10    |FDSE  |    61|
|11    |IBUF  | 30004|
|12    |OBUF  |   223|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 158475|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    180|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S                                                   |     48|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_37                                       |     37|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_0                                                 |     46|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_36                                       |     37|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_1                                                 |     46|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_35                                       |     37|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_2                                                 |     47|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_34                                       |     37|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_3                                                 |     48|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_33                                       |     37|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w10_d2_S_4                                                 |     46|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_32                                       |     37|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w10_d2_S_5                                                 |     46|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_31                                       |     37|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w10_d2_S_6                                                 |     48|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_30                                       |     37|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w10_d2_S_7                                                 |     47|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_29                                       |     37|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w10_d2_S_8                                                 |     46|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_28                                       |     37|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_9                                                 |     48|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_27                                       |     37|
|25    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_10                                                |     46|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_26                                       |     37|
|27    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_11                                                |     49|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_25                                       |     37|
|29    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_12                                                |     46|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_24                                       |     37|
|31    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_13                                                |     47|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_23                                       |     37|
|33    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_14                                                |     47|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_22                                       |     37|
|35    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_15                                                |     48|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_21                                       |     37|
|37    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_16                                                |     46|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_20                                       |     37|
|39    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_17                                                |     47|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_19                                       |     37|
|41    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_18                                                |     46|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |     37|
|43    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4 | 127109|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:02 ; elapsed = 00:05:15 . Memory (MB): peak = 4917.250 ; gain = 2484.703 ; free physical = 175562 ; free virtual = 364518
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:05 ; elapsed = 00:05:18 . Memory (MB): peak = 4917.250 ; gain = 2484.703 ; free physical = 190190 ; free virtual = 379015
Synthesis Optimization Complete : Time (s): cpu = 00:05:05 ; elapsed = 00:05:18 . Memory (MB): peak = 4917.250 ; gain = 2484.703 ; free physical = 190209 ; free virtual = 379012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4917.250 ; gain = 0.000 ; free physical = 189937 ; free virtual = 378936
INFO: [Netlist 29-17] Analyzing 30607 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_20_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4961.352 ; gain = 0.000 ; free physical = 188046 ; free virtual = 377498
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 30004 instances

Synth Design complete | Checksum: 6c7dbb38
INFO: [Common 17-83] Releasing license: Synthesis
219 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:42 ; elapsed = 00:05:56 . Memory (MB): peak = 4961.352 ; gain = 2552.711 ; free physical = 187999 ; free virtual = 377472
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18581.597; main = 4024.923; forked = 14578.185
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23747.992; main = 4961.355; forked = 18834.660
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 5025.383 ; gain = 64.031 ; free physical = 187910 ; free virtual = 377414

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14f9dd8ce

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 5064.961 ; gain = 39.578 ; free physical = 205575 ; free virtual = 395158

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 131e5eddd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 5064.961 ; gain = 0.000 ; free physical = 205157 ; free virtual = 394865
INFO: [Opt 31-389] Phase Retarget created 34 cells and removed 35 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 130bb9a7a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 5064.961 ; gain = 0.000 ; free physical = 205103 ; free virtual = 394855
INFO: [Opt 31-389] Phase Constant propagation created 54 cells and removed 122 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 159068f7b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 5064.961 ; gain = 0.000 ; free physical = 204994 ; free virtual = 394850
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 814958fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 5064.961 ; gain = 0.000 ; free physical = 204785 ; free virtual = 394690
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1e17e370

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 5064.961 ; gain = 0.000 ; free physical = 204869 ; free virtual = 394709
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              34  |              35  |                                              0  |
|  Constant propagation         |              54  |             122  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: c97a0203

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 5064.961 ; gain = 0.000 ; free physical = 204831 ; free virtual = 394674

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c97a0203

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.21 . Memory (MB): peak = 5064.961 ; gain = 0.000 ; free physical = 204412 ; free virtual = 394268

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c97a0203

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5064.961 ; gain = 0.000 ; free physical = 204379 ; free virtual = 394234

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5064.961 ; gain = 0.000 ; free physical = 204266 ; free virtual = 394122
Ending Netlist Obfuscation Task | Checksum: c97a0203

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5064.961 ; gain = 0.000 ; free physical = 204219 ; free virtual = 394075
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 5064.961 ; gain = 103.609 ; free physical = 204218 ; free virtual = 394074
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 14:10:10 2025...
