

================================================================
== Vivado HLS Report for 'xFGradientX3x3_0_0_s'
================================================================
* Date:           Wed May 23 18:09:52 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobel_accel
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.14|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     89|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      27|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      27|     89|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |out_pix_3_fu_137_p2  |     +    |      0|  0|  11|          11|          11|
    |r_V_2_fu_116_p2      |     +    |      0|  0|  15|           9|           9|
    |r_V_fu_102_p2        |     +    |      0|  0|  15|           9|           9|
    |out_pix_4_fu_143_p2  |     -    |      0|  0|  11|          11|          11|
    |out_pix_fu_122_p2    |     -    |      0|  0|  14|          10|          10|
    |icmp_fu_171_p2       |   icmp   |      0|  0|   9|           3|           1|
    |tmp_fu_191_p2        |    or    |      0|  0|   2|           1|           1|
    |ap_return            |  select  |      0|  0|   8|           1|           8|
    |p_cast_fu_183_p3     |  select  |      0|  0|   2|           1|           2|
    |not_tmp_s_fu_177_p2  |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  89|          57|          64|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------+---+----+-----+-----------+
    |       Name      | FF| LUT| Bits| Const Bits|
    +-----------------+---+----+-----+-----------+
    |out_pix_reg_215  |  9|   0|   10|          1|
    |r_V_2_reg_210    |  9|   0|    9|          0|
    |r_V_reg_205      |  9|   0|    9|          0|
    +-----------------+---+----+-----+-----------+
    |Total            | 27|   0|   28|          1|
    +-----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | xFGradientX3x3<0, 0> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | xFGradientX3x3<0, 0> | return value |
|ap_return  | out |    8| ap_ctrl_hs | xFGradientX3x3<0, 0> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | xFGradientX3x3<0, 0> | return value |
|t0_V       |  in |    8|   ap_none  |         t0_V         |    scalar    |
|t2_V       |  in |    8|   ap_none  |         t2_V         |    scalar    |
|m0_V       |  in |    8|   ap_none  |         m0_V         |    scalar    |
|m2_V       |  in |    8|   ap_none  |         m2_V         |    scalar    |
|b0_V       |  in |    8|   ap_none  |         b0_V         |    scalar    |
|b2_V       |  in |    8|   ap_none  |         b2_V         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 1.92ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b2_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b2_V)"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b0_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b0_V)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m2_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %m2_V)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m0_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %m0_V)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t2_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %t2_V)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t0_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %t0_V)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%M00 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %m0_V_read, i1 false)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:68]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%M00_cast = zext i9 %M00 to i10" [C:/xfopencv/include\imgproc/xf_sobel.hpp:68]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%M01 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %m2_V_read, i1 false)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:69]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%M01_cast = zext i9 %M01 to i10" [C:/xfopencv/include\imgproc/xf_sobel.hpp:69]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lhs_V = zext i8 %t2_V_read to i9" [C:/xfopencv/include\imgproc/xf_sobel.hpp:70]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rhs_V = zext i8 %b2_V_read to i9" [C:/xfopencv/include\imgproc/xf_sobel.hpp:70]
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%r_V = add i9 %lhs_V, %rhs_V" [C:/xfopencv/include\imgproc/xf_sobel.hpp:70]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lhs_V_2 = zext i8 %t0_V_read to i9" [C:/xfopencv/include\imgproc/xf_sobel.hpp:71]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i8 %b0_V_read to i9" [C:/xfopencv/include\imgproc/xf_sobel.hpp:71]
ST_1 : Operation 18 [1/1] (1.91ns)   --->   "%r_V_2 = add i9 %lhs_V_2, %rhs_V_2" [C:/xfopencv/include\imgproc/xf_sobel.hpp:71]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%out_pix = sub i10 %M01_cast, %M00_cast" [C:/xfopencv/include\imgproc/xf_sobel.hpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 2> : 6.14ns
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%A00_cast = zext i9 %r_V to i11" [C:/xfopencv/include\imgproc/xf_sobel.hpp:70]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%S00_cast = zext i9 %r_V_2 to i11" [C:/xfopencv/include\imgproc/xf_sobel.hpp:71]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%out_pix_cast = sext i10 %out_pix to i11" [C:/xfopencv/include\imgproc/xf_sobel.hpp:74]
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%out_pix_3 = add i11 %A00_cast, %out_pix_cast" [C:/xfopencv/include\imgproc/xf_sobel.hpp:75]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%out_pix_4 = sub i11 %out_pix_3, %S00_cast" [C:/xfopencv/include\imgproc/xf_sobel.hpp:76]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_1)   --->   "%g_x_V = trunc i11 %out_pix_4 to i8" [C:/xfopencv/include\imgproc/xf_sobel.hpp:78]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %out_pix_4, i32 10)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:81]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_9 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %out_pix_4, i32 8, i32 10)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:85]
ST_2 : Operation 28 [1/1] (1.13ns)   --->   "%icmp = icmp sgt i3 %tmp_9, 0" [C:/xfopencv/include\imgproc/xf_sobel.hpp:85]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_1)   --->   "%not_tmp_s = xor i1 %tmp_8, true" [C:/xfopencv/include\imgproc/xf_sobel.hpp:81]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_1)   --->   "%p_cast = select i1 %not_tmp_s, i8 -1, i8 0" [C:/xfopencv/include\imgproc/xf_sobel.hpp:81]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_1)   --->   "%tmp = or i1 %tmp_8, %icmp" [C:/xfopencv/include\imgproc/xf_sobel.hpp:81]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.24ns) (out node of the LUT)   --->   "%agg_result_V_1 = select i1 %tmp, i8 %p_cast, i8 %g_x_V" [C:/xfopencv/include\imgproc/xf_sobel.hpp:81]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret i8 %agg_result_V_1" [C:/xfopencv/include\imgproc/xf_sobel.hpp:91]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b2_V_read      (read          ) [ 000]
b0_V_read      (read          ) [ 000]
m2_V_read      (read          ) [ 000]
m0_V_read      (read          ) [ 000]
t2_V_read      (read          ) [ 000]
t0_V_read      (read          ) [ 000]
M00            (bitconcatenate) [ 000]
M00_cast       (zext          ) [ 000]
M01            (bitconcatenate) [ 000]
M01_cast       (zext          ) [ 000]
lhs_V          (zext          ) [ 000]
rhs_V          (zext          ) [ 000]
r_V            (add           ) [ 011]
lhs_V_2        (zext          ) [ 000]
rhs_V_2        (zext          ) [ 000]
r_V_2          (add           ) [ 011]
out_pix        (sub           ) [ 011]
A00_cast       (zext          ) [ 000]
S00_cast       (zext          ) [ 000]
out_pix_cast   (sext          ) [ 000]
out_pix_3      (add           ) [ 000]
out_pix_4      (sub           ) [ 000]
g_x_V          (trunc         ) [ 000]
tmp_8          (bitselect     ) [ 000]
tmp_9          (partselect    ) [ 000]
icmp           (icmp          ) [ 000]
not_tmp_s      (xor           ) [ 000]
p_cast         (select        ) [ 000]
tmp            (or            ) [ 000]
agg_result_V_1 (select        ) [ 000]
StgValue_33    (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="t2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t2_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="b2_V_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="8" slack="0"/>
<pin id="36" dir="0" index="1" bw="8" slack="0"/>
<pin id="37" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_V_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="b0_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="0"/>
<pin id="43" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b0_V_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="m2_V_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m2_V_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="m0_V_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m0_V_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="t2_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t2_V_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="t0_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t0_V_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="M00_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="9" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="M00/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="M00_cast_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="9" slack="0"/>
<pin id="80" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="M00_cast/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="M01_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="M01/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="M01_cast_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="0"/>
<pin id="92" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="M01_cast/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="lhs_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="rhs_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="r_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="lhs_V_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="rhs_V_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="r_V_2_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="out_pix_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="9" slack="0"/>
<pin id="124" dir="0" index="1" bw="9" slack="0"/>
<pin id="125" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out_pix/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="A00_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="1"/>
<pin id="130" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="A00_cast/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="S00_cast_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="1"/>
<pin id="133" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="S00_cast/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="out_pix_cast_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="1"/>
<pin id="136" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="out_pix_cast/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="out_pix_3_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="9" slack="0"/>
<pin id="139" dir="0" index="1" bw="10" slack="0"/>
<pin id="140" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_pix_3/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="out_pix_4_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="0"/>
<pin id="145" dir="0" index="1" bw="9" slack="0"/>
<pin id="146" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out_pix_4/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="g_x_V_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="11" slack="0"/>
<pin id="151" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="g_x_V/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_8_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="11" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_9_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="11" slack="0"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="0" index="3" bw="5" slack="0"/>
<pin id="166" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="not_tmp_s_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_s/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="p_cast_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="0"/>
<pin id="186" dir="0" index="2" bw="8" slack="0"/>
<pin id="187" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="agg_result_V_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="8" slack="0"/>
<pin id="201" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_1/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="r_V_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="1"/>
<pin id="207" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="210" class="1005" name="r_V_2_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="9" slack="1"/>
<pin id="212" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="out_pix_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="1"/>
<pin id="217" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_pix "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="12" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="10" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="52" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="81"><net_src comp="70" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="46" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="58" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="34" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="94" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="98" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="64" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="40" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="108" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="112" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="90" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="78" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="141"><net_src comp="128" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="134" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="137" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="131" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="143" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="143" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="143" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="175"><net_src comp="161" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="153" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="153" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="171" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="183" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="149" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="102" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="213"><net_src comp="116" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="218"><net_src comp="122" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t0_V | {}
	Port: t2_V | {}
	Port: m0_V | {}
	Port: m2_V | {}
	Port: b0_V | {}
	Port: b2_V | {}
 - Input state : 
	Port: xFGradientX3x3<0, 0> : t0_V | {1 }
	Port: xFGradientX3x3<0, 0> : t2_V | {1 }
	Port: xFGradientX3x3<0, 0> : m0_V | {1 }
	Port: xFGradientX3x3<0, 0> : m2_V | {1 }
	Port: xFGradientX3x3<0, 0> : b0_V | {1 }
	Port: xFGradientX3x3<0, 0> : b2_V | {1 }
  - Chain level:
	State 1
		M00_cast : 1
		M01_cast : 1
		r_V : 1
		r_V_2 : 1
		out_pix : 2
	State 2
		out_pix_3 : 1
		out_pix_4 : 2
		g_x_V : 3
		tmp_8 : 3
		tmp_9 : 3
		icmp : 4
		not_tmp_s : 4
		p_cast : 4
		tmp : 5
		agg_result_V_1 : 5
		StgValue_33 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |       r_V_fu_102      |    0    |    15   |
|    add   |      r_V_2_fu_116     |    0    |    15   |
|          |    out_pix_3_fu_137   |    0    |    11   |
|----------|-----------------------|---------|---------|
|    sub   |     out_pix_fu_122    |    0    |    15   |
|          |    out_pix_4_fu_143   |    0    |    11   |
|----------|-----------------------|---------|---------|
|  select  |     p_cast_fu_183     |    0    |    8    |
|          | agg_result_V_1_fu_197 |    0    |    8    |
|----------|-----------------------|---------|---------|
|   icmp   |      icmp_fu_171      |    0    |    9    |
|----------|-----------------------|---------|---------|
|    xor   |    not_tmp_s_fu_177   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    or    |       tmp_fu_191      |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |  b2_V_read_read_fu_34 |    0    |    0    |
|          |  b0_V_read_read_fu_40 |    0    |    0    |
|   read   |  m2_V_read_read_fu_46 |    0    |    0    |
|          |  m0_V_read_read_fu_52 |    0    |    0    |
|          |  t2_V_read_read_fu_58 |    0    |    0    |
|          |  t0_V_read_read_fu_64 |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|       M00_fu_70       |    0    |    0    |
|          |       M01_fu_82       |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     M00_cast_fu_78    |    0    |    0    |
|          |     M01_cast_fu_90    |    0    |    0    |
|          |      lhs_V_fu_94      |    0    |    0    |
|   zext   |      rhs_V_fu_98      |    0    |    0    |
|          |     lhs_V_2_fu_108    |    0    |    0    |
|          |     rhs_V_2_fu_112    |    0    |    0    |
|          |    A00_cast_fu_128    |    0    |    0    |
|          |    S00_cast_fu_131    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |  out_pix_cast_fu_134  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |      g_x_V_fu_149     |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|      tmp_8_fu_153     |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|      tmp_9_fu_161     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    96   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|out_pix_reg_215|   10   |
| r_V_2_reg_210 |    9   |
|  r_V_reg_205  |    9   |
+---------------+--------+
|     Total     |   28   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   96   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   28   |    -   |
+-----------+--------+--------+
|   Total   |   28   |   96   |
+-----------+--------+--------+
