

================================================================
== Vivado HLS Report for 'compute_cells'
================================================================
* Date:           Fri May 18 16:31:09 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hog_svm_fpga
* Solution:       hog_svm_fpga
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  9921|  9921|  9921|  9921|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  9920|  9920|       155|          -|          -|    64|    no    |
        | + Loop 1.1  |     9|     9|         1|          -|          -|     9|    no    |
        | + Loop 1.2  |   129|   129|         4|          2|          1|    64|    yes   |
        | + Loop 1.3  |    11|    11|         4|          1|          1|     9|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 2
  Pipeline-0 : II = 2, D = 4, States = { 4 5 6 7 }
  Pipeline-1 : II = 1, D = 4, States = { 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten8)
3 --> 
	3  / (!exitcond4)
	4  / (exitcond4)
4 --> 
	8  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	4  / true
8 --> 
	9  / true
9 --> 
	13  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	9  / true
13 --> 
	2  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bin_vote_V = alloca [9 x i32], align 4" [hog_svm_fpga/xillybus_wrapper.cpp:72]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:66]
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader230" [hog_svm_fpga/xillybus_wrapper.cpp:68]

 <State 2> : 2.86ns
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i7 [ 0, %0 ], [ %indvar_flatten_next7, %3 ]"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i7 [ 0, %0 ], [ %tmp_mid2_v_v_v, %3 ]" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_op_assign = phi i7 [ 0, %0 ], [ %j, %3 ]"
ST_2 : Operation 20 [1/1] (1.48ns)   --->   "%exitcond_flatten8 = icmp eq i7 %indvar_flatten6, -64"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%indvar_flatten_next7 = add i7 %indvar_flatten6, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %4, label %.preheader230.preheader"
ST_2 : Operation 24 [1/1] (1.87ns)   --->   "%i = add i7 %i_op_assign_1, 8" [hog_svm_fpga/xillybus_wrapper.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i_op_assign, i32 6)" [hog_svm_fpga/xillybus_wrapper.cpp:70]
ST_2 : Operation 26 [1/1] (0.99ns)   --->   "%i_op_assign_mid2 = select i1 %tmp_30, i7 0, i7 %i_op_assign" [hog_svm_fpga/xillybus_wrapper.cpp:70]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%tmp_mid2_v_v_v = select i1 %tmp_30, i7 %i, i7 %i_op_assign_1" [hog_svm_fpga/xillybus_wrapper.cpp:99]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_mid2_v = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %tmp_mid2_v_v_v, i32 3, i32 5)" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader227" [hog_svm_fpga/xillybus_wrapper.cpp:75]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [hog_svm_fpga/xillybus_wrapper.cpp:106]

 <State 3> : 2.32ns
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%k = phi i4 [ %k_1, %1 ], [ 0, %.preheader230.preheader ]"
ST_3 : Operation 32 [1/1] (1.30ns)   --->   "%exitcond4 = icmp eq i4 %k, -7" [hog_svm_fpga/xillybus_wrapper.cpp:75]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"
ST_3 : Operation 34 [1/1] (1.73ns)   --->   "%k_1 = add i4 %k, 1" [hog_svm_fpga/xillybus_wrapper.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader226.preheader, label %1" [hog_svm_fpga/xillybus_wrapper.cpp:75]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_23 = zext i4 %k to i64" [hog_svm_fpga/xillybus_wrapper.cpp:77]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%bin_vote_V_addr = getelementptr [9 x i32]* %bin_vote_V, i64 0, i64 %tmp_23" [hog_svm_fpga/xillybus_wrapper.cpp:77]
ST_3 : Operation 38 [1/1] (2.32ns)   --->   "store i32 0, i32* %bin_vote_V_addr, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:77]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader227" [hog_svm_fpga/xillybus_wrapper.cpp:75]
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader226" [hog_svm_fpga/xillybus_wrapper.cpp:84]

 <State 4> : 2.76ns
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ %indvar_flatten_next, %.preheader23 ], [ 0, %.preheader226.preheader ]"
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%t_V = phi i4 [ %tmp_26_mid2_v_v_v, %.preheader23 ], [ 0, %.preheader226.preheader ]" [hog_svm_fpga/xillybus_wrapper.cpp:89]
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%t_V_1 = phi i4 [ %jj_V, %.preheader23 ], [ 0, %.preheader226.preheader ]"
ST_4 : Operation 44 [1/1] (1.48ns)   --->   "%exitcond_flatten = icmp eq i7 %indvar_flatten, -64"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"
ST_4 : Operation 46 [1/1] (1.87ns)   --->   "%indvar_flatten_next = add i7 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader.preheader, label %.preheader23"
ST_4 : Operation 48 [1/1] (1.73ns)   --->   "%ii_V = add i4 %t_V, 1" [hog_svm_fpga/xillybus_wrapper.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.30ns)   --->   "%tmp_2 = icmp eq i4 %t_V_1, -8" [hog_svm_fpga/xillybus_wrapper.cpp:86]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.02ns)   --->   "%t_V_1_mid2 = select i1 %tmp_2, i4 0, i4 %t_V_1" [hog_svm_fpga/xillybus_wrapper.cpp:86]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.02ns)   --->   "%tmp_26_mid2_v_v_v = select i1 %tmp_2, i4 %ii_V, i4 %t_V" [hog_svm_fpga/xillybus_wrapper.cpp:89]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 5> : 6.80ns
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_26_mid2_v_v = zext i4 %tmp_26_mid2_v_v_v to i7" [hog_svm_fpga/xillybus_wrapper.cpp:89]
ST_5 : Operation 53 [1/1] (1.87ns)   --->   "%tmp_26_mid2_v = add i7 %tmp_mid2_v_v_v, %tmp_26_mid2_v_v" [hog_svm_fpga/xillybus_wrapper.cpp:89]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_33 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_26_mid2_v, i6 0)" [hog_svm_fpga/xillybus_wrapper.cpp:89]
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i13 %tmp_33 to i14" [hog_svm_fpga/xillybus_wrapper.cpp:87]
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i4 %t_V_1_mid2 to i7" [hog_svm_fpga/xillybus_wrapper.cpp:89]
ST_5 : Operation 57 [1/1] (1.87ns)   --->   "%r_V = add i7 %i_op_assign_mid2, %rhs_V_cast" [hog_svm_fpga/xillybus_wrapper.cpp:89]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i7 %r_V to i14" [hog_svm_fpga/xillybus_wrapper.cpp:89]
ST_5 : Operation 59 [1/1] (1.67ns)   --->   "%tmp_34 = add i14 %tmp_24_cast, %tmp_38_cast" [hog_svm_fpga/xillybus_wrapper.cpp:89]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_39_cast = zext i14 %tmp_34 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:89]
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%grad_vote_magnitude_2 = getelementptr [4096 x i26]* %grad_vote_magnitude_s, i64 0, i64 %tmp_39_cast" [hog_svm_fpga/xillybus_wrapper.cpp:89]
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%grad_vote_bin_V_addr = getelementptr [4096 x i4]* %grad_vote_bin_V, i64 0, i64 %tmp_39_cast" [hog_svm_fpga/xillybus_wrapper.cpp:89]
ST_5 : Operation 63 [2/2] (3.25ns)   --->   "%grad_vote_magnitude_3 = load i26* %grad_vote_magnitude_2, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:89]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 64 [2/2] (3.25ns)   --->   "%grad_vote_bin_V_load = load i4* %grad_vote_bin_V_addr, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:89]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 65 [1/1] (1.73ns)   --->   "%jj_V = add i4 %t_V_1_mid2, 1" [hog_svm_fpga/xillybus_wrapper.cpp:86]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 5.58ns
ST_6 : Operation 66 [1/2] (3.25ns)   --->   "%grad_vote_magnitude_3 = load i26* %grad_vote_magnitude_2, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:89]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_6 : Operation 67 [1/2] (3.25ns)   --->   "%grad_vote_bin_V_load = load i4* %grad_vote_bin_V_addr, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:89]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_25 = zext i4 %grad_vote_bin_V_load to i64" [hog_svm_fpga/xillybus_wrapper.cpp:90]
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%bin_vote_V_addr_3 = getelementptr [9 x i32]* %bin_vote_V, i64 0, i64 %tmp_25" [hog_svm_fpga/xillybus_wrapper.cpp:90]
ST_6 : Operation 70 [2/2] (2.32ns)   --->   "%p_Val2_8 = load i32* %bin_vote_V_addr_3, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:90]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

 <State 7> : 7.20ns
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [hog_svm_fpga/xillybus_wrapper.cpp:87]
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:88]
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%p_Val2_9 = zext i26 %grad_vote_magnitude_3 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:89]
ST_7 : Operation 74 [1/2] (2.32ns)   --->   "%p_Val2_8 = load i32* %bin_vote_V_addr_3, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:90]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_7 : Operation 75 [1/1] (2.55ns)   --->   "%p_Val2_s = add i32 %p_Val2_9, %p_Val2_8" [hog_svm_fpga/xillybus_wrapper.cpp:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (2.32ns)   --->   "store i32 %p_Val2_s, i32* %bin_vote_V_addr_3, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:90]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_21)" [hog_svm_fpga/xillybus_wrapper.cpp:91]
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader226" [hog_svm_fpga/xillybus_wrapper.cpp:86]

 <State 8> : 1.82ns
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_15 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %i_op_assign_mid2, i32 3, i32 5)" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_mid2_v, i3 %tmp_15)" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_s = zext i6 %tmp to i64" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i6 %tmp to i10" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_31 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_mid2_v, i3 %tmp_15, i3 0)" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i9 %tmp_31 to i10" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_8 : Operation 85 [1/1] (1.82ns)   --->   "%tmp_32 = add i10 %p_shl_cast, %tmp_34_cast" [hog_svm_fpga/xillybus_wrapper.cpp:99]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%cells_mag_sq_V_addr = getelementptr [64 x i64]* %cells_mag_sq_V, i64 0, i64 %tmp_s" [hog_svm_fpga/xillybus_wrapper.cpp:103]
ST_8 : Operation 87 [1/1] (1.76ns)   --->   "br label %.preheader" [hog_svm_fpga/xillybus_wrapper.cpp:95]

 <State 9> : 5.08ns
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i64 [ 0, %.preheader.preheader ], [ %mag_sq_V, %2 ]"
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%k1 = phi i4 [ 0, %.preheader.preheader ], [ %k_2, %2 ]"
ST_9 : Operation 90 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %k1, -7" [hog_svm_fpga/xillybus_wrapper.cpp:95]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"
ST_9 : Operation 92 [1/1] (1.73ns)   --->   "%k_2 = add i4 %k1, 1" [hog_svm_fpga/xillybus_wrapper.cpp:98]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [hog_svm_fpga/xillybus_wrapper.cpp:95]
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_26 = zext i4 %k1 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:98]
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i4 %k1 to i10" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_9 : Operation 96 [1/1] (1.73ns)   --->   "%tmp_35 = add i10 %tmp_32, %tmp_26_cast" [hog_svm_fpga/xillybus_wrapper.cpp:99]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%bin_vote_V_addr_1 = getelementptr [9 x i32]* %bin_vote_V, i64 0, i64 %tmp_26" [hog_svm_fpga/xillybus_wrapper.cpp:98]
ST_9 : Operation 98 [2/2] (2.32ns)   --->   "%bin_vote_V_load = load i32* %bin_vote_V_addr_1, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:98]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_9 : Operation 99 [1/1] (1.30ns)   --->   "%tmp_27 = icmp eq i4 %k1, -8" [hog_svm_fpga/xillybus_wrapper.cpp:98]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (1.02ns)   --->   "%tmp_28 = select i1 %tmp_27, i4 0, i4 %k_2" [hog_svm_fpga/xillybus_wrapper.cpp:98]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_29 = zext i4 %tmp_28 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:98]
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%bin_vote_V_addr_2 = getelementptr [9 x i32]* %bin_vote_V, i64 0, i64 %tmp_29" [hog_svm_fpga/xillybus_wrapper.cpp:98]
ST_9 : Operation 103 [2/2] (2.32ns)   --->   "%bin_vote_V_load_1 = load i32* %bin_vote_V_addr_2, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:98]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

 <State 10> : 8.10ns
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i10 %tmp_35 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%cells_bin_V_addr = getelementptr [576 x i32]* %cells_bin_V, i64 0, i64 %tmp_40_cast" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_10 : Operation 106 [1/2] (2.32ns)   --->   "%bin_vote_V_load = load i32* %bin_vote_V_addr_1, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:98]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_18 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %bin_vote_V_load, i32 1, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:98]
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%p_Val2_s_23 = sext i31 %tmp_18 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:98]
ST_10 : Operation 109 [1/2] (2.32ns)   --->   "%bin_vote_V_load_1 = load i32* %bin_vote_V_addr_2, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:98]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_20 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %bin_vote_V_load_1, i32 1, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:98]
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%p_Val2_3 = sext i31 %tmp_20 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:98]
ST_10 : Operation 112 [1/1] (2.52ns)   --->   "%addconv = add nsw i32 %p_Val2_3, %p_Val2_s_23" [hog_svm_fpga/xillybus_wrapper.cpp:98]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (3.25ns)   --->   "store i32 %addconv, i32* %cells_bin_V_addr, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:99]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

 <State 11> : 8.51ns
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%OP1_V = sext i32 %addconv to i64" [hog_svm_fpga/xillybus_wrapper.cpp:100]
ST_11 : Operation 115 [1/1] (8.51ns)   --->   "%p_Val2_4 = mul nsw i64 %OP1_V, %OP1_V" [hog_svm_fpga/xillybus_wrapper.cpp:100]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 3.52ns
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [hog_svm_fpga/xillybus_wrapper.cpp:96]
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:97]
ST_12 : Operation 118 [1/1] (3.52ns)   --->   "%mag_sq_V = add i64 %p_Val2_2, %p_Val2_4" [hog_svm_fpga/xillybus_wrapper.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_16)" [hog_svm_fpga/xillybus_wrapper.cpp:101]
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "br label %.preheader" [hog_svm_fpga/xillybus_wrapper.cpp:95]

 <State 13> : 3.25ns
ST_13 : Operation 121 [1/1] (3.25ns)   --->   "store i64 %p_Val2_2, i64* %cells_mag_sq_V_addr, align 8" [hog_svm_fpga/xillybus_wrapper.cpp:103]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_13 : Operation 122 [1/1] (1.87ns)   --->   "%j = add i7 %i_op_assign_mid2, 8" [hog_svm_fpga/xillybus_wrapper.cpp:70]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader230" [hog_svm_fpga/xillybus_wrapper.cpp:70]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6') with incoming values : ('indvar_flatten_next7') [9]  (1.77 ns)

 <State 2>: 2.86ns
The critical path consists of the following:
	'phi' operation ('i_op', hog_svm_fpga/xillybus_wrapper.cpp:99) with incoming values : ('tmp_mid2_v_v_v', hog_svm_fpga/xillybus_wrapper.cpp:99) [10]  (0 ns)
	'add' operation ('i', hog_svm_fpga/xillybus_wrapper.cpp:68) [17]  (1.87 ns)
	'select' operation ('tmp_mid2_v_v_v', hog_svm_fpga/xillybus_wrapper.cpp:99) [20]  (0.993 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', hog_svm_fpga/xillybus_wrapper.cpp:75) [24]  (0 ns)
	'getelementptr' operation ('bin_vote_V_addr', hog_svm_fpga/xillybus_wrapper.cpp:77) [31]  (0 ns)
	'store' operation (hog_svm_fpga/xillybus_wrapper.cpp:77) of constant 0 on array 'bin_vote.V', hog_svm_fpga/xillybus_wrapper.cpp:72 [32]  (2.32 ns)

 <State 4>: 2.76ns
The critical path consists of the following:
	'phi' operation ('t.V', hog_svm_fpga/xillybus_wrapper.cpp:89) with incoming values : ('tmp_26_mid2_v_v_v', hog_svm_fpga/xillybus_wrapper.cpp:89) [38]  (0 ns)
	'add' operation ('ii.V', hog_svm_fpga/xillybus_wrapper.cpp:84) [45]  (1.74 ns)
	'select' operation ('tmp_26_mid2_v_v_v', hog_svm_fpga/xillybus_wrapper.cpp:89) [48]  (1.02 ns)

 <State 5>: 6.8ns
The critical path consists of the following:
	'add' operation ('tmp_26_mid2_v', hog_svm_fpga/xillybus_wrapper.cpp:89) [50]  (1.87 ns)
	'add' operation ('tmp_34', hog_svm_fpga/xillybus_wrapper.cpp:89) [58]  (1.68 ns)
	'getelementptr' operation ('grad_vote_bin_V_addr', hog_svm_fpga/xillybus_wrapper.cpp:89) [61]  (0 ns)
	'load' operation ('grad_vote_bin_V_load', hog_svm_fpga/xillybus_wrapper.cpp:89) on array 'grad_vote_bin_V' [64]  (3.25 ns)

 <State 6>: 5.58ns
The critical path consists of the following:
	'load' operation ('grad_vote_bin_V_load', hog_svm_fpga/xillybus_wrapper.cpp:89) on array 'grad_vote_bin_V' [64]  (3.25 ns)
	'getelementptr' operation ('bin_vote_V_addr_3', hog_svm_fpga/xillybus_wrapper.cpp:90) [66]  (0 ns)
	'load' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:90) on array 'bin_vote.V', hog_svm_fpga/xillybus_wrapper.cpp:72 [67]  (2.32 ns)

 <State 7>: 7.2ns
The critical path consists of the following:
	'load' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:90) on array 'bin_vote.V', hog_svm_fpga/xillybus_wrapper.cpp:72 [67]  (2.32 ns)
	'add' operation ('p_Val2_s', hog_svm_fpga/xillybus_wrapper.cpp:90) [68]  (2.55 ns)
	'store' operation (hog_svm_fpga/xillybus_wrapper.cpp:90) of variable 'p_Val2_s', hog_svm_fpga/xillybus_wrapper.cpp:90 on array 'bin_vote.V', hog_svm_fpga/xillybus_wrapper.cpp:72 [69]  (2.32 ns)

 <State 8>: 1.82ns
The critical path consists of the following:
	'add' operation ('tmp_32', hog_svm_fpga/xillybus_wrapper.cpp:99) [80]  (1.82 ns)

 <State 9>: 5.08ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', hog_svm_fpga/xillybus_wrapper.cpp:98) [85]  (0 ns)
	'add' operation ('k', hog_svm_fpga/xillybus_wrapper.cpp:98) [88]  (1.74 ns)
	'select' operation ('tmp_28', hog_svm_fpga/xillybus_wrapper.cpp:98) [103]  (1.02 ns)
	'getelementptr' operation ('bin_vote_V_addr_2', hog_svm_fpga/xillybus_wrapper.cpp:98) [105]  (0 ns)
	'load' operation ('bin_vote_V_load_1', hog_svm_fpga/xillybus_wrapper.cpp:98) on array 'bin_vote.V', hog_svm_fpga/xillybus_wrapper.cpp:72 [106]  (2.32 ns)

 <State 10>: 8.1ns
The critical path consists of the following:
	'load' operation ('bin_vote_V_load', hog_svm_fpga/xillybus_wrapper.cpp:98) on array 'bin_vote.V', hog_svm_fpga/xillybus_wrapper.cpp:72 [99]  (2.32 ns)
	'add' operation ('addconv', hog_svm_fpga/xillybus_wrapper.cpp:98) [109]  (2.52 ns)
	'store' operation (hog_svm_fpga/xillybus_wrapper.cpp:99) of variable 'addconv', hog_svm_fpga/xillybus_wrapper.cpp:98 on array 'cells_bin_V' [110]  (3.25 ns)

 <State 11>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:100) [112]  (8.51 ns)

 <State 12>: 3.52ns
The critical path consists of the following:
	'add' operation ('mag_sq.V', hog_svm_fpga/xillybus_wrapper.cpp:100) [113]  (3.52 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'store' operation (hog_svm_fpga/xillybus_wrapper.cpp:103) of variable 'mag_sq.V' on array 'cells_mag_sq_V' [117]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
