#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Sep 27 11:09:40 2019
# Process ID: 15176
# Current directory: C:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2028 C:\pentek\ip\2019.1\pentek\ip\px_cdc_clk_and_clkdiv2\px_cdc_clk_and_clkdiv2.xpr
# Log file: C:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/vivado.log
# Journal file: C:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Users/Germain/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/Germain/AppData/Roaming/Xilinx/Vivado/init.tcl'
start_gui
open_project C:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/pentek/ip/2019.1/pentek'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/pentek/ip/2019.1/pentek' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 824.398 ; gain = 186.391
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Sep 27 11:11:16 2019] Launched synth_1...
Run output will be captured here: C:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.runs/synth_1/runme.log
ipx::open_ipxact_file {C:\pentek\ip\2019.1\pentek\ip\px_cdc_clk_and_clkdiv2\px_cdc_clk_and_clkdiv2.srcs\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sources_1/ip/px_axil_csr_cdc_div2/px_axil_csr_cdc_div2.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sources_1/new/px_axil_csr_cdc_div2.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sources_1/new/px_cdc_clk_and_clkdiv2.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sources_1/new/px_cdc_clk_and_clkdiv2_csr.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sources_1/ip/px_axil_csr_cdc_div2/px_axil_csr_cdc_div2.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sources_1/new/px_axil_csr_cdc_div2.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sources_1/new/px_cdc_clk_and_clkdiv2.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sources_1/new/px_cdc_clk_and_clkdiv2_csr.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sim_1/new/tb_px_cdc_clk_and_clkdiv2.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/tb_px_cdc_clk_and_clkdiv2_behav.wcfg' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::unload_core c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/component.xml
ipx::open_ipxact_file {C:\pentek\ip\2019.1\pentek\ip\px_cdc_clk_and_clkdiv2\px_cdc_clk_and_clkdiv2.srcs\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sources_1/ip/px_axil_csr_cdc_div2/px_axil_csr_cdc_div2.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sources_1/new/px_axil_csr_cdc_div2.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sources_1/new/px_cdc_clk_and_clkdiv2.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sources_1/new/px_cdc_clk_and_clkdiv2_csr.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sources_1/ip/px_axil_csr_cdc_div2/px_axil_csr_cdc_div2.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sources_1/new/px_axil_csr_cdc_div2.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sources_1/new/px_cdc_clk_and_clkdiv2.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sources_1/new/px_cdc_clk_and_clkdiv2_csr.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sim_1/new/tb_px_cdc_clk_and_clkdiv2.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/tb_px_cdc_clk_and_clkdiv2_behav.wcfg' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/component.xml' ignored by IP packager.
INFO: [IP_Flow 7-560]  
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sources_1/new/px_axil_csr_cdc_div2.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sources_1/new/px_axil_csr_cdc_div2.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_testbench (Test Bench)': File 'c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sim_1/new/tb_px_cdc_clk_and_clkdiv2.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
INFO: [IP_Flow 19-5107] Inferred bus interface 'full_sample_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-3166] Bus Interface 's_axi_csr': References existing memory map 's_axi_csr'.
WARNING: [IP_Flow 19-3432] UI File c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/xgui/px_cdc_clk_and_clkdiv2_v1_1.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
ipx::remove_file xgui/px_cdc_clk_and_clkdiv2_v1_1.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 45 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/pentek/ip/2019.1/pentek
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/pentek/ip/2019.1/pentek'
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1224.633 ; gain = 0.000
ipx::add_file C:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/xgui/px_cdc_clk_and_clkdiv2_v1_0.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
set_property type tclSource [ipx::get_files xgui/px_cdc_clk_and_clkdiv2_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 46 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/pentek/ip/2019.1/pentek
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/pentek/ip/2019.1/pentek'
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1224.633 ; gain = 0.000
ipx::unload_core c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/component.xml
export_ip_user_files -of_objects  [get_files C:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/component.xml] -no_script -reset -force -quiet
remove_files  C:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/component.xml
ipx::package_project -root_dir c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2 -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_csr_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_csr_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-4975] Interface 'xilinx.com:signal:interrupt_rtl:1.0' does not have a logical Port 'INTR'. Please check exact spelling to match the definition
CRITICAL WARNING: [IP_Flow 19-5381] No Valid Port Maps exist for interface 'irq'. It will not be created.
WARNING: [IP_Flow 19-1654] Cannot find bus abstraction "pentek.com:pentek_ip:cfg_spc:1.0" from the IP catalog.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_csr' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_csr_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'div2_sample_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'full_sample_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_csr_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_csr_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi_csr'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_csr_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_csr_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'irq': Added interface parameter 'SENSITIVITY' with value 'EDGE_RISING'.
WARNING: [IP_Flow 19-3920] Component Definition 'xilinx.com:user:px_cdc_clk_and_clkdiv2:1.0 (px_cdc_clk_and_clkdiv2_v1_0)': Supported families of subcore 'pentek.com:px_ip:px_axil_csr:1.0' do not include parts or families which the parent core supports: 'artix7l:ALL:Production akintex7:ALL:Production qkintex7:ALL:Production qvirtex7:ALL:Production kintex7:ALL:Production virtexuplushbm:ALL:Production kintex7l:ALL:Production artix7:ALL:Production qkintex7l:ALL:Production aartix7:ALL:Production qartix7:ALL:Production zynq:ALL:Production qzynq:ALL:Production azynq:ALL:Production spartan7:ALL:Production aspartan7:ALL:Production virtexu:ALL:Production'.
WARNING: [IP_Flow 19-3920] Component Definition 'xilinx.com:user:px_cdc_clk_and_clkdiv2:1.0 (px_cdc_clk_and_clkdiv2_v1_0)': Supported families of subcore 'pentek.com:px_ip:px_axil_csr:1.0' do not include parts or families which the parent core supports: 'artix7l:ALL:Production akintex7:ALL:Production qkintex7:ALL:Production qvirtex7:ALL:Production kintex7:ALL:Production virtexuplushbm:ALL:Production kintex7l:ALL:Production artix7:ALL:Production qkintex7l:ALL:Production aartix7:ALL:Production qartix7:ALL:Production zynq:ALL:Production qzynq:ALL:Production azynq:ALL:Production spartan7:ALL:Production aspartan7:ALL:Production virtexu:ALL:Production'.
WARNING: [IP_Flow 19-3153] Bus Interface 'div2_sample_clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-4751] Bus Interface 'div2_sample_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-3153] Bus Interface 'full_sample_clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-4751] Bus Interface 'full_sample_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property taxonomy /PentekIP [ipx::current_core]
set_property supported_families {virtex7 Production zynquplus Production virtexuplus Production kintexuplus Production kintexu Production} [ipx::current_core]
ipx::add_file_group -type product_guide {} [ipx::current_core]
ipx::add_file C:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/doc/px_cdc_clk_and_clkdiv2.pdf [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]
set_property type pdf [ipx::get_files px_cdc_clk_and_clkdiv2.srcs/doc/px_cdc_clk_and_clkdiv2.pdf -of_objects [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]]
ipx::add_file C:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/doc/px_cdc_clk_and_clkdiv2_changelog.txt [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]
set_property type text [ipx::get_files px_cdc_clk_and_clkdiv2.srcs/doc/px_cdc_clk_and_clkdiv2_changelog.txt -of_objects [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]]
ipx::add_file_group -type version_info {} [ipx::current_core]
ipx::add_file px_cdc_clk_and_clkdiv2.srcs/doc/px_cdc_clk_and_clkdiv2_changelog.txt [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
ipx::add_file px_cdc_clk_and_clkdiv2.srcs/doc/px_cdc_clk_and_clkdiv2_changelog.txt [ipx::get_file_groups xilinx_versioninformation -of_objects [ipx::current_core]]
ipx::remove_file px_cdc_clk_and_clkdiv2.srcs/doc/px_cdc_clk_and_clkdiv2_changelog.txt [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
ipx::add_file C:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/px_cdc_clk_and_clkdiv2.srcs/sim_1/new/tb_px_cdc_clk_and_clkdiv2.vhd [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
set_property type vhdlSource [ipx::get_files px_cdc_clk_and_clkdiv2.srcs/sim_1/new/tb_px_cdc_clk_and_clkdiv2.vhd -of_objects [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]]
ipx::remove_file px_cdc_clk_and_clkdiv2.srcs/doc/px_cdc_clk_and_clkdiv2_changelog.txt [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]
set_property widget {checkBox} [ipgui::get_guiparamspec -name "ibuf_low_pwr" -component [ipx::current_core] ]
set_property display_name {Invert Input Clock} [ipgui::get_guiparamspec -name "invert_in_clk" -component [ipx::current_core] ]
set_property tooltip {Invert if you want output clock to tansition on falling edges of input clock} [ipgui::get_guiparamspec -name "invert_in_clk" -component [ipx::current_core] ]
set_property widget {checkBox} [ipgui::get_guiparamspec -name "invert_in_clk" -component [ipx::current_core] ]
set_property display_name {Initial LED Mode at Reset} [ipgui::get_guiparamspec -name "initial_led_mode" -component [ipx::current_core] ]
set_property tooltip {Initial LED Mode at Reset} [ipgui::get_guiparamspec -name "initial_led_mode" -component [ipx::current_core] ]
set_property widget {comboBox} [ipgui::get_guiparamspec -name "initial_led_mode" -component [ipx::current_core] ]
set_property value_validation_type list [ipx::get_user_parameters initial_led_mode -of_objects [ipx::current_core]]
set_property value_validation_list {0 1 2} [ipx::get_user_parameters initial_led_mode -of_objects [ipx::current_core]]
ipgui::add_static_text -name {LED TEXT} -component [ipx::current_core] -parent [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core] ] -text {

LED Mode:

0 = Clock Good

1 = Clock Good & VCXO OK

2 = Clock Good & VCXO OK & Ref OK & CDC Lock}
set_property tooltip {} [ipgui::get_textspec -name "LED TEXT" -component [ipx::current_core] ]
set_property display_name {Use Input Buffer Low Power Mode} [ipgui::get_guiparamspec -name "ibuf_low_pwr" -component [ipx::current_core] ]
set_property tooltip {Use Input Buffer Low Power Mode} [ipgui::get_guiparamspec -name "ibuf_low_pwr" -component [ipx::current_core] ]
set_property widget {checkBox} [ipgui::get_guiparamspec -name "ibuf_low_pwr" -component [ipx::current_core] ]
set_property display_name {Use Internal 100 Ohm Differential Termination} [ipgui::get_guiparamspec -name "differential_term" -component [ipx::current_core] ]
set_property tooltip {Use Internal 100 Ohm Differential Termination} [ipgui::get_guiparamspec -name "differential_term" -component [ipx::current_core] ]
set_property widget {radioGroup} [ipgui::get_guiparamspec -name "differential_term" -component [ipx::current_core] ]
set_property layout {horizontal} [ipgui::get_guiparamspec -name "differential_term" -component [ipx::current_core] ]
set_property value_validation_type list [ipx::get_user_parameters differential_term -of_objects [ipx::current_core]]
set_property value_validation_list {TERM_100 TERM_NONE} [ipx::get_user_parameters differential_term -of_objects [ipx::current_core]]
ipgui::move_param -component [ipx::current_core] -order 1 [ipgui::get_guiparamspec -name "invert_in_clk" -component [ipx::current_core]] -parent [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core]]
ipgui::move_param -component [ipx::current_core] -order 2 [ipgui::get_guiparamspec -name "invert_in_clk" -component [ipx::current_core]] -parent [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/pentek/ip/2019.1/pentek
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/pentek/ip/2019.1/pentek'
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1302.551 ; gain = 0.000
ipx::add_bus_interface diff_clk_in [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:diff_clock_rtl:1.0 [ipx::get_bus_interfaces diff_clk_in -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:diff_clock:1.0 [ipx::get_bus_interfaces diff_clk_in -of_objects [ipx::current_core]]
ipx::add_port_map CLK_P [ipx::get_bus_interfaces diff_clk_in -of_objects [ipx::current_core]]
set_property physical_name clk_in_p [ipx::get_port_maps CLK_P -of_objects [ipx::get_bus_interfaces diff_clk_in -of_objects [ipx::current_core]]]
ipx::add_port_map CLK_N [ipx::get_bus_interfaces diff_clk_in -of_objects [ipx::current_core]]
set_property physical_name clk_in_n [ipx::get_port_maps CLK_N -of_objects [ipx::get_bus_interfaces diff_clk_in -of_objects [ipx::current_core]]]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/pentek/ip/2019.1/pentek
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/pentek/ip/2019.1/pentek'
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1302.551 ; gain = 0.000
ipx::unload_core c:/pentek/ip/2019.1/pentek/ip/px_cdc_clk_and_clkdiv2/component.xml
