{"Source Block": ["hdl/library/axi_ad9643/axi_ad9643_channel.v@109:119@HdlIdDef", "  output          up_rack;\n\n  // internal signals\n\n  wire    [15:0]  adc_dfmt_data_s;\n  wire    [15:0]  adc_dcfilter_data_i_s;\n  wire    [15:0]  adc_dcfilter_data_q_s;\n  wire            adc_iqcor_enb_s;\n  wire            adc_dcfilt_enb_s;\n  wire            adc_dfmt_se_s;\n  wire            adc_dfmt_type_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_rx_channel.v@119:129", "  // internal signals\n\n  wire    [11:0]  adc_data_s;\n  wire            adc_dfmt_valid_s;\n  wire    [15:0]  adc_dfmt_data_s;\n  wire            adc_dcfilter_valid_s;\n  wire    [15:0]  adc_dcfilter_data_i_s;\n  wire    [15:0]  adc_dcfilter_data_q_s;\n  wire            adc_iqcor_enb_s;\n  wire            adc_dcfilt_enb_s;\n  wire            adc_dfmt_se_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx_channel.v@118:128", "\n  // internal signals\n\n  wire    [11:0]  adc_data_s;\n  wire            adc_dfmt_valid_s;\n  wire    [15:0]  adc_dfmt_data_s;\n  wire            adc_dcfilter_valid_s;\n  wire    [15:0]  adc_dcfilter_data_i_s;\n  wire    [15:0]  adc_dcfilter_data_q_s;\n  wire            adc_iqcor_enb_s;\n  wire            adc_dcfilt_enb_s;\n"], ["hdl/library/axi_ad9265/axi_ad9265_channel.v@105:115", "  output  [31:0]  up_rdata;\n  output          up_rack;\n\n  // internal signals\n\n  wire    [15:0]  adc_dfmt_data_s;\n  wire            adc_dcfilt_enb_s;\n  wire            adc_dfmt_se_s;\n  wire            adc_dfmt_type_s;\n  wire            adc_dfmt_enable_s;\n  wire    [15:0]  adc_dcfilt_offset_s;\n"], ["hdl/library/axi_ad9652/axi_ad9652.v@161:171", "  wire            delay_rst;\n\n  // internal signals\n\n  wire    [15:0]  adc_data_a_s;\n  wire    [15:0]  adc_data_b_s;\n  wire            adc_or_a_s;\n  wire            adc_or_b_s;\n  wire    [15:0]  adc_dcfilter_data_a_s;\n  wire    [15:0]  adc_dcfilter_data_b_s;\n  wire    [15:0]  adc_channel_data_a_s;\n"], ["hdl/library/axi_ad9652/axi_ad9652_channel.v@110:120", "\n  // internal signals\n\n  wire    [15:0]  adc_dcfilter_data_i_s;\n  wire    [15:0]  adc_dcfilter_data_q_s;\n  wire            adc_iqcor_enb_s;\n  wire            adc_dcfilt_enb_s;\n  wire    [15:0]  adc_dcfilt_offset_s;\n  wire    [15:0]  adc_dcfilt_coeff_s;\n  wire    [15:0]  adc_iqcor_coeff_1_s;\n  wire    [15:0]  adc_iqcor_coeff_2_s;\n"], ["hdl/library/axi_ad9265/axi_ad9265_channel.v@106:116", "  output          up_rack;\n\n  // internal signals\n\n  wire    [15:0]  adc_dfmt_data_s;\n  wire            adc_dcfilt_enb_s;\n  wire            adc_dfmt_se_s;\n  wire            adc_dfmt_type_s;\n  wire            adc_dfmt_enable_s;\n  wire    [15:0]  adc_dcfilt_offset_s;\n  wire    [15:0]  adc_dcfilt_coeff_s;\n"], ["hdl/library/axi_ad9643/axi_ad9643_channel.v@110:120", "\n  // internal signals\n\n  wire    [15:0]  adc_dfmt_data_s;\n  wire    [15:0]  adc_dcfilter_data_i_s;\n  wire    [15:0]  adc_dcfilter_data_q_s;\n  wire            adc_iqcor_enb_s;\n  wire            adc_dcfilt_enb_s;\n  wire            adc_dfmt_se_s;\n  wire            adc_dfmt_type_s;\n  wire            adc_dfmt_enable_s;\n"], ["hdl/library/axi_ad9643/axi_ad9643_channel.v@108:118", "  output  [31:0]  up_rdata;\n  output          up_rack;\n\n  // internal signals\n\n  wire    [15:0]  adc_dfmt_data_s;\n  wire    [15:0]  adc_dcfilter_data_i_s;\n  wire    [15:0]  adc_dcfilter_data_q_s;\n  wire            adc_iqcor_enb_s;\n  wire            adc_dcfilt_enb_s;\n  wire            adc_dfmt_se_s;\n"], ["hdl/library/axi_ad9643/axi_ad9643.v@163:173", "  wire            delay_rst;\n\n  // internal signals\n\n  wire    [13:0]  adc_data_a_s;\n  wire    [13:0]  adc_data_b_s;\n  wire            adc_or_a_s;\n  wire            adc_or_b_s;\n  wire    [15:0]  adc_dcfilter_data_a_s;\n  wire    [15:0]  adc_dcfilter_data_b_s;\n  wire    [15:0]  adc_channel_data_a_s;\n"], ["hdl/library/axi_ad9652/axi_ad9652.v@160:170", "  wire            up_clk;\n  wire            delay_rst;\n\n  // internal signals\n\n  wire    [15:0]  adc_data_a_s;\n  wire    [15:0]  adc_data_b_s;\n  wire            adc_or_a_s;\n  wire            adc_or_b_s;\n  wire    [15:0]  adc_dcfilter_data_a_s;\n  wire    [15:0]  adc_dcfilter_data_b_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx_channel.v@120:130", "\n  wire    [11:0]  adc_data_s;\n  wire            adc_dfmt_valid_s;\n  wire    [15:0]  adc_dfmt_data_s;\n  wire            adc_dcfilter_valid_s;\n  wire    [15:0]  adc_dcfilter_data_i_s;\n  wire    [15:0]  adc_dcfilter_data_q_s;\n  wire            adc_iqcor_enb_s;\n  wire            adc_dcfilt_enb_s;\n  wire            adc_dfmt_se_s;\n  wire            adc_dfmt_type_s;\n"], ["hdl/library/axi_ad9652/axi_ad9652_channel.v@108:118", "  output  [31:0]  up_rdata;\n  output          up_rack;\n\n  // internal signals\n\n  wire    [15:0]  adc_dcfilter_data_i_s;\n  wire    [15:0]  adc_dcfilter_data_q_s;\n  wire            adc_iqcor_enb_s;\n  wire            adc_dcfilt_enb_s;\n  wire    [15:0]  adc_dcfilt_offset_s;\n  wire    [15:0]  adc_dcfilt_coeff_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx_channel.v@116:126", "  output  [31:0]  up_rdata;\n  output          up_rack;\n\n  // internal signals\n\n  wire    [11:0]  adc_data_s;\n  wire            adc_dfmt_valid_s;\n  wire    [15:0]  adc_dfmt_data_s;\n  wire            adc_dcfilter_valid_s;\n  wire    [15:0]  adc_dcfilter_data_i_s;\n  wire    [15:0]  adc_dcfilter_data_q_s;\n"], ["hdl/library/axi_ad9265/axi_ad9265_channel.v@107:117", "\n  // internal signals\n\n  wire    [15:0]  adc_dfmt_data_s;\n  wire            adc_dcfilt_enb_s;\n  wire            adc_dfmt_se_s;\n  wire            adc_dfmt_type_s;\n  wire            adc_dfmt_enable_s;\n  wire    [15:0]  adc_dcfilt_offset_s;\n  wire    [15:0]  adc_dcfilt_coeff_s;\n  wire    [ 3:0]  adc_pnseq_sel_s;\n"], ["hdl/library/axi_ad9643/axi_ad9643_channel.v@111:121", "  // internal signals\n\n  wire    [15:0]  adc_dfmt_data_s;\n  wire    [15:0]  adc_dcfilter_data_i_s;\n  wire    [15:0]  adc_dcfilter_data_q_s;\n  wire            adc_iqcor_enb_s;\n  wire            adc_dcfilt_enb_s;\n  wire            adc_dfmt_se_s;\n  wire            adc_dfmt_type_s;\n  wire            adc_dfmt_enable_s;\n  wire    [15:0]  adc_dcfilt_offset_s;\n"], ["hdl/library/axi_ad9652/axi_ad9652_channel.v@109:119", "  output          up_rack;\n\n  // internal signals\n\n  wire    [15:0]  adc_dcfilter_data_i_s;\n  wire    [15:0]  adc_dcfilter_data_q_s;\n  wire            adc_iqcor_enb_s;\n  wire            adc_dcfilt_enb_s;\n  wire    [15:0]  adc_dcfilt_offset_s;\n  wire    [15:0]  adc_dcfilt_coeff_s;\n  wire    [15:0]  adc_iqcor_coeff_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx_channel.v@117:127", "  output          up_rack;\n\n  // internal signals\n\n  wire    [11:0]  adc_data_s;\n  wire            adc_dfmt_valid_s;\n  wire    [15:0]  adc_dfmt_data_s;\n  wire            adc_dcfilter_valid_s;\n  wire    [15:0]  adc_dcfilter_data_i_s;\n  wire    [15:0]  adc_dcfilter_data_q_s;\n  wire            adc_iqcor_enb_s;\n"]], "Diff Content": {"Delete": [[114, "  wire    [15:0]  adc_dcfilter_data_i_s;\n"]], "Add": []}}