{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552855144905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552855144909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 16:39:04 2019 " "Processing started: Sun Mar 17 16:39:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552855144909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855144909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855144909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552855145651 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552855145651 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "snake snake2.v(18) " "Verilog Module Declaration warning at snake2.v(18): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"snake\"" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 18 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552855160489 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "snake2.v(132) " "Verilog HDL Module Instantiation warning at snake2.v(132): ignored dangling comma in List of Port Connections" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 132 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1552855160489 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake2.v(293) " "Verilog HDL information at snake2.v(293): always construct contains both blocking and non-blocking assignments" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 293 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1552855160490 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake2.v(350) " "Verilog HDL information at snake2.v(350): always construct contains both blocking and non-blocking assignments" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1552855160491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart RESTART snake2.v(206) " "Verilog HDL Declaration information at snake2.v(206): object \"restart\" differs only in case from object \"RESTART\" in the same scope" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 206 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552855160491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake2.v 5 5 " "Found 5 design units, including 5 entities, in source file snake2.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake " "Found entity 1: snake" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552855160495 ""} { "Info" "ISGN_ENTITY_NAME" "2 combination " "Found entity 2: combination" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552855160495 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552855160495 ""} { "Info" "ISGN_ENTITY_NAME" "4 control " "Found entity 4: control" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552855160495 ""} { "Info" "ISGN_ENTITY_NAME" "5 restart " "Found entity 5: restart" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 478 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552855160495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855160495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake " "Elaborating entity \"snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552855161073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combination combination:u0 " "Elaborating entity \"combination\" for hierarchy \"combination:u0\"" {  } { { "snake2.v" "u0" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552855161246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control combination:u0\|control:u0 " "Elaborating entity \"control\" for hierarchy \"combination:u0\|control:u0\"" {  } { { "snake2.v" "u0" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552855161275 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "snake2.v(358) " "Verilog HDL Case Statement warning at snake2.v(358): incomplete case statement has no default case item" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 358 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1552855161341 "|snake|combination:u0|control:u0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "snake2.v(358) " "Verilog HDL Case Statement information at snake2.v(358): all case item expressions in this case statement are onehot" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 358 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1552855161341 "|snake|combination:u0|control:u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "colour snake2.v(350) " "Verilog HDL Always Construct warning at snake2.v(350): inferring latch(es) for variable \"colour\", which holds its previous value in one or more paths through the always construct" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552855161342 "|snake|combination:u0|control:u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_count snake2.v(350) " "Verilog HDL Always Construct warning at snake2.v(350): inferring latch(es) for variable \"x_count\", which holds its previous value in one or more paths through the always construct" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552855161342 "|snake|combination:u0|control:u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_count snake2.v(350) " "Verilog HDL Always Construct warning at snake2.v(350): inferring latch(es) for variable \"y_count\", which holds its previous value in one or more paths through the always construct" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552855161342 "|snake|combination:u0|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_count\[0\] snake2.v(350) " "Inferred latch for \"y_count\[0\]\" at snake2.v(350)" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161381 "|snake|combination:u0|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_count\[1\] snake2.v(350) " "Inferred latch for \"y_count\[1\]\" at snake2.v(350)" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161381 "|snake|combination:u0|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_count\[2\] snake2.v(350) " "Inferred latch for \"y_count\[2\]\" at snake2.v(350)" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161381 "|snake|combination:u0|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_count\[3\] snake2.v(350) " "Inferred latch for \"y_count\[3\]\" at snake2.v(350)" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161381 "|snake|combination:u0|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_count\[4\] snake2.v(350) " "Inferred latch for \"y_count\[4\]\" at snake2.v(350)" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161382 "|snake|combination:u0|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_count\[5\] snake2.v(350) " "Inferred latch for \"y_count\[5\]\" at snake2.v(350)" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161382 "|snake|combination:u0|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_count\[6\] snake2.v(350) " "Inferred latch for \"y_count\[6\]\" at snake2.v(350)" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161382 "|snake|combination:u0|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[0\] snake2.v(350) " "Inferred latch for \"x_count\[0\]\" at snake2.v(350)" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161382 "|snake|combination:u0|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[1\] snake2.v(350) " "Inferred latch for \"x_count\[1\]\" at snake2.v(350)" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161382 "|snake|combination:u0|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[2\] snake2.v(350) " "Inferred latch for \"x_count\[2\]\" at snake2.v(350)" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161382 "|snake|combination:u0|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[3\] snake2.v(350) " "Inferred latch for \"x_count\[3\]\" at snake2.v(350)" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161382 "|snake|combination:u0|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[4\] snake2.v(350) " "Inferred latch for \"x_count\[4\]\" at snake2.v(350)" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161382 "|snake|combination:u0|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[5\] snake2.v(350) " "Inferred latch for \"x_count\[5\]\" at snake2.v(350)" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161382 "|snake|combination:u0|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[6\] snake2.v(350) " "Inferred latch for \"x_count\[6\]\" at snake2.v(350)" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161382 "|snake|combination:u0|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[7\] snake2.v(350) " "Inferred latch for \"x_count\[7\]\" at snake2.v(350)" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161382 "|snake|combination:u0|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[0\] snake2.v(350) " "Inferred latch for \"colour\[0\]\" at snake2.v(350)" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161382 "|snake|combination:u0|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[1\] snake2.v(350) " "Inferred latch for \"colour\[1\]\" at snake2.v(350)" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161382 "|snake|combination:u0|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[2\] snake2.v(350) " "Inferred latch for \"colour\[2\]\" at snake2.v(350)" {  } { { "snake2.v" "" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161382 "|snake|combination:u0|control:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath combination:u0\|datapath:u1 " "Elaborating entity \"datapath\" for hierarchy \"combination:u0\|datapath:u1\"" {  } { { "snake2.v" "u1" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552855161644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restart combination:u0\|restart:u2 " "Elaborating entity \"restart\" for hierarchy \"combination:u0\|restart:u2\"" {  } { { "snake2.v" "u2" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552855161679 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "VGA vga_adapter " "Node instance \"VGA\" instantiates undefined entity \"vga_adapter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "snake2.v" "VGA" { Text "/h/u14/c8/00/yangzh48/CSC258 Project/snake2.v" 59 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1552855161709 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/h/u14/c8/00/yangzh48/CSC258 Project/output_files/snake.map.smsg " "Generated suppressed messages file /h/u14/c8/00/yangzh48/CSC258 Project/output_files/snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161794 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "959 " "Peak virtual memory: 959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552855161947 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 17 16:39:21 2019 " "Processing ended: Sun Mar 17 16:39:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552855161947 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552855161947 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552855161947 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855161947 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552855162137 ""}
