Fitter report for RCB_FPGA_3_1
Tue Mar 19 13:53:58 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Fitter RAM Summary
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Tue Mar 19 13:53:58 2024          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; RCB_FPGA_3_1                                   ;
; Top-level Entity Name              ; RCB_TOP                                        ;
; Family                             ; MAX 10                                         ;
; Device                             ; 10M40DCF256I7G                                 ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 1,654 / 40,368 ( 4 % )                         ;
;     Total combinational functions  ; 1,469 / 40,368 ( 4 % )                         ;
;     Dedicated logic registers      ; 985 / 40,368 ( 2 % )                           ;
; Total registers                    ; 985                                            ;
; Total pins                         ; 156 / 178 ( 88 % )                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 24,576 / 1,290,240 ( 2 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 250 ( 0 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                  ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                  ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M40DCF256I7G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.35        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.2%      ;
;     Processor 3            ;   4.1%      ;
;     Processor 4            ;   4.0%      ;
;     Processor 5            ;   3.9%      ;
;     Processor 6            ;   3.9%      ;
;     Processor 7            ;   3.8%      ;
;     Processor 8            ;   3.8%      ;
;     Processors 9-10        ;   3.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2833 ) ; 0.00 % ( 0 / 2833 )        ; 0.00 % ( 0 / 2833 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2833 ) ; 0.00 % ( 0 / 2833 )        ; 0.00 % ( 0 / 2833 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2819 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 14 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in G:/My Drive/FPGA/git/RCB_Rev_B/output_files/RCB_FPGA_3_1.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 1,654 / 40,368 ( 4 % )     ;
;     -- Combinational with no register       ; 669                        ;
;     -- Register only                        ; 185                        ;
;     -- Combinational with a register        ; 800                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 769                        ;
;     -- 3 input functions                    ; 245                        ;
;     -- <=2 input functions                  ; 455                        ;
;     -- Register only                        ; 185                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1171                       ;
;     -- arithmetic mode                      ; 298                        ;
;                                             ;                            ;
; Total registers*                            ; 985 / 41,207 ( 2 % )       ;
;     -- Dedicated logic registers            ; 985 / 40,368 ( 2 % )       ;
;     -- I/O registers                        ; 0 / 839 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 130 / 2,523 ( 5 % )        ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 156 / 178 ( 88 % )         ;
;     -- Clock pins                           ; 8 / 8 ( 100 % )            ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )            ;
;                                             ;                            ;
; M9Ks                                        ; 6 / 140 ( 4 % )            ;
; UFM blocks                                  ; 0 / 1 ( 0 % )              ;
; Total block memory bits                     ; 24,576 / 1,290,240 ( 2 % ) ;
; Total block memory implementation bits      ; 55,296 / 1,290,240 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 250 ( 0 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global signals                              ; 1                          ;
;     -- Global clocks                        ; 1 / 20 ( 5 % )             ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 0.8% / 0.9% / 0.6%         ;
; Peak interconnect usage (total/H/V)         ; 4.4% / 5.5% / 3.5%         ;
; Maximum fan-out                             ; 995                        ;
; Highest non-global fan-out                  ; 173                        ;
; Total fan-out                               ; 8161                       ;
; Average fan-out                             ; 2.75                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1654 / 40368 ( 4 % ) ; 0 / 40368 ( 0 % )              ;
;     -- Combinational with no register       ; 669                  ; 0                              ;
;     -- Register only                        ; 185                  ; 0                              ;
;     -- Combinational with a register        ; 800                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 769                  ; 0                              ;
;     -- 3 input functions                    ; 245                  ; 0                              ;
;     -- <=2 input functions                  ; 455                  ; 0                              ;
;     -- Register only                        ; 185                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 1171                 ; 0                              ;
;     -- arithmetic mode                      ; 298                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 985                  ; 0                              ;
;     -- Dedicated logic registers            ; 985 / 40368 ( 2 % )  ; 0 / 40368 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 130 / 2523 ( 5 % )   ; 0 / 2523 ( 0 % )               ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 156                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 250 ( 0 % )      ; 0 / 250 ( 0 % )                ;
; Total memory bits                           ; 24576                ; 0                              ;
; Total RAM block bits                        ; 55296                ; 0                              ;
; M9K                                         ; 6 / 140 ( 4 % )      ; 0 / 140 ( 0 % )                ;
; Clock control block                         ; 1 / 24 ( 4 % )       ; 0 / 24 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )      ; 0 / 2 ( 0 % )                  ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 2                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 2                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 8180                 ; 7                              ;
;     -- Registered Connections               ; 3590                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 4                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 84                   ; 0                              ;
;     -- Output Ports                         ; 70                   ; 0                              ;
;     -- Bidir Ports                          ; 2                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                             ;
+------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Name                         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; CLK_100M                     ; L3    ; 2        ; 0            ; 23           ; 21           ; 997                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; CONFIG_SEL                   ; F8    ; 8        ; 29           ; 39           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; CPU_RESETn                   ; B10   ; 8        ; 31           ; 39           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; CS0                          ; A4    ; 8        ; 20           ; 39           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; ESTOP_OPEN_REQUEST           ; T11   ; 3        ; 34           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; ESTOP_STATUS                 ; M8    ; 3        ; 31           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; ESTOP_STATUS_FAIL            ; L11   ; 5        ; 78           ; 18           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; FAN1_TACHO_BUFF              ; H12   ; 6        ; 78           ; 33           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; FAN2_TACHO_BUFF              ; G14   ; 6        ; 78           ; 34           ; 22           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; FLA_PWR_DIS                  ; A10   ; 8        ; 29           ; 39           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; FPGA_L_ROBOT_RX              ; B15   ; 6        ; 78           ; 36           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; FPGA_R_ROBOT_RX              ; B16   ; 6        ; 78           ; 36           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_4MB_SER_IN_ER              ; H6    ; 1B       ; 0            ; 27           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_4MB_SER_IN_SE              ; T15   ; 5        ; 78           ; 3            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_EEF_SER_IN_ER              ; A14   ; 7        ; 58           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_EEF_SER_IN_SE              ; P15   ; 5        ; 78           ; 20           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_M5B_SER_IN_ER              ; D1    ; 1A       ; 0            ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_M5B_SER_IN_SE              ; R15   ; 5        ; 78           ; 21           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_NC_switch_TOOL_EX_FPGA     ; C16   ; 6        ; 78           ; 31           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_NO_switch_TOOL_EX_FPGA     ; K11   ; 5        ; 78           ; 23           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_POS_SENS_0_OUT1_BUFF       ; K14   ; 5        ; 78           ; 24           ; 22           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_POS_SENS_0_OUT2_BUFF       ; N2    ; 2        ; 0            ; 16           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_POS_SENS_1_OUT1_BUFF       ; M1    ; 2        ; 0            ; 16           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_POS_SENS_1_OUT2_BUFF       ; K5    ; 2        ; 0            ; 13           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_POS_SENS_OUT1_BUFF         ; N3    ; 2        ; 0            ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_POS_SENS_OUT2_BUFF         ; R6    ; 3        ; 24           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_ROBOT_DIFF_SP2             ; T5    ; 3        ; 24           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_SCU_INVALIDn               ; C5    ; 8        ; 24           ; 39           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_SER_RX_ER                  ; B1    ; 1A       ; 0            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_WHEEL_SENS_A1_OUT1_BUFF    ; D12   ; 7        ; 74           ; 54           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_WHEEL_SENS_A1_OUT2_BUFF    ; E11   ; 7        ; 74           ; 54           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_WHEEL_SENS_A2_OUT1_BUFF    ; C13   ; 7        ; 74           ; 54           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_WHEEL_SENS_A2_OUT2_BUFF    ; C12   ; 7        ; 74           ; 54           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_WHEEL_SENS_SPARE_OUT1_BUFF ; K6    ; 2        ; 0            ; 18           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; L_WHEEL_SENS_SPARE_OUT2_BUFF ; M2    ; 2        ; 0            ; 18           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; MICCB_GEN_SYNC_FAIL          ; M14   ; 5        ; 78           ; 20           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; MICCB_GEN_SYNC_FPGA          ; P10   ; 4        ; 49           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; MICCB_SPARE_IO0              ; J16   ; 6        ; 78           ; 30           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; MICCB_SPARE_IO1              ; K15   ; 6        ; 78           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; MICCB_SPARE_IO2              ; M9    ; 3        ; 34           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; MICCB_SPARE_IO3              ; J12   ; 6        ; 78           ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; MICCB_SP_IN_A_F              ; A11   ; 8        ; 31           ; 39           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; MICCB_SP_IN_B_F              ; B7    ; 8        ; 29           ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; MOSI0                        ; A2    ; 8        ; 22           ; 39           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; MicCB_ESTOP_OPEN_REQUEST     ; J14   ; 6        ; 78           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; PS_PG_FPGA                   ; F12   ; 7        ; 60           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; RST_WD                       ; B5    ; 8        ; 24           ; 39           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_4MB_SER_IN_ER              ; T14   ; 5        ; 78           ; 3            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_4MB_SER_IN_SE              ; A15   ; 7        ; 58           ; 54           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_EEF_SER_IN_ER              ; N14   ; 5        ; 78           ; 20           ; 22           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_EEF_SER_IN_SE              ; H15   ; 6        ; 78           ; 30           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_M5B_SER_IN_ER              ; R16   ; 5        ; 78           ; 21           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_M5B_SER_IN_SE              ; H11   ; 6        ; 78           ; 33           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_NC_switch_TOOL_EX_FPGA     ; P16   ; 5        ; 78           ; 21           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_NO_switch_TOOL_EX_FPGA     ; N16   ; 5        ; 78           ; 21           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_POS_SENS_0_OUT1_BUFF       ; L2    ; 2        ; 0            ; 18           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_POS_SENS_0_OUT2_BUFF       ; P1    ; 2        ; 0            ; 16           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_POS_SENS_1_OUT1_BUFF       ; N1    ; 2        ; 0            ; 16           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_POS_SENS_1_OUT2_BUFF       ; L6    ; 2        ; 0            ; 13           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_POS_SENS_OUT1_BUFF         ; N4    ; 2        ; 0            ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_POS_SENS_OUT2_BUFF         ; R5    ; 3        ; 24           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_ROBOT_DIFF_SP1             ; B4    ; 8        ; 24           ; 39           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_ROBOT_DIFF_SP2             ; A5    ; 8        ; 24           ; 39           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_SCU_Invalid_n              ; C1    ; 1A       ; 0            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_SER_RX_ER                  ; R14   ; 5        ; 78           ; 3            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_WHEEL_SENS_A1_OUT1_BUFF    ; C9    ; 8        ; 36           ; 39           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_WHEEL_SENS_A1_OUT2_BUFF    ; F9    ; 8        ; 34           ; 39           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_WHEEL_SENS_A2_OUT1_BUFF    ; E9    ; 8        ; 34           ; 39           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_WHEEL_SENS_A2_OUT2_BUFF    ; B12   ; 8        ; 34           ; 39           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_WHEEL_SENS_SPARE_OUT1_BUFF ; F11   ; 7        ; 60           ; 54           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; R_WHEEL_SENS_SPARE_OUT2_BUFF ; J6    ; 2        ; 0            ; 18           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SCK0                         ; A3    ; 8        ; 22           ; 39           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SPARE1_DIFF0                 ; M6    ; 3        ; 16           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SPARE1_DIFF1                 ; L7    ; 3        ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SPARE1_IO0_FPGA              ; P9    ; 3        ; 31           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SPARE1_IO1_FPGA              ; P8    ; 3        ; 31           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SPARE2_DIFF0                 ; R4    ; 3        ; 18           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SPARE2_DIFF1                 ; P5    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SPARE2_IO0_FPGA              ; P4    ; 3        ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SPARE2_IO1_FPGA              ; N5    ; 3        ; 16           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SSR_ON_FPGA                  ; T4    ; 3        ; 24           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; TEENSY_FPGA_L_TX             ; C6    ; 8        ; 26           ; 39           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; TEENSY_FPGA_R_TX             ; A8    ; 8        ; 26           ; 39           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; TEENSY_LEDS_STRIP_DO         ; F1    ; 1A       ; 0            ; 35           ; 21           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
+------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; A_24V_L_EN                  ; F5    ; 1A       ; 0            ; 37           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A_24V_R_EN                  ; C4    ; 1A       ; 0            ; 37           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A_35V_L_EN                  ; H5    ; 1A       ; 0            ; 36           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A_35V_R_EN                  ; E3    ; 1A       ; 0            ; 36           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; BIT_SSR_SW                  ; C2    ; 1A       ; 0            ; 35           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; B_24V_L_EN                  ; F4    ; 1A       ; 0            ; 37           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; B_24V_R_EN                  ; C3    ; 1A       ; 0            ; 37           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; B_35V_L_EN                  ; G5    ; 1A       ; 0            ; 36           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; B_35V_R_EN                  ; F2    ; 1A       ; 0            ; 36           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ESTOP_DELAY                 ; P11   ; 4        ; 49           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FAN1_PWM                    ; E15   ; 6        ; 78           ; 37           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FAN2_PWM                    ; E16   ; 6        ; 78           ; 37           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA1                       ; D9    ; 8        ; 36           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA10                      ; L8    ; 3        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA11                      ; J11   ; 6        ; 78           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA12                      ; E14   ; 6        ; 78           ; 37           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA13                      ; A13   ; 7        ; 46           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA2                       ; B13   ; 7        ; 46           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA3                       ; E10   ; 7        ; 49           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA4                       ; F10   ; 7        ; 49           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA4V_DIS                  ; B8    ; 8        ; 31           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA5                       ; H16   ; 6        ; 78           ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA6                       ; D16   ; 6        ; 78           ; 31           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA7                       ; C15   ; 6        ; 78           ; 49           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA8                       ; L16   ; 5        ; 78           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA9                       ; M7    ; 3        ; 26           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_DIAG_ACT               ; K2    ; 2        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_ESTOP_REQ              ; L1    ; 2        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_FAULT                  ; A7    ; 8        ; 26           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_INT                    ; A6    ; 8        ; 24           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_L_ROBOT_TX             ; G12   ; 6        ; 78           ; 36           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_L_SP_TX                ; J3    ; 1B       ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_R_ROBOT_TX             ; F14   ; 6        ; 78           ; 37           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_R_SP_TX                ; J2    ; 1B       ; 0            ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_WHEEL_STOP_ELO         ; M3    ; 2        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_1                       ; M10   ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_2                       ; L9    ; 4        ; 51           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_3                       ; T13   ; 4        ; 49           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_4                       ; T12   ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_5                       ; P13   ; 4        ; 51           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_6                       ; P12   ; 4        ; 51           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_7                       ; M11   ; 4        ; 69           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_8                       ; L10   ; 4        ; 69           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; L_LED_DIN                   ; J15   ; 6        ; 78           ; 30           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; L_TOOL_EX_LED_DIN           ; P14   ; 5        ; 78           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MISO0                       ; B3    ; 8        ; 22           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; OPEN_ELO_REQUEST            ; R10   ; 3        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ROBOT_ESTOP_LED_DIN         ; G15   ; 6        ; 78           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; R_LED_DIN                   ; B2    ; 1A       ; 0            ; 35           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; R_TOOL_EX_LED_DIN           ; J5    ; 1B       ; 0            ; 27           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPARE1_ANALOG_SW_0_SEL_FPGA ; T7    ; 3        ; 26           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPARE1_ANALOG_SW_1_SEL_FPGA ; T6    ; 3        ; 26           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPARE1_ANALOG_SW_SEL_FPGA   ; R7    ; 3        ; 29           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPARE1_DIFF2                ; R3    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPARE1_DIFF3                ; R2    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPARE1_IO2_FPGA             ; T9    ; 3        ; 29           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPARE1_IO3_FPGA             ; R9    ; 3        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPARE2_ANALOG_SW_0_SEL_FPGA ; P6    ; 3        ; 29           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPARE2_ANALOG_SW_1_SEL_FPGA ; T8    ; 3        ; 26           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPARE2_ANALOG_SW_SEL_FPGA   ; R8    ; 3        ; 29           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPARE2_DIFF2                ; T3    ; 3        ; 18           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPARE2_DIFF3                ; T2    ; 3        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPARE2_IO2_FPGA             ; P2    ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPARE2_IO3_FPGA             ; R1    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_LED_DIN                   ; E1    ; 1A       ; 0            ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TEENSY_FPGA_L_RX            ; B6    ; 8        ; 26           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TEENSY_FPGA_R_RX            ; B9    ; 8        ; 26           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Teensy_FPGA_SP0             ; D14   ; 6        ; 78           ; 49           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Teensy_FPGA_SP1             ; C14   ; 6        ; 78           ; 49           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Teensy_FPGA_SP2             ; D15   ; 6        ; 78           ; 49           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                    ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------+
; SCL_ADC ; F16   ; 6        ; 78           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|scl~1 (inverted)        ;
; SDA_ADC ; G11   ; 6        ; 78           ; 36           ; 22           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|Selector29~0 (inverted) ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                        ;
+----------+----------------------------------------------------+--------------------------------+--------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name   ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+--------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~       ; Dual Purpose Pin ;
; H3       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~       ; Dual Purpose Pin ;
; G1       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~       ; Dual Purpose Pin ;
; H1       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~       ; Dual Purpose Pin ;
; B10      ; DIFFIO_RX_T42n, DIFFOUT_T42n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; CPU_RESETn         ; Dual Purpose Pin ;
; B8       ; DIFFIO_RX_T44p, DIFFOUT_T44p, DEV_OE, Low_Speed    ; Use as regular IO              ; FPGA4V_DIS         ; Dual Purpose Pin ;
; F8       ; CONFIG_SEL, Low_Speed                              ; Use as regular IO              ; CONFIG_SEL         ; Dual Purpose Pin ;
; E8       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~   ; Dual Purpose Pin ;
; C5       ; DIFFIO_RX_T48n, DIFFOUT_T48n, CRC_ERROR, Low_Speed ; Use as regular IO              ; L_SCU_INVALIDn     ; Dual Purpose Pin ;
; F7       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~   ; Dual Purpose Pin ;
; E7       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~ ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+--------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 15 / 16 ( 94 % )  ; 3.3V          ; --           ;
; 1B       ; 8 / 10 ( 80 % )   ; 3.3V          ; --           ;
; 2        ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ;
; 3        ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 10 / 12 ( 83 % )  ; 3.3V          ; --           ;
; 5        ; 15 / 20 ( 75 % )  ; 3.3V          ; --           ;
; 6        ; 27 / 28 ( 96 % )  ; 3.3V          ; --           ;
; 7        ; 12 / 12 ( 100 % ) ; 3.3V          ; --           ;
; 8        ; 28 / 32 ( 88 % )  ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                      ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 495        ; 8        ; MOSI0                                          ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 493        ; 8        ; SCK0                                           ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 498        ; 8        ; CS0                                            ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 491        ; 8        ; R_ROBOT_DIFF_SP2                               ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8        ; FPGA_INT                                       ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 485        ; 8        ; FPGA_FAULT                                     ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 483        ; 8        ; TEENSY_FPGA_R_TX                               ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 477        ; 8        ; FLA_PWR_DIS                                    ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 473        ; 8        ; MICCB_SP_IN_A_F                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 450        ; 7        ; FPGA13                                         ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 421        ; 7        ; L_EEF_SER_IN_ER                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 423        ; 7        ; R_4MB_SER_IN_SE                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 13         ; 1A       ; L_SER_RX_ER                                    ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ; 11         ; 1A       ; R_LED_DIN                                      ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B3       ; 496        ; 8        ; MISO0                                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 489        ; 8        ; R_ROBOT_DIFF_SP1                               ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 488        ; 8        ; RST_WD                                         ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 484        ; 8        ; TEENSY_FPGA_L_RX                               ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 478        ; 8        ; MICCB_SP_IN_B_F                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 476        ; 8        ; FPGA4V_DIS                                     ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 481        ; 8        ; TEENSY_FPGA_R_RX                               ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 474        ; 8        ; CPU_RESETn                                     ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 471        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 469        ; 8        ; R_WHEEL_SENS_A2_OUT2_BUFF                      ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 448        ; 7        ; FPGA2                                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B15      ; 345        ; 6        ; FPGA_L_ROBOT_RX                                ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B16      ; 347        ; 6        ; FPGA_R_ROBOT_RX                                ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 15         ; 1A       ; R_SCU_Invalid_n                                ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 9          ; 1A       ; BIT_SSR_SW                                     ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 3          ; 1A       ; B_24V_R_EN                                     ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C4       ; 1          ; 1A       ; A_24V_R_EN                                     ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C5       ; 490        ; 8        ; L_SCU_INVALIDn                                 ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C6       ; 486        ; 8        ; TEENSY_FPGA_L_TX                               ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; C9       ; 466        ; 8        ; R_WHEEL_SENS_A1_OUT1_BUFF                      ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; C12      ; 391        ; 7        ; L_WHEEL_SENS_A2_OUT2_BUFF                      ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 389        ; 7        ; L_WHEEL_SENS_A2_OUT1_BUFF                      ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 386        ; 6        ; Teensy_FPGA_SP1                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C15      ; 387        ; 6        ; FPGA7                                          ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 330        ; 6        ; L_NC_switch_TOOL_EX_FPGA                       ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 14         ; 1A       ; L_M5B_SER_IN_ER                                ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ;          ; VCCD_PLL3                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; --       ; VCCA3                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D7       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; D8       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; D9       ; 464        ; 8        ; FPGA1                                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; D11      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; D12      ; 388        ; 7        ; L_WHEEL_SENS_A1_OUT1_BUFF                      ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 384        ; 6        ; Teensy_FPGA_SP0                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D15      ; 385        ; 6        ; Teensy_FPGA_SP2                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 328        ; 6        ; FPGA6                                          ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 12         ; 1A       ; S_LED_DIN                                      ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 5          ; 1A       ; A_35V_R_EN                                     ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ;            ; --       ; VCCA3                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; E5       ;            ; --       ; VCCA3                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E7       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 470        ; 8        ; R_WHEEL_SENS_A2_OUT1_BUFF                      ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 446        ; 7        ; FPGA3                                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 390        ; 7        ; L_WHEEL_SENS_A1_OUT2_BUFF                      ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ; --       ; VCCA2                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E14      ; 350        ; 6        ; FPGA12                                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E15      ; 349        ; 6        ; FAN1_PWM                                       ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 351        ; 6        ; FAN2_PWM                                       ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 10         ; 1A       ; TEENSY_LEDS_STRIP_DO                           ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 7          ; 1A       ; B_35V_R_EN                                     ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F4       ; 2          ; 1A       ; B_24V_L_EN                                     ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F5       ; 0          ; 1A       ; A_24V_L_EN                                     ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 480        ; 8        ; CONFIG_SEL                                     ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 468        ; 8        ; R_WHEEL_SENS_A1_OUT2_BUFF                      ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 444        ; 7        ; FPGA4                                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 420        ; 7        ; R_WHEEL_SENS_SPARE_OUT1_BUFF                   ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 422        ; 7        ; PS_PG_FPGA                                     ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F14      ; 348        ; 6        ; FPGA_R_ROBOT_TX                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F16      ; 339        ; 6        ; SCL_ADC                                        ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 36         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; G2       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G4       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G5       ; 6          ; 1A       ; B_35V_L_EN                                     ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G11      ; 344        ; 6        ; SDA_ADC                                        ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 346        ; 6        ; FPGA_L_ROBOT_TX                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G13      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G14      ; 336        ; 6        ; FAN2_TACHO_BUFF                                ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G15      ; 338        ; 6        ; ROBOT_ESTOP_LED_DIN                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 38         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 32         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 34         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 3.3 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H4       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; H5       ; 4          ; 1A       ; A_35V_L_EN                                     ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 42         ; 1B       ; L_4MB_SER_IN_ER                                ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; H9       ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; H11      ; 332        ; 6        ; R_M5B_SER_IN_SE                                ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H12      ; 334        ; 6        ; FAN1_TACHO_BUFF                                ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H13      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; H15      ; 325        ; 6        ; R_EEF_SER_IN_SE                                ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H16      ; 327        ; 6        ; FPGA5                                          ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ; 46         ; 1B       ; FPGA_R_SP_TX                                   ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 44         ; 1B       ; FPGA_L_SP_TX                                   ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J4       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; J5       ; 40         ; 1B       ; R_TOOL_EX_LED_DIN                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J6       ; 72         ; 2        ; R_WHEEL_SENS_SPARE_OUT2_BUFF                   ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J11      ; 320        ; 6        ; FPGA11                                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 322        ; 6        ; MICCB_SPARE_IO3                                ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; J14      ; 321        ; 6        ; MicCB_ESTOP_OPEN_REQUEST                       ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 324        ; 6        ; L_LED_DIN                                      ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 326        ; 6        ; MICCB_SPARE_IO0                                ; input  ; 3.3 V Schmitt Trigger ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K2       ; 59         ; 2        ; FPGA_DIAG_ACT                                  ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; K5       ; 84         ; 2        ; L_POS_SENS_1_OUT2_BUFF                         ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 74         ; 2        ; L_WHEEL_SENS_SPARE_OUT1_BUFF                   ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ; 304        ; 5        ; L_NO_switch_TOOL_EX_FPGA                       ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; K14      ; 308        ; 5        ; L_POS_SENS_0_OUT1_BUFF                         ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K15      ; 323        ; 6        ; MICCB_SPARE_IO1                                ; input  ; 3.3 V Schmitt Trigger ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L1       ; 57         ; 2        ; FPGA_ESTOP_REQ                                 ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 75         ; 2        ; R_POS_SENS_0_OUT1_BUFF                         ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 58         ; 2        ; CLK_100M                                       ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCCA1                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 86         ; 2        ; R_POS_SENS_1_OUT2_BUFF                         ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 130        ; 3        ; SPARE1_DIFF1                                   ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 154        ; 3        ; FPGA10                                         ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ; 198        ; 4        ; LED_2                                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; L10      ; 242        ; 4        ; LED_8                                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 292        ; 5        ; ESTOP_STATUS_FAIL                              ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L12      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L15      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 311        ; 5        ; FPGA8                                          ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 77         ; 2        ; L_POS_SENS_1_OUT1_BUFF                         ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 73         ; 2        ; L_WHEEL_SENS_SPARE_OUT2_BUFF                   ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 56         ; 2        ; FPGA_WHEEL_STOP_ELO                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; VCCD_PLL1                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ; 128        ; 3        ; SPARE1_DIFF0                                   ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 152        ; 3        ; FPGA9                                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 164        ; 3        ; ESTOP_STATUS                                   ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 166        ; 3        ; MICCB_SPARE_IO2                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 196        ; 4        ; LED_1                                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 240        ; 4        ; LED_7                                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ;            ; --       ; VCCA4                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; M14      ; 299        ; 5        ; MICCB_GEN_SYNC_FAIL                            ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M15      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 79         ; 2        ; R_POS_SENS_1_OUT1_BUFF                         ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 76         ; 2        ; L_POS_SENS_0_OUT2_BUFF                         ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 120        ; 2        ; L_POS_SENS_OUT1_BUFF                           ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 122        ; 2        ; R_POS_SENS_OUT1_BUFF                           ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N5       ; 126        ; 3        ; SPARE2_IO1_FPGA                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N8       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N11      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; VCCD_PLL4                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 296        ; 5        ; R_EEF_SER_IN_ER                                ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N16      ; 300        ; 5        ; R_NO_switch_TOOL_EX_FPGA                       ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 78         ; 2        ; R_POS_SENS_0_OUT2_BUFF                         ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 125        ; 3        ; SPARE2_IO2_FPGA                                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P4       ; 124        ; 3        ; SPARE2_IO0_FPGA                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P5       ; 134        ; 3        ; SPARE2_DIFF1                                   ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P6       ; 158        ; 3        ; SPARE2_ANALOG_SW_0_SEL_FPGA                    ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P8       ; 162        ; 3        ; SPARE1_IO1_FPGA                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 160        ; 3        ; SPARE1_IO0_FPGA                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ; 192        ; 4        ; MICCB_GEN_SYNC_FPGA                            ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P11      ; 194        ; 4        ; ESTOP_DELAY                                    ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 202        ; 4        ; LED_6                                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P13      ; 200        ; 4        ; LED_5                                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P14      ; 244        ; 5        ; L_TOOL_EX_LED_DIN                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P15      ; 298        ; 5        ; L_EEF_SER_IN_SE                                ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 302        ; 5        ; R_NC_switch_TOOL_EX_FPGA                       ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 127        ; 3        ; SPARE2_IO3_FPGA                                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; R2       ; 131        ; 3        ; SPARE1_DIFF3                                   ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; R3       ; 129        ; 3        ; SPARE1_DIFF2                                   ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 132        ; 3        ; SPARE2_DIFF0                                   ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 150        ; 3        ; R_POS_SENS_OUT2_BUFF                           ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 148        ; 3        ; L_POS_SENS_OUT2_BUFF                           ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 156        ; 3        ; SPARE1_ANALOG_SW_SEL_FPGA                      ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 159        ; 3        ; SPARE2_ANALOG_SW_SEL_FPGA                      ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 163        ; 3        ; SPARE1_IO3_FPGA                                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 170        ; 3        ; OPEN_ELO_REQUEST                               ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R14      ; 246        ; 5        ; R_SER_RX_ER                                    ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R15      ; 301        ; 5        ; L_M5B_SER_IN_SE                                ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R16      ; 303        ; 5        ; R_M5B_SER_IN_ER                                ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T2       ; 135        ; 3        ; SPARE2_DIFF3                                   ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 133        ; 3        ; SPARE2_DIFF2                                   ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 151        ; 3        ; SSR_ON_FPGA                                    ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 149        ; 3        ; L_ROBOT_DIFF_SP2                               ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 155        ; 3        ; SPARE1_ANALOG_SW_1_SEL_FPGA                    ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 153        ; 3        ; SPARE1_ANALOG_SW_0_SEL_FPGA                    ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 157        ; 3        ; SPARE2_ANALOG_SW_1_SEL_FPGA                    ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 161        ; 3        ; SPARE1_IO2_FPGA                                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T11      ; 168        ; 3        ; ESTOP_OPEN_REQUEST                             ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 199        ; 4        ; LED_4                                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 197        ; 4        ; LED_3                                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 245        ; 5        ; R_4MB_SER_IN_ER                                ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T15      ; 247        ; 5        ; L_4MB_SER_IN_SE                                ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+-----------------------------+------------------------+
; Pin Name                    ; Reason                 ;
+-----------------------------+------------------------+
; A_24V_L_EN                  ; Missing drive strength ;
; B_24V_L_EN                  ; Missing drive strength ;
; A_24V_R_EN                  ; Missing drive strength ;
; B_24V_R_EN                  ; Missing drive strength ;
; A_35V_L_EN                  ; Missing drive strength ;
; B_35V_L_EN                  ; Missing drive strength ;
; A_35V_R_EN                  ; Missing drive strength ;
; B_35V_R_EN                  ; Missing drive strength ;
; BIT_SSR_SW                  ; Missing drive strength ;
; ESTOP_DELAY                 ; Missing drive strength ;
; FAN1_PWM                    ; Missing drive strength ;
; FAN2_PWM                    ; Missing drive strength ;
; FPGA4V_DIS                  ; Missing drive strength ;
; FPGA_DIAG_ACT               ; Missing drive strength ;
; FPGA_ESTOP_REQ              ; Missing drive strength ;
; FPGA_FAULT                  ; Missing drive strength ;
; FPGA_INT                    ; Missing drive strength ;
; FPGA_L_ROBOT_TX             ; Missing drive strength ;
; FPGA_L_SP_TX                ; Missing drive strength ;
; FPGA_R_ROBOT_TX             ; Missing drive strength ;
; FPGA_R_SP_TX                ; Missing drive strength ;
; FPGA_WHEEL_STOP_ELO         ; Missing drive strength ;
; FPGA1                       ; Missing drive strength ;
; FPGA10                      ; Missing drive strength ;
; FPGA11                      ; Missing drive strength ;
; FPGA12                      ; Missing drive strength ;
; FPGA13                      ; Missing drive strength ;
; FPGA2                       ; Missing drive strength ;
; FPGA3                       ; Missing drive strength ;
; FPGA4                       ; Missing drive strength ;
; FPGA5                       ; Missing drive strength ;
; FPGA6                       ; Missing drive strength ;
; FPGA7                       ; Missing drive strength ;
; FPGA8                       ; Missing drive strength ;
; FPGA9                       ; Missing drive strength ;
; L_TOOL_EX_LED_DIN           ; Missing drive strength ;
; L_LED_DIN                   ; Missing drive strength ;
; LED_1                       ; Missing drive strength ;
; LED_2                       ; Missing drive strength ;
; LED_3                       ; Missing drive strength ;
; LED_4                       ; Missing drive strength ;
; LED_5                       ; Missing drive strength ;
; LED_6                       ; Missing drive strength ;
; LED_7                       ; Missing drive strength ;
; LED_8                       ; Missing drive strength ;
; MISO0                       ; Missing drive strength ;
; TEENSY_FPGA_R_RX            ; Missing drive strength ;
; TEENSY_FPGA_L_RX            ; Missing drive strength ;
; OPEN_ELO_REQUEST            ; Missing drive strength ;
; R_TOOL_EX_LED_DIN           ; Missing drive strength ;
; R_LED_DIN                   ; Missing drive strength ;
; ROBOT_ESTOP_LED_DIN         ; Missing drive strength ;
; S_LED_DIN                   ; Missing drive strength ;
; SPARE1_ANALOG_SW_0_SEL_FPGA ; Missing drive strength ;
; SPARE1_ANALOG_SW_1_SEL_FPGA ; Missing drive strength ;
; SPARE1_ANALOG_SW_SEL_FPGA   ; Missing drive strength ;
; SPARE1_DIFF2                ; Missing drive strength ;
; SPARE1_DIFF3                ; Missing drive strength ;
; SPARE1_IO2_FPGA             ; Missing drive strength ;
; SPARE1_IO3_FPGA             ; Missing drive strength ;
; SPARE2_ANALOG_SW_0_SEL_FPGA ; Missing drive strength ;
; SPARE2_ANALOG_SW_1_SEL_FPGA ; Missing drive strength ;
; SPARE2_ANALOG_SW_SEL_FPGA   ; Missing drive strength ;
; SPARE2_DIFF2                ; Missing drive strength ;
; SPARE2_DIFF3                ; Missing drive strength ;
; SPARE2_IO2_FPGA             ; Missing drive strength ;
; SPARE2_IO3_FPGA             ; Missing drive strength ;
; Teensy_FPGA_SP0             ; Missing drive strength ;
; Teensy_FPGA_SP1             ; Missing drive strength ;
; Teensy_FPGA_SP2             ; Missing drive strength ;
; SCL_ADC                     ; Missing drive strength ;
; SDA_ADC                     ; Missing drive strength ;
+-----------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                     ; Entity Name         ; Library Name ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |RCB_TOP                                               ; 1654 (13)   ; 985 (0)                   ; 0 (0)         ; 24576       ; 6    ; 1          ; 0            ; 0       ; 0         ; 156  ; 0            ; 669 (13)     ; 185 (0)           ; 800 (0)          ; 0          ; |RCB_TOP                                                                                                                                                ; RCB_TOP             ; work         ;
;    |ADC_Master:ADC_Master_inst|                        ; 225 (87)    ; 75 (40)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (47)     ; 2 (1)             ; 73 (39)          ; 0          ; |RCB_TOP|ADC_Master:ADC_Master_inst                                                                                                                     ; ADC_Master          ; work         ;
;       |i2c_master:i2c_comm|                            ; 84 (84)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 1 (1)             ; 34 (34)          ; 0          ; |RCB_TOP|ADC_Master:ADC_Master_inst|i2c_master:i2c_comm                                                                                                 ; i2c_master          ; work         ;
;       |lpm_divide:Mod0|                                ; 54 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |RCB_TOP|ADC_Master:ADC_Master_inst|lpm_divide:Mod0                                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_ckl:auto_generated|               ; 54 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |RCB_TOP|ADC_Master:ADC_Master_inst|lpm_divide:Mod0|lpm_divide_ckl:auto_generated                                                                       ; lpm_divide_ckl      ; work         ;
;             |sign_div_unsign_bkh:divider|              ; 54 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |RCB_TOP|ADC_Master:ADC_Master_inst|lpm_divide:Mod0|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider                                           ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_0fe:divider|                 ; 54 (54)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 0 (0)             ; 0 (0)            ; 0          ; |RCB_TOP|ADC_Master:ADC_Master_inst|lpm_divide:Mod0|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider                     ; alt_u_div_0fe       ; work         ;
;    |UART_TOP:L_UART_TOP_inst|                          ; 552 (0)     ; 330 (0)                   ; 0 (0)         ; 12288       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 222 (0)      ; 39 (0)            ; 291 (0)          ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst                                                                                                                       ; UART_TOP            ; work         ;
;       |RX_FIFO:RX_FIFO_inst0|                          ; 64 (0)      ; 40 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0                                                                                                 ; RX_FIFO             ; work         ;
;          |scfifo:scfifo_component|                     ; 64 (0)      ; 40 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component                                                                         ; scfifo              ; work         ;
;             |scfifo_bn21:auto_generated|               ; 64 (0)      ; 40 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated                                              ; scfifo_bn21         ; work         ;
;                |a_dpfifo_ue21:dpfifo|                  ; 64 (35)     ; 40 (14)                   ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (21)      ; 0 (0)             ; 40 (14)          ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo                         ; a_dpfifo_ue21       ; work         ;
;                   |altsyncram_llg1:FIFOram|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ; altsyncram_llg1     ; work         ;
;                   |cntr_4l6:usedw_counter|             ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter  ; cntr_4l6            ; work         ;
;                   |cntr_nka:rd_ptr_msb|                ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb     ; cntr_nka            ; work         ;
;                   |cntr_oka:wr_ptr|                    ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr         ; cntr_oka            ; work         ;
;       |RX_FIFO:RX_FIFO_inst1|                          ; 64 (0)      ; 40 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1                                                                                                 ; RX_FIFO             ; work         ;
;          |scfifo:scfifo_component|                     ; 64 (0)      ; 40 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component                                                                         ; scfifo              ; work         ;
;             |scfifo_bn21:auto_generated|               ; 64 (0)      ; 40 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated                                              ; scfifo_bn21         ; work         ;
;                |a_dpfifo_ue21:dpfifo|                  ; 64 (35)     ; 40 (14)                   ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (21)      ; 0 (0)             ; 40 (14)          ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo                         ; a_dpfifo_ue21       ; work         ;
;                   |altsyncram_llg1:FIFOram|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ; altsyncram_llg1     ; work         ;
;                   |cntr_4l6:usedw_counter|             ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter  ; cntr_4l6            ; work         ;
;                   |cntr_nka:rd_ptr_msb|                ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb     ; cntr_nka            ; work         ;
;                   |cntr_oka:wr_ptr|                    ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr         ; cntr_oka            ; work         ;
;       |RX_FIFO:RX_FIFO_inst2|                          ; 64 (0)      ; 40 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2                                                                                                 ; RX_FIFO             ; work         ;
;          |scfifo:scfifo_component|                     ; 64 (0)      ; 40 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component                                                                         ; scfifo              ; work         ;
;             |scfifo_bn21:auto_generated|               ; 64 (0)      ; 40 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated                                              ; scfifo_bn21         ; work         ;
;                |a_dpfifo_ue21:dpfifo|                  ; 64 (35)     ; 40 (14)                   ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (21)      ; 0 (0)             ; 40 (14)          ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo                         ; a_dpfifo_ue21       ; work         ;
;                   |altsyncram_llg1:FIFOram|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ; altsyncram_llg1     ; work         ;
;                   |cntr_4l6:usedw_counter|             ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter  ; cntr_4l6            ; work         ;
;                   |cntr_nka:rd_ptr_msb|                ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb     ; cntr_nka            ; work         ;
;                   |cntr_oka:wr_ptr|                    ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr         ; cntr_oka            ; work         ;
;       |RX_Slave:RX_Slave0|                             ; 46 (46)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 21 (21)          ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0                                                                                                    ; RX_Slave            ; work         ;
;       |RX_Slave:RX_Slave1|                             ; 46 (46)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 21 (21)          ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1                                                                                                    ; RX_Slave            ; work         ;
;       |RX_Slave:RX_Slave2|                             ; 47 (47)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 1 (1)             ; 20 (20)          ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2                                                                                                    ; RX_Slave            ; work         ;
;       |TX_Master:TX_Master_inst|                       ; 87 (87)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 3 (3)             ; 35 (35)          ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst                                                                                              ; TX_Master           ; work         ;
;       |UART:RX_UART0|                                  ; 34 (2)      ; 29 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 10 (1)            ; 19 (1)           ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0                                                                                                         ; UART                ; work         ;
;          |UART_DEBOUNCER:\use_debouncer_g:debouncer_i| ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i                                                             ; UART_DEBOUNCER      ; work         ;
;          |UART_RX:uart_rx_i|                           ; 28 (19)     ; 23 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 7 (7)             ; 16 (10)          ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i                                                                                       ; UART_RX             ; work         ;
;             |UART_CLK_DIV:rx_clk_divider_i|            ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i                                                         ; UART_CLK_DIV        ; work         ;
;       |UART:RX_UART1|                                  ; 34 (2)      ; 29 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 10 (1)            ; 19 (1)           ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1                                                                                                         ; UART                ; work         ;
;          |UART_DEBOUNCER:\use_debouncer_g:debouncer_i| ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i                                                             ; UART_DEBOUNCER      ; work         ;
;          |UART_RX:uart_rx_i|                           ; 28 (19)     ; 23 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 7 (7)             ; 16 (10)          ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i                                                                                       ; UART_RX             ; work         ;
;             |UART_CLK_DIV:rx_clk_divider_i|            ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i                                                         ; UART_CLK_DIV        ; work         ;
;       |UART:RX_UART2|                                  ; 35 (2)      ; 29 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 11 (1)            ; 18 (1)           ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2                                                                                                         ; UART                ; work         ;
;          |UART_DEBOUNCER:\use_debouncer_g:debouncer_i| ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_DEBOUNCER:\use_debouncer_g:debouncer_i                                                             ; UART_DEBOUNCER      ; work         ;
;          |UART_RX:uart_rx_i|                           ; 29 (20)     ; 23 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (3)        ; 8 (8)             ; 15 (9)           ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i                                                                                       ; UART_RX             ; work         ;
;             |UART_CLK_DIV:rx_clk_divider_i|            ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i                                                         ; UART_CLK_DIV        ; work         ;
;       |UART:TEENSY_TX_UART|                            ; 31 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 4 (0)             ; 18 (0)           ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART                                                                                                   ; UART                ; work         ;
;          |UART_TX:uart_tx_i|                           ; 31 (23)     ; 22 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (6)        ; 4 (4)             ; 18 (13)          ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i                                                                                 ; UART_TX             ; work         ;
;             |UART_CLK_DIV:tx_clk_divider_i|            ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i                                                   ; UART_CLK_DIV        ; work         ;
;    |UART_TOP:R_UART_TOP_inst|                          ; 548 (0)     ; 330 (0)                   ; 0 (0)         ; 12288       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 218 (0)      ; 35 (0)            ; 295 (0)          ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst                                                                                                                       ; UART_TOP            ; work         ;
;       |RX_FIFO:RX_FIFO_inst0|                          ; 64 (0)      ; 40 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0                                                                                                 ; RX_FIFO             ; work         ;
;          |scfifo:scfifo_component|                     ; 64 (0)      ; 40 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component                                                                         ; scfifo              ; work         ;
;             |scfifo_bn21:auto_generated|               ; 64 (0)      ; 40 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated                                              ; scfifo_bn21         ; work         ;
;                |a_dpfifo_ue21:dpfifo|                  ; 64 (35)     ; 40 (14)                   ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (21)      ; 0 (0)             ; 40 (14)          ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo                         ; a_dpfifo_ue21       ; work         ;
;                   |altsyncram_llg1:FIFOram|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ; altsyncram_llg1     ; work         ;
;                   |cntr_4l6:usedw_counter|             ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter  ; cntr_4l6            ; work         ;
;                   |cntr_nka:rd_ptr_msb|                ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb     ; cntr_nka            ; work         ;
;                   |cntr_oka:wr_ptr|                    ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr         ; cntr_oka            ; work         ;
;       |RX_FIFO:RX_FIFO_inst1|                          ; 64 (0)      ; 40 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1                                                                                                 ; RX_FIFO             ; work         ;
;          |scfifo:scfifo_component|                     ; 64 (0)      ; 40 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component                                                                         ; scfifo              ; work         ;
;             |scfifo_bn21:auto_generated|               ; 64 (0)      ; 40 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated                                              ; scfifo_bn21         ; work         ;
;                |a_dpfifo_ue21:dpfifo|                  ; 64 (35)     ; 40 (14)                   ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (21)      ; 0 (0)             ; 40 (14)          ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo                         ; a_dpfifo_ue21       ; work         ;
;                   |altsyncram_llg1:FIFOram|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ; altsyncram_llg1     ; work         ;
;                   |cntr_4l6:usedw_counter|             ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter  ; cntr_4l6            ; work         ;
;                   |cntr_nka:rd_ptr_msb|                ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb     ; cntr_nka            ; work         ;
;                   |cntr_oka:wr_ptr|                    ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr         ; cntr_oka            ; work         ;
;       |RX_FIFO:RX_FIFO_inst2|                          ; 64 (0)      ; 40 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2                                                                                                 ; RX_FIFO             ; work         ;
;          |scfifo:scfifo_component|                     ; 64 (0)      ; 40 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component                                                                         ; scfifo              ; work         ;
;             |scfifo_bn21:auto_generated|               ; 64 (0)      ; 40 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated                                              ; scfifo_bn21         ; work         ;
;                |a_dpfifo_ue21:dpfifo|                  ; 64 (35)     ; 40 (14)                   ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (21)      ; 0 (0)             ; 40 (14)          ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo                         ; a_dpfifo_ue21       ; work         ;
;                   |altsyncram_llg1:FIFOram|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ; altsyncram_llg1     ; work         ;
;                   |cntr_4l6:usedw_counter|             ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter  ; cntr_4l6            ; work         ;
;                   |cntr_nka:rd_ptr_msb|                ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb     ; cntr_nka            ; work         ;
;                   |cntr_oka:wr_ptr|                    ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr         ; cntr_oka            ; work         ;
;       |RX_Slave:RX_Slave0|                             ; 46 (46)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 22 (22)          ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave0                                                                                                    ; RX_Slave            ; work         ;
;       |RX_Slave:RX_Slave1|                             ; 46 (46)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 21 (21)          ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave1                                                                                                    ; RX_Slave            ; work         ;
;       |RX_Slave:RX_Slave2|                             ; 46 (46)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 21 (21)          ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave2                                                                                                    ; RX_Slave            ; work         ;
;       |TX_Master:TX_Master_inst|                       ; 84 (84)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (46)      ; 0 (0)             ; 38 (38)          ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst                                                                                              ; TX_Master           ; work         ;
;       |UART:RX_UART0|                                  ; 35 (2)      ; 29 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 10 (1)            ; 19 (1)           ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0                                                                                                         ; UART                ; work         ;
;          |UART_DEBOUNCER:\use_debouncer_g:debouncer_i| ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i                                                             ; UART_DEBOUNCER      ; work         ;
;          |UART_RX:uart_rx_i|                           ; 29 (20)     ; 23 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (3)        ; 7 (7)             ; 16 (10)          ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i                                                                                       ; UART_RX             ; work         ;
;             |UART_CLK_DIV:rx_clk_divider_i|            ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i                                                         ; UART_CLK_DIV        ; work         ;
;       |UART:RX_UART1|                                  ; 34 (2)      ; 29 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 10 (1)            ; 19 (1)           ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1                                                                                                         ; UART                ; work         ;
;          |UART_DEBOUNCER:\use_debouncer_g:debouncer_i| ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i                                                             ; UART_DEBOUNCER      ; work         ;
;          |UART_RX:uart_rx_i|                           ; 28 (19)     ; 23 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 7 (7)             ; 16 (10)          ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i                                                                                       ; UART_RX             ; work         ;
;             |UART_CLK_DIV:rx_clk_divider_i|            ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i                                                         ; UART_CLK_DIV        ; work         ;
;       |UART:RX_UART2|                                  ; 35 (2)      ; 29 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 11 (1)            ; 18 (1)           ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2                                                                                                         ; UART                ; work         ;
;          |UART_DEBOUNCER:\use_debouncer_g:debouncer_i| ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_DEBOUNCER:\use_debouncer_g:debouncer_i                                                             ; UART_DEBOUNCER      ; work         ;
;          |UART_RX:uart_rx_i|                           ; 29 (20)     ; 23 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (3)        ; 8 (8)             ; 15 (9)           ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i                                                                                       ; UART_RX             ; work         ;
;             |UART_CLK_DIV:rx_clk_divider_i|            ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i                                                         ; UART_CLK_DIV        ; work         ;
;       |UART:TEENSY_TX_UART|                            ; 31 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 4 (0)             ; 18 (0)           ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART                                                                                                   ; UART                ; work         ;
;          |UART_TX:uart_tx_i|                           ; 31 (23)     ; 22 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (6)        ; 4 (4)             ; 18 (13)          ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i                                                                                 ; UART_TX             ; work         ;
;             |UART_CLK_DIV:tx_clk_divider_i|            ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i                                                   ; UART_CLK_DIV        ; work         ;
;    |rcb_registers:i_rcb_registers|                     ; 175 (175)   ; 144 (144)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 60 (60)           ; 91 (91)          ; 0          ; |RCB_TOP|rcb_registers:i_rcb_registers                                                                                                                  ; rcb_registers       ; work         ;
;    |rcb_spi:rcb_spi_inst|                              ; 227 (227)   ; 106 (106)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 49 (49)           ; 136 (136)        ; 0          ; |RCB_TOP|rcb_spi:rcb_spi_inst                                                                                                                           ; rcb_spi             ; work         ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                          ;
+------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; RST_WD                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; A_24V_L_EN                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; B_24V_L_EN                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A_24V_R_EN                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; B_24V_R_EN                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A_35V_L_EN                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; B_35V_L_EN                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A_35V_R_EN                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; B_35V_R_EN                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BIT_SSR_SW                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONFIG_SEL                   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; CPU_RESETn                   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ESTOP_DELAY                  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ESTOP_OPEN_REQUEST           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ESTOP_STATUS                 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ESTOP_STATUS_FAIL            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; FAN1_PWM                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FAN1_TACHO_BUFF              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; FAN2_PWM                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FAN2_TACHO_BUFF              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; FLA_PWR_DIS                  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA4V_DIS                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_DIAG_ACT                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_ESTOP_REQ               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_FAULT                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_INT                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_L_ROBOT_RX              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_L_ROBOT_TX              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_L_SP_TX                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_R_ROBOT_RX              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_R_ROBOT_TX              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_R_SP_TX                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_WHEEL_STOP_ELO          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA1                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA10                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA11                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA12                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA13                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA2                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA3                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA4                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA5                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA6                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA7                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA8                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA9                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; L_TOOL_EX_LED_DIN            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; L_4MB_SER_IN_ER              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; L_EEF_SER_IN_ER              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; L_LED_DIN                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; L_M5B_SER_IN_ER              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; L_ROBOT_DIFF_SP2             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; L_SCU_INVALIDn               ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; L_SER_RX_ER                  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LED_1                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_2                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_3                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_4                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_5                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_6                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_7                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_8                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MICCB_SP_IN_A_F              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; MICCB_SP_IN_B_F              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; MicCB_ESTOP_OPEN_REQUEST     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; MICCB_GEN_SYNC_FAIL          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; MICCB_GEN_SYNC_FPGA          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; MICCB_SPARE_IO0              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; MICCB_SPARE_IO1              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; MICCB_SPARE_IO2              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; MICCB_SPARE_IO3              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; MISO0                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEENSY_FPGA_R_RX             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEENSY_FPGA_R_TX             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; TEENSY_FPGA_L_RX             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEENSY_FPGA_L_TX             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; OPEN_ELO_REQUEST             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PS_PG_FPGA                   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; R_TOOL_EX_LED_DIN            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R_4MB_SER_IN_ER              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; R_EEF_SER_IN_ER              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; R_LED_DIN                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R_M5B_SER_IN_ER              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; R_ROBOT_DIFF_SP1             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; R_ROBOT_DIFF_SP2             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; R_SCU_Invalid_n              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; R_SER_RX_ER                  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ROBOT_ESTOP_LED_DIN          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_LED_DIN                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPARE1_ANALOG_SW_0_SEL_FPGA  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPARE1_ANALOG_SW_1_SEL_FPGA  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPARE1_ANALOG_SW_SEL_FPGA    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPARE1_DIFF0                 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SPARE1_DIFF1                 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SPARE1_DIFF2                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPARE1_DIFF3                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPARE1_IO0_FPGA              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SPARE1_IO1_FPGA              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SPARE1_IO2_FPGA              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPARE1_IO3_FPGA              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPARE2_ANALOG_SW_0_SEL_FPGA  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPARE2_ANALOG_SW_1_SEL_FPGA  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPARE2_ANALOG_SW_SEL_FPGA    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPARE2_DIFF0                 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SPARE2_DIFF1                 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SPARE2_DIFF2                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPARE2_DIFF3                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPARE2_IO0_FPGA              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SPARE2_IO1_FPGA              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SPARE2_IO2_FPGA              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPARE2_IO3_FPGA              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SSR_ON_FPGA                  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Teensy_FPGA_SP0              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Teensy_FPGA_SP1              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Teensy_FPGA_SP2              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SCL_ADC                      ; Bidir    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; SDA_ADC                      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CLK_100M                     ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; TEENSY_LEDS_STRIP_DO         ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; MOSI0                        ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; SCK0                         ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; CS0                          ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; R_M5B_SER_IN_SE              ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; R_4MB_SER_IN_SE              ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; R_EEF_SER_IN_SE              ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; L_M5B_SER_IN_SE              ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; L_4MB_SER_IN_SE              ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; L_EEF_SER_IN_SE              ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; L_POS_SENS_0_OUT1_BUFF       ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; R_POS_SENS_0_OUT1_BUFF       ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; L_POS_SENS_0_OUT2_BUFF       ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; R_POS_SENS_0_OUT2_BUFF       ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; L_POS_SENS_1_OUT1_BUFF       ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; R_POS_SENS_1_OUT1_BUFF       ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; L_POS_SENS_1_OUT2_BUFF       ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; R_POS_SENS_1_OUT2_BUFF       ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; L_POS_SENS_OUT1_BUFF         ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; R_POS_SENS_OUT1_BUFF         ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; L_POS_SENS_OUT2_BUFF         ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; R_POS_SENS_OUT2_BUFF         ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; L_WHEEL_SENS_A1_OUT1_BUFF    ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; R_WHEEL_SENS_A1_OUT1_BUFF    ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; L_WHEEL_SENS_A1_OUT2_BUFF    ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; R_WHEEL_SENS_A1_OUT2_BUFF    ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; L_WHEEL_SENS_A2_OUT1_BUFF    ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; R_WHEEL_SENS_A2_OUT1_BUFF    ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; R_NC_switch_TOOL_EX_FPGA     ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; L_WHEEL_SENS_A2_OUT2_BUFF    ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; R_WHEEL_SENS_A2_OUT2_BUFF    ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; R_NO_switch_TOOL_EX_FPGA     ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; L_WHEEL_SENS_SPARE_OUT1_BUFF ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; R_WHEEL_SENS_SPARE_OUT1_BUFF ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; L_NC_switch_TOOL_EX_FPGA     ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; L_WHEEL_SENS_SPARE_OUT2_BUFF ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; R_WHEEL_SENS_SPARE_OUT2_BUFF ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; L_NO_switch_TOOL_EX_FPGA     ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
+------------------------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                     ;
+----------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                  ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------+-------------------+---------+
; RST_WD                                                               ;                   ;         ;
; CONFIG_SEL                                                           ;                   ;         ;
; CPU_RESETn                                                           ;                   ;         ;
; ESTOP_OPEN_REQUEST                                                   ;                   ;         ;
; ESTOP_STATUS                                                         ;                   ;         ;
; ESTOP_STATUS_FAIL                                                    ;                   ;         ;
; FAN1_TACHO_BUFF                                                      ;                   ;         ;
; FAN2_TACHO_BUFF                                                      ;                   ;         ;
; FLA_PWR_DIS                                                          ;                   ;         ;
; FPGA_L_ROBOT_RX                                                      ;                   ;         ;
; FPGA_R_ROBOT_RX                                                      ;                   ;         ;
; L_4MB_SER_IN_ER                                                      ;                   ;         ;
; L_EEF_SER_IN_ER                                                      ;                   ;         ;
; L_M5B_SER_IN_ER                                                      ;                   ;         ;
; L_ROBOT_DIFF_SP2                                                     ;                   ;         ;
; L_SCU_INVALIDn                                                       ;                   ;         ;
; L_SER_RX_ER                                                          ;                   ;         ;
; MICCB_SP_IN_A_F                                                      ;                   ;         ;
; MICCB_SP_IN_B_F                                                      ;                   ;         ;
; MicCB_ESTOP_OPEN_REQUEST                                             ;                   ;         ;
; MICCB_GEN_SYNC_FAIL                                                  ;                   ;         ;
; MICCB_GEN_SYNC_FPGA                                                  ;                   ;         ;
; MICCB_SPARE_IO0                                                      ;                   ;         ;
; MICCB_SPARE_IO1                                                      ;                   ;         ;
; MICCB_SPARE_IO2                                                      ;                   ;         ;
; MICCB_SPARE_IO3                                                      ;                   ;         ;
; TEENSY_FPGA_R_TX                                                     ;                   ;         ;
; TEENSY_FPGA_L_TX                                                     ;                   ;         ;
; PS_PG_FPGA                                                           ;                   ;         ;
; R_4MB_SER_IN_ER                                                      ;                   ;         ;
; R_EEF_SER_IN_ER                                                      ;                   ;         ;
; R_M5B_SER_IN_ER                                                      ;                   ;         ;
; R_ROBOT_DIFF_SP1                                                     ;                   ;         ;
; R_ROBOT_DIFF_SP2                                                     ;                   ;         ;
; R_SCU_Invalid_n                                                      ;                   ;         ;
; R_SER_RX_ER                                                          ;                   ;         ;
; SPARE1_DIFF0                                                         ;                   ;         ;
; SPARE1_DIFF1                                                         ;                   ;         ;
; SPARE1_IO0_FPGA                                                      ;                   ;         ;
; SPARE1_IO1_FPGA                                                      ;                   ;         ;
; SPARE2_DIFF0                                                         ;                   ;         ;
; SPARE2_DIFF1                                                         ;                   ;         ;
; SPARE2_IO0_FPGA                                                      ;                   ;         ;
; SPARE2_IO1_FPGA                                                      ;                   ;         ;
; SSR_ON_FPGA                                                          ;                   ;         ;
; SCL_ADC                                                              ;                   ;         ;
;      - ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|stretch~0      ; 1                 ; 6       ;
; SDA_ADC                                                              ;                   ;         ;
; CLK_100M                                                             ;                   ;         ;
;      - rcb_registers:i_rcb_registers|MUX_Control[2]                  ; 1                 ; 0       ;
;      - rcb_registers:i_rcb_registers|MUX_Control[1]                  ; 1                 ; 0       ;
; TEENSY_LEDS_STRIP_DO                                                 ;                   ;         ;
;      - L_TOOL_EX_LED_DIN$latch                                       ; 0                 ; 6       ;
;      - L_LED_DIN$latch                                               ; 0                 ; 6       ;
;      - R_TOOL_EX_LED_DIN$latch                                       ; 0                 ; 6       ;
;      - R_LED_DIN$latch                                               ; 0                 ; 6       ;
;      - ROBOT_ESTOP_LED_DIN$latch                                     ; 0                 ; 6       ;
;      - S_LED_DIN$latch                                               ; 0                 ; 6       ;
; MOSI0                                                                ;                   ;         ;
;      - rcb_spi:rcb_spi_inst|mosi_syn~0                               ; 1                 ; 6       ;
;      - rcb_spi:rcb_spi_inst|mosi_meta~feeder                         ; 1                 ; 6       ;
; SCK0                                                                 ;                   ;         ;
;      - rcb_spi:rcb_spi_inst|sclk_syn~0                               ; 0                 ; 6       ;
;      - rcb_spi:rcb_spi_inst|sclk_meta~feeder                         ; 0                 ; 6       ;
; CS0                                                                  ;                   ;         ;
;      - rcb_spi:rcb_spi_inst|cs_n_meta                                ; 0                 ; 6       ;
;      - rcb_spi:rcb_spi_inst|cs_n_syn~0                               ; 0                 ; 6       ;
; R_M5B_SER_IN_SE                                                      ;                   ;         ;
;      - UART_TOP:R_UART_TOP_inst|UART:RX_UART1|uart_rxd_meta_n~0      ; 1                 ; 6       ;
; R_4MB_SER_IN_SE                                                      ;                   ;         ;
;      - UART_TOP:R_UART_TOP_inst|UART:RX_UART0|uart_rxd_meta_n~0      ; 0                 ; 6       ;
; R_EEF_SER_IN_SE                                                      ;                   ;         ;
;      - UART_TOP:R_UART_TOP_inst|UART:RX_UART2|uart_rxd_meta_n~0      ; 0                 ; 6       ;
; L_M5B_SER_IN_SE                                                      ;                   ;         ;
;      - UART_TOP:L_UART_TOP_inst|UART:RX_UART1|uart_rxd_meta_n~0      ; 0                 ; 6       ;
; L_4MB_SER_IN_SE                                                      ;                   ;         ;
;      - UART_TOP:L_UART_TOP_inst|UART:RX_UART0|uart_rxd_meta_n~0      ; 0                 ; 6       ;
; L_EEF_SER_IN_SE                                                      ;                   ;         ;
;      - UART_TOP:L_UART_TOP_inst|UART:RX_UART2|uart_rxd_meta_n~0      ; 0                 ; 6       ;
; L_POS_SENS_0_OUT1_BUFF                                               ;                   ;         ;
;      - rcb_registers:i_rcb_registers|L_Wheels_sensors_reg[11]        ; 1                 ; 6       ;
; R_POS_SENS_0_OUT1_BUFF                                               ;                   ;         ;
;      - rcb_registers:i_rcb_registers|R_Wheels_sensors_reg[11]~feeder ; 0                 ; 6       ;
; L_POS_SENS_0_OUT2_BUFF                                               ;                   ;         ;
;      - rcb_registers:i_rcb_registers|L_Wheels_sensors_reg[10]        ; 0                 ; 6       ;
; R_POS_SENS_0_OUT2_BUFF                                               ;                   ;         ;
;      - rcb_registers:i_rcb_registers|R_Wheels_sensors_reg[10]        ; 1                 ; 6       ;
; L_POS_SENS_1_OUT1_BUFF                                               ;                   ;         ;
;      - rcb_registers:i_rcb_registers|L_Wheels_sensors_reg[9]         ; 0                 ; 6       ;
; R_POS_SENS_1_OUT1_BUFF                                               ;                   ;         ;
;      - rcb_registers:i_rcb_registers|R_Wheels_sensors_reg[9]         ; 1                 ; 6       ;
; L_POS_SENS_1_OUT2_BUFF                                               ;                   ;         ;
;      - rcb_registers:i_rcb_registers|L_Wheels_sensors_reg[8]         ; 0                 ; 6       ;
; R_POS_SENS_1_OUT2_BUFF                                               ;                   ;         ;
;      - rcb_registers:i_rcb_registers|R_Wheels_sensors_reg[8]         ; 1                 ; 6       ;
; L_POS_SENS_OUT1_BUFF                                                 ;                   ;         ;
;      - rcb_registers:i_rcb_registers|L_Wheels_sensors_reg[7]         ; 0                 ; 6       ;
; R_POS_SENS_OUT1_BUFF                                                 ;                   ;         ;
;      - rcb_registers:i_rcb_registers|R_Wheels_sensors_reg[7]         ; 0                 ; 6       ;
; L_POS_SENS_OUT2_BUFF                                                 ;                   ;         ;
;      - rcb_registers:i_rcb_registers|L_Wheels_sensors_reg[6]         ; 1                 ; 6       ;
; R_POS_SENS_OUT2_BUFF                                                 ;                   ;         ;
;      - rcb_registers:i_rcb_registers|R_Wheels_sensors_reg[6]         ; 0                 ; 6       ;
; L_WHEEL_SENS_A1_OUT1_BUFF                                            ;                   ;         ;
;      - rcb_registers:i_rcb_registers|L_Wheels_sensors_reg[5]         ; 1                 ; 6       ;
; R_WHEEL_SENS_A1_OUT1_BUFF                                            ;                   ;         ;
;      - rcb_registers:i_rcb_registers|R_Wheels_sensors_reg[5]         ; 0                 ; 6       ;
; L_WHEEL_SENS_A1_OUT2_BUFF                                            ;                   ;         ;
;      - rcb_registers:i_rcb_registers|L_Wheels_sensors_reg[4]         ; 0                 ; 6       ;
; R_WHEEL_SENS_A1_OUT2_BUFF                                            ;                   ;         ;
;      - rcb_registers:i_rcb_registers|R_Wheels_sensors_reg[4]         ; 1                 ; 6       ;
; L_WHEEL_SENS_A2_OUT1_BUFF                                            ;                   ;         ;
;      - rcb_registers:i_rcb_registers|L_Wheels_sensors_reg[3]         ; 0                 ; 6       ;
; R_WHEEL_SENS_A2_OUT1_BUFF                                            ;                   ;         ;
;      - rcb_registers:i_rcb_registers|R_Wheels_sensors_reg[3]         ; 1                 ; 6       ;
; R_NC_switch_TOOL_EX_FPGA                                             ;                   ;         ;
;      - rcb_registers:i_rcb_registers|FPGA_buttons_reg[3]             ; 0                 ; 6       ;
; L_WHEEL_SENS_A2_OUT2_BUFF                                            ;                   ;         ;
;      - rcb_registers:i_rcb_registers|L_Wheels_sensors_reg[2]         ; 0                 ; 6       ;
; R_WHEEL_SENS_A2_OUT2_BUFF                                            ;                   ;         ;
;      - rcb_registers:i_rcb_registers|R_Wheels_sensors_reg[2]         ; 1                 ; 6       ;
; R_NO_switch_TOOL_EX_FPGA                                             ;                   ;         ;
;      - rcb_registers:i_rcb_registers|FPGA_buttons_reg[2]             ; 0                 ; 6       ;
; L_WHEEL_SENS_SPARE_OUT1_BUFF                                         ;                   ;         ;
;      - rcb_registers:i_rcb_registers|L_Wheels_sensors_reg[1]         ; 0                 ; 0       ;
; R_WHEEL_SENS_SPARE_OUT1_BUFF                                         ;                   ;         ;
;      - rcb_registers:i_rcb_registers|R_Wheels_sensors_reg[1]         ; 0                 ; 6       ;
; L_NC_switch_TOOL_EX_FPGA                                             ;                   ;         ;
;      - rcb_registers:i_rcb_registers|FPGA_buttons_reg[1]             ; 0                 ; 6       ;
; L_WHEEL_SENS_SPARE_OUT2_BUFF                                         ;                   ;         ;
;      - rcb_registers:i_rcb_registers|L_Wheels_sensors_reg[0]         ; 1                 ; 6       ;
; R_WHEEL_SENS_SPARE_OUT2_BUFF                                         ;                   ;         ;
;      - rcb_registers:i_rcb_registers|R_Wheels_sensors_reg[0]         ; 0                 ; 0       ;
; L_NO_switch_TOOL_EX_FPGA                                             ;                   ;         ;
;      - rcb_registers:i_rcb_registers|FPGA_buttons_reg[0]             ; 0                 ; 6       ;
+----------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                              ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; ADC_Master:ADC_Master_inst|Selector129~0                                                                                                          ; LCCOMB_X59_Y32_N4  ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ADC_Master:ADC_Master_inst|Selector154~0                                                                                                          ; LCCOMB_X63_Y32_N16 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ADC_Master:ADC_Master_inst|data_req[0]~0                                                                                                          ; LCCOMB_X61_Y32_N26 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ADC_Master:ADC_Master_inst|i2c_data_wr[2]~1                                                                                                       ; LCCOMB_X63_Y32_N8  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|addr_rw[0]~3                                                                                       ; LCCOMB_X65_Y33_N2  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|bit_cnt[2]~0                                                                                       ; LCCOMB_X63_Y33_N28 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|process_1~0                                                                                        ; LCCOMB_X65_Y33_N26 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ADC_Master:ADC_Master_inst|reg_addr[1]~1                                                                                                          ; LCCOMB_X59_Y32_N18 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ADC_Master:ADC_Master_inst|state.S_CONFIG_ADC                                                                                                     ; FF_X59_Y32_N7      ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ADC_Master:ADC_Master_inst|state.S_DATA_REQ                                                                                                       ; FF_X61_Y32_N17     ; 21      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; ADC_Master:ADC_Master_inst|state.S_PUSH_DATA                                                                                                      ; FF_X61_Y32_N31     ; 7       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CLK_100M                                                                                                                                          ; PIN_L3             ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CLK_100M                                                                                                                                          ; PIN_L3             ; 989     ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; Mux0~0                                                                                                                                            ; LCCOMB_X1_Y23_N10  ; 1       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; Mux0~1                                                                                                                                            ; LCCOMB_X1_Y23_N2   ; 1       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; Mux0~2                                                                                                                                            ; LCCOMB_X1_Y23_N20  ; 1       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; Mux0~3                                                                                                                                            ; LCCOMB_X1_Y23_N24  ; 1       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; Mux0~4                                                                                                                                            ; LCCOMB_X1_Y23_N16  ; 1       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; Mux0~5                                                                                                                                            ; LCCOMB_X1_Y23_N6   ; 1       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter|_~4 ; LCCOMB_X40_Y29_N2  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb|_~0    ; LCCOMB_X38_Y29_N22 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|_~0        ; LCCOMB_X34_Y29_N2  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|rd_ptr_lsb~1               ; LCCOMB_X41_Y29_N20 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|valid_rreq                 ; LCCOMB_X41_Y29_N22 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|valid_wreq                 ; LCCOMB_X40_Y29_N0  ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter|_~4 ; LCCOMB_X47_Y29_N30 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb|_~0    ; LCCOMB_X50_Y29_N16 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|_~0        ; LCCOMB_X52_Y29_N8  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|rd_ptr_lsb~1               ; LCCOMB_X51_Y29_N16 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|valid_rreq                 ; LCCOMB_X51_Y29_N30 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|valid_wreq                 ; LCCOMB_X47_Y29_N20 ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter|_~4 ; LCCOMB_X46_Y31_N30 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb|_~0    ; LCCOMB_X49_Y31_N14 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|_~0        ; LCCOMB_X50_Y31_N28 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|rd_ptr_lsb~1               ; LCCOMB_X45_Y31_N18 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|valid_rreq                 ; LCCOMB_X46_Y31_N22 ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|valid_wreq                 ; LCCOMB_X46_Y31_N28 ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0|state.S_DATA_WAIT                                                                                     ; FF_X42_Y29_N29     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0|state.S_FIFO_WRITE                                                                                    ; FF_X42_Y29_N31     ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1|state.S_DATA_WAIT                                                                                     ; FF_X47_Y28_N17     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1|state.S_FIFO_WRITE                                                                                    ; FF_X47_Y28_N11     ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2|state.S_DATA_WAIT                                                                                     ; FF_X45_Y33_N5      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2|state.S_FIFO_WRITE                                                                                    ; FF_X45_Y33_N31     ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|Selector20~0                                                                                    ; LCCOMB_X45_Y30_N6  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|clr_err_reg[0]                                                                                  ; FF_X45_Y29_N9      ; 44      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|clr_err_reg[1]                                                                                  ; FF_X46_Y29_N21     ; 44      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|clr_err_reg[2]                                                                                  ; FF_X46_Y30_N21     ; 44      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|clr_rdy_reg[0]                                                                                  ; FF_X42_Y29_N25     ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|clr_rdy_reg[1]                                                                                  ; FF_X46_Y29_N9      ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|clr_rdy_reg[2]                                                                                  ; FF_X45_Y33_N9      ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|data_pointer[1]                                                                                 ; FF_X45_Y29_N31     ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|data_pointer[1]~1                                                                               ; LCCOMB_X45_Y30_N16 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|state.S_TX_DATA                                                                                 ; FF_X45_Y30_N27     ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|state.S_WRITE_UART_D                                                                            ; FF_X46_Y29_N11     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|tx_cnt[8]~0                                                                                     ; LCCOMB_X44_Y29_N28 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0]~8                                           ; LCCOMB_X39_Y29_N28 ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|uart_rx_data_shift_reg_p~0                                                               ; LCCOMB_X37_Y29_N2  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[2]~8                                           ; LCCOMB_X54_Y28_N28 ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|uart_rx_data_shift_reg_p~0                                                               ; LCCOMB_X54_Y29_N24 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[4]~8                                           ; LCCOMB_X47_Y31_N30 ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|uart_rx_data_shift_reg_p~0                                                               ; LCCOMB_X51_Y31_N6  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|Selector1~0                                                                        ; LCCOMB_X46_Y30_N6  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter|_~4 ; LCCOMB_X55_Y33_N0  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb|_~0    ; LCCOMB_X57_Y33_N30 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|_~0        ; LCCOMB_X54_Y33_N28 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|rd_ptr_lsb~1               ; LCCOMB_X56_Y33_N18 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|valid_rreq                 ; LCCOMB_X55_Y33_N2  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|valid_wreq                 ; LCCOMB_X55_Y33_N4  ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter|_~4 ; LCCOMB_X56_Y35_N6  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb|_~0    ; LCCOMB_X54_Y35_N2  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|_~0        ; LCCOMB_X52_Y35_N2  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|rd_ptr_lsb~1               ; LCCOMB_X55_Y34_N0  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|valid_rreq                 ; LCCOMB_X56_Y35_N28 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|valid_wreq                 ; LCCOMB_X56_Y35_N0  ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter|_~4 ; LCCOMB_X55_Y36_N6  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb|_~0    ; LCCOMB_X57_Y36_N28 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|_~0        ; LCCOMB_X52_Y36_N22 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|rd_ptr_lsb~1               ; LCCOMB_X56_Y36_N8  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|valid_rreq                 ; LCCOMB_X56_Y36_N16 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|valid_wreq                 ; LCCOMB_X55_Y36_N0  ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave0|state.S_DATA_WAIT                                                                                     ; FF_X54_Y32_N23     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave0|state.S_FIFO_WRITE                                                                                    ; FF_X54_Y32_N1      ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave1|state.S_DATA_WAIT                                                                                     ; FF_X56_Y31_N29     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave1|state.S_FIFO_WRITE                                                                                    ; FF_X56_Y31_N23     ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave2|state.S_DATA_WAIT                                                                                     ; FF_X56_Y32_N19     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave2|state.S_FIFO_WRITE                                                                                    ; FF_X56_Y32_N23     ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|Selector20~0                                                                                    ; LCCOMB_X55_Y32_N28 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|clr_err_reg[0]                                                                                  ; FF_X55_Y32_N9      ; 44      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|clr_err_reg[1]                                                                                  ; FF_X55_Y32_N31     ; 44      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|clr_err_reg[2]                                                                                  ; FF_X55_Y32_N15     ; 44      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|clr_rdy_reg[0]                                                                                  ; FF_X55_Y32_N25     ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|clr_rdy_reg[1]                                                                                  ; FF_X56_Y31_N25     ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|clr_rdy_reg[2]                                                                                  ; FF_X56_Y32_N1      ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|data_pointer[1]                                                                                 ; FF_X55_Y34_N31     ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|data_pointer[1]~1                                                                               ; LCCOMB_X55_Y32_N20 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|state.S_TX_DATA                                                                                 ; FF_X55_Y37_N27     ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|state.S_WRITE_UART_D                                                                            ; FF_X55_Y32_N13     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|tx_cnt[8]~0                                                                                     ; LCCOMB_X55_Y31_N0  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0]~8                                           ; LCCOMB_X50_Y33_N30 ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|uart_rx_data_shift_reg_p~0                                                               ; LCCOMB_X51_Y33_N6  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[4]~8                                           ; LCCOMB_X59_Y33_N30 ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|uart_rx_data_shift_reg_p~0                                                               ; LCCOMB_X60_Y33_N4  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[1]~8                                           ; LCCOMB_X57_Y32_N28 ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|uart_rx_data_shift_reg_p~0                                                               ; LCCOMB_X57_Y34_N6  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|uart_tx_input_data_reg_p~0                                                         ; LCCOMB_X55_Y37_N16 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rcb_registers:i_rcb_registers|FPGA_LEDs_reg[0]~0                                                                                                  ; LCCOMB_X22_Y29_N4  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rcb_registers:i_rcb_registers|LEDs_strip_Mux_reg[2]~0                                                                                             ; LCCOMB_X21_Y28_N6  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rcb_registers:i_rcb_registers|SSRs_Left_reg[0]~0                                                                                                  ; LCCOMB_X21_Y28_N30 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rcb_registers:i_rcb_registers|SSRs_Right_reg[0]~0                                                                                                 ; LCCOMB_X21_Y28_N26 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rcb_spi:rcb_spi_inst|addr_rdy                                                                                                                     ; FF_X23_Y32_N1      ; 37      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; rcb_spi:rcb_spi_inst|always4~0                                                                                                                    ; LCCOMB_X22_Y32_N16 ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rcb_spi:rcb_spi_inst|com_rdy                                                                                                                      ; FF_X23_Y32_N13     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rcb_spi:rcb_spi_inst|data_cnt[4]~19                                                                                                               ; LCCOMB_X22_Y32_N10 ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; rcb_spi:rcb_spi_inst|miso_en                                                                                                                      ; FF_X23_Y32_N29     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; rcb_spi:rcb_spi_inst|sclk_posedge                                                                                                                 ; LCCOMB_X22_Y32_N6  ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                ;
+----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name     ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK_100M ; PIN_L3   ; 989     ; 34                                   ; Global Clock         ; GCLK4            ; --                        ;
+----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 4096 ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1    ; None ; M9K_X33_Y29_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 4096 ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1    ; None ; M9K_X53_Y29_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 4096 ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1    ; None ; M9K_X53_Y31_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 4096 ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1    ; None ; M9K_X53_Y33_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 4096 ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1    ; None ; M9K_X53_Y35_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 4096 ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1    ; None ; M9K_X53_Y36_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 1,839 / 148,641 ( 1 % )   ;
; C16 interconnects     ; 61 / 5,382 ( 1 % )        ;
; C4 interconnects      ; 511 / 106,704 ( < 1 % )   ;
; Direct links          ; 618 / 148,641 ( < 1 % )   ;
; Global clocks         ; 1 / 20 ( 5 % )            ;
; Local interconnects   ; 1,071 / 49,760 ( 2 % )    ;
; NSLEEPs               ; 0 / 500 ( 0 % )           ;
; R24 interconnects     ; 89 / 5,406 ( 2 % )        ;
; R4 interconnects      ; 1,006 / 147,764 ( < 1 % ) ;
+-----------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.72) ; Number of LABs  (Total = 130) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 2                             ;
; 3                                           ; 2                             ;
; 4                                           ; 2                             ;
; 5                                           ; 2                             ;
; 6                                           ; 1                             ;
; 7                                           ; 1                             ;
; 8                                           ; 6                             ;
; 9                                           ; 2                             ;
; 10                                          ; 4                             ;
; 11                                          ; 5                             ;
; 12                                          ; 5                             ;
; 13                                          ; 4                             ;
; 14                                          ; 6                             ;
; 15                                          ; 17                            ;
; 16                                          ; 62                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.38) ; Number of LABs  (Total = 130) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 120                           ;
; 1 Clock enable                     ; 29                            ;
; 1 Sync. clear                      ; 5                             ;
; 1 Sync. load                       ; 13                            ;
; 2 Clock enables                    ; 12                            ;
; 2 Clocks                           ; 1                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.22) ; Number of LABs  (Total = 130) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 5                             ;
; 3                                            ; 1                             ;
; 4                                            ; 3                             ;
; 5                                            ; 0                             ;
; 6                                            ; 1                             ;
; 7                                            ; 1                             ;
; 8                                            ; 1                             ;
; 9                                            ; 0                             ;
; 10                                           ; 2                             ;
; 11                                           ; 1                             ;
; 12                                           ; 1                             ;
; 13                                           ; 4                             ;
; 14                                           ; 0                             ;
; 15                                           ; 2                             ;
; 16                                           ; 6                             ;
; 17                                           ; 3                             ;
; 18                                           ; 10                            ;
; 19                                           ; 8                             ;
; 20                                           ; 1                             ;
; 21                                           ; 3                             ;
; 22                                           ; 9                             ;
; 23                                           ; 7                             ;
; 24                                           ; 10                            ;
; 25                                           ; 10                            ;
; 26                                           ; 7                             ;
; 27                                           ; 7                             ;
; 28                                           ; 11                            ;
; 29                                           ; 6                             ;
; 30                                           ; 0                             ;
; 31                                           ; 3                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.27) ; Number of LABs  (Total = 130) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 12                            ;
; 2                                               ; 8                             ;
; 3                                               ; 5                             ;
; 4                                               ; 6                             ;
; 5                                               ; 6                             ;
; 6                                               ; 8                             ;
; 7                                               ; 9                             ;
; 8                                               ; 6                             ;
; 9                                               ; 20                            ;
; 10                                              ; 7                             ;
; 11                                              ; 5                             ;
; 12                                              ; 8                             ;
; 13                                              ; 12                            ;
; 14                                              ; 10                            ;
; 15                                              ; 6                             ;
; 16                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 11.64) ; Number of LABs  (Total = 130) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 9                             ;
; 3                                            ; 14                            ;
; 4                                            ; 6                             ;
; 5                                            ; 6                             ;
; 6                                            ; 7                             ;
; 7                                            ; 7                             ;
; 8                                            ; 2                             ;
; 9                                            ; 6                             ;
; 10                                           ; 5                             ;
; 11                                           ; 8                             ;
; 12                                           ; 11                            ;
; 13                                           ; 3                             ;
; 14                                           ; 5                             ;
; 15                                           ; 12                            ;
; 16                                           ; 2                             ;
; 17                                           ; 5                             ;
; 18                                           ; 4                             ;
; 19                                           ; 0                             ;
; 20                                           ; 2                             ;
; 21                                           ; 0                             ;
; 22                                           ; 0                             ;
; 23                                           ; 1                             ;
; 24                                           ; 0                             ;
; 25                                           ; 2                             ;
; 26                                           ; 0                             ;
; 27                                           ; 0                             ;
; 28                                           ; 1                             ;
; 29                                           ; 2                             ;
; 30                                           ; 3                             ;
; 31                                           ; 2                             ;
; 32                                           ; 0                             ;
; 33                                           ; 1                             ;
; 34                                           ; 1                             ;
; 35                                           ; 1                             ;
; 36                                           ; 0                             ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules                    ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+------------------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass                   ; 156       ; 0            ; 156       ; 0            ; 0            ; 156       ; 156       ; 0            ; 156       ; 156       ; 0            ; 0            ; 0            ; 0            ; 87           ; 0            ; 0            ; 87           ; 0            ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 156       ; 0            ; 0            ;
; Total Unchecked              ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable           ; 0         ; 156          ; 0         ; 156          ; 156          ; 0         ; 0         ; 156          ; 0         ; 0         ; 156          ; 156          ; 156          ; 156          ; 69           ; 156          ; 156          ; 69           ; 156          ; 156          ; 153          ; 156          ; 156          ; 156          ; 156          ; 156          ; 156          ; 0         ; 156          ; 156          ;
; Total Fail                   ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; RST_WD                       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A_24V_L_EN                   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B_24V_L_EN                   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A_24V_R_EN                   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B_24V_R_EN                   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A_35V_L_EN                   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B_35V_L_EN                   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A_35V_R_EN                   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B_35V_R_EN                   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BIT_SSR_SW                   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONFIG_SEL                   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CPU_RESETn                   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ESTOP_DELAY                  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ESTOP_OPEN_REQUEST           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ESTOP_STATUS                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ESTOP_STATUS_FAIL            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FAN1_PWM                     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FAN1_TACHO_BUFF              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FAN2_PWM                     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FAN2_TACHO_BUFF              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FLA_PWR_DIS                  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA4V_DIS                   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_DIAG_ACT                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_ESTOP_REQ               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_FAULT                   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_INT                     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_L_ROBOT_RX              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_L_ROBOT_TX              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_L_SP_TX                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_R_ROBOT_RX              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_R_ROBOT_TX              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_R_SP_TX                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_WHEEL_STOP_ELO          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA1                        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA10                       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA11                       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA12                       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA13                       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA2                        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA3                        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA4                        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA5                        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA6                        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA7                        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA8                        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA9                        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_TOOL_EX_LED_DIN            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_4MB_SER_IN_ER              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_EEF_SER_IN_ER              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_LED_DIN                    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_M5B_SER_IN_ER              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_ROBOT_DIFF_SP2             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_SCU_INVALIDn               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_SER_RX_ER                  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_1                        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_2                        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_3                        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_4                        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_5                        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_6                        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_7                        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_8                        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MICCB_SP_IN_A_F              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MICCB_SP_IN_B_F              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MicCB_ESTOP_OPEN_REQUEST     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MICCB_GEN_SYNC_FAIL          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MICCB_GEN_SYNC_FPGA          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MICCB_SPARE_IO0              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MICCB_SPARE_IO1              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MICCB_SPARE_IO2              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MICCB_SPARE_IO3              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MISO0                        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEENSY_FPGA_R_RX             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEENSY_FPGA_R_TX             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEENSY_FPGA_L_RX             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEENSY_FPGA_L_TX             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OPEN_ELO_REQUEST             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PS_PG_FPGA                   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_TOOL_EX_LED_DIN            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_4MB_SER_IN_ER              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_EEF_SER_IN_ER              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_LED_DIN                    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_M5B_SER_IN_ER              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_ROBOT_DIFF_SP1             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_ROBOT_DIFF_SP2             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_SCU_Invalid_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_SER_RX_ER                  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ROBOT_ESTOP_LED_DIN          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_LED_DIN                    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE1_ANALOG_SW_0_SEL_FPGA  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE1_ANALOG_SW_1_SEL_FPGA  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE1_ANALOG_SW_SEL_FPGA    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE1_DIFF0                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE1_DIFF1                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE1_DIFF2                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE1_DIFF3                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE1_IO0_FPGA              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE1_IO1_FPGA              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE1_IO2_FPGA              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE1_IO3_FPGA              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE2_ANALOG_SW_0_SEL_FPGA  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE2_ANALOG_SW_1_SEL_FPGA  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE2_ANALOG_SW_SEL_FPGA    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE2_DIFF0                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE2_DIFF1                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE2_DIFF2                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE2_DIFF3                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE2_IO0_FPGA              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE2_IO1_FPGA              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE2_IO2_FPGA              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPARE2_IO3_FPGA              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SSR_ON_FPGA                  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Teensy_FPGA_SP0              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Teensy_FPGA_SP1              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Teensy_FPGA_SP2              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCL_ADC                      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDA_ADC                      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_100M                     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEENSY_LEDS_STRIP_DO         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MOSI0                        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCK0                         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CS0                          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_M5B_SER_IN_SE              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_4MB_SER_IN_SE              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_EEF_SER_IN_SE              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_M5B_SER_IN_SE              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_4MB_SER_IN_SE              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_EEF_SER_IN_SE              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_POS_SENS_0_OUT1_BUFF       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_POS_SENS_0_OUT1_BUFF       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_POS_SENS_0_OUT2_BUFF       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_POS_SENS_0_OUT2_BUFF       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_POS_SENS_1_OUT1_BUFF       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_POS_SENS_1_OUT1_BUFF       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_POS_SENS_1_OUT2_BUFF       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_POS_SENS_1_OUT2_BUFF       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_POS_SENS_OUT1_BUFF         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_POS_SENS_OUT1_BUFF         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_POS_SENS_OUT2_BUFF         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_POS_SENS_OUT2_BUFF         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_WHEEL_SENS_A1_OUT1_BUFF    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_WHEEL_SENS_A1_OUT1_BUFF    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_WHEEL_SENS_A1_OUT2_BUFF    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_WHEEL_SENS_A1_OUT2_BUFF    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_WHEEL_SENS_A2_OUT1_BUFF    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_WHEEL_SENS_A2_OUT1_BUFF    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_NC_switch_TOOL_EX_FPGA     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_WHEEL_SENS_A2_OUT2_BUFF    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_WHEEL_SENS_A2_OUT2_BUFF    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_NO_switch_TOOL_EX_FPGA     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_WHEEL_SENS_SPARE_OUT1_BUFF ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_WHEEL_SENS_SPARE_OUT1_BUFF ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_NC_switch_TOOL_EX_FPGA     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_WHEEL_SENS_SPARE_OUT2_BUFF ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_WHEEL_SENS_SPARE_OUT2_BUFF ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; L_NO_switch_TOOL_EX_FPGA     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+------------------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; Off                    ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; CLK_100M        ; CLK_100M             ; 19.3              ;
; I/O             ; CLK_100M             ; 2.0               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                               ; Destination Register                                                                                                                                                           ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; CLK_100M                                                                                                                                                      ; rcb_registers:i_rcb_registers|MUX_Control[2]                                                                                                                                   ; 2.018             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[0]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.395             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[0]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.395             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[0]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.395             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[3]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.369             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[2]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.369             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[6]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.369             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[5]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.369             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[7]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.366             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[6]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.366             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[5]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.366             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[4]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.366             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[1]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.366             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[8]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.366             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[7]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.366             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[4]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.366             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[3]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.366             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[2]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.366             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[1]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.366             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[8]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.366             ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|rx_data[0]                                                                                           ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a0~porta_datain_reg0  ; 0.228             ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|rx_data[1]                                                                                           ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a1~porta_datain_reg0  ; 0.228             ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|rx_data[3]                                                                                           ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a3~porta_datain_reg0  ; 0.228             ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|rx_data[2]                                                                                           ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a2~porta_datain_reg0  ; 0.228             ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_data[0]                                                                                           ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a0~porta_datain_reg0  ; 0.228             ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_data[1]                                                                                           ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a1~porta_datain_reg0  ; 0.228             ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_data[3]                                                                                           ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a3~porta_datain_reg0  ; 0.228             ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_data[2]                                                                                           ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a2~porta_datain_reg0  ; 0.228             ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|rx_data[4]                                                                                           ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a4~porta_datain_reg0  ; 0.228             ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|rx_data[5]                                                                                           ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a5~porta_datain_reg0  ; 0.228             ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|rx_data[7]                                                                                           ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a7~porta_datain_reg0  ; 0.228             ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|rx_data[6]                                                                                           ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_datain_reg0  ; 0.228             ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_data[4]                                                                                           ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a4~porta_datain_reg0  ; 0.228             ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_data[5]                                                                                           ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a5~porta_datain_reg0  ; 0.228             ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_data[7]                                                                                           ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a7~porta_datain_reg0  ; 0.228             ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_data[6]                                                                                           ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_datain_reg0  ; 0.228             ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_data[0]                                                                                           ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a0~porta_datain_reg0  ; 0.226             ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_data[1]                                                                                           ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a1~porta_datain_reg0  ; 0.226             ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_data[3]                                                                                           ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a3~porta_datain_reg0  ; 0.226             ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_data[2]                                                                                           ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a2~porta_datain_reg0  ; 0.226             ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_data[4]                                                                                           ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a4~porta_datain_reg0  ; 0.226             ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_data[5]                                                                                           ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a5~porta_datain_reg0  ; 0.226             ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_data[7]                                                                                           ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a7~porta_datain_reg0  ; 0.226             ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_data[6]                                                                                           ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_datain_reg0  ; 0.226             ;
; ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|bit_cnt[2]                                                                                                     ; ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|state.slv_ack1                                                                                                                  ; 0.152             ;
; ADC_Master:ADC_Master_inst|data_req[1]                                                                                                                        ; ADC_Master:ADC_Master_inst|state.S_GET_DATA                                                                                                                                    ; 0.152             ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|tx_pstate.txsync                                                                               ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|tx_pstate.startbit                                                                                              ; 0.151             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|low_addressa[3]                        ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.147             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|low_addressa[5]                        ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.147             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|low_addressa[7]                        ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.147             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb|counter_reg_bit[6] ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.147             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb|counter_reg_bit[4] ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.147             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb|counter_reg_bit[2] ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.147             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|low_addressa[1]                        ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.147             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb|counter_reg_bit[0] ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.147             ;
; UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|rd_FIFO_reg[1]                                                                                              ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.147             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|empty_dff                              ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.147             ;
; UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|rd_FIFO_reg[2]                                                                                              ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.147             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|empty_dff                              ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.147             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|low_addressa[6]                        ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.146             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb|counter_reg_bit[5] ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.146             ;
; UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|rd_FIFO_reg[0]                                                                                              ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.146             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|empty_dff                              ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.146             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|low_addressa[7]                        ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.145             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb|counter_reg_bit[6] ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.145             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb|counter_reg_bit[7] ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.145             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|low_addressa[8]                        ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.145             ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|uart_rxd_synced_n                                                                                                      ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT                                                                                     ; 0.132             ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT                                                                    ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_data[7]                                                                                                            ; 0.131             ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT                                                                    ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|rx_data[7]                                                                                                            ; 0.129             ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT                                                                    ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_data[7]                                                                                                            ; 0.129             ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT                                                                    ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|rx_data[7]                                                                                                            ; 0.129             ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT                                                                    ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|rx_data[7]                                                                                                            ; 0.129             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[2]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.120             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[1]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.120             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[7]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.120             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[1]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.119             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[7]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.117             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[3]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.117             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[2]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.117             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[6]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.117             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[5]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.115             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[5]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.115             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[4]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.115             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[2]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.114             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[1]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.113             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[5]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.113             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[4]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.113             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[3]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.113             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[8]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.113             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[4]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.113             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[3]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.113             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[6]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.113             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[0]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.104             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[0]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.099             ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[0]     ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.099             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[4]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.099             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[3]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.099             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[2]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.096             ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[6]     ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ram_block1a6~porta_address_reg0 ; 0.089             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (119006): Selected device 10M40DCF256I7G for design "RCB_FPGA_3_1"
Info (22896): The CONFIG_SEL pin is disabled. It is not supported for MAX 10 devices with compact features.
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DCF256A7G is compatible
    Info (176445): Device 10M08DCF256I7G is compatible
    Info (176445): Device 10M04DCF256A7G is compatible
    Info (176445): Device 10M04DCF256A7P is compatible
    Info (176445): Device 10M04DCF256I7G is compatible
    Info (176445): Device 10M16DCF256A7G is compatible
    Info (176445): Device 10M16DCF256C7G is compatible
    Info (176445): Device 10M16DCF256I7G is compatible
    Info (176445): Device 10M25DCF256A7G is compatible
    Info (176445): Device 10M25DCF256C7G is compatible
    Info (176445): Device 10M25DCF256I7G is compatible
    Info (176445): Device 10M50DCF256A7G is compatible
    Info (176445): Device 10M50DCF256C7G is compatible
    Info (176445): Device 10M50DCF256I7G is compatible
    Info (176445): Device 10M40DCF256A7G is compatible
    Info (176445): Device 10M40DCF256C7G is compatible
Info (169124): Fitter converted 7 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location H3
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location G1
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location H1
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location E8
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location F7
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location E7
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RCB_FPGA_3_1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLK_100M~input (placed in PIN L3 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 17
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node rcb_registers:i_rcb_registers|MUX_Control[2] File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 272
        Info (176357): Destination node rcb_registers:i_rcb_registers|MUX_Control[1] File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 272
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 1.14 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169177): 87 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin RST_WD uses I/O standard 3.3-V LVTTL at B5 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 7
    Info (169178): Pin CONFIG_SEL uses I/O standard 3.3-V LVTTL at F8 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 18
    Info (169178): Pin CPU_RESETn uses I/O standard 3.3-V LVTTL at B10 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 19
    Info (169178): Pin ESTOP_OPEN_REQUEST uses I/O standard 3.3-V LVTTL at T11 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 22
    Info (169178): Pin ESTOP_STATUS uses I/O standard 3.3-V LVTTL at M8 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 23
    Info (169178): Pin ESTOP_STATUS_FAIL uses I/O standard 3.3-V LVTTL at L11 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 24
    Info (169178): Pin FAN1_TACHO_BUFF uses I/O standard 3.3-V LVTTL at H12 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 26
    Info (169178): Pin FAN2_TACHO_BUFF uses I/O standard 3.3-V LVTTL at G14 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 28
    Info (169178): Pin FLA_PWR_DIS uses I/O standard 3.3-V LVTTL at A10 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 29
    Info (169178): Pin FPGA_L_ROBOT_RX uses I/O standard 3.3-V LVTTL at B15 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 35
    Info (169178): Pin FPGA_R_ROBOT_RX uses I/O standard 3.3-V LVTTL at B16 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 38
    Info (169178): Pin L_4MB_SER_IN_ER uses I/O standard 3.3-V LVTTL at H6 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 56
    Info (169178): Pin L_EEF_SER_IN_ER uses I/O standard 3.3-V LVTTL at A14 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 58
    Info (169178): Pin L_M5B_SER_IN_ER uses I/O standard 3.3-V LVTTL at D1 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 61
    Info (169178): Pin L_ROBOT_DIFF_SP2 uses I/O standard 3.3-V LVTTL at T5 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 71
    Info (169178): Pin L_SCU_INVALIDn uses I/O standard 3.3-V LVTTL at C5 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 72
    Info (169178): Pin L_SER_RX_ER uses I/O standard 3.3-V LVTTL at B1 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 73
    Info (169178): Pin MICCB_SP_IN_A_F uses I/O standard 3.3-V LVTTL at A11 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 88
    Info (169178): Pin MICCB_SP_IN_B_F uses I/O standard 3.3-V LVTTL at B7 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 89
    Info (169178): Pin MicCB_ESTOP_OPEN_REQUEST uses I/O standard 3.3-V LVTTL at J14 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 90
    Info (169178): Pin MICCB_GEN_SYNC_FAIL uses I/O standard 3.3-V LVTTL at M14 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 91
    Info (169178): Pin MICCB_GEN_SYNC_FPGA uses I/O standard 3.3-V LVTTL at P10 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 92
    Info (169178): Pin MICCB_SPARE_IO0 uses I/O standard 3.3 V Schmitt Trigger at J16 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 93
    Info (169178): Pin MICCB_SPARE_IO1 uses I/O standard 3.3 V Schmitt Trigger at K15 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 94
    Info (169178): Pin MICCB_SPARE_IO2 uses I/O standard 3.3-V LVTTL at M9 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 95
    Info (169178): Pin MICCB_SPARE_IO3 uses I/O standard 3.3-V LVTTL at J12 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 96
    Info (169178): Pin MISO0 uses I/O standard 3.3-V LVTTL at B3 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 97
    Info (169178): Pin TEENSY_FPGA_R_TX uses I/O standard 3.3-V LVTTL at A8 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 102
    Info (169178): Pin TEENSY_FPGA_L_TX uses I/O standard 3.3-V LVTTL at C6 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 104
    Info (169178): Pin PS_PG_FPGA uses I/O standard 3.3-V LVTTL at F12 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 106
    Info (169178): Pin R_4MB_SER_IN_ER uses I/O standard 3.3-V LVTTL at T14 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 108
    Info (169178): Pin R_EEF_SER_IN_ER uses I/O standard 3.3-V LVTTL at N14 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 110
    Info (169178): Pin R_M5B_SER_IN_ER uses I/O standard 3.3-V LVTTL at R16 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 113
    Info (169178): Pin R_ROBOT_DIFF_SP1 uses I/O standard 3.3-V LVTTL at B4 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 123
    Info (169178): Pin R_ROBOT_DIFF_SP2 uses I/O standard 3.3-V LVTTL at A5 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 124
    Info (169178): Pin R_SCU_Invalid_n uses I/O standard 3.3-V LVTTL at C1 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 125
    Info (169178): Pin R_SER_RX_ER uses I/O standard 3.3-V LVTTL at R14 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 126
    Info (169178): Pin SPARE1_DIFF0 uses I/O standard 3.3-V LVTTL at M6 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 139
    Info (169178): Pin SPARE1_DIFF1 uses I/O standard 3.3-V LVTTL at L7 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 140
    Info (169178): Pin SPARE1_IO0_FPGA uses I/O standard 3.3-V LVTTL at P9 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 143
    Info (169178): Pin SPARE1_IO1_FPGA uses I/O standard 3.3-V LVTTL at P8 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 144
    Info (169178): Pin SPARE2_DIFF0 uses I/O standard 3.3-V LVTTL at R4 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 150
    Info (169178): Pin SPARE2_DIFF1 uses I/O standard 3.3-V LVTTL at P5 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 151
    Info (169178): Pin SPARE2_IO0_FPGA uses I/O standard 3.3-V LVTTL at P4 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 154
    Info (169178): Pin SPARE2_IO1_FPGA uses I/O standard 3.3-V LVTTL at N5 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 155
    Info (169178): Pin SSR_ON_FPGA uses I/O standard 3.3-V LVTTL at T4 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 158
    Info (169178): Pin SCL_ADC uses I/O standard 3.3-V LVTTL at F16 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 99
    Info (169178): Pin SDA_ADC uses I/O standard 3.3-V LVTTL at G11 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 100
    Info (169178): Pin CLK_100M uses I/O standard 3.3-V LVTTL at L3 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 17
    Info (169178): Pin TEENSY_LEDS_STRIP_DO uses I/O standard 3.3-V LVTTL at F1 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 162
    Info (169178): Pin MOSI0 uses I/O standard 3.3-V LVTTL at A2 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 98
    Info (169178): Pin SCK0 uses I/O standard 3.3-V LVTTL at A3 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 135
    Info (169178): Pin CS0 uses I/O standard 3.3-V LVTTL at A4 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 20
    Info (169178): Pin R_M5B_SER_IN_SE uses I/O standard 3.3-V LVTTL at H11 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 114
    Info (169178): Pin R_4MB_SER_IN_SE uses I/O standard 3.3-V LVTTL at A15 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 109
    Info (169178): Pin R_EEF_SER_IN_SE uses I/O standard 3.3-V LVTTL at H15 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 111
    Info (169178): Pin L_M5B_SER_IN_SE uses I/O standard 3.3-V LVTTL at R15 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 62
    Info (169178): Pin L_4MB_SER_IN_SE uses I/O standard 3.3-V LVTTL at T15 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 57
    Info (169178): Pin L_EEF_SER_IN_SE uses I/O standard 3.3-V LVTTL at P15 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 59
    Info (169178): Pin L_POS_SENS_0_OUT1_BUFF uses I/O standard 3.3-V LVTTL at K14 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 65
    Info (169178): Pin R_POS_SENS_0_OUT1_BUFF uses I/O standard 3.3-V LVTTL at L2 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 117
    Info (169178): Pin L_POS_SENS_0_OUT2_BUFF uses I/O standard 3.3-V LVTTL at N2 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 66
    Info (169178): Pin R_POS_SENS_0_OUT2_BUFF uses I/O standard 3.3-V LVTTL at P1 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 118
    Info (169178): Pin L_POS_SENS_1_OUT1_BUFF uses I/O standard 3.3-V LVTTL at M1 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 67
    Info (169178): Pin R_POS_SENS_1_OUT1_BUFF uses I/O standard 3.3-V LVTTL at N1 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 119
    Info (169178): Pin L_POS_SENS_1_OUT2_BUFF uses I/O standard 3.3-V LVTTL at K5 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 68
    Info (169178): Pin R_POS_SENS_1_OUT2_BUFF uses I/O standard 3.3-V LVTTL at L6 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 120
    Info (169178): Pin L_POS_SENS_OUT1_BUFF uses I/O standard 3.3-V LVTTL at N3 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 69
    Info (169178): Pin R_POS_SENS_OUT1_BUFF uses I/O standard 3.3-V LVTTL at N4 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 121
    Info (169178): Pin L_POS_SENS_OUT2_BUFF uses I/O standard 3.3-V LVTTL at R6 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 70
    Info (169178): Pin R_POS_SENS_OUT2_BUFF uses I/O standard 3.3-V LVTTL at R5 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 122
    Info (169178): Pin L_WHEEL_SENS_A1_OUT1_BUFF uses I/O standard 3.3-V LVTTL at D12 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 74
    Info (169178): Pin R_WHEEL_SENS_A1_OUT1_BUFF uses I/O standard 3.3-V LVTTL at C9 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 127
    Info (169178): Pin L_WHEEL_SENS_A1_OUT2_BUFF uses I/O standard 3.3-V LVTTL at E11 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 75
    Info (169178): Pin R_WHEEL_SENS_A1_OUT2_BUFF uses I/O standard 3.3-V LVTTL at F9 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 128
    Info (169178): Pin L_WHEEL_SENS_A2_OUT1_BUFF uses I/O standard 3.3-V LVTTL at C13 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 76
    Info (169178): Pin R_WHEEL_SENS_A2_OUT1_BUFF uses I/O standard 3.3-V LVTTL at E9 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 129
    Info (169178): Pin R_NC_switch_TOOL_EX_FPGA uses I/O standard 3.3-V LVTTL at P16 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 115
    Info (169178): Pin L_WHEEL_SENS_A2_OUT2_BUFF uses I/O standard 3.3-V LVTTL at C12 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 77
    Info (169178): Pin R_WHEEL_SENS_A2_OUT2_BUFF uses I/O standard 3.3-V LVTTL at B12 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 130
    Info (169178): Pin R_NO_switch_TOOL_EX_FPGA uses I/O standard 3.3-V LVTTL at N16 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 116
    Info (169178): Pin L_WHEEL_SENS_SPARE_OUT1_BUFF uses I/O standard 3.3-V LVTTL at K6 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 78
    Info (169178): Pin R_WHEEL_SENS_SPARE_OUT1_BUFF uses I/O standard 3.3-V LVTTL at F11 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 131
    Info (169178): Pin L_NC_switch_TOOL_EX_FPGA uses I/O standard 3.3-V LVTTL at C16 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 63
    Info (169178): Pin L_WHEEL_SENS_SPARE_OUT2_BUFF uses I/O standard 3.3-V LVTTL at M2 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 79
    Info (169178): Pin R_WHEEL_SENS_SPARE_OUT2_BUFF uses I/O standard 3.3-V LVTTL at J6 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 132
    Info (169178): Pin L_NO_switch_TOOL_EX_FPGA uses I/O standard 3.3-V LVTTL at K11 File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 64
Info (144001): Generated suppressed messages file G:/My Drive/FPGA/git/RCB_Rev_B/output_files/RCB_FPGA_3_1.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 6094 megabytes
    Info: Processing ended: Tue Mar 19 13:53:59 2024
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:34


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in G:/My Drive/FPGA/git/RCB_Rev_B/output_files/RCB_FPGA_3_1.fit.smsg.


