// Seed: 1554182097
module module_0 ();
  wire id_1;
  assign module_2.id_1 = 0;
  assign module_1.id_4 = 0;
  wire id_3;
  id_4 :
  assert property (@(posedge id_4) id_3)
  else $display(1 == 1);
  wire id_5;
  supply0 id_6 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  generate
    always @(negedge id_1 == id_1) id_3 <= id_4;
  endgenerate
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input wor id_1,
    input wand id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wor id_5
    , id_10,
    input wand id_6,
    output uwire id_7,
    input wor id_8
);
  id_11(
      .id_0(), .id_1(1)
  );
  module_0 modCall_1 ();
endmodule
