{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627550234036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627550234036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 29 14:47:13 2021 " "Processing started: Thu Jul 29 14:47:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627550234036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627550234036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off e_cart_calculator -c e_cart_calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off e_cart_calculator -c e_cart_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627550234036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627550234944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627550234944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_inst_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_inst_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_inst_mem-SYN " "Found design unit 1: e_inst_mem-SYN" {  } { { "e_inst_mem.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_inst_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627550252610 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_inst_mem " "Found entity 1: e_inst_mem" {  } { { "e_inst_mem.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_inst_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627550252610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627550252610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_cart_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_cart_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_cart_calculator-a_cart_calculator " "Found design unit 1: e_cart_calculator-a_cart_calculator" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627550252614 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_cart_calculator " "Found entity 1: e_cart_calculator" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627550252614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627550252614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "e_cart_calculator " "Elaborating entity \"e_cart_calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627550252682 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 e_cart_calculator.vhd(14) " "VHDL Signal Declaration warning at e_cart_calculator.vhd(14): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627550252684 "|e_cart_calculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 e_cart_calculator.vhd(15) " "VHDL Signal Declaration warning at e_cart_calculator.vhd(15): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627550252684 "|e_cart_calculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 e_cart_calculator.vhd(16) " "VHDL Signal Declaration warning at e_cart_calculator.vhd(16): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627550252684 "|e_cart_calculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 e_cart_calculator.vhd(17) " "VHDL Signal Declaration warning at e_cart_calculator.vhd(17): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627550252684 "|e_cart_calculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 e_cart_calculator.vhd(18) " "VHDL Signal Declaration warning at e_cart_calculator.vhd(18): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627550252684 "|e_cart_calculator"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "e_cart_calculator.vhd" "" { Text "C:/Sandesh/MS/1stSemester2021/Subjects/FPGAProgramming/Project/Project1/e_cart_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627550253401 "|e_cart_calculator|HEX5[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627550253401 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627550253516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627550253924 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627550253924 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627550253992 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627550253992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627550253992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627550253992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627550254018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 29 14:47:34 2021 " "Processing ended: Thu Jul 29 14:47:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627550254018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627550254018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627550254018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627550254018 ""}
