Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 12 08:57:19 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_DB_CLEAR/r_1kHz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_DB_RUN/r_1kHz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.679        0.000                      0                  178        0.201        0.000                      0                  178        4.500        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.679        0.000                      0                  178        0.201        0.000                      0                  178        4.500        0.000                       0                   137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 2.293ns (52.579%)  route 2.068ns (47.421%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.627     5.148    U_Fnd_Ctrl/U_CLK_Gen/CLK
    SLICE_X62Y18         FDCE                                         r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[0]/Q
                         net (fo=29, routed)          1.087     6.691    U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg_n_0_[0]
    SLICE_X60Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.286 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.286    U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.403 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__0_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.520 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.520    U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.637 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.637    U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__2_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.754 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.754    U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__3_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.871 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.871    U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__4_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.194 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__5/O[1]
                         net (fo=1, routed)           0.981     9.175    U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__5_n_6
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.334     9.509 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.509    U_Fnd_Ctrl/U_CLK_Gen/r_counter[26]_i_1_n_0
    SLICE_X62Y18         FDCE                                         r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.509    14.850    U_Fnd_Ctrl/U_CLK_Gen/CLK
    SLICE_X62Y18         FDCE                                         r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[26]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X62Y18         FDCE (Setup_fdce_C_D)        0.075    15.188    U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_CLK_Gen/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.828ns (20.265%)  route 3.258ns (79.735%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.146    U_Fnd_Ctrl/U_CLK_Gen/CLK
    SLICE_X59Y19         FDCE                                         r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[25]/Q
                         net (fo=3, routed)           1.242     6.844    U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg_n_0_[25]
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.968 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter[26]_i_6/O
                         net (fo=1, routed)           0.734     7.703    U_Fnd_Ctrl/U_CLK_Gen/r_counter[26]_i_6_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.827 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter[26]_i_2/O
                         net (fo=27, routed)          1.281     9.108    U_Fnd_Ctrl/U_CLK_Gen/r_counter[26]_i_2_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I0_O)        0.124     9.232 r  U_Fnd_Ctrl/U_CLK_Gen/r_clk_i_1__0/O
                         net (fo=1, routed)           0.000     9.232    U_Fnd_Ctrl/U_CLK_Gen/r_clk_i_1__0_n_0
    SLICE_X58Y18         FDCE                                         r  U_Fnd_Ctrl/U_CLK_Gen/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.508    14.849    U_Fnd_Ctrl/U_CLK_Gen/CLK
    SLICE_X58Y18         FDCE                                         r  U_Fnd_Ctrl/U_CLK_Gen/r_clk_reg/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.029    15.117    U_Fnd_Ctrl/U_CLK_Gen/r_clk_reg
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.828ns (20.577%)  route 3.196ns (79.423%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.146    U_Fnd_Ctrl/U_CLK_Gen/CLK
    SLICE_X59Y19         FDCE                                         r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[25]/Q
                         net (fo=3, routed)           1.242     6.844    U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg_n_0_[25]
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.968 f  U_Fnd_Ctrl/U_CLK_Gen/r_counter[26]_i_6/O
                         net (fo=1, routed)           0.734     7.703    U_Fnd_Ctrl/U_CLK_Gen/r_counter[26]_i_6_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.827 f  U_Fnd_Ctrl/U_CLK_Gen/r_counter[26]_i_2/O
                         net (fo=27, routed)          1.219     9.046    U_Fnd_Ctrl/U_CLK_Gen/r_counter[26]_i_2_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.170 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.170    U_Fnd_Ctrl/U_CLK_Gen/r_counter[23]_i_1_n_0
    SLICE_X61Y19         FDCE                                         r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.507    14.848    U_Fnd_Ctrl/U_CLK_Gen/CLK
    SLICE_X61Y19         FDCE                                         r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y19         FDCE (Setup_fdce_C_D)        0.031    15.118    U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 2.033ns (51.117%)  route 1.944ns (48.883%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.627     5.148    U_Fnd_Ctrl/U_CLK_Gen/CLK
    SLICE_X62Y18         FDCE                                         r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[0]/Q
                         net (fo=29, routed)          1.087     6.691    U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg_n_0_[0]
    SLICE_X60Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.286 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.286    U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.403 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__0_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.520 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.520    U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.637 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.637    U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__2_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.754 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.754    U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__3_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.973 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__4/O[0]
                         net (fo=1, routed)           0.857     8.830    U_Fnd_Ctrl/U_CLK_Gen/r_counter0_carry__4_n_7
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.295     9.125 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.125    U_Fnd_Ctrl/U_CLK_Gen/r_counter[21]_i_1_n_0
    SLICE_X61Y19         FDCE                                         r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.507    14.848    U_Fnd_Ctrl/U_CLK_Gen/CLK
    SLICE_X61Y19         FDCE                                         r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[21]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X61Y19         FDCE (Setup_fdce_C_D)        0.029    15.102    U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.828ns (21.049%)  route 3.106ns (78.951%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.146    U_Fnd_Ctrl/U_CLK_Gen/CLK
    SLICE_X59Y19         FDCE                                         r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[25]/Q
                         net (fo=3, routed)           1.242     6.844    U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg_n_0_[25]
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.968 f  U_Fnd_Ctrl/U_CLK_Gen/r_counter[26]_i_6/O
                         net (fo=1, routed)           0.734     7.703    U_Fnd_Ctrl/U_CLK_Gen/r_counter[26]_i_6_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.827 f  U_Fnd_Ctrl/U_CLK_Gen/r_counter[26]_i_2/O
                         net (fo=27, routed)          1.129     8.956    U_Fnd_Ctrl/U_CLK_Gen/r_counter[26]_i_2_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.080 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.080    U_Fnd_Ctrl/U_CLK_Gen/r_counter[25]_i_1_n_0
    SLICE_X59Y19         FDCE                                         r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.507    14.848    U_Fnd_Ctrl/U_CLK_Gen/CLK
    SLICE_X59Y19         FDCE                                         r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[25]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X59Y19         FDCE (Setup_fdce_C_D)        0.029    15.140    U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.828ns (21.412%)  route 3.039ns (78.588%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.146    U_Fnd_Ctrl/U_CLK_Gen/CLK
    SLICE_X59Y19         FDCE                                         r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[25]/Q
                         net (fo=3, routed)           1.242     6.844    U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg_n_0_[25]
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.968 f  U_Fnd_Ctrl/U_CLK_Gen/r_counter[26]_i_6/O
                         net (fo=1, routed)           0.734     7.703    U_Fnd_Ctrl/U_CLK_Gen/r_counter[26]_i_6_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.827 f  U_Fnd_Ctrl/U_CLK_Gen/r_counter[26]_i_2/O
                         net (fo=27, routed)          1.063     8.889    U_Fnd_Ctrl/U_CLK_Gen/r_counter[26]_i_2_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.013 r  U_Fnd_Ctrl/U_CLK_Gen/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.013    U_Fnd_Ctrl/U_CLK_Gen/r_counter[19]_i_1_n_0
    SLICE_X62Y18         FDCE                                         r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.509    14.850    U_Fnd_Ctrl/U_CLK_Gen/CLK
    SLICE_X62Y18         FDCE                                         r  U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[19]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y18         FDCE (Setup_fdce_C_D)        0.031    15.106    U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 U_Btn_DB_CLEAR/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB_CLEAR/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.090ns (28.164%)  route 2.780ns (71.836%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.568     5.089    U_Btn_DB_CLEAR/CLK
    SLICE_X53Y11         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDCE (Prop_fdce_C_Q)         0.419     5.508 r  U_Btn_DB_CLEAR/counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.383    U_Btn_DB_CLEAR/counter_reg_n_0_[12]
    SLICE_X53Y11         LUT4 (Prop_lut4_I0_O)        0.299     6.682 r  U_Btn_DB_CLEAR/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.263     6.945    U_Btn_DB_CLEAR/counter[16]_i_5__0_n_0
    SLICE_X53Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.069 r  U_Btn_DB_CLEAR/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.571     7.641    U_Btn_DB_CLEAR/counter[16]_i_4__0_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  U_Btn_DB_CLEAR/counter[16]_i_2__0/O
                         net (fo=17, routed)          1.071     8.835    U_Btn_DB_CLEAR/r_1kHz
    SLICE_X53Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.959 r  U_Btn_DB_CLEAR/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     8.959    U_Btn_DB_CLEAR/counter[14]
    SLICE_X53Y12         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.448    14.789    U_Btn_DB_CLEAR/CLK
    SLICE_X53Y12         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[14]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X53Y12         FDCE (Setup_fdce_C_D)        0.031    15.059    U_Btn_DB_CLEAR/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 U_Btn_DB_CLEAR/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB_CLEAR/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 1.090ns (28.201%)  route 2.775ns (71.799%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.568     5.089    U_Btn_DB_CLEAR/CLK
    SLICE_X53Y11         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDCE (Prop_fdce_C_Q)         0.419     5.508 r  U_Btn_DB_CLEAR/counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.383    U_Btn_DB_CLEAR/counter_reg_n_0_[12]
    SLICE_X53Y11         LUT4 (Prop_lut4_I0_O)        0.299     6.682 r  U_Btn_DB_CLEAR/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.263     6.945    U_Btn_DB_CLEAR/counter[16]_i_5__0_n_0
    SLICE_X53Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.069 r  U_Btn_DB_CLEAR/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.571     7.641    U_Btn_DB_CLEAR/counter[16]_i_4__0_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  U_Btn_DB_CLEAR/counter[16]_i_2__0/O
                         net (fo=17, routed)          1.066     8.830    U_Btn_DB_CLEAR/r_1kHz
    SLICE_X53Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.954 r  U_Btn_DB_CLEAR/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     8.954    U_Btn_DB_CLEAR/counter[13]
    SLICE_X53Y12         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.448    14.789    U_Btn_DB_CLEAR/CLK
    SLICE_X53Y12         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[13]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X53Y12         FDCE (Setup_fdce_C_D)        0.029    15.057    U_Btn_DB_CLEAR/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 U_Btn_DB_CLEAR/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB_CLEAR/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.118ns (28.680%)  route 2.780ns (71.320%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.568     5.089    U_Btn_DB_CLEAR/CLK
    SLICE_X53Y11         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDCE (Prop_fdce_C_Q)         0.419     5.508 r  U_Btn_DB_CLEAR/counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.383    U_Btn_DB_CLEAR/counter_reg_n_0_[12]
    SLICE_X53Y11         LUT4 (Prop_lut4_I0_O)        0.299     6.682 r  U_Btn_DB_CLEAR/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.263     6.945    U_Btn_DB_CLEAR/counter[16]_i_5__0_n_0
    SLICE_X53Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.069 r  U_Btn_DB_CLEAR/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.571     7.641    U_Btn_DB_CLEAR/counter[16]_i_4__0_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  U_Btn_DB_CLEAR/counter[16]_i_2__0/O
                         net (fo=17, routed)          1.071     8.835    U_Btn_DB_CLEAR/r_1kHz
    SLICE_X53Y12         LUT2 (Prop_lut2_I0_O)        0.152     8.987 r  U_Btn_DB_CLEAR/counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     8.987    U_Btn_DB_CLEAR/counter[16]
    SLICE_X53Y12         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.448    14.789    U_Btn_DB_CLEAR/CLK
    SLICE_X53Y12         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[16]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X53Y12         FDCE (Setup_fdce_C_D)        0.075    15.103    U_Btn_DB_CLEAR/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 U_Btn_DB_CLEAR/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB_CLEAR/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.116ns (28.680%)  route 2.775ns (71.320%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.568     5.089    U_Btn_DB_CLEAR/CLK
    SLICE_X53Y11         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDCE (Prop_fdce_C_Q)         0.419     5.508 r  U_Btn_DB_CLEAR/counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.383    U_Btn_DB_CLEAR/counter_reg_n_0_[12]
    SLICE_X53Y11         LUT4 (Prop_lut4_I0_O)        0.299     6.682 r  U_Btn_DB_CLEAR/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.263     6.945    U_Btn_DB_CLEAR/counter[16]_i_5__0_n_0
    SLICE_X53Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.069 r  U_Btn_DB_CLEAR/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.571     7.641    U_Btn_DB_CLEAR/counter[16]_i_4__0_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  U_Btn_DB_CLEAR/counter[16]_i_2__0/O
                         net (fo=17, routed)          1.066     8.830    U_Btn_DB_CLEAR/r_1kHz
    SLICE_X53Y12         LUT2 (Prop_lut2_I0_O)        0.150     8.980 r  U_Btn_DB_CLEAR/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     8.980    U_Btn_DB_CLEAR/counter[15]
    SLICE_X53Y12         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.448    14.789    U_Btn_DB_CLEAR/CLK
    SLICE_X53Y12         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[15]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X53Y12         FDCE (Setup_fdce_C_D)        0.075    15.103    U_Btn_DB_CLEAR/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  6.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_mSec/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_mSec/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.147%)  route 0.151ns (44.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.557     1.440    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X55Y20         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[1]/Q
                         net (fo=12, routed)          0.151     1.732    U_StopWatch_DP/U_Time_mSec/count_reg[1]
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.777 r  U_StopWatch_DP/U_Time_mSec/tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.777    U_StopWatch_DP/U_Time_mSec/tick_reg_i_1_n_0
    SLICE_X54Y19         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.827     1.954    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X54Y19         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/tick_reg_reg/C
                         clock pessimism             -0.499     1.455    
    SLICE_X54Y19         FDCE (Hold_fdce_C_D)         0.121     1.576    U_StopWatch_DP/U_Time_mSec/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_Btn_DB_CLEAR/edge_detect_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_CU/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.148%)  route 0.086ns (25.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.562     1.445    U_Btn_DB_CLEAR/CLK
    SLICE_X52Y13         FDCE                                         r  U_Btn_DB_CLEAR/edge_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  U_Btn_DB_CLEAR/edge_detect_reg/Q
                         net (fo=3, routed)           0.086     1.679    U_Stopwatch_CU/edge_detect
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.098     1.777 r  U_Stopwatch_CU/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    U_Stopwatch_CU/FSM_onehot_state[2]_i_1_n_0
    SLICE_X52Y13         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.832     1.959    U_Stopwatch_CU/CLK
    SLICE_X52Y13         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X52Y13         FDCE (Hold_fdce_C_D)         0.121     1.566    U_Stopwatch_CU/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Sec/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Sec/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.894%)  route 0.087ns (26.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.561     1.444    U_StopWatch_DP/U_Time_Sec/CLK
    SLICE_X54Y16         FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.148     1.592 r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[2]/Q
                         net (fo=9, routed)           0.087     1.679    U_StopWatch_DP/U_Time_Sec/sec[2]
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.098     1.777 r  U_StopWatch_DP/U_Time_Sec/count_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.777    U_StopWatch_DP/U_Time_Sec/count_reg[4]_i_1__1_n_0
    SLICE_X54Y16         FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.830     1.957    U_StopWatch_DP/U_Time_Sec/CLK
    SLICE_X54Y16         FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[4]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X54Y16         FDCE (Hold_fdce_C_D)         0.121     1.565    U_StopWatch_DP/U_Time_Sec/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_Btn_DB_CLEAR/edge_detect_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_CU/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.704%)  route 0.088ns (26.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.562     1.445    U_Btn_DB_CLEAR/CLK
    SLICE_X52Y13         FDCE                                         r  U_Btn_DB_CLEAR/edge_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  U_Btn_DB_CLEAR/edge_detect_reg/Q
                         net (fo=3, routed)           0.088     1.681    U_Stopwatch_CU/edge_detect
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.098     1.779 r  U_Stopwatch_CU/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.779    U_Stopwatch_CU/FSM_onehot_state[1]_i_1_n_0
    SLICE_X52Y13         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.832     1.959    U_Stopwatch_CU/CLK
    SLICE_X52Y13         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X52Y13         FDCE (Hold_fdce_C_D)         0.120     1.565    U_Stopwatch_CU/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Hour/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.560     1.443    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X54Y17         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/Q
                         net (fo=6, routed)           0.127     1.734    U_StopWatch_DP/U_Time_Hour/Q[0]
    SLICE_X55Y17         LUT4 (Prop_lut4_I2_O)        0.048     1.782 r  U_StopWatch_DP/U_Time_Hour/count_reg[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.782    U_StopWatch_DP/U_Time_Hour/count_reg[2]_i_1__3_n_0
    SLICE_X55Y17         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.829     1.956    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X55Y17         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[2]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X55Y17         FDCE (Hold_fdce_C_D)         0.107     1.563    U_StopWatch_DP/U_Time_Hour/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Hour/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.560     1.443    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X54Y17         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/Q
                         net (fo=6, routed)           0.127     1.734    U_StopWatch_DP/U_Time_Hour/Q[0]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.045     1.779 r  U_StopWatch_DP/U_Time_Hour/count_reg[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.779    U_StopWatch_DP/U_Time_Hour/count_next[1]
    SLICE_X55Y17         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.829     1.956    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X55Y17         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[1]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X55Y17         FDCE (Hold_fdce_C_D)         0.091     1.547    U_StopWatch_DP/U_Time_Hour/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Hour/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.560     1.443    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X54Y17         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/Q
                         net (fo=6, routed)           0.128     1.735    U_StopWatch_DP/U_Time_Hour/Q[0]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.780 r  U_StopWatch_DP/U_Time_Hour/count_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.780    U_StopWatch_DP/U_Time_Hour/count_reg[4]_i_2_n_0
    SLICE_X55Y17         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.829     1.956    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X55Y17         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[4]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X55Y17         FDCE (Hold_fdce_C_D)         0.092     1.548    U_StopWatch_DP/U_Time_Hour/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_mSec/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.212ns (58.436%)  route 0.151ns (41.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.557     1.440    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X54Y20         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]/Q
                         net (fo=14, routed)          0.151     1.755    U_StopWatch_DP/U_Time_mSec/count_reg[2]
    SLICE_X55Y20         LUT5 (Prop_lut5_I3_O)        0.048     1.803 r  U_StopWatch_DP/U_Time_mSec/count_reg[3]_i_1__3/O
                         net (fo=1, routed)           0.000     1.803    U_StopWatch_DP/U_Time_mSec/count_reg[3]_i_1__3_n_0
    SLICE_X55Y20         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.826     1.953    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X55Y20         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[3]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X55Y20         FDCE (Hold_fdce_C_D)         0.107     1.560    U_StopWatch_DP/U_Time_mSec/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.929%)  route 0.152ns (42.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.557     1.440    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X54Y20         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]/Q
                         net (fo=14, routed)          0.152     1.756    U_StopWatch_DP/U_Time_mSec/count_reg[2]
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.801 r  U_StopWatch_DP/U_Time_mSec/count_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.000     1.801    U_StopWatch_DP/U_Time_mSec/count_reg[4]_i_1__3_n_0
    SLICE_X55Y20         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.826     1.953    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X55Y20         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X55Y20         FDCE (Hold_fdce_C_D)         0.092     1.545    U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Min/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.682%)  route 0.167ns (47.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.563     1.446    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X57Y16         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/Q
                         net (fo=10, routed)          0.167     1.754    U_StopWatch_DP/U_Time_Min/minute[4]
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.799 r  U_StopWatch_DP/U_Time_Min/count_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.799    U_StopWatch_DP/U_Time_Min/count_reg[3]_i_1__1_n_0
    SLICE_X57Y16         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.830     1.957    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X57Y16         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[3]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X57Y16         FDCE (Hold_fdce_C_D)         0.092     1.538    U_StopWatch_DP/U_Time_Min/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y9    U_Btn_DB_CLEAR/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y11   U_Btn_DB_CLEAR/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y11   U_Btn_DB_CLEAR/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y11   U_Btn_DB_CLEAR/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y12   U_Btn_DB_CLEAR/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y12   U_Btn_DB_CLEAR/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y12   U_Btn_DB_CLEAR/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y12   U_Btn_DB_CLEAR/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y12   U_Btn_DB_CLEAR/r_1kHz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   U_Fnd_Ctrl/U_CLK_Gen/r_counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_StopWatch_DP/U_Clk_Div/clk_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   U_StopWatch_DP/U_Clk_Div/count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   U_StopWatch_DP/U_Clk_Div/count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   U_StopWatch_DP/U_Clk_Div/count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   U_StopWatch_DP/U_Clk_Div/count_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   U_StopWatch_DP/U_Clk_Div/count_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y9    U_Btn_DB_CLEAR/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y11   U_Btn_DB_CLEAR/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y11   U_Btn_DB_CLEAR/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y11   U_Btn_DB_CLEAR/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   U_Btn_DB_CLEAR/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   U_Btn_DB_CLEAR/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   U_Btn_DB_CLEAR/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   U_Btn_DB_CLEAR/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   U_Btn_DB_CLEAR/r_1kHz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y9    U_Btn_DB_RUN/counter_reg[0]/C



