// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="case_3_case_3,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=12.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.757000,HLS_SYN_LAT=1412,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1184,HLS_SYN_LUT=3564,HLS_VERSION=2025_1}" *)

module case_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_data_0_address0,
        in_data_0_ce0,
        in_data_0_q0,
        in_data_1_address0,
        in_data_1_ce0,
        in_data_1_we0,
        in_data_1_d0,
        in_data_1_q0,
        in_data_1_address1,
        in_data_1_ce1,
        in_data_1_we1,
        in_data_1_d1,
        in_data_1_q1,
        in_data_2_address0,
        in_data_2_ce0,
        in_data_2_q0,
        in_data_3_address0,
        in_data_3_ce0,
        in_data_3_we0,
        in_data_3_d0,
        in_data_3_q0,
        in_data_3_address1,
        in_data_3_ce1,
        in_data_3_we1,
        in_data_3_d1,
        in_data_3_q1,
        in_data_4_address0,
        in_data_4_ce0,
        in_data_4_q0,
        in_data_5_address0,
        in_data_5_ce0,
        in_data_5_we0,
        in_data_5_d0,
        in_data_5_q0,
        in_data_5_address1,
        in_data_5_ce1,
        in_data_5_we1,
        in_data_5_d1,
        in_data_5_q1,
        in_data_6_address0,
        in_data_6_ce0,
        in_data_6_q0,
        in_data_6_address1,
        in_data_6_ce1,
        in_data_6_q1,
        in_data_7_address0,
        in_data_7_ce0,
        in_data_7_we0,
        in_data_7_d0,
        in_data_7_q0,
        in_data_7_address1,
        in_data_7_ce1,
        in_data_7_we1,
        in_data_7_d1,
        in_data_7_q1,
        in_data_8_address0,
        in_data_8_ce0,
        in_data_8_we0,
        in_data_8_d0,
        in_data_8_q0,
        in_data_8_address1,
        in_data_8_ce1,
        in_data_8_we1,
        in_data_8_d1,
        in_data_8_q1,
        in_data_9_address0,
        in_data_9_ce0,
        in_data_9_we0,
        in_data_9_d0,
        in_data_9_q0,
        in_data_9_address1,
        in_data_9_ce1,
        in_data_9_we1,
        in_data_9_d1,
        in_data_9_q1,
        in_data_10_address0,
        in_data_10_ce0,
        in_data_10_q0,
        in_data_10_address1,
        in_data_10_ce1,
        in_data_10_q1,
        in_data_11_address0,
        in_data_11_ce0,
        in_data_11_we0,
        in_data_11_d0,
        in_data_11_q0,
        in_data_11_address1,
        in_data_11_ce1,
        in_data_11_we1,
        in_data_11_d1,
        in_data_11_q1,
        in_data_12_address0,
        in_data_12_ce0,
        in_data_12_q0,
        in_data_12_address1,
        in_data_12_ce1,
        in_data_12_q1,
        in_data_13_address0,
        in_data_13_ce0,
        in_data_13_we0,
        in_data_13_d0,
        in_data_13_q0,
        in_data_13_address1,
        in_data_13_ce1,
        in_data_13_we1,
        in_data_13_d1,
        in_data_13_q1,
        in_data_14_address0,
        in_data_14_ce0,
        in_data_14_q0,
        in_data_14_address1,
        in_data_14_ce1,
        in_data_14_q1,
        in_data_15_address0,
        in_data_15_ce0,
        in_data_15_we0,
        in_data_15_d0,
        in_data_15_q0,
        in_data_15_address1,
        in_data_15_ce1,
        in_data_15_we1,
        in_data_15_d1,
        in_data_15_q1,
        in_scalar_address0,
        in_scalar_ce0,
        in_scalar_q0,
        in_scalar_address1,
        in_scalar_ce1,
        in_scalar_q1,
        out_data_0,
        out_data_1,
        out_data_2,
        out_data_3
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_state5 = 40'd16;
parameter    ap_ST_fsm_state6 = 40'd32;
parameter    ap_ST_fsm_state7 = 40'd64;
parameter    ap_ST_fsm_state8 = 40'd128;
parameter    ap_ST_fsm_state9 = 40'd256;
parameter    ap_ST_fsm_state10 = 40'd512;
parameter    ap_ST_fsm_state11 = 40'd1024;
parameter    ap_ST_fsm_state12 = 40'd2048;
parameter    ap_ST_fsm_state13 = 40'd4096;
parameter    ap_ST_fsm_state14 = 40'd8192;
parameter    ap_ST_fsm_pp0_stage0 = 40'd16384;
parameter    ap_ST_fsm_state19 = 40'd32768;
parameter    ap_ST_fsm_state20 = 40'd65536;
parameter    ap_ST_fsm_state21 = 40'd131072;
parameter    ap_ST_fsm_state22 = 40'd262144;
parameter    ap_ST_fsm_state23 = 40'd524288;
parameter    ap_ST_fsm_state24 = 40'd1048576;
parameter    ap_ST_fsm_state25 = 40'd2097152;
parameter    ap_ST_fsm_state26 = 40'd4194304;
parameter    ap_ST_fsm_state27 = 40'd8388608;
parameter    ap_ST_fsm_state28 = 40'd16777216;
parameter    ap_ST_fsm_state29 = 40'd33554432;
parameter    ap_ST_fsm_state30 = 40'd67108864;
parameter    ap_ST_fsm_pp1_stage0 = 40'd134217728;
parameter    ap_ST_fsm_state34 = 40'd268435456;
parameter    ap_ST_fsm_state35 = 40'd536870912;
parameter    ap_ST_fsm_state36 = 40'd1073741824;
parameter    ap_ST_fsm_state37 = 40'd2147483648;
parameter    ap_ST_fsm_state38 = 40'd4294967296;
parameter    ap_ST_fsm_state39 = 40'd8589934592;
parameter    ap_ST_fsm_state40 = 40'd17179869184;
parameter    ap_ST_fsm_state41 = 40'd34359738368;
parameter    ap_ST_fsm_state42 = 40'd68719476736;
parameter    ap_ST_fsm_state43 = 40'd137438953472;
parameter    ap_ST_fsm_state44 = 40'd274877906944;
parameter    ap_ST_fsm_state45 = 40'd549755813888;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] in_data_0_address0;
output   in_data_0_ce0;
input  [1:0] in_data_0_q0;
output  [3:0] in_data_1_address0;
output   in_data_1_ce0;
output   in_data_1_we0;
output  [1:0] in_data_1_d0;
input  [1:0] in_data_1_q0;
output  [3:0] in_data_1_address1;
output   in_data_1_ce1;
output   in_data_1_we1;
output  [1:0] in_data_1_d1;
input  [1:0] in_data_1_q1;
output  [3:0] in_data_2_address0;
output   in_data_2_ce0;
input  [1:0] in_data_2_q0;
output  [3:0] in_data_3_address0;
output   in_data_3_ce0;
output   in_data_3_we0;
output  [1:0] in_data_3_d0;
input  [1:0] in_data_3_q0;
output  [3:0] in_data_3_address1;
output   in_data_3_ce1;
output   in_data_3_we1;
output  [1:0] in_data_3_d1;
input  [1:0] in_data_3_q1;
output  [3:0] in_data_4_address0;
output   in_data_4_ce0;
input  [1:0] in_data_4_q0;
output  [3:0] in_data_5_address0;
output   in_data_5_ce0;
output   in_data_5_we0;
output  [1:0] in_data_5_d0;
input  [1:0] in_data_5_q0;
output  [3:0] in_data_5_address1;
output   in_data_5_ce1;
output   in_data_5_we1;
output  [1:0] in_data_5_d1;
input  [1:0] in_data_5_q1;
output  [3:0] in_data_6_address0;
output   in_data_6_ce0;
input  [1:0] in_data_6_q0;
output  [3:0] in_data_6_address1;
output   in_data_6_ce1;
input  [1:0] in_data_6_q1;
output  [3:0] in_data_7_address0;
output   in_data_7_ce0;
output   in_data_7_we0;
output  [1:0] in_data_7_d0;
input  [1:0] in_data_7_q0;
output  [3:0] in_data_7_address1;
output   in_data_7_ce1;
output   in_data_7_we1;
output  [1:0] in_data_7_d1;
input  [1:0] in_data_7_q1;
output  [3:0] in_data_8_address0;
output   in_data_8_ce0;
output   in_data_8_we0;
output  [1:0] in_data_8_d0;
input  [1:0] in_data_8_q0;
output  [3:0] in_data_8_address1;
output   in_data_8_ce1;
output   in_data_8_we1;
output  [1:0] in_data_8_d1;
input  [1:0] in_data_8_q1;
output  [3:0] in_data_9_address0;
output   in_data_9_ce0;
output   in_data_9_we0;
output  [1:0] in_data_9_d0;
input  [1:0] in_data_9_q0;
output  [3:0] in_data_9_address1;
output   in_data_9_ce1;
output   in_data_9_we1;
output  [1:0] in_data_9_d1;
input  [1:0] in_data_9_q1;
output  [3:0] in_data_10_address0;
output   in_data_10_ce0;
input  [1:0] in_data_10_q0;
output  [3:0] in_data_10_address1;
output   in_data_10_ce1;
input  [1:0] in_data_10_q1;
output  [3:0] in_data_11_address0;
output   in_data_11_ce0;
output   in_data_11_we0;
output  [1:0] in_data_11_d0;
input  [1:0] in_data_11_q0;
output  [3:0] in_data_11_address1;
output   in_data_11_ce1;
output   in_data_11_we1;
output  [1:0] in_data_11_d1;
input  [1:0] in_data_11_q1;
output  [3:0] in_data_12_address0;
output   in_data_12_ce0;
input  [1:0] in_data_12_q0;
output  [3:0] in_data_12_address1;
output   in_data_12_ce1;
input  [1:0] in_data_12_q1;
output  [3:0] in_data_13_address0;
output   in_data_13_ce0;
output   in_data_13_we0;
output  [1:0] in_data_13_d0;
input  [1:0] in_data_13_q0;
output  [3:0] in_data_13_address1;
output   in_data_13_ce1;
output   in_data_13_we1;
output  [1:0] in_data_13_d1;
input  [1:0] in_data_13_q1;
output  [3:0] in_data_14_address0;
output   in_data_14_ce0;
input  [1:0] in_data_14_q0;
output  [3:0] in_data_14_address1;
output   in_data_14_ce1;
input  [1:0] in_data_14_q1;
output  [3:0] in_data_15_address0;
output   in_data_15_ce0;
output   in_data_15_we0;
output  [1:0] in_data_15_d0;
input  [1:0] in_data_15_q0;
output  [3:0] in_data_15_address1;
output   in_data_15_ce1;
output   in_data_15_we1;
output  [1:0] in_data_15_d1;
input  [1:0] in_data_15_q1;
output  [4:0] in_scalar_address0;
output   in_scalar_ce0;
input  [3:0] in_scalar_q0;
output  [4:0] in_scalar_address1;
output   in_scalar_ce1;
input  [3:0] in_scalar_q1;
output  [7:0] out_data_0;
output  [7:0] out_data_1;
output  [7:0] out_data_2;
output  [7:0] out_data_3;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [6:0] indvar_flatten_reg_860;
reg   [3:0] i_n3_2_reg_871;
reg  signed [3:0] reg_922;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state24;
reg  signed [1:0] reg_927;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_state20;
reg  signed [1:0] reg_932;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire  signed [4:0] sext_ln84_fu_947_p1;
reg  signed [4:0] sext_ln84_reg_3369;
wire   [7:0] zext_ln84_fu_955_p1;
reg   [7:0] zext_ln84_reg_3374;
wire   [3:0] i_n1_0_2_fu_968_p2;
reg   [3:0] i_n1_0_2_reg_3382;
wire    ap_CS_fsm_state3;
wire   [3:0] add_ln85_fu_990_p2;
reg   [3:0] add_ln85_reg_3415;
wire    ap_CS_fsm_state4;
reg  signed [3:0] m36_1_reg_3425;
wire    ap_CS_fsm_state6;
wire  signed [4:0] m36_fu_1051_p1;
reg  signed [4:0] m36_reg_3431;
wire  signed [7:0] sext_ln22_fu_1055_p1;
reg  signed [7:0] sext_ln22_reg_3439;
wire   [3:0] i_n2_0_2_fu_1068_p2;
reg   [3:0] i_n2_0_2_reg_3448;
wire    ap_CS_fsm_state7;
wire   [3:0] add_ln92_fu_1090_p2;
reg   [3:0] add_ln92_reg_3493;
wire    ap_CS_fsm_state8;
wire  signed [2:0] m37_fu_1130_p2;
reg  signed [2:0] m37_reg_3508;
wire    ap_CS_fsm_state9;
reg  signed [3:0] in_scalar_load_2_reg_3513;
wire    ap_CS_fsm_state11;
reg  signed [3:0] m47_reg_3520;
reg  signed [3:0] in_scalar_load_4_reg_3536;
wire    ap_CS_fsm_state12;
wire   [1:0] m48_fu_1174_p1;
reg   [1:0] m48_reg_3541;
reg  signed [3:0] in_scalar_load_5_reg_3546;
wire  signed [5:0] trunc_ln86_fu_1181_p1;
reg  signed [5:0] trunc_ln86_reg_3562;
wire    ap_CS_fsm_state13;
wire   [9:0] m42_fu_1205_p2;
reg   [9:0] m42_reg_3567;
wire  signed [12:0] m41_cast_fu_1211_p1;
reg  signed [12:0] m41_cast_reg_3572;
wire  signed [7:0] conv_i3809_cast_fu_1219_p1;
reg  signed [7:0] conv_i3809_cast_reg_3577;
wire  signed [4:0] in_scalar_load_2_cast21_fu_1223_p1;
reg  signed [4:0] in_scalar_load_2_cast21_reg_3582;
wire   [14:0] conv25_i3720_cast_cast_cast_cast_fu_1229_p1;
reg   [14:0] conv25_i3720_cast_cast_cast_cast_reg_3587;
wire  signed [6:0] sext_ln22_1_fu_1242_p1;
reg  signed [6:0] sext_ln22_1_reg_3592;
wire  signed [8:0] sext_ln22_2_fu_1246_p1;
reg  signed [8:0] sext_ln22_2_reg_3597;
wire  signed [5:0] m47_cast_fu_1250_p1;
reg  signed [5:0] m47_cast_reg_3602;
wire  signed [4:0] m48_cast_fu_1253_p1;
reg  signed [4:0] m48_cast_reg_3607;
wire  signed [5:0] in_scalar_load_5_cast_fu_1256_p1;
reg  signed [5:0] in_scalar_load_5_cast_reg_3612;
wire  signed [4:0] sext_ln98_fu_1259_p1;
reg  signed [4:0] sext_ln98_reg_3617;
wire   [0:0] icmp_ln98_fu_1266_p2;
wire    ap_CS_fsm_state14;
wire   [3:0] i_n3_0_2_fu_1272_p2;
reg   [3:0] i_n3_0_2_reg_3626;
wire  signed [2:0] empty_33_fu_1278_p1;
reg  signed [2:0] empty_33_reg_3667;
wire  signed [5:0] m76_fu_1284_p2;
reg  signed [5:0] m76_reg_3689;
wire   [0:0] icmp_ln99_fu_1294_p2;
reg   [0:0] icmp_ln99_reg_3694;
reg   [0:0] icmp_ln99_reg_3694_pp0_iter1_reg;
reg   [0:0] icmp_ln99_reg_3694_pp0_iter2_reg;
wire   [6:0] add_ln99_fu_1300_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] zext_ln100_fu_1320_p1;
reg   [63:0] zext_ln100_reg_3703;
wire   [3:0] add_ln100_fu_1325_p2;
wire   [9:0] add_ln115_fu_1395_p2;
reg   [9:0] add_ln115_reg_3729;
wire   [12:0] add_ln115_2_fu_1409_p2;
reg   [12:0] add_ln115_2_reg_3734;
wire   [6:0] add_ln115_7_fu_1440_p2;
reg   [6:0] add_ln115_7_reg_3739;
reg  signed [1:0] in_data_12_load_1_reg_3744;
wire   [2:0] tmp33_fu_1503_p2;
reg   [2:0] tmp33_reg_3770;
reg  signed [1:0] in_data_12_load_2_reg_3775;
wire    ap_CS_fsm_state21;
reg  signed [1:0] in_data_12_load_3_reg_3781;
wire   [3:0] tmp32_fu_1530_p2;
reg   [3:0] tmp32_reg_3807;
reg  signed [1:0] in_data_12_load_4_reg_3812;
wire    ap_CS_fsm_state22;
reg  signed [1:0] in_data_12_load_5_reg_3818;
wire   [2:0] tmp36_fu_1544_p2;
reg   [2:0] tmp36_reg_3844;
wire    ap_CS_fsm_state23;
wire   [4:0] mul_i3092_fu_1561_p2;
reg   [4:0] mul_i3092_reg_3854;
wire   [5:0] trunc_ln106_fu_1567_p1;
reg   [5:0] trunc_ln106_reg_3859;
wire   [7:0] mul_i2994_fu_1571_p2;
reg   [7:0] mul_i2994_reg_3864;
wire  signed [2:0] empty_31_fu_1575_p1;
reg  signed [2:0] empty_31_reg_3869;
wire  signed [7:0] conv_i2819_fu_1587_p2;
reg  signed [7:0] conv_i2819_reg_3880;
reg  signed [1:0] in_data_12_load_6_reg_3886;
reg  signed [1:0] in_data_12_load_7_reg_3892;
wire  signed [2:0] conv_i2951_7_fu_1593_p1;
reg  signed [2:0] conv_i2951_7_reg_3897;
wire  signed [2:0] conv_i2917_7_fu_1597_p2;
reg  signed [2:0] conv_i2917_7_reg_3903;
wire   [6:0] empty_34_fu_1603_p1;
reg   [6:0] empty_34_reg_3916;
wire   [4:0] tmp31_fu_1641_p2;
reg   [4:0] tmp31_reg_3921;
wire   [5:0] m73_fu_1647_p1;
reg   [5:0] m73_reg_3926;
wire   [4:0] empty_35_fu_1651_p1;
reg   [4:0] empty_35_reg_3931;
wire  signed [2:0] add_i2718_7_fu_1792_p2;
reg  signed [2:0] add_i2718_7_reg_3936;
wire  signed [3:0] sext_ln143_8_fu_1856_p1;
reg  signed [3:0] sext_ln143_8_reg_3941;
wire   [6:0] tmp_fu_2031_p2;
reg   [6:0] tmp_reg_3946;
wire   [6:0] tmp23_fu_2110_p2;
reg   [6:0] tmp23_reg_3951;
wire   [8:0] tmp21_fu_2139_p2;
reg   [8:0] tmp21_reg_3956;
wire  signed [8:0] in_scalar_load_8_cast93_fu_2148_p1;
reg  signed [8:0] in_scalar_load_8_cast93_reg_3961;
wire    ap_CS_fsm_state25;
wire  signed [5:0] in_scalar_load_4_cast_fu_2199_p1;
reg  signed [5:0] in_scalar_load_4_cast_reg_3966;
wire  signed [6:0] m73_cast_fu_2202_p1;
reg  signed [6:0] m73_cast_reg_3971;
wire  signed [6:0] conv_i2324_cast_fu_2205_p1;
reg  signed [6:0] conv_i2324_cast_reg_3976;
wire  signed [6:0] sext_ln155_fu_2208_p1;
reg  signed [6:0] sext_ln155_reg_3981;
wire   [3:0] i_n7_0_2_fu_2225_p2;
reg   [3:0] i_n7_0_2_reg_3989;
wire    ap_CS_fsm_state26;
wire  signed [8:0] m87_fu_2231_p2;
reg  signed [8:0] m87_reg_4032;
wire   [6:0] m88_fu_2241_p2;
reg   [6:0] m88_reg_4037;
wire   [3:0] add_ln156_fu_2268_p2;
reg   [3:0] add_ln156_reg_4045;
wire    ap_CS_fsm_state27;
wire   [6:0] add_ln163_fu_2322_p2;
reg   [6:0] add_ln163_reg_4060;
wire    ap_CS_fsm_state28;
wire   [6:0] add_ln163_1_fu_2327_p2;
reg   [6:0] add_ln163_1_reg_4065;
wire  signed [8:0] m82_fu_2381_p2;
wire    ap_CS_fsm_state30;
wire  signed [9:0] mul_i2053_cast_fu_2387_p1;
reg  signed [9:0] mul_i2053_cast_reg_4074;
wire  signed [9:0] mul_i1680_cast_fu_2391_p1;
reg  signed [9:0] mul_i1680_cast_reg_4079;
wire   [0:0] icmp_ln169_fu_2397_p2;
reg   [0:0] icmp_ln169_reg_4084;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln169_reg_4084_pp1_iter1_reg;
wire   [6:0] add_ln180_2_fu_2471_p2;
reg   [6:0] add_ln180_2_reg_4098;
reg   [31:0] m29_15_reg_4103;
reg    ap_enable_reg_pp1_iter2;
wire   [9:0] trunc_ln158_fu_2520_p1;
reg   [9:0] trunc_ln158_reg_4122;
wire    ap_CS_fsm_state34;
wire   [3:0] empty_36_fu_2524_p1;
reg   [3:0] empty_36_reg_4127;
wire  signed [3:0] m93_fu_2528_p1;
reg  signed [3:0] m93_reg_4132;
wire  signed [4:0] sext_ln183_fu_2531_p1;
reg  signed [4:0] sext_ln183_reg_4137;
wire   [3:0] i_n9_0_2_fu_2553_p2;
reg   [3:0] i_n9_0_2_reg_4145;
wire    ap_CS_fsm_state35;
wire  signed [4:0] add_i1108_fu_2566_p2;
reg  signed [4:0] add_i1108_reg_4150;
wire   [4:0] tmp139812_fu_2581_p2;
reg   [4:0] tmp139812_reg_4166;
wire   [3:0] add_ln184_fu_2593_p2;
reg   [3:0] add_ln184_reg_4174;
wire    ap_CS_fsm_state36;
wire   [4:0] add_ln187_fu_2621_p2;
reg   [4:0] add_ln187_reg_4184;
wire    ap_CS_fsm_state37;
reg  signed [1:0] in_data_10_load_6_reg_4204;
reg   [1:0] in_data_14_load_2_reg_4214;
wire  signed [6:0] add_i1108_cast_fu_2640_p1;
reg  signed [6:0] add_i1108_cast_reg_4224;
reg  signed [1:0] in_data_10_load_1_reg_4236;
reg   [1:0] in_data_14_load_1_reg_4256;
wire    ap_CS_fsm_state41;
reg   [1:0] in_data_14_load_4_reg_4266;
reg  signed [1:0] in_data_10_load_2_reg_4276;
reg  signed [1:0] in_data_10_load_3_reg_4281;
reg   [1:0] in_data_14_load_3_reg_4296;
wire    ap_CS_fsm_state42;
reg   [1:0] in_data_14_load_6_reg_4306;
wire  signed [6:0] conv_i289_fu_2651_p2;
reg  signed [6:0] conv_i289_reg_4316;
wire   [6:0] conv_i289_1_fu_2659_p2;
reg   [6:0] conv_i289_1_reg_4322;
wire   [6:0] conv_i289_2_fu_2667_p2;
reg   [6:0] conv_i289_2_reg_4327;
wire   [6:0] conv_i289_3_fu_2675_p2;
reg   [6:0] conv_i289_3_reg_4332;
wire   [6:0] conv_i289_4_fu_2684_p2;
reg   [6:0] conv_i289_4_reg_4337;
wire   [6:0] conv_i289_5_fu_2693_p2;
reg   [6:0] conv_i289_5_reg_4342;
reg   [1:0] in_data_14_load_5_reg_4352;
wire    ap_CS_fsm_state43;
reg   [1:0] in_data_14_load_8_reg_4362;
wire   [9:0] tmp63_fu_2882_p2;
reg   [9:0] tmp63_reg_4367;
(* use_dsp48 = "no" *) wire   [7:0] tmp69_fu_2888_p2;
reg   [7:0] tmp69_reg_4372;
wire   [11:0] tmp71_fu_2899_p2;
reg   [11:0] tmp71_reg_4377;
wire   [11:0] tmp75_fu_2911_p2;
reg   [11:0] tmp75_reg_4382;
wire   [11:0] tmp77_fu_2927_p2;
reg   [11:0] tmp77_reg_4387;
wire   [8:0] tmp79_fu_2968_p2;
reg   [8:0] tmp79_reg_4392;
wire   [10:0] tmp54_fu_3140_p2;
reg   [10:0] tmp54_reg_4397;
wire    ap_CS_fsm_state44;
wire   [10:0] tmp58_fu_3176_p2;
reg   [10:0] tmp58_reg_4402;
wire   [13:0] tmp96_fu_3228_p2;
reg   [13:0] tmp96_reg_4407;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state15;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_flush_enable;
reg    ap_enable_reg_pp1_iter1;
reg   [3:0] i_n1_1_reg_838;
wire   [0:0] icmp_ln84_fu_962_p2;
wire    ap_CS_fsm_state5;
reg   [3:0] i_n2_1_reg_849;
wire   [0:0] icmp_ln91_fu_1062_p2;
wire    ap_CS_fsm_state10;
reg   [3:0] i_n7_1_reg_882;
wire   [0:0] icmp_ln155_fu_2219_p2;
wire    ap_CS_fsm_state29;
reg   [3:0] i_n9_1_reg_893;
wire   [0:0] icmp_ln183_fu_2547_p2;
wire    ap_CS_fsm_state38;
wire   [63:0] zext_ln85_fu_996_p1;
wire   [0:0] icmp_ln85_fu_984_p2;
wire   [63:0] zext_ln92_fu_1096_p1;
wire   [0:0] icmp_ln92_fu_1084_p2;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln156_fu_2274_p1;
wire   [0:0] icmp_ln156_fu_2262_p2;
wire   [63:0] zext_ln170_fu_2426_p1;
wire    ap_block_pp1_stage0;
wire   [63:0] zext_ln184_fu_2599_p1;
wire   [0:0] icmp_ln184_fu_2587_p2;
reg   [3:0] i_n1_0_fu_200;
reg   [31:0] m29_1_fu_204;
wire   [31:0] m29_fu_1035_p2;
reg   [31:0] add_i4401_lcssa_phi_fu_208;
wire   [31:0] zext_ln35_fu_1027_p1;
reg   [3:0] i_n2_0_fu_212;
reg   [31:0] m29_2_fu_216;
wire   [31:0] m29_9_fu_1163_p2;
reg   [31:0] add_i4195_lcssa_phi_fu_220;
wire   [31:0] zext_ln38_fu_1142_p1;
reg   [3:0] i_n3_0_fu_224;
wire    ap_CS_fsm_state19;
reg   [31:0] add_i3721_lcssa_lcssa_phi_fu_228;
wire   [31:0] zext_ln108_1_fu_1387_p1;
reg   [31:0] mul_i3788_lcssa2_lcssa_phi_fu_232;
wire  signed [31:0] sext_ln43_fu_1353_p1;
reg   [31:0] m29_4_fu_236;
wire   [31:0] m29_21_fu_1480_p2;
reg   [3:0] i_n7_0_fu_240;
reg   [31:0] m29_7_fu_244;
wire   [31:0] m29_16_fu_2358_p2;
wire   [31:0] add_ln143_1_fu_2193_p2;
reg   [31:0] mul_i2303_lcssa1_phi_fu_248;
wire  signed [31:0] sext_ln162_1_fu_2310_p1;
reg   [31:0] mul_i2530_lcssa_phi_fu_252;
wire  signed [31:0] sext_ln158_1_fu_2293_p1;
reg   [1:0] p_phi_fu_256;
reg   [3:0] phi_ln174_fu_260;
wire   [3:0] m85_fu_2452_p2;
reg   [3:0] i_n8_1_fu_264;
wire   [3:0] add_ln170_fu_2432_p2;
reg   [6:0] indvar_flatten6_fu_268;
wire   [6:0] add_ln169_fu_2403_p2;
reg   [31:0] m29_10_fu_272;
wire   [31:0] m29_22_fu_2506_p2;
reg   [3:0] i_n9_0_fu_276;
reg   [31:0] m29_14_fu_280;
wire   [31:0] m29_20_fu_2629_p2;
wire    ap_CS_fsm_state45;
reg    in_scalar_ce0_local;
reg   [4:0] in_scalar_address0_local;
reg    in_scalar_ce1_local;
reg   [4:0] in_scalar_address1_local;
reg    in_data_4_ce0_local;
reg   [3:0] in_data_4_address0_local;
reg    in_data_0_ce0_local;
reg   [3:0] in_data_0_address0_local;
reg    in_data_12_ce1_local;
reg   [3:0] in_data_12_address1_local;
reg    in_data_12_ce0_local;
reg   [3:0] in_data_12_address0_local;
reg    in_data_6_ce1_local;
reg   [3:0] in_data_6_address1_local;
reg    in_data_6_ce0_local;
reg   [3:0] in_data_6_address0_local;
reg    in_data_14_ce0_local;
reg   [3:0] in_data_14_address0_local;
reg    in_data_14_ce1_local;
reg   [3:0] in_data_14_address1_local;
reg    in_data_10_ce1_local;
reg   [3:0] in_data_10_address1_local;
reg    in_data_10_ce0_local;
reg   [3:0] in_data_10_address0_local;
reg    in_data_2_ce0_local;
wire  signed [3:0] sext_ln84_fu_947_p0;
wire  signed [3:0] sext_ln84_1_fu_951_p0;
wire  signed [6:0] sext_ln84_1_fu_951_p1;
wire  signed [1:0] sext_ln86_fu_1005_p0;
wire  signed [1:0] sext_ln86_1_fu_1009_p0;
wire  signed [6:0] sext_ln86_1_fu_1009_p1;
wire  signed [4:0] sext_ln86_fu_1005_p1;
wire   [7:0] zext_ln86_fu_1013_p1;
wire   [7:0] add_ln86_fu_1022_p2;
wire  signed [4:0] m32_fu_1017_p2;
wire  signed [31:0] sext_ln88_fu_1031_p1;
wire  signed [3:0] m36_fu_1051_p0;
wire  signed [3:0] sext_ln22_fu_1055_p0;
wire  signed [1:0] sext_ln94_fu_1106_p0;
wire  signed [1:0] sext_ln94_1_fu_1110_p0;
wire  signed [16:0] sext_ln94_1_fu_1110_p1;
wire  signed [1:0] sext_ln94_2_fu_1118_p0;
wire  signed [1:0] sext_ln94_3_fu_1122_p0;
wire  signed [16:0] sext_ln94_3_fu_1122_p1;
wire  signed [2:0] sext_ln94_2_fu_1118_p1;
wire  signed [2:0] sext_ln94_fu_1106_p1;
wire   [17:0] zext_ln94_1_fu_1126_p1;
wire   [17:0] zext_ln94_fu_1114_p1;
wire   [17:0] add_ln94_fu_1136_p2;
wire  signed [4:0] sext_ln95_fu_1151_p1;
wire   [4:0] add_ln95_fu_1154_p2;
wire  signed [31:0] sext_ln95_1_fu_1159_p1;
wire  signed [3:0] m48_fu_1174_p0;
wire   [11:0] empty_fu_1188_p1;
wire  signed [11:0] conv_i4118_fu_1185_p1;
wire   [11:0] m41_fu_1192_p2;
wire   [5:0] empty_28_fu_1215_p1;
wire  signed [13:0] conv25_i3720_cast_cast_cast_fu_1226_p1;
wire  signed [4:0] in_scalar_load_6_cast_fu_1233_p1;
wire  signed [4:0] m50_fu_1237_p2;
wire  signed [5:0] conv25_i2356_fu_1281_p1;
wire   [0:0] icmp_ln100_fu_1306_p2;
wire   [3:0] select_ln6_fu_1312_p3;
wire  signed [4:0] sext_ln103_fu_1331_p1;
wire   [4:0] m43_fu_1335_p2;
wire  signed [5:0] mul_ln106_fu_1348_p0;
wire  signed [7:0] mul_ln106_fu_1348_p2;
wire   [5:0] m45_fu_1357_p1;
wire  signed [1:0] sext_ln108_1_fu_1365_p0;
wire  signed [1:0] sext_ln108_2_fu_1369_p0;
wire  signed [13:0] sext_ln108_2_fu_1369_p1;
wire  signed [4:0] sext_ln108_1_fu_1365_p1;
wire   [14:0] zext_ln108_fu_1373_p1;
wire   [14:0] add_ln108_fu_1382_p2;
wire   [4:0] m46_fu_1377_p2;
wire  signed [9:0] sext_ln34_fu_1391_p1;
wire  signed [6:0] sext_ln108_fu_1361_p1;
wire   [6:0] add_ln115_1_fu_1400_p2;
wire  signed [12:0] sext_ln115_fu_1405_p1;
wire  signed [5:0] sext_ln105_fu_1340_p1;
wire   [5:0] add_ln115_4_fu_1414_p2;
wire   [4:0] add_ln115_5_fu_1423_p2;
wire  signed [5:0] sext_ln115_3_fu_1427_p1;
wire   [5:0] add_ln115_6_fu_1431_p2;
wire  signed [6:0] sext_ln115_4_fu_1436_p1;
wire  signed [6:0] sext_ln115_2_fu_1419_p1;
wire  signed [12:0] sext_ln115_1_fu_1459_p1;
wire  signed [12:0] sext_ln115_5_fu_1467_p1;
wire   [12:0] add_ln115_3_fu_1462_p2;
wire   [12:0] add_ln115_8_fu_1470_p2;
wire  signed [31:0] sext_ln115_6_fu_1476_p1;
wire  signed [2:0] sext_ln143_17_fu_1495_p1;
wire  signed [2:0] sext_ln143_18_fu_1499_p1;
wire  signed [2:0] sext_ln143_19_fu_1509_p1;
wire  signed [2:0] sext_ln143_20_fu_1513_p1;
wire   [2:0] tmp34_fu_1520_p2;
wire  signed [3:0] tmp34_cast_fu_1526_p1;
wire  signed [3:0] tmp33_cast_fu_1517_p1;
wire  signed [2:0] sext_ln143_21_fu_1536_p1;
wire  signed [2:0] sext_ln143_22_fu_1540_p1;
wire  signed [4:0] mul_i3092_fu_1561_p0;
wire  signed [4:0] mul_i3092_fu_1561_p1;
wire  signed [3:0] mul_i2994_fu_1571_p0;
wire  signed [3:0] mul_i2994_fu_1571_p1;
wire   [7:0] empty_32_fu_1579_p1;
wire  signed [7:0] conv4_i2839_fu_1583_p1;
wire  signed [1:0] conv_i2951_7_fu_1593_p0;
wire  signed [2:0] conv_i2917_7_fu_1597_p0;
wire  signed [2:0] in_data_6_load_6_cast_fu_1607_p1;
wire  signed [2:0] in_data_6_load_7_cast_fu_1611_p1;
wire   [2:0] tmp37_fu_1621_p2;
wire  signed [3:0] tmp37_cast_fu_1627_p1;
wire  signed [3:0] tmp36_cast_fu_1618_p1;
wire   [3:0] tmp35_fu_1631_p2;
wire  signed [4:0] tmp35_cast_fu_1637_p1;
wire  signed [4:0] tmp32_cast_fu_1615_p1;
wire  signed [1:0] conv_i2951_fu_1655_p0;
wire  signed [1:0] conv_i2917_3_fu_1668_p1;
wire  signed [2:0] conv_i2951_3_fu_1665_p1;
wire  signed [1:0] conv_i2917_4_fu_1676_p1;
wire  signed [2:0] conv_i2951_4_fu_1673_p1;
wire  signed [1:0] conv_i2917_fu_1687_p1;
wire  signed [2:0] conv_i2951_fu_1655_p1;
wire  signed [1:0] conv_i2917_1_fu_1692_p1;
wire  signed [2:0] conv_i2951_1_fu_1659_p1;
wire  signed [1:0] conv_i2917_2_fu_1697_p1;
wire  signed [2:0] conv_i2951_2_fu_1662_p1;
wire  signed [1:0] conv_i2628_2_fu_1717_p1;
wire  signed [1:0] conv_i2628_3_fu_1727_p1;
wire  signed [1:0] conv_i2628_4_fu_1737_p1;
wire  signed [1:0] conv_i2628_5_fu_1742_p1;
wire  signed [2:0] conv_i2951_5_fu_1681_p1;
wire  signed [1:0] conv_i2628_6_fu_1747_p1;
wire  signed [2:0] conv_i2951_6_fu_1684_p1;
wire  signed [1:0] conv_i2628_7_fu_1752_p1;
wire  signed [1:0] conv_i2917_5_fu_1756_p1;
wire  signed [1:0] conv_i2628_fu_1761_p1;
wire  signed [1:0] conv_i2628_1_fu_1766_p1;
wire  signed [1:0] conv_i2917_6_fu_1776_p1;
wire   [2:0] conv_i2628_fu_1761_p2;
wire   [2:0] conv_i2917_fu_1687_p2;
wire   [2:0] conv_i2628_1_fu_1766_p2;
wire   [2:0] conv_i2917_1_fu_1692_p2;
wire   [2:0] conv_i2628_2_fu_1717_p2;
wire   [2:0] conv_i2917_2_fu_1697_p2;
wire   [2:0] conv_i2628_3_fu_1727_p2;
wire   [2:0] conv_i2917_3_fu_1668_p2;
wire   [2:0] conv_i2628_4_fu_1737_p2;
wire   [2:0] conv_i2917_4_fu_1676_p2;
wire   [2:0] conv_i2628_5_fu_1742_p2;
wire   [2:0] conv_i2917_5_fu_1756_p2;
wire   [2:0] conv_i2628_6_fu_1747_p2;
wire   [2:0] conv_i2917_6_fu_1776_p2;
wire   [2:0] conv_i2628_7_fu_1752_p2;
wire   [2:0] add_i2718_3_fu_1722_p2;
wire   [2:0] add_i2718_4_fu_1732_p2;
wire   [2:0] add_i2718_1_fu_1707_p2;
wire   [2:0] add_i2718_2_fu_1712_p2;
wire   [2:0] add_i2718_fu_1702_p2;
wire   [2:0] add_i2718_5_fu_1771_p2;
wire   [2:0] add_i2718_6_fu_1781_p2;
wire  signed [3:0] sext_ln132_2_fu_1800_p1;
wire  signed [3:0] sext_ln132_1_fu_1796_p1;
wire   [3:0] tmp7_fu_1891_p2;
wire  signed [3:0] sext_ln132_3_fu_1804_p1;
wire  signed [3:0] sext_ln132_4_fu_1808_p1;
wire   [3:0] tmp9_fu_1901_p2;
wire  signed [4:0] tmp9_cast_fu_1907_p1;
wire  signed [4:0] tmp7_cast_fu_1897_p1;
wire   [4:0] tmp6_fu_1911_p2;
wire  signed [3:0] sext_ln132_5_fu_1812_p1;
wire  signed [3:0] sext_ln132_6_fu_1816_p1;
wire   [3:0] tmp11_fu_1921_p2;
wire  signed [3:0] sext_ln132_7_fu_1820_p1;
wire  signed [3:0] sext_ln143_fu_1824_p1;
wire   [3:0] tmp13_fu_1931_p2;
wire  signed [4:0] tmp13_cast_fu_1937_p1;
wire  signed [4:0] tmp11_cast_fu_1927_p1;
wire   [4:0] tmp10_fu_1941_p2;
wire  signed [5:0] tmp10_cast_fu_1947_p1;
wire  signed [5:0] tmp6_cast_fu_1917_p1;
wire   [5:0] tmp2_fu_1951_p2;
wire  signed [3:0] sext_ln143_1_fu_1828_p1;
wire  signed [3:0] sext_ln143_2_fu_1832_p1;
wire   [3:0] tmp16_fu_1961_p2;
wire  signed [3:0] sext_ln143_3_fu_1836_p1;
wire  signed [3:0] sext_ln143_4_fu_1840_p1;
wire   [3:0] tmp17_fu_1971_p2;
wire  signed [4:0] tmp17_cast_fu_1977_p1;
wire  signed [4:0] tmp16_cast_fu_1967_p1;
wire   [4:0] tmp15_fu_1981_p2;
wire  signed [3:0] sext_ln143_5_fu_1844_p1;
wire  signed [3:0] sext_ln143_6_fu_1848_p1;
wire   [3:0] tmp19_fu_1991_p2;
wire  signed [3:0] sext_ln143_7_fu_1852_p1;
wire   [3:0] tmp20_fu_2001_p2;
wire  signed [4:0] tmp20_cast_fu_2007_p1;
wire  signed [4:0] tmp19_cast_fu_1997_p1;
wire   [4:0] tmp18_fu_2011_p2;
wire  signed [5:0] tmp18_cast_fu_2017_p1;
wire  signed [5:0] tmp15_cast_fu_1987_p1;
wire   [5:0] tmp14_fu_2021_p2;
wire  signed [6:0] tmp14_cast_fu_2027_p1;
wire  signed [6:0] tmp2_cast_fu_1957_p1;
wire  signed [3:0] sext_ln143_9_fu_1859_p1;
wire  signed [3:0] sext_ln143_10_fu_1863_p1;
wire   [3:0] tmp26_fu_2037_p2;
wire  signed [3:0] sext_ln143_11_fu_1867_p1;
wire  signed [3:0] sext_ln143_12_fu_1871_p1;
wire   [3:0] tmp27_fu_2047_p2;
wire  signed [4:0] tmp27_cast_fu_2053_p1;
wire  signed [4:0] tmp26_cast_fu_2043_p1;
wire   [4:0] tmp25_fu_2057_p2;
wire  signed [3:0] sext_ln143_13_fu_1875_p1;
wire  signed [3:0] sext_ln143_14_fu_1879_p1;
wire   [3:0] tmp29_fu_2067_p2;
wire  signed [3:0] sext_ln143_15_fu_1883_p1;
wire  signed [3:0] sext_ln143_16_fu_1887_p1;
wire   [3:0] tmp30_fu_2077_p2;
wire  signed [4:0] tmp30_cast_fu_2083_p1;
wire  signed [4:0] tmp29_cast_fu_2073_p1;
wire   [4:0] tmp28_fu_2087_p2;
wire  signed [5:0] tmp28_cast_fu_2093_p1;
wire  signed [5:0] tmp25_cast_fu_2063_p1;
wire   [5:0] tmp24_fu_2097_p2;
wire  signed [6:0] tmp31_cast_fu_2107_p1;
wire  signed [6:0] tmp24_cast_fu_2103_p1;
wire  signed [3:0] in_scalar_load_8_cast_fu_2116_p0;
wire  signed [8:0] conv_i2819_cast_fu_1789_p1;
wire  signed [8:0] sext_ln132_fu_1786_p1;
wire  signed [5:0] mul_i3092_cast_fu_2120_p1;
wire  signed [5:0] in_scalar_load_8_cast_fu_2116_p1;
wire   [5:0] tmp39_fu_2129_p2;
wire  signed [8:0] tmp39_cast_fu_2135_p1;
wire   [8:0] tmp38_fu_2123_p2;
wire  signed [7:0] tmp23_cast_fu_2155_p1;
wire  signed [7:0] tmp_cast_fu_2152_p1;
wire   [7:0] tmp4_fu_2158_p2;
wire   [13:0] tmp_5_fu_2164_p3;
wire   [17:0] tmp_6_fu_2176_p3;
wire  signed [31:0] tmp1_fu_2172_p1;
wire   [31:0] add_ln143_fu_2187_p2;
wire  signed [31:0] tmp3_fu_2183_p1;
wire  signed [4:0] m87_fu_2231_p0;
wire  signed [3:0] m87_fu_2231_p1;
wire  signed [6:0] add_i2718_7_cast115_fu_2238_p1;
wire  signed [6:0] trunc_ln106_cast_fu_2235_p1;
wire  signed [3:0] m74_fu_2288_p0;
wire  signed [5:0] m74_fu_2288_p2;
wire  signed [4:0] mul_ln162_fu_2305_p0;
wire  signed [6:0] mul_ln162_fu_2305_p2;
wire   [4:0] m77_fu_2314_p1;
wire  signed [6:0] sext_ln160_fu_2297_p1;
wire  signed [6:0] sext_ln163_fu_2318_p1;
wire  signed [7:0] sext_ln163_2_fu_2345_p1;
wire  signed [7:0] sext_ln163_1_fu_2342_p1;
wire   [7:0] add_ln163_2_fu_2348_p2;
wire  signed [31:0] sext_ln163_3_fu_2354_p1;
wire  signed [4:0] trunc_ln162_fu_2369_p1;
wire   [0:0] icmp_ln170_fu_2412_p2;
wire   [3:0] select_ln19_fu_2418_p3;
wire  signed [3:0] sext_ln174_fu_2448_p1;
wire  signed [1:0] sext_ln176_fu_2457_p0;
wire  signed [3:0] sext_ln176_fu_2457_p1;
wire   [3:0] add_ln180_1_fu_2461_p2;
wire  signed [6:0] sext_ln180_2_fu_2467_p1;
wire  signed [9:0] sext_ln180_fu_2493_p1;
wire   [9:0] add_ln180_fu_2489_p2;
wire   [9:0] add_ln180_3_fu_2496_p2;
wire  signed [31:0] sext_ln180_1_fu_2502_p1;
wire  signed [4:0] phi_ln174_cast_fu_2562_p1;
wire   [3:0] empty_38_fu_2571_p1;
wire  signed [4:0] conv_i712_cast_fu_2577_p1;
wire  signed [4:0] m47_cast100_fu_2574_p1;
wire  signed [3:0] sext_ln185_fu_2608_p1;
wire  signed [3:0] m92_fu_2612_p2;
wire  signed [4:0] sext_ln187_fu_2617_p1;
wire  signed [31:0] sext_ln187_1_fu_2626_p1;
wire  signed [4:0] conv_i289_fu_2651_p0;
wire  signed [4:0] conv_i289_1_fu_2659_p0;
wire  signed [4:0] conv_i289_2_fu_2667_p0;
wire  signed [4:0] conv_i289_3_fu_2675_p0;
wire  signed [4:0] conv_i289_4_fu_2684_p0;
wire  signed [4:0] conv_i289_5_fu_2693_p0;
wire  signed [4:0] conv_i289_6_fu_2701_p0;
wire  signed [6:0] conv_i289_6_fu_2701_p2;
wire  signed [1:0] conv_i547_fu_2713_p0;
wire  signed [10:0] conv_i537_fu_2710_p1;
wire  signed [10:0] conv_i547_fu_2713_p1;
wire  signed [10:0] conv_i547_1_fu_2723_p1;
wire  signed [10:0] conv_i547_2_fu_2732_p1;
wire  signed [10:0] conv_i547_3_fu_2741_p1;
wire  signed [10:0] conv_i547_4_fu_2744_p1;
wire  signed [10:0] conv_i547_5_fu_2747_p1;
wire  signed [10:0] conv_i547_6_fu_2750_p1;
wire  signed [10:0] conv_i547_7_fu_2765_p1;
wire   [7:0] tmp_8_fu_2786_p3;
wire   [10:0] add_i526_3_fu_2753_p2;
wire   [10:0] add_i526_4_fu_2759_p2;
wire   [10:0] add_i526_1_fu_2726_p2;
wire   [10:0] add_i526_2_fu_2735_p2;
wire   [10:0] add_i526_fu_2717_p2;
wire   [10:0] add_i526_5_fu_2768_p2;
wire   [10:0] add_i526_6_fu_2774_p2;
wire  signed [7:0] sext_ln223_fu_2825_p1;
wire  signed [7:0] sext_ln223_2_fu_2831_p1;
wire   [7:0] tmp65_fu_2846_p2;
wire  signed [8:0] tmp65_cast26_fu_2852_p1;
wire  signed [8:0] sext_ln210_8_fu_2793_p1;
wire   [8:0] tmp64_fu_2856_p2;
wire  signed [7:0] sext_ln223_4_fu_2837_p1;
wire  signed [7:0] sext_ln223_5_fu_2840_p1;
wire   [7:0] tmp67_fu_2866_p2;
wire  signed [7:0] sext_ln223_3_fu_2834_p1;
wire   [7:0] tmp66_fu_2872_p2;
wire  signed [9:0] tmp66_cast27_fu_2878_p1;
wire  signed [9:0] tmp64_cast_fu_2862_p1;
wire  signed [7:0] grp_fu_3334_p3;
wire  signed [7:0] sext_ln223_6_fu_2843_p1;
wire  signed [11:0] sext_ln210_1_fu_2797_p1;
wire  signed [11:0] sext_ln210_3_fu_2805_p1;
wire   [11:0] tmp72_fu_2893_p2;
wire  signed [11:0] sext_ln210_2_fu_2801_p1;
wire  signed [11:0] sext_ln210_5_fu_2813_p1;
wire  signed [11:0] sext_ln210_6_fu_2817_p1;
wire   [11:0] tmp76_fu_2905_p2;
wire  signed [11:0] sext_ln210_4_fu_2809_p1;
wire   [10:0] add_i526_7_fu_2780_p2;
wire  signed [10:0] sext_ln223_1_fu_2828_p1;
wire   [10:0] tmp78_fu_2917_p2;
wire  signed [11:0] tmp78_cast_fu_2923_p1;
wire  signed [11:0] sext_ln210_7_fu_2821_p1;
wire   [7:0] tmp81_fu_2933_p2;
wire   [7:0] tmp80_fu_2939_p2;
wire   [7:0] tmp83_fu_2949_p2;
wire  signed [8:0] tmp70_cast32_fu_2959_p1;
wire  signed [8:0] tmp83_cast33_fu_2955_p1;
wire   [8:0] tmp82_fu_2962_p2;
wire  signed [8:0] tmp80_cast_fu_2945_p1;
wire   [7:0] empty_37_fu_2980_p1;
wire  signed [7:0] in_data_14_load_4_cast_fu_2993_p1;
wire  signed [7:0] in_data_14_load_5_cast_fu_3002_p1;
wire  signed [7:0] in_data_14_load_1_cast_fu_2984_p1;
wire  signed [7:0] in_data_14_load_2_cast_fu_2987_p1;
wire  signed [7:0] in_data_14_load_3_cast_fu_2990_p1;
wire  signed [7:0] in_data_14_load_8_cast_fu_3018_p1;
wire  signed [7:0] in_data_14_load_7_cast_fu_3014_p1;
wire  signed [7:0] in_data_14_load_6_cast_fu_3011_p1;
wire  signed [4:0] in_scalar_load_8_cast97_fu_3061_p1;
wire  signed [4:0] p_lcssa_phi_cast_fu_3057_p1;
wire   [4:0] add_i634_fu_3065_p2;
wire   [7:0] conv_i1183_fu_3021_p2;
wire   [7:0] conv_i1183_1_fu_3027_p2;
wire   [7:0] conv_i1183_2_fu_3033_p2;
wire   [7:0] conv_i1183_3_fu_2996_p2;
wire   [7:0] conv_i1183_4_fu_3005_p2;
wire   [7:0] conv_i1183_5_fu_3051_p2;
wire   [7:0] conv_i1183_6_fu_3045_p2;
wire   [7:0] conv_i1183_7_fu_3039_p2;
wire  signed [8:0] add_i634_cast_fu_3074_p1;
wire  signed [8:0] sext_ln190_fu_3078_p1;
wire   [8:0] tmp55_fu_3110_p2;
wire  signed [8:0] sext_ln190_2_fu_3086_p1;
wire  signed [8:0] sext_ln190_3_fu_3090_p1;
wire   [8:0] tmp57_fu_3120_p2;
wire  signed [9:0] tmp57_cast_fu_3126_p1;
wire  signed [9:0] sext_ln190_1_fu_3082_p1;
wire   [9:0] tmp56_fu_3130_p2;
wire  signed [10:0] tmp56_cast_fu_3136_p1;
wire  signed [10:0] tmp55_cast_fu_3116_p1;
wire  signed [8:0] sext_ln190_4_fu_3094_p1;
wire  signed [8:0] sext_ln190_5_fu_3098_p1;
wire   [8:0] tmp59_fu_3146_p2;
wire  signed [8:0] conv_i1183_7_cast_fu_3106_p1;
wire  signed [8:0] sext_ln210_fu_3071_p1;
wire   [8:0] tmp61_fu_3156_p2;
wire  signed [9:0] tmp61_cast_fu_3162_p1;
wire  signed [9:0] conv_i1183_6_cast_fu_3102_p1;
wire   [9:0] tmp60_fu_3166_p2;
wire  signed [10:0] tmp60_cast_fu_3172_p1;
wire  signed [10:0] tmp59_cast_fu_3152_p1;
wire  signed [11:0] tmp69_cast_fu_3185_p1;
wire   [11:0] tmp68_fu_3188_p2;
wire  signed [11:0] tmp63_cast144_fu_3182_p1;
wire   [11:0] tmp62_fu_3193_p2;
wire  signed [12:0] tmp77_cast_fu_3206_p1;
wire  signed [12:0] tmp75_cast_fu_3203_p1;
wire  signed [12:0] tmp79_cast_fu_3215_p1;
wire   [12:0] tmp74_fu_3209_p2;
wire   [12:0] tmp73_fu_3218_p2;
wire  signed [13:0] tmp73_cast35_fu_3224_p1;
wire  signed [13:0] tmp62_cast_fu_3199_p1;
wire   [13:0] shl_ln_fu_3234_p3;
wire  signed [11:0] tmp58_cast_fu_3248_p1;
wire  signed [11:0] tmp54_cast_fu_3245_p1;
wire   [11:0] tmp710_fu_3251_p2;
wire   [17:0] tmp_7_fu_3257_p3;
wire   [16:0] tmp5_fu_3269_p3;
wire  signed [18:0] shl_ln_cast_fu_3241_p1;
wire  signed [18:0] tmp_7_cast_fu_3265_p1;
wire   [18:0] add_ln223_fu_3280_p2;
wire  signed [31:0] sext_ln223_8_fu_3276_p1;
wire   [31:0] add_ln223_1_fu_3290_p2;
wire  signed [31:0] sext_ln223_9_fu_3286_p1;
wire   [31:0] m29_19_fu_3296_p2;
reg   [39:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 40'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 i_n1_0_fu_200 = 4'd0;
#0 m29_1_fu_204 = 32'd0;
#0 add_i4401_lcssa_phi_fu_208 = 32'd0;
#0 i_n2_0_fu_212 = 4'd0;
#0 m29_2_fu_216 = 32'd0;
#0 add_i4195_lcssa_phi_fu_220 = 32'd0;
#0 i_n3_0_fu_224 = 4'd0;
#0 add_i3721_lcssa_lcssa_phi_fu_228 = 32'd0;
#0 mul_i3788_lcssa2_lcssa_phi_fu_232 = 32'd0;
#0 m29_4_fu_236 = 32'd0;
#0 i_n7_0_fu_240 = 4'd0;
#0 m29_7_fu_244 = 32'd0;
#0 mul_i2303_lcssa1_phi_fu_248 = 32'd0;
#0 mul_i2530_lcssa_phi_fu_252 = 32'd0;
#0 p_phi_fu_256 = 2'd0;
#0 phi_ln174_fu_260 = 4'd0;
#0 i_n8_1_fu_264 = 4'd0;
#0 indvar_flatten6_fu_268 = 7'd0;
#0 m29_10_fu_272 = 32'd0;
#0 i_n9_0_fu_276 = 4'd0;
#0 m29_14_fu_280 = 32'd0;
end

case_3_mul_6s_4s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 10 ))
mul_6s_4s_10_1_1_U1(
    .din0(trunc_ln86_fu_1181_p1),
    .din1(in_scalar_load_2_reg_3513),
    .dout(m42_fu_1205_p2)
);

case_3_mul_6s_2s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mul_6s_2s_8_1_1_U2(
    .din0(mul_ln106_fu_1348_p0),
    .din1(reg_927),
    .dout(mul_ln106_fu_1348_p2)
);

case_3_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U3(
    .din0(mul_i3092_fu_1561_p0),
    .din1(mul_i3092_fu_1561_p1),
    .dout(mul_i3092_fu_1561_p2)
);

case_3_mul_4s_4s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mul_4s_4s_8_1_1_U4(
    .din0(mul_i2994_fu_1571_p0),
    .din1(mul_i2994_fu_1571_p1),
    .dout(mul_i2994_fu_1571_p2)
);

case_3_mul_3s_2s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
mul_3s_2s_3_1_1_U5(
    .din0(conv_i2917_7_fu_1597_p0),
    .din1(conv_i2951_7_fu_1593_p0),
    .dout(conv_i2917_7_fu_1597_p2)
);

case_3_mul_3s_2s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
mul_3s_2s_3_1_1_U6(
    .din0(empty_31_reg_3869),
    .din1(conv_i2917_3_fu_1668_p1),
    .dout(conv_i2917_3_fu_1668_p2)
);

case_3_mul_3s_2s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
mul_3s_2s_3_1_1_U7(
    .din0(empty_31_reg_3869),
    .din1(conv_i2917_4_fu_1676_p1),
    .dout(conv_i2917_4_fu_1676_p2)
);

case_3_mul_3s_2s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
mul_3s_2s_3_1_1_U8(
    .din0(empty_31_reg_3869),
    .din1(conv_i2917_fu_1687_p1),
    .dout(conv_i2917_fu_1687_p2)
);

case_3_mul_3s_2s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
mul_3s_2s_3_1_1_U9(
    .din0(empty_31_reg_3869),
    .din1(conv_i2917_1_fu_1692_p1),
    .dout(conv_i2917_1_fu_1692_p2)
);

case_3_mul_3s_2s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
mul_3s_2s_3_1_1_U10(
    .din0(empty_31_reg_3869),
    .din1(conv_i2917_2_fu_1697_p1),
    .dout(conv_i2917_2_fu_1697_p2)
);

case_3_mul_3s_2s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
mul_3s_2s_3_1_1_U11(
    .din0(empty_33_reg_3667),
    .din1(conv_i2628_2_fu_1717_p1),
    .dout(conv_i2628_2_fu_1717_p2)
);

case_3_mul_3s_2s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
mul_3s_2s_3_1_1_U12(
    .din0(empty_33_reg_3667),
    .din1(conv_i2628_3_fu_1727_p1),
    .dout(conv_i2628_3_fu_1727_p2)
);

case_3_mul_3s_2s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
mul_3s_2s_3_1_1_U13(
    .din0(empty_33_reg_3667),
    .din1(conv_i2628_4_fu_1737_p1),
    .dout(conv_i2628_4_fu_1737_p2)
);

case_3_mul_3s_2s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
mul_3s_2s_3_1_1_U14(
    .din0(empty_33_reg_3667),
    .din1(conv_i2628_5_fu_1742_p1),
    .dout(conv_i2628_5_fu_1742_p2)
);

case_3_mul_3s_2s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
mul_3s_2s_3_1_1_U15(
    .din0(empty_33_reg_3667),
    .din1(conv_i2628_6_fu_1747_p1),
    .dout(conv_i2628_6_fu_1747_p2)
);

case_3_mul_3s_2s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
mul_3s_2s_3_1_1_U16(
    .din0(empty_33_reg_3667),
    .din1(conv_i2628_7_fu_1752_p1),
    .dout(conv_i2628_7_fu_1752_p2)
);

case_3_mul_3s_2s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
mul_3s_2s_3_1_1_U17(
    .din0(empty_31_reg_3869),
    .din1(conv_i2917_5_fu_1756_p1),
    .dout(conv_i2917_5_fu_1756_p2)
);

case_3_mul_3s_2s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
mul_3s_2s_3_1_1_U18(
    .din0(empty_33_reg_3667),
    .din1(conv_i2628_fu_1761_p1),
    .dout(conv_i2628_fu_1761_p2)
);

case_3_mul_3s_2s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
mul_3s_2s_3_1_1_U19(
    .din0(empty_33_reg_3667),
    .din1(conv_i2628_1_fu_1766_p1),
    .dout(conv_i2628_1_fu_1766_p2)
);

case_3_mul_3s_2s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
mul_3s_2s_3_1_1_U20(
    .din0(empty_31_reg_3869),
    .din1(conv_i2917_6_fu_1776_p1),
    .dout(conv_i2917_6_fu_1776_p2)
);

case_3_mul_5s_4s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 9 ))
mul_5s_4s_9_1_1_U21(
    .din0(m87_fu_2231_p0),
    .din1(m87_fu_2231_p1),
    .dout(m87_fu_2231_p2)
);

case_3_mul_4s_2s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
mul_4s_2s_6_1_1_U22(
    .din0(m74_fu_2288_p0),
    .din1(in_data_0_q0),
    .dout(m74_fu_2288_p2)
);

case_3_mul_5s_2s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 7 ))
mul_5s_2s_7_1_1_U23(
    .din0(mul_ln162_fu_2305_p0),
    .din1(in_data_14_q0),
    .dout(mul_ln162_fu_2305_p2)
);

case_3_mul_5s_4s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 9 ))
mul_5s_4s_9_1_1_U24(
    .din0(trunc_ln162_fu_2369_p1),
    .din1(in_scalar_q1),
    .dout(m82_fu_2381_p2)
);

case_3_mul_5s_2s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 7 ))
mul_5s_2s_7_1_1_U25(
    .din0(conv_i289_fu_2651_p0),
    .din1(reg_932),
    .dout(conv_i289_fu_2651_p2)
);

case_3_mul_5s_2s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 7 ))
mul_5s_2s_7_1_1_U26(
    .din0(conv_i289_1_fu_2659_p0),
    .din1(in_data_10_load_1_reg_4236),
    .dout(conv_i289_1_fu_2659_p2)
);

case_3_mul_5s_2s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 7 ))
mul_5s_2s_7_1_1_U27(
    .din0(conv_i289_2_fu_2667_p0),
    .din1(in_data_10_load_2_reg_4276),
    .dout(conv_i289_2_fu_2667_p2)
);

case_3_mul_5s_2s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 7 ))
mul_5s_2s_7_1_1_U28(
    .din0(conv_i289_3_fu_2675_p0),
    .din1(in_data_10_load_3_reg_4281),
    .dout(conv_i289_3_fu_2675_p2)
);

case_3_mul_5s_2s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 7 ))
mul_5s_2s_7_1_1_U29(
    .din0(conv_i289_4_fu_2684_p0),
    .din1(in_data_10_q1),
    .dout(conv_i289_4_fu_2684_p2)
);

case_3_mul_5s_2s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 7 ))
mul_5s_2s_7_1_1_U30(
    .din0(conv_i289_5_fu_2693_p0),
    .din1(in_data_10_q0),
    .dout(conv_i289_5_fu_2693_p2)
);

case_3_mul_5s_2s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 7 ))
mul_5s_2s_7_1_1_U31(
    .din0(conv_i289_6_fu_2701_p0),
    .din1(in_data_10_load_6_reg_4204),
    .dout(conv_i289_6_fu_2701_p2)
);

case_3_mac_muladd_5s_2s_7s_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
mac_muladd_5s_2s_7s_8_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_i1108_reg_4150),
    .din1(reg_932),
    .din2(conv_i289_6_fu_2701_p2),
    .ce(1'b1),
    .dout(grp_fu_3334_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state15) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln98_fu_1266_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state15)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state15);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((icmp_ln98_fu_1266_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_n1_0_fu_200 <= 4'd0;
    end else if (((icmp_ln85_fu_984_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        i_n1_0_fu_200 <= i_n1_0_2_reg_3382;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_n1_1_reg_838 <= add_ln85_reg_3415;
    end else if (((icmp_ln84_fu_962_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_n1_1_reg_838 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_fu_962_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_n2_0_fu_212 <= 4'd0;
    end else if (((icmp_ln92_fu_1084_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        i_n2_0_fu_212 <= i_n2_0_2_reg_3448;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        i_n2_1_reg_849 <= add_ln92_reg_3493;
    end else if (((icmp_ln91_fu_1062_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        i_n2_1_reg_849 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln91_fu_1062_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        i_n3_0_fu_224 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        i_n3_0_fu_224 <= i_n3_0_2_reg_3626;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln99_fu_1294_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_n3_2_reg_871 <= add_ln100_fu_1325_p2;
    end else if (((icmp_ln98_fu_1266_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        i_n3_2_reg_871 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln98_fu_1266_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        i_n7_0_fu_240 <= 4'd0;
    end else if (((icmp_ln156_fu_2262_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        i_n7_0_fu_240 <= i_n7_0_2_reg_3989;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        i_n7_1_reg_882 <= add_ln156_reg_4045;
    end else if (((icmp_ln155_fu_2219_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        i_n7_1_reg_882 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln155_fu_2219_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        i_n8_1_fu_264 <= 4'd0;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln169_fu_2397_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_n8_1_fu_264 <= add_ln170_fu_2432_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        i_n9_0_fu_276 <= 4'd0;
    end else if (((icmp_ln184_fu_2587_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        i_n9_0_fu_276 <= i_n9_0_2_reg_4145;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        i_n9_1_reg_893 <= add_ln184_reg_4174;
    end else if (((icmp_ln183_fu_2547_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        i_n9_1_reg_893 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln155_fu_2219_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        indvar_flatten6_fu_268 <= 7'd0;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln169_fu_2397_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten6_fu_268 <= add_ln169_fu_2403_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln99_fu_1294_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_860 <= add_ln99_fu_1300_p2;
    end else if (((icmp_ln98_fu_1266_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        indvar_flatten_reg_860 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln155_fu_2219_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        m29_10_fu_272 <= m29_7_fu_244;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln169_reg_4084_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        m29_10_fu_272 <= m29_22_fu_2506_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        m29_14_fu_280 <= m29_15_reg_4103;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        m29_14_fu_280 <= m29_20_fu_2629_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        m29_1_fu_204 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        m29_1_fu_204 <= m29_fu_1035_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_fu_962_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        m29_2_fu_216 <= m29_1_fu_204;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        m29_2_fu_216 <= m29_9_fu_1163_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln91_fu_1062_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        m29_4_fu_236 <= m29_2_fu_216;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln99_reg_3694_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m29_4_fu_236 <= m29_21_fu_1480_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        m29_7_fu_244 <= add_ln143_1_fu_2193_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        m29_7_fu_244 <= m29_16_fu_2358_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        reg_922 <= in_scalar_q1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        reg_922 <= in_scalar_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        reg_927 <= in_data_12_q1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        reg_927 <= in_data_12_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        reg_932 <= in_data_10_q1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        reg_932 <= in_data_10_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        add_i1108_cast_reg_4224 <= add_i1108_cast_fu_2640_p1;
        in_data_10_load_1_reg_4236 <= in_data_10_q0;
        in_data_14_load_2_reg_4214 <= in_data_14_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        add_i1108_reg_4150 <= add_i1108_fu_2566_p2;
        i_n9_0_2_reg_4145 <= i_n9_0_2_fu_2553_p2;
        tmp139812_reg_4166 <= tmp139812_fu_2581_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_i2718_7_reg_3936 <= add_i2718_7_fu_1792_p2;
        sext_ln143_8_reg_3941 <= sext_ln143_8_fu_1856_p1;
        tmp21_reg_3956 <= tmp21_fu_2139_p2;
        tmp23_reg_3951 <= tmp23_fu_2110_p2;
        tmp_reg_3946 <= tmp_fu_2031_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln99_reg_3694_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_i3721_lcssa_lcssa_phi_fu_228[14 : 0] <= zext_ln108_1_fu_1387_p1[14 : 0];
        mul_i3788_lcssa2_lcssa_phi_fu_232 <= sext_ln43_fu_1353_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_i4195_lcssa_phi_fu_220[17 : 0] <= zext_ln38_fu_1142_p1[17 : 0];
        m37_reg_3508 <= m37_fu_1130_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_i4401_lcssa_phi_fu_208[7 : 0] <= zext_ln35_fu_1027_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln115_2_reg_3734 <= add_ln115_2_fu_1409_p2;
        add_ln115_7_reg_3739 <= add_ln115_7_fu_1440_p2;
        add_ln115_reg_3729 <= add_ln115_fu_1395_p2;
        icmp_ln99_reg_3694_pp0_iter2_reg <= icmp_ln99_reg_3694_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        add_ln156_reg_4045 <= add_ln156_fu_2268_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        add_ln163_1_reg_4065 <= add_ln163_1_fu_2327_p2;
        add_ln163_reg_4060 <= add_ln163_fu_2322_p2;
        mul_i2303_lcssa1_phi_fu_248 <= sext_ln162_1_fu_2310_p1;
        mul_i2530_lcssa_phi_fu_252 <= sext_ln158_1_fu_2293_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln180_2_reg_4098 <= add_ln180_2_fu_2471_p2;
        icmp_ln169_reg_4084 <= icmp_ln169_fu_2397_p2;
        icmp_ln169_reg_4084_pp1_iter1_reg <= icmp_ln169_reg_4084;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        add_ln184_reg_4174 <= add_ln184_fu_2593_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        add_ln187_reg_4184 <= add_ln187_fu_2621_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln85_reg_3415 <= add_ln85_fu_990_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln92_reg_3493 <= add_ln92_fu_1090_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv25_i3720_cast_cast_cast_cast_reg_3587[13 : 0] <= conv25_i3720_cast_cast_cast_cast_fu_1229_p1[13 : 0];
        conv_i3809_cast_reg_3577 <= conv_i3809_cast_fu_1219_p1;
        in_scalar_load_2_cast21_reg_3582 <= in_scalar_load_2_cast21_fu_1223_p1;
        in_scalar_load_5_cast_reg_3612 <= in_scalar_load_5_cast_fu_1256_p1;
        m41_cast_reg_3572 <= m41_cast_fu_1211_p1;
        m42_reg_3567 <= m42_fu_1205_p2;
        m47_cast_reg_3602 <= m47_cast_fu_1250_p1;
        m48_cast_reg_3607 <= m48_cast_fu_1253_p1;
        sext_ln22_1_reg_3592 <= sext_ln22_1_fu_1242_p1;
        sext_ln22_2_reg_3597 <= sext_ln22_2_fu_1246_p1;
        sext_ln98_reg_3617 <= sext_ln98_fu_1259_p1;
        trunc_ln86_reg_3562 <= trunc_ln86_fu_1181_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        conv_i2324_cast_reg_3976 <= conv_i2324_cast_fu_2205_p1;
        in_scalar_load_4_cast_reg_3966 <= in_scalar_load_4_cast_fu_2199_p1;
        in_scalar_load_8_cast93_reg_3961 <= in_scalar_load_8_cast93_fu_2148_p1;
        m73_cast_reg_3971 <= m73_cast_fu_2202_p1;
        sext_ln155_reg_3981 <= sext_ln155_fu_2208_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        conv_i2819_reg_3880 <= conv_i2819_fu_1587_p2;
        conv_i2917_7_reg_3903 <= conv_i2917_7_fu_1597_p2;
        conv_i2951_7_reg_3897 <= conv_i2951_7_fu_1593_p1;
        empty_31_reg_3869 <= empty_31_fu_1575_p1;
        empty_34_reg_3916 <= empty_34_fu_1603_p1;
        empty_35_reg_3931 <= empty_35_fu_1651_p1;
        in_data_12_load_6_reg_3886 <= in_data_12_q0;
        in_data_12_load_7_reg_3892 <= in_data_12_q1;
        m73_reg_3926 <= m73_fu_1647_p1;
        mul_i2994_reg_3864 <= mul_i2994_fu_1571_p2;
        mul_i3092_reg_3854 <= mul_i3092_fu_1561_p2;
        tmp31_reg_3921 <= tmp31_fu_1641_p2;
        trunc_ln106_reg_3859 <= trunc_ln106_fu_1567_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        conv_i289_1_reg_4322 <= conv_i289_1_fu_2659_p2;
        conv_i289_2_reg_4327 <= conv_i289_2_fu_2667_p2;
        conv_i289_3_reg_4332 <= conv_i289_3_fu_2675_p2;
        conv_i289_4_reg_4337 <= conv_i289_4_fu_2684_p2;
        conv_i289_5_reg_4342 <= conv_i289_5_fu_2693_p2;
        conv_i289_reg_4316 <= conv_i289_fu_2651_p2;
        in_data_14_load_3_reg_4296 <= in_data_14_q0;
        in_data_14_load_6_reg_4306 <= in_data_14_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        empty_33_reg_3667 <= empty_33_fu_1278_p1;
        i_n3_0_2_reg_3626 <= i_n3_0_2_fu_1272_p2;
        m76_reg_3689 <= m76_fu_1284_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        empty_36_reg_4127 <= empty_36_fu_2524_p1;
        m93_reg_4132 <= m93_fu_2528_p1;
        sext_ln183_reg_4137 <= sext_ln183_fu_2531_p1;
        trunc_ln158_reg_4122 <= trunc_ln158_fu_2520_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_n1_0_2_reg_3382 <= i_n1_0_2_fu_968_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        i_n2_0_2_reg_3448 <= i_n2_0_2_fu_1068_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        i_n7_0_2_reg_3989 <= i_n7_0_2_fu_2225_p2;
        m87_reg_4032 <= m87_fu_2231_p2;
        m88_reg_4037 <= m88_fu_2241_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln99_reg_3694 <= icmp_ln99_fu_1294_p2;
        icmp_ln99_reg_3694_pp0_iter1_reg <= icmp_ln99_reg_3694;
        zext_ln100_reg_3703[3 : 0] <= zext_ln100_fu_1320_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        in_data_10_load_2_reg_4276 <= in_data_10_q1;
        in_data_10_load_3_reg_4281 <= in_data_10_q0;
        in_data_14_load_1_reg_4256 <= in_data_14_q1;
        in_data_14_load_4_reg_4266 <= in_data_14_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        in_data_10_load_6_reg_4204 <= in_data_10_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        in_data_12_load_1_reg_3744 <= in_data_12_q0;
        tmp33_reg_3770 <= tmp33_fu_1503_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        in_data_12_load_2_reg_3775 <= in_data_12_q0;
        in_data_12_load_3_reg_3781 <= in_data_12_q1;
        tmp32_reg_3807 <= tmp32_fu_1530_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        in_data_12_load_4_reg_3812 <= in_data_12_q0;
        in_data_12_load_5_reg_3818 <= in_data_12_q1;
        tmp36_reg_3844 <= tmp36_fu_1544_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        in_data_14_load_5_reg_4352 <= in_data_14_q0;
        in_data_14_load_8_reg_4362 <= in_data_14_q1;
        tmp63_reg_4367 <= tmp63_fu_2882_p2;
        tmp69_reg_4372 <= tmp69_fu_2888_p2;
        tmp71_reg_4377 <= tmp71_fu_2899_p2;
        tmp75_reg_4382 <= tmp75_fu_2911_p2;
        tmp77_reg_4387 <= tmp77_fu_2927_p2;
        tmp79_reg_4392 <= tmp79_fu_2968_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        in_scalar_load_2_reg_3513 <= in_scalar_q1;
        m47_reg_3520 <= in_scalar_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        in_scalar_load_4_reg_3536 <= in_scalar_q0;
        in_scalar_load_5_reg_3546 <= in_scalar_q1;
        m48_reg_3541 <= m48_fu_1174_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        m29_15_reg_4103 <= m29_10_fu_272;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        m36_1_reg_3425 <= in_scalar_q0;
        m36_reg_3431 <= m36_fu_1051_p1;
        sext_ln22_reg_3439 <= sext_ln22_fu_1055_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        mul_i1680_cast_reg_4079 <= mul_i1680_cast_fu_2391_p1;
        mul_i2053_cast_reg_4074 <= mul_i2053_cast_fu_2387_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln169_reg_4084 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        p_phi_fu_256 <= in_data_4_q0;
        phi_ln174_fu_260 <= m85_fu_2452_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sext_ln84_reg_3369 <= sext_ln84_fu_947_p1;
        zext_ln84_reg_3374[6 : 0] <= zext_ln84_fu_955_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        tmp54_reg_4397 <= tmp54_fu_3140_p2;
        tmp58_reg_4402 <= tmp58_fu_3176_p2;
        tmp96_reg_4407 <= tmp96_fu_3228_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((icmp_ln99_fu_1294_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state15 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state15 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln169_fu_2397_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        in_data_0_address0_local = zext_ln156_fu_2274_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_0_address0_local = zext_ln100_reg_3703;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        in_data_0_address0_local = zext_ln92_fu_1096_p1;
    end else begin
        in_data_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state8) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_data_0_ce0_local = 1'b1;
    end else begin
        in_data_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        in_data_10_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        in_data_10_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        in_data_10_address0_local = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        in_data_10_address0_local = 64'd7;
    end else begin
        in_data_10_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        in_data_10_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        in_data_10_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        in_data_10_address1_local = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        in_data_10_address1_local = 64'd6;
    end else begin
        in_data_10_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        in_data_10_ce0_local = 1'b1;
    end else begin
        in_data_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        in_data_10_ce1_local = 1'b1;
    end else begin
        in_data_10_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        in_data_12_address0_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        in_data_12_address0_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        in_data_12_address0_local = 64'd2;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_12_address0_local = zext_ln100_fu_1320_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        in_data_12_address0_local = 64'd1;
    end else begin
        in_data_12_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        in_data_12_address1_local = zext_ln170_fu_2426_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        in_data_12_address1_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        in_data_12_address1_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        in_data_12_address1_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        in_data_12_address1_local = 64'd0;
    end else begin
        in_data_12_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state20) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_data_12_ce0_local = 1'b1;
    end else begin
        in_data_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state20) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        in_data_12_ce1_local = 1'b1;
    end else begin
        in_data_12_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        in_data_14_address0_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        in_data_14_address0_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        in_data_14_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        in_data_14_address0_local = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        in_data_14_address0_local = zext_ln156_fu_2274_p1;
    end else begin
        in_data_14_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        in_data_14_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        in_data_14_address1_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        in_data_14_address1_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        in_data_14_address1_local = 64'd0;
    end else begin
        in_data_14_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        in_data_14_ce0_local = 1'b1;
    end else begin
        in_data_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        in_data_14_ce1_local = 1'b1;
    end else begin
        in_data_14_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        in_data_2_ce0_local = 1'b1;
    end else begin
        in_data_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        in_data_4_address0_local = zext_ln170_fu_2426_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        in_data_4_address0_local = zext_ln92_fu_1096_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        in_data_4_address0_local = zext_ln85_fu_996_p1;
    end else begin
        in_data_4_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        in_data_4_ce0_local = 1'b1;
    end else begin
        in_data_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        in_data_6_address0_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        in_data_6_address0_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        in_data_6_address0_local = 64'd2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_6_address0_local = zext_ln100_reg_3703;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        in_data_6_address0_local = 64'd1;
    end else begin
        in_data_6_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        in_data_6_address1_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        in_data_6_address1_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        in_data_6_address1_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        in_data_6_address1_local = 64'd0;
    end else begin
        in_data_6_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state20) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_data_6_ce0_local = 1'b1;
    end else begin
        in_data_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state20))) begin
        in_data_6_ce1_local = 1'b1;
    end else begin
        in_data_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        in_scalar_address0_local = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        in_scalar_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        in_scalar_address0_local = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        in_scalar_address0_local = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        in_scalar_address0_local = 64'd13;
    end else begin
        in_scalar_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        in_scalar_address1_local = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        in_scalar_address1_local = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        in_scalar_address1_local = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        in_scalar_address1_local = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        in_scalar_address1_local = 64'd17;
    end else begin
        in_scalar_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_scalar_ce0_local = 1'b1;
    end else begin
        in_scalar_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7))) begin
        in_scalar_ce1_local = 1'b1;
    end else begin
        in_scalar_ce1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln84_fu_962_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln85_fu_984_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln91_fu_1062_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln92_fu_1084_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln98_fu_1266_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln99_fu_1294_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln99_fu_1294_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln155_fu_2219_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((icmp_ln156_fu_2262_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((icmp_ln183_fu_2547_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((icmp_ln184_fu_2587_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i1108_cast_fu_2640_p1 = add_i1108_reg_4150;

assign add_i1108_fu_2566_p2 = ($signed(phi_ln174_cast_fu_2562_p1) + $signed(m36_reg_3431));

assign add_i2718_1_fu_1707_p2 = ($signed(conv_i2917_7_reg_3903) + $signed(conv_i2951_1_fu_1659_p1));

assign add_i2718_2_fu_1712_p2 = ($signed(conv_i2917_7_reg_3903) + $signed(conv_i2951_2_fu_1662_p1));

assign add_i2718_3_fu_1722_p2 = ($signed(conv_i2917_7_reg_3903) + $signed(conv_i2951_3_fu_1665_p1));

assign add_i2718_4_fu_1732_p2 = ($signed(conv_i2917_7_reg_3903) + $signed(conv_i2951_4_fu_1673_p1));

assign add_i2718_5_fu_1771_p2 = ($signed(conv_i2917_7_reg_3903) + $signed(conv_i2951_5_fu_1681_p1));

assign add_i2718_6_fu_1781_p2 = ($signed(conv_i2917_7_reg_3903) + $signed(conv_i2951_6_fu_1684_p1));

assign add_i2718_7_cast115_fu_2238_p1 = add_i2718_7_reg_3936;

assign add_i2718_7_fu_1792_p2 = ($signed(conv_i2917_7_reg_3903) + $signed(conv_i2951_7_reg_3897));

assign add_i2718_fu_1702_p2 = ($signed(conv_i2917_7_reg_3903) + $signed(conv_i2951_fu_1655_p1));

assign add_i526_1_fu_2726_p2 = ($signed(conv_i537_fu_2710_p1) + $signed(conv_i547_1_fu_2723_p1));

assign add_i526_2_fu_2735_p2 = ($signed(conv_i537_fu_2710_p1) + $signed(conv_i547_2_fu_2732_p1));

assign add_i526_3_fu_2753_p2 = ($signed(conv_i537_fu_2710_p1) + $signed(conv_i547_3_fu_2741_p1));

assign add_i526_4_fu_2759_p2 = ($signed(conv_i537_fu_2710_p1) + $signed(conv_i547_4_fu_2744_p1));

assign add_i526_5_fu_2768_p2 = ($signed(conv_i537_fu_2710_p1) + $signed(conv_i547_5_fu_2747_p1));

assign add_i526_6_fu_2774_p2 = ($signed(conv_i537_fu_2710_p1) + $signed(conv_i547_6_fu_2750_p1));

assign add_i526_7_fu_2780_p2 = ($signed(conv_i537_fu_2710_p1) + $signed(conv_i547_7_fu_2765_p1));

assign add_i526_fu_2717_p2 = ($signed(conv_i537_fu_2710_p1) + $signed(conv_i547_fu_2713_p1));

assign add_i634_cast_fu_3074_p1 = $signed(add_i634_fu_3065_p2);

assign add_i634_fu_3065_p2 = ($signed(in_scalar_load_8_cast97_fu_3061_p1) + $signed(p_lcssa_phi_cast_fu_3057_p1));

assign add_ln100_fu_1325_p2 = (select_ln6_fu_1312_p3 + 4'd1);

assign add_ln108_fu_1382_p2 = (zext_ln108_fu_1373_p1 + conv25_i3720_cast_cast_cast_cast_reg_3587);

assign add_ln115_1_fu_1400_p2 = ($signed(sext_ln22_1_reg_3592) + $signed(sext_ln108_fu_1361_p1));

assign add_ln115_2_fu_1409_p2 = ($signed(sext_ln115_fu_1405_p1) + $signed(m41_cast_reg_3572));

assign add_ln115_3_fu_1462_p2 = ($signed(add_ln115_2_reg_3734) + $signed(sext_ln115_1_fu_1459_p1));

assign add_ln115_4_fu_1414_p2 = ($signed(sext_ln105_fu_1340_p1) + $signed(m47_cast_reg_3602));

assign add_ln115_5_fu_1423_p2 = ($signed(sext_ln98_reg_3617) + $signed(m48_cast_reg_3607));

assign add_ln115_6_fu_1431_p2 = ($signed(sext_ln115_3_fu_1427_p1) + $signed(in_scalar_load_5_cast_reg_3612));

assign add_ln115_7_fu_1440_p2 = ($signed(sext_ln115_4_fu_1436_p1) + $signed(sext_ln115_2_fu_1419_p1));

assign add_ln115_8_fu_1470_p2 = ($signed(sext_ln115_5_fu_1467_p1) + $signed(add_ln115_3_fu_1462_p2));

assign add_ln115_fu_1395_p2 = ($signed(m42_reg_3567) + $signed(sext_ln34_fu_1391_p1));

assign add_ln143_1_fu_2193_p2 = ($signed(add_ln143_fu_2187_p2) + $signed(tmp3_fu_2183_p1));

assign add_ln143_fu_2187_p2 = ($signed(m29_4_fu_236) + $signed(tmp1_fu_2172_p1));

assign add_ln156_fu_2268_p2 = (i_n7_1_reg_882 + 4'd1);

assign add_ln163_1_fu_2327_p2 = ($signed(m73_cast_reg_3971) + $signed(sext_ln163_fu_2318_p1));

assign add_ln163_2_fu_2348_p2 = ($signed(sext_ln163_2_fu_2345_p1) + $signed(sext_ln163_1_fu_2342_p1));

assign add_ln163_fu_2322_p2 = ($signed(sext_ln160_fu_2297_p1) + $signed(sext_ln155_reg_3981));

assign add_ln169_fu_2403_p2 = (indvar_flatten6_fu_268 + 7'd1);

assign add_ln170_fu_2432_p2 = (select_ln19_fu_2418_p3 + 4'd1);

assign add_ln180_1_fu_2461_p2 = ($signed(m85_fu_2452_p2) + $signed(sext_ln176_fu_2457_p1));

assign add_ln180_2_fu_2471_p2 = ($signed(sext_ln180_2_fu_2467_p1) + $signed(m88_reg_4037));

assign add_ln180_3_fu_2496_p2 = ($signed(sext_ln180_fu_2493_p1) + $signed(add_ln180_fu_2489_p2));

assign add_ln180_fu_2489_p2 = ($signed(mul_i2053_cast_reg_4074) + $signed(mul_i1680_cast_reg_4079));

assign add_ln184_fu_2593_p2 = (i_n9_1_reg_893 + 4'd1);

assign add_ln187_fu_2621_p2 = ($signed(sext_ln187_fu_2617_p1) + $signed(sext_ln183_reg_4137));

assign add_ln223_1_fu_3290_p2 = ($signed(m29_14_fu_280) + $signed(sext_ln223_8_fu_3276_p1));

assign add_ln223_fu_3280_p2 = ($signed(shl_ln_cast_fu_3241_p1) + $signed(tmp_7_cast_fu_3265_p1));

assign add_ln85_fu_990_p2 = (i_n1_1_reg_838 + 4'd1);

assign add_ln86_fu_1022_p2 = (zext_ln86_fu_1013_p1 + zext_ln84_reg_3374);

assign add_ln92_fu_1090_p2 = (i_n2_1_reg_849 + 4'd1);

assign add_ln94_fu_1136_p2 = (zext_ln94_1_fu_1126_p1 + zext_ln94_fu_1114_p1);

assign add_ln95_fu_1154_p2 = ($signed(m36_reg_3431) + $signed(sext_ln95_fu_1151_p1));

assign add_ln99_fu_1300_p2 = (indvar_flatten_reg_860 + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign conv25_i2356_fu_1281_p1 = m36_1_reg_3425;

assign conv25_i3720_cast_cast_cast_cast_fu_1229_p1 = $unsigned(conv25_i3720_cast_cast_cast_fu_1226_p1);

assign conv25_i3720_cast_cast_cast_fu_1226_p1 = in_scalar_load_2_reg_3513;

assign conv4_i2839_fu_1583_p1 = reg_922;

assign conv_i1183_1_fu_3027_p2 = ($signed(empty_37_fu_2980_p1) + $signed(in_data_14_load_2_cast_fu_2987_p1));

assign conv_i1183_2_fu_3033_p2 = ($signed(empty_37_fu_2980_p1) + $signed(in_data_14_load_3_cast_fu_2990_p1));

assign conv_i1183_3_fu_2996_p2 = ($signed(empty_37_fu_2980_p1) + $signed(in_data_14_load_4_cast_fu_2993_p1));

assign conv_i1183_4_fu_3005_p2 = ($signed(empty_37_fu_2980_p1) + $signed(in_data_14_load_5_cast_fu_3002_p1));

assign conv_i1183_5_fu_3051_p2 = ($signed(empty_37_fu_2980_p1) + $signed(in_data_14_load_6_cast_fu_3011_p1));

assign conv_i1183_6_cast_fu_3102_p1 = $signed(conv_i1183_6_fu_3045_p2);

assign conv_i1183_6_fu_3045_p2 = ($signed(empty_37_fu_2980_p1) + $signed(in_data_14_load_7_cast_fu_3014_p1));

assign conv_i1183_7_cast_fu_3106_p1 = $signed(conv_i1183_7_fu_3039_p2);

assign conv_i1183_7_fu_3039_p2 = ($signed(empty_37_fu_2980_p1) + $signed(in_data_14_load_8_cast_fu_3018_p1));

assign conv_i1183_fu_3021_p2 = ($signed(empty_37_fu_2980_p1) + $signed(in_data_14_load_1_cast_fu_2984_p1));

assign conv_i2324_cast_fu_2205_p1 = $signed(empty_35_reg_3931);

assign conv_i2628_1_fu_1766_p1 = conv_i2951_1_fu_1659_p1;

assign conv_i2628_2_fu_1717_p1 = conv_i2951_2_fu_1662_p1;

assign conv_i2628_3_fu_1727_p1 = conv_i2951_3_fu_1665_p1;

assign conv_i2628_4_fu_1737_p1 = conv_i2951_4_fu_1673_p1;

assign conv_i2628_5_fu_1742_p1 = conv_i2951_5_fu_1681_p1;

assign conv_i2628_6_fu_1747_p1 = conv_i2951_6_fu_1684_p1;

assign conv_i2628_7_fu_1752_p1 = conv_i2951_7_reg_3897;

assign conv_i2628_fu_1761_p1 = conv_i2951_fu_1655_p1;

assign conv_i2819_cast_fu_1789_p1 = conv_i2819_reg_3880;

assign conv_i2819_fu_1587_p2 = ($signed(empty_32_fu_1579_p1) + $signed(conv4_i2839_fu_1583_p1));

assign conv_i289_1_fu_2659_p0 = add_i1108_cast_reg_4224;

assign conv_i289_2_fu_2667_p0 = add_i1108_cast_reg_4224;

assign conv_i289_3_fu_2675_p0 = add_i1108_cast_reg_4224;

assign conv_i289_4_fu_2684_p0 = add_i1108_cast_reg_4224;

assign conv_i289_5_fu_2693_p0 = add_i1108_cast_reg_4224;

assign conv_i289_6_fu_2701_p0 = add_i1108_cast_reg_4224;

assign conv_i289_fu_2651_p0 = add_i1108_cast_reg_4224;

assign conv_i2917_1_fu_1692_p1 = conv_i2951_1_fu_1659_p1;

assign conv_i2917_2_fu_1697_p1 = conv_i2951_2_fu_1662_p1;

assign conv_i2917_3_fu_1668_p1 = conv_i2951_3_fu_1665_p1;

assign conv_i2917_4_fu_1676_p1 = conv_i2951_4_fu_1673_p1;

assign conv_i2917_5_fu_1756_p1 = conv_i2951_5_fu_1681_p1;

assign conv_i2917_6_fu_1776_p1 = conv_i2951_6_fu_1684_p1;

assign conv_i2917_7_fu_1597_p0 = mul_i2994_fu_1571_p2[2:0];

assign conv_i2917_fu_1687_p1 = conv_i2951_fu_1655_p1;

assign conv_i2951_1_fu_1659_p1 = in_data_12_load_1_reg_3744;

assign conv_i2951_2_fu_1662_p1 = in_data_12_load_2_reg_3775;

assign conv_i2951_3_fu_1665_p1 = in_data_12_load_3_reg_3781;

assign conv_i2951_4_fu_1673_p1 = in_data_12_load_4_reg_3812;

assign conv_i2951_5_fu_1681_p1 = in_data_12_load_5_reg_3818;

assign conv_i2951_6_fu_1684_p1 = in_data_12_load_6_reg_3886;

assign conv_i2951_7_fu_1593_p0 = in_data_12_q1;

assign conv_i2951_7_fu_1593_p1 = conv_i2951_7_fu_1593_p0;

assign conv_i2951_fu_1655_p0 = reg_927;

assign conv_i2951_fu_1655_p1 = conv_i2951_fu_1655_p0;

assign conv_i3809_cast_fu_1219_p1 = $signed(empty_28_fu_1215_p1);

assign conv_i4118_fu_1185_p1 = m36_1_reg_3425;

assign conv_i537_fu_2710_p1 = $signed(trunc_ln158_reg_4122);

assign conv_i547_1_fu_2723_p1 = in_data_12_load_1_reg_3744;

assign conv_i547_2_fu_2732_p1 = in_data_12_load_2_reg_3775;

assign conv_i547_3_fu_2741_p1 = in_data_12_load_3_reg_3781;

assign conv_i547_4_fu_2744_p1 = in_data_12_load_4_reg_3812;

assign conv_i547_5_fu_2747_p1 = in_data_12_load_5_reg_3818;

assign conv_i547_6_fu_2750_p1 = in_data_12_load_6_reg_3886;

assign conv_i547_7_fu_2765_p1 = in_data_12_load_7_reg_3892;

assign conv_i547_fu_2713_p0 = reg_927;

assign conv_i547_fu_2713_p1 = conv_i547_fu_2713_p0;

assign conv_i712_cast_fu_2577_p1 = $signed(empty_38_fu_2571_p1);

assign empty_28_fu_1215_p1 = add_i4195_lcssa_phi_fu_220[5:0];

assign empty_31_fu_1575_p1 = mul_i2994_fu_1571_p2[2:0];

assign empty_32_fu_1579_p1 = add_i4195_lcssa_phi_fu_220[7:0];

assign empty_33_fu_1278_p1 = in_scalar_load_5_reg_3546[2:0];

assign empty_34_fu_1603_p1 = mul_i2994_fu_1571_p2[6:0];

assign empty_35_fu_1651_p1 = mul_i2994_fu_1571_p2[4:0];

assign empty_36_fu_2524_p1 = mul_i2303_lcssa1_phi_fu_248[3:0];

assign empty_37_fu_2980_p1 = add_i3721_lcssa_lcssa_phi_fu_228[7:0];

assign empty_38_fu_2571_p1 = conv_i2819_reg_3880[3:0];

assign empty_fu_1188_p1 = add_i4195_lcssa_phi_fu_220[11:0];

assign i_n1_0_2_fu_968_p2 = (i_n1_0_fu_200 + 4'd1);

assign i_n2_0_2_fu_1068_p2 = (i_n2_0_fu_212 + 4'd1);

assign i_n3_0_2_fu_1272_p2 = (i_n3_0_fu_224 + 4'd1);

assign i_n7_0_2_fu_2225_p2 = (i_n7_0_fu_240 + 4'd1);

assign i_n9_0_2_fu_2553_p2 = (i_n9_0_fu_276 + 4'd1);

assign icmp_ln100_fu_1306_p2 = ((i_n3_2_reg_871 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln155_fu_2219_p2 = ((i_n7_0_fu_240 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln156_fu_2262_p2 = ((i_n7_1_reg_882 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_2397_p2 = ((indvar_flatten6_fu_268 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln170_fu_2412_p2 = ((i_n8_1_fu_264 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln183_fu_2547_p2 = ((i_n9_0_fu_276 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln184_fu_2587_p2 = ((i_n9_1_reg_893 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln84_fu_962_p2 = ((i_n1_0_fu_200 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_984_p2 = ((i_n1_1_reg_838 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_1062_p2 = ((i_n2_0_fu_212 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_1084_p2 = ((i_n2_1_reg_849 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln98_fu_1266_p2 = ((i_n3_0_fu_224 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln99_fu_1294_p2 = ((indvar_flatten_reg_860 == 7'd64) ? 1'b1 : 1'b0);

assign in_data_0_address0 = in_data_0_address0_local;

assign in_data_0_ce0 = in_data_0_ce0_local;

assign in_data_10_address0 = in_data_10_address0_local;

assign in_data_10_address1 = in_data_10_address1_local;

assign in_data_10_ce0 = in_data_10_ce0_local;

assign in_data_10_ce1 = in_data_10_ce1_local;

assign in_data_11_address0 = 4'd0;

assign in_data_11_address1 = 4'd0;

assign in_data_11_ce0 = 1'b0;

assign in_data_11_ce1 = 1'b0;

assign in_data_11_d0 = 2'd0;

assign in_data_11_d1 = 2'd0;

assign in_data_11_we0 = 1'b0;

assign in_data_11_we1 = 1'b0;

assign in_data_12_address0 = in_data_12_address0_local;

assign in_data_12_address1 = in_data_12_address1_local;

assign in_data_12_ce0 = in_data_12_ce0_local;

assign in_data_12_ce1 = in_data_12_ce1_local;

assign in_data_13_address0 = 4'd0;

assign in_data_13_address1 = 4'd0;

assign in_data_13_ce0 = 1'b0;

assign in_data_13_ce1 = 1'b0;

assign in_data_13_d0 = 2'd0;

assign in_data_13_d1 = 2'd0;

assign in_data_13_we0 = 1'b0;

assign in_data_13_we1 = 1'b0;

assign in_data_14_address0 = in_data_14_address0_local;

assign in_data_14_address1 = in_data_14_address1_local;

assign in_data_14_ce0 = in_data_14_ce0_local;

assign in_data_14_ce1 = in_data_14_ce1_local;

assign in_data_14_load_1_cast_fu_2984_p1 = $signed(in_data_14_load_1_reg_4256);

assign in_data_14_load_2_cast_fu_2987_p1 = $signed(in_data_14_load_2_reg_4214);

assign in_data_14_load_3_cast_fu_2990_p1 = $signed(in_data_14_load_3_reg_4296);

assign in_data_14_load_4_cast_fu_2993_p1 = $signed(in_data_14_load_4_reg_4266);

assign in_data_14_load_5_cast_fu_3002_p1 = $signed(in_data_14_load_5_reg_4352);

assign in_data_14_load_6_cast_fu_3011_p1 = $signed(in_data_14_load_6_reg_4306);

assign in_data_14_load_7_cast_fu_3014_p1 = $signed(in_data_14_q1);

assign in_data_14_load_8_cast_fu_3018_p1 = $signed(in_data_14_load_8_reg_4362);

assign in_data_15_address0 = 4'd0;

assign in_data_15_address1 = 4'd0;

assign in_data_15_ce0 = 1'b0;

assign in_data_15_ce1 = 1'b0;

assign in_data_15_d0 = 2'd0;

assign in_data_15_d1 = 2'd0;

assign in_data_15_we0 = 1'b0;

assign in_data_15_we1 = 1'b0;

assign in_data_1_address0 = 4'd0;

assign in_data_1_address1 = 4'd0;

assign in_data_1_ce0 = 1'b0;

assign in_data_1_ce1 = 1'b0;

assign in_data_1_d0 = 2'd0;

assign in_data_1_d1 = 2'd0;

assign in_data_1_we0 = 1'b0;

assign in_data_1_we1 = 1'b0;

assign in_data_2_address0 = zext_ln184_fu_2599_p1;

assign in_data_2_ce0 = in_data_2_ce0_local;

assign in_data_3_address0 = 4'd0;

assign in_data_3_address1 = 4'd0;

assign in_data_3_ce0 = 1'b0;

assign in_data_3_ce1 = 1'b0;

assign in_data_3_d0 = 2'd0;

assign in_data_3_d1 = 2'd0;

assign in_data_3_we0 = 1'b0;

assign in_data_3_we1 = 1'b0;

assign in_data_4_address0 = in_data_4_address0_local;

assign in_data_4_ce0 = in_data_4_ce0_local;

assign in_data_5_address0 = 4'd0;

assign in_data_5_address1 = 4'd0;

assign in_data_5_ce0 = 1'b0;

assign in_data_5_ce1 = 1'b0;

assign in_data_5_d0 = 2'd0;

assign in_data_5_d1 = 2'd0;

assign in_data_5_we0 = 1'b0;

assign in_data_5_we1 = 1'b0;

assign in_data_6_address0 = in_data_6_address0_local;

assign in_data_6_address1 = in_data_6_address1_local;

assign in_data_6_ce0 = in_data_6_ce0_local;

assign in_data_6_ce1 = in_data_6_ce1_local;

assign in_data_6_load_6_cast_fu_1607_p1 = $signed(in_data_6_q0);

assign in_data_6_load_7_cast_fu_1611_p1 = $signed(in_data_6_q1);

assign in_data_7_address0 = 4'd0;

assign in_data_7_address1 = 4'd0;

assign in_data_7_ce0 = 1'b0;

assign in_data_7_ce1 = 1'b0;

assign in_data_7_d0 = 2'd0;

assign in_data_7_d1 = 2'd0;

assign in_data_7_we0 = 1'b0;

assign in_data_7_we1 = 1'b0;

assign in_data_8_address0 = 4'd0;

assign in_data_8_address1 = 4'd0;

assign in_data_8_ce0 = 1'b0;

assign in_data_8_ce1 = 1'b0;

assign in_data_8_d0 = 2'd0;

assign in_data_8_d1 = 2'd0;

assign in_data_8_we0 = 1'b0;

assign in_data_8_we1 = 1'b0;

assign in_data_9_address0 = 4'd0;

assign in_data_9_address1 = 4'd0;

assign in_data_9_ce0 = 1'b0;

assign in_data_9_ce1 = 1'b0;

assign in_data_9_d0 = 2'd0;

assign in_data_9_d1 = 2'd0;

assign in_data_9_we0 = 1'b0;

assign in_data_9_we1 = 1'b0;

assign in_scalar_address0 = in_scalar_address0_local;

assign in_scalar_address1 = in_scalar_address1_local;

assign in_scalar_ce0 = in_scalar_ce0_local;

assign in_scalar_ce1 = in_scalar_ce1_local;

assign in_scalar_load_2_cast21_fu_1223_p1 = in_scalar_load_2_reg_3513;

assign in_scalar_load_4_cast_fu_2199_p1 = in_scalar_load_4_reg_3536;

assign in_scalar_load_5_cast_fu_1256_p1 = in_scalar_load_5_reg_3546;

assign in_scalar_load_6_cast_fu_1233_p1 = $signed(in_scalar_q0);

assign in_scalar_load_8_cast93_fu_2148_p1 = reg_922;

assign in_scalar_load_8_cast97_fu_3061_p1 = reg_922;

assign in_scalar_load_8_cast_fu_2116_p0 = in_scalar_q1;

assign in_scalar_load_8_cast_fu_2116_p1 = in_scalar_load_8_cast_fu_2116_p0;

assign m29_16_fu_2358_p2 = ($signed(m29_7_fu_244) + $signed(sext_ln163_3_fu_2354_p1));

assign m29_19_fu_3296_p2 = ($signed(add_ln223_1_fu_3290_p2) + $signed(sext_ln223_9_fu_3286_p1));

assign m29_20_fu_2629_p2 = ($signed(m29_14_fu_280) + $signed(sext_ln187_1_fu_2626_p1));

assign m29_21_fu_1480_p2 = ($signed(m29_4_fu_236) + $signed(sext_ln115_6_fu_1476_p1));

assign m29_22_fu_2506_p2 = ($signed(m29_10_fu_272) + $signed(sext_ln180_1_fu_2502_p1));

assign m29_9_fu_1163_p2 = ($signed(m29_2_fu_216) + $signed(sext_ln95_1_fu_1159_p1));

assign m29_fu_1035_p2 = ($signed(sext_ln88_fu_1031_p1) + $signed(m29_1_fu_204));

assign m32_fu_1017_p2 = ($signed(sext_ln86_fu_1005_p1) + $signed(sext_ln84_reg_3369));

assign m36_fu_1051_p0 = in_scalar_q0;

assign m36_fu_1051_p1 = m36_fu_1051_p0;

assign m37_fu_1130_p2 = ($signed(sext_ln94_2_fu_1118_p1) + $signed(sext_ln94_fu_1106_p1));

assign m41_cast_fu_1211_p1 = $signed(m41_fu_1192_p2);

assign m41_fu_1192_p2 = ($signed(empty_fu_1188_p1) + $signed(conv_i4118_fu_1185_p1));

assign m43_fu_1335_p2 = ($signed(m36_reg_3431) + $signed(sext_ln103_fu_1331_p1));

assign m45_fu_1357_p1 = mul_ln106_fu_1348_p2[5:0];

assign m46_fu_1377_p2 = ($signed(sext_ln108_1_fu_1365_p1) + $signed(in_scalar_load_2_cast21_reg_3582));

assign m47_cast100_fu_2574_p1 = m47_reg_3520;

assign m47_cast_fu_1250_p1 = m47_reg_3520;

assign m48_cast_fu_1253_p1 = $signed(m48_reg_3541);

assign m48_fu_1174_p0 = in_scalar_q0;

assign m48_fu_1174_p1 = m48_fu_1174_p0[1:0];

assign m50_fu_1237_p2 = ($signed(in_scalar_load_6_cast_fu_1233_p1) + $signed(m36_reg_3431));

assign m73_cast_fu_2202_p1 = $signed(m73_reg_3926);

assign m73_fu_1647_p1 = mul_i2994_fu_1571_p2[5:0];

assign m74_fu_2288_p0 = in_scalar_load_4_cast_reg_3966;

assign m76_fu_1284_p2 = ($signed(conv25_i2356_fu_1281_p1) + $signed(trunc_ln86_reg_3562));

assign m77_fu_2314_p1 = mul_ln162_fu_2305_p2[4:0];

assign m85_fu_2452_p2 = ($signed(sext_ln174_fu_2448_p1) + $signed(sext_ln143_8_reg_3941));

assign m87_fu_2231_p0 = sext_ln22_2_reg_3597;

assign m87_fu_2231_p1 = in_scalar_load_8_cast93_reg_3961;

assign m88_fu_2241_p2 = ($signed(add_i2718_7_cast115_fu_2238_p1) + $signed(trunc_ln106_cast_fu_2235_p1));

assign m92_fu_2612_p2 = ($signed(sext_ln185_fu_2608_p1) + $signed(empty_36_reg_4127));

assign m93_fu_2528_p1 = mul_i2994_reg_3864[3:0];

assign mul_i1680_cast_fu_2391_p1 = m87_reg_4032;

assign mul_i2053_cast_fu_2387_p1 = m82_fu_2381_p2;

assign mul_i2994_fu_1571_p0 = sext_ln22_reg_3439;

assign mul_i2994_fu_1571_p1 = sext_ln22_reg_3439;

assign mul_i3092_cast_fu_2120_p1 = $signed(mul_i3092_reg_3854);

assign mul_i3092_fu_1561_p0 = mul_i3788_lcssa2_lcssa_phi_fu_232[4:0];

assign mul_i3092_fu_1561_p1 = add_i4195_lcssa_phi_fu_220[4:0];

assign mul_ln106_fu_1348_p0 = conv_i3809_cast_reg_3577;

assign mul_ln162_fu_2305_p0 = conv_i2324_cast_reg_3976;

assign out_data_0 = m29_19_fu_3296_p2[7:0];

assign out_data_1 = {{m29_19_fu_3296_p2[15:8]}};

assign out_data_2 = {{m29_19_fu_3296_p2[23:16]}};

assign out_data_3 = {{m29_19_fu_3296_p2[31:24]}};

assign p_lcssa_phi_cast_fu_3057_p1 = $signed(p_phi_fu_256);

assign phi_ln174_cast_fu_2562_p1 = $signed(phi_ln174_fu_260);

assign select_ln19_fu_2418_p3 = ((icmp_ln170_fu_2412_p2[0:0] == 1'b1) ? 4'd0 : i_n8_1_fu_264);

assign select_ln6_fu_1312_p3 = ((icmp_ln100_fu_1306_p2[0:0] == 1'b1) ? 4'd0 : i_n3_2_reg_871);

assign sext_ln103_fu_1331_p1 = $signed(in_data_6_q0);

assign sext_ln105_fu_1340_p1 = $signed(m43_fu_1335_p2);

assign sext_ln108_1_fu_1365_p0 = in_data_0_q0;

assign sext_ln108_1_fu_1365_p1 = sext_ln108_1_fu_1365_p0;

assign sext_ln108_2_fu_1369_p0 = in_data_0_q0;

assign sext_ln108_2_fu_1369_p1 = sext_ln108_2_fu_1369_p0;

assign sext_ln108_fu_1361_p1 = $signed(m45_fu_1357_p1);

assign sext_ln115_1_fu_1459_p1 = $signed(add_ln115_reg_3729);

assign sext_ln115_2_fu_1419_p1 = $signed(add_ln115_4_fu_1414_p2);

assign sext_ln115_3_fu_1427_p1 = $signed(add_ln115_5_fu_1423_p2);

assign sext_ln115_4_fu_1436_p1 = $signed(add_ln115_6_fu_1431_p2);

assign sext_ln115_5_fu_1467_p1 = $signed(add_ln115_7_reg_3739);

assign sext_ln115_6_fu_1476_p1 = $signed(add_ln115_8_fu_1470_p2);

assign sext_ln115_fu_1405_p1 = $signed(add_ln115_1_fu_1400_p2);

assign sext_ln132_1_fu_1796_p1 = $signed(conv_i2628_fu_1761_p2);

assign sext_ln132_2_fu_1800_p1 = $signed(conv_i2917_fu_1687_p2);

assign sext_ln132_3_fu_1804_p1 = $signed(conv_i2628_1_fu_1766_p2);

assign sext_ln132_4_fu_1808_p1 = $signed(conv_i2917_1_fu_1692_p2);

assign sext_ln132_5_fu_1812_p1 = $signed(conv_i2628_2_fu_1717_p2);

assign sext_ln132_6_fu_1816_p1 = $signed(conv_i2917_2_fu_1697_p2);

assign sext_ln132_7_fu_1820_p1 = $signed(conv_i2628_3_fu_1727_p2);

assign sext_ln132_fu_1786_p1 = $signed(empty_34_reg_3916);

assign sext_ln143_10_fu_1863_p1 = $signed(add_i2718_4_fu_1732_p2);

assign sext_ln143_11_fu_1867_p1 = $signed(add_i2718_1_fu_1707_p2);

assign sext_ln143_12_fu_1871_p1 = $signed(add_i2718_2_fu_1712_p2);

assign sext_ln143_13_fu_1875_p1 = $signed(add_i2718_fu_1702_p2);

assign sext_ln143_14_fu_1879_p1 = $signed(add_i2718_5_fu_1771_p2);

assign sext_ln143_15_fu_1883_p1 = $signed(add_i2718_6_fu_1781_p2);

assign sext_ln143_16_fu_1887_p1 = add_i2718_7_fu_1792_p2;

assign sext_ln143_17_fu_1495_p1 = $signed(in_data_6_q1);

assign sext_ln143_18_fu_1499_p1 = $signed(in_data_6_q0);

assign sext_ln143_19_fu_1509_p1 = $signed(in_data_6_q0);

assign sext_ln143_1_fu_1828_p1 = $signed(conv_i2628_4_fu_1737_p2);

assign sext_ln143_20_fu_1513_p1 = $signed(in_data_6_q1);

assign sext_ln143_21_fu_1536_p1 = $signed(in_data_6_q0);

assign sext_ln143_22_fu_1540_p1 = $signed(in_data_6_q1);

assign sext_ln143_2_fu_1832_p1 = $signed(conv_i2917_4_fu_1676_p2);

assign sext_ln143_3_fu_1836_p1 = $signed(conv_i2628_5_fu_1742_p2);

assign sext_ln143_4_fu_1840_p1 = $signed(conv_i2917_5_fu_1756_p2);

assign sext_ln143_5_fu_1844_p1 = $signed(conv_i2628_6_fu_1747_p2);

assign sext_ln143_6_fu_1848_p1 = $signed(conv_i2917_6_fu_1776_p2);

assign sext_ln143_7_fu_1852_p1 = $signed(conv_i2628_7_fu_1752_p2);

assign sext_ln143_8_fu_1856_p1 = conv_i2917_7_reg_3903;

assign sext_ln143_9_fu_1859_p1 = $signed(add_i2718_3_fu_1722_p2);

assign sext_ln143_fu_1824_p1 = $signed(conv_i2917_3_fu_1668_p2);

assign sext_ln155_fu_2208_p1 = m76_reg_3689;

assign sext_ln158_1_fu_2293_p1 = m74_fu_2288_p2;

assign sext_ln160_fu_2297_p1 = m74_fu_2288_p2;

assign sext_ln162_1_fu_2310_p1 = mul_ln162_fu_2305_p2;

assign sext_ln163_1_fu_2342_p1 = $signed(add_ln163_reg_4060);

assign sext_ln163_2_fu_2345_p1 = $signed(add_ln163_1_reg_4065);

assign sext_ln163_3_fu_2354_p1 = $signed(add_ln163_2_fu_2348_p2);

assign sext_ln163_fu_2318_p1 = $signed(m77_fu_2314_p1);

assign sext_ln174_fu_2448_p1 = $signed(in_data_12_q1);

assign sext_ln176_fu_2457_p0 = in_data_4_q0;

assign sext_ln176_fu_2457_p1 = sext_ln176_fu_2457_p0;

assign sext_ln180_1_fu_2502_p1 = $signed(add_ln180_3_fu_2496_p2);

assign sext_ln180_2_fu_2467_p1 = $signed(add_ln180_1_fu_2461_p2);

assign sext_ln180_fu_2493_p1 = $signed(add_ln180_2_reg_4098);

assign sext_ln183_fu_2531_p1 = m93_fu_2528_p1;

assign sext_ln185_fu_2608_p1 = $signed(in_data_2_q0);

assign sext_ln187_1_fu_2626_p1 = $signed(add_ln187_reg_4184);

assign sext_ln187_fu_2617_p1 = m92_fu_2612_p2;

assign sext_ln190_1_fu_3082_p1 = $signed(conv_i1183_1_fu_3027_p2);

assign sext_ln190_2_fu_3086_p1 = $signed(conv_i1183_2_fu_3033_p2);

assign sext_ln190_3_fu_3090_p1 = $signed(conv_i1183_3_fu_2996_p2);

assign sext_ln190_4_fu_3094_p1 = $signed(conv_i1183_4_fu_3005_p2);

assign sext_ln190_5_fu_3098_p1 = $signed(conv_i1183_5_fu_3051_p2);

assign sext_ln190_fu_3078_p1 = $signed(conv_i1183_fu_3021_p2);

assign sext_ln210_1_fu_2797_p1 = $signed(add_i526_3_fu_2753_p2);

assign sext_ln210_2_fu_2801_p1 = $signed(add_i526_4_fu_2759_p2);

assign sext_ln210_3_fu_2805_p1 = $signed(add_i526_1_fu_2726_p2);

assign sext_ln210_4_fu_2809_p1 = $signed(add_i526_2_fu_2735_p2);

assign sext_ln210_5_fu_2813_p1 = $signed(add_i526_fu_2717_p2);

assign sext_ln210_6_fu_2817_p1 = $signed(add_i526_5_fu_2768_p2);

assign sext_ln210_7_fu_2821_p1 = $signed(add_i526_6_fu_2774_p2);

assign sext_ln210_8_fu_2793_p1 = $signed(tmp_8_fu_2786_p3);

assign sext_ln210_fu_3071_p1 = m93_reg_4132;

assign sext_ln223_1_fu_2828_p1 = conv_i289_reg_4316;

assign sext_ln223_2_fu_2831_p1 = $signed(conv_i289_1_reg_4322);

assign sext_ln223_3_fu_2834_p1 = $signed(conv_i289_2_reg_4327);

assign sext_ln223_4_fu_2837_p1 = $signed(conv_i289_3_reg_4332);

assign sext_ln223_5_fu_2840_p1 = $signed(conv_i289_4_reg_4337);

assign sext_ln223_6_fu_2843_p1 = $signed(conv_i289_5_reg_4342);

assign sext_ln223_8_fu_3276_p1 = $signed(tmp5_fu_3269_p3);

assign sext_ln223_9_fu_3286_p1 = $signed(add_ln223_fu_3280_p2);

assign sext_ln223_fu_2825_p1 = conv_i289_reg_4316;

assign sext_ln22_1_fu_1242_p1 = m50_fu_1237_p2;

assign sext_ln22_2_fu_1246_p1 = m50_fu_1237_p2;

assign sext_ln22_fu_1055_p0 = in_scalar_q0;

assign sext_ln22_fu_1055_p1 = sext_ln22_fu_1055_p0;

assign sext_ln34_fu_1391_p1 = $signed(m46_fu_1377_p2);

assign sext_ln43_fu_1353_p1 = mul_ln106_fu_1348_p2;

assign sext_ln84_1_fu_951_p0 = in_scalar_q0;

assign sext_ln84_1_fu_951_p1 = sext_ln84_1_fu_951_p0;

assign sext_ln84_fu_947_p0 = in_scalar_q0;

assign sext_ln84_fu_947_p1 = sext_ln84_fu_947_p0;

assign sext_ln86_1_fu_1009_p0 = in_data_4_q0;

assign sext_ln86_1_fu_1009_p1 = sext_ln86_1_fu_1009_p0;

assign sext_ln86_fu_1005_p0 = in_data_4_q0;

assign sext_ln86_fu_1005_p1 = sext_ln86_fu_1005_p0;

assign sext_ln88_fu_1031_p1 = m32_fu_1017_p2;

assign sext_ln94_1_fu_1110_p0 = in_data_0_q0;

assign sext_ln94_1_fu_1110_p1 = sext_ln94_1_fu_1110_p0;

assign sext_ln94_2_fu_1118_p0 = in_data_4_q0;

assign sext_ln94_2_fu_1118_p1 = sext_ln94_2_fu_1118_p0;

assign sext_ln94_3_fu_1122_p0 = in_data_4_q0;

assign sext_ln94_3_fu_1122_p1 = sext_ln94_3_fu_1122_p0;

assign sext_ln94_fu_1106_p0 = in_data_0_q0;

assign sext_ln94_fu_1106_p1 = sext_ln94_fu_1106_p0;

assign sext_ln95_1_fu_1159_p1 = $signed(add_ln95_fu_1154_p2);

assign sext_ln95_fu_1151_p1 = m37_reg_3508;

assign sext_ln98_fu_1259_p1 = $signed(in_scalar_q1);

assign shl_ln_cast_fu_3241_p1 = $signed(shl_ln_fu_3234_p3);

assign shl_ln_fu_3234_p3 = {{add_i1108_reg_4150}, {9'd0}};

assign tmp10_cast_fu_1947_p1 = $signed(tmp10_fu_1941_p2);

assign tmp10_fu_1941_p2 = ($signed(tmp13_cast_fu_1937_p1) + $signed(tmp11_cast_fu_1927_p1));

assign tmp11_cast_fu_1927_p1 = $signed(tmp11_fu_1921_p2);

assign tmp11_fu_1921_p2 = ($signed(sext_ln132_5_fu_1812_p1) + $signed(sext_ln132_6_fu_1816_p1));

assign tmp139812_fu_2581_p2 = ($signed(conv_i712_cast_fu_2577_p1) + $signed(m47_cast100_fu_2574_p1));

assign tmp13_cast_fu_1937_p1 = $signed(tmp13_fu_1931_p2);

assign tmp13_fu_1931_p2 = ($signed(sext_ln132_7_fu_1820_p1) + $signed(sext_ln143_fu_1824_p1));

assign tmp14_cast_fu_2027_p1 = $signed(tmp14_fu_2021_p2);

assign tmp14_fu_2021_p2 = ($signed(tmp18_cast_fu_2017_p1) + $signed(tmp15_cast_fu_1987_p1));

assign tmp15_cast_fu_1987_p1 = $signed(tmp15_fu_1981_p2);

assign tmp15_fu_1981_p2 = ($signed(tmp17_cast_fu_1977_p1) + $signed(tmp16_cast_fu_1967_p1));

assign tmp16_cast_fu_1967_p1 = $signed(tmp16_fu_1961_p2);

assign tmp16_fu_1961_p2 = ($signed(sext_ln143_1_fu_1828_p1) + $signed(sext_ln143_2_fu_1832_p1));

assign tmp17_cast_fu_1977_p1 = $signed(tmp17_fu_1971_p2);

assign tmp17_fu_1971_p2 = ($signed(sext_ln143_3_fu_1836_p1) + $signed(sext_ln143_4_fu_1840_p1));

assign tmp18_cast_fu_2017_p1 = $signed(tmp18_fu_2011_p2);

assign tmp18_fu_2011_p2 = ($signed(tmp20_cast_fu_2007_p1) + $signed(tmp19_cast_fu_1997_p1));

assign tmp19_cast_fu_1997_p1 = $signed(tmp19_fu_1991_p2);

assign tmp19_fu_1991_p2 = ($signed(sext_ln143_5_fu_1844_p1) + $signed(sext_ln143_6_fu_1848_p1));

assign tmp1_fu_2172_p1 = $signed(tmp_5_fu_2164_p3);

assign tmp20_cast_fu_2007_p1 = $signed(tmp20_fu_2001_p2);

assign tmp20_fu_2001_p2 = ($signed(sext_ln143_7_fu_1852_p1) + $signed(sext_ln143_8_fu_1856_p1));

assign tmp21_fu_2139_p2 = ($signed(tmp39_cast_fu_2135_p1) + $signed(tmp38_fu_2123_p2));

assign tmp23_cast_fu_2155_p1 = $signed(tmp23_reg_3951);

assign tmp23_fu_2110_p2 = ($signed(tmp31_cast_fu_2107_p1) + $signed(tmp24_cast_fu_2103_p1));

assign tmp24_cast_fu_2103_p1 = $signed(tmp24_fu_2097_p2);

assign tmp24_fu_2097_p2 = ($signed(tmp28_cast_fu_2093_p1) + $signed(tmp25_cast_fu_2063_p1));

assign tmp25_cast_fu_2063_p1 = $signed(tmp25_fu_2057_p2);

assign tmp25_fu_2057_p2 = ($signed(tmp27_cast_fu_2053_p1) + $signed(tmp26_cast_fu_2043_p1));

assign tmp26_cast_fu_2043_p1 = $signed(tmp26_fu_2037_p2);

assign tmp26_fu_2037_p2 = ($signed(sext_ln143_9_fu_1859_p1) + $signed(sext_ln143_10_fu_1863_p1));

assign tmp27_cast_fu_2053_p1 = $signed(tmp27_fu_2047_p2);

assign tmp27_fu_2047_p2 = ($signed(sext_ln143_11_fu_1867_p1) + $signed(sext_ln143_12_fu_1871_p1));

assign tmp28_cast_fu_2093_p1 = $signed(tmp28_fu_2087_p2);

assign tmp28_fu_2087_p2 = ($signed(tmp30_cast_fu_2083_p1) + $signed(tmp29_cast_fu_2073_p1));

assign tmp29_cast_fu_2073_p1 = $signed(tmp29_fu_2067_p2);

assign tmp29_fu_2067_p2 = ($signed(sext_ln143_13_fu_1875_p1) + $signed(sext_ln143_14_fu_1879_p1));

assign tmp2_cast_fu_1957_p1 = $signed(tmp2_fu_1951_p2);

assign tmp2_fu_1951_p2 = ($signed(tmp10_cast_fu_1947_p1) + $signed(tmp6_cast_fu_1917_p1));

assign tmp30_cast_fu_2083_p1 = $signed(tmp30_fu_2077_p2);

assign tmp30_fu_2077_p2 = ($signed(sext_ln143_15_fu_1883_p1) + $signed(sext_ln143_16_fu_1887_p1));

assign tmp31_cast_fu_2107_p1 = $signed(tmp31_reg_3921);

assign tmp31_fu_1641_p2 = ($signed(tmp35_cast_fu_1637_p1) + $signed(tmp32_cast_fu_1615_p1));

assign tmp32_cast_fu_1615_p1 = $signed(tmp32_reg_3807);

assign tmp32_fu_1530_p2 = ($signed(tmp34_cast_fu_1526_p1) + $signed(tmp33_cast_fu_1517_p1));

assign tmp33_cast_fu_1517_p1 = $signed(tmp33_reg_3770);

assign tmp33_fu_1503_p2 = ($signed(sext_ln143_17_fu_1495_p1) + $signed(sext_ln143_18_fu_1499_p1));

assign tmp34_cast_fu_1526_p1 = $signed(tmp34_fu_1520_p2);

assign tmp34_fu_1520_p2 = ($signed(sext_ln143_19_fu_1509_p1) + $signed(sext_ln143_20_fu_1513_p1));

assign tmp35_cast_fu_1637_p1 = $signed(tmp35_fu_1631_p2);

assign tmp35_fu_1631_p2 = ($signed(tmp37_cast_fu_1627_p1) + $signed(tmp36_cast_fu_1618_p1));

assign tmp36_cast_fu_1618_p1 = $signed(tmp36_reg_3844);

assign tmp36_fu_1544_p2 = ($signed(sext_ln143_21_fu_1536_p1) + $signed(sext_ln143_22_fu_1540_p1));

assign tmp37_cast_fu_1627_p1 = $signed(tmp37_fu_1621_p2);

assign tmp37_fu_1621_p2 = ($signed(in_data_6_load_6_cast_fu_1607_p1) + $signed(in_data_6_load_7_cast_fu_1611_p1));

assign tmp38_fu_2123_p2 = ($signed(conv_i2819_cast_fu_1789_p1) + $signed(sext_ln132_fu_1786_p1));

assign tmp39_cast_fu_2135_p1 = $signed(tmp39_fu_2129_p2);

assign tmp39_fu_2129_p2 = ($signed(mul_i3092_cast_fu_2120_p1) + $signed(in_scalar_load_8_cast_fu_2116_p1));

assign tmp3_fu_2183_p1 = $signed(tmp_6_fu_2176_p3);

assign tmp4_fu_2158_p2 = ($signed(tmp23_cast_fu_2155_p1) + $signed(tmp_cast_fu_2152_p1));

assign tmp54_cast_fu_3245_p1 = $signed(tmp54_reg_4397);

assign tmp54_fu_3140_p2 = ($signed(tmp56_cast_fu_3136_p1) + $signed(tmp55_cast_fu_3116_p1));

assign tmp55_cast_fu_3116_p1 = $signed(tmp55_fu_3110_p2);

assign tmp55_fu_3110_p2 = ($signed(add_i634_cast_fu_3074_p1) + $signed(sext_ln190_fu_3078_p1));

assign tmp56_cast_fu_3136_p1 = $signed(tmp56_fu_3130_p2);

assign tmp56_fu_3130_p2 = ($signed(tmp57_cast_fu_3126_p1) + $signed(sext_ln190_1_fu_3082_p1));

assign tmp57_cast_fu_3126_p1 = $signed(tmp57_fu_3120_p2);

assign tmp57_fu_3120_p2 = ($signed(sext_ln190_2_fu_3086_p1) + $signed(sext_ln190_3_fu_3090_p1));

assign tmp58_cast_fu_3248_p1 = $signed(tmp58_reg_4402);

assign tmp58_fu_3176_p2 = ($signed(tmp60_cast_fu_3172_p1) + $signed(tmp59_cast_fu_3152_p1));

assign tmp59_cast_fu_3152_p1 = $signed(tmp59_fu_3146_p2);

assign tmp59_fu_3146_p2 = ($signed(sext_ln190_4_fu_3094_p1) + $signed(sext_ln190_5_fu_3098_p1));

assign tmp5_fu_3269_p3 = {{tmp96_reg_4407}, {3'd0}};

assign tmp60_cast_fu_3172_p1 = $signed(tmp60_fu_3166_p2);

assign tmp60_fu_3166_p2 = ($signed(tmp61_cast_fu_3162_p1) + $signed(conv_i1183_6_cast_fu_3102_p1));

assign tmp61_cast_fu_3162_p1 = $signed(tmp61_fu_3156_p2);

assign tmp61_fu_3156_p2 = ($signed(conv_i1183_7_cast_fu_3106_p1) + $signed(sext_ln210_fu_3071_p1));

assign tmp62_cast_fu_3199_p1 = $signed(tmp62_fu_3193_p2);

assign tmp62_fu_3193_p2 = ($signed(tmp68_fu_3188_p2) + $signed(tmp63_cast144_fu_3182_p1));

assign tmp63_cast144_fu_3182_p1 = $signed(tmp63_reg_4367);

assign tmp63_fu_2882_p2 = ($signed(tmp66_cast27_fu_2878_p1) + $signed(tmp64_cast_fu_2862_p1));

assign tmp64_cast_fu_2862_p1 = $signed(tmp64_fu_2856_p2);

assign tmp64_fu_2856_p2 = ($signed(tmp65_cast26_fu_2852_p1) + $signed(sext_ln210_8_fu_2793_p1));

assign tmp65_cast26_fu_2852_p1 = $signed(tmp65_fu_2846_p2);

assign tmp65_fu_2846_p2 = ($signed(sext_ln223_fu_2825_p1) + $signed(sext_ln223_2_fu_2831_p1));

assign tmp66_cast27_fu_2878_p1 = $signed(tmp66_fu_2872_p2);

assign tmp66_fu_2872_p2 = ($signed(tmp67_fu_2866_p2) + $signed(sext_ln223_3_fu_2834_p1));

assign tmp67_fu_2866_p2 = ($signed(sext_ln223_4_fu_2837_p1) + $signed(sext_ln223_5_fu_2840_p1));

assign tmp68_fu_3188_p2 = ($signed(tmp71_reg_4377) + $signed(tmp69_cast_fu_3185_p1));

assign tmp69_cast_fu_3185_p1 = $signed(tmp69_reg_4372);

assign tmp69_fu_2888_p2 = ($signed(grp_fu_3334_p3) + $signed(sext_ln223_6_fu_2843_p1));

assign tmp6_cast_fu_1917_p1 = $signed(tmp6_fu_1911_p2);

assign tmp6_fu_1911_p2 = ($signed(tmp9_cast_fu_1907_p1) + $signed(tmp7_cast_fu_1897_p1));

assign tmp70_cast32_fu_2959_p1 = grp_fu_3334_p3;

assign tmp710_fu_3251_p2 = ($signed(tmp58_cast_fu_3248_p1) + $signed(tmp54_cast_fu_3245_p1));

assign tmp71_fu_2899_p2 = ($signed(tmp72_fu_2893_p2) + $signed(sext_ln210_2_fu_2801_p1));

assign tmp72_fu_2893_p2 = ($signed(sext_ln210_1_fu_2797_p1) + $signed(sext_ln210_3_fu_2805_p1));

assign tmp73_cast35_fu_3224_p1 = $signed(tmp73_fu_3218_p2);

assign tmp73_fu_3218_p2 = ($signed(tmp79_cast_fu_3215_p1) + $signed(tmp74_fu_3209_p2));

assign tmp74_fu_3209_p2 = ($signed(tmp77_cast_fu_3206_p1) + $signed(tmp75_cast_fu_3203_p1));

assign tmp75_cast_fu_3203_p1 = $signed(tmp75_reg_4382);

assign tmp75_fu_2911_p2 = ($signed(tmp76_fu_2905_p2) + $signed(sext_ln210_4_fu_2809_p1));

assign tmp76_fu_2905_p2 = ($signed(sext_ln210_5_fu_2813_p1) + $signed(sext_ln210_6_fu_2817_p1));

assign tmp77_cast_fu_3206_p1 = $signed(tmp77_reg_4387);

assign tmp77_fu_2927_p2 = ($signed(tmp78_cast_fu_2923_p1) + $signed(sext_ln210_7_fu_2821_p1));

assign tmp78_cast_fu_2923_p1 = $signed(tmp78_fu_2917_p2);

assign tmp78_fu_2917_p2 = ($signed(add_i526_7_fu_2780_p2) + $signed(sext_ln223_1_fu_2828_p1));

assign tmp79_cast_fu_3215_p1 = $signed(tmp79_reg_4392);

assign tmp79_fu_2968_p2 = ($signed(tmp82_fu_2962_p2) + $signed(tmp80_cast_fu_2945_p1));

assign tmp7_cast_fu_1897_p1 = $signed(tmp7_fu_1891_p2);

assign tmp7_fu_1891_p2 = ($signed(sext_ln132_2_fu_1800_p1) + $signed(sext_ln132_1_fu_1796_p1));

assign tmp80_cast_fu_2945_p1 = $signed(tmp80_fu_2939_p2);

assign tmp80_fu_2939_p2 = ($signed(tmp81_fu_2933_p2) + $signed(sext_ln223_2_fu_2831_p1));

assign tmp81_fu_2933_p2 = ($signed(sext_ln223_3_fu_2834_p1) + $signed(sext_ln223_4_fu_2837_p1));

assign tmp82_fu_2962_p2 = ($signed(tmp70_cast32_fu_2959_p1) + $signed(tmp83_cast33_fu_2955_p1));

assign tmp83_cast33_fu_2955_p1 = $signed(tmp83_fu_2949_p2);

assign tmp83_fu_2949_p2 = ($signed(sext_ln223_5_fu_2840_p1) + $signed(sext_ln223_6_fu_2843_p1));

assign tmp96_fu_3228_p2 = ($signed(tmp73_cast35_fu_3224_p1) + $signed(tmp62_cast_fu_3199_p1));

assign tmp9_cast_fu_1907_p1 = $signed(tmp9_fu_1901_p2);

assign tmp9_fu_1901_p2 = ($signed(sext_ln132_3_fu_1804_p1) + $signed(sext_ln132_4_fu_1808_p1));

assign tmp_5_fu_2164_p3 = {{tmp4_fu_2158_p2}, {6'd0}};

assign tmp_6_fu_2176_p3 = {{tmp21_reg_3956}, {9'd0}};

assign tmp_7_cast_fu_3265_p1 = $signed(tmp_7_fu_3257_p3);

assign tmp_7_fu_3257_p3 = {{tmp710_fu_3251_p2}, {6'd0}};

assign tmp_8_fu_2786_p3 = {{tmp139812_reg_4166}, {3'd0}};

assign tmp_cast_fu_2152_p1 = $signed(tmp_reg_3946);

assign tmp_fu_2031_p2 = ($signed(tmp14_cast_fu_2027_p1) + $signed(tmp2_cast_fu_1957_p1));

assign trunc_ln106_cast_fu_2235_p1 = $signed(trunc_ln106_reg_3859);

assign trunc_ln106_fu_1567_p1 = mul_i3788_lcssa2_lcssa_phi_fu_232[5:0];

assign trunc_ln158_fu_2520_p1 = mul_i2530_lcssa_phi_fu_252[9:0];

assign trunc_ln162_fu_2369_p1 = mul_i2303_lcssa1_phi_fu_248[4:0];

assign trunc_ln86_fu_1181_p1 = add_i4401_lcssa_phi_fu_208[5:0];

assign zext_ln100_fu_1320_p1 = select_ln6_fu_1312_p3;

assign zext_ln108_1_fu_1387_p1 = add_ln108_fu_1382_p2;

assign zext_ln108_fu_1373_p1 = $unsigned(sext_ln108_2_fu_1369_p1);

assign zext_ln156_fu_2274_p1 = i_n7_1_reg_882;

assign zext_ln170_fu_2426_p1 = select_ln19_fu_2418_p3;

assign zext_ln184_fu_2599_p1 = i_n9_1_reg_893;

assign zext_ln35_fu_1027_p1 = add_ln86_fu_1022_p2;

assign zext_ln38_fu_1142_p1 = add_ln94_fu_1136_p2;

assign zext_ln84_fu_955_p1 = $unsigned(sext_ln84_1_fu_951_p1);

assign zext_ln85_fu_996_p1 = i_n1_1_reg_838;

assign zext_ln86_fu_1013_p1 = $unsigned(sext_ln86_1_fu_1009_p1);

assign zext_ln92_fu_1096_p1 = i_n2_1_reg_849;

assign zext_ln94_1_fu_1126_p1 = $unsigned(sext_ln94_3_fu_1122_p1);

assign zext_ln94_fu_1114_p1 = $unsigned(sext_ln94_1_fu_1110_p1);

always @ (posedge ap_clk) begin
    zext_ln84_reg_3374[7] <= 1'b0;
    conv25_i3720_cast_cast_cast_cast_reg_3587[14] <= 1'b0;
    zext_ln100_reg_3703[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_i4401_lcssa_phi_fu_208[31:8] <= 24'b000000000000000000000000;
    add_i4195_lcssa_phi_fu_220[31:18] <= 14'b00000000000000;
    add_i3721_lcssa_lcssa_phi_fu_228[31:15] <= 17'b00000000000000000;
end

endmodule //case_3
