Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :goeders-ssh2
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/new/top.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rf.v" (library work)
@I:"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rf.v":"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_defines.v" (library work)
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rf.v":247:35:247:43|Read full_case directive.
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rf.v":247:45:247:57|Read a parallel_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_mem_if.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rd_fifo.v" (library work)
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rd_fifo.v":119:27:119:35|Read full_case directive.
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rd_fifo.v":119:37:119:49|Read a parallel_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_incn_r.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_obct_top.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_dp.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_wb_if.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_refresh.v" (library work)
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_refresh.v":188:28:188:36|Read full_case directive.
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_refresh.v":188:38:188:50|Read a parallel_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v" (library work)
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v":168:31:168:39|Read full_case directive.
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v":168:41:168:53|Read a parallel_case directive.
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v":189:43:189:51|Read full_case directive.
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v":189:53:189:65|Read a parallel_case directive.
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v":207:44:207:52|Read full_case directive.
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v":207:54:207:66|Read a parallel_case directive.
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v":221:44:221:52|Read full_case directive.
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v":221:54:221:66|Read a parallel_case directive.
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v":241:44:241:52|Read full_case directive.
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v":241:54:241:66|Read a parallel_case directive.
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v":255:44:255:52|Read full_case directive.
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v":255:54:255:66|Read a parallel_case directive.
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v":271:43:271:51|Read full_case directive.
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v":271:53:271:65|Read a parallel_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_obct.v" (library work)
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_obct.v":168:29:168:37|Read full_case directive.
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_obct.v":168:39:168:51|Read a parallel_case directive.
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_obct.v":205:29:205:37|Read full_case directive.
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_obct.v":205:39:205:51|Read a parallel_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v" (library work)
@W: CS141 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v":318:23:318:26|Unrecognized synthesis directive enum. Verify the correct directive name.
@W: CS141 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v":319:25:319:29|Unrecognized synthesis directive state. Verify the correct directive name.
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v":747:31:747:39|Read full_case directive.
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v":747:41:747:53|Read a parallel_case directive.
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v":889:26:889:34|Read full_case directive.
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v":889:36:889:48|Read a parallel_case directive.
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v":936:33:936:41|Read full_case directive.
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v":936:43:936:55|Read a parallel_case directive.
@N: CG334 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v":1723:12:1723:24|Read directive translate_off.
@N: CG333 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v":1726:12:1726:23|Read directive translate_on.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_top.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_in_fifo.v" (library work)
@I:"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_in_fifo.v":"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_defines.v" (library work)
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_in_fifo.v":153:24:153:36|Read a parallel_case directive.
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_in_fifo.v":153:38:153:46|Read full_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_fifo_ctrl.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_wb_if.v" (library work)
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_wb_if.v":142:34:142:46|Read a parallel_case directive.
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_wb_if.v":142:48:142:56|Read full_case directive.
@W: CG286 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_wb_if.v":142:1:142:4|Case statement has both a full_case directive and a default clause -- ignoring full_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_sin.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_soc.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_int.v" (library work)
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_int.v":102:28:102:40|Read a parallel_case directive.
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_int.v":102:42:102:50|Read full_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_dma_if.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_sout.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_cra.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_top.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_rf.v" (library work)
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_rf.v":171:28:171:40|Read a parallel_case directive.
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_rf.v":171:42:171:50|Read full_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_out_fifo.v" (library work)
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_out_fifo.v":148:25:148:37|Read a parallel_case directive.
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_out_fifo.v":148:39:148:47|Read full_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_dma_req.v" (library work)
@N: CG347 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_dma_req.v":93:28:93:40|Read a parallel_case directive.
@N: CG346 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_dma_req.v":93:42:93:50|Read full_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_rst.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_prc.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v":109:7:109:14|Synthesizing module mc_cs_rf in library work.

	this_cs=3'b000
	reg_select=4'b0010
   Generated name = mc_cs_rf_0_2

@W: CL271 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v":171:0:171:5|Pruning unused bits 1 to 0 of addr_r[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v":109:7:109:14|Synthesizing module mc_cs_rf in library work.

	this_cs=3'b001
	reg_select=4'b0011
   Generated name = mc_cs_rf_1_3

@W: CL271 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v":171:0:171:5|Pruning unused bits 1 to 0 of addr_r[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v":242:7:242:20|Synthesizing module mc_cs_rf_dummy in library work.

	this_cs=3'b010
   Generated name = mc_cs_rf_dummy_2

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v":242:7:242:20|Synthesizing module mc_cs_rf_dummy in library work.

	this_cs=3'b011
   Generated name = mc_cs_rf_dummy_3

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v":242:7:242:20|Synthesizing module mc_cs_rf_dummy in library work.

	this_cs=3'b100
   Generated name = mc_cs_rf_dummy_4

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v":242:7:242:20|Synthesizing module mc_cs_rf_dummy in library work.

	this_cs=3'b101
   Generated name = mc_cs_rf_dummy_5

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v":242:7:242:20|Synthesizing module mc_cs_rf_dummy in library work.

	this_cs=3'b110
   Generated name = mc_cs_rf_dummy_6

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v":242:7:242:20|Synthesizing module mc_cs_rf_dummy in library work.

	this_cs=3'b111
   Generated name = mc_cs_rf_dummy_7

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rf.v":119:7:119:11|Synthesizing module mc_rf in library work.

@W: CL271 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rf.v":277:0:277:5|Pruning unused bits 1 to 0 of wb_addr_r[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_incn_r.v":73:7:73:15|Synthesizing module mc_incn_r in library work.

	incN_width=32'b00000000000000000000000000011000
	incN_center=32'b00000000000000000000000000001100
   Generated name = mc_incn_r_24s_12s

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v":86:7:86:16|Synthesizing module mc_adr_sel in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_obct.v":100:7:100:13|Synthesizing module mc_obct in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_obct.v":216:7:216:19|Synthesizing module mc_obct_dummy in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_obct_top.v":78:7:78:17|Synthesizing module mc_obct_top in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rd_fifo.v":80:7:80:16|Synthesizing module mc_rd_fifo in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_dp.v":105:7:105:11|Synthesizing module mc_dp in library work.

@W: CG133 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_dp.v":147:5:147:13|Object par_err_r is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_refresh.v":95:7:95:16|Synthesizing module mc_refresh in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v":124:7:124:15|Synthesizing module mc_timing in library work.

@W: CG133 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v":584:4:584:17|Object lookup_ready1a is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v":764:0:764:5|Pruning unused register burst_fp. Make sure that there are no unused intermediate registers.
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_wb_if.v":111:7:111:14|Synthesizing module mc_wb_if in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_mem_if.v":110:7:110:15|Synthesizing module mc_mem_if in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_top.v":113:7:113:12|Synthesizing module mc_top in library work.

@W: CG360 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_top.v":263:6:263:13|Removing wire mc_sts_i, as there is no assignment to it.
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_sout.v":66:7:66:15|Synthesizing module ac97_sout in library work.

@N: CL189 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_sout.v":174:0:174:5|Register bit slt12_r[0] is always 0.
@W: CL260 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_sout.v":174:0:174:5|Pruning register bit 0 of slt12_r[19:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_sin.v":66:7:66:14|Synthesizing module ac97_sin in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_soc.v":71:7:71:14|Synthesizing module ac97_soc in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_out_fifo.v":74:7:74:19|Synthesizing module ac97_out_fifo in library work.

@N: CL134 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_out_fifo.v":154:0:154:5|Found RAM mem, depth=4, width=32
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_in_fifo.v":83:7:83:18|Synthesizing module ac97_in_fifo in library work.

@N: CL134 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_in_fifo.v":159:0:159:5|Found RAM mem, depth=4, width=32
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_wb_if.v":78:7:78:16|Synthesizing module ac97_wb_if in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_rf.v":78:7:78:13|Synthesizing module ac97_rf in library work.

@W: CL169 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_rf.v":181:0:181:5|Pruning unused register csr_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_rf.v":211:0:211:5|Pruning unused bits 31 to 8 of crac_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_fifo_ctrl.v":71:7:71:20|Synthesizing module ac97_fifo_ctrl in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_prc.v":78:7:78:14|Synthesizing module ac97_prc in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_cra.v":72:7:72:14|Synthesizing module ac97_cra in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_dma_req.v":71:7:71:18|Synthesizing module ac97_dma_req in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_dma_if.v":78:7:78:17|Synthesizing module ac97_dma_if in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_int.v":71:7:71:14|Synthesizing module ac97_int in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_rst.v":59:7:59:14|Synthesizing module ac97_rst in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_top.v":77:7:77:14|Synthesizing module ac97_top in library work.

@W: CG360 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_top.v":177:12:177:17|Removing wire rf_din, as there is no assignment to it.
@E: CG389 :"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/new/top.v":155:12:155:20|Reference to undefined module atahost
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 24 16:39:51 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 24 16:39:51 2019

###########################################################]
