Fitter report for Thesis_Project
Thu Dec 05 01:39:36 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Other Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Thu Dec 05 01:39:36 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Thesis_Project                                  ;
; Top-level Entity Name              ; AHB_APB_UART                                    ;
; Family                             ; Cyclone IV GX                                   ;
; Device                             ; EP4CGX30CF23C6                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 1,474 / 29,440 ( 5 % )                          ;
;     Total combinational functions  ; 1,211 / 29,440 ( 4 % )                          ;
;     Dedicated logic registers      ; 921 / 29,440 ( 3 % )                            ;
; Total registers                    ; 921                                             ;
; Total pins                         ; 156 / 307 ( 51 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 1,105,920 ( 0 % )                           ;
; Embedded Multiplier 9-bit elements ; 0 / 160 ( 0 % )                                 ;
; Total GXB Receiver Channel PCS     ; 0 / 4 ( 0 % )                                   ;
; Total GXB Receiver Channel PMA     ; 0 / 4 ( 0 % )                                   ;
; Total GXB Transmitter Channel PCS  ; 0 / 4 ( 0 % )                                   ;
; Total GXB Transmitter Channel PMA  ; 0 / 4 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 6 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; auto                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------+
; I/O Assignment Warnings                                ;
+------------------------+-------------------------------+
; Pin Name               ; Reason                        ;
+------------------------+-------------------------------+
; HTRANS[0]              ; Incomplete set of assignments ;
; HSIZES[0]              ; Incomplete set of assignments ;
; HSIZES[1]              ; Incomplete set of assignments ;
; HWDATA[8]              ; Incomplete set of assignments ;
; HWDATA[9]              ; Incomplete set of assignments ;
; HWDATA[10]             ; Incomplete set of assignments ;
; HWDATA[11]             ; Incomplete set of assignments ;
; HWDATA[12]             ; Incomplete set of assignments ;
; HWDATA[13]             ; Incomplete set of assignments ;
; HWDATA[14]             ; Incomplete set of assignments ;
; HWDATA[15]             ; Incomplete set of assignments ;
; HWDATA[16]             ; Incomplete set of assignments ;
; HWDATA[17]             ; Incomplete set of assignments ;
; HWDATA[18]             ; Incomplete set of assignments ;
; HWDATA[19]             ; Incomplete set of assignments ;
; HWDATA[20]             ; Incomplete set of assignments ;
; HWDATA[21]             ; Incomplete set of assignments ;
; HWDATA[22]             ; Incomplete set of assignments ;
; HWDATA[23]             ; Incomplete set of assignments ;
; HWDATA[24]             ; Incomplete set of assignments ;
; HWDATA[25]             ; Incomplete set of assignments ;
; HWDATA[26]             ; Incomplete set of assignments ;
; HWDATA[27]             ; Incomplete set of assignments ;
; HWDATA[28]             ; Incomplete set of assignments ;
; HWDATA[29]             ; Incomplete set of assignments ;
; HWDATA[30]             ; Incomplete set of assignments ;
; HWDATA[31]             ; Incomplete set of assignments ;
; ctrl_i[2]              ; Incomplete set of assignments ;
; ctrl_i[3]              ; Incomplete set of assignments ;
; HREADYout              ; Incomplete set of assignments ;
; HRESP[0]               ; Incomplete set of assignments ;
; HRESP[1]               ; Incomplete set of assignments ;
; HRDATA[0]              ; Incomplete set of assignments ;
; HRDATA[1]              ; Incomplete set of assignments ;
; HRDATA[2]              ; Incomplete set of assignments ;
; HRDATA[3]              ; Incomplete set of assignments ;
; HRDATA[4]              ; Incomplete set of assignments ;
; HRDATA[5]              ; Incomplete set of assignments ;
; HRDATA[6]              ; Incomplete set of assignments ;
; HRDATA[7]              ; Incomplete set of assignments ;
; HRDATA[8]              ; Incomplete set of assignments ;
; HRDATA[9]              ; Incomplete set of assignments ;
; HRDATA[10]             ; Incomplete set of assignments ;
; HRDATA[11]             ; Incomplete set of assignments ;
; HRDATA[12]             ; Incomplete set of assignments ;
; HRDATA[13]             ; Incomplete set of assignments ;
; HRDATA[14]             ; Incomplete set of assignments ;
; HRDATA[15]             ; Incomplete set of assignments ;
; HRDATA[16]             ; Incomplete set of assignments ;
; HRDATA[17]             ; Incomplete set of assignments ;
; HRDATA[18]             ; Incomplete set of assignments ;
; HRDATA[19]             ; Incomplete set of assignments ;
; HRDATA[20]             ; Incomplete set of assignments ;
; HRDATA[21]             ; Incomplete set of assignments ;
; HRDATA[22]             ; Incomplete set of assignments ;
; HRDATA[23]             ; Incomplete set of assignments ;
; HRDATA[24]             ; Incomplete set of assignments ;
; HRDATA[25]             ; Incomplete set of assignments ;
; HRDATA[26]             ; Incomplete set of assignments ;
; HRDATA[27]             ; Incomplete set of assignments ;
; HRDATA[28]             ; Incomplete set of assignments ;
; HRDATA[29]             ; Incomplete set of assignments ;
; HRDATA[30]             ; Incomplete set of assignments ;
; HRDATA[31]             ; Incomplete set of assignments ;
; UART_TXD               ; Incomplete set of assignments ;
; PADDR[0]               ; Incomplete set of assignments ;
; PADDR[1]               ; Incomplete set of assignments ;
; PADDR[2]               ; Incomplete set of assignments ;
; PADDR[3]               ; Incomplete set of assignments ;
; PADDR[4]               ; Incomplete set of assignments ;
; PADDR[5]               ; Incomplete set of assignments ;
; PADDR[6]               ; Incomplete set of assignments ;
; PADDR[7]               ; Incomplete set of assignments ;
; PADDR[8]               ; Incomplete set of assignments ;
; PADDR[9]               ; Incomplete set of assignments ;
; PADDR[10]              ; Incomplete set of assignments ;
; PADDR[11]              ; Incomplete set of assignments ;
; PADDR[12]              ; Incomplete set of assignments ;
; PADDR[13]              ; Incomplete set of assignments ;
; PADDR[14]              ; Incomplete set of assignments ;
; PADDR[15]              ; Incomplete set of assignments ;
; PADDR[16]              ; Incomplete set of assignments ;
; PADDR[17]              ; Incomplete set of assignments ;
; PADDR[18]              ; Incomplete set of assignments ;
; PADDR[19]              ; Incomplete set of assignments ;
; PADDR[20]              ; Incomplete set of assignments ;
; PADDR[21]              ; Incomplete set of assignments ;
; PADDR[22]              ; Incomplete set of assignments ;
; PADDR[23]              ; Incomplete set of assignments ;
; PADDR[24]              ; Incomplete set of assignments ;
; PADDR[25]              ; Incomplete set of assignments ;
; PADDR[26]              ; Incomplete set of assignments ;
; PADDR[27]              ; Incomplete set of assignments ;
; PADDR[28]              ; Incomplete set of assignments ;
; PADDR[29]              ; Incomplete set of assignments ;
; PADDR[30]              ; Incomplete set of assignments ;
; PADDR[31]              ; Incomplete set of assignments ;
; parity_bit_mode        ; Incomplete set of assignments ;
; HCLK                   ; Incomplete set of assignments ;
; HRESETn                ; Incomplete set of assignments ;
; number_data_trans[0]   ; Incomplete set of assignments ;
; number_data_trans[1]   ; Incomplete set of assignments ;
; number_data_trans[2]   ; Incomplete set of assignments ;
; number_data_trans[3]   ; Incomplete set of assignments ;
; stop_bit_twice         ; Incomplete set of assignments ;
; HBURST[0]              ; Incomplete set of assignments ;
; HBURST[2]              ; Incomplete set of assignments ;
; HBURST[1]              ; Incomplete set of assignments ;
; desired_baud_rate[0]   ; Incomplete set of assignments ;
; desired_baud_rate[1]   ; Incomplete set of assignments ;
; desired_baud_rate[2]   ; Incomplete set of assignments ;
; desired_baud_rate[5]   ; Incomplete set of assignments ;
; desired_baud_rate[13]  ; Incomplete set of assignments ;
; desired_baud_rate[6]   ; Incomplete set of assignments ;
; desired_baud_rate[8]   ; Incomplete set of assignments ;
; desired_baud_rate[7]   ; Incomplete set of assignments ;
; desired_baud_rate[17]  ; Incomplete set of assignments ;
; desired_baud_rate[10]  ; Incomplete set of assignments ;
; desired_baud_rate[15]  ; Incomplete set of assignments ;
; desired_baud_rate[9]   ; Incomplete set of assignments ;
; desired_baud_rate[3]   ; Incomplete set of assignments ;
; desired_baud_rate[4]   ; Incomplete set of assignments ;
; desired_baud_rate[18]  ; Incomplete set of assignments ;
; desired_baud_rate[14]  ; Incomplete set of assignments ;
; desired_baud_rate[16]  ; Incomplete set of assignments ;
; desired_baud_rate[11]  ; Incomplete set of assignments ;
; desired_baud_rate[12]  ; Incomplete set of assignments ;
; desired_baud_rate[19]  ; Incomplete set of assignments ;
; ctrl_i[0]              ; Incomplete set of assignments ;
; HWRITE                 ; Incomplete set of assignments ;
; HTRANS[1]              ; Incomplete set of assignments ;
; HSELABPif              ; Incomplete set of assignments ;
; HREADYin               ; Incomplete set of assignments ;
; ctrl_i[1]              ; Incomplete set of assignments ;
; ctrl_i[4]              ; Incomplete set of assignments ;
; ctrl_i[5]              ; Incomplete set of assignments ;
; ctrl_i[6]              ; Incomplete set of assignments ;
; UARTCLK                ; Incomplete set of assignments ;
; uart_mode_clk_sel      ; Incomplete set of assignments ;
; fifo_en[1]             ; Incomplete set of assignments ;
; fifo_en[0]             ; Incomplete set of assignments ;
; number_data_receive[0] ; Incomplete set of assignments ;
; number_data_receive[1] ; Incomplete set of assignments ;
; number_data_receive[2] ; Incomplete set of assignments ;
; number_data_receive[3] ; Incomplete set of assignments ;
; state_isr[0]           ; Incomplete set of assignments ;
; state_isr[1]           ; Incomplete set of assignments ;
; HWDATA[2]              ; Incomplete set of assignments ;
; HWDATA[3]              ; Incomplete set of assignments ;
; HWDATA[1]              ; Incomplete set of assignments ;
; HWDATA[0]              ; Incomplete set of assignments ;
; HWDATA[6]              ; Incomplete set of assignments ;
; HWDATA[5]              ; Incomplete set of assignments ;
; HWDATA[7]              ; Incomplete set of assignments ;
; HWDATA[4]              ; Incomplete set of assignments ;
; UART_RXD               ; Incomplete set of assignments ;
+------------------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 2462 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 2462 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 2452    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/output_files/Thesis_Project.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 1,474 / 29,440 ( 5 % ) ;
;     -- Combinational with no register       ; 553                    ;
;     -- Register only                        ; 263                    ;
;     -- Combinational with a register        ; 658                    ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 676                    ;
;     -- 3 input functions                    ; 411                    ;
;     -- <=2 input functions                  ; 124                    ;
;     -- Register only                        ; 263                    ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 1142                   ;
;     -- arithmetic mode                      ; 69                     ;
;                                             ;                        ;
; Total registers*                            ; 921 / 30,876 ( 3 % )   ;
;     -- Dedicated logic registers            ; 921 / 29,440 ( 3 % )   ;
;     -- I/O registers                        ; 0 / 1,436 ( 0 % )      ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 116 / 1,840 ( 6 % )    ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 156 / 307 ( 51 % )     ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )         ;
;     -- Dedicated input pins                 ; 0 / 17 ( 0 % )         ;
;                                             ;                        ;
; Global signals                              ; 9                      ;
; M9Ks                                        ; 0 / 120 ( 0 % )        ;
; Total block memory bits                     ; 0 / 1,105,920 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 1,105,920 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 160 ( 0 % )        ;
; PLLs                                        ; 0 / 6 ( 0 % )          ;
; Global clocks                               ; 9 / 30 ( 30 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )          ;
; GXB Receiver channel PCSs                   ; 0 / 4 ( 0 % )          ;
; GXB Receiver channel PMAs                   ; 0 / 4 ( 0 % )          ;
; GXB Transmitter channel PCSs                ; 0 / 4 ( 0 % )          ;
; GXB Transmitter channel PMAs                ; 0 / 4 ( 0 % )          ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%           ;
; Peak interconnect usage (total/H/V)         ; 22% / 20% / 26%        ;
; Maximum fan-out                             ; 887                    ;
; Highest non-global fan-out                  ; 289                    ;
; Total fan-out                               ; 8293                   ;
; Average fan-out                             ; 3.06                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1474 / 29440 ( 5 % ) ; 0 / 29440 ( 0 % )              ;
;     -- Combinational with no register       ; 553                  ; 0                              ;
;     -- Register only                        ; 263                  ; 0                              ;
;     -- Combinational with a register        ; 658                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 676                  ; 0                              ;
;     -- 3 input functions                    ; 411                  ; 0                              ;
;     -- <=2 input functions                  ; 124                  ; 0                              ;
;     -- Register only                        ; 263                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 1142                 ; 0                              ;
;     -- arithmetic mode                      ; 69                   ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 921                  ; 0                              ;
;     -- Dedicated logic registers            ; 921 / 29440 ( 3 % )  ; 0 / 29440 ( 0 % )              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 116 / 1840 ( 6 % )   ; 0 / 1840 ( 0 % )               ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 156                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 160 ( 0 % )      ; 0 / 160 ( 0 % )                ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
; Clock control block                         ; 9 / 38 ( 23 % )      ; 0 / 38 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 8288                 ; 5                              ;
;     -- Registered Connections               ; 2802                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 88                   ; 0                              ;
;     -- Output Ports                         ; 68                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name                   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; HBURST[0]              ; J19   ; 6        ; 81           ; 42           ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HBURST[1]              ; Y18   ; 4        ; 56           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HBURST[2]              ; T22   ; 5        ; 81           ; 10           ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HCLK                   ; N11   ; 3A       ; 38           ; 0            ; 14           ; 572                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HREADYin               ; E22   ; 6        ; 81           ; 52           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HRESETn                ; M11   ; 3A       ; 38           ; 0            ; 21           ; 890                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HSELABPif              ; E21   ; 6        ; 81           ; 52           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HSIZES[0]              ; L21   ; 6        ; 81           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HSIZES[1]              ; W18   ; 4        ; 68           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HTRANS[0]              ; L22   ; 6        ; 81           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HTRANS[1]              ; AB17  ; 4        ; 54           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[0]              ; AB14  ; 4        ; 44           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[10]             ; AB11  ; 3        ; 33           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[11]             ; D9    ; 8        ; 15           ; 67           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[12]             ; D11   ; 8        ; 24           ; 67           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[13]             ; AA6   ; 3        ; 19           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[14]             ; W13   ; 4        ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[15]             ; W19   ; 4        ; 70           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[16]             ; T19   ; 5        ; 81           ; 7            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[17]             ; R20   ; 5        ; 81           ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[18]             ; C13   ; 7        ; 54           ; 67           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[19]             ; P10   ; 3        ; 10           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[1]              ; F20   ; 6        ; 81           ; 50           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[20]             ; C1    ; 8        ; 24           ; 67           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[21]             ; Y6    ; 3        ; 17           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[22]             ; A5    ; 8        ; 31           ; 67           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[23]             ; G17   ; 6        ; 81           ; 65           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[24]             ; C16   ; 7        ; 61           ; 67           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[25]             ; AB5   ; 3        ; 19           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[26]             ; D4    ; 8        ; 17           ; 67           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[27]             ; AA13  ; 4        ; 42           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[28]             ; V7    ; 3        ; 6            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[29]             ; C17   ; 7        ; 70           ; 67           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[2]              ; C11   ; 7        ; 47           ; 67           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[30]             ; T15   ; 4        ; 58           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[31]             ; C19   ; 6        ; 81           ; 61           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[3]              ; P20   ; 5        ; 81           ; 11           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[4]              ; J13   ; 7        ; 44           ; 67           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[5]              ; F12   ; 7        ; 44           ; 67           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[6]              ; H13   ; 7        ; 44           ; 67           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[7]              ; D22   ; 6        ; 81           ; 53           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[8]              ; V6    ; 3        ; 6            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWDATA[9]              ; W11   ; 3        ; 29           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; HWRITE                 ; B20   ; 6        ; 81           ; 59           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; UARTCLK                ; W15   ; 4        ; 49           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; UART_RXD               ; A8    ; 8        ; 33           ; 67           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; ctrl_i[0]              ; A12   ; 7        ; 42           ; 67           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; ctrl_i[1]              ; L15   ; 5        ; 81           ; 14           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; ctrl_i[2]              ; F18   ; 6        ; 81           ; 65           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; ctrl_i[3]              ; B16   ; 7        ; 63           ; 67           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; ctrl_i[4]              ; Y15   ; 4        ; 49           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; ctrl_i[5]              ; K20   ; 6        ; 81           ; 46           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; ctrl_i[6]              ; J12   ; 7        ; 49           ; 67           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[0]   ; D14   ; 7        ; 56           ; 67           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[10]  ; D15   ; 7        ; 58           ; 67           ; 14           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[11]  ; C15   ; 7        ; 58           ; 67           ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[12]  ; J21   ; 6        ; 81           ; 44           ; 7            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[13]  ; C22   ; 6        ; 81           ; 56           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[14]  ; E20   ; 6        ; 81           ; 49           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[15]  ; M19   ; 5        ; 81           ; 26           ; 7            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[16]  ; L13   ; 5        ; 81           ; 19           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[17]  ; A15   ; 7        ; 58           ; 67           ; 21           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[18]  ; N19   ; 5        ; 81           ; 21           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[19]  ; G21   ; 6        ; 81           ; 49           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[1]   ; B15   ; 7        ; 56           ; 67           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[2]   ; A13   ; 7        ; 56           ; 67           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[3]   ; L16   ; 5        ; 81           ; 25           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[4]   ; B22   ; 6        ; 81           ; 55           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[5]   ; C14   ; 7        ; 56           ; 67           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[6]   ; A17   ; 7        ; 58           ; 67           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[7]   ; J20   ; 6        ; 81           ; 42           ; 7            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[8]   ; N13   ; 5        ; 81           ; 14           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; desired_baud_rate[9]   ; H22   ; 6        ; 81           ; 43           ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; fifo_en[0]             ; G12   ; 7        ; 42           ; 67           ; 21           ; 14                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; fifo_en[1]             ; A11   ; 7        ; 44           ; 67           ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; number_data_receive[0] ; Y14   ; 4        ; 47           ; 0            ; 7            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; number_data_receive[1] ; B10   ; 7        ; 42           ; 67           ; 14           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; number_data_receive[2] ; H12   ; 7        ; 40           ; 67           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; number_data_receive[3] ; R14   ; 4        ; 47           ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; number_data_trans[0]   ; K12   ; 7        ; 49           ; 67           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; number_data_trans[1]   ; T14   ; 4        ; 49           ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; number_data_trans[2]   ; A22   ; 6        ; 81           ; 56           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; number_data_trans[3]   ; U14   ; 4        ; 49           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; parity_bit_mode        ; L19   ; 6        ; 81           ; 39           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; state_isr[0]           ; A6    ; 8        ; 33           ; 67           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; state_isr[1]           ; W14   ; 4        ; 44           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; stop_bit_twice         ; C10   ; 7        ; 47           ; 67           ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; uart_mode_clk_sel      ; M18   ; 5        ; 81           ; 26           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; HRDATA[0]  ; D20   ; 6        ; 81           ; 58           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[10] ; L14   ; 5        ; 81           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[11] ; W22   ; 5        ; 81           ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[12] ; P22   ; 5        ; 81           ; 16           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[13] ; F6    ; 8        ; 10           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[14] ; D8    ; 8        ; 24           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[15] ; U18   ; 5        ; 81           ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[16] ; W10   ; 3        ; 22           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[17] ; V21   ; 5        ; 81           ; 6            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[18] ; G11   ; 8        ; 6            ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[19] ; D6    ; 8        ; 15           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[1]  ; F22   ; 6        ; 81           ; 50           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[20] ; G8    ; 8        ; 10           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[21] ; W7    ; 3        ; 17           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[22] ; N15   ; 5        ; 81           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[23] ; Y9    ; 3        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[24] ; D10   ; 8        ; 15           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[25] ; Y20   ; 4        ; 70           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[26] ; T16   ; 4        ; 63           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[27] ; B6    ; 8        ; 29           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[28] ; U22   ; 5        ; 81           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[29] ; C18   ; 7        ; 70           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[2]  ; M14   ; 5        ; 81           ; 14           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[30] ; A20   ; 6        ; 81           ; 61           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[31] ; A19   ; 7        ; 65           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[3]  ; M20   ; 5        ; 81           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[4]  ; Y16   ; 4        ; 54           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[5]  ; N20   ; 5        ; 81           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[6]  ; G20   ; 6        ; 81           ; 49           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[7]  ; N17   ; 5        ; 81           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[8]  ; AB18  ; 4        ; 56           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[9]  ; W16   ; 4        ; 52           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HREADYout  ; J15   ; 6        ; 81           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRESP[0]   ; C12   ; 7        ; 54           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRESP[1]   ; W6    ; 3        ; 17           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[0]   ; M15   ; 5        ; 81           ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[10]  ; H14   ; 7        ; 49           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[11]  ; AB15  ; 4        ; 44           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[12]  ; T21   ; 5        ; 81           ; 11           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[13]  ; G14   ; 7        ; 52           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[14]  ; U15   ; 4        ; 52           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[15]  ; D13   ; 7        ; 54           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[16]  ; A21   ; 6        ; 81           ; 58           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[17]  ; M16   ; 5        ; 81           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[18]  ; G22   ; 6        ; 81           ; 52           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[19]  ; J22   ; 6        ; 81           ; 44           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[1]   ; N14   ; 5        ; 81           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[20]  ; R21   ; 5        ; 81           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[21]  ; D21   ; 6        ; 81           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[22]  ; M17   ; 5        ; 81           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[23]  ; N22   ; 5        ; 81           ; 21           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[24]  ; AB16  ; 4        ; 54           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[25]  ; AA16  ; 4        ; 54           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[26]  ; K22   ; 6        ; 81           ; 46           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[27]  ; N21   ; 5        ; 81           ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[28]  ; H21   ; 6        ; 81           ; 47           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[29]  ; L20   ; 6        ; 81           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[2]   ; M13   ; 5        ; 81           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[30]  ; K19   ; 6        ; 81           ; 46           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[31]  ; H20   ; 6        ; 81           ; 47           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[3]   ; AA15  ; 4        ; 52           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[4]   ; G15   ; 7        ; 52           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[5]   ; B12   ; 7        ; 52           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[6]   ; A14   ; 7        ; 54           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[7]   ; B13   ; 7        ; 52           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[8]   ; J14   ; 7        ; 49           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PADDR[9]   ; R22   ; 5        ; 81           ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; UART_TXD   ; A10   ; 7        ; 42           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                           ;
+----------+-------------------+--------------------------+---------------------+---------------------------+
; Location ; Pin Name          ; Reserved As              ; User Signal Name    ; Pin Type                  ;
+----------+-------------------+--------------------------+---------------------+---------------------------+
; P4       ; MSEL3             ; -                        ; -                   ; Dedicated Programming Pin ;
; R5       ; MSEL2             ; -                        ; -                   ; Dedicated Programming Pin ;
; P5       ; MSEL1             ; -                        ; -                   ; Dedicated Programming Pin ;
; T6       ; MSEL0             ; -                        ; -                   ; Dedicated Programming Pin ;
; U5       ; CONF_DONE         ; -                        ; -                   ; Dedicated Programming Pin ;
; R8       ; nSTATUS           ; -                        ; -                   ; Dedicated Programming Pin ;
; AB3      ; DIFFIO_B3n, NCEO  ; Use as programming pin   ; ~ALTERA_NCEO~       ; Dual Purpose Pin          ;
; F6       ; DIFFIO_T2n, DATA4 ; Use as regular IO        ; HRDATA[13]          ; Dual Purpose Pin          ;
; G8       ; DIFFIO_T1n, DATA2 ; Use as regular IO        ; HRDATA[20]          ; Dual Purpose Pin          ;
; G11      ; CLKUSR            ; Use as regular IO        ; HRDATA[18]          ; Dual Purpose Pin          ;
; K4       ; DATA0             ; As input tri-stated      ; ~ALTERA_DATA0~      ; Dual Purpose Pin          ;
; D1       ; DATA1, ASDO       ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~ ; Dual Purpose Pin          ;
; J4       ; NCSO              ; As input tri-stated      ; ~ALTERA_NCSO~       ; Dual Purpose Pin          ;
; D3       ; DCLK              ; As output driving ground ; ~ALTERA_DCLK~       ; Dual Purpose Pin          ;
; H4       ; nCONFIG           ; -                        ; -                   ; Dedicated Programming Pin ;
; D2       ; nCE               ; -                        ; -                   ; Dedicated Programming Pin ;
+----------+-------------------+--------------------------+---------------------+---------------------------+


+-------------------------------------------------------------------------------+
; I/O Bank Usage                                                                ;
+----------+------------------+---------------+--------------+------------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+------------------+---------------+--------------+------------------+
; QL1      ; 0 / 0 ( -- )     ; --            ; --           ; --               ;
; QL0      ; 0 / 16 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 13 / 46 ( 28 % ) ; 2.5V          ; --           ; --               ;
; 3B       ; 0 / 4 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 3A       ; 2 / 2 ( 100 % )  ; --            ; --           ; 2.5V             ;
; 4        ; 25 / 45 ( 56 % ) ; 2.5V          ; --           ; --               ;
; 5        ; 32 / 49 ( 65 % ) ; 2.5V          ; --           ; --               ;
; 6        ; 35 / 49 ( 71 % ) ; 2.5V          ; --           ; --               ;
; 7        ; 36 / 46 ( 78 % ) ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 8        ; 14 / 44 ( 32 % ) ; 2.5V          ; --           ; --               ;
; 8B       ; 0 / 0 ( -- )     ; --            ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % )  ; 2.5V          ; --           ; --               ;
+----------+------------------+---------------+--------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                    ;
+----------+------------+----------+-------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                        ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ; 306        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A2       ; 300        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 301        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 297        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 298        ; 8        ; HWDATA[22]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 295        ; 8        ; state_isr[0]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 296        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 293        ; 8        ; UART_RXD                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 289        ; 7        ; GND+                                                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 285        ; 7        ; UART_TXD                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 283        ; 7        ; fifo_en[1]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 284        ; 7        ; ctrl_i[0]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 265        ; 7        ; desired_baud_rate[2]                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 266        ; 7        ; PADDR[6]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 261        ; 7        ; desired_baud_rate[17]                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 257        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 258        ; 7        ; desired_baud_rate[6]                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 250        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 251        ; 7        ; HRDATA[31]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A20      ; 230        ; 6        ; HRDATA[30]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; A21      ; 223        ; 6        ; PADDR[16]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; A22      ; 222        ; 6        ; number_data_trans[2]                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA1      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ;            ;          ; NC                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AA4      ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA6      ; 68         ; 3        ; HWDATA[13]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA7      ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA9      ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA12     ; 90         ; 4        ; GND+                                                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 96         ; 4        ; HWDATA[27]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA15     ; 110        ; 4        ; PADDR[3]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 113        ; 4        ; PADDR[25]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA18     ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA19     ; 122        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 125        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 127        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 131        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB1      ;            ;          ; RREF                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB3      ; 54         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB4      ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 67         ; 3        ; HWDATA[25]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB6      ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 78         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 86         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 87         ; 3        ; HWDATA[10]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB12     ; 91         ; 4        ; GND+                                                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 99         ; 4        ; HWDATA[0]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB15     ; 100        ; 4        ; PADDR[11]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ; 111        ; 4        ; PADDR[24]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ; 114        ; 4        ; HTRANS[1]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB18     ; 115        ; 4        ; HRDATA[8]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB19     ; 123        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 126        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 128        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 132        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B1       ; 307        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 302        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 303        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 304        ; 8        ; HRDATA[27]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 294        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B9       ; 290        ; 7        ; GND+                                                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 286        ; 7        ; number_data_receive[1]                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B12      ; 270        ; 7        ; PADDR[5]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 271        ; 7        ; PADDR[7]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 262        ; 7        ; desired_baud_rate[1]                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 255        ; 7        ; ctrl_i[3]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B18      ; 249        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 231        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B20      ; 227        ; 6        ; HWRITE                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B21      ; 226        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 220        ; 6        ; desired_baud_rate[4]                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 311        ; 8        ; HWDATA[20]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C2       ; 312        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 315        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 316        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 319        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 305        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 313        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 308        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 324        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 278        ; 7        ; stop_bit_twice                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 279        ; 7        ; HWDATA[2]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 268        ; 7        ; HRESP[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 269        ; 7        ; HWDATA[18]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 263        ; 7        ; desired_baud_rate[5]                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 259        ; 7        ; desired_baud_rate[11]                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 256        ; 7        ; HWDATA[24]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 247        ; 7        ; HWDATA[29]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C18      ; 248        ; 7        ; HRDATA[29]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C19      ; 229        ; 6        ; HWDATA[31]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C20      ; 228        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C22      ; 221        ; 6        ; desired_baud_rate[13]                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 346        ; 9        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; D2       ; 350        ; 9        ; ^nCE                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ; 348        ; 9        ; ~ALTERA_DCLK~                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; D4       ; 320        ; 8        ; HWDATA[26]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D5       ; 321        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 326        ; 8        ; HRDATA[19]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 314        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 309        ; 8        ; HRDATA[14]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 325        ; 8        ; HWDATA[11]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ; 323        ; 8        ; HRDATA[24]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 310        ; 8        ; HWDATA[12]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 299        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D13      ; 267        ; 7        ; PADDR[15]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 264        ; 7        ; desired_baud_rate[0]                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 260        ; 7        ; desired_baud_rate[10]                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ; 254        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D17      ; 252        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D19      ; 225        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ; 224        ; 6        ; HRDATA[0]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D21      ; 216        ; 6        ; PADDR[21]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D22      ; 215        ; 6        ; HWDATA[7]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ; 354        ; 9        ; #TDO                                                  ; output ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ; 352        ; 9        ; #TCK                                                  ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 322        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 327        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 317        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E11      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E12      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E13      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E16      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 253        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E18      ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E19      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 209        ; 6        ; desired_baud_rate[14]                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E21      ; 214        ; 6        ; HSELABPif                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E22      ; 213        ; 6        ; HREADYin                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 17         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 16         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ; 351        ; 9        ; #TDI                                                  ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ; 330        ; 8        ; HRDATA[13]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F7       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 318        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F12      ; 280        ; 7        ; HWDATA[5]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F13      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F16      ; 245        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 246        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 244        ; 6        ; ctrl_i[2]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F19      ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F20      ; 210        ; 6        ; HWDATA[1]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F22      ; 211        ; 6        ; HRDATA[1]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G4       ;            ; 9        ; VCCIO9                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G5       ; 353        ; 9        ; #TMS                                                  ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ; 331        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G7       ; 328        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 332        ; 8        ; HRDATA[20]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ; 334        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 340        ; 8        ; HRDATA[18]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 287        ; 7        ; fifo_en[0]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G14      ; 272        ; 7        ; PADDR[13]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G15      ; 273        ; 7        ; PADDR[4]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G16      ; 242        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G17      ; 241        ; 6        ; HWDATA[23]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G18      ; 236        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G19      ; 243        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 208        ; 6        ; HRDATA[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G21      ; 207        ; 6        ; desired_baud_rate[19]                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G22      ; 212        ; 6        ; PADDR[18]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 19         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ; 18         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCH_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H4       ; 349        ; 9        ; ^nCONFIG                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ; 329        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ; 335        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ;            ; 8A       ; VCC_CLKIN8A                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H12      ; 288        ; 7        ; number_data_receive[2]                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ; 281        ; 7        ; HWDATA[6]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H14      ; 274        ; 7        ; PADDR[10]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H15      ; 240        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H16      ; 239        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 219        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H19      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H20      ; 206        ; 6        ; PADDR[31]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H21      ; 205        ; 6        ; PADDR[28]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H22      ; 199        ; 6        ; desired_baud_rate[9]                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ; 347        ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; J5       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 291        ; 8A       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ; 276        ; 7        ; ctrl_i[6]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J13      ; 282        ; 7        ; HWDATA[4]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J14      ; 275        ; 7        ; PADDR[8]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J15      ; 196        ; 6        ; HREADYout                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 233        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J17      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J18      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J19      ; 198        ; 6        ; HBURST[0]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J20      ; 197        ; 6        ; desired_baud_rate[7]                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J21      ; 200        ; 6        ; desired_baud_rate[12]                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J22      ; 201        ; 6        ; PADDR[19]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 21         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 20         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K4       ; 345        ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; K5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K10      ; 292        ; 8A       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ; 277        ; 7        ; number_data_trans[0]                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K13      ; 238        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K14      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K17      ; 232        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K19      ; 204        ; 6        ; PADDR[30]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 203        ; 6        ; ctrl_i[5]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K22      ; 202        ; 6        ; PADDR[26]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ; 175        ; 5        ; desired_baud_rate[16]                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 170        ; 5        ; HRDATA[10]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 169        ; 5        ; ctrl_i[1]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 184        ; 5        ; desired_baud_rate[3]                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L17      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ; 193        ; 6        ; parity_bit_mode                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L20      ; 192        ; 6        ; PADDR[29]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L21      ; 191        ; 6        ; HSIZES[0]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L22      ; 190        ; 6        ; HTRANS[0]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 23         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 22         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M7       ; 38         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M8       ; 40         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ; 88         ; 3A       ; HRESETn                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M12      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ; 176        ; 5        ; PADDR[2]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M14      ; 167        ; 5        ; HRDATA[2]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M15      ; 165        ; 5        ; PADDR[0]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M16      ; 185        ; 5        ; PADDR[17]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M17      ; 173        ; 5        ; PADDR[22]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M18      ; 187        ; 5        ; uart_mode_clk_sel                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M19      ; 186        ; 5        ; desired_baud_rate[15]                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M20      ; 183        ; 5        ; HRDATA[3]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 189        ; 5        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 188        ; 5        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 39         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N8       ; 41         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 89         ; 3A       ; HCLK                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ;            ; 3A       ; VCC_CLKIN3A                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N13      ; 168        ; 5        ; desired_baud_rate[8]                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N14      ; 166        ; 5        ; PADDR[1]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 144        ; 5        ; HRDATA[22]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ; 174        ; 5        ; HRDATA[7]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N18      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N19      ; 178        ; 5        ; desired_baud_rate[18]                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N20      ; 177        ; 5        ; HRDATA[5]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 180        ; 5        ; PADDR[27]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 179        ; 5        ; PADDR[23]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 25         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ; 24         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCCH_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P4       ; 32         ; 3        ; ^MSEL3                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 34         ; 3        ; ^MSEL1                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P7       ;            ; 3B       ; VCC_CLKIN3B                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P10      ; 55         ; 3        ; HWDATA[19]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ; 149        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P14      ; 148        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 145        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P20      ; 164        ; 5        ; HWDATA[3]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ; 171        ; 5        ; HRDATA[12]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ;            ; --       ; VCCA_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R5       ; 33         ; 3        ; ^MSEL2                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R7       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R8       ; 37         ; 3        ; ^nSTATUS                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ; 51         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 103        ; 4        ; number_data_receive[3]                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R17      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R19      ; 155        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 159        ; 5        ; HWDATA[17]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R21      ; 158        ; 5        ; PADDR[20]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R22      ; 172        ; 5        ; PADDR[9]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 27         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ; 26         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T4       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T5       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T6       ; 35         ; 3        ; ^MSEL0                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 42         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 43         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T11      ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T13      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 104        ; 4        ; number_data_trans[1]                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 121        ; 4        ; HWDATA[30]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ; 124        ; 4        ; HRDATA[26]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T17      ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 153        ; 5        ; HWDATA[16]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T20      ; 154        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 161        ; 5        ; PADDR[12]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T22      ; 160        ; 5        ; HBURST[2]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U5       ; 36         ; 3        ; ^CONF_DONE                                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ; 44         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ; 83         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U13      ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U14      ; 107        ; 4        ; number_data_trans[3]                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U15      ; 108        ; 4        ; PADDR[14]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U16      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ; 141        ; 5        ; HRDATA[15]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U19      ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U20      ; 152        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U22      ; 156        ; 5        ; HRDATA[28]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V1       ; 29         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V2       ; 28         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V4       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ; 45         ; 3        ; HWDATA[8]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V7       ; 47         ; 3        ; HWDATA[28]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V9       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V10      ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V12      ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V13      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V16      ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V17      ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V20      ; 151        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 150        ; 5        ; HRDATA[17]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V22      ; 157        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W3       ;            ; --       ; VCCA_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W4       ; 49         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 62         ; 3        ; HRESP[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W7       ; 64         ; 3        ; HRDATA[21]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W8       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 72         ; 3        ; HRDATA[16]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W11      ; 79         ; 3        ; HWDATA[9]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W12      ; 84         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 94         ; 4        ; HWDATA[14]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W14      ; 101        ; 4        ; state_isr[1]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W15      ; 105        ; 4        ; UARTCLK                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W16      ; 109        ; 4        ; HRDATA[9]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W17      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 129        ; 4        ; HSIZES[1]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W19      ; 133        ; 4        ; HWDATA[15]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W20      ; 147        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 142        ; 5        ; HRDATA[11]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y1       ; 31         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y2       ; 30         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ;            ;          ; NC                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y4       ; 50         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 63         ; 3        ; HWDATA[21]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ; 75         ; 3        ; HRDATA[23]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y10      ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 80         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 102        ; 4        ; number_data_receive[0]                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y15      ; 106        ; 4        ; ctrl_i[4]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y16      ; 112        ; 4        ; HRDATA[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y17      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 118        ; 4        ; HBURST[1]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y19      ; 130        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 134        ; 4        ; HRDATA[25]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y22      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                               ; Library Name ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; |AHB_APB_UART                                             ; 1474 (1)    ; 921 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 156  ; 0            ; 553 (1)      ; 263 (0)           ; 658 (0)          ; |AHB_APB_UART                                                                                                     ; work         ;
;    |AHB_SLAVE:AHB_APB_BRIDGE|                             ; 132 (3)     ; 96 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 36 (2)       ; 29 (0)            ; 67 (1)           ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE                                                                            ; work         ;
;       |D_FF_1bit:D_FF_PENABLE|                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit:D_FF_PENABLE                                                     ; work         ;
;       |D_FF_1bit_with_Sel:D_FF_PSELX|                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX                                              ; work         ;
;       |D_FF_1bit_with_Sel:D_FF_PWRITE|                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE                                             ; work         ;
;       |D_FF_32bit_with_Sel:D_FF_PADDR|                    ; 31 (31)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 9 (9)            ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR                                             ; work         ;
;       |DataLengthDecoder:D_FF_PWDATA|                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA                                              ; work         ;
;       |FSM_AHB:State_machine|                             ; 17 (17)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 5 (5)             ; 6 (6)            ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine                                                      ; work         ;
;       |address_decode:Address_decode|                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 1 (1)            ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|address_decode:Address_decode                                              ; work         ;
;       |encoder_method:ENCODER_METHOD_ADDRESS|             ; 48 (48)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 31 (31)          ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS                                      ; work         ;
;       |register_enable_only:RDATA_BLOCK|                  ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 10 (10)          ; |AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK                                           ; work         ;
;    |APB_UART:APB_UART_BLOCK|                              ; 1349 (7)    ; 825 (4)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 516 (3)      ; 234 (2)           ; 599 (2)          ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK                                                                             ; work         ;
;       |BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|     ; 38 (38)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 24 (24)          ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK                               ; work         ;
;       |D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|       ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 9 (9)            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE                                 ; work         ;
;       |D_FF_8bit:DFF_TEMPORARY_STORING_READ|              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ                                        ; work         ;
;       |D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 2 (2)            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE                                       ; work         ;
;       |apb_interface:APB_INTERFACE_BLOCK|                 ; 119 (112)   ; 43 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 65 (63)      ; 14 (13)           ; 40 (36)          ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK                                           ; work         ;
;          |baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|      ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 4 (4)            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK ; work         ;
;       |custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|           ; 24 (24)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 8 (8)            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK                                     ; work         ;
;       |fifo_read_memory:FIFO_READ_MEMORY_BLOCK|           ; 504 (504)   ; 396 (396)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 108 (108)    ; 201 (201)         ; 195 (195)        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK                                     ; work         ;
;       |receive_FIFO:RECEIVE_FIFO_BLOCK|                   ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 14 (14)          ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK                                             ; work         ;
;       |rx_fsm:RX_FSM_BLOCK|                               ; 22 (22)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 10 (10)          ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK                                                         ; work         ;
;       |shift_register_rd:SHIFT_REGISTER_BLOCK|            ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 10 (10)          ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK                                      ; work         ;
;       |shift_register_wr:SHIFT_REGISTER_TX_BLOCK|         ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 3 (3)            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_wr:SHIFT_REGISTER_TX_BLOCK                                   ; work         ;
;       |transfer_validate:TRANSFER_VALID_BLOCK|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transfer_validate:TRANSFER_VALID_BLOCK                                      ; work         ;
;       |transmit_FIFO:TX_FIFO_BLOCK|                       ; 485 (485)   ; 274 (274)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 211 (211)    ; 0 (0)             ; 274 (274)        ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK                                                 ; work         ;
;       |tx_fsm:TX_FSM_BLOCK|                               ; 27 (27)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (13)      ; 1 (1)             ; 13 (13)          ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK                                                         ; work         ;
;       |uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK| ; 54 (54)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 31 (31)      ; 2 (2)             ; 21 (21)          ; |AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK                           ; work         ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+------------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                   ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------------------+----------+---------------+---------------+-----------------------+-----+------+
; HTRANS[0]              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSIZES[0]              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSIZES[1]              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[8]              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[9]              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[10]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[11]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[12]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[13]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[14]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[15]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[16]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[17]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[18]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[19]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[20]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[21]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[22]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[23]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[24]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[25]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[26]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[27]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[28]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[29]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[30]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HWDATA[31]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ctrl_i[2]              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ctrl_i[3]              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HREADYout              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRESP[0]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRESP[1]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[0]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[1]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[2]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[3]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[4]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[5]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[6]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[7]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[8]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[9]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[10]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[11]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[12]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[13]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[14]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[15]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[16]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[17]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[18]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[19]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[20]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[21]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[22]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[23]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[24]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[25]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[26]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[27]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[28]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[29]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[30]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[31]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; UART_TXD               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[0]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[1]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[2]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[3]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[4]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[5]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[6]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[7]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[8]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[9]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[10]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[11]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[12]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[13]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[14]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[15]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[16]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[17]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[18]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[19]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[20]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[21]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[22]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[23]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[24]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[25]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[26]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[27]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[28]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[29]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[30]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PADDR[31]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; parity_bit_mode        ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; HCLK                   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; HRESETn                ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; number_data_trans[0]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; number_data_trans[1]   ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; number_data_trans[2]   ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; number_data_trans[3]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; stop_bit_twice         ; Input    ; (5) 1128 ps   ; (0) 0 ps      ; --                    ; --  ; --   ;
; HBURST[0]              ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; HBURST[2]              ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; HBURST[1]              ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; desired_baud_rate[0]   ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; desired_baud_rate[1]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; desired_baud_rate[2]   ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; desired_baud_rate[5]   ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; desired_baud_rate[13]  ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; desired_baud_rate[6]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; desired_baud_rate[8]   ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; desired_baud_rate[7]   ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; desired_baud_rate[17]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; desired_baud_rate[10]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; desired_baud_rate[15]  ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; desired_baud_rate[9]   ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; desired_baud_rate[3]   ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; desired_baud_rate[4]   ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; desired_baud_rate[18]  ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; desired_baud_rate[14]  ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; desired_baud_rate[16]  ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; desired_baud_rate[11]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; desired_baud_rate[12]  ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; desired_baud_rate[19]  ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; ctrl_i[0]              ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; HWRITE                 ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; HTRANS[1]              ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; HSELABPif              ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; HREADYin               ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; ctrl_i[1]              ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; ctrl_i[4]              ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; ctrl_i[5]              ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; ctrl_i[6]              ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; UARTCLK                ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; uart_mode_clk_sel      ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; fifo_en[1]             ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; fifo_en[0]             ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; number_data_receive[0] ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; number_data_receive[1] ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; number_data_receive[2] ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; number_data_receive[3] ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; state_isr[0]           ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; state_isr[1]           ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; HWDATA[2]              ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; HWDATA[3]              ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; HWDATA[1]              ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; HWDATA[0]              ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; HWDATA[6]              ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; HWDATA[5]              ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; HWDATA[7]              ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; HWDATA[4]              ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; UART_RXD               ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
+------------------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                 ;
+--------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                              ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------+-------------------+---------+
; HTRANS[0]                                                                                        ;                   ;         ;
; HSIZES[0]                                                                                        ;                   ;         ;
; HSIZES[1]                                                                                        ;                   ;         ;
; HWDATA[8]                                                                                        ;                   ;         ;
; HWDATA[9]                                                                                        ;                   ;         ;
; HWDATA[10]                                                                                       ;                   ;         ;
; HWDATA[11]                                                                                       ;                   ;         ;
; HWDATA[12]                                                                                       ;                   ;         ;
; HWDATA[13]                                                                                       ;                   ;         ;
; HWDATA[14]                                                                                       ;                   ;         ;
; HWDATA[15]                                                                                       ;                   ;         ;
; HWDATA[16]                                                                                       ;                   ;         ;
; HWDATA[17]                                                                                       ;                   ;         ;
; HWDATA[18]                                                                                       ;                   ;         ;
; HWDATA[19]                                                                                       ;                   ;         ;
; HWDATA[20]                                                                                       ;                   ;         ;
; HWDATA[21]                                                                                       ;                   ;         ;
; HWDATA[22]                                                                                       ;                   ;         ;
; HWDATA[23]                                                                                       ;                   ;         ;
; HWDATA[24]                                                                                       ;                   ;         ;
; HWDATA[25]                                                                                       ;                   ;         ;
; HWDATA[26]                                                                                       ;                   ;         ;
; HWDATA[27]                                                                                       ;                   ;         ;
; HWDATA[28]                                                                                       ;                   ;         ;
; HWDATA[29]                                                                                       ;                   ;         ;
; HWDATA[30]                                                                                       ;                   ;         ;
; HWDATA[31]                                                                                       ;                   ;         ;
; ctrl_i[2]                                                                                        ;                   ;         ;
; ctrl_i[3]                                                                                        ;                   ;         ;
; parity_bit_mode                                                                                  ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|shift_register_wr:SHIFT_REGISTER_TX_BLOCK|Mux1~3                  ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|Selector2~2                                   ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|Selector3~0                                   ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|always1~0                  ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~30                              ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~37                              ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag~1     ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag~3     ; 0                 ; 6       ;
; HCLK                                                                                             ;                   ;         ;
; HRESETn                                                                                          ;                   ;         ;
; number_data_trans[0]                                                                             ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|WideOr0~0                                     ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|flag_trans_seventh_tx_state~0                 ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|Decoder0~0                                    ; 0                 ; 6       ;
; number_data_trans[1]                                                                             ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|WideOr0~0                                     ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|flag_trans_seventh_tx_state~0                 ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|Decoder0~0                                    ; 1                 ; 6       ;
; number_data_trans[2]                                                                             ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|WideOr0~0                                     ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|flag_trans_seventh_tx_state~0                 ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|Decoder0~0                                    ; 0                 ; 6       ;
; number_data_trans[3]                                                                             ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|WideOr0~0                                     ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|flag_trans_seventh_tx_state~0                 ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|Decoder0~0                                    ; 0                 ; 6       ;
; stop_bit_twice                                                                                   ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state~30                              ; 0                 ; 5       ;
;      - APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state~31                              ; 0                 ; 5       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY~0                        ; 1                 ; 0       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY~3                        ; 1                 ; 0       ;
;      - APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~29                              ; 0                 ; 5       ;
;      - APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~34                              ; 0                 ; 5       ;
;      - APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1~0                ; 1                 ; 0       ;
;      - APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag~1     ; 1                 ; 0       ;
;      - APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag~3     ; 1                 ; 0       ;
; HBURST[0]                                                                                        ;                   ;         ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]~90          ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]~92          ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]~93          ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]~95          ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|Mux31~1                    ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|Mux31~2                    ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|Mux31~3                    ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|Mux31~4                    ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|Mux31~5                    ; 0                 ; 6       ;
; HBURST[2]                                                                                        ;                   ;         ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]~91          ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]~92          ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]~94          ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]~95          ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]~96          ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]~97          ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|Mux31~0                    ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|Mux31~1                    ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|Mux31~4                    ; 0                 ; 6       ;
; HBURST[1]                                                                                        ;                   ;         ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]~91          ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]~94          ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|Mux31~2                    ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|Mux31~5                    ; 0                 ; 6       ;
; desired_baud_rate[0]                                                                             ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~0                        ; 1                 ; 6       ;
; desired_baud_rate[1]                                                                             ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~0                        ; 0                 ; 6       ;
; desired_baud_rate[2]                                                                             ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~0                        ; 1                 ; 6       ;
; desired_baud_rate[5]                                                                             ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~0                        ; 1                 ; 6       ;
; desired_baud_rate[13]                                                                            ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal5~0                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal2~0                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~4                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~8                        ; 1                 ; 6       ;
; desired_baud_rate[6]                                                                             ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal5~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal2~1                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~3                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|WideOr1~0                       ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|actual_cd~0                     ; 0                 ; 6       ;
; desired_baud_rate[8]                                                                             ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal5~0                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal4~0                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~3                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal3~0                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal2~3                        ; 1                 ; 6       ;
; desired_baud_rate[7]                                                                             ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal5~0                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal2~2                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~5                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal3~0                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal1~1                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal2~4                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal4~1                        ; 1                 ; 6       ;
; desired_baud_rate[17]                                                                            ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal9~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal2~1                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~2                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal7~1                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal8~1                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal5~3                        ; 0                 ; 6       ;
; desired_baud_rate[10]                                                                            ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal9~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal4~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~2                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal6~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal7~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal8~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal2~3                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal5~2                        ; 0                 ; 6       ;
; desired_baud_rate[15]                                                                            ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal9~0                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal2~2                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~2                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal6~0                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal5~1                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal2~4                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal4~1                        ; 1                 ; 6       ;
; desired_baud_rate[9]                                                                             ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal9~0                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal2~0                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~2                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal7~1                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal8~1                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal5~3                        ; 1                 ; 6       ;
; desired_baud_rate[3]                                                                             ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal9~1                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal1~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~6                        ; 0                 ; 6       ;
; desired_baud_rate[4]                                                                             ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal9~1                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal1~0                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~6                        ; 1                 ; 6       ;
; desired_baud_rate[18]                                                                            ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal9~1                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~1                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~5                        ; 0                 ; 6       ;
; desired_baud_rate[14]                                                                            ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal9~1                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal4~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~3                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal3~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal7~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal8~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal2~3                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal5~2                        ; 0                 ; 6       ;
; desired_baud_rate[16]                                                                            ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal9~3                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal2~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~4                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~8                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal10~0                       ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal7~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal8~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal5~2                        ; 0                 ; 6       ;
; desired_baud_rate[11]                                                                            ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal9~3                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal2~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~3                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal3~1                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal10~0                       ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal5~1                        ; 0                 ; 6       ;
; desired_baud_rate[12]                                                                            ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal9~3                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal4~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~5                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal3~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal1~1                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal10~0                       ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal7~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal8~0                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal2~3                        ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal5~2                        ; 0                 ; 6       ;
; desired_baud_rate[19]                                                                            ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal9~3                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~1                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~5                        ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal10~0                       ; 1                 ; 6       ;
; ctrl_i[0]                                                                                        ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Selector7~0                     ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]~feeder                  ; 1                 ; 6       ;
; HWRITE                                                                                           ;                   ;         ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector1~1                                ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector3~0                                ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg~feeder                           ; 0                 ; 6       ;
; HTRANS[1]                                                                                        ;                   ;         ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|Valid~0                                                          ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|next_state.ST_WENABLE~0                    ; 0                 ; 6       ;
; HSELABPif                                                                                        ;                   ;         ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|Valid~0                                                          ; 0                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|next_state.ST_WENABLE~0                    ; 0                 ; 6       ;
; HREADYin                                                                                         ;                   ;         ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|Valid~0                                                          ; 1                 ; 6       ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|next_state.ST_WENABLE~0                    ; 1                 ; 6       ;
; ctrl_i[1]                                                                                        ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Selector6~1                     ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                         ; 0                 ; 6       ;
; ctrl_i[4]                                                                                        ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Selector3~0                     ; 1                 ; 6       ;
; ctrl_i[5]                                                                                        ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Selector2~0                     ; 0                 ; 6       ;
; ctrl_i[6]                                                                                        ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Selector1~0                     ; 1                 ; 6       ;
; UARTCLK                                                                                          ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|baud_tick           ; 0                 ; 0       ;
; uart_mode_clk_sel                                                                                ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|baud_tick           ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel~0           ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~16 ; 0                 ; 6       ;
; fifo_en[1]                                                                                       ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|always0~0                             ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]~21                       ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]~10                   ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]~11                   ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]~4                    ; 0                 ; 6       ;
; fifo_en[0]                                                                                       ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]             ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[11]             ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[0]              ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]              ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]              ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7]              ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6]              ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]              ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[4]              ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[3]              ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[2]              ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]              ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]~22          ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~0                ; 1                 ; 6       ;
; number_data_receive[0]                                                                           ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|flag_received_seventh_tx_state~0              ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|WideOr0~0                                     ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~40                              ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg~0                 ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg~2                 ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|WideOr0~0                  ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag~2     ; 0                 ; 6       ;
; number_data_receive[1]                                                                           ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|flag_received_seventh_tx_state~0              ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|WideOr0~0                                     ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~40                              ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg~0                 ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg~2                 ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|WideOr0~0                  ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag~0     ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag~2     ; 0                 ; 6       ;
; number_data_receive[2]                                                                           ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|flag_received_seventh_tx_state~0              ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|WideOr0~0                                     ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~40                              ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg~0                 ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg~2                 ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|WideOr0~0                  ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag~0     ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag~2     ; 0                 ; 6       ;
; number_data_receive[3]                                                                           ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|flag_received_seventh_tx_state~0              ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|WideOr0~0                                     ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~40                              ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg~0                 ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg~2                 ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|WideOr0~0                  ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag~0     ; 1                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag~2     ; 1                 ; 6       ;
; state_isr[0]                                                                                     ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|state_i[2]~feeder                                                 ; 1                 ; 6       ;
; state_isr[1]                                                                                     ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|state_i[3]                                                        ; 0                 ; 6       ;
; HWDATA[2]                                                                                        ;                   ;         ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2]                      ; 0                 ; 6       ;
; HWDATA[3]                                                                                        ;                   ;         ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3]                      ; 0                 ; 6       ;
; HWDATA[1]                                                                                        ;                   ;         ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1]                      ; 1                 ; 6       ;
; HWDATA[0]                                                                                        ;                   ;         ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0]                      ; 1                 ; 6       ;
; HWDATA[6]                                                                                        ;                   ;         ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6]                      ; 0                 ; 6       ;
; HWDATA[5]                                                                                        ;                   ;         ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5]                      ; 0                 ; 6       ;
; HWDATA[7]                                                                                        ;                   ;         ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7]                      ; 1                 ; 6       ;
; HWDATA[4]                                                                                        ;                   ;         ;
;      - AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4]                      ; 0                 ; 6       ;
; UART_RXD                                                                                         ;                   ;         ;
;      - APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx~0       ; 0                 ; 6       ;
;      - APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling~0      ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                        ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                                                   ; FF_X49_Y37_N21     ; 38      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                                                    ; FF_X54_Y37_N31     ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; FF_X53_Y36_N9      ; 14      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; FF_X53_Y36_N9      ; 8       ; Latch enable              ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|WideOr0                                                      ; LCCOMB_X53_Y36_N4  ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98                            ; LCCOMB_X55_Y38_N20 ; 30      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|baud_tick                             ; LCCOMB_X48_Y34_N14 ; 10      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|baud_tick                             ; LCCOMB_X48_Y34_N14 ; 326     ; Clock                     ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~16                   ; LCCOMB_X59_Y34_N0  ; 13      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]~8                                       ; LCCOMB_X49_Y37_N12 ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; FF_X2_Y34_N5       ; 3       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; FF_X2_Y34_N5       ; 13      ; Clock                     ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0]~0                                           ; LCCOMB_X57_Y34_N0  ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]~1                                         ; LCCOMB_X50_Y37_N0  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|state[0]~0                                        ; LCCOMB_X48_Y38_N28 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[0]~0                                ; LCCOMB_X48_Y36_N12 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|Selector10~0                                ; LCCOMB_X48_Y37_N6  ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; FF_X1_Y34_N15      ; 6       ; Latch enable              ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~10                                 ; LCCOMB_X43_Y38_N14 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~11                                 ; LCCOMB_X41_Y41_N10 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~12                                 ; LCCOMB_X42_Y38_N30 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~14                                 ; LCCOMB_X43_Y40_N22 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~16                                 ; LCCOMB_X45_Y40_N24 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~17                                 ; LCCOMB_X45_Y40_N18 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~18                                 ; LCCOMB_X44_Y40_N30 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~2                                  ; LCCOMB_X43_Y38_N24 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~20                                 ; LCCOMB_X45_Y40_N2  ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~22                                 ; LCCOMB_X42_Y43_N20 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~23                                 ; LCCOMB_X43_Y43_N26 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~24                                 ; LCCOMB_X42_Y43_N18 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~25                                 ; LCCOMB_X41_Y43_N24 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~26                                 ; LCCOMB_X41_Y41_N16 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~27                                 ; LCCOMB_X45_Y40_N0  ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~28                                 ; LCCOMB_X44_Y40_N4  ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~29                                 ; LCCOMB_X43_Y38_N0  ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~30                                 ; LCCOMB_X44_Y38_N22 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~31                                 ; LCCOMB_X43_Y40_N20 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~32                                 ; LCCOMB_X42_Y43_N28 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~33                                 ; LCCOMB_X41_Y43_N22 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~34                                 ; LCCOMB_X41_Y41_N6  ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~35                                 ; LCCOMB_X45_Y40_N30 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~36                                 ; LCCOMB_X45_Y40_N28 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~37                                 ; LCCOMB_X42_Y39_N26 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~38                                 ; LCCOMB_X43_Y38_N18 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~39                                 ; LCCOMB_X43_Y40_N6  ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~4                                  ; LCCOMB_X41_Y43_N20 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~40                                 ; LCCOMB_X42_Y43_N2  ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~5                                  ; LCCOMB_X41_Y43_N14 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~6                                  ; LCCOMB_X43_Y38_N10 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~8                                  ; LCCOMB_X41_Y41_N28 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|always0~4                                   ; LCCOMB_X42_Y40_N6  ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]~22                            ; LCCOMB_X44_Y41_N20 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|data_is_ready~3                                     ; LCCOMB_X44_Y41_N24 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|ctrl_rx_buffer~1                                                ; LCCOMB_X48_Y37_N22 ; 13      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1~3                                   ; LCCOMB_X48_Y38_N6  ; 8       ; Latch enable              ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1~1                                  ; LCCOMB_X48_Y38_N14 ; 8       ; Latch enable              ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|always0~0                                               ; LCCOMB_X47_Y36_N30 ; 44      ; Clock enable, Sync. load  ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]~53                                            ; LCCOMB_X43_Y36_N8  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]~43                                           ; LCCOMB_X45_Y32_N14 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][7]~59                                           ; LCCOMB_X42_Y35_N14 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][7]~41                                           ; LCCOMB_X40_Y36_N26 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][7]~57                                           ; LCCOMB_X42_Y32_N28 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][7]~47                                           ; LCCOMB_X45_Y33_N14 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][7]~63                                           ; LCCOMB_X42_Y32_N22 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][7]~21                                           ; LCCOMB_X43_Y36_N28 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][7]~19                                           ; LCCOMB_X44_Y35_N8  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][7]~5                                            ; LCCOMB_X44_Y37_N26 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][7]~3                                            ; LCCOMB_X45_Y35_N6  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][7]~37                                            ; LCCOMB_X41_Y33_N26 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][7]~13                                           ; LCCOMB_X43_Y36_N12 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][7]~9                                            ; LCCOMB_X40_Y33_N28 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][7]~29                                           ; LCCOMB_X40_Y34_N26 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][7]~25                                           ; LCCOMB_X41_Y36_N12 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][7]~17                                           ; LCCOMB_X45_Y37_N26 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][7]~23                                           ; LCCOMB_X43_Y35_N16 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][7]~1                                            ; LCCOMB_X44_Y34_N2  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][7]~7                                            ; LCCOMB_X43_Y35_N6  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][7]~11                                           ; LCCOMB_X43_Y37_N26 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][7]~15                                           ; LCCOMB_X44_Y32_N2  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][7]~51                                            ; LCCOMB_X44_Y37_N4  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][7]~27                                           ; LCCOMB_X45_Y34_N10 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][7]~31                                           ; LCCOMB_X41_Y36_N30 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][7]~33                                            ; LCCOMB_X45_Y35_N28 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][7]~49                                            ; LCCOMB_X42_Y37_N24 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][7]~35                                            ; LCCOMB_X40_Y33_N30 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][7]~55                                            ; LCCOMB_X43_Y32_N26 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][7]~39                                            ; LCCOMB_X41_Y37_N22 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][7]~45                                            ; LCCOMB_X40_Y36_N8  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][7]~61                                            ; LCCOMB_X40_Y32_N12 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]~10                                     ; LCCOMB_X47_Y36_N26 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]~21                                         ; LCCOMB_X47_Y36_N8  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; FF_X42_Y40_N11     ; 5       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; FF_X42_Y40_N11     ; 12      ; Latch enable              ; yes    ; Global Clock         ; GCLK20           ; --                        ;
; HCLK                                                                                                        ; PIN_N11            ; 572     ; Clock                     ; yes    ; Global Clock         ; GCLK29           ; --                        ;
; HRESETn                                                                                                     ; PIN_M11            ; 887     ; Async. clear              ; yes    ; Global Clock         ; GCLK28           ; --                        ;
; fifo_en[0]                                                                                                  ; PIN_G12            ; 14      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                        ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; FF_X53_Y36_N9      ; 8       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|baud_tick                             ; LCCOMB_X48_Y34_N14 ; 326     ; 2                                    ; Global Clock         ; GCLK17           ; --                        ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; FF_X2_Y34_N5       ; 13      ; 7                                    ; Global Clock         ; GCLK8            ; --                        ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; FF_X1_Y34_N15      ; 6       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1~3                                   ; LCCOMB_X48_Y38_N6  ; 8       ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1~1                                  ; LCCOMB_X48_Y38_N14 ; 8       ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; FF_X42_Y40_N11     ; 12      ; 0                                    ; Global Clock         ; GCLK20           ; --                        ;
; HCLK                                                                                                        ; PIN_N11            ; 572     ; 14                                   ; Global Clock         ; GCLK29           ; --                        ;
; HRESETn                                                                                                     ; PIN_M11            ; 887     ; 0                                    ; Global Clock         ; GCLK28           ; --                        ;
+-------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                             ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------+---------+
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                                             ; 289     ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                                                 ; 93      ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                                                 ; 93      ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                                                 ; 93      ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                                                 ; 92      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                                             ; 63      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]                                             ; 62      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                                             ; 62      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                                             ; 62      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|always0~0                                                    ; 44      ;
; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                                                        ; 38      ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]                            ; 34      ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]                            ; 34      ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]                            ; 34      ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]                            ; 34      ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]                            ; 34      ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]                            ; 34      ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]                            ; 34      ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]                            ; 34      ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]                            ; 34      ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]                            ; 34      ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10]                           ; 34      ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11]                           ; 34      ;
; APB_UART:APB_UART_BLOCK|state_i[0]                                                                               ; 34      ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]                                                 ; 34      ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]                                                 ; 34      ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[4]                                       ; 33      ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[7]                                       ; 33      ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[5]                                       ; 33      ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[6]                                       ; 33      ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[0]                                       ; 33      ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[1]                                       ; 33      ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[3]                                       ; 33      ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[2]                                       ; 33      ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|WideOr0                                                           ; 33      ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                                                         ; 32      ;
; ~GND                                                                                                             ; 30      ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98                                 ; 30      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~15                                                  ; 18      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~14                                                  ; 18      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~13                                                  ; 18      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~12                                                  ; 18      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~11                                                  ; 18      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~10                                                  ; 18      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~9                                                   ; 18      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~8                                                   ; 18      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~7                                                   ; 18      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~6                                                   ; 18      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~5                                                   ; 18      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~4                                                   ; 18      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~3                                                   ; 18      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~2                                                   ; 18      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~1                                                   ; 18      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~0                                                   ; 18      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                                             ; 18      ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_IDLE                                             ; 17      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                                             ; 17      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]                                             ; 17      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                                             ; 17      ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]                           ; 15      ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_RENABLE                                          ; 15      ;
; fifo_en[0]~input                                                                                                 ; 14      ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[2]                           ; 14      ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected                     ; 14      ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                              ; 14      ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                                                 ; 14      ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx                                ; 13      ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[1]                           ; 13      ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~16                        ; 13      ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|ctrl_rx_buffer~1                                                     ; 13      ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                         ; 13      ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                                             ; 13      ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[3]                           ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~40                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~39                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~38                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~37                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~36                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~35                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~34                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~33                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~32                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~31                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~30                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~29                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~28                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~27                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~26                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~25                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~24                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~23                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~22                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~20                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~18                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~17                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~16                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~14                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~12                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~11                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~10                                      ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~8                                       ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~6                                       ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~5                                       ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~4                                       ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~2                                       ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]~22                                 ; 12      ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|always0~4                                        ; 11      ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0]~0                                                ; 11      ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|Selector10~0                                     ; 11      ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]~8                                            ; 11      ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]                                             ; 11      ;
; desired_baud_rate[12]~input                                                                                      ; 10      ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]                                                 ; 10      ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]                                                 ; 10      ;
; HBURST[2]~input                                                                                                  ; 9       ;
; HBURST[0]~input                                                                                                  ; 9       ;
; stop_bit_twice~input                                                                                             ; 9       ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|baud_tick                                  ; 9       ;
; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[3]                                                     ; 9       ;
; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[2]                                                     ; 9       ;
; number_data_receive[3]~input                                                                                     ; 8       ;
; number_data_receive[2]~input                                                                                     ; 8       ;
; number_data_receive[1]~input                                                                                     ; 8       ;
; desired_baud_rate[16]~input                                                                                      ; 8       ;
; desired_baud_rate[14]~input                                                                                      ; 8       ;
; desired_baud_rate[10]~input                                                                                      ; 8       ;
; parity_bit_mode~input                                                                                            ; 8       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~0                                       ; 8       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[0]~0                                     ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][7]~63                                                ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][7]~61                                                 ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][7]~59                                                ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][7]~57                                                ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][7]~55                                                 ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]~53                                                 ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][7]~51                                                 ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][7]~49                                                 ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][7]~47                                                ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][7]~45                                                 ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]~43                                                ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][7]~41                                                ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][7]~39                                                 ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][7]~37                                                 ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][7]~35                                                 ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][7]~33                                                 ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][7]~31                                                ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][7]~29                                                ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][7]~27                                                ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][7]~25                                                ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][7]~23                                                ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][7]~21                                                ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][7]~19                                                ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][7]~17                                                ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][7]~15                                                ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][7]~13                                                ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][7]~11                                                ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][7]~9                                                 ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][7]~7                                                 ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][7]~5                                                 ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][7]~3                                                 ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][7]~1                                                 ; 8       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]~21                                              ; 8       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|Selector9~0                                      ; 8       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[6]                                     ; 8       ;
; number_data_receive[0]~input                                                                                     ; 7       ;
; desired_baud_rate[15]~input                                                                                      ; 7       ;
; desired_baud_rate[7]~input                                                                                       ; 7       ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|WideOr6~0                                                            ; 7       ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1                                                 ; 7       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|always1~0                                              ; 7       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[4]                                     ; 7       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[2]                                     ; 7       ;
; desired_baud_rate[11]~input                                                                                      ; 6       ;
; desired_baud_rate[9]~input                                                                                       ; 6       ;
; desired_baud_rate[17]~input                                                                                      ; 6       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]~13                                           ; 6       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]~12                                           ; 6       ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                                                 ; 6       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_run_flag                                          ; 6       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Selector3~1                                            ; 6       ;
; AHB_SLAVE:AHB_APB_BRIDGE|Valid~0                                                                                 ; 6       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Decoder0~0                                             ; 6       ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0                                                 ; 6       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|WideOr8~0                                              ; 6       ;
; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[0]                                                     ; 6       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE                                                   ; 6       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[5]                                     ; 6       ;
; fifo_en[1]~input                                                                                                 ; 5       ;
; desired_baud_rate[8]~input                                                                                       ; 5       ;
; desired_baud_rate[6]~input                                                                                       ; 5       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag~6                            ; 5       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[0]   ; 5       ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START                                                  ; 5       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal5~3                                               ; 5       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal2~4                                               ; 5       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|WideOr3~0                                              ; 5       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~7                                               ; 5       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal1~0                                               ; 5       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                                                 ; 5       ;
; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[4]                                                     ; 5       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6                                                  ; 5       ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                                              ; 5       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[7]                                     ; 5       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[3]                                     ; 5       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_0                                                 ; 5       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.PARITY                                                 ; 5       ;
; desired_baud_rate[19]~input                                                                                      ; 4       ;
; desired_baud_rate[13]~input                                                                                      ; 4       ;
; HBURST[1]~input                                                                                                  ; 4       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~21                                      ; 4       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~19                                      ; 4       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~15                                      ; 4       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~13                                      ; 4       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~9                                       ; 4       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~7                                       ; 4       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~3                                       ; 4       ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|data_is_ready~3                                          ; 4       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~1                                       ; 4       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                              ; 4       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[1]   ; 4       ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|WideOr0~0                                                            ; 4       ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~39                                                     ; 4       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE                               ; 4       ;
; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]~10                                          ; 4       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|state[0]~0                                             ; 4       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|WideNor0~3                                             ; 4       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]~10                                           ; 4       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]~9                                            ; 4       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal1~1                                               ; 4       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal6~0                                               ; 4       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal2~1                                               ; 4       ;
; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10]                                        ; 4       ;
; APB_UART:APB_UART_BLOCK|transfer_validate:TRANSFER_VALID_BLOCK|transfer~0                                        ; 4       ;
; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                                                         ; 4       ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT                                            ; 4       ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLEP                                         ; 4       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_1                                                 ; 4       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START                                                  ; 4       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA2                                                  ; 4       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA4                                                  ; 4       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA5                                                  ; 4       ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]                                              ; 4       ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                                              ; 4       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[27]                                    ; 4       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[26]                                    ; 4       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[30]                                    ; 4       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[29]                                    ; 4       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[28]                                    ; 4       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[31]                                    ; 4       ;
; uart_mode_clk_sel~input                                                                                          ; 3       ;
; HWRITE~input                                                                                                     ; 3       ;
; desired_baud_rate[18]~input                                                                                      ; 3       ;
; desired_baud_rate[4]~input                                                                                       ; 3       ;
; desired_baud_rate[3]~input                                                                                       ; 3       ;
; number_data_trans[3]~input                                                                                       ; 3       ;
; number_data_trans[2]~input                                                                                       ; 3       ;
; number_data_trans[1]~input                                                                                       ; 3       ;
; number_data_trans[0]~input                                                                                       ; 3       ;
; HRESETn~input                                                                                                    ; 3       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|Add0~0                                 ; 3       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                                                ; 3       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]                           ; 3       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]                           ; 3       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]                           ; 3       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10]                          ; 3       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11]                          ; 3       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]                           ; 3       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]                           ; 3       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]                           ; 3       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]                           ; 3       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]                           ; 3       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]                           ; 3       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[2]   ; 3       ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|flag_received_seventh_tx_state~0                                     ; 3       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]~21                                 ; 3       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                                                ; 3       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1~2                                        ; 3       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1~1                                        ; 3       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT                              ; 3       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ                               ; 3       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|WideNor0~0                                             ; 3       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal7~1                                               ; 3       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal5~1                                               ; 3       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|actual_cd~0                                            ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLE                                          ; 3       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|WideOr1~0                                              ; 3       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal9~2                                               ; 3       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~0                                               ; 3       ;
; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]                                        ; 3       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|WideOr8~1                                              ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[0]                                     ; 3       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.ERROR                                                  ; 3       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|WideOr8~0                                                            ; 3       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|WideOr9~0                                                            ; 3       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA0                                                  ; 3       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA1                                                  ; 3       ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3]                                              ; 3       ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]                                              ; 3       ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12]                           ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[25]                                    ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[24]                                    ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[23]                                    ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[22]                                    ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[21]                                    ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[20]                                    ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[19]                                    ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[18]                                    ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[17]                                    ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[16]                                    ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[15]                                    ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[14]                                    ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[13]                                    ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[12]                                    ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[11]                                    ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]                                    ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[9]                                     ; 3       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[8]                                     ; 3       ;
; UART_RXD~input                                                                                                   ; 2       ;
; ctrl_i[1]~input                                                                                                  ; 2       ;
; HREADYin~input                                                                                                   ; 2       ;
; HSELABPif~input                                                                                                  ; 2       ;
; HTRANS[1]~input                                                                                                  ; 2       ;
; ctrl_i[0]~input                                                                                                  ; 2       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158                             ; 2       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198                              ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7]                                       ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6]                                       ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5]                                       ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4]                                       ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3]                                       ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2]                                       ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1]                                       ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0]                                       ; 2       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174                             ; 2       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182                              ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4]                                                 ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7]                                                 ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5]                                                 ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6]                                                 ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0]                                                 ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1]                                                 ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3]                                                 ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2]                                                 ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166                             ; 2       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190                             ; 2       ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|data_is_ready~5                                          ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|WideOr6~2                                              ; 2       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|Decoder1~9                             ; 2       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|Decoder1~3                             ; 2       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|Decoder1~1                             ; 2       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag~3                            ; 2       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag~2                            ; 2       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag~0                            ; 2       ;
; APB_UART:APB_UART_BLOCK|transfer_validate:TRANSFER_VALID_BLOCK|transfer                                          ; 2       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]                           ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]~1                                              ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[3]   ; 2       ;
; APB_UART:APB_UART_BLOCK|Equal0~0                                                                                 ; 2       ;
; APB_UART:APB_UART_BLOCK|state_i~1                                                                                ; 2       ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~40                                                     ; 2       ;
; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0]                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out      ; 2       ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|WideAnd0~6                                 ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[10]                                                 ; 2       ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|WideAnd0~5                                 ; 2       ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|WideAnd0~4                                 ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0]                                                  ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector0~1                                       ; 2       ;
; APB_UART:APB_UART_BLOCK|state_i[1]                                                                               ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|always1~0                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                                                   ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE                                            ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|Mux31~3                                           ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|Mux31~1                                           ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|Mux31~0                                           ; 2       ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel                                    ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal4~1                                               ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|WideOr2~0                                              ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|WideOr3                                                ; 2       ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                                  ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|WideOr4                                                ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|WideOr5                                                ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|WideNor0~1                                             ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal8~1                                               ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal3~1                                               ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal3~0                                               ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~4                                               ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal0~2                                               ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal4~0                                               ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal9~4                                               ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal9~3                                               ; 2       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|Equal5~0                                               ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]~95                                 ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]~94                                 ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]~93                                 ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|always0~0                                         ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]~91                                 ; 2       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|Selector2~1                                                          ; 2       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|Decoder0~0                                                           ; 2       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT                              ; 2       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS                              ; 2       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|flag_trans_seventh_tx_state~0                                        ; 2       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|WideOr0~0                                                            ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q~10                                                   ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                                                    ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                                                    ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                                                     ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                                                     ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[7]                                                     ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[6]                                                     ; 2       ;
; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[5]                                                     ; 2       ;
; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[4]                                           ; 2       ;
; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[7]                                           ; 2       ;
; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[5]                                           ; 2       ;
; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[6]                                           ; 2       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|WideOr6~0                                                            ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_wr:SHIFT_REGISTER_TX_BLOCK|Mux1~1                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[0]                                           ; 2       ;
; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[1]                                           ; 2       ;
; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[3]                                           ; 2       ;
; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[2]                                           ; 2       ;
; APB_UART:APB_UART_BLOCK|shift_register_wr:SHIFT_REGISTER_TX_BLOCK|Add0~1                                         ; 2       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA3                                                  ; 2       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling                               ; 2       ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|Add0~24                                    ; 2       ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11]                           ; 2       ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]                           ; 2       ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]                            ; 2       ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]                            ; 2       ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]                            ; 2       ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]                            ; 2       ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]                            ; 2       ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]                            ; 2       ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]                            ; 2       ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]                            ; 2       ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]                            ; 2       ;
; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]                            ; 2       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~feeder                        ; 1       ;
; HWDATA[4]~input                                                                                                  ; 1       ;
; HWDATA[7]~input                                                                                                  ; 1       ;
; HWDATA[5]~input                                                                                                  ; 1       ;
; HWDATA[6]~input                                                                                                  ; 1       ;
; HWDATA[0]~input                                                                                                  ; 1       ;
; HWDATA[1]~input                                                                                                  ; 1       ;
; HWDATA[3]~input                                                                                                  ; 1       ;
; HWDATA[2]~input                                                                                                  ; 1       ;
; state_isr[1]~input                                                                                               ; 1       ;
; state_isr[0]~input                                                                                               ; 1       ;
; UARTCLK~input                                                                                                    ; 1       ;
; ctrl_i[6]~input                                                                                                  ; 1       ;
; ctrl_i[5]~input                                                                                                  ; 1       ;
; ctrl_i[4]~input                                                                                                  ; 1       ;
; desired_baud_rate[5]~input                                                                                       ; 1       ;
; desired_baud_rate[2]~input                                                                                       ; 1       ;
; desired_baud_rate[1]~input                                                                                       ; 1       ;
; desired_baud_rate[0]~input                                                                                       ; 1       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[0]~3 ; 1       ;
; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[31]~1                                                  ; 1       ;
; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]~0                                                  ; 1       ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.ERROR~0                                                ; 1       ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|data_is_ready~4                                          ; 1       ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]~14                                              ; 1       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|WideOr0~2                                              ; 1       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA~15                                              ; 1       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA~14                                              ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling~0                             ; 1       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|Selector8~0                                      ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx~0                              ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count~3                            ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|Add0~1                                 ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count~2                            ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count~1                            ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count~0                            ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected~0                   ; 1       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state~19                                 ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~253                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~252                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~251                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~250                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~249                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~248                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][0]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~247                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][0]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][0]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][0]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~246                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~245                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][0]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][0]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~244                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][0]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~243                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][0]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][0]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][0]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~242                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~241                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~240                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~239                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~238                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~237                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~236                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~235                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~234                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~233                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][0]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]~11                        ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]~10                        ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|Decoder1~10                            ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]~9                         ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10]~8                        ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11]~7                        ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|Decoder1~8                             ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg~6                            ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|Decoder1~7                             ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]~5                         ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|Decoder1~6                             ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]~4                         ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|Decoder1~5                             ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]~3                         ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|Decoder1~4                             ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]~2                         ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|Decoder1~2                             ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]~1                         ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]~0                         ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|Decoder1~0                             ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag~7                            ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag~5                            ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag~4                            ; 1       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag~1                            ; 1       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|Selector11~4                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|Selector11~3                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|Selector11~2                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|Selector11~1                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR                              ; 1       ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|Selector11~0                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[1]~2 ; 1       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[2]~1 ; 1       ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[3]~0 ; 1       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg~4                                        ; 1       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|WideOr0~0                                         ; 1       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg~3                                        ; 1       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg~2                                        ; 1       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg~1                                        ; 1       ;
; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg~0                                        ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~232                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~231                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~230                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~229                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~228                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~227                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][1]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~226                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][1]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][1]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][1]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~225                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][1]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~224                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][1]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][1]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][1]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~223                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~222                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][1]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][1]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~221                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~220                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~219                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~218                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~217                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~216                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~215                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~214                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~213                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~212                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][1]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~211                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~210                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~209                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~208                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~207                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~206                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][2]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~205                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][2]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][2]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][2]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~204                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~203                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][2]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][2]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~202                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][2]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~201                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][2]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][2]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][2]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~200                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~199                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~198                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~197                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~196                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~195                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~194                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~193                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~192                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~191                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][2]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~190                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~189                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~188                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~187                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~186                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~185                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][3]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~184                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][3]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][3]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][3]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~183                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][3]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~182                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][3]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][3]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][3]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~181                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~180                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][3]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][3]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~179                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~178                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~177                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~176                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~175                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~174                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~173                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~172                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~171                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~170                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][3]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~169                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~168                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~167                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~166                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~165                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~164                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][4]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~163                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][4]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][4]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][4]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~162                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~161                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][4]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][4]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~160                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][4]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~159                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][4]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][4]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][4]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~158                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~157                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~156                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~155                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~154                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~153                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~152                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~151                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~150                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~149                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][4]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~148                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~147                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~146                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~145                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~144                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~143                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][5]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~142                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][5]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][5]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][5]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~141                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][5]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~140                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][5]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][5]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][5]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~139                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~138                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][5]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][5]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~137                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~136                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~135                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~134                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~133                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~132                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~131                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~130                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~129                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~128                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][5]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~127                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~126                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~125                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~124                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~123                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~122                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][6]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~121                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][6]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][6]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][6]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~120                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~119                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][6]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][6]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~118                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][6]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~117                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][6]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][6]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][6]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~116                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~115                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~114                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~113                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~112                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~111                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~110                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~109                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~108                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~107                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][6]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~106                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~105                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~104                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~103                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~102                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~101                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][7]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~100                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][7]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][7]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][7]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~99                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][7]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~98                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][7]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][7]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][7]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~97                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~96                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][7]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][7]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~95                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~94                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~93                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~92                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~91                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~90                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~89                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~88                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~87                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~86                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][7]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~85                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~84                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~83                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][8]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~82                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][8]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][8]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][8]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~81                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~80                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][8]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~79                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][8]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][8]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][8]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~78                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][8]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~77                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][8]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][8]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][8]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~76                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][8]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~75                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][8]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][8]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][8]                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~74                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~73                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][8]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~72                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][8]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][8]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][8]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~71                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~70                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][8]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~69                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][8]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][8]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][8]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~68                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][8]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data~67                                     ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][8]                                    ; 1       ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][8]                                    ; 1       ;
+------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Other Routing Usage Summary                                   ;
+-----------------------------------+---------------------------+
; Other Routing Resource Type       ; Usage                     ;
+-----------------------------------+---------------------------+
; Block interconnects               ; 2,388 / 232,464 ( 1 % )   ;
; C16 interconnects                 ; 194 / 6,642 ( 3 % )       ;
; C4 interconnects                  ; 1,611 / 136,080 ( 1 % )   ;
; Direct links                      ; 267 / 232,464 ( < 1 % )   ;
; GXB block output buffers          ; 0 / 2,640 ( 0 % )         ;
; Global clocks                     ; 9 / 30 ( 30 % )           ;
; Interquad Reference Clock Outputs ; 0 / 2 ( 0 % )             ;
; Interquad TXRX Clocks             ; 0 / 16 ( 0 % )            ;
; Interquad TXRX PCSRX outputs      ; 0 / 8 ( 0 % )             ;
; Interquad TXRX PCSTX outputs      ; 0 / 8 ( 0 % )             ;
; Local interconnects               ; 586 / 73,920 ( < 1 % )    ;
; R24 interconnects                 ; 116 / 6,930 ( 2 % )       ;
; R4 interconnects                  ; 1,655 / 190,740 ( < 1 % ) ;
+-----------------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.71) ; Number of LABs  (Total = 116) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 7                             ;
; 2                                           ; 2                             ;
; 3                                           ; 0                             ;
; 4                                           ; 3                             ;
; 5                                           ; 3                             ;
; 6                                           ; 1                             ;
; 7                                           ; 1                             ;
; 8                                           ; 3                             ;
; 9                                           ; 3                             ;
; 10                                          ; 2                             ;
; 11                                          ; 5                             ;
; 12                                          ; 6                             ;
; 13                                          ; 5                             ;
; 14                                          ; 10                            ;
; 15                                          ; 20                            ;
; 16                                          ; 45                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.74) ; Number of LABs  (Total = 116) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 107                           ;
; 1 Clock                            ; 98                            ;
; 1 Clock enable                     ; 51                            ;
; 1 Sync. clear                      ; 1                             ;
; 1 Sync. load                       ; 16                            ;
; 2 Clock enables                    ; 34                            ;
; 2 Clocks                           ; 11                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.53) ; Number of LABs  (Total = 116) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 6                             ;
; 3                                            ; 0                             ;
; 4                                            ; 1                             ;
; 5                                            ; 0                             ;
; 6                                            ; 0                             ;
; 7                                            ; 2                             ;
; 8                                            ; 3                             ;
; 9                                            ; 1                             ;
; 10                                           ; 1                             ;
; 11                                           ; 0                             ;
; 12                                           ; 2                             ;
; 13                                           ; 0                             ;
; 14                                           ; 4                             ;
; 15                                           ; 1                             ;
; 16                                           ; 8                             ;
; 17                                           ; 8                             ;
; 18                                           ; 6                             ;
; 19                                           ; 4                             ;
; 20                                           ; 4                             ;
; 21                                           ; 5                             ;
; 22                                           ; 4                             ;
; 23                                           ; 8                             ;
; 24                                           ; 3                             ;
; 25                                           ; 2                             ;
; 26                                           ; 9                             ;
; 27                                           ; 5                             ;
; 28                                           ; 7                             ;
; 29                                           ; 3                             ;
; 30                                           ; 5                             ;
; 31                                           ; 2                             ;
; 32                                           ; 10                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.86) ; Number of LABs  (Total = 116) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 15                            ;
; 2                                               ; 6                             ;
; 3                                               ; 6                             ;
; 4                                               ; 1                             ;
; 5                                               ; 4                             ;
; 6                                               ; 6                             ;
; 7                                               ; 3                             ;
; 8                                               ; 6                             ;
; 9                                               ; 9                             ;
; 10                                              ; 9                             ;
; 11                                              ; 12                            ;
; 12                                              ; 8                             ;
; 13                                              ; 8                             ;
; 14                                              ; 9                             ;
; 15                                              ; 6                             ;
; 16                                              ; 7                             ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 19.41) ; Number of LABs  (Total = 116) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 3                             ;
; 4                                            ; 4                             ;
; 5                                            ; 4                             ;
; 6                                            ; 2                             ;
; 7                                            ; 3                             ;
; 8                                            ; 3                             ;
; 9                                            ; 0                             ;
; 10                                           ; 1                             ;
; 11                                           ; 2                             ;
; 12                                           ; 1                             ;
; 13                                           ; 5                             ;
; 14                                           ; 4                             ;
; 15                                           ; 8                             ;
; 16                                           ; 8                             ;
; 17                                           ; 5                             ;
; 18                                           ; 1                             ;
; 19                                           ; 4                             ;
; 20                                           ; 2                             ;
; 21                                           ; 4                             ;
; 22                                           ; 5                             ;
; 23                                           ; 6                             ;
; 24                                           ; 3                             ;
; 25                                           ; 1                             ;
; 26                                           ; 4                             ;
; 27                                           ; 0                             ;
; 28                                           ; 3                             ;
; 29                                           ; 3                             ;
; 30                                           ; 6                             ;
; 31                                           ; 2                             ;
; 32                                           ; 2                             ;
; 33                                           ; 6                             ;
; 34                                           ; 9                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules              ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass             ; 0            ; 0            ; 0            ; 0            ; 0            ; 156       ; 0            ; 0            ; 156       ; 156       ; 0            ; 68           ; 0            ; 0            ; 88           ; 0            ; 68           ; 88           ; 0            ; 0            ; 0            ; 68           ; 0            ; 0            ; 0            ; 0            ; 0            ; 156       ; 0            ; 0            ;
; Total Unchecked        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable     ; 156          ; 156          ; 156          ; 156          ; 156          ; 0         ; 156          ; 156          ; 0         ; 0         ; 156          ; 88           ; 156          ; 156          ; 68           ; 156          ; 88           ; 68           ; 156          ; 156          ; 156          ; 88           ; 156          ; 156          ; 156          ; 156          ; 156          ; 0         ; 156          ; 156          ;
; Total Fail             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; HTRANS[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HSIZES[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HSIZES[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[16]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[17]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[18]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[19]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[20]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[21]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[22]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[23]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[24]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[25]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[26]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[27]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[28]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[29]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[30]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[31]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_i[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_i[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HREADYout              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRESP[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRESP[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[16]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[17]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[18]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[19]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[20]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[21]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[22]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[23]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[24]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[25]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[26]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[27]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[28]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[29]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[30]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[31]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_TXD               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[10]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[11]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[12]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[13]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[14]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[15]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[16]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[17]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[18]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[19]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[20]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[21]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[22]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[23]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[24]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[25]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[26]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[27]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[28]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[29]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[30]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PADDR[31]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; parity_bit_mode        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HCLK                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRESETn                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; number_data_trans[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; number_data_trans[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; number_data_trans[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; number_data_trans[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; stop_bit_twice         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HBURST[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HBURST[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HBURST[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[13]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[8]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[17]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[10]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[15]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[9]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[18]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[14]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[16]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[11]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[12]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; desired_baud_rate[19]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_i[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWRITE                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HTRANS[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HSELABPif              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HREADYin               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_i[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_i[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_i[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_i[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UARTCLK                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_mode_clk_sel      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fifo_en[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fifo_en[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; number_data_receive[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; number_data_receive[1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; number_data_receive[2] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; number_data_receive[3] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; state_isr[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; state_isr[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HWDATA[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_RXD               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary               ;
+------------------+----------------------+-------------------+
; Source Clock(s)  ; Destination Clock(s) ; Delay Added in ns ;
+------------------+----------------------+-------------------+
; HCLK             ; UARTCLK              ; 675.3             ;
; HCLK             ; HCLK                 ; 27.7              ;
; HCLK,I/O         ; HCLK                 ; 23.9              ;
; UARTCLK,HCLK,I/O ; UARTCLK              ; 14.7              ;
; HCLK,I/O         ; UARTCLK              ; 10.8              ;
; UARTCLK          ; UARTCLK              ; 10.1              ;
+------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                ; Destination Register                                                                                        ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------+
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                                        ; 2.950             ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                         ; 2.829             ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS                            ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START                                             ; 2.721             ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[4]                                     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][4]                                              ; 2.671             ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[7]                                     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][7]                                              ; 2.671             ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[5]                                     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][5]                                              ; 2.671             ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[6]                                     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][6]                                              ; 2.671             ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[0]                                     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][0]                                              ; 2.671             ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[1]                                     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][1]                                              ; 2.671             ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[3]                                     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][3]                                              ; 2.671             ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[2]                                     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][2]                                              ; 2.671             ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out    ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 2.650             ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT                            ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START                                             ; 2.636             ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                                               ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START                                             ; 2.528             ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                                            ; 2.505             ;
; stop_bit_twice                                                                                                 ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE                                              ; 2.488             ;
; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                                                      ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE                                              ; 2.337             ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                            ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 2.331             ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                                            ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 2.331             ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_7                                            ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 2.331             ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_8                                            ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 2.331             ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT                            ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 2.317             ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[0]                                   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 2.270             ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[2]                                   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 2.256             ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7]                                   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 2.161             ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                                               ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 2.091             ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]                                   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 2.082             ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 2.060             ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]                                               ; APB_UART:APB_UART_BLOCK|state_i[1]                                                                          ; 2.016             ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1                                               ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 2.005             ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0                                               ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 2.005             ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]                                   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 1.997             ;
; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10]                                      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 1.975             ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[4]                                   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 1.967             ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6]                                   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 1.949             ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]                                   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 1.949             ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]                         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                         ; 1.941             ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]                         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                         ; 1.941             ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]                         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                         ; 1.941             ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]                         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                         ; 1.941             ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]                         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                         ; 1.941             ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]                         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                         ; 1.941             ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]                         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                         ; 1.941             ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11]                        ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                         ; 1.941             ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10]                        ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                         ; 1.941             ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]                         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                         ; 1.941             ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]                         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                         ; 1.941             ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]                         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                         ; 1.941             ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]                                   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 1.933             ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                            ; APB_UART:APB_UART_BLOCK|state_i[1]                                                                          ; 1.863             ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]                                               ; APB_UART:APB_UART_BLOCK|state_i[1]                                                                          ; 1.806             ;
; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]                                      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 1.754             ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START                                                ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 1.754             ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]                                               ; APB_UART:APB_UART_BLOCK|state_i[1]                                                                          ; 1.730             ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLE                                        ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                                        ; 1.718             ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]                                               ; APB_UART:APB_UART_BLOCK|state_i[1]                                                                          ; 1.711             ;
; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[3]                                   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 1.691             ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT                                          ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP                                      ; 1.330             ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLEP                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP                                      ; 1.330             ;
; HTRANS[1]                                                                                                      ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP                                      ; 1.330             ;
; HSELABPif                                                                                                      ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP                                      ; 1.330             ;
; HREADYin                                                                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP                                      ; 1.330             ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[3] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.325             ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[2] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.325             ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[1] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.325             ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[0] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.325             ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_0                                               ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_1                                            ; 1.202             ;
; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0]                                       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 1.162             ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.ERROR                                                ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE                                              ; 1.145             ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_1                                               ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE                                              ; 1.145             ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]                                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                                            ; 1.131             ;
; UART_RXD                                                                                                       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]                      ; 1.112             ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                                                 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9]                                    ; 1.080             ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3]                                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                                            ; 1.077             ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling                             ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected                ; 1.065             ;
; fifo_en[0]                                                                                                     ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][11]                               ; 1.041             ;
; fifo_en[1]                                                                                                     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]                                            ; 1.032             ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                                            ; 1.006             ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA1                                                ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA2                                             ; 0.966             ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA2                                                ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA3                                             ; 0.966             ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA3                                                ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA4                                             ; 0.966             ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA5                                                ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6                                             ; 0.963             ;
; number_data_trans[3]                                                                                           ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6                                             ; 0.963             ;
; number_data_trans[0]                                                                                           ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6                                             ; 0.963             ;
; number_data_trans[1]                                                                                           ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6                                             ; 0.963             ;
; number_data_trans[2]                                                                                           ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6                                             ; 0.963             ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA4                                                ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA5                                             ; 0.961             ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6                                                ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA7                                             ; 0.961             ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA0                                                ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA1                                             ; 0.867             ;
; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]                                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                                            ; 0.862             ;
; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START                                                ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA0                                             ; 0.861             ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_RENABLE                                        ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                                        ; 0.859             ;
; HWRITE                                                                                                         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                                        ; 0.859             ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_IDLE                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                                        ; 0.859             ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]                      ; 0.685             ;
; number_data_receive[1]                                                                                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]                      ; 0.685             ;
; number_data_receive[2]                                                                                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]                      ; 0.685             ;
; number_data_receive[3]                                                                                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]                      ; 0.685             ;
; parity_bit_mode                                                                                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]                      ; 0.685             ;
; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9]                                       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                             ; 0.638             ;
+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119004): Automatically selected device EP4CGX30CF23C6 for design Thesis_Project
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX75CF23C6 is compatible
    Info (176445): Device EP4CGX50CF23C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location AB3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K4
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location J4
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location D3
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 156 pins of 156 total pins
    Info (169086): Pin HTRANS[0] not assigned to an exact location on the device
    Info (169086): Pin HSIZES[0] not assigned to an exact location on the device
    Info (169086): Pin HSIZES[1] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[8] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[9] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[10] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[11] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[12] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[13] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[14] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[15] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[16] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[17] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[18] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[19] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[20] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[21] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[22] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[23] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[24] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[25] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[26] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[27] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[28] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[29] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[30] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[31] not assigned to an exact location on the device
    Info (169086): Pin ctrl_i[2] not assigned to an exact location on the device
    Info (169086): Pin ctrl_i[3] not assigned to an exact location on the device
    Info (169086): Pin HREADYout not assigned to an exact location on the device
    Info (169086): Pin HRESP[0] not assigned to an exact location on the device
    Info (169086): Pin HRESP[1] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[0] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[1] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[2] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[3] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[4] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[5] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[6] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[7] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[8] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[9] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[10] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[11] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[12] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[13] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[14] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[15] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[16] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[17] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[18] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[19] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[20] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[21] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[22] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[23] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[24] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[25] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[26] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[27] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[28] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[29] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[30] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[31] not assigned to an exact location on the device
    Info (169086): Pin UART_TXD not assigned to an exact location on the device
    Info (169086): Pin PADDR[0] not assigned to an exact location on the device
    Info (169086): Pin PADDR[1] not assigned to an exact location on the device
    Info (169086): Pin PADDR[2] not assigned to an exact location on the device
    Info (169086): Pin PADDR[3] not assigned to an exact location on the device
    Info (169086): Pin PADDR[4] not assigned to an exact location on the device
    Info (169086): Pin PADDR[5] not assigned to an exact location on the device
    Info (169086): Pin PADDR[6] not assigned to an exact location on the device
    Info (169086): Pin PADDR[7] not assigned to an exact location on the device
    Info (169086): Pin PADDR[8] not assigned to an exact location on the device
    Info (169086): Pin PADDR[9] not assigned to an exact location on the device
    Info (169086): Pin PADDR[10] not assigned to an exact location on the device
    Info (169086): Pin PADDR[11] not assigned to an exact location on the device
    Info (169086): Pin PADDR[12] not assigned to an exact location on the device
    Info (169086): Pin PADDR[13] not assigned to an exact location on the device
    Info (169086): Pin PADDR[14] not assigned to an exact location on the device
    Info (169086): Pin PADDR[15] not assigned to an exact location on the device
    Info (169086): Pin PADDR[16] not assigned to an exact location on the device
    Info (169086): Pin PADDR[17] not assigned to an exact location on the device
    Info (169086): Pin PADDR[18] not assigned to an exact location on the device
    Info (169086): Pin PADDR[19] not assigned to an exact location on the device
    Info (169086): Pin PADDR[20] not assigned to an exact location on the device
    Info (169086): Pin PADDR[21] not assigned to an exact location on the device
    Info (169086): Pin PADDR[22] not assigned to an exact location on the device
    Info (169086): Pin PADDR[23] not assigned to an exact location on the device
    Info (169086): Pin PADDR[24] not assigned to an exact location on the device
    Info (169086): Pin PADDR[25] not assigned to an exact location on the device
    Info (169086): Pin PADDR[26] not assigned to an exact location on the device
    Info (169086): Pin PADDR[27] not assigned to an exact location on the device
    Info (169086): Pin PADDR[28] not assigned to an exact location on the device
    Info (169086): Pin PADDR[29] not assigned to an exact location on the device
    Info (169086): Pin PADDR[30] not assigned to an exact location on the device
    Info (169086): Pin PADDR[31] not assigned to an exact location on the device
    Info (169086): Pin parity_bit_mode not assigned to an exact location on the device
    Info (169086): Pin HCLK not assigned to an exact location on the device
    Info (169086): Pin HRESETn not assigned to an exact location on the device
    Info (169086): Pin number_data_trans[0] not assigned to an exact location on the device
    Info (169086): Pin number_data_trans[1] not assigned to an exact location on the device
    Info (169086): Pin number_data_trans[2] not assigned to an exact location on the device
    Info (169086): Pin number_data_trans[3] not assigned to an exact location on the device
    Info (169086): Pin stop_bit_twice not assigned to an exact location on the device
    Info (169086): Pin HBURST[0] not assigned to an exact location on the device
    Info (169086): Pin HBURST[2] not assigned to an exact location on the device
    Info (169086): Pin HBURST[1] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[0] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[1] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[2] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[5] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[13] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[6] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[8] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[7] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[17] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[10] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[15] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[9] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[3] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[4] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[18] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[14] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[16] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[11] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[12] not assigned to an exact location on the device
    Info (169086): Pin desired_baud_rate[19] not assigned to an exact location on the device
    Info (169086): Pin ctrl_i[0] not assigned to an exact location on the device
    Info (169086): Pin HWRITE not assigned to an exact location on the device
    Info (169086): Pin HTRANS[1] not assigned to an exact location on the device
    Info (169086): Pin HSELABPif not assigned to an exact location on the device
    Info (169086): Pin HREADYin not assigned to an exact location on the device
    Info (169086): Pin ctrl_i[1] not assigned to an exact location on the device
    Info (169086): Pin ctrl_i[4] not assigned to an exact location on the device
    Info (169086): Pin ctrl_i[5] not assigned to an exact location on the device
    Info (169086): Pin ctrl_i[6] not assigned to an exact location on the device
    Info (169086): Pin UARTCLK not assigned to an exact location on the device
    Info (169086): Pin uart_mode_clk_sel not assigned to an exact location on the device
    Info (169086): Pin fifo_en[1] not assigned to an exact location on the device
    Info (169086): Pin fifo_en[0] not assigned to an exact location on the device
    Info (169086): Pin number_data_receive[0] not assigned to an exact location on the device
    Info (169086): Pin number_data_receive[1] not assigned to an exact location on the device
    Info (169086): Pin number_data_receive[2] not assigned to an exact location on the device
    Info (169086): Pin number_data_receive[3] not assigned to an exact location on the device
    Info (169086): Pin state_isr[0] not assigned to an exact location on the device
    Info (169086): Pin state_isr[1] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[2] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[3] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[1] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[0] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[6] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[5] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[7] not assigned to an exact location on the device
    Info (169086): Pin HWDATA[4] not assigned to an exact location on the device
    Info (169086): Pin UART_RXD not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 42 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Thesis_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node HCLK~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29
Info (176353): Automatically promoted node APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|baud_tick 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10]
        Info (176357): Destination node APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]
        Info (176357): Destination node APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0
        Info (176357): Destination node APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1
        Info (176357): Destination node APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START
        Info (176357): Destination node APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY
        Info (176357): Destination node APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6
        Info (176357): Destination node APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_7
        Info (176357): Destination node APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_8
Info (176353): Automatically promoted node APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel
        Info (176357): Destination node APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out~0
Info (176353): Automatically promoted node APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling
        Info (176357): Destination node APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|always0~4
        Info (176357): Destination node APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected~0
        Info (176357): Destination node APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx~0
Info (176353): Automatically promoted node AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector1~0
        Info (176357): Destination node AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector1~2
        Info (176357): Destination node AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector3~1
        Info (176357): Destination node AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector4~0
        Info (176357): Destination node AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector2~0
        Info (176357): Destination node AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2]
        Info (176357): Destination node AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3]
        Info (176357): Destination node AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1]
        Info (176357): Destination node AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0]
        Info (176357): Destination node AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1~3 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~37
Info (176353): Automatically promoted node APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1~1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node HRESETn~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]~8
        Info (176357): Destination node APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]~22
        Info (176357): Destination node APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0]~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 154 (unused VREF, 2.5V VCCIO, 86 input, 68 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available
        Info (176213): I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available
        Info (176213): I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X35_Y34 to location X45_Y44
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.80 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169177): 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin HCLK uses I/O standard 2.5 V at N11
    Info (169178): Pin HRESETn uses I/O standard 2.5 V at M11
Info (144001): Generated suppressed messages file C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/output_files/Thesis_Project.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 5107 megabytes
    Info: Processing ended: Thu Dec 05 01:39:37 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/output_files/Thesis_Project.fit.smsg.


