ARM GAS  /tmp/cc8bv4yM.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HAL_MspInit:
  26              	.LFB123:
  27              		.file 1 "Src/stm32f3xx_hal_msp.c"
   1:Src/stm32f3xx_hal_msp.c **** /**
   2:Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32f3xx_hal_msp.c ****   * File Name          : stm32f3xx_hal_msp.c
   4:Src/stm32f3xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32f3xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32f3xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   8:Src/stm32f3xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32f3xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Src/stm32f3xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32f3xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32f3xx_hal_msp.c ****   *
  13:Src/stm32f3xx_hal_msp.c ****   * COPYRIGHT(c) 2017 STMicroelectronics
  14:Src/stm32f3xx_hal_msp.c ****   *
  15:Src/stm32f3xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/stm32f3xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  17:Src/stm32f3xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/stm32f3xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  19:Src/stm32f3xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/stm32f3xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/stm32f3xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  22:Src/stm32f3xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/stm32f3xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  24:Src/stm32f3xx_hal_msp.c ****   *      without specific prior written permission.
  25:Src/stm32f3xx_hal_msp.c ****   *
  26:Src/stm32f3xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/stm32f3xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/stm32f3xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/stm32f3xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/stm32f3xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/stm32f3xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
ARM GAS  /tmp/cc8bv4yM.s 			page 2


  32:Src/stm32f3xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/stm32f3xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/stm32f3xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/stm32f3xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/stm32f3xx_hal_msp.c ****   *
  37:Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
  38:Src/stm32f3xx_hal_msp.c ****   */
  39:Src/stm32f3xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  40:Src/stm32f3xx_hal_msp.c **** #include "stm32f3xx_hal.h"
  41:Src/stm32f3xx_hal_msp.c **** 
  42:Src/stm32f3xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  43:Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  44:Src/stm32f3xx_hal_msp.c **** 
  45:Src/stm32f3xx_hal_msp.c **** /* USER CODE END 0 */
  46:Src/stm32f3xx_hal_msp.c **** /**
  47:Src/stm32f3xx_hal_msp.c ****   * Initializes the Global MSP.
  48:Src/stm32f3xx_hal_msp.c ****   */
  49:Src/stm32f3xx_hal_msp.c **** void HAL_MspInit(void)
  50:Src/stm32f3xx_hal_msp.c **** {
  28              		.loc 1 50 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39              	.LBB2:
  51:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  52:Src/stm32f3xx_hal_msp.c **** 
  53:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  54:Src/stm32f3xx_hal_msp.c **** 
  55:Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 55 0
  41 0004 1C4B     		ldr	r3, .L3
  42 0006 9A69     		ldr	r2, [r3, #24]
  43 0008 42F00102 		orr	r2, r2, #1
  44 000c 9A61     		str	r2, [r3, #24]
  45 000e 9B69     		ldr	r3, [r3, #24]
  46 0010 03F00103 		and	r3, r3, #1
  47 0014 0193     		str	r3, [sp, #4]
  48 0016 019B     		ldr	r3, [sp, #4]
  49              	.LBE2:
  56:Src/stm32f3xx_hal_msp.c **** 
  57:Src/stm32f3xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  50              		.loc 1 57 0
  51 0018 0320     		movs	r0, #3
  52 001a FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  53              	.LVL0:
  58:Src/stm32f3xx_hal_msp.c **** 
  59:Src/stm32f3xx_hal_msp.c ****   /* System interrupt init*/
  60:Src/stm32f3xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
  61:Src/stm32f3xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
  54              		.loc 1 61 0
ARM GAS  /tmp/cc8bv4yM.s 			page 3


  55 001e 0022     		movs	r2, #0
  56 0020 1146     		mov	r1, r2
  57 0022 6FF00B00 		mvn	r0, #11
  58 0026 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  59              	.LVL1:
  62:Src/stm32f3xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  63:Src/stm32f3xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  60              		.loc 1 63 0
  61 002a 0022     		movs	r2, #0
  62 002c 1146     		mov	r1, r2
  63 002e 6FF00A00 		mvn	r0, #10
  64 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  65              	.LVL2:
  64:Src/stm32f3xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  65:Src/stm32f3xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  66              		.loc 1 65 0
  67 0036 0022     		movs	r2, #0
  68 0038 1146     		mov	r1, r2
  69 003a 6FF00900 		mvn	r0, #9
  70 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  71              	.LVL3:
  66:Src/stm32f3xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
  67:Src/stm32f3xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
  72              		.loc 1 67 0
  73 0042 0022     		movs	r2, #0
  74 0044 1146     		mov	r1, r2
  75 0046 6FF00400 		mvn	r0, #4
  76 004a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  77              	.LVL4:
  68:Src/stm32f3xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  69:Src/stm32f3xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  78              		.loc 1 69 0
  79 004e 0022     		movs	r2, #0
  80 0050 1146     		mov	r1, r2
  81 0052 6FF00300 		mvn	r0, #3
  82 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  83              	.LVL5:
  70:Src/stm32f3xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  71:Src/stm32f3xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  84              		.loc 1 71 0
  85 005a 0022     		movs	r2, #0
  86 005c 1146     		mov	r1, r2
  87 005e 6FF00100 		mvn	r0, #1
  88 0062 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  89              	.LVL6:
  72:Src/stm32f3xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  73:Src/stm32f3xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
  90              		.loc 1 73 0
  91 0066 0022     		movs	r2, #0
  92 0068 1146     		mov	r1, r2
  93 006a 4FF0FF30 		mov	r0, #-1
  94 006e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  95              	.LVL7:
  74:Src/stm32f3xx_hal_msp.c **** 
  75:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Src/stm32f3xx_hal_msp.c **** 
  77:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
ARM GAS  /tmp/cc8bv4yM.s 			page 4


  78:Src/stm32f3xx_hal_msp.c **** }
  96              		.loc 1 78 0
  97 0072 03B0     		add	sp, sp, #12
  98              	.LCFI2:
  99              		.cfi_def_cfa_offset 4
 100              		@ sp needed
 101 0074 5DF804FB 		ldr	pc, [sp], #4
 102              	.L4:
 103              		.align	2
 104              	.L3:
 105 0078 00100240 		.word	1073876992
 106              		.cfi_endproc
 107              	.LFE123:
 109              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 110              		.align	1
 111              		.global	HAL_TIM_Base_MspInit
 112              		.syntax unified
 113              		.thumb
 114              		.thumb_func
 115              		.fpu fpv4-sp-d16
 117              	HAL_TIM_Base_MspInit:
 118              	.LFB124:
  79:Src/stm32f3xx_hal_msp.c **** 
  80:Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  81:Src/stm32f3xx_hal_msp.c **** {
 119              		.loc 1 81 0
 120              		.cfi_startproc
 121              		@ args = 0, pretend = 0, frame = 8
 122              		@ frame_needed = 0, uses_anonymous_args = 0
 123              	.LVL8:
  82:Src/stm32f3xx_hal_msp.c **** 
  83:Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 124              		.loc 1 83 0
 125 0000 0368     		ldr	r3, [r0]
 126 0002 B3F1804F 		cmp	r3, #1073741824
 127 0006 00D0     		beq	.L11
 128 0008 7047     		bx	lr
 129              	.L11:
  81:Src/stm32f3xx_hal_msp.c **** 
 130              		.loc 1 81 0
 131 000a 00B5     		push	{lr}
 132              	.LCFI3:
 133              		.cfi_def_cfa_offset 4
 134              		.cfi_offset 14, -4
 135 000c 83B0     		sub	sp, sp, #12
 136              	.LCFI4:
 137              		.cfi_def_cfa_offset 16
 138              	.LBB3:
  84:Src/stm32f3xx_hal_msp.c ****   {
  85:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  86:Src/stm32f3xx_hal_msp.c **** 
  87:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  88:Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
  89:Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 139              		.loc 1 89 0
 140 000e 03F50433 		add	r3, r3, #135168
 141 0012 DA69     		ldr	r2, [r3, #28]
ARM GAS  /tmp/cc8bv4yM.s 			page 5


 142 0014 42F00102 		orr	r2, r2, #1
 143 0018 DA61     		str	r2, [r3, #28]
 144 001a DB69     		ldr	r3, [r3, #28]
 145 001c 03F00103 		and	r3, r3, #1
 146 0020 0193     		str	r3, [sp, #4]
 147 0022 019B     		ldr	r3, [sp, #4]
 148              	.LBE3:
  90:Src/stm32f3xx_hal_msp.c ****     /* TIM2 interrupt Init */
  91:Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 149              		.loc 1 91 0
 150 0024 0022     		movs	r2, #0
 151 0026 0121     		movs	r1, #1
 152 0028 1C20     		movs	r0, #28
 153              	.LVL9:
 154 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 155              	.LVL10:
  92:Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 156              		.loc 1 92 0
 157 002e 1C20     		movs	r0, #28
 158 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 159              	.LVL11:
  93:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  94:Src/stm32f3xx_hal_msp.c **** 
  95:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
  96:Src/stm32f3xx_hal_msp.c ****   }
  97:Src/stm32f3xx_hal_msp.c **** 
  98:Src/stm32f3xx_hal_msp.c **** }
 160              		.loc 1 98 0
 161 0034 03B0     		add	sp, sp, #12
 162              	.LCFI5:
 163              		.cfi_def_cfa_offset 4
 164              		@ sp needed
 165 0036 5DF804FB 		ldr	pc, [sp], #4
 166              		.cfi_endproc
 167              	.LFE124:
 169              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 170              		.align	1
 171              		.global	HAL_TIM_Base_MspDeInit
 172              		.syntax unified
 173              		.thumb
 174              		.thumb_func
 175              		.fpu fpv4-sp-d16
 177              	HAL_TIM_Base_MspDeInit:
 178              	.LFB125:
  99:Src/stm32f3xx_hal_msp.c **** 
 100:Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 101:Src/stm32f3xx_hal_msp.c **** {
 179              		.loc 1 101 0
 180              		.cfi_startproc
 181              		@ args = 0, pretend = 0, frame = 0
 182              		@ frame_needed = 0, uses_anonymous_args = 0
 183              	.LVL12:
 184 0000 08B5     		push	{r3, lr}
 185              	.LCFI6:
 186              		.cfi_def_cfa_offset 8
 187              		.cfi_offset 3, -8
 188              		.cfi_offset 14, -4
ARM GAS  /tmp/cc8bv4yM.s 			page 6


 102:Src/stm32f3xx_hal_msp.c **** 
 103:Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 189              		.loc 1 103 0
 190 0002 0368     		ldr	r3, [r0]
 191 0004 B3F1804F 		cmp	r3, #1073741824
 192 0008 00D0     		beq	.L15
 193              	.LVL13:
 194              	.L12:
 195 000a 08BD     		pop	{r3, pc}
 196              	.LVL14:
 197              	.L15:
 104:Src/stm32f3xx_hal_msp.c ****   {
 105:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 106:Src/stm32f3xx_hal_msp.c **** 
 107:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 108:Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 109:Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 198              		.loc 1 109 0
 199 000c 044A     		ldr	r2, .L16
 200 000e D369     		ldr	r3, [r2, #28]
 201 0010 23F00103 		bic	r3, r3, #1
 202 0014 D361     		str	r3, [r2, #28]
 110:Src/stm32f3xx_hal_msp.c **** 
 111:Src/stm32f3xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 112:Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 203              		.loc 1 112 0
 204 0016 1C20     		movs	r0, #28
 205              	.LVL15:
 206 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 207              	.LVL16:
 113:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 114:Src/stm32f3xx_hal_msp.c **** 
 115:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 116:Src/stm32f3xx_hal_msp.c ****   }
 117:Src/stm32f3xx_hal_msp.c **** 
 118:Src/stm32f3xx_hal_msp.c **** }
 208              		.loc 1 118 0
 209 001c F5E7     		b	.L12
 210              	.L17:
 211 001e 00BF     		.align	2
 212              	.L16:
 213 0020 00100240 		.word	1073876992
 214              		.cfi_endproc
 215              	.LFE125:
 217              		.text
 218              	.Letext0:
 219              		.file 2 "/home/saicharan/arm/arm-none-eabi/include/machine/_default_types.h"
 220              		.file 3 "/home/saicharan/arm/arm-none-eabi/include/stdint.h"
 221              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 222              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 223              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 224              		.file 7 "/home/saicharan/arm/arm-none-eabi/include/sys/lock.h"
 225              		.file 8 "/home/saicharan/arm/arm-none-eabi/include/sys/_types.h"
 226              		.file 9 "/home/saicharan/arm/lib/gcc/arm-none-eabi/6.3.0/include/stddef.h"
 227              		.file 10 "/home/saicharan/arm/arm-none-eabi/include/sys/reent.h"
 228              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 229              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
ARM GAS  /tmp/cc8bv4yM.s 			page 7


 230              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 231              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
ARM GAS  /tmp/cc8bv4yM.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_msp.c
     /tmp/cc8bv4yM.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc8bv4yM.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc8bv4yM.s:105    .text.HAL_MspInit:0000000000000078 $d
     /tmp/cc8bv4yM.s:110    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cc8bv4yM.s:117    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cc8bv4yM.s:170    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cc8bv4yM.s:177    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cc8bv4yM.s:213    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
