Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: Inferring 9 clock-gating checks. (PTE-017)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Thu Apr 25 23:52:51 2019
****************************************

Warning: There are 125 invalid end points for constrained paths. (UITE-416)
No constrained paths.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Thu Apr 25 23:52:51 2019
****************************************

Warning: There are 125 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U48/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/U18/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U38/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U6/Y (OA22X2_RVT)               4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U582/Y (AND2X1_RVT)             0.11     133.87 r
  fpu_mul/fpu_mul_frac_dp/U583/Y (OA21X1_RVT)             0.07     133.94 r
  fpu_mul/fpu_mul_frac_dp/U589/Y (AND2X1_RVT)             0.11     134.04 r
  fpu_mul/fpu_mul_frac_dp/U601/Y (NAND2X0_RVT)            0.09     134.14 f
  fpu_mul/fpu_mul_frac_dp/U602/Y (NOR2X0_RVT)             0.22     134.36 r
  fpu_mul/fpu_mul_frac_dp/U603/Y (NAND2X0_RVT)            0.09     134.45 f
  fpu_mul/fpu_mul_frac_dp/U604/Y (INVX1_RVT)              0.18     134.63 r
  fpu_mul/fpu_mul_frac_dp/U614/Y (AND2X1_RVT)             0.28     134.91 r
  fpu_mul/fpu_mul_frac_dp/U622/Y (AND2X1_RVT)             0.11     135.02 r
  fpu_mul/fpu_mul_frac_dp/U623/Y (NAND2X0_RVT)            0.29     135.30 f
  fpu_mul/fpu_mul_frac_dp/U712/Y (INVX1_RVT)              0.45     135.76 r
  fpu_mul/fpu_mul_frac_dp/U2537/Y (AO222X1_RVT)           0.35     136.11 r
  fpu_mul/U2040/Y (AO22X1_RVT)                            0.08     136.19 r
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     136.20 r
  data arrival time                                                136.20

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[0]/CLK (DFFX1_RVT)         2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -136.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -134.27


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U48/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/U18/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U38/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U6/Y (OA22X2_RVT)               4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U582/Y (AND2X1_RVT)             0.11     133.87 r
  fpu_mul/fpu_mul_frac_dp/U583/Y (OA21X1_RVT)             0.07     133.94 r
  fpu_mul/fpu_mul_frac_dp/U589/Y (AND2X1_RVT)             0.11     134.04 r
  fpu_mul/fpu_mul_frac_dp/U601/Y (NAND2X0_RVT)            0.09     134.14 f
  fpu_mul/fpu_mul_frac_dp/U602/Y (NOR2X0_RVT)             0.22     134.36 r
  fpu_mul/fpu_mul_frac_dp/U603/Y (NAND2X0_RVT)            0.09     134.45 f
  fpu_mul/fpu_mul_frac_dp/U604/Y (INVX1_RVT)              0.18     134.63 r
  fpu_mul/fpu_mul_frac_dp/U614/Y (AND2X1_RVT)             0.28     134.91 r
  fpu_mul/fpu_mul_frac_dp/U622/Y (AND2X1_RVT)             0.11     135.02 r
  fpu_mul/fpu_mul_frac_dp/U623/Y (NAND2X0_RVT)            0.29     135.30 f
  fpu_mul/fpu_mul_frac_dp/U712/Y (INVX1_RVT)              0.45     135.76 r
  fpu_mul/fpu_mul_frac_dp/U733/Y (AO22X1_RVT)             0.31     136.06 r
  fpu_mul/U2046/Y (AO22X1_RVT)                            0.08     136.14 r
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     136.16 r
  data arrival time                                                136.16

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[1]/CLK (DFFX1_RVT)         2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -136.16
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -134.22


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U48/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/U18/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U38/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U6/Y (OA22X2_RVT)               4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U582/Y (AND2X1_RVT)             0.11     133.87 r
  fpu_mul/fpu_mul_frac_dp/U583/Y (OA21X1_RVT)             0.07     133.94 r
  fpu_mul/fpu_mul_frac_dp/U589/Y (AND2X1_RVT)             0.11     134.04 r
  fpu_mul/fpu_mul_frac_dp/U601/Y (NAND2X0_RVT)            0.09     134.14 f
  fpu_mul/fpu_mul_frac_dp/U602/Y (NOR2X0_RVT)             0.22     134.36 r
  fpu_mul/fpu_mul_frac_dp/U603/Y (NAND2X0_RVT)            0.09     134.45 f
  fpu_mul/fpu_mul_frac_dp/U604/Y (INVX1_RVT)              0.18     134.63 r
  fpu_mul/fpu_mul_frac_dp/U614/Y (AND2X1_RVT)             0.28     134.91 r
  fpu_mul/fpu_mul_frac_dp/U622/Y (AND2X1_RVT)             0.11     135.02 r
  fpu_mul/fpu_mul_frac_dp/U623/Y (NAND2X0_RVT)            0.29     135.30 f
  fpu_mul/fpu_mul_frac_dp/U712/Y (INVX1_RVT)              0.45     135.76 r
  fpu_mul/U2047/Y (AO22X1_RVT)                            0.30     136.06 r
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[5]/D (DFFX1_RVT)
                                                          0.01     136.07 r
  data arrival time                                                136.07

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[5]/CLK (DFFX1_RVT)         2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -136.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -134.13


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U48/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/U18/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U38/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U4/Y (OA22X2_RVT)               4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U674/Y (AND2X1_RVT)             0.12     133.88 r
  fpu_mul/fpu_mul_frac_dp/U675/Y (NAND2X0_RVT)            0.15     134.03 f
  fpu_mul/fpu_mul_frac_dp/U676/Y (INVX0_RVT)              0.08     134.11 r
  fpu_mul/fpu_mul_frac_dp/U681/Y (NAND2X0_RVT)            0.06     134.17 f
  fpu_mul/fpu_mul_frac_dp/U682/Y (INVX0_RVT)              0.15     134.32 r
  fpu_mul/fpu_mul_frac_dp/U688/Y (NAND2X0_RVT)            0.05     134.37 f
  fpu_mul/fpu_mul_frac_dp/U689/Y (INVX0_RVT)              0.08     134.45 r
  fpu_mul/fpu_mul_frac_dp/U690/Y (AND2X1_RVT)             0.12     134.57 r
  fpu_mul/fpu_mul_frac_dp/U710/Y (NAND2X0_RVT)            0.68     135.25 f
  fpu_mul/fpu_mul_frac_dp/U2497/Y (OR2X1_RVT)             0.31     135.57 f
  fpu_mul/fpu_mul_frac_dp/U2498/Y (OR2X1_RVT)             0.10     135.67 f
  fpu_mul/fpu_mul_frac_dp/U2499/Y (AO21X1_RVT)            0.05     135.72 f
  fpu_mul/fpu_mul_frac_dp/U2502/Y (OA22X1_RVT)            0.08     135.80 f
  fpu_mul/fpu_mul_frac_dp/U2506/Y (NAND4X0_RVT)           0.06     135.86 r
  fpu_mul/U2037/Y (AO22X1_RVT)                            0.09     135.95 r
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     135.96 r
  data arrival time                                                135.96

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[0]/CLK (DFFX1_RVT)         2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -135.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -134.02


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U48/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/U18/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U38/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U6/Y (OA22X2_RVT)               4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U582/Y (AND2X1_RVT)             0.11     133.87 r
  fpu_mul/fpu_mul_frac_dp/U583/Y (OA21X1_RVT)             0.07     133.94 r
  fpu_mul/fpu_mul_frac_dp/U589/Y (AND2X1_RVT)             0.11     134.04 r
  fpu_mul/fpu_mul_frac_dp/U601/Y (NAND2X0_RVT)            0.09     134.14 f
  fpu_mul/fpu_mul_frac_dp/U602/Y (NOR2X0_RVT)             0.22     134.36 r
  fpu_mul/fpu_mul_frac_dp/U603/Y (NAND2X0_RVT)            0.09     134.45 f
  fpu_mul/fpu_mul_frac_dp/U604/Y (INVX1_RVT)              0.18     134.63 r
  fpu_mul/fpu_mul_frac_dp/U614/Y (AND2X1_RVT)             0.28     134.91 r
  fpu_mul/fpu_mul_frac_dp/U622/Y (AND2X1_RVT)             0.11     135.02 r
  fpu_mul/fpu_mul_frac_dp/U623/Y (NAND2X0_RVT)            0.29     135.30 f
  fpu_mul/fpu_mul_frac_dp/U702/Y (OA221X1_RVT)            0.54     135.84 f
  fpu_mul/U2044/Y (AO22X1_RVT)                            0.07     135.91 f
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     135.92 f
  data arrival time                                                135.92

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[2]/CLK (DFFX1_RVT)         2.00 r
  library setup time                                     -0.05       1.95
  data required time                                                 1.95
  ------------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                               -135.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -133.98


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U48/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/U18/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U38/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U4/Y (OA22X2_RVT)               4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U674/Y (AND2X1_RVT)             0.12     133.88 r
  fpu_mul/fpu_mul_frac_dp/U675/Y (NAND2X0_RVT)            0.15     134.03 f
  fpu_mul/fpu_mul_frac_dp/U676/Y (INVX0_RVT)              0.08     134.11 r
  fpu_mul/fpu_mul_frac_dp/U681/Y (NAND2X0_RVT)            0.06     134.17 f
  fpu_mul/fpu_mul_frac_dp/U682/Y (INVX0_RVT)              0.15     134.32 r
  fpu_mul/fpu_mul_frac_dp/U688/Y (NAND2X0_RVT)            0.05     134.37 f
  fpu_mul/fpu_mul_frac_dp/U689/Y (INVX0_RVT)              0.08     134.45 r
  fpu_mul/fpu_mul_frac_dp/U690/Y (AND2X1_RVT)             0.12     134.57 r
  fpu_mul/fpu_mul_frac_dp/U710/Y (NAND2X0_RVT)            0.68     135.25 f
  fpu_mul/fpu_mul_frac_dp/U1180/Y (INVX0_RVT)             0.29     135.54 r
  fpu_mul/fpu_mul_frac_dp/U2501/Y (NAND2X0_RVT)           0.09     135.64 f
  fpu_mul/fpu_mul_frac_dp/U2511/Y (OAI222X1_RVT)          0.18     135.82 r
  fpu_mul/U2042/Y (AO22X1_RVT)                            0.08     135.90 r
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     135.91 r
  data arrival time                                                135.91

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[2]/CLK (DFFX1_RVT)         2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -135.91
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -133.97


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U48/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/U18/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U38/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U6/Y (OA22X2_RVT)               4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U582/Y (AND2X1_RVT)             0.11     133.87 r
  fpu_mul/fpu_mul_frac_dp/U583/Y (OA21X1_RVT)             0.07     133.94 r
  fpu_mul/fpu_mul_frac_dp/U589/Y (AND2X1_RVT)             0.11     134.04 r
  fpu_mul/fpu_mul_frac_dp/U601/Y (NAND2X0_RVT)            0.09     134.14 f
  fpu_mul/fpu_mul_frac_dp/U602/Y (NOR2X0_RVT)             0.22     134.36 r
  fpu_mul/fpu_mul_frac_dp/U603/Y (NAND2X0_RVT)            0.09     134.45 f
  fpu_mul/fpu_mul_frac_dp/U604/Y (INVX1_RVT)              0.18     134.63 r
  fpu_mul/fpu_mul_frac_dp/U614/Y (AND2X1_RVT)             0.28     134.91 r
  fpu_mul/fpu_mul_frac_dp/U622/Y (AND2X1_RVT)             0.11     135.02 r
  fpu_mul/fpu_mul_frac_dp/U623/Y (NAND2X0_RVT)            0.29     135.30 f
  fpu_mul/fpu_mul_frac_dp/U624/Y (OA21X1_RVT)             0.48     135.79 f
  fpu_mul/U2034/Y (AO22X1_RVT)                            0.07     135.86 f
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[4]/D (DFFX1_RVT)
                                                          0.01     135.87 f
  data arrival time                                                135.87

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[4]/CLK (DFFX1_RVT)         2.00 r
  library setup time                                     -0.05       1.95
  data required time                                                 1.95
  ------------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                               -135.87
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -133.92


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U48/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/U18/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U38/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U4/Y (OA22X2_RVT)               4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U674/Y (AND2X1_RVT)             0.12     133.88 r
  fpu_mul/fpu_mul_frac_dp/U675/Y (NAND2X0_RVT)            0.15     134.03 f
  fpu_mul/fpu_mul_frac_dp/U676/Y (INVX0_RVT)              0.08     134.11 r
  fpu_mul/fpu_mul_frac_dp/U681/Y (NAND2X0_RVT)            0.06     134.17 f
  fpu_mul/fpu_mul_frac_dp/U682/Y (INVX0_RVT)              0.15     134.32 r
  fpu_mul/fpu_mul_frac_dp/U688/Y (NAND2X0_RVT)            0.05     134.37 f
  fpu_mul/fpu_mul_frac_dp/U689/Y (INVX0_RVT)              0.08     134.45 r
  fpu_mul/fpu_mul_frac_dp/U690/Y (AND2X1_RVT)             0.12     134.57 r
  fpu_mul/fpu_mul_frac_dp/U710/Y (NAND2X0_RVT)            0.68     135.25 f
  fpu_mul/fpu_mul_frac_dp/U1180/Y (INVX0_RVT)             0.29     135.54 r
  fpu_mul/fpu_mul_frac_dp/U1186/Y (NAND4X0_RVT)           0.10     135.64 f
  fpu_mul/fpu_mul_frac_dp/U1199/Y (NAND3X0_RVT)           0.06     135.70 r
  fpu_mul/U2137/Y (AO22X1_RVT)                            0.08     135.79 r
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     135.80 r
  data arrival time                                                135.80

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[1]/CLK (DFFX1_RVT)         2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -135.80
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -133.86


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U48/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/U18/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U38/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U4/Y (OA22X2_RVT)               4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U674/Y (AND2X1_RVT)             0.12     133.88 r
  fpu_mul/fpu_mul_frac_dp/U675/Y (NAND2X0_RVT)            0.15     134.03 f
  fpu_mul/fpu_mul_frac_dp/U676/Y (INVX0_RVT)              0.08     134.11 r
  fpu_mul/fpu_mul_frac_dp/U681/Y (NAND2X0_RVT)            0.06     134.17 f
  fpu_mul/fpu_mul_frac_dp/U682/Y (INVX0_RVT)              0.15     134.32 r
  fpu_mul/fpu_mul_frac_dp/U688/Y (NAND2X0_RVT)            0.05     134.37 f
  fpu_mul/fpu_mul_frac_dp/U689/Y (INVX0_RVT)              0.08     134.45 r
  fpu_mul/fpu_mul_frac_dp/U690/Y (AND2X1_RVT)             0.12     134.57 r
  fpu_mul/fpu_mul_frac_dp/U710/Y (NAND2X0_RVT)            0.68     135.25 f
  fpu_mul/fpu_mul_frac_dp/U2497/Y (OR2X1_RVT)             0.31     135.57 f
  fpu_mul/fpu_mul_frac_dp/U2513/Y (NAND2X0_RVT)           0.09     135.65 r
  fpu_mul/U2043/Y (AO22X1_RVT)                            0.08     135.74 r
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     135.75 r
  data arrival time                                                135.75

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[3]/CLK (DFFX1_RVT)         2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -135.75
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -133.81


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U48/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/U18/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U38/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U4/Y (OA22X2_RVT)               4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U674/Y (AND2X1_RVT)             0.12     133.88 r
  fpu_mul/fpu_mul_frac_dp/U675/Y (NAND2X0_RVT)            0.15     134.03 f
  fpu_mul/fpu_mul_frac_dp/U676/Y (INVX0_RVT)              0.08     134.11 r
  fpu_mul/fpu_mul_frac_dp/U681/Y (NAND2X0_RVT)            0.06     134.17 f
  fpu_mul/fpu_mul_frac_dp/U682/Y (INVX0_RVT)              0.15     134.32 r
  fpu_mul/fpu_mul_frac_dp/U688/Y (NAND2X0_RVT)            0.05     134.37 f
  fpu_mul/fpu_mul_frac_dp/U689/Y (INVX0_RVT)              0.08     134.45 r
  fpu_mul/fpu_mul_frac_dp/U690/Y (AND2X1_RVT)             0.12     134.57 r
  fpu_mul/fpu_mul_frac_dp/U710/Y (NAND2X0_RVT)            0.68     135.25 f
  fpu_mul/fpu_mul_frac_dp/U711/Y (AND2X1_RVT)             0.32     135.57 f
  fpu_mul/U2045/Y (AO22X1_RVT)                            0.07     135.64 f
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[4]/D (DFFX1_RVT)
                                                          0.01     135.65 f
  data arrival time                                                135.65

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[4]/CLK (DFFX1_RVT)         2.00 r
  library setup time                                     -0.05       1.95
  data required time                                                 1.95
  ------------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                               -135.65
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -133.70


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U48/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/U18/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U38/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U6/Y (OA22X2_RVT)               4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U582/Y (AND2X1_RVT)             0.11     133.87 r
  fpu_mul/fpu_mul_frac_dp/U583/Y (OA21X1_RVT)             0.07     133.94 r
  fpu_mul/fpu_mul_frac_dp/U589/Y (AND2X1_RVT)             0.11     134.04 r
  fpu_mul/fpu_mul_frac_dp/U601/Y (NAND2X0_RVT)            0.09     134.14 f
  fpu_mul/fpu_mul_frac_dp/U602/Y (NOR2X0_RVT)             0.22     134.36 r
  fpu_mul/fpu_mul_frac_dp/U603/Y (NAND2X0_RVT)            0.09     134.45 f
  fpu_mul/fpu_mul_frac_dp/U604/Y (INVX1_RVT)              0.18     134.63 r
  fpu_mul/fpu_mul_frac_dp/U614/Y (AND2X1_RVT)             0.28     134.91 r
  fpu_mul/fpu_mul_frac_dp/U622/Y (AND2X1_RVT)             0.11     135.02 r
  fpu_mul/fpu_mul_frac_dp/U694/Y (AO22X1_RVT)             0.28     135.30 r
  fpu_mul/U2038/Y (AO22X1_RVT)                            0.08     135.38 r
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     135.39 r
  data arrival time                                                135.39

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[3]/CLK (DFFX1_RVT)         2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -135.39
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -133.45


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U48/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/U18/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U38/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U4/Y (OA22X2_RVT)               4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U674/Y (AND2X1_RVT)             0.12     133.88 r
  fpu_mul/fpu_mul_frac_dp/U675/Y (NAND2X0_RVT)            0.15     134.03 f
  fpu_mul/fpu_mul_frac_dp/U676/Y (INVX0_RVT)              0.08     134.11 r
  fpu_mul/fpu_mul_frac_dp/U681/Y (NAND2X0_RVT)            0.06     134.17 f
  fpu_mul/fpu_mul_frac_dp/U682/Y (INVX0_RVT)              0.15     134.32 r
  fpu_mul/fpu_mul_frac_dp/U688/Y (NAND2X0_RVT)            0.05     134.37 f
  fpu_mul/fpu_mul_frac_dp/U689/Y (INVX0_RVT)              0.08     134.45 r
  fpu_mul/fpu_mul_frac_dp/U690/Y (AND2X1_RVT)             0.12     134.57 r
  fpu_mul/U2041/Y (AO22X1_RVT)                            0.70     135.26 r
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[5]/D (DFFX1_RVT)
                                                          0.01     135.28 r
  data arrival time                                                135.28

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[5]/CLK (DFFX1_RVT)         2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -135.28
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -133.34


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2803/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/U1246/Y (AND2X1_RVT)                            4.66     133.15 r
  fpu_add/U1253/Y (AO21X1_RVT)                            0.10     133.25 r
  fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     133.26 r
  data arrival time                                                133.26

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[3]/CLK (DFFX1_RVT)       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -133.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -131.32


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2803/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/U1246/Y (AND2X1_RVT)                            4.66     133.15 r
  fpu_add/U1247/Y (AO21X1_RVT)                            0.10     133.25 r
  fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     133.26 r
  data arrival time                                                133.26

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[3]/CLK (DFFX1_RVT)        2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -133.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -131.32


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2803/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_div/U507/Y (AO22X1_RVT)                             4.69     133.18 r
  fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     133.19 r
  data arrival time                                                133.19

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[3]/CLK (DFFX1_RVT)      2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -133.19
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -131.26


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2803/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_mul/U2446/Y (AO22X1_RVT)                            4.69     133.18 r
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     133.19 r
  data arrival time                                                133.19

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[3]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -133.19
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -131.26


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2803/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/U23/Y (INVX1_RVT)                               4.62     133.11 f
  fpu_add/U1244/Y (AO22X1_RVT)                            0.07     133.18 f
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     133.19 f
  data arrival time                                                133.19

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[3]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.05       1.95
  data required time                                                 1.95
  ------------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                               -133.19
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -131.24


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[55]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2803/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/fpu_add_frac_dp/U5218/Y (AO22X1_RVT)            4.68     133.17 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[55]/D (DFFX1_RVT)
                                                          0.01     133.18 r
  data arrival time                                                133.18

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[55]/CLK (DFFX1_RVT)      2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -133.18
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -131.24


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U1/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U9/Y (NBUFFX2_RVT)                              0.46     131.75 r
  fpu_add/U1263/Y (AO21X1_RVT)                            0.17     131.92 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[7]/D (DFFX1_RVT)
                                                          0.01     131.93 r
  data arrival time                                                131.93

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[7]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.99


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U1/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U9/Y (NBUFFX2_RVT)                              0.46     131.75 r
  fpu_add/U1265/Y (AO21X1_RVT)                            0.17     131.92 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     131.93 r
  data arrival time                                                131.93

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[3]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.99


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U1/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U9/Y (NBUFFX2_RVT)                              0.46     131.75 r
  fpu_add/U1275/Y (AO21X1_RVT)                            0.17     131.92 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     131.93 r
  data arrival time                                                131.93

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.99


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U1/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U1258/Y (AO21X1_RVT)                            0.46     131.75 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[8]/D (DFFX1_RVT)
                                                          0.01     131.76 r
  data arrival time                                                131.76

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[8]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.82


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U1/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U1261/Y (AO21X1_RVT)                            0.46     131.75 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     131.76 r
  data arrival time                                                131.76

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[2]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.82


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U1/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U1274/Y (AO21X1_RVT)                            0.46     131.75 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     131.76 r
  data arrival time                                                131.76

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[1]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.82


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U1/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U1266/Y (AO21X1_RVT)                            0.46     131.75 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[5]/D (DFFX1_RVT)
                                                          0.01     131.76 r
  data arrival time                                                131.76

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[5]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.82


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U1256/Y (AO21X1_RVT)                            0.45     131.75 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[6]/D (DFFX1_RVT)
                                                          0.01     131.76 r
  data arrival time                                                131.76

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[6]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.82


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U1260/Y (AO21X1_RVT)                            0.45     131.75 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]/D (DFFX1_RVT)
                                                          0.01     131.76 r
  data arrival time                                                131.76

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.82


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[9]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U1268/Y (AO21X1_RVT)                            0.45     131.75 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[9]/D (DFFX1_RVT)
                                                          0.01     131.76 r
  data arrival time                                                131.76

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[9]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.82


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U6/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U1276/Y (AO21X1_RVT)                            0.45     131.75 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     131.76 r
  data arrival time                                                131.76

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.82


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U6/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U1267/Y (AO21X1_RVT)                            0.45     131.75 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     131.76 r
  data arrival time                                                131.76

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[1]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.82


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U1264/Y (AO21X1_RVT)                            0.45     131.75 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[4]/D (DFFX1_RVT)
                                                          0.01     131.76 r
  data arrival time                                                131.76

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[4]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.82


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U8/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U1259/Y (AO21X1_RVT)                            0.45     131.75 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[5]/D (DFFX1_RVT)
                                                          0.01     131.76 r
  data arrival time                                                131.76

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[5]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.82


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U1269/Y (AO21X1_RVT)                            0.45     131.75 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[6]/D (DFFX1_RVT)
                                                          0.01     131.76 r
  data arrival time                                                131.76

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[6]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.82


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U8/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U1271/Y (AO21X1_RVT)                            0.45     131.75 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[7]/D (DFFX1_RVT)
                                                          0.01     131.76 r
  data arrival time                                                131.76

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[7]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.82


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U8/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U1257/Y (AO21X1_RVT)                            0.45     131.75 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]/D (DFFX1_RVT)
                                                          0.01     131.76 r
  data arrival time                                                131.76

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.82


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U8/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U1270/Y (AO21X1_RVT)                            0.45     131.75 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]/D (DFFX1_RVT)
                                                          0.01     131.76 r
  data arrival time                                                131.76

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.82


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[10]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U6/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U1262/Y (AO21X1_RVT)                            0.45     131.75 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[10]/D (DFFX1_RVT)
                                                          0.01     131.76 r
  data arrival time                                                131.76

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[10]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.82


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U6/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U1273/Y (AO21X1_RVT)                            0.45     131.75 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     131.76 r
  data arrival time                                                131.76

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[2]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.82


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U6/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U1272/Y (AO21X1_RVT)                            0.45     131.75 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     131.76 r
  data arrival time                                                131.76

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[3]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.82


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U7/Y (AND2X1_RVT)                               0.99     130.99 r
  fpu_add/U8/Y (NBUFFX2_RVT)                              0.31     131.29 r
  fpu_add/U1255/Y (AO21X1_RVT)                            0.45     131.75 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[4]/D (DFFX1_RVT)
                                                          0.01     131.76 r
  data arrival time                                                131.76

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[4]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.82


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2080/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/U1238/Y (AND2X1_RVT)                            2.68     131.17 r
  fpu_add/U1241/Y (AO21X1_RVT)                            0.29     131.46 r
  fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     131.47 r
  data arrival time                                                131.47

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[0]/CLK (DFFX1_RVT)       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.47
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.53


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2080/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/U1238/Y (AND2X1_RVT)                            2.68     131.17 r
  fpu_add/U1242/Y (AO21X1_RVT)                            0.29     131.46 r
  fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     131.47 r
  data arrival time                                                131.47

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[1]/CLK (DFFX1_RVT)       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.47
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.53


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2080/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/U1238/Y (AND2X1_RVT)                            2.68     131.17 r
  fpu_add/U1239/Y (AO21X1_RVT)                            0.29     131.46 r
  fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     131.47 r
  data arrival time                                                131.47

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[2]/CLK (DFFX1_RVT)       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.47
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.53


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2080/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/U1238/Y (AND2X1_RVT)                            2.68     131.17 r
  fpu_add/U1240/Y (AO21X1_RVT)                            0.29     131.46 r
  fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     131.47 r
  data arrival time                                                131.47

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[3]/CLK (DFFX1_RVT)       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.47
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.53


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[10]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1924/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_add/U994/Y (AND2X1_RVT)                             2.54     131.03 r
  fpu_add/U997/Y (AO21X1_RVT)                             0.17     131.20 r
  fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[10]/D (DFFX1_RVT)
                                                          0.01     131.21 r
  data arrival time                                                131.21

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[10]/CLK (DFFX1_RVT)       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.21
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.27


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[10]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1924/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_add/U994/Y (AND2X1_RVT)                             2.54     131.03 r
  fpu_add/U996/Y (AO21X1_RVT)                             0.17     131.20 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[10]/D (DFFX1_RVT)
                                                          0.01     131.21 r
  data arrival time                                                131.21

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[10]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.21
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.27


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[10]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1924/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_add/U994/Y (AND2X1_RVT)                             2.54     131.03 r
  fpu_add/U995/Y (AO21X1_RVT)                             0.17     131.20 r
  fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[10]/D (DFFX1_RVT)
                                                          0.01     131.21 r
  data arrival time                                                131.21

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[10]/CLK (DFFX1_RVT)      2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.21
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.27


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2042/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_add/U1202/Y (AND2X1_RVT)                            2.54     131.03 r
  fpu_add/U1205/Y (AO21X1_RVT)                            0.17     131.20 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     131.21 r
  data arrival time                                                131.21

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[3]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.21
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.27


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2042/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_add/U1202/Y (AND2X1_RVT)                            2.54     131.03 r
  fpu_add/U1203/Y (AO21X1_RVT)                            0.17     131.20 r
  fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     131.21 r
  data arrival time                                                131.21

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[3]/CLK (DFFX1_RVT)       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.21
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.27


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2042/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_add/U1202/Y (AND2X1_RVT)                            2.54     131.03 r
  fpu_add/U1204/Y (AO21X1_RVT)                            0.17     131.20 r
  fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     131.21 r
  data arrival time                                                131.21

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[3]/CLK (DFFX1_RVT)        2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.21
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.27


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2080/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_mul/U2445/Y (AO22X1_RVT)                            2.69     131.17 r
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[7]/D (DFFX1_RVT)
                                                          0.01     131.18 r
  data arrival time                                                131.18

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[7]/CLK (DFFX1_RVT)            2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.18
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.25


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2080/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/U1225/Y (AO22X1_RVT)                            2.69     131.17 r
  fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[7]/D (DFFX1_RVT)
                                                          0.01     131.18 r
  data arrival time                                                131.18

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[7]/CLK (DFFX1_RVT)            2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.18
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.25


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2080/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_div/U84/Y (AND2X1_RVT)                              2.67     131.16 r
  fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[7]/D (DFFX1_RVT)
                                                          0.01     131.17 r
  data arrival time                                                131.17

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[7]/CLK (DFFX1_RVT)            2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.23


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[47]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1852/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_mul/fpu_mul_frac_dp/U1230/Y (AO22X1_RVT)            2.62     131.11 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[47]/D (DFFX1_RVT)
                                                          0.01     131.12 r
  data arrival time                                                131.12

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[47]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.18


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[14]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2073/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_mul/fpu_mul_frac_dp/U1914/Y (AO22X1_RVT)            2.62     131.11 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[14]/D (DFFX1_RVT)
                                                          0.01     131.12 r
  data arrival time                                                131.12

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[14]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.18


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[40]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2835/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_mul/fpu_mul_frac_dp/U1918/Y (AO22X1_RVT)            2.62     131.11 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[40]/D (DFFX1_RVT)
                                                          0.01     131.12 r
  data arrival time                                                131.12

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[40]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.18


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2076/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_mul/fpu_mul_frac_dp/U1916/Y (AO22X1_RVT)            2.62     131.11 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[41]/D (DFFX1_RVT)
                                                          0.01     131.12 r
  data arrival time                                                131.12

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[41]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.18


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2809/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_mul/fpu_mul_frac_dp/U1242/Y (AO22X1_RVT)            2.62     131.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[45]/D (DFFX1_RVT)
                                                          0.01     131.11 r
  data arrival time                                                131.11

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[45]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.17


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[14]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2073/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/fpu_add_frac_dp/U5208/Y (AO22X1_RVT)            2.61     131.09 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[14]/D (DFFX1_RVT)
                                                          0.01     131.10 r
  data arrival time                                                131.10

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[14]/CLK (DFFX1_RVT)     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.17


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[14]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2073/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/fpu_add_frac_dp/U5192/Y (AO22X1_RVT)            2.61     131.09 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[14]/D (DFFX1_RVT)
                                                          0.01     131.10 r
  data arrival time                                                131.10

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[14]/CLK (DFFX1_RVT)      2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.17


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[40]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2835/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/fpu_add_frac_dp/U5201/Y (AO22X1_RVT)            2.61     131.09 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[40]/D (DFFX1_RVT)
                                                          0.01     131.10 r
  data arrival time                                                131.10

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[40]/CLK (DFFX1_RVT)     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.17


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[47]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1852/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/fpu_add_frac_dp/U4834/Y (AO22X1_RVT)            2.61     131.09 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[47]/D (DFFX1_RVT)
                                                          0.01     131.10 r
  data arrival time                                                131.10

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[47]/CLK (DFFX1_RVT)      2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.17


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[40]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2835/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/fpu_add_frac_dp/U5215/Y (AO22X1_RVT)            2.61     131.09 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[40]/D (DFFX1_RVT)
                                                          0.01     131.10 r
  data arrival time                                                131.10

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[40]/CLK (DFFX1_RVT)      2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.17


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2076/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/fpu_add_frac_dp/U5195/Y (AO22X1_RVT)            2.61     131.09 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[41]/D (DFFX1_RVT)
                                                          0.01     131.10 r
  data arrival time                                                131.10

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[41]/CLK (DFFX1_RVT)      2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.17


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[47]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1852/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/fpu_add_frac_dp/U4840/Y (AO22X1_RVT)            2.61     131.09 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[47]/D (DFFX1_RVT)
                                                          0.01     131.10 r
  data arrival time                                                131.10

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[47]/CLK (DFFX1_RVT)     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.17


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2076/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/fpu_add_frac_dp/U5203/Y (AO22X1_RVT)            2.61     131.09 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[41]/D (DFFX1_RVT)
                                                          0.01     131.10 r
  data arrival time                                                131.10

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[41]/CLK (DFFX1_RVT)     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.17


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[47]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1852/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_div/fpu_div_frac_dp/U1963/Y (AO22X1_RVT)            2.61     131.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[47]/D (DFFX1_RVT)
                                                          0.01     131.10 r
  data arrival time                                                131.10

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[47]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.16


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[40]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2835/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_div/fpu_div_frac_dp/U2051/Y (AO22X1_RVT)            2.61     131.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[40]/D (DFFX1_RVT)
                                                          0.01     131.10 r
  data arrival time                                                131.10

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[40]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.16


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2076/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_div/fpu_div_frac_dp/U2046/Y (AO22X1_RVT)            2.61     131.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[41]/D (DFFX1_RVT)
                                                          0.01     131.10 r
  data arrival time                                                131.10

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[41]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.16


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[14]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2073/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_div/fpu_div_frac_dp/U2042/Y (AO22X1_RVT)            2.61     131.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[14]/D (DFFX1_RVT)
                                                          0.01     131.10 r
  data arrival time                                                131.10

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[14]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.16


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2809/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_add/fpu_add_frac_dp/U4860/Y (AO22X1_RVT)            2.61     131.09 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[45]/D (DFFX1_RVT)
                                                          0.01     131.10 r
  data arrival time                                                131.10

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[45]/CLK (DFFX1_RVT)      2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.16


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2809/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_add/fpu_add_frac_dp/U4857/Y (AO22X1_RVT)            2.61     131.09 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[45]/D (DFFX1_RVT)
                                                          0.01     131.10 r
  data arrival time                                                131.10

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[45]/CLK (DFFX1_RVT)     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.16


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2809/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_div/fpu_div_frac_dp/U1976/Y (AO22X1_RVT)            2.61     131.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[45]/D (DFFX1_RVT)
                                                          0.01     131.10 r
  data arrival time                                                131.10

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[45]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.16


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1832/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_mul/fpu_mul_frac_dp/U1220/Y (AO22X1_RVT)            2.58     131.07 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     131.08 r
  data arrival time                                                131.08

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[0]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.08
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.14


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2828/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_mul/fpu_mul_frac_dp/U1903/Y (AO22X1_RVT)            2.58     131.07 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     131.08 r
  data arrival time                                                131.08

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[2]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.08
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.14


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[11]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2815/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_mul/fpu_mul_frac_dp/U1237/Y (AO22X1_RVT)            2.58     131.07 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[11]/D (DFFX1_RVT)
                                                          0.01     131.08 r
  data arrival time                                                131.08

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[11]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.08
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.14


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1842/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_mul/fpu_mul_frac_dp/U1225/Y (AO22X1_RVT)            2.58     131.07 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[23]/D (DFFX1_RVT)
                                                          0.01     131.08 r
  data arrival time                                                131.08

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[23]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.08
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.14


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[15]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1836/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_mul/fpu_mul_frac_dp/U1222/Y (AO22X1_RVT)            2.58     131.07 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[15]/D (DFFX1_RVT)
                                                          0.01     131.08 r
  data arrival time                                                131.08

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[15]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.08
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.14


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2828/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/fpu_add_frac_dp/U5183/Y (AO22X1_RVT)            2.57     131.06 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     131.07 r
  data arrival time                                                131.07

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[2]/CLK (DFFX1_RVT)      2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.13


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1832/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/fpu_add_frac_dp/U4824/Y (AO22X1_RVT)            2.57     131.06 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     131.07 r
  data arrival time                                                131.07

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[0]/CLK (DFFX1_RVT)      2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.13


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1832/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_div/fpu_div_frac_dp/U1952/Y (AO22X1_RVT)            2.57     131.06 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     131.07 r
  data arrival time                                                131.07

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[0]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.13


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2828/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_div/fpu_div_frac_dp/U2036/Y (AO22X1_RVT)            2.57     131.06 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     131.07 r
  data arrival time                                                131.07

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[2]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.13


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[10]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1924/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_div/U462/Y (AO22X1_RVT)                             2.57     131.05 r
  fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[10]/D (DFFX1_RVT)
                                                          0.01     131.06 r
  data arrival time                                                131.06

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[10]/CLK (DFFX1_RVT)     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.13


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2042/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_div/U495/Y (AO22X1_RVT)                             2.57     131.05 r
  fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     131.06 r
  data arrival time                                                131.06

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[3]/CLK (DFFX1_RVT)      2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.13


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[10]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1924/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_mul/U2474/Y (AO22X1_RVT)                            2.57     131.05 r
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[10]/D (DFFX1_RVT)
                                                          0.01     131.06 r
  data arrival time                                                131.06

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[10]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.13


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2042/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_mul/U2433/Y (AO22X1_RVT)                            2.57     131.05 r
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     131.06 r
  data arrival time                                                131.06

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[3]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.13


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[15]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1836/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_add/fpu_add_frac_dp/U4821/Y (AO22X1_RVT)            2.57     131.05 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[15]/D (DFFX1_RVT)
                                                          0.01     131.06 r
  data arrival time                                                131.06

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[15]/CLK (DFFX1_RVT)     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.12


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1842/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_add/fpu_add_frac_dp/U4823/Y (AO22X1_RVT)            2.57     131.05 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[23]/D (DFFX1_RVT)
                                                          0.01     131.06 r
  data arrival time                                                131.06

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[23]/CLK (DFFX1_RVT)     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.12


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[11]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2815/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_add/fpu_add_frac_dp/U4856/Y (AO22X1_RVT)            2.57     131.05 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[11]/D (DFFX1_RVT)
                                                          0.01     131.06 r
  data arrival time                                                131.06

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[11]/CLK (DFFX1_RVT)     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.12


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1832/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/fpu_add_frac_dp/U4813/Y (AO22X1_RVT)            2.56     131.05 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     131.06 r
  data arrival time                                                131.06

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[0]/CLK (DFFX1_RVT)       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.12


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2828/Y (AO222X1_RVT)                                  99.23     128.49 r
  fpu_add/fpu_add_frac_dp/U5174/Y (AO22X1_RVT)            2.56     131.05 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     131.06 r
  data arrival time                                                131.06

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[2]/CLK (DFFX1_RVT)       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.12


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[15]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1836/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_div/fpu_div_frac_dp/U1959/Y (AO22X1_RVT)            2.57     131.05 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[15]/D (DFFX1_RVT)
                                                          0.01     131.06 r
  data arrival time                                                131.06

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[15]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.12


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1842/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_div/fpu_div_frac_dp/U1957/Y (AO22X1_RVT)            2.57     131.05 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[23]/D (DFFX1_RVT)
                                                          0.01     131.06 r
  data arrival time                                                131.06

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[23]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.12


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[11]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2815/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_div/fpu_div_frac_dp/U1971/Y (AO22X1_RVT)            2.57     131.05 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[11]/D (DFFX1_RVT)
                                                          0.01     131.06 r
  data arrival time                                                131.06

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[11]/CLK (DFFX1_RVT)
                                                                     2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.12


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[15]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1836/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_add/fpu_add_frac_dp/U4818/Y (AO22X1_RVT)            2.56     131.05 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[15]/D (DFFX1_RVT)
                                                          0.01     131.06 r
  data arrival time                                                131.06

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[15]/CLK (DFFX1_RVT)      2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.12


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1842/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_add/fpu_add_frac_dp/U4814/Y (AO22X1_RVT)            2.56     131.05 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[23]/D (DFFX1_RVT)
                                                          0.01     131.06 r
  data arrival time                                                131.06

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[23]/CLK (DFFX1_RVT)      2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.12


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[11]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2815/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_add/fpu_add_frac_dp/U4851/Y (AO22X1_RVT)            2.56     131.05 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[11]/D (DFFX1_RVT)
                                                          0.01     131.06 r
  data arrival time                                                131.06

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[11]/CLK (DFFX1_RVT)      2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.12


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[55]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U2042/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_add/fpu_add_frac_dp/U5072/Y (AO22X1_RVT)            2.56     131.04 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[55]/D (DFFX1_RVT)
                                                          0.01     131.05 r
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[55]/CLK (DFFX1_RVT)      2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.11


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[62]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 r
  U1751/Y (AND2X1_RVT)                                    6.44       6.60 r
  U1752/Y (AND3X1_RVT)                                    0.18       6.78 r
  U1761/Y (AND2X1_RVT)                                    2.51       9.28 r
  U1762/Y (AND2X1_RVT)                                    4.25      13.53 r
  U1513/Y (NBUFFX2_RVT)                                   1.40      14.93 r
  U1742/Y (NAND2X0_RVT)                                   3.05      17.98 f
  U1439/Y (OR2X2_RVT)                                     0.19      18.16 f
  U1440/Y (OA21X2_RVT)                                    0.54      18.70 f
  U1441/Y (OR2X4_RVT)                                     3.83      22.53 f
  U1507/Y (INVX0_RVT)                                     1.29      23.82 r
  U1654/Y (NBUFFX2_RVT)                                   1.40      25.22 r
  U1743/Y (NBUFFX2_RVT)                                   2.62      27.85 r
  U1831/Y (NBUFFX2_RVT)                                   1.42      29.26 r
  U1924/Y (AO222X1_RVT)                                  99.22     128.48 r
  fpu_add/fpu_add_frac_dp/U4801/Y (AO22X1_RVT)            2.56     131.04 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[62]/D (DFFX1_RVT)
                                                          0.01     131.05 r
  data arrival time                                                131.05

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[62]/CLK (DFFX1_RVT)      2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.11


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  U1751/Y (AND2X1_RVT)                                    6.16       6.32 f
  U1752/Y (AND3X1_RVT)                                    0.17       6.49 f
  U1761/Y (AND2X1_RVT)                                    2.44       8.93 f
  U1762/Y (AND2X1_RVT)                                    4.18      13.11 f
  U1513/Y (NBUFFX2_RVT)                                   1.36      14.46 f
  U1742/Y (NAND2X0_RVT)                                   2.97      17.43 r
  U1439/Y (OR2X2_RVT)                                     0.19      17.63 r
  U1440/Y (OA21X2_RVT)                                    0.56      18.18 r
  U1441/Y (OR2X4_RVT)                                     3.97      22.16 r
  U1444/Y (AND2X4_RVT)                                    1.37      23.53 r
  U1578/Y (NBUFFX2_RVT)                                   1.41      24.93 r
  U1502/Y (AO21X2_RVT)                                    4.32      29.26 r
  fpu_add/U3/Y (IBUFFX2_RVT)                            100.64     129.90 f
  fpu_add/U4/Y (INVX1_RVT)                                0.10     129.99 r
  fpu_add/U21/Y (AO22X1_RVT)                              1.00     130.99 r
  fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     131.00 r
  data arrival time                                                131.00

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[1]/CLK (DFFX1_RVT)            2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -131.00
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -129.06


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Thu Apr 25 23:52:52 2019
****************************************

No constrained paths.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Thu Apr 25 23:52:52 2019
****************************************

No constrained paths.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Thu Apr 25 23:52:52 2019
****************************************

Warning: There are 125 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.16       0.16 f
  fpu_mul/U48/Y (NBUFFX2_RVT)                             0.23       0.39 f
  fpu_mul/fpu_mul_frac_dp/U18/Y (IBUFFX2_RVT)           129.01     129.40 r
  fpu_mul/fpu_mul_frac_dp/U38/Y (NBUFFX2_RVT)             0.19     129.59 r
  fpu_mul/fpu_mul_frac_dp/U6/Y (OA22X2_RVT)               4.17     133.76 r
  fpu_mul/fpu_mul_frac_dp/U582/Y (AND2X1_RVT)             0.11     133.87 r
  fpu_mul/fpu_mul_frac_dp/U583/Y (OA21X1_RVT)             0.07     133.94 r
  fpu_mul/fpu_mul_frac_dp/U589/Y (AND2X1_RVT)             0.11     134.04 r
  fpu_mul/fpu_mul_frac_dp/U601/Y (NAND2X0_RVT)            0.09     134.14 f
  fpu_mul/fpu_mul_frac_dp/U602/Y (NOR2X0_RVT)             0.22     134.36 r
  fpu_mul/fpu_mul_frac_dp/U603/Y (NAND2X0_RVT)            0.09     134.45 f
  fpu_mul/fpu_mul_frac_dp/U604/Y (INVX1_RVT)              0.18     134.63 r
  fpu_mul/fpu_mul_frac_dp/U614/Y (AND2X1_RVT)             0.28     134.91 r
  fpu_mul/fpu_mul_frac_dp/U622/Y (AND2X1_RVT)             0.11     135.02 r
  fpu_mul/fpu_mul_frac_dp/U623/Y (NAND2X0_RVT)            0.29     135.30 f
  fpu_mul/fpu_mul_frac_dp/U712/Y (INVX1_RVT)              0.45     135.76 r
  fpu_mul/fpu_mul_frac_dp/U2537/Y (AO222X1_RVT)           0.35     136.11 r
  fpu_mul/U2040/Y (AO22X1_RVT)                            0.08     136.19 r
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     136.20 r
  data arrival time                                                136.20

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[0]/CLK (DFFX1_RVT)         2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                               -136.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -134.27


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Thu Apr 25 23:52:52 2019
****************************************

Warning: There are 125 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[50]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[50]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[50]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[50]/QN (DFFX1_RVT)
                                                          0.11       0.11 f
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[50]/RSTB (DFFSSRX1_RVT)
                                                          0.05       0.16 f
  data arrival time                                                  0.16

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock reconvergence pessimism                           0.00       0.00
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[50]/CLK (DFFSSRX1_RVT)
                                                                     0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  ------------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.16
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.22


1
