<stg><name>conv_line_buffer_shi</name>


<trans_list>

<trans id="102" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %cal_conv_load = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="cal_conv_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:2  %cal_conv_load_1 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="cal_conv_load_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:7  %conv_line_buffer_loa = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:13  %conv_line_buffer_loa_1 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 11), align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %cal_conv_load = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="cal_conv_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:2  %cal_conv_load_1 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="cal_conv_load_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:3  %cal_conv_load_9 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="cal_conv_load_9"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:5  %cal_conv_load_10 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="cal_conv_load_10"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:7  %conv_line_buffer_loa = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:13  %conv_line_buffer_loa_1 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 11), align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:20  %conv_line_buffer_loa_2 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:22  %conv_line_buffer_loa_3 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:3  %cal_conv_load_9 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="cal_conv_load_9"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:5  %cal_conv_load_10 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="cal_conv_load_10"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:9  %cal_conv_load_11 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="cal_conv_load_11"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:11  %cal_conv_load_12 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="cal_conv_load_12"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:20  %conv_line_buffer_loa_2 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_2"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:22  %conv_line_buffer_loa_3 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_3"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:25  %conv_line_buffer_loa_4 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_4"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:27  %conv_line_buffer_loa_5 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:9  %cal_conv_load_11 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="cal_conv_load_11"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:11  %cal_conv_load_12 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="cal_conv_load_12"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:15  %cal_conv_load_13 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="cal_conv_load_13"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:17  %cal_conv_load_14 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="cal_conv_load_14"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:25  %conv_line_buffer_loa_4 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_4"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:27  %conv_line_buffer_loa_5 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_5"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:29  %conv_line_buffer_loa_6 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_6"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:31  %conv_line_buffer_loa_7 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:4  store i32 %cal_conv_load_9, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:6  store i32 %cal_conv_load_10, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:15  %cal_conv_load_13 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="cal_conv_load_13"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:17  %cal_conv_load_14 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="cal_conv_load_14"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:29  %conv_line_buffer_loa_6 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_6"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:31  %conv_line_buffer_loa_7 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_7"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:34  %conv_line_buffer_loa_8 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_8"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:36  %conv_line_buffer_loa_9 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:8  store i32 %conv_line_buffer_loa, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:10  store i32 %cal_conv_load_11, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:34  %conv_line_buffer_loa_8 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_8"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:36  %conv_line_buffer_loa_9 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_9"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:39  %conv_line_buffer_loa_10 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_10"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:41  %conv_line_buffer_loa_11 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 13), align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="58" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:12  store i32 %cal_conv_load_12, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:14  store i32 %conv_line_buffer_loa_1, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:39  %conv_line_buffer_loa_10 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_10"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:41  %conv_line_buffer_loa_11 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 13), align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_11"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:43  %conv_line_buffer_loa_12 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_12"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:45  %conv_line_buffer_loa_13 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 15), align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="64" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:16  store i32 %cal_conv_load_13, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:18  store i32 %cal_conv_load_14, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:21  store i32 %conv_line_buffer_loa_2, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:23  store i32 %conv_line_buffer_loa_3, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:43  %conv_line_buffer_loa_12 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_12"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:45  %conv_line_buffer_loa_13 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 15), align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %data_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data) nounwind

]]></Node>
<StgValue><ssdm name="data_read"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:19  store i32 %data_read, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:24  store i32 %conv_line_buffer_loa, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:26  store i32 %conv_line_buffer_loa_4, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="74" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:28  store i32 %conv_line_buffer_loa_5, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:30  store i32 %conv_line_buffer_loa_6, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="76" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:32  store i32 %conv_line_buffer_loa_7, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:33  store i32 %cal_conv_load, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="78" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:35  store i32 %conv_line_buffer_loa_8, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:37  store i32 %conv_line_buffer_loa_9, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="80" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:38  store i32 %conv_line_buffer_loa_1, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:40  store i32 %conv_line_buffer_loa_10, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 11), align 4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="82" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:42  store i32 %conv_line_buffer_loa_11, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:44  store i32 %conv_line_buffer_loa_12, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 13), align 4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="84" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:46  store i32 %conv_line_buffer_loa_13, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="85" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:47  store i32 %cal_conv_load_1, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 15), align 4

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="86" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
.preheader.preheader:48  ret void

]]></Node>
<StgValue><ssdm name="ret_ln86"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
