
freeRTOS_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006420  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  080065b0  080065b0  000075b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006708  08006708  00008060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006708  08006708  00007708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006710  08006710  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006710  08006710  00007710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006714  08006714  00007714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006718  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011b4  20000060  08006778  00008060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001214  08006778  00008214  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000161be  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031e1  00000000  00000000  0001e24e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001438  00000000  00000000  00021430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fb6  00000000  00000000  00022868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027fc7  00000000  00000000  0002381e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001645a  00000000  00000000  0004b7e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb0ae  00000000  00000000  00061c3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015cced  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005968  00000000  00000000  0015cd30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00162698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006598 	.word	0x08006598

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08006598 	.word	0x08006598

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	2000007c 	.word	0x2000007c
 80005dc:	200000d0 	.word	0x200000d0

080005e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e0:	b5b0      	push	{r4, r5, r7, lr}
 80005e2:	b096      	sub	sp, #88	@ 0x58
 80005e4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e6:	f000 fc23 	bl	8000e30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ea:	f000 f85f 	bl	80006ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ee:	f000 f8df 	bl	80007b0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005f2:	f000 f8ad 	bl	8000750 <MX_USART2_UART_Init>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  button_state_queue = xQueueCreate(16, sizeof(uint8_t)); // 16 éléments, taille uint8_t
 80005f6:	2200      	movs	r2, #0
 80005f8:	2101      	movs	r1, #1
 80005fa:	2010      	movs	r0, #16
 80005fc:	f003 fc96 	bl	8003f2c <xQueueGenericCreate>
 8000600:	4603      	mov	r3, r0
 8000602:	4a22      	ldr	r2, [pc, #136]	@ (800068c <main+0xac>)
 8000604:	6013      	str	r3, [r2, #0]
  player_queue = xQueueCreate(16,sizeof(uint8_t));
 8000606:	2200      	movs	r2, #0
 8000608:	2101      	movs	r1, #1
 800060a:	2010      	movs	r0, #16
 800060c:	f003 fc8e 	bl	8003f2c <xQueueGenericCreate>
 8000610:	4603      	mov	r3, r0
 8000612:	4a1f      	ldr	r2, [pc, #124]	@ (8000690 <main+0xb0>)
 8000614:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of led */
  osThreadDef(led, Led, osPriorityNormal, 0, 128);
 8000616:	4b1f      	ldr	r3, [pc, #124]	@ (8000694 <main+0xb4>)
 8000618:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800061c:	461d      	mov	r5, r3
 800061e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000620:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000622:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000626:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ledHandle = osThreadCreate(osThread(led), NULL);
 800062a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800062e:	2100      	movs	r1, #0
 8000630:	4618      	mov	r0, r3
 8000632:	f003 fafd 	bl	8003c30 <osThreadCreate>
 8000636:	4603      	mov	r3, r0
 8000638:	4a17      	ldr	r2, [pc, #92]	@ (8000698 <main+0xb8>)
 800063a:	6013      	str	r3, [r2, #0]

  /* definition and creation of game */
  osThreadDef(game, Game, osPriorityAboveNormal, 0, 128);
 800063c:	4b17      	ldr	r3, [pc, #92]	@ (800069c <main+0xbc>)
 800063e:	f107 0420 	add.w	r4, r7, #32
 8000642:	461d      	mov	r5, r3
 8000644:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000646:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000648:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800064c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  gameHandle = osThreadCreate(osThread(game), NULL);
 8000650:	f107 0320 	add.w	r3, r7, #32
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f003 faea 	bl	8003c30 <osThreadCreate>
 800065c:	4603      	mov	r3, r0
 800065e:	4a10      	ldr	r2, [pc, #64]	@ (80006a0 <main+0xc0>)
 8000660:	6013      	str	r3, [r2, #0]

  /* definition and creation of button */
  osThreadDef(button, Button, osPriorityBelowNormal, 0, 128);
 8000662:	4b10      	ldr	r3, [pc, #64]	@ (80006a4 <main+0xc4>)
 8000664:	1d3c      	adds	r4, r7, #4
 8000666:	461d      	mov	r5, r3
 8000668:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800066a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800066c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000670:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  buttonHandle = osThreadCreate(osThread(button), NULL);
 8000674:	1d3b      	adds	r3, r7, #4
 8000676:	2100      	movs	r1, #0
 8000678:	4618      	mov	r0, r3
 800067a:	f003 fad9 	bl	8003c30 <osThreadCreate>
 800067e:	4603      	mov	r3, r0
 8000680:	4a09      	ldr	r2, [pc, #36]	@ (80006a8 <main+0xc8>)
 8000682:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000684:	f003 fabd 	bl	8003c02 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000688:	bf00      	nop
 800068a:	e7fd      	b.n	8000688 <main+0xa8>
 800068c:	20000364 	.word	0x20000364
 8000690:	20000368 	.word	0x20000368
 8000694:	080065b4 	.word	0x080065b4
 8000698:	20000358 	.word	0x20000358
 800069c:	080065d8 	.word	0x080065d8
 80006a0:	2000035c 	.word	0x2000035c
 80006a4:	080065fc 	.word	0x080065fc
 80006a8:	20000360 	.word	0x20000360

080006ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b096      	sub	sp, #88	@ 0x58
 80006b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006b2:	f107 0314 	add.w	r3, r7, #20
 80006b6:	2244      	movs	r2, #68	@ 0x44
 80006b8:	2100      	movs	r1, #0
 80006ba:	4618      	mov	r0, r3
 80006bc:	f005 faee 	bl	8005c9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c0:	463b      	mov	r3, r7
 80006c2:	2200      	movs	r2, #0
 80006c4:	601a      	str	r2, [r3, #0]
 80006c6:	605a      	str	r2, [r3, #4]
 80006c8:	609a      	str	r2, [r3, #8]
 80006ca:	60da      	str	r2, [r3, #12]
 80006cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006ce:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80006d2:	f000 feb7 	bl	8001444 <HAL_PWREx_ControlVoltageScaling>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006dc:	f000 fa0c 	bl	8000af8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006e0:	2302      	movs	r3, #2
 80006e2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006e8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ea:	2310      	movs	r3, #16
 80006ec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ee:	2302      	movs	r3, #2
 80006f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006f2:	2302      	movs	r3, #2
 80006f4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006f6:	2301      	movs	r3, #1
 80006f8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80006fa:	230a      	movs	r3, #10
 80006fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006fe:	2307      	movs	r3, #7
 8000700:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000702:	2302      	movs	r3, #2
 8000704:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000706:	2302      	movs	r3, #2
 8000708:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800070a:	f107 0314 	add.w	r3, r7, #20
 800070e:	4618      	mov	r0, r3
 8000710:	f000 feee 	bl	80014f0 <HAL_RCC_OscConfig>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800071a:	f000 f9ed 	bl	8000af8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800071e:	230f      	movs	r3, #15
 8000720:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000722:	2303      	movs	r3, #3
 8000724:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000726:	2300      	movs	r3, #0
 8000728:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800072a:	2300      	movs	r3, #0
 800072c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800072e:	2300      	movs	r3, #0
 8000730:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000732:	463b      	mov	r3, r7
 8000734:	2104      	movs	r1, #4
 8000736:	4618      	mov	r0, r3
 8000738:	f001 fab6 	bl	8001ca8 <HAL_RCC_ClockConfig>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000742:	f000 f9d9 	bl	8000af8 <Error_Handler>
  }
}
 8000746:	bf00      	nop
 8000748:	3758      	adds	r7, #88	@ 0x58
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
	...

08000750 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000754:	4b14      	ldr	r3, [pc, #80]	@ (80007a8 <MX_USART2_UART_Init+0x58>)
 8000756:	4a15      	ldr	r2, [pc, #84]	@ (80007ac <MX_USART2_UART_Init+0x5c>)
 8000758:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800075a:	4b13      	ldr	r3, [pc, #76]	@ (80007a8 <MX_USART2_UART_Init+0x58>)
 800075c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000760:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000762:	4b11      	ldr	r3, [pc, #68]	@ (80007a8 <MX_USART2_UART_Init+0x58>)
 8000764:	2200      	movs	r2, #0
 8000766:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000768:	4b0f      	ldr	r3, [pc, #60]	@ (80007a8 <MX_USART2_UART_Init+0x58>)
 800076a:	2200      	movs	r2, #0
 800076c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800076e:	4b0e      	ldr	r3, [pc, #56]	@ (80007a8 <MX_USART2_UART_Init+0x58>)
 8000770:	2200      	movs	r2, #0
 8000772:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000774:	4b0c      	ldr	r3, [pc, #48]	@ (80007a8 <MX_USART2_UART_Init+0x58>)
 8000776:	220c      	movs	r2, #12
 8000778:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800077a:	4b0b      	ldr	r3, [pc, #44]	@ (80007a8 <MX_USART2_UART_Init+0x58>)
 800077c:	2200      	movs	r2, #0
 800077e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000780:	4b09      	ldr	r3, [pc, #36]	@ (80007a8 <MX_USART2_UART_Init+0x58>)
 8000782:	2200      	movs	r2, #0
 8000784:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000786:	4b08      	ldr	r3, [pc, #32]	@ (80007a8 <MX_USART2_UART_Init+0x58>)
 8000788:	2200      	movs	r2, #0
 800078a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800078c:	4b06      	ldr	r3, [pc, #24]	@ (80007a8 <MX_USART2_UART_Init+0x58>)
 800078e:	2200      	movs	r2, #0
 8000790:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000792:	4805      	ldr	r0, [pc, #20]	@ (80007a8 <MX_USART2_UART_Init+0x58>)
 8000794:	f002 fc60 	bl	8003058 <HAL_UART_Init>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800079e:	f000 f9ab 	bl	8000af8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007a2:	bf00      	nop
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	200002d0 	.word	0x200002d0
 80007ac:	40004400 	.word	0x40004400

080007b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b08a      	sub	sp, #40	@ 0x28
 80007b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b6:	f107 0314 	add.w	r3, r7, #20
 80007ba:	2200      	movs	r2, #0
 80007bc:	601a      	str	r2, [r3, #0]
 80007be:	605a      	str	r2, [r3, #4]
 80007c0:	609a      	str	r2, [r3, #8]
 80007c2:	60da      	str	r2, [r3, #12]
 80007c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007c6:	4b2b      	ldr	r3, [pc, #172]	@ (8000874 <MX_GPIO_Init+0xc4>)
 80007c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ca:	4a2a      	ldr	r2, [pc, #168]	@ (8000874 <MX_GPIO_Init+0xc4>)
 80007cc:	f043 0304 	orr.w	r3, r3, #4
 80007d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007d2:	4b28      	ldr	r3, [pc, #160]	@ (8000874 <MX_GPIO_Init+0xc4>)
 80007d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007d6:	f003 0304 	and.w	r3, r3, #4
 80007da:	613b      	str	r3, [r7, #16]
 80007dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007de:	4b25      	ldr	r3, [pc, #148]	@ (8000874 <MX_GPIO_Init+0xc4>)
 80007e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007e2:	4a24      	ldr	r2, [pc, #144]	@ (8000874 <MX_GPIO_Init+0xc4>)
 80007e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007ea:	4b22      	ldr	r3, [pc, #136]	@ (8000874 <MX_GPIO_Init+0xc4>)
 80007ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007f2:	60fb      	str	r3, [r7, #12]
 80007f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f6:	4b1f      	ldr	r3, [pc, #124]	@ (8000874 <MX_GPIO_Init+0xc4>)
 80007f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007fa:	4a1e      	ldr	r2, [pc, #120]	@ (8000874 <MX_GPIO_Init+0xc4>)
 80007fc:	f043 0301 	orr.w	r3, r3, #1
 8000800:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000802:	4b1c      	ldr	r3, [pc, #112]	@ (8000874 <MX_GPIO_Init+0xc4>)
 8000804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000806:	f003 0301 	and.w	r3, r3, #1
 800080a:	60bb      	str	r3, [r7, #8]
 800080c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800080e:	4b19      	ldr	r3, [pc, #100]	@ (8000874 <MX_GPIO_Init+0xc4>)
 8000810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000812:	4a18      	ldr	r2, [pc, #96]	@ (8000874 <MX_GPIO_Init+0xc4>)
 8000814:	f043 0302 	orr.w	r3, r3, #2
 8000818:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800081a:	4b16      	ldr	r3, [pc, #88]	@ (8000874 <MX_GPIO_Init+0xc4>)
 800081c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081e:	f003 0302 	and.w	r3, r3, #2
 8000822:	607b      	str	r3, [r7, #4]
 8000824:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000826:	2200      	movs	r2, #0
 8000828:	2120      	movs	r1, #32
 800082a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800082e:	f000 fde3 	bl	80013f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000832:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000836:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000838:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800083c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083e:	2300      	movs	r3, #0
 8000840:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000842:	f107 0314 	add.w	r3, r7, #20
 8000846:	4619      	mov	r1, r3
 8000848:	480b      	ldr	r0, [pc, #44]	@ (8000878 <MX_GPIO_Init+0xc8>)
 800084a:	f000 fc13 	bl	8001074 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800084e:	2320      	movs	r3, #32
 8000850:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000852:	2301      	movs	r3, #1
 8000854:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085a:	2300      	movs	r3, #0
 800085c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800085e:	f107 0314 	add.w	r3, r7, #20
 8000862:	4619      	mov	r1, r3
 8000864:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000868:	f000 fc04 	bl	8001074 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800086c:	bf00      	nop
 800086e:	3728      	adds	r7, #40	@ 0x28
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	40021000 	.word	0x40021000
 8000878:	48000800 	.word	0x48000800

0800087c <Led>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Led */
void Led(void const * argument)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b084      	sub	sp, #16
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  uint8_t signal;
  for (;;)
  {
    if (xQueueReceive(player_queue, &signal, 20) == pdPASS)
 8000884:	4b0d      	ldr	r3, [pc, #52]	@ (80008bc <Led+0x40>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	f107 010f 	add.w	r1, r7, #15
 800088c:	2214      	movs	r2, #20
 800088e:	4618      	mov	r0, r3
 8000890:	f003 fca8 	bl	80041e4 <xQueueReceive>
 8000894:	4603      	mov	r3, r0
 8000896:	2b01      	cmp	r3, #1
 8000898:	d1f4      	bne.n	8000884 <Led+0x8>
    {
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800089a:	2201      	movs	r2, #1
 800089c:	2120      	movs	r1, #32
 800089e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008a2:	f000 fda9 	bl	80013f8 <HAL_GPIO_WritePin>
      osDelay(200);  // LED visible 200ms
 80008a6:	20c8      	movs	r0, #200	@ 0xc8
 80008a8:	f003 fa0e 	bl	8003cc8 <osDelay>
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80008ac:	2200      	movs	r2, #0
 80008ae:	2120      	movs	r1, #32
 80008b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008b4:	f000 fda0 	bl	80013f8 <HAL_GPIO_WritePin>
    if (xQueueReceive(player_queue, &signal, 20) == pdPASS)
 80008b8:	e7e4      	b.n	8000884 <Led+0x8>
 80008ba:	bf00      	nop
 80008bc:	20000368 	.word	0x20000368

080008c0 <Game>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Game */
void Game(void const * argument)
{
 80008c0:	b5b0      	push	{r4, r5, r7, lr}
 80008c2:	b0a8      	sub	sp, #160	@ 0xa0
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  for (;;)
  {
    char msg[] = "Press on the button to start:\r\n";
 80008c8:	4b65      	ldr	r3, [pc, #404]	@ (8000a60 <Game+0x1a0>)
 80008ca:	f107 040c 	add.w	r4, r7, #12
 80008ce:	461d      	mov	r5, r3
 80008d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008d4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80008d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80008dc:	f107 030c 	add.w	r3, r7, #12
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff fc75 	bl	80001d0 <strlen>
 80008e6:	4603      	mov	r3, r0
 80008e8:	b29a      	uxth	r2, r3
 80008ea:	f107 010c 	add.w	r1, r7, #12
 80008ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80008f2:	485c      	ldr	r0, [pc, #368]	@ (8000a64 <Game+0x1a4>)
 80008f4:	f002 fbfe 	bl	80030f4 <HAL_UART_Transmit>

    uint8_t receive_data;
    int score = 0;
 80008f8:	2300      	movs	r3, #0
 80008fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    uint8_t led_signal = 1;
 80008fe:	2301      	movs	r3, #1
 8000900:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86

    // Attente d'un appui pour démarrer
    if (xQueueReceive(button_state_queue, &receive_data, portMAX_DELAY) == pdPASS)
 8000904:	4b58      	ldr	r3, [pc, #352]	@ (8000a68 <Game+0x1a8>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	f107 0187 	add.w	r1, r7, #135	@ 0x87
 800090c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000910:	4618      	mov	r0, r3
 8000912:	f003 fc67 	bl	80041e4 <xQueueReceive>
 8000916:	4603      	mov	r3, r0
 8000918:	2b01      	cmp	r3, #1
 800091a:	f040 809c 	bne.w	8000a56 <Game+0x196>
    {
      char start_msg[] = "The party starts !!!\r\n";
 800091e:	4b53      	ldr	r3, [pc, #332]	@ (8000a6c <Game+0x1ac>)
 8000920:	f107 046c 	add.w	r4, r7, #108	@ 0x6c
 8000924:	461d      	mov	r5, r3
 8000926:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000928:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800092a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800092e:	6020      	str	r0, [r4, #0]
 8000930:	3404      	adds	r4, #4
 8000932:	8021      	strh	r1, [r4, #0]
 8000934:	3402      	adds	r4, #2
 8000936:	0c0b      	lsrs	r3, r1, #16
 8000938:	7023      	strb	r3, [r4, #0]
      HAL_UART_Transmit(&huart2, (uint8_t*)start_msg, strlen(start_msg), HAL_MAX_DELAY);
 800093a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800093e:	4618      	mov	r0, r3
 8000940:	f7ff fc46 	bl	80001d0 <strlen>
 8000944:	4603      	mov	r3, r0
 8000946:	b29a      	uxth	r2, r3
 8000948:	f107 016c 	add.w	r1, r7, #108	@ 0x6c
 800094c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000950:	4844      	ldr	r0, [pc, #272]	@ (8000a64 <Game+0x1a4>)
 8000952:	f002 fbcf 	bl	80030f4 <HAL_UART_Transmit>

      uint32_t start_time = osKernelSysTick();
 8000956:	f003 f95b 	bl	8003c10 <osKernelSysTick>
 800095a:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
      uint32_t duration = 60000;  // 60 sec
 800095e:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8000962:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      uint32_t last_trigger = start_time;
 8000966:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800096a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

      while ((osKernelSysTick() - start_time) < duration)
 800096e:	e052      	b.n	8000a16 <Game+0x156>
      {
        uint32_t now = osKernelSysTick();
 8000970:	f003 f94e 	bl	8003c10 <osKernelSysTick>
 8000974:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c

        if ((now - last_trigger) >= 2000)
 8000978:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800097c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000980:	1ad3      	subs	r3, r2, r3
 8000982:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000986:	d343      	bcc.n	8000a10 <Game+0x150>
        {
          last_trigger = now;
 8000988:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800098c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98



          // Envoi du signal d’allumage LED
          xQueueSend(player_queue, &led_signal, 0);
 8000990:	4b37      	ldr	r3, [pc, #220]	@ (8000a70 <Game+0x1b0>)
 8000992:	6818      	ldr	r0, [r3, #0]
 8000994:	f107 0186 	add.w	r1, r7, #134	@ 0x86
 8000998:	2300      	movs	r3, #0
 800099a:	2200      	movs	r2, #0
 800099c:	f003 fb20 	bl	8003fe0 <xQueueGenericSend>

          // Attente possible de réponse dans les 500 ms
          uint32_t reaction_start = osKernelSysTick();
 80009a0:	f003 f936 	bl	8003c10 <osKernelSysTick>
 80009a4:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
          while ((osKernelSysTick() - reaction_start) < 500)
 80009a8:	e029      	b.n	80009fe <Game+0x13e>
          {
            if (xQueueReceive(button_state_queue, &receive_data, 0) == pdPASS)
 80009aa:	4b2f      	ldr	r3, [pc, #188]	@ (8000a68 <Game+0x1a8>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	f107 0187 	add.w	r1, r7, #135	@ 0x87
 80009b2:	2200      	movs	r2, #0
 80009b4:	4618      	mov	r0, r3
 80009b6:	f003 fc15 	bl	80041e4 <xQueueReceive>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b01      	cmp	r3, #1
 80009be:	d11b      	bne.n	80009f8 <Game+0x138>
            {
              score++;
 80009c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80009c4:	3301      	adds	r3, #1
 80009c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
              char score_msg[64];
              sprintf(score_msg, "Good! Score: %d\r\n", score);
 80009ca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009ce:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80009d2:	4928      	ldr	r1, [pc, #160]	@ (8000a74 <Game+0x1b4>)
 80009d4:	4618      	mov	r0, r3
 80009d6:	f005 f93f 	bl	8005c58 <siprintf>
              HAL_UART_Transmit(&huart2, (uint8_t*)score_msg, strlen(score_msg), HAL_MAX_DELAY);
 80009da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009de:	4618      	mov	r0, r3
 80009e0:	f7ff fbf6 	bl	80001d0 <strlen>
 80009e4:	4603      	mov	r3, r0
 80009e6:	b29a      	uxth	r2, r3
 80009e8:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80009ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009f0:	481c      	ldr	r0, [pc, #112]	@ (8000a64 <Game+0x1a4>)
 80009f2:	f002 fb7f 	bl	80030f4 <HAL_UART_Transmit>
              break;
 80009f6:	e00b      	b.n	8000a10 <Game+0x150>
            }
            osDelay(10); // Laisse du temps CPU
 80009f8:	200a      	movs	r0, #10
 80009fa:	f003 f965 	bl	8003cc8 <osDelay>
          while ((osKernelSysTick() - reaction_start) < 500)
 80009fe:	f003 f907 	bl	8003c10 <osKernelSysTick>
 8000a02:	4602      	mov	r2, r0
 8000a04:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000a08:	1ad3      	subs	r3, r2, r3
 8000a0a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000a0e:	d3cc      	bcc.n	80009aa <Game+0xea>
          }
        }

        osDelay(10); // Laisse la main aux autres tâches
 8000a10:	200a      	movs	r0, #10
 8000a12:	f003 f959 	bl	8003cc8 <osDelay>
      while ((osKernelSysTick() - start_time) < duration)
 8000a16:	f003 f8fb 	bl	8003c10 <osKernelSysTick>
 8000a1a:	4602      	mov	r2, r0
 8000a1c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000a20:	1ad3      	subs	r3, r2, r3
 8000a22:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000a26:	429a      	cmp	r2, r3
 8000a28:	d8a2      	bhi.n	8000970 <Game+0xb0>
      }

      char end_msg[64];
      sprintf(end_msg, "Game Over. Final score: %d\r\n", score);
 8000a2a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a2e:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8000a32:	4911      	ldr	r1, [pc, #68]	@ (8000a78 <Game+0x1b8>)
 8000a34:	4618      	mov	r0, r3
 8000a36:	f005 f90f 	bl	8005c58 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)end_msg, strlen(end_msg), HAL_MAX_DELAY);
 8000a3a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f7ff fbc6 	bl	80001d0 <strlen>
 8000a44:	4603      	mov	r3, r0
 8000a46:	b29a      	uxth	r2, r3
 8000a48:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8000a4c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a50:	4804      	ldr	r0, [pc, #16]	@ (8000a64 <Game+0x1a4>)
 8000a52:	f002 fb4f 	bl	80030f4 <HAL_UART_Transmit>
    }

    osDelay(100); // Petite pause avant prochain jeu
 8000a56:	2064      	movs	r0, #100	@ 0x64
 8000a58:	f003 f936 	bl	8003cc8 <osDelay>
  {
 8000a5c:	e734      	b.n	80008c8 <Game+0x8>
 8000a5e:	bf00      	nop
 8000a60:	0800664c 	.word	0x0800664c
 8000a64:	200002d0 	.word	0x200002d0
 8000a68:	20000364 	.word	0x20000364
 8000a6c:	0800666c 	.word	0x0800666c
 8000a70:	20000368 	.word	0x20000368
 8000a74:	08006618 	.word	0x08006618
 8000a78:	0800662c 	.word	0x0800662c

08000a7c <Button>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Button */
void Button(void const * argument)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b084      	sub	sp, #16
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  GPIO_PinState last_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8000a84:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a88:	4810      	ldr	r0, [pc, #64]	@ (8000acc <Button+0x50>)
 8000a8a:	f000 fc9d 	bl	80013c8 <HAL_GPIO_ReadPin>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	73fb      	strb	r3, [r7, #15]
  uint8_t event = 1;
 8000a92:	2301      	movs	r3, #1
 8000a94:	737b      	strb	r3, [r7, #13]

  for (;;)
  {
    GPIO_PinState current_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8000a96:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a9a:	480c      	ldr	r0, [pc, #48]	@ (8000acc <Button+0x50>)
 8000a9c:	f000 fc94 	bl	80013c8 <HAL_GPIO_ReadPin>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	73bb      	strb	r3, [r7, #14]

    if (current_state == GPIO_PIN_RESET && last_state == GPIO_PIN_SET)
 8000aa4:	7bbb      	ldrb	r3, [r7, #14]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d10a      	bne.n	8000ac0 <Button+0x44>
 8000aaa:	7bfb      	ldrb	r3, [r7, #15]
 8000aac:	2b01      	cmp	r3, #1
 8000aae:	d107      	bne.n	8000ac0 <Button+0x44>
    {
      xQueueSend(button_state_queue, &event, 0); // Appui détecté
 8000ab0:	4b07      	ldr	r3, [pc, #28]	@ (8000ad0 <Button+0x54>)
 8000ab2:	6818      	ldr	r0, [r3, #0]
 8000ab4:	f107 010d 	add.w	r1, r7, #13
 8000ab8:	2300      	movs	r3, #0
 8000aba:	2200      	movs	r2, #0
 8000abc:	f003 fa90 	bl	8003fe0 <xQueueGenericSend>
    }

    last_state = current_state;
 8000ac0:	7bbb      	ldrb	r3, [r7, #14]
 8000ac2:	73fb      	strb	r3, [r7, #15]
    osDelay(10); // Anti-rebond logiciel
 8000ac4:	200a      	movs	r0, #10
 8000ac6:	f003 f8ff 	bl	8003cc8 <osDelay>
  {
 8000aca:	e7e4      	b.n	8000a96 <Button+0x1a>
 8000acc:	48000800 	.word	0x48000800
 8000ad0:	20000364 	.word	0x20000364

08000ad4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a04      	ldr	r2, [pc, #16]	@ (8000af4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d101      	bne.n	8000aea <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000ae6:	f000 f9c3 	bl	8000e70 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000aea:	bf00      	nop
 8000aec:	3708      	adds	r7, #8
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	40001000 	.word	0x40001000

08000af8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000afc:	b672      	cpsid	i
}
 8000afe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b00:	bf00      	nop
 8000b02:	e7fd      	b.n	8000b00 <Error_Handler+0x8>

08000b04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b0a:	4b11      	ldr	r3, [pc, #68]	@ (8000b50 <HAL_MspInit+0x4c>)
 8000b0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b0e:	4a10      	ldr	r2, [pc, #64]	@ (8000b50 <HAL_MspInit+0x4c>)
 8000b10:	f043 0301 	orr.w	r3, r3, #1
 8000b14:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b16:	4b0e      	ldr	r3, [pc, #56]	@ (8000b50 <HAL_MspInit+0x4c>)
 8000b18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b1a:	f003 0301 	and.w	r3, r3, #1
 8000b1e:	607b      	str	r3, [r7, #4]
 8000b20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b22:	4b0b      	ldr	r3, [pc, #44]	@ (8000b50 <HAL_MspInit+0x4c>)
 8000b24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b26:	4a0a      	ldr	r2, [pc, #40]	@ (8000b50 <HAL_MspInit+0x4c>)
 8000b28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b2e:	4b08      	ldr	r3, [pc, #32]	@ (8000b50 <HAL_MspInit+0x4c>)
 8000b30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b36:	603b      	str	r3, [r7, #0]
 8000b38:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	210f      	movs	r1, #15
 8000b3e:	f06f 0001 	mvn.w	r0, #1
 8000b42:	f000 fa6d 	bl	8001020 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b46:	bf00      	nop
 8000b48:	3708      	adds	r7, #8
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	40021000 	.word	0x40021000

08000b54 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b0ac      	sub	sp, #176	@ 0xb0
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b5c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b60:	2200      	movs	r2, #0
 8000b62:	601a      	str	r2, [r3, #0]
 8000b64:	605a      	str	r2, [r3, #4]
 8000b66:	609a      	str	r2, [r3, #8]
 8000b68:	60da      	str	r2, [r3, #12]
 8000b6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b6c:	f107 0314 	add.w	r3, r7, #20
 8000b70:	2288      	movs	r2, #136	@ 0x88
 8000b72:	2100      	movs	r1, #0
 8000b74:	4618      	mov	r0, r3
 8000b76:	f005 f891 	bl	8005c9c <memset>
  if(huart->Instance==USART2)
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4a21      	ldr	r2, [pc, #132]	@ (8000c04 <HAL_UART_MspInit+0xb0>)
 8000b80:	4293      	cmp	r3, r2
 8000b82:	d13b      	bne.n	8000bfc <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b84:	2302      	movs	r3, #2
 8000b86:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b8c:	f107 0314 	add.w	r3, r7, #20
 8000b90:	4618      	mov	r0, r3
 8000b92:	f001 fadf 	bl	8002154 <HAL_RCCEx_PeriphCLKConfig>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b9c:	f7ff ffac 	bl	8000af8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ba0:	4b19      	ldr	r3, [pc, #100]	@ (8000c08 <HAL_UART_MspInit+0xb4>)
 8000ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ba4:	4a18      	ldr	r2, [pc, #96]	@ (8000c08 <HAL_UART_MspInit+0xb4>)
 8000ba6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000baa:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bac:	4b16      	ldr	r3, [pc, #88]	@ (8000c08 <HAL_UART_MspInit+0xb4>)
 8000bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bb4:	613b      	str	r3, [r7, #16]
 8000bb6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb8:	4b13      	ldr	r3, [pc, #76]	@ (8000c08 <HAL_UART_MspInit+0xb4>)
 8000bba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bbc:	4a12      	ldr	r2, [pc, #72]	@ (8000c08 <HAL_UART_MspInit+0xb4>)
 8000bbe:	f043 0301 	orr.w	r3, r3, #1
 8000bc2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bc4:	4b10      	ldr	r3, [pc, #64]	@ (8000c08 <HAL_UART_MspInit+0xb4>)
 8000bc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bc8:	f003 0301 	and.w	r3, r3, #1
 8000bcc:	60fb      	str	r3, [r7, #12]
 8000bce:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000bd0:	230c      	movs	r3, #12
 8000bd2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000be2:	2303      	movs	r3, #3
 8000be4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000be8:	2307      	movs	r3, #7
 8000bea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bee:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bf8:	f000 fa3c 	bl	8001074 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000bfc:	bf00      	nop
 8000bfe:	37b0      	adds	r7, #176	@ 0xb0
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	40004400 	.word	0x40004400
 8000c08:	40021000 	.word	0x40021000

08000c0c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b08e      	sub	sp, #56	@ 0x38
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000c14:	2300      	movs	r3, #0
 8000c16:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c1a:	4b34      	ldr	r3, [pc, #208]	@ (8000cec <HAL_InitTick+0xe0>)
 8000c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c1e:	4a33      	ldr	r2, [pc, #204]	@ (8000cec <HAL_InitTick+0xe0>)
 8000c20:	f043 0310 	orr.w	r3, r3, #16
 8000c24:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c26:	4b31      	ldr	r3, [pc, #196]	@ (8000cec <HAL_InitTick+0xe0>)
 8000c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c2a:	f003 0310 	and.w	r3, r3, #16
 8000c2e:	60fb      	str	r3, [r7, #12]
 8000c30:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c32:	f107 0210 	add.w	r2, r7, #16
 8000c36:	f107 0314 	add.w	r3, r7, #20
 8000c3a:	4611      	mov	r1, r2
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f001 f9f7 	bl	8002030 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000c42:	6a3b      	ldr	r3, [r7, #32]
 8000c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000c46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d103      	bne.n	8000c54 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c4c:	f001 f9c4 	bl	8001fd8 <HAL_RCC_GetPCLK1Freq>
 8000c50:	6378      	str	r0, [r7, #52]	@ 0x34
 8000c52:	e004      	b.n	8000c5e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000c54:	f001 f9c0 	bl	8001fd8 <HAL_RCC_GetPCLK1Freq>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	005b      	lsls	r3, r3, #1
 8000c5c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c60:	4a23      	ldr	r2, [pc, #140]	@ (8000cf0 <HAL_InitTick+0xe4>)
 8000c62:	fba2 2303 	umull	r2, r3, r2, r3
 8000c66:	0c9b      	lsrs	r3, r3, #18
 8000c68:	3b01      	subs	r3, #1
 8000c6a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c6c:	4b21      	ldr	r3, [pc, #132]	@ (8000cf4 <HAL_InitTick+0xe8>)
 8000c6e:	4a22      	ldr	r2, [pc, #136]	@ (8000cf8 <HAL_InitTick+0xec>)
 8000c70:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000c72:	4b20      	ldr	r3, [pc, #128]	@ (8000cf4 <HAL_InitTick+0xe8>)
 8000c74:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c78:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000c7a:	4a1e      	ldr	r2, [pc, #120]	@ (8000cf4 <HAL_InitTick+0xe8>)
 8000c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c7e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000c80:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf4 <HAL_InitTick+0xe8>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c86:	4b1b      	ldr	r3, [pc, #108]	@ (8000cf4 <HAL_InitTick+0xe8>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c8c:	4b19      	ldr	r3, [pc, #100]	@ (8000cf4 <HAL_InitTick+0xe8>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000c92:	4818      	ldr	r0, [pc, #96]	@ (8000cf4 <HAL_InitTick+0xe8>)
 8000c94:	f001 ff1a 	bl	8002acc <HAL_TIM_Base_Init>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000c9e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d11b      	bne.n	8000cde <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000ca6:	4813      	ldr	r0, [pc, #76]	@ (8000cf4 <HAL_InitTick+0xe8>)
 8000ca8:	f001 ff72 	bl	8002b90 <HAL_TIM_Base_Start_IT>
 8000cac:	4603      	mov	r3, r0
 8000cae:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000cb2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d111      	bne.n	8000cde <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000cba:	2036      	movs	r0, #54	@ 0x36
 8000cbc:	f000 f9cc 	bl	8001058 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2b0f      	cmp	r3, #15
 8000cc4:	d808      	bhi.n	8000cd8 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	6879      	ldr	r1, [r7, #4]
 8000cca:	2036      	movs	r0, #54	@ 0x36
 8000ccc:	f000 f9a8 	bl	8001020 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cd0:	4a0a      	ldr	r2, [pc, #40]	@ (8000cfc <HAL_InitTick+0xf0>)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	6013      	str	r3, [r2, #0]
 8000cd6:	e002      	b.n	8000cde <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000cde:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3738      	adds	r7, #56	@ 0x38
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	40021000 	.word	0x40021000
 8000cf0:	431bde83 	.word	0x431bde83
 8000cf4:	2000036c 	.word	0x2000036c
 8000cf8:	40001000 	.word	0x40001000
 8000cfc:	20000004 	.word	0x20000004

08000d00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d04:	bf00      	nop
 8000d06:	e7fd      	b.n	8000d04 <NMI_Handler+0x4>

08000d08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d0c:	bf00      	nop
 8000d0e:	e7fd      	b.n	8000d0c <HardFault_Handler+0x4>

08000d10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d14:	bf00      	nop
 8000d16:	e7fd      	b.n	8000d14 <MemManage_Handler+0x4>

08000d18 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d1c:	bf00      	nop
 8000d1e:	e7fd      	b.n	8000d1c <BusFault_Handler+0x4>

08000d20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d24:	bf00      	nop
 8000d26:	e7fd      	b.n	8000d24 <UsageFault_Handler+0x4>

08000d28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d2c:	bf00      	nop
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
	...

08000d38 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d3c:	4802      	ldr	r0, [pc, #8]	@ (8000d48 <TIM6_DAC_IRQHandler+0x10>)
 8000d3e:	f001 ff97 	bl	8002c70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000d42:	bf00      	nop
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	2000036c 	.word	0x2000036c

08000d4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b086      	sub	sp, #24
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d54:	4a14      	ldr	r2, [pc, #80]	@ (8000da8 <_sbrk+0x5c>)
 8000d56:	4b15      	ldr	r3, [pc, #84]	@ (8000dac <_sbrk+0x60>)
 8000d58:	1ad3      	subs	r3, r2, r3
 8000d5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d60:	4b13      	ldr	r3, [pc, #76]	@ (8000db0 <_sbrk+0x64>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d102      	bne.n	8000d6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d68:	4b11      	ldr	r3, [pc, #68]	@ (8000db0 <_sbrk+0x64>)
 8000d6a:	4a12      	ldr	r2, [pc, #72]	@ (8000db4 <_sbrk+0x68>)
 8000d6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d6e:	4b10      	ldr	r3, [pc, #64]	@ (8000db0 <_sbrk+0x64>)
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	4413      	add	r3, r2
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	d207      	bcs.n	8000d8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d7c:	f004 ff96 	bl	8005cac <__errno>
 8000d80:	4603      	mov	r3, r0
 8000d82:	220c      	movs	r2, #12
 8000d84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d8a:	e009      	b.n	8000da0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d8c:	4b08      	ldr	r3, [pc, #32]	@ (8000db0 <_sbrk+0x64>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d92:	4b07      	ldr	r3, [pc, #28]	@ (8000db0 <_sbrk+0x64>)
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4413      	add	r3, r2
 8000d9a:	4a05      	ldr	r2, [pc, #20]	@ (8000db0 <_sbrk+0x64>)
 8000d9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d9e:	68fb      	ldr	r3, [r7, #12]
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3718      	adds	r7, #24
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	20018000 	.word	0x20018000
 8000dac:	00000400 	.word	0x00000400
 8000db0:	200003b8 	.word	0x200003b8
 8000db4:	20001218 	.word	0x20001218

08000db8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000dbc:	4b06      	ldr	r3, [pc, #24]	@ (8000dd8 <SystemInit+0x20>)
 8000dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dc2:	4a05      	ldr	r2, [pc, #20]	@ (8000dd8 <SystemInit+0x20>)
 8000dc4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000dc8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000dcc:	bf00      	nop
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop
 8000dd8:	e000ed00 	.word	0xe000ed00

08000ddc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000ddc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e14 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000de0:	f7ff ffea 	bl	8000db8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000de4:	480c      	ldr	r0, [pc, #48]	@ (8000e18 <LoopForever+0x6>)
  ldr r1, =_edata
 8000de6:	490d      	ldr	r1, [pc, #52]	@ (8000e1c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000de8:	4a0d      	ldr	r2, [pc, #52]	@ (8000e20 <LoopForever+0xe>)
  movs r3, #0
 8000dea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dec:	e002      	b.n	8000df4 <LoopCopyDataInit>

08000dee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000df0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000df2:	3304      	adds	r3, #4

08000df4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000df4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000df6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000df8:	d3f9      	bcc.n	8000dee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dfa:	4a0a      	ldr	r2, [pc, #40]	@ (8000e24 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000dfc:	4c0a      	ldr	r4, [pc, #40]	@ (8000e28 <LoopForever+0x16>)
  movs r3, #0
 8000dfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e00:	e001      	b.n	8000e06 <LoopFillZerobss>

08000e02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e04:	3204      	adds	r2, #4

08000e06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e08:	d3fb      	bcc.n	8000e02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e0a:	f004 ff55 	bl	8005cb8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e0e:	f7ff fbe7 	bl	80005e0 <main>

08000e12 <LoopForever>:

LoopForever:
    b LoopForever
 8000e12:	e7fe      	b.n	8000e12 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000e14:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000e18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e1c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000e20:	08006718 	.word	0x08006718
  ldr r2, =_sbss
 8000e24:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000e28:	20001214 	.word	0x20001214

08000e2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e2c:	e7fe      	b.n	8000e2c <ADC1_2_IRQHandler>
	...

08000e30 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e36:	2300      	movs	r3, #0
 8000e38:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000e6c <HAL_Init+0x3c>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4a0b      	ldr	r2, [pc, #44]	@ (8000e6c <HAL_Init+0x3c>)
 8000e40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e44:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e46:	2003      	movs	r0, #3
 8000e48:	f000 f8df 	bl	800100a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e4c:	200f      	movs	r0, #15
 8000e4e:	f7ff fedd 	bl	8000c0c <HAL_InitTick>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d002      	beq.n	8000e5e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	71fb      	strb	r3, [r7, #7]
 8000e5c:	e001      	b.n	8000e62 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e5e:	f7ff fe51 	bl	8000b04 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e62:	79fb      	ldrb	r3, [r7, #7]
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3708      	adds	r7, #8
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	40022000 	.word	0x40022000

08000e70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e74:	4b06      	ldr	r3, [pc, #24]	@ (8000e90 <HAL_IncTick+0x20>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	461a      	mov	r2, r3
 8000e7a:	4b06      	ldr	r3, [pc, #24]	@ (8000e94 <HAL_IncTick+0x24>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4413      	add	r3, r2
 8000e80:	4a04      	ldr	r2, [pc, #16]	@ (8000e94 <HAL_IncTick+0x24>)
 8000e82:	6013      	str	r3, [r2, #0]
}
 8000e84:	bf00      	nop
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	20000008 	.word	0x20000008
 8000e94:	200003bc 	.word	0x200003bc

08000e98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e9c:	4b03      	ldr	r3, [pc, #12]	@ (8000eac <HAL_GetTick+0x14>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	200003bc 	.word	0x200003bc

08000eb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ec6:	68ba      	ldr	r2, [r7, #8]
 8000ec8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ecc:	4013      	ands	r3, r2
 8000ece:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ed8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000edc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ee0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ee2:	4a04      	ldr	r2, [pc, #16]	@ (8000ef4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	60d3      	str	r3, [r2, #12]
}
 8000ee8:	bf00      	nop
 8000eea:	3714      	adds	r7, #20
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr
 8000ef4:	e000ed00 	.word	0xe000ed00

08000ef8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000efc:	4b04      	ldr	r3, [pc, #16]	@ (8000f10 <__NVIC_GetPriorityGrouping+0x18>)
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	0a1b      	lsrs	r3, r3, #8
 8000f02:	f003 0307 	and.w	r3, r3, #7
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	e000ed00 	.word	0xe000ed00

08000f14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	db0b      	blt.n	8000f3e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	f003 021f 	and.w	r2, r3, #31
 8000f2c:	4907      	ldr	r1, [pc, #28]	@ (8000f4c <__NVIC_EnableIRQ+0x38>)
 8000f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f32:	095b      	lsrs	r3, r3, #5
 8000f34:	2001      	movs	r0, #1
 8000f36:	fa00 f202 	lsl.w	r2, r0, r2
 8000f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f3e:	bf00      	nop
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	e000e100 	.word	0xe000e100

08000f50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	6039      	str	r1, [r7, #0]
 8000f5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	db0a      	blt.n	8000f7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	490c      	ldr	r1, [pc, #48]	@ (8000f9c <__NVIC_SetPriority+0x4c>)
 8000f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6e:	0112      	lsls	r2, r2, #4
 8000f70:	b2d2      	uxtb	r2, r2
 8000f72:	440b      	add	r3, r1
 8000f74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f78:	e00a      	b.n	8000f90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	b2da      	uxtb	r2, r3
 8000f7e:	4908      	ldr	r1, [pc, #32]	@ (8000fa0 <__NVIC_SetPriority+0x50>)
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	f003 030f 	and.w	r3, r3, #15
 8000f86:	3b04      	subs	r3, #4
 8000f88:	0112      	lsls	r2, r2, #4
 8000f8a:	b2d2      	uxtb	r2, r2
 8000f8c:	440b      	add	r3, r1
 8000f8e:	761a      	strb	r2, [r3, #24]
}
 8000f90:	bf00      	nop
 8000f92:	370c      	adds	r7, #12
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr
 8000f9c:	e000e100 	.word	0xe000e100
 8000fa0:	e000ed00 	.word	0xe000ed00

08000fa4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b089      	sub	sp, #36	@ 0x24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	60b9      	str	r1, [r7, #8]
 8000fae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	f003 0307 	and.w	r3, r3, #7
 8000fb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	f1c3 0307 	rsb	r3, r3, #7
 8000fbe:	2b04      	cmp	r3, #4
 8000fc0:	bf28      	it	cs
 8000fc2:	2304      	movcs	r3, #4
 8000fc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	3304      	adds	r3, #4
 8000fca:	2b06      	cmp	r3, #6
 8000fcc:	d902      	bls.n	8000fd4 <NVIC_EncodePriority+0x30>
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	3b03      	subs	r3, #3
 8000fd2:	e000      	b.n	8000fd6 <NVIC_EncodePriority+0x32>
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000fdc:	69bb      	ldr	r3, [r7, #24]
 8000fde:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe2:	43da      	mvns	r2, r3
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	401a      	ands	r2, r3
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ff6:	43d9      	mvns	r1, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ffc:	4313      	orrs	r3, r2
         );
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3724      	adds	r7, #36	@ 0x24
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr

0800100a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800100a:	b580      	push	{r7, lr}
 800100c:	b082      	sub	sp, #8
 800100e:	af00      	add	r7, sp, #0
 8001010:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001012:	6878      	ldr	r0, [r7, #4]
 8001014:	f7ff ff4c 	bl	8000eb0 <__NVIC_SetPriorityGrouping>
}
 8001018:	bf00      	nop
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}

08001020 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b086      	sub	sp, #24
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	607a      	str	r2, [r7, #4]
 800102c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800102e:	2300      	movs	r3, #0
 8001030:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001032:	f7ff ff61 	bl	8000ef8 <__NVIC_GetPriorityGrouping>
 8001036:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001038:	687a      	ldr	r2, [r7, #4]
 800103a:	68b9      	ldr	r1, [r7, #8]
 800103c:	6978      	ldr	r0, [r7, #20]
 800103e:	f7ff ffb1 	bl	8000fa4 <NVIC_EncodePriority>
 8001042:	4602      	mov	r2, r0
 8001044:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001048:	4611      	mov	r1, r2
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff ff80 	bl	8000f50 <__NVIC_SetPriority>
}
 8001050:	bf00      	nop
 8001052:	3718      	adds	r7, #24
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}

08001058 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	4603      	mov	r3, r0
 8001060:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff ff54 	bl	8000f14 <__NVIC_EnableIRQ>
}
 800106c:	bf00      	nop
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001074:	b480      	push	{r7}
 8001076:	b087      	sub	sp, #28
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800107e:	2300      	movs	r3, #0
 8001080:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001082:	e17f      	b.n	8001384 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	2101      	movs	r1, #1
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	fa01 f303 	lsl.w	r3, r1, r3
 8001090:	4013      	ands	r3, r2
 8001092:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	2b00      	cmp	r3, #0
 8001098:	f000 8171 	beq.w	800137e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f003 0303 	and.w	r3, r3, #3
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d005      	beq.n	80010b4 <HAL_GPIO_Init+0x40>
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	f003 0303 	and.w	r3, r3, #3
 80010b0:	2b02      	cmp	r3, #2
 80010b2:	d130      	bne.n	8001116 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	689b      	ldr	r3, [r3, #8]
 80010b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	2203      	movs	r2, #3
 80010c0:	fa02 f303 	lsl.w	r3, r2, r3
 80010c4:	43db      	mvns	r3, r3
 80010c6:	693a      	ldr	r2, [r7, #16]
 80010c8:	4013      	ands	r3, r2
 80010ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	68da      	ldr	r2, [r3, #12]
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	005b      	lsls	r3, r3, #1
 80010d4:	fa02 f303 	lsl.w	r3, r2, r3
 80010d8:	693a      	ldr	r2, [r7, #16]
 80010da:	4313      	orrs	r3, r2
 80010dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	693a      	ldr	r2, [r7, #16]
 80010e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010ea:	2201      	movs	r2, #1
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	fa02 f303 	lsl.w	r3, r2, r3
 80010f2:	43db      	mvns	r3, r3
 80010f4:	693a      	ldr	r2, [r7, #16]
 80010f6:	4013      	ands	r3, r2
 80010f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	091b      	lsrs	r3, r3, #4
 8001100:	f003 0201 	and.w	r2, r3, #1
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	fa02 f303 	lsl.w	r3, r2, r3
 800110a:	693a      	ldr	r2, [r7, #16]
 800110c:	4313      	orrs	r3, r2
 800110e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	f003 0303 	and.w	r3, r3, #3
 800111e:	2b03      	cmp	r3, #3
 8001120:	d118      	bne.n	8001154 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001126:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001128:	2201      	movs	r2, #1
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	fa02 f303 	lsl.w	r3, r2, r3
 8001130:	43db      	mvns	r3, r3
 8001132:	693a      	ldr	r2, [r7, #16]
 8001134:	4013      	ands	r3, r2
 8001136:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	08db      	lsrs	r3, r3, #3
 800113e:	f003 0201 	and.w	r2, r3, #1
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	fa02 f303 	lsl.w	r3, r2, r3
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	4313      	orrs	r3, r2
 800114c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	693a      	ldr	r2, [r7, #16]
 8001152:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f003 0303 	and.w	r3, r3, #3
 800115c:	2b03      	cmp	r3, #3
 800115e:	d017      	beq.n	8001190 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	68db      	ldr	r3, [r3, #12]
 8001164:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	2203      	movs	r2, #3
 800116c:	fa02 f303 	lsl.w	r3, r2, r3
 8001170:	43db      	mvns	r3, r3
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	4013      	ands	r3, r2
 8001176:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	689a      	ldr	r2, [r3, #8]
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	005b      	lsls	r3, r3, #1
 8001180:	fa02 f303 	lsl.w	r3, r2, r3
 8001184:	693a      	ldr	r2, [r7, #16]
 8001186:	4313      	orrs	r3, r2
 8001188:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	693a      	ldr	r2, [r7, #16]
 800118e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	f003 0303 	and.w	r3, r3, #3
 8001198:	2b02      	cmp	r3, #2
 800119a:	d123      	bne.n	80011e4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	08da      	lsrs	r2, r3, #3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	3208      	adds	r2, #8
 80011a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	f003 0307 	and.w	r3, r3, #7
 80011b0:	009b      	lsls	r3, r3, #2
 80011b2:	220f      	movs	r2, #15
 80011b4:	fa02 f303 	lsl.w	r3, r2, r3
 80011b8:	43db      	mvns	r3, r3
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	4013      	ands	r3, r2
 80011be:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	691a      	ldr	r2, [r3, #16]
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	f003 0307 	and.w	r3, r3, #7
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	fa02 f303 	lsl.w	r3, r2, r3
 80011d0:	693a      	ldr	r2, [r7, #16]
 80011d2:	4313      	orrs	r3, r2
 80011d4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	08da      	lsrs	r2, r3, #3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	3208      	adds	r2, #8
 80011de:	6939      	ldr	r1, [r7, #16]
 80011e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	2203      	movs	r2, #3
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	43db      	mvns	r3, r3
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	4013      	ands	r3, r2
 80011fa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	f003 0203 	and.w	r2, r3, #3
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	005b      	lsls	r3, r3, #1
 8001208:	fa02 f303 	lsl.w	r3, r2, r3
 800120c:	693a      	ldr	r2, [r7, #16]
 800120e:	4313      	orrs	r3, r2
 8001210:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	693a      	ldr	r2, [r7, #16]
 8001216:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001220:	2b00      	cmp	r3, #0
 8001222:	f000 80ac 	beq.w	800137e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001226:	4b5f      	ldr	r3, [pc, #380]	@ (80013a4 <HAL_GPIO_Init+0x330>)
 8001228:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800122a:	4a5e      	ldr	r2, [pc, #376]	@ (80013a4 <HAL_GPIO_Init+0x330>)
 800122c:	f043 0301 	orr.w	r3, r3, #1
 8001230:	6613      	str	r3, [r2, #96]	@ 0x60
 8001232:	4b5c      	ldr	r3, [pc, #368]	@ (80013a4 <HAL_GPIO_Init+0x330>)
 8001234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	60bb      	str	r3, [r7, #8]
 800123c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800123e:	4a5a      	ldr	r2, [pc, #360]	@ (80013a8 <HAL_GPIO_Init+0x334>)
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	089b      	lsrs	r3, r3, #2
 8001244:	3302      	adds	r3, #2
 8001246:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800124a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	f003 0303 	and.w	r3, r3, #3
 8001252:	009b      	lsls	r3, r3, #2
 8001254:	220f      	movs	r2, #15
 8001256:	fa02 f303 	lsl.w	r3, r2, r3
 800125a:	43db      	mvns	r3, r3
 800125c:	693a      	ldr	r2, [r7, #16]
 800125e:	4013      	ands	r3, r2
 8001260:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001268:	d025      	beq.n	80012b6 <HAL_GPIO_Init+0x242>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4a4f      	ldr	r2, [pc, #316]	@ (80013ac <HAL_GPIO_Init+0x338>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d01f      	beq.n	80012b2 <HAL_GPIO_Init+0x23e>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4a4e      	ldr	r2, [pc, #312]	@ (80013b0 <HAL_GPIO_Init+0x33c>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d019      	beq.n	80012ae <HAL_GPIO_Init+0x23a>
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4a4d      	ldr	r2, [pc, #308]	@ (80013b4 <HAL_GPIO_Init+0x340>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d013      	beq.n	80012aa <HAL_GPIO_Init+0x236>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	4a4c      	ldr	r2, [pc, #304]	@ (80013b8 <HAL_GPIO_Init+0x344>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d00d      	beq.n	80012a6 <HAL_GPIO_Init+0x232>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4a4b      	ldr	r2, [pc, #300]	@ (80013bc <HAL_GPIO_Init+0x348>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d007      	beq.n	80012a2 <HAL_GPIO_Init+0x22e>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	4a4a      	ldr	r2, [pc, #296]	@ (80013c0 <HAL_GPIO_Init+0x34c>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d101      	bne.n	800129e <HAL_GPIO_Init+0x22a>
 800129a:	2306      	movs	r3, #6
 800129c:	e00c      	b.n	80012b8 <HAL_GPIO_Init+0x244>
 800129e:	2307      	movs	r3, #7
 80012a0:	e00a      	b.n	80012b8 <HAL_GPIO_Init+0x244>
 80012a2:	2305      	movs	r3, #5
 80012a4:	e008      	b.n	80012b8 <HAL_GPIO_Init+0x244>
 80012a6:	2304      	movs	r3, #4
 80012a8:	e006      	b.n	80012b8 <HAL_GPIO_Init+0x244>
 80012aa:	2303      	movs	r3, #3
 80012ac:	e004      	b.n	80012b8 <HAL_GPIO_Init+0x244>
 80012ae:	2302      	movs	r3, #2
 80012b0:	e002      	b.n	80012b8 <HAL_GPIO_Init+0x244>
 80012b2:	2301      	movs	r3, #1
 80012b4:	e000      	b.n	80012b8 <HAL_GPIO_Init+0x244>
 80012b6:	2300      	movs	r3, #0
 80012b8:	697a      	ldr	r2, [r7, #20]
 80012ba:	f002 0203 	and.w	r2, r2, #3
 80012be:	0092      	lsls	r2, r2, #2
 80012c0:	4093      	lsls	r3, r2
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	4313      	orrs	r3, r2
 80012c6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012c8:	4937      	ldr	r1, [pc, #220]	@ (80013a8 <HAL_GPIO_Init+0x334>)
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	089b      	lsrs	r3, r3, #2
 80012ce:	3302      	adds	r3, #2
 80012d0:	693a      	ldr	r2, [r7, #16]
 80012d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012d6:	4b3b      	ldr	r3, [pc, #236]	@ (80013c4 <HAL_GPIO_Init+0x350>)
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	43db      	mvns	r3, r3
 80012e0:	693a      	ldr	r2, [r7, #16]
 80012e2:	4013      	ands	r3, r2
 80012e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d003      	beq.n	80012fa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	4313      	orrs	r3, r2
 80012f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80012fa:	4a32      	ldr	r2, [pc, #200]	@ (80013c4 <HAL_GPIO_Init+0x350>)
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001300:	4b30      	ldr	r3, [pc, #192]	@ (80013c4 <HAL_GPIO_Init+0x350>)
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	43db      	mvns	r3, r3
 800130a:	693a      	ldr	r2, [r7, #16]
 800130c:	4013      	ands	r3, r2
 800130e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001318:	2b00      	cmp	r3, #0
 800131a:	d003      	beq.n	8001324 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800131c:	693a      	ldr	r2, [r7, #16]
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	4313      	orrs	r3, r2
 8001322:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001324:	4a27      	ldr	r2, [pc, #156]	@ (80013c4 <HAL_GPIO_Init+0x350>)
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800132a:	4b26      	ldr	r3, [pc, #152]	@ (80013c4 <HAL_GPIO_Init+0x350>)
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	43db      	mvns	r3, r3
 8001334:	693a      	ldr	r2, [r7, #16]
 8001336:	4013      	ands	r3, r2
 8001338:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001342:	2b00      	cmp	r3, #0
 8001344:	d003      	beq.n	800134e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001346:	693a      	ldr	r2, [r7, #16]
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	4313      	orrs	r3, r2
 800134c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800134e:	4a1d      	ldr	r2, [pc, #116]	@ (80013c4 <HAL_GPIO_Init+0x350>)
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001354:	4b1b      	ldr	r3, [pc, #108]	@ (80013c4 <HAL_GPIO_Init+0x350>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	43db      	mvns	r3, r3
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	4013      	ands	r3, r2
 8001362:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800136c:	2b00      	cmp	r3, #0
 800136e:	d003      	beq.n	8001378 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001370:	693a      	ldr	r2, [r7, #16]
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	4313      	orrs	r3, r2
 8001376:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001378:	4a12      	ldr	r2, [pc, #72]	@ (80013c4 <HAL_GPIO_Init+0x350>)
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	3301      	adds	r3, #1
 8001382:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	fa22 f303 	lsr.w	r3, r2, r3
 800138e:	2b00      	cmp	r3, #0
 8001390:	f47f ae78 	bne.w	8001084 <HAL_GPIO_Init+0x10>
  }
}
 8001394:	bf00      	nop
 8001396:	bf00      	nop
 8001398:	371c      	adds	r7, #28
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	40021000 	.word	0x40021000
 80013a8:	40010000 	.word	0x40010000
 80013ac:	48000400 	.word	0x48000400
 80013b0:	48000800 	.word	0x48000800
 80013b4:	48000c00 	.word	0x48000c00
 80013b8:	48001000 	.word	0x48001000
 80013bc:	48001400 	.word	0x48001400
 80013c0:	48001800 	.word	0x48001800
 80013c4:	40010400 	.word	0x40010400

080013c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b085      	sub	sp, #20
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	460b      	mov	r3, r1
 80013d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	691a      	ldr	r2, [r3, #16]
 80013d8:	887b      	ldrh	r3, [r7, #2]
 80013da:	4013      	ands	r3, r2
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d002      	beq.n	80013e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80013e0:	2301      	movs	r3, #1
 80013e2:	73fb      	strb	r3, [r7, #15]
 80013e4:	e001      	b.n	80013ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80013e6:	2300      	movs	r3, #0
 80013e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80013ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3714      	adds	r7, #20
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr

080013f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	460b      	mov	r3, r1
 8001402:	807b      	strh	r3, [r7, #2]
 8001404:	4613      	mov	r3, r2
 8001406:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001408:	787b      	ldrb	r3, [r7, #1]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d003      	beq.n	8001416 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800140e:	887a      	ldrh	r2, [r7, #2]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001414:	e002      	b.n	800141c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001416:	887a      	ldrh	r2, [r7, #2]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800141c:	bf00      	nop
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr

08001428 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800142c:	4b04      	ldr	r3, [pc, #16]	@ (8001440 <HAL_PWREx_GetVoltageRange+0x18>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001434:	4618      	mov	r0, r3
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	40007000 	.word	0x40007000

08001444 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001444:	b480      	push	{r7}
 8001446:	b085      	sub	sp, #20
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001452:	d130      	bne.n	80014b6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001454:	4b23      	ldr	r3, [pc, #140]	@ (80014e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800145c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001460:	d038      	beq.n	80014d4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001462:	4b20      	ldr	r3, [pc, #128]	@ (80014e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800146a:	4a1e      	ldr	r2, [pc, #120]	@ (80014e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800146c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001470:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001472:	4b1d      	ldr	r3, [pc, #116]	@ (80014e8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	2232      	movs	r2, #50	@ 0x32
 8001478:	fb02 f303 	mul.w	r3, r2, r3
 800147c:	4a1b      	ldr	r2, [pc, #108]	@ (80014ec <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800147e:	fba2 2303 	umull	r2, r3, r2, r3
 8001482:	0c9b      	lsrs	r3, r3, #18
 8001484:	3301      	adds	r3, #1
 8001486:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001488:	e002      	b.n	8001490 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	3b01      	subs	r3, #1
 800148e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001490:	4b14      	ldr	r3, [pc, #80]	@ (80014e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001492:	695b      	ldr	r3, [r3, #20]
 8001494:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001498:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800149c:	d102      	bne.n	80014a4 <HAL_PWREx_ControlVoltageScaling+0x60>
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d1f2      	bne.n	800148a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014a4:	4b0f      	ldr	r3, [pc, #60]	@ (80014e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014a6:	695b      	ldr	r3, [r3, #20]
 80014a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014b0:	d110      	bne.n	80014d4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80014b2:	2303      	movs	r3, #3
 80014b4:	e00f      	b.n	80014d6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80014b6:	4b0b      	ldr	r3, [pc, #44]	@ (80014e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80014be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014c2:	d007      	beq.n	80014d4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80014c4:	4b07      	ldr	r3, [pc, #28]	@ (80014e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80014cc:	4a05      	ldr	r2, [pc, #20]	@ (80014e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014d2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80014d4:	2300      	movs	r3, #0
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3714      	adds	r7, #20
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	40007000 	.word	0x40007000
 80014e8:	20000000 	.word	0x20000000
 80014ec:	431bde83 	.word	0x431bde83

080014f0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b088      	sub	sp, #32
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d101      	bne.n	8001502 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e3ca      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001502:	4b97      	ldr	r3, [pc, #604]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 8001504:	689b      	ldr	r3, [r3, #8]
 8001506:	f003 030c 	and.w	r3, r3, #12
 800150a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800150c:	4b94      	ldr	r3, [pc, #592]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	f003 0303 	and.w	r3, r3, #3
 8001514:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0310 	and.w	r3, r3, #16
 800151e:	2b00      	cmp	r3, #0
 8001520:	f000 80e4 	beq.w	80016ec <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001524:	69bb      	ldr	r3, [r7, #24]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d007      	beq.n	800153a <HAL_RCC_OscConfig+0x4a>
 800152a:	69bb      	ldr	r3, [r7, #24]
 800152c:	2b0c      	cmp	r3, #12
 800152e:	f040 808b 	bne.w	8001648 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	2b01      	cmp	r3, #1
 8001536:	f040 8087 	bne.w	8001648 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800153a:	4b89      	ldr	r3, [pc, #548]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 0302 	and.w	r3, r3, #2
 8001542:	2b00      	cmp	r3, #0
 8001544:	d005      	beq.n	8001552 <HAL_RCC_OscConfig+0x62>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	699b      	ldr	r3, [r3, #24]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d101      	bne.n	8001552 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800154e:	2301      	movs	r3, #1
 8001550:	e3a2      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6a1a      	ldr	r2, [r3, #32]
 8001556:	4b82      	ldr	r3, [pc, #520]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f003 0308 	and.w	r3, r3, #8
 800155e:	2b00      	cmp	r3, #0
 8001560:	d004      	beq.n	800156c <HAL_RCC_OscConfig+0x7c>
 8001562:	4b7f      	ldr	r3, [pc, #508]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800156a:	e005      	b.n	8001578 <HAL_RCC_OscConfig+0x88>
 800156c:	4b7c      	ldr	r3, [pc, #496]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 800156e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001572:	091b      	lsrs	r3, r3, #4
 8001574:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001578:	4293      	cmp	r3, r2
 800157a:	d223      	bcs.n	80015c4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6a1b      	ldr	r3, [r3, #32]
 8001580:	4618      	mov	r0, r3
 8001582:	f000 fd87 	bl	8002094 <RCC_SetFlashLatencyFromMSIRange>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e383      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001590:	4b73      	ldr	r3, [pc, #460]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a72      	ldr	r2, [pc, #456]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 8001596:	f043 0308 	orr.w	r3, r3, #8
 800159a:	6013      	str	r3, [r2, #0]
 800159c:	4b70      	ldr	r3, [pc, #448]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6a1b      	ldr	r3, [r3, #32]
 80015a8:	496d      	ldr	r1, [pc, #436]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 80015aa:	4313      	orrs	r3, r2
 80015ac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015ae:	4b6c      	ldr	r3, [pc, #432]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	69db      	ldr	r3, [r3, #28]
 80015ba:	021b      	lsls	r3, r3, #8
 80015bc:	4968      	ldr	r1, [pc, #416]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 80015be:	4313      	orrs	r3, r2
 80015c0:	604b      	str	r3, [r1, #4]
 80015c2:	e025      	b.n	8001610 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015c4:	4b66      	ldr	r3, [pc, #408]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a65      	ldr	r2, [pc, #404]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 80015ca:	f043 0308 	orr.w	r3, r3, #8
 80015ce:	6013      	str	r3, [r2, #0]
 80015d0:	4b63      	ldr	r3, [pc, #396]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6a1b      	ldr	r3, [r3, #32]
 80015dc:	4960      	ldr	r1, [pc, #384]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 80015de:	4313      	orrs	r3, r2
 80015e0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015e2:	4b5f      	ldr	r3, [pc, #380]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	69db      	ldr	r3, [r3, #28]
 80015ee:	021b      	lsls	r3, r3, #8
 80015f0:	495b      	ldr	r1, [pc, #364]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 80015f2:	4313      	orrs	r3, r2
 80015f4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80015f6:	69bb      	ldr	r3, [r7, #24]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d109      	bne.n	8001610 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6a1b      	ldr	r3, [r3, #32]
 8001600:	4618      	mov	r0, r3
 8001602:	f000 fd47 	bl	8002094 <RCC_SetFlashLatencyFromMSIRange>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800160c:	2301      	movs	r3, #1
 800160e:	e343      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001610:	f000 fc4a 	bl	8001ea8 <HAL_RCC_GetSysClockFreq>
 8001614:	4602      	mov	r2, r0
 8001616:	4b52      	ldr	r3, [pc, #328]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	091b      	lsrs	r3, r3, #4
 800161c:	f003 030f 	and.w	r3, r3, #15
 8001620:	4950      	ldr	r1, [pc, #320]	@ (8001764 <HAL_RCC_OscConfig+0x274>)
 8001622:	5ccb      	ldrb	r3, [r1, r3]
 8001624:	f003 031f 	and.w	r3, r3, #31
 8001628:	fa22 f303 	lsr.w	r3, r2, r3
 800162c:	4a4e      	ldr	r2, [pc, #312]	@ (8001768 <HAL_RCC_OscConfig+0x278>)
 800162e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001630:	4b4e      	ldr	r3, [pc, #312]	@ (800176c <HAL_RCC_OscConfig+0x27c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4618      	mov	r0, r3
 8001636:	f7ff fae9 	bl	8000c0c <HAL_InitTick>
 800163a:	4603      	mov	r3, r0
 800163c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800163e:	7bfb      	ldrb	r3, [r7, #15]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d052      	beq.n	80016ea <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001644:	7bfb      	ldrb	r3, [r7, #15]
 8001646:	e327      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d032      	beq.n	80016b6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001650:	4b43      	ldr	r3, [pc, #268]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a42      	ldr	r2, [pc, #264]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 8001656:	f043 0301 	orr.w	r3, r3, #1
 800165a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800165c:	f7ff fc1c 	bl	8000e98 <HAL_GetTick>
 8001660:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001662:	e008      	b.n	8001676 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001664:	f7ff fc18 	bl	8000e98 <HAL_GetTick>
 8001668:	4602      	mov	r2, r0
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	2b02      	cmp	r3, #2
 8001670:	d901      	bls.n	8001676 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001672:	2303      	movs	r3, #3
 8001674:	e310      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001676:	4b3a      	ldr	r3, [pc, #232]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f003 0302 	and.w	r3, r3, #2
 800167e:	2b00      	cmp	r3, #0
 8001680:	d0f0      	beq.n	8001664 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001682:	4b37      	ldr	r3, [pc, #220]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a36      	ldr	r2, [pc, #216]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 8001688:	f043 0308 	orr.w	r3, r3, #8
 800168c:	6013      	str	r3, [r2, #0]
 800168e:	4b34      	ldr	r3, [pc, #208]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6a1b      	ldr	r3, [r3, #32]
 800169a:	4931      	ldr	r1, [pc, #196]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 800169c:	4313      	orrs	r3, r2
 800169e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	69db      	ldr	r3, [r3, #28]
 80016ac:	021b      	lsls	r3, r3, #8
 80016ae:	492c      	ldr	r1, [pc, #176]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 80016b0:	4313      	orrs	r3, r2
 80016b2:	604b      	str	r3, [r1, #4]
 80016b4:	e01a      	b.n	80016ec <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80016b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a29      	ldr	r2, [pc, #164]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 80016bc:	f023 0301 	bic.w	r3, r3, #1
 80016c0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80016c2:	f7ff fbe9 	bl	8000e98 <HAL_GetTick>
 80016c6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80016c8:	e008      	b.n	80016dc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016ca:	f7ff fbe5 	bl	8000e98 <HAL_GetTick>
 80016ce:	4602      	mov	r2, r0
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d901      	bls.n	80016dc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80016d8:	2303      	movs	r3, #3
 80016da:	e2dd      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80016dc:	4b20      	ldr	r3, [pc, #128]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 0302 	and.w	r3, r3, #2
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d1f0      	bne.n	80016ca <HAL_RCC_OscConfig+0x1da>
 80016e8:	e000      	b.n	80016ec <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80016ea:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f003 0301 	and.w	r3, r3, #1
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d074      	beq.n	80017e2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80016f8:	69bb      	ldr	r3, [r7, #24]
 80016fa:	2b08      	cmp	r3, #8
 80016fc:	d005      	beq.n	800170a <HAL_RCC_OscConfig+0x21a>
 80016fe:	69bb      	ldr	r3, [r7, #24]
 8001700:	2b0c      	cmp	r3, #12
 8001702:	d10e      	bne.n	8001722 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	2b03      	cmp	r3, #3
 8001708:	d10b      	bne.n	8001722 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800170a:	4b15      	ldr	r3, [pc, #84]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d064      	beq.n	80017e0 <HAL_RCC_OscConfig+0x2f0>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d160      	bne.n	80017e0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e2ba      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800172a:	d106      	bne.n	800173a <HAL_RCC_OscConfig+0x24a>
 800172c:	4b0c      	ldr	r3, [pc, #48]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a0b      	ldr	r2, [pc, #44]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 8001732:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001736:	6013      	str	r3, [r2, #0]
 8001738:	e026      	b.n	8001788 <HAL_RCC_OscConfig+0x298>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001742:	d115      	bne.n	8001770 <HAL_RCC_OscConfig+0x280>
 8001744:	4b06      	ldr	r3, [pc, #24]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a05      	ldr	r2, [pc, #20]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 800174a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800174e:	6013      	str	r3, [r2, #0]
 8001750:	4b03      	ldr	r3, [pc, #12]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a02      	ldr	r2, [pc, #8]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 8001756:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800175a:	6013      	str	r3, [r2, #0]
 800175c:	e014      	b.n	8001788 <HAL_RCC_OscConfig+0x298>
 800175e:	bf00      	nop
 8001760:	40021000 	.word	0x40021000
 8001764:	0800668c 	.word	0x0800668c
 8001768:	20000000 	.word	0x20000000
 800176c:	20000004 	.word	0x20000004
 8001770:	4ba0      	ldr	r3, [pc, #640]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a9f      	ldr	r2, [pc, #636]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 8001776:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800177a:	6013      	str	r3, [r2, #0]
 800177c:	4b9d      	ldr	r3, [pc, #628]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a9c      	ldr	r2, [pc, #624]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 8001782:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001786:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d013      	beq.n	80017b8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001790:	f7ff fb82 	bl	8000e98 <HAL_GetTick>
 8001794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001796:	e008      	b.n	80017aa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001798:	f7ff fb7e 	bl	8000e98 <HAL_GetTick>
 800179c:	4602      	mov	r2, r0
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	2b64      	cmp	r3, #100	@ 0x64
 80017a4:	d901      	bls.n	80017aa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80017a6:	2303      	movs	r3, #3
 80017a8:	e276      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017aa:	4b92      	ldr	r3, [pc, #584]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d0f0      	beq.n	8001798 <HAL_RCC_OscConfig+0x2a8>
 80017b6:	e014      	b.n	80017e2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017b8:	f7ff fb6e 	bl	8000e98 <HAL_GetTick>
 80017bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017be:	e008      	b.n	80017d2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017c0:	f7ff fb6a 	bl	8000e98 <HAL_GetTick>
 80017c4:	4602      	mov	r2, r0
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	2b64      	cmp	r3, #100	@ 0x64
 80017cc:	d901      	bls.n	80017d2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80017ce:	2303      	movs	r3, #3
 80017d0:	e262      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017d2:	4b88      	ldr	r3, [pc, #544]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d1f0      	bne.n	80017c0 <HAL_RCC_OscConfig+0x2d0>
 80017de:	e000      	b.n	80017e2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d060      	beq.n	80018b0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80017ee:	69bb      	ldr	r3, [r7, #24]
 80017f0:	2b04      	cmp	r3, #4
 80017f2:	d005      	beq.n	8001800 <HAL_RCC_OscConfig+0x310>
 80017f4:	69bb      	ldr	r3, [r7, #24]
 80017f6:	2b0c      	cmp	r3, #12
 80017f8:	d119      	bne.n	800182e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	2b02      	cmp	r3, #2
 80017fe:	d116      	bne.n	800182e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001800:	4b7c      	ldr	r3, [pc, #496]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001808:	2b00      	cmp	r3, #0
 800180a:	d005      	beq.n	8001818 <HAL_RCC_OscConfig+0x328>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d101      	bne.n	8001818 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e23f      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001818:	4b76      	ldr	r3, [pc, #472]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	691b      	ldr	r3, [r3, #16]
 8001824:	061b      	lsls	r3, r3, #24
 8001826:	4973      	ldr	r1, [pc, #460]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 8001828:	4313      	orrs	r3, r2
 800182a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800182c:	e040      	b.n	80018b0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	68db      	ldr	r3, [r3, #12]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d023      	beq.n	800187e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001836:	4b6f      	ldr	r3, [pc, #444]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a6e      	ldr	r2, [pc, #440]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 800183c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001840:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001842:	f7ff fb29 	bl	8000e98 <HAL_GetTick>
 8001846:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001848:	e008      	b.n	800185c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800184a:	f7ff fb25 	bl	8000e98 <HAL_GetTick>
 800184e:	4602      	mov	r2, r0
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	2b02      	cmp	r3, #2
 8001856:	d901      	bls.n	800185c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001858:	2303      	movs	r3, #3
 800185a:	e21d      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800185c:	4b65      	ldr	r3, [pc, #404]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001864:	2b00      	cmp	r3, #0
 8001866:	d0f0      	beq.n	800184a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001868:	4b62      	ldr	r3, [pc, #392]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	691b      	ldr	r3, [r3, #16]
 8001874:	061b      	lsls	r3, r3, #24
 8001876:	495f      	ldr	r1, [pc, #380]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 8001878:	4313      	orrs	r3, r2
 800187a:	604b      	str	r3, [r1, #4]
 800187c:	e018      	b.n	80018b0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800187e:	4b5d      	ldr	r3, [pc, #372]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a5c      	ldr	r2, [pc, #368]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 8001884:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001888:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800188a:	f7ff fb05 	bl	8000e98 <HAL_GetTick>
 800188e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001890:	e008      	b.n	80018a4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001892:	f7ff fb01 	bl	8000e98 <HAL_GetTick>
 8001896:	4602      	mov	r2, r0
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	2b02      	cmp	r3, #2
 800189e:	d901      	bls.n	80018a4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80018a0:	2303      	movs	r3, #3
 80018a2:	e1f9      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018a4:	4b53      	ldr	r3, [pc, #332]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d1f0      	bne.n	8001892 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0308 	and.w	r3, r3, #8
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d03c      	beq.n	8001936 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	695b      	ldr	r3, [r3, #20]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d01c      	beq.n	80018fe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018c4:	4b4b      	ldr	r3, [pc, #300]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 80018c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018ca:	4a4a      	ldr	r2, [pc, #296]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 80018cc:	f043 0301 	orr.w	r3, r3, #1
 80018d0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018d4:	f7ff fae0 	bl	8000e98 <HAL_GetTick>
 80018d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018da:	e008      	b.n	80018ee <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018dc:	f7ff fadc 	bl	8000e98 <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	2b02      	cmp	r3, #2
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e1d4      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018ee:	4b41      	ldr	r3, [pc, #260]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 80018f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018f4:	f003 0302 	and.w	r3, r3, #2
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d0ef      	beq.n	80018dc <HAL_RCC_OscConfig+0x3ec>
 80018fc:	e01b      	b.n	8001936 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018fe:	4b3d      	ldr	r3, [pc, #244]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 8001900:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001904:	4a3b      	ldr	r2, [pc, #236]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 8001906:	f023 0301 	bic.w	r3, r3, #1
 800190a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800190e:	f7ff fac3 	bl	8000e98 <HAL_GetTick>
 8001912:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001914:	e008      	b.n	8001928 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001916:	f7ff fabf 	bl	8000e98 <HAL_GetTick>
 800191a:	4602      	mov	r2, r0
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	2b02      	cmp	r3, #2
 8001922:	d901      	bls.n	8001928 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001924:	2303      	movs	r3, #3
 8001926:	e1b7      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001928:	4b32      	ldr	r3, [pc, #200]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 800192a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800192e:	f003 0302 	and.w	r3, r3, #2
 8001932:	2b00      	cmp	r3, #0
 8001934:	d1ef      	bne.n	8001916 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 0304 	and.w	r3, r3, #4
 800193e:	2b00      	cmp	r3, #0
 8001940:	f000 80a6 	beq.w	8001a90 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001944:	2300      	movs	r3, #0
 8001946:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001948:	4b2a      	ldr	r3, [pc, #168]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 800194a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800194c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d10d      	bne.n	8001970 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001954:	4b27      	ldr	r3, [pc, #156]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 8001956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001958:	4a26      	ldr	r2, [pc, #152]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 800195a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800195e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001960:	4b24      	ldr	r3, [pc, #144]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 8001962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001964:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001968:	60bb      	str	r3, [r7, #8]
 800196a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800196c:	2301      	movs	r3, #1
 800196e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001970:	4b21      	ldr	r3, [pc, #132]	@ (80019f8 <HAL_RCC_OscConfig+0x508>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001978:	2b00      	cmp	r3, #0
 800197a:	d118      	bne.n	80019ae <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800197c:	4b1e      	ldr	r3, [pc, #120]	@ (80019f8 <HAL_RCC_OscConfig+0x508>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a1d      	ldr	r2, [pc, #116]	@ (80019f8 <HAL_RCC_OscConfig+0x508>)
 8001982:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001986:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001988:	f7ff fa86 	bl	8000e98 <HAL_GetTick>
 800198c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800198e:	e008      	b.n	80019a2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001990:	f7ff fa82 	bl	8000e98 <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	2b02      	cmp	r3, #2
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e17a      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019a2:	4b15      	ldr	r3, [pc, #84]	@ (80019f8 <HAL_RCC_OscConfig+0x508>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d0f0      	beq.n	8001990 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	d108      	bne.n	80019c8 <HAL_RCC_OscConfig+0x4d8>
 80019b6:	4b0f      	ldr	r3, [pc, #60]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 80019b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019bc:	4a0d      	ldr	r2, [pc, #52]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 80019be:	f043 0301 	orr.w	r3, r3, #1
 80019c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80019c6:	e029      	b.n	8001a1c <HAL_RCC_OscConfig+0x52c>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	2b05      	cmp	r3, #5
 80019ce:	d115      	bne.n	80019fc <HAL_RCC_OscConfig+0x50c>
 80019d0:	4b08      	ldr	r3, [pc, #32]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 80019d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019d6:	4a07      	ldr	r2, [pc, #28]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 80019d8:	f043 0304 	orr.w	r3, r3, #4
 80019dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80019e0:	4b04      	ldr	r3, [pc, #16]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 80019e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019e6:	4a03      	ldr	r2, [pc, #12]	@ (80019f4 <HAL_RCC_OscConfig+0x504>)
 80019e8:	f043 0301 	orr.w	r3, r3, #1
 80019ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80019f0:	e014      	b.n	8001a1c <HAL_RCC_OscConfig+0x52c>
 80019f2:	bf00      	nop
 80019f4:	40021000 	.word	0x40021000
 80019f8:	40007000 	.word	0x40007000
 80019fc:	4b9c      	ldr	r3, [pc, #624]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 80019fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a02:	4a9b      	ldr	r2, [pc, #620]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001a04:	f023 0301 	bic.w	r3, r3, #1
 8001a08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a0c:	4b98      	ldr	r3, [pc, #608]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a12:	4a97      	ldr	r2, [pc, #604]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001a14:	f023 0304 	bic.w	r3, r3, #4
 8001a18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d016      	beq.n	8001a52 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a24:	f7ff fa38 	bl	8000e98 <HAL_GetTick>
 8001a28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a2a:	e00a      	b.n	8001a42 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a2c:	f7ff fa34 	bl	8000e98 <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d901      	bls.n	8001a42 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e12a      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a42:	4b8b      	ldr	r3, [pc, #556]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001a44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a48:	f003 0302 	and.w	r3, r3, #2
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d0ed      	beq.n	8001a2c <HAL_RCC_OscConfig+0x53c>
 8001a50:	e015      	b.n	8001a7e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a52:	f7ff fa21 	bl	8000e98 <HAL_GetTick>
 8001a56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a58:	e00a      	b.n	8001a70 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a5a:	f7ff fa1d 	bl	8000e98 <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d901      	bls.n	8001a70 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	e113      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a70:	4b7f      	ldr	r3, [pc, #508]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001a72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d1ed      	bne.n	8001a5a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a7e:	7ffb      	ldrb	r3, [r7, #31]
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d105      	bne.n	8001a90 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a84:	4b7a      	ldr	r3, [pc, #488]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a88:	4a79      	ldr	r2, [pc, #484]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001a8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a8e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	f000 80fe 	beq.w	8001c96 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	f040 80d0 	bne.w	8001c44 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001aa4:	4b72      	ldr	r3, [pc, #456]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	f003 0203 	and.w	r2, r3, #3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d130      	bne.n	8001b1a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac2:	3b01      	subs	r3, #1
 8001ac4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d127      	bne.n	8001b1a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ad4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	d11f      	bne.n	8001b1a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001ae4:	2a07      	cmp	r2, #7
 8001ae6:	bf14      	ite	ne
 8001ae8:	2201      	movne	r2, #1
 8001aea:	2200      	moveq	r2, #0
 8001aec:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d113      	bne.n	8001b1a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001afc:	085b      	lsrs	r3, r3, #1
 8001afe:	3b01      	subs	r3, #1
 8001b00:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d109      	bne.n	8001b1a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b10:	085b      	lsrs	r3, r3, #1
 8001b12:	3b01      	subs	r3, #1
 8001b14:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d06e      	beq.n	8001bf8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b1a:	69bb      	ldr	r3, [r7, #24]
 8001b1c:	2b0c      	cmp	r3, #12
 8001b1e:	d069      	beq.n	8001bf4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001b20:	4b53      	ldr	r3, [pc, #332]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d105      	bne.n	8001b38 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001b2c:	4b50      	ldr	r3, [pc, #320]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e0ad      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001b3c:	4b4c      	ldr	r3, [pc, #304]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a4b      	ldr	r2, [pc, #300]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001b42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b46:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001b48:	f7ff f9a6 	bl	8000e98 <HAL_GetTick>
 8001b4c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b4e:	e008      	b.n	8001b62 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b50:	f7ff f9a2 	bl	8000e98 <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	2b02      	cmp	r3, #2
 8001b5c:	d901      	bls.n	8001b62 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e09a      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b62:	4b43      	ldr	r3, [pc, #268]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d1f0      	bne.n	8001b50 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b6e:	4b40      	ldr	r3, [pc, #256]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001b70:	68da      	ldr	r2, [r3, #12]
 8001b72:	4b40      	ldr	r3, [pc, #256]	@ (8001c74 <HAL_RCC_OscConfig+0x784>)
 8001b74:	4013      	ands	r3, r2
 8001b76:	687a      	ldr	r2, [r7, #4]
 8001b78:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001b7a:	687a      	ldr	r2, [r7, #4]
 8001b7c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001b7e:	3a01      	subs	r2, #1
 8001b80:	0112      	lsls	r2, r2, #4
 8001b82:	4311      	orrs	r1, r2
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001b88:	0212      	lsls	r2, r2, #8
 8001b8a:	4311      	orrs	r1, r2
 8001b8c:	687a      	ldr	r2, [r7, #4]
 8001b8e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001b90:	0852      	lsrs	r2, r2, #1
 8001b92:	3a01      	subs	r2, #1
 8001b94:	0552      	lsls	r2, r2, #21
 8001b96:	4311      	orrs	r1, r2
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001b9c:	0852      	lsrs	r2, r2, #1
 8001b9e:	3a01      	subs	r2, #1
 8001ba0:	0652      	lsls	r2, r2, #25
 8001ba2:	4311      	orrs	r1, r2
 8001ba4:	687a      	ldr	r2, [r7, #4]
 8001ba6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001ba8:	0912      	lsrs	r2, r2, #4
 8001baa:	0452      	lsls	r2, r2, #17
 8001bac:	430a      	orrs	r2, r1
 8001bae:	4930      	ldr	r1, [pc, #192]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001bb4:	4b2e      	ldr	r3, [pc, #184]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a2d      	ldr	r2, [pc, #180]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001bba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001bbe:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001bc0:	4b2b      	ldr	r3, [pc, #172]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	4a2a      	ldr	r2, [pc, #168]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001bc6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001bca:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001bcc:	f7ff f964 	bl	8000e98 <HAL_GetTick>
 8001bd0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bd2:	e008      	b.n	8001be6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bd4:	f7ff f960 	bl	8000e98 <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	d901      	bls.n	8001be6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e058      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001be6:	4b22      	ldr	r3, [pc, #136]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d0f0      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001bf2:	e050      	b.n	8001c96 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e04f      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bf8:	4b1d      	ldr	r3, [pc, #116]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d148      	bne.n	8001c96 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001c04:	4b1a      	ldr	r3, [pc, #104]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a19      	ldr	r2, [pc, #100]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001c0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c0e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c10:	4b17      	ldr	r3, [pc, #92]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	4a16      	ldr	r2, [pc, #88]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001c16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c1a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001c1c:	f7ff f93c 	bl	8000e98 <HAL_GetTick>
 8001c20:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c22:	e008      	b.n	8001c36 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c24:	f7ff f938 	bl	8000e98 <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e030      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c36:	4b0e      	ldr	r3, [pc, #56]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d0f0      	beq.n	8001c24 <HAL_RCC_OscConfig+0x734>
 8001c42:	e028      	b.n	8001c96 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c44:	69bb      	ldr	r3, [r7, #24]
 8001c46:	2b0c      	cmp	r3, #12
 8001c48:	d023      	beq.n	8001c92 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c4a:	4b09      	ldr	r3, [pc, #36]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a08      	ldr	r2, [pc, #32]	@ (8001c70 <HAL_RCC_OscConfig+0x780>)
 8001c50:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c56:	f7ff f91f 	bl	8000e98 <HAL_GetTick>
 8001c5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c5c:	e00c      	b.n	8001c78 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c5e:	f7ff f91b 	bl	8000e98 <HAL_GetTick>
 8001c62:	4602      	mov	r2, r0
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d905      	bls.n	8001c78 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e013      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
 8001c70:	40021000 	.word	0x40021000
 8001c74:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c78:	4b09      	ldr	r3, [pc, #36]	@ (8001ca0 <HAL_RCC_OscConfig+0x7b0>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d1ec      	bne.n	8001c5e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001c84:	4b06      	ldr	r3, [pc, #24]	@ (8001ca0 <HAL_RCC_OscConfig+0x7b0>)
 8001c86:	68da      	ldr	r2, [r3, #12]
 8001c88:	4905      	ldr	r1, [pc, #20]	@ (8001ca0 <HAL_RCC_OscConfig+0x7b0>)
 8001c8a:	4b06      	ldr	r3, [pc, #24]	@ (8001ca4 <HAL_RCC_OscConfig+0x7b4>)
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	60cb      	str	r3, [r1, #12]
 8001c90:	e001      	b.n	8001c96 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e000      	b.n	8001c98 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001c96:	2300      	movs	r3, #0
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3720      	adds	r7, #32
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	40021000 	.word	0x40021000
 8001ca4:	feeefffc 	.word	0xfeeefffc

08001ca8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d101      	bne.n	8001cbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e0e7      	b.n	8001e8c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001cbc:	4b75      	ldr	r3, [pc, #468]	@ (8001e94 <HAL_RCC_ClockConfig+0x1ec>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0307 	and.w	r3, r3, #7
 8001cc4:	683a      	ldr	r2, [r7, #0]
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d910      	bls.n	8001cec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cca:	4b72      	ldr	r3, [pc, #456]	@ (8001e94 <HAL_RCC_ClockConfig+0x1ec>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f023 0207 	bic.w	r2, r3, #7
 8001cd2:	4970      	ldr	r1, [pc, #448]	@ (8001e94 <HAL_RCC_ClockConfig+0x1ec>)
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cda:	4b6e      	ldr	r3, [pc, #440]	@ (8001e94 <HAL_RCC_ClockConfig+0x1ec>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0307 	and.w	r3, r3, #7
 8001ce2:	683a      	ldr	r2, [r7, #0]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d001      	beq.n	8001cec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e0cf      	b.n	8001e8c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0302 	and.w	r3, r3, #2
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d010      	beq.n	8001d1a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	689a      	ldr	r2, [r3, #8]
 8001cfc:	4b66      	ldr	r3, [pc, #408]	@ (8001e98 <HAL_RCC_ClockConfig+0x1f0>)
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d908      	bls.n	8001d1a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d08:	4b63      	ldr	r3, [pc, #396]	@ (8001e98 <HAL_RCC_ClockConfig+0x1f0>)
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	4960      	ldr	r1, [pc, #384]	@ (8001e98 <HAL_RCC_ClockConfig+0x1f0>)
 8001d16:	4313      	orrs	r3, r2
 8001d18:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 0301 	and.w	r3, r3, #1
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d04c      	beq.n	8001dc0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	2b03      	cmp	r3, #3
 8001d2c:	d107      	bne.n	8001d3e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d2e:	4b5a      	ldr	r3, [pc, #360]	@ (8001e98 <HAL_RCC_ClockConfig+0x1f0>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d121      	bne.n	8001d7e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e0a6      	b.n	8001e8c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d107      	bne.n	8001d56 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d46:	4b54      	ldr	r3, [pc, #336]	@ (8001e98 <HAL_RCC_ClockConfig+0x1f0>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d115      	bne.n	8001d7e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e09a      	b.n	8001e8c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d107      	bne.n	8001d6e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d5e:	4b4e      	ldr	r3, [pc, #312]	@ (8001e98 <HAL_RCC_ClockConfig+0x1f0>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d109      	bne.n	8001d7e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e08e      	b.n	8001e8c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d6e:	4b4a      	ldr	r3, [pc, #296]	@ (8001e98 <HAL_RCC_ClockConfig+0x1f0>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d101      	bne.n	8001d7e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e086      	b.n	8001e8c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001d7e:	4b46      	ldr	r3, [pc, #280]	@ (8001e98 <HAL_RCC_ClockConfig+0x1f0>)
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f023 0203 	bic.w	r2, r3, #3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	4943      	ldr	r1, [pc, #268]	@ (8001e98 <HAL_RCC_ClockConfig+0x1f0>)
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d90:	f7ff f882 	bl	8000e98 <HAL_GetTick>
 8001d94:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d96:	e00a      	b.n	8001dae <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d98:	f7ff f87e 	bl	8000e98 <HAL_GetTick>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	1ad3      	subs	r3, r2, r3
 8001da2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e06e      	b.n	8001e8c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dae:	4b3a      	ldr	r3, [pc, #232]	@ (8001e98 <HAL_RCC_ClockConfig+0x1f0>)
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	f003 020c 	and.w	r2, r3, #12
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d1eb      	bne.n	8001d98 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 0302 	and.w	r3, r3, #2
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d010      	beq.n	8001dee <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	689a      	ldr	r2, [r3, #8]
 8001dd0:	4b31      	ldr	r3, [pc, #196]	@ (8001e98 <HAL_RCC_ClockConfig+0x1f0>)
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d208      	bcs.n	8001dee <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ddc:	4b2e      	ldr	r3, [pc, #184]	@ (8001e98 <HAL_RCC_ClockConfig+0x1f0>)
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	492b      	ldr	r1, [pc, #172]	@ (8001e98 <HAL_RCC_ClockConfig+0x1f0>)
 8001dea:	4313      	orrs	r3, r2
 8001dec:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001dee:	4b29      	ldr	r3, [pc, #164]	@ (8001e94 <HAL_RCC_ClockConfig+0x1ec>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0307 	and.w	r3, r3, #7
 8001df6:	683a      	ldr	r2, [r7, #0]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d210      	bcs.n	8001e1e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dfc:	4b25      	ldr	r3, [pc, #148]	@ (8001e94 <HAL_RCC_ClockConfig+0x1ec>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f023 0207 	bic.w	r2, r3, #7
 8001e04:	4923      	ldr	r1, [pc, #140]	@ (8001e94 <HAL_RCC_ClockConfig+0x1ec>)
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e0c:	4b21      	ldr	r3, [pc, #132]	@ (8001e94 <HAL_RCC_ClockConfig+0x1ec>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0307 	and.w	r3, r3, #7
 8001e14:	683a      	ldr	r2, [r7, #0]
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d001      	beq.n	8001e1e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e036      	b.n	8001e8c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 0304 	and.w	r3, r3, #4
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d008      	beq.n	8001e3c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e2a:	4b1b      	ldr	r3, [pc, #108]	@ (8001e98 <HAL_RCC_ClockConfig+0x1f0>)
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	68db      	ldr	r3, [r3, #12]
 8001e36:	4918      	ldr	r1, [pc, #96]	@ (8001e98 <HAL_RCC_ClockConfig+0x1f0>)
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0308 	and.w	r3, r3, #8
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d009      	beq.n	8001e5c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e48:	4b13      	ldr	r3, [pc, #76]	@ (8001e98 <HAL_RCC_ClockConfig+0x1f0>)
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	691b      	ldr	r3, [r3, #16]
 8001e54:	00db      	lsls	r3, r3, #3
 8001e56:	4910      	ldr	r1, [pc, #64]	@ (8001e98 <HAL_RCC_ClockConfig+0x1f0>)
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e5c:	f000 f824 	bl	8001ea8 <HAL_RCC_GetSysClockFreq>
 8001e60:	4602      	mov	r2, r0
 8001e62:	4b0d      	ldr	r3, [pc, #52]	@ (8001e98 <HAL_RCC_ClockConfig+0x1f0>)
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	091b      	lsrs	r3, r3, #4
 8001e68:	f003 030f 	and.w	r3, r3, #15
 8001e6c:	490b      	ldr	r1, [pc, #44]	@ (8001e9c <HAL_RCC_ClockConfig+0x1f4>)
 8001e6e:	5ccb      	ldrb	r3, [r1, r3]
 8001e70:	f003 031f 	and.w	r3, r3, #31
 8001e74:	fa22 f303 	lsr.w	r3, r2, r3
 8001e78:	4a09      	ldr	r2, [pc, #36]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1f8>)
 8001e7a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001e7c:	4b09      	ldr	r3, [pc, #36]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1fc>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7fe fec3 	bl	8000c0c <HAL_InitTick>
 8001e86:	4603      	mov	r3, r0
 8001e88:	72fb      	strb	r3, [r7, #11]

  return status;
 8001e8a:	7afb      	ldrb	r3, [r7, #11]
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3710      	adds	r7, #16
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40022000 	.word	0x40022000
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	0800668c 	.word	0x0800668c
 8001ea0:	20000000 	.word	0x20000000
 8001ea4:	20000004 	.word	0x20000004

08001ea8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b089      	sub	sp, #36	@ 0x24
 8001eac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	61fb      	str	r3, [r7, #28]
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001eb6:	4b3e      	ldr	r3, [pc, #248]	@ (8001fb0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	f003 030c 	and.w	r3, r3, #12
 8001ebe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ec0:	4b3b      	ldr	r3, [pc, #236]	@ (8001fb0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	f003 0303 	and.w	r3, r3, #3
 8001ec8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d005      	beq.n	8001edc <HAL_RCC_GetSysClockFreq+0x34>
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	2b0c      	cmp	r3, #12
 8001ed4:	d121      	bne.n	8001f1a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d11e      	bne.n	8001f1a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001edc:	4b34      	ldr	r3, [pc, #208]	@ (8001fb0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 0308 	and.w	r3, r3, #8
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d107      	bne.n	8001ef8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001ee8:	4b31      	ldr	r3, [pc, #196]	@ (8001fb0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001eea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001eee:	0a1b      	lsrs	r3, r3, #8
 8001ef0:	f003 030f 	and.w	r3, r3, #15
 8001ef4:	61fb      	str	r3, [r7, #28]
 8001ef6:	e005      	b.n	8001f04 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ef8:	4b2d      	ldr	r3, [pc, #180]	@ (8001fb0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	091b      	lsrs	r3, r3, #4
 8001efe:	f003 030f 	and.w	r3, r3, #15
 8001f02:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001f04:	4a2b      	ldr	r2, [pc, #172]	@ (8001fb4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f0c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d10d      	bne.n	8001f30 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f18:	e00a      	b.n	8001f30 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	2b04      	cmp	r3, #4
 8001f1e:	d102      	bne.n	8001f26 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001f20:	4b25      	ldr	r3, [pc, #148]	@ (8001fb8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f22:	61bb      	str	r3, [r7, #24]
 8001f24:	e004      	b.n	8001f30 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	2b08      	cmp	r3, #8
 8001f2a:	d101      	bne.n	8001f30 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001f2c:	4b23      	ldr	r3, [pc, #140]	@ (8001fbc <HAL_RCC_GetSysClockFreq+0x114>)
 8001f2e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	2b0c      	cmp	r3, #12
 8001f34:	d134      	bne.n	8001fa0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f36:	4b1e      	ldr	r3, [pc, #120]	@ (8001fb0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f38:	68db      	ldr	r3, [r3, #12]
 8001f3a:	f003 0303 	and.w	r3, r3, #3
 8001f3e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d003      	beq.n	8001f4e <HAL_RCC_GetSysClockFreq+0xa6>
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	2b03      	cmp	r3, #3
 8001f4a:	d003      	beq.n	8001f54 <HAL_RCC_GetSysClockFreq+0xac>
 8001f4c:	e005      	b.n	8001f5a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fb8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f50:	617b      	str	r3, [r7, #20]
      break;
 8001f52:	e005      	b.n	8001f60 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001f54:	4b19      	ldr	r3, [pc, #100]	@ (8001fbc <HAL_RCC_GetSysClockFreq+0x114>)
 8001f56:	617b      	str	r3, [r7, #20]
      break;
 8001f58:	e002      	b.n	8001f60 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	617b      	str	r3, [r7, #20]
      break;
 8001f5e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f60:	4b13      	ldr	r3, [pc, #76]	@ (8001fb0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	091b      	lsrs	r3, r3, #4
 8001f66:	f003 0307 	and.w	r3, r3, #7
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001f6e:	4b10      	ldr	r3, [pc, #64]	@ (8001fb0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f70:	68db      	ldr	r3, [r3, #12]
 8001f72:	0a1b      	lsrs	r3, r3, #8
 8001f74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f78:	697a      	ldr	r2, [r7, #20]
 8001f7a:	fb03 f202 	mul.w	r2, r3, r2
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f84:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001f86:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f88:	68db      	ldr	r3, [r3, #12]
 8001f8a:	0e5b      	lsrs	r3, r3, #25
 8001f8c:	f003 0303 	and.w	r3, r3, #3
 8001f90:	3301      	adds	r3, #1
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001f96:	697a      	ldr	r2, [r7, #20]
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f9e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001fa0:	69bb      	ldr	r3, [r7, #24]
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3724      	adds	r7, #36	@ 0x24
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	40021000 	.word	0x40021000
 8001fb4:	080066a4 	.word	0x080066a4
 8001fb8:	00f42400 	.word	0x00f42400
 8001fbc:	007a1200 	.word	0x007a1200

08001fc0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fc4:	4b03      	ldr	r3, [pc, #12]	@ (8001fd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	20000000 	.word	0x20000000

08001fd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001fdc:	f7ff fff0 	bl	8001fc0 <HAL_RCC_GetHCLKFreq>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	4b06      	ldr	r3, [pc, #24]	@ (8001ffc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	0a1b      	lsrs	r3, r3, #8
 8001fe8:	f003 0307 	and.w	r3, r3, #7
 8001fec:	4904      	ldr	r1, [pc, #16]	@ (8002000 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001fee:	5ccb      	ldrb	r3, [r1, r3]
 8001ff0:	f003 031f 	and.w	r3, r3, #31
 8001ff4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	40021000 	.word	0x40021000
 8002000:	0800669c 	.word	0x0800669c

08002004 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002008:	f7ff ffda 	bl	8001fc0 <HAL_RCC_GetHCLKFreq>
 800200c:	4602      	mov	r2, r0
 800200e:	4b06      	ldr	r3, [pc, #24]	@ (8002028 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	0adb      	lsrs	r3, r3, #11
 8002014:	f003 0307 	and.w	r3, r3, #7
 8002018:	4904      	ldr	r1, [pc, #16]	@ (800202c <HAL_RCC_GetPCLK2Freq+0x28>)
 800201a:	5ccb      	ldrb	r3, [r1, r3]
 800201c:	f003 031f 	and.w	r3, r3, #31
 8002020:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002024:	4618      	mov	r0, r3
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40021000 	.word	0x40021000
 800202c:	0800669c 	.word	0x0800669c

08002030 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	220f      	movs	r2, #15
 800203e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002040:	4b12      	ldr	r3, [pc, #72]	@ (800208c <HAL_RCC_GetClockConfig+0x5c>)
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	f003 0203 	and.w	r2, r3, #3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800204c:	4b0f      	ldr	r3, [pc, #60]	@ (800208c <HAL_RCC_GetClockConfig+0x5c>)
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002058:	4b0c      	ldr	r3, [pc, #48]	@ (800208c <HAL_RCC_GetClockConfig+0x5c>)
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002064:	4b09      	ldr	r3, [pc, #36]	@ (800208c <HAL_RCC_GetClockConfig+0x5c>)
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	08db      	lsrs	r3, r3, #3
 800206a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002072:	4b07      	ldr	r3, [pc, #28]	@ (8002090 <HAL_RCC_GetClockConfig+0x60>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0207 	and.w	r2, r3, #7
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	601a      	str	r2, [r3, #0]
}
 800207e:	bf00      	nop
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	40021000 	.word	0x40021000
 8002090:	40022000 	.word	0x40022000

08002094 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800209c:	2300      	movs	r3, #0
 800209e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80020a0:	4b2a      	ldr	r3, [pc, #168]	@ (800214c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d003      	beq.n	80020b4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80020ac:	f7ff f9bc 	bl	8001428 <HAL_PWREx_GetVoltageRange>
 80020b0:	6178      	str	r0, [r7, #20]
 80020b2:	e014      	b.n	80020de <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80020b4:	4b25      	ldr	r3, [pc, #148]	@ (800214c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020b8:	4a24      	ldr	r2, [pc, #144]	@ (800214c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020be:	6593      	str	r3, [r2, #88]	@ 0x58
 80020c0:	4b22      	ldr	r3, [pc, #136]	@ (800214c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020c8:	60fb      	str	r3, [r7, #12]
 80020ca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80020cc:	f7ff f9ac 	bl	8001428 <HAL_PWREx_GetVoltageRange>
 80020d0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80020d2:	4b1e      	ldr	r3, [pc, #120]	@ (800214c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d6:	4a1d      	ldr	r2, [pc, #116]	@ (800214c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80020dc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020e4:	d10b      	bne.n	80020fe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2b80      	cmp	r3, #128	@ 0x80
 80020ea:	d919      	bls.n	8002120 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2ba0      	cmp	r3, #160	@ 0xa0
 80020f0:	d902      	bls.n	80020f8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80020f2:	2302      	movs	r3, #2
 80020f4:	613b      	str	r3, [r7, #16]
 80020f6:	e013      	b.n	8002120 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80020f8:	2301      	movs	r3, #1
 80020fa:	613b      	str	r3, [r7, #16]
 80020fc:	e010      	b.n	8002120 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2b80      	cmp	r3, #128	@ 0x80
 8002102:	d902      	bls.n	800210a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002104:	2303      	movs	r3, #3
 8002106:	613b      	str	r3, [r7, #16]
 8002108:	e00a      	b.n	8002120 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2b80      	cmp	r3, #128	@ 0x80
 800210e:	d102      	bne.n	8002116 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002110:	2302      	movs	r3, #2
 8002112:	613b      	str	r3, [r7, #16]
 8002114:	e004      	b.n	8002120 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2b70      	cmp	r3, #112	@ 0x70
 800211a:	d101      	bne.n	8002120 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800211c:	2301      	movs	r3, #1
 800211e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002120:	4b0b      	ldr	r3, [pc, #44]	@ (8002150 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f023 0207 	bic.w	r2, r3, #7
 8002128:	4909      	ldr	r1, [pc, #36]	@ (8002150 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	4313      	orrs	r3, r2
 800212e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002130:	4b07      	ldr	r3, [pc, #28]	@ (8002150 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0307 	and.w	r3, r3, #7
 8002138:	693a      	ldr	r2, [r7, #16]
 800213a:	429a      	cmp	r2, r3
 800213c:	d001      	beq.n	8002142 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e000      	b.n	8002144 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002142:	2300      	movs	r3, #0
}
 8002144:	4618      	mov	r0, r3
 8002146:	3718      	adds	r7, #24
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	40021000 	.word	0x40021000
 8002150:	40022000 	.word	0x40022000

08002154 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b086      	sub	sp, #24
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800215c:	2300      	movs	r3, #0
 800215e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002160:	2300      	movs	r3, #0
 8002162:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800216c:	2b00      	cmp	r3, #0
 800216e:	d041      	beq.n	80021f4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002174:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002178:	d02a      	beq.n	80021d0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800217a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800217e:	d824      	bhi.n	80021ca <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002180:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002184:	d008      	beq.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002186:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800218a:	d81e      	bhi.n	80021ca <HAL_RCCEx_PeriphCLKConfig+0x76>
 800218c:	2b00      	cmp	r3, #0
 800218e:	d00a      	beq.n	80021a6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002190:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002194:	d010      	beq.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002196:	e018      	b.n	80021ca <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002198:	4b86      	ldr	r3, [pc, #536]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	4a85      	ldr	r2, [pc, #532]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800219e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021a2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80021a4:	e015      	b.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	3304      	adds	r3, #4
 80021aa:	2100      	movs	r1, #0
 80021ac:	4618      	mov	r0, r3
 80021ae:	f000 fabb 	bl	8002728 <RCCEx_PLLSAI1_Config>
 80021b2:	4603      	mov	r3, r0
 80021b4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80021b6:	e00c      	b.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	3320      	adds	r3, #32
 80021bc:	2100      	movs	r1, #0
 80021be:	4618      	mov	r0, r3
 80021c0:	f000 fba6 	bl	8002910 <RCCEx_PLLSAI2_Config>
 80021c4:	4603      	mov	r3, r0
 80021c6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80021c8:	e003      	b.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	74fb      	strb	r3, [r7, #19]
      break;
 80021ce:	e000      	b.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80021d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80021d2:	7cfb      	ldrb	r3, [r7, #19]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d10b      	bne.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80021d8:	4b76      	ldr	r3, [pc, #472]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021de:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80021e6:	4973      	ldr	r1, [pc, #460]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021e8:	4313      	orrs	r3, r2
 80021ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80021ee:	e001      	b.n	80021f4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021f0:	7cfb      	ldrb	r3, [r7, #19]
 80021f2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d041      	beq.n	8002284 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002204:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002208:	d02a      	beq.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800220a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800220e:	d824      	bhi.n	800225a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002210:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002214:	d008      	beq.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002216:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800221a:	d81e      	bhi.n	800225a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800221c:	2b00      	cmp	r3, #0
 800221e:	d00a      	beq.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002220:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002224:	d010      	beq.n	8002248 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002226:	e018      	b.n	800225a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002228:	4b62      	ldr	r3, [pc, #392]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	4a61      	ldr	r2, [pc, #388]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800222e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002232:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002234:	e015      	b.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	3304      	adds	r3, #4
 800223a:	2100      	movs	r1, #0
 800223c:	4618      	mov	r0, r3
 800223e:	f000 fa73 	bl	8002728 <RCCEx_PLLSAI1_Config>
 8002242:	4603      	mov	r3, r0
 8002244:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002246:	e00c      	b.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	3320      	adds	r3, #32
 800224c:	2100      	movs	r1, #0
 800224e:	4618      	mov	r0, r3
 8002250:	f000 fb5e 	bl	8002910 <RCCEx_PLLSAI2_Config>
 8002254:	4603      	mov	r3, r0
 8002256:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002258:	e003      	b.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	74fb      	strb	r3, [r7, #19]
      break;
 800225e:	e000      	b.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002260:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002262:	7cfb      	ldrb	r3, [r7, #19]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d10b      	bne.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002268:	4b52      	ldr	r3, [pc, #328]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800226a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800226e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002276:	494f      	ldr	r1, [pc, #316]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002278:	4313      	orrs	r3, r2
 800227a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800227e:	e001      	b.n	8002284 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002280:	7cfb      	ldrb	r3, [r7, #19]
 8002282:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800228c:	2b00      	cmp	r3, #0
 800228e:	f000 80a0 	beq.w	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002292:	2300      	movs	r3, #0
 8002294:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002296:	4b47      	ldr	r3, [pc, #284]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800229a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d101      	bne.n	80022a6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80022a2:	2301      	movs	r3, #1
 80022a4:	e000      	b.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80022a6:	2300      	movs	r3, #0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d00d      	beq.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022ac:	4b41      	ldr	r3, [pc, #260]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022b0:	4a40      	ldr	r2, [pc, #256]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80022b8:	4b3e      	ldr	r3, [pc, #248]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022c0:	60bb      	str	r3, [r7, #8]
 80022c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022c4:	2301      	movs	r3, #1
 80022c6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022c8:	4b3b      	ldr	r3, [pc, #236]	@ (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a3a      	ldr	r2, [pc, #232]	@ (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80022ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022d2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80022d4:	f7fe fde0 	bl	8000e98 <HAL_GetTick>
 80022d8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80022da:	e009      	b.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022dc:	f7fe fddc 	bl	8000e98 <HAL_GetTick>
 80022e0:	4602      	mov	r2, r0
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	1ad3      	subs	r3, r2, r3
 80022e6:	2b02      	cmp	r3, #2
 80022e8:	d902      	bls.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	74fb      	strb	r3, [r7, #19]
        break;
 80022ee:	e005      	b.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80022f0:	4b31      	ldr	r3, [pc, #196]	@ (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d0ef      	beq.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80022fc:	7cfb      	ldrb	r3, [r7, #19]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d15c      	bne.n	80023bc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002302:	4b2c      	ldr	r3, [pc, #176]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002304:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002308:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800230c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d01f      	beq.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800231a:	697a      	ldr	r2, [r7, #20]
 800231c:	429a      	cmp	r2, r3
 800231e:	d019      	beq.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002320:	4b24      	ldr	r3, [pc, #144]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002326:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800232a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800232c:	4b21      	ldr	r3, [pc, #132]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800232e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002332:	4a20      	ldr	r2, [pc, #128]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002334:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002338:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800233c:	4b1d      	ldr	r3, [pc, #116]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800233e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002342:	4a1c      	ldr	r2, [pc, #112]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002344:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002348:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800234c:	4a19      	ldr	r2, [pc, #100]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	2b00      	cmp	r3, #0
 800235c:	d016      	beq.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800235e:	f7fe fd9b 	bl	8000e98 <HAL_GetTick>
 8002362:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002364:	e00b      	b.n	800237e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002366:	f7fe fd97 	bl	8000e98 <HAL_GetTick>
 800236a:	4602      	mov	r2, r0
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002374:	4293      	cmp	r3, r2
 8002376:	d902      	bls.n	800237e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002378:	2303      	movs	r3, #3
 800237a:	74fb      	strb	r3, [r7, #19]
            break;
 800237c:	e006      	b.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800237e:	4b0d      	ldr	r3, [pc, #52]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002380:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002384:	f003 0302 	and.w	r3, r3, #2
 8002388:	2b00      	cmp	r3, #0
 800238a:	d0ec      	beq.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800238c:	7cfb      	ldrb	r3, [r7, #19]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d10c      	bne.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002392:	4b08      	ldr	r3, [pc, #32]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002394:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002398:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023a2:	4904      	ldr	r1, [pc, #16]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023a4:	4313      	orrs	r3, r2
 80023a6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80023aa:	e009      	b.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80023ac:	7cfb      	ldrb	r3, [r7, #19]
 80023ae:	74bb      	strb	r3, [r7, #18]
 80023b0:	e006      	b.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80023b2:	bf00      	nop
 80023b4:	40021000 	.word	0x40021000
 80023b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023bc:	7cfb      	ldrb	r3, [r7, #19]
 80023be:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023c0:	7c7b      	ldrb	r3, [r7, #17]
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d105      	bne.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023c6:	4b9e      	ldr	r3, [pc, #632]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ca:	4a9d      	ldr	r2, [pc, #628]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023d0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d00a      	beq.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80023de:	4b98      	ldr	r3, [pc, #608]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023e4:	f023 0203 	bic.w	r2, r3, #3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023ec:	4994      	ldr	r1, [pc, #592]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0302 	and.w	r3, r3, #2
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d00a      	beq.n	8002416 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002400:	4b8f      	ldr	r3, [pc, #572]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002406:	f023 020c 	bic.w	r2, r3, #12
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800240e:	498c      	ldr	r1, [pc, #560]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002410:	4313      	orrs	r3, r2
 8002412:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0304 	and.w	r3, r3, #4
 800241e:	2b00      	cmp	r3, #0
 8002420:	d00a      	beq.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002422:	4b87      	ldr	r3, [pc, #540]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002424:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002428:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002430:	4983      	ldr	r1, [pc, #524]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002432:	4313      	orrs	r3, r2
 8002434:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0308 	and.w	r3, r3, #8
 8002440:	2b00      	cmp	r3, #0
 8002442:	d00a      	beq.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002444:	4b7e      	ldr	r3, [pc, #504]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800244a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002452:	497b      	ldr	r1, [pc, #492]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002454:	4313      	orrs	r3, r2
 8002456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0310 	and.w	r3, r3, #16
 8002462:	2b00      	cmp	r3, #0
 8002464:	d00a      	beq.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002466:	4b76      	ldr	r3, [pc, #472]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002468:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800246c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002474:	4972      	ldr	r1, [pc, #456]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002476:	4313      	orrs	r3, r2
 8002478:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0320 	and.w	r3, r3, #32
 8002484:	2b00      	cmp	r3, #0
 8002486:	d00a      	beq.n	800249e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002488:	4b6d      	ldr	r3, [pc, #436]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800248a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800248e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002496:	496a      	ldr	r1, [pc, #424]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002498:	4313      	orrs	r3, r2
 800249a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d00a      	beq.n	80024c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80024aa:	4b65      	ldr	r3, [pc, #404]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024b0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024b8:	4961      	ldr	r1, [pc, #388]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d00a      	beq.n	80024e2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80024cc:	4b5c      	ldr	r3, [pc, #368]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024da:	4959      	ldr	r1, [pc, #356]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024dc:	4313      	orrs	r3, r2
 80024de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d00a      	beq.n	8002504 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024ee:	4b54      	ldr	r3, [pc, #336]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024f4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80024fc:	4950      	ldr	r1, [pc, #320]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800250c:	2b00      	cmp	r3, #0
 800250e:	d00a      	beq.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002510:	4b4b      	ldr	r3, [pc, #300]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002516:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800251e:	4948      	ldr	r1, [pc, #288]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002520:	4313      	orrs	r3, r2
 8002522:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800252e:	2b00      	cmp	r3, #0
 8002530:	d00a      	beq.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002532:	4b43      	ldr	r3, [pc, #268]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002534:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002538:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002540:	493f      	ldr	r1, [pc, #252]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002542:	4313      	orrs	r3, r2
 8002544:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002550:	2b00      	cmp	r3, #0
 8002552:	d028      	beq.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002554:	4b3a      	ldr	r3, [pc, #232]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800255a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002562:	4937      	ldr	r1, [pc, #220]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002564:	4313      	orrs	r3, r2
 8002566:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800256e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002572:	d106      	bne.n	8002582 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002574:	4b32      	ldr	r3, [pc, #200]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	4a31      	ldr	r2, [pc, #196]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800257a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800257e:	60d3      	str	r3, [r2, #12]
 8002580:	e011      	b.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002586:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800258a:	d10c      	bne.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	3304      	adds	r3, #4
 8002590:	2101      	movs	r1, #1
 8002592:	4618      	mov	r0, r3
 8002594:	f000 f8c8 	bl	8002728 <RCCEx_PLLSAI1_Config>
 8002598:	4603      	mov	r3, r0
 800259a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800259c:	7cfb      	ldrb	r3, [r7, #19]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80025a2:	7cfb      	ldrb	r3, [r7, #19]
 80025a4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d028      	beq.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80025b2:	4b23      	ldr	r3, [pc, #140]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025b8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025c0:	491f      	ldr	r1, [pc, #124]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025c2:	4313      	orrs	r3, r2
 80025c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80025d0:	d106      	bne.n	80025e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025d2:	4b1b      	ldr	r3, [pc, #108]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025d4:	68db      	ldr	r3, [r3, #12]
 80025d6:	4a1a      	ldr	r2, [pc, #104]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025d8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80025dc:	60d3      	str	r3, [r2, #12]
 80025de:	e011      	b.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80025e8:	d10c      	bne.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	3304      	adds	r3, #4
 80025ee:	2101      	movs	r1, #1
 80025f0:	4618      	mov	r0, r3
 80025f2:	f000 f899 	bl	8002728 <RCCEx_PLLSAI1_Config>
 80025f6:	4603      	mov	r3, r0
 80025f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025fa:	7cfb      	ldrb	r3, [r7, #19]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002600:	7cfb      	ldrb	r3, [r7, #19]
 8002602:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d02b      	beq.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002610:	4b0b      	ldr	r3, [pc, #44]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002616:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800261e:	4908      	ldr	r1, [pc, #32]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002620:	4313      	orrs	r3, r2
 8002622:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800262a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800262e:	d109      	bne.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002630:	4b03      	ldr	r3, [pc, #12]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	4a02      	ldr	r2, [pc, #8]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002636:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800263a:	60d3      	str	r3, [r2, #12]
 800263c:	e014      	b.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800263e:	bf00      	nop
 8002640:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002648:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800264c:	d10c      	bne.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	3304      	adds	r3, #4
 8002652:	2101      	movs	r1, #1
 8002654:	4618      	mov	r0, r3
 8002656:	f000 f867 	bl	8002728 <RCCEx_PLLSAI1_Config>
 800265a:	4603      	mov	r3, r0
 800265c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800265e:	7cfb      	ldrb	r3, [r7, #19]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002664:	7cfb      	ldrb	r3, [r7, #19]
 8002666:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d02f      	beq.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002674:	4b2b      	ldr	r3, [pc, #172]	@ (8002724 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800267a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002682:	4928      	ldr	r1, [pc, #160]	@ (8002724 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002684:	4313      	orrs	r3, r2
 8002686:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800268e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002692:	d10d      	bne.n	80026b0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	3304      	adds	r3, #4
 8002698:	2102      	movs	r1, #2
 800269a:	4618      	mov	r0, r3
 800269c:	f000 f844 	bl	8002728 <RCCEx_PLLSAI1_Config>
 80026a0:	4603      	mov	r3, r0
 80026a2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026a4:	7cfb      	ldrb	r3, [r7, #19]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d014      	beq.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80026aa:	7cfb      	ldrb	r3, [r7, #19]
 80026ac:	74bb      	strb	r3, [r7, #18]
 80026ae:	e011      	b.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80026b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80026b8:	d10c      	bne.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	3320      	adds	r3, #32
 80026be:	2102      	movs	r1, #2
 80026c0:	4618      	mov	r0, r3
 80026c2:	f000 f925 	bl	8002910 <RCCEx_PLLSAI2_Config>
 80026c6:	4603      	mov	r3, r0
 80026c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026ca:	7cfb      	ldrb	r3, [r7, #19]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80026d0:	7cfb      	ldrb	r3, [r7, #19]
 80026d2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d00a      	beq.n	80026f6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80026e0:	4b10      	ldr	r3, [pc, #64]	@ (8002724 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026e6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80026ee:	490d      	ldr	r1, [pc, #52]	@ (8002724 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026f0:	4313      	orrs	r3, r2
 80026f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d00b      	beq.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002702:	4b08      	ldr	r3, [pc, #32]	@ (8002724 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002704:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002708:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002712:	4904      	ldr	r1, [pc, #16]	@ (8002724 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002714:	4313      	orrs	r3, r2
 8002716:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800271a:	7cbb      	ldrb	r3, [r7, #18]
}
 800271c:	4618      	mov	r0, r3
 800271e:	3718      	adds	r7, #24
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	40021000 	.word	0x40021000

08002728 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002732:	2300      	movs	r3, #0
 8002734:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002736:	4b75      	ldr	r3, [pc, #468]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002738:	68db      	ldr	r3, [r3, #12]
 800273a:	f003 0303 	and.w	r3, r3, #3
 800273e:	2b00      	cmp	r3, #0
 8002740:	d018      	beq.n	8002774 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002742:	4b72      	ldr	r3, [pc, #456]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002744:	68db      	ldr	r3, [r3, #12]
 8002746:	f003 0203 	and.w	r2, r3, #3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	429a      	cmp	r2, r3
 8002750:	d10d      	bne.n	800276e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
       ||
 8002756:	2b00      	cmp	r3, #0
 8002758:	d009      	beq.n	800276e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800275a:	4b6c      	ldr	r3, [pc, #432]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	091b      	lsrs	r3, r3, #4
 8002760:	f003 0307 	and.w	r3, r3, #7
 8002764:	1c5a      	adds	r2, r3, #1
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	685b      	ldr	r3, [r3, #4]
       ||
 800276a:	429a      	cmp	r2, r3
 800276c:	d047      	beq.n	80027fe <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	73fb      	strb	r3, [r7, #15]
 8002772:	e044      	b.n	80027fe <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2b03      	cmp	r3, #3
 800277a:	d018      	beq.n	80027ae <RCCEx_PLLSAI1_Config+0x86>
 800277c:	2b03      	cmp	r3, #3
 800277e:	d825      	bhi.n	80027cc <RCCEx_PLLSAI1_Config+0xa4>
 8002780:	2b01      	cmp	r3, #1
 8002782:	d002      	beq.n	800278a <RCCEx_PLLSAI1_Config+0x62>
 8002784:	2b02      	cmp	r3, #2
 8002786:	d009      	beq.n	800279c <RCCEx_PLLSAI1_Config+0x74>
 8002788:	e020      	b.n	80027cc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800278a:	4b60      	ldr	r3, [pc, #384]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0302 	and.w	r3, r3, #2
 8002792:	2b00      	cmp	r3, #0
 8002794:	d11d      	bne.n	80027d2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800279a:	e01a      	b.n	80027d2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800279c:	4b5b      	ldr	r3, [pc, #364]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d116      	bne.n	80027d6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027ac:	e013      	b.n	80027d6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80027ae:	4b57      	ldr	r3, [pc, #348]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d10f      	bne.n	80027da <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80027ba:	4b54      	ldr	r3, [pc, #336]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d109      	bne.n	80027da <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80027ca:	e006      	b.n	80027da <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	73fb      	strb	r3, [r7, #15]
      break;
 80027d0:	e004      	b.n	80027dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80027d2:	bf00      	nop
 80027d4:	e002      	b.n	80027dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80027d6:	bf00      	nop
 80027d8:	e000      	b.n	80027dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80027da:	bf00      	nop
    }

    if(status == HAL_OK)
 80027dc:	7bfb      	ldrb	r3, [r7, #15]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d10d      	bne.n	80027fe <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80027e2:	4b4a      	ldr	r3, [pc, #296]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6819      	ldr	r1, [r3, #0]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	3b01      	subs	r3, #1
 80027f4:	011b      	lsls	r3, r3, #4
 80027f6:	430b      	orrs	r3, r1
 80027f8:	4944      	ldr	r1, [pc, #272]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80027fe:	7bfb      	ldrb	r3, [r7, #15]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d17d      	bne.n	8002900 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002804:	4b41      	ldr	r3, [pc, #260]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a40      	ldr	r2, [pc, #256]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 800280a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800280e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002810:	f7fe fb42 	bl	8000e98 <HAL_GetTick>
 8002814:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002816:	e009      	b.n	800282c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002818:	f7fe fb3e 	bl	8000e98 <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	2b02      	cmp	r3, #2
 8002824:	d902      	bls.n	800282c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	73fb      	strb	r3, [r7, #15]
        break;
 800282a:	e005      	b.n	8002838 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800282c:	4b37      	ldr	r3, [pc, #220]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d1ef      	bne.n	8002818 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002838:	7bfb      	ldrb	r3, [r7, #15]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d160      	bne.n	8002900 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d111      	bne.n	8002868 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002844:	4b31      	ldr	r3, [pc, #196]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002846:	691b      	ldr	r3, [r3, #16]
 8002848:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800284c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	6892      	ldr	r2, [r2, #8]
 8002854:	0211      	lsls	r1, r2, #8
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	68d2      	ldr	r2, [r2, #12]
 800285a:	0912      	lsrs	r2, r2, #4
 800285c:	0452      	lsls	r2, r2, #17
 800285e:	430a      	orrs	r2, r1
 8002860:	492a      	ldr	r1, [pc, #168]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002862:	4313      	orrs	r3, r2
 8002864:	610b      	str	r3, [r1, #16]
 8002866:	e027      	b.n	80028b8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d112      	bne.n	8002894 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800286e:	4b27      	ldr	r3, [pc, #156]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002876:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	6892      	ldr	r2, [r2, #8]
 800287e:	0211      	lsls	r1, r2, #8
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	6912      	ldr	r2, [r2, #16]
 8002884:	0852      	lsrs	r2, r2, #1
 8002886:	3a01      	subs	r2, #1
 8002888:	0552      	lsls	r2, r2, #21
 800288a:	430a      	orrs	r2, r1
 800288c:	491f      	ldr	r1, [pc, #124]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 800288e:	4313      	orrs	r3, r2
 8002890:	610b      	str	r3, [r1, #16]
 8002892:	e011      	b.n	80028b8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002894:	4b1d      	ldr	r3, [pc, #116]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002896:	691b      	ldr	r3, [r3, #16]
 8002898:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800289c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	6892      	ldr	r2, [r2, #8]
 80028a4:	0211      	lsls	r1, r2, #8
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	6952      	ldr	r2, [r2, #20]
 80028aa:	0852      	lsrs	r2, r2, #1
 80028ac:	3a01      	subs	r2, #1
 80028ae:	0652      	lsls	r2, r2, #25
 80028b0:	430a      	orrs	r2, r1
 80028b2:	4916      	ldr	r1, [pc, #88]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 80028b4:	4313      	orrs	r3, r2
 80028b6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80028b8:	4b14      	ldr	r3, [pc, #80]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a13      	ldr	r2, [pc, #76]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 80028be:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80028c2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028c4:	f7fe fae8 	bl	8000e98 <HAL_GetTick>
 80028c8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80028ca:	e009      	b.n	80028e0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80028cc:	f7fe fae4 	bl	8000e98 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d902      	bls.n	80028e0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	73fb      	strb	r3, [r7, #15]
          break;
 80028de:	e005      	b.n	80028ec <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80028e0:	4b0a      	ldr	r3, [pc, #40]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d0ef      	beq.n	80028cc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80028ec:	7bfb      	ldrb	r3, [r7, #15]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d106      	bne.n	8002900 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80028f2:	4b06      	ldr	r3, [pc, #24]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 80028f4:	691a      	ldr	r2, [r3, #16]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	699b      	ldr	r3, [r3, #24]
 80028fa:	4904      	ldr	r1, [pc, #16]	@ (800290c <RCCEx_PLLSAI1_Config+0x1e4>)
 80028fc:	4313      	orrs	r3, r2
 80028fe:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002900:	7bfb      	ldrb	r3, [r7, #15]
}
 8002902:	4618      	mov	r0, r3
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	40021000 	.word	0x40021000

08002910 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
 8002918:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800291a:	2300      	movs	r3, #0
 800291c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800291e:	4b6a      	ldr	r3, [pc, #424]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	f003 0303 	and.w	r3, r3, #3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d018      	beq.n	800295c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800292a:	4b67      	ldr	r3, [pc, #412]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	f003 0203 	and.w	r2, r3, #3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	429a      	cmp	r2, r3
 8002938:	d10d      	bne.n	8002956 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
       ||
 800293e:	2b00      	cmp	r3, #0
 8002940:	d009      	beq.n	8002956 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002942:	4b61      	ldr	r3, [pc, #388]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	091b      	lsrs	r3, r3, #4
 8002948:	f003 0307 	and.w	r3, r3, #7
 800294c:	1c5a      	adds	r2, r3, #1
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	685b      	ldr	r3, [r3, #4]
       ||
 8002952:	429a      	cmp	r2, r3
 8002954:	d047      	beq.n	80029e6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	73fb      	strb	r3, [r7, #15]
 800295a:	e044      	b.n	80029e6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	2b03      	cmp	r3, #3
 8002962:	d018      	beq.n	8002996 <RCCEx_PLLSAI2_Config+0x86>
 8002964:	2b03      	cmp	r3, #3
 8002966:	d825      	bhi.n	80029b4 <RCCEx_PLLSAI2_Config+0xa4>
 8002968:	2b01      	cmp	r3, #1
 800296a:	d002      	beq.n	8002972 <RCCEx_PLLSAI2_Config+0x62>
 800296c:	2b02      	cmp	r3, #2
 800296e:	d009      	beq.n	8002984 <RCCEx_PLLSAI2_Config+0x74>
 8002970:	e020      	b.n	80029b4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002972:	4b55      	ldr	r3, [pc, #340]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	2b00      	cmp	r3, #0
 800297c:	d11d      	bne.n	80029ba <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002982:	e01a      	b.n	80029ba <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002984:	4b50      	ldr	r3, [pc, #320]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800298c:	2b00      	cmp	r3, #0
 800298e:	d116      	bne.n	80029be <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002994:	e013      	b.n	80029be <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002996:	4b4c      	ldr	r3, [pc, #304]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d10f      	bne.n	80029c2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80029a2:	4b49      	ldr	r3, [pc, #292]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d109      	bne.n	80029c2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80029b2:	e006      	b.n	80029c2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	73fb      	strb	r3, [r7, #15]
      break;
 80029b8:	e004      	b.n	80029c4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80029ba:	bf00      	nop
 80029bc:	e002      	b.n	80029c4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80029be:	bf00      	nop
 80029c0:	e000      	b.n	80029c4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80029c2:	bf00      	nop
    }

    if(status == HAL_OK)
 80029c4:	7bfb      	ldrb	r3, [r7, #15]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d10d      	bne.n	80029e6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80029ca:	4b3f      	ldr	r3, [pc, #252]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6819      	ldr	r1, [r3, #0]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	3b01      	subs	r3, #1
 80029dc:	011b      	lsls	r3, r3, #4
 80029de:	430b      	orrs	r3, r1
 80029e0:	4939      	ldr	r1, [pc, #228]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029e2:	4313      	orrs	r3, r2
 80029e4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80029e6:	7bfb      	ldrb	r3, [r7, #15]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d167      	bne.n	8002abc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80029ec:	4b36      	ldr	r3, [pc, #216]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a35      	ldr	r2, [pc, #212]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029f8:	f7fe fa4e 	bl	8000e98 <HAL_GetTick>
 80029fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80029fe:	e009      	b.n	8002a14 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002a00:	f7fe fa4a 	bl	8000e98 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d902      	bls.n	8002a14 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	73fb      	strb	r3, [r7, #15]
        break;
 8002a12:	e005      	b.n	8002a20 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002a14:	4b2c      	ldr	r3, [pc, #176]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d1ef      	bne.n	8002a00 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002a20:	7bfb      	ldrb	r3, [r7, #15]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d14a      	bne.n	8002abc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d111      	bne.n	8002a50 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a2c:	4b26      	ldr	r3, [pc, #152]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a2e:	695b      	ldr	r3, [r3, #20]
 8002a30:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002a34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	6892      	ldr	r2, [r2, #8]
 8002a3c:	0211      	lsls	r1, r2, #8
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	68d2      	ldr	r2, [r2, #12]
 8002a42:	0912      	lsrs	r2, r2, #4
 8002a44:	0452      	lsls	r2, r2, #17
 8002a46:	430a      	orrs	r2, r1
 8002a48:	491f      	ldr	r1, [pc, #124]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	614b      	str	r3, [r1, #20]
 8002a4e:	e011      	b.n	8002a74 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a50:	4b1d      	ldr	r3, [pc, #116]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a52:	695b      	ldr	r3, [r3, #20]
 8002a54:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002a58:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	6892      	ldr	r2, [r2, #8]
 8002a60:	0211      	lsls	r1, r2, #8
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	6912      	ldr	r2, [r2, #16]
 8002a66:	0852      	lsrs	r2, r2, #1
 8002a68:	3a01      	subs	r2, #1
 8002a6a:	0652      	lsls	r2, r2, #25
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	4916      	ldr	r1, [pc, #88]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a70:	4313      	orrs	r3, r2
 8002a72:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002a74:	4b14      	ldr	r3, [pc, #80]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a13      	ldr	r2, [pc, #76]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a7e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a80:	f7fe fa0a 	bl	8000e98 <HAL_GetTick>
 8002a84:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002a86:	e009      	b.n	8002a9c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002a88:	f7fe fa06 	bl	8000e98 <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d902      	bls.n	8002a9c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	73fb      	strb	r3, [r7, #15]
          break;
 8002a9a:	e005      	b.n	8002aa8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d0ef      	beq.n	8002a88 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002aa8:	7bfb      	ldrb	r3, [r7, #15]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d106      	bne.n	8002abc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002aae:	4b06      	ldr	r3, [pc, #24]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ab0:	695a      	ldr	r2, [r3, #20]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	695b      	ldr	r3, [r3, #20]
 8002ab6:	4904      	ldr	r1, [pc, #16]	@ (8002ac8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3710      	adds	r7, #16
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	40021000 	.word	0x40021000

08002acc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d101      	bne.n	8002ade <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e049      	b.n	8002b72 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d106      	bne.n	8002af8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f000 f841 	bl	8002b7a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2202      	movs	r2, #2
 8002afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	3304      	adds	r3, #4
 8002b08:	4619      	mov	r1, r3
 8002b0a:	4610      	mov	r0, r2
 8002b0c:	f000 f9e0 	bl	8002ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2201      	movs	r2, #1
 8002b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2201      	movs	r2, #1
 8002b44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b70:	2300      	movs	r3, #0
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3708      	adds	r7, #8
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}

08002b7a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002b7a:	b480      	push	{r7}
 8002b7c:	b083      	sub	sp, #12
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002b82:	bf00      	nop
 8002b84:	370c      	adds	r7, #12
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr
	...

08002b90 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b085      	sub	sp, #20
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b9e:	b2db      	uxtb	r3, r3
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d001      	beq.n	8002ba8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e04f      	b.n	8002c48 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2202      	movs	r2, #2
 8002bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	68da      	ldr	r2, [r3, #12]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f042 0201 	orr.w	r2, r2, #1
 8002bbe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a23      	ldr	r2, [pc, #140]	@ (8002c54 <HAL_TIM_Base_Start_IT+0xc4>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d01d      	beq.n	8002c06 <HAL_TIM_Base_Start_IT+0x76>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bd2:	d018      	beq.n	8002c06 <HAL_TIM_Base_Start_IT+0x76>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a1f      	ldr	r2, [pc, #124]	@ (8002c58 <HAL_TIM_Base_Start_IT+0xc8>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d013      	beq.n	8002c06 <HAL_TIM_Base_Start_IT+0x76>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a1e      	ldr	r2, [pc, #120]	@ (8002c5c <HAL_TIM_Base_Start_IT+0xcc>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d00e      	beq.n	8002c06 <HAL_TIM_Base_Start_IT+0x76>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a1c      	ldr	r2, [pc, #112]	@ (8002c60 <HAL_TIM_Base_Start_IT+0xd0>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d009      	beq.n	8002c06 <HAL_TIM_Base_Start_IT+0x76>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a1b      	ldr	r2, [pc, #108]	@ (8002c64 <HAL_TIM_Base_Start_IT+0xd4>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d004      	beq.n	8002c06 <HAL_TIM_Base_Start_IT+0x76>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a19      	ldr	r2, [pc, #100]	@ (8002c68 <HAL_TIM_Base_Start_IT+0xd8>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d115      	bne.n	8002c32 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	689a      	ldr	r2, [r3, #8]
 8002c0c:	4b17      	ldr	r3, [pc, #92]	@ (8002c6c <HAL_TIM_Base_Start_IT+0xdc>)
 8002c0e:	4013      	ands	r3, r2
 8002c10:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2b06      	cmp	r3, #6
 8002c16:	d015      	beq.n	8002c44 <HAL_TIM_Base_Start_IT+0xb4>
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c1e:	d011      	beq.n	8002c44 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f042 0201 	orr.w	r2, r2, #1
 8002c2e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c30:	e008      	b.n	8002c44 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f042 0201 	orr.w	r2, r2, #1
 8002c40:	601a      	str	r2, [r3, #0]
 8002c42:	e000      	b.n	8002c46 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c44:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002c46:	2300      	movs	r3, #0
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3714      	adds	r7, #20
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr
 8002c54:	40012c00 	.word	0x40012c00
 8002c58:	40000400 	.word	0x40000400
 8002c5c:	40000800 	.word	0x40000800
 8002c60:	40000c00 	.word	0x40000c00
 8002c64:	40013400 	.word	0x40013400
 8002c68:	40014000 	.word	0x40014000
 8002c6c:	00010007 	.word	0x00010007

08002c70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	691b      	ldr	r3, [r3, #16]
 8002c86:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d020      	beq.n	8002cd4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f003 0302 	and.w	r3, r3, #2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d01b      	beq.n	8002cd4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f06f 0202 	mvn.w	r2, #2
 8002ca4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2201      	movs	r2, #1
 8002caa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	f003 0303 	and.w	r3, r3, #3
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d003      	beq.n	8002cc2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f000 f8e9 	bl	8002e92 <HAL_TIM_IC_CaptureCallback>
 8002cc0:	e005      	b.n	8002cce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 f8db 	bl	8002e7e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f000 f8ec 	bl	8002ea6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	f003 0304 	and.w	r3, r3, #4
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d020      	beq.n	8002d20 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f003 0304 	and.w	r3, r3, #4
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d01b      	beq.n	8002d20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f06f 0204 	mvn.w	r2, #4
 8002cf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	699b      	ldr	r3, [r3, #24]
 8002cfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d003      	beq.n	8002d0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f000 f8c3 	bl	8002e92 <HAL_TIM_IC_CaptureCallback>
 8002d0c:	e005      	b.n	8002d1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 f8b5 	bl	8002e7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d14:	6878      	ldr	r0, [r7, #4]
 8002d16:	f000 f8c6 	bl	8002ea6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	f003 0308 	and.w	r3, r3, #8
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d020      	beq.n	8002d6c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	f003 0308 	and.w	r3, r3, #8
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d01b      	beq.n	8002d6c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f06f 0208 	mvn.w	r2, #8
 8002d3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2204      	movs	r2, #4
 8002d42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	69db      	ldr	r3, [r3, #28]
 8002d4a:	f003 0303 	and.w	r3, r3, #3
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d003      	beq.n	8002d5a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f000 f89d 	bl	8002e92 <HAL_TIM_IC_CaptureCallback>
 8002d58:	e005      	b.n	8002d66 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f000 f88f 	bl	8002e7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f000 f8a0 	bl	8002ea6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	f003 0310 	and.w	r3, r3, #16
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d020      	beq.n	8002db8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	f003 0310 	and.w	r3, r3, #16
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d01b      	beq.n	8002db8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f06f 0210 	mvn.w	r2, #16
 8002d88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2208      	movs	r2, #8
 8002d8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d003      	beq.n	8002da6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f000 f877 	bl	8002e92 <HAL_TIM_IC_CaptureCallback>
 8002da4:	e005      	b.n	8002db2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f000 f869 	bl	8002e7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f000 f87a 	bl	8002ea6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	f003 0301 	and.w	r3, r3, #1
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00c      	beq.n	8002ddc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	f003 0301 	and.w	r3, r3, #1
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d007      	beq.n	8002ddc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f06f 0201 	mvn.w	r2, #1
 8002dd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f7fd fe7c 	bl	8000ad4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d104      	bne.n	8002df0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d00c      	beq.n	8002e0a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d007      	beq.n	8002e0a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8002e02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f000 f913 	bl	8003030 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d00c      	beq.n	8002e2e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d007      	beq.n	8002e2e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002e26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	f000 f90b 	bl	8003044 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d00c      	beq.n	8002e52 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d007      	beq.n	8002e52 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002e4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f000 f834 	bl	8002eba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	f003 0320 	and.w	r3, r3, #32
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d00c      	beq.n	8002e76 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f003 0320 	and.w	r3, r3, #32
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d007      	beq.n	8002e76 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f06f 0220 	mvn.w	r2, #32
 8002e6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f000 f8d3 	bl	800301c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e76:	bf00      	nop
 8002e78:	3710      	adds	r7, #16
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}

08002e7e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e7e:	b480      	push	{r7}
 8002e80:	b083      	sub	sp, #12
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e86:	bf00      	nop
 8002e88:	370c      	adds	r7, #12
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr

08002e92 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e92:	b480      	push	{r7}
 8002e94:	b083      	sub	sp, #12
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002e9a:	bf00      	nop
 8002e9c:	370c      	adds	r7, #12
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr

08002ea6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ea6:	b480      	push	{r7}
 8002ea8:	b083      	sub	sp, #12
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002eae:	bf00      	nop
 8002eb0:	370c      	adds	r7, #12
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr

08002eba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002eba:	b480      	push	{r7}
 8002ebc:	b083      	sub	sp, #12
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ec2:	bf00      	nop
 8002ec4:	370c      	adds	r7, #12
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
	...

08002ed0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b085      	sub	sp, #20
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	4a46      	ldr	r2, [pc, #280]	@ (8002ffc <TIM_Base_SetConfig+0x12c>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d013      	beq.n	8002f10 <TIM_Base_SetConfig+0x40>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002eee:	d00f      	beq.n	8002f10 <TIM_Base_SetConfig+0x40>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	4a43      	ldr	r2, [pc, #268]	@ (8003000 <TIM_Base_SetConfig+0x130>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d00b      	beq.n	8002f10 <TIM_Base_SetConfig+0x40>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a42      	ldr	r2, [pc, #264]	@ (8003004 <TIM_Base_SetConfig+0x134>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d007      	beq.n	8002f10 <TIM_Base_SetConfig+0x40>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4a41      	ldr	r2, [pc, #260]	@ (8003008 <TIM_Base_SetConfig+0x138>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d003      	beq.n	8002f10 <TIM_Base_SetConfig+0x40>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	4a40      	ldr	r2, [pc, #256]	@ (800300c <TIM_Base_SetConfig+0x13c>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d108      	bne.n	8002f22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	68fa      	ldr	r2, [r7, #12]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4a35      	ldr	r2, [pc, #212]	@ (8002ffc <TIM_Base_SetConfig+0x12c>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d01f      	beq.n	8002f6a <TIM_Base_SetConfig+0x9a>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f30:	d01b      	beq.n	8002f6a <TIM_Base_SetConfig+0x9a>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	4a32      	ldr	r2, [pc, #200]	@ (8003000 <TIM_Base_SetConfig+0x130>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d017      	beq.n	8002f6a <TIM_Base_SetConfig+0x9a>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4a31      	ldr	r2, [pc, #196]	@ (8003004 <TIM_Base_SetConfig+0x134>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d013      	beq.n	8002f6a <TIM_Base_SetConfig+0x9a>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a30      	ldr	r2, [pc, #192]	@ (8003008 <TIM_Base_SetConfig+0x138>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d00f      	beq.n	8002f6a <TIM_Base_SetConfig+0x9a>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4a2f      	ldr	r2, [pc, #188]	@ (800300c <TIM_Base_SetConfig+0x13c>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d00b      	beq.n	8002f6a <TIM_Base_SetConfig+0x9a>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a2e      	ldr	r2, [pc, #184]	@ (8003010 <TIM_Base_SetConfig+0x140>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d007      	beq.n	8002f6a <TIM_Base_SetConfig+0x9a>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a2d      	ldr	r2, [pc, #180]	@ (8003014 <TIM_Base_SetConfig+0x144>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d003      	beq.n	8002f6a <TIM_Base_SetConfig+0x9a>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a2c      	ldr	r2, [pc, #176]	@ (8003018 <TIM_Base_SetConfig+0x148>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d108      	bne.n	8002f7c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	68db      	ldr	r3, [r3, #12]
 8002f76:	68fa      	ldr	r2, [r7, #12]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	695b      	ldr	r3, [r3, #20]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	68fa      	ldr	r2, [r7, #12]
 8002f8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	689a      	ldr	r2, [r3, #8]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	4a16      	ldr	r2, [pc, #88]	@ (8002ffc <TIM_Base_SetConfig+0x12c>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d00f      	beq.n	8002fc8 <TIM_Base_SetConfig+0xf8>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	4a18      	ldr	r2, [pc, #96]	@ (800300c <TIM_Base_SetConfig+0x13c>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d00b      	beq.n	8002fc8 <TIM_Base_SetConfig+0xf8>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4a17      	ldr	r2, [pc, #92]	@ (8003010 <TIM_Base_SetConfig+0x140>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d007      	beq.n	8002fc8 <TIM_Base_SetConfig+0xf8>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a16      	ldr	r2, [pc, #88]	@ (8003014 <TIM_Base_SetConfig+0x144>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d003      	beq.n	8002fc8 <TIM_Base_SetConfig+0xf8>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a15      	ldr	r2, [pc, #84]	@ (8003018 <TIM_Base_SetConfig+0x148>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d103      	bne.n	8002fd0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	691a      	ldr	r2, [r3, #16]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	691b      	ldr	r3, [r3, #16]
 8002fda:	f003 0301 	and.w	r3, r3, #1
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d105      	bne.n	8002fee <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	f023 0201 	bic.w	r2, r3, #1
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	611a      	str	r2, [r3, #16]
  }
}
 8002fee:	bf00      	nop
 8002ff0:	3714      	adds	r7, #20
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	40012c00 	.word	0x40012c00
 8003000:	40000400 	.word	0x40000400
 8003004:	40000800 	.word	0x40000800
 8003008:	40000c00 	.word	0x40000c00
 800300c:	40013400 	.word	0x40013400
 8003010:	40014000 	.word	0x40014000
 8003014:	40014400 	.word	0x40014400
 8003018:	40014800 	.word	0x40014800

0800301c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d101      	bne.n	800306a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e040      	b.n	80030ec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800306e:	2b00      	cmp	r3, #0
 8003070:	d106      	bne.n	8003080 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f7fd fd6a 	bl	8000b54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2224      	movs	r2, #36	@ 0x24
 8003084:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f022 0201 	bic.w	r2, r2, #1
 8003094:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800309a:	2b00      	cmp	r3, #0
 800309c:	d002      	beq.n	80030a4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f000 fb6a 	bl	8003778 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	f000 f8af 	bl	8003208 <UART_SetConfig>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d101      	bne.n	80030b4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e01b      	b.n	80030ec <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	685a      	ldr	r2, [r3, #4]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80030c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	689a      	ldr	r2, [r3, #8]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80030d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f042 0201 	orr.w	r2, r2, #1
 80030e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f000 fbe9 	bl	80038bc <UART_CheckIdleState>
 80030ea:	4603      	mov	r3, r0
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3708      	adds	r7, #8
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}

080030f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b08a      	sub	sp, #40	@ 0x28
 80030f8:	af02      	add	r7, sp, #8
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	60b9      	str	r1, [r7, #8]
 80030fe:	603b      	str	r3, [r7, #0]
 8003100:	4613      	mov	r3, r2
 8003102:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003108:	2b20      	cmp	r3, #32
 800310a:	d177      	bne.n	80031fc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d002      	beq.n	8003118 <HAL_UART_Transmit+0x24>
 8003112:	88fb      	ldrh	r3, [r7, #6]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d101      	bne.n	800311c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e070      	b.n	80031fe <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2200      	movs	r2, #0
 8003120:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2221      	movs	r2, #33	@ 0x21
 8003128:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800312a:	f7fd feb5 	bl	8000e98 <HAL_GetTick>
 800312e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	88fa      	ldrh	r2, [r7, #6]
 8003134:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	88fa      	ldrh	r2, [r7, #6]
 800313c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003148:	d108      	bne.n	800315c <HAL_UART_Transmit+0x68>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d104      	bne.n	800315c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003152:	2300      	movs	r3, #0
 8003154:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	61bb      	str	r3, [r7, #24]
 800315a:	e003      	b.n	8003164 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003160:	2300      	movs	r3, #0
 8003162:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003164:	e02f      	b.n	80031c6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	9300      	str	r3, [sp, #0]
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	2200      	movs	r2, #0
 800316e:	2180      	movs	r1, #128	@ 0x80
 8003170:	68f8      	ldr	r0, [r7, #12]
 8003172:	f000 fc4b 	bl	8003a0c <UART_WaitOnFlagUntilTimeout>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d004      	beq.n	8003186 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2220      	movs	r2, #32
 8003180:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e03b      	b.n	80031fe <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d10b      	bne.n	80031a4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800318c:	69bb      	ldr	r3, [r7, #24]
 800318e:	881a      	ldrh	r2, [r3, #0]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003198:	b292      	uxth	r2, r2
 800319a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800319c:	69bb      	ldr	r3, [r7, #24]
 800319e:	3302      	adds	r3, #2
 80031a0:	61bb      	str	r3, [r7, #24]
 80031a2:	e007      	b.n	80031b4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	781a      	ldrb	r2, [r3, #0]
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	3301      	adds	r3, #1
 80031b2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	3b01      	subs	r3, #1
 80031be:	b29a      	uxth	r2, r3
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d1c9      	bne.n	8003166 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	9300      	str	r3, [sp, #0]
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	2200      	movs	r2, #0
 80031da:	2140      	movs	r1, #64	@ 0x40
 80031dc:	68f8      	ldr	r0, [r7, #12]
 80031de:	f000 fc15 	bl	8003a0c <UART_WaitOnFlagUntilTimeout>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d004      	beq.n	80031f2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2220      	movs	r2, #32
 80031ec:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e005      	b.n	80031fe <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2220      	movs	r2, #32
 80031f6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80031f8:	2300      	movs	r3, #0
 80031fa:	e000      	b.n	80031fe <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80031fc:	2302      	movs	r3, #2
  }
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3720      	adds	r7, #32
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
	...

08003208 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003208:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800320c:	b08a      	sub	sp, #40	@ 0x28
 800320e:	af00      	add	r7, sp, #0
 8003210:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003212:	2300      	movs	r3, #0
 8003214:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	689a      	ldr	r2, [r3, #8]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	691b      	ldr	r3, [r3, #16]
 8003220:	431a      	orrs	r2, r3
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	695b      	ldr	r3, [r3, #20]
 8003226:	431a      	orrs	r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	69db      	ldr	r3, [r3, #28]
 800322c:	4313      	orrs	r3, r2
 800322e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	4ba4      	ldr	r3, [pc, #656]	@ (80034c8 <UART_SetConfig+0x2c0>)
 8003238:	4013      	ands	r3, r2
 800323a:	68fa      	ldr	r2, [r7, #12]
 800323c:	6812      	ldr	r2, [r2, #0]
 800323e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003240:	430b      	orrs	r3, r1
 8003242:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	68da      	ldr	r2, [r3, #12]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	430a      	orrs	r2, r1
 8003258:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	699b      	ldr	r3, [r3, #24]
 800325e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a99      	ldr	r2, [pc, #612]	@ (80034cc <UART_SetConfig+0x2c4>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d004      	beq.n	8003274 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6a1b      	ldr	r3, [r3, #32]
 800326e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003270:	4313      	orrs	r3, r2
 8003272:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003284:	430a      	orrs	r2, r1
 8003286:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a90      	ldr	r2, [pc, #576]	@ (80034d0 <UART_SetConfig+0x2c8>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d126      	bne.n	80032e0 <UART_SetConfig+0xd8>
 8003292:	4b90      	ldr	r3, [pc, #576]	@ (80034d4 <UART_SetConfig+0x2cc>)
 8003294:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003298:	f003 0303 	and.w	r3, r3, #3
 800329c:	2b03      	cmp	r3, #3
 800329e:	d81b      	bhi.n	80032d8 <UART_SetConfig+0xd0>
 80032a0:	a201      	add	r2, pc, #4	@ (adr r2, 80032a8 <UART_SetConfig+0xa0>)
 80032a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032a6:	bf00      	nop
 80032a8:	080032b9 	.word	0x080032b9
 80032ac:	080032c9 	.word	0x080032c9
 80032b0:	080032c1 	.word	0x080032c1
 80032b4:	080032d1 	.word	0x080032d1
 80032b8:	2301      	movs	r3, #1
 80032ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032be:	e116      	b.n	80034ee <UART_SetConfig+0x2e6>
 80032c0:	2302      	movs	r3, #2
 80032c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032c6:	e112      	b.n	80034ee <UART_SetConfig+0x2e6>
 80032c8:	2304      	movs	r3, #4
 80032ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032ce:	e10e      	b.n	80034ee <UART_SetConfig+0x2e6>
 80032d0:	2308      	movs	r3, #8
 80032d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032d6:	e10a      	b.n	80034ee <UART_SetConfig+0x2e6>
 80032d8:	2310      	movs	r3, #16
 80032da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032de:	e106      	b.n	80034ee <UART_SetConfig+0x2e6>
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a7c      	ldr	r2, [pc, #496]	@ (80034d8 <UART_SetConfig+0x2d0>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d138      	bne.n	800335c <UART_SetConfig+0x154>
 80032ea:	4b7a      	ldr	r3, [pc, #488]	@ (80034d4 <UART_SetConfig+0x2cc>)
 80032ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032f0:	f003 030c 	and.w	r3, r3, #12
 80032f4:	2b0c      	cmp	r3, #12
 80032f6:	d82d      	bhi.n	8003354 <UART_SetConfig+0x14c>
 80032f8:	a201      	add	r2, pc, #4	@ (adr r2, 8003300 <UART_SetConfig+0xf8>)
 80032fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032fe:	bf00      	nop
 8003300:	08003335 	.word	0x08003335
 8003304:	08003355 	.word	0x08003355
 8003308:	08003355 	.word	0x08003355
 800330c:	08003355 	.word	0x08003355
 8003310:	08003345 	.word	0x08003345
 8003314:	08003355 	.word	0x08003355
 8003318:	08003355 	.word	0x08003355
 800331c:	08003355 	.word	0x08003355
 8003320:	0800333d 	.word	0x0800333d
 8003324:	08003355 	.word	0x08003355
 8003328:	08003355 	.word	0x08003355
 800332c:	08003355 	.word	0x08003355
 8003330:	0800334d 	.word	0x0800334d
 8003334:	2300      	movs	r3, #0
 8003336:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800333a:	e0d8      	b.n	80034ee <UART_SetConfig+0x2e6>
 800333c:	2302      	movs	r3, #2
 800333e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003342:	e0d4      	b.n	80034ee <UART_SetConfig+0x2e6>
 8003344:	2304      	movs	r3, #4
 8003346:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800334a:	e0d0      	b.n	80034ee <UART_SetConfig+0x2e6>
 800334c:	2308      	movs	r3, #8
 800334e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003352:	e0cc      	b.n	80034ee <UART_SetConfig+0x2e6>
 8003354:	2310      	movs	r3, #16
 8003356:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800335a:	e0c8      	b.n	80034ee <UART_SetConfig+0x2e6>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a5e      	ldr	r2, [pc, #376]	@ (80034dc <UART_SetConfig+0x2d4>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d125      	bne.n	80033b2 <UART_SetConfig+0x1aa>
 8003366:	4b5b      	ldr	r3, [pc, #364]	@ (80034d4 <UART_SetConfig+0x2cc>)
 8003368:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800336c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003370:	2b30      	cmp	r3, #48	@ 0x30
 8003372:	d016      	beq.n	80033a2 <UART_SetConfig+0x19a>
 8003374:	2b30      	cmp	r3, #48	@ 0x30
 8003376:	d818      	bhi.n	80033aa <UART_SetConfig+0x1a2>
 8003378:	2b20      	cmp	r3, #32
 800337a:	d00a      	beq.n	8003392 <UART_SetConfig+0x18a>
 800337c:	2b20      	cmp	r3, #32
 800337e:	d814      	bhi.n	80033aa <UART_SetConfig+0x1a2>
 8003380:	2b00      	cmp	r3, #0
 8003382:	d002      	beq.n	800338a <UART_SetConfig+0x182>
 8003384:	2b10      	cmp	r3, #16
 8003386:	d008      	beq.n	800339a <UART_SetConfig+0x192>
 8003388:	e00f      	b.n	80033aa <UART_SetConfig+0x1a2>
 800338a:	2300      	movs	r3, #0
 800338c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003390:	e0ad      	b.n	80034ee <UART_SetConfig+0x2e6>
 8003392:	2302      	movs	r3, #2
 8003394:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003398:	e0a9      	b.n	80034ee <UART_SetConfig+0x2e6>
 800339a:	2304      	movs	r3, #4
 800339c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033a0:	e0a5      	b.n	80034ee <UART_SetConfig+0x2e6>
 80033a2:	2308      	movs	r3, #8
 80033a4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033a8:	e0a1      	b.n	80034ee <UART_SetConfig+0x2e6>
 80033aa:	2310      	movs	r3, #16
 80033ac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033b0:	e09d      	b.n	80034ee <UART_SetConfig+0x2e6>
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a4a      	ldr	r2, [pc, #296]	@ (80034e0 <UART_SetConfig+0x2d8>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d125      	bne.n	8003408 <UART_SetConfig+0x200>
 80033bc:	4b45      	ldr	r3, [pc, #276]	@ (80034d4 <UART_SetConfig+0x2cc>)
 80033be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033c2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80033c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80033c8:	d016      	beq.n	80033f8 <UART_SetConfig+0x1f0>
 80033ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80033cc:	d818      	bhi.n	8003400 <UART_SetConfig+0x1f8>
 80033ce:	2b80      	cmp	r3, #128	@ 0x80
 80033d0:	d00a      	beq.n	80033e8 <UART_SetConfig+0x1e0>
 80033d2:	2b80      	cmp	r3, #128	@ 0x80
 80033d4:	d814      	bhi.n	8003400 <UART_SetConfig+0x1f8>
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d002      	beq.n	80033e0 <UART_SetConfig+0x1d8>
 80033da:	2b40      	cmp	r3, #64	@ 0x40
 80033dc:	d008      	beq.n	80033f0 <UART_SetConfig+0x1e8>
 80033de:	e00f      	b.n	8003400 <UART_SetConfig+0x1f8>
 80033e0:	2300      	movs	r3, #0
 80033e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033e6:	e082      	b.n	80034ee <UART_SetConfig+0x2e6>
 80033e8:	2302      	movs	r3, #2
 80033ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033ee:	e07e      	b.n	80034ee <UART_SetConfig+0x2e6>
 80033f0:	2304      	movs	r3, #4
 80033f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033f6:	e07a      	b.n	80034ee <UART_SetConfig+0x2e6>
 80033f8:	2308      	movs	r3, #8
 80033fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033fe:	e076      	b.n	80034ee <UART_SetConfig+0x2e6>
 8003400:	2310      	movs	r3, #16
 8003402:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003406:	e072      	b.n	80034ee <UART_SetConfig+0x2e6>
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a35      	ldr	r2, [pc, #212]	@ (80034e4 <UART_SetConfig+0x2dc>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d12a      	bne.n	8003468 <UART_SetConfig+0x260>
 8003412:	4b30      	ldr	r3, [pc, #192]	@ (80034d4 <UART_SetConfig+0x2cc>)
 8003414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003418:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800341c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003420:	d01a      	beq.n	8003458 <UART_SetConfig+0x250>
 8003422:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003426:	d81b      	bhi.n	8003460 <UART_SetConfig+0x258>
 8003428:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800342c:	d00c      	beq.n	8003448 <UART_SetConfig+0x240>
 800342e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003432:	d815      	bhi.n	8003460 <UART_SetConfig+0x258>
 8003434:	2b00      	cmp	r3, #0
 8003436:	d003      	beq.n	8003440 <UART_SetConfig+0x238>
 8003438:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800343c:	d008      	beq.n	8003450 <UART_SetConfig+0x248>
 800343e:	e00f      	b.n	8003460 <UART_SetConfig+0x258>
 8003440:	2300      	movs	r3, #0
 8003442:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003446:	e052      	b.n	80034ee <UART_SetConfig+0x2e6>
 8003448:	2302      	movs	r3, #2
 800344a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800344e:	e04e      	b.n	80034ee <UART_SetConfig+0x2e6>
 8003450:	2304      	movs	r3, #4
 8003452:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003456:	e04a      	b.n	80034ee <UART_SetConfig+0x2e6>
 8003458:	2308      	movs	r3, #8
 800345a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800345e:	e046      	b.n	80034ee <UART_SetConfig+0x2e6>
 8003460:	2310      	movs	r3, #16
 8003462:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003466:	e042      	b.n	80034ee <UART_SetConfig+0x2e6>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a17      	ldr	r2, [pc, #92]	@ (80034cc <UART_SetConfig+0x2c4>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d13a      	bne.n	80034e8 <UART_SetConfig+0x2e0>
 8003472:	4b18      	ldr	r3, [pc, #96]	@ (80034d4 <UART_SetConfig+0x2cc>)
 8003474:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003478:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800347c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003480:	d01a      	beq.n	80034b8 <UART_SetConfig+0x2b0>
 8003482:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003486:	d81b      	bhi.n	80034c0 <UART_SetConfig+0x2b8>
 8003488:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800348c:	d00c      	beq.n	80034a8 <UART_SetConfig+0x2a0>
 800348e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003492:	d815      	bhi.n	80034c0 <UART_SetConfig+0x2b8>
 8003494:	2b00      	cmp	r3, #0
 8003496:	d003      	beq.n	80034a0 <UART_SetConfig+0x298>
 8003498:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800349c:	d008      	beq.n	80034b0 <UART_SetConfig+0x2a8>
 800349e:	e00f      	b.n	80034c0 <UART_SetConfig+0x2b8>
 80034a0:	2300      	movs	r3, #0
 80034a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034a6:	e022      	b.n	80034ee <UART_SetConfig+0x2e6>
 80034a8:	2302      	movs	r3, #2
 80034aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034ae:	e01e      	b.n	80034ee <UART_SetConfig+0x2e6>
 80034b0:	2304      	movs	r3, #4
 80034b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034b6:	e01a      	b.n	80034ee <UART_SetConfig+0x2e6>
 80034b8:	2308      	movs	r3, #8
 80034ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034be:	e016      	b.n	80034ee <UART_SetConfig+0x2e6>
 80034c0:	2310      	movs	r3, #16
 80034c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034c6:	e012      	b.n	80034ee <UART_SetConfig+0x2e6>
 80034c8:	efff69f3 	.word	0xefff69f3
 80034cc:	40008000 	.word	0x40008000
 80034d0:	40013800 	.word	0x40013800
 80034d4:	40021000 	.word	0x40021000
 80034d8:	40004400 	.word	0x40004400
 80034dc:	40004800 	.word	0x40004800
 80034e0:	40004c00 	.word	0x40004c00
 80034e4:	40005000 	.word	0x40005000
 80034e8:	2310      	movs	r3, #16
 80034ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a9f      	ldr	r2, [pc, #636]	@ (8003770 <UART_SetConfig+0x568>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d17a      	bne.n	80035ee <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80034f8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80034fc:	2b08      	cmp	r3, #8
 80034fe:	d824      	bhi.n	800354a <UART_SetConfig+0x342>
 8003500:	a201      	add	r2, pc, #4	@ (adr r2, 8003508 <UART_SetConfig+0x300>)
 8003502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003506:	bf00      	nop
 8003508:	0800352d 	.word	0x0800352d
 800350c:	0800354b 	.word	0x0800354b
 8003510:	08003535 	.word	0x08003535
 8003514:	0800354b 	.word	0x0800354b
 8003518:	0800353b 	.word	0x0800353b
 800351c:	0800354b 	.word	0x0800354b
 8003520:	0800354b 	.word	0x0800354b
 8003524:	0800354b 	.word	0x0800354b
 8003528:	08003543 	.word	0x08003543
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800352c:	f7fe fd54 	bl	8001fd8 <HAL_RCC_GetPCLK1Freq>
 8003530:	61f8      	str	r0, [r7, #28]
        break;
 8003532:	e010      	b.n	8003556 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003534:	4b8f      	ldr	r3, [pc, #572]	@ (8003774 <UART_SetConfig+0x56c>)
 8003536:	61fb      	str	r3, [r7, #28]
        break;
 8003538:	e00d      	b.n	8003556 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800353a:	f7fe fcb5 	bl	8001ea8 <HAL_RCC_GetSysClockFreq>
 800353e:	61f8      	str	r0, [r7, #28]
        break;
 8003540:	e009      	b.n	8003556 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003542:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003546:	61fb      	str	r3, [r7, #28]
        break;
 8003548:	e005      	b.n	8003556 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800354a:	2300      	movs	r3, #0
 800354c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003554:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	2b00      	cmp	r3, #0
 800355a:	f000 80fb 	beq.w	8003754 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	685a      	ldr	r2, [r3, #4]
 8003562:	4613      	mov	r3, r2
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	4413      	add	r3, r2
 8003568:	69fa      	ldr	r2, [r7, #28]
 800356a:	429a      	cmp	r2, r3
 800356c:	d305      	bcc.n	800357a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003574:	69fa      	ldr	r2, [r7, #28]
 8003576:	429a      	cmp	r2, r3
 8003578:	d903      	bls.n	8003582 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003580:	e0e8      	b.n	8003754 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	2200      	movs	r2, #0
 8003586:	461c      	mov	r4, r3
 8003588:	4615      	mov	r5, r2
 800358a:	f04f 0200 	mov.w	r2, #0
 800358e:	f04f 0300 	mov.w	r3, #0
 8003592:	022b      	lsls	r3, r5, #8
 8003594:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003598:	0222      	lsls	r2, r4, #8
 800359a:	68f9      	ldr	r1, [r7, #12]
 800359c:	6849      	ldr	r1, [r1, #4]
 800359e:	0849      	lsrs	r1, r1, #1
 80035a0:	2000      	movs	r0, #0
 80035a2:	4688      	mov	r8, r1
 80035a4:	4681      	mov	r9, r0
 80035a6:	eb12 0a08 	adds.w	sl, r2, r8
 80035aa:	eb43 0b09 	adc.w	fp, r3, r9
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	603b      	str	r3, [r7, #0]
 80035b6:	607a      	str	r2, [r7, #4]
 80035b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80035bc:	4650      	mov	r0, sl
 80035be:	4659      	mov	r1, fp
 80035c0:	f7fc fe5e 	bl	8000280 <__aeabi_uldivmod>
 80035c4:	4602      	mov	r2, r0
 80035c6:	460b      	mov	r3, r1
 80035c8:	4613      	mov	r3, r2
 80035ca:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035d2:	d308      	bcc.n	80035e6 <UART_SetConfig+0x3de>
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035da:	d204      	bcs.n	80035e6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	60da      	str	r2, [r3, #12]
 80035e4:	e0b6      	b.n	8003754 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80035ec:	e0b2      	b.n	8003754 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	69db      	ldr	r3, [r3, #28]
 80035f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035f6:	d15e      	bne.n	80036b6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80035f8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80035fc:	2b08      	cmp	r3, #8
 80035fe:	d828      	bhi.n	8003652 <UART_SetConfig+0x44a>
 8003600:	a201      	add	r2, pc, #4	@ (adr r2, 8003608 <UART_SetConfig+0x400>)
 8003602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003606:	bf00      	nop
 8003608:	0800362d 	.word	0x0800362d
 800360c:	08003635 	.word	0x08003635
 8003610:	0800363d 	.word	0x0800363d
 8003614:	08003653 	.word	0x08003653
 8003618:	08003643 	.word	0x08003643
 800361c:	08003653 	.word	0x08003653
 8003620:	08003653 	.word	0x08003653
 8003624:	08003653 	.word	0x08003653
 8003628:	0800364b 	.word	0x0800364b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800362c:	f7fe fcd4 	bl	8001fd8 <HAL_RCC_GetPCLK1Freq>
 8003630:	61f8      	str	r0, [r7, #28]
        break;
 8003632:	e014      	b.n	800365e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003634:	f7fe fce6 	bl	8002004 <HAL_RCC_GetPCLK2Freq>
 8003638:	61f8      	str	r0, [r7, #28]
        break;
 800363a:	e010      	b.n	800365e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800363c:	4b4d      	ldr	r3, [pc, #308]	@ (8003774 <UART_SetConfig+0x56c>)
 800363e:	61fb      	str	r3, [r7, #28]
        break;
 8003640:	e00d      	b.n	800365e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003642:	f7fe fc31 	bl	8001ea8 <HAL_RCC_GetSysClockFreq>
 8003646:	61f8      	str	r0, [r7, #28]
        break;
 8003648:	e009      	b.n	800365e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800364a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800364e:	61fb      	str	r3, [r7, #28]
        break;
 8003650:	e005      	b.n	800365e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003652:	2300      	movs	r3, #0
 8003654:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800365c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d077      	beq.n	8003754 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	005a      	lsls	r2, r3, #1
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	085b      	lsrs	r3, r3, #1
 800366e:	441a      	add	r2, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	fbb2 f3f3 	udiv	r3, r2, r3
 8003678:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800367a:	69bb      	ldr	r3, [r7, #24]
 800367c:	2b0f      	cmp	r3, #15
 800367e:	d916      	bls.n	80036ae <UART_SetConfig+0x4a6>
 8003680:	69bb      	ldr	r3, [r7, #24]
 8003682:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003686:	d212      	bcs.n	80036ae <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	b29b      	uxth	r3, r3
 800368c:	f023 030f 	bic.w	r3, r3, #15
 8003690:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003692:	69bb      	ldr	r3, [r7, #24]
 8003694:	085b      	lsrs	r3, r3, #1
 8003696:	b29b      	uxth	r3, r3
 8003698:	f003 0307 	and.w	r3, r3, #7
 800369c:	b29a      	uxth	r2, r3
 800369e:	8afb      	ldrh	r3, [r7, #22]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	8afa      	ldrh	r2, [r7, #22]
 80036aa:	60da      	str	r2, [r3, #12]
 80036ac:	e052      	b.n	8003754 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80036b4:	e04e      	b.n	8003754 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80036b6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80036ba:	2b08      	cmp	r3, #8
 80036bc:	d827      	bhi.n	800370e <UART_SetConfig+0x506>
 80036be:	a201      	add	r2, pc, #4	@ (adr r2, 80036c4 <UART_SetConfig+0x4bc>)
 80036c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036c4:	080036e9 	.word	0x080036e9
 80036c8:	080036f1 	.word	0x080036f1
 80036cc:	080036f9 	.word	0x080036f9
 80036d0:	0800370f 	.word	0x0800370f
 80036d4:	080036ff 	.word	0x080036ff
 80036d8:	0800370f 	.word	0x0800370f
 80036dc:	0800370f 	.word	0x0800370f
 80036e0:	0800370f 	.word	0x0800370f
 80036e4:	08003707 	.word	0x08003707
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036e8:	f7fe fc76 	bl	8001fd8 <HAL_RCC_GetPCLK1Freq>
 80036ec:	61f8      	str	r0, [r7, #28]
        break;
 80036ee:	e014      	b.n	800371a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036f0:	f7fe fc88 	bl	8002004 <HAL_RCC_GetPCLK2Freq>
 80036f4:	61f8      	str	r0, [r7, #28]
        break;
 80036f6:	e010      	b.n	800371a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036f8:	4b1e      	ldr	r3, [pc, #120]	@ (8003774 <UART_SetConfig+0x56c>)
 80036fa:	61fb      	str	r3, [r7, #28]
        break;
 80036fc:	e00d      	b.n	800371a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036fe:	f7fe fbd3 	bl	8001ea8 <HAL_RCC_GetSysClockFreq>
 8003702:	61f8      	str	r0, [r7, #28]
        break;
 8003704:	e009      	b.n	800371a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003706:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800370a:	61fb      	str	r3, [r7, #28]
        break;
 800370c:	e005      	b.n	800371a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800370e:	2300      	movs	r3, #0
 8003710:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003718:	bf00      	nop
    }

    if (pclk != 0U)
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d019      	beq.n	8003754 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	085a      	lsrs	r2, r3, #1
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	441a      	add	r2, r3
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003732:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003734:	69bb      	ldr	r3, [r7, #24]
 8003736:	2b0f      	cmp	r3, #15
 8003738:	d909      	bls.n	800374e <UART_SetConfig+0x546>
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003740:	d205      	bcs.n	800374e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	b29a      	uxth	r2, r3
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	60da      	str	r2, [r3, #12]
 800374c:	e002      	b.n	8003754 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2200      	movs	r2, #0
 8003758:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2200      	movs	r2, #0
 800375e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003760:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003764:	4618      	mov	r0, r3
 8003766:	3728      	adds	r7, #40	@ 0x28
 8003768:	46bd      	mov	sp, r7
 800376a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800376e:	bf00      	nop
 8003770:	40008000 	.word	0x40008000
 8003774:	00f42400 	.word	0x00f42400

08003778 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003784:	f003 0308 	and.w	r3, r3, #8
 8003788:	2b00      	cmp	r3, #0
 800378a:	d00a      	beq.n	80037a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	430a      	orrs	r2, r1
 80037a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a6:	f003 0301 	and.w	r3, r3, #1
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d00a      	beq.n	80037c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	430a      	orrs	r2, r1
 80037c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c8:	f003 0302 	and.w	r3, r3, #2
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d00a      	beq.n	80037e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	430a      	orrs	r2, r1
 80037e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ea:	f003 0304 	and.w	r3, r3, #4
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d00a      	beq.n	8003808 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	430a      	orrs	r2, r1
 8003806:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800380c:	f003 0310 	and.w	r3, r3, #16
 8003810:	2b00      	cmp	r3, #0
 8003812:	d00a      	beq.n	800382a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	430a      	orrs	r2, r1
 8003828:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382e:	f003 0320 	and.w	r3, r3, #32
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00a      	beq.n	800384c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	430a      	orrs	r2, r1
 800384a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003850:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003854:	2b00      	cmp	r3, #0
 8003856:	d01a      	beq.n	800388e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	430a      	orrs	r2, r1
 800386c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003872:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003876:	d10a      	bne.n	800388e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	430a      	orrs	r2, r1
 800388c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003892:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003896:	2b00      	cmp	r3, #0
 8003898:	d00a      	beq.n	80038b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	430a      	orrs	r2, r1
 80038ae:	605a      	str	r2, [r3, #4]
  }
}
 80038b0:	bf00      	nop
 80038b2:	370c      	adds	r7, #12
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr

080038bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b098      	sub	sp, #96	@ 0x60
 80038c0:	af02      	add	r7, sp, #8
 80038c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80038cc:	f7fd fae4 	bl	8000e98 <HAL_GetTick>
 80038d0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f003 0308 	and.w	r3, r3, #8
 80038dc:	2b08      	cmp	r3, #8
 80038de:	d12e      	bne.n	800393e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80038e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80038e4:	9300      	str	r3, [sp, #0]
 80038e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038e8:	2200      	movs	r2, #0
 80038ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 f88c 	bl	8003a0c <UART_WaitOnFlagUntilTimeout>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d021      	beq.n	800393e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003902:	e853 3f00 	ldrex	r3, [r3]
 8003906:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800390a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800390e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	461a      	mov	r2, r3
 8003916:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003918:	647b      	str	r3, [r7, #68]	@ 0x44
 800391a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800391c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800391e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003920:	e841 2300 	strex	r3, r2, [r1]
 8003924:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003926:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003928:	2b00      	cmp	r3, #0
 800392a:	d1e6      	bne.n	80038fa <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2220      	movs	r2, #32
 8003930:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2200      	movs	r2, #0
 8003936:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e062      	b.n	8003a04 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0304 	and.w	r3, r3, #4
 8003948:	2b04      	cmp	r3, #4
 800394a:	d149      	bne.n	80039e0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800394c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003950:	9300      	str	r3, [sp, #0]
 8003952:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003954:	2200      	movs	r2, #0
 8003956:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f000 f856 	bl	8003a0c <UART_WaitOnFlagUntilTimeout>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d03c      	beq.n	80039e0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800396c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800396e:	e853 3f00 	ldrex	r3, [r3]
 8003972:	623b      	str	r3, [r7, #32]
   return(result);
 8003974:	6a3b      	ldr	r3, [r7, #32]
 8003976:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800397a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	461a      	mov	r2, r3
 8003982:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003984:	633b      	str	r3, [r7, #48]	@ 0x30
 8003986:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003988:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800398a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800398c:	e841 2300 	strex	r3, r2, [r1]
 8003990:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003994:	2b00      	cmp	r3, #0
 8003996:	d1e6      	bne.n	8003966 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	3308      	adds	r3, #8
 800399e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	e853 3f00 	ldrex	r3, [r3]
 80039a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f023 0301 	bic.w	r3, r3, #1
 80039ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	3308      	adds	r3, #8
 80039b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80039b8:	61fa      	str	r2, [r7, #28]
 80039ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039bc:	69b9      	ldr	r1, [r7, #24]
 80039be:	69fa      	ldr	r2, [r7, #28]
 80039c0:	e841 2300 	strex	r3, r2, [r1]
 80039c4:	617b      	str	r3, [r7, #20]
   return(result);
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d1e5      	bne.n	8003998 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2220      	movs	r2, #32
 80039d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e011      	b.n	8003a04 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2220      	movs	r2, #32
 80039e4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2220      	movs	r2, #32
 80039ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3758      	adds	r7, #88	@ 0x58
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	60b9      	str	r1, [r7, #8]
 8003a16:	603b      	str	r3, [r7, #0]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a1c:	e04f      	b.n	8003abe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a24:	d04b      	beq.n	8003abe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a26:	f7fd fa37 	bl	8000e98 <HAL_GetTick>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	69ba      	ldr	r2, [r7, #24]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d302      	bcc.n	8003a3c <UART_WaitOnFlagUntilTimeout+0x30>
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d101      	bne.n	8003a40 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	e04e      	b.n	8003ade <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0304 	and.w	r3, r3, #4
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d037      	beq.n	8003abe <UART_WaitOnFlagUntilTimeout+0xb2>
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	2b80      	cmp	r3, #128	@ 0x80
 8003a52:	d034      	beq.n	8003abe <UART_WaitOnFlagUntilTimeout+0xb2>
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	2b40      	cmp	r3, #64	@ 0x40
 8003a58:	d031      	beq.n	8003abe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	69db      	ldr	r3, [r3, #28]
 8003a60:	f003 0308 	and.w	r3, r3, #8
 8003a64:	2b08      	cmp	r3, #8
 8003a66:	d110      	bne.n	8003a8a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	2208      	movs	r2, #8
 8003a6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a70:	68f8      	ldr	r0, [r7, #12]
 8003a72:	f000 f838 	bl	8003ae6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2208      	movs	r2, #8
 8003a7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e029      	b.n	8003ade <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	69db      	ldr	r3, [r3, #28]
 8003a90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a98:	d111      	bne.n	8003abe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003aa2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f000 f81e 	bl	8003ae6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2220      	movs	r2, #32
 8003aae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e00f      	b.n	8003ade <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	69da      	ldr	r2, [r3, #28]
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	68ba      	ldr	r2, [r7, #8]
 8003aca:	429a      	cmp	r2, r3
 8003acc:	bf0c      	ite	eq
 8003ace:	2301      	moveq	r3, #1
 8003ad0:	2300      	movne	r3, #0
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	79fb      	ldrb	r3, [r7, #7]
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d0a0      	beq.n	8003a1e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3710      	adds	r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}

08003ae6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ae6:	b480      	push	{r7}
 8003ae8:	b095      	sub	sp, #84	@ 0x54
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003af6:	e853 3f00 	ldrex	r3, [r3]
 8003afa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003afe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	461a      	mov	r2, r3
 8003b0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b0c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b0e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b10:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b14:	e841 2300 	strex	r3, r2, [r1]
 8003b18:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d1e6      	bne.n	8003aee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	3308      	adds	r3, #8
 8003b26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b28:	6a3b      	ldr	r3, [r7, #32]
 8003b2a:	e853 3f00 	ldrex	r3, [r3]
 8003b2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	f023 0301 	bic.w	r3, r3, #1
 8003b36:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	3308      	adds	r3, #8
 8003b3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b40:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b42:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b48:	e841 2300 	strex	r3, r2, [r1]
 8003b4c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d1e5      	bne.n	8003b20 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d118      	bne.n	8003b8e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	e853 3f00 	ldrex	r3, [r3]
 8003b68:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	f023 0310 	bic.w	r3, r3, #16
 8003b70:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	461a      	mov	r2, r3
 8003b78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b7a:	61bb      	str	r3, [r7, #24]
 8003b7c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b7e:	6979      	ldr	r1, [r7, #20]
 8003b80:	69ba      	ldr	r2, [r7, #24]
 8003b82:	e841 2300 	strex	r3, r2, [r1]
 8003b86:	613b      	str	r3, [r7, #16]
   return(result);
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d1e6      	bne.n	8003b5c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2220      	movs	r2, #32
 8003b92:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003ba2:	bf00      	nop
 8003ba4:	3754      	adds	r7, #84	@ 0x54
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bac:	4770      	bx	lr

08003bae <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003bae:	b480      	push	{r7}
 8003bb0:	b085      	sub	sp, #20
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003bbc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003bc0:	2b84      	cmp	r3, #132	@ 0x84
 8003bc2:	d005      	beq.n	8003bd0 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003bc4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	4413      	add	r3, r2
 8003bcc:	3303      	adds	r3, #3
 8003bce:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3714      	adds	r7, #20
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr

08003bde <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003bde:	b480      	push	{r7}
 8003be0:	b083      	sub	sp, #12
 8003be2:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003be4:	f3ef 8305 	mrs	r3, IPSR
 8003be8:	607b      	str	r3, [r7, #4]
  return(result);
 8003bea:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	bf14      	ite	ne
 8003bf0:	2301      	movne	r3, #1
 8003bf2:	2300      	moveq	r3, #0
 8003bf4:	b2db      	uxtb	r3, r3
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	370c      	adds	r7, #12
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr

08003c02 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003c02:	b580      	push	{r7, lr}
 8003c04:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003c06:	f000 fead 	bl	8004964 <vTaskStartScheduler>
  
  return osOK;
 8003c0a:	2300      	movs	r3, #0
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8003c14:	f7ff ffe3 	bl	8003bde <inHandlerMode>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d003      	beq.n	8003c26 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8003c1e:	f000 ffbf 	bl	8004ba0 <xTaskGetTickCountFromISR>
 8003c22:	4603      	mov	r3, r0
 8003c24:	e002      	b.n	8003c2c <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8003c26:	f000 ffab 	bl	8004b80 <xTaskGetTickCount>
 8003c2a:	4603      	mov	r3, r0
  }
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	bd80      	pop	{r7, pc}

08003c30 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003c30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c32:	b089      	sub	sp, #36	@ 0x24
 8003c34:	af04      	add	r7, sp, #16
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	695b      	ldr	r3, [r3, #20]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d020      	beq.n	8003c84 <osThreadCreate+0x54>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d01c      	beq.n	8003c84 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	685c      	ldr	r4, [r3, #4]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	691e      	ldr	r6, [r3, #16]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f7ff ffa6 	bl	8003bae <makeFreeRtosPriority>
 8003c62:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	695b      	ldr	r3, [r3, #20]
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c6c:	9202      	str	r2, [sp, #8]
 8003c6e:	9301      	str	r3, [sp, #4]
 8003c70:	9100      	str	r1, [sp, #0]
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	4632      	mov	r2, r6
 8003c76:	4629      	mov	r1, r5
 8003c78:	4620      	mov	r0, r4
 8003c7a:	f000 fca5 	bl	80045c8 <xTaskCreateStatic>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	60fb      	str	r3, [r7, #12]
 8003c82:	e01c      	b.n	8003cbe <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	685c      	ldr	r4, [r3, #4]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c90:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f7ff ff88 	bl	8003bae <makeFreeRtosPriority>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	f107 030c 	add.w	r3, r7, #12
 8003ca4:	9301      	str	r3, [sp, #4]
 8003ca6:	9200      	str	r2, [sp, #0]
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	4632      	mov	r2, r6
 8003cac:	4629      	mov	r1, r5
 8003cae:	4620      	mov	r0, r4
 8003cb0:	f000 fcea 	bl	8004688 <xTaskCreate>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d001      	beq.n	8003cbe <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	e000      	b.n	8003cc0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3714      	adds	r7, #20
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003cc8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d001      	beq.n	8003cde <osDelay+0x16>
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	e000      	b.n	8003ce0 <osDelay+0x18>
 8003cde:	2301      	movs	r3, #1
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f000 fe09 	bl	80048f8 <vTaskDelay>
  
  return osOK;
 8003ce6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3710      	adds	r7, #16
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f103 0208 	add.w	r2, r3, #8
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003d08:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	f103 0208 	add.w	r2, r3, #8
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f103 0208 	add.w	r2, r3, #8
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003d24:	bf00      	nop
 8003d26:	370c      	adds	r7, #12
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr

08003d30 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003d3e:	bf00      	nop
 8003d40:	370c      	adds	r7, #12
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr

08003d4a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d4a:	b480      	push	{r7}
 8003d4c:	b085      	sub	sp, #20
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	6078      	str	r0, [r7, #4]
 8003d52:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	68fa      	ldr	r2, [r7, #12]
 8003d5e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	689a      	ldr	r2, [r3, #8]
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	683a      	ldr	r2, [r7, #0]
 8003d6e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	683a      	ldr	r2, [r7, #0]
 8003d74:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	1c5a      	adds	r2, r3, #1
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	601a      	str	r2, [r3, #0]
}
 8003d86:	bf00      	nop
 8003d88:	3714      	adds	r7, #20
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr

08003d92 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d92:	b480      	push	{r7}
 8003d94:	b085      	sub	sp, #20
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	6078      	str	r0, [r7, #4]
 8003d9a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003da8:	d103      	bne.n	8003db2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	60fb      	str	r3, [r7, #12]
 8003db0:	e00c      	b.n	8003dcc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	3308      	adds	r3, #8
 8003db6:	60fb      	str	r3, [r7, #12]
 8003db8:	e002      	b.n	8003dc0 <vListInsert+0x2e>
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	60fb      	str	r3, [r7, #12]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	68ba      	ldr	r2, [r7, #8]
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d2f6      	bcs.n	8003dba <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	685a      	ldr	r2, [r3, #4]
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	683a      	ldr	r2, [r7, #0]
 8003dda:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	68fa      	ldr	r2, [r7, #12]
 8003de0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	683a      	ldr	r2, [r7, #0]
 8003de6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	1c5a      	adds	r2, r3, #1
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	601a      	str	r2, [r3, #0]
}
 8003df8:	bf00      	nop
 8003dfa:	3714      	adds	r7, #20
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr

08003e04 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003e04:	b480      	push	{r7}
 8003e06:	b085      	sub	sp, #20
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	691b      	ldr	r3, [r3, #16]
 8003e10:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	687a      	ldr	r2, [r7, #4]
 8003e18:	6892      	ldr	r2, [r2, #8]
 8003e1a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	6852      	ldr	r2, [r2, #4]
 8003e24:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d103      	bne.n	8003e38 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	689a      	ldr	r2, [r3, #8]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	1e5a      	subs	r2, r3, #1
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3714      	adds	r7, #20
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr

08003e58 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d10b      	bne.n	8003e84 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e70:	f383 8811 	msr	BASEPRI, r3
 8003e74:	f3bf 8f6f 	isb	sy
 8003e78:	f3bf 8f4f 	dsb	sy
 8003e7c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003e7e:	bf00      	nop
 8003e80:	bf00      	nop
 8003e82:	e7fd      	b.n	8003e80 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003e84:	f001 fbd8 	bl	8005638 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e90:	68f9      	ldr	r1, [r7, #12]
 8003e92:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003e94:	fb01 f303 	mul.w	r3, r1, r3
 8003e98:	441a      	add	r2, r3
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eb4:	3b01      	subs	r3, #1
 8003eb6:	68f9      	ldr	r1, [r7, #12]
 8003eb8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003eba:	fb01 f303 	mul.w	r3, r1, r3
 8003ebe:	441a      	add	r2, r3
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	22ff      	movs	r2, #255	@ 0xff
 8003ec8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	22ff      	movs	r2, #255	@ 0xff
 8003ed0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d114      	bne.n	8003f04 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d01a      	beq.n	8003f18 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	3310      	adds	r3, #16
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f000 ffa8 	bl	8004e3c <xTaskRemoveFromEventList>
 8003eec:	4603      	mov	r3, r0
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d012      	beq.n	8003f18 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8003f28 <xQueueGenericReset+0xd0>)
 8003ef4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ef8:	601a      	str	r2, [r3, #0]
 8003efa:	f3bf 8f4f 	dsb	sy
 8003efe:	f3bf 8f6f 	isb	sy
 8003f02:	e009      	b.n	8003f18 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	3310      	adds	r3, #16
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f7ff fef1 	bl	8003cf0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	3324      	adds	r3, #36	@ 0x24
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7ff feec 	bl	8003cf0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003f18:	f001 fbc0 	bl	800569c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003f1c:	2301      	movs	r3, #1
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3710      	adds	r7, #16
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	e000ed04 	.word	0xe000ed04

08003f2c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b08a      	sub	sp, #40	@ 0x28
 8003f30:	af02      	add	r7, sp, #8
 8003f32:	60f8      	str	r0, [r7, #12]
 8003f34:	60b9      	str	r1, [r7, #8]
 8003f36:	4613      	mov	r3, r2
 8003f38:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d10b      	bne.n	8003f58 <xQueueGenericCreate+0x2c>
	__asm volatile
 8003f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f44:	f383 8811 	msr	BASEPRI, r3
 8003f48:	f3bf 8f6f 	isb	sy
 8003f4c:	f3bf 8f4f 	dsb	sy
 8003f50:	613b      	str	r3, [r7, #16]
}
 8003f52:	bf00      	nop
 8003f54:	bf00      	nop
 8003f56:	e7fd      	b.n	8003f54 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	68ba      	ldr	r2, [r7, #8]
 8003f5c:	fb02 f303 	mul.w	r3, r2, r3
 8003f60:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	3348      	adds	r3, #72	@ 0x48
 8003f66:	4618      	mov	r0, r3
 8003f68:	f001 fc88 	bl	800587c <pvPortMalloc>
 8003f6c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d011      	beq.n	8003f98 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003f74:	69bb      	ldr	r3, [r7, #24]
 8003f76:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	3348      	adds	r3, #72	@ 0x48
 8003f7c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003f7e:	69bb      	ldr	r3, [r7, #24]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003f86:	79fa      	ldrb	r2, [r7, #7]
 8003f88:	69bb      	ldr	r3, [r7, #24]
 8003f8a:	9300      	str	r3, [sp, #0]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	697a      	ldr	r2, [r7, #20]
 8003f90:	68b9      	ldr	r1, [r7, #8]
 8003f92:	68f8      	ldr	r0, [r7, #12]
 8003f94:	f000 f805 	bl	8003fa2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003f98:	69bb      	ldr	r3, [r7, #24]
	}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3720      	adds	r7, #32
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}

08003fa2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003fa2:	b580      	push	{r7, lr}
 8003fa4:	b084      	sub	sp, #16
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	60f8      	str	r0, [r7, #12]
 8003faa:	60b9      	str	r1, [r7, #8]
 8003fac:	607a      	str	r2, [r7, #4]
 8003fae:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d103      	bne.n	8003fbe <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003fb6:	69bb      	ldr	r3, [r7, #24]
 8003fb8:	69ba      	ldr	r2, [r7, #24]
 8003fba:	601a      	str	r2, [r3, #0]
 8003fbc:	e002      	b.n	8003fc4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003fbe:	69bb      	ldr	r3, [r7, #24]
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	68fa      	ldr	r2, [r7, #12]
 8003fc8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003fca:	69bb      	ldr	r3, [r7, #24]
 8003fcc:	68ba      	ldr	r2, [r7, #8]
 8003fce:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003fd0:	2101      	movs	r1, #1
 8003fd2:	69b8      	ldr	r0, [r7, #24]
 8003fd4:	f7ff ff40 	bl	8003e58 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003fd8:	bf00      	nop
 8003fda:	3710      	adds	r7, #16
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b08e      	sub	sp, #56	@ 0x38
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	60f8      	str	r0, [r7, #12]
 8003fe8:	60b9      	str	r1, [r7, #8]
 8003fea:	607a      	str	r2, [r7, #4]
 8003fec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d10b      	bne.n	8004014 <xQueueGenericSend+0x34>
	__asm volatile
 8003ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004000:	f383 8811 	msr	BASEPRI, r3
 8004004:	f3bf 8f6f 	isb	sy
 8004008:	f3bf 8f4f 	dsb	sy
 800400c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800400e:	bf00      	nop
 8004010:	bf00      	nop
 8004012:	e7fd      	b.n	8004010 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d103      	bne.n	8004022 <xQueueGenericSend+0x42>
 800401a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800401c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800401e:	2b00      	cmp	r3, #0
 8004020:	d101      	bne.n	8004026 <xQueueGenericSend+0x46>
 8004022:	2301      	movs	r3, #1
 8004024:	e000      	b.n	8004028 <xQueueGenericSend+0x48>
 8004026:	2300      	movs	r3, #0
 8004028:	2b00      	cmp	r3, #0
 800402a:	d10b      	bne.n	8004044 <xQueueGenericSend+0x64>
	__asm volatile
 800402c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004030:	f383 8811 	msr	BASEPRI, r3
 8004034:	f3bf 8f6f 	isb	sy
 8004038:	f3bf 8f4f 	dsb	sy
 800403c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800403e:	bf00      	nop
 8004040:	bf00      	nop
 8004042:	e7fd      	b.n	8004040 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	2b02      	cmp	r3, #2
 8004048:	d103      	bne.n	8004052 <xQueueGenericSend+0x72>
 800404a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800404c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800404e:	2b01      	cmp	r3, #1
 8004050:	d101      	bne.n	8004056 <xQueueGenericSend+0x76>
 8004052:	2301      	movs	r3, #1
 8004054:	e000      	b.n	8004058 <xQueueGenericSend+0x78>
 8004056:	2300      	movs	r3, #0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d10b      	bne.n	8004074 <xQueueGenericSend+0x94>
	__asm volatile
 800405c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004060:	f383 8811 	msr	BASEPRI, r3
 8004064:	f3bf 8f6f 	isb	sy
 8004068:	f3bf 8f4f 	dsb	sy
 800406c:	623b      	str	r3, [r7, #32]
}
 800406e:	bf00      	nop
 8004070:	bf00      	nop
 8004072:	e7fd      	b.n	8004070 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004074:	f001 f8a2 	bl	80051bc <xTaskGetSchedulerState>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d102      	bne.n	8004084 <xQueueGenericSend+0xa4>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d101      	bne.n	8004088 <xQueueGenericSend+0xa8>
 8004084:	2301      	movs	r3, #1
 8004086:	e000      	b.n	800408a <xQueueGenericSend+0xaa>
 8004088:	2300      	movs	r3, #0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d10b      	bne.n	80040a6 <xQueueGenericSend+0xc6>
	__asm volatile
 800408e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004092:	f383 8811 	msr	BASEPRI, r3
 8004096:	f3bf 8f6f 	isb	sy
 800409a:	f3bf 8f4f 	dsb	sy
 800409e:	61fb      	str	r3, [r7, #28]
}
 80040a0:	bf00      	nop
 80040a2:	bf00      	nop
 80040a4:	e7fd      	b.n	80040a2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80040a6:	f001 fac7 	bl	8005638 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80040aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040b2:	429a      	cmp	r2, r3
 80040b4:	d302      	bcc.n	80040bc <xQueueGenericSend+0xdc>
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d129      	bne.n	8004110 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80040bc:	683a      	ldr	r2, [r7, #0]
 80040be:	68b9      	ldr	r1, [r7, #8]
 80040c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80040c2:	f000 f971 	bl	80043a8 <prvCopyDataToQueue>
 80040c6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80040c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d010      	beq.n	80040f2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80040d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040d2:	3324      	adds	r3, #36	@ 0x24
 80040d4:	4618      	mov	r0, r3
 80040d6:	f000 feb1 	bl	8004e3c <xTaskRemoveFromEventList>
 80040da:	4603      	mov	r3, r0
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d013      	beq.n	8004108 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80040e0:	4b3f      	ldr	r3, [pc, #252]	@ (80041e0 <xQueueGenericSend+0x200>)
 80040e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040e6:	601a      	str	r2, [r3, #0]
 80040e8:	f3bf 8f4f 	dsb	sy
 80040ec:	f3bf 8f6f 	isb	sy
 80040f0:	e00a      	b.n	8004108 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80040f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d007      	beq.n	8004108 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80040f8:	4b39      	ldr	r3, [pc, #228]	@ (80041e0 <xQueueGenericSend+0x200>)
 80040fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040fe:	601a      	str	r2, [r3, #0]
 8004100:	f3bf 8f4f 	dsb	sy
 8004104:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004108:	f001 fac8 	bl	800569c <vPortExitCritical>
				return pdPASS;
 800410c:	2301      	movs	r3, #1
 800410e:	e063      	b.n	80041d8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d103      	bne.n	800411e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004116:	f001 fac1 	bl	800569c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800411a:	2300      	movs	r3, #0
 800411c:	e05c      	b.n	80041d8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800411e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004120:	2b00      	cmp	r3, #0
 8004122:	d106      	bne.n	8004132 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004124:	f107 0314 	add.w	r3, r7, #20
 8004128:	4618      	mov	r0, r3
 800412a:	f000 feeb 	bl	8004f04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800412e:	2301      	movs	r3, #1
 8004130:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004132:	f001 fab3 	bl	800569c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004136:	f000 fc77 	bl	8004a28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800413a:	f001 fa7d 	bl	8005638 <vPortEnterCritical>
 800413e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004140:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004144:	b25b      	sxtb	r3, r3
 8004146:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800414a:	d103      	bne.n	8004154 <xQueueGenericSend+0x174>
 800414c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800414e:	2200      	movs	r2, #0
 8004150:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004156:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800415a:	b25b      	sxtb	r3, r3
 800415c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004160:	d103      	bne.n	800416a <xQueueGenericSend+0x18a>
 8004162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004164:	2200      	movs	r2, #0
 8004166:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800416a:	f001 fa97 	bl	800569c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800416e:	1d3a      	adds	r2, r7, #4
 8004170:	f107 0314 	add.w	r3, r7, #20
 8004174:	4611      	mov	r1, r2
 8004176:	4618      	mov	r0, r3
 8004178:	f000 feda 	bl	8004f30 <xTaskCheckForTimeOut>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d124      	bne.n	80041cc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004182:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004184:	f000 fa08 	bl	8004598 <prvIsQueueFull>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d018      	beq.n	80041c0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800418e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004190:	3310      	adds	r3, #16
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	4611      	mov	r1, r2
 8004196:	4618      	mov	r0, r3
 8004198:	f000 fe2a 	bl	8004df0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800419c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800419e:	f000 f993 	bl	80044c8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80041a2:	f000 fc4f 	bl	8004a44 <xTaskResumeAll>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f47f af7c 	bne.w	80040a6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80041ae:	4b0c      	ldr	r3, [pc, #48]	@ (80041e0 <xQueueGenericSend+0x200>)
 80041b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041b4:	601a      	str	r2, [r3, #0]
 80041b6:	f3bf 8f4f 	dsb	sy
 80041ba:	f3bf 8f6f 	isb	sy
 80041be:	e772      	b.n	80040a6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80041c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80041c2:	f000 f981 	bl	80044c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80041c6:	f000 fc3d 	bl	8004a44 <xTaskResumeAll>
 80041ca:	e76c      	b.n	80040a6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80041cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80041ce:	f000 f97b 	bl	80044c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80041d2:	f000 fc37 	bl	8004a44 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80041d6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3738      	adds	r7, #56	@ 0x38
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	e000ed04 	.word	0xe000ed04

080041e4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b08c      	sub	sp, #48	@ 0x30
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	60f8      	str	r0, [r7, #12]
 80041ec:	60b9      	str	r1, [r7, #8]
 80041ee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80041f0:	2300      	movs	r3, #0
 80041f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80041f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d10b      	bne.n	8004216 <xQueueReceive+0x32>
	__asm volatile
 80041fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004202:	f383 8811 	msr	BASEPRI, r3
 8004206:	f3bf 8f6f 	isb	sy
 800420a:	f3bf 8f4f 	dsb	sy
 800420e:	623b      	str	r3, [r7, #32]
}
 8004210:	bf00      	nop
 8004212:	bf00      	nop
 8004214:	e7fd      	b.n	8004212 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d103      	bne.n	8004224 <xQueueReceive+0x40>
 800421c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800421e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004220:	2b00      	cmp	r3, #0
 8004222:	d101      	bne.n	8004228 <xQueueReceive+0x44>
 8004224:	2301      	movs	r3, #1
 8004226:	e000      	b.n	800422a <xQueueReceive+0x46>
 8004228:	2300      	movs	r3, #0
 800422a:	2b00      	cmp	r3, #0
 800422c:	d10b      	bne.n	8004246 <xQueueReceive+0x62>
	__asm volatile
 800422e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004232:	f383 8811 	msr	BASEPRI, r3
 8004236:	f3bf 8f6f 	isb	sy
 800423a:	f3bf 8f4f 	dsb	sy
 800423e:	61fb      	str	r3, [r7, #28]
}
 8004240:	bf00      	nop
 8004242:	bf00      	nop
 8004244:	e7fd      	b.n	8004242 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004246:	f000 ffb9 	bl	80051bc <xTaskGetSchedulerState>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d102      	bne.n	8004256 <xQueueReceive+0x72>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d101      	bne.n	800425a <xQueueReceive+0x76>
 8004256:	2301      	movs	r3, #1
 8004258:	e000      	b.n	800425c <xQueueReceive+0x78>
 800425a:	2300      	movs	r3, #0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d10b      	bne.n	8004278 <xQueueReceive+0x94>
	__asm volatile
 8004260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004264:	f383 8811 	msr	BASEPRI, r3
 8004268:	f3bf 8f6f 	isb	sy
 800426c:	f3bf 8f4f 	dsb	sy
 8004270:	61bb      	str	r3, [r7, #24]
}
 8004272:	bf00      	nop
 8004274:	bf00      	nop
 8004276:	e7fd      	b.n	8004274 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004278:	f001 f9de 	bl	8005638 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800427c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800427e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004280:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004284:	2b00      	cmp	r3, #0
 8004286:	d01f      	beq.n	80042c8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004288:	68b9      	ldr	r1, [r7, #8]
 800428a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800428c:	f000 f8f6 	bl	800447c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004292:	1e5a      	subs	r2, r3, #1
 8004294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004296:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800429a:	691b      	ldr	r3, [r3, #16]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d00f      	beq.n	80042c0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80042a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a2:	3310      	adds	r3, #16
 80042a4:	4618      	mov	r0, r3
 80042a6:	f000 fdc9 	bl	8004e3c <xTaskRemoveFromEventList>
 80042aa:	4603      	mov	r3, r0
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d007      	beq.n	80042c0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80042b0:	4b3c      	ldr	r3, [pc, #240]	@ (80043a4 <xQueueReceive+0x1c0>)
 80042b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042b6:	601a      	str	r2, [r3, #0]
 80042b8:	f3bf 8f4f 	dsb	sy
 80042bc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80042c0:	f001 f9ec 	bl	800569c <vPortExitCritical>
				return pdPASS;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e069      	b.n	800439c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d103      	bne.n	80042d6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80042ce:	f001 f9e5 	bl	800569c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80042d2:	2300      	movs	r3, #0
 80042d4:	e062      	b.n	800439c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80042d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d106      	bne.n	80042ea <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80042dc:	f107 0310 	add.w	r3, r7, #16
 80042e0:	4618      	mov	r0, r3
 80042e2:	f000 fe0f 	bl	8004f04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80042e6:	2301      	movs	r3, #1
 80042e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80042ea:	f001 f9d7 	bl	800569c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80042ee:	f000 fb9b 	bl	8004a28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80042f2:	f001 f9a1 	bl	8005638 <vPortEnterCritical>
 80042f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80042fc:	b25b      	sxtb	r3, r3
 80042fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004302:	d103      	bne.n	800430c <xQueueReceive+0x128>
 8004304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004306:	2200      	movs	r2, #0
 8004308:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800430c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800430e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004312:	b25b      	sxtb	r3, r3
 8004314:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004318:	d103      	bne.n	8004322 <xQueueReceive+0x13e>
 800431a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800431c:	2200      	movs	r2, #0
 800431e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004322:	f001 f9bb 	bl	800569c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004326:	1d3a      	adds	r2, r7, #4
 8004328:	f107 0310 	add.w	r3, r7, #16
 800432c:	4611      	mov	r1, r2
 800432e:	4618      	mov	r0, r3
 8004330:	f000 fdfe 	bl	8004f30 <xTaskCheckForTimeOut>
 8004334:	4603      	mov	r3, r0
 8004336:	2b00      	cmp	r3, #0
 8004338:	d123      	bne.n	8004382 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800433a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800433c:	f000 f916 	bl	800456c <prvIsQueueEmpty>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d017      	beq.n	8004376 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004348:	3324      	adds	r3, #36	@ 0x24
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	4611      	mov	r1, r2
 800434e:	4618      	mov	r0, r3
 8004350:	f000 fd4e 	bl	8004df0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004354:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004356:	f000 f8b7 	bl	80044c8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800435a:	f000 fb73 	bl	8004a44 <xTaskResumeAll>
 800435e:	4603      	mov	r3, r0
 8004360:	2b00      	cmp	r3, #0
 8004362:	d189      	bne.n	8004278 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004364:	4b0f      	ldr	r3, [pc, #60]	@ (80043a4 <xQueueReceive+0x1c0>)
 8004366:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800436a:	601a      	str	r2, [r3, #0]
 800436c:	f3bf 8f4f 	dsb	sy
 8004370:	f3bf 8f6f 	isb	sy
 8004374:	e780      	b.n	8004278 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004376:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004378:	f000 f8a6 	bl	80044c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800437c:	f000 fb62 	bl	8004a44 <xTaskResumeAll>
 8004380:	e77a      	b.n	8004278 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004382:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004384:	f000 f8a0 	bl	80044c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004388:	f000 fb5c 	bl	8004a44 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800438c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800438e:	f000 f8ed 	bl	800456c <prvIsQueueEmpty>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	f43f af6f 	beq.w	8004278 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800439a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800439c:	4618      	mov	r0, r3
 800439e:	3730      	adds	r7, #48	@ 0x30
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	e000ed04 	.word	0xe000ed04

080043a8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b086      	sub	sp, #24
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80043b4:	2300      	movs	r3, #0
 80043b6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043bc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d10d      	bne.n	80043e2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d14d      	bne.n	800446a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f000 ff10 	bl	80051f8 <xTaskPriorityDisinherit>
 80043d8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2200      	movs	r2, #0
 80043de:	609a      	str	r2, [r3, #8]
 80043e0:	e043      	b.n	800446a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d119      	bne.n	800441c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6858      	ldr	r0, [r3, #4]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f0:	461a      	mov	r2, r3
 80043f2:	68b9      	ldr	r1, [r7, #8]
 80043f4:	f001 fc86 	bl	8005d04 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	685a      	ldr	r2, [r3, #4]
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004400:	441a      	add	r2, r3
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	685a      	ldr	r2, [r3, #4]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	429a      	cmp	r2, r3
 8004410:	d32b      	bcc.n	800446a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	605a      	str	r2, [r3, #4]
 800441a:	e026      	b.n	800446a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	68d8      	ldr	r0, [r3, #12]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004424:	461a      	mov	r2, r3
 8004426:	68b9      	ldr	r1, [r7, #8]
 8004428:	f001 fc6c 	bl	8005d04 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	68da      	ldr	r2, [r3, #12]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004434:	425b      	negs	r3, r3
 8004436:	441a      	add	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	68da      	ldr	r2, [r3, #12]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	429a      	cmp	r2, r3
 8004446:	d207      	bcs.n	8004458 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	689a      	ldr	r2, [r3, #8]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004450:	425b      	negs	r3, r3
 8004452:	441a      	add	r2, r3
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2b02      	cmp	r3, #2
 800445c:	d105      	bne.n	800446a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d002      	beq.n	800446a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	3b01      	subs	r3, #1
 8004468:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	1c5a      	adds	r2, r3, #1
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004472:	697b      	ldr	r3, [r7, #20]
}
 8004474:	4618      	mov	r0, r3
 8004476:	3718      	adds	r7, #24
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}

0800447c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b082      	sub	sp, #8
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800448a:	2b00      	cmp	r3, #0
 800448c:	d018      	beq.n	80044c0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	68da      	ldr	r2, [r3, #12]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004496:	441a      	add	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	68da      	ldr	r2, [r3, #12]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d303      	bcc.n	80044b0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	68d9      	ldr	r1, [r3, #12]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b8:	461a      	mov	r2, r3
 80044ba:	6838      	ldr	r0, [r7, #0]
 80044bc:	f001 fc22 	bl	8005d04 <memcpy>
	}
}
 80044c0:	bf00      	nop
 80044c2:	3708      	adds	r7, #8
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b084      	sub	sp, #16
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80044d0:	f001 f8b2 	bl	8005638 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80044da:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80044dc:	e011      	b.n	8004502 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d012      	beq.n	800450c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	3324      	adds	r3, #36	@ 0x24
 80044ea:	4618      	mov	r0, r3
 80044ec:	f000 fca6 	bl	8004e3c <xTaskRemoveFromEventList>
 80044f0:	4603      	mov	r3, r0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d001      	beq.n	80044fa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80044f6:	f000 fd7f 	bl	8004ff8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80044fa:	7bfb      	ldrb	r3, [r7, #15]
 80044fc:	3b01      	subs	r3, #1
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004502:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004506:	2b00      	cmp	r3, #0
 8004508:	dce9      	bgt.n	80044de <prvUnlockQueue+0x16>
 800450a:	e000      	b.n	800450e <prvUnlockQueue+0x46>
					break;
 800450c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	22ff      	movs	r2, #255	@ 0xff
 8004512:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004516:	f001 f8c1 	bl	800569c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800451a:	f001 f88d 	bl	8005638 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004524:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004526:	e011      	b.n	800454c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	691b      	ldr	r3, [r3, #16]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d012      	beq.n	8004556 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	3310      	adds	r3, #16
 8004534:	4618      	mov	r0, r3
 8004536:	f000 fc81 	bl	8004e3c <xTaskRemoveFromEventList>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d001      	beq.n	8004544 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004540:	f000 fd5a 	bl	8004ff8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004544:	7bbb      	ldrb	r3, [r7, #14]
 8004546:	3b01      	subs	r3, #1
 8004548:	b2db      	uxtb	r3, r3
 800454a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800454c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004550:	2b00      	cmp	r3, #0
 8004552:	dce9      	bgt.n	8004528 <prvUnlockQueue+0x60>
 8004554:	e000      	b.n	8004558 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004556:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	22ff      	movs	r2, #255	@ 0xff
 800455c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004560:	f001 f89c 	bl	800569c <vPortExitCritical>
}
 8004564:	bf00      	nop
 8004566:	3710      	adds	r7, #16
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}

0800456c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004574:	f001 f860 	bl	8005638 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800457c:	2b00      	cmp	r3, #0
 800457e:	d102      	bne.n	8004586 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004580:	2301      	movs	r3, #1
 8004582:	60fb      	str	r3, [r7, #12]
 8004584:	e001      	b.n	800458a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004586:	2300      	movs	r3, #0
 8004588:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800458a:	f001 f887 	bl	800569c <vPortExitCritical>

	return xReturn;
 800458e:	68fb      	ldr	r3, [r7, #12]
}
 8004590:	4618      	mov	r0, r3
 8004592:	3710      	adds	r7, #16
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80045a0:	f001 f84a 	bl	8005638 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d102      	bne.n	80045b6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80045b0:	2301      	movs	r3, #1
 80045b2:	60fb      	str	r3, [r7, #12]
 80045b4:	e001      	b.n	80045ba <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80045b6:	2300      	movs	r3, #0
 80045b8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80045ba:	f001 f86f 	bl	800569c <vPortExitCritical>

	return xReturn;
 80045be:	68fb      	ldr	r3, [r7, #12]
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3710      	adds	r7, #16
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b08e      	sub	sp, #56	@ 0x38
 80045cc:	af04      	add	r7, sp, #16
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	607a      	str	r2, [r7, #4]
 80045d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80045d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d10b      	bne.n	80045f4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80045dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045e0:	f383 8811 	msr	BASEPRI, r3
 80045e4:	f3bf 8f6f 	isb	sy
 80045e8:	f3bf 8f4f 	dsb	sy
 80045ec:	623b      	str	r3, [r7, #32]
}
 80045ee:	bf00      	nop
 80045f0:	bf00      	nop
 80045f2:	e7fd      	b.n	80045f0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80045f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d10b      	bne.n	8004612 <xTaskCreateStatic+0x4a>
	__asm volatile
 80045fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045fe:	f383 8811 	msr	BASEPRI, r3
 8004602:	f3bf 8f6f 	isb	sy
 8004606:	f3bf 8f4f 	dsb	sy
 800460a:	61fb      	str	r3, [r7, #28]
}
 800460c:	bf00      	nop
 800460e:	bf00      	nop
 8004610:	e7fd      	b.n	800460e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004612:	2354      	movs	r3, #84	@ 0x54
 8004614:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	2b54      	cmp	r3, #84	@ 0x54
 800461a:	d00b      	beq.n	8004634 <xTaskCreateStatic+0x6c>
	__asm volatile
 800461c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004620:	f383 8811 	msr	BASEPRI, r3
 8004624:	f3bf 8f6f 	isb	sy
 8004628:	f3bf 8f4f 	dsb	sy
 800462c:	61bb      	str	r3, [r7, #24]
}
 800462e:	bf00      	nop
 8004630:	bf00      	nop
 8004632:	e7fd      	b.n	8004630 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004634:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004638:	2b00      	cmp	r3, #0
 800463a:	d01e      	beq.n	800467a <xTaskCreateStatic+0xb2>
 800463c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800463e:	2b00      	cmp	r3, #0
 8004640:	d01b      	beq.n	800467a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004644:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004648:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800464a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800464c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800464e:	2202      	movs	r2, #2
 8004650:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004654:	2300      	movs	r3, #0
 8004656:	9303      	str	r3, [sp, #12]
 8004658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465a:	9302      	str	r3, [sp, #8]
 800465c:	f107 0314 	add.w	r3, r7, #20
 8004660:	9301      	str	r3, [sp, #4]
 8004662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004664:	9300      	str	r3, [sp, #0]
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	68b9      	ldr	r1, [r7, #8]
 800466c:	68f8      	ldr	r0, [r7, #12]
 800466e:	f000 f850 	bl	8004712 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004672:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004674:	f000 f8d6 	bl	8004824 <prvAddNewTaskToReadyList>
 8004678:	e001      	b.n	800467e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800467a:	2300      	movs	r3, #0
 800467c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800467e:	697b      	ldr	r3, [r7, #20]
	}
 8004680:	4618      	mov	r0, r3
 8004682:	3728      	adds	r7, #40	@ 0x28
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004688:	b580      	push	{r7, lr}
 800468a:	b08c      	sub	sp, #48	@ 0x30
 800468c:	af04      	add	r7, sp, #16
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	603b      	str	r3, [r7, #0]
 8004694:	4613      	mov	r3, r2
 8004696:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004698:	88fb      	ldrh	r3, [r7, #6]
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	4618      	mov	r0, r3
 800469e:	f001 f8ed 	bl	800587c <pvPortMalloc>
 80046a2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d00e      	beq.n	80046c8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80046aa:	2054      	movs	r0, #84	@ 0x54
 80046ac:	f001 f8e6 	bl	800587c <pvPortMalloc>
 80046b0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d003      	beq.n	80046c0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80046b8:	69fb      	ldr	r3, [r7, #28]
 80046ba:	697a      	ldr	r2, [r7, #20]
 80046bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80046be:	e005      	b.n	80046cc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80046c0:	6978      	ldr	r0, [r7, #20]
 80046c2:	f001 f9a9 	bl	8005a18 <vPortFree>
 80046c6:	e001      	b.n	80046cc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80046c8:	2300      	movs	r3, #0
 80046ca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d017      	beq.n	8004702 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80046d2:	69fb      	ldr	r3, [r7, #28]
 80046d4:	2200      	movs	r2, #0
 80046d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80046da:	88fa      	ldrh	r2, [r7, #6]
 80046dc:	2300      	movs	r3, #0
 80046de:	9303      	str	r3, [sp, #12]
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	9302      	str	r3, [sp, #8]
 80046e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046e6:	9301      	str	r3, [sp, #4]
 80046e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ea:	9300      	str	r3, [sp, #0]
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	68b9      	ldr	r1, [r7, #8]
 80046f0:	68f8      	ldr	r0, [r7, #12]
 80046f2:	f000 f80e 	bl	8004712 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80046f6:	69f8      	ldr	r0, [r7, #28]
 80046f8:	f000 f894 	bl	8004824 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80046fc:	2301      	movs	r3, #1
 80046fe:	61bb      	str	r3, [r7, #24]
 8004700:	e002      	b.n	8004708 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004702:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004706:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004708:	69bb      	ldr	r3, [r7, #24]
	}
 800470a:	4618      	mov	r0, r3
 800470c:	3720      	adds	r7, #32
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}

08004712 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004712:	b580      	push	{r7, lr}
 8004714:	b088      	sub	sp, #32
 8004716:	af00      	add	r7, sp, #0
 8004718:	60f8      	str	r0, [r7, #12]
 800471a:	60b9      	str	r1, [r7, #8]
 800471c:	607a      	str	r2, [r7, #4]
 800471e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004722:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800472a:	3b01      	subs	r3, #1
 800472c:	009b      	lsls	r3, r3, #2
 800472e:	4413      	add	r3, r2
 8004730:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004732:	69bb      	ldr	r3, [r7, #24]
 8004734:	f023 0307 	bic.w	r3, r3, #7
 8004738:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800473a:	69bb      	ldr	r3, [r7, #24]
 800473c:	f003 0307 	and.w	r3, r3, #7
 8004740:	2b00      	cmp	r3, #0
 8004742:	d00b      	beq.n	800475c <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004748:	f383 8811 	msr	BASEPRI, r3
 800474c:	f3bf 8f6f 	isb	sy
 8004750:	f3bf 8f4f 	dsb	sy
 8004754:	617b      	str	r3, [r7, #20]
}
 8004756:	bf00      	nop
 8004758:	bf00      	nop
 800475a:	e7fd      	b.n	8004758 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d01f      	beq.n	80047a2 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004762:	2300      	movs	r3, #0
 8004764:	61fb      	str	r3, [r7, #28]
 8004766:	e012      	b.n	800478e <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	4413      	add	r3, r2
 800476e:	7819      	ldrb	r1, [r3, #0]
 8004770:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	4413      	add	r3, r2
 8004776:	3334      	adds	r3, #52	@ 0x34
 8004778:	460a      	mov	r2, r1
 800477a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800477c:	68ba      	ldr	r2, [r7, #8]
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	4413      	add	r3, r2
 8004782:	781b      	ldrb	r3, [r3, #0]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d006      	beq.n	8004796 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	3301      	adds	r3, #1
 800478c:	61fb      	str	r3, [r7, #28]
 800478e:	69fb      	ldr	r3, [r7, #28]
 8004790:	2b0f      	cmp	r3, #15
 8004792:	d9e9      	bls.n	8004768 <prvInitialiseNewTask+0x56>
 8004794:	e000      	b.n	8004798 <prvInitialiseNewTask+0x86>
			{
				break;
 8004796:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800479a:	2200      	movs	r2, #0
 800479c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80047a0:	e003      	b.n	80047aa <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80047a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80047aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ac:	2b06      	cmp	r3, #6
 80047ae:	d901      	bls.n	80047b4 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80047b0:	2306      	movs	r3, #6
 80047b2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80047b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80047b8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80047ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80047be:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80047c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047c2:	2200      	movs	r2, #0
 80047c4:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80047c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047c8:	3304      	adds	r3, #4
 80047ca:	4618      	mov	r0, r3
 80047cc:	f7ff fab0 	bl	8003d30 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80047d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047d2:	3318      	adds	r3, #24
 80047d4:	4618      	mov	r0, r3
 80047d6:	f7ff faab 	bl	8003d30 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80047da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047de:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047e2:	f1c3 0207 	rsb	r2, r3, #7
 80047e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80047ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047ee:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80047f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f2:	2200      	movs	r2, #0
 80047f4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80047f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f8:	2200      	movs	r2, #0
 80047fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80047fe:	683a      	ldr	r2, [r7, #0]
 8004800:	68f9      	ldr	r1, [r7, #12]
 8004802:	69b8      	ldr	r0, [r7, #24]
 8004804:	f000 fde6 	bl	80053d4 <pxPortInitialiseStack>
 8004808:	4602      	mov	r2, r0
 800480a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800480c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800480e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004810:	2b00      	cmp	r3, #0
 8004812:	d002      	beq.n	800481a <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004816:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004818:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800481a:	bf00      	nop
 800481c:	3720      	adds	r7, #32
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
	...

08004824 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b082      	sub	sp, #8
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800482c:	f000 ff04 	bl	8005638 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004830:	4b2a      	ldr	r3, [pc, #168]	@ (80048dc <prvAddNewTaskToReadyList+0xb8>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	3301      	adds	r3, #1
 8004836:	4a29      	ldr	r2, [pc, #164]	@ (80048dc <prvAddNewTaskToReadyList+0xb8>)
 8004838:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800483a:	4b29      	ldr	r3, [pc, #164]	@ (80048e0 <prvAddNewTaskToReadyList+0xbc>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d109      	bne.n	8004856 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004842:	4a27      	ldr	r2, [pc, #156]	@ (80048e0 <prvAddNewTaskToReadyList+0xbc>)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004848:	4b24      	ldr	r3, [pc, #144]	@ (80048dc <prvAddNewTaskToReadyList+0xb8>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2b01      	cmp	r3, #1
 800484e:	d110      	bne.n	8004872 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004850:	f000 fbf6 	bl	8005040 <prvInitialiseTaskLists>
 8004854:	e00d      	b.n	8004872 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004856:	4b23      	ldr	r3, [pc, #140]	@ (80048e4 <prvAddNewTaskToReadyList+0xc0>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d109      	bne.n	8004872 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800485e:	4b20      	ldr	r3, [pc, #128]	@ (80048e0 <prvAddNewTaskToReadyList+0xbc>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004868:	429a      	cmp	r2, r3
 800486a:	d802      	bhi.n	8004872 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800486c:	4a1c      	ldr	r2, [pc, #112]	@ (80048e0 <prvAddNewTaskToReadyList+0xbc>)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004872:	4b1d      	ldr	r3, [pc, #116]	@ (80048e8 <prvAddNewTaskToReadyList+0xc4>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	3301      	adds	r3, #1
 8004878:	4a1b      	ldr	r2, [pc, #108]	@ (80048e8 <prvAddNewTaskToReadyList+0xc4>)
 800487a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004880:	2201      	movs	r2, #1
 8004882:	409a      	lsls	r2, r3
 8004884:	4b19      	ldr	r3, [pc, #100]	@ (80048ec <prvAddNewTaskToReadyList+0xc8>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4313      	orrs	r3, r2
 800488a:	4a18      	ldr	r2, [pc, #96]	@ (80048ec <prvAddNewTaskToReadyList+0xc8>)
 800488c:	6013      	str	r3, [r2, #0]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004892:	4613      	mov	r3, r2
 8004894:	009b      	lsls	r3, r3, #2
 8004896:	4413      	add	r3, r2
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	4a15      	ldr	r2, [pc, #84]	@ (80048f0 <prvAddNewTaskToReadyList+0xcc>)
 800489c:	441a      	add	r2, r3
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	3304      	adds	r3, #4
 80048a2:	4619      	mov	r1, r3
 80048a4:	4610      	mov	r0, r2
 80048a6:	f7ff fa50 	bl	8003d4a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80048aa:	f000 fef7 	bl	800569c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80048ae:	4b0d      	ldr	r3, [pc, #52]	@ (80048e4 <prvAddNewTaskToReadyList+0xc0>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d00e      	beq.n	80048d4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80048b6:	4b0a      	ldr	r3, [pc, #40]	@ (80048e0 <prvAddNewTaskToReadyList+0xbc>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d207      	bcs.n	80048d4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80048c4:	4b0b      	ldr	r3, [pc, #44]	@ (80048f4 <prvAddNewTaskToReadyList+0xd0>)
 80048c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048ca:	601a      	str	r2, [r3, #0]
 80048cc:	f3bf 8f4f 	dsb	sy
 80048d0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80048d4:	bf00      	nop
 80048d6:	3708      	adds	r7, #8
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}
 80048dc:	200004c0 	.word	0x200004c0
 80048e0:	200003c0 	.word	0x200003c0
 80048e4:	200004cc 	.word	0x200004cc
 80048e8:	200004dc 	.word	0x200004dc
 80048ec:	200004c8 	.word	0x200004c8
 80048f0:	200003c4 	.word	0x200003c4
 80048f4:	e000ed04 	.word	0xe000ed04

080048f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004900:	2300      	movs	r3, #0
 8004902:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d018      	beq.n	800493c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800490a:	4b14      	ldr	r3, [pc, #80]	@ (800495c <vTaskDelay+0x64>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d00b      	beq.n	800492a <vTaskDelay+0x32>
	__asm volatile
 8004912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004916:	f383 8811 	msr	BASEPRI, r3
 800491a:	f3bf 8f6f 	isb	sy
 800491e:	f3bf 8f4f 	dsb	sy
 8004922:	60bb      	str	r3, [r7, #8]
}
 8004924:	bf00      	nop
 8004926:	bf00      	nop
 8004928:	e7fd      	b.n	8004926 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800492a:	f000 f87d 	bl	8004a28 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800492e:	2100      	movs	r1, #0
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f000 fce9 	bl	8005308 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004936:	f000 f885 	bl	8004a44 <xTaskResumeAll>
 800493a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d107      	bne.n	8004952 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004942:	4b07      	ldr	r3, [pc, #28]	@ (8004960 <vTaskDelay+0x68>)
 8004944:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004948:	601a      	str	r2, [r3, #0]
 800494a:	f3bf 8f4f 	dsb	sy
 800494e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004952:	bf00      	nop
 8004954:	3710      	adds	r7, #16
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}
 800495a:	bf00      	nop
 800495c:	200004e8 	.word	0x200004e8
 8004960:	e000ed04 	.word	0xe000ed04

08004964 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b08a      	sub	sp, #40	@ 0x28
 8004968:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800496a:	2300      	movs	r3, #0
 800496c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800496e:	2300      	movs	r3, #0
 8004970:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004972:	463a      	mov	r2, r7
 8004974:	1d39      	adds	r1, r7, #4
 8004976:	f107 0308 	add.w	r3, r7, #8
 800497a:	4618      	mov	r0, r3
 800497c:	f7fb fe16 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004980:	6839      	ldr	r1, [r7, #0]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	68ba      	ldr	r2, [r7, #8]
 8004986:	9202      	str	r2, [sp, #8]
 8004988:	9301      	str	r3, [sp, #4]
 800498a:	2300      	movs	r3, #0
 800498c:	9300      	str	r3, [sp, #0]
 800498e:	2300      	movs	r3, #0
 8004990:	460a      	mov	r2, r1
 8004992:	491f      	ldr	r1, [pc, #124]	@ (8004a10 <vTaskStartScheduler+0xac>)
 8004994:	481f      	ldr	r0, [pc, #124]	@ (8004a14 <vTaskStartScheduler+0xb0>)
 8004996:	f7ff fe17 	bl	80045c8 <xTaskCreateStatic>
 800499a:	4603      	mov	r3, r0
 800499c:	4a1e      	ldr	r2, [pc, #120]	@ (8004a18 <vTaskStartScheduler+0xb4>)
 800499e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80049a0:	4b1d      	ldr	r3, [pc, #116]	@ (8004a18 <vTaskStartScheduler+0xb4>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d002      	beq.n	80049ae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80049a8:	2301      	movs	r3, #1
 80049aa:	617b      	str	r3, [r7, #20]
 80049ac:	e001      	b.n	80049b2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80049ae:	2300      	movs	r3, #0
 80049b0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d116      	bne.n	80049e6 <vTaskStartScheduler+0x82>
	__asm volatile
 80049b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049bc:	f383 8811 	msr	BASEPRI, r3
 80049c0:	f3bf 8f6f 	isb	sy
 80049c4:	f3bf 8f4f 	dsb	sy
 80049c8:	613b      	str	r3, [r7, #16]
}
 80049ca:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80049cc:	4b13      	ldr	r3, [pc, #76]	@ (8004a1c <vTaskStartScheduler+0xb8>)
 80049ce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80049d2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80049d4:	4b12      	ldr	r3, [pc, #72]	@ (8004a20 <vTaskStartScheduler+0xbc>)
 80049d6:	2201      	movs	r2, #1
 80049d8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80049da:	4b12      	ldr	r3, [pc, #72]	@ (8004a24 <vTaskStartScheduler+0xc0>)
 80049dc:	2200      	movs	r2, #0
 80049de:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80049e0:	f000 fd86 	bl	80054f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80049e4:	e00f      	b.n	8004a06 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049ec:	d10b      	bne.n	8004a06 <vTaskStartScheduler+0xa2>
	__asm volatile
 80049ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049f2:	f383 8811 	msr	BASEPRI, r3
 80049f6:	f3bf 8f6f 	isb	sy
 80049fa:	f3bf 8f4f 	dsb	sy
 80049fe:	60fb      	str	r3, [r7, #12]
}
 8004a00:	bf00      	nop
 8004a02:	bf00      	nop
 8004a04:	e7fd      	b.n	8004a02 <vTaskStartScheduler+0x9e>
}
 8004a06:	bf00      	nop
 8004a08:	3718      	adds	r7, #24
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	bf00      	nop
 8004a10:	08006684 	.word	0x08006684
 8004a14:	08005011 	.word	0x08005011
 8004a18:	200004e4 	.word	0x200004e4
 8004a1c:	200004e0 	.word	0x200004e0
 8004a20:	200004cc 	.word	0x200004cc
 8004a24:	200004c4 	.word	0x200004c4

08004a28 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004a28:	b480      	push	{r7}
 8004a2a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004a2c:	4b04      	ldr	r3, [pc, #16]	@ (8004a40 <vTaskSuspendAll+0x18>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	3301      	adds	r3, #1
 8004a32:	4a03      	ldr	r2, [pc, #12]	@ (8004a40 <vTaskSuspendAll+0x18>)
 8004a34:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004a36:	bf00      	nop
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3e:	4770      	bx	lr
 8004a40:	200004e8 	.word	0x200004e8

08004a44 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004a52:	4b42      	ldr	r3, [pc, #264]	@ (8004b5c <xTaskResumeAll+0x118>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d10b      	bne.n	8004a72 <xTaskResumeAll+0x2e>
	__asm volatile
 8004a5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a5e:	f383 8811 	msr	BASEPRI, r3
 8004a62:	f3bf 8f6f 	isb	sy
 8004a66:	f3bf 8f4f 	dsb	sy
 8004a6a:	603b      	str	r3, [r7, #0]
}
 8004a6c:	bf00      	nop
 8004a6e:	bf00      	nop
 8004a70:	e7fd      	b.n	8004a6e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004a72:	f000 fde1 	bl	8005638 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004a76:	4b39      	ldr	r3, [pc, #228]	@ (8004b5c <xTaskResumeAll+0x118>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	4a37      	ldr	r2, [pc, #220]	@ (8004b5c <xTaskResumeAll+0x118>)
 8004a7e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a80:	4b36      	ldr	r3, [pc, #216]	@ (8004b5c <xTaskResumeAll+0x118>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d161      	bne.n	8004b4c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004a88:	4b35      	ldr	r3, [pc, #212]	@ (8004b60 <xTaskResumeAll+0x11c>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d05d      	beq.n	8004b4c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004a90:	e02e      	b.n	8004af0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a92:	4b34      	ldr	r3, [pc, #208]	@ (8004b64 <xTaskResumeAll+0x120>)
 8004a94:	68db      	ldr	r3, [r3, #12]
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	3318      	adds	r3, #24
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f7ff f9b0 	bl	8003e04 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	3304      	adds	r3, #4
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f7ff f9ab 	bl	8003e04 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	409a      	lsls	r2, r3
 8004ab6:	4b2c      	ldr	r3, [pc, #176]	@ (8004b68 <xTaskResumeAll+0x124>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	4a2a      	ldr	r2, [pc, #168]	@ (8004b68 <xTaskResumeAll+0x124>)
 8004abe:	6013      	str	r3, [r2, #0]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ac4:	4613      	mov	r3, r2
 8004ac6:	009b      	lsls	r3, r3, #2
 8004ac8:	4413      	add	r3, r2
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	4a27      	ldr	r2, [pc, #156]	@ (8004b6c <xTaskResumeAll+0x128>)
 8004ace:	441a      	add	r2, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	3304      	adds	r3, #4
 8004ad4:	4619      	mov	r1, r3
 8004ad6:	4610      	mov	r0, r2
 8004ad8:	f7ff f937 	bl	8003d4a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ae0:	4b23      	ldr	r3, [pc, #140]	@ (8004b70 <xTaskResumeAll+0x12c>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d302      	bcc.n	8004af0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004aea:	4b22      	ldr	r3, [pc, #136]	@ (8004b74 <xTaskResumeAll+0x130>)
 8004aec:	2201      	movs	r2, #1
 8004aee:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004af0:	4b1c      	ldr	r3, [pc, #112]	@ (8004b64 <xTaskResumeAll+0x120>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d1cc      	bne.n	8004a92 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d001      	beq.n	8004b02 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004afe:	f000 fb3d 	bl	800517c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004b02:	4b1d      	ldr	r3, [pc, #116]	@ (8004b78 <xTaskResumeAll+0x134>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d010      	beq.n	8004b30 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004b0e:	f000 f859 	bl	8004bc4 <xTaskIncrementTick>
 8004b12:	4603      	mov	r3, r0
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d002      	beq.n	8004b1e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004b18:	4b16      	ldr	r3, [pc, #88]	@ (8004b74 <xTaskResumeAll+0x130>)
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	3b01      	subs	r3, #1
 8004b22:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d1f1      	bne.n	8004b0e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004b2a:	4b13      	ldr	r3, [pc, #76]	@ (8004b78 <xTaskResumeAll+0x134>)
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004b30:	4b10      	ldr	r3, [pc, #64]	@ (8004b74 <xTaskResumeAll+0x130>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d009      	beq.n	8004b4c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8004b7c <xTaskResumeAll+0x138>)
 8004b3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b42:	601a      	str	r2, [r3, #0]
 8004b44:	f3bf 8f4f 	dsb	sy
 8004b48:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004b4c:	f000 fda6 	bl	800569c <vPortExitCritical>

	return xAlreadyYielded;
 8004b50:	68bb      	ldr	r3, [r7, #8]
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3710      	adds	r7, #16
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	bf00      	nop
 8004b5c:	200004e8 	.word	0x200004e8
 8004b60:	200004c0 	.word	0x200004c0
 8004b64:	20000480 	.word	0x20000480
 8004b68:	200004c8 	.word	0x200004c8
 8004b6c:	200003c4 	.word	0x200003c4
 8004b70:	200003c0 	.word	0x200003c0
 8004b74:	200004d4 	.word	0x200004d4
 8004b78:	200004d0 	.word	0x200004d0
 8004b7c:	e000ed04 	.word	0xe000ed04

08004b80 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004b80:	b480      	push	{r7}
 8004b82:	b083      	sub	sp, #12
 8004b84:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004b86:	4b05      	ldr	r3, [pc, #20]	@ (8004b9c <xTaskGetTickCount+0x1c>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004b8c:	687b      	ldr	r3, [r7, #4]
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	370c      	adds	r7, #12
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr
 8004b9a:	bf00      	nop
 8004b9c:	200004c4 	.word	0x200004c4

08004ba0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b082      	sub	sp, #8
 8004ba4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004ba6:	f000 fe27 	bl	80057f8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8004baa:	2300      	movs	r3, #0
 8004bac:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8004bae:	4b04      	ldr	r3, [pc, #16]	@ (8004bc0 <xTaskGetTickCountFromISR+0x20>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004bb4:	683b      	ldr	r3, [r7, #0]
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3708      	adds	r7, #8
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	200004c4 	.word	0x200004c4

08004bc4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b086      	sub	sp, #24
 8004bc8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004bce:	4b4f      	ldr	r3, [pc, #316]	@ (8004d0c <xTaskIncrementTick+0x148>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	f040 808f 	bne.w	8004cf6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004bd8:	4b4d      	ldr	r3, [pc, #308]	@ (8004d10 <xTaskIncrementTick+0x14c>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	3301      	adds	r3, #1
 8004bde:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004be0:	4a4b      	ldr	r2, [pc, #300]	@ (8004d10 <xTaskIncrementTick+0x14c>)
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d121      	bne.n	8004c30 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004bec:	4b49      	ldr	r3, [pc, #292]	@ (8004d14 <xTaskIncrementTick+0x150>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d00b      	beq.n	8004c0e <xTaskIncrementTick+0x4a>
	__asm volatile
 8004bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bfa:	f383 8811 	msr	BASEPRI, r3
 8004bfe:	f3bf 8f6f 	isb	sy
 8004c02:	f3bf 8f4f 	dsb	sy
 8004c06:	603b      	str	r3, [r7, #0]
}
 8004c08:	bf00      	nop
 8004c0a:	bf00      	nop
 8004c0c:	e7fd      	b.n	8004c0a <xTaskIncrementTick+0x46>
 8004c0e:	4b41      	ldr	r3, [pc, #260]	@ (8004d14 <xTaskIncrementTick+0x150>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	60fb      	str	r3, [r7, #12]
 8004c14:	4b40      	ldr	r3, [pc, #256]	@ (8004d18 <xTaskIncrementTick+0x154>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a3e      	ldr	r2, [pc, #248]	@ (8004d14 <xTaskIncrementTick+0x150>)
 8004c1a:	6013      	str	r3, [r2, #0]
 8004c1c:	4a3e      	ldr	r2, [pc, #248]	@ (8004d18 <xTaskIncrementTick+0x154>)
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6013      	str	r3, [r2, #0]
 8004c22:	4b3e      	ldr	r3, [pc, #248]	@ (8004d1c <xTaskIncrementTick+0x158>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	3301      	adds	r3, #1
 8004c28:	4a3c      	ldr	r2, [pc, #240]	@ (8004d1c <xTaskIncrementTick+0x158>)
 8004c2a:	6013      	str	r3, [r2, #0]
 8004c2c:	f000 faa6 	bl	800517c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004c30:	4b3b      	ldr	r3, [pc, #236]	@ (8004d20 <xTaskIncrementTick+0x15c>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	693a      	ldr	r2, [r7, #16]
 8004c36:	429a      	cmp	r2, r3
 8004c38:	d348      	bcc.n	8004ccc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c3a:	4b36      	ldr	r3, [pc, #216]	@ (8004d14 <xTaskIncrementTick+0x150>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d104      	bne.n	8004c4e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c44:	4b36      	ldr	r3, [pc, #216]	@ (8004d20 <xTaskIncrementTick+0x15c>)
 8004c46:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004c4a:	601a      	str	r2, [r3, #0]
					break;
 8004c4c:	e03e      	b.n	8004ccc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c4e:	4b31      	ldr	r3, [pc, #196]	@ (8004d14 <xTaskIncrementTick+0x150>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004c5e:	693a      	ldr	r2, [r7, #16]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d203      	bcs.n	8004c6e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004c66:	4a2e      	ldr	r2, [pc, #184]	@ (8004d20 <xTaskIncrementTick+0x15c>)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004c6c:	e02e      	b.n	8004ccc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	3304      	adds	r3, #4
 8004c72:	4618      	mov	r0, r3
 8004c74:	f7ff f8c6 	bl	8003e04 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d004      	beq.n	8004c8a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	3318      	adds	r3, #24
 8004c84:	4618      	mov	r0, r3
 8004c86:	f7ff f8bd 	bl	8003e04 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c8e:	2201      	movs	r2, #1
 8004c90:	409a      	lsls	r2, r3
 8004c92:	4b24      	ldr	r3, [pc, #144]	@ (8004d24 <xTaskIncrementTick+0x160>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	4a22      	ldr	r2, [pc, #136]	@ (8004d24 <xTaskIncrementTick+0x160>)
 8004c9a:	6013      	str	r3, [r2, #0]
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ca0:	4613      	mov	r3, r2
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	4413      	add	r3, r2
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	4a1f      	ldr	r2, [pc, #124]	@ (8004d28 <xTaskIncrementTick+0x164>)
 8004caa:	441a      	add	r2, r3
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	3304      	adds	r3, #4
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	4610      	mov	r0, r2
 8004cb4:	f7ff f849 	bl	8003d4a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cbc:	4b1b      	ldr	r3, [pc, #108]	@ (8004d2c <xTaskIncrementTick+0x168>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d3b9      	bcc.n	8004c3a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004cca:	e7b6      	b.n	8004c3a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004ccc:	4b17      	ldr	r3, [pc, #92]	@ (8004d2c <xTaskIncrementTick+0x168>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cd2:	4915      	ldr	r1, [pc, #84]	@ (8004d28 <xTaskIncrementTick+0x164>)
 8004cd4:	4613      	mov	r3, r2
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	4413      	add	r3, r2
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	440b      	add	r3, r1
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d901      	bls.n	8004ce8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004ce8:	4b11      	ldr	r3, [pc, #68]	@ (8004d30 <xTaskIncrementTick+0x16c>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d007      	beq.n	8004d00 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	617b      	str	r3, [r7, #20]
 8004cf4:	e004      	b.n	8004d00 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004cf6:	4b0f      	ldr	r3, [pc, #60]	@ (8004d34 <xTaskIncrementTick+0x170>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	4a0d      	ldr	r2, [pc, #52]	@ (8004d34 <xTaskIncrementTick+0x170>)
 8004cfe:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004d00:	697b      	ldr	r3, [r7, #20]
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3718      	adds	r7, #24
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	200004e8 	.word	0x200004e8
 8004d10:	200004c4 	.word	0x200004c4
 8004d14:	20000478 	.word	0x20000478
 8004d18:	2000047c 	.word	0x2000047c
 8004d1c:	200004d8 	.word	0x200004d8
 8004d20:	200004e0 	.word	0x200004e0
 8004d24:	200004c8 	.word	0x200004c8
 8004d28:	200003c4 	.word	0x200003c4
 8004d2c:	200003c0 	.word	0x200003c0
 8004d30:	200004d4 	.word	0x200004d4
 8004d34:	200004d0 	.word	0x200004d0

08004d38 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b087      	sub	sp, #28
 8004d3c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004d3e:	4b27      	ldr	r3, [pc, #156]	@ (8004ddc <vTaskSwitchContext+0xa4>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d003      	beq.n	8004d4e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004d46:	4b26      	ldr	r3, [pc, #152]	@ (8004de0 <vTaskSwitchContext+0xa8>)
 8004d48:	2201      	movs	r2, #1
 8004d4a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004d4c:	e040      	b.n	8004dd0 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8004d4e:	4b24      	ldr	r3, [pc, #144]	@ (8004de0 <vTaskSwitchContext+0xa8>)
 8004d50:	2200      	movs	r2, #0
 8004d52:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d54:	4b23      	ldr	r3, [pc, #140]	@ (8004de4 <vTaskSwitchContext+0xac>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	fab3 f383 	clz	r3, r3
 8004d60:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004d62:	7afb      	ldrb	r3, [r7, #11]
 8004d64:	f1c3 031f 	rsb	r3, r3, #31
 8004d68:	617b      	str	r3, [r7, #20]
 8004d6a:	491f      	ldr	r1, [pc, #124]	@ (8004de8 <vTaskSwitchContext+0xb0>)
 8004d6c:	697a      	ldr	r2, [r7, #20]
 8004d6e:	4613      	mov	r3, r2
 8004d70:	009b      	lsls	r3, r3, #2
 8004d72:	4413      	add	r3, r2
 8004d74:	009b      	lsls	r3, r3, #2
 8004d76:	440b      	add	r3, r1
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d10b      	bne.n	8004d96 <vTaskSwitchContext+0x5e>
	__asm volatile
 8004d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d82:	f383 8811 	msr	BASEPRI, r3
 8004d86:	f3bf 8f6f 	isb	sy
 8004d8a:	f3bf 8f4f 	dsb	sy
 8004d8e:	607b      	str	r3, [r7, #4]
}
 8004d90:	bf00      	nop
 8004d92:	bf00      	nop
 8004d94:	e7fd      	b.n	8004d92 <vTaskSwitchContext+0x5a>
 8004d96:	697a      	ldr	r2, [r7, #20]
 8004d98:	4613      	mov	r3, r2
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	4413      	add	r3, r2
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	4a11      	ldr	r2, [pc, #68]	@ (8004de8 <vTaskSwitchContext+0xb0>)
 8004da2:	4413      	add	r3, r2
 8004da4:	613b      	str	r3, [r7, #16]
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	685a      	ldr	r2, [r3, #4]
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	605a      	str	r2, [r3, #4]
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	685a      	ldr	r2, [r3, #4]
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	3308      	adds	r3, #8
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d104      	bne.n	8004dc6 <vTaskSwitchContext+0x8e>
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	685a      	ldr	r2, [r3, #4]
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	605a      	str	r2, [r3, #4]
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	4a07      	ldr	r2, [pc, #28]	@ (8004dec <vTaskSwitchContext+0xb4>)
 8004dce:	6013      	str	r3, [r2, #0]
}
 8004dd0:	bf00      	nop
 8004dd2:	371c      	adds	r7, #28
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr
 8004ddc:	200004e8 	.word	0x200004e8
 8004de0:	200004d4 	.word	0x200004d4
 8004de4:	200004c8 	.word	0x200004c8
 8004de8:	200003c4 	.word	0x200003c4
 8004dec:	200003c0 	.word	0x200003c0

08004df0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d10b      	bne.n	8004e18 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e04:	f383 8811 	msr	BASEPRI, r3
 8004e08:	f3bf 8f6f 	isb	sy
 8004e0c:	f3bf 8f4f 	dsb	sy
 8004e10:	60fb      	str	r3, [r7, #12]
}
 8004e12:	bf00      	nop
 8004e14:	bf00      	nop
 8004e16:	e7fd      	b.n	8004e14 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004e18:	4b07      	ldr	r3, [pc, #28]	@ (8004e38 <vTaskPlaceOnEventList+0x48>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	3318      	adds	r3, #24
 8004e1e:	4619      	mov	r1, r3
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f7fe ffb6 	bl	8003d92 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004e26:	2101      	movs	r1, #1
 8004e28:	6838      	ldr	r0, [r7, #0]
 8004e2a:	f000 fa6d 	bl	8005308 <prvAddCurrentTaskToDelayedList>
}
 8004e2e:	bf00      	nop
 8004e30:	3710      	adds	r7, #16
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	bf00      	nop
 8004e38:	200003c0 	.word	0x200003c0

08004e3c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b086      	sub	sp, #24
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	68db      	ldr	r3, [r3, #12]
 8004e4a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d10b      	bne.n	8004e6a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e56:	f383 8811 	msr	BASEPRI, r3
 8004e5a:	f3bf 8f6f 	isb	sy
 8004e5e:	f3bf 8f4f 	dsb	sy
 8004e62:	60fb      	str	r3, [r7, #12]
}
 8004e64:	bf00      	nop
 8004e66:	bf00      	nop
 8004e68:	e7fd      	b.n	8004e66 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	3318      	adds	r3, #24
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f7fe ffc8 	bl	8003e04 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e74:	4b1d      	ldr	r3, [pc, #116]	@ (8004eec <xTaskRemoveFromEventList+0xb0>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d11c      	bne.n	8004eb6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	3304      	adds	r3, #4
 8004e80:	4618      	mov	r0, r3
 8004e82:	f7fe ffbf 	bl	8003e04 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	409a      	lsls	r2, r3
 8004e8e:	4b18      	ldr	r3, [pc, #96]	@ (8004ef0 <xTaskRemoveFromEventList+0xb4>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	4a16      	ldr	r2, [pc, #88]	@ (8004ef0 <xTaskRemoveFromEventList+0xb4>)
 8004e96:	6013      	str	r3, [r2, #0]
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	4413      	add	r3, r2
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	4a13      	ldr	r2, [pc, #76]	@ (8004ef4 <xTaskRemoveFromEventList+0xb8>)
 8004ea6:	441a      	add	r2, r3
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	3304      	adds	r3, #4
 8004eac:	4619      	mov	r1, r3
 8004eae:	4610      	mov	r0, r2
 8004eb0:	f7fe ff4b 	bl	8003d4a <vListInsertEnd>
 8004eb4:	e005      	b.n	8004ec2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	3318      	adds	r3, #24
 8004eba:	4619      	mov	r1, r3
 8004ebc:	480e      	ldr	r0, [pc, #56]	@ (8004ef8 <xTaskRemoveFromEventList+0xbc>)
 8004ebe:	f7fe ff44 	bl	8003d4a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8004efc <xTaskRemoveFromEventList+0xc0>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d905      	bls.n	8004edc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8004f00 <xTaskRemoveFromEventList+0xc4>)
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	601a      	str	r2, [r3, #0]
 8004eda:	e001      	b.n	8004ee0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004edc:	2300      	movs	r3, #0
 8004ede:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004ee0:	697b      	ldr	r3, [r7, #20]
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3718      	adds	r7, #24
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	bf00      	nop
 8004eec:	200004e8 	.word	0x200004e8
 8004ef0:	200004c8 	.word	0x200004c8
 8004ef4:	200003c4 	.word	0x200003c4
 8004ef8:	20000480 	.word	0x20000480
 8004efc:	200003c0 	.word	0x200003c0
 8004f00:	200004d4 	.word	0x200004d4

08004f04 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004f0c:	4b06      	ldr	r3, [pc, #24]	@ (8004f28 <vTaskInternalSetTimeOutState+0x24>)
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004f14:	4b05      	ldr	r3, [pc, #20]	@ (8004f2c <vTaskInternalSetTimeOutState+0x28>)
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	605a      	str	r2, [r3, #4]
}
 8004f1c:	bf00      	nop
 8004f1e:	370c      	adds	r7, #12
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr
 8004f28:	200004d8 	.word	0x200004d8
 8004f2c:	200004c4 	.word	0x200004c4

08004f30 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b088      	sub	sp, #32
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
 8004f38:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d10b      	bne.n	8004f58 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f44:	f383 8811 	msr	BASEPRI, r3
 8004f48:	f3bf 8f6f 	isb	sy
 8004f4c:	f3bf 8f4f 	dsb	sy
 8004f50:	613b      	str	r3, [r7, #16]
}
 8004f52:	bf00      	nop
 8004f54:	bf00      	nop
 8004f56:	e7fd      	b.n	8004f54 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d10b      	bne.n	8004f76 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f62:	f383 8811 	msr	BASEPRI, r3
 8004f66:	f3bf 8f6f 	isb	sy
 8004f6a:	f3bf 8f4f 	dsb	sy
 8004f6e:	60fb      	str	r3, [r7, #12]
}
 8004f70:	bf00      	nop
 8004f72:	bf00      	nop
 8004f74:	e7fd      	b.n	8004f72 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004f76:	f000 fb5f 	bl	8005638 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004f7a:	4b1d      	ldr	r3, [pc, #116]	@ (8004ff0 <xTaskCheckForTimeOut+0xc0>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	69ba      	ldr	r2, [r7, #24]
 8004f86:	1ad3      	subs	r3, r2, r3
 8004f88:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f92:	d102      	bne.n	8004f9a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004f94:	2300      	movs	r3, #0
 8004f96:	61fb      	str	r3, [r7, #28]
 8004f98:	e023      	b.n	8004fe2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	4b15      	ldr	r3, [pc, #84]	@ (8004ff4 <xTaskCheckForTimeOut+0xc4>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d007      	beq.n	8004fb6 <xTaskCheckForTimeOut+0x86>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	69ba      	ldr	r2, [r7, #24]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d302      	bcc.n	8004fb6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	61fb      	str	r3, [r7, #28]
 8004fb4:	e015      	b.n	8004fe2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	697a      	ldr	r2, [r7, #20]
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d20b      	bcs.n	8004fd8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	1ad2      	subs	r2, r2, r3
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	f7ff ff99 	bl	8004f04 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	61fb      	str	r3, [r7, #28]
 8004fd6:	e004      	b.n	8004fe2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004fe2:	f000 fb5b 	bl	800569c <vPortExitCritical>

	return xReturn;
 8004fe6:	69fb      	ldr	r3, [r7, #28]
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	3720      	adds	r7, #32
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}
 8004ff0:	200004c4 	.word	0x200004c4
 8004ff4:	200004d8 	.word	0x200004d8

08004ff8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004ffc:	4b03      	ldr	r3, [pc, #12]	@ (800500c <vTaskMissedYield+0x14>)
 8004ffe:	2201      	movs	r2, #1
 8005000:	601a      	str	r2, [r3, #0]
}
 8005002:	bf00      	nop
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr
 800500c:	200004d4 	.word	0x200004d4

08005010 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b082      	sub	sp, #8
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005018:	f000 f852 	bl	80050c0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800501c:	4b06      	ldr	r3, [pc, #24]	@ (8005038 <prvIdleTask+0x28>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2b01      	cmp	r3, #1
 8005022:	d9f9      	bls.n	8005018 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005024:	4b05      	ldr	r3, [pc, #20]	@ (800503c <prvIdleTask+0x2c>)
 8005026:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800502a:	601a      	str	r2, [r3, #0]
 800502c:	f3bf 8f4f 	dsb	sy
 8005030:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005034:	e7f0      	b.n	8005018 <prvIdleTask+0x8>
 8005036:	bf00      	nop
 8005038:	200003c4 	.word	0x200003c4
 800503c:	e000ed04 	.word	0xe000ed04

08005040 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b082      	sub	sp, #8
 8005044:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005046:	2300      	movs	r3, #0
 8005048:	607b      	str	r3, [r7, #4]
 800504a:	e00c      	b.n	8005066 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800504c:	687a      	ldr	r2, [r7, #4]
 800504e:	4613      	mov	r3, r2
 8005050:	009b      	lsls	r3, r3, #2
 8005052:	4413      	add	r3, r2
 8005054:	009b      	lsls	r3, r3, #2
 8005056:	4a12      	ldr	r2, [pc, #72]	@ (80050a0 <prvInitialiseTaskLists+0x60>)
 8005058:	4413      	add	r3, r2
 800505a:	4618      	mov	r0, r3
 800505c:	f7fe fe48 	bl	8003cf0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	3301      	adds	r3, #1
 8005064:	607b      	str	r3, [r7, #4]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2b06      	cmp	r3, #6
 800506a:	d9ef      	bls.n	800504c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800506c:	480d      	ldr	r0, [pc, #52]	@ (80050a4 <prvInitialiseTaskLists+0x64>)
 800506e:	f7fe fe3f 	bl	8003cf0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005072:	480d      	ldr	r0, [pc, #52]	@ (80050a8 <prvInitialiseTaskLists+0x68>)
 8005074:	f7fe fe3c 	bl	8003cf0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005078:	480c      	ldr	r0, [pc, #48]	@ (80050ac <prvInitialiseTaskLists+0x6c>)
 800507a:	f7fe fe39 	bl	8003cf0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800507e:	480c      	ldr	r0, [pc, #48]	@ (80050b0 <prvInitialiseTaskLists+0x70>)
 8005080:	f7fe fe36 	bl	8003cf0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005084:	480b      	ldr	r0, [pc, #44]	@ (80050b4 <prvInitialiseTaskLists+0x74>)
 8005086:	f7fe fe33 	bl	8003cf0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800508a:	4b0b      	ldr	r3, [pc, #44]	@ (80050b8 <prvInitialiseTaskLists+0x78>)
 800508c:	4a05      	ldr	r2, [pc, #20]	@ (80050a4 <prvInitialiseTaskLists+0x64>)
 800508e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005090:	4b0a      	ldr	r3, [pc, #40]	@ (80050bc <prvInitialiseTaskLists+0x7c>)
 8005092:	4a05      	ldr	r2, [pc, #20]	@ (80050a8 <prvInitialiseTaskLists+0x68>)
 8005094:	601a      	str	r2, [r3, #0]
}
 8005096:	bf00      	nop
 8005098:	3708      	adds	r7, #8
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}
 800509e:	bf00      	nop
 80050a0:	200003c4 	.word	0x200003c4
 80050a4:	20000450 	.word	0x20000450
 80050a8:	20000464 	.word	0x20000464
 80050ac:	20000480 	.word	0x20000480
 80050b0:	20000494 	.word	0x20000494
 80050b4:	200004ac 	.word	0x200004ac
 80050b8:	20000478 	.word	0x20000478
 80050bc:	2000047c 	.word	0x2000047c

080050c0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b082      	sub	sp, #8
 80050c4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80050c6:	e019      	b.n	80050fc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80050c8:	f000 fab6 	bl	8005638 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050cc:	4b10      	ldr	r3, [pc, #64]	@ (8005110 <prvCheckTasksWaitingTermination+0x50>)
 80050ce:	68db      	ldr	r3, [r3, #12]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	3304      	adds	r3, #4
 80050d8:	4618      	mov	r0, r3
 80050da:	f7fe fe93 	bl	8003e04 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80050de:	4b0d      	ldr	r3, [pc, #52]	@ (8005114 <prvCheckTasksWaitingTermination+0x54>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	3b01      	subs	r3, #1
 80050e4:	4a0b      	ldr	r2, [pc, #44]	@ (8005114 <prvCheckTasksWaitingTermination+0x54>)
 80050e6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80050e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005118 <prvCheckTasksWaitingTermination+0x58>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	3b01      	subs	r3, #1
 80050ee:	4a0a      	ldr	r2, [pc, #40]	@ (8005118 <prvCheckTasksWaitingTermination+0x58>)
 80050f0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80050f2:	f000 fad3 	bl	800569c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f000 f810 	bl	800511c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80050fc:	4b06      	ldr	r3, [pc, #24]	@ (8005118 <prvCheckTasksWaitingTermination+0x58>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d1e1      	bne.n	80050c8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005104:	bf00      	nop
 8005106:	bf00      	nop
 8005108:	3708      	adds	r7, #8
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	20000494 	.word	0x20000494
 8005114:	200004c0 	.word	0x200004c0
 8005118:	200004a8 	.word	0x200004a8

0800511c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800511c:	b580      	push	{r7, lr}
 800511e:	b084      	sub	sp, #16
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800512a:	2b00      	cmp	r3, #0
 800512c:	d108      	bne.n	8005140 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005132:	4618      	mov	r0, r3
 8005134:	f000 fc70 	bl	8005a18 <vPortFree>
				vPortFree( pxTCB );
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f000 fc6d 	bl	8005a18 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800513e:	e019      	b.n	8005174 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005146:	2b01      	cmp	r3, #1
 8005148:	d103      	bne.n	8005152 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f000 fc64 	bl	8005a18 <vPortFree>
	}
 8005150:	e010      	b.n	8005174 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005158:	2b02      	cmp	r3, #2
 800515a:	d00b      	beq.n	8005174 <prvDeleteTCB+0x58>
	__asm volatile
 800515c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005160:	f383 8811 	msr	BASEPRI, r3
 8005164:	f3bf 8f6f 	isb	sy
 8005168:	f3bf 8f4f 	dsb	sy
 800516c:	60fb      	str	r3, [r7, #12]
}
 800516e:	bf00      	nop
 8005170:	bf00      	nop
 8005172:	e7fd      	b.n	8005170 <prvDeleteTCB+0x54>
	}
 8005174:	bf00      	nop
 8005176:	3710      	adds	r7, #16
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}

0800517c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800517c:	b480      	push	{r7}
 800517e:	b083      	sub	sp, #12
 8005180:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005182:	4b0c      	ldr	r3, [pc, #48]	@ (80051b4 <prvResetNextTaskUnblockTime+0x38>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d104      	bne.n	8005196 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800518c:	4b0a      	ldr	r3, [pc, #40]	@ (80051b8 <prvResetNextTaskUnblockTime+0x3c>)
 800518e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005192:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005194:	e008      	b.n	80051a8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005196:	4b07      	ldr	r3, [pc, #28]	@ (80051b4 <prvResetNextTaskUnblockTime+0x38>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	4a04      	ldr	r2, [pc, #16]	@ (80051b8 <prvResetNextTaskUnblockTime+0x3c>)
 80051a6:	6013      	str	r3, [r2, #0]
}
 80051a8:	bf00      	nop
 80051aa:	370c      	adds	r7, #12
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr
 80051b4:	20000478 	.word	0x20000478
 80051b8:	200004e0 	.word	0x200004e0

080051bc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80051c2:	4b0b      	ldr	r3, [pc, #44]	@ (80051f0 <xTaskGetSchedulerState+0x34>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d102      	bne.n	80051d0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80051ca:	2301      	movs	r3, #1
 80051cc:	607b      	str	r3, [r7, #4]
 80051ce:	e008      	b.n	80051e2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051d0:	4b08      	ldr	r3, [pc, #32]	@ (80051f4 <xTaskGetSchedulerState+0x38>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d102      	bne.n	80051de <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80051d8:	2302      	movs	r3, #2
 80051da:	607b      	str	r3, [r7, #4]
 80051dc:	e001      	b.n	80051e2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80051de:	2300      	movs	r3, #0
 80051e0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80051e2:	687b      	ldr	r3, [r7, #4]
	}
 80051e4:	4618      	mov	r0, r3
 80051e6:	370c      	adds	r7, #12
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr
 80051f0:	200004cc 	.word	0x200004cc
 80051f4:	200004e8 	.word	0x200004e8

080051f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b086      	sub	sp, #24
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005204:	2300      	movs	r3, #0
 8005206:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d070      	beq.n	80052f0 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800520e:	4b3b      	ldr	r3, [pc, #236]	@ (80052fc <xTaskPriorityDisinherit+0x104>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	693a      	ldr	r2, [r7, #16]
 8005214:	429a      	cmp	r2, r3
 8005216:	d00b      	beq.n	8005230 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800521c:	f383 8811 	msr	BASEPRI, r3
 8005220:	f3bf 8f6f 	isb	sy
 8005224:	f3bf 8f4f 	dsb	sy
 8005228:	60fb      	str	r3, [r7, #12]
}
 800522a:	bf00      	nop
 800522c:	bf00      	nop
 800522e:	e7fd      	b.n	800522c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005234:	2b00      	cmp	r3, #0
 8005236:	d10b      	bne.n	8005250 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800523c:	f383 8811 	msr	BASEPRI, r3
 8005240:	f3bf 8f6f 	isb	sy
 8005244:	f3bf 8f4f 	dsb	sy
 8005248:	60bb      	str	r3, [r7, #8]
}
 800524a:	bf00      	nop
 800524c:	bf00      	nop
 800524e:	e7fd      	b.n	800524c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005254:	1e5a      	subs	r2, r3, #1
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005262:	429a      	cmp	r2, r3
 8005264:	d044      	beq.n	80052f0 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800526a:	2b00      	cmp	r3, #0
 800526c:	d140      	bne.n	80052f0 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	3304      	adds	r3, #4
 8005272:	4618      	mov	r0, r3
 8005274:	f7fe fdc6 	bl	8003e04 <uxListRemove>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d115      	bne.n	80052aa <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005282:	491f      	ldr	r1, [pc, #124]	@ (8005300 <xTaskPriorityDisinherit+0x108>)
 8005284:	4613      	mov	r3, r2
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	4413      	add	r3, r2
 800528a:	009b      	lsls	r3, r3, #2
 800528c:	440b      	add	r3, r1
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d10a      	bne.n	80052aa <xTaskPriorityDisinherit+0xb2>
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005298:	2201      	movs	r2, #1
 800529a:	fa02 f303 	lsl.w	r3, r2, r3
 800529e:	43da      	mvns	r2, r3
 80052a0:	4b18      	ldr	r3, [pc, #96]	@ (8005304 <xTaskPriorityDisinherit+0x10c>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4013      	ands	r3, r2
 80052a6:	4a17      	ldr	r2, [pc, #92]	@ (8005304 <xTaskPriorityDisinherit+0x10c>)
 80052a8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052b6:	f1c3 0207 	rsb	r2, r3, #7
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052c2:	2201      	movs	r2, #1
 80052c4:	409a      	lsls	r2, r3
 80052c6:	4b0f      	ldr	r3, [pc, #60]	@ (8005304 <xTaskPriorityDisinherit+0x10c>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	4a0d      	ldr	r2, [pc, #52]	@ (8005304 <xTaskPriorityDisinherit+0x10c>)
 80052ce:	6013      	str	r3, [r2, #0]
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052d4:	4613      	mov	r3, r2
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	4413      	add	r3, r2
 80052da:	009b      	lsls	r3, r3, #2
 80052dc:	4a08      	ldr	r2, [pc, #32]	@ (8005300 <xTaskPriorityDisinherit+0x108>)
 80052de:	441a      	add	r2, r3
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	3304      	adds	r3, #4
 80052e4:	4619      	mov	r1, r3
 80052e6:	4610      	mov	r0, r2
 80052e8:	f7fe fd2f 	bl	8003d4a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80052ec:	2301      	movs	r3, #1
 80052ee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80052f0:	697b      	ldr	r3, [r7, #20]
	}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3718      	adds	r7, #24
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	200003c0 	.word	0x200003c0
 8005300:	200003c4 	.word	0x200003c4
 8005304:	200004c8 	.word	0x200004c8

08005308 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b084      	sub	sp, #16
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005312:	4b29      	ldr	r3, [pc, #164]	@ (80053b8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005318:	4b28      	ldr	r3, [pc, #160]	@ (80053bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	3304      	adds	r3, #4
 800531e:	4618      	mov	r0, r3
 8005320:	f7fe fd70 	bl	8003e04 <uxListRemove>
 8005324:	4603      	mov	r3, r0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d10b      	bne.n	8005342 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800532a:	4b24      	ldr	r3, [pc, #144]	@ (80053bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005330:	2201      	movs	r2, #1
 8005332:	fa02 f303 	lsl.w	r3, r2, r3
 8005336:	43da      	mvns	r2, r3
 8005338:	4b21      	ldr	r3, [pc, #132]	@ (80053c0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4013      	ands	r3, r2
 800533e:	4a20      	ldr	r2, [pc, #128]	@ (80053c0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005340:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005348:	d10a      	bne.n	8005360 <prvAddCurrentTaskToDelayedList+0x58>
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d007      	beq.n	8005360 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005350:	4b1a      	ldr	r3, [pc, #104]	@ (80053bc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	3304      	adds	r3, #4
 8005356:	4619      	mov	r1, r3
 8005358:	481a      	ldr	r0, [pc, #104]	@ (80053c4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800535a:	f7fe fcf6 	bl	8003d4a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800535e:	e026      	b.n	80053ae <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005360:	68fa      	ldr	r2, [r7, #12]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4413      	add	r3, r2
 8005366:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005368:	4b14      	ldr	r3, [pc, #80]	@ (80053bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	68ba      	ldr	r2, [r7, #8]
 800536e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005370:	68ba      	ldr	r2, [r7, #8]
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	429a      	cmp	r2, r3
 8005376:	d209      	bcs.n	800538c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005378:	4b13      	ldr	r3, [pc, #76]	@ (80053c8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	4b0f      	ldr	r3, [pc, #60]	@ (80053bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	3304      	adds	r3, #4
 8005382:	4619      	mov	r1, r3
 8005384:	4610      	mov	r0, r2
 8005386:	f7fe fd04 	bl	8003d92 <vListInsert>
}
 800538a:	e010      	b.n	80053ae <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800538c:	4b0f      	ldr	r3, [pc, #60]	@ (80053cc <prvAddCurrentTaskToDelayedList+0xc4>)
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	4b0a      	ldr	r3, [pc, #40]	@ (80053bc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	3304      	adds	r3, #4
 8005396:	4619      	mov	r1, r3
 8005398:	4610      	mov	r0, r2
 800539a:	f7fe fcfa 	bl	8003d92 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800539e:	4b0c      	ldr	r3, [pc, #48]	@ (80053d0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	68ba      	ldr	r2, [r7, #8]
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d202      	bcs.n	80053ae <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80053a8:	4a09      	ldr	r2, [pc, #36]	@ (80053d0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	6013      	str	r3, [r2, #0]
}
 80053ae:	bf00      	nop
 80053b0:	3710      	adds	r7, #16
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	200004c4 	.word	0x200004c4
 80053bc:	200003c0 	.word	0x200003c0
 80053c0:	200004c8 	.word	0x200004c8
 80053c4:	200004ac 	.word	0x200004ac
 80053c8:	2000047c 	.word	0x2000047c
 80053cc:	20000478 	.word	0x20000478
 80053d0:	200004e0 	.word	0x200004e0

080053d4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80053d4:	b480      	push	{r7}
 80053d6:	b085      	sub	sp, #20
 80053d8:	af00      	add	r7, sp, #0
 80053da:	60f8      	str	r0, [r7, #12]
 80053dc:	60b9      	str	r1, [r7, #8]
 80053de:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	3b04      	subs	r3, #4
 80053e4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80053ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	3b04      	subs	r3, #4
 80053f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	f023 0201 	bic.w	r2, r3, #1
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	3b04      	subs	r3, #4
 8005402:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005404:	4a0c      	ldr	r2, [pc, #48]	@ (8005438 <pxPortInitialiseStack+0x64>)
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	3b14      	subs	r3, #20
 800540e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005410:	687a      	ldr	r2, [r7, #4]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	3b04      	subs	r3, #4
 800541a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f06f 0202 	mvn.w	r2, #2
 8005422:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	3b20      	subs	r3, #32
 8005428:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800542a:	68fb      	ldr	r3, [r7, #12]
}
 800542c:	4618      	mov	r0, r3
 800542e:	3714      	adds	r7, #20
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr
 8005438:	0800543d 	.word	0x0800543d

0800543c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800543c:	b480      	push	{r7}
 800543e:	b085      	sub	sp, #20
 8005440:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005442:	2300      	movs	r3, #0
 8005444:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005446:	4b13      	ldr	r3, [pc, #76]	@ (8005494 <prvTaskExitError+0x58>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800544e:	d00b      	beq.n	8005468 <prvTaskExitError+0x2c>
	__asm volatile
 8005450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005454:	f383 8811 	msr	BASEPRI, r3
 8005458:	f3bf 8f6f 	isb	sy
 800545c:	f3bf 8f4f 	dsb	sy
 8005460:	60fb      	str	r3, [r7, #12]
}
 8005462:	bf00      	nop
 8005464:	bf00      	nop
 8005466:	e7fd      	b.n	8005464 <prvTaskExitError+0x28>
	__asm volatile
 8005468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800546c:	f383 8811 	msr	BASEPRI, r3
 8005470:	f3bf 8f6f 	isb	sy
 8005474:	f3bf 8f4f 	dsb	sy
 8005478:	60bb      	str	r3, [r7, #8]
}
 800547a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800547c:	bf00      	nop
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d0fc      	beq.n	800547e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005484:	bf00      	nop
 8005486:	bf00      	nop
 8005488:	3714      	adds	r7, #20
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr
 8005492:	bf00      	nop
 8005494:	2000000c 	.word	0x2000000c
	...

080054a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80054a0:	4b07      	ldr	r3, [pc, #28]	@ (80054c0 <pxCurrentTCBConst2>)
 80054a2:	6819      	ldr	r1, [r3, #0]
 80054a4:	6808      	ldr	r0, [r1, #0]
 80054a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054aa:	f380 8809 	msr	PSP, r0
 80054ae:	f3bf 8f6f 	isb	sy
 80054b2:	f04f 0000 	mov.w	r0, #0
 80054b6:	f380 8811 	msr	BASEPRI, r0
 80054ba:	4770      	bx	lr
 80054bc:	f3af 8000 	nop.w

080054c0 <pxCurrentTCBConst2>:
 80054c0:	200003c0 	.word	0x200003c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80054c4:	bf00      	nop
 80054c6:	bf00      	nop

080054c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80054c8:	4808      	ldr	r0, [pc, #32]	@ (80054ec <prvPortStartFirstTask+0x24>)
 80054ca:	6800      	ldr	r0, [r0, #0]
 80054cc:	6800      	ldr	r0, [r0, #0]
 80054ce:	f380 8808 	msr	MSP, r0
 80054d2:	f04f 0000 	mov.w	r0, #0
 80054d6:	f380 8814 	msr	CONTROL, r0
 80054da:	b662      	cpsie	i
 80054dc:	b661      	cpsie	f
 80054de:	f3bf 8f4f 	dsb	sy
 80054e2:	f3bf 8f6f 	isb	sy
 80054e6:	df00      	svc	0
 80054e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80054ea:	bf00      	nop
 80054ec:	e000ed08 	.word	0xe000ed08

080054f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b086      	sub	sp, #24
 80054f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80054f6:	4b47      	ldr	r3, [pc, #284]	@ (8005614 <xPortStartScheduler+0x124>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a47      	ldr	r2, [pc, #284]	@ (8005618 <xPortStartScheduler+0x128>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d10b      	bne.n	8005518 <xPortStartScheduler+0x28>
	__asm volatile
 8005500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005504:	f383 8811 	msr	BASEPRI, r3
 8005508:	f3bf 8f6f 	isb	sy
 800550c:	f3bf 8f4f 	dsb	sy
 8005510:	60fb      	str	r3, [r7, #12]
}
 8005512:	bf00      	nop
 8005514:	bf00      	nop
 8005516:	e7fd      	b.n	8005514 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005518:	4b3e      	ldr	r3, [pc, #248]	@ (8005614 <xPortStartScheduler+0x124>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a3f      	ldr	r2, [pc, #252]	@ (800561c <xPortStartScheduler+0x12c>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d10b      	bne.n	800553a <xPortStartScheduler+0x4a>
	__asm volatile
 8005522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005526:	f383 8811 	msr	BASEPRI, r3
 800552a:	f3bf 8f6f 	isb	sy
 800552e:	f3bf 8f4f 	dsb	sy
 8005532:	613b      	str	r3, [r7, #16]
}
 8005534:	bf00      	nop
 8005536:	bf00      	nop
 8005538:	e7fd      	b.n	8005536 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800553a:	4b39      	ldr	r3, [pc, #228]	@ (8005620 <xPortStartScheduler+0x130>)
 800553c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	781b      	ldrb	r3, [r3, #0]
 8005542:	b2db      	uxtb	r3, r3
 8005544:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	22ff      	movs	r2, #255	@ 0xff
 800554a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	781b      	ldrb	r3, [r3, #0]
 8005550:	b2db      	uxtb	r3, r3
 8005552:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005554:	78fb      	ldrb	r3, [r7, #3]
 8005556:	b2db      	uxtb	r3, r3
 8005558:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800555c:	b2da      	uxtb	r2, r3
 800555e:	4b31      	ldr	r3, [pc, #196]	@ (8005624 <xPortStartScheduler+0x134>)
 8005560:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005562:	4b31      	ldr	r3, [pc, #196]	@ (8005628 <xPortStartScheduler+0x138>)
 8005564:	2207      	movs	r2, #7
 8005566:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005568:	e009      	b.n	800557e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800556a:	4b2f      	ldr	r3, [pc, #188]	@ (8005628 <xPortStartScheduler+0x138>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	3b01      	subs	r3, #1
 8005570:	4a2d      	ldr	r2, [pc, #180]	@ (8005628 <xPortStartScheduler+0x138>)
 8005572:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005574:	78fb      	ldrb	r3, [r7, #3]
 8005576:	b2db      	uxtb	r3, r3
 8005578:	005b      	lsls	r3, r3, #1
 800557a:	b2db      	uxtb	r3, r3
 800557c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800557e:	78fb      	ldrb	r3, [r7, #3]
 8005580:	b2db      	uxtb	r3, r3
 8005582:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005586:	2b80      	cmp	r3, #128	@ 0x80
 8005588:	d0ef      	beq.n	800556a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800558a:	4b27      	ldr	r3, [pc, #156]	@ (8005628 <xPortStartScheduler+0x138>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f1c3 0307 	rsb	r3, r3, #7
 8005592:	2b04      	cmp	r3, #4
 8005594:	d00b      	beq.n	80055ae <xPortStartScheduler+0xbe>
	__asm volatile
 8005596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800559a:	f383 8811 	msr	BASEPRI, r3
 800559e:	f3bf 8f6f 	isb	sy
 80055a2:	f3bf 8f4f 	dsb	sy
 80055a6:	60bb      	str	r3, [r7, #8]
}
 80055a8:	bf00      	nop
 80055aa:	bf00      	nop
 80055ac:	e7fd      	b.n	80055aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80055ae:	4b1e      	ldr	r3, [pc, #120]	@ (8005628 <xPortStartScheduler+0x138>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	021b      	lsls	r3, r3, #8
 80055b4:	4a1c      	ldr	r2, [pc, #112]	@ (8005628 <xPortStartScheduler+0x138>)
 80055b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80055b8:	4b1b      	ldr	r3, [pc, #108]	@ (8005628 <xPortStartScheduler+0x138>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80055c0:	4a19      	ldr	r2, [pc, #100]	@ (8005628 <xPortStartScheduler+0x138>)
 80055c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	b2da      	uxtb	r2, r3
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80055cc:	4b17      	ldr	r3, [pc, #92]	@ (800562c <xPortStartScheduler+0x13c>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a16      	ldr	r2, [pc, #88]	@ (800562c <xPortStartScheduler+0x13c>)
 80055d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80055d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80055d8:	4b14      	ldr	r3, [pc, #80]	@ (800562c <xPortStartScheduler+0x13c>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a13      	ldr	r2, [pc, #76]	@ (800562c <xPortStartScheduler+0x13c>)
 80055de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80055e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80055e4:	f000 f8da 	bl	800579c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80055e8:	4b11      	ldr	r3, [pc, #68]	@ (8005630 <xPortStartScheduler+0x140>)
 80055ea:	2200      	movs	r2, #0
 80055ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80055ee:	f000 f8f9 	bl	80057e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80055f2:	4b10      	ldr	r3, [pc, #64]	@ (8005634 <xPortStartScheduler+0x144>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a0f      	ldr	r2, [pc, #60]	@ (8005634 <xPortStartScheduler+0x144>)
 80055f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80055fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80055fe:	f7ff ff63 	bl	80054c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005602:	f7ff fb99 	bl	8004d38 <vTaskSwitchContext>
	prvTaskExitError();
 8005606:	f7ff ff19 	bl	800543c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800560a:	2300      	movs	r3, #0
}
 800560c:	4618      	mov	r0, r3
 800560e:	3718      	adds	r7, #24
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}
 8005614:	e000ed00 	.word	0xe000ed00
 8005618:	410fc271 	.word	0x410fc271
 800561c:	410fc270 	.word	0x410fc270
 8005620:	e000e400 	.word	0xe000e400
 8005624:	200004ec 	.word	0x200004ec
 8005628:	200004f0 	.word	0x200004f0
 800562c:	e000ed20 	.word	0xe000ed20
 8005630:	2000000c 	.word	0x2000000c
 8005634:	e000ef34 	.word	0xe000ef34

08005638 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
	__asm volatile
 800563e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005642:	f383 8811 	msr	BASEPRI, r3
 8005646:	f3bf 8f6f 	isb	sy
 800564a:	f3bf 8f4f 	dsb	sy
 800564e:	607b      	str	r3, [r7, #4]
}
 8005650:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005652:	4b10      	ldr	r3, [pc, #64]	@ (8005694 <vPortEnterCritical+0x5c>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	3301      	adds	r3, #1
 8005658:	4a0e      	ldr	r2, [pc, #56]	@ (8005694 <vPortEnterCritical+0x5c>)
 800565a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800565c:	4b0d      	ldr	r3, [pc, #52]	@ (8005694 <vPortEnterCritical+0x5c>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	2b01      	cmp	r3, #1
 8005662:	d110      	bne.n	8005686 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005664:	4b0c      	ldr	r3, [pc, #48]	@ (8005698 <vPortEnterCritical+0x60>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	b2db      	uxtb	r3, r3
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00b      	beq.n	8005686 <vPortEnterCritical+0x4e>
	__asm volatile
 800566e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005672:	f383 8811 	msr	BASEPRI, r3
 8005676:	f3bf 8f6f 	isb	sy
 800567a:	f3bf 8f4f 	dsb	sy
 800567e:	603b      	str	r3, [r7, #0]
}
 8005680:	bf00      	nop
 8005682:	bf00      	nop
 8005684:	e7fd      	b.n	8005682 <vPortEnterCritical+0x4a>
	}
}
 8005686:	bf00      	nop
 8005688:	370c      	adds	r7, #12
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr
 8005692:	bf00      	nop
 8005694:	2000000c 	.word	0x2000000c
 8005698:	e000ed04 	.word	0xe000ed04

0800569c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80056a2:	4b12      	ldr	r3, [pc, #72]	@ (80056ec <vPortExitCritical+0x50>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d10b      	bne.n	80056c2 <vPortExitCritical+0x26>
	__asm volatile
 80056aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056ae:	f383 8811 	msr	BASEPRI, r3
 80056b2:	f3bf 8f6f 	isb	sy
 80056b6:	f3bf 8f4f 	dsb	sy
 80056ba:	607b      	str	r3, [r7, #4]
}
 80056bc:	bf00      	nop
 80056be:	bf00      	nop
 80056c0:	e7fd      	b.n	80056be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80056c2:	4b0a      	ldr	r3, [pc, #40]	@ (80056ec <vPortExitCritical+0x50>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	3b01      	subs	r3, #1
 80056c8:	4a08      	ldr	r2, [pc, #32]	@ (80056ec <vPortExitCritical+0x50>)
 80056ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80056cc:	4b07      	ldr	r3, [pc, #28]	@ (80056ec <vPortExitCritical+0x50>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d105      	bne.n	80056e0 <vPortExitCritical+0x44>
 80056d4:	2300      	movs	r3, #0
 80056d6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80056de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80056e0:	bf00      	nop
 80056e2:	370c      	adds	r7, #12
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr
 80056ec:	2000000c 	.word	0x2000000c

080056f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80056f0:	f3ef 8009 	mrs	r0, PSP
 80056f4:	f3bf 8f6f 	isb	sy
 80056f8:	4b15      	ldr	r3, [pc, #84]	@ (8005750 <pxCurrentTCBConst>)
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	f01e 0f10 	tst.w	lr, #16
 8005700:	bf08      	it	eq
 8005702:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005706:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800570a:	6010      	str	r0, [r2, #0]
 800570c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005710:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005714:	f380 8811 	msr	BASEPRI, r0
 8005718:	f3bf 8f4f 	dsb	sy
 800571c:	f3bf 8f6f 	isb	sy
 8005720:	f7ff fb0a 	bl	8004d38 <vTaskSwitchContext>
 8005724:	f04f 0000 	mov.w	r0, #0
 8005728:	f380 8811 	msr	BASEPRI, r0
 800572c:	bc09      	pop	{r0, r3}
 800572e:	6819      	ldr	r1, [r3, #0]
 8005730:	6808      	ldr	r0, [r1, #0]
 8005732:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005736:	f01e 0f10 	tst.w	lr, #16
 800573a:	bf08      	it	eq
 800573c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005740:	f380 8809 	msr	PSP, r0
 8005744:	f3bf 8f6f 	isb	sy
 8005748:	4770      	bx	lr
 800574a:	bf00      	nop
 800574c:	f3af 8000 	nop.w

08005750 <pxCurrentTCBConst>:
 8005750:	200003c0 	.word	0x200003c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005754:	bf00      	nop
 8005756:	bf00      	nop

08005758 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b082      	sub	sp, #8
 800575c:	af00      	add	r7, sp, #0
	__asm volatile
 800575e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005762:	f383 8811 	msr	BASEPRI, r3
 8005766:	f3bf 8f6f 	isb	sy
 800576a:	f3bf 8f4f 	dsb	sy
 800576e:	607b      	str	r3, [r7, #4]
}
 8005770:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005772:	f7ff fa27 	bl	8004bc4 <xTaskIncrementTick>
 8005776:	4603      	mov	r3, r0
 8005778:	2b00      	cmp	r3, #0
 800577a:	d003      	beq.n	8005784 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800577c:	4b06      	ldr	r3, [pc, #24]	@ (8005798 <SysTick_Handler+0x40>)
 800577e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005782:	601a      	str	r2, [r3, #0]
 8005784:	2300      	movs	r3, #0
 8005786:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	f383 8811 	msr	BASEPRI, r3
}
 800578e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005790:	bf00      	nop
 8005792:	3708      	adds	r7, #8
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}
 8005798:	e000ed04 	.word	0xe000ed04

0800579c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800579c:	b480      	push	{r7}
 800579e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80057a0:	4b0b      	ldr	r3, [pc, #44]	@ (80057d0 <vPortSetupTimerInterrupt+0x34>)
 80057a2:	2200      	movs	r2, #0
 80057a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80057a6:	4b0b      	ldr	r3, [pc, #44]	@ (80057d4 <vPortSetupTimerInterrupt+0x38>)
 80057a8:	2200      	movs	r2, #0
 80057aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80057ac:	4b0a      	ldr	r3, [pc, #40]	@ (80057d8 <vPortSetupTimerInterrupt+0x3c>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a0a      	ldr	r2, [pc, #40]	@ (80057dc <vPortSetupTimerInterrupt+0x40>)
 80057b2:	fba2 2303 	umull	r2, r3, r2, r3
 80057b6:	099b      	lsrs	r3, r3, #6
 80057b8:	4a09      	ldr	r2, [pc, #36]	@ (80057e0 <vPortSetupTimerInterrupt+0x44>)
 80057ba:	3b01      	subs	r3, #1
 80057bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80057be:	4b04      	ldr	r3, [pc, #16]	@ (80057d0 <vPortSetupTimerInterrupt+0x34>)
 80057c0:	2207      	movs	r2, #7
 80057c2:	601a      	str	r2, [r3, #0]
}
 80057c4:	bf00      	nop
 80057c6:	46bd      	mov	sp, r7
 80057c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057cc:	4770      	bx	lr
 80057ce:	bf00      	nop
 80057d0:	e000e010 	.word	0xe000e010
 80057d4:	e000e018 	.word	0xe000e018
 80057d8:	20000000 	.word	0x20000000
 80057dc:	10624dd3 	.word	0x10624dd3
 80057e0:	e000e014 	.word	0xe000e014

080057e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80057e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80057f4 <vPortEnableVFP+0x10>
 80057e8:	6801      	ldr	r1, [r0, #0]
 80057ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80057ee:	6001      	str	r1, [r0, #0]
 80057f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80057f2:	bf00      	nop
 80057f4:	e000ed88 	.word	0xe000ed88

080057f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80057f8:	b480      	push	{r7}
 80057fa:	b085      	sub	sp, #20
 80057fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80057fe:	f3ef 8305 	mrs	r3, IPSR
 8005802:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2b0f      	cmp	r3, #15
 8005808:	d915      	bls.n	8005836 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800580a:	4a18      	ldr	r2, [pc, #96]	@ (800586c <vPortValidateInterruptPriority+0x74>)
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	4413      	add	r3, r2
 8005810:	781b      	ldrb	r3, [r3, #0]
 8005812:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005814:	4b16      	ldr	r3, [pc, #88]	@ (8005870 <vPortValidateInterruptPriority+0x78>)
 8005816:	781b      	ldrb	r3, [r3, #0]
 8005818:	7afa      	ldrb	r2, [r7, #11]
 800581a:	429a      	cmp	r2, r3
 800581c:	d20b      	bcs.n	8005836 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800581e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005822:	f383 8811 	msr	BASEPRI, r3
 8005826:	f3bf 8f6f 	isb	sy
 800582a:	f3bf 8f4f 	dsb	sy
 800582e:	607b      	str	r3, [r7, #4]
}
 8005830:	bf00      	nop
 8005832:	bf00      	nop
 8005834:	e7fd      	b.n	8005832 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005836:	4b0f      	ldr	r3, [pc, #60]	@ (8005874 <vPortValidateInterruptPriority+0x7c>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800583e:	4b0e      	ldr	r3, [pc, #56]	@ (8005878 <vPortValidateInterruptPriority+0x80>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	429a      	cmp	r2, r3
 8005844:	d90b      	bls.n	800585e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800584a:	f383 8811 	msr	BASEPRI, r3
 800584e:	f3bf 8f6f 	isb	sy
 8005852:	f3bf 8f4f 	dsb	sy
 8005856:	603b      	str	r3, [r7, #0]
}
 8005858:	bf00      	nop
 800585a:	bf00      	nop
 800585c:	e7fd      	b.n	800585a <vPortValidateInterruptPriority+0x62>
	}
 800585e:	bf00      	nop
 8005860:	3714      	adds	r7, #20
 8005862:	46bd      	mov	sp, r7
 8005864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005868:	4770      	bx	lr
 800586a:	bf00      	nop
 800586c:	e000e3f0 	.word	0xe000e3f0
 8005870:	200004ec 	.word	0x200004ec
 8005874:	e000ed0c 	.word	0xe000ed0c
 8005878:	200004f0 	.word	0x200004f0

0800587c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b08a      	sub	sp, #40	@ 0x28
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005884:	2300      	movs	r3, #0
 8005886:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005888:	f7ff f8ce 	bl	8004a28 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800588c:	4b5c      	ldr	r3, [pc, #368]	@ (8005a00 <pvPortMalloc+0x184>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d101      	bne.n	8005898 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005894:	f000 f924 	bl	8005ae0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005898:	4b5a      	ldr	r3, [pc, #360]	@ (8005a04 <pvPortMalloc+0x188>)
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	4013      	ands	r3, r2
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	f040 8095 	bne.w	80059d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d01e      	beq.n	80058ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80058ac:	2208      	movs	r2, #8
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	4413      	add	r3, r2
 80058b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f003 0307 	and.w	r3, r3, #7
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d015      	beq.n	80058ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f023 0307 	bic.w	r3, r3, #7
 80058c4:	3308      	adds	r3, #8
 80058c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f003 0307 	and.w	r3, r3, #7
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d00b      	beq.n	80058ea <pvPortMalloc+0x6e>
	__asm volatile
 80058d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058d6:	f383 8811 	msr	BASEPRI, r3
 80058da:	f3bf 8f6f 	isb	sy
 80058de:	f3bf 8f4f 	dsb	sy
 80058e2:	617b      	str	r3, [r7, #20]
}
 80058e4:	bf00      	nop
 80058e6:	bf00      	nop
 80058e8:	e7fd      	b.n	80058e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d06f      	beq.n	80059d0 <pvPortMalloc+0x154>
 80058f0:	4b45      	ldr	r3, [pc, #276]	@ (8005a08 <pvPortMalloc+0x18c>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	687a      	ldr	r2, [r7, #4]
 80058f6:	429a      	cmp	r2, r3
 80058f8:	d86a      	bhi.n	80059d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80058fa:	4b44      	ldr	r3, [pc, #272]	@ (8005a0c <pvPortMalloc+0x190>)
 80058fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80058fe:	4b43      	ldr	r3, [pc, #268]	@ (8005a0c <pvPortMalloc+0x190>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005904:	e004      	b.n	8005910 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005908:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800590a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	687a      	ldr	r2, [r7, #4]
 8005916:	429a      	cmp	r2, r3
 8005918:	d903      	bls.n	8005922 <pvPortMalloc+0xa6>
 800591a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d1f1      	bne.n	8005906 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005922:	4b37      	ldr	r3, [pc, #220]	@ (8005a00 <pvPortMalloc+0x184>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005928:	429a      	cmp	r2, r3
 800592a:	d051      	beq.n	80059d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800592c:	6a3b      	ldr	r3, [r7, #32]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	2208      	movs	r2, #8
 8005932:	4413      	add	r3, r2
 8005934:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	6a3b      	ldr	r3, [r7, #32]
 800593c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800593e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005940:	685a      	ldr	r2, [r3, #4]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	1ad2      	subs	r2, r2, r3
 8005946:	2308      	movs	r3, #8
 8005948:	005b      	lsls	r3, r3, #1
 800594a:	429a      	cmp	r2, r3
 800594c:	d920      	bls.n	8005990 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800594e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4413      	add	r3, r2
 8005954:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	f003 0307 	and.w	r3, r3, #7
 800595c:	2b00      	cmp	r3, #0
 800595e:	d00b      	beq.n	8005978 <pvPortMalloc+0xfc>
	__asm volatile
 8005960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005964:	f383 8811 	msr	BASEPRI, r3
 8005968:	f3bf 8f6f 	isb	sy
 800596c:	f3bf 8f4f 	dsb	sy
 8005970:	613b      	str	r3, [r7, #16]
}
 8005972:	bf00      	nop
 8005974:	bf00      	nop
 8005976:	e7fd      	b.n	8005974 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800597a:	685a      	ldr	r2, [r3, #4]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	1ad2      	subs	r2, r2, r3
 8005980:	69bb      	ldr	r3, [r7, #24]
 8005982:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005986:	687a      	ldr	r2, [r7, #4]
 8005988:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800598a:	69b8      	ldr	r0, [r7, #24]
 800598c:	f000 f90a 	bl	8005ba4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005990:	4b1d      	ldr	r3, [pc, #116]	@ (8005a08 <pvPortMalloc+0x18c>)
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	1ad3      	subs	r3, r2, r3
 800599a:	4a1b      	ldr	r2, [pc, #108]	@ (8005a08 <pvPortMalloc+0x18c>)
 800599c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800599e:	4b1a      	ldr	r3, [pc, #104]	@ (8005a08 <pvPortMalloc+0x18c>)
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	4b1b      	ldr	r3, [pc, #108]	@ (8005a10 <pvPortMalloc+0x194>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	429a      	cmp	r2, r3
 80059a8:	d203      	bcs.n	80059b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80059aa:	4b17      	ldr	r3, [pc, #92]	@ (8005a08 <pvPortMalloc+0x18c>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a18      	ldr	r2, [pc, #96]	@ (8005a10 <pvPortMalloc+0x194>)
 80059b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80059b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b4:	685a      	ldr	r2, [r3, #4]
 80059b6:	4b13      	ldr	r3, [pc, #76]	@ (8005a04 <pvPortMalloc+0x188>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	431a      	orrs	r2, r3
 80059bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80059c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c2:	2200      	movs	r2, #0
 80059c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80059c6:	4b13      	ldr	r3, [pc, #76]	@ (8005a14 <pvPortMalloc+0x198>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	3301      	adds	r3, #1
 80059cc:	4a11      	ldr	r2, [pc, #68]	@ (8005a14 <pvPortMalloc+0x198>)
 80059ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80059d0:	f7ff f838 	bl	8004a44 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	f003 0307 	and.w	r3, r3, #7
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d00b      	beq.n	80059f6 <pvPortMalloc+0x17a>
	__asm volatile
 80059de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059e2:	f383 8811 	msr	BASEPRI, r3
 80059e6:	f3bf 8f6f 	isb	sy
 80059ea:	f3bf 8f4f 	dsb	sy
 80059ee:	60fb      	str	r3, [r7, #12]
}
 80059f0:	bf00      	nop
 80059f2:	bf00      	nop
 80059f4:	e7fd      	b.n	80059f2 <pvPortMalloc+0x176>
	return pvReturn;
 80059f6:	69fb      	ldr	r3, [r7, #28]
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3728      	adds	r7, #40	@ 0x28
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}
 8005a00:	200010b4 	.word	0x200010b4
 8005a04:	200010c8 	.word	0x200010c8
 8005a08:	200010b8 	.word	0x200010b8
 8005a0c:	200010ac 	.word	0x200010ac
 8005a10:	200010bc 	.word	0x200010bc
 8005a14:	200010c0 	.word	0x200010c0

08005a18 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b086      	sub	sp, #24
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d04f      	beq.n	8005aca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005a2a:	2308      	movs	r3, #8
 8005a2c:	425b      	negs	r3, r3
 8005a2e:	697a      	ldr	r2, [r7, #20]
 8005a30:	4413      	add	r3, r2
 8005a32:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	685a      	ldr	r2, [r3, #4]
 8005a3c:	4b25      	ldr	r3, [pc, #148]	@ (8005ad4 <vPortFree+0xbc>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4013      	ands	r3, r2
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d10b      	bne.n	8005a5e <vPortFree+0x46>
	__asm volatile
 8005a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a4a:	f383 8811 	msr	BASEPRI, r3
 8005a4e:	f3bf 8f6f 	isb	sy
 8005a52:	f3bf 8f4f 	dsb	sy
 8005a56:	60fb      	str	r3, [r7, #12]
}
 8005a58:	bf00      	nop
 8005a5a:	bf00      	nop
 8005a5c:	e7fd      	b.n	8005a5a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00b      	beq.n	8005a7e <vPortFree+0x66>
	__asm volatile
 8005a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a6a:	f383 8811 	msr	BASEPRI, r3
 8005a6e:	f3bf 8f6f 	isb	sy
 8005a72:	f3bf 8f4f 	dsb	sy
 8005a76:	60bb      	str	r3, [r7, #8]
}
 8005a78:	bf00      	nop
 8005a7a:	bf00      	nop
 8005a7c:	e7fd      	b.n	8005a7a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	685a      	ldr	r2, [r3, #4]
 8005a82:	4b14      	ldr	r3, [pc, #80]	@ (8005ad4 <vPortFree+0xbc>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4013      	ands	r3, r2
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d01e      	beq.n	8005aca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d11a      	bne.n	8005aca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	685a      	ldr	r2, [r3, #4]
 8005a98:	4b0e      	ldr	r3, [pc, #56]	@ (8005ad4 <vPortFree+0xbc>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	43db      	mvns	r3, r3
 8005a9e:	401a      	ands	r2, r3
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005aa4:	f7fe ffc0 	bl	8004a28 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	685a      	ldr	r2, [r3, #4]
 8005aac:	4b0a      	ldr	r3, [pc, #40]	@ (8005ad8 <vPortFree+0xc0>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4413      	add	r3, r2
 8005ab2:	4a09      	ldr	r2, [pc, #36]	@ (8005ad8 <vPortFree+0xc0>)
 8005ab4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005ab6:	6938      	ldr	r0, [r7, #16]
 8005ab8:	f000 f874 	bl	8005ba4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005abc:	4b07      	ldr	r3, [pc, #28]	@ (8005adc <vPortFree+0xc4>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	3301      	adds	r3, #1
 8005ac2:	4a06      	ldr	r2, [pc, #24]	@ (8005adc <vPortFree+0xc4>)
 8005ac4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005ac6:	f7fe ffbd 	bl	8004a44 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005aca:	bf00      	nop
 8005acc:	3718      	adds	r7, #24
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	bf00      	nop
 8005ad4:	200010c8 	.word	0x200010c8
 8005ad8:	200010b8 	.word	0x200010b8
 8005adc:	200010c4 	.word	0x200010c4

08005ae0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b085      	sub	sp, #20
 8005ae4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005ae6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8005aea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005aec:	4b27      	ldr	r3, [pc, #156]	@ (8005b8c <prvHeapInit+0xac>)
 8005aee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f003 0307 	and.w	r3, r3, #7
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d00c      	beq.n	8005b14 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	3307      	adds	r3, #7
 8005afe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f023 0307 	bic.w	r3, r3, #7
 8005b06:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005b08:	68ba      	ldr	r2, [r7, #8]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	1ad3      	subs	r3, r2, r3
 8005b0e:	4a1f      	ldr	r2, [pc, #124]	@ (8005b8c <prvHeapInit+0xac>)
 8005b10:	4413      	add	r3, r2
 8005b12:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005b18:	4a1d      	ldr	r2, [pc, #116]	@ (8005b90 <prvHeapInit+0xb0>)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005b1e:	4b1c      	ldr	r3, [pc, #112]	@ (8005b90 <prvHeapInit+0xb0>)
 8005b20:	2200      	movs	r2, #0
 8005b22:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	68ba      	ldr	r2, [r7, #8]
 8005b28:	4413      	add	r3, r2
 8005b2a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005b2c:	2208      	movs	r2, #8
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	1a9b      	subs	r3, r3, r2
 8005b32:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f023 0307 	bic.w	r3, r3, #7
 8005b3a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	4a15      	ldr	r2, [pc, #84]	@ (8005b94 <prvHeapInit+0xb4>)
 8005b40:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005b42:	4b14      	ldr	r3, [pc, #80]	@ (8005b94 <prvHeapInit+0xb4>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	2200      	movs	r2, #0
 8005b48:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005b4a:	4b12      	ldr	r3, [pc, #72]	@ (8005b94 <prvHeapInit+0xb4>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	1ad2      	subs	r2, r2, r3
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005b60:	4b0c      	ldr	r3, [pc, #48]	@ (8005b94 <prvHeapInit+0xb4>)
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	4a0a      	ldr	r2, [pc, #40]	@ (8005b98 <prvHeapInit+0xb8>)
 8005b6e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	4a09      	ldr	r2, [pc, #36]	@ (8005b9c <prvHeapInit+0xbc>)
 8005b76:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005b78:	4b09      	ldr	r3, [pc, #36]	@ (8005ba0 <prvHeapInit+0xc0>)
 8005b7a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005b7e:	601a      	str	r2, [r3, #0]
}
 8005b80:	bf00      	nop
 8005b82:	3714      	adds	r7, #20
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr
 8005b8c:	200004f4 	.word	0x200004f4
 8005b90:	200010ac 	.word	0x200010ac
 8005b94:	200010b4 	.word	0x200010b4
 8005b98:	200010bc 	.word	0x200010bc
 8005b9c:	200010b8 	.word	0x200010b8
 8005ba0:	200010c8 	.word	0x200010c8

08005ba4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b085      	sub	sp, #20
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005bac:	4b28      	ldr	r3, [pc, #160]	@ (8005c50 <prvInsertBlockIntoFreeList+0xac>)
 8005bae:	60fb      	str	r3, [r7, #12]
 8005bb0:	e002      	b.n	8005bb8 <prvInsertBlockIntoFreeList+0x14>
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	60fb      	str	r3, [r7, #12]
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	687a      	ldr	r2, [r7, #4]
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d8f7      	bhi.n	8005bb2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	68ba      	ldr	r2, [r7, #8]
 8005bcc:	4413      	add	r3, r2
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d108      	bne.n	8005be6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	685a      	ldr	r2, [r3, #4]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	441a      	add	r2, r3
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	68ba      	ldr	r2, [r7, #8]
 8005bf0:	441a      	add	r2, r3
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d118      	bne.n	8005c2c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	4b15      	ldr	r3, [pc, #84]	@ (8005c54 <prvInsertBlockIntoFreeList+0xb0>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d00d      	beq.n	8005c22 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	685a      	ldr	r2, [r3, #4]
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	441a      	add	r2, r3
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	601a      	str	r2, [r3, #0]
 8005c20:	e008      	b.n	8005c34 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005c22:	4b0c      	ldr	r3, [pc, #48]	@ (8005c54 <prvInsertBlockIntoFreeList+0xb0>)
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	601a      	str	r2, [r3, #0]
 8005c2a:	e003      	b.n	8005c34 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005c34:	68fa      	ldr	r2, [r7, #12]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d002      	beq.n	8005c42 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	687a      	ldr	r2, [r7, #4]
 8005c40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c42:	bf00      	nop
 8005c44:	3714      	adds	r7, #20
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr
 8005c4e:	bf00      	nop
 8005c50:	200010ac 	.word	0x200010ac
 8005c54:	200010b4 	.word	0x200010b4

08005c58 <siprintf>:
 8005c58:	b40e      	push	{r1, r2, r3}
 8005c5a:	b510      	push	{r4, lr}
 8005c5c:	b09d      	sub	sp, #116	@ 0x74
 8005c5e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005c60:	9002      	str	r0, [sp, #8]
 8005c62:	9006      	str	r0, [sp, #24]
 8005c64:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005c68:	480a      	ldr	r0, [pc, #40]	@ (8005c94 <siprintf+0x3c>)
 8005c6a:	9107      	str	r1, [sp, #28]
 8005c6c:	9104      	str	r1, [sp, #16]
 8005c6e:	490a      	ldr	r1, [pc, #40]	@ (8005c98 <siprintf+0x40>)
 8005c70:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c74:	9105      	str	r1, [sp, #20]
 8005c76:	2400      	movs	r4, #0
 8005c78:	a902      	add	r1, sp, #8
 8005c7a:	6800      	ldr	r0, [r0, #0]
 8005c7c:	9301      	str	r3, [sp, #4]
 8005c7e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005c80:	f000 f9a2 	bl	8005fc8 <_svfiprintf_r>
 8005c84:	9b02      	ldr	r3, [sp, #8]
 8005c86:	701c      	strb	r4, [r3, #0]
 8005c88:	b01d      	add	sp, #116	@ 0x74
 8005c8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c8e:	b003      	add	sp, #12
 8005c90:	4770      	bx	lr
 8005c92:	bf00      	nop
 8005c94:	20000010 	.word	0x20000010
 8005c98:	ffff0208 	.word	0xffff0208

08005c9c <memset>:
 8005c9c:	4402      	add	r2, r0
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d100      	bne.n	8005ca6 <memset+0xa>
 8005ca4:	4770      	bx	lr
 8005ca6:	f803 1b01 	strb.w	r1, [r3], #1
 8005caa:	e7f9      	b.n	8005ca0 <memset+0x4>

08005cac <__errno>:
 8005cac:	4b01      	ldr	r3, [pc, #4]	@ (8005cb4 <__errno+0x8>)
 8005cae:	6818      	ldr	r0, [r3, #0]
 8005cb0:	4770      	bx	lr
 8005cb2:	bf00      	nop
 8005cb4:	20000010 	.word	0x20000010

08005cb8 <__libc_init_array>:
 8005cb8:	b570      	push	{r4, r5, r6, lr}
 8005cba:	4d0d      	ldr	r5, [pc, #52]	@ (8005cf0 <__libc_init_array+0x38>)
 8005cbc:	4c0d      	ldr	r4, [pc, #52]	@ (8005cf4 <__libc_init_array+0x3c>)
 8005cbe:	1b64      	subs	r4, r4, r5
 8005cc0:	10a4      	asrs	r4, r4, #2
 8005cc2:	2600      	movs	r6, #0
 8005cc4:	42a6      	cmp	r6, r4
 8005cc6:	d109      	bne.n	8005cdc <__libc_init_array+0x24>
 8005cc8:	4d0b      	ldr	r5, [pc, #44]	@ (8005cf8 <__libc_init_array+0x40>)
 8005cca:	4c0c      	ldr	r4, [pc, #48]	@ (8005cfc <__libc_init_array+0x44>)
 8005ccc:	f000 fc64 	bl	8006598 <_init>
 8005cd0:	1b64      	subs	r4, r4, r5
 8005cd2:	10a4      	asrs	r4, r4, #2
 8005cd4:	2600      	movs	r6, #0
 8005cd6:	42a6      	cmp	r6, r4
 8005cd8:	d105      	bne.n	8005ce6 <__libc_init_array+0x2e>
 8005cda:	bd70      	pop	{r4, r5, r6, pc}
 8005cdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ce0:	4798      	blx	r3
 8005ce2:	3601      	adds	r6, #1
 8005ce4:	e7ee      	b.n	8005cc4 <__libc_init_array+0xc>
 8005ce6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cea:	4798      	blx	r3
 8005cec:	3601      	adds	r6, #1
 8005cee:	e7f2      	b.n	8005cd6 <__libc_init_array+0x1e>
 8005cf0:	08006710 	.word	0x08006710
 8005cf4:	08006710 	.word	0x08006710
 8005cf8:	08006710 	.word	0x08006710
 8005cfc:	08006714 	.word	0x08006714

08005d00 <__retarget_lock_acquire_recursive>:
 8005d00:	4770      	bx	lr

08005d02 <__retarget_lock_release_recursive>:
 8005d02:	4770      	bx	lr

08005d04 <memcpy>:
 8005d04:	440a      	add	r2, r1
 8005d06:	4291      	cmp	r1, r2
 8005d08:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005d0c:	d100      	bne.n	8005d10 <memcpy+0xc>
 8005d0e:	4770      	bx	lr
 8005d10:	b510      	push	{r4, lr}
 8005d12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d16:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d1a:	4291      	cmp	r1, r2
 8005d1c:	d1f9      	bne.n	8005d12 <memcpy+0xe>
 8005d1e:	bd10      	pop	{r4, pc}

08005d20 <_free_r>:
 8005d20:	b538      	push	{r3, r4, r5, lr}
 8005d22:	4605      	mov	r5, r0
 8005d24:	2900      	cmp	r1, #0
 8005d26:	d041      	beq.n	8005dac <_free_r+0x8c>
 8005d28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d2c:	1f0c      	subs	r4, r1, #4
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	bfb8      	it	lt
 8005d32:	18e4      	addlt	r4, r4, r3
 8005d34:	f000 f8e0 	bl	8005ef8 <__malloc_lock>
 8005d38:	4a1d      	ldr	r2, [pc, #116]	@ (8005db0 <_free_r+0x90>)
 8005d3a:	6813      	ldr	r3, [r2, #0]
 8005d3c:	b933      	cbnz	r3, 8005d4c <_free_r+0x2c>
 8005d3e:	6063      	str	r3, [r4, #4]
 8005d40:	6014      	str	r4, [r2, #0]
 8005d42:	4628      	mov	r0, r5
 8005d44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d48:	f000 b8dc 	b.w	8005f04 <__malloc_unlock>
 8005d4c:	42a3      	cmp	r3, r4
 8005d4e:	d908      	bls.n	8005d62 <_free_r+0x42>
 8005d50:	6820      	ldr	r0, [r4, #0]
 8005d52:	1821      	adds	r1, r4, r0
 8005d54:	428b      	cmp	r3, r1
 8005d56:	bf01      	itttt	eq
 8005d58:	6819      	ldreq	r1, [r3, #0]
 8005d5a:	685b      	ldreq	r3, [r3, #4]
 8005d5c:	1809      	addeq	r1, r1, r0
 8005d5e:	6021      	streq	r1, [r4, #0]
 8005d60:	e7ed      	b.n	8005d3e <_free_r+0x1e>
 8005d62:	461a      	mov	r2, r3
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	b10b      	cbz	r3, 8005d6c <_free_r+0x4c>
 8005d68:	42a3      	cmp	r3, r4
 8005d6a:	d9fa      	bls.n	8005d62 <_free_r+0x42>
 8005d6c:	6811      	ldr	r1, [r2, #0]
 8005d6e:	1850      	adds	r0, r2, r1
 8005d70:	42a0      	cmp	r0, r4
 8005d72:	d10b      	bne.n	8005d8c <_free_r+0x6c>
 8005d74:	6820      	ldr	r0, [r4, #0]
 8005d76:	4401      	add	r1, r0
 8005d78:	1850      	adds	r0, r2, r1
 8005d7a:	4283      	cmp	r3, r0
 8005d7c:	6011      	str	r1, [r2, #0]
 8005d7e:	d1e0      	bne.n	8005d42 <_free_r+0x22>
 8005d80:	6818      	ldr	r0, [r3, #0]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	6053      	str	r3, [r2, #4]
 8005d86:	4408      	add	r0, r1
 8005d88:	6010      	str	r0, [r2, #0]
 8005d8a:	e7da      	b.n	8005d42 <_free_r+0x22>
 8005d8c:	d902      	bls.n	8005d94 <_free_r+0x74>
 8005d8e:	230c      	movs	r3, #12
 8005d90:	602b      	str	r3, [r5, #0]
 8005d92:	e7d6      	b.n	8005d42 <_free_r+0x22>
 8005d94:	6820      	ldr	r0, [r4, #0]
 8005d96:	1821      	adds	r1, r4, r0
 8005d98:	428b      	cmp	r3, r1
 8005d9a:	bf04      	itt	eq
 8005d9c:	6819      	ldreq	r1, [r3, #0]
 8005d9e:	685b      	ldreq	r3, [r3, #4]
 8005da0:	6063      	str	r3, [r4, #4]
 8005da2:	bf04      	itt	eq
 8005da4:	1809      	addeq	r1, r1, r0
 8005da6:	6021      	streq	r1, [r4, #0]
 8005da8:	6054      	str	r4, [r2, #4]
 8005daa:	e7ca      	b.n	8005d42 <_free_r+0x22>
 8005dac:	bd38      	pop	{r3, r4, r5, pc}
 8005dae:	bf00      	nop
 8005db0:	20001210 	.word	0x20001210

08005db4 <sbrk_aligned>:
 8005db4:	b570      	push	{r4, r5, r6, lr}
 8005db6:	4e0f      	ldr	r6, [pc, #60]	@ (8005df4 <sbrk_aligned+0x40>)
 8005db8:	460c      	mov	r4, r1
 8005dba:	6831      	ldr	r1, [r6, #0]
 8005dbc:	4605      	mov	r5, r0
 8005dbe:	b911      	cbnz	r1, 8005dc6 <sbrk_aligned+0x12>
 8005dc0:	f000 fba4 	bl	800650c <_sbrk_r>
 8005dc4:	6030      	str	r0, [r6, #0]
 8005dc6:	4621      	mov	r1, r4
 8005dc8:	4628      	mov	r0, r5
 8005dca:	f000 fb9f 	bl	800650c <_sbrk_r>
 8005dce:	1c43      	adds	r3, r0, #1
 8005dd0:	d103      	bne.n	8005dda <sbrk_aligned+0x26>
 8005dd2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005dd6:	4620      	mov	r0, r4
 8005dd8:	bd70      	pop	{r4, r5, r6, pc}
 8005dda:	1cc4      	adds	r4, r0, #3
 8005ddc:	f024 0403 	bic.w	r4, r4, #3
 8005de0:	42a0      	cmp	r0, r4
 8005de2:	d0f8      	beq.n	8005dd6 <sbrk_aligned+0x22>
 8005de4:	1a21      	subs	r1, r4, r0
 8005de6:	4628      	mov	r0, r5
 8005de8:	f000 fb90 	bl	800650c <_sbrk_r>
 8005dec:	3001      	adds	r0, #1
 8005dee:	d1f2      	bne.n	8005dd6 <sbrk_aligned+0x22>
 8005df0:	e7ef      	b.n	8005dd2 <sbrk_aligned+0x1e>
 8005df2:	bf00      	nop
 8005df4:	2000120c 	.word	0x2000120c

08005df8 <_malloc_r>:
 8005df8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005dfc:	1ccd      	adds	r5, r1, #3
 8005dfe:	f025 0503 	bic.w	r5, r5, #3
 8005e02:	3508      	adds	r5, #8
 8005e04:	2d0c      	cmp	r5, #12
 8005e06:	bf38      	it	cc
 8005e08:	250c      	movcc	r5, #12
 8005e0a:	2d00      	cmp	r5, #0
 8005e0c:	4606      	mov	r6, r0
 8005e0e:	db01      	blt.n	8005e14 <_malloc_r+0x1c>
 8005e10:	42a9      	cmp	r1, r5
 8005e12:	d904      	bls.n	8005e1e <_malloc_r+0x26>
 8005e14:	230c      	movs	r3, #12
 8005e16:	6033      	str	r3, [r6, #0]
 8005e18:	2000      	movs	r0, #0
 8005e1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ef4 <_malloc_r+0xfc>
 8005e22:	f000 f869 	bl	8005ef8 <__malloc_lock>
 8005e26:	f8d8 3000 	ldr.w	r3, [r8]
 8005e2a:	461c      	mov	r4, r3
 8005e2c:	bb44      	cbnz	r4, 8005e80 <_malloc_r+0x88>
 8005e2e:	4629      	mov	r1, r5
 8005e30:	4630      	mov	r0, r6
 8005e32:	f7ff ffbf 	bl	8005db4 <sbrk_aligned>
 8005e36:	1c43      	adds	r3, r0, #1
 8005e38:	4604      	mov	r4, r0
 8005e3a:	d158      	bne.n	8005eee <_malloc_r+0xf6>
 8005e3c:	f8d8 4000 	ldr.w	r4, [r8]
 8005e40:	4627      	mov	r7, r4
 8005e42:	2f00      	cmp	r7, #0
 8005e44:	d143      	bne.n	8005ece <_malloc_r+0xd6>
 8005e46:	2c00      	cmp	r4, #0
 8005e48:	d04b      	beq.n	8005ee2 <_malloc_r+0xea>
 8005e4a:	6823      	ldr	r3, [r4, #0]
 8005e4c:	4639      	mov	r1, r7
 8005e4e:	4630      	mov	r0, r6
 8005e50:	eb04 0903 	add.w	r9, r4, r3
 8005e54:	f000 fb5a 	bl	800650c <_sbrk_r>
 8005e58:	4581      	cmp	r9, r0
 8005e5a:	d142      	bne.n	8005ee2 <_malloc_r+0xea>
 8005e5c:	6821      	ldr	r1, [r4, #0]
 8005e5e:	1a6d      	subs	r5, r5, r1
 8005e60:	4629      	mov	r1, r5
 8005e62:	4630      	mov	r0, r6
 8005e64:	f7ff ffa6 	bl	8005db4 <sbrk_aligned>
 8005e68:	3001      	adds	r0, #1
 8005e6a:	d03a      	beq.n	8005ee2 <_malloc_r+0xea>
 8005e6c:	6823      	ldr	r3, [r4, #0]
 8005e6e:	442b      	add	r3, r5
 8005e70:	6023      	str	r3, [r4, #0]
 8005e72:	f8d8 3000 	ldr.w	r3, [r8]
 8005e76:	685a      	ldr	r2, [r3, #4]
 8005e78:	bb62      	cbnz	r2, 8005ed4 <_malloc_r+0xdc>
 8005e7a:	f8c8 7000 	str.w	r7, [r8]
 8005e7e:	e00f      	b.n	8005ea0 <_malloc_r+0xa8>
 8005e80:	6822      	ldr	r2, [r4, #0]
 8005e82:	1b52      	subs	r2, r2, r5
 8005e84:	d420      	bmi.n	8005ec8 <_malloc_r+0xd0>
 8005e86:	2a0b      	cmp	r2, #11
 8005e88:	d917      	bls.n	8005eba <_malloc_r+0xc2>
 8005e8a:	1961      	adds	r1, r4, r5
 8005e8c:	42a3      	cmp	r3, r4
 8005e8e:	6025      	str	r5, [r4, #0]
 8005e90:	bf18      	it	ne
 8005e92:	6059      	strne	r1, [r3, #4]
 8005e94:	6863      	ldr	r3, [r4, #4]
 8005e96:	bf08      	it	eq
 8005e98:	f8c8 1000 	streq.w	r1, [r8]
 8005e9c:	5162      	str	r2, [r4, r5]
 8005e9e:	604b      	str	r3, [r1, #4]
 8005ea0:	4630      	mov	r0, r6
 8005ea2:	f000 f82f 	bl	8005f04 <__malloc_unlock>
 8005ea6:	f104 000b 	add.w	r0, r4, #11
 8005eaa:	1d23      	adds	r3, r4, #4
 8005eac:	f020 0007 	bic.w	r0, r0, #7
 8005eb0:	1ac2      	subs	r2, r0, r3
 8005eb2:	bf1c      	itt	ne
 8005eb4:	1a1b      	subne	r3, r3, r0
 8005eb6:	50a3      	strne	r3, [r4, r2]
 8005eb8:	e7af      	b.n	8005e1a <_malloc_r+0x22>
 8005eba:	6862      	ldr	r2, [r4, #4]
 8005ebc:	42a3      	cmp	r3, r4
 8005ebe:	bf0c      	ite	eq
 8005ec0:	f8c8 2000 	streq.w	r2, [r8]
 8005ec4:	605a      	strne	r2, [r3, #4]
 8005ec6:	e7eb      	b.n	8005ea0 <_malloc_r+0xa8>
 8005ec8:	4623      	mov	r3, r4
 8005eca:	6864      	ldr	r4, [r4, #4]
 8005ecc:	e7ae      	b.n	8005e2c <_malloc_r+0x34>
 8005ece:	463c      	mov	r4, r7
 8005ed0:	687f      	ldr	r7, [r7, #4]
 8005ed2:	e7b6      	b.n	8005e42 <_malloc_r+0x4a>
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	42a3      	cmp	r3, r4
 8005eda:	d1fb      	bne.n	8005ed4 <_malloc_r+0xdc>
 8005edc:	2300      	movs	r3, #0
 8005ede:	6053      	str	r3, [r2, #4]
 8005ee0:	e7de      	b.n	8005ea0 <_malloc_r+0xa8>
 8005ee2:	230c      	movs	r3, #12
 8005ee4:	6033      	str	r3, [r6, #0]
 8005ee6:	4630      	mov	r0, r6
 8005ee8:	f000 f80c 	bl	8005f04 <__malloc_unlock>
 8005eec:	e794      	b.n	8005e18 <_malloc_r+0x20>
 8005eee:	6005      	str	r5, [r0, #0]
 8005ef0:	e7d6      	b.n	8005ea0 <_malloc_r+0xa8>
 8005ef2:	bf00      	nop
 8005ef4:	20001210 	.word	0x20001210

08005ef8 <__malloc_lock>:
 8005ef8:	4801      	ldr	r0, [pc, #4]	@ (8005f00 <__malloc_lock+0x8>)
 8005efa:	f7ff bf01 	b.w	8005d00 <__retarget_lock_acquire_recursive>
 8005efe:	bf00      	nop
 8005f00:	20001208 	.word	0x20001208

08005f04 <__malloc_unlock>:
 8005f04:	4801      	ldr	r0, [pc, #4]	@ (8005f0c <__malloc_unlock+0x8>)
 8005f06:	f7ff befc 	b.w	8005d02 <__retarget_lock_release_recursive>
 8005f0a:	bf00      	nop
 8005f0c:	20001208 	.word	0x20001208

08005f10 <__ssputs_r>:
 8005f10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f14:	688e      	ldr	r6, [r1, #8]
 8005f16:	461f      	mov	r7, r3
 8005f18:	42be      	cmp	r6, r7
 8005f1a:	680b      	ldr	r3, [r1, #0]
 8005f1c:	4682      	mov	sl, r0
 8005f1e:	460c      	mov	r4, r1
 8005f20:	4690      	mov	r8, r2
 8005f22:	d82d      	bhi.n	8005f80 <__ssputs_r+0x70>
 8005f24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005f28:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005f2c:	d026      	beq.n	8005f7c <__ssputs_r+0x6c>
 8005f2e:	6965      	ldr	r5, [r4, #20]
 8005f30:	6909      	ldr	r1, [r1, #16]
 8005f32:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005f36:	eba3 0901 	sub.w	r9, r3, r1
 8005f3a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005f3e:	1c7b      	adds	r3, r7, #1
 8005f40:	444b      	add	r3, r9
 8005f42:	106d      	asrs	r5, r5, #1
 8005f44:	429d      	cmp	r5, r3
 8005f46:	bf38      	it	cc
 8005f48:	461d      	movcc	r5, r3
 8005f4a:	0553      	lsls	r3, r2, #21
 8005f4c:	d527      	bpl.n	8005f9e <__ssputs_r+0x8e>
 8005f4e:	4629      	mov	r1, r5
 8005f50:	f7ff ff52 	bl	8005df8 <_malloc_r>
 8005f54:	4606      	mov	r6, r0
 8005f56:	b360      	cbz	r0, 8005fb2 <__ssputs_r+0xa2>
 8005f58:	6921      	ldr	r1, [r4, #16]
 8005f5a:	464a      	mov	r2, r9
 8005f5c:	f7ff fed2 	bl	8005d04 <memcpy>
 8005f60:	89a3      	ldrh	r3, [r4, #12]
 8005f62:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005f66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f6a:	81a3      	strh	r3, [r4, #12]
 8005f6c:	6126      	str	r6, [r4, #16]
 8005f6e:	6165      	str	r5, [r4, #20]
 8005f70:	444e      	add	r6, r9
 8005f72:	eba5 0509 	sub.w	r5, r5, r9
 8005f76:	6026      	str	r6, [r4, #0]
 8005f78:	60a5      	str	r5, [r4, #8]
 8005f7a:	463e      	mov	r6, r7
 8005f7c:	42be      	cmp	r6, r7
 8005f7e:	d900      	bls.n	8005f82 <__ssputs_r+0x72>
 8005f80:	463e      	mov	r6, r7
 8005f82:	6820      	ldr	r0, [r4, #0]
 8005f84:	4632      	mov	r2, r6
 8005f86:	4641      	mov	r1, r8
 8005f88:	f000 faa6 	bl	80064d8 <memmove>
 8005f8c:	68a3      	ldr	r3, [r4, #8]
 8005f8e:	1b9b      	subs	r3, r3, r6
 8005f90:	60a3      	str	r3, [r4, #8]
 8005f92:	6823      	ldr	r3, [r4, #0]
 8005f94:	4433      	add	r3, r6
 8005f96:	6023      	str	r3, [r4, #0]
 8005f98:	2000      	movs	r0, #0
 8005f9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f9e:	462a      	mov	r2, r5
 8005fa0:	f000 fac4 	bl	800652c <_realloc_r>
 8005fa4:	4606      	mov	r6, r0
 8005fa6:	2800      	cmp	r0, #0
 8005fa8:	d1e0      	bne.n	8005f6c <__ssputs_r+0x5c>
 8005faa:	6921      	ldr	r1, [r4, #16]
 8005fac:	4650      	mov	r0, sl
 8005fae:	f7ff feb7 	bl	8005d20 <_free_r>
 8005fb2:	230c      	movs	r3, #12
 8005fb4:	f8ca 3000 	str.w	r3, [sl]
 8005fb8:	89a3      	ldrh	r3, [r4, #12]
 8005fba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005fbe:	81a3      	strh	r3, [r4, #12]
 8005fc0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005fc4:	e7e9      	b.n	8005f9a <__ssputs_r+0x8a>
	...

08005fc8 <_svfiprintf_r>:
 8005fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fcc:	4698      	mov	r8, r3
 8005fce:	898b      	ldrh	r3, [r1, #12]
 8005fd0:	061b      	lsls	r3, r3, #24
 8005fd2:	b09d      	sub	sp, #116	@ 0x74
 8005fd4:	4607      	mov	r7, r0
 8005fd6:	460d      	mov	r5, r1
 8005fd8:	4614      	mov	r4, r2
 8005fda:	d510      	bpl.n	8005ffe <_svfiprintf_r+0x36>
 8005fdc:	690b      	ldr	r3, [r1, #16]
 8005fde:	b973      	cbnz	r3, 8005ffe <_svfiprintf_r+0x36>
 8005fe0:	2140      	movs	r1, #64	@ 0x40
 8005fe2:	f7ff ff09 	bl	8005df8 <_malloc_r>
 8005fe6:	6028      	str	r0, [r5, #0]
 8005fe8:	6128      	str	r0, [r5, #16]
 8005fea:	b930      	cbnz	r0, 8005ffa <_svfiprintf_r+0x32>
 8005fec:	230c      	movs	r3, #12
 8005fee:	603b      	str	r3, [r7, #0]
 8005ff0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005ff4:	b01d      	add	sp, #116	@ 0x74
 8005ff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ffa:	2340      	movs	r3, #64	@ 0x40
 8005ffc:	616b      	str	r3, [r5, #20]
 8005ffe:	2300      	movs	r3, #0
 8006000:	9309      	str	r3, [sp, #36]	@ 0x24
 8006002:	2320      	movs	r3, #32
 8006004:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006008:	f8cd 800c 	str.w	r8, [sp, #12]
 800600c:	2330      	movs	r3, #48	@ 0x30
 800600e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80061ac <_svfiprintf_r+0x1e4>
 8006012:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006016:	f04f 0901 	mov.w	r9, #1
 800601a:	4623      	mov	r3, r4
 800601c:	469a      	mov	sl, r3
 800601e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006022:	b10a      	cbz	r2, 8006028 <_svfiprintf_r+0x60>
 8006024:	2a25      	cmp	r2, #37	@ 0x25
 8006026:	d1f9      	bne.n	800601c <_svfiprintf_r+0x54>
 8006028:	ebba 0b04 	subs.w	fp, sl, r4
 800602c:	d00b      	beq.n	8006046 <_svfiprintf_r+0x7e>
 800602e:	465b      	mov	r3, fp
 8006030:	4622      	mov	r2, r4
 8006032:	4629      	mov	r1, r5
 8006034:	4638      	mov	r0, r7
 8006036:	f7ff ff6b 	bl	8005f10 <__ssputs_r>
 800603a:	3001      	adds	r0, #1
 800603c:	f000 80a7 	beq.w	800618e <_svfiprintf_r+0x1c6>
 8006040:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006042:	445a      	add	r2, fp
 8006044:	9209      	str	r2, [sp, #36]	@ 0x24
 8006046:	f89a 3000 	ldrb.w	r3, [sl]
 800604a:	2b00      	cmp	r3, #0
 800604c:	f000 809f 	beq.w	800618e <_svfiprintf_r+0x1c6>
 8006050:	2300      	movs	r3, #0
 8006052:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006056:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800605a:	f10a 0a01 	add.w	sl, sl, #1
 800605e:	9304      	str	r3, [sp, #16]
 8006060:	9307      	str	r3, [sp, #28]
 8006062:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006066:	931a      	str	r3, [sp, #104]	@ 0x68
 8006068:	4654      	mov	r4, sl
 800606a:	2205      	movs	r2, #5
 800606c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006070:	484e      	ldr	r0, [pc, #312]	@ (80061ac <_svfiprintf_r+0x1e4>)
 8006072:	f7fa f8b5 	bl	80001e0 <memchr>
 8006076:	9a04      	ldr	r2, [sp, #16]
 8006078:	b9d8      	cbnz	r0, 80060b2 <_svfiprintf_r+0xea>
 800607a:	06d0      	lsls	r0, r2, #27
 800607c:	bf44      	itt	mi
 800607e:	2320      	movmi	r3, #32
 8006080:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006084:	0711      	lsls	r1, r2, #28
 8006086:	bf44      	itt	mi
 8006088:	232b      	movmi	r3, #43	@ 0x2b
 800608a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800608e:	f89a 3000 	ldrb.w	r3, [sl]
 8006092:	2b2a      	cmp	r3, #42	@ 0x2a
 8006094:	d015      	beq.n	80060c2 <_svfiprintf_r+0xfa>
 8006096:	9a07      	ldr	r2, [sp, #28]
 8006098:	4654      	mov	r4, sl
 800609a:	2000      	movs	r0, #0
 800609c:	f04f 0c0a 	mov.w	ip, #10
 80060a0:	4621      	mov	r1, r4
 80060a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060a6:	3b30      	subs	r3, #48	@ 0x30
 80060a8:	2b09      	cmp	r3, #9
 80060aa:	d94b      	bls.n	8006144 <_svfiprintf_r+0x17c>
 80060ac:	b1b0      	cbz	r0, 80060dc <_svfiprintf_r+0x114>
 80060ae:	9207      	str	r2, [sp, #28]
 80060b0:	e014      	b.n	80060dc <_svfiprintf_r+0x114>
 80060b2:	eba0 0308 	sub.w	r3, r0, r8
 80060b6:	fa09 f303 	lsl.w	r3, r9, r3
 80060ba:	4313      	orrs	r3, r2
 80060bc:	9304      	str	r3, [sp, #16]
 80060be:	46a2      	mov	sl, r4
 80060c0:	e7d2      	b.n	8006068 <_svfiprintf_r+0xa0>
 80060c2:	9b03      	ldr	r3, [sp, #12]
 80060c4:	1d19      	adds	r1, r3, #4
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	9103      	str	r1, [sp, #12]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	bfbb      	ittet	lt
 80060ce:	425b      	neglt	r3, r3
 80060d0:	f042 0202 	orrlt.w	r2, r2, #2
 80060d4:	9307      	strge	r3, [sp, #28]
 80060d6:	9307      	strlt	r3, [sp, #28]
 80060d8:	bfb8      	it	lt
 80060da:	9204      	strlt	r2, [sp, #16]
 80060dc:	7823      	ldrb	r3, [r4, #0]
 80060de:	2b2e      	cmp	r3, #46	@ 0x2e
 80060e0:	d10a      	bne.n	80060f8 <_svfiprintf_r+0x130>
 80060e2:	7863      	ldrb	r3, [r4, #1]
 80060e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80060e6:	d132      	bne.n	800614e <_svfiprintf_r+0x186>
 80060e8:	9b03      	ldr	r3, [sp, #12]
 80060ea:	1d1a      	adds	r2, r3, #4
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	9203      	str	r2, [sp, #12]
 80060f0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80060f4:	3402      	adds	r4, #2
 80060f6:	9305      	str	r3, [sp, #20]
 80060f8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80061bc <_svfiprintf_r+0x1f4>
 80060fc:	7821      	ldrb	r1, [r4, #0]
 80060fe:	2203      	movs	r2, #3
 8006100:	4650      	mov	r0, sl
 8006102:	f7fa f86d 	bl	80001e0 <memchr>
 8006106:	b138      	cbz	r0, 8006118 <_svfiprintf_r+0x150>
 8006108:	9b04      	ldr	r3, [sp, #16]
 800610a:	eba0 000a 	sub.w	r0, r0, sl
 800610e:	2240      	movs	r2, #64	@ 0x40
 8006110:	4082      	lsls	r2, r0
 8006112:	4313      	orrs	r3, r2
 8006114:	3401      	adds	r4, #1
 8006116:	9304      	str	r3, [sp, #16]
 8006118:	f814 1b01 	ldrb.w	r1, [r4], #1
 800611c:	4824      	ldr	r0, [pc, #144]	@ (80061b0 <_svfiprintf_r+0x1e8>)
 800611e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006122:	2206      	movs	r2, #6
 8006124:	f7fa f85c 	bl	80001e0 <memchr>
 8006128:	2800      	cmp	r0, #0
 800612a:	d036      	beq.n	800619a <_svfiprintf_r+0x1d2>
 800612c:	4b21      	ldr	r3, [pc, #132]	@ (80061b4 <_svfiprintf_r+0x1ec>)
 800612e:	bb1b      	cbnz	r3, 8006178 <_svfiprintf_r+0x1b0>
 8006130:	9b03      	ldr	r3, [sp, #12]
 8006132:	3307      	adds	r3, #7
 8006134:	f023 0307 	bic.w	r3, r3, #7
 8006138:	3308      	adds	r3, #8
 800613a:	9303      	str	r3, [sp, #12]
 800613c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800613e:	4433      	add	r3, r6
 8006140:	9309      	str	r3, [sp, #36]	@ 0x24
 8006142:	e76a      	b.n	800601a <_svfiprintf_r+0x52>
 8006144:	fb0c 3202 	mla	r2, ip, r2, r3
 8006148:	460c      	mov	r4, r1
 800614a:	2001      	movs	r0, #1
 800614c:	e7a8      	b.n	80060a0 <_svfiprintf_r+0xd8>
 800614e:	2300      	movs	r3, #0
 8006150:	3401      	adds	r4, #1
 8006152:	9305      	str	r3, [sp, #20]
 8006154:	4619      	mov	r1, r3
 8006156:	f04f 0c0a 	mov.w	ip, #10
 800615a:	4620      	mov	r0, r4
 800615c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006160:	3a30      	subs	r2, #48	@ 0x30
 8006162:	2a09      	cmp	r2, #9
 8006164:	d903      	bls.n	800616e <_svfiprintf_r+0x1a6>
 8006166:	2b00      	cmp	r3, #0
 8006168:	d0c6      	beq.n	80060f8 <_svfiprintf_r+0x130>
 800616a:	9105      	str	r1, [sp, #20]
 800616c:	e7c4      	b.n	80060f8 <_svfiprintf_r+0x130>
 800616e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006172:	4604      	mov	r4, r0
 8006174:	2301      	movs	r3, #1
 8006176:	e7f0      	b.n	800615a <_svfiprintf_r+0x192>
 8006178:	ab03      	add	r3, sp, #12
 800617a:	9300      	str	r3, [sp, #0]
 800617c:	462a      	mov	r2, r5
 800617e:	4b0e      	ldr	r3, [pc, #56]	@ (80061b8 <_svfiprintf_r+0x1f0>)
 8006180:	a904      	add	r1, sp, #16
 8006182:	4638      	mov	r0, r7
 8006184:	f3af 8000 	nop.w
 8006188:	1c42      	adds	r2, r0, #1
 800618a:	4606      	mov	r6, r0
 800618c:	d1d6      	bne.n	800613c <_svfiprintf_r+0x174>
 800618e:	89ab      	ldrh	r3, [r5, #12]
 8006190:	065b      	lsls	r3, r3, #25
 8006192:	f53f af2d 	bmi.w	8005ff0 <_svfiprintf_r+0x28>
 8006196:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006198:	e72c      	b.n	8005ff4 <_svfiprintf_r+0x2c>
 800619a:	ab03      	add	r3, sp, #12
 800619c:	9300      	str	r3, [sp, #0]
 800619e:	462a      	mov	r2, r5
 80061a0:	4b05      	ldr	r3, [pc, #20]	@ (80061b8 <_svfiprintf_r+0x1f0>)
 80061a2:	a904      	add	r1, sp, #16
 80061a4:	4638      	mov	r0, r7
 80061a6:	f000 f879 	bl	800629c <_printf_i>
 80061aa:	e7ed      	b.n	8006188 <_svfiprintf_r+0x1c0>
 80061ac:	080066d4 	.word	0x080066d4
 80061b0:	080066de 	.word	0x080066de
 80061b4:	00000000 	.word	0x00000000
 80061b8:	08005f11 	.word	0x08005f11
 80061bc:	080066da 	.word	0x080066da

080061c0 <_printf_common>:
 80061c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061c4:	4616      	mov	r6, r2
 80061c6:	4698      	mov	r8, r3
 80061c8:	688a      	ldr	r2, [r1, #8]
 80061ca:	690b      	ldr	r3, [r1, #16]
 80061cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80061d0:	4293      	cmp	r3, r2
 80061d2:	bfb8      	it	lt
 80061d4:	4613      	movlt	r3, r2
 80061d6:	6033      	str	r3, [r6, #0]
 80061d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80061dc:	4607      	mov	r7, r0
 80061de:	460c      	mov	r4, r1
 80061e0:	b10a      	cbz	r2, 80061e6 <_printf_common+0x26>
 80061e2:	3301      	adds	r3, #1
 80061e4:	6033      	str	r3, [r6, #0]
 80061e6:	6823      	ldr	r3, [r4, #0]
 80061e8:	0699      	lsls	r1, r3, #26
 80061ea:	bf42      	ittt	mi
 80061ec:	6833      	ldrmi	r3, [r6, #0]
 80061ee:	3302      	addmi	r3, #2
 80061f0:	6033      	strmi	r3, [r6, #0]
 80061f2:	6825      	ldr	r5, [r4, #0]
 80061f4:	f015 0506 	ands.w	r5, r5, #6
 80061f8:	d106      	bne.n	8006208 <_printf_common+0x48>
 80061fa:	f104 0a19 	add.w	sl, r4, #25
 80061fe:	68e3      	ldr	r3, [r4, #12]
 8006200:	6832      	ldr	r2, [r6, #0]
 8006202:	1a9b      	subs	r3, r3, r2
 8006204:	42ab      	cmp	r3, r5
 8006206:	dc26      	bgt.n	8006256 <_printf_common+0x96>
 8006208:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800620c:	6822      	ldr	r2, [r4, #0]
 800620e:	3b00      	subs	r3, #0
 8006210:	bf18      	it	ne
 8006212:	2301      	movne	r3, #1
 8006214:	0692      	lsls	r2, r2, #26
 8006216:	d42b      	bmi.n	8006270 <_printf_common+0xb0>
 8006218:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800621c:	4641      	mov	r1, r8
 800621e:	4638      	mov	r0, r7
 8006220:	47c8      	blx	r9
 8006222:	3001      	adds	r0, #1
 8006224:	d01e      	beq.n	8006264 <_printf_common+0xa4>
 8006226:	6823      	ldr	r3, [r4, #0]
 8006228:	6922      	ldr	r2, [r4, #16]
 800622a:	f003 0306 	and.w	r3, r3, #6
 800622e:	2b04      	cmp	r3, #4
 8006230:	bf02      	ittt	eq
 8006232:	68e5      	ldreq	r5, [r4, #12]
 8006234:	6833      	ldreq	r3, [r6, #0]
 8006236:	1aed      	subeq	r5, r5, r3
 8006238:	68a3      	ldr	r3, [r4, #8]
 800623a:	bf0c      	ite	eq
 800623c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006240:	2500      	movne	r5, #0
 8006242:	4293      	cmp	r3, r2
 8006244:	bfc4      	itt	gt
 8006246:	1a9b      	subgt	r3, r3, r2
 8006248:	18ed      	addgt	r5, r5, r3
 800624a:	2600      	movs	r6, #0
 800624c:	341a      	adds	r4, #26
 800624e:	42b5      	cmp	r5, r6
 8006250:	d11a      	bne.n	8006288 <_printf_common+0xc8>
 8006252:	2000      	movs	r0, #0
 8006254:	e008      	b.n	8006268 <_printf_common+0xa8>
 8006256:	2301      	movs	r3, #1
 8006258:	4652      	mov	r2, sl
 800625a:	4641      	mov	r1, r8
 800625c:	4638      	mov	r0, r7
 800625e:	47c8      	blx	r9
 8006260:	3001      	adds	r0, #1
 8006262:	d103      	bne.n	800626c <_printf_common+0xac>
 8006264:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800626c:	3501      	adds	r5, #1
 800626e:	e7c6      	b.n	80061fe <_printf_common+0x3e>
 8006270:	18e1      	adds	r1, r4, r3
 8006272:	1c5a      	adds	r2, r3, #1
 8006274:	2030      	movs	r0, #48	@ 0x30
 8006276:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800627a:	4422      	add	r2, r4
 800627c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006280:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006284:	3302      	adds	r3, #2
 8006286:	e7c7      	b.n	8006218 <_printf_common+0x58>
 8006288:	2301      	movs	r3, #1
 800628a:	4622      	mov	r2, r4
 800628c:	4641      	mov	r1, r8
 800628e:	4638      	mov	r0, r7
 8006290:	47c8      	blx	r9
 8006292:	3001      	adds	r0, #1
 8006294:	d0e6      	beq.n	8006264 <_printf_common+0xa4>
 8006296:	3601      	adds	r6, #1
 8006298:	e7d9      	b.n	800624e <_printf_common+0x8e>
	...

0800629c <_printf_i>:
 800629c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062a0:	7e0f      	ldrb	r7, [r1, #24]
 80062a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80062a4:	2f78      	cmp	r7, #120	@ 0x78
 80062a6:	4691      	mov	r9, r2
 80062a8:	4680      	mov	r8, r0
 80062aa:	460c      	mov	r4, r1
 80062ac:	469a      	mov	sl, r3
 80062ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80062b2:	d807      	bhi.n	80062c4 <_printf_i+0x28>
 80062b4:	2f62      	cmp	r7, #98	@ 0x62
 80062b6:	d80a      	bhi.n	80062ce <_printf_i+0x32>
 80062b8:	2f00      	cmp	r7, #0
 80062ba:	f000 80d1 	beq.w	8006460 <_printf_i+0x1c4>
 80062be:	2f58      	cmp	r7, #88	@ 0x58
 80062c0:	f000 80b8 	beq.w	8006434 <_printf_i+0x198>
 80062c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80062cc:	e03a      	b.n	8006344 <_printf_i+0xa8>
 80062ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80062d2:	2b15      	cmp	r3, #21
 80062d4:	d8f6      	bhi.n	80062c4 <_printf_i+0x28>
 80062d6:	a101      	add	r1, pc, #4	@ (adr r1, 80062dc <_printf_i+0x40>)
 80062d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80062dc:	08006335 	.word	0x08006335
 80062e0:	08006349 	.word	0x08006349
 80062e4:	080062c5 	.word	0x080062c5
 80062e8:	080062c5 	.word	0x080062c5
 80062ec:	080062c5 	.word	0x080062c5
 80062f0:	080062c5 	.word	0x080062c5
 80062f4:	08006349 	.word	0x08006349
 80062f8:	080062c5 	.word	0x080062c5
 80062fc:	080062c5 	.word	0x080062c5
 8006300:	080062c5 	.word	0x080062c5
 8006304:	080062c5 	.word	0x080062c5
 8006308:	08006447 	.word	0x08006447
 800630c:	08006373 	.word	0x08006373
 8006310:	08006401 	.word	0x08006401
 8006314:	080062c5 	.word	0x080062c5
 8006318:	080062c5 	.word	0x080062c5
 800631c:	08006469 	.word	0x08006469
 8006320:	080062c5 	.word	0x080062c5
 8006324:	08006373 	.word	0x08006373
 8006328:	080062c5 	.word	0x080062c5
 800632c:	080062c5 	.word	0x080062c5
 8006330:	08006409 	.word	0x08006409
 8006334:	6833      	ldr	r3, [r6, #0]
 8006336:	1d1a      	adds	r2, r3, #4
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	6032      	str	r2, [r6, #0]
 800633c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006340:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006344:	2301      	movs	r3, #1
 8006346:	e09c      	b.n	8006482 <_printf_i+0x1e6>
 8006348:	6833      	ldr	r3, [r6, #0]
 800634a:	6820      	ldr	r0, [r4, #0]
 800634c:	1d19      	adds	r1, r3, #4
 800634e:	6031      	str	r1, [r6, #0]
 8006350:	0606      	lsls	r6, r0, #24
 8006352:	d501      	bpl.n	8006358 <_printf_i+0xbc>
 8006354:	681d      	ldr	r5, [r3, #0]
 8006356:	e003      	b.n	8006360 <_printf_i+0xc4>
 8006358:	0645      	lsls	r5, r0, #25
 800635a:	d5fb      	bpl.n	8006354 <_printf_i+0xb8>
 800635c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006360:	2d00      	cmp	r5, #0
 8006362:	da03      	bge.n	800636c <_printf_i+0xd0>
 8006364:	232d      	movs	r3, #45	@ 0x2d
 8006366:	426d      	negs	r5, r5
 8006368:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800636c:	4858      	ldr	r0, [pc, #352]	@ (80064d0 <_printf_i+0x234>)
 800636e:	230a      	movs	r3, #10
 8006370:	e011      	b.n	8006396 <_printf_i+0xfa>
 8006372:	6821      	ldr	r1, [r4, #0]
 8006374:	6833      	ldr	r3, [r6, #0]
 8006376:	0608      	lsls	r0, r1, #24
 8006378:	f853 5b04 	ldr.w	r5, [r3], #4
 800637c:	d402      	bmi.n	8006384 <_printf_i+0xe8>
 800637e:	0649      	lsls	r1, r1, #25
 8006380:	bf48      	it	mi
 8006382:	b2ad      	uxthmi	r5, r5
 8006384:	2f6f      	cmp	r7, #111	@ 0x6f
 8006386:	4852      	ldr	r0, [pc, #328]	@ (80064d0 <_printf_i+0x234>)
 8006388:	6033      	str	r3, [r6, #0]
 800638a:	bf14      	ite	ne
 800638c:	230a      	movne	r3, #10
 800638e:	2308      	moveq	r3, #8
 8006390:	2100      	movs	r1, #0
 8006392:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006396:	6866      	ldr	r6, [r4, #4]
 8006398:	60a6      	str	r6, [r4, #8]
 800639a:	2e00      	cmp	r6, #0
 800639c:	db05      	blt.n	80063aa <_printf_i+0x10e>
 800639e:	6821      	ldr	r1, [r4, #0]
 80063a0:	432e      	orrs	r6, r5
 80063a2:	f021 0104 	bic.w	r1, r1, #4
 80063a6:	6021      	str	r1, [r4, #0]
 80063a8:	d04b      	beq.n	8006442 <_printf_i+0x1a6>
 80063aa:	4616      	mov	r6, r2
 80063ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80063b0:	fb03 5711 	mls	r7, r3, r1, r5
 80063b4:	5dc7      	ldrb	r7, [r0, r7]
 80063b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80063ba:	462f      	mov	r7, r5
 80063bc:	42bb      	cmp	r3, r7
 80063be:	460d      	mov	r5, r1
 80063c0:	d9f4      	bls.n	80063ac <_printf_i+0x110>
 80063c2:	2b08      	cmp	r3, #8
 80063c4:	d10b      	bne.n	80063de <_printf_i+0x142>
 80063c6:	6823      	ldr	r3, [r4, #0]
 80063c8:	07df      	lsls	r7, r3, #31
 80063ca:	d508      	bpl.n	80063de <_printf_i+0x142>
 80063cc:	6923      	ldr	r3, [r4, #16]
 80063ce:	6861      	ldr	r1, [r4, #4]
 80063d0:	4299      	cmp	r1, r3
 80063d2:	bfde      	ittt	le
 80063d4:	2330      	movle	r3, #48	@ 0x30
 80063d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80063da:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80063de:	1b92      	subs	r2, r2, r6
 80063e0:	6122      	str	r2, [r4, #16]
 80063e2:	f8cd a000 	str.w	sl, [sp]
 80063e6:	464b      	mov	r3, r9
 80063e8:	aa03      	add	r2, sp, #12
 80063ea:	4621      	mov	r1, r4
 80063ec:	4640      	mov	r0, r8
 80063ee:	f7ff fee7 	bl	80061c0 <_printf_common>
 80063f2:	3001      	adds	r0, #1
 80063f4:	d14a      	bne.n	800648c <_printf_i+0x1f0>
 80063f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80063fa:	b004      	add	sp, #16
 80063fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006400:	6823      	ldr	r3, [r4, #0]
 8006402:	f043 0320 	orr.w	r3, r3, #32
 8006406:	6023      	str	r3, [r4, #0]
 8006408:	4832      	ldr	r0, [pc, #200]	@ (80064d4 <_printf_i+0x238>)
 800640a:	2778      	movs	r7, #120	@ 0x78
 800640c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006410:	6823      	ldr	r3, [r4, #0]
 8006412:	6831      	ldr	r1, [r6, #0]
 8006414:	061f      	lsls	r7, r3, #24
 8006416:	f851 5b04 	ldr.w	r5, [r1], #4
 800641a:	d402      	bmi.n	8006422 <_printf_i+0x186>
 800641c:	065f      	lsls	r7, r3, #25
 800641e:	bf48      	it	mi
 8006420:	b2ad      	uxthmi	r5, r5
 8006422:	6031      	str	r1, [r6, #0]
 8006424:	07d9      	lsls	r1, r3, #31
 8006426:	bf44      	itt	mi
 8006428:	f043 0320 	orrmi.w	r3, r3, #32
 800642c:	6023      	strmi	r3, [r4, #0]
 800642e:	b11d      	cbz	r5, 8006438 <_printf_i+0x19c>
 8006430:	2310      	movs	r3, #16
 8006432:	e7ad      	b.n	8006390 <_printf_i+0xf4>
 8006434:	4826      	ldr	r0, [pc, #152]	@ (80064d0 <_printf_i+0x234>)
 8006436:	e7e9      	b.n	800640c <_printf_i+0x170>
 8006438:	6823      	ldr	r3, [r4, #0]
 800643a:	f023 0320 	bic.w	r3, r3, #32
 800643e:	6023      	str	r3, [r4, #0]
 8006440:	e7f6      	b.n	8006430 <_printf_i+0x194>
 8006442:	4616      	mov	r6, r2
 8006444:	e7bd      	b.n	80063c2 <_printf_i+0x126>
 8006446:	6833      	ldr	r3, [r6, #0]
 8006448:	6825      	ldr	r5, [r4, #0]
 800644a:	6961      	ldr	r1, [r4, #20]
 800644c:	1d18      	adds	r0, r3, #4
 800644e:	6030      	str	r0, [r6, #0]
 8006450:	062e      	lsls	r6, r5, #24
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	d501      	bpl.n	800645a <_printf_i+0x1be>
 8006456:	6019      	str	r1, [r3, #0]
 8006458:	e002      	b.n	8006460 <_printf_i+0x1c4>
 800645a:	0668      	lsls	r0, r5, #25
 800645c:	d5fb      	bpl.n	8006456 <_printf_i+0x1ba>
 800645e:	8019      	strh	r1, [r3, #0]
 8006460:	2300      	movs	r3, #0
 8006462:	6123      	str	r3, [r4, #16]
 8006464:	4616      	mov	r6, r2
 8006466:	e7bc      	b.n	80063e2 <_printf_i+0x146>
 8006468:	6833      	ldr	r3, [r6, #0]
 800646a:	1d1a      	adds	r2, r3, #4
 800646c:	6032      	str	r2, [r6, #0]
 800646e:	681e      	ldr	r6, [r3, #0]
 8006470:	6862      	ldr	r2, [r4, #4]
 8006472:	2100      	movs	r1, #0
 8006474:	4630      	mov	r0, r6
 8006476:	f7f9 feb3 	bl	80001e0 <memchr>
 800647a:	b108      	cbz	r0, 8006480 <_printf_i+0x1e4>
 800647c:	1b80      	subs	r0, r0, r6
 800647e:	6060      	str	r0, [r4, #4]
 8006480:	6863      	ldr	r3, [r4, #4]
 8006482:	6123      	str	r3, [r4, #16]
 8006484:	2300      	movs	r3, #0
 8006486:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800648a:	e7aa      	b.n	80063e2 <_printf_i+0x146>
 800648c:	6923      	ldr	r3, [r4, #16]
 800648e:	4632      	mov	r2, r6
 8006490:	4649      	mov	r1, r9
 8006492:	4640      	mov	r0, r8
 8006494:	47d0      	blx	sl
 8006496:	3001      	adds	r0, #1
 8006498:	d0ad      	beq.n	80063f6 <_printf_i+0x15a>
 800649a:	6823      	ldr	r3, [r4, #0]
 800649c:	079b      	lsls	r3, r3, #30
 800649e:	d413      	bmi.n	80064c8 <_printf_i+0x22c>
 80064a0:	68e0      	ldr	r0, [r4, #12]
 80064a2:	9b03      	ldr	r3, [sp, #12]
 80064a4:	4298      	cmp	r0, r3
 80064a6:	bfb8      	it	lt
 80064a8:	4618      	movlt	r0, r3
 80064aa:	e7a6      	b.n	80063fa <_printf_i+0x15e>
 80064ac:	2301      	movs	r3, #1
 80064ae:	4632      	mov	r2, r6
 80064b0:	4649      	mov	r1, r9
 80064b2:	4640      	mov	r0, r8
 80064b4:	47d0      	blx	sl
 80064b6:	3001      	adds	r0, #1
 80064b8:	d09d      	beq.n	80063f6 <_printf_i+0x15a>
 80064ba:	3501      	adds	r5, #1
 80064bc:	68e3      	ldr	r3, [r4, #12]
 80064be:	9903      	ldr	r1, [sp, #12]
 80064c0:	1a5b      	subs	r3, r3, r1
 80064c2:	42ab      	cmp	r3, r5
 80064c4:	dcf2      	bgt.n	80064ac <_printf_i+0x210>
 80064c6:	e7eb      	b.n	80064a0 <_printf_i+0x204>
 80064c8:	2500      	movs	r5, #0
 80064ca:	f104 0619 	add.w	r6, r4, #25
 80064ce:	e7f5      	b.n	80064bc <_printf_i+0x220>
 80064d0:	080066e5 	.word	0x080066e5
 80064d4:	080066f6 	.word	0x080066f6

080064d8 <memmove>:
 80064d8:	4288      	cmp	r0, r1
 80064da:	b510      	push	{r4, lr}
 80064dc:	eb01 0402 	add.w	r4, r1, r2
 80064e0:	d902      	bls.n	80064e8 <memmove+0x10>
 80064e2:	4284      	cmp	r4, r0
 80064e4:	4623      	mov	r3, r4
 80064e6:	d807      	bhi.n	80064f8 <memmove+0x20>
 80064e8:	1e43      	subs	r3, r0, #1
 80064ea:	42a1      	cmp	r1, r4
 80064ec:	d008      	beq.n	8006500 <memmove+0x28>
 80064ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80064f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80064f6:	e7f8      	b.n	80064ea <memmove+0x12>
 80064f8:	4402      	add	r2, r0
 80064fa:	4601      	mov	r1, r0
 80064fc:	428a      	cmp	r2, r1
 80064fe:	d100      	bne.n	8006502 <memmove+0x2a>
 8006500:	bd10      	pop	{r4, pc}
 8006502:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006506:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800650a:	e7f7      	b.n	80064fc <memmove+0x24>

0800650c <_sbrk_r>:
 800650c:	b538      	push	{r3, r4, r5, lr}
 800650e:	4d06      	ldr	r5, [pc, #24]	@ (8006528 <_sbrk_r+0x1c>)
 8006510:	2300      	movs	r3, #0
 8006512:	4604      	mov	r4, r0
 8006514:	4608      	mov	r0, r1
 8006516:	602b      	str	r3, [r5, #0]
 8006518:	f7fa fc18 	bl	8000d4c <_sbrk>
 800651c:	1c43      	adds	r3, r0, #1
 800651e:	d102      	bne.n	8006526 <_sbrk_r+0x1a>
 8006520:	682b      	ldr	r3, [r5, #0]
 8006522:	b103      	cbz	r3, 8006526 <_sbrk_r+0x1a>
 8006524:	6023      	str	r3, [r4, #0]
 8006526:	bd38      	pop	{r3, r4, r5, pc}
 8006528:	20001204 	.word	0x20001204

0800652c <_realloc_r>:
 800652c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006530:	4607      	mov	r7, r0
 8006532:	4614      	mov	r4, r2
 8006534:	460d      	mov	r5, r1
 8006536:	b921      	cbnz	r1, 8006542 <_realloc_r+0x16>
 8006538:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800653c:	4611      	mov	r1, r2
 800653e:	f7ff bc5b 	b.w	8005df8 <_malloc_r>
 8006542:	b92a      	cbnz	r2, 8006550 <_realloc_r+0x24>
 8006544:	f7ff fbec 	bl	8005d20 <_free_r>
 8006548:	4625      	mov	r5, r4
 800654a:	4628      	mov	r0, r5
 800654c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006550:	f000 f81a 	bl	8006588 <_malloc_usable_size_r>
 8006554:	4284      	cmp	r4, r0
 8006556:	4606      	mov	r6, r0
 8006558:	d802      	bhi.n	8006560 <_realloc_r+0x34>
 800655a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800655e:	d8f4      	bhi.n	800654a <_realloc_r+0x1e>
 8006560:	4621      	mov	r1, r4
 8006562:	4638      	mov	r0, r7
 8006564:	f7ff fc48 	bl	8005df8 <_malloc_r>
 8006568:	4680      	mov	r8, r0
 800656a:	b908      	cbnz	r0, 8006570 <_realloc_r+0x44>
 800656c:	4645      	mov	r5, r8
 800656e:	e7ec      	b.n	800654a <_realloc_r+0x1e>
 8006570:	42b4      	cmp	r4, r6
 8006572:	4622      	mov	r2, r4
 8006574:	4629      	mov	r1, r5
 8006576:	bf28      	it	cs
 8006578:	4632      	movcs	r2, r6
 800657a:	f7ff fbc3 	bl	8005d04 <memcpy>
 800657e:	4629      	mov	r1, r5
 8006580:	4638      	mov	r0, r7
 8006582:	f7ff fbcd 	bl	8005d20 <_free_r>
 8006586:	e7f1      	b.n	800656c <_realloc_r+0x40>

08006588 <_malloc_usable_size_r>:
 8006588:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800658c:	1f18      	subs	r0, r3, #4
 800658e:	2b00      	cmp	r3, #0
 8006590:	bfbc      	itt	lt
 8006592:	580b      	ldrlt	r3, [r1, r0]
 8006594:	18c0      	addlt	r0, r0, r3
 8006596:	4770      	bx	lr

08006598 <_init>:
 8006598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800659a:	bf00      	nop
 800659c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800659e:	bc08      	pop	{r3}
 80065a0:	469e      	mov	lr, r3
 80065a2:	4770      	bx	lr

080065a4 <_fini>:
 80065a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065a6:	bf00      	nop
 80065a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065aa:	bc08      	pop	{r3}
 80065ac:	469e      	mov	lr, r3
 80065ae:	4770      	bx	lr
