Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 18 23:13:49 2018
| Host         : LAPTOP-QC2AS776 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Reaction_Time_Averager_wrapper_timing_summary_routed.rpt -pb Reaction_Time_Averager_wrapper_timing_summary_routed.pb -rpx Reaction_Time_Averager_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Reaction_Time_Averager_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: i_React_0 (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: i_Start_0 (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Reaction_Time_Averager_i/HZ_Counter_0/inst/o_Out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Reaction_Time_Averager_i/RTM_FSM_0/inst/r_COUNTER_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Reaction_Time_Averager_i/RTM_FSM_0/inst/r_COUNTER_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Reaction_Time_Averager_i/RTM_FSM_0/inst/r_COUNTER_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Reaction_Time_Averager_i/RTM_FSM_0/inst/r_COUNTER_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Reaction_Time_Averager_i/RTM_FSM_0/inst/r_COUNTER_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Reaction_Time_Averager_i/RTM_FSM_0/inst/r_COUNTER_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Reaction_Time_Averager_i/RTM_FSM_0/inst/r_COUNTER_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Reaction_Time_Averager_i/RTM_FSM_0/inst/r_COUNTER_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Reaction_Time_Averager_i/RTM_FSM_0/inst/r_COUNTER_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Reaction_Time_Averager_i/RTM_FSM_0/inst/r_COUNTER_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Reaction_Time_Averager_i/RTM_FSM_0/inst/r_COUNTER_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Reaction_Time_Averager_i/RTM_FSM_0/inst/r_COUNTER_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Reaction_Time_Averager_i/RTM_FSM_0/inst/r_COUNTER_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Reaction_Time_Averager_i/RTM_FSM_0/inst/r_CURRENT_STATE_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Reaction_Time_Averager_i/RTM_FSM_0/inst/r_CURRENT_STATE_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Reaction_Time_Averager_i/RTM_FSM_0/inst/r_SWEN_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 10 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.141        0.000                      0                  174        0.122        0.000                      0                  174       11.520        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_CLK  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_CLK               2.141        0.000                      0                  128        0.122        0.000                      0                  128       11.520        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  i_CLK              i_CLK                   21.989        0.000                      0                   46        0.402        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Anodes_0[2]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 4.467ns (59.868%)  route 2.995ns (40.132%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.727     5.361    Reaction_Time_Averager_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y70         FDRE                                         r  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.518     5.879 f  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/Q
                         net (fo=9, routed)           0.996     6.875    Reaction_Time_Averager_i/ssd_mux_0/inst/p_0_in[0]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.152     7.027 r  Reaction_Time_Averager_i/ssd_mux_0/inst/o_Anodes[2]_INST_0/O
                         net (fo=1, routed)           1.999     9.026    o_Anodes_0_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.797    12.823 r  o_Anodes_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.823    o_Anodes_0[2]
    M18                                                               r  o_Anodes_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.823    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Anodes_0[0]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        7.076ns  (logic 4.413ns (62.368%)  route 2.663ns (37.632%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.727     5.361    Reaction_Time_Averager_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y70         FDRE                                         r  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.518     5.879 f  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/Q
                         net (fo=9, routed)           0.946     6.825    Reaction_Time_Averager_i/ssd_mux_0/inst/p_0_in[1]
    SLICE_X43Y76         LUT2 (Prop_lut2_I0_O)        0.150     6.975 r  Reaction_Time_Averager_i/ssd_mux_0/inst/o_Anodes[0]_INST_0/O
                         net (fo=1, routed)           1.716     8.692    o_Anodes_0_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.745    12.437 r  o_Anodes_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.437    o_Anodes_0[0]
    K19                                                               r  o_Anodes_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Anodes_0[1]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 4.155ns (59.858%)  route 2.787ns (40.142%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.727     5.361    Reaction_Time_Averager_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y70         FDRE                                         r  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.518     5.879 f  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/Q
                         net (fo=9, routed)           0.946     6.825    Reaction_Time_Averager_i/ssd_mux_0/inst/p_0_in[1]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.949 r  Reaction_Time_Averager_i/ssd_mux_0/inst/o_Anodes[1]_INST_0/O
                         net (fo=1, routed)           1.840     8.790    o_Anodes_0_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.513    12.303 r  o_Anodes_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.303    o_Anodes_0[1]
    H17                                                               r  o_Anodes_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.303    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Anodes_0[3]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 4.188ns (61.127%)  route 2.663ns (38.873%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.727     5.361    Reaction_Time_Averager_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y70         FDRE                                         r  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.518     5.879 r  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/Q
                         net (fo=9, routed)           0.996     6.875    Reaction_Time_Averager_i/ssd_mux_0/inst/p_0_in[0]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.999 r  Reaction_Time_Averager_i/ssd_mux_0/inst/o_Anodes[3]_INST_0/O
                         net (fo=1, routed)           1.667     8.667    o_Anodes_0_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.546    12.213 r  o_Anodes_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.213    o_Anodes_0[3]
    L16                                                               r  o_Anodes_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Cathodes_0[5]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 4.113ns (63.922%)  route 2.322ns (36.078%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.726     5.360    Reaction_Time_Averager_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y71         FDRE                                         r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.419     5.779 r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[5]/Q
                         net (fo=1, routed)           2.322     8.101    o_Cathodes_0_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.694    11.795 r  o_Cathodes_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.795    o_Cathodes_0[5]
    J16                                                               r  o_Cathodes_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Cathodes_0[3]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 4.104ns (65.185%)  route 2.192ns (34.815%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.726     5.360    Reaction_Time_Averager_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y71         FDRE                                         r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.419     5.779 r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[3]/Q
                         net (fo=1, routed)           2.192     7.971    o_Cathodes_0_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.685    11.656 r  o_Cathodes_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.656    o_Cathodes_0[3]
    J15                                                               r  o_Cathodes_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Cathodes_0[4]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 4.052ns (65.908%)  route 2.096ns (34.092%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.726     5.360    Reaction_Time_Averager_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y71         FDRE                                         r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     5.816 r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[4]/Q
                         net (fo=1, routed)           2.096     7.912    o_Cathodes_0_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    11.508 r  o_Cathodes_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.508    o_Cathodes_0[4]
    M17                                                               r  o_Cathodes_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Cathodes_0[1]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 4.110ns (67.057%)  route 2.019ns (32.943%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.726     5.360    Reaction_Time_Averager_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y71         FDRE                                         r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.419     5.779 r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[1]/Q
                         net (fo=1, routed)           2.019     7.798    o_Cathodes_0_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.691    11.489 r  o_Cathodes_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.489    o_Cathodes_0[1]
    H15                                                               r  o_Cathodes_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Cathodes_0[0]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 4.017ns (66.108%)  route 2.059ns (33.892%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.726     5.360    Reaction_Time_Averager_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y71         FDRE                                         r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     5.816 r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[0]/Q
                         net (fo=1, routed)           2.059     7.876    o_Cathodes_0_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561    11.437 r  o_Cathodes_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.437    o_Cathodes_0[0]
    K14                                                               r  o_Cathodes_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.437    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Cathodes_0[2]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 3.990ns (70.525%)  route 1.667ns (29.475%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.726     5.360    Reaction_Time_Averager_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y71         FDRE                                         r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     5.816 r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[2]/Q
                         net (fo=1, routed)           1.667     7.484    o_Cathodes_0_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534    11.017 r  o_Cathodes_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.017    o_Cathodes_0[2]
    J18                                                               r  o_Cathodes_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  3.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.552     1.430    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y68         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.627    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X35Y68         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.820     1.945    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y68         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.515     1.430    
    SLICE_X35Y68         FDRE (Hold_fdre_C_D)         0.075     1.505    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.584     1.462    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y64         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.682    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X42Y64         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.853     1.978    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y64         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.516     1.462    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.060     1.522    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.580     1.458    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y67         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.128     1.586 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069     1.655    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[2]
    SLICE_X39Y67         LUT5 (Prop_lut5_I2_O)        0.099     1.754 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.754    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X39Y67         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.848     1.973    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y67         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.515     1.458    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.091     1.549    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.579     1.457    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y68         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.114     1.712    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.045     1.757 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.757    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X37Y68         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.847     1.972    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y68         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.515     1.457    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.091     1.548    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.921%)  route 0.159ns (46.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.578     1.456    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X37Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.159     1.756    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X36Y69         LUT4 (Prop_lut4_I1_O)        0.045     1.801 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.846     1.971    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.502     1.469    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.107     1.576    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.352%)  route 0.126ns (49.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.581     1.459    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X40Y68         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.128     1.587 r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[8]/Q
                         net (fo=2, routed)           0.126     1.713    Reaction_Time_Averager_i/LSFR_0/inst/o_OUT[8]
    SLICE_X40Y68         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.849     1.974    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X40Y68         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[9]/C
                         clock pessimism             -0.515     1.459    
    SLICE_X40Y68         FDCE (Hold_fdce_C_D)         0.025     1.484    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.227ns (70.857%)  route 0.093ns (29.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.581     1.459    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X40Y68         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.128     1.587 r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/Q
                         net (fo=3, routed)           0.093     1.680    Reaction_Time_Averager_i/LSFR_0/inst/o_OUT[10]
    SLICE_X40Y68         LUT4 (Prop_lut4_I0_O)        0.099     1.779 r  Reaction_Time_Averager_i/LSFR_0/inst/p_0_out/O
                         net (fo=1, routed)           0.000     1.779    Reaction_Time_Averager_i/LSFR_0/inst/p_0_out__0[0]
    SLICE_X40Y68         FDPE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.849     1.974    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X40Y68         FDPE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[0]/C
                         clock pessimism             -0.515     1.459    
    SLICE_X40Y68         FDPE (Hold_fdpe_C_D)         0.091     1.550    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.552     1.430    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y68         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.128     1.558 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     1.677    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X35Y68         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.820     1.945    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y68         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.515     1.430    
    SLICE_X35Y68         FDRE (Hold_fdre_C_D)         0.017     1.447    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.906%)  route 0.153ns (45.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.579     1.457    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X36Y68         FDSE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDSE (Prop_fdse_C_Q)         0.141     1.598 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.153     1.751    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.796 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000     1.796    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ_n_4
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.846     1.971    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism             -0.501     1.470    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.091     1.561    Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.226ns (68.691%)  route 0.103ns (31.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.578     1.456    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.128     1.584 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/Q
                         net (fo=1, routed)           0.103     1.687    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg_n_0_[0]
    SLICE_X36Y69         LUT2 (Prop_lut2_I1_O)        0.098     1.785 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.785    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/p_3_out[2]
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.846     1.971    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.515     1.456    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.092     1.548    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_CLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         25.000      24.000     SLICE_X40Y70    Reaction_Time_Averager_i/HZ_Counter_0/inst/o_Out_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         25.000      24.000     SLICE_X40Y70    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         25.000      24.000     SLICE_X38Y70    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         25.000      24.000     SLICE_X38Y70    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         25.000      24.000     SLICE_X38Y71    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         25.000      24.000     SLICE_X38Y71    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         25.000      24.000     SLICE_X40Y71    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         25.000      24.000     SLICE_X38Y72    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[17]/C
Min Period        n/a     FDCE/C      n/a            1.000         25.000      24.000     SLICE_X38Y72    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[18]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X38Y68    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X38Y68    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X40Y69    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[3]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X40Y69    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[4]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y69    Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[12]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y69    Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[13]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y69    Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y69    Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[15]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X38Y72    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X38Y72    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[18]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X38Y68    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X38Y68    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X40Y70    Reaction_Time_Averager_i/HZ_Counter_0/inst/o_Out_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X40Y70    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X40Y71    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[16]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X38Y69    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[1]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X40Y72    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[20]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X38Y69    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[2]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X38Y69    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[5]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X40Y70    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[6]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :            0  Failing Endpoints,  Worst Slack       21.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.989ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[29]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.456ns (17.611%)  route 2.133ns (82.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 29.903 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.726     5.360    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.456     5.816 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          2.133     7.949    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y75         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.545    29.903    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y75         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[29]/C
                         clock pessimism              0.391    30.293    
                         clock uncertainty           -0.035    30.258    
    SLICE_X38Y75         FDCE (Recov_fdce_C_CLR)     -0.319    29.939    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[29]
  -------------------------------------------------------------------
                         required time                         29.939    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                 21.989    

Slack (MET) :             21.989ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[30]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.456ns (17.611%)  route 2.133ns (82.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 29.903 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.726     5.360    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.456     5.816 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          2.133     7.949    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y75         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.545    29.903    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y75         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[30]/C
                         clock pessimism              0.391    30.293    
                         clock uncertainty           -0.035    30.258    
    SLICE_X38Y75         FDCE (Recov_fdce_C_CLR)     -0.319    29.939    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[30]
  -------------------------------------------------------------------
                         required time                         29.939    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                 21.989    

Slack (MET) :             21.989ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[31]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.456ns (17.611%)  route 2.133ns (82.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 29.903 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.726     5.360    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.456     5.816 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          2.133     7.949    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y75         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.545    29.903    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y75         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[31]/C
                         clock pessimism              0.391    30.293    
                         clock uncertainty           -0.035    30.258    
    SLICE_X38Y75         FDCE (Recov_fdce_C_CLR)     -0.319    29.939    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[31]
  -------------------------------------------------------------------
                         required time                         29.939    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                 21.989    

Slack (MET) :             22.213ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[27]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.994%)  route 1.825ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 29.904 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.726     5.360    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.456     5.816 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          1.825     7.641    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y74         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.546    29.904    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y74         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[27]/C
                         clock pessimism              0.391    30.294    
                         clock uncertainty           -0.035    30.259    
    SLICE_X40Y74         FDCE (Recov_fdce_C_CLR)     -0.405    29.854    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[27]
  -------------------------------------------------------------------
                         required time                         29.854    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                 22.213    

Slack (MET) :             22.343ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[21]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.456ns (20.043%)  route 1.819ns (79.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 29.905 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.726     5.360    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.456     5.816 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          1.819     7.635    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y73         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.547    29.905    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y73         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[21]/C
                         clock pessimism              0.428    30.332    
                         clock uncertainty           -0.035    30.297    
    SLICE_X38Y73         FDCE (Recov_fdce_C_CLR)     -0.319    29.978    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[21]
  -------------------------------------------------------------------
                         required time                         29.978    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                 22.343    

Slack (MET) :             22.343ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[22]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.456ns (20.043%)  route 1.819ns (79.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 29.905 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.726     5.360    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.456     5.816 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          1.819     7.635    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y73         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.547    29.905    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y73         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[22]/C
                         clock pessimism              0.428    30.332    
                         clock uncertainty           -0.035    30.297    
    SLICE_X38Y73         FDCE (Recov_fdce_C_CLR)     -0.319    29.978    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[22]
  -------------------------------------------------------------------
                         required time                         29.978    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                 22.343    

Slack (MET) :             22.343ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[23]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.456ns (20.043%)  route 1.819ns (79.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 29.905 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.726     5.360    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.456     5.816 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          1.819     7.635    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y73         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.547    29.905    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y73         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[23]/C
                         clock pessimism              0.428    30.332    
                         clock uncertainty           -0.035    30.297    
    SLICE_X38Y73         FDCE (Recov_fdce_C_CLR)     -0.319    29.978    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[23]
  -------------------------------------------------------------------
                         required time                         29.978    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                 22.343    

Slack (MET) :             22.363ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[24]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.456ns (21.385%)  route 1.676ns (78.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 29.906 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.726     5.360    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.456     5.816 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          1.676     7.493    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y73         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.548    29.906    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y73         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[24]/C
                         clock pessimism              0.391    30.296    
                         clock uncertainty           -0.035    30.261    
    SLICE_X40Y73         FDCE (Recov_fdce_C_CLR)     -0.405    29.856    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[24]
  -------------------------------------------------------------------
                         required time                         29.856    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                 22.363    

Slack (MET) :             22.513ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[20]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.456ns (22.983%)  route 1.528ns (77.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 29.907 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.726     5.360    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.456     5.816 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          1.528     7.344    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y72         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.549    29.907    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y72         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[20]/C
                         clock pessimism              0.391    30.297    
                         clock uncertainty           -0.035    30.262    
    SLICE_X40Y72         FDCE (Recov_fdce_C_CLR)     -0.405    29.857    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[20]
  -------------------------------------------------------------------
                         required time                         29.857    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                 22.513    

Slack (MET) :             22.966ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[17]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.456ns (27.599%)  route 1.196ns (72.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 29.906 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.726     5.360    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.456     5.816 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          1.196     7.012    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y72         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.548    29.906    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y72         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[17]/C
                         clock pessimism              0.428    30.333    
                         clock uncertainty           -0.035    30.298    
    SLICE_X38Y72         FDCE (Recov_fdce_C_CLR)     -0.319    29.979    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         29.979    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                 22.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[1]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.396%)  route 0.208ns (59.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.578     1.456    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.597 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          0.208     1.805    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y69         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.846     1.971    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y69         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[1]/C
                         clock pessimism             -0.501     1.470    
    SLICE_X38Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.403    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[2]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.396%)  route 0.208ns (59.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.578     1.456    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.597 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          0.208     1.805    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y69         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.846     1.971    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y69         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[2]/C
                         clock pessimism             -0.501     1.470    
    SLICE_X38Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.403    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[5]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.396%)  route 0.208ns (59.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.578     1.456    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.597 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          0.208     1.805    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y69         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.846     1.971    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y69         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[5]/C
                         clock pessimism             -0.501     1.470    
    SLICE_X38Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.403    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[7]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.396%)  route 0.208ns (59.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.578     1.456    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.597 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          0.208     1.805    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y69         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.846     1.971    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y69         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[7]/C
                         clock pessimism             -0.501     1.470    
    SLICE_X38Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.403    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[3]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.782%)  route 0.213ns (60.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.578     1.456    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.597 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          0.213     1.811    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y69         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.848     1.973    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y69         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[3]/C
                         clock pessimism             -0.481     1.492    
    SLICE_X40Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.400    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[4]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.782%)  route 0.213ns (60.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.578     1.456    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.597 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          0.213     1.811    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y69         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.848     1.973    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y69         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[4]/C
                         clock pessimism             -0.481     1.492    
    SLICE_X40Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.400    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[2]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.396%)  route 0.208ns (59.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.578     1.456    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.597 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          0.208     1.805    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X39Y69         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.846     1.971    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X39Y69         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[2]/C
                         clock pessimism             -0.501     1.470    
    SLICE_X39Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.378    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[3]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.396%)  route 0.208ns (59.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.578     1.456    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.597 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          0.208     1.805    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X39Y69         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.846     1.971    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X39Y69         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[3]/C
                         clock pessimism             -0.501     1.470    
    SLICE_X39Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.378    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[8]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.212%)  route 0.248ns (63.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.578     1.456    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.597 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          0.248     1.845    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y70         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.845     1.970    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y70         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[8]/C
                         clock pessimism             -0.501     1.469    
    SLICE_X37Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.377    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.708%)  route 0.277ns (66.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.578     1.456    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.597 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          0.277     1.874    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X40Y68         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.849     1.974    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X40Y68         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/C
                         clock pessimism             -0.481     1.493    
    SLICE_X40Y68         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.473    





