

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Wed Oct 12 21:00:25 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_matrixmul_prj
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.816 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.370 us|  0.370 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                  |                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |             Instance             |         Module         |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_matrixmul_Pipeline_Col_fu_74  |matrixmul_Pipeline_Col  |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
        +----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row     |       36|       36|        12|          -|          -|     3|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       19|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|       85|      135|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       98|    -|
|Register             |        -|     -|       31|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      116|      252|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+------------------------+---------+----+----+-----+-----+
    |             Instance             |         Module         | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------+------------------------+---------+----+----+-----+-----+
    |grp_matrixmul_Pipeline_Col_fu_74  |matrixmul_Pipeline_Col  |        0|   2|  85|  135|    0|
    +----------------------------------+------------------------+---------+----+----+-----+-----+
    |Total                             |                        |        0|   2|  85|  135|    0|
    +----------------------------------+------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_103_p2  |         +|   0|  0|   9|           2|           1|
    |icmp_ln54_fu_97_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_block_state2     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  19|           5|           4|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |a_0_blk_n  |   9|          2|    1|          2|
    |a_1_blk_n  |   9|          2|    1|          2|
    |a_2_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm  |  26|          5|    1|          5|
    |b_0_read   |   9|          2|    1|          2|
    |b_1_read   |   9|          2|    1|          2|
    |b_2_read   |   9|          2|    1|          2|
    |i_fu_52    |   9|          2|    2|          4|
    |res_write  |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  98|         21|   10|         23|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |a_0_read_reg_124                               |  8|   0|    8|          0|
    |a_1_read_reg_129                               |  8|   0|    8|          0|
    |a_2_read_reg_134                               |  8|   0|    8|          0|
    |ap_CS_fsm                                      |  4|   0|    4|          0|
    |grp_matrixmul_Pipeline_Col_fu_74_ap_start_reg  |  1|   0|    1|          0|
    |i_fu_52                                        |  2|   0|    2|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          | 31|   0|   31|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_0_dout     |   in|    8|     ap_fifo|           a_0|       pointer|
|a_0_empty_n  |   in|    1|     ap_fifo|           a_0|       pointer|
|a_0_read     |  out|    1|     ap_fifo|           a_0|       pointer|
|a_1_dout     |   in|    8|     ap_fifo|           a_1|       pointer|
|a_1_empty_n  |   in|    1|     ap_fifo|           a_1|       pointer|
|a_1_read     |  out|    1|     ap_fifo|           a_1|       pointer|
|a_2_dout     |   in|    8|     ap_fifo|           a_2|       pointer|
|a_2_empty_n  |   in|    1|     ap_fifo|           a_2|       pointer|
|a_2_read     |  out|    1|     ap_fifo|           a_2|       pointer|
|b_0_dout     |   in|    8|     ap_fifo|           b_0|       pointer|
|b_0_empty_n  |   in|    1|     ap_fifo|           b_0|       pointer|
|b_0_read     |  out|    1|     ap_fifo|           b_0|       pointer|
|b_1_dout     |   in|    8|     ap_fifo|           b_1|       pointer|
|b_1_empty_n  |   in|    1|     ap_fifo|           b_1|       pointer|
|b_1_read     |  out|    1|     ap_fifo|           b_1|       pointer|
|b_2_dout     |   in|    8|     ap_fifo|           b_2|       pointer|
|b_2_empty_n  |   in|    1|     ap_fifo|           b_2|       pointer|
|b_2_read     |  out|    1|     ap_fifo|           b_2|       pointer|
|res_din      |  out|   16|     ap_fifo|           res|       pointer|
|res_full_n   |   in|    1|     ap_fifo|           res|       pointer|
|res_write    |  out|    1|     ap_fifo|           res|       pointer|
+-------------+-----+-----+------------+--------------+--------------+

