$date
	Thu Nov 17 16:55:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module ui_tb $end
$var wire 8 ! total [7:0] $end
$var wire 8 " ticket [7:0] $end
$var reg 1 # clk $end
$var reg 8 $ count [7:0] $end
$var reg 8 % dest [7:0] $end
$scope module d0 $end
$var wire 8 & count [7:0] $end
$var wire 8 ' dest [7:0] $end
$var wire 1 ( valid $end
$var wire 8 ) total [7:0] $end
$var wire 8 * ticket [7:0] $end
$var wire 8 + price [7:0] $end
$var wire 8 , dist [7:0] $end
$var wire 8 - diff [7:0] $end
$scope module abs_dist $end
$var wire 8 . abs [7:0] $end
$var wire 8 / in [7:0] $end
$var wire 1 0 neg $end
$var wire 8 1 out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 1
10
b11111010 /
b110 .
b11111010 -
b110 ,
b11 +
b101 *
b1111 )
1(
b1010 '
b101 &
b1010 %
b101 $
x#
b101 "
b1111 !
$end
#1000
b10 +
00
b1 ,
b1 1
b1 .
b100 !
b100 )
b10 "
b10 *
b1 -
b1 /
b10 $
b10 &
b10001 %
b10001 '
#2000
b110101 +
b0 ,
b0 1
b0 .
b0 !
b0 )
b0 "
b0 *
b0 -
b0 /
b1110010 $
b1110010 &
0(
b10000 %
b10000 '
#4000
