{"vcs1":{"timestamp_begin":1699719331.112424210, "rt":1.91, "ut":0.62, "st":0.29}}
{"vcselab":{"timestamp_begin":1699719333.113599694, "rt":1.08, "ut":0.27, "st":0.18}}
{"link":{"timestamp_begin":1699719334.272950529, "rt":0.35, "ut":0.15, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699719330.384364521}
{"VCS_COMP_START_TIME": 1699719330.384364521}
{"VCS_COMP_END_TIME": 1699719336.084291222}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CYCLE_TIME_clk3=20.7 +notimingchecks"}
{"vcs1": {"peak_mem": 331408}}
{"stitch_vcselab": {"peak_mem": 223480}}
