Model {
  Name			  "my_dspsdadc_fixpt"
  Version		  7.5
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.117"
    NumModelReferences	    0
    NumTestPointedSignals   13
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "my_dspsdadc_fixpt/1-Bit quantizer"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "my_dspsdadc_fixpt/Analog Butterworth LP Filter"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "my_dspsdadc_fixpt/CIC Decimation"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "my_dspsdadc_fixpt/Data Type Conversion"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "Analog Input"
      FullBlockPath	      "my_dspsdadc_fixpt/Gain"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "my_dspsdadc_fixpt/Integrator"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "Analog Input(Delayed)"
      FullBlockPath	      "my_dspsdadc_fixpt/Multistage CIC Processing Delay"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "CIC Digitized Approximation"
      FullBlockPath	      "my_dspsdadc_fixpt/Subsystem1"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "my_dspsdadc_fixpt/Sum"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "Error"
      FullBlockPath	      "my_dspsdadc_fixpt/Sum2"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "my_dspsdadc_fixpt/Subsystem1/In1"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "my_dspsdadc_fixpt/Subsystem1/Data Type Conversion1"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "my_dspsdadc_fixpt/Subsystem1/Gain1"
      LogSignal		      1
      UseCustomName	      1
      LogName		      "a2"
      MaxPoints		      5000
      Decimation	      2
    }
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Sun Jun 14 15:08:19 1998"
  Creator		  "The MathWorks Inc."
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Ben"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Nov 13 18:45:55 2014"
  RTWModifiedTimeStamp	  337732104
  ModelVersionFormat	  "1.%<AutoIncrement:117>"
  ConfigurationManager	  "none"
  SampleTimeColors	  on
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  on
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  on
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "oneshot"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  off
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock off
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  ".025"
	  AbsTol		  "1e-6"
	  FixedStep		  "1/(512*1024)"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "1/512000"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  Solver		  "ode5"
	  SolverName		  "ode5"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  off
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  off
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  off
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsOut"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  BlockReduction	  off
	  BooleanDataType	  off
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  2
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "none"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "none"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "None"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "none"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Data Import//Export"
      ConfigPrmDlgPosition    " [ 72, 69, 952, 699 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via back propagation"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "fixdt(1,16,0)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Integrator
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      AbsoluteTolerance	      "auto"
      IgnoreLimit	      off
      ZeroCross		      on
      ContinuousStateAttributes	"''"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RateTransition
      Integrity		      on
      Deterministic	      on
      X0		      "0"
      OutPortSampleTimeOpt    "Specify"
      OutPortSampleTimeMultiple	"1"
      OutPortSampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Signum
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      TransportDelay
      DelayTime		      "1"
      InitialOutput	      "0"
      BufferSize	      "1024"
      FixedBuffer	      off
      TransDelayFeedthrough   off
      PadeOrder		      "0"
    }
  }
  System {
    Name		    "my_dspsdadc_fixpt"
    Location		    [1922, 74, 3838, 1042]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    212
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    190
    Block {
      BlockType		      Signum
      Name		      "1-Bit\nquantizer"
      SID		      1
      Position		      [490, 134, 525, 166]
      Port {
	PortNumber		1
	TestPoint		on
	RTWStorageClass		"Auto"
	DataLogging		on
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Analog\nButterworth\nLP Filter"
      SID		      2
      Ports		      [1, 1]
      Position		      [105, 45, 150, 95]
      LibraryVersion	      "1.288"
      SourceBlock	      "dsparch4/Analog\nFilter Design"
      SourceType	      "Analog Filter Design"
      method		      "Butterworth"
      filttype		      "Lowpass"
      N			      "5"
      Wlo		      "2*pi*400"
      Whi		      "80"
      Rp		      "2"
      Rs		      "40"
      Port {
	PortNumber		1
	TestPoint		on
	RTWStorageClass		"Auto"
	DataLogging		on
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "CIC"
      SID		      59
      Ports		      [1, 1]
      Position		      [1240, 695, 1280, 755]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"CIC"
	Location		[209, 343, 1516, 608]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  60
	  Position		  [25, 38, 55, 52]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Difference"
	  SID			  57
	  Ports			  [1, 1]
	  Position		  [665, 142, 725, 178]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ICPrevInput		  "0.0"
	  OutMin		  "[]"
	  OutMax		  "[]"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  "Floor"
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsample"
	  SID			  55
	  Ports			  [1, 1]
	  Position		  [575, 143, 610, 177]
	  LibraryVersion	  "1.673"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "0"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  89
	  Position		  [790, 126, 830, 164]
	  ShowName		  off
	  Gain			  "1/4"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay1"
	  SID			  53
	  Ports			  [1, 1]
	  Position		  [275, 28, 310, 62]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay2"
	  SID			  54
	  Ports			  [1, 1]
	  Position		  [410, 138, 445, 172]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay3"
	  SID			  58
	  Ports			  [1, 1]
	  Position		  [345, 28, 380, 62]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay4"
	  SID			  50
	  Ports			  [1, 1]
	  Position		  [90, 28, 125, 62]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay5"
	  SID			  52
	  Ports			  [1, 1]
	  Position		  [175, 28, 210, 62]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  SID			  51
	  Ports			  [5, 1]
	  Position		  [340, 105, 380, 145]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++++||+"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  61
	  Position		  [920, 153, 950, 167]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Integer Delay4"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Integer Delay5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Sum1"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "Integer Delay5"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Integer Delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 63]
	    DstBlock		    "Sum1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  Points		  [0, 10]
	  Branch {
	    Points		    [0, -10; 175, 0]
	    DstBlock		    "Downsample"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "Integer Delay2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Downsample"
	  SrcPort		  1
	  DstBlock		  "Difference"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integer Delay2"
	  SrcPort		  1
	  Points		  [0, 85; -90, 0]
	  DstBlock		  "Sum1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Integer Delay1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Integer Delay3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Sum1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Integer Delay3"
	  SrcPort		  1
	  Points		  [40, 0; 0, 45]
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Integer Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Difference"
	  SrcPort		  1
	  Points		  [20, 0; 0, -15]
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  Points		  [35, 0; 0, 15]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "CIC\nDecimation"
      SID		      3
      Ports		      [1, 1]
      Position		      [830, 146, 895, 194]
      ShowName		      off
      LibraryVersion	      "1.355"
      UserDataPersistent      on
      UserData		      "DataTag0"
      DialogController	      "dspdialog.CICDecimation"
      SourceBlock	      "dspmlti4/CIC\nDecimation"
      SourceType	      "CIC Decimation"
      filtFrom		      "Dialog"
      filtobj		      "Hm_decim"
      ftype		      "Decimator"
      R			      "64"
      M			      "1"
      N			      "5"
      filterInternals	      "Full precision"
      BPS		      "[32 30 24 20 16 16 16 16 16 16]"
      FLPS		      "0"
      outputWordLength	      "16"
      outputFracLength	      "0"
      launchFVT		      off
      framing		      "Maintain input frame rate"
      Port {
	PortNumber		1
	TestPoint		on
	RTWStorageClass		"Auto"
	DataLogging		on
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "CIC1"
      SID		      155
      Ports		      [1, 1]
      Position		      [1310, 720, 1350, 780]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"CIC1"
	Location		[209, 343, 1516, 608]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  156
	  Position		  [25, 38, 55, 52]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Difference"
	  SID			  157
	  Ports			  [1, 1]
	  Position		  [665, 142, 725, 178]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ICPrevInput		  "0.0"
	  OutMin		  "[]"
	  OutMax		  "[]"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  "Floor"
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsample"
	  SID			  158
	  Ports			  [1, 1]
	  Position		  [575, 143, 610, 177]
	  LibraryVersion	  "1.673"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "0"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  159
	  Position		  [790, 126, 830, 164]
	  ShowName		  off
	  Gain			  "1/4"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay1"
	  SID			  160
	  Ports			  [1, 1]
	  Position		  [275, 28, 310, 62]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay2"
	  SID			  161
	  Ports			  [1, 1]
	  Position		  [410, 138, 445, 172]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay3"
	  SID			  162
	  Ports			  [1, 1]
	  Position		  [345, 28, 380, 62]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay4"
	  SID			  163
	  Ports			  [1, 1]
	  Position		  [90, 28, 125, 62]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay5"
	  SID			  164
	  Ports			  [1, 1]
	  Position		  [175, 28, 210, 62]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  SID			  165
	  Ports			  [5, 1]
	  Position		  [340, 105, 380, 145]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++++||+"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  166
	  Position		  [920, 153, 950, 167]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Integer Delay4"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Integer Delay5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Sum1"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "Integer Delay5"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Integer Delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 63]
	    DstBlock		    "Sum1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  Points		  [0, 10]
	  Branch {
	    Points		    [0, -10; 175, 0]
	    DstBlock		    "Downsample"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "Integer Delay2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Downsample"
	  SrcPort		  1
	  DstBlock		  "Difference"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integer Delay2"
	  SrcPort		  1
	  Points		  [0, 85; -90, 0]
	  DstBlock		  "Sum1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Integer Delay1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Integer Delay3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Sum1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Integer Delay3"
	  SrcPort		  1
	  Points		  [40, 0; 0, 45]
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Integer Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Difference"
	  SrcPort		  1
	  Points		  [20, 0; 0, -15]
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  Points		  [35, 0; 0, 15]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "CIC2"
      SID		      167
      Ports		      [1, 1]
      Position		      [1415, 710, 1455, 770]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"CIC2"
	Location		[209, 343, 1516, 608]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  168
	  Position		  [25, 38, 55, 52]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Difference"
	  SID			  169
	  Ports			  [1, 1]
	  Position		  [665, 142, 725, 178]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ICPrevInput		  "0.0"
	  OutMin		  "[]"
	  OutMax		  "[]"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  "Floor"
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsample"
	  SID			  170
	  Ports			  [1, 1]
	  Position		  [575, 143, 610, 177]
	  LibraryVersion	  "1.673"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "0"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  171
	  Position		  [790, 126, 830, 164]
	  ShowName		  off
	  Gain			  "1/4"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay1"
	  SID			  172
	  Ports			  [1, 1]
	  Position		  [275, 28, 310, 62]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay2"
	  SID			  173
	  Ports			  [1, 1]
	  Position		  [410, 138, 445, 172]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay3"
	  SID			  174
	  Ports			  [1, 1]
	  Position		  [345, 28, 380, 62]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay4"
	  SID			  175
	  Ports			  [1, 1]
	  Position		  [90, 28, 125, 62]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay5"
	  SID			  176
	  Ports			  [1, 1]
	  Position		  [175, 28, 210, 62]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  SID			  177
	  Ports			  [5, 1]
	  Position		  [340, 105, 380, 145]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++++||+"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  178
	  Position		  [920, 153, 950, 167]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Integer Delay4"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Integer Delay5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Sum1"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "Integer Delay5"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Integer Delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 63]
	    DstBlock		    "Sum1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  Points		  [0, 10]
	  Branch {
	    Points		    [0, -10; 175, 0]
	    DstBlock		    "Downsample"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "Integer Delay2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Downsample"
	  SrcPort		  1
	  DstBlock		  "Difference"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integer Delay2"
	  SrcPort		  1
	  Points		  [0, 85; -90, 0]
	  DstBlock		  "Sum1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Integer Delay1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Integer Delay3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Sum1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Integer Delay3"
	  SrcPort		  1
	  Points		  [40, 0; 0, 45]
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Integer Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Difference"
	  SrcPort		  1
	  Points		  [20, 0; 0, -15]
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  Points		  [35, 0; 0, 15]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion"
      SID		      4
      Position		      [690, 136, 730, 164]
      ShowName		      off
      OutDataTypeMode	      "Specify via dialog"
      OutDataType	      "fixdt(1,2,0)"
      OutDataTypeStr	      "fixdt(1,2,0)"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      Port {
	PortNumber		1
	TestPoint		on
	RTWStorageClass		"Auto"
	DataLogging		on
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Gain
      Name		      "Gain"
      SID		      5
      Position		      [185, 131, 225, 169]
      ShowName		      off
      Gain		      "3/4"
      ParameterDataType	      "sfix(16)"
      ParameterScaling	      "2^0"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      Port {
	PortNumber		1
	Name			"Analog Input"
	TestPoint		on
	RTWStorageClass		"Auto"
	DataLogging		on
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Gain
      Name		      "Gain1"
      SID		      179
      Position		      [1630, 456, 1670, 494]
      ShowName		      off
      Gain		      "16.6/(64*4096)"
      ParameterDataType	      "sfix(16)"
      ParameterScaling	      "2^0"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      Reference
      Name		      "Info"
      SID		      6
      Ports		      []
      Position		      [427, 264, 478, 314]
      BackgroundColor	      "cyan"
      LibraryVersion	      "1.80"
      SourceBlock	      "dspmisc/Info"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      Integrator
      Name		      "Integrator"
      SID		      7
      Ports		      [1, 1]
      Position		      [390, 134, 420, 166]
      Port {
	PortNumber		1
	TestPoint		on
	RTWStorageClass		"Auto"
	DataLogging		on
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      TransportDelay
      Name		      "Multistage CIC\nProcessing Delay"
      SID		      8
      Position		      [890, 55, 920, 85]
      DelayTime		      "250/512000"
      Port {
	PortNumber		1
	Name			"Analog Input(Delayed)"
	TestPoint		on
	RTWStorageClass		"Auto"
	DataLogging		on
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      TransportDelay
      Name		      "Multistage CIC\nProcessing Delay1"
      SID		      181
      Position		      [1910, 425, 1940, 455]
      DelayTime		      "0.1/10000"
    }
    Block {
      BlockType		      RateTransition
      Name		      "Rate Transition"
      SID		      28
      Position		      [595, 104, 635, 146]
      OutPortSampleTime	      "1/(512*1024)"
    }
    Block {
      BlockType		      RateTransition
      Name		      "Rate Transition1"
      SID		      47
      Position		      [980, 369, 1020, 411]
      OutPortSampleTime	      "1/(512*1024)"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      118
      Ports		      [3]
      Position		      [2045, 588, 2075, 622]
      Floating		      off
      Location		      [75, 823, 3596, 1703]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      YMin		      "-5~-5~-5"
      YMax		      "5~5~5"
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      SID		      9
      Ports		      [3]
      Position		      [1240, 118, 1275, 222]
      Floating		      off
      Location		      [606, 443, 1470, 861]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      TimeRange		      "0.025"
      YMin		      "-1.1~-1.1~-0.25"
      YMax		      "1.1~1.1~0.25"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      MaxDataPoints	      "15000"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope2"
      SID		      190
      Ports		      [5]
      Position		      [580, 438, 610, 472]
      Floating		      off
      Location		      [233, 121, 1915, 980]
      Open		      off
      NumInputPorts	      "5"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
	axes4			"%<SignalLabel>"
	axes5			"%<SignalLabel>"
      }
      YMin		      "-5~-5~-5~-5~-5"
      YMax		      "5~5~5~5~5"
      SaveName		      "ScopeData2"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope4"
      SID		      24
      Ports		      [3]
      Position		      [800, 448, 830, 482]
      Floating		      off
      Location		      [1573, 311, 3255, 1049]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      YMin		      "-5~-5~-5"
      YMax		      "5~5~5"
      SaveName		      "ScopeData4"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Sin
      Name		      "Sine Wave"
      SID		      19
      Ports		      [0, 1]
      Position		      [25, 190, 55, 220]
      SineType		      "Sample based"
      Amplitude		      "1"
      Bias		      "0"
      Frequency		      "1"
      Phase		      "0"
      Samples		      "10000"
      Offset		      "0"
      SampleTime	      "1/(512*1024)"
    }
    Block {
      BlockType		      Reference
      Name		      "Spectrum\nScope1"
      SID		      188
      Ports		      [1]
      Position		      [2225, 530, 2260, 580]
      LibraryVersion	      "1.458"
      DialogController	      "dspdialog.SpectrumScope"
      DialogControllerArgs    "DataTag1"
      SourceBlock	      "dspsnks4/Spectrum\nScope"
      SourceType	      "Spectrum Scope"
      ShowPortLabels	      "none"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ScopeProperties	      on
      Domain		      "Frequency"
      HorizSpan		      "1"
      UseBuffer		      on
      BufferSize	      "128"
      Overlap		      "64"
      inpFftLenInherit	      off
      FFTlength		      "4096"
      numAvg		      "2"
      DisplayProperties	      off
      AxisGrid		      on
      Memory		      off
      FrameNumber	      on
      AxisLegend	      off
      AxisZoom		      off
      OpenScopeAtSimStart     on
      OpenScopeImmediately    off
      FigPos		      "get(0,'defaultfigureposition')"
      AxisProperties	      off
      XUnits		      "Hertz"
      XRange		      "Two-sided ((-Fs/2...Fs/2])"
      XDisplay		      "0"
      InheritXIncr	      on
      XIncr		      "1.0"
      XLabel		      "Samples"
      XLimit		      "Auto"
      YUnits		      "dBW/Hertz"
      XMax		      "1"
      XMin		      "0"
      YMin		      "-100"
      YMax		      "100"
      YLabel		      "Magnitude-squared, dB"
      LineProperties	      off
      wintypeSpecScope	      "Hann"
      RsSpecScope	      "50"
      betaSpecScope	      "5"
      winsampSpecScope	      "Periodic"
      XAxisParamsVer	      "6.9"
    }
    Block {
      BlockType		      Reference
      Name		      "Spectrum\nScope2"
      SID		      185
      Ports		      [1]
      Position		      [2140, 405, 2175, 455]
      LibraryVersion	      "1.458"
      DialogController	      "dspdialog.SpectrumScope"
      DialogControllerArgs    "DataTag2"
      SourceBlock	      "dspsnks4/Spectrum\nScope"
      SourceType	      "Spectrum Scope"
      ShowPortLabels	      "none"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ScopeProperties	      on
      Domain		      "Frequency"
      HorizSpan		      "1"
      UseBuffer		      on
      BufferSize	      "128"
      Overlap		      "64"
      inpFftLenInherit	      off
      FFTlength		      "4096"
      numAvg		      "2"
      DisplayProperties	      off
      AxisGrid		      on
      Memory		      off
      FrameNumber	      on
      AxisLegend	      off
      AxisZoom		      off
      OpenScopeAtSimStart     on
      OpenScopeImmediately    off
      FigPos		      "get(0,'defaultfigureposition')"
      AxisProperties	      off
      XUnits		      "Hertz"
      XRange		      "Two-sided ((-Fs/2...Fs/2])"
      XDisplay		      "0"
      InheritXIncr	      on
      XIncr		      "1.0"
      XLabel		      "Samples"
      XLimit		      "Auto"
      YUnits		      "dBW/Hertz"
      XMax		      "1"
      XMin		      "0"
      YMin		      "-100"
      YMax		      "100"
      YLabel		      "Magnitude-squared, dB"
      LineProperties	      off
      wintypeSpecScope	      "Hann"
      RsSpecScope	      "50"
      betaSpecScope	      "5"
      winsampSpecScope	      "Periodic"
      XAxisParamsVer	      "6.9"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem"
      SID		      120
      Ports		      [1, 1]
      Position		      [1310, 535, 1350, 595]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Subsystem"
	Location		[344, 340, 1714, 550]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  121
	  Position		  [25, 88, 55, 102]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Difference"
	  SID			  114
	  Ports			  [1, 1]
	  Position		  [895, 82, 955, 118]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ICPrevInput		  "0.0"
	  OutMin		  "[]"
	  OutMax		  "[]"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  "Floor"
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Difference1"
	  SID			  115
	  Ports			  [1, 1]
	  Position		  [1005, 82, 1065, 118]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ICPrevInput		  "0.0"
	  OutMin		  "[]"
	  OutMax		  "[]"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  "Floor"
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Difference2"
	  SID			  116
	  Ports			  [1, 1]
	  Position		  [1120, 82, 1180, 118]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ICPrevInput		  "0.0"
	  OutMin		  "[]"
	  OutMax		  "[]"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  "Floor"
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Difference3"
	  SID			  117
	  Ports			  [1, 1]
	  Position		  [1230, 82, 1290, 118]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ICPrevInput		  "0.0"
	  OutMin		  "[]"
	  OutMax		  "[]"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  "Floor"
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsample"
	  SID			  119
	  Ports			  [1, 1]
	  Position		  [795, 28, 830, 62]
	  LibraryVersion	  "1.673"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "2"
	  phase			  "0"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay1"
	  SID			  108
	  Ports			  [1, 1]
	  Position		  [325, 108, 360, 142]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay2"
	  SID			  103
	  Ports			  [1, 1]
	  Position		  [160, 108, 195, 142]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay3"
	  SID			  110
	  Ports			  [1, 1]
	  Position		  [720, 108, 755, 142]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay4"
	  SID			  111
	  Ports			  [1, 1]
	  Position		  [555, 108, 590, 142]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  SID			  107
	  Ports			  [2, 1]
	  Position		  [90, 75, 130, 115]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum3"
	  SID			  109
	  Ports			  [2, 1]
	  Position		  [255, 75, 295, 115]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum4"
	  SID			  112
	  Ports			  [2, 1]
	  Position		  [485, 75, 525, 115]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum5"
	  SID			  113
	  Ports			  [2, 1]
	  Position		  [650, 75, 690, 115]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  122
	  Position		  [1315, 93, 1345, 107]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  Points		  [0, 20]
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Integer Delay2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Sum3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Integer Delay2"
	  SrcPort		  1
	  Points		  [20, 0; 0, 60; -110, 0]
	  DstBlock		  "Sum1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum3"
	  SrcPort		  1
	  Points		  [0, 15]
	  Branch {
	    Points		    [0, 15]
	    DstBlock		    "Integer Delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Sum4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Integer Delay1"
	  SrcPort		  1
	  Points		  [20, 0; 0, 60; -110, 0]
	  DstBlock		  "Sum3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum4"
	  SrcPort		  1
	  Points		  [0, 20]
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Integer Delay4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Sum5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Integer Delay4"
	  SrcPort		  1
	  Points		  [20, 0; 0, 60; -110, 0]
	  DstBlock		  "Sum4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum5"
	  SrcPort		  1
	  Points		  [0, 5]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Integer Delay3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -55]
	    DstBlock		    "Downsample"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Integer Delay3"
	  SrcPort		  1
	  Points		  [20, 0; 0, 60; -110, 0]
	  DstBlock		  "Sum5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Difference"
	  SrcPort		  1
	  DstBlock		  "Difference1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Difference1"
	  SrcPort		  1
	  DstBlock		  "Difference2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Difference2"
	  SrcPort		  1
	  DstBlock		  "Difference3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsample"
	  SrcPort		  1
	  Points		  [20, 0; 0, 55]
	  DstBlock		  "Difference"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Difference3"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem1"
      SID		      11
      Ports		      [1, 1]
      Position		      [960, 128, 1035, 172]
      ShowName		      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "disp('Rescaling for\\nComparison')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      Port {
	PortNumber		1
	Name			"CIC Digitized\nApproximation"
	TestPoint		on
	RTWStorageClass		"Auto"
	DataLogging		on
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"Subsystem1"
	Location		[660, 151, 1308, 592]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  12
	  Position		  [25, 43, 55, 57]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  Port {
	    PortNumber		    1
	    TestPoint		    on
	    RTWStorageClass	    "Auto"
	    DataLogging		    on
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion1"
	  SID			  13
	  Position		  [80, 36, 120, 64]
	  ShowName		  off
	  OutDataTypeMode	  "single"
	  OutDataType		  "sfix(2)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "single"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortNumber		    1
	    TestPoint		    on
	    RTWStorageClass	    "Auto"
	    DataLogging		    on
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain1"
	  SID			  14
	  Position		  [140, 30, 190, 70]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  Gain			  "2^-30"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  Port {
	    PortNumber		    1
	    TestPoint		    on
	    RTWStorageClass	    "Auto"
	    DataLogging		    on
	    DataLoggingNameMode	    "Custom"
	    DataLoggingName	    "a2"
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  15
	  Position		  [215, 43, 245, 57]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Data Type Conversion1"
	  SrcPort		  1
	  DstBlock		  "Gain1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion1"
	  DstPort		  1
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "Gain1"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem2"
      SID		      123
      Ports		      [1, 1]
      Position		      [1385, 570, 1425, 630]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Subsystem2"
	Location		[734, 617, 2104, 827]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  124
	  Position		  [25, 88, 55, 102]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Difference"
	  SID			  125
	  Ports			  [1, 1]
	  Position		  [895, 82, 955, 118]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ICPrevInput		  "0.0"
	  OutMin		  "[]"
	  OutMax		  "[]"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  "Floor"
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Difference1"
	  SID			  126
	  Ports			  [1, 1]
	  Position		  [1005, 82, 1065, 118]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ICPrevInput		  "0.0"
	  OutMin		  "[]"
	  OutMax		  "[]"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  "Floor"
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Difference2"
	  SID			  127
	  Ports			  [1, 1]
	  Position		  [1120, 82, 1180, 118]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ICPrevInput		  "0.0"
	  OutMin		  "[]"
	  OutMax		  "[]"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  "Floor"
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Difference3"
	  SID			  128
	  Ports			  [1, 1]
	  Position		  [1230, 82, 1290, 118]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ICPrevInput		  "0.0"
	  OutMin		  "[]"
	  OutMax		  "[]"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  "Floor"
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsample"
	  SID			  129
	  Ports			  [1, 1]
	  Position		  [795, 28, 830, 62]
	  LibraryVersion	  "1.673"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "0"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay1"
	  SID			  130
	  Ports			  [1, 1]
	  Position		  [325, 108, 360, 142]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay2"
	  SID			  131
	  Ports			  [1, 1]
	  Position		  [160, 108, 195, 142]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay3"
	  SID			  132
	  Ports			  [1, 1]
	  Position		  [720, 108, 755, 142]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay4"
	  SID			  133
	  Ports			  [1, 1]
	  Position		  [555, 108, 590, 142]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  SID			  134
	  Ports			  [2, 1]
	  Position		  [90, 75, 130, 115]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum3"
	  SID			  135
	  Ports			  [2, 1]
	  Position		  [255, 75, 295, 115]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum4"
	  SID			  136
	  Ports			  [2, 1]
	  Position		  [485, 75, 525, 115]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum5"
	  SID			  137
	  Ports			  [2, 1]
	  Position		  [650, 75, 690, 115]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  138
	  Position		  [1315, 93, 1345, 107]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  Points		  [0, 20]
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Integer Delay2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Sum3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Integer Delay2"
	  SrcPort		  1
	  Points		  [20, 0; 0, 60; -110, 0]
	  DstBlock		  "Sum1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum3"
	  SrcPort		  1
	  Points		  [0, 15]
	  Branch {
	    Points		    [0, 15]
	    DstBlock		    "Integer Delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Sum4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Integer Delay1"
	  SrcPort		  1
	  Points		  [20, 0; 0, 60; -110, 0]
	  DstBlock		  "Sum3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum4"
	  SrcPort		  1
	  Points		  [0, 20]
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Integer Delay4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Sum5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Integer Delay4"
	  SrcPort		  1
	  Points		  [20, 0; 0, 60; -110, 0]
	  DstBlock		  "Sum4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum5"
	  SrcPort		  1
	  Points		  [0, 5]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Integer Delay3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -55]
	    DstBlock		    "Downsample"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Integer Delay3"
	  SrcPort		  1
	  Points		  [20, 0; 0, 60; -110, 0]
	  DstBlock		  "Sum5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Difference"
	  SrcPort		  1
	  DstBlock		  "Difference1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Difference1"
	  SrcPort		  1
	  DstBlock		  "Difference2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Difference2"
	  SrcPort		  1
	  DstBlock		  "Difference3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsample"
	  SrcPort		  1
	  Points		  [20, 0; 0, 55]
	  DstBlock		  "Difference"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Difference3"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem3"
      SID		      139
      Ports		      [1, 1]
      Position		      [1515, 570, 1555, 630]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Subsystem3"
	Location		[734, 617, 2104, 827]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  140
	  Position		  [25, 88, 55, 102]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Difference"
	  SID			  141
	  Ports			  [1, 1]
	  Position		  [895, 82, 955, 118]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ICPrevInput		  "0.0"
	  OutMin		  "[]"
	  OutMax		  "[]"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  "Floor"
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Difference1"
	  SID			  142
	  Ports			  [1, 1]
	  Position		  [1005, 82, 1065, 118]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ICPrevInput		  "0.0"
	  OutMin		  "[]"
	  OutMax		  "[]"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  "Floor"
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Difference2"
	  SID			  143
	  Ports			  [1, 1]
	  Position		  [1120, 82, 1180, 118]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ICPrevInput		  "0.0"
	  OutMin		  "[]"
	  OutMax		  "[]"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  "Floor"
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Difference3"
	  SID			  144
	  Ports			  [1, 1]
	  Position		  [1230, 82, 1290, 118]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ICPrevInput		  "0.0"
	  OutMin		  "[]"
	  OutMax		  "[]"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  "Floor"
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsample"
	  SID			  145
	  Ports			  [1, 1]
	  Position		  [795, 28, 830, 62]
	  LibraryVersion	  "1.673"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "0"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay1"
	  SID			  146
	  Ports			  [1, 1]
	  Position		  [325, 108, 360, 142]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay2"
	  SID			  147
	  Ports			  [1, 1]
	  Position		  [160, 108, 195, 142]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay3"
	  SID			  148
	  Ports			  [1, 1]
	  Position		  [720, 108, 755, 142]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay4"
	  SID			  149
	  Ports			  [1, 1]
	  Position		  [555, 108, 590, 142]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  SID			  150
	  Ports			  [2, 1]
	  Position		  [90, 75, 130, 115]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum3"
	  SID			  151
	  Ports			  [2, 1]
	  Position		  [255, 75, 295, 115]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum4"
	  SID			  152
	  Ports			  [2, 1]
	  Position		  [485, 75, 525, 115]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum5"
	  SID			  153
	  Ports			  [2, 1]
	  Position		  [650, 75, 690, 115]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  154
	  Position		  [1315, 93, 1345, 107]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  Points		  [0, 20]
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Integer Delay2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Sum3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Integer Delay2"
	  SrcPort		  1
	  Points		  [20, 0; 0, 60; -110, 0]
	  DstBlock		  "Sum1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum3"
	  SrcPort		  1
	  Points		  [0, 15]
	  Branch {
	    Points		    [0, 15]
	    DstBlock		    "Integer Delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Sum4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Integer Delay1"
	  SrcPort		  1
	  Points		  [20, 0; 0, 60; -110, 0]
	  DstBlock		  "Sum3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum4"
	  SrcPort		  1
	  Points		  [0, 20]
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Integer Delay4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Sum5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Integer Delay4"
	  SrcPort		  1
	  Points		  [20, 0; 0, 60; -110, 0]
	  DstBlock		  "Sum4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum5"
	  SrcPort		  1
	  Points		  [0, 5]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Integer Delay3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -55]
	    DstBlock		    "Downsample"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Integer Delay3"
	  SrcPort		  1
	  Points		  [20, 0; 0, 60; -110, 0]
	  DstBlock		  "Sum5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Difference"
	  SrcPort		  1
	  DstBlock		  "Difference1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Difference1"
	  SrcPort		  1
	  DstBlock		  "Difference2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Difference2"
	  SrcPort		  1
	  DstBlock		  "Difference3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsample"
	  SrcPort		  1
	  Points		  [20, 0; 0, 55]
	  DstBlock		  "Difference"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Difference3"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Sum
      Name		      "Sum"
      SID		      16
      Ports		      [2, 1]
      Position		      [290, 135, 320, 165]
      ShowName		      off
      IconShape		      "round"
      Inputs		      "|+-"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      Port {
	PortNumber		1
	TestPoint		on
	RTWStorageClass		"Auto"
	DataLogging		on
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Sum
      Name		      "Sum1"
      SID		      180
      Ports		      [2, 1]
      Position		      [1955, 670, 1975, 690]
      ShowName		      off
      IconShape		      "round"
      Inputs		      "+-"
      InputSameDT	      off
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      RndMeth		      "Nearest"
    }
    Block {
      BlockType		      Sum
      Name		      "Sum2"
      SID		      17
      Ports		      [2, 1]
      Position		      [1100, 100, 1120, 120]
      ShowName		      off
      IconShape		      "round"
      Inputs		      "+-"
      InputSameDT	      off
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      RndMeth		      "Nearest"
      Port {
	PortNumber		1
	Name			"Error"
	TestPoint		on
	RTWStorageClass		"Auto"
	DataLogging		on
	DataLoggingNameMode	"SignalName"
      }
    }
    Line {
      SrcBlock		      "1-Bit\nquantizer"
      SrcPort		      1
      Points		      [10, 0; 0, -25; 15, 0]
      Branch {
	DstBlock		"Rate Transition"
	DstPort			1
      }
      Branch {
	Points			[0, 335]
	DstBlock		"Scope2"
	DstPort			4
      }
    }
    Line {
      SrcBlock		      "Sum"
      SrcPort		      1
      Points		      [30, 0]
      Branch {
	DstBlock		"Integrator"
	DstPort			1
      }
      Branch {
	Points			[0, 300]
	DstBlock		"Scope2"
	DstPort			2
      }
    }
    Line {
      Name		      "Analog Input"
      SrcBlock		      "Gain"
      SrcPort		      1
      Points		      [20, 0]
      Branch {
	Points			[0, -80]
	DstBlock		"Multistage CIC\nProcessing Delay"
	DstPort			1
      }
      Branch {
	Labels			[1, 1]
	Points			[15, 0]
	Branch {
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Branch {
	  Labels		  [0, 0]
	  Points		  [0, 295]
	  DstBlock		  "Scope2"
	  DstPort		  1
	}
      }
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "Data Type Conversion"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	Points			[0, 315]
	DstBlock		"Scope4"
	DstPort			2
      }
      Branch {
	Points			[70, 0]
	DstBlock		"CIC\nDecimation"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "CIC\nDecimation"
      SrcPort		      1
      Points		      [0, -20]
      DstBlock		      "Subsystem1"
      DstPort		      1
    }
    Line {
      Name		      "Error"
      Labels		      [-1, 0]
      SrcBlock		      "Sum2"
      SrcPort		      1
      Points		      [15, 0; 0, 95]
      DstBlock		      "Scope1"
      DstPort		      3
    }
    Line {
      Name		      "Analog Input(Delayed)"
      Labels		      [1, 0]
      SrcBlock		      "Multistage CIC\nProcessing Delay"
      SrcPort		      1
      Points		      [185, 0]
      Branch {
	DstBlock		"Sum2"
	DstPort			1
      }
      Branch {
	Points			[45, 0; 0, 65]
	DstBlock		"Scope1"
	DstPort			1
      }
    }
    Line {
      Name		      "CIC Digitized\nApproximation"
      Labels		      [0, 0]
      SrcBlock		      "Subsystem1"
      SrcPort		      1
      Points		      [70, 0]
      Branch {
	DstBlock		"Sum2"
	DstPort			2
      }
      Branch {
	Points			[70, 0; 0, 20]
	DstBlock		"Scope1"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Rate Transition"
      SrcPort		      1
      Points		      [20, 0; 0, 70]
      Branch {
	Labels			[1, 0]
	Points			[15, 0]
	DstBlock		"Data Type Conversion"
	DstPort			1
      }
      Branch {
	Points			[0, 255]
	Branch {
	  Points		  [0, 5]
	  DstBlock		  "Scope4"
	  DstPort		  1
	}
	Branch {
	  Labels		  [0, 0]
	  Points		  [0, 105]
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Subsystem"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 170]
	    DstBlock		    "CIC"
	    DstPort		    1
	  }
	}
      }
      Branch {
	Points			[-95, 0]
	Branch {
	  Labels		  [1, 0]
	  Points		  [-260, 0]
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Branch {
	  DstBlock		  "Scope2"
	  DstPort		  5
	}
      }
    }
    Line {
      SrcBlock		      "Sine Wave"
      SrcPort		      1
      Points		      [0, -135]
      DstBlock		      "Analog\nButterworth\nLP Filter"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Analog\nButterworth\nLP Filter"
      SrcPort		      1
      Points		      [0, 80]
      DstBlock		      "Gain"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Integrator"
      SrcPort		      1
      Points		      [35, 0]
      Branch {
	DstBlock		"1-Bit\nquantizer"
	DstPort			1
      }
      Branch {
	Points			[0, 305]
	DstBlock		"Scope2"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "Subsystem"
      SrcPort		      1
      Points		      [5, 0; 0, 35]
      DstBlock		      "Subsystem2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Subsystem2"
      SrcPort		      1
      DstBlock		      "Subsystem3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CIC"
      SrcPort		      1
      Points		      [5, 0; 0, 25]
      DstBlock		      "CIC1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CIC1"
      SrcPort		      1
      Points		      [20, 0; 0, -10]
      DstBlock		      "CIC2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CIC2"
      SrcPort		      1
      Points		      [285, 0; 0, -135; 185, 0]
      Branch {
	Points			[0, 100]
	DstBlock		"Sum1"
	DstPort			2
      }
      Branch {
	Points			[20, 0]
	Branch {
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, -70; 155, 0; 0, 25; 75, 0]
	  Branch {
	    Points		    [10, 0]
	  }
	  Branch {
	    Points		    [0, -5]
	    DstBlock		    "Spectrum\nScope1"
	    DstPort		    1
	  }
	}
      }
    }
    Line {
      SrcBlock		      "Subsystem3"
      SrcPort		      1
      Points		      [25, 0; 0, -125]
      DstBlock		      "Gain1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Sum1"
      SrcPort		      1
      Points		      [25, 0; 0, -65]
      DstBlock		      "Scope"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Multistage CIC\nProcessing Delay1"
      SrcPort		      1
      Points		      [30, 0; 0, 145]
      Branch {
	Points			[0, 70]
	DstBlock		"Sum1"
	DstPort			1
      }
      Branch {
	Points			[0, 10]
	DstBlock		"Scope"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gain1"
      SrcPort		      1
      Points		      [110, 0; 0, -35; 85, 0]
      Branch {
	DstBlock		"Multistage CIC\nProcessing Delay1"
	DstPort			1
      }
      Branch {
	Points			[0, -125; 160, 0; 0, 115]
	DstBlock		"Spectrum\nScope2"
	DstPort			1
      }
    }
    Annotation {
      Name		      "Sigma-Delta A/D Conversion"
      Position		      [578, 23]
      FontName		      "Arial"
      FontSize		      16
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "(fixed-point version)"
      Position		      [569, 47]
      FontName		      "Arial"
      FontSize		      12
    }
    Annotation {
      Position		      [620, 156]
    }
    Annotation {
      Name		      "My crappy cic aproixmation"
      Position		      [1282, 830]
    }
    Annotation {
      Name		      "correct cic"
      Position		      [1331, 502]
    }
    Annotation {
      Name		      "Copyright 2003-2009 The MathWorks, Inc."
      Position		      [266, 346]
    }
    Annotation {
      Name		      "Oversampled Sigma-Delta A/D Converter\nApproximation loop runs at 512 kHz.\nDecimation by 64 yields"
      " final 8 kHz A/D rate."
      Position		      [290, 281]
      BackgroundColor	      "cyan"
      FontSize		      12
    }
  }
}
MatData {
  NumRecords		  3
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    ,     8    (    !          %    \"                0         0          "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    ,     8    (    !          %    \"                0         0          "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    @ ,   8    (     @         %    \"     $    !     0         %  0 %@    $   !\"    9FEL="
    "&5R0V]N<W1R=6-T;W(      &9I;'1E<D-O;G-T<G5C=&]R07)G<P!F=G1O;VP                             #@   $     &    \"     "
    "0         !0    @    !    #@    $         $     X   !M9FEL=\"YC:6-D96-I;0  #@   ' \"   &    \"     $         !0   "
    " @    !    \"     $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           !0"
    "0 X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@  "
    "       %    \"     $    !     0         )    \"            !1 #@   (     &    \"     8         !0    @    !    \"@"
    "    $         \"0   %            ! 0        #Y         .$         T0        #!         ,$         P0        #!    "
    "     ,$         P0 X    X    !@    @    &          4    (     0    $    !          D    (               .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            #! #@   #@    &    \"     8         !0  "
    "  @    !     0    $         \"0    @               X    X    !@    @    &          4    (     0    $    !         "
    " D    (            \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"            / _"
  }
}
