DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I0"
duLibraryName "Poetic"
duName "BLDCController"
elements [
]
mwi 0
uid 21175,0
)
(Instance
name "I2"
duLibraryName "Gates"
duName "logic1"
elements [
]
mwi 0
uid 21319,0
)
(Instance
name "I1"
duLibraryName "Poetic"
duName "SimplePoeticDcMotor"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "pidBitNb"
type "positive"
value "12"
)
(GiElement
name "adcBitNb"
type "positive"
value "12"
)
(GiElement
name "dacBitNb"
type "positive"
value "8"
)
(GiElement
name "dacChBitNb"
type "positive"
value "2"
)
(GiElement
name "dacOpBitNb"
type "positive"
value "2"
)
(GiElement
name "uartBitNb"
type "positive"
value "8"
)
(GiElement
name "uartTxFifo"
type "positive"
value "8"
)
(GiElement
name "uartRxFifo"
type "positive"
value "8"
)
(GiElement
name "fpgaFrequency"
type "integer"
value "100000000"
)
(GiElement
name "dacFrequency"
type "integer"
value "40000000"
)
(GiElement
name "adcFrequency"
type "integer"
value "20000000"
)
(GiElement
name "pwmBitNb"
type "positive"
value "12"
)
(GiElement
name "clockDividerBitNb"
type "positive"
value "30"
)
(GiElement
name "uartUpdateFrequency"
type "integer"
value "1"
)
(GiElement
name "ledFrequency"
type "integer"
value "1"
)
(GiElement
name "uartBaudRateDivide"
type "integer"
value "10417"
)
]
mwi 0
uid 21828,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "asm_file"
value "beamer.asm"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic"
)
(vvPair
variable "d_logical"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic"
)
(vvPair
variable "date"
value "12.08.2021"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "12"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "poetic"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "jeann"
)
(vvPair
variable "graphical_source_date"
value "12.08.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "DESKTOP-V46KISN"
)
(vvPair
variable "graphical_source_time"
value "15:59:28"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-V46KISN"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Poetic"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Poetic"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/../Board/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "library_downstream_SvAssistantInvoke"
value "$HDS_PROJECT_DIR/../Board/svassistant"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "poetic"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_AsmPath"
value "$HEI_LIBS_DIR/NanoBlaze/hdl"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME/modeltech/bin"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:59:28"
)
(vvPair
variable "unit"
value "poetic"
)
(vvPair
variable "user"
value "jeann"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 83,0
optionalChildren [
*1 (Grouping
uid 51,0
optionalChildren [
*2 (CommentText
uid 53,0
shape (Rectangle
uid 54,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,74000,36000,75000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 55,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "19200,74500,19200,74500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 56,0
shape (Rectangle
uid 57,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,70000,40000,71000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 58,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,70500,36200,70500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 59,0
shape (Rectangle
uid 60,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,72000,36000,73000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 61,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "19200,72500,19200,72500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 62,0
shape (Rectangle
uid 63,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "15000,72000,19000,73000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 64,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "15200,72500,15200,72500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 65,0
shape (Rectangle
uid 66,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,71000,56000,75000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 67,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,71200,50300,72400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*7 (CommentText
uid 68,0
shape (Rectangle
uid 69,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,70000,56000,71000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 70,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,70500,40200,70500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 71,0
shape (Rectangle
uid 72,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "15000,70000,36000,72000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 73,0
va (VaSet
fg "32768,0,0"
)
xt "20350,70400,30650,71600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 74,0
shape (Rectangle
uid 75,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "15000,73000,19000,74000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 76,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "15200,73500,15200,73500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 77,0
shape (Rectangle
uid 78,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "15000,74000,19000,75000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 79,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "15200,74500,15200,74500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 80,0
shape (Rectangle
uid 81,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,73000,36000,74000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 82,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "19200,73500,19200,73500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 52,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "15000,70000,56000,75000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 19599,0
lang 11
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 45
suid 361,0
)
declText (MLText
uid 19600,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,52000,11300,53000"
st "ADC_SCLK      : std_ulogic
"
)
)
*13 (PortIoOut
uid 19601,0
shape (CompositeShape
uid 19602,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19603,0
sl 0
ro 90
xt "225000,-37375,226500,-36625"
)
(Line
uid 19604,0
sl 0
ro 90
xt "226500,-37000,227000,-37000"
pts [
"227000,-37000"
"226500,-37000"
]
)
]
)
tg (WTG
uid 19605,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19606,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "213900,-37700,224000,-36300"
st "ADC_CH0_CS"
ju 2
blo "224000,-36500"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 19613,0
lang 11
decl (Decl
n "ADC_CH0_CS"
t "std_ulogic"
o 25
suid 321,0
)
declText (MLText
uid 19614,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,32000,11900,33000"
st "ADC_CH0_CS    : std_ulogic
"
)
)
*15 (PortIoIn
uid 19615,0
shape (CompositeShape
uid 19616,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19617,0
sl 0
ro 270
xt "225000,-41375,226500,-40625"
)
(Line
uid 19618,0
sl 0
ro 270
xt "226500,-41000,227000,-41000"
pts [
"226500,-41000"
"227000,-41000"
]
)
]
)
tg (WTG
uid 19619,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19620,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "212900,-41500,224000,-40100"
st "ADC_CH0_SDO"
ju 2
blo "224000,-40300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 19627,0
lang 11
decl (Decl
n "ADC_CH0_SDO"
t "std_ulogic"
o 1
suid 322,0
)
declText (MLText
uid 19628,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,8000,12200,9000"
st "ADC_CH0_SDO   : std_ulogic
"
)
)
*17 (PortIoOut
uid 19629,0
shape (CompositeShape
uid 19630,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19631,0
sl 0
ro 270
xt "348500,-102375,350000,-101625"
)
(Line
uid 19632,0
sl 0
ro 270
xt "348000,-102000,348500,-102000"
pts [
"348000,-102000"
"348500,-102000"
]
)
]
)
tg (WTG
uid 19633,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19634,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-102500,361900,-101100"
st "ADC_CH10_CS"
blo "351000,-101300"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 19641,0
lang 11
decl (Decl
n "ADC_CH10_CS"
t "std_ulogic"
o 26
suid 323,0
)
declText (MLText
uid 19642,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,33000,12100,34000"
st "ADC_CH10_CS   : std_ulogic
"
)
)
*19 (PortIoIn
uid 19643,0
shape (CompositeShape
uid 19644,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19645,0
sl 0
ro 270
xt "134000,-20375,135500,-19625"
)
(Line
uid 19646,0
sl 0
ro 270
xt "135500,-20000,136000,-20000"
pts [
"135500,-20000"
"136000,-20000"
]
)
]
)
tg (WTG
uid 19647,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19648,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "121100,-20500,133000,-19100"
st "ADC_CH10_SDO"
ju 2
blo "133000,-19300"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 19655,0
lang 11
decl (Decl
n "ADC_CH10_SDO"
t "std_ulogic"
o 2
suid 324,0
)
declText (MLText
uid 19656,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,9000,12400,10000"
st "ADC_CH10_SDO  : std_ulogic
"
)
)
*21 (PortIoOut
uid 19657,0
shape (CompositeShape
uid 19658,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19659,0
sl 0
ro 270
xt "348500,-100375,350000,-99625"
)
(Line
uid 19660,0
sl 0
ro 270
xt "348000,-100000,348500,-100000"
pts [
"348000,-100000"
"348500,-100000"
]
)
]
)
tg (WTG
uid 19661,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19662,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-100500,361900,-99100"
st "ADC_CH11_CS"
blo "351000,-99300"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 19669,0
lang 11
decl (Decl
n "ADC_CH11_CS"
t "std_ulogic"
o 27
suid 325,0
)
declText (MLText
uid 19670,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,34000,12100,35000"
st "ADC_CH11_CS   : std_ulogic
"
)
)
*23 (PortIoIn
uid 19671,0
shape (CompositeShape
uid 19672,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19673,0
sl 0
ro 270
xt "134000,-18375,135500,-17625"
)
(Line
uid 19674,0
sl 0
ro 270
xt "135500,-18000,136000,-18000"
pts [
"135500,-18000"
"136000,-18000"
]
)
]
)
tg (WTG
uid 19675,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19676,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "121100,-18500,133000,-17100"
st "ADC_CH11_SDO"
ju 2
blo "133000,-17300"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 19683,0
lang 11
decl (Decl
n "ADC_CH11_SDO"
t "std_ulogic"
o 3
suid 326,0
)
declText (MLText
uid 19684,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,10000,12400,11000"
st "ADC_CH11_SDO  : std_ulogic
"
)
)
*25 (PortIoOut
uid 19685,0
shape (CompositeShape
uid 19686,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19687,0
sl 0
ro 270
xt "348500,-98375,350000,-97625"
)
(Line
uid 19688,0
sl 0
ro 270
xt "348000,-98000,348500,-98000"
pts [
"348000,-98000"
"348500,-98000"
]
)
]
)
tg (WTG
uid 19689,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19690,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-98500,361900,-97100"
st "ADC_CH12_CS"
blo "351000,-97300"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 19697,0
lang 11
decl (Decl
n "ADC_CH12_CS"
t "std_ulogic"
o 28
suid 327,0
)
declText (MLText
uid 19698,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,35000,12100,36000"
st "ADC_CH12_CS   : std_ulogic
"
)
)
*27 (PortIoIn
uid 19699,0
shape (CompositeShape
uid 19700,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19701,0
sl 0
ro 270
xt "134000,-16375,135500,-15625"
)
(Line
uid 19702,0
sl 0
ro 270
xt "135500,-16000,136000,-16000"
pts [
"135500,-16000"
"136000,-16000"
]
)
]
)
tg (WTG
uid 19703,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19704,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "121100,-16500,133000,-15100"
st "ADC_CH12_SDO"
ju 2
blo "133000,-15300"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 19711,0
lang 11
decl (Decl
n "ADC_CH12_SDO"
t "std_ulogic"
o 4
suid 328,0
)
declText (MLText
uid 19712,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,11000,12400,12000"
st "ADC_CH12_SDO  : std_ulogic
"
)
)
*29 (PortIoOut
uid 19713,0
shape (CompositeShape
uid 19714,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19715,0
sl 0
ro 270
xt "348500,-96375,350000,-95625"
)
(Line
uid 19716,0
sl 0
ro 270
xt "348000,-96000,348500,-96000"
pts [
"348000,-96000"
"348500,-96000"
]
)
]
)
tg (WTG
uid 19717,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19718,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-96500,361900,-95100"
st "ADC_CH13_CS"
blo "351000,-95300"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 19725,0
lang 11
decl (Decl
n "ADC_CH13_CS"
t "std_ulogic"
o 29
suid 329,0
)
declText (MLText
uid 19726,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,36000,12100,37000"
st "ADC_CH13_CS   : std_ulogic
"
)
)
*31 (PortIoIn
uid 19727,0
shape (CompositeShape
uid 19728,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19729,0
sl 0
ro 270
xt "134000,-14375,135500,-13625"
)
(Line
uid 19730,0
sl 0
ro 270
xt "135500,-14000,136000,-14000"
pts [
"135500,-14000"
"136000,-14000"
]
)
]
)
tg (WTG
uid 19731,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19732,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "121100,-14500,133000,-13100"
st "ADC_CH13_SDO"
ju 2
blo "133000,-13300"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 19739,0
lang 11
decl (Decl
n "ADC_CH13_SDO"
t "std_ulogic"
o 5
suid 330,0
)
declText (MLText
uid 19740,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,12000,12400,13000"
st "ADC_CH13_SDO  : std_ulogic
"
)
)
*33 (PortIoOut
uid 19741,0
shape (CompositeShape
uid 19742,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19743,0
sl 0
ro 270
xt "348500,-94375,350000,-93625"
)
(Line
uid 19744,0
sl 0
ro 270
xt "348000,-94000,348500,-94000"
pts [
"348000,-94000"
"348500,-94000"
]
)
]
)
tg (WTG
uid 19745,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19746,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-94500,361900,-93100"
st "ADC_CH14_CS"
blo "351000,-93300"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 19753,0
lang 11
decl (Decl
n "ADC_CH14_CS"
t "std_ulogic"
o 30
suid 331,0
)
declText (MLText
uid 19754,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,37000,12100,38000"
st "ADC_CH14_CS   : std_ulogic
"
)
)
*35 (PortIoIn
uid 19755,0
shape (CompositeShape
uid 19756,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19757,0
sl 0
ro 270
xt "134000,-12375,135500,-11625"
)
(Line
uid 19758,0
sl 0
ro 270
xt "135500,-12000,136000,-12000"
pts [
"135500,-12000"
"136000,-12000"
]
)
]
)
tg (WTG
uid 19759,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19760,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "121100,-12500,133000,-11100"
st "ADC_CH14_SDO"
ju 2
blo "133000,-11300"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 19767,0
lang 11
decl (Decl
n "ADC_CH14_SDO"
t "std_ulogic"
o 6
suid 332,0
)
declText (MLText
uid 19768,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,13000,12400,14000"
st "ADC_CH14_SDO  : std_ulogic
"
)
)
*37 (PortIoOut
uid 19769,0
shape (CompositeShape
uid 19770,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19771,0
sl 0
ro 270
xt "348500,-92375,350000,-91625"
)
(Line
uid 19772,0
sl 0
ro 270
xt "348000,-92000,348500,-92000"
pts [
"348000,-92000"
"348500,-92000"
]
)
]
)
tg (WTG
uid 19773,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19774,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-92500,361900,-91100"
st "ADC_CH15_CS"
blo "351000,-91300"
tm "WireNameMgr"
)
)
)
*38 (Net
uid 19781,0
lang 11
decl (Decl
n "ADC_CH15_CS"
t "std_ulogic"
o 31
suid 333,0
)
declText (MLText
uid 19782,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,38000,12100,39000"
st "ADC_CH15_CS   : std_ulogic
"
)
)
*39 (PortIoIn
uid 19783,0
shape (CompositeShape
uid 19784,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19785,0
sl 0
ro 270
xt "134000,-10375,135500,-9625"
)
(Line
uid 19786,0
sl 0
ro 270
xt "135500,-10000,136000,-10000"
pts [
"135500,-10000"
"136000,-10000"
]
)
]
)
tg (WTG
uid 19787,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19788,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "121100,-10500,133000,-9100"
st "ADC_CH15_SDO"
ju 2
blo "133000,-9300"
tm "WireNameMgr"
)
)
)
*40 (Net
uid 19795,0
lang 11
decl (Decl
n "ADC_CH15_SDO"
t "std_ulogic"
o 7
suid 334,0
)
declText (MLText
uid 19796,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,14000,12400,15000"
st "ADC_CH15_SDO  : std_ulogic
"
)
)
*41 (PortIoOut
uid 19797,0
shape (CompositeShape
uid 19798,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19799,0
sl 0
ro 270
xt "348500,-90375,350000,-89625"
)
(Line
uid 19800,0
sl 0
ro 270
xt "348000,-90000,348500,-90000"
pts [
"348000,-90000"
"348500,-90000"
]
)
]
)
tg (WTG
uid 19801,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19802,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-90500,361900,-89100"
st "ADC_CH16_CS"
blo "351000,-89300"
tm "WireNameMgr"
)
)
)
*42 (Net
uid 19809,0
lang 11
decl (Decl
n "ADC_CH16_CS"
t "std_ulogic"
o 32
suid 335,0
)
declText (MLText
uid 19810,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,39000,12100,40000"
st "ADC_CH16_CS   : std_ulogic
"
)
)
*43 (PortIoIn
uid 19811,0
shape (CompositeShape
uid 19812,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19813,0
sl 0
ro 270
xt "134000,-8375,135500,-7625"
)
(Line
uid 19814,0
sl 0
ro 270
xt "135500,-8000,136000,-8000"
pts [
"135500,-8000"
"136000,-8000"
]
)
]
)
tg (WTG
uid 19815,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19816,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "121100,-8500,133000,-7100"
st "ADC_CH16_SDO"
ju 2
blo "133000,-7300"
tm "WireNameMgr"
)
)
)
*44 (Net
uid 19823,0
lang 11
decl (Decl
n "ADC_CH16_SDO"
t "std_ulogic"
o 8
suid 336,0
)
declText (MLText
uid 19824,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,15000,12400,16000"
st "ADC_CH16_SDO  : std_ulogic
"
)
)
*45 (PortIoOut
uid 19825,0
shape (CompositeShape
uid 19826,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19827,0
sl 0
ro 270
xt "348500,-88375,350000,-87625"
)
(Line
uid 19828,0
sl 0
ro 270
xt "348000,-88000,348500,-88000"
pts [
"348000,-88000"
"348500,-88000"
]
)
]
)
tg (WTG
uid 19829,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19830,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-88500,361900,-87100"
st "ADC_CH17_CS"
blo "351000,-87300"
tm "WireNameMgr"
)
)
)
*46 (Net
uid 19837,0
lang 11
decl (Decl
n "ADC_CH17_CS"
t "std_ulogic"
o 33
suid 337,0
)
declText (MLText
uid 19838,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,40000,12100,41000"
st "ADC_CH17_CS   : std_ulogic
"
)
)
*47 (PortIoIn
uid 19839,0
shape (CompositeShape
uid 19840,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19841,0
sl 0
ro 270
xt "134000,-6375,135500,-5625"
)
(Line
uid 19842,0
sl 0
ro 270
xt "135500,-6000,136000,-6000"
pts [
"135500,-6000"
"136000,-6000"
]
)
]
)
tg (WTG
uid 19843,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19844,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "121100,-6500,133000,-5100"
st "ADC_CH17_SDO"
ju 2
blo "133000,-5300"
tm "WireNameMgr"
)
)
)
*48 (Net
uid 19851,0
lang 11
decl (Decl
n "ADC_CH17_SDO"
t "std_ulogic"
o 9
suid 338,0
)
declText (MLText
uid 19852,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,16000,12400,17000"
st "ADC_CH17_SDO  : std_ulogic
"
)
)
*49 (PortIoOut
uid 19853,0
shape (CompositeShape
uid 19854,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19855,0
sl 0
ro 270
xt "348500,-86375,350000,-85625"
)
(Line
uid 19856,0
sl 0
ro 270
xt "348000,-86000,348500,-86000"
pts [
"348000,-86000"
"348500,-86000"
]
)
]
)
tg (WTG
uid 19857,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19858,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-86500,361900,-85100"
st "ADC_CH18_CS"
blo "351000,-85300"
tm "WireNameMgr"
)
)
)
*50 (Net
uid 19865,0
lang 11
decl (Decl
n "ADC_CH18_CS"
t "std_ulogic"
o 34
suid 339,0
)
declText (MLText
uid 19866,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,41000,12100,42000"
st "ADC_CH18_CS   : std_ulogic
"
)
)
*51 (PortIoIn
uid 19867,0
shape (CompositeShape
uid 19868,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19869,0
sl 0
ro 270
xt "134000,-4375,135500,-3625"
)
(Line
uid 19870,0
sl 0
ro 270
xt "135500,-4000,136000,-4000"
pts [
"135500,-4000"
"136000,-4000"
]
)
]
)
tg (WTG
uid 19871,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19872,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "121100,-4500,133000,-3100"
st "ADC_CH18_SDO"
ju 2
blo "133000,-3300"
tm "WireNameMgr"
)
)
)
*52 (Net
uid 19879,0
lang 11
decl (Decl
n "ADC_CH18_SDO"
t "std_ulogic"
o 10
suid 340,0
)
declText (MLText
uid 19880,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,17000,12400,18000"
st "ADC_CH18_SDO  : std_ulogic
"
)
)
*53 (PortIoOut
uid 19881,0
shape (CompositeShape
uid 19882,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19883,0
sl 0
ro 270
xt "348500,-84375,350000,-83625"
)
(Line
uid 19884,0
sl 0
ro 270
xt "348000,-84000,348500,-84000"
pts [
"348000,-84000"
"348500,-84000"
]
)
]
)
tg (WTG
uid 19885,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19886,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-84500,361900,-83100"
st "ADC_CH19_CS"
blo "351000,-83300"
tm "WireNameMgr"
)
)
)
*54 (Net
uid 19893,0
lang 11
decl (Decl
n "ADC_CH19_CS"
t "std_ulogic"
o 35
suid 341,0
)
declText (MLText
uid 19894,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,42000,12100,43000"
st "ADC_CH19_CS   : std_ulogic
"
)
)
*55 (PortIoIn
uid 19895,0
shape (CompositeShape
uid 19896,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19897,0
sl 0
ro 270
xt "134000,-2375,135500,-1625"
)
(Line
uid 19898,0
sl 0
ro 270
xt "135500,-2000,136000,-2000"
pts [
"135500,-2000"
"136000,-2000"
]
)
]
)
tg (WTG
uid 19899,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19900,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "121100,-2500,133000,-1100"
st "ADC_CH19_SDO"
ju 2
blo "133000,-1300"
tm "WireNameMgr"
)
)
)
*56 (Net
uid 19907,0
lang 11
decl (Decl
n "ADC_CH19_SDO"
t "std_ulogic"
o 11
suid 342,0
)
declText (MLText
uid 19908,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,18000,12400,19000"
st "ADC_CH19_SDO  : std_ulogic
"
)
)
*57 (PortIoOut
uid 19909,0
shape (CompositeShape
uid 19910,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19911,0
sl 0
ro 270
xt "348500,-82375,350000,-81625"
)
(Line
uid 19912,0
sl 0
ro 270
xt "348000,-82000,348500,-82000"
pts [
"348000,-82000"
"348500,-82000"
]
)
]
)
tg (WTG
uid 19913,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19914,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-82500,361100,-81100"
st "ADC_CH1_CS"
blo "351000,-81300"
tm "WireNameMgr"
)
)
)
*58 (Net
uid 19921,0
lang 11
decl (Decl
n "ADC_CH1_CS"
t "std_ulogic"
o 36
suid 343,0
)
declText (MLText
uid 19922,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,43000,11900,44000"
st "ADC_CH1_CS    : std_ulogic
"
)
)
*59 (PortIoIn
uid 19923,0
shape (CompositeShape
uid 19924,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19925,0
sl 0
ro 270
xt "134000,-375,135500,375"
)
(Line
uid 19926,0
sl 0
ro 270
xt "135500,0,136000,0"
pts [
"135500,0"
"136000,0"
]
)
]
)
tg (WTG
uid 19927,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19928,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "121900,-500,133000,900"
st "ADC_CH1_SDO"
ju 2
blo "133000,700"
tm "WireNameMgr"
)
)
)
*60 (Net
uid 19935,0
lang 11
decl (Decl
n "ADC_CH1_SDO"
t "std_ulogic"
o 12
suid 344,0
)
declText (MLText
uid 19936,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,19000,12200,20000"
st "ADC_CH1_SDO   : std_ulogic
"
)
)
*61 (PortIoOut
uid 19937,0
shape (CompositeShape
uid 19938,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19939,0
sl 0
ro 270
xt "348500,-80375,350000,-79625"
)
(Line
uid 19940,0
sl 0
ro 270
xt "348000,-80000,348500,-80000"
pts [
"348000,-80000"
"348500,-80000"
]
)
]
)
tg (WTG
uid 19941,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19942,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-80500,361100,-79100"
st "ADC_CH2_CS"
blo "351000,-79300"
tm "WireNameMgr"
)
)
)
*62 (Net
uid 19949,0
lang 11
decl (Decl
n "ADC_CH2_CS"
t "std_ulogic"
o 37
suid 345,0
)
declText (MLText
uid 19950,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,44000,11900,45000"
st "ADC_CH2_CS    : std_ulogic
"
)
)
*63 (PortIoIn
uid 19951,0
shape (CompositeShape
uid 19952,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19953,0
sl 0
ro 270
xt "134000,1625,135500,2375"
)
(Line
uid 19954,0
sl 0
ro 270
xt "135500,2000,136000,2000"
pts [
"135500,2000"
"136000,2000"
]
)
]
)
tg (WTG
uid 19955,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19956,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "121900,1500,133000,2900"
st "ADC_CH2_SDO"
ju 2
blo "133000,2700"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 19963,0
lang 11
decl (Decl
n "ADC_CH2_SDO"
t "std_ulogic"
o 13
suid 346,0
)
declText (MLText
uid 19964,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,20000,12200,21000"
st "ADC_CH2_SDO   : std_ulogic
"
)
)
*65 (PortIoOut
uid 19965,0
shape (CompositeShape
uid 19966,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19967,0
sl 0
ro 270
xt "348500,-78375,350000,-77625"
)
(Line
uid 19968,0
sl 0
ro 270
xt "348000,-78000,348500,-78000"
pts [
"348000,-78000"
"348500,-78000"
]
)
]
)
tg (WTG
uid 19969,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19970,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-78500,361100,-77100"
st "ADC_CH3_CS"
blo "351000,-77300"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 19977,0
lang 11
decl (Decl
n "ADC_CH3_CS"
t "std_ulogic"
o 38
suid 347,0
)
declText (MLText
uid 19978,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,45000,11900,46000"
st "ADC_CH3_CS    : std_ulogic
"
)
)
*67 (PortIoIn
uid 19979,0
shape (CompositeShape
uid 19980,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19981,0
sl 0
ro 270
xt "134000,3625,135500,4375"
)
(Line
uid 19982,0
sl 0
ro 270
xt "135500,4000,136000,4000"
pts [
"135500,4000"
"136000,4000"
]
)
]
)
tg (WTG
uid 19983,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19984,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "121900,3500,133000,4900"
st "ADC_CH3_SDO"
ju 2
blo "133000,4700"
tm "WireNameMgr"
)
)
)
*68 (Net
uid 19991,0
lang 11
decl (Decl
n "ADC_CH3_SDO"
t "std_ulogic"
o 14
suid 348,0
)
declText (MLText
uid 19992,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,21000,12200,22000"
st "ADC_CH3_SDO   : std_ulogic
"
)
)
*69 (PortIoOut
uid 19993,0
shape (CompositeShape
uid 19994,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19995,0
sl 0
ro 270
xt "348500,-76375,350000,-75625"
)
(Line
uid 19996,0
sl 0
ro 270
xt "348000,-76000,348500,-76000"
pts [
"348000,-76000"
"348500,-76000"
]
)
]
)
tg (WTG
uid 19997,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19998,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-76500,361100,-75100"
st "ADC_CH4_CS"
blo "351000,-75300"
tm "WireNameMgr"
)
)
)
*70 (Net
uid 20005,0
lang 11
decl (Decl
n "ADC_CH4_CS"
t "std_ulogic"
o 39
suid 349,0
)
declText (MLText
uid 20006,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,46000,11900,47000"
st "ADC_CH4_CS    : std_ulogic
"
)
)
*71 (PortIoIn
uid 20007,0
shape (CompositeShape
uid 20008,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20009,0
sl 0
ro 270
xt "134000,5625,135500,6375"
)
(Line
uid 20010,0
sl 0
ro 270
xt "135500,6000,136000,6000"
pts [
"135500,6000"
"136000,6000"
]
)
]
)
tg (WTG
uid 20011,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20012,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "121900,5500,133000,6900"
st "ADC_CH4_SDO"
ju 2
blo "133000,6700"
tm "WireNameMgr"
)
)
)
*72 (Net
uid 20019,0
lang 11
decl (Decl
n "ADC_CH4_SDO"
t "std_ulogic"
o 15
suid 350,0
)
declText (MLText
uid 20020,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,22000,12200,23000"
st "ADC_CH4_SDO   : std_ulogic
"
)
)
*73 (PortIoOut
uid 20021,0
shape (CompositeShape
uid 20022,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20023,0
sl 0
ro 270
xt "348500,-74375,350000,-73625"
)
(Line
uid 20024,0
sl 0
ro 270
xt "348000,-74000,348500,-74000"
pts [
"348000,-74000"
"348500,-74000"
]
)
]
)
tg (WTG
uid 20025,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20026,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-74500,361100,-73100"
st "ADC_CH5_CS"
blo "351000,-73300"
tm "WireNameMgr"
)
)
)
*74 (Net
uid 20033,0
lang 11
decl (Decl
n "ADC_CH5_CS"
t "std_ulogic"
o 40
suid 351,0
)
declText (MLText
uid 20034,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,47000,11900,48000"
st "ADC_CH5_CS    : std_ulogic
"
)
)
*75 (PortIoIn
uid 20035,0
shape (CompositeShape
uid 20036,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20037,0
sl 0
ro 270
xt "134000,7625,135500,8375"
)
(Line
uid 20038,0
sl 0
ro 270
xt "135500,8000,136000,8000"
pts [
"135500,8000"
"136000,8000"
]
)
]
)
tg (WTG
uid 20039,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20040,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "121900,7500,133000,8900"
st "ADC_CH5_SDO"
ju 2
blo "133000,8700"
tm "WireNameMgr"
)
)
)
*76 (Net
uid 20047,0
lang 11
decl (Decl
n "ADC_CH5_SDO"
t "std_ulogic"
o 16
suid 352,0
)
declText (MLText
uid 20048,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,23000,12200,24000"
st "ADC_CH5_SDO   : std_ulogic
"
)
)
*77 (PortIoOut
uid 20049,0
shape (CompositeShape
uid 20050,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20051,0
sl 0
ro 270
xt "348500,-72375,350000,-71625"
)
(Line
uid 20052,0
sl 0
ro 270
xt "348000,-72000,348500,-72000"
pts [
"348000,-72000"
"348500,-72000"
]
)
]
)
tg (WTG
uid 20053,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20054,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-72500,361100,-71100"
st "ADC_CH6_CS"
blo "351000,-71300"
tm "WireNameMgr"
)
)
)
*78 (Net
uid 20061,0
lang 11
decl (Decl
n "ADC_CH6_CS"
t "std_ulogic"
o 41
suid 353,0
)
declText (MLText
uid 20062,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,48000,11900,49000"
st "ADC_CH6_CS    : std_ulogic
"
)
)
*79 (PortIoIn
uid 20063,0
shape (CompositeShape
uid 20064,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20065,0
sl 0
ro 270
xt "134000,9625,135500,10375"
)
(Line
uid 20066,0
sl 0
ro 270
xt "135500,10000,136000,10000"
pts [
"135500,10000"
"136000,10000"
]
)
]
)
tg (WTG
uid 20067,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20068,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "121900,9500,133000,10900"
st "ADC_CH6_SDO"
ju 2
blo "133000,10700"
tm "WireNameMgr"
)
)
)
*80 (Net
uid 20075,0
lang 11
decl (Decl
n "ADC_CH6_SDO"
t "std_ulogic"
o 17
suid 354,0
)
declText (MLText
uid 20076,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,24000,12200,25000"
st "ADC_CH6_SDO   : std_ulogic
"
)
)
*81 (PortIoOut
uid 20077,0
shape (CompositeShape
uid 20078,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20079,0
sl 0
ro 270
xt "348500,-70375,350000,-69625"
)
(Line
uid 20080,0
sl 0
ro 270
xt "348000,-70000,348500,-70000"
pts [
"348000,-70000"
"348500,-70000"
]
)
]
)
tg (WTG
uid 20081,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20082,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-70500,361100,-69100"
st "ADC_CH7_CS"
blo "351000,-69300"
tm "WireNameMgr"
)
)
)
*82 (Net
uid 20089,0
lang 11
decl (Decl
n "ADC_CH7_CS"
t "std_ulogic"
o 42
suid 355,0
)
declText (MLText
uid 20090,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,49000,11900,50000"
st "ADC_CH7_CS    : std_ulogic
"
)
)
*83 (PortIoIn
uid 20091,0
shape (CompositeShape
uid 20092,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20093,0
sl 0
ro 270
xt "134000,11625,135500,12375"
)
(Line
uid 20094,0
sl 0
ro 270
xt "135500,12000,136000,12000"
pts [
"135500,12000"
"136000,12000"
]
)
]
)
tg (WTG
uid 20095,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20096,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "121900,11500,133000,12900"
st "ADC_CH7_SDO"
ju 2
blo "133000,12700"
tm "WireNameMgr"
)
)
)
*84 (Net
uid 20103,0
lang 11
decl (Decl
n "ADC_CH7_SDO"
t "std_ulogic"
o 18
suid 356,0
)
declText (MLText
uid 20104,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,25000,12200,26000"
st "ADC_CH7_SDO   : std_ulogic
"
)
)
*85 (PortIoOut
uid 20105,0
shape (CompositeShape
uid 20106,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20107,0
sl 0
ro 270
xt "348500,-68375,350000,-67625"
)
(Line
uid 20108,0
sl 0
ro 270
xt "348000,-68000,348500,-68000"
pts [
"348000,-68000"
"348500,-68000"
]
)
]
)
tg (WTG
uid 20109,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20110,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-68500,361100,-67100"
st "ADC_CH8_CS"
blo "351000,-67300"
tm "WireNameMgr"
)
)
)
*86 (Net
uid 20117,0
lang 11
decl (Decl
n "ADC_CH8_CS"
t "std_ulogic"
o 43
suid 357,0
)
declText (MLText
uid 20118,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,50000,11900,51000"
st "ADC_CH8_CS    : std_ulogic
"
)
)
*87 (PortIoIn
uid 20119,0
shape (CompositeShape
uid 20120,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20121,0
sl 0
ro 270
xt "134000,13625,135500,14375"
)
(Line
uid 20122,0
sl 0
ro 270
xt "135500,14000,136000,14000"
pts [
"135500,14000"
"136000,14000"
]
)
]
)
tg (WTG
uid 20123,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20124,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "121900,13500,133000,14900"
st "ADC_CH8_SDO"
ju 2
blo "133000,14700"
tm "WireNameMgr"
)
)
)
*88 (Net
uid 20131,0
lang 11
decl (Decl
n "ADC_CH8_SDO"
t "std_ulogic"
o 19
suid 358,0
)
declText (MLText
uid 20132,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,26000,12200,27000"
st "ADC_CH8_SDO   : std_ulogic
"
)
)
*89 (PortIoOut
uid 20133,0
shape (CompositeShape
uid 20134,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20135,0
sl 0
ro 270
xt "348500,-66375,350000,-65625"
)
(Line
uid 20136,0
sl 0
ro 270
xt "348000,-66000,348500,-66000"
pts [
"348000,-66000"
"348500,-66000"
]
)
]
)
tg (WTG
uid 20137,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20138,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-66500,361100,-65100"
st "ADC_CH9_CS"
blo "351000,-65300"
tm "WireNameMgr"
)
)
)
*90 (Net
uid 20145,0
lang 11
decl (Decl
n "ADC_CH9_CS"
t "std_ulogic"
o 44
suid 359,0
)
declText (MLText
uid 20146,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,51000,11900,52000"
st "ADC_CH9_CS    : std_ulogic
"
)
)
*91 (PortIoIn
uid 20147,0
shape (CompositeShape
uid 20148,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20149,0
sl 0
ro 270
xt "134000,15625,135500,16375"
)
(Line
uid 20150,0
sl 0
ro 270
xt "135500,16000,136000,16000"
pts [
"135500,16000"
"136000,16000"
]
)
]
)
tg (WTG
uid 20151,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20152,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "121900,15500,133000,16900"
st "ADC_CH9_SDO"
ju 2
blo "133000,16700"
tm "WireNameMgr"
)
)
)
*92 (Net
uid 20159,0
lang 11
decl (Decl
n "ADC_CH9_SDO"
t "std_ulogic"
o 20
suid 360,0
)
declText (MLText
uid 20160,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,27000,12200,28000"
st "ADC_CH9_SDO   : std_ulogic
"
)
)
*93 (PortIoInOut
uid 20161,0
shape (CompositeShape
uid 20162,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20163,0
sl 0
xt "348500,-64375,350000,-63625"
)
(Line
uid 20164,0
sl 0
xt "348000,-64000,348500,-64000"
pts [
"348000,-64000"
"348500,-64000"
]
)
]
)
tg (WTG
uid 20165,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20166,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-64500,356000,-63100"
st "BN_EN"
blo "351000,-63300"
tm "WireNameMgr"
)
)
)
*94 (Net
uid 20173,0
lang 11
decl (Decl
n "BN_EN"
t "std_ulogic"
o 77
suid 362,0
)
declText (MLText
uid 20174,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,84000,10600,85000"
st "BN_EN         : std_ulogic
"
)
)
*95 (PortIoInOut
uid 20175,0
shape (CompositeShape
uid 20176,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20177,0
sl 0
xt "348500,-62375,350000,-61625"
)
(Line
uid 20178,0
sl 0
xt "348000,-62000,348500,-62000"
pts [
"348000,-62000"
"348500,-62000"
]
)
]
)
tg (WTG
uid 20179,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20180,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-62500,360900,-61100"
st "BN_ERROR_R"
blo "351000,-61300"
tm "WireNameMgr"
)
)
)
*96 (Net
uid 20187,0
lang 11
decl (Decl
n "BN_ERROR_R"
t "std_ulogic"
o 78
suid 363,0
)
declText (MLText
uid 20188,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,85000,12000,86000"
st "BN_ERROR_R    : std_ulogic
"
)
)
*97 (PortIoInOut
uid 20189,0
shape (CompositeShape
uid 20190,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20191,0
sl 0
xt "348500,-60375,350000,-59625"
)
(Line
uid 20192,0
sl 0
xt "348000,-60000,348500,-60000"
pts [
"348000,-60000"
"348500,-60000"
]
)
]
)
tg (WTG
uid 20193,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20194,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-60500,361400,-59100"
st "BN_ERROR_W"
blo "351000,-59300"
tm "WireNameMgr"
)
)
)
*98 (Net
uid 20201,0
lang 11
decl (Decl
n "BN_ERROR_W"
t "std_ulogic"
o 79
suid 364,0
)
declText (MLText
uid 20202,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,86000,12200,87000"
st "BN_ERROR_W    : std_ulogic
"
)
)
*99 (PortIoInOut
uid 20203,0
shape (CompositeShape
uid 20204,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20205,0
sl 0
xt "348500,-58375,350000,-57625"
)
(Line
uid 20206,0
sl 0
xt "348000,-58000,348500,-58000"
pts [
"348000,-58000"
"348500,-58000"
]
)
]
)
tg (WTG
uid 20207,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20208,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-58500,363100,-57100"
st "BN_MASTER_RST"
blo "351000,-57300"
tm "WireNameMgr"
)
)
)
*100 (Net
uid 20215,0
lang 11
decl (Decl
n "BN_MASTER_RST"
t "std_ulogic"
o 80
suid 365,0
)
declText (MLText
uid 20216,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,87000,12500,88000"
st "BN_MASTER_RST : std_ulogic
"
)
)
*101 (PortIoInOut
uid 20217,0
shape (CompositeShape
uid 20218,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20219,0
sl 0
xt "348500,-56375,350000,-55625"
)
(Line
uid 20220,0
sl 0
xt "348000,-56000,348500,-56000"
pts [
"348000,-56000"
"348500,-56000"
]
)
]
)
tg (WTG
uid 20221,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20222,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-56500,359000,-55100"
st "BP_GPIO_0"
blo "351000,-55300"
tm "WireNameMgr"
)
)
)
*102 (Net
uid 20229,0
lang 11
decl (Decl
n "BP_GPIO_0"
t "std_ulogic"
o 81
suid 366,0
)
declText (MLText
uid 20230,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,88000,11200,89000"
st "BP_GPIO_0     : std_ulogic
"
)
)
*103 (PortIoInOut
uid 20231,0
shape (CompositeShape
uid 20232,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20233,0
sl 0
xt "348500,-54375,350000,-53625"
)
(Line
uid 20234,0
sl 0
xt "348000,-54000,348500,-54000"
pts [
"348000,-54000"
"348500,-54000"
]
)
]
)
tg (WTG
uid 20235,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20236,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-54500,359000,-53100"
st "BP_GPIO_1"
blo "351000,-53300"
tm "WireNameMgr"
)
)
)
*104 (Net
uid 20243,0
lang 11
decl (Decl
n "BP_GPIO_1"
t "std_ulogic"
o 82
suid 367,0
)
declText (MLText
uid 20244,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,89000,11200,90000"
st "BP_GPIO_1     : std_ulogic
"
)
)
*105 (PortIoInOut
uid 20245,0
shape (CompositeShape
uid 20246,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20247,0
sl 0
xt "348500,-52375,350000,-51625"
)
(Line
uid 20248,0
sl 0
xt "348000,-52000,348500,-52000"
pts [
"348000,-52000"
"348500,-52000"
]
)
]
)
tg (WTG
uid 20249,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20250,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-52500,360600,-51100"
st "BP_GPIO_10"
blo "351000,-51300"
tm "WireNameMgr"
)
)
)
*106 (Net
uid 20257,0
lang 11
decl (Decl
n "BP_GPIO_10"
t "std_ulogic"
o 83
suid 368,0
)
declText (MLText
uid 20258,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,90000,11400,91000"
st "BP_GPIO_10    : std_ulogic
"
)
)
*107 (PortIoInOut
uid 20259,0
shape (CompositeShape
uid 20260,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20261,0
sl 0
xt "348500,-50375,350000,-49625"
)
(Line
uid 20262,0
sl 0
xt "348000,-50000,348500,-50000"
pts [
"348000,-50000"
"348500,-50000"
]
)
]
)
tg (WTG
uid 20263,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20264,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-50500,360600,-49100"
st "BP_GPIO_11"
blo "351000,-49300"
tm "WireNameMgr"
)
)
)
*108 (Net
uid 20271,0
lang 11
decl (Decl
n "BP_GPIO_11"
t "std_ulogic"
o 84
suid 369,0
)
declText (MLText
uid 20272,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,91000,11400,92000"
st "BP_GPIO_11    : std_ulogic
"
)
)
*109 (PortIoInOut
uid 20273,0
shape (CompositeShape
uid 20274,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20275,0
sl 0
xt "348500,-48375,350000,-47625"
)
(Line
uid 20276,0
sl 0
xt "348000,-48000,348500,-48000"
pts [
"348000,-48000"
"348500,-48000"
]
)
]
)
tg (WTG
uid 20277,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20278,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-48500,360600,-47100"
st "BP_GPIO_13"
blo "351000,-47300"
tm "WireNameMgr"
)
)
)
*110 (Net
uid 20285,0
lang 11
decl (Decl
n "BP_GPIO_13"
t "std_ulogic"
o 85
suid 370,0
)
declText (MLText
uid 20286,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,92000,11400,93000"
st "BP_GPIO_13    : std_ulogic
"
)
)
*111 (PortIoInOut
uid 20287,0
shape (CompositeShape
uid 20288,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20289,0
sl 0
xt "348500,-46375,350000,-45625"
)
(Line
uid 20290,0
sl 0
xt "348000,-46000,348500,-46000"
pts [
"348000,-46000"
"348500,-46000"
]
)
]
)
tg (WTG
uid 20291,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20292,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-46500,360600,-45100"
st "BP_GPIO_14"
blo "351000,-45300"
tm "WireNameMgr"
)
)
)
*112 (Net
uid 20299,0
lang 11
decl (Decl
n "BP_GPIO_14"
t "std_ulogic"
o 86
suid 371,0
)
declText (MLText
uid 20300,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,93000,11400,94000"
st "BP_GPIO_14    : std_ulogic
"
)
)
*113 (PortIoInOut
uid 20301,0
shape (CompositeShape
uid 20302,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20303,0
sl 0
xt "348500,-44375,350000,-43625"
)
(Line
uid 20304,0
sl 0
xt "348000,-44000,348500,-44000"
pts [
"348000,-44000"
"348500,-44000"
]
)
]
)
tg (WTG
uid 20305,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20306,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-44500,360600,-43100"
st "BP_GPIO_15"
blo "351000,-43300"
tm "WireNameMgr"
)
)
)
*114 (Net
uid 20313,0
lang 11
decl (Decl
n "BP_GPIO_15"
t "std_ulogic"
o 87
suid 372,0
)
declText (MLText
uid 20314,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,94000,11400,95000"
st "BP_GPIO_15    : std_ulogic
"
)
)
*115 (PortIoInOut
uid 20315,0
shape (CompositeShape
uid 20316,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20317,0
sl 0
xt "348500,-42375,350000,-41625"
)
(Line
uid 20318,0
sl 0
xt "348000,-42000,348500,-42000"
pts [
"348000,-42000"
"348500,-42000"
]
)
]
)
tg (WTG
uid 20319,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20320,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-42500,360600,-41100"
st "BP_GPIO_16"
blo "351000,-41300"
tm "WireNameMgr"
)
)
)
*116 (Net
uid 20327,0
lang 11
decl (Decl
n "BP_GPIO_16"
t "std_ulogic"
o 88
suid 373,0
)
declText (MLText
uid 20328,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,95000,11400,96000"
st "BP_GPIO_16    : std_ulogic
"
)
)
*117 (PortIoInOut
uid 20329,0
shape (CompositeShape
uid 20330,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20331,0
sl 0
xt "348500,-40375,350000,-39625"
)
(Line
uid 20332,0
sl 0
xt "348000,-40000,348500,-40000"
pts [
"348000,-40000"
"348500,-40000"
]
)
]
)
tg (WTG
uid 20333,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20334,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-40500,360600,-39100"
st "BP_GPIO_17"
blo "351000,-39300"
tm "WireNameMgr"
)
)
)
*118 (Net
uid 20341,0
lang 11
decl (Decl
n "BP_GPIO_17"
t "std_ulogic"
o 89
suid 374,0
)
declText (MLText
uid 20342,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,96000,11400,97000"
st "BP_GPIO_17    : std_ulogic
"
)
)
*119 (PortIoInOut
uid 20343,0
shape (CompositeShape
uid 20344,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20345,0
sl 0
xt "348500,-38375,350000,-37625"
)
(Line
uid 20346,0
sl 0
xt "348000,-38000,348500,-38000"
pts [
"348000,-38000"
"348500,-38000"
]
)
]
)
tg (WTG
uid 20347,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20348,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-38500,360600,-37100"
st "BP_GPIO_18"
blo "351000,-37300"
tm "WireNameMgr"
)
)
)
*120 (Net
uid 20355,0
lang 11
decl (Decl
n "BP_GPIO_18"
t "std_ulogic"
o 90
suid 375,0
)
declText (MLText
uid 20356,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,97000,11400,98000"
st "BP_GPIO_18    : std_ulogic
"
)
)
*121 (PortIoInOut
uid 20357,0
shape (CompositeShape
uid 20358,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20359,0
sl 0
xt "348500,-36375,350000,-35625"
)
(Line
uid 20360,0
sl 0
xt "348000,-36000,348500,-36000"
pts [
"348000,-36000"
"348500,-36000"
]
)
]
)
tg (WTG
uid 20361,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20362,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-36500,360600,-35100"
st "BP_GPIO_19"
blo "351000,-35300"
tm "WireNameMgr"
)
)
)
*122 (Net
uid 20369,0
lang 11
decl (Decl
n "BP_GPIO_19"
t "std_ulogic"
o 91
suid 376,0
)
declText (MLText
uid 20370,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,98000,11400,99000"
st "BP_GPIO_19    : std_ulogic
"
)
)
*123 (PortIoInOut
uid 20371,0
shape (CompositeShape
uid 20372,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20373,0
sl 0
xt "324500,-46375,326000,-45625"
)
(Line
uid 20374,0
sl 0
xt "324000,-46000,324500,-46000"
pts [
"324000,-46000"
"324500,-46000"
]
)
]
)
tg (WTG
uid 20375,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20376,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "327000,-46500,335000,-45100"
st "BP_GPIO_2"
blo "327000,-45300"
tm "WireNameMgr"
)
)
)
*124 (Net
uid 20383,0
lang 11
decl (Decl
n "BP_GPIO_2"
t "std_ulogic"
o 92
suid 377,0
)
declText (MLText
uid 20384,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,99000,11200,100000"
st "BP_GPIO_2     : std_ulogic
"
)
)
*125 (PortIoInOut
uid 20385,0
shape (CompositeShape
uid 20386,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20387,0
sl 0
xt "348500,-32375,350000,-31625"
)
(Line
uid 20388,0
sl 0
xt "348000,-32000,348500,-32000"
pts [
"348000,-32000"
"348500,-32000"
]
)
]
)
tg (WTG
uid 20389,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20390,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-32500,360600,-31100"
st "BP_GPIO_20"
blo "351000,-31300"
tm "WireNameMgr"
)
)
)
*126 (Net
uid 20397,0
lang 11
decl (Decl
n "BP_GPIO_20"
t "std_ulogic"
o 93
suid 378,0
)
declText (MLText
uid 20398,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,100000,11400,101000"
st "BP_GPIO_20    : std_ulogic
"
)
)
*127 (PortIoInOut
uid 20399,0
shape (CompositeShape
uid 20400,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20401,0
sl 0
xt "348500,-30375,350000,-29625"
)
(Line
uid 20402,0
sl 0
xt "348000,-30000,348500,-30000"
pts [
"348000,-30000"
"348500,-30000"
]
)
]
)
tg (WTG
uid 20403,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20404,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-30500,360600,-29100"
st "BP_GPIO_21"
blo "351000,-29300"
tm "WireNameMgr"
)
)
)
*128 (Net
uid 20411,0
lang 11
decl (Decl
n "BP_GPIO_21"
t "std_ulogic"
o 94
suid 379,0
)
declText (MLText
uid 20412,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,101000,11400,102000"
st "BP_GPIO_21    : std_ulogic
"
)
)
*129 (PortIoInOut
uid 20413,0
shape (CompositeShape
uid 20414,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20415,0
sl 0
xt "348500,-28375,350000,-27625"
)
(Line
uid 20416,0
sl 0
xt "348000,-28000,348500,-28000"
pts [
"348000,-28000"
"348500,-28000"
]
)
]
)
tg (WTG
uid 20417,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20418,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-28500,360600,-27100"
st "BP_GPIO_22"
blo "351000,-27300"
tm "WireNameMgr"
)
)
)
*130 (Net
uid 20425,0
lang 11
decl (Decl
n "BP_GPIO_22"
t "std_ulogic"
o 95
suid 380,0
)
declText (MLText
uid 20426,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,102000,11400,103000"
st "BP_GPIO_22    : std_ulogic
"
)
)
*131 (PortIoInOut
uid 20427,0
shape (CompositeShape
uid 20428,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20429,0
sl 0
xt "348500,-26375,350000,-25625"
)
(Line
uid 20430,0
sl 0
xt "348000,-26000,348500,-26000"
pts [
"348000,-26000"
"348500,-26000"
]
)
]
)
tg (WTG
uid 20431,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20432,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-26500,360600,-25100"
st "BP_GPIO_23"
blo "351000,-25300"
tm "WireNameMgr"
)
)
)
*132 (Net
uid 20439,0
lang 11
decl (Decl
n "BP_GPIO_23"
t "std_ulogic"
o 96
suid 381,0
)
declText (MLText
uid 20440,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,103000,11400,104000"
st "BP_GPIO_23    : std_ulogic
"
)
)
*133 (PortIoInOut
uid 20441,0
shape (CompositeShape
uid 20442,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20443,0
sl 0
xt "348500,-24375,350000,-23625"
)
(Line
uid 20444,0
sl 0
xt "348000,-24000,348500,-24000"
pts [
"348000,-24000"
"348500,-24000"
]
)
]
)
tg (WTG
uid 20445,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20446,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-24500,360600,-23100"
st "BP_GPIO_24"
blo "351000,-23300"
tm "WireNameMgr"
)
)
)
*134 (Net
uid 20453,0
lang 11
decl (Decl
n "BP_GPIO_24"
t "std_ulogic"
o 97
suid 382,0
)
declText (MLText
uid 20454,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,104000,11400,105000"
st "BP_GPIO_24    : std_ulogic
"
)
)
*135 (PortIoInOut
uid 20455,0
shape (CompositeShape
uid 20456,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20457,0
sl 0
xt "348500,-22375,350000,-21625"
)
(Line
uid 20458,0
sl 0
xt "348000,-22000,348500,-22000"
pts [
"348000,-22000"
"348500,-22000"
]
)
]
)
tg (WTG
uid 20459,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20460,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-22500,360600,-21100"
st "BP_GPIO_26"
blo "351000,-21300"
tm "WireNameMgr"
)
)
)
*136 (Net
uid 20467,0
lang 11
decl (Decl
n "BP_GPIO_26"
t "std_ulogic"
o 98
suid 383,0
)
declText (MLText
uid 20468,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,105000,11400,106000"
st "BP_GPIO_26    : std_ulogic
"
)
)
*137 (PortIoInOut
uid 20469,0
shape (CompositeShape
uid 20470,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20471,0
sl 0
xt "348500,-20375,350000,-19625"
)
(Line
uid 20472,0
sl 0
xt "348000,-20000,348500,-20000"
pts [
"348000,-20000"
"348500,-20000"
]
)
]
)
tg (WTG
uid 20473,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20474,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-20500,360600,-19100"
st "BP_GPIO_27"
blo "351000,-19300"
tm "WireNameMgr"
)
)
)
*138 (Net
uid 20481,0
lang 11
decl (Decl
n "BP_GPIO_27"
t "std_ulogic"
o 99
suid 384,0
)
declText (MLText
uid 20482,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,106000,11400,107000"
st "BP_GPIO_27    : std_ulogic
"
)
)
*139 (PortIoInOut
uid 20483,0
shape (CompositeShape
uid 20484,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20485,0
sl 0
xt "348500,-18375,350000,-17625"
)
(Line
uid 20486,0
sl 0
xt "348000,-18000,348500,-18000"
pts [
"348000,-18000"
"348500,-18000"
]
)
]
)
tg (WTG
uid 20487,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20488,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-18500,360600,-17100"
st "BP_GPIO_28"
blo "351000,-17300"
tm "WireNameMgr"
)
)
)
*140 (Net
uid 20495,0
lang 11
decl (Decl
n "BP_GPIO_28"
t "std_ulogic"
o 100
suid 385,0
)
declText (MLText
uid 20496,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,107000,11400,108000"
st "BP_GPIO_28    : std_ulogic
"
)
)
*141 (PortIoInOut
uid 20497,0
shape (CompositeShape
uid 20498,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20499,0
sl 0
xt "348500,-16375,350000,-15625"
)
(Line
uid 20500,0
sl 0
xt "348000,-16000,348500,-16000"
pts [
"348000,-16000"
"348500,-16000"
]
)
]
)
tg (WTG
uid 20501,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20502,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-16500,360600,-15100"
st "BP_GPIO_29"
blo "351000,-15300"
tm "WireNameMgr"
)
)
)
*142 (Net
uid 20509,0
lang 11
decl (Decl
n "BP_GPIO_29"
t "std_ulogic"
o 101
suid 386,0
)
declText (MLText
uid 20510,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,108000,11400,109000"
st "BP_GPIO_29    : std_ulogic
"
)
)
*143 (PortIoInOut
uid 20511,0
shape (CompositeShape
uid 20512,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20513,0
sl 0
xt "348500,-14375,350000,-13625"
)
(Line
uid 20514,0
sl 0
xt "348000,-14000,348500,-14000"
pts [
"348000,-14000"
"348500,-14000"
]
)
]
)
tg (WTG
uid 20515,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20516,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-14500,359000,-13100"
st "BP_GPIO_3"
blo "351000,-13300"
tm "WireNameMgr"
)
)
)
*144 (Net
uid 20523,0
lang 11
decl (Decl
n "BP_GPIO_3"
t "std_ulogic"
o 102
suid 387,0
)
declText (MLText
uid 20524,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,109000,11200,110000"
st "BP_GPIO_3     : std_ulogic
"
)
)
*145 (PortIoInOut
uid 20525,0
shape (CompositeShape
uid 20526,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20527,0
sl 0
xt "348500,-12375,350000,-11625"
)
(Line
uid 20528,0
sl 0
xt "348000,-12000,348500,-12000"
pts [
"348000,-12000"
"348500,-12000"
]
)
]
)
tg (WTG
uid 20529,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20530,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-12500,360600,-11100"
st "BP_GPIO_30"
blo "351000,-11300"
tm "WireNameMgr"
)
)
)
*146 (Net
uid 20537,0
lang 11
decl (Decl
n "BP_GPIO_30"
t "std_ulogic"
o 103
suid 388,0
)
declText (MLText
uid 20538,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,110000,11400,111000"
st "BP_GPIO_30    : std_ulogic
"
)
)
*147 (PortIoInOut
uid 20539,0
shape (CompositeShape
uid 20540,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20541,0
sl 0
xt "348500,-10375,350000,-9625"
)
(Line
uid 20542,0
sl 0
xt "348000,-10000,348500,-10000"
pts [
"348000,-10000"
"348500,-10000"
]
)
]
)
tg (WTG
uid 20543,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20544,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-10500,360600,-9100"
st "BP_GPIO_31"
blo "351000,-9300"
tm "WireNameMgr"
)
)
)
*148 (Net
uid 20551,0
lang 11
decl (Decl
n "BP_GPIO_31"
t "std_ulogic"
o 104
suid 389,0
)
declText (MLText
uid 20552,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,111000,11400,112000"
st "BP_GPIO_31    : std_ulogic
"
)
)
*149 (PortIoInOut
uid 20553,0
shape (CompositeShape
uid 20554,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20555,0
sl 0
xt "348500,-8375,350000,-7625"
)
(Line
uid 20556,0
sl 0
xt "348000,-8000,348500,-8000"
pts [
"348000,-8000"
"348500,-8000"
]
)
]
)
tg (WTG
uid 20557,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20558,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-8500,360600,-7100"
st "BP_GPIO_32"
blo "351000,-7300"
tm "WireNameMgr"
)
)
)
*150 (Net
uid 20565,0
lang 11
decl (Decl
n "BP_GPIO_32"
t "std_ulogic"
o 105
suid 390,0
)
declText (MLText
uid 20566,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,112000,11400,113000"
st "BP_GPIO_32    : std_ulogic
"
)
)
*151 (PortIoInOut
uid 20567,0
shape (CompositeShape
uid 20568,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20569,0
sl 0
xt "348500,-6375,350000,-5625"
)
(Line
uid 20570,0
sl 0
xt "348000,-6000,348500,-6000"
pts [
"348000,-6000"
"348500,-6000"
]
)
]
)
tg (WTG
uid 20571,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20572,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-6500,360600,-5100"
st "BP_GPIO_33"
blo "351000,-5300"
tm "WireNameMgr"
)
)
)
*152 (Net
uid 20579,0
lang 11
decl (Decl
n "BP_GPIO_33"
t "std_ulogic"
o 106
suid 391,0
)
declText (MLText
uid 20580,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,113000,11400,114000"
st "BP_GPIO_33    : std_ulogic
"
)
)
*153 (PortIoInOut
uid 20581,0
shape (CompositeShape
uid 20582,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20583,0
sl 0
xt "348500,-4375,350000,-3625"
)
(Line
uid 20584,0
sl 0
xt "348000,-4000,348500,-4000"
pts [
"348000,-4000"
"348500,-4000"
]
)
]
)
tg (WTG
uid 20585,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20586,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-4500,360600,-3100"
st "BP_GPIO_34"
blo "351000,-3300"
tm "WireNameMgr"
)
)
)
*154 (Net
uid 20593,0
lang 11
decl (Decl
n "BP_GPIO_34"
t "std_ulogic"
o 107
suid 392,0
)
declText (MLText
uid 20594,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,114000,11400,115000"
st "BP_GPIO_34    : std_ulogic
"
)
)
*155 (PortIoInOut
uid 20595,0
shape (CompositeShape
uid 20596,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20597,0
sl 0
xt "348500,-2375,350000,-1625"
)
(Line
uid 20598,0
sl 0
xt "348000,-2000,348500,-2000"
pts [
"348000,-2000"
"348500,-2000"
]
)
]
)
tg (WTG
uid 20599,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20600,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-2500,360600,-1100"
st "BP_GPIO_35"
blo "351000,-1300"
tm "WireNameMgr"
)
)
)
*156 (Net
uid 20607,0
lang 11
decl (Decl
n "BP_GPIO_35"
t "std_ulogic"
o 108
suid 393,0
)
declText (MLText
uid 20608,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,115000,11400,116000"
st "BP_GPIO_35    : std_ulogic
"
)
)
*157 (PortIoInOut
uid 20609,0
shape (CompositeShape
uid 20610,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20611,0
sl 0
xt "348500,-375,350000,375"
)
(Line
uid 20612,0
sl 0
xt "348000,0,348500,0"
pts [
"348000,0"
"348500,0"
]
)
]
)
tg (WTG
uid 20613,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20614,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,-500,360600,900"
st "BP_GPIO_36"
blo "351000,700"
tm "WireNameMgr"
)
)
)
*158 (Net
uid 20621,0
lang 11
decl (Decl
n "BP_GPIO_36"
t "std_ulogic"
o 109
suid 394,0
)
declText (MLText
uid 20622,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,116000,11400,117000"
st "BP_GPIO_36    : std_ulogic
"
)
)
*159 (PortIoInOut
uid 20623,0
shape (CompositeShape
uid 20624,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20625,0
sl 0
xt "348500,1625,350000,2375"
)
(Line
uid 20626,0
sl 0
xt "348000,2000,348500,2000"
pts [
"348000,2000"
"348500,2000"
]
)
]
)
tg (WTG
uid 20627,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20628,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,1500,359000,2900"
st "BP_GPIO_4"
blo "351000,2700"
tm "WireNameMgr"
)
)
)
*160 (Net
uid 20635,0
lang 11
decl (Decl
n "BP_GPIO_4"
t "std_ulogic"
o 110
suid 395,0
)
declText (MLText
uid 20636,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,117000,11200,118000"
st "BP_GPIO_4     : std_ulogic
"
)
)
*161 (PortIoInOut
uid 20637,0
shape (CompositeShape
uid 20638,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20639,0
sl 0
xt "348500,3625,350000,4375"
)
(Line
uid 20640,0
sl 0
xt "348000,4000,348500,4000"
pts [
"348000,4000"
"348500,4000"
]
)
]
)
tg (WTG
uid 20641,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20642,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,3500,359000,4900"
st "BP_GPIO_5"
blo "351000,4700"
tm "WireNameMgr"
)
)
)
*162 (Net
uid 20649,0
lang 11
decl (Decl
n "BP_GPIO_5"
t "std_ulogic"
o 111
suid 396,0
)
declText (MLText
uid 20650,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,118000,11200,119000"
st "BP_GPIO_5     : std_ulogic
"
)
)
*163 (PortIoInOut
uid 20651,0
shape (CompositeShape
uid 20652,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20653,0
sl 0
xt "348500,5625,350000,6375"
)
(Line
uid 20654,0
sl 0
xt "348000,6000,348500,6000"
pts [
"348000,6000"
"348500,6000"
]
)
]
)
tg (WTG
uid 20655,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20656,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,5500,359000,6900"
st "BP_GPIO_6"
blo "351000,6700"
tm "WireNameMgr"
)
)
)
*164 (Net
uid 20663,0
lang 11
decl (Decl
n "BP_GPIO_6"
t "std_ulogic"
o 112
suid 397,0
)
declText (MLText
uid 20664,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,119000,11200,120000"
st "BP_GPIO_6     : std_ulogic
"
)
)
*165 (PortIoInOut
uid 20665,0
shape (CompositeShape
uid 20666,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20667,0
sl 0
xt "348500,7625,350000,8375"
)
(Line
uid 20668,0
sl 0
xt "348000,8000,348500,8000"
pts [
"348000,8000"
"348500,8000"
]
)
]
)
tg (WTG
uid 20669,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20670,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,7500,359000,8900"
st "BP_GPIO_7"
blo "351000,8700"
tm "WireNameMgr"
)
)
)
*166 (Net
uid 20677,0
lang 11
decl (Decl
n "BP_GPIO_7"
t "std_ulogic"
o 113
suid 398,0
)
declText (MLText
uid 20678,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,120000,11200,121000"
st "BP_GPIO_7     : std_ulogic
"
)
)
*167 (PortIoInOut
uid 20679,0
shape (CompositeShape
uid 20680,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20681,0
sl 0
xt "348500,9625,350000,10375"
)
(Line
uid 20682,0
sl 0
xt "348000,10000,348500,10000"
pts [
"348000,10000"
"348500,10000"
]
)
]
)
tg (WTG
uid 20683,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20684,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,9500,359000,10900"
st "BP_GPIO_8"
blo "351000,10700"
tm "WireNameMgr"
)
)
)
*168 (Net
uid 20691,0
lang 11
decl (Decl
n "BP_GPIO_8"
t "std_ulogic"
o 114
suid 399,0
)
declText (MLText
uid 20692,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,121000,11200,122000"
st "BP_GPIO_8     : std_ulogic
"
)
)
*169 (PortIoInOut
uid 20693,0
shape (CompositeShape
uid 20694,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20695,0
sl 0
xt "348500,11625,350000,12375"
)
(Line
uid 20696,0
sl 0
xt "348000,12000,348500,12000"
pts [
"348000,12000"
"348500,12000"
]
)
]
)
tg (WTG
uid 20697,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20698,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,11500,359000,12900"
st "BP_GPIO_9"
blo "351000,12700"
tm "WireNameMgr"
)
)
)
*170 (Net
uid 20705,0
lang 11
decl (Decl
n "BP_GPIO_9"
t "std_ulogic"
o 115
suid 400,0
)
declText (MLText
uid 20706,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,122000,11200,123000"
st "BP_GPIO_9     : std_ulogic
"
)
)
*171 (PortIoOut
uid 20707,0
shape (CompositeShape
uid 20708,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20709,0
sl 0
ro 270
xt "348500,13625,350000,14375"
)
(Line
uid 20710,0
sl 0
ro 270
xt "348000,14000,348500,14000"
pts [
"348000,14000"
"348500,14000"
]
)
]
)
tg (WTG
uid 20711,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20712,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,13500,359700,14900"
st "BP_PWM10A"
blo "351000,14700"
tm "WireNameMgr"
)
)
)
*172 (Net
uid 20719,0
lang 11
decl (Decl
n "BP_PWM10A"
t "std_ulogic"
o 46
suid 401,0
)
declText (MLText
uid 20720,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,53000,11700,54000"
st "BP_PWM10A     : std_ulogic
"
)
)
*173 (PortIoOut
uid 20721,0
shape (CompositeShape
uid 20722,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20723,0
sl 0
ro 270
xt "348500,15625,350000,16375"
)
(Line
uid 20724,0
sl 0
ro 270
xt "348000,16000,348500,16000"
pts [
"348000,16000"
"348500,16000"
]
)
]
)
tg (WTG
uid 20725,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20726,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,15500,359700,16900"
st "BP_PWM10B"
blo "351000,16700"
tm "WireNameMgr"
)
)
)
*174 (Net
uid 20733,0
lang 11
decl (Decl
n "BP_PWM10B"
t "std_ulogic"
o 47
suid 402,0
)
declText (MLText
uid 20734,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,54000,11700,55000"
st "BP_PWM10B     : std_ulogic
"
)
)
*175 (PortIoOut
uid 20735,0
shape (CompositeShape
uid 20736,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20737,0
sl 0
ro 270
xt "324500,-52375,326000,-51625"
)
(Line
uid 20738,0
sl 0
ro 270
xt "324000,-52000,324500,-52000"
pts [
"324000,-52000"
"324500,-52000"
]
)
]
)
tg (WTG
uid 20739,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20740,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "327000,-52500,335700,-51100"
st "BP_PWM11A"
blo "327000,-51300"
tm "WireNameMgr"
)
)
)
*176 (Net
uid 20747,0
lang 11
decl (Decl
n "BP_PWM11A"
t "std_ulogic"
o 48
suid 403,0
)
declText (MLText
uid 20748,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,55000,11700,56000"
st "BP_PWM11A     : std_ulogic
"
)
)
*177 (PortIoOut
uid 20749,0
shape (CompositeShape
uid 20750,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20751,0
sl 0
ro 270
xt "348500,19625,350000,20375"
)
(Line
uid 20752,0
sl 0
ro 270
xt "348000,20000,348500,20000"
pts [
"348000,20000"
"348500,20000"
]
)
]
)
tg (WTG
uid 20753,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20754,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,19500,359700,20900"
st "BP_PWM11B"
blo "351000,20700"
tm "WireNameMgr"
)
)
)
*178 (Net
uid 20761,0
lang 11
decl (Decl
n "BP_PWM11B"
t "std_ulogic"
o 49
suid 404,0
)
declText (MLText
uid 20762,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,56000,11700,57000"
st "BP_PWM11B     : std_ulogic
"
)
)
*179 (PortIoOut
uid 20763,0
shape (CompositeShape
uid 20764,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20765,0
sl 0
ro 270
xt "348500,21625,350000,22375"
)
(Line
uid 20766,0
sl 0
ro 270
xt "348000,22000,348500,22000"
pts [
"348000,22000"
"348500,22000"
]
)
]
)
tg (WTG
uid 20767,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20768,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,21500,359700,22900"
st "BP_PWM12A"
blo "351000,22700"
tm "WireNameMgr"
)
)
)
*180 (Net
uid 20775,0
lang 11
decl (Decl
n "BP_PWM12A"
t "std_ulogic"
o 50
suid 405,0
)
declText (MLText
uid 20776,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,57000,11700,58000"
st "BP_PWM12A     : std_ulogic
"
)
)
*181 (PortIoOut
uid 20777,0
shape (CompositeShape
uid 20778,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20779,0
sl 0
ro 270
xt "324500,-44375,326000,-43625"
)
(Line
uid 20780,0
sl 0
ro 270
xt "324000,-44000,324500,-44000"
pts [
"324000,-44000"
"324500,-44000"
]
)
]
)
tg (WTG
uid 20781,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20782,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "327000,-44500,335700,-43100"
st "BP_PWM12B"
blo "327000,-43300"
tm "WireNameMgr"
)
)
)
*182 (Net
uid 20789,0
lang 11
decl (Decl
n "BP_PWM12B"
t "std_ulogic"
o 51
suid 406,0
)
declText (MLText
uid 20790,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,58000,11700,59000"
st "BP_PWM12B     : std_ulogic
"
)
)
*183 (PortIoOut
uid 20791,0
shape (CompositeShape
uid 20792,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20793,0
sl 0
ro 270
xt "324500,-54375,326000,-53625"
)
(Line
uid 20794,0
sl 0
ro 270
xt "324000,-54000,324500,-54000"
pts [
"324000,-54000"
"324500,-54000"
]
)
]
)
tg (WTG
uid 20795,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20796,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "327000,-54500,334900,-53100"
st "BP_PWM1A"
blo "327000,-53300"
tm "WireNameMgr"
)
)
)
*184 (Net
uid 20803,0
lang 11
decl (Decl
n "BP_PWM1A"
t "std_ulogic"
o 52
suid 407,0
)
declText (MLText
uid 20804,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,59000,11500,60000"
st "BP_PWM1A      : std_ulogic
"
)
)
*185 (PortIoOut
uid 20805,0
shape (CompositeShape
uid 20806,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20807,0
sl 0
ro 270
xt "348500,27625,350000,28375"
)
(Line
uid 20808,0
sl 0
ro 270
xt "348000,28000,348500,28000"
pts [
"348000,28000"
"348500,28000"
]
)
]
)
tg (WTG
uid 20809,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20810,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,27500,358900,28900"
st "BP_PWM1B"
blo "351000,28700"
tm "WireNameMgr"
)
)
)
*186 (Net
uid 20817,0
lang 11
decl (Decl
n "BP_PWM1B"
t "std_ulogic"
o 53
suid 408,0
)
declText (MLText
uid 20818,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,60000,11500,61000"
st "BP_PWM1B      : std_ulogic
"
)
)
*187 (PortIoOut
uid 20819,0
shape (CompositeShape
uid 20820,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20821,0
sl 0
ro 270
xt "348500,29625,350000,30375"
)
(Line
uid 20822,0
sl 0
ro 270
xt "348000,30000,348500,30000"
pts [
"348000,30000"
"348500,30000"
]
)
]
)
tg (WTG
uid 20823,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20824,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,29500,358900,30900"
st "BP_PWM2A"
blo "351000,30700"
tm "WireNameMgr"
)
)
)
*188 (Net
uid 20831,0
lang 11
decl (Decl
n "BP_PWM2A"
t "std_ulogic"
o 54
suid 409,0
)
declText (MLText
uid 20832,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,61000,11500,62000"
st "BP_PWM2A      : std_ulogic
"
)
)
*189 (PortIoOut
uid 20833,0
shape (CompositeShape
uid 20834,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20835,0
sl 0
ro 270
xt "348500,31625,350000,32375"
)
(Line
uid 20836,0
sl 0
ro 270
xt "348000,32000,348500,32000"
pts [
"348000,32000"
"348500,32000"
]
)
]
)
tg (WTG
uid 20837,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20838,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,31500,358900,32900"
st "BP_PWM2B"
blo "351000,32700"
tm "WireNameMgr"
)
)
)
*190 (Net
uid 20845,0
lang 11
decl (Decl
n "BP_PWM2B"
t "std_ulogic"
o 55
suid 410,0
)
declText (MLText
uid 20846,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,62000,11500,63000"
st "BP_PWM2B      : std_ulogic
"
)
)
*191 (PortIoOut
uid 20847,0
shape (CompositeShape
uid 20848,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20849,0
sl 0
ro 270
xt "348500,33625,350000,34375"
)
(Line
uid 20850,0
sl 0
ro 270
xt "348000,34000,348500,34000"
pts [
"348000,34000"
"348500,34000"
]
)
]
)
tg (WTG
uid 20851,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20852,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,33500,358900,34900"
st "BP_PWM3A"
blo "351000,34700"
tm "WireNameMgr"
)
)
)
*192 (Net
uid 20859,0
lang 11
decl (Decl
n "BP_PWM3A"
t "std_ulogic"
o 56
suid 411,0
)
declText (MLText
uid 20860,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,63000,11500,64000"
st "BP_PWM3A      : std_ulogic
"
)
)
*193 (PortIoOut
uid 20861,0
shape (CompositeShape
uid 20862,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20863,0
sl 0
ro 270
xt "348500,35625,350000,36375"
)
(Line
uid 20864,0
sl 0
ro 270
xt "348000,36000,348500,36000"
pts [
"348000,36000"
"348500,36000"
]
)
]
)
tg (WTG
uid 20865,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20866,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,35500,358900,36900"
st "BP_PWM3B"
blo "351000,36700"
tm "WireNameMgr"
)
)
)
*194 (Net
uid 20873,0
lang 11
decl (Decl
n "BP_PWM3B"
t "std_ulogic"
o 57
suid 412,0
)
declText (MLText
uid 20874,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,64000,11500,65000"
st "BP_PWM3B      : std_ulogic
"
)
)
*195 (PortIoOut
uid 20875,0
shape (CompositeShape
uid 20876,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20877,0
sl 0
ro 270
xt "348500,37625,350000,38375"
)
(Line
uid 20878,0
sl 0
ro 270
xt "348000,38000,348500,38000"
pts [
"348000,38000"
"348500,38000"
]
)
]
)
tg (WTG
uid 20879,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20880,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,37500,358900,38900"
st "BP_PWM4A"
blo "351000,38700"
tm "WireNameMgr"
)
)
)
*196 (Net
uid 20887,0
lang 11
decl (Decl
n "BP_PWM4A"
t "std_ulogic"
o 58
suid 413,0
)
declText (MLText
uid 20888,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,65000,11500,66000"
st "BP_PWM4A      : std_ulogic
"
)
)
*197 (PortIoOut
uid 20889,0
shape (CompositeShape
uid 20890,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20891,0
sl 0
ro 270
xt "290500,-16375,292000,-15625"
)
(Line
uid 20892,0
sl 0
ro 270
xt "290000,-16000,290500,-16000"
pts [
"290000,-16000"
"290500,-16000"
]
)
]
)
tg (WTG
uid 20893,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20894,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "293000,-16500,300900,-15100"
st "BP_PWM4B"
blo "293000,-15300"
tm "WireNameMgr"
)
)
)
*198 (Net
uid 20901,0
lang 11
decl (Decl
n "BP_PWM4B"
t "std_ulogic"
o 59
suid 414,0
)
declText (MLText
uid 20902,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,66000,11500,67000"
st "BP_PWM4B      : std_ulogic
"
)
)
*199 (PortIoOut
uid 20903,0
shape (CompositeShape
uid 20904,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20905,0
sl 0
ro 270
xt "290500,-20375,292000,-19625"
)
(Line
uid 20906,0
sl 0
ro 270
xt "290000,-20000,290500,-20000"
pts [
"290000,-20000"
"290500,-20000"
]
)
]
)
tg (WTG
uid 20907,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20908,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "293000,-20500,300900,-19100"
st "BP_PWM5A"
blo "293000,-19300"
tm "WireNameMgr"
)
)
)
*200 (Net
uid 20915,0
lang 11
decl (Decl
n "BP_PWM5A"
t "std_ulogic"
o 60
suid 415,0
)
declText (MLText
uid 20916,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,67000,11500,68000"
st "BP_PWM5A      : std_ulogic
"
)
)
*201 (PortIoOut
uid 20917,0
shape (CompositeShape
uid 20918,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20919,0
sl 0
ro 270
xt "290500,-18375,292000,-17625"
)
(Line
uid 20920,0
sl 0
ro 270
xt "290000,-18000,290500,-18000"
pts [
"290000,-18000"
"290500,-18000"
]
)
]
)
tg (WTG
uid 20921,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20922,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "293000,-18500,300900,-17100"
st "BP_PWM5B"
blo "293000,-17300"
tm "WireNameMgr"
)
)
)
*202 (Net
uid 20929,0
lang 11
decl (Decl
n "BP_PWM5B"
t "std_ulogic"
o 61
suid 416,0
)
declText (MLText
uid 20930,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,68000,11500,69000"
st "BP_PWM5B      : std_ulogic
"
)
)
*203 (PortIoOut
uid 20931,0
shape (CompositeShape
uid 20932,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20933,0
sl 0
ro 270
xt "348500,45625,350000,46375"
)
(Line
uid 20934,0
sl 0
ro 270
xt "348000,46000,348500,46000"
pts [
"348000,46000"
"348500,46000"
]
)
]
)
tg (WTG
uid 20935,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20936,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,45500,358900,46900"
st "BP_PWM6A"
blo "351000,46700"
tm "WireNameMgr"
)
)
)
*204 (Net
uid 20943,0
lang 11
decl (Decl
n "BP_PWM6A"
t "std_ulogic"
o 62
suid 417,0
)
declText (MLText
uid 20944,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,69000,11500,70000"
st "BP_PWM6A      : std_ulogic
"
)
)
*205 (PortIoOut
uid 20945,0
shape (CompositeShape
uid 20946,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20947,0
sl 0
ro 270
xt "348500,47625,350000,48375"
)
(Line
uid 20948,0
sl 0
ro 270
xt "348000,48000,348500,48000"
pts [
"348000,48000"
"348500,48000"
]
)
]
)
tg (WTG
uid 20949,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20950,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,47500,358900,48900"
st "BP_PWM6B"
blo "351000,48700"
tm "WireNameMgr"
)
)
)
*206 (Net
uid 20957,0
lang 11
decl (Decl
n "BP_PWM6B"
t "std_ulogic"
o 63
suid 418,0
)
declText (MLText
uid 20958,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,70000,11500,71000"
st "BP_PWM6B      : std_ulogic
"
)
)
*207 (PortIoOut
uid 20959,0
shape (CompositeShape
uid 20960,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20961,0
sl 0
ro 270
xt "348500,49625,350000,50375"
)
(Line
uid 20962,0
sl 0
ro 270
xt "348000,50000,348500,50000"
pts [
"348000,50000"
"348500,50000"
]
)
]
)
tg (WTG
uid 20963,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20964,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,49500,358900,50900"
st "BP_PWM7A"
blo "351000,50700"
tm "WireNameMgr"
)
)
)
*208 (Net
uid 20971,0
lang 11
decl (Decl
n "BP_PWM7A"
t "std_ulogic"
o 64
suid 419,0
)
declText (MLText
uid 20972,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,71000,11500,72000"
st "BP_PWM7A      : std_ulogic
"
)
)
*209 (PortIoOut
uid 20973,0
shape (CompositeShape
uid 20974,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20975,0
sl 0
ro 270
xt "348500,51625,350000,52375"
)
(Line
uid 20976,0
sl 0
ro 270
xt "348000,52000,348500,52000"
pts [
"348000,52000"
"348500,52000"
]
)
]
)
tg (WTG
uid 20977,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20978,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,51500,358900,52900"
st "BP_PWM7B"
blo "351000,52700"
tm "WireNameMgr"
)
)
)
*210 (Net
uid 20985,0
lang 11
decl (Decl
n "BP_PWM7B"
t "std_ulogic"
o 65
suid 420,0
)
declText (MLText
uid 20986,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,72000,11500,73000"
st "BP_PWM7B      : std_ulogic
"
)
)
*211 (PortIoOut
uid 20987,0
shape (CompositeShape
uid 20988,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20989,0
sl 0
ro 270
xt "324500,-50375,326000,-49625"
)
(Line
uid 20990,0
sl 0
ro 270
xt "324000,-50000,324500,-50000"
pts [
"324000,-50000"
"324500,-50000"
]
)
]
)
tg (WTG
uid 20991,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20992,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "327000,-50500,334900,-49100"
st "BP_PWM8A"
blo "327000,-49300"
tm "WireNameMgr"
)
)
)
*212 (Net
uid 20999,0
lang 11
decl (Decl
n "BP_PWM8A"
t "std_ulogic"
o 66
suid 421,0
)
declText (MLText
uid 21000,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,73000,11500,74000"
st "BP_PWM8A      : std_ulogic
"
)
)
*213 (PortIoOut
uid 21001,0
shape (CompositeShape
uid 21002,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21003,0
sl 0
ro 270
xt "324500,-48375,326000,-47625"
)
(Line
uid 21004,0
sl 0
ro 270
xt "324000,-48000,324500,-48000"
pts [
"324000,-48000"
"324500,-48000"
]
)
]
)
tg (WTG
uid 21005,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21006,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "327000,-48500,334900,-47100"
st "BP_PWM8B"
blo "327000,-47300"
tm "WireNameMgr"
)
)
)
*214 (Net
uid 21013,0
lang 11
decl (Decl
n "BP_PWM8B"
t "std_ulogic"
o 67
suid 422,0
)
declText (MLText
uid 21014,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,74000,11500,75000"
st "BP_PWM8B      : std_ulogic
"
)
)
*215 (PortIoOut
uid 21015,0
shape (CompositeShape
uid 21016,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21017,0
sl 0
ro 270
xt "348500,57625,350000,58375"
)
(Line
uid 21018,0
sl 0
ro 270
xt "348000,58000,348500,58000"
pts [
"348000,58000"
"348500,58000"
]
)
]
)
tg (WTG
uid 21019,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21020,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,57500,358900,58900"
st "BP_PWM9A"
blo "351000,58700"
tm "WireNameMgr"
)
)
)
*216 (Net
uid 21027,0
lang 11
decl (Decl
n "BP_PWM9A"
t "std_ulogic"
o 68
suid 423,0
)
declText (MLText
uid 21028,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,75000,11500,76000"
st "BP_PWM9A      : std_ulogic
"
)
)
*217 (PortIoOut
uid 21029,0
shape (CompositeShape
uid 21030,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21031,0
sl 0
ro 270
xt "348500,59625,350000,60375"
)
(Line
uid 21032,0
sl 0
ro 270
xt "348000,60000,348500,60000"
pts [
"348000,60000"
"348500,60000"
]
)
]
)
tg (WTG
uid 21033,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21034,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,59500,358900,60900"
st "BP_PWM9B"
blo "351000,60700"
tm "WireNameMgr"
)
)
)
*218 (Net
uid 21041,0
lang 11
decl (Decl
n "BP_PWM9B"
t "std_ulogic"
o 69
suid 424,0
)
declText (MLText
uid 21042,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,76000,11500,77000"
st "BP_PWM9B      : std_ulogic
"
)
)
*219 (PortIoOut
uid 21043,0
shape (CompositeShape
uid 21044,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21045,0
sl 0
ro 270
xt "348500,61625,350000,62375"
)
(Line
uid 21046,0
sl 0
ro 270
xt "348000,62000,348500,62000"
pts [
"348000,62000"
"348500,62000"
]
)
]
)
tg (WTG
uid 21047,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21048,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "351000,61500,357500,62900"
st "USB_CTS"
blo "351000,62700"
tm "WireNameMgr"
)
)
)
*220 (Net
uid 21055,0
lang 11
decl (Decl
n "USB_CTS"
t "std_ulogic"
o 75
suid 425,0
)
declText (MLText
uid 21056,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,82000,11000,83000"
st "USB_CTS       : std_ulogic
"
)
)
*221 (PortIoIn
uid 21057,0
shape (CompositeShape
uid 21058,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21059,0
sl 0
ro 270
xt "134000,17625,135500,18375"
)
(Line
uid 21060,0
sl 0
ro 270
xt "135500,18000,136000,18000"
pts [
"135500,18000"
"136000,18000"
]
)
]
)
tg (WTG
uid 21061,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21062,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "126600,17500,133000,18900"
st "USB_RTS"
ju 2
blo "133000,18700"
tm "WireNameMgr"
)
)
)
*222 (Net
uid 21069,0
lang 11
decl (Decl
n "USB_RTS"
t "std_ulogic"
o 21
suid 426,0
)
declText (MLText
uid 21070,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,28000,11000,29000"
st "USB_RTS       : std_ulogic
"
)
)
*223 (PortIoOut
uid 21071,0
shape (CompositeShape
uid 21072,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21073,0
sl 0
ro 90
xt "225000,-22375,226500,-21625"
)
(Line
uid 21074,0
sl 0
ro 90
xt "226500,-22000,227000,-22000"
pts [
"227000,-22000"
"226500,-22000"
]
)
]
)
tg (WTG
uid 21075,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21076,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "218300,-22700,224000,-21300"
st "USB_RX"
ju 2
blo "224000,-21500"
tm "WireNameMgr"
)
)
)
*224 (Net
uid 21083,0
lang 11
decl (Decl
n "USB_RX"
t "std_ulogic"
o 76
suid 427,0
)
declText (MLText
uid 21084,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,83000,10800,84000"
st "USB_RX        : std_ulogic
"
)
)
*225 (PortIoIn
uid 21085,0
shape (CompositeShape
uid 21086,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21087,0
sl 0
ro 270
xt "225000,-24375,226500,-23625"
)
(Line
uid 21088,0
sl 0
ro 270
xt "226500,-24000,227000,-24000"
pts [
"226500,-24000"
"227000,-24000"
]
)
]
)
tg (WTG
uid 21089,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21090,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "218400,-24500,224000,-23100"
st "USB_TX"
ju 2
blo "224000,-23300"
tm "WireNameMgr"
)
)
)
*226 (Net
uid 21097,0
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 22
suid 428,0
)
declText (MLText
uid 21098,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,29000,10700,30000"
st "USB_TX        : std_ulogic
"
)
)
*227 (PortIoIn
uid 21099,0
shape (CompositeShape
uid 21100,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21101,0
sl 0
ro 270
xt "134000,21625,135500,22375"
)
(Line
uid 21102,0
sl 0
ro 270
xt "135500,22000,136000,22000"
pts [
"135500,22000"
"136000,22000"
]
)
]
)
tg (WTG
uid 21103,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21104,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "129200,21500,133000,22900"
st "clock"
ju 2
blo "133000,22700"
tm "WireNameMgr"
)
)
)
*228 (Net
uid 21111,0
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 429,0
)
declText (MLText
uid 21112,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,30000,9900,31000"
st "clock         : std_ulogic
"
)
)
*229 (PortIoIn
uid 21113,0
shape (CompositeShape
uid 21114,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21115,0
sl 0
ro 270
xt "134000,23625,135500,24375"
)
(Line
uid 21116,0
sl 0
ro 270
xt "135500,24000,136000,24000"
pts [
"135500,24000"
"136000,24000"
]
)
]
)
tg (WTG
uid 21117,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21118,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "128900,23500,133000,24900"
st "reset"
ju 2
blo "133000,24700"
tm "WireNameMgr"
)
)
)
*230 (Net
uid 21125,0
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 24
suid 430,0
)
declText (MLText
uid 21126,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,31000,9900,32000"
st "reset         : std_ulogic
"
)
)
*231 (SaComponent
uid 21175,0
optionalChildren [
*232 (CptPort
uid 21127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "295250,-33375,296000,-32625"
)
tg (CPTG
uid 21129,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21130,0
va (VaSet
font "Verdana,12,0"
)
xt "297000,-33700,300800,-32300"
st "clock"
blo "297000,-32500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 1,0
)
)
)
*233 (CptPort
uid 21131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "295250,-44375,296000,-43625"
)
tg (CPTG
uid 21133,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21134,0
va (VaSet
font "Verdana,12,0"
)
xt "297000,-44700,301700,-43300"
st "Hall_A"
blo "297000,-43500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Hall_A"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*234 (CptPort
uid 21135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "295250,-42375,296000,-41625"
)
tg (CPTG
uid 21137,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21138,0
va (VaSet
font "Verdana,12,0"
)
xt "297000,-42700,301700,-41300"
st "Hall_B"
blo "297000,-41500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Hall_B"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*235 (CptPort
uid 21139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "295250,-40375,296000,-39625"
)
tg (CPTG
uid 21141,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21142,0
va (VaSet
font "Verdana,12,0"
)
xt "297000,-40700,301800,-39300"
st "Hall_C"
blo "297000,-39500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Hall_C"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*236 (CptPort
uid 21143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "295250,-57375,296000,-56625"
)
tg (CPTG
uid 21145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21146,0
va (VaSet
font "Verdana,12,0"
)
xt "297000,-57700,302800,-56300"
st "PWM_in"
blo "297000,-56500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "PWM_in"
t "std_ulogic"
o 4
suid 5,0
)
)
)
*237 (CptPort
uid 21147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "295250,-32375,296000,-31625"
)
tg (CPTG
uid 21149,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21150,0
va (VaSet
font "Verdana,12,0"
)
xt "297000,-32700,301100,-31300"
st "reset"
blo "297000,-31500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*238 (CptPort
uid 21151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "311000,-52375,311750,-51625"
)
tg (CPTG
uid 21153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21154,0
va (VaSet
font "Verdana,12,0"
)
xt "304700,-52700,310000,-51300"
st "Sa_bot"
ju 2
blo "310000,-51500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sa_bot"
t "std_ulogic"
o 7
suid 7,0
)
)
)
*239 (CptPort
uid 21155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "311000,-54375,311750,-53625"
)
tg (CPTG
uid 21157,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21158,0
va (VaSet
font "Verdana,12,0"
)
xt "304700,-54700,310000,-53300"
st "Sa_top"
ju 2
blo "310000,-53500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sa_top"
t "std_ulogic"
o 8
suid 8,0
)
)
)
*240 (CptPort
uid 21159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "311000,-48375,311750,-47625"
)
tg (CPTG
uid 21161,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21162,0
va (VaSet
font "Verdana,12,0"
)
xt "304700,-48700,310000,-47300"
st "Sb_bot"
ju 2
blo "310000,-47500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sb_bot"
t "std_ulogic"
o 9
suid 9,0
)
)
)
*241 (CptPort
uid 21163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "311000,-50375,311750,-49625"
)
tg (CPTG
uid 21165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21166,0
va (VaSet
font "Verdana,12,0"
)
xt "304700,-50700,310000,-49300"
st "Sb_top"
ju 2
blo "310000,-49500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sb_top"
t "std_ulogic"
o 10
suid 10,0
)
)
)
*242 (CptPort
uid 21167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "311000,-44375,311750,-43625"
)
tg (CPTG
uid 21169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21170,0
va (VaSet
font "Verdana,12,0"
)
xt "304900,-44700,310000,-43300"
st "Sc_bot"
ju 2
blo "310000,-43500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sc_bot"
t "std_ulogic"
o 11
suid 11,0
)
)
)
*243 (CptPort
uid 21171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "311000,-46375,311750,-45625"
)
tg (CPTG
uid 21173,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21174,0
va (VaSet
font "Verdana,12,0"
)
xt "304900,-46700,310000,-45300"
st "Sc_top"
ju 2
blo "310000,-45500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sc_top"
t "std_ulogic"
o 12
suid 12,0
)
)
)
]
shape (Rectangle
uid 21176,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "296000,-61000,311000,-30000"
)
oxt "15000,6000,30000,37000"
ttg (MlTextGroup
uid 21177,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*244 (Text
uid 21178,0
va (VaSet
font "Verdana,9,1"
)
xt "299150,-46700,302950,-45500"
st "Poetic"
blo "299150,-45700"
tm "BdLibraryNameMgr"
)
*245 (Text
uid 21179,0
va (VaSet
font "Verdana,9,1"
)
xt "299150,-45500,307850,-44300"
st "BLDCController"
blo "299150,-44500"
tm "CptNameMgr"
)
*246 (Text
uid 21180,0
va (VaSet
font "Verdana,9,1"
)
xt "299150,-44300,300850,-43100"
st "I0"
blo "299150,-43300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 21181,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 21182,0
text (MLText
uid 21183,0
va (VaSet
font "Courier New,8,0"
)
xt "274000,-49500,274000,-49500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*247 (Net
uid 21261,0
lang 11
decl (Decl
n "PWM_out"
t "std_ulogic"
o 116
suid 431,0
)
declText (MLText
uid 21262,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,125000,14300,126000"
st "SIGNAL PWM_out       : std_ulogic
"
)
)
*248 (PortIoOut
uid 21305,0
shape (CompositeShape
uid 21306,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21307,0
sl 0
ro 90
xt "225000,-39375,226500,-38625"
)
(Line
uid 21308,0
sl 0
ro 90
xt "226500,-39000,227000,-39000"
pts [
"227000,-39000"
"226500,-39000"
]
)
]
)
tg (WTG
uid 21309,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21310,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "216600,-39700,224000,-38300"
st "ADC_SCLK"
ju 2
blo "224000,-38500"
tm "WireNameMgr"
)
)
)
*249 (SaComponent
uid 21319,0
optionalChildren [
*250 (CptPort
uid 21315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21316,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "231625,-64000,232375,-63250"
)
tg (CPTG
uid 21317,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21318,0
va (VaSet
isHidden 1
)
xt "233000,-65000,237400,-63800"
st "logic_1"
blo "233000,-64000"
)
s (Text
uid 21328,0
va (VaSet
)
xt "233000,-63800,233000,-63800"
blo "233000,-63800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pu
uid 21320,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "229000,-70000,234000,-64000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 21321,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*251 (Text
uid 21322,0
va (VaSet
font "Verdana,8,1"
)
xt "228910,-66300,232010,-65300"
st "Gates"
blo "228910,-65500"
tm "BdLibraryNameMgr"
)
*252 (Text
uid 21323,0
va (VaSet
font "Verdana,8,1"
)
xt "228910,-65300,232410,-64300"
st "logic1"
blo "228910,-64500"
tm "CptNameMgr"
)
*253 (Text
uid 21324,0
va (VaSet
font "Verdana,8,1"
)
xt "228910,-64300,230510,-63300"
st "I2"
blo "228910,-63500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 21325,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 21326,0
text (MLText
uid 21327,0
va (VaSet
font "Verdana,8,0"
)
xt "229000,-61400,229000,-61400"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*254 (Net
uid 21329,0
decl (Decl
n "logic_1"
t "std_uLogic"
o 117
suid 437,0
)
declText (MLText
uid 21330,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,126000,13500,127000"
st "SIGNAL logic_1       : std_uLogic
"
)
)
*255 (PortIoOut
uid 21361,0
shape (CompositeShape
uid 21362,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21363,0
sl 0
ro 90
xt "225000,-28375,226500,-27625"
)
(Line
uid 21364,0
sl 0
ro 90
xt "226500,-28000,227000,-28000"
pts [
"227000,-28000"
"226500,-28000"
]
)
]
)
tg (WTG
uid 21365,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21366,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "216200,-28700,224000,-27300"
st "SPIA_SIMO"
ju 2
blo "224000,-27500"
tm "WireNameMgr"
)
)
)
*256 (Net
uid 21373,0
lang 11
decl (Decl
n "SPIA_SIMO"
t "std_ulogic"
o 73
suid 438,0
)
declText (MLText
uid 21374,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,80000,11100,81000"
st "SPIA_SIMO     : std_ulogic
"
)
)
*257 (PortIoOut
uid 21375,0
shape (CompositeShape
uid 21376,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21377,0
sl 0
ro 90
xt "225000,-30375,226500,-29625"
)
(Line
uid 21378,0
sl 0
ro 90
xt "226500,-30000,227000,-30000"
pts [
"227000,-30000"
"226500,-30000"
]
)
]
)
tg (WTG
uid 21379,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21380,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "214800,-30700,224000,-29300"
st "SPIA_STE_n"
ju 2
blo "224000,-29500"
tm "WireNameMgr"
)
)
)
*258 (Net
uid 21387,0
lang 11
decl (Decl
n "SPIA_STE_n"
t "std_ulogic"
o 74
suid 439,0
)
declText (MLText
uid 21388,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,81000,11200,82000"
st "SPIA_STE_n    : std_ulogic
"
)
)
*259 (PortIoOut
uid 21389,0
shape (CompositeShape
uid 21390,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21391,0
sl 0
ro 90
xt "225000,-32375,226500,-31625"
)
(Line
uid 21392,0
sl 0
ro 90
xt "226500,-32000,227000,-32000"
pts [
"227000,-32000"
"226500,-32000"
]
)
]
)
tg (WTG
uid 21393,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21394,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "217100,-32700,224000,-31300"
st "SPIA_CLK"
ju 2
blo "224000,-31500"
tm "WireNameMgr"
)
)
)
*260 (Net
uid 21401,0
lang 11
decl (Decl
n "SPIA_CLK"
t "std_ulogic"
o 72
suid 440,0
)
declText (MLText
uid 21402,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,79000,10900,80000"
st "SPIA_CLK      : std_ulogic
"
)
)
*261 (PortIoOut
uid 21407,0
shape (CompositeShape
uid 21408,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21409,0
sl 0
ro 90
xt "212000,-53375,213500,-52625"
)
(Line
uid 21410,0
sl 0
ro 90
xt "213500,-53000,214000,-53000"
pts [
"214000,-53000"
"213500,-53000"
]
)
]
)
tg (WTG
uid 21411,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21412,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "200400,-53700,211000,-52300"
st "LED_0_GREEN"
ju 2
blo "211000,-52500"
tm "WireNameMgr"
)
)
)
*262 (Net
uid 21419,0
lang 11
decl (Decl
n "LED_0_GREEN"
t "std_ulogic"
o 70
suid 441,0
)
declText (MLText
uid 21420,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,77000,11900,78000"
st "LED_0_GREEN   : std_ulogic
"
)
)
*263 (PortIoOut
uid 21421,0
shape (CompositeShape
uid 21422,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21423,0
sl 0
ro 90
xt "212000,-51375,213500,-50625"
)
(Line
uid 21424,0
sl 0
ro 90
xt "213500,-51000,214000,-51000"
pts [
"214000,-51000"
"213500,-51000"
]
)
]
)
tg (WTG
uid 21425,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21426,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "202900,-51700,211000,-50300"
st "LED_0_RED"
ju 2
blo "211000,-50500"
tm "WireNameMgr"
)
)
)
*264 (Net
uid 21433,0
lang 11
decl (Decl
n "LED_0_RED"
t "std_ulogic"
o 71
suid 442,0
)
declText (MLText
uid 21434,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,78000,11400,79000"
st "LED_0_RED     : std_ulogic
"
)
)
*265 (SaComponent
uid 21828,0
optionalChildren [
*266 (CptPort
uid 21760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21761,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,-37375,240000,-36625"
)
tg (CPTG
uid 21762,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21763,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,-37700,247700,-36300"
st "ADC0_CS"
blo "241000,-36500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC0_CS"
t "std_ulogic"
o 9
suid 18,0
)
)
)
*267 (CptPort
uid 21764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21765,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,-41375,240000,-40625"
)
tg (CPTG
uid 21766,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21767,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,-41700,248700,-40300"
st "ADC0_SDO"
blo "241000,-40500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC0_SDO"
t "std_ulogic"
o 1
suid 19,0
)
)
)
*268 (CptPort
uid 21768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21769,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,-39375,240000,-38625"
)
tg (CPTG
uid 21770,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21771,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,-39700,248400,-38300"
st "ADC_SCLK"
blo "241000,-38500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 10
suid 20,0
)
)
)
*269 (CptPort
uid 21772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21773,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,-11375,240000,-10625"
)
tg (CPTG
uid 21774,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21775,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,-11700,242700,-10300"
st "D"
blo "241000,-10500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "D"
t "std_ulogic"
o 2
suid 21,0
)
)
)
*270 (CptPort
uid 21776,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21777,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,-32375,240000,-31625"
)
tg (CPTG
uid 21778,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21779,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,-32700,249200,-31300"
st "DAC0_SCLK"
blo "241000,-31500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DAC0_SCLK"
t "std_ulogic"
o 11
suid 22,0
)
)
)
*271 (CptPort
uid 21780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21781,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,-28375,240000,-27625"
)
tg (CPTG
uid 21782,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21783,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,-28700,248700,-27300"
st "DAC0_SDO"
blo "241000,-27500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DAC0_SDO"
t "std_ulogic"
o 12
suid 23,0
)
)
)
*272 (CptPort
uid 21784,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21785,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,-30375,240000,-29625"
)
tg (CPTG
uid 21786,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21787,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,-30700,249300,-29300"
st "DAC0_SYNC"
blo "241000,-29500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DAC0_SYNC"
t "std_ulogic"
o 13
suid 24,0
)
)
)
*273 (CptPort
uid 21788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21789,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,-13375,240000,-12625"
)
tg (CPTG
uid 21790,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21791,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,-13700,242300,-12300"
st "I"
blo "241000,-12500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "I"
t "std_ulogic"
o 3
suid 25,0
)
)
)
*274 (CptPort
uid 21792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21793,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,-15375,240000,-14625"
)
tg (CPTG
uid 21794,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21795,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,-15700,242600,-14300"
st "P"
blo "241000,-14500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "P"
t "std_ulogic"
o 4
suid 26,0
)
)
)
*275 (CptPort
uid 21796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21797,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,-57375,264750,-56625"
)
tg (CPTG
uid 21798,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21799,0
va (VaSet
font "Verdana,12,0"
)
xt "256200,-57700,263000,-56300"
st "PWM_out"
ju 2
blo "263000,-56500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "PWM_out"
t "std_ulogic"
o 14
suid 27,0
)
)
)
*276 (CptPort
uid 21800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21801,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,-22375,240000,-21625"
)
tg (CPTG
uid 21802,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21803,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,-22700,246700,-21300"
st "USB_RX"
blo "241000,-21500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "USB_RX"
t "std_ulogic"
o 15
suid 28,0
)
)
)
*277 (CptPort
uid 21804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,-24375,240000,-23625"
)
tg (CPTG
uid 21806,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21807,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,-24700,246600,-23300"
st "USB_TX"
blo "241000,-23500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 5
suid 29,0
)
)
)
*278 (CptPort
uid 21808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21809,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,-9375,240000,-8625"
)
tg (CPTG
uid 21810,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21811,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,-9700,246100,-8300"
st "enable"
blo "241000,-8500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 7
suid 31,0
)
)
)
*279 (CptPort
uid 21812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21813,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,-51375,240000,-50625"
)
tg (CPTG
uid 21814,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21815,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,-51700,249500,-50300"
st "ledState_0"
blo "241000,-50500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ledState_0"
t "std_ulogic"
o 16
suid 32,0
)
)
)
*280 (CptPort
uid 21816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21817,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,-53375,240000,-52625"
)
tg (CPTG
uid 21818,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21819,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,-53700,249500,-52300"
st "ledState_1"
blo "241000,-52500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ledState_1"
t "std_ulogic"
o 17
suid 33,0
)
)
)
*281 (CptPort
uid 21820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,-3375,240000,-2625"
)
tg (CPTG
uid 21822,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21823,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,-3700,244800,-2300"
st "clock"
blo "241000,-2500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 6
suid 37,0
)
)
)
*282 (CptPort
uid 21824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,-1375,240000,-625"
)
tg (CPTG
uid 21826,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21827,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,-1700,245100,-300"
st "reset"
blo "241000,-500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 38,0
)
)
)
]
shape (Rectangle
uid 21829,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "240000,-63000,264000,2000"
)
oxt "15000,-22000,39000,43000"
ttg (MlTextGroup
uid 21830,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*283 (Text
uid 21831,0
va (VaSet
font "Verdana,9,1"
)
xt "246100,-16200,249900,-15000"
st "Poetic"
blo "246100,-15200"
tm "BdLibraryNameMgr"
)
*284 (Text
uid 21832,0
va (VaSet
font "Verdana,9,1"
)
xt "246100,-15000,257900,-13800"
st "SimplePoeticDcMotor"
blo "246100,-14000"
tm "CptNameMgr"
)
*285 (Text
uid 21833,0
va (VaSet
font "Verdana,9,1"
)
xt "246100,-13800,247800,-12600"
st "I1"
blo "246100,-12800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 21834,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 21835,0
text (MLText
uid 21836,0
va (VaSet
font "Courier New,8,0"
)
xt "241000,3800,267500,17400"
st "dataBitNb           = 8            ( positive )  
pidBitNb            = 12           ( positive )  
adcBitNb            = 12           ( positive )  
dacBitNb            = 8            ( positive )  
dacChBitNb          = 2            ( positive )  
dacOpBitNb          = 2            ( positive )  
uartBitNb           = 8            ( positive )  
uartTxFifo          = 8            ( positive )  
uartRxFifo          = 8            ( positive )  
fpgaFrequency       = 100000000    ( integer  )  
dacFrequency        = 40000000     ( integer  )  
adcFrequency        = 20000000     ( integer  )  
pwmBitNb            = 12           ( positive )  
clockDividerBitNb   = 30           ( positive )  
uartUpdateFrequency = 1            ( integer  )  
ledFrequency        = 1            ( integer  )  
uartBaudRateDivide  = 10417        ( integer  )  
"
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "pidBitNb"
type "positive"
value "12"
)
(GiElement
name "adcBitNb"
type "positive"
value "12"
)
(GiElement
name "dacBitNb"
type "positive"
value "8"
)
(GiElement
name "dacChBitNb"
type "positive"
value "2"
)
(GiElement
name "dacOpBitNb"
type "positive"
value "2"
)
(GiElement
name "uartBitNb"
type "positive"
value "8"
)
(GiElement
name "uartTxFifo"
type "positive"
value "8"
)
(GiElement
name "uartRxFifo"
type "positive"
value "8"
)
(GiElement
name "fpgaFrequency"
type "integer"
value "100000000"
)
(GiElement
name "dacFrequency"
type "integer"
value "40000000"
)
(GiElement
name "adcFrequency"
type "integer"
value "20000000"
)
(GiElement
name "pwmBitNb"
type "positive"
value "12"
)
(GiElement
name "clockDividerBitNb"
type "positive"
value "30"
)
(GiElement
name "uartUpdateFrequency"
type "integer"
value "1"
)
(GiElement
name "ledFrequency"
type "integer"
value "1"
)
(GiElement
name "uartBaudRateDivide"
type "integer"
value "10417"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*286 (Wire
uid 19591,0
shape (OrthoPolyLine
uid 19592,0
va (VaSet
vasetType 3
)
xt "227000,-39000,239250,-39000"
pts [
"227000,-39000"
"239250,-39000"
]
)
start &248
end &268
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19598,0
va (VaSet
font "Verdana,12,0"
)
xt "231000,-40400,238400,-39000"
st "ADC_SCLK"
blo "231000,-39200"
tm "WireNameMgr"
)
)
on &12
)
*287 (Wire
uid 19607,0
shape (OrthoPolyLine
uid 19608,0
va (VaSet
vasetType 3
)
xt "227000,-37000,239250,-37000"
pts [
"239250,-37000"
"227000,-37000"
]
)
start &266
end &13
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19612,0
va (VaSet
font "Verdana,12,0"
)
xt "231000,-38400,241100,-37000"
st "ADC_CH0_CS"
blo "231000,-37200"
tm "WireNameMgr"
)
)
on &14
)
*288 (Wire
uid 19621,0
shape (OrthoPolyLine
uid 19622,0
va (VaSet
vasetType 3
)
xt "227000,-41000,239250,-41000"
pts [
"227000,-41000"
"239250,-41000"
]
)
start &15
end &267
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19626,0
va (VaSet
font "Verdana,12,0"
)
xt "231000,-42400,242100,-41000"
st "ADC_CH0_SDO"
blo "231000,-41200"
tm "WireNameMgr"
)
)
on &16
)
*289 (Wire
uid 19635,0
shape (OrthoPolyLine
uid 19636,0
va (VaSet
vasetType 3
)
xt "338000,-102000,348000,-102000"
pts [
"338000,-102000"
"348000,-102000"
]
)
end &17
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19639,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19640,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-103400,350900,-102000"
st "ADC_CH10_CS"
blo "340000,-102200"
tm "WireNameMgr"
)
)
on &18
)
*290 (Wire
uid 19649,0
shape (OrthoPolyLine
uid 19650,0
va (VaSet
vasetType 3
)
xt "136000,-20000,146000,-20000"
pts [
"136000,-20000"
"146000,-20000"
]
)
start &19
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19654,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,-21400,149900,-20000"
st "ADC_CH10_SDO"
blo "138000,-20200"
tm "WireNameMgr"
)
)
on &20
)
*291 (Wire
uid 19663,0
shape (OrthoPolyLine
uid 19664,0
va (VaSet
vasetType 3
)
xt "338000,-100000,348000,-100000"
pts [
"338000,-100000"
"348000,-100000"
]
)
end &21
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19668,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-101400,350900,-100000"
st "ADC_CH11_CS"
blo "340000,-100200"
tm "WireNameMgr"
)
)
on &22
)
*292 (Wire
uid 19677,0
shape (OrthoPolyLine
uid 19678,0
va (VaSet
vasetType 3
)
xt "136000,-18000,146000,-18000"
pts [
"136000,-18000"
"146000,-18000"
]
)
start &23
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19681,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19682,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,-19400,149900,-18000"
st "ADC_CH11_SDO"
blo "138000,-18200"
tm "WireNameMgr"
)
)
on &24
)
*293 (Wire
uid 19691,0
shape (OrthoPolyLine
uid 19692,0
va (VaSet
vasetType 3
)
xt "338000,-98000,348000,-98000"
pts [
"338000,-98000"
"348000,-98000"
]
)
end &25
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19695,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19696,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-99400,350900,-98000"
st "ADC_CH12_CS"
blo "340000,-98200"
tm "WireNameMgr"
)
)
on &26
)
*294 (Wire
uid 19705,0
shape (OrthoPolyLine
uid 19706,0
va (VaSet
vasetType 3
)
xt "136000,-16000,146000,-16000"
pts [
"136000,-16000"
"146000,-16000"
]
)
start &27
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19709,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19710,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,-17400,149900,-16000"
st "ADC_CH12_SDO"
blo "138000,-16200"
tm "WireNameMgr"
)
)
on &28
)
*295 (Wire
uid 19719,0
shape (OrthoPolyLine
uid 19720,0
va (VaSet
vasetType 3
)
xt "338000,-96000,348000,-96000"
pts [
"338000,-96000"
"348000,-96000"
]
)
end &29
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19723,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19724,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-97400,350900,-96000"
st "ADC_CH13_CS"
blo "340000,-96200"
tm "WireNameMgr"
)
)
on &30
)
*296 (Wire
uid 19733,0
shape (OrthoPolyLine
uid 19734,0
va (VaSet
vasetType 3
)
xt "136000,-14000,146000,-14000"
pts [
"136000,-14000"
"146000,-14000"
]
)
start &31
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19738,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,-15400,149900,-14000"
st "ADC_CH13_SDO"
blo "138000,-14200"
tm "WireNameMgr"
)
)
on &32
)
*297 (Wire
uid 19747,0
shape (OrthoPolyLine
uid 19748,0
va (VaSet
vasetType 3
)
xt "338000,-94000,348000,-94000"
pts [
"338000,-94000"
"348000,-94000"
]
)
end &33
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19752,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-95400,350900,-94000"
st "ADC_CH14_CS"
blo "340000,-94200"
tm "WireNameMgr"
)
)
on &34
)
*298 (Wire
uid 19761,0
shape (OrthoPolyLine
uid 19762,0
va (VaSet
vasetType 3
)
xt "136000,-12000,146000,-12000"
pts [
"136000,-12000"
"146000,-12000"
]
)
start &35
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19765,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19766,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,-13400,149900,-12000"
st "ADC_CH14_SDO"
blo "138000,-12200"
tm "WireNameMgr"
)
)
on &36
)
*299 (Wire
uid 19775,0
shape (OrthoPolyLine
uid 19776,0
va (VaSet
vasetType 3
)
xt "338000,-92000,348000,-92000"
pts [
"338000,-92000"
"348000,-92000"
]
)
end &37
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19780,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-93400,350900,-92000"
st "ADC_CH15_CS"
blo "340000,-92200"
tm "WireNameMgr"
)
)
on &38
)
*300 (Wire
uid 19789,0
shape (OrthoPolyLine
uid 19790,0
va (VaSet
vasetType 3
)
xt "136000,-10000,146000,-10000"
pts [
"136000,-10000"
"146000,-10000"
]
)
start &39
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19794,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,-11400,149900,-10000"
st "ADC_CH15_SDO"
blo "138000,-10200"
tm "WireNameMgr"
)
)
on &40
)
*301 (Wire
uid 19803,0
shape (OrthoPolyLine
uid 19804,0
va (VaSet
vasetType 3
)
xt "338000,-90000,348000,-90000"
pts [
"338000,-90000"
"348000,-90000"
]
)
end &41
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19807,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19808,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-91400,350900,-90000"
st "ADC_CH16_CS"
blo "340000,-90200"
tm "WireNameMgr"
)
)
on &42
)
*302 (Wire
uid 19817,0
shape (OrthoPolyLine
uid 19818,0
va (VaSet
vasetType 3
)
xt "136000,-8000,146000,-8000"
pts [
"136000,-8000"
"146000,-8000"
]
)
start &43
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19821,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19822,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,-9400,149900,-8000"
st "ADC_CH16_SDO"
blo "138000,-8200"
tm "WireNameMgr"
)
)
on &44
)
*303 (Wire
uid 19831,0
shape (OrthoPolyLine
uid 19832,0
va (VaSet
vasetType 3
)
xt "338000,-88000,348000,-88000"
pts [
"338000,-88000"
"348000,-88000"
]
)
end &45
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19836,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-89400,350900,-88000"
st "ADC_CH17_CS"
blo "340000,-88200"
tm "WireNameMgr"
)
)
on &46
)
*304 (Wire
uid 19845,0
shape (OrthoPolyLine
uid 19846,0
va (VaSet
vasetType 3
)
xt "136000,-6000,146000,-6000"
pts [
"136000,-6000"
"146000,-6000"
]
)
start &47
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19849,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19850,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,-7400,149900,-6000"
st "ADC_CH17_SDO"
blo "138000,-6200"
tm "WireNameMgr"
)
)
on &48
)
*305 (Wire
uid 19859,0
shape (OrthoPolyLine
uid 19860,0
va (VaSet
vasetType 3
)
xt "338000,-86000,348000,-86000"
pts [
"338000,-86000"
"348000,-86000"
]
)
end &49
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19863,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19864,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-87400,350900,-86000"
st "ADC_CH18_CS"
blo "340000,-86200"
tm "WireNameMgr"
)
)
on &50
)
*306 (Wire
uid 19873,0
shape (OrthoPolyLine
uid 19874,0
va (VaSet
vasetType 3
)
xt "136000,-4000,146000,-4000"
pts [
"136000,-4000"
"146000,-4000"
]
)
start &51
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19878,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,-5400,149900,-4000"
st "ADC_CH18_SDO"
blo "138000,-4200"
tm "WireNameMgr"
)
)
on &52
)
*307 (Wire
uid 19887,0
shape (OrthoPolyLine
uid 19888,0
va (VaSet
vasetType 3
)
xt "338000,-84000,348000,-84000"
pts [
"338000,-84000"
"348000,-84000"
]
)
end &53
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19892,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-85400,350900,-84000"
st "ADC_CH19_CS"
blo "340000,-84200"
tm "WireNameMgr"
)
)
on &54
)
*308 (Wire
uid 19901,0
shape (OrthoPolyLine
uid 19902,0
va (VaSet
vasetType 3
)
xt "136000,-2000,146000,-2000"
pts [
"136000,-2000"
"146000,-2000"
]
)
start &55
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19906,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,-3400,149900,-2000"
st "ADC_CH19_SDO"
blo "138000,-2200"
tm "WireNameMgr"
)
)
on &56
)
*309 (Wire
uid 19915,0
shape (OrthoPolyLine
uid 19916,0
va (VaSet
vasetType 3
)
xt "338000,-82000,348000,-82000"
pts [
"338000,-82000"
"348000,-82000"
]
)
end &57
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19920,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-83400,350100,-82000"
st "ADC_CH1_CS"
blo "340000,-82200"
tm "WireNameMgr"
)
)
on &58
)
*310 (Wire
uid 19929,0
shape (OrthoPolyLine
uid 19930,0
va (VaSet
vasetType 3
)
xt "136000,0,146000,0"
pts [
"136000,0"
"146000,0"
]
)
start &59
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19934,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,-1400,149100,0"
st "ADC_CH1_SDO"
blo "138000,-200"
tm "WireNameMgr"
)
)
on &60
)
*311 (Wire
uid 19943,0
shape (OrthoPolyLine
uid 19944,0
va (VaSet
vasetType 3
)
xt "338000,-80000,348000,-80000"
pts [
"338000,-80000"
"348000,-80000"
]
)
end &61
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19948,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-81400,350100,-80000"
st "ADC_CH2_CS"
blo "340000,-80200"
tm "WireNameMgr"
)
)
on &62
)
*312 (Wire
uid 19957,0
shape (OrthoPolyLine
uid 19958,0
va (VaSet
vasetType 3
)
xt "136000,2000,146000,2000"
pts [
"136000,2000"
"146000,2000"
]
)
start &63
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19962,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,600,149100,2000"
st "ADC_CH2_SDO"
blo "138000,1800"
tm "WireNameMgr"
)
)
on &64
)
*313 (Wire
uid 19971,0
shape (OrthoPolyLine
uid 19972,0
va (VaSet
vasetType 3
)
xt "338000,-78000,348000,-78000"
pts [
"338000,-78000"
"348000,-78000"
]
)
end &65
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19975,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19976,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-79400,350100,-78000"
st "ADC_CH3_CS"
blo "340000,-78200"
tm "WireNameMgr"
)
)
on &66
)
*314 (Wire
uid 19985,0
shape (OrthoPolyLine
uid 19986,0
va (VaSet
vasetType 3
)
xt "136000,4000,146000,4000"
pts [
"136000,4000"
"146000,4000"
]
)
start &67
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19990,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,2600,149100,4000"
st "ADC_CH3_SDO"
blo "138000,3800"
tm "WireNameMgr"
)
)
on &68
)
*315 (Wire
uid 19999,0
shape (OrthoPolyLine
uid 20000,0
va (VaSet
vasetType 3
)
xt "338000,-76000,348000,-76000"
pts [
"338000,-76000"
"348000,-76000"
]
)
end &69
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20004,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-77400,350100,-76000"
st "ADC_CH4_CS"
blo "340000,-76200"
tm "WireNameMgr"
)
)
on &70
)
*316 (Wire
uid 20013,0
shape (OrthoPolyLine
uid 20014,0
va (VaSet
vasetType 3
)
xt "136000,6000,146000,6000"
pts [
"136000,6000"
"146000,6000"
]
)
start &71
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20018,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,4600,149100,6000"
st "ADC_CH4_SDO"
blo "138000,5800"
tm "WireNameMgr"
)
)
on &72
)
*317 (Wire
uid 20027,0
shape (OrthoPolyLine
uid 20028,0
va (VaSet
vasetType 3
)
xt "338000,-74000,348000,-74000"
pts [
"338000,-74000"
"348000,-74000"
]
)
end &73
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20031,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20032,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-75400,350100,-74000"
st "ADC_CH5_CS"
blo "340000,-74200"
tm "WireNameMgr"
)
)
on &74
)
*318 (Wire
uid 20041,0
shape (OrthoPolyLine
uid 20042,0
va (VaSet
vasetType 3
)
xt "136000,8000,146000,8000"
pts [
"136000,8000"
"146000,8000"
]
)
start &75
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20045,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20046,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,6600,149100,8000"
st "ADC_CH5_SDO"
blo "138000,7800"
tm "WireNameMgr"
)
)
on &76
)
*319 (Wire
uid 20055,0
shape (OrthoPolyLine
uid 20056,0
va (VaSet
vasetType 3
)
xt "338000,-72000,348000,-72000"
pts [
"338000,-72000"
"348000,-72000"
]
)
end &77
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20059,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20060,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-73400,350100,-72000"
st "ADC_CH6_CS"
blo "340000,-72200"
tm "WireNameMgr"
)
)
on &78
)
*320 (Wire
uid 20069,0
shape (OrthoPolyLine
uid 20070,0
va (VaSet
vasetType 3
)
xt "136000,10000,146000,10000"
pts [
"136000,10000"
"146000,10000"
]
)
start &79
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20074,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,8600,149100,10000"
st "ADC_CH6_SDO"
blo "138000,9800"
tm "WireNameMgr"
)
)
on &80
)
*321 (Wire
uid 20083,0
shape (OrthoPolyLine
uid 20084,0
va (VaSet
vasetType 3
)
xt "338000,-70000,348000,-70000"
pts [
"338000,-70000"
"348000,-70000"
]
)
end &81
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20088,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-71400,350100,-70000"
st "ADC_CH7_CS"
blo "340000,-70200"
tm "WireNameMgr"
)
)
on &82
)
*322 (Wire
uid 20097,0
shape (OrthoPolyLine
uid 20098,0
va (VaSet
vasetType 3
)
xt "136000,12000,146000,12000"
pts [
"136000,12000"
"146000,12000"
]
)
start &83
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20102,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,10600,149100,12000"
st "ADC_CH7_SDO"
blo "138000,11800"
tm "WireNameMgr"
)
)
on &84
)
*323 (Wire
uid 20111,0
shape (OrthoPolyLine
uid 20112,0
va (VaSet
vasetType 3
)
xt "338000,-68000,348000,-68000"
pts [
"338000,-68000"
"348000,-68000"
]
)
end &85
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20116,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-69400,350100,-68000"
st "ADC_CH8_CS"
blo "340000,-68200"
tm "WireNameMgr"
)
)
on &86
)
*324 (Wire
uid 20125,0
shape (OrthoPolyLine
uid 20126,0
va (VaSet
vasetType 3
)
xt "136000,14000,146000,14000"
pts [
"136000,14000"
"146000,14000"
]
)
start &87
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20130,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,12600,149100,14000"
st "ADC_CH8_SDO"
blo "138000,13800"
tm "WireNameMgr"
)
)
on &88
)
*325 (Wire
uid 20139,0
shape (OrthoPolyLine
uid 20140,0
va (VaSet
vasetType 3
)
xt "338000,-66000,348000,-66000"
pts [
"338000,-66000"
"348000,-66000"
]
)
end &89
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20144,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-67400,350100,-66000"
st "ADC_CH9_CS"
blo "340000,-66200"
tm "WireNameMgr"
)
)
on &90
)
*326 (Wire
uid 20153,0
shape (OrthoPolyLine
uid 20154,0
va (VaSet
vasetType 3
)
xt "136000,16000,146000,16000"
pts [
"136000,16000"
"146000,16000"
]
)
start &91
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20158,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,14600,149100,16000"
st "ADC_CH9_SDO"
blo "138000,15800"
tm "WireNameMgr"
)
)
on &92
)
*327 (Wire
uid 20167,0
shape (OrthoPolyLine
uid 20168,0
va (VaSet
vasetType 3
)
xt "338000,-64000,348000,-64000"
pts [
"338000,-64000"
"348000,-64000"
]
)
end &93
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20171,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20172,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-65400,345000,-64000"
st "BN_EN"
blo "340000,-64200"
tm "WireNameMgr"
)
)
on &94
)
*328 (Wire
uid 20181,0
shape (OrthoPolyLine
uid 20182,0
va (VaSet
vasetType 3
)
xt "338000,-62000,348000,-62000"
pts [
"338000,-62000"
"348000,-62000"
]
)
end &95
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20185,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20186,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-63400,349900,-62000"
st "BN_ERROR_R"
blo "340000,-62200"
tm "WireNameMgr"
)
)
on &96
)
*329 (Wire
uid 20195,0
shape (OrthoPolyLine
uid 20196,0
va (VaSet
vasetType 3
)
xt "338000,-60000,348000,-60000"
pts [
"338000,-60000"
"348000,-60000"
]
)
end &97
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20200,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-61400,350400,-60000"
st "BN_ERROR_W"
blo "340000,-60200"
tm "WireNameMgr"
)
)
on &98
)
*330 (Wire
uid 20209,0
shape (OrthoPolyLine
uid 20210,0
va (VaSet
vasetType 3
)
xt "338000,-58000,348000,-58000"
pts [
"338000,-58000"
"348000,-58000"
]
)
end &99
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20214,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-59400,352100,-58000"
st "BN_MASTER_RST"
blo "340000,-58200"
tm "WireNameMgr"
)
)
on &100
)
*331 (Wire
uid 20223,0
shape (OrthoPolyLine
uid 20224,0
va (VaSet
vasetType 3
)
xt "338000,-56000,348000,-56000"
pts [
"338000,-56000"
"348000,-56000"
]
)
end &101
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20228,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-57400,348000,-56000"
st "BP_GPIO_0"
blo "340000,-56200"
tm "WireNameMgr"
)
)
on &102
)
*332 (Wire
uid 20237,0
shape (OrthoPolyLine
uid 20238,0
va (VaSet
vasetType 3
)
xt "338000,-54000,348000,-54000"
pts [
"338000,-54000"
"348000,-54000"
]
)
end &103
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20242,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-55400,348000,-54000"
st "BP_GPIO_1"
blo "340000,-54200"
tm "WireNameMgr"
)
)
on &104
)
*333 (Wire
uid 20251,0
shape (OrthoPolyLine
uid 20252,0
va (VaSet
vasetType 3
)
xt "338000,-52000,348000,-52000"
pts [
"338000,-52000"
"348000,-52000"
]
)
end &105
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20256,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-53400,349600,-52000"
st "BP_GPIO_10"
blo "340000,-52200"
tm "WireNameMgr"
)
)
on &106
)
*334 (Wire
uid 20265,0
shape (OrthoPolyLine
uid 20266,0
va (VaSet
vasetType 3
)
xt "338000,-50000,348000,-50000"
pts [
"338000,-50000"
"348000,-50000"
]
)
end &107
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20269,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20270,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-51400,349600,-50000"
st "BP_GPIO_11"
blo "340000,-50200"
tm "WireNameMgr"
)
)
on &108
)
*335 (Wire
uid 20279,0
shape (OrthoPolyLine
uid 20280,0
va (VaSet
vasetType 3
)
xt "338000,-48000,348000,-48000"
pts [
"338000,-48000"
"348000,-48000"
]
)
end &109
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20284,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-49400,349600,-48000"
st "BP_GPIO_13"
blo "340000,-48200"
tm "WireNameMgr"
)
)
on &110
)
*336 (Wire
uid 20293,0
shape (OrthoPolyLine
uid 20294,0
va (VaSet
vasetType 3
)
xt "338000,-46000,348000,-46000"
pts [
"338000,-46000"
"348000,-46000"
]
)
end &111
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20298,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-47400,349600,-46000"
st "BP_GPIO_14"
blo "340000,-46200"
tm "WireNameMgr"
)
)
on &112
)
*337 (Wire
uid 20307,0
shape (OrthoPolyLine
uid 20308,0
va (VaSet
vasetType 3
)
xt "338000,-44000,348000,-44000"
pts [
"338000,-44000"
"348000,-44000"
]
)
end &113
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20312,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-45400,349600,-44000"
st "BP_GPIO_15"
blo "340000,-44200"
tm "WireNameMgr"
)
)
on &114
)
*338 (Wire
uid 20321,0
shape (OrthoPolyLine
uid 20322,0
va (VaSet
vasetType 3
)
xt "338000,-42000,348000,-42000"
pts [
"338000,-42000"
"348000,-42000"
]
)
end &115
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20326,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-43400,349600,-42000"
st "BP_GPIO_16"
blo "340000,-42200"
tm "WireNameMgr"
)
)
on &116
)
*339 (Wire
uid 20335,0
shape (OrthoPolyLine
uid 20336,0
va (VaSet
vasetType 3
)
xt "338000,-40000,348000,-40000"
pts [
"338000,-40000"
"348000,-40000"
]
)
end &117
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20339,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20340,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-41400,349600,-40000"
st "BP_GPIO_17"
blo "340000,-40200"
tm "WireNameMgr"
)
)
on &118
)
*340 (Wire
uid 20349,0
shape (OrthoPolyLine
uid 20350,0
va (VaSet
vasetType 3
)
xt "338000,-38000,348000,-38000"
pts [
"338000,-38000"
"348000,-38000"
]
)
end &119
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20354,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-39400,349600,-38000"
st "BP_GPIO_18"
blo "340000,-38200"
tm "WireNameMgr"
)
)
on &120
)
*341 (Wire
uid 20363,0
shape (OrthoPolyLine
uid 20364,0
va (VaSet
vasetType 3
)
xt "338000,-36000,348000,-36000"
pts [
"338000,-36000"
"348000,-36000"
]
)
end &121
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20367,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20368,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-37400,349600,-36000"
st "BP_GPIO_19"
blo "340000,-36200"
tm "WireNameMgr"
)
)
on &122
)
*342 (Wire
uid 20377,0
shape (OrthoPolyLine
uid 20378,0
va (VaSet
vasetType 3
)
xt "311750,-46000,324000,-46000"
pts [
"311750,-46000"
"324000,-46000"
]
)
start &243
end &123
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20381,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20382,0
va (VaSet
font "Verdana,12,0"
)
xt "316000,-47400,324000,-46000"
st "BP_GPIO_2"
blo "316000,-46200"
tm "WireNameMgr"
)
)
on &124
)
*343 (Wire
uid 20391,0
shape (OrthoPolyLine
uid 20392,0
va (VaSet
vasetType 3
)
xt "338000,-32000,348000,-32000"
pts [
"338000,-32000"
"348000,-32000"
]
)
end &125
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20396,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-33400,349600,-32000"
st "BP_GPIO_20"
blo "340000,-32200"
tm "WireNameMgr"
)
)
on &126
)
*344 (Wire
uid 20405,0
shape (OrthoPolyLine
uid 20406,0
va (VaSet
vasetType 3
)
xt "338000,-30000,348000,-30000"
pts [
"338000,-30000"
"348000,-30000"
]
)
end &127
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20410,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-31400,349600,-30000"
st "BP_GPIO_21"
blo "340000,-30200"
tm "WireNameMgr"
)
)
on &128
)
*345 (Wire
uid 20419,0
shape (OrthoPolyLine
uid 20420,0
va (VaSet
vasetType 3
)
xt "338000,-28000,348000,-28000"
pts [
"338000,-28000"
"348000,-28000"
]
)
end &129
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20424,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-29400,349600,-28000"
st "BP_GPIO_22"
blo "340000,-28200"
tm "WireNameMgr"
)
)
on &130
)
*346 (Wire
uid 20433,0
shape (OrthoPolyLine
uid 20434,0
va (VaSet
vasetType 3
)
xt "338000,-26000,348000,-26000"
pts [
"338000,-26000"
"348000,-26000"
]
)
end &131
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20438,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-27400,349600,-26000"
st "BP_GPIO_23"
blo "340000,-26200"
tm "WireNameMgr"
)
)
on &132
)
*347 (Wire
uid 20447,0
shape (OrthoPolyLine
uid 20448,0
va (VaSet
vasetType 3
)
xt "338000,-24000,348000,-24000"
pts [
"338000,-24000"
"348000,-24000"
]
)
end &133
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20451,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20452,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-25400,349600,-24000"
st "BP_GPIO_24"
blo "340000,-24200"
tm "WireNameMgr"
)
)
on &134
)
*348 (Wire
uid 20461,0
shape (OrthoPolyLine
uid 20462,0
va (VaSet
vasetType 3
)
xt "338000,-22000,348000,-22000"
pts [
"338000,-22000"
"348000,-22000"
]
)
end &135
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20466,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-23400,349600,-22000"
st "BP_GPIO_26"
blo "340000,-22200"
tm "WireNameMgr"
)
)
on &136
)
*349 (Wire
uid 20475,0
shape (OrthoPolyLine
uid 20476,0
va (VaSet
vasetType 3
)
xt "338000,-20000,348000,-20000"
pts [
"338000,-20000"
"348000,-20000"
]
)
end &137
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20479,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20480,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-21400,349600,-20000"
st "BP_GPIO_27"
blo "340000,-20200"
tm "WireNameMgr"
)
)
on &138
)
*350 (Wire
uid 20489,0
shape (OrthoPolyLine
uid 20490,0
va (VaSet
vasetType 3
)
xt "338000,-18000,348000,-18000"
pts [
"338000,-18000"
"348000,-18000"
]
)
end &139
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20493,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20494,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-19400,349600,-18000"
st "BP_GPIO_28"
blo "340000,-18200"
tm "WireNameMgr"
)
)
on &140
)
*351 (Wire
uid 20503,0
shape (OrthoPolyLine
uid 20504,0
va (VaSet
vasetType 3
)
xt "338000,-16000,348000,-16000"
pts [
"338000,-16000"
"348000,-16000"
]
)
end &141
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20508,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-17400,349600,-16000"
st "BP_GPIO_29"
blo "340000,-16200"
tm "WireNameMgr"
)
)
on &142
)
*352 (Wire
uid 20517,0
shape (OrthoPolyLine
uid 20518,0
va (VaSet
vasetType 3
)
xt "338000,-14000,348000,-14000"
pts [
"338000,-14000"
"348000,-14000"
]
)
end &143
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20521,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20522,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-15400,348000,-14000"
st "BP_GPIO_3"
blo "340000,-14200"
tm "WireNameMgr"
)
)
on &144
)
*353 (Wire
uid 20531,0
shape (OrthoPolyLine
uid 20532,0
va (VaSet
vasetType 3
)
xt "338000,-12000,348000,-12000"
pts [
"338000,-12000"
"348000,-12000"
]
)
end &145
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20536,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-13400,349600,-12000"
st "BP_GPIO_30"
blo "340000,-12200"
tm "WireNameMgr"
)
)
on &146
)
*354 (Wire
uid 20545,0
shape (OrthoPolyLine
uid 20546,0
va (VaSet
vasetType 3
)
xt "338000,-10000,348000,-10000"
pts [
"338000,-10000"
"348000,-10000"
]
)
end &147
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20550,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-11400,349600,-10000"
st "BP_GPIO_31"
blo "340000,-10200"
tm "WireNameMgr"
)
)
on &148
)
*355 (Wire
uid 20559,0
shape (OrthoPolyLine
uid 20560,0
va (VaSet
vasetType 3
)
xt "338000,-8000,348000,-8000"
pts [
"338000,-8000"
"348000,-8000"
]
)
end &149
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20564,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-9400,349600,-8000"
st "BP_GPIO_32"
blo "340000,-8200"
tm "WireNameMgr"
)
)
on &150
)
*356 (Wire
uid 20573,0
shape (OrthoPolyLine
uid 20574,0
va (VaSet
vasetType 3
)
xt "338000,-6000,348000,-6000"
pts [
"338000,-6000"
"348000,-6000"
]
)
end &151
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20578,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-7400,349600,-6000"
st "BP_GPIO_33"
blo "340000,-6200"
tm "WireNameMgr"
)
)
on &152
)
*357 (Wire
uid 20587,0
shape (OrthoPolyLine
uid 20588,0
va (VaSet
vasetType 3
)
xt "338000,-4000,348000,-4000"
pts [
"338000,-4000"
"348000,-4000"
]
)
end &153
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20592,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-5400,349600,-4000"
st "BP_GPIO_34"
blo "340000,-4200"
tm "WireNameMgr"
)
)
on &154
)
*358 (Wire
uid 20601,0
shape (OrthoPolyLine
uid 20602,0
va (VaSet
vasetType 3
)
xt "338000,-2000,348000,-2000"
pts [
"338000,-2000"
"348000,-2000"
]
)
end &155
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20606,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-3400,349600,-2000"
st "BP_GPIO_35"
blo "340000,-2200"
tm "WireNameMgr"
)
)
on &156
)
*359 (Wire
uid 20615,0
shape (OrthoPolyLine
uid 20616,0
va (VaSet
vasetType 3
)
xt "338000,0,348000,0"
pts [
"338000,0"
"348000,0"
]
)
end &157
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20619,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20620,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,-1400,349600,0"
st "BP_GPIO_36"
blo "340000,-200"
tm "WireNameMgr"
)
)
on &158
)
*360 (Wire
uid 20629,0
shape (OrthoPolyLine
uid 20630,0
va (VaSet
vasetType 3
)
xt "338000,2000,348000,2000"
pts [
"338000,2000"
"348000,2000"
]
)
end &159
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20633,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20634,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,600,348000,2000"
st "BP_GPIO_4"
blo "340000,1800"
tm "WireNameMgr"
)
)
on &160
)
*361 (Wire
uid 20643,0
shape (OrthoPolyLine
uid 20644,0
va (VaSet
vasetType 3
)
xt "338000,4000,348000,4000"
pts [
"338000,4000"
"348000,4000"
]
)
end &161
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20647,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20648,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,2600,348000,4000"
st "BP_GPIO_5"
blo "340000,3800"
tm "WireNameMgr"
)
)
on &162
)
*362 (Wire
uid 20657,0
shape (OrthoPolyLine
uid 20658,0
va (VaSet
vasetType 3
)
xt "338000,6000,348000,6000"
pts [
"338000,6000"
"348000,6000"
]
)
end &163
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20661,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20662,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,4600,348000,6000"
st "BP_GPIO_6"
blo "340000,5800"
tm "WireNameMgr"
)
)
on &164
)
*363 (Wire
uid 20671,0
shape (OrthoPolyLine
uid 20672,0
va (VaSet
vasetType 3
)
xt "338000,8000,348000,8000"
pts [
"338000,8000"
"348000,8000"
]
)
end &165
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20676,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,6600,348000,8000"
st "BP_GPIO_7"
blo "340000,7800"
tm "WireNameMgr"
)
)
on &166
)
*364 (Wire
uid 20685,0
shape (OrthoPolyLine
uid 20686,0
va (VaSet
vasetType 3
)
xt "338000,10000,348000,10000"
pts [
"338000,10000"
"348000,10000"
]
)
end &167
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20689,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20690,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,8600,348000,10000"
st "BP_GPIO_8"
blo "340000,9800"
tm "WireNameMgr"
)
)
on &168
)
*365 (Wire
uid 20699,0
shape (OrthoPolyLine
uid 20700,0
va (VaSet
vasetType 3
)
xt "338000,12000,348000,12000"
pts [
"338000,12000"
"348000,12000"
]
)
end &169
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20703,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20704,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,10600,348000,12000"
st "BP_GPIO_9"
blo "340000,11800"
tm "WireNameMgr"
)
)
on &170
)
*366 (Wire
uid 20713,0
shape (OrthoPolyLine
uid 20714,0
va (VaSet
vasetType 3
)
xt "338000,14000,348000,14000"
pts [
"338000,14000"
"348000,14000"
]
)
end &171
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20717,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20718,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,12600,348700,14000"
st "BP_PWM10A"
blo "340000,13800"
tm "WireNameMgr"
)
)
on &172
)
*367 (Wire
uid 20727,0
shape (OrthoPolyLine
uid 20728,0
va (VaSet
vasetType 3
)
xt "338000,16000,348000,16000"
pts [
"338000,16000"
"348000,16000"
]
)
end &173
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20732,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,14600,348700,16000"
st "BP_PWM10B"
blo "340000,15800"
tm "WireNameMgr"
)
)
on &174
)
*368 (Wire
uid 20741,0
shape (OrthoPolyLine
uid 20742,0
va (VaSet
vasetType 3
)
xt "311750,-52000,324000,-52000"
pts [
"311750,-52000"
"324000,-52000"
]
)
start &238
end &175
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20746,0
va (VaSet
font "Verdana,12,0"
)
xt "316000,-53400,324700,-52000"
st "BP_PWM11A"
blo "316000,-52200"
tm "WireNameMgr"
)
)
on &176
)
*369 (Wire
uid 20755,0
shape (OrthoPolyLine
uid 20756,0
va (VaSet
vasetType 3
)
xt "338000,20000,348000,20000"
pts [
"338000,20000"
"348000,20000"
]
)
end &177
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20759,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20760,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,18600,348700,20000"
st "BP_PWM11B"
blo "340000,19800"
tm "WireNameMgr"
)
)
on &178
)
*370 (Wire
uid 20769,0
shape (OrthoPolyLine
uid 20770,0
va (VaSet
vasetType 3
)
xt "338000,22000,348000,22000"
pts [
"338000,22000"
"348000,22000"
]
)
end &179
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20773,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20774,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,20600,348700,22000"
st "BP_PWM12A"
blo "340000,21800"
tm "WireNameMgr"
)
)
on &180
)
*371 (Wire
uid 20783,0
shape (OrthoPolyLine
uid 20784,0
va (VaSet
vasetType 3
)
xt "311750,-44000,324000,-44000"
pts [
"311750,-44000"
"324000,-44000"
]
)
start &242
end &181
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20787,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20788,0
va (VaSet
font "Verdana,12,0"
)
xt "316000,-45400,324700,-44000"
st "BP_PWM12B"
blo "316000,-44200"
tm "WireNameMgr"
)
)
on &182
)
*372 (Wire
uid 20797,0
shape (OrthoPolyLine
uid 20798,0
va (VaSet
vasetType 3
)
xt "311750,-54000,324000,-54000"
pts [
"311750,-54000"
"324000,-54000"
]
)
start &239
end &183
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20801,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20802,0
va (VaSet
font "Verdana,12,0"
)
xt "316000,-55400,323900,-54000"
st "BP_PWM1A"
blo "316000,-54200"
tm "WireNameMgr"
)
)
on &184
)
*373 (Wire
uid 20811,0
shape (OrthoPolyLine
uid 20812,0
va (VaSet
vasetType 3
)
xt "338000,28000,348000,28000"
pts [
"338000,28000"
"348000,28000"
]
)
end &185
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20815,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20816,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,26600,347900,28000"
st "BP_PWM1B"
blo "340000,27800"
tm "WireNameMgr"
)
)
on &186
)
*374 (Wire
uid 20825,0
shape (OrthoPolyLine
uid 20826,0
va (VaSet
vasetType 3
)
xt "338000,30000,348000,30000"
pts [
"338000,30000"
"348000,30000"
]
)
end &187
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20830,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,28600,347900,30000"
st "BP_PWM2A"
blo "340000,29800"
tm "WireNameMgr"
)
)
on &188
)
*375 (Wire
uid 20839,0
shape (OrthoPolyLine
uid 20840,0
va (VaSet
vasetType 3
)
xt "338000,32000,348000,32000"
pts [
"338000,32000"
"348000,32000"
]
)
end &189
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20843,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20844,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,30600,347900,32000"
st "BP_PWM2B"
blo "340000,31800"
tm "WireNameMgr"
)
)
on &190
)
*376 (Wire
uid 20853,0
shape (OrthoPolyLine
uid 20854,0
va (VaSet
vasetType 3
)
xt "338000,34000,348000,34000"
pts [
"338000,34000"
"348000,34000"
]
)
end &191
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20858,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,32600,347900,34000"
st "BP_PWM3A"
blo "340000,33800"
tm "WireNameMgr"
)
)
on &192
)
*377 (Wire
uid 20867,0
shape (OrthoPolyLine
uid 20868,0
va (VaSet
vasetType 3
)
xt "338000,36000,348000,36000"
pts [
"338000,36000"
"348000,36000"
]
)
end &193
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20871,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20872,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,34600,347900,36000"
st "BP_PWM3B"
blo "340000,35800"
tm "WireNameMgr"
)
)
on &194
)
*378 (Wire
uid 20881,0
shape (OrthoPolyLine
uid 20882,0
va (VaSet
vasetType 3
)
xt "338000,38000,348000,38000"
pts [
"338000,38000"
"348000,38000"
]
)
end &195
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20886,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,36600,347900,38000"
st "BP_PWM4A"
blo "340000,37800"
tm "WireNameMgr"
)
)
on &196
)
*379 (Wire
uid 20895,0
optionalChildren [
*380 (BdJunction
uid 21451,0
ps "OnConnectorStrategy"
shape (Circle
uid 21452,0
va (VaSet
vasetType 1
)
xt "279600,-16400,280400,-15600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 20896,0
va (VaSet
vasetType 3
)
xt "273000,-16000,290000,-16000"
pts [
"273000,-16000"
"290000,-16000"
]
)
end &197
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20900,0
va (VaSet
font "Verdana,12,0"
)
xt "282000,-17400,289900,-16000"
st "BP_PWM4B"
blo "282000,-16200"
tm "WireNameMgr"
)
)
on &198
)
*381 (Wire
uid 20909,0
optionalChildren [
*382 (BdJunction
uid 21439,0
ps "OnConnectorStrategy"
shape (Circle
uid 21440,0
va (VaSet
vasetType 1
)
xt "277600,-20400,278400,-19600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 20910,0
va (VaSet
vasetType 3
)
xt "273000,-20000,290000,-20000"
pts [
"273000,-20000"
"290000,-20000"
]
)
end &199
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20914,0
va (VaSet
font "Verdana,12,0"
)
xt "282000,-21400,289900,-20000"
st "BP_PWM5A"
blo "282000,-20200"
tm "WireNameMgr"
)
)
on &200
)
*383 (Wire
uid 20923,0
optionalChildren [
*384 (BdJunction
uid 21445,0
ps "OnConnectorStrategy"
shape (Circle
uid 21446,0
va (VaSet
vasetType 1
)
xt "278600,-18400,279400,-17600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 20924,0
va (VaSet
vasetType 3
)
xt "273000,-18000,290000,-18000"
pts [
"273000,-18000"
"290000,-18000"
]
)
end &201
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20927,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20928,0
va (VaSet
font "Verdana,12,0"
)
xt "282000,-19400,289900,-18000"
st "BP_PWM5B"
blo "282000,-18200"
tm "WireNameMgr"
)
)
on &202
)
*385 (Wire
uid 20937,0
shape (OrthoPolyLine
uid 20938,0
va (VaSet
vasetType 3
)
xt "338000,46000,348000,46000"
pts [
"338000,46000"
"348000,46000"
]
)
end &203
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20942,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,44600,347900,46000"
st "BP_PWM6A"
blo "340000,45800"
tm "WireNameMgr"
)
)
on &204
)
*386 (Wire
uid 20951,0
shape (OrthoPolyLine
uid 20952,0
va (VaSet
vasetType 3
)
xt "338000,48000,348000,48000"
pts [
"338000,48000"
"348000,48000"
]
)
end &205
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20956,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,46600,347900,48000"
st "BP_PWM6B"
blo "340000,47800"
tm "WireNameMgr"
)
)
on &206
)
*387 (Wire
uid 20965,0
shape (OrthoPolyLine
uid 20966,0
va (VaSet
vasetType 3
)
xt "338000,50000,348000,50000"
pts [
"338000,50000"
"348000,50000"
]
)
end &207
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20969,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20970,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,48600,347900,50000"
st "BP_PWM7A"
blo "340000,49800"
tm "WireNameMgr"
)
)
on &208
)
*388 (Wire
uid 20979,0
shape (OrthoPolyLine
uid 20980,0
va (VaSet
vasetType 3
)
xt "338000,52000,348000,52000"
pts [
"338000,52000"
"348000,52000"
]
)
end &209
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20983,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20984,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,50600,347900,52000"
st "BP_PWM7B"
blo "340000,51800"
tm "WireNameMgr"
)
)
on &210
)
*389 (Wire
uid 20993,0
shape (OrthoPolyLine
uid 20994,0
va (VaSet
vasetType 3
)
xt "311750,-50000,324000,-50000"
pts [
"311750,-50000"
"324000,-50000"
]
)
start &241
end &211
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20997,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20998,0
va (VaSet
font "Verdana,12,0"
)
xt "316000,-51400,323900,-50000"
st "BP_PWM8A"
blo "316000,-50200"
tm "WireNameMgr"
)
)
on &212
)
*390 (Wire
uid 21007,0
shape (OrthoPolyLine
uid 21008,0
va (VaSet
vasetType 3
)
xt "311750,-48000,324000,-48000"
pts [
"311750,-48000"
"324000,-48000"
]
)
start &240
end &213
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21011,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21012,0
va (VaSet
font "Verdana,12,0"
)
xt "316000,-49400,323900,-48000"
st "BP_PWM8B"
blo "316000,-48200"
tm "WireNameMgr"
)
)
on &214
)
*391 (Wire
uid 21021,0
shape (OrthoPolyLine
uid 21022,0
va (VaSet
vasetType 3
)
xt "338000,58000,348000,58000"
pts [
"338000,58000"
"348000,58000"
]
)
end &215
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21026,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,56600,347900,58000"
st "BP_PWM9A"
blo "340000,57800"
tm "WireNameMgr"
)
)
on &216
)
*392 (Wire
uid 21035,0
shape (OrthoPolyLine
uid 21036,0
va (VaSet
vasetType 3
)
xt "338000,60000,348000,60000"
pts [
"338000,60000"
"348000,60000"
]
)
end &217
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21040,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,58600,347900,60000"
st "BP_PWM9B"
blo "340000,59800"
tm "WireNameMgr"
)
)
on &218
)
*393 (Wire
uid 21049,0
shape (OrthoPolyLine
uid 21050,0
va (VaSet
vasetType 3
)
xt "338000,62000,348000,62000"
pts [
"338000,62000"
"348000,62000"
]
)
end &219
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21053,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21054,0
va (VaSet
font "Verdana,12,0"
)
xt "340000,60600,346500,62000"
st "USB_CTS"
blo "340000,61800"
tm "WireNameMgr"
)
)
on &220
)
*394 (Wire
uid 21063,0
shape (OrthoPolyLine
uid 21064,0
va (VaSet
vasetType 3
)
xt "136000,18000,146000,18000"
pts [
"136000,18000"
"146000,18000"
]
)
start &221
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21067,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21068,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,16600,144400,18000"
st "USB_RTS"
blo "138000,17800"
tm "WireNameMgr"
)
)
on &222
)
*395 (Wire
uid 21077,0
shape (OrthoPolyLine
uid 21078,0
va (VaSet
vasetType 3
)
xt "227000,-22000,239250,-22000"
pts [
"239250,-22000"
"227000,-22000"
]
)
start &276
end &223
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21082,0
va (VaSet
font "Verdana,12,0"
)
xt "229000,-23400,234700,-22000"
st "USB_RX"
blo "229000,-22200"
tm "WireNameMgr"
)
)
on &224
)
*396 (Wire
uid 21091,0
shape (OrthoPolyLine
uid 21092,0
va (VaSet
vasetType 3
)
xt "227000,-24000,239250,-24000"
pts [
"227000,-24000"
"239250,-24000"
]
)
start &225
end &277
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21095,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21096,0
va (VaSet
font "Verdana,12,0"
)
xt "229000,-25400,234600,-24000"
st "USB_TX"
blo "229000,-24200"
tm "WireNameMgr"
)
)
on &226
)
*397 (Wire
uid 21105,0
shape (OrthoPolyLine
uid 21106,0
va (VaSet
vasetType 3
)
xt "136000,22000,146000,22000"
pts [
"136000,22000"
"146000,22000"
]
)
start &227
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21109,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21110,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,20600,141800,22000"
st "clock"
blo "138000,21800"
tm "WireNameMgr"
)
)
on &228
)
*398 (Wire
uid 21119,0
shape (OrthoPolyLine
uid 21120,0
va (VaSet
vasetType 3
)
xt "136000,24000,146000,24000"
pts [
"136000,24000"
"146000,24000"
]
)
start &229
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21123,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21124,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,22600,142100,24000"
st "reset"
blo "138000,23800"
tm "WireNameMgr"
)
)
on &230
)
*399 (Wire
uid 21263,0
shape (OrthoPolyLine
uid 21264,0
va (VaSet
vasetType 3
)
xt "264750,-57000,295250,-57000"
pts [
"264750,-57000"
"295250,-57000"
]
)
start &275
end &236
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 21265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21266,0
va (VaSet
font "Verdana,12,0"
)
xt "266750,-58400,273550,-57000"
st "PWM_out"
blo "266750,-57200"
tm "WireNameMgr"
)
)
on &247
)
*400 (Wire
uid 21269,0
shape (OrthoPolyLine
uid 21270,0
va (VaSet
vasetType 3
)
xt "290000,-33000,295250,-33000"
pts [
"290000,-33000"
"295250,-33000"
]
)
end &232
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 21273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21274,0
va (VaSet
font "Verdana,12,0"
)
xt "292000,-34400,295800,-33000"
st "clock"
blo "292000,-33200"
tm "WireNameMgr"
)
)
on &228
)
*401 (Wire
uid 21277,0
shape (OrthoPolyLine
uid 21278,0
va (VaSet
vasetType 3
)
xt "290000,-32000,295250,-32000"
pts [
"290000,-32000"
"295250,-32000"
]
)
end &237
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 21281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21282,0
va (VaSet
font "Verdana,12,0"
)
xt "292000,-33400,296100,-32000"
st "reset"
blo "292000,-32200"
tm "WireNameMgr"
)
)
on &230
)
*402 (Wire
uid 21285,0
shape (OrthoPolyLine
uid 21286,0
va (VaSet
vasetType 3
)
xt "235000,-3000,239250,-3000"
pts [
"235000,-3000"
"239250,-3000"
]
)
end &281
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 21289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21290,0
va (VaSet
font "Verdana,12,0"
)
xt "237000,-4400,240800,-3000"
st "clock"
blo "237000,-3200"
tm "WireNameMgr"
)
)
on &228
)
*403 (Wire
uid 21293,0
shape (OrthoPolyLine
uid 21294,0
va (VaSet
vasetType 3
)
xt "235000,-1000,239250,-1000"
pts [
"235000,-1000"
"239250,-1000"
]
)
end &282
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 21297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21298,0
va (VaSet
font "Verdana,12,0"
)
xt "237000,-2400,241100,-1000"
st "reset"
blo "237000,-1200"
tm "WireNameMgr"
)
)
on &230
)
*404 (Wire
uid 21331,0
optionalChildren [
*405 (BdJunction
uid 21339,0
ps "OnConnectorStrategy"
shape (Circle
uid 21340,0
va (VaSet
vasetType 1
)
xt "231600,-15400,232400,-14600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 21332,0
va (VaSet
vasetType 3
)
xt "232000,-64000,239250,-15000"
pts [
"232000,-64000"
"232000,-15000"
"239250,-15000"
]
)
start &250
end &274
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 21333,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21334,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "230600,-67200,232000,-62000"
st "logic_1"
blo "231800,-62000"
tm "WireNameMgr"
)
s (Text
uid 21759,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "232000,-62000,232000,-62000"
blo "232000,-62000"
tm "SignalTypeMgr"
)
)
on &254
)
*406 (Wire
uid 21335,0
optionalChildren [
*407 (BdJunction
uid 21345,0
ps "OnConnectorStrategy"
shape (Circle
uid 21346,0
va (VaSet
vasetType 1
)
xt "231600,-11393,232400,-10593"
radius 400
)
)
*408 (BdJunction
uid 21351,0
ps "OnConnectorStrategy"
shape (Circle
uid 21352,0
va (VaSet
vasetType 1
)
xt "231600,-13393,232400,-12593"
radius 400
)
)
]
shape (OrthoPolyLine
uid 21336,0
va (VaSet
vasetType 3
)
xt "232000,-15000,239250,-9000"
pts [
"232000,-15000"
"232000,-9000"
"239250,-9000"
]
)
start &405
end &278
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21338,0
va (VaSet
font "Verdana,12,0"
)
xt "233250,-10400,238450,-9000"
st "logic_1"
blo "233250,-9200"
tm "WireNameMgr"
)
)
on &254
)
*409 (Wire
uid 21341,0
shape (OrthoPolyLine
uid 21342,0
va (VaSet
vasetType 3
)
xt "232000,-11000,239250,-10993"
pts [
"239250,-11000"
"236000,-11000"
"236000,-10993"
"232000,-10993"
]
)
start &269
end &407
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21344,0
va (VaSet
font "Verdana,12,0"
)
xt "233250,-12400,238450,-11000"
st "logic_1"
blo "233250,-11200"
tm "WireNameMgr"
)
)
on &254
)
*410 (Wire
uid 21347,0
shape (OrthoPolyLine
uid 21348,0
va (VaSet
vasetType 3
)
xt "232000,-13000,239250,-12993"
pts [
"239250,-13000"
"236000,-13000"
"236000,-12993"
"232000,-12993"
]
)
start &273
end &408
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21349,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21350,0
va (VaSet
font "Verdana,12,0"
)
xt "233250,-14400,238450,-13000"
st "logic_1"
blo "233250,-13200"
tm "WireNameMgr"
)
)
on &254
)
*411 (Wire
uid 21367,0
shape (OrthoPolyLine
uid 21368,0
va (VaSet
vasetType 3
)
xt "227000,-28000,239250,-28000"
pts [
"239250,-28000"
"227000,-28000"
]
)
start &271
end &255
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21372,0
va (VaSet
font "Verdana,12,0"
)
xt "230000,-29400,237800,-28000"
st "SPIA_SIMO"
blo "230000,-28200"
tm "WireNameMgr"
)
)
on &256
)
*412 (Wire
uid 21381,0
shape (OrthoPolyLine
uid 21382,0
va (VaSet
vasetType 3
)
xt "227000,-30000,239250,-30000"
pts [
"239250,-30000"
"227000,-30000"
]
)
start &272
end &257
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21386,0
va (VaSet
font "Verdana,12,0"
)
xt "230000,-31400,239200,-30000"
st "SPIA_STE_n"
blo "230000,-30200"
tm "WireNameMgr"
)
)
on &258
)
*413 (Wire
uid 21395,0
shape (OrthoPolyLine
uid 21396,0
va (VaSet
vasetType 3
)
xt "227000,-32000,239250,-32000"
pts [
"239250,-32000"
"227000,-32000"
]
)
start &270
end &259
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21400,0
va (VaSet
font "Verdana,12,0"
)
xt "230000,-33400,236900,-32000"
st "SPIA_CLK"
blo "230000,-32200"
tm "WireNameMgr"
)
)
on &260
)
*414 (Wire
uid 21413,0
shape (OrthoPolyLine
uid 21414,0
va (VaSet
vasetType 3
)
xt "214000,-53000,239250,-53000"
pts [
"239250,-53000"
"214000,-53000"
]
)
start &280
end &261
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21418,0
va (VaSet
font "Verdana,12,0"
)
xt "206000,-54400,216600,-53000"
st "LED_0_GREEN"
blo "206000,-53200"
tm "WireNameMgr"
)
)
on &262
)
*415 (Wire
uid 21427,0
shape (OrthoPolyLine
uid 21428,0
va (VaSet
vasetType 3
)
xt "214000,-51000,239250,-51000"
pts [
"239250,-51000"
"214000,-51000"
]
)
start &279
end &263
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21432,0
va (VaSet
font "Verdana,12,0"
)
xt "206000,-52400,214100,-51000"
st "LED_0_RED"
blo "206000,-51200"
tm "WireNameMgr"
)
)
on &264
)
*416 (Wire
uid 21435,0
shape (OrthoPolyLine
uid 21436,0
va (VaSet
vasetType 3
)
xt "278000,-44000,295250,-20000"
pts [
"278000,-20000"
"278000,-44000"
"295250,-44000"
]
)
start &382
end &233
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21438,0
va (VaSet
font "Verdana,12,0"
)
xt "286250,-45400,294150,-44000"
st "BP_PWM5A"
blo "286250,-44200"
tm "WireNameMgr"
)
)
on &200
)
*417 (Wire
uid 21441,0
shape (OrthoPolyLine
uid 21442,0
va (VaSet
vasetType 3
)
xt "279000,-42000,295250,-18000"
pts [
"279000,-18000"
"279000,-42000"
"295250,-42000"
]
)
start &384
end &234
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21443,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21444,0
va (VaSet
font "Verdana,12,0"
)
xt "286250,-43400,294150,-42000"
st "BP_PWM5B"
blo "286250,-42200"
tm "WireNameMgr"
)
)
on &202
)
*418 (Wire
uid 21447,0
shape (OrthoPolyLine
uid 21448,0
va (VaSet
vasetType 3
)
xt "280000,-40000,295250,-16000"
pts [
"280000,-16000"
"280000,-40000"
"295250,-40000"
]
)
start &380
end &235
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21450,0
va (VaSet
font "Verdana,12,0"
)
xt "286250,-41400,294150,-40000"
st "BP_PWM4B"
blo "286250,-40200"
tm "WireNameMgr"
)
)
on &198
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *419 (PackageList
uid 84,0
stg "VerticalLayoutStrategy"
textVec [
*420 (Text
uid 85,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,400,3900,1400"
st "Package List"
blo "-3000,1200"
)
*421 (MLText
uid 86,0
va (VaSet
)
xt "-3000,1400,14500,7400"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 87,0
stg "VerticalLayoutStrategy"
textVec [
*422 (Text
uid 88,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,0,30200,1000"
st "Compiler Directives"
blo "20000,800"
)
*423 (Text
uid 89,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,1000,32200,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*424 (MLText
uid 90,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*425 (Text
uid 91,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,4000,32800,5000"
st "Post-module directives:"
blo "20000,4800"
)
*426 (MLText
uid 92,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*427 (Text
uid 93,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,5000,32400,6000"
st "End-module directives:"
blo "20000,5800"
)
*428 (MLText
uid 94,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1921,1056"
viewArea "162456,-81393,359316,26514"
cachedDiagramExtent "-3000,-103400,363100,127000"
pageSetupInfo (PageSetupInfo
ptrCmd "Microsoft Print to PDF,winspool,"
fileName "PORTPROMPT:"
toPrinter 1
colour 1
xMargin 48
yMargin 48
paperWidth 1077
paperHeight 761
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 1077
windowsPaperHeight 761
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 67
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-3000,-148000"
lastUid 21836,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*429 (Text
va (VaSet
)
xt "1700,3200,6300,4400"
st "<library>"
blo "1700,4200"
tm "BdLibraryNameMgr"
)
*430 (Text
va (VaSet
)
xt "1700,4400,5800,5600"
st "<block>"
blo "1700,5400"
tm "BlkNameMgr"
)
*431 (Text
va (VaSet
)
xt "1700,5600,2900,6800"
st "I0"
blo "1700,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1700,13200,1700,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*432 (Text
va (VaSet
)
xt "1000,3500,3300,4500"
st "Library"
blo "1000,4300"
)
*433 (Text
va (VaSet
)
xt "1000,4500,7000,5500"
st "MWComponent"
blo "1000,5300"
)
*434 (Text
va (VaSet
)
xt "1000,5500,1600,6500"
st "I0"
blo "1000,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6000,1500,-6000,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*435 (Text
va (VaSet
)
xt "1250,3500,3550,4500"
st "Library"
blo "1250,4300"
tm "BdLibraryNameMgr"
)
*436 (Text
va (VaSet
)
xt "1250,4500,6750,5500"
st "SaComponent"
blo "1250,5300"
tm "CptNameMgr"
)
*437 (Text
va (VaSet
)
xt "1250,5500,1850,6500"
st "I0"
blo "1250,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-5750,1500,-5750,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*438 (Text
va (VaSet
)
xt "950,3500,3250,4500"
st "Library"
blo "950,4300"
)
*439 (Text
va (VaSet
)
xt "950,4500,7050,5500"
st "VhdlComponent"
blo "950,5300"
)
*440 (Text
va (VaSet
)
xt "950,5500,1550,6500"
st "I0"
blo "950,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6050,1500,-6050,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*441 (Text
va (VaSet
)
xt "450,3500,2750,4500"
st "Library"
blo "450,4300"
)
*442 (Text
va (VaSet
)
xt "450,4500,7550,5500"
st "VerilogComponent"
blo "450,5300"
)
*443 (Text
va (VaSet
)
xt "450,5500,1050,6500"
st "I0"
blo "450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6550,1500,-6550,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*444 (Text
va (VaSet
)
xt "3400,4000,4600,5000"
st "eb1"
blo "3400,4800"
tm "HdlTextNameMgr"
)
*445 (Text
va (VaSet
)
xt "3400,5000,3800,6000"
st "1"
blo "3400,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,18500,100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*446 (Text
va (VaSet
font "Verdana,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*447 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,11000,100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*448 (Text
va (VaSet
font "Verdana,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*449 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Verdana,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,6000,4000,7000"
st "Declarations"
blo "-3000,6800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,7000,400,8000"
st "Ports:"
blo "-3000,7800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,123000,1800,124000"
st "Pre User:"
blo "-3000,123800"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,13200,18000,15000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,124000,6000,125000"
st "Diagram Signals:"
blo "-3000,124800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-3000,6000,3000,7000"
st "Post User:"
blo "-3000,6800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-3000,6000,-3000,6000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 442,0
usingSuid 1
emptyRow *450 (LEmptyRow
)
uid 1406,0
optionalChildren [
*451 (RefLabelRowHdr
)
*452 (TitleRowHdr
)
*453 (FilterRowHdr
)
*454 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*455 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*456 (GroupColHdr
tm "GroupColHdrMgr"
)
*457 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*458 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*459 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*460 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*461 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*462 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*463 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH0_CS"
t "std_ulogic"
o 25
suid 321,0
)
)
uid 19371,0
)
*464 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH0_SDO"
t "std_ulogic"
o 1
suid 322,0
)
)
uid 19373,0
)
*465 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH10_CS"
t "std_ulogic"
o 26
suid 323,0
)
)
uid 19375,0
)
*466 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH10_SDO"
t "std_ulogic"
o 2
suid 324,0
)
)
uid 19377,0
)
*467 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH11_CS"
t "std_ulogic"
o 27
suid 325,0
)
)
uid 19379,0
)
*468 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH11_SDO"
t "std_ulogic"
o 3
suid 326,0
)
)
uid 19381,0
)
*469 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH12_CS"
t "std_ulogic"
o 28
suid 327,0
)
)
uid 19383,0
)
*470 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH12_SDO"
t "std_ulogic"
o 4
suid 328,0
)
)
uid 19385,0
)
*471 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH13_CS"
t "std_ulogic"
o 29
suid 329,0
)
)
uid 19387,0
)
*472 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH13_SDO"
t "std_ulogic"
o 5
suid 330,0
)
)
uid 19389,0
)
*473 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH14_CS"
t "std_ulogic"
o 30
suid 331,0
)
)
uid 19391,0
)
*474 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH14_SDO"
t "std_ulogic"
o 6
suid 332,0
)
)
uid 19393,0
)
*475 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH15_CS"
t "std_ulogic"
o 31
suid 333,0
)
)
uid 19395,0
)
*476 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH15_SDO"
t "std_ulogic"
o 7
suid 334,0
)
)
uid 19397,0
)
*477 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH16_CS"
t "std_ulogic"
o 32
suid 335,0
)
)
uid 19399,0
)
*478 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH16_SDO"
t "std_ulogic"
o 8
suid 336,0
)
)
uid 19401,0
)
*479 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH17_CS"
t "std_ulogic"
o 33
suid 337,0
)
)
uid 19403,0
)
*480 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH17_SDO"
t "std_ulogic"
o 9
suid 338,0
)
)
uid 19405,0
)
*481 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH18_CS"
t "std_ulogic"
o 34
suid 339,0
)
)
uid 19407,0
)
*482 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH18_SDO"
t "std_ulogic"
o 10
suid 340,0
)
)
uid 19409,0
)
*483 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH19_CS"
t "std_ulogic"
o 35
suid 341,0
)
)
uid 19411,0
)
*484 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH19_SDO"
t "std_ulogic"
o 11
suid 342,0
)
)
uid 19413,0
)
*485 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH1_CS"
t "std_ulogic"
o 36
suid 343,0
)
)
uid 19415,0
)
*486 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH1_SDO"
t "std_ulogic"
o 12
suid 344,0
)
)
uid 19417,0
)
*487 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH2_CS"
t "std_ulogic"
o 37
suid 345,0
)
)
uid 19419,0
)
*488 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH2_SDO"
t "std_ulogic"
o 13
suid 346,0
)
)
uid 19421,0
)
*489 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH3_CS"
t "std_ulogic"
o 38
suid 347,0
)
)
uid 19423,0
)
*490 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH3_SDO"
t "std_ulogic"
o 14
suid 348,0
)
)
uid 19425,0
)
*491 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH4_CS"
t "std_ulogic"
o 39
suid 349,0
)
)
uid 19427,0
)
*492 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH4_SDO"
t "std_ulogic"
o 15
suid 350,0
)
)
uid 19429,0
)
*493 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH5_CS"
t "std_ulogic"
o 40
suid 351,0
)
)
uid 19431,0
)
*494 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH5_SDO"
t "std_ulogic"
o 16
suid 352,0
)
)
uid 19433,0
)
*495 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH6_CS"
t "std_ulogic"
o 41
suid 353,0
)
)
uid 19435,0
)
*496 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH6_SDO"
t "std_ulogic"
o 17
suid 354,0
)
)
uid 19437,0
)
*497 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH7_CS"
t "std_ulogic"
o 42
suid 355,0
)
)
uid 19439,0
)
*498 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH7_SDO"
t "std_ulogic"
o 18
suid 356,0
)
)
uid 19441,0
)
*499 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH8_CS"
t "std_ulogic"
o 43
suid 357,0
)
)
uid 19443,0
)
*500 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH8_SDO"
t "std_ulogic"
o 19
suid 358,0
)
)
uid 19445,0
)
*501 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH9_CS"
t "std_ulogic"
o 44
suid 359,0
)
)
uid 19447,0
)
*502 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH9_SDO"
t "std_ulogic"
o 20
suid 360,0
)
)
uid 19449,0
)
*503 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 45
suid 361,0
)
)
uid 19451,0
)
*504 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BN_EN"
t "std_ulogic"
o 77
suid 362,0
)
)
uid 19453,0
)
*505 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BN_ERROR_R"
t "std_ulogic"
o 78
suid 363,0
)
)
uid 19455,0
)
*506 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BN_ERROR_W"
t "std_ulogic"
o 79
suid 364,0
)
)
uid 19457,0
)
*507 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BN_MASTER_RST"
t "std_ulogic"
o 80
suid 365,0
)
)
uid 19459,0
)
*508 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_0"
t "std_ulogic"
o 81
suid 366,0
)
)
uid 19461,0
)
*509 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_1"
t "std_ulogic"
o 82
suid 367,0
)
)
uid 19463,0
)
*510 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_10"
t "std_ulogic"
o 83
suid 368,0
)
)
uid 19465,0
)
*511 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_11"
t "std_ulogic"
o 84
suid 369,0
)
)
uid 19467,0
)
*512 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_13"
t "std_ulogic"
o 85
suid 370,0
)
)
uid 19469,0
)
*513 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_14"
t "std_ulogic"
o 86
suid 371,0
)
)
uid 19471,0
)
*514 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_15"
t "std_ulogic"
o 87
suid 372,0
)
)
uid 19473,0
)
*515 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_16"
t "std_ulogic"
o 88
suid 373,0
)
)
uid 19475,0
)
*516 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_17"
t "std_ulogic"
o 89
suid 374,0
)
)
uid 19477,0
)
*517 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_18"
t "std_ulogic"
o 90
suid 375,0
)
)
uid 19479,0
)
*518 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_19"
t "std_ulogic"
o 91
suid 376,0
)
)
uid 19481,0
)
*519 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_2"
t "std_ulogic"
o 92
suid 377,0
)
)
uid 19483,0
)
*520 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_20"
t "std_ulogic"
o 93
suid 378,0
)
)
uid 19485,0
)
*521 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_21"
t "std_ulogic"
o 94
suid 379,0
)
)
uid 19487,0
)
*522 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_22"
t "std_ulogic"
o 95
suid 380,0
)
)
uid 19489,0
)
*523 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_23"
t "std_ulogic"
o 96
suid 381,0
)
)
uid 19491,0
)
*524 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_24"
t "std_ulogic"
o 97
suid 382,0
)
)
uid 19493,0
)
*525 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_26"
t "std_ulogic"
o 98
suid 383,0
)
)
uid 19495,0
)
*526 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_27"
t "std_ulogic"
o 99
suid 384,0
)
)
uid 19497,0
)
*527 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_28"
t "std_ulogic"
o 100
suid 385,0
)
)
uid 19499,0
)
*528 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_29"
t "std_ulogic"
o 101
suid 386,0
)
)
uid 19501,0
)
*529 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_3"
t "std_ulogic"
o 102
suid 387,0
)
)
uid 19503,0
)
*530 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_30"
t "std_ulogic"
o 103
suid 388,0
)
)
uid 19505,0
)
*531 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_31"
t "std_ulogic"
o 104
suid 389,0
)
)
uid 19507,0
)
*532 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_32"
t "std_ulogic"
o 105
suid 390,0
)
)
uid 19509,0
)
*533 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_33"
t "std_ulogic"
o 106
suid 391,0
)
)
uid 19511,0
)
*534 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_34"
t "std_ulogic"
o 107
suid 392,0
)
)
uid 19513,0
)
*535 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_35"
t "std_ulogic"
o 108
suid 393,0
)
)
uid 19515,0
)
*536 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_36"
t "std_ulogic"
o 109
suid 394,0
)
)
uid 19517,0
)
*537 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_4"
t "std_ulogic"
o 110
suid 395,0
)
)
uid 19519,0
)
*538 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_5"
t "std_ulogic"
o 111
suid 396,0
)
)
uid 19521,0
)
*539 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_6"
t "std_ulogic"
o 112
suid 397,0
)
)
uid 19523,0
)
*540 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_7"
t "std_ulogic"
o 113
suid 398,0
)
)
uid 19525,0
)
*541 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_8"
t "std_ulogic"
o 114
suid 399,0
)
)
uid 19527,0
)
*542 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_9"
t "std_ulogic"
o 115
suid 400,0
)
)
uid 19529,0
)
*543 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM10A"
t "std_ulogic"
o 46
suid 401,0
)
)
uid 19531,0
)
*544 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM10B"
t "std_ulogic"
o 47
suid 402,0
)
)
uid 19533,0
)
*545 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM11A"
t "std_ulogic"
o 48
suid 403,0
)
)
uid 19535,0
)
*546 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM11B"
t "std_ulogic"
o 49
suid 404,0
)
)
uid 19537,0
)
*547 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM12A"
t "std_ulogic"
o 50
suid 405,0
)
)
uid 19539,0
)
*548 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM12B"
t "std_ulogic"
o 51
suid 406,0
)
)
uid 19541,0
)
*549 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM1A"
t "std_ulogic"
o 52
suid 407,0
)
)
uid 19543,0
)
*550 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM1B"
t "std_ulogic"
o 53
suid 408,0
)
)
uid 19545,0
)
*551 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM2A"
t "std_ulogic"
o 54
suid 409,0
)
)
uid 19547,0
)
*552 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM2B"
t "std_ulogic"
o 55
suid 410,0
)
)
uid 19549,0
)
*553 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM3A"
t "std_ulogic"
o 56
suid 411,0
)
)
uid 19551,0
)
*554 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM3B"
t "std_ulogic"
o 57
suid 412,0
)
)
uid 19553,0
)
*555 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM4A"
t "std_ulogic"
o 58
suid 413,0
)
)
uid 19555,0
)
*556 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM4B"
t "std_ulogic"
o 59
suid 414,0
)
)
uid 19557,0
)
*557 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM5A"
t "std_ulogic"
o 60
suid 415,0
)
)
uid 19559,0
)
*558 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM5B"
t "std_ulogic"
o 61
suid 416,0
)
)
uid 19561,0
)
*559 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM6A"
t "std_ulogic"
o 62
suid 417,0
)
)
uid 19563,0
)
*560 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM6B"
t "std_ulogic"
o 63
suid 418,0
)
)
uid 19565,0
)
*561 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM7A"
t "std_ulogic"
o 64
suid 419,0
)
)
uid 19567,0
)
*562 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM7B"
t "std_ulogic"
o 65
suid 420,0
)
)
uid 19569,0
)
*563 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM8A"
t "std_ulogic"
o 66
suid 421,0
)
)
uid 19571,0
)
*564 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM8B"
t "std_ulogic"
o 67
suid 422,0
)
)
uid 19573,0
)
*565 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM9A"
t "std_ulogic"
o 68
suid 423,0
)
)
uid 19575,0
)
*566 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM9B"
t "std_ulogic"
o 69
suid 424,0
)
)
uid 19577,0
)
*567 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "USB_CTS"
t "std_ulogic"
o 75
suid 425,0
)
)
uid 19579,0
)
*568 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "USB_RTS"
t "std_ulogic"
o 21
suid 426,0
)
)
uid 19581,0
)
*569 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "USB_RX"
t "std_ulogic"
o 76
suid 427,0
)
)
uid 19583,0
)
*570 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 22
suid 428,0
)
)
uid 19585,0
)
*571 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 429,0
)
)
uid 19587,0
)
*572 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 24
suid 430,0
)
)
uid 19589,0
)
*573 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "PWM_out"
t "std_ulogic"
o 116
suid 431,0
)
)
uid 21311,0
)
*574 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_1"
t "std_uLogic"
o 117
suid 437,0
)
)
uid 21353,0
)
*575 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SPIA_SIMO"
t "std_ulogic"
o 73
suid 438,0
)
)
uid 21355,0
scheme 0
)
*576 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SPIA_STE_n"
t "std_ulogic"
o 74
suid 439,0
)
)
uid 21357,0
scheme 0
)
*577 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SPIA_CLK"
t "std_ulogic"
o 72
suid 440,0
)
)
uid 21359,0
scheme 0
)
*578 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "LED_0_GREEN"
t "std_ulogic"
o 70
suid 441,0
)
)
uid 21403,0
scheme 0
)
*579 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "LED_0_RED"
t "std_ulogic"
o 71
suid 442,0
)
)
uid 21405,0
scheme 0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1419,0
optionalChildren [
*580 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *581 (MRCItem
litem &450
pos 117
dimension 20
)
uid 1421,0
optionalChildren [
*582 (MRCItem
litem &451
pos 0
dimension 20
uid 1422,0
)
*583 (MRCItem
litem &452
pos 1
dimension 23
uid 1423,0
)
*584 (MRCItem
litem &453
pos 2
hidden 1
dimension 20
uid 1424,0
)
*585 (MRCItem
litem &463
pos 0
dimension 20
uid 19372,0
)
*586 (MRCItem
litem &464
pos 1
dimension 20
uid 19374,0
)
*587 (MRCItem
litem &465
pos 2
dimension 20
uid 19376,0
)
*588 (MRCItem
litem &466
pos 3
dimension 20
uid 19378,0
)
*589 (MRCItem
litem &467
pos 4
dimension 20
uid 19380,0
)
*590 (MRCItem
litem &468
pos 5
dimension 20
uid 19382,0
)
*591 (MRCItem
litem &469
pos 6
dimension 20
uid 19384,0
)
*592 (MRCItem
litem &470
pos 7
dimension 20
uid 19386,0
)
*593 (MRCItem
litem &471
pos 8
dimension 20
uid 19388,0
)
*594 (MRCItem
litem &472
pos 9
dimension 20
uid 19390,0
)
*595 (MRCItem
litem &473
pos 10
dimension 20
uid 19392,0
)
*596 (MRCItem
litem &474
pos 11
dimension 20
uid 19394,0
)
*597 (MRCItem
litem &475
pos 12
dimension 20
uid 19396,0
)
*598 (MRCItem
litem &476
pos 13
dimension 20
uid 19398,0
)
*599 (MRCItem
litem &477
pos 14
dimension 20
uid 19400,0
)
*600 (MRCItem
litem &478
pos 15
dimension 20
uid 19402,0
)
*601 (MRCItem
litem &479
pos 16
dimension 20
uid 19404,0
)
*602 (MRCItem
litem &480
pos 17
dimension 20
uid 19406,0
)
*603 (MRCItem
litem &481
pos 18
dimension 20
uid 19408,0
)
*604 (MRCItem
litem &482
pos 19
dimension 20
uid 19410,0
)
*605 (MRCItem
litem &483
pos 20
dimension 20
uid 19412,0
)
*606 (MRCItem
litem &484
pos 21
dimension 20
uid 19414,0
)
*607 (MRCItem
litem &485
pos 22
dimension 20
uid 19416,0
)
*608 (MRCItem
litem &486
pos 23
dimension 20
uid 19418,0
)
*609 (MRCItem
litem &487
pos 24
dimension 20
uid 19420,0
)
*610 (MRCItem
litem &488
pos 25
dimension 20
uid 19422,0
)
*611 (MRCItem
litem &489
pos 26
dimension 20
uid 19424,0
)
*612 (MRCItem
litem &490
pos 27
dimension 20
uid 19426,0
)
*613 (MRCItem
litem &491
pos 28
dimension 20
uid 19428,0
)
*614 (MRCItem
litem &492
pos 29
dimension 20
uid 19430,0
)
*615 (MRCItem
litem &493
pos 30
dimension 20
uid 19432,0
)
*616 (MRCItem
litem &494
pos 31
dimension 20
uid 19434,0
)
*617 (MRCItem
litem &495
pos 32
dimension 20
uid 19436,0
)
*618 (MRCItem
litem &496
pos 33
dimension 20
uid 19438,0
)
*619 (MRCItem
litem &497
pos 34
dimension 20
uid 19440,0
)
*620 (MRCItem
litem &498
pos 35
dimension 20
uid 19442,0
)
*621 (MRCItem
litem &499
pos 36
dimension 20
uid 19444,0
)
*622 (MRCItem
litem &500
pos 37
dimension 20
uid 19446,0
)
*623 (MRCItem
litem &501
pos 38
dimension 20
uid 19448,0
)
*624 (MRCItem
litem &502
pos 39
dimension 20
uid 19450,0
)
*625 (MRCItem
litem &503
pos 40
dimension 20
uid 19452,0
)
*626 (MRCItem
litem &504
pos 41
dimension 20
uid 19454,0
)
*627 (MRCItem
litem &505
pos 42
dimension 20
uid 19456,0
)
*628 (MRCItem
litem &506
pos 43
dimension 20
uid 19458,0
)
*629 (MRCItem
litem &507
pos 44
dimension 20
uid 19460,0
)
*630 (MRCItem
litem &508
pos 45
dimension 20
uid 19462,0
)
*631 (MRCItem
litem &509
pos 46
dimension 20
uid 19464,0
)
*632 (MRCItem
litem &510
pos 47
dimension 20
uid 19466,0
)
*633 (MRCItem
litem &511
pos 48
dimension 20
uid 19468,0
)
*634 (MRCItem
litem &512
pos 49
dimension 20
uid 19470,0
)
*635 (MRCItem
litem &513
pos 50
dimension 20
uid 19472,0
)
*636 (MRCItem
litem &514
pos 51
dimension 20
uid 19474,0
)
*637 (MRCItem
litem &515
pos 52
dimension 20
uid 19476,0
)
*638 (MRCItem
litem &516
pos 53
dimension 20
uid 19478,0
)
*639 (MRCItem
litem &517
pos 54
dimension 20
uid 19480,0
)
*640 (MRCItem
litem &518
pos 55
dimension 20
uid 19482,0
)
*641 (MRCItem
litem &519
pos 56
dimension 20
uid 19484,0
)
*642 (MRCItem
litem &520
pos 57
dimension 20
uid 19486,0
)
*643 (MRCItem
litem &521
pos 58
dimension 20
uid 19488,0
)
*644 (MRCItem
litem &522
pos 59
dimension 20
uid 19490,0
)
*645 (MRCItem
litem &523
pos 60
dimension 20
uid 19492,0
)
*646 (MRCItem
litem &524
pos 61
dimension 20
uid 19494,0
)
*647 (MRCItem
litem &525
pos 62
dimension 20
uid 19496,0
)
*648 (MRCItem
litem &526
pos 63
dimension 20
uid 19498,0
)
*649 (MRCItem
litem &527
pos 64
dimension 20
uid 19500,0
)
*650 (MRCItem
litem &528
pos 65
dimension 20
uid 19502,0
)
*651 (MRCItem
litem &529
pos 66
dimension 20
uid 19504,0
)
*652 (MRCItem
litem &530
pos 67
dimension 20
uid 19506,0
)
*653 (MRCItem
litem &531
pos 68
dimension 20
uid 19508,0
)
*654 (MRCItem
litem &532
pos 69
dimension 20
uid 19510,0
)
*655 (MRCItem
litem &533
pos 70
dimension 20
uid 19512,0
)
*656 (MRCItem
litem &534
pos 71
dimension 20
uid 19514,0
)
*657 (MRCItem
litem &535
pos 72
dimension 20
uid 19516,0
)
*658 (MRCItem
litem &536
pos 73
dimension 20
uid 19518,0
)
*659 (MRCItem
litem &537
pos 74
dimension 20
uid 19520,0
)
*660 (MRCItem
litem &538
pos 75
dimension 20
uid 19522,0
)
*661 (MRCItem
litem &539
pos 76
dimension 20
uid 19524,0
)
*662 (MRCItem
litem &540
pos 77
dimension 20
uid 19526,0
)
*663 (MRCItem
litem &541
pos 78
dimension 20
uid 19528,0
)
*664 (MRCItem
litem &542
pos 79
dimension 20
uid 19530,0
)
*665 (MRCItem
litem &543
pos 80
dimension 20
uid 19532,0
)
*666 (MRCItem
litem &544
pos 81
dimension 20
uid 19534,0
)
*667 (MRCItem
litem &545
pos 82
dimension 20
uid 19536,0
)
*668 (MRCItem
litem &546
pos 83
dimension 20
uid 19538,0
)
*669 (MRCItem
litem &547
pos 84
dimension 20
uid 19540,0
)
*670 (MRCItem
litem &548
pos 85
dimension 20
uid 19542,0
)
*671 (MRCItem
litem &549
pos 86
dimension 20
uid 19544,0
)
*672 (MRCItem
litem &550
pos 87
dimension 20
uid 19546,0
)
*673 (MRCItem
litem &551
pos 88
dimension 20
uid 19548,0
)
*674 (MRCItem
litem &552
pos 89
dimension 20
uid 19550,0
)
*675 (MRCItem
litem &553
pos 90
dimension 20
uid 19552,0
)
*676 (MRCItem
litem &554
pos 91
dimension 20
uid 19554,0
)
*677 (MRCItem
litem &555
pos 92
dimension 20
uid 19556,0
)
*678 (MRCItem
litem &556
pos 93
dimension 20
uid 19558,0
)
*679 (MRCItem
litem &557
pos 94
dimension 20
uid 19560,0
)
*680 (MRCItem
litem &558
pos 95
dimension 20
uid 19562,0
)
*681 (MRCItem
litem &559
pos 96
dimension 20
uid 19564,0
)
*682 (MRCItem
litem &560
pos 97
dimension 20
uid 19566,0
)
*683 (MRCItem
litem &561
pos 98
dimension 20
uid 19568,0
)
*684 (MRCItem
litem &562
pos 99
dimension 20
uid 19570,0
)
*685 (MRCItem
litem &563
pos 100
dimension 20
uid 19572,0
)
*686 (MRCItem
litem &564
pos 101
dimension 20
uid 19574,0
)
*687 (MRCItem
litem &565
pos 102
dimension 20
uid 19576,0
)
*688 (MRCItem
litem &566
pos 103
dimension 20
uid 19578,0
)
*689 (MRCItem
litem &567
pos 104
dimension 20
uid 19580,0
)
*690 (MRCItem
litem &568
pos 105
dimension 20
uid 19582,0
)
*691 (MRCItem
litem &569
pos 106
dimension 20
uid 19584,0
)
*692 (MRCItem
litem &570
pos 107
dimension 20
uid 19586,0
)
*693 (MRCItem
litem &571
pos 108
dimension 20
uid 19588,0
)
*694 (MRCItem
litem &572
pos 109
dimension 20
uid 19590,0
)
*695 (MRCItem
litem &573
pos 115
dimension 20
uid 21312,0
)
*696 (MRCItem
litem &574
pos 116
dimension 20
uid 21354,0
)
*697 (MRCItem
litem &575
pos 110
dimension 20
uid 21356,0
)
*698 (MRCItem
litem &576
pos 111
dimension 20
uid 21358,0
)
*699 (MRCItem
litem &577
pos 112
dimension 20
uid 21360,0
)
*700 (MRCItem
litem &578
pos 113
dimension 20
uid 21404,0
)
*701 (MRCItem
litem &579
pos 114
dimension 20
uid 21406,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1425,0
optionalChildren [
*702 (MRCItem
litem &454
pos 0
dimension 20
uid 1426,0
)
*703 (MRCItem
litem &456
pos 1
dimension 50
uid 1427,0
)
*704 (MRCItem
litem &457
pos 2
dimension 100
uid 1428,0
)
*705 (MRCItem
litem &458
pos 3
dimension 50
uid 1429,0
)
*706 (MRCItem
litem &459
pos 4
dimension 100
uid 1430,0
)
*707 (MRCItem
litem &460
pos 5
dimension 100
uid 1431,0
)
*708 (MRCItem
litem &461
pos 6
dimension 50
uid 1432,0
)
*709 (MRCItem
litem &462
pos 7
dimension 80
uid 1433,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1420,0
vaOverrides [
]
)
]
)
uid 1405,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *710 (LEmptyRow
)
uid 1435,0
optionalChildren [
*711 (RefLabelRowHdr
)
*712 (TitleRowHdr
)
*713 (FilterRowHdr
)
*714 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*715 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*716 (GroupColHdr
tm "GroupColHdrMgr"
)
*717 (NameColHdr
tm "GenericNameColHdrMgr"
)
*718 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*719 (InitColHdr
tm "GenericValueColHdrMgr"
)
*720 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*721 (EolColHdr
tm "GenericEolColHdrMgr"
)
*722 (LogGeneric
generic (GiElement
name "signalBitNb"
type "positive"
value "16"
)
uid 2460,0
)
*723 (LogGeneric
generic (GiElement
name "phaseBitNb"
type "positive"
value "16"
)
uid 2462,0
)
*724 (LogGeneric
generic (GiElement
name "stepX"
type "positive"
value "1"
)
uid 2464,0
)
*725 (LogGeneric
generic (GiElement
name "stepY"
type "positive"
value "1"
)
uid 2466,0
)
*726 (LogGeneric
generic (GiElement
name "botNb"
type "positive"
value "16"
)
uid 2813,0
)
]
)
pdm (PhysicalDM
uid 1447,0
optionalChildren [
*727 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *728 (MRCItem
litem &710
pos 5
dimension 20
)
uid 1449,0
optionalChildren [
*729 (MRCItem
litem &711
pos 0
dimension 20
uid 1450,0
)
*730 (MRCItem
litem &712
pos 1
dimension 23
uid 1451,0
)
*731 (MRCItem
litem &713
pos 2
hidden 1
dimension 20
uid 1452,0
)
*732 (MRCItem
litem &722
pos 0
dimension 20
uid 2459,0
)
*733 (MRCItem
litem &723
pos 1
dimension 20
uid 2461,0
)
*734 (MRCItem
litem &724
pos 2
dimension 20
uid 2463,0
)
*735 (MRCItem
litem &725
pos 3
dimension 20
uid 2465,0
)
*736 (MRCItem
litem &726
pos 4
dimension 20
uid 2812,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1453,0
optionalChildren [
*737 (MRCItem
litem &714
pos 0
dimension 20
uid 1454,0
)
*738 (MRCItem
litem &716
pos 1
dimension 50
uid 1455,0
)
*739 (MRCItem
litem &717
pos 2
dimension 100
uid 1456,0
)
*740 (MRCItem
litem &718
pos 3
dimension 100
uid 1457,0
)
*741 (MRCItem
litem &719
pos 4
dimension 50
uid 1458,0
)
*742 (MRCItem
litem &720
pos 5
dimension 50
uid 1459,0
)
*743 (MRCItem
litem &721
pos 6
dimension 80
uid 1460,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1448,0
vaOverrides [
]
)
]
)
uid 1434,0
type 1
)
activeModelName "BlockDiag"
)
