# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7a100tcsg324-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir H:/Xilinxprojects/project_newawg/project_newawg.cache/wt [current_project]
set_property parent.project_path H:/Xilinxprojects/project_newawg/project_newawg.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_mem H:/Xilinxprojects/drive-download-20170224T145020Z-001/mem_init_vhd.mif
read_vhdl -library xil_defaultlib {
  H:/Xilinxprojects/project_newawg/project_newawg.srcs/sources_1/new/memory.vhd
  H:/Xilinxprojects/project_newawg/project_newawg.srcs/sources_1/new/counter_general.vhd
  H:/Xilinxprojects/project_newawg/project_newawg.srcs/sources_1/new/mainfile.vhd
}
foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}

synth_design -top knight_rider -part xc7a100tcsg324-1


write_checkpoint -force -noxdef knight_rider.dcp

catch { report_utilization -file knight_rider_utilization_synth.rpt -pb knight_rider_utilization_synth.pb }
