//
// Copyright (c) 2015 University of Cambridge
// All rights reserved.
//
//
//  File:
//        delay_regs_defines.txt
//
//  Description:
//        This file is automatically generated with header defines for the software
//
// This software was developed by Stanford University and the University of Cambridge Computer Laboratory
// under National Science Foundation under Grant No. CNS-0855268,
// the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
// by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"),
// as part of the DARPA MRC research programme.
//
// @NETFPGA_LICENSE_HEADER_START@
//
// Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
// license agreements.  See the NOTICE file distributed with this work for
// additional information regarding copyright ownership.  NetFPGA licenses this
// file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
// "License"); you may not use this file except in compliance with the
// License.  You may obtain a copy of the License at:
//
//   http://www.netfpga-cic.org
//
// Unless required by applicable law or agreed to in writing, Work distributed
// under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
// CONDITIONS OF ANY KIND, either express or implied.  See the License for the
// specific language governing permissions and limitations under the License.
//
// @NETFPGA_LICENSE_HEADER_END@
//

#define SUME DELAY ID OFFSET 0x0
#define SUME DELAY ID DEFAULT 0x0000DE00
#define SUME DELAY ID WIDTH 32
#define SUME DELAY VERSION OFFSET 0x4
#define SUME DELAY VERSION DEFAULT 0x1
#define SUME DELAY VERSION WIDTH 32
#define SUME DELAY RESET OFFSET 0x8
#define SUME DELAY RESET DEFAULT 0x0
#define SUME DELAY RESET WIDTH 16
#define SUME DELAY FLIP OFFSET 0xC
#define SUME DELAY FLIP DEFAULT 0x0
#define SUME DELAY FLIP WIDTH 32
#define SUME DELAY DEBUG OFFSET 0x10
#define SUME DELAY DEBUG DEFAULT 0x0
#define SUME DELAY DEBUG WIDTH 32
#define SUME DELAY PKTIN OFFSET 0x14
#define SUME DELAY PKTIN DEFAULT 0x0
#define SUME DELAY PKTIN WIDTH 32
#define SUME DELAY PKTOUT OFFSET 0x18
#define SUME DELAY PKTOUT DEFAULT 0x0
#define SUME DELAY PKTOUT WIDTH 32
#define SUME DELAY DELAYVAL OFFSET 0x1C
#define SUME DELAY DELAYVAL DEFAULT 0x0
#define SUME DELAY DELAYVAL WIDTH 32
#define SUME DELAY JITTERVAL OFFSET 0x20
#define SUME DELAY JITTERVAL DEFAULT 0x0
#define SUME DELAY JITTERVAL WIDTH 32
#define SUME DELAY JITTERTYPE OFFSET 0x24
#define SUME DELAY JITTERTYPE DEFAULT 0x0
#define SUME DELAY JITTERTYPE WIDTH 32
#define SUME DELAY INDIRECTADDRESS OFFSET 0x50
#define SUME DELAY INDIRECTADDRESS DEFAULT 0x0
#define SUME DELAY INDIRECTADDRESS WIDTH 32
#define SUME DELAY INDIRECTWRDATA OFFSET 0x54
#define SUME DELAY INDIRECTWRDATA DEFAULT 0x0
#define SUME DELAY INDIRECTWRDATA WIDTH 32
#define SUME DELAY INDIRECTREPLY OFFSET 0x58
#define SUME DELAY INDIRECTREPLY DEFAULT 0x0
#define SUME DELAY INDIRECTREPLY WIDTH 32
#define SUME DELAY INDIRECTCOMMAND OFFSET 0x5C
#define SUME DELAY INDIRECTCOMMAND DEFAULT 0x0
#define SUME DELAY INDIRECTCOMMAND WIDTH 32
#define SUME DELAY INDIRECTCONFIG OFFSET 0x60
#define SUME DELAY INDIRECTCONFIG DEFAULT 0x0
#define SUME DELAY INDIRECTCONFIG WIDTH 32
#define  SUME DELAY _MEM_DISTMEM WIDTH 32
#define  SUME DELAY _MEM_DISTMEM DEPTH 65536
#define  SUME DELAY _MEM_DISTMEM ADDRESS 0x0
#define  SUME DELAY _MEM_USERDISTMEM WIDTH 32
#define  SUME DELAY _MEM_USERDISTMEM DEPTH 65536
#define  SUME DELAY _MEM_USERDISTMEM ADDRESS 0x10000000
