-- VHDL for IBM SMS ALD page 15.62.03.1
-- Title: E CH REGISTER TRANSFER CTRLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/20/2020 9:34:52 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_62_03_1_E_CH_REGISTER_TRANSFER_CTRLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_T:	 in STD_LOGIC;
		PS_CONSOLE_STROBE:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_21:	 in STD_LOGIC;
		MC_BUFFER_STROBE:	 in STD_LOGIC;
		MS_E_CH_SELECT_ANY_BUFFER:	 in STD_LOGIC;
		MC_SET_ECH_STROB_TR_E_FR_FEATS:	 in STD_LOGIC;
		TW_SET_ECH_STROB_TR_E_FR_FEATS:	 in STD_LOGIC;
		MC_BUFFER_STROBE_JRJ:	 in STD_LOGIC;
		PS_E_CH_OUTPUT_MODE:	 in STD_LOGIC;
		PS_E_CH_SELECT_TAPE_DATA:	 in STD_LOGIC;
		MC_TAPE_WRITE_STROBE:	 in STD_LOGIC;
		MC_1301_STROBE_E_CH:	 in STD_LOGIC;
		MS_E_CH_SELECT_UNIT_F:	 in STD_LOGIC;
		MC_1405_STROBE_E_CH:	 in STD_LOGIC;
		MC_TAPE_READ_STROBE:	 in STD_LOGIC;
		MS_E_CH_RESET_1:	 in STD_LOGIC;
		PS_E2_REG_FULL:	 in STD_LOGIC;
		PS_E_CH_INPUT_MODE:	 in STD_LOGIC;
		MS_E1_REG_FULL:	 in STD_LOGIC;
		PS_SET_E1_REG:	 in STD_LOGIC;
		PS_RESET_E2_FULL_LATCH:	 in STD_LOGIC;
		MS_E_CH_CLOCKED_STROBE_OUTPUT:	 out STD_LOGIC;
		MS_E_CH_CLOCKED_STROBE_INPUT:	 out STD_LOGIC;
		MS_E_CH_STROBE_TRIGGER:	 out STD_LOGIC;
		PS_E_CH_STROBE_TRIGGER:	 out STD_LOGIC);
end ALD_15_62_03_1_E_CH_REGISTER_TRANSFER_CTRLS;

architecture behavioral of ALD_15_62_03_1_E_CH_REGISTER_TRANSFER_CTRLS is 

	signal OUT_5A_P: STD_LOGIC;
	signal OUT_4A_K: STD_LOGIC;
	signal OUT_2A_B: STD_LOGIC;
	signal OUT_1A_C: STD_LOGIC;
	signal OUT_5B_C: STD_LOGIC;
	signal OUT_4B_L: STD_LOGIC;
	signal OUT_5C_R: STD_LOGIC;
	signal OUT_4C_B: STD_LOGIC;
	signal OUT_2C_F: STD_LOGIC;
	signal OUT_4D_A: STD_LOGIC;
	signal OUT_5E_K: STD_LOGIC;
	signal OUT_4E_C: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_2E_C: STD_LOGIC;
	signal OUT_1E_F: STD_LOGIC;
	signal OUT_1E_B: STD_LOGIC;
	signal OUT_4F_D: STD_LOGIC;
	signal OUT_4G_E: STD_LOGIC;
	signal OUT_3G_NoPin: STD_LOGIC;
	signal OUT_1G_F: STD_LOGIC;
	signal OUT_4H_K: STD_LOGIC;
	signal OUT_3H_NoPin: STD_LOGIC;
	signal OUT_1H_D: STD_LOGIC;
	signal OUT_3I_NoPin: STD_LOGIC;
	signal OUT_1I_C: STD_LOGIC;
	signal OUT_DOT_5B: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;
	signal OUT_DOT_4G: STD_LOGIC;
	signal OUT_DOT_5D: STD_LOGIC;

begin

	OUT_5A_P <= NOT(PS_E_CH_SELECT_UNIT_T AND PS_CONSOLE_STROBE );
	OUT_4A_K <= NOT(OUT_5A_P );

	SMS_TAM_2A: entity SMS_TAM
	    port map (
		FPGA_CLK => FPGA_CLK,
		ACSET1 => PS_2ND_CLOCK_PULSE_21,	-- Pin D
		GATEON1 => '1',	-- Pin A
		DCRESET => MS_E_CH_RESET_1,	-- Pin H
		DCRFORCE => OUT_2C_F,	-- Pin T
		OUTOFF => OUT_2A_B,
		ACSET2 => OPEN,
		GATEON2 => OPEN );

	OUT_1A_C <= NOT OUT_2A_B;
	OUT_5B_C <= NOT(MC_SET_ECH_STROB_TR_E_FR_FEATS OR TW_SET_ECH_STROB_TR_E_FR_FEATS );
	OUT_4B_L <= NOT(OUT_DOT_5B OR MS_E_CH_SELECT_ANY_BUFFER );
	OUT_5C_R <= NOT(PS_E_CH_OUTPUT_MODE AND PS_E_CH_SELECT_TAPE_DATA );
	OUT_4C_B <= NOT(OUT_5C_R OR MC_TAPE_WRITE_STROBE );
	OUT_2C_F <= NOT OUT_1I_C;
	OUT_4D_A <= NOT(OUT_DOT_5D OR MS_E_CH_SELECT_UNIT_F );
	OUT_5E_K <= NOT(PS_E_CH_SELECT_TAPE_DATA AND PS_E_CH_INPUT_MODE );
	OUT_4E_C <= NOT(OUT_5E_K OR MC_TAPE_READ_STROBE );
	OUT_3E_D <= NOT OUT_DOT_4E;
	OUT_2E_C <= NOT OUT_3E_D;

	SMS_DEY_1E: entity SMS_DEY
	    port map (
		FPGA_CLK => FPGA_CLK,
		ACSET => OUT_2E_C,	-- Pin H
		DCRESET => MS_E_CH_RESET_1,	-- Pin P
		DCRFORCE => OUT_1G_F,	-- Pin T
		OUTON => OUT_1E_F,
		OUTOFF => OUT_1E_B,
		ACRESET => OPEN,
		GATEOFF => OPEN,
		GROUND => OPEN,
		DCSFORCE => OPEN,
		GATEON => OPEN );

	OUT_4F_D <= NOT(OUT_1A_C AND PS_E_CH_OUTPUT_MODE AND PS_E2_REG_FULL );
	OUT_4G_E <= NOT(OUT_1A_C AND PS_E_CH_INPUT_MODE AND MS_E1_REG_FULL );
	OUT_3G_NoPin <= NOT(PS_E_CH_INPUT_MODE AND PS_SET_E1_REG );
	OUT_1G_F <= NOT(OUT_3G_NoPin AND OUT_3H_NoPin AND OUT_3I_NoPin );
	OUT_4H_K <= NOT(MS_E1_REG_FULL AND MS_E1_REG_FULL );
	OUT_3H_NoPin <= NOT(PS_E_CH_OUTPUT_MODE AND PS_RESET_E2_FULL_LATCH );
	OUT_1H_D <= NOT OUT_1E_F;
	OUT_3I_NoPin <= NOT('0' );
	OUT_1I_C <= NOT OUT_1E_B;
	OUT_DOT_5B <= MC_BUFFER_STROBE AND MC_BUFFER_STROBE_JRJ;
	OUT_DOT_4E <= OUT_4A_K OR OUT_5B_C OR OUT_4B_L OR OUT_4C_B OR OUT_4D_A OR OUT_4E_C;
	OUT_DOT_4G <= OUT_4G_E OR OUT_4H_K;
	OUT_DOT_5D <= MC_1301_STROBE_E_CH AND MC_1405_STROBE_E_CH;

	MS_E_CH_CLOCKED_STROBE_OUTPUT <= OUT_4F_D;
	MS_E_CH_STROBE_TRIGGER <= OUT_1H_D;
	PS_E_CH_STROBE_TRIGGER <= OUT_1I_C;
	MS_E_CH_CLOCKED_STROBE_INPUT <= OUT_DOT_4G;


end;
