

================================================================
== Vitis HLS Report for 'dataflow_in_loop_PROCESSOR'
================================================================
* Date:           Tue Dec  7 23:34:41 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.297 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       72|       72| 0.720 us | 0.720 us |   54|   54| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                            |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance          |          Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |correlator_U0               |correlator               |       53|       53| 0.530 us | 0.530 us |   53|   53|   none  |
        |filter_U0                   |filter                   |       17|       17| 0.170 us | 0.170 us |   17|   17|   none  |
        |Block_entry_proc_proc13_U0  |Block_entry_proc_proc13  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +----------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|     198|    136|    -|
|Instance         |        0|   46|   16577|   7845|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   46|   16781|   8049|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   20|      15|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+----+-------+------+-----+
    |          Instance          |          Module         | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +----------------------------+-------------------------+---------+----+-------+------+-----+
    |Block_entry_proc_proc13_U0  |Block_entry_proc_proc13  |        0|   0|      3|    29|    0|
    |correlator_U0               |correlator               |        0|   0|  12160|  5117|    0|
    |filter_U0                   |filter                   |        0|  46|   4414|  2699|    0|
    +----------------------------+-------------------------+---------+----+-------+------+-----+
    |Total                       |                         |        0|  46|  16577|  7845|    0|
    +----------------------------+-------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------+---------+----+----+-----+------+-----+---------+
    |        Name        | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |input_signal_c_U    |        0|  99|   0|    -|     2|   32|       64|
    |temp_output_V1_c_U  |        0|  99|   0|    -|     2|   36|       72|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |Total               |        0| 198|   0|    0|     4|   68|      136|
    +--------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |Block_entry_proc_proc13_U0_ap_ready_count    |     +    |   0|  0|  10|           2|           1|
    |correlator_U0_ap_ready_count                 |     +    |   0|  0|  10|           2|           1|
    |Block_entry_proc_proc13_U0_ap_start          |    and   |   0|  0|   2|           1|           1|
    |ap_idle                                      |    and   |   0|  0|   2|           1|           1|
    |ap_sync_ready                                |    and   |   0|  0|   2|           1|           1|
    |correlator_U0_ap_start                       |    and   |   0|  0|   2|           1|           1|
    |ap_sync_Block_entry_proc_proc13_U0_ap_ready  |    or    |   0|  0|   2|           1|           1|
    |ap_sync_correlator_U0_ap_ready               |    or    |   0|  0|   2|           1|           1|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                        |          |   0|  0|  32|          10|           8|
    +---------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Block_entry_proc_proc13_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_Block_entry_proc_proc13_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_correlator_U0_ap_ready               |   9|          2|    1|          2|
    |correlator_U0_ap_ready_count                     |   9|          2|    2|          4|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |  36|          8|    6|         12|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+---+----+-----+-----------+
    |                       Name                      | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------+---+----+-----+-----------+
    |Block_entry_proc_proc13_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_Block_entry_proc_proc13_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_correlator_U0_ap_ready               |  1|   0|    1|          0|
    |correlator_U0_ap_ready_count                     |  2|   0|    2|          0|
    +-------------------------------------------------+---+----+-----+-----------+
    |Total                                            |  6|   0|    6|          0|
    +-------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------------+-----+-----+------------+----------------------------+--------------+
|input_signal                   |  in |   32|   ap_none  |        input_signal        |    pointer   |
|input_signal_ap_vld            |  in |    1|   ap_none  |        input_signal        |    pointer   |
|correlators_output_V_address0  | out |    6|  ap_memory |    correlators_output_V    |     array    |
|correlators_output_V_ce0       | out |    1|  ap_memory |    correlators_output_V    |     array    |
|correlators_output_V_d0        | out |   36|  ap_memory |    correlators_output_V    |     array    |
|correlators_output_V_q0        |  in |   36|  ap_memory |    correlators_output_V    |     array    |
|correlators_output_V_we0       | out |    1|  ap_memory |    correlators_output_V    |     array    |
|correlators_output_V_address1  | out |    6|  ap_memory |    correlators_output_V    |     array    |
|correlators_output_V_ce1       | out |    1|  ap_memory |    correlators_output_V    |     array    |
|correlators_output_V_d1        | out |   36|  ap_memory |    correlators_output_V    |     array    |
|correlators_output_V_q1        |  in |   36|  ap_memory |    correlators_output_V    |     array    |
|correlators_output_V_we1       | out |    1|  ap_memory |    correlators_output_V    |     array    |
|ap_clk                         |  in |    1| ap_ctrl_hs | dataflow_in_loop_PROCESSOR | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | dataflow_in_loop_PROCESSOR | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | dataflow_in_loop_PROCESSOR | return value |
|ap_done                        | out |    1| ap_ctrl_hs | dataflow_in_loop_PROCESSOR | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | dataflow_in_loop_PROCESSOR | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | dataflow_in_loop_PROCESSOR | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | dataflow_in_loop_PROCESSOR | return value |
+-------------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%temp_output_V1_c = alloca i64"   --->   Operation 6 'alloca' 'temp_output_V1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 36> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_signal_c = alloca i64"   --->   Operation 7 'alloca' 'input_signal_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%call_ln728 = call void @Block_entry_proc_proc13, i32 %input_signal, i32 %input_signal_c"   --->   Operation 8 'call' 'call_ln728' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln33 = call void @filter, i32 %input_signal_c, i36 %temp_output_V1_c, i36 %shift_signal_even_V_10, i36 %shift_signal_even_V_9, i36 %shift_signal_even_V_8, i36 %shift_signal_even_V_7, i36 %shift_signal_even_V_6, i36 %shift_signal_even_V_5, i36 %shift_signal_even_V_4, i36 %shift_signal_even_V_3, i36 %shift_signal_even_V_2, i36 %shift_signal_even_V_1, i36 %shift_signal_even_V_0, void %call_ln728, void %call_ln728" [e2e_system.cpp:33]   --->   Operation 9 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln33 = call void @filter, i32 %input_signal_c, i36 %temp_output_V1_c, i36 %shift_signal_even_V_10, i36 %shift_signal_even_V_9, i36 %shift_signal_even_V_8, i36 %shift_signal_even_V_7, i36 %shift_signal_even_V_6, i36 %shift_signal_even_V_5, i36 %shift_signal_even_V_4, i36 %shift_signal_even_V_3, i36 %shift_signal_even_V_2, i36 %shift_signal_even_V_1, i36 %shift_signal_even_V_0, void %call_ln728, void %call_ln728" [e2e_system.cpp:33]   --->   Operation 10 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln34 = call void @correlator, i36 %correlators_output_V, i36 %temp_output_V1_c, i36 %temp_input_V_29, i36 %temp_input_V_28, i36 %temp_input_V_27, i36 %temp_input_V_26, i36 %temp_input_V_25, i36 %temp_input_V_24, i36 %temp_input_V_23, i36 %temp_input_V_22, i36 %temp_input_V_21, i36 %temp_input_V_20, i36 %temp_input_V_19, i36 %temp_input_V_18, i36 %temp_input_V_17, i36 %temp_input_V_16, i36 %temp_input_V_15, i36 %temp_input_V_14, i36 %temp_input_V_13, i36 %temp_input_V_12, i36 %temp_input_V_11, i36 %temp_input_V_10, i36 %temp_input_V_9, i36 %temp_input_V_8, i36 %temp_input_V_7, i36 %temp_input_V_6, i36 %temp_input_V_5, i36 %temp_input_V_4, i36 %temp_input_V_3, i36 %temp_input_V_2, i36 %temp_input_V_1, i36 %temp_input_V_0, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30, void %call_ln33, void %call_ln33" [e2e_system.cpp:34]   --->   Operation 11 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 12 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln32 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_0" [e2e_system.cpp:32]   --->   Operation 12 'specdataflowpipeline' 'specdataflowpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 13 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @input_signal_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %input_signal_c, i32 %input_signal_c"   --->   Operation 13 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln728 = specinterface void @_ssdm_op_SpecInterface, i32 %input_signal_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln728' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @temp_output_OC_V1_c_str, i32, void @p_str, void @p_str, i32, i32, i36 %temp_output_V1_c, i36 %temp_output_V1_c"   --->   Operation 15 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %temp_output_V1_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln34 = call void @correlator, i36 %correlators_output_V, i36 %temp_output_V1_c, i36 %temp_input_V_29, i36 %temp_input_V_28, i36 %temp_input_V_27, i36 %temp_input_V_26, i36 %temp_input_V_25, i36 %temp_input_V_24, i36 %temp_input_V_23, i36 %temp_input_V_22, i36 %temp_input_V_21, i36 %temp_input_V_20, i36 %temp_input_V_19, i36 %temp_input_V_18, i36 %temp_input_V_17, i36 %temp_input_V_16, i36 %temp_input_V_15, i36 %temp_input_V_14, i36 %temp_input_V_13, i36 %temp_input_V_12, i36 %temp_input_V_11, i36 %temp_input_V_10, i36 %temp_input_V_9, i36 %temp_input_V_8, i36 %temp_input_V_7, i36 %temp_input_V_6, i36 %temp_input_V_5, i36 %temp_input_V_4, i36 %temp_input_V_3, i36 %temp_input_V_2, i36 %temp_input_V_1, i36 %temp_input_V_0, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30, void %call_ln33, void %call_ln33" [e2e_system.cpp:34]   --->   Operation 17 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [e2e_system.cpp:34]   --->   Operation 18 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_signal]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ correlators_output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ shift_signal_even_V_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_27]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ codebook_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_output_V1_c          (alloca              ) [ 001111]
input_signal_c            (alloca              ) [ 011111]
call_ln728                (call                ) [ 000000]
call_ln33                 (call                ) [ 000000]
specdataflowpipeline_ln32 (specdataflowpipeline) [ 000000]
empty                     (specchannel         ) [ 000000]
specinterface_ln728       (specinterface       ) [ 000000]
empty_38                  (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
call_ln34                 (call                ) [ 000000]
ret_ln34                  (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_signal">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_signal"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="correlators_output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlators_output_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_signal_even_V_10">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_10"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_signal_even_V_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_signal_even_V_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_signal_even_V_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_signal_even_V_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="shift_signal_even_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shift_signal_even_V_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="shift_signal_even_V_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="shift_signal_even_V_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="shift_signal_even_V_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="shift_signal_even_V_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="temp_input_V_29">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_29"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="temp_input_V_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_28"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="temp_input_V_27">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_27"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="temp_input_V_26">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_26"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="temp_input_V_25">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_25"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="temp_input_V_24">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_24"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="temp_input_V_23">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_23"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="temp_input_V_22">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_22"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="temp_input_V_21">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_21"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="temp_input_V_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_20"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="temp_input_V_19">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_19"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="temp_input_V_18">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_18"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="temp_input_V_17">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="temp_input_V_16">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="temp_input_V_15">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_15"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="temp_input_V_14">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="temp_input_V_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="temp_input_V_12">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="temp_input_V_11">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="temp_input_V_10">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="temp_input_V_9">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="temp_input_V_8">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="temp_input_V_7">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="temp_input_V_6">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="temp_input_V_5">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="temp_input_V_4">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="temp_input_V_3">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="temp_input_V_2">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="temp_input_V_1">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="temp_input_V_0">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="codebook_V_0">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="codebook_V_1">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="codebook_V_2">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="codebook_V_3">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="codebook_V_4">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="codebook_V_5">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="codebook_V_6">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="codebook_V_7">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="codebook_V_8">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="codebook_V_9">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="codebook_V_10">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="codebook_V_11">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="codebook_V_12">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="codebook_V_13">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="codebook_V_14">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="codebook_V_15">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="codebook_V_16">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="codebook_V_17">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="codebook_V_18">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="codebook_V_19">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="codebook_V_20">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="codebook_V_21">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="codebook_V_22">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="codebook_V_23">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="codebook_V_24">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="codebook_V_25">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="codebook_V_26">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="codebook_V_27">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="codebook_V_28">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="codebook_V_29">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="codebook_V_30">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry_proc_proc13"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_signal_c_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output_OC_V1_c_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="temp_output_V1_c_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_output_V1_c/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="input_signal_c_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_signal_c/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_correlator_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="36" slack="0"/>
<pin id="193" dir="0" index="2" bw="36" slack="3"/>
<pin id="194" dir="0" index="3" bw="36" slack="0"/>
<pin id="195" dir="0" index="4" bw="36" slack="0"/>
<pin id="196" dir="0" index="5" bw="36" slack="0"/>
<pin id="197" dir="0" index="6" bw="36" slack="0"/>
<pin id="198" dir="0" index="7" bw="36" slack="0"/>
<pin id="199" dir="0" index="8" bw="36" slack="0"/>
<pin id="200" dir="0" index="9" bw="36" slack="0"/>
<pin id="201" dir="0" index="10" bw="36" slack="0"/>
<pin id="202" dir="0" index="11" bw="36" slack="0"/>
<pin id="203" dir="0" index="12" bw="36" slack="0"/>
<pin id="204" dir="0" index="13" bw="36" slack="0"/>
<pin id="205" dir="0" index="14" bw="36" slack="0"/>
<pin id="206" dir="0" index="15" bw="36" slack="0"/>
<pin id="207" dir="0" index="16" bw="36" slack="0"/>
<pin id="208" dir="0" index="17" bw="36" slack="0"/>
<pin id="209" dir="0" index="18" bw="36" slack="0"/>
<pin id="210" dir="0" index="19" bw="36" slack="0"/>
<pin id="211" dir="0" index="20" bw="36" slack="0"/>
<pin id="212" dir="0" index="21" bw="36" slack="0"/>
<pin id="213" dir="0" index="22" bw="36" slack="0"/>
<pin id="214" dir="0" index="23" bw="36" slack="0"/>
<pin id="215" dir="0" index="24" bw="36" slack="0"/>
<pin id="216" dir="0" index="25" bw="36" slack="0"/>
<pin id="217" dir="0" index="26" bw="36" slack="0"/>
<pin id="218" dir="0" index="27" bw="36" slack="0"/>
<pin id="219" dir="0" index="28" bw="36" slack="0"/>
<pin id="220" dir="0" index="29" bw="36" slack="0"/>
<pin id="221" dir="0" index="30" bw="36" slack="0"/>
<pin id="222" dir="0" index="31" bw="36" slack="0"/>
<pin id="223" dir="0" index="32" bw="36" slack="0"/>
<pin id="224" dir="0" index="33" bw="2" slack="0"/>
<pin id="225" dir="0" index="34" bw="2" slack="0"/>
<pin id="226" dir="0" index="35" bw="2" slack="0"/>
<pin id="227" dir="0" index="36" bw="2" slack="0"/>
<pin id="228" dir="0" index="37" bw="2" slack="0"/>
<pin id="229" dir="0" index="38" bw="2" slack="0"/>
<pin id="230" dir="0" index="39" bw="2" slack="0"/>
<pin id="231" dir="0" index="40" bw="2" slack="0"/>
<pin id="232" dir="0" index="41" bw="2" slack="0"/>
<pin id="233" dir="0" index="42" bw="2" slack="0"/>
<pin id="234" dir="0" index="43" bw="2" slack="0"/>
<pin id="235" dir="0" index="44" bw="2" slack="0"/>
<pin id="236" dir="0" index="45" bw="2" slack="0"/>
<pin id="237" dir="0" index="46" bw="2" slack="0"/>
<pin id="238" dir="0" index="47" bw="2" slack="0"/>
<pin id="239" dir="0" index="48" bw="2" slack="0"/>
<pin id="240" dir="0" index="49" bw="2" slack="0"/>
<pin id="241" dir="0" index="50" bw="2" slack="0"/>
<pin id="242" dir="0" index="51" bw="2" slack="0"/>
<pin id="243" dir="0" index="52" bw="2" slack="0"/>
<pin id="244" dir="0" index="53" bw="2" slack="0"/>
<pin id="245" dir="0" index="54" bw="2" slack="0"/>
<pin id="246" dir="0" index="55" bw="2" slack="0"/>
<pin id="247" dir="0" index="56" bw="2" slack="0"/>
<pin id="248" dir="0" index="57" bw="2" slack="0"/>
<pin id="249" dir="0" index="58" bw="2" slack="0"/>
<pin id="250" dir="0" index="59" bw="2" slack="0"/>
<pin id="251" dir="0" index="60" bw="2" slack="0"/>
<pin id="252" dir="0" index="61" bw="2" slack="0"/>
<pin id="253" dir="0" index="62" bw="2" slack="0"/>
<pin id="254" dir="0" index="63" bw="2" slack="0"/>
<pin id="255" dir="1" index="64" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_filter_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="0" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="0" index="2" bw="36" slack="1"/>
<pin id="323" dir="0" index="3" bw="36" slack="0"/>
<pin id="324" dir="0" index="4" bw="36" slack="0"/>
<pin id="325" dir="0" index="5" bw="36" slack="0"/>
<pin id="326" dir="0" index="6" bw="36" slack="0"/>
<pin id="327" dir="0" index="7" bw="36" slack="0"/>
<pin id="328" dir="0" index="8" bw="36" slack="0"/>
<pin id="329" dir="0" index="9" bw="36" slack="0"/>
<pin id="330" dir="0" index="10" bw="36" slack="0"/>
<pin id="331" dir="0" index="11" bw="36" slack="0"/>
<pin id="332" dir="0" index="12" bw="36" slack="0"/>
<pin id="333" dir="0" index="13" bw="36" slack="0"/>
<pin id="334" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="call_ln728_Block_entry_proc_proc13_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="0" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="0" index="2" bw="32" slack="0"/>
<pin id="351" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln728/1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="temp_output_V1_c_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="36" slack="1"/>
<pin id="356" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="temp_output_V1_c "/>
</bind>
</comp>

<comp id="360" class="1005" name="input_signal_c_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="input_signal_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="185"><net_src comp="148" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="148" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="256"><net_src comp="154" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="257"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="190" pin=5"/></net>

<net id="261"><net_src comp="32" pin="0"/><net_sink comp="190" pin=6"/></net>

<net id="262"><net_src comp="34" pin="0"/><net_sink comp="190" pin=7"/></net>

<net id="263"><net_src comp="36" pin="0"/><net_sink comp="190" pin=8"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="190" pin=9"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="190" pin=10"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="190" pin=11"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="190" pin=12"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="190" pin=13"/></net>

<net id="269"><net_src comp="48" pin="0"/><net_sink comp="190" pin=14"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="190" pin=15"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="190" pin=16"/></net>

<net id="272"><net_src comp="54" pin="0"/><net_sink comp="190" pin=17"/></net>

<net id="273"><net_src comp="56" pin="0"/><net_sink comp="190" pin=18"/></net>

<net id="274"><net_src comp="58" pin="0"/><net_sink comp="190" pin=19"/></net>

<net id="275"><net_src comp="60" pin="0"/><net_sink comp="190" pin=20"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="190" pin=21"/></net>

<net id="277"><net_src comp="64" pin="0"/><net_sink comp="190" pin=22"/></net>

<net id="278"><net_src comp="66" pin="0"/><net_sink comp="190" pin=23"/></net>

<net id="279"><net_src comp="68" pin="0"/><net_sink comp="190" pin=24"/></net>

<net id="280"><net_src comp="70" pin="0"/><net_sink comp="190" pin=25"/></net>

<net id="281"><net_src comp="72" pin="0"/><net_sink comp="190" pin=26"/></net>

<net id="282"><net_src comp="74" pin="0"/><net_sink comp="190" pin=27"/></net>

<net id="283"><net_src comp="76" pin="0"/><net_sink comp="190" pin=28"/></net>

<net id="284"><net_src comp="78" pin="0"/><net_sink comp="190" pin=29"/></net>

<net id="285"><net_src comp="80" pin="0"/><net_sink comp="190" pin=30"/></net>

<net id="286"><net_src comp="82" pin="0"/><net_sink comp="190" pin=31"/></net>

<net id="287"><net_src comp="84" pin="0"/><net_sink comp="190" pin=32"/></net>

<net id="288"><net_src comp="86" pin="0"/><net_sink comp="190" pin=33"/></net>

<net id="289"><net_src comp="88" pin="0"/><net_sink comp="190" pin=34"/></net>

<net id="290"><net_src comp="90" pin="0"/><net_sink comp="190" pin=35"/></net>

<net id="291"><net_src comp="92" pin="0"/><net_sink comp="190" pin=36"/></net>

<net id="292"><net_src comp="94" pin="0"/><net_sink comp="190" pin=37"/></net>

<net id="293"><net_src comp="96" pin="0"/><net_sink comp="190" pin=38"/></net>

<net id="294"><net_src comp="98" pin="0"/><net_sink comp="190" pin=39"/></net>

<net id="295"><net_src comp="100" pin="0"/><net_sink comp="190" pin=40"/></net>

<net id="296"><net_src comp="102" pin="0"/><net_sink comp="190" pin=41"/></net>

<net id="297"><net_src comp="104" pin="0"/><net_sink comp="190" pin=42"/></net>

<net id="298"><net_src comp="106" pin="0"/><net_sink comp="190" pin=43"/></net>

<net id="299"><net_src comp="108" pin="0"/><net_sink comp="190" pin=44"/></net>

<net id="300"><net_src comp="110" pin="0"/><net_sink comp="190" pin=45"/></net>

<net id="301"><net_src comp="112" pin="0"/><net_sink comp="190" pin=46"/></net>

<net id="302"><net_src comp="114" pin="0"/><net_sink comp="190" pin=47"/></net>

<net id="303"><net_src comp="116" pin="0"/><net_sink comp="190" pin=48"/></net>

<net id="304"><net_src comp="118" pin="0"/><net_sink comp="190" pin=49"/></net>

<net id="305"><net_src comp="120" pin="0"/><net_sink comp="190" pin=50"/></net>

<net id="306"><net_src comp="122" pin="0"/><net_sink comp="190" pin=51"/></net>

<net id="307"><net_src comp="124" pin="0"/><net_sink comp="190" pin=52"/></net>

<net id="308"><net_src comp="126" pin="0"/><net_sink comp="190" pin=53"/></net>

<net id="309"><net_src comp="128" pin="0"/><net_sink comp="190" pin=54"/></net>

<net id="310"><net_src comp="130" pin="0"/><net_sink comp="190" pin=55"/></net>

<net id="311"><net_src comp="132" pin="0"/><net_sink comp="190" pin=56"/></net>

<net id="312"><net_src comp="134" pin="0"/><net_sink comp="190" pin=57"/></net>

<net id="313"><net_src comp="136" pin="0"/><net_sink comp="190" pin=58"/></net>

<net id="314"><net_src comp="138" pin="0"/><net_sink comp="190" pin=59"/></net>

<net id="315"><net_src comp="140" pin="0"/><net_sink comp="190" pin=60"/></net>

<net id="316"><net_src comp="142" pin="0"/><net_sink comp="190" pin=61"/></net>

<net id="317"><net_src comp="144" pin="0"/><net_sink comp="190" pin=62"/></net>

<net id="318"><net_src comp="146" pin="0"/><net_sink comp="190" pin=63"/></net>

<net id="335"><net_src comp="152" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="336"><net_src comp="4" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="337"><net_src comp="6" pin="0"/><net_sink comp="319" pin=4"/></net>

<net id="338"><net_src comp="8" pin="0"/><net_sink comp="319" pin=5"/></net>

<net id="339"><net_src comp="10" pin="0"/><net_sink comp="319" pin=6"/></net>

<net id="340"><net_src comp="12" pin="0"/><net_sink comp="319" pin=7"/></net>

<net id="341"><net_src comp="14" pin="0"/><net_sink comp="319" pin=8"/></net>

<net id="342"><net_src comp="16" pin="0"/><net_sink comp="319" pin=9"/></net>

<net id="343"><net_src comp="18" pin="0"/><net_sink comp="319" pin=10"/></net>

<net id="344"><net_src comp="20" pin="0"/><net_sink comp="319" pin=11"/></net>

<net id="345"><net_src comp="22" pin="0"/><net_sink comp="319" pin=12"/></net>

<net id="346"><net_src comp="24" pin="0"/><net_sink comp="319" pin=13"/></net>

<net id="352"><net_src comp="150" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="0" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="182" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="363"><net_src comp="186" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="319" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_signal | {}
	Port: correlators_output_V | {4 5 }
	Port: shift_signal_even_V_10 | {2 3 }
	Port: shift_signal_even_V_9 | {2 3 }
	Port: shift_signal_even_V_8 | {2 3 }
	Port: shift_signal_even_V_7 | {2 3 }
	Port: shift_signal_even_V_6 | {2 3 }
	Port: shift_signal_even_V_5 | {2 3 }
	Port: shift_signal_even_V_4 | {2 3 }
	Port: shift_signal_even_V_3 | {2 3 }
	Port: shift_signal_even_V_2 | {2 3 }
	Port: shift_signal_even_V_1 | {2 3 }
	Port: shift_signal_even_V_0 | {2 3 }
	Port: temp_input_V_29 | {4 5 }
	Port: temp_input_V_28 | {4 5 }
	Port: temp_input_V_27 | {4 5 }
	Port: temp_input_V_26 | {4 5 }
	Port: temp_input_V_25 | {4 5 }
	Port: temp_input_V_24 | {4 5 }
	Port: temp_input_V_23 | {4 5 }
	Port: temp_input_V_22 | {4 5 }
	Port: temp_input_V_21 | {4 5 }
	Port: temp_input_V_20 | {4 5 }
	Port: temp_input_V_19 | {4 5 }
	Port: temp_input_V_18 | {4 5 }
	Port: temp_input_V_17 | {4 5 }
	Port: temp_input_V_16 | {4 5 }
	Port: temp_input_V_15 | {4 5 }
	Port: temp_input_V_14 | {4 5 }
	Port: temp_input_V_13 | {4 5 }
	Port: temp_input_V_12 | {4 5 }
	Port: temp_input_V_11 | {4 5 }
	Port: temp_input_V_10 | {4 5 }
	Port: temp_input_V_9 | {4 5 }
	Port: temp_input_V_8 | {4 5 }
	Port: temp_input_V_7 | {4 5 }
	Port: temp_input_V_6 | {4 5 }
	Port: temp_input_V_5 | {4 5 }
	Port: temp_input_V_4 | {4 5 }
	Port: temp_input_V_3 | {4 5 }
	Port: temp_input_V_2 | {4 5 }
	Port: temp_input_V_1 | {4 5 }
	Port: temp_input_V_0 | {4 5 }
	Port: codebook_V_0 | {}
	Port: codebook_V_1 | {}
	Port: codebook_V_2 | {}
	Port: codebook_V_3 | {}
	Port: codebook_V_4 | {}
	Port: codebook_V_5 | {}
	Port: codebook_V_6 | {}
	Port: codebook_V_7 | {}
	Port: codebook_V_8 | {}
	Port: codebook_V_9 | {}
	Port: codebook_V_10 | {}
	Port: codebook_V_11 | {}
	Port: codebook_V_12 | {}
	Port: codebook_V_13 | {}
	Port: codebook_V_14 | {}
	Port: codebook_V_15 | {}
	Port: codebook_V_16 | {}
	Port: codebook_V_17 | {}
	Port: codebook_V_18 | {}
	Port: codebook_V_19 | {}
	Port: codebook_V_20 | {}
	Port: codebook_V_21 | {}
	Port: codebook_V_22 | {}
	Port: codebook_V_23 | {}
	Port: codebook_V_24 | {}
	Port: codebook_V_25 | {}
	Port: codebook_V_26 | {}
	Port: codebook_V_27 | {}
	Port: codebook_V_28 | {}
	Port: codebook_V_29 | {}
	Port: codebook_V_30 | {}
 - Input state : 
	Port: dataflow_in_loop_PROCESSOR : input_signal | {1 }
	Port: dataflow_in_loop_PROCESSOR : correlators_output_V | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : shift_signal_even_V_10 | {2 3 }
	Port: dataflow_in_loop_PROCESSOR : shift_signal_even_V_9 | {2 3 }
	Port: dataflow_in_loop_PROCESSOR : shift_signal_even_V_8 | {2 3 }
	Port: dataflow_in_loop_PROCESSOR : shift_signal_even_V_7 | {2 3 }
	Port: dataflow_in_loop_PROCESSOR : shift_signal_even_V_6 | {2 3 }
	Port: dataflow_in_loop_PROCESSOR : shift_signal_even_V_5 | {2 3 }
	Port: dataflow_in_loop_PROCESSOR : shift_signal_even_V_4 | {2 3 }
	Port: dataflow_in_loop_PROCESSOR : shift_signal_even_V_3 | {2 3 }
	Port: dataflow_in_loop_PROCESSOR : shift_signal_even_V_2 | {2 3 }
	Port: dataflow_in_loop_PROCESSOR : shift_signal_even_V_1 | {2 3 }
	Port: dataflow_in_loop_PROCESSOR : shift_signal_even_V_0 | {2 3 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_29 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_28 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_27 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_26 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_25 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_24 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_23 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_22 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_21 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_20 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_19 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_18 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_17 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_16 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_15 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_14 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_13 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_12 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_11 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_10 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_9 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_8 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_7 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_6 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_5 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_4 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_3 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_2 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_1 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : temp_input_V_0 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_0 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_1 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_2 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_3 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_4 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_5 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_6 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_7 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_8 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_9 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_10 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_11 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_12 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_13 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_14 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_15 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_16 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_17 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_18 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_19 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_20 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_21 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_22 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_23 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_24 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_25 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_26 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_27 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_28 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_29 | {4 5 }
	Port: dataflow_in_loop_PROCESSOR : codebook_V_30 | {4 5 }
  - Chain level:
	State 1
		call_ln728 : 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |           grp_correlator_fu_190           |    0    | 109.678 |  10633  |   4674  |
|   call   |             grp_filter_fu_319             |    46   |  22.997 |   4799  |   2721  |
|          | call_ln728_Block_entry_proc_proc13_fu_347 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   Total  |                                           |    46   | 132.675 |  15432  |   7395  |
|----------|-------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| input_signal_c_reg_360 |   32   |
|temp_output_V1_c_reg_354|   36   |
+------------------------+--------+
|          Total         |   68   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   46   |   132  |  15432 |  7395  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   68   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   46   |   132  |  15500 |  7395  |
+-----------+--------+--------+--------+--------+
