#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jan 24 22:13:09 2023
# Process ID: 16060
# Current directory: C:/Users/yas_s/OneDrive/Desktop/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12300 C:\Users\yas_s\OneDrive\Desktop\project_1\project_1.xpr
# Log file: C:/Users/yas_s/OneDrive/Desktop/project_1/vivado.log
# Journal file: C:/Users/yas_s/OneDrive/Desktop/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 806.113 ; gain = 158.676
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jan 24 22:14:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jan 24 22:14:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7s100fgga676-2
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1161.598 ; gain = 0.539
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1161.598 ; gain = 0.539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1161.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1292.887 ; gain = 437.039
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AD4030_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AD4030_FSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/AD4030_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AD4030_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/SPI_BLOCK_FINAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_BLOCK_FINAL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AD4030_FSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.SPI_BLOCK_FINAL [spi_block_final_default]
Compiling architecture behavioral of entity xil_defaultlib.AD4030_FSM [ad4030_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ad4030_fsm_tb
Built simulation snapshot AD4030_FSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AD4030_FSM_tb_behav -key {Behavioral:sim_1:Functional:AD4030_FSM_tb} -tclbatch {AD4030_FSM_tb.tcl} -view {C:/Users/yas_s/OneDrive/Desktop/project_1/AD4030_FSM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/yas_s/OneDrive/Desktop/project_1/AD4030_FSM_tb_behav.wcfg
source AD4030_FSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AD4030_FSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1817.629 ; gain = 233.199
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 24 22:16:49 2023...
