
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000607                       # Number of seconds simulated
sim_ticks                                   606706000                       # Number of ticks simulated
final_tick                                  606706000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152509                       # Simulator instruction rate (inst/s)
host_op_rate                                   298013                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45359668                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449732                       # Number of bytes of host memory used
host_seconds                                    13.38                       # Real time elapsed on the host
sim_insts                                     2039872                       # Number of instructions simulated
sim_ops                                       3986056                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    606706000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          86976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         195776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             282752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        86976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         86976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         143357738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         322686771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             466044509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    143357738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        143357738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         316463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               316463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         316463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        143357738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        322686771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            466360972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3059.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000407642750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           50                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           50                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9472                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                758                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4419                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        848                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4419                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 279680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   51648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  282816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                54272                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     49                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               37                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     606704000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4419                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  848                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    372.126697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   224.393818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.015928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          253     28.62%     28.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          209     23.64%     52.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           99     11.20%     63.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           68      7.69%     71.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           29      3.28%     74.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           34      3.85%     78.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           31      3.51%     81.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      2.60%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          138     15.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          884                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           50                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      87.140000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.785868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    189.706864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             34     68.00%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             6     12.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             4      8.00%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      2.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      2.00%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      2.00%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      2.00%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      2.00%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      2.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            50                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           50                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.140000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.133022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.495284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               46     92.00%     92.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      2.00%     94.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      6.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            50                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        83904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       195776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        51648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 138294330.367591530085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 322686770.857713580132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 85128546.610714241862                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3059                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          848                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     54087000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    100870500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13394818750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39769.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32974.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15795776.83                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     73020000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               154957500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   21850000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16709.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35459.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       460.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        85.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    466.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     89.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.67                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3656                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     622                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.49                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     115189.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4134060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2170740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                18849600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2312460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             34519200                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1262880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       104054640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        22455360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         61165440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              279197820                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            460.186351                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            527499000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1921000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    241048500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     58476750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      65117500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    228182250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2284800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1184040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                12345060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1900080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         27658800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             38066880                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1838880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        95880270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        22799520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         63577680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              267536010                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            440.964833                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            518408500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3255500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    248798250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     59370000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      73342000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    210240250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    606706000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  192356                       # Number of BP lookups
system.cpu.branchPred.condPredicted            192356                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7751                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               149188                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24574                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                497                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          149188                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              77774                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            71414                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3908                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    606706000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      816016                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      135684                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1284                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           127                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    606706000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    606706000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      228083                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           174                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       606706000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1213413                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             266200                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2292736                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      192356                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             102348                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        857855                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   15656                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           314                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          165                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    228016                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2636                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1132410                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.934607                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.691442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   465471     41.10%     41.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    13474      1.19%     42.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52345      4.62%     46.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30520      2.70%     49.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    43095      3.81%     53.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    30751      2.72%     56.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14246      1.26%     57.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    25811      2.28%     59.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   456697     40.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1132410                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.158525                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.889494                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   264039                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                218679                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    627191                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14673                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7828                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4385193                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7828                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   272504                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  126804                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4617                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    631522                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 89135                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4349877                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2556                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11039                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    172                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  73673                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4942177                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9585469                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4114836                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3339834                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4494668                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   447509                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                147                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            107                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     63045                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               811383                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              140119                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             35814                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10940                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4289222                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 223                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4193449                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3738                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          303388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       437482                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            159                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1132410                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.703119                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.805026                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              255734     22.58%     22.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               68545      6.05%     28.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              117384     10.37%     39.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               93198      8.23%     47.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              123492     10.91%     58.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              109771      9.69%     67.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              113025      9.98%     77.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              120519     10.64%     88.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              130742     11.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1132410                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   12894      6.30%      6.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 17382      8.49%     14.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     14.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     14.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     14.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     14.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     14.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     14.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     14.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     14.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     14.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.00%     14.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     14.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%     14.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2501      1.22%     16.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     16.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             82492     40.31%     56.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            49996     24.43%     80.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1083      0.53%     81.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   676      0.33%     81.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             37534     18.34%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               62      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7523      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1690533     40.31%     40.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10062      0.24%     40.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1591      0.04%     40.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551609     13.15%     53.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     53.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     53.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     53.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     53.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     53.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     53.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  732      0.02%     53.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21576      0.51%     54.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1777      0.04%     54.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              380935      9.08%     63.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                740      0.02%     63.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317500      7.57%     71.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7526      0.18%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      6.20%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               256561      6.12%     83.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              100758      2.40%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          548249     13.07%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35713      0.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4193449                       # Type of FU issued
system.cpu.iq.rate                           3.455912                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      204645                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.048801                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4553639                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2088660                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1673621                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5174052                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2504228                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2487661                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1708694                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2681877                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109514                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        42071                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8849                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2505                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           469                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7828                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   86041                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5407                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4289445                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               267                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                811383                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               140119                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                144                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    645                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4352                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             59                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2447                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7558                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10005                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4176817                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                800909                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             16632                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       936583                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   149459                       # Number of branches executed
system.cpu.iew.exec_stores                     135674                       # Number of stores executed
system.cpu.iew.exec_rate                     3.442206                       # Inst execution rate
system.cpu.iew.wb_sent                        4166161                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4161282                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2632737                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4180369                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.429403                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.629786                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          303394                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7786                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1087283                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.666070                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.117800                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       280175     25.77%     25.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       125531     11.55%     37.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        70290      6.46%     43.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        71222      6.55%     50.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       100149      9.21%     59.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        74247      6.83%     66.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        68386      6.29%     72.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        54132      4.98%     77.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       243151     22.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1087283                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2039872                       # Number of instructions committed
system.cpu.commit.committedOps                3986056                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900582                       # Number of memory references committed
system.cpu.commit.loads                        769312                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     136379                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2482866                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2078346                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4544      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1530900     38.41%     38.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.25%     38.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     38.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.80%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20746      0.52%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.55%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.97%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.19%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.52%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225574      5.66%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.40%     85.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.64%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3986056                       # Class of committed instruction
system.cpu.commit.bw_lim_events                243151                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5133582                       # The number of ROB reads
system.cpu.rob.rob_writes                     8624421                       # The number of ROB writes
system.cpu.timesIdled                             760                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81003                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2039872                       # Number of Instructions Simulated
system.cpu.committedOps                       3986056                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.594848                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.594848                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.681103                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.681103                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3812420                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1435565                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3326956                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2451450                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    647217                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   814455                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1245305                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    606706000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2180.611799                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  63                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                14                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.500000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2180.611799                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.266188                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.266188                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3045                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3036                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.371704                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1670253                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1670253                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    606706000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       689141                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          689141                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130280                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130280                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       819421                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           819421                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       819421                       # number of overall hits
system.cpu.dcache.overall_hits::total          819421                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13183                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13183                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          993                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          993                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        14176                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14176                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14176                       # number of overall misses
system.cpu.dcache.overall_misses::total         14176                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    688113000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    688113000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     65272999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     65272999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    753385999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    753385999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    753385999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    753385999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       702324                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       702324                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       833597                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       833597                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       833597                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       833597                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018771                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018771                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007564                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007564                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017006                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017006                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52196.996131                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52196.996131                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65733.130916                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65733.130916                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53145.174873                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53145.174873                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53145.174873                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53145.174873                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11804                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          249                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               178                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.314607                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    31.125000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11115                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11115                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11117                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11117                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11117                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11117                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2068                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2068                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          991                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          991                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3059                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3059                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3059                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3059                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    133489500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    133489500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     64179999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     64179999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    197669499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    197669499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    197669499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    197669499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002945                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002945                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007549                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007549                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003670                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003670                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003670                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003670                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64550.048356                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64550.048356                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64762.864783                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64762.864783                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64618.992808                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64618.992808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64618.992808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64618.992808                       # average overall mshr miss latency
system.cpu.dcache.replacements                     14                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    606706000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           487.492764                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               73068                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               848                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.165094                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   487.492764                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.952134                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.952134                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            457391                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           457391                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    606706000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       226194                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          226194                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       226194                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           226194                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       226194                       # number of overall hits
system.cpu.icache.overall_hits::total          226194                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1822                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1822                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1822                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1822                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1822                       # number of overall misses
system.cpu.icache.overall_misses::total          1822                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    123467500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    123467500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    123467500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    123467500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    123467500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    123467500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       228016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       228016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       228016                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       228016                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       228016                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       228016                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007991                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007991                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007991                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007991                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007991                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007991                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67764.818880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67764.818880                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67764.818880                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67764.818880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67764.818880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67764.818880                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          623                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.222222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          848                       # number of writebacks
system.cpu.icache.writebacks::total               848                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          462                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          462                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          462                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          462                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          462                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          462                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1360                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1360                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1360                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1360                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1360                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1360                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     97561000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97561000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     97561000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97561000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     97561000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97561000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005964                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005964                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005964                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005964                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005964                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005964                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71736.029412                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71736.029412                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71736.029412                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71736.029412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71736.029412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71736.029412                       # average overall mshr miss latency
system.cpu.icache.replacements                    848                       # number of replacements
system.membus.snoop_filter.tot_requests          5281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    606706000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3427                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WritebackClean          848                       # Transaction distribution
system.membus.trans_dist::CleanEvict               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq               991                       # Transaction distribution
system.membus.trans_dist::ReadExResp              991                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1360                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2068                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9699                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       141248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       141248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       195968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       195968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  337216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4419                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002489                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.049836                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4408     99.75%     99.75% # Request fanout histogram
system.membus.snoop_fanout::1                      11      0.25%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4419                       # Request fanout histogram
system.membus.reqLayer2.occupancy             9581500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7207497                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           16150250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
