var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"Esercitazione0","ref":false,"files":[{"name":"Esercitazione0.c","type":"source","group":"model","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * Academic License - for use in teaching, academic research, and meeting\r\n * course requirements at degree granting institutions only.  Not for\r\n * government, commercial, or other organizational use.\r\n *\r\n * File: Esercitazione0.c\r\n *\r\n * Code generated for Simulink model 'Esercitazione0'.\r\n *\r\n * Model version                   : 1.6\r\n * Simulink Coder version          : 9.8 (R2022b) 13-May-2022\r\n * MBDT for S32K1xx Series Version : 4.3.0 (R2016a-R2022a) 13-Sep-2022\r\n * C/C++ source code generated on  : Tue Oct  1 16:59:36 2024\r\n *\r\n * Target selection: mbd_s32k.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"Esercitazione0.h\"\r\n#include \"rtwtypes.h\"\r\n#include \"Esercitazione0_private.h\"\r\n\r\n/* Block signals (default storage) */\r\nB_Esercitazione0_T Esercitazione0_B;\r\n\r\n/* Block states (default storage) */\r\nDW_Esercitazione0_T Esercitazione0_DW;\r\n\r\n/* Real-time model */\r\nstatic RT_MODEL_Esercitazione0_T Esercitazione0_M_;\r\nRT_MODEL_Esercitazione0_T *const Esercitazione0_M = &Esercitazione0_M_;\r\n\r\n/* Model step function */\r\nvoid Esercitazione0_step(void)\r\n{\r\n  int32_T rtb_PulseGenerator;\r\n  boolean_T rtb_LogicalOperator3;\r\n  boolean_T rtb_LogicalOperator_tmp;\r\n\r\n  /* S-Function (gpio_s32k_input): '<Root>/Digital_Input' */\r\n\r\n  /* GPIPORTC12 signal update */\r\n  Esercitazione0_B.Digital_Input = (PINS_DRV_ReadPins(PTC) >> 12) & 0x01;\r\n\r\n  /* S-Function (gpio_s32k_input): '<Root>/Digital_Input1' */\r\n\r\n  /* GPIPORTC13 signal update */\r\n  Esercitazione0_B.Digital_Input1 = (PINS_DRV_ReadPins(PTC) >> 13) & 0x01;\r\n\r\n  /* Logic: '<Root>/Logical Operator' incorporates:\r\n   *  Logic: '<Root>/Logical Operator3'\r\n   */\r\n  rtb_LogicalOperator_tmp = !Esercitazione0_B.Digital_Input;\r\n\r\n  /* DiscretePulseGenerator: '<Root>/Pulse Generator1' */\r\n  rtb_PulseGenerator = (Esercitazione0_DW.clockTickCounter < 1) &&\r\n    (Esercitazione0_DW.clockTickCounter >= 0) ? 5 : 0;\r\n  if (Esercitazione0_DW.clockTickCounter >= 4) {\r\n    Esercitazione0_DW.clockTickCounter = 0;\r\n  } else {\r\n    Esercitazione0_DW.clockTickCounter++;\r\n  }\r\n\r\n  /* End of DiscretePulseGenerator: '<Root>/Pulse Generator1' */\r\n\r\n  /* Logic: '<Root>/Logical Operator3' */\r\n  rtb_LogicalOperator3 = (rtb_LogicalOperator_tmp ||\r\n    (!Esercitazione0_B.Digital_Input1));\r\n\r\n  /* Logic: '<Root>/Logical Operator6' incorporates:\r\n   *  DataTypeConversion: '<Root>/Data Type Conversion1'\r\n   *  Logic: '<Root>/Logical Operator'\r\n   *  Logic: '<Root>/Logical Operator2'\r\n   */\r\n  Esercitazione0_B.LogicalOperator6 = (rtb_LogicalOperator3 &&\r\n    (rtb_LogicalOperator_tmp && (rtb_PulseGenerator != 0) &&\r\n     Esercitazione0_B.Digital_Input1));\r\n\r\n  /* DiscretePulseGenerator: '<Root>/Pulse Generator' */\r\n  rtb_PulseGenerator = (Esercitazione0_DW.clockTickCounter_i < 5) &&\r\n    (Esercitazione0_DW.clockTickCounter_i >= 0) ? 5 : 0;\r\n  if (Esercitazione0_DW.clockTickCounter_i >= 9) {\r\n    Esercitazione0_DW.clockTickCounter_i = 0;\r\n  } else {\r\n    Esercitazione0_DW.clockTickCounter_i++;\r\n  }\r\n\r\n  /* End of DiscretePulseGenerator: '<Root>/Pulse Generator' */\r\n\r\n  /* Logic: '<Root>/Logical Operator5' incorporates:\r\n   *  DataTypeConversion: '<Root>/Data Type Conversion'\r\n   *  Logic: '<Root>/Logical Operator'\r\n   *  Logic: '<Root>/Logical Operator1'\r\n   */\r\n  Esercitazione0_B.LogicalOperator5 = (rtb_LogicalOperator3 &&\r\n    (rtb_LogicalOperator_tmp && (rtb_PulseGenerator != 0)));\r\n\r\n  /* Logic: '<Root>/Logical Operator4' */\r\n  Esercitazione0_B.LogicalOperator4 = (Esercitazione0_B.Digital_Input &&\r\n    rtb_LogicalOperator3);\r\n\r\n  /* S-Function (gpio_s32k_output): '<Root>/Digital_Output' */\r\n\r\n  /* GPOPORTD16 Data Signal Update */\r\n  if (Esercitazione0_B.LogicalOperator4) {\r\n    PINS_DRV_SetPins(PTD, 1UL<<16);\r\n  } else {\r\n    PINS_DRV_ClearPins(PTD, 1UL<<16);\r\n  }\r\n\r\n  /* S-Function (gpio_s32k_output): '<Root>/Digital_Output1' */\r\n\r\n  /* GPOPORTD0 Data Signal Update */\r\n  if (Esercitazione0_B.LogicalOperator5) {\r\n    PINS_DRV_SetPins(PTD, 1UL<<0);\r\n  } else {\r\n    PINS_DRV_ClearPins(PTD, 1UL<<0);\r\n  }\r\n\r\n  /* S-Function (gpio_s32k_output): '<Root>/Digital_Output2' */\r\n\r\n  /* GPOPORTD15 Data Signal Update */\r\n  if (Esercitazione0_B.LogicalOperator6) {\r\n    PINS_DRV_SetPins(PTD, 1UL<<15);\r\n  } else {\r\n    PINS_DRV_ClearPins(PTD, 1UL<<15);\r\n  }\r\n}\r\n\r\n/* Model initialize function */\r\nvoid Esercitazione0_initialize(void)\r\n{\r\n  /* Start for S-Function (gpio_s32k_input): '<Root>/Digital_Input' */\r\n  {\r\n    /* Enable clock for PORTC */\r\n    PCC_SetClockMode(PCC, PCC_PORTC_CLOCK, true);\r\n\r\n    /* Configure the input port init structure. */\r\n    const pin_settings_config_t gpioPORTCPin12 = {\r\n      .base = PORTC,\r\n      .pinPortIdx = 12,\r\n      .pullConfig = PORT_INTERNAL_PULL_NOT_ENABLED,\r\n      .passiveFilter = false,\r\n      .driveSelect = PORT_LOW_DRIVE_STRENGTH,\r\n      .mux = PORT_MUX_AS_GPIO,\r\n      .pinLock = false,\r\n      .intConfig = PORT_DMA_INT_DISABLED,\r\n      .clearIntFlag = true,\r\n      .gpioBase = PTC,\r\n      .direction = GPIO_INPUT_DIRECTION,\r\n    };\r\n\r\n    /* Initialize GPIPORTC12. */\r\n    PINS_DRV_Init(1, &gpioPORTCPin12);\r\n  }\r\n\r\n  /* Start for S-Function (gpio_s32k_input): '<Root>/Digital_Input1' */\r\n  {\r\n    /* Enable clock for PORTC */\r\n    PCC_SetClockMode(PCC, PCC_PORTC_CLOCK, true);\r\n\r\n    /* Configure the input port init structure. */\r\n    const pin_settings_config_t gpioPORTCPin13 = {\r\n      .base = PORTC,\r\n      .pinPortIdx = 13,\r\n      .pullConfig = PORT_INTERNAL_PULL_NOT_ENABLED,\r\n      .passiveFilter = false,\r\n      .driveSelect = PORT_LOW_DRIVE_STRENGTH,\r\n      .mux = PORT_MUX_AS_GPIO,\r\n      .pinLock = false,\r\n      .intConfig = PORT_DMA_INT_DISABLED,\r\n      .clearIntFlag = true,\r\n      .gpioBase = PTC,\r\n      .direction = GPIO_INPUT_DIRECTION,\r\n    };\r\n\r\n    /* Initialize GPIPORTC13. */\r\n    PINS_DRV_Init(1, &gpioPORTCPin13);\r\n  }\r\n\r\n  /* Start for S-Function (gpio_s32k_output): '<Root>/Digital_Output' */\r\n  {\r\n    /* Enable clock for PORTD */\r\n    PCC_SetClockMode(PCC, PCC_PORTD_CLOCK, true);\r\n\r\n    /* Configure the output port init structure. */\r\n    const pin_settings_config_t gpioPORTDPin16 = {\r\n      .base = PORTD,\r\n      .pinPortIdx = 16,\r\n      .pullConfig = PORT_INTERNAL_PULL_NOT_ENABLED,\r\n      .passiveFilter = false,\r\n      .driveSelect = PORT_LOW_DRIVE_STRENGTH,\r\n      .mux = PORT_MUX_AS_GPIO,\r\n      .pinLock = false,\r\n      .intConfig = PORT_DMA_INT_DISABLED,\r\n      .clearIntFlag = true,\r\n      .gpioBase = PTD,\r\n      .direction = GPIO_OUTPUT_DIRECTION,\r\n      .initValue = 0U\r\n    };\r\n\r\n    /* Initialize GPIPORTD16. */\r\n    PINS_DRV_Init(1, &gpioPORTDPin16);\r\n  }\r\n\r\n  /* Start for S-Function (gpio_s32k_output): '<Root>/Digital_Output1' */\r\n  {\r\n    /* Enable clock for PORTD */\r\n    PCC_SetClockMode(PCC, PCC_PORTD_CLOCK, true);\r\n\r\n    /* Configure the output port init structure. */\r\n    const pin_settings_config_t gpioPORTDPin0 = {\r\n      .base = PORTD,\r\n      .pinPortIdx = 0,\r\n      .pullConfig = PORT_INTERNAL_PULL_NOT_ENABLED,\r\n      .passiveFilter = false,\r\n      .driveSelect = PORT_LOW_DRIVE_STRENGTH,\r\n      .mux = PORT_MUX_AS_GPIO,\r\n      .pinLock = false,\r\n      .intConfig = PORT_DMA_INT_DISABLED,\r\n      .clearIntFlag = true,\r\n      .gpioBase = PTD,\r\n      .direction = GPIO_OUTPUT_DIRECTION,\r\n      .initValue = 0U\r\n    };\r\n\r\n    /* Initialize GPIPORTD0. */\r\n    PINS_DRV_Init(1, &gpioPORTDPin0);\r\n  }\r\n\r\n  /* Start for S-Function (gpio_s32k_output): '<Root>/Digital_Output2' */\r\n  {\r\n    /* Enable clock for PORTD */\r\n    PCC_SetClockMode(PCC, PCC_PORTD_CLOCK, true);\r\n\r\n    /* Configure the output port init structure. */\r\n    const pin_settings_config_t gpioPORTDPin15 = {\r\n      .base = PORTD,\r\n      .pinPortIdx = 15,\r\n      .pullConfig = PORT_INTERNAL_PULL_NOT_ENABLED,\r\n      .passiveFilter = false,\r\n      .driveSelect = PORT_LOW_DRIVE_STRENGTH,\r\n      .mux = PORT_MUX_AS_GPIO,\r\n      .pinLock = false,\r\n      .intConfig = PORT_DMA_INT_DISABLED,\r\n      .clearIntFlag = true,\r\n      .gpioBase = PTD,\r\n      .direction = GPIO_OUTPUT_DIRECTION,\r\n      .initValue = 0U\r\n    };\r\n\r\n    /* Initialize GPIPORTD15. */\r\n    PINS_DRV_Init(1, &gpioPORTDPin15);\r\n  }\r\n}\r\n\r\n/* Model terminate function */\r\nvoid Esercitazione0_terminate(void)\r\n{\r\n  /* (no terminate code required) */\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"Esercitazione0.h","type":"header","group":"model","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * Academic License - for use in teaching, academic research, and meeting\r\n * course requirements at degree granting institutions only.  Not for\r\n * government, commercial, or other organizational use.\r\n *\r\n * File: Esercitazione0.h\r\n *\r\n * Code generated for Simulink model 'Esercitazione0'.\r\n *\r\n * Model version                   : 1.6\r\n * Simulink Coder version          : 9.8 (R2022b) 13-May-2022\r\n * MBDT for S32K1xx Series Version : 4.3.0 (R2016a-R2022a) 13-Sep-2022\r\n * C/C++ source code generated on  : Tue Oct  1 16:59:36 2024\r\n *\r\n * Target selection: mbd_s32k.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTW_HEADER_Esercitazione0_h_\r\n#define RTW_HEADER_Esercitazione0_h_\r\n#ifndef Esercitazione0_COMMON_INCLUDES_\r\n#define Esercitazione0_COMMON_INCLUDES_\r\n#include \"rtwtypes.h\"\r\n#include \"pcc_hw_access.h\"\r\n#include \"pins_driver.h\"\r\n#endif                                 /* Esercitazione0_COMMON_INCLUDES_ */\r\n\r\n#include \"Esercitazione0_types.h\"\r\n\r\n/* Macros for accessing real-time model data structure */\r\n#ifndef rtmGetErrorStatus\r\n#define rtmGetErrorStatus(rtm)         ((rtm)->errorStatus)\r\n#endif\r\n\r\n#ifndef rtmSetErrorStatus\r\n#define rtmSetErrorStatus(rtm, val)    ((rtm)->errorStatus = (val))\r\n#endif\r\n\r\n/* Block signals (default storage) */\r\ntypedef struct {\r\n  boolean_T Digital_Input;             /* '<Root>/Digital_Input' */\r\n  boolean_T Digital_Input1;            /* '<Root>/Digital_Input1' */\r\n  boolean_T LogicalOperator6;          /* '<Root>/Logical Operator6' */\r\n  boolean_T LogicalOperator5;          /* '<Root>/Logical Operator5' */\r\n  boolean_T LogicalOperator4;          /* '<Root>/Logical Operator4' */\r\n} B_Esercitazione0_T;\r\n\r\n/* Block states (default storage) for system '<Root>' */\r\ntypedef struct {\r\n  int32_T clockTickCounter;            /* '<Root>/Pulse Generator1' */\r\n  int32_T clockTickCounter_i;          /* '<Root>/Pulse Generator' */\r\n} DW_Esercitazione0_T;\r\n\r\n/* Real-time Model Data Structure */\r\nstruct tag_RTM_Esercitazione0_T {\r\n  const char_T * volatile errorStatus;\r\n};\r\n\r\n/* Block signals (default storage) */\r\nextern B_Esercitazione0_T Esercitazione0_B;\r\n\r\n/* Block states (default storage) */\r\nextern DW_Esercitazione0_T Esercitazione0_DW;\r\n\r\n/* Model entry point functions */\r\nextern void Esercitazione0_initialize(void);\r\nextern void Esercitazione0_step(void);\r\nextern void Esercitazione0_terminate(void);\r\n\r\n/* Real-time Model object */\r\nextern RT_MODEL_Esercitazione0_T *const Esercitazione0_M;\r\n\r\n/*-\r\n * The generated code includes comments that allow you to trace directly\r\n * back to the appropriate location in the model.  The basic format\r\n * is <system>/block_name, where system is the system number (uniquely\r\n * assigned by Simulink) and block_name is the name of the block.\r\n *\r\n * Use the MATLAB hilite_system command to trace the generated code back\r\n * to the model.  For example,\r\n *\r\n * hilite_system('<S3>')    - opens system 3\r\n * hilite_system('<S3>/Kp') - opens and selects block Kp which resides in S3\r\n *\r\n * Here is the system hierarchy for this model\r\n *\r\n * '<Root>' : 'Esercitazione0'\r\n */\r\n#endif                                 /* RTW_HEADER_Esercitazione0_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"Esercitazione0_private.h","type":"header","group":"model","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * Academic License - for use in teaching, academic research, and meeting\r\n * course requirements at degree granting institutions only.  Not for\r\n * government, commercial, or other organizational use.\r\n *\r\n * File: Esercitazione0_private.h\r\n *\r\n * Code generated for Simulink model 'Esercitazione0'.\r\n *\r\n * Model version                   : 1.6\r\n * Simulink Coder version          : 9.8 (R2022b) 13-May-2022\r\n * MBDT for S32K1xx Series Version : 4.3.0 (R2016a-R2022a) 13-Sep-2022\r\n * C/C++ source code generated on  : Tue Oct  1 16:59:36 2024\r\n *\r\n * Target selection: mbd_s32k.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTW_HEADER_Esercitazione0_private_h_\r\n#define RTW_HEADER_Esercitazione0_private_h_\r\n#include \"rtwtypes.h\"\r\n#include \"Esercitazione0_types.h\"\r\n#include \"Esercitazione0.h\"\r\n#if defined(__MWERKS__)\r\n\r\ndouble fmod (double x, double y);\r\ndouble fabs (double);\r\n\r\n#endif\r\n#endif                                /* RTW_HEADER_Esercitazione0_private_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"Esercitazione0_types.h","type":"header","group":"model","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * Academic License - for use in teaching, academic research, and meeting\r\n * course requirements at degree granting institutions only.  Not for\r\n * government, commercial, or other organizational use.\r\n *\r\n * File: Esercitazione0_types.h\r\n *\r\n * Code generated for Simulink model 'Esercitazione0'.\r\n *\r\n * Model version                   : 1.6\r\n * Simulink Coder version          : 9.8 (R2022b) 13-May-2022\r\n * MBDT for S32K1xx Series Version : 4.3.0 (R2016a-R2022a) 13-Sep-2022\r\n * C/C++ source code generated on  : Tue Oct  1 16:59:36 2024\r\n *\r\n * Target selection: mbd_s32k.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTW_HEADER_Esercitazione0_types_h_\r\n#define RTW_HEADER_Esercitazione0_types_h_\r\n\r\n/* Forward declaration for rtModel */\r\ntypedef struct tag_RTM_Esercitazione0_T RT_MODEL_Esercitazione0_T;\r\n\r\n#endif                                 /* RTW_HEADER_Esercitazione0_types_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rtwtypes.h","type":"header","group":"utility","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw","tag":"","groupDisplay":"Utility files","code":"/*\r\n * Academic License - for use in teaching, academic research, and meeting\r\n * course requirements at degree granting institutions only.  Not for\r\n * government, commercial, or other organizational use.\r\n *\r\n * File: rtwtypes.h\r\n *\r\n * Code generated for Simulink model 'Esercitazione0'.\r\n *\r\n * Model version                   : 1.6\r\n * Simulink Coder version          : 9.8 (R2022b) 13-May-2022\r\n * MBDT for S32K1xx Series Version : 4.3.0 (R2016a-R2022a) 13-Sep-2022\r\n * C/C++ source code generated on  : Tue Oct  1 16:59:36 2024\r\n *\r\n * Target selection: mbd_s32k.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTWTYPES_H\r\n#define RTWTYPES_H\r\n\r\n/* Logical type definitions */\r\n#if (!defined(__cplusplus))\r\n#ifndef false\r\n#define false                          (0U)\r\n#endif\r\n\r\n#ifndef true\r\n#define true                           (1U)\r\n#endif\r\n#endif\r\n\r\n/*=======================================================================*\r\n * Target hardware information\r\n *   Device type: ARM Compatible->ARM Cortex\r\n *   Number of bits:     char:   8    short:   16    int:  32\r\n *                       long:  32\r\n *                       native word size:  32\r\n *   Byte ordering: LittleEndian\r\n *   Signed integer division rounds to: Zero\r\n *   Shift right on a signed integer as arithmetic shift: on\r\n *=======================================================================*/\r\n\r\n/*=======================================================================*\r\n * Fixed width word size data types:                                     *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *   real32_T, real64_T           - 32 and 64 bit floating point numbers *\r\n *=======================================================================*/\r\ntypedef signed char int8_T;\r\ntypedef unsigned char uint8_T;\r\ntypedef short int16_T;\r\ntypedef unsigned short uint16_T;\r\ntypedef int int32_T;\r\ntypedef unsigned int uint32_T;\r\ntypedef float real32_T;\r\ntypedef double real64_T;\r\n\r\n/*===========================================================================*\r\n * Generic type definitions: boolean_T, char_T, byte_T, int_T, uint_T,       *\r\n *                           real_T, time_T, ulong_T.                        *\r\n *===========================================================================*/\r\ntypedef double real_T;\r\ntypedef double time_T;\r\ntypedef unsigned char boolean_T;\r\ntypedef int int_T;\r\ntypedef unsigned int uint_T;\r\ntypedef unsigned long ulong_T;\r\ntypedef char char_T;\r\ntypedef unsigned char uchar_T;\r\ntypedef char_T byte_T;\r\n\r\n/*===========================================================================*\r\n * Complex number type definitions                                           *\r\n *===========================================================================*/\r\n#define CREAL_T\r\n\r\ntypedef struct {\r\n  real32_T re;\r\n  real32_T im;\r\n} creal32_T;\r\n\r\ntypedef struct {\r\n  real64_T re;\r\n  real64_T im;\r\n} creal64_T;\r\n\r\ntypedef struct {\r\n  real_T re;\r\n  real_T im;\r\n} creal_T;\r\n\r\n#define CINT8_T\r\n\r\ntypedef struct {\r\n  int8_T re;\r\n  int8_T im;\r\n} cint8_T;\r\n\r\n#define CUINT8_T\r\n\r\ntypedef struct {\r\n  uint8_T re;\r\n  uint8_T im;\r\n} cuint8_T;\r\n\r\n#define CINT16_T\r\n\r\ntypedef struct {\r\n  int16_T re;\r\n  int16_T im;\r\n} cint16_T;\r\n\r\n#define CUINT16_T\r\n\r\ntypedef struct {\r\n  uint16_T re;\r\n  uint16_T im;\r\n} cuint16_T;\r\n\r\n#define CINT32_T\r\n\r\ntypedef struct {\r\n  int32_T re;\r\n  int32_T im;\r\n} cint32_T;\r\n\r\n#define CUINT32_T\r\n\r\ntypedef struct {\r\n  uint32_T re;\r\n  uint32_T im;\r\n} cuint32_T;\r\n\r\n/*=======================================================================*\r\n * Min and Max:                                                          *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *=======================================================================*/\r\n#define MAX_int8_T                     ((int8_T)(127))\r\n#define MIN_int8_T                     ((int8_T)(-128))\r\n#define MAX_uint8_T                    ((uint8_T)(255U))\r\n#define MAX_int16_T                    ((int16_T)(32767))\r\n#define MIN_int16_T                    ((int16_T)(-32768))\r\n#define MAX_uint16_T                   ((uint16_T)(65535U))\r\n#define MAX_int32_T                    ((int32_T)(2147483647))\r\n#define MIN_int32_T                    ((int32_T)(-2147483647-1))\r\n#define MAX_uint32_T                   ((uint32_T)(0xFFFFFFFFU))\r\n\r\n/* Block D-Work pointer type */\r\ntypedef void * pointer_T;\r\n\r\n#endif                                 /* RTWTYPES_H */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"S32K142.h","type":"header","group":"other","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw\\S32K142\\include","tag":"","groupDisplay":"Other files","code":"/*\r\n** ###################################################################\r\n**     Processor:           S32K142\r\n**     Reference manual:    S32K1XXRM Rev. 12.1, 02/2020\r\n**     Version:             rev. 4.3, 2020-05-14\r\n**     Build:               b200514\r\n**\r\n**     Abstract:\r\n**         Peripheral Access Layer for S32K142\r\n**\r\n**     Copyright (c) 1997 - 2016 Freescale Semiconductor, Inc.\r\n**     Copyright 2016-2020 NXP\r\n**     All rights reserved.\r\n**\r\n**     NXP Confidential. This software is owned or controlled by NXP and may only be\r\n**     used strictly in accordance with the applicable license terms. By expressly\r\n**     accepting such terms or by downloading, installing, activating and/or otherwise\r\n**     using the software, you are agreeing that you have read, and that you agree to\r\n**     comply with and are bound by, such license terms. If you do not agree to be\r\n**     bound by the applicable license terms, then you may not retain, install,\r\n**     activate or otherwise use the software. The production use license in\r\n**     Section 2.3 is expressly granted for this software.\r\n**\r\n**     http:                 www.nxp.com\r\n**     mail:                 support@nxp.com\r\n**\r\n**     Revisions:\r\n**     - rev. 1.0 (2016-11-24) - Iulian Talpiga\r\n**         Initial version.\r\n**     - rev. 1.1 (2017-01-09) - Iulian Talpiga\r\n**         Fix interrupts\r\n**     - rev. 2.0 (2017-02-23) - Iulian Talpiga\r\n**         Update header as per rev S32K14XRM Rev. 2, 02/2017\r\n**         Updated modules AIPS, CAN, LPI2C, LPSPI, MCM, MPU, SCG and SIM\r\n**     - rev. 2.1 (2017-06-08) - Iulian Talpiga\r\n**         Correct FTM module - add dithering registers.\r\n**     - rev. 3.0 (2017-08-04) - Mihai Volmer\r\n**         Update header as per rev S32K1XXRM Rev. 4, 06/2017\r\n**         Updated modules CAN, MCM and PORTn\r\n**     - rev. 3.1 (2017-09-25) - Andrei Bolojan\r\n**         Update NVIC Size of Registers Arrays\r\n**     - rev. 4.0 (2018-02-28) - Mihai Volmer\r\n**         Updated header as per rev S32K1XXRM Rev. 6, 12/2017\r\n**         Updated modules ERM, I2C, MSCM, PCC and SIM\r\n**     - rev. 4.1 (2018-07-19) - Dan Nastasa\r\n**         Updated the header based on S32K1XXRM Rev. 8, 06/2018.\r\n**     - rev. 4.2 (2019-02-19) - Ionut Pavel\r\n**         Updated the header based on S32K1XXRM Rev. 9, 09/2018.\r\n**     - rev. 4.3 (2020-05-14) - Van Nguyen Nam\r\n**         Updated the header based on S32K1XXRM Rev. 12.1, 02/2020.\r\n**\r\n** ###################################################################\r\n*/\r\n\r\n/*!\r\n * @file S32K142.h\r\n * @version 4.3\r\n * @date 2020-05-14\r\n * @brief Peripheral Access Layer for S32K142\r\n *\r\n * This file contains register definitions and macros for easy access to their\r\n * bit fields.\r\n *\r\n * This file assumes LITTLE endian system.\r\n */\r\n\r\n/**\r\n* @page misra_violations MISRA-C:2012 violations\r\n*\r\n* @section [global]\r\n* Violates MISRA 2012 Advisory Rule 2.3, local typedef not referenced\r\n* The SoC header defines typedef for all modules.\r\n*\r\n* @section [global]\r\n* Violates MISRA 2012 Advisory Rule 2.5, local macro not referenced\r\n* The SoC header defines macros for all modules and registers.\r\n*\r\n* @section [global]\r\n* Violates MISRA 2012 Advisory Directive 4.9, Function-like macro\r\n* These are generated macros used for accessing the bit-fields from registers.\r\n*\r\n* @section [global]\r\n* Violates MISRA 2012 Required Rule 5.1, identifier clash\r\n* The supported compilers use more than 31 significant characters for identifiers.\r\n*\r\n* @section [global]\r\n* Violates MISRA 2012 Required Rule 5.2, identifier clash\r\n* The supported compilers use more than 31 significant characters for identifiers.\r\n*\r\n* @section [global]\r\n* Violates MISRA 2012 Required Rule 5.4, identifier clash\r\n* The supported compilers use more than 31 significant characters for identifiers.\r\n*\r\n* @section [global]\r\n* Violates MISRA 2012 Required Rule 5.5, identifier clash\r\n* The supported compilers use more than 31 significant characters for identifiers.\r\n*\r\n* @section [global]\r\n* Violates MISRA 2012 Required Rule 21.1, defined macro '__I' is reserved to the compiler\r\n* This type qualifier is needed to ensure correct I/O access and addressing.\r\n*/\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- MCU activation\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/* Prevention from multiple including the same memory map */\r\n#if !defined(S32K142_H_)  /* Check if memory map has not been already included */\r\n#define S32K142_H_\r\n#define MCU_S32K142\r\n\r\n/* Check if another memory map has not been also included */\r\n#if (defined(MCU_ACTIVE))\r\n  #error S32K142 memory map: There is already included another memory map. Only one memory map can be included.\r\n#endif /* (defined(MCU_ACTIVE)) */\r\n#define MCU_ACTIVE\r\n\r\n#include <stdint.h>\r\n\r\n/** Memory map major version (memory maps with equal major version number are\r\n * compatible) */\r\n#define MCU_MEM_MAP_VERSION 0x0400u\r\n/** Memory map minor version */\r\n#define MCU_MEM_MAP_VERSION_MINOR 0x0002u\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- Generic macros\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/* IO definitions (access restrictions to peripheral registers) */\r\n/**\r\n*   IO Type Qualifiers are used\r\n*   \\li to specify the access to peripheral variables.\r\n*   \\li for automatic generation of peripheral register debug information.\r\n*/\r\n#ifndef __IO\r\n#ifdef __cplusplus\r\n  #define   __I     volatile             /*!< Defines 'read only' permissions                 */\r\n#else\r\n  #define   __I     volatile const       /*!< Defines 'read only' permissions                 */\r\n#endif\r\n#define     __O     volatile             /*!< Defines 'write only' permissions                */\r\n#define     __IO    volatile             /*!< Defines 'read / write' permissions              */\r\n#endif\r\n\r\n\r\n/**\r\n* @brief 32 bits memory read macro.\r\n*/\r\n#if !defined(REG_READ32)\r\n  #define REG_READ32(address)               (*(volatile uint32_t*)(address))\r\n#endif\r\n\r\n/**\r\n* @brief 32 bits memory write macro.\r\n*/\r\n#if !defined(REG_WRITE32)\r\n  #define REG_WRITE32(address, value)       ((*(volatile uint32_t*)(address))= (uint32_t)(value))\r\n#endif\r\n\r\n/**\r\n* @brief 32 bits bits setting macro.\r\n*/\r\n#if !defined(REG_BIT_SET32)\r\n  #define REG_BIT_SET32(address, mask)      ((*(volatile uint32_t*)(address))|= (uint32_t)(mask))\r\n#endif\r\n\r\n/**\r\n* @brief 32 bits bits clearing macro.\r\n*/\r\n#if !defined(REG_BIT_CLEAR32)\r\n  #define REG_BIT_CLEAR32(address, mask)    ((*(volatile uint32_t*)(address))&= ((uint32_t)~((uint32_t)(mask))))\r\n#endif\r\n\r\n/**\r\n* @brief 32 bit clear bits and set with new value\r\n* @note It is user's responsability to make sure that value has only \"mask\" bits set - (value&~mask)==0\r\n*/\r\n#if !defined(REG_RMW32)\r\n  #define REG_RMW32(address, mask, value)   (REG_WRITE32((address), ((REG_READ32(address)& ((uint32_t)~((uint32_t)(mask))))| ((uint32_t)(value)))))\r\n#endif\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- Interrupt vector numbers for S32K142\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup Interrupt_vector_numbers_S32K142 Interrupt vector numbers for S32K142\r\n * @{\r\n */\r\n\r\n/** Interrupt Number Definitions */\r\n#define NUMBER_OF_INT_VECTORS 139u               /**< Number of interrupts in the Vector table */\r\n\r\n/**\r\n * @brief Defines the Interrupt Numbers definitions\r\n *\r\n * This enumeration is used to configure the interrupts.\r\n *\r\n * Implements : IRQn_Type_Class\r\n */\r\ntypedef enum\r\n{\r\n  /* Auxiliary constants */\r\n  NotAvail_IRQn                = -128,             /**< Not available device specific interrupt */\r\n\r\n  /* Core interrupts */\r\n  NonMaskableInt_IRQn          = -14,              /**< Non Maskable Interrupt */\r\n  HardFault_IRQn               = -13,              /**< Cortex-M4 SV Hard Fault Interrupt */\r\n  MemoryManagement_IRQn        = -12,              /**< Cortex-M4 Memory Management Interrupt */\r\n  BusFault_IRQn                = -11,              /**< Cortex-M4 Bus Fault Interrupt */\r\n  UsageFault_IRQn              = -10,              /**< Cortex-M4 Usage Fault Interrupt */\r\n  SVCall_IRQn                  = -5,               /**< Cortex-M4 SV Call Interrupt */\r\n  DebugMonitor_IRQn            = -4,               /**< Cortex-M4 Debug Monitor Interrupt */\r\n  PendSV_IRQn                  = -2,               /**< Cortex-M4 Pend SV Interrupt */\r\n  SysTick_IRQn                 = -1,               /**< Cortex-M4 System Tick Interrupt */\r\n\r\n  /* Device specific interrupts */\r\n  DMA0_IRQn                    = 0u,               /**< DMA channel 0 transfer complete */\r\n  DMA1_IRQn                    = 1u,               /**< DMA channel 1 transfer complete */\r\n  DMA2_IRQn                    = 2u,               /**< DMA channel 2 transfer complete */\r\n  DMA3_IRQn                    = 3u,               /**< DMA channel 3 transfer complete */\r\n  DMA4_IRQn                    = 4u,               /**< DMA channel 4 transfer complete */\r\n  DMA5_IRQn                    = 5u,               /**< DMA channel 5 transfer complete */\r\n  DMA6_IRQn                    = 6u,               /**< DMA channel 6 transfer complete */\r\n  DMA7_IRQn                    = 7u,               /**< DMA channel 7 transfer complete */\r\n  DMA8_IRQn                    = 8u,               /**< DMA channel 8 transfer complete */\r\n  DMA9_IRQn                    = 9u,               /**< DMA channel 9 transfer complete */\r\n  DMA10_IRQn                   = 10u,              /**< DMA channel 10 transfer complete */\r\n  DMA11_IRQn                   = 11u,              /**< DMA channel 11 transfer complete */\r\n  DMA12_IRQn                   = 12u,              /**< DMA channel 12 transfer complete */\r\n  DMA13_IRQn                   = 13u,              /**< DMA channel 13 transfer complete */\r\n  DMA14_IRQn                   = 14u,              /**< DMA channel 14 transfer complete */\r\n  DMA15_IRQn                   = 15u,              /**< DMA channel 15 transfer complete */\r\n  DMA_Error_IRQn               = 16u,              /**< DMA error interrupt channels 0-15 */\r\n  MCM_IRQn                     = 17u,              /**< FPU sources */\r\n  FTFC_IRQn                    = 18u,              /**< FTFC Command complete */\r\n  Read_Collision_IRQn          = 19u,              /**< FTFC Read collision */\r\n  LVD_LVW_IRQn                 = 20u,              /**< PMC Low voltage detect interrupt */\r\n  FTFC_Fault_IRQn              = 21u,              /**< FTFC Double bit fault detect */\r\n  WDOG_EWM_IRQn                = 22u,              /**< Single interrupt vector for WDOG and EWM */\r\n  RCM_IRQn                     = 23u,              /**< RCM Asynchronous Interrupt */\r\n  LPI2C0_Master_IRQn           = 24u,              /**< LPI2C0 Master Interrupt */\r\n  LPI2C0_Slave_IRQn            = 25u,              /**< LPI2C0 Slave Interrupt */\r\n  LPSPI0_IRQn                  = 26u,              /**< LPSPI0 Interrupt */\r\n  LPSPI1_IRQn                  = 27u,              /**< LPSPI1 Interrupt */\r\n  LPUART0_RxTx_IRQn            = 31u,              /**< LPUART0 Transmit / Receive Interrupt */\r\n  LPUART1_RxTx_IRQn            = 33u,              /**< LPUART1 Transmit / Receive  Interrupt */\r\n  ADC0_IRQn                    = 39u,              /**< ADC0 interrupt request. */\r\n  ADC1_IRQn                    = 40u,              /**< ADC1 interrupt request. */\r\n  CMP0_IRQn                    = 41u,              /**< CMP0 interrupt request */\r\n  ERM_single_fault_IRQn        = 44u,              /**< ERM single bit error correction */\r\n  ERM_double_fault_IRQn        = 45u,              /**< ERM double bit error non-correctable */\r\n  RTC_IRQn                     = 46u,              /**< RTC alarm interrupt */\r\n  RTC_Seconds_IRQn             = 47u,              /**< RTC seconds interrupt */\r\n  LPIT0_Ch0_IRQn               = 48u,              /**< LPIT0 channel 0 overflow interrupt */\r\n  LPIT0_Ch1_IRQn               = 49u,              /**< LPIT0 channel 1 overflow interrupt */\r\n  LPIT0_Ch2_IRQn               = 50u,              /**< LPIT0 channel 2 overflow interrupt */\r\n  LPIT0_Ch3_IRQn               = 51u,              /**< LPIT0 channel 3 overflow interrupt */\r\n  PDB0_IRQn                    = 52u,              /**< PDB0 interrupt */\r\n  SCG_IRQn                     = 57u,              /**< SCG bus interrupt request */\r\n  LPTMR0_IRQn                  = 58u,              /**< LPTIMER interrupt request */\r\n  PORTA_IRQn                   = 59u,              /**< Port A pin detect interrupt */\r\n  PORTB_IRQn                   = 60u,              /**< Port B pin detect interrupt */\r\n  PORTC_IRQn                   = 61u,              /**< Port C pin detect interrupt */\r\n  PORTD_IRQn                   = 62u,              /**< Port D pin detect interrupt */\r\n  PORTE_IRQn                   = 63u,              /**< Port E pin detect interrupt */\r\n  SWI_IRQn                     = 64u,              /**< Software interrupt */\r\n  PDB1_IRQn                    = 68u,              /**< PDB1 interrupt */\r\n  FLEXIO_IRQn                  = 69u,              /**< FlexIO Interrupt */\r\n  CAN0_ORed_IRQn               = 78u,              /**< CAN0 OR'ed [Bus Off OR Transmit Warning OR Receive Warning] */\r\n  CAN0_Error_IRQn              = 79u,              /**< CAN0 Interrupt indicating that errors were detected on the CAN bus */\r\n  CAN0_Wake_Up_IRQn            = 80u,              /**< CAN0 Interrupt asserted when Pretended Networking operation is enabled, and a valid message matches the selected filter criteria during Low Power mode */\r\n  CAN0_ORed_0_15_MB_IRQn       = 81u,              /**< CAN0 OR'ed Message buffer (0-15) */\r\n  CAN0_ORed_16_31_MB_IRQn      = 82u,              /**< CAN0 OR'ed Message buffer (16-31) */\r\n  CAN1_ORed_IRQn               = 85u,              /**< CAN1 OR'ed [Bus Off OR Transmit Warning OR Receive Warning] */\r\n  CAN1_Error_IRQn              = 86u,              /**< CAN1 Interrupt indicating that errors were detected on the CAN bus */\r\n  CAN1_ORed_0_15_MB_IRQn       = 88u,              /**< CAN1 OR'ed Interrupt for Message buffer (0-15) */\r\n  FTM0_Ch0_Ch1_IRQn            = 99u,              /**< FTM0 Channel 0 and 1 interrupt */\r\n  FTM0_Ch2_Ch3_IRQn            = 100u,             /**< FTM0 Channel 2 and 3 interrupt */\r\n  FTM0_Ch4_Ch5_IRQn            = 101u,             /**< FTM0 Channel 4 and 5 interrupt */\r\n  FTM0_Ch6_Ch7_IRQn            = 102u,             /**< FTM0 Channel 6 and 7 interrupt */\r\n  FTM0_Fault_IRQn              = 103u,             /**< FTM0 Fault interrupt */\r\n  FTM0_Ovf_Reload_IRQn         = 104u,             /**< FTM0 Counter overflow and Reload interrupt */\r\n  FTM1_Ch0_Ch1_IRQn            = 105u,             /**< FTM1 Channel 0 and 1 interrupt */\r\n  FTM1_Ch2_Ch3_IRQn            = 106u,             /**< FTM1 Channel 2 and 3 interrupt */\r\n  FTM1_Ch4_Ch5_IRQn            = 107u,             /**< FTM1 Channel 4 and 5 interrupt */\r\n  FTM1_Ch6_Ch7_IRQn            = 108u,             /**< FTM1 Channel 6 and 7 interrupt */\r\n  FTM1_Fault_IRQn              = 109u,             /**< FTM1 Fault interrupt */\r\n  FTM1_Ovf_Reload_IRQn         = 110u,             /**< FTM1 Counter overflow and Reload interrupt */\r\n  FTM2_Ch0_Ch1_IRQn            = 111u,             /**< FTM2 Channel 0 and 1 interrupt */\r\n  FTM2_Ch2_Ch3_IRQn            = 112u,             /**< FTM2 Channel 2 and 3 interrupt */\r\n  FTM2_Ch4_Ch5_IRQn            = 113u,             /**< FTM2 Channel 4 and 5 interrupt */\r\n  FTM2_Ch6_Ch7_IRQn            = 114u,             /**< FTM2 Channel 6 and 7 interrupt */\r\n  FTM2_Fault_IRQn              = 115u,             /**< FTM2 Fault interrupt */\r\n  FTM2_Ovf_Reload_IRQn         = 116u,             /**< FTM2 Counter overflow and Reload interrupt */\r\n  FTM3_Ch0_Ch1_IRQn            = 117u,             /**< FTM3 Channel 0 and 1 interrupt */\r\n  FTM3_Ch2_Ch3_IRQn            = 118u,             /**< FTM3 Channel 2 and 3 interrupt */\r\n  FTM3_Ch4_Ch5_IRQn            = 119u,             /**< FTM3 Channel 4 and 5 interrupt */\r\n  FTM3_Ch6_Ch7_IRQn            = 120u,             /**< FTM3 Channel 6 and 7 interrupt */\r\n  FTM3_Fault_IRQn              = 121u,             /**< FTM3 Fault interrupt */\r\n  FTM3_Ovf_Reload_IRQn         = 122u              /**< FTM3 Counter overflow and Reload interrupt */\r\n} IRQn_Type;\r\n\r\n/*!\r\n * @}\r\n */ /* end of group Interrupt_vector_numbers_S32K142 */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- Device Peripheral Access Layer for S32K142\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup Peripheral_access_layer_S32K142 Device Peripheral Access Layer for S32K142\r\n * @{\r\n */\r\n\r\n/* @brief This module covers memory mapped registers available on SoC */\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- ADC Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup ADC_Peripheral_Access_Layer ADC Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** ADC - Size of Registers Arrays */\r\n#define ADC_SC1_COUNT                            16u\r\n#define ADC_R_COUNT                              16u\r\n#define ADC_CV_COUNT                             2u\r\n\r\n/** ADC - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t SC1[ADC_SC1_COUNT];                /**< ADC Status and Control Register 1, array offset: 0x0, array step: 0x4 */\r\n  __IO uint32_t CFG1;                              /**< ADC Configuration Register 1, offset: 0x40 */\r\n  __IO uint32_t CFG2;                              /**< ADC Configuration Register 2, offset: 0x44 */\r\n  __I  uint32_t R[ADC_R_COUNT];                    /**< ADC Data Result Registers, array offset: 0x48, array step: 0x4 */\r\n  __IO uint32_t CV[ADC_CV_COUNT];                  /**< Compare Value Registers, array offset: 0x88, array step: 0x4 */\r\n  __IO uint32_t SC2;                               /**< Status and Control Register 2, offset: 0x90 */\r\n  __IO uint32_t SC3;                               /**< Status and Control Register 3, offset: 0x94 */\r\n  __IO uint32_t BASE_OFS;                          /**< BASE Offset Register, offset: 0x98 */\r\n  __IO uint32_t OFS;                               /**< ADC Offset Correction Register, offset: 0x9C */\r\n  __IO uint32_t USR_OFS;                           /**< USER Offset Correction Register, offset: 0xA0 */\r\n  __IO uint32_t XOFS;                              /**< ADC X Offset Correction Register, offset: 0xA4 */\r\n  __IO uint32_t YOFS;                              /**< ADC Y Offset Correction Register, offset: 0xA8 */\r\n  __IO uint32_t G;                                 /**< ADC Gain Register, offset: 0xAC */\r\n  __IO uint32_t UG;                                /**< ADC User Gain Register, offset: 0xB0 */\r\n  __IO uint32_t CLPS;                              /**< ADC General Calibration Value Register S, offset: 0xB4 */\r\n  __IO uint32_t CLP3;                              /**< ADC Plus-Side General Calibration Value Register 3, offset: 0xB8 */\r\n  __IO uint32_t CLP2;                              /**< ADC Plus-Side General Calibration Value Register 2, offset: 0xBC */\r\n  __IO uint32_t CLP1;                              /**< ADC Plus-Side General Calibration Value Register 1, offset: 0xC0 */\r\n  __IO uint32_t CLP0;                              /**< ADC Plus-Side General Calibration Value Register 0, offset: 0xC4 */\r\n  __IO uint32_t CLPX;                              /**< ADC Plus-Side General Calibration Value Register X, offset: 0xC8 */\r\n  __IO uint32_t CLP9;                              /**< ADC Plus-Side General Calibration Value Register 9, offset: 0xCC */\r\n  __IO uint32_t CLPS_OFS;                          /**< ADC General Calibration Offset Value Register S, offset: 0xD0 */\r\n  __IO uint32_t CLP3_OFS;                          /**< ADC Plus-Side General Calibration Offset Value Register 3, offset: 0xD4 */\r\n  __IO uint32_t CLP2_OFS;                          /**< ADC Plus-Side General Calibration Offset Value Register 2, offset: 0xD8 */\r\n  __IO uint32_t CLP1_OFS;                          /**< ADC Plus-Side General Calibration Offset Value Register 1, offset: 0xDC */\r\n  __IO uint32_t CLP0_OFS;                          /**< ADC Plus-Side General Calibration Offset Value Register 0, offset: 0xE0 */\r\n  __IO uint32_t CLPX_OFS;                          /**< ADC Plus-Side General Calibration Offset Value Register X, offset: 0xE4 */\r\n  __IO uint32_t CLP9_OFS;                          /**< ADC Plus-Side General Calibration Offset Value Register 9, offset: 0xE8 */\r\n} ADC_Type, *ADC_MemMapPtr;\r\n\r\n /** Number of instances of the ADC module. */\r\n#define ADC_INSTANCE_COUNT                       (2u)\r\n\r\n\r\n/* ADC - Peripheral instance base addresses */\r\n/** Peripheral ADC0 base address */\r\n#define ADC0_BASE                                (0x4003B000u)\r\n/** Peripheral ADC0 base pointer */\r\n#define ADC0                                     ((ADC_Type *)ADC0_BASE)\r\n/** Peripheral ADC1 base address */\r\n#define ADC1_BASE                                (0x40027000u)\r\n/** Peripheral ADC1 base pointer */\r\n#define ADC1                                     ((ADC_Type *)ADC1_BASE)\r\n/** Array initializer of ADC peripheral base addresses */\r\n#define ADC_BASE_ADDRS                           { ADC0_BASE, ADC1_BASE }\r\n/** Array initializer of ADC peripheral base pointers */\r\n#define ADC_BASE_PTRS                            { ADC0, ADC1 }\r\n /** Number of interrupt vector arrays for the ADC module. */\r\n#define ADC_IRQS_ARR_COUNT                       (1u)\r\n /** Number of interrupt channels for the ADC module. */\r\n#define ADC_IRQS_CH_COUNT                        (1u)\r\n/** Interrupt vectors for the ADC peripheral type */\r\n#define ADC_IRQS                                 { ADC0_IRQn, ADC1_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- ADC Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup ADC_Register_Masks ADC Register Masks\r\n * @{\r\n */\r\n\r\n/* SC1 Bit Fields */\r\n#define ADC_SC1_ADCH_MASK                        0x1Fu\r\n#define ADC_SC1_ADCH_SHIFT                       0u\r\n#define ADC_SC1_ADCH_WIDTH                       5u\r\n#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x))<<ADC_SC1_ADCH_SHIFT))&ADC_SC1_ADCH_MASK)\r\n#define ADC_SC1_AIEN_MASK                        0x40u\r\n#define ADC_SC1_AIEN_SHIFT                       6u\r\n#define ADC_SC1_AIEN_WIDTH                       1u\r\n#define ADC_SC1_AIEN(x)                          (((uint32_t)(((uint32_t)(x))<<ADC_SC1_AIEN_SHIFT))&ADC_SC1_AIEN_MASK)\r\n#define ADC_SC1_COCO_MASK                        0x80u\r\n#define ADC_SC1_COCO_SHIFT                       7u\r\n#define ADC_SC1_COCO_WIDTH                       1u\r\n#define ADC_SC1_COCO(x)                          (((uint32_t)(((uint32_t)(x))<<ADC_SC1_COCO_SHIFT))&ADC_SC1_COCO_MASK)\r\n/* CFG1 Bit Fields */\r\n#define ADC_CFG1_ADICLK_MASK                     0x3u\r\n#define ADC_CFG1_ADICLK_SHIFT                    0u\r\n#define ADC_CFG1_ADICLK_WIDTH                    2u\r\n#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_ADICLK_SHIFT))&ADC_CFG1_ADICLK_MASK)\r\n#define ADC_CFG1_MODE_MASK                       0xCu\r\n#define ADC_CFG1_MODE_SHIFT                      2u\r\n#define ADC_CFG1_MODE_WIDTH                      2u\r\n#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_MODE_SHIFT))&ADC_CFG1_MODE_MASK)\r\n#define ADC_CFG1_ADIV_MASK                       0x60u\r\n#define ADC_CFG1_ADIV_SHIFT                      5u\r\n#define ADC_CFG1_ADIV_WIDTH                      2u\r\n#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_ADIV_SHIFT))&ADC_CFG1_ADIV_MASK)\r\n#define ADC_CFG1_CLRLTRG_MASK                    0x100u\r\n#define ADC_CFG1_CLRLTRG_SHIFT                   8u\r\n#define ADC_CFG1_CLRLTRG_WIDTH                   1u\r\n#define ADC_CFG1_CLRLTRG(x)                      (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_CLRLTRG_SHIFT))&ADC_CFG1_CLRLTRG_MASK)\r\n/* CFG2 Bit Fields */\r\n#define ADC_CFG2_SMPLTS_MASK                     0xFFu\r\n#define ADC_CFG2_SMPLTS_SHIFT                    0u\r\n#define ADC_CFG2_SMPLTS_WIDTH                    8u\r\n#define ADC_CFG2_SMPLTS(x)                       (((uint32_t)(((uint32_t)(x))<<ADC_CFG2_SMPLTS_SHIFT))&ADC_CFG2_SMPLTS_MASK)\r\n/* R Bit Fields */\r\n#define ADC_R_D_MASK                             0xFFFu\r\n#define ADC_R_D_SHIFT                            0u\r\n#define ADC_R_D_WIDTH                            12u\r\n#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x))<<ADC_R_D_SHIFT))&ADC_R_D_MASK)\r\n/* CV Bit Fields */\r\n#define ADC_CV_CV_MASK                           0xFFFFu\r\n#define ADC_CV_CV_SHIFT                          0u\r\n#define ADC_CV_CV_WIDTH                          16u\r\n#define ADC_CV_CV(x)                             (((uint32_t)(((uint32_t)(x))<<ADC_CV_CV_SHIFT))&ADC_CV_CV_MASK)\r\n/* SC2 Bit Fields */\r\n#define ADC_SC2_REFSEL_MASK                      0x3u\r\n#define ADC_SC2_REFSEL_SHIFT                     0u\r\n#define ADC_SC2_REFSEL_WIDTH                     2u\r\n#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x))<<ADC_SC2_REFSEL_SHIFT))&ADC_SC2_REFSEL_MASK)\r\n#define ADC_SC2_DMAEN_MASK                       0x4u\r\n#define ADC_SC2_DMAEN_SHIFT                      2u\r\n#define ADC_SC2_DMAEN_WIDTH                      1u\r\n#define ADC_SC2_DMAEN(x)                         (((uint32_t)(((uint32_t)(x))<<ADC_SC2_DMAEN_SHIFT))&ADC_SC2_DMAEN_MASK)\r\n#define ADC_SC2_ACREN_MASK                       0x8u\r\n#define ADC_SC2_ACREN_SHIFT                      3u\r\n#define ADC_SC2_ACREN_WIDTH                      1u\r\n#define ADC_SC2_ACREN(x)                         (((uint32_t)(((uint32_t)(x))<<ADC_SC2_ACREN_SHIFT))&ADC_SC2_ACREN_MASK)\r\n#define ADC_SC2_ACFGT_MASK                       0x10u\r\n#define ADC_SC2_ACFGT_SHIFT                      4u\r\n#define ADC_SC2_ACFGT_WIDTH                      1u\r\n#define ADC_SC2_ACFGT(x)                         (((uint32_t)(((uint32_t)(x))<<ADC_SC2_ACFGT_SHIFT))&ADC_SC2_ACFGT_MASK)\r\n#define ADC_SC2_ACFE_MASK                        0x20u\r\n#define ADC_SC2_ACFE_SHIFT                       5u\r\n#define ADC_SC2_ACFE_WIDTH                       1u\r\n#define ADC_SC2_ACFE(x)                          (((uint32_t)(((uint32_t)(x))<<ADC_SC2_ACFE_SHIFT))&ADC_SC2_ACFE_MASK)\r\n#define ADC_SC2_ADTRG_MASK                       0x40u\r\n#define ADC_SC2_ADTRG_SHIFT                      6u\r\n#define ADC_SC2_ADTRG_WIDTH                      1u\r\n#define ADC_SC2_ADTRG(x)                         (((uint32_t)(((uint32_t)(x))<<ADC_SC2_ADTRG_SHIFT))&ADC_SC2_ADTRG_MASK)\r\n#define ADC_SC2_ADACT_MASK                       0x80u\r\n#define ADC_SC2_ADACT_SHIFT                      7u\r\n#define ADC_SC2_ADACT_WIDTH                      1u\r\n#define ADC_SC2_ADACT(x)                         (((uint32_t)(((uint32_t)(x))<<ADC_SC2_ADACT_SHIFT))&ADC_SC2_ADACT_MASK)\r\n#define ADC_SC2_TRGPRNUM_MASK                    0x6000u\r\n#define ADC_SC2_TRGPRNUM_SHIFT                   13u\r\n#define ADC_SC2_TRGPRNUM_WIDTH                   2u\r\n#define ADC_SC2_TRGPRNUM(x)                      (((uint32_t)(((uint32_t)(x))<<ADC_SC2_TRGPRNUM_SHIFT))&ADC_SC2_TRGPRNUM_MASK)\r\n#define ADC_SC2_TRGSTLAT_MASK                    0xF0000u\r\n#define ADC_SC2_TRGSTLAT_SHIFT                   16u\r\n#define ADC_SC2_TRGSTLAT_WIDTH                   4u\r\n#define ADC_SC2_TRGSTLAT(x)                      (((uint32_t)(((uint32_t)(x))<<ADC_SC2_TRGSTLAT_SHIFT))&ADC_SC2_TRGSTLAT_MASK)\r\n#define ADC_SC2_TRGSTERR_MASK                    0xF000000u\r\n#define ADC_SC2_TRGSTERR_SHIFT                   24u\r\n#define ADC_SC2_TRGSTERR_WIDTH                   4u\r\n#define ADC_SC2_TRGSTERR(x)                      (((uint32_t)(((uint32_t)(x))<<ADC_SC2_TRGSTERR_SHIFT))&ADC_SC2_TRGSTERR_MASK)\r\n/* SC3 Bit Fields */\r\n#define ADC_SC3_AVGS_MASK                        0x3u\r\n#define ADC_SC3_AVGS_SHIFT                       0u\r\n#define ADC_SC3_AVGS_WIDTH                       2u\r\n#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x))<<ADC_SC3_AVGS_SHIFT))&ADC_SC3_AVGS_MASK)\r\n#define ADC_SC3_AVGE_MASK                        0x4u\r\n#define ADC_SC3_AVGE_SHIFT                       2u\r\n#define ADC_SC3_AVGE_WIDTH                       1u\r\n#define ADC_SC3_AVGE(x)                          (((uint32_t)(((uint32_t)(x))<<ADC_SC3_AVGE_SHIFT))&ADC_SC3_AVGE_MASK)\r\n#define ADC_SC3_ADCO_MASK                        0x8u\r\n#define ADC_SC3_ADCO_SHIFT                       3u\r\n#define ADC_SC3_ADCO_WIDTH                       1u\r\n#define ADC_SC3_ADCO(x)                          (((uint32_t)(((uint32_t)(x))<<ADC_SC3_ADCO_SHIFT))&ADC_SC3_ADCO_MASK)\r\n#define ADC_SC3_CAL_MASK                         0x80u\r\n#define ADC_SC3_CAL_SHIFT                        7u\r\n#define ADC_SC3_CAL_WIDTH                        1u\r\n#define ADC_SC3_CAL(x)                           (((uint32_t)(((uint32_t)(x))<<ADC_SC3_CAL_SHIFT))&ADC_SC3_CAL_MASK)\r\n/* BASE_OFS Bit Fields */\r\n#define ADC_BASE_OFS_BA_OFS_MASK                 0xFFu\r\n#define ADC_BASE_OFS_BA_OFS_SHIFT                0u\r\n#define ADC_BASE_OFS_BA_OFS_WIDTH                8u\r\n#define ADC_BASE_OFS_BA_OFS(x)                   (((uint32_t)(((uint32_t)(x))<<ADC_BASE_OFS_BA_OFS_SHIFT))&ADC_BASE_OFS_BA_OFS_MASK)\r\n/* OFS Bit Fields */\r\n#define ADC_OFS_OFS_MASK                         0xFFFFu\r\n#define ADC_OFS_OFS_SHIFT                        0u\r\n#define ADC_OFS_OFS_WIDTH                        16u\r\n#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x))<<ADC_OFS_OFS_SHIFT))&ADC_OFS_OFS_MASK)\r\n/* USR_OFS Bit Fields */\r\n#define ADC_USR_OFS_USR_OFS_MASK                 0xFFu\r\n#define ADC_USR_OFS_USR_OFS_SHIFT                0u\r\n#define ADC_USR_OFS_USR_OFS_WIDTH                8u\r\n#define ADC_USR_OFS_USR_OFS(x)                   (((uint32_t)(((uint32_t)(x))<<ADC_USR_OFS_USR_OFS_SHIFT))&ADC_USR_OFS_USR_OFS_MASK)\r\n/* XOFS Bit Fields */\r\n#define ADC_XOFS_XOFS_MASK                       0x3Fu\r\n#define ADC_XOFS_XOFS_SHIFT                      0u\r\n#define ADC_XOFS_XOFS_WIDTH                      6u\r\n#define ADC_XOFS_XOFS(x)                         (((uint32_t)(((uint32_t)(x))<<ADC_XOFS_XOFS_SHIFT))&ADC_XOFS_XOFS_MASK)\r\n/* YOFS Bit Fields */\r\n#define ADC_YOFS_YOFS_MASK                       0xFFu\r\n#define ADC_YOFS_YOFS_SHIFT                      0u\r\n#define ADC_YOFS_YOFS_WIDTH                      8u\r\n#define ADC_YOFS_YOFS(x)                         (((uint32_t)(((uint32_t)(x))<<ADC_YOFS_YOFS_SHIFT))&ADC_YOFS_YOFS_MASK)\r\n/* G Bit Fields */\r\n#define ADC_G_G_MASK                             0x7FFu\r\n#define ADC_G_G_SHIFT                            0u\r\n#define ADC_G_G_WIDTH                            11u\r\n#define ADC_G_G(x)                               (((uint32_t)(((uint32_t)(x))<<ADC_G_G_SHIFT))&ADC_G_G_MASK)\r\n/* UG Bit Fields */\r\n#define ADC_UG_UG_MASK                           0x3FFu\r\n#define ADC_UG_UG_SHIFT                          0u\r\n#define ADC_UG_UG_WIDTH                          10u\r\n#define ADC_UG_UG(x)                             (((uint32_t)(((uint32_t)(x))<<ADC_UG_UG_SHIFT))&ADC_UG_UG_MASK)\r\n/* CLPS Bit Fields */\r\n#define ADC_CLPS_CLPS_MASK                       0x7Fu\r\n#define ADC_CLPS_CLPS_SHIFT                      0u\r\n#define ADC_CLPS_CLPS_WIDTH                      7u\r\n#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x))<<ADC_CLPS_CLPS_SHIFT))&ADC_CLPS_CLPS_MASK)\r\n/* CLP3 Bit Fields */\r\n#define ADC_CLP3_CLP3_MASK                       0x3FFu\r\n#define ADC_CLP3_CLP3_SHIFT                      0u\r\n#define ADC_CLP3_CLP3_WIDTH                      10u\r\n#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x))<<ADC_CLP3_CLP3_SHIFT))&ADC_CLP3_CLP3_MASK)\r\n/* CLP2 Bit Fields */\r\n#define ADC_CLP2_CLP2_MASK                       0x3FFu\r\n#define ADC_CLP2_CLP2_SHIFT                      0u\r\n#define ADC_CLP2_CLP2_WIDTH                      10u\r\n#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x))<<ADC_CLP2_CLP2_SHIFT))&ADC_CLP2_CLP2_MASK)\r\n/* CLP1 Bit Fields */\r\n#define ADC_CLP1_CLP1_MASK                       0x1FFu\r\n#define ADC_CLP1_CLP1_SHIFT                      0u\r\n#define ADC_CLP1_CLP1_WIDTH                      9u\r\n#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x))<<ADC_CLP1_CLP1_SHIFT))&ADC_CLP1_CLP1_MASK)\r\n/* CLP0 Bit Fields */\r\n#define ADC_CLP0_CLP0_MASK                       0xFFu\r\n#define ADC_CLP0_CLP0_SHIFT                      0u\r\n#define ADC_CLP0_CLP0_WIDTH                      8u\r\n#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x))<<ADC_CLP0_CLP0_SHIFT))&ADC_CLP0_CLP0_MASK)\r\n/* CLPX Bit Fields */\r\n#define ADC_CLPX_CLPX_MASK                       0x7Fu\r\n#define ADC_CLPX_CLPX_SHIFT                      0u\r\n#define ADC_CLPX_CLPX_WIDTH                      7u\r\n#define ADC_CLPX_CLPX(x)                         (((uint32_t)(((uint32_t)(x))<<ADC_CLPX_CLPX_SHIFT))&ADC_CLPX_CLPX_MASK)\r\n/* CLP9 Bit Fields */\r\n#define ADC_CLP9_CLP9_MASK                       0x7Fu\r\n#define ADC_CLP9_CLP9_SHIFT                      0u\r\n#define ADC_CLP9_CLP9_WIDTH                      7u\r\n#define ADC_CLP9_CLP9(x)                         (((uint32_t)(((uint32_t)(x))<<ADC_CLP9_CLP9_SHIFT))&ADC_CLP9_CLP9_MASK)\r\n/* CLPS_OFS Bit Fields */\r\n#define ADC_CLPS_OFS_CLPS_OFS_MASK               0xFu\r\n#define ADC_CLPS_OFS_CLPS_OFS_SHIFT              0u\r\n#define ADC_CLPS_OFS_CLPS_OFS_WIDTH              4u\r\n#define ADC_CLPS_OFS_CLPS_OFS(x)                 (((uint32_t)(((uint32_t)(x))<<ADC_CLPS_OFS_CLPS_OFS_SHIFT))&ADC_CLPS_OFS_CLPS_OFS_MASK)\r\n/* CLP3_OFS Bit Fields */\r\n#define ADC_CLP3_OFS_CLP3_OFS_MASK               0xFu\r\n#define ADC_CLP3_OFS_CLP3_OFS_SHIFT              0u\r\n#define ADC_CLP3_OFS_CLP3_OFS_WIDTH              4u\r\n#define ADC_CLP3_OFS_CLP3_OFS(x)                 (((uint32_t)(((uint32_t)(x))<<ADC_CLP3_OFS_CLP3_OFS_SHIFT))&ADC_CLP3_OFS_CLP3_OFS_MASK)\r\n/* CLP2_OFS Bit Fields */\r\n#define ADC_CLP2_OFS_CLP2_OFS_MASK               0xFu\r\n#define ADC_CLP2_OFS_CLP2_OFS_SHIFT              0u\r\n#define ADC_CLP2_OFS_CLP2_OFS_WIDTH              4u\r\n#define ADC_CLP2_OFS_CLP2_OFS(x)                 (((uint32_t)(((uint32_t)(x))<<ADC_CLP2_OFS_CLP2_OFS_SHIFT))&ADC_CLP2_OFS_CLP2_OFS_MASK)\r\n/* CLP1_OFS Bit Fields */\r\n#define ADC_CLP1_OFS_CLP1_OFS_MASK               0xFu\r\n#define ADC_CLP1_OFS_CLP1_OFS_SHIFT              0u\r\n#define ADC_CLP1_OFS_CLP1_OFS_WIDTH              4u\r\n#define ADC_CLP1_OFS_CLP1_OFS(x)                 (((uint32_t)(((uint32_t)(x))<<ADC_CLP1_OFS_CLP1_OFS_SHIFT))&ADC_CLP1_OFS_CLP1_OFS_MASK)\r\n/* CLP0_OFS Bit Fields */\r\n#define ADC_CLP0_OFS_CLP0_OFS_MASK               0xFu\r\n#define ADC_CLP0_OFS_CLP0_OFS_SHIFT              0u\r\n#define ADC_CLP0_OFS_CLP0_OFS_WIDTH              4u\r\n#define ADC_CLP0_OFS_CLP0_OFS(x)                 (((uint32_t)(((uint32_t)(x))<<ADC_CLP0_OFS_CLP0_OFS_SHIFT))&ADC_CLP0_OFS_CLP0_OFS_MASK)\r\n/* CLPX_OFS Bit Fields */\r\n#define ADC_CLPX_OFS_CLPX_OFS_MASK               0xFFFu\r\n#define ADC_CLPX_OFS_CLPX_OFS_SHIFT              0u\r\n#define ADC_CLPX_OFS_CLPX_OFS_WIDTH              12u\r\n#define ADC_CLPX_OFS_CLPX_OFS(x)                 (((uint32_t)(((uint32_t)(x))<<ADC_CLPX_OFS_CLPX_OFS_SHIFT))&ADC_CLPX_OFS_CLPX_OFS_MASK)\r\n/* CLP9_OFS Bit Fields */\r\n#define ADC_CLP9_OFS_CLP9_OFS_MASK               0xFFFu\r\n#define ADC_CLP9_OFS_CLP9_OFS_SHIFT              0u\r\n#define ADC_CLP9_OFS_CLP9_OFS_WIDTH              12u\r\n#define ADC_CLP9_OFS_CLP9_OFS(x)                 (((uint32_t)(((uint32_t)(x))<<ADC_CLP9_OFS_CLP9_OFS_SHIFT))&ADC_CLP9_OFS_CLP9_OFS_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group ADC_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group ADC_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- AIPS Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup AIPS_Peripheral_Access_Layer AIPS Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** AIPS - Size of Registers Arrays */\r\n#define AIPS_PACR_COUNT                          4u\r\n#define AIPS_OPACR_COUNT                         12u\r\n\r\n/** AIPS - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t MPRA;                              /**< Master Privilege Register A, offset: 0x0 */\r\n       uint8_t RESERVED_0[28];\r\n  __IO uint32_t PACR[AIPS_PACR_COUNT];             /**< Peripheral Access Control Register, array offset: 0x20, array step: 0x4 */\r\n       uint8_t RESERVED_1[16];\r\n  __IO uint32_t OPACR[AIPS_OPACR_COUNT];           /**< Off-Platform Peripheral Access Control Register, array offset: 0x40, array step: 0x4 */\r\n} AIPS_Type, *AIPS_MemMapPtr;\r\n\r\n /** Number of instances of the AIPS module. */\r\n#define AIPS_INSTANCE_COUNT                      (1u)\r\n\r\n\r\n/* AIPS - Peripheral instance base addresses */\r\n/** Peripheral AIPS base address */\r\n#define AIPS_BASE                                (0x40000000u)\r\n/** Peripheral AIPS base pointer */\r\n#define AIPS                                     ((AIPS_Type *)AIPS_BASE)\r\n/** Array initializer of AIPS peripheral base addresses */\r\n#define AIPS_BASE_ADDRS                          { AIPS_BASE }\r\n/** Array initializer of AIPS peripheral base pointers */\r\n#define AIPS_BASE_PTRS                           { AIPS }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- AIPS Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup AIPS_Register_Masks AIPS Register Masks\r\n * @{\r\n */\r\n\r\n/* MPRA Bit Fields */\r\n#define AIPS_MPRA_MPL2_MASK                      0x100000u\r\n#define AIPS_MPRA_MPL2_SHIFT                     20u\r\n#define AIPS_MPRA_MPL2_WIDTH                     1u\r\n#define AIPS_MPRA_MPL2(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MPL2_SHIFT))&AIPS_MPRA_MPL2_MASK)\r\n#define AIPS_MPRA_MTW2_MASK                      0x200000u\r\n#define AIPS_MPRA_MTW2_SHIFT                     21u\r\n#define AIPS_MPRA_MTW2_WIDTH                     1u\r\n#define AIPS_MPRA_MTW2(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTW2_SHIFT))&AIPS_MPRA_MTW2_MASK)\r\n#define AIPS_MPRA_MTR2_MASK                      0x400000u\r\n#define AIPS_MPRA_MTR2_SHIFT                     22u\r\n#define AIPS_MPRA_MTR2_WIDTH                     1u\r\n#define AIPS_MPRA_MTR2(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTR2_SHIFT))&AIPS_MPRA_MTR2_MASK)\r\n#define AIPS_MPRA_MPL1_MASK                      0x1000000u\r\n#define AIPS_MPRA_MPL1_SHIFT                     24u\r\n#define AIPS_MPRA_MPL1_WIDTH                     1u\r\n#define AIPS_MPRA_MPL1(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MPL1_SHIFT))&AIPS_MPRA_MPL1_MASK)\r\n#define AIPS_MPRA_MTW1_MASK                      0x2000000u\r\n#define AIPS_MPRA_MTW1_SHIFT                     25u\r\n#define AIPS_MPRA_MTW1_WIDTH                     1u\r\n#define AIPS_MPRA_MTW1(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTW1_SHIFT))&AIPS_MPRA_MTW1_MASK)\r\n#define AIPS_MPRA_MTR1_MASK                      0x4000000u\r\n#define AIPS_MPRA_MTR1_SHIFT                     26u\r\n#define AIPS_MPRA_MTR1_WIDTH                     1u\r\n#define AIPS_MPRA_MTR1(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTR1_SHIFT))&AIPS_MPRA_MTR1_MASK)\r\n#define AIPS_MPRA_MPL0_MASK                      0x10000000u\r\n#define AIPS_MPRA_MPL0_SHIFT                     28u\r\n#define AIPS_MPRA_MPL0_WIDTH                     1u\r\n#define AIPS_MPRA_MPL0(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MPL0_SHIFT))&AIPS_MPRA_MPL0_MASK)\r\n#define AIPS_MPRA_MTW0_MASK                      0x20000000u\r\n#define AIPS_MPRA_MTW0_SHIFT                     29u\r\n#define AIPS_MPRA_MTW0_WIDTH                     1u\r\n#define AIPS_MPRA_MTW0(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTW0_SHIFT))&AIPS_MPRA_MTW0_MASK)\r\n#define AIPS_MPRA_MTR0_MASK                      0x40000000u\r\n#define AIPS_MPRA_MTR0_SHIFT                     30u\r\n#define AIPS_MPRA_MTR0_WIDTH                     1u\r\n#define AIPS_MPRA_MTR0(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTR0_SHIFT))&AIPS_MPRA_MTR0_MASK)\r\n/* PACR Bit Fields */\r\n#define AIPS_PACR_TP5_MASK                       0x100u\r\n#define AIPS_PACR_TP5_SHIFT                      8u\r\n#define AIPS_PACR_TP5_WIDTH                      1u\r\n#define AIPS_PACR_TP5(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_TP5_SHIFT))&AIPS_PACR_TP5_MASK)\r\n#define AIPS_PACR_WP5_MASK                       0x200u\r\n#define AIPS_PACR_WP5_SHIFT                      9u\r\n#define AIPS_PACR_WP5_WIDTH                      1u\r\n#define AIPS_PACR_WP5(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_WP5_SHIFT))&AIPS_PACR_WP5_MASK)\r\n#define AIPS_PACR_SP5_MASK                       0x400u\r\n#define AIPS_PACR_SP5_SHIFT                      10u\r\n#define AIPS_PACR_SP5_WIDTH                      1u\r\n#define AIPS_PACR_SP5(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_SP5_SHIFT))&AIPS_PACR_SP5_MASK)\r\n#define AIPS_PACR_TP1_MASK                       0x1000000u\r\n#define AIPS_PACR_TP1_SHIFT                      24u\r\n#define AIPS_PACR_TP1_WIDTH                      1u\r\n#define AIPS_PACR_TP1(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_TP1_SHIFT))&AIPS_PACR_TP1_MASK)\r\n#define AIPS_PACR_WP1_MASK                       0x2000000u\r\n#define AIPS_PACR_WP1_SHIFT                      25u\r\n#define AIPS_PACR_WP1_WIDTH                      1u\r\n#define AIPS_PACR_WP1(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_WP1_SHIFT))&AIPS_PACR_WP1_MASK)\r\n#define AIPS_PACR_SP1_MASK                       0x4000000u\r\n#define AIPS_PACR_SP1_SHIFT                      26u\r\n#define AIPS_PACR_SP1_WIDTH                      1u\r\n#define AIPS_PACR_SP1(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_SP1_SHIFT))&AIPS_PACR_SP1_MASK)\r\n#define AIPS_PACR_TP0_MASK                       0x10000000u\r\n#define AIPS_PACR_TP0_SHIFT                      28u\r\n#define AIPS_PACR_TP0_WIDTH                      1u\r\n#define AIPS_PACR_TP0(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_TP0_SHIFT))&AIPS_PACR_TP0_MASK)\r\n#define AIPS_PACR_WP0_MASK                       0x20000000u\r\n#define AIPS_PACR_WP0_SHIFT                      29u\r\n#define AIPS_PACR_WP0_WIDTH                      1u\r\n#define AIPS_PACR_WP0(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_WP0_SHIFT))&AIPS_PACR_WP0_MASK)\r\n#define AIPS_PACR_SP0_MASK                       0x40000000u\r\n#define AIPS_PACR_SP0_SHIFT                      30u\r\n#define AIPS_PACR_SP0_WIDTH                      1u\r\n#define AIPS_PACR_SP0(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_SP0_SHIFT))&AIPS_PACR_SP0_MASK)\r\n/* OPACR Bit Fields */\r\n#define AIPS_OPACR_TP7_MASK                      0x1u\r\n#define AIPS_OPACR_TP7_SHIFT                     0u\r\n#define AIPS_OPACR_TP7_WIDTH                     1u\r\n#define AIPS_OPACR_TP7(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_TP7_SHIFT))&AIPS_OPACR_TP7_MASK)\r\n#define AIPS_OPACR_WP7_MASK                      0x2u\r\n#define AIPS_OPACR_WP7_SHIFT                     1u\r\n#define AIPS_OPACR_WP7_WIDTH                     1u\r\n#define AIPS_OPACR_WP7(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_WP7_SHIFT))&AIPS_OPACR_WP7_MASK)\r\n#define AIPS_OPACR_SP7_MASK                      0x4u\r\n#define AIPS_OPACR_SP7_SHIFT                     2u\r\n#define AIPS_OPACR_SP7_WIDTH                     1u\r\n#define AIPS_OPACR_SP7(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_SP7_SHIFT))&AIPS_OPACR_SP7_MASK)\r\n#define AIPS_OPACR_TP6_MASK                      0x10u\r\n#define AIPS_OPACR_TP6_SHIFT                     4u\r\n#define AIPS_OPACR_TP6_WIDTH                     1u\r\n#define AIPS_OPACR_TP6(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_TP6_SHIFT))&AIPS_OPACR_TP6_MASK)\r\n#define AIPS_OPACR_WP6_MASK                      0x20u\r\n#define AIPS_OPACR_WP6_SHIFT                     5u\r\n#define AIPS_OPACR_WP6_WIDTH                     1u\r\n#define AIPS_OPACR_WP6(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_WP6_SHIFT))&AIPS_OPACR_WP6_MASK)\r\n#define AIPS_OPACR_SP6_MASK                      0x40u\r\n#define AIPS_OPACR_SP6_SHIFT                     6u\r\n#define AIPS_OPACR_SP6_WIDTH                     1u\r\n#define AIPS_OPACR_SP6(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_SP6_SHIFT))&AIPS_OPACR_SP6_MASK)\r\n#define AIPS_OPACR_TP5_MASK                      0x100u\r\n#define AIPS_OPACR_TP5_SHIFT                     8u\r\n#define AIPS_OPACR_TP5_WIDTH                     1u\r\n#define AIPS_OPACR_TP5(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_TP5_SHIFT))&AIPS_OPACR_TP5_MASK)\r\n#define AIPS_OPACR_WP5_MASK                      0x200u\r\n#define AIPS_OPACR_WP5_SHIFT                     9u\r\n#define AIPS_OPACR_WP5_WIDTH                     1u\r\n#define AIPS_OPACR_WP5(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_WP5_SHIFT))&AIPS_OPACR_WP5_MASK)\r\n#define AIPS_OPACR_SP5_MASK                      0x400u\r\n#define AIPS_OPACR_SP5_SHIFT                     10u\r\n#define AIPS_OPACR_SP5_WIDTH                     1u\r\n#define AIPS_OPACR_SP5(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_SP5_SHIFT))&AIPS_OPACR_SP5_MASK)\r\n#define AIPS_OPACR_TP4_MASK                      0x1000u\r\n#define AIPS_OPACR_TP4_SHIFT                     12u\r\n#define AIPS_OPACR_TP4_WIDTH                     1u\r\n#define AIPS_OPACR_TP4(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_TP4_SHIFT))&AIPS_OPACR_TP4_MASK)\r\n#define AIPS_OPACR_WP4_MASK                      0x2000u\r\n#define AIPS_OPACR_WP4_SHIFT                     13u\r\n#define AIPS_OPACR_WP4_WIDTH                     1u\r\n#define AIPS_OPACR_WP4(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_WP4_SHIFT))&AIPS_OPACR_WP4_MASK)\r\n#define AIPS_OPACR_SP4_MASK                      0x4000u\r\n#define AIPS_OPACR_SP4_SHIFT                     14u\r\n#define AIPS_OPACR_SP4_WIDTH                     1u\r\n#define AIPS_OPACR_SP4(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_SP4_SHIFT))&AIPS_OPACR_SP4_MASK)\r\n#define AIPS_OPACR_TP3_MASK                      0x10000u\r\n#define AIPS_OPACR_TP3_SHIFT                     16u\r\n#define AIPS_OPACR_TP3_WIDTH                     1u\r\n#define AIPS_OPACR_TP3(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_TP3_SHIFT))&AIPS_OPACR_TP3_MASK)\r\n#define AIPS_OPACR_WP3_MASK                      0x20000u\r\n#define AIPS_OPACR_WP3_SHIFT                     17u\r\n#define AIPS_OPACR_WP3_WIDTH                     1u\r\n#define AIPS_OPACR_WP3(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_WP3_SHIFT))&AIPS_OPACR_WP3_MASK)\r\n#define AIPS_OPACR_SP3_MASK                      0x40000u\r\n#define AIPS_OPACR_SP3_SHIFT                     18u\r\n#define AIPS_OPACR_SP3_WIDTH                     1u\r\n#define AIPS_OPACR_SP3(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_SP3_SHIFT))&AIPS_OPACR_SP3_MASK)\r\n#define AIPS_OPACR_TP2_MASK                      0x100000u\r\n#define AIPS_OPACR_TP2_SHIFT                     20u\r\n#define AIPS_OPACR_TP2_WIDTH                     1u\r\n#define AIPS_OPACR_TP2(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_TP2_SHIFT))&AIPS_OPACR_TP2_MASK)\r\n#define AIPS_OPACR_WP2_MASK                      0x200000u\r\n#define AIPS_OPACR_WP2_SHIFT                     21u\r\n#define AIPS_OPACR_WP2_WIDTH                     1u\r\n#define AIPS_OPACR_WP2(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_WP2_SHIFT))&AIPS_OPACR_WP2_MASK)\r\n#define AIPS_OPACR_SP2_MASK                      0x400000u\r\n#define AIPS_OPACR_SP2_SHIFT                     22u\r\n#define AIPS_OPACR_SP2_WIDTH                     1u\r\n#define AIPS_OPACR_SP2(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_SP2_SHIFT))&AIPS_OPACR_SP2_MASK)\r\n#define AIPS_OPACR_TP1_MASK                      0x1000000u\r\n#define AIPS_OPACR_TP1_SHIFT                     24u\r\n#define AIPS_OPACR_TP1_WIDTH                     1u\r\n#define AIPS_OPACR_TP1(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_TP1_SHIFT))&AIPS_OPACR_TP1_MASK)\r\n#define AIPS_OPACR_WP1_MASK                      0x2000000u\r\n#define AIPS_OPACR_WP1_SHIFT                     25u\r\n#define AIPS_OPACR_WP1_WIDTH                     1u\r\n#define AIPS_OPACR_WP1(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_WP1_SHIFT))&AIPS_OPACR_WP1_MASK)\r\n#define AIPS_OPACR_SP1_MASK                      0x4000000u\r\n#define AIPS_OPACR_SP1_SHIFT                     26u\r\n#define AIPS_OPACR_SP1_WIDTH                     1u\r\n#define AIPS_OPACR_SP1(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_SP1_SHIFT))&AIPS_OPACR_SP1_MASK)\r\n#define AIPS_OPACR_TP0_MASK                      0x10000000u\r\n#define AIPS_OPACR_TP0_SHIFT                     28u\r\n#define AIPS_OPACR_TP0_WIDTH                     1u\r\n#define AIPS_OPACR_TP0(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_TP0_SHIFT))&AIPS_OPACR_TP0_MASK)\r\n#define AIPS_OPACR_WP0_MASK                      0x20000000u\r\n#define AIPS_OPACR_WP0_SHIFT                     29u\r\n#define AIPS_OPACR_WP0_WIDTH                     1u\r\n#define AIPS_OPACR_WP0(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_WP0_SHIFT))&AIPS_OPACR_WP0_MASK)\r\n#define AIPS_OPACR_SP0_MASK                      0x40000000u\r\n#define AIPS_OPACR_SP0_SHIFT                     30u\r\n#define AIPS_OPACR_SP0_WIDTH                     1u\r\n#define AIPS_OPACR_SP0(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_SP0_SHIFT))&AIPS_OPACR_SP0_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group AIPS_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group AIPS_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- CAN Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup CAN_Peripheral_Access_Layer CAN Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** CAN - Size of Registers Arrays */\r\n#define CAN_RAMn_COUNT                           128u\r\n#define CAN_RXIMR_COUNT                          32u\r\n#define CAN_WMB_COUNT                            4u\r\n\r\n/** CAN - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t MCR;                               /**< Module Configuration Register, offset: 0x0 */\r\n  __IO uint32_t CTRL1;                             /**< Control 1 register, offset: 0x4 */\r\n  __IO uint32_t TIMER;                             /**< Free Running Timer, offset: 0x8 */\r\n       uint8_t RESERVED_0[4];\r\n  __IO uint32_t RXMGMASK;                          /**< Rx Mailboxes Global Mask Register, offset: 0x10 */\r\n  __IO uint32_t RX14MASK;                          /**< Rx 14 Mask register, offset: 0x14 */\r\n  __IO uint32_t RX15MASK;                          /**< Rx 15 Mask register, offset: 0x18 */\r\n  __IO uint32_t ECR;                               /**< Error Counter, offset: 0x1C */\r\n  __IO uint32_t ESR1;                              /**< Error and Status 1 register, offset: 0x20 */\r\n       uint8_t RESERVED_1[4];\r\n  __IO uint32_t IMASK1;                            /**< Interrupt Masks 1 register, offset: 0x28 */\r\n       uint8_t RESERVED_2[4];\r\n  __IO uint32_t IFLAG1;                            /**< Interrupt Flags 1 register, offset: 0x30 */\r\n  __IO uint32_t CTRL2;                             /**< Control 2 register, offset: 0x34 */\r\n  __I  uint32_t ESR2;                              /**< Error and Status 2 register, offset: 0x38 */\r\n       uint8_t RESERVED_3[8];\r\n  __I  uint32_t CRCR;                              /**< CRC Register, offset: 0x44 */\r\n  __IO uint32_t RXFGMASK;                          /**< Rx FIFO Global Mask register, offset: 0x48 */\r\n  __I  uint32_t RXFIR;                             /**< Rx FIFO Information Register, offset: 0x4C */\r\n  __IO uint32_t CBT;                               /**< CAN Bit Timing Register, offset: 0x50 */\r\n       uint8_t RESERVED_4[44];\r\n  __IO uint32_t RAMn[CAN_RAMn_COUNT];              /**< Embedded RAM, array offset: 0x80, array step: 0x4 */\r\n       uint8_t RESERVED_5[1536];\r\n  __IO uint32_t RXIMR[CAN_RXIMR_COUNT];            /**< Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 */\r\n       uint8_t RESERVED_6[512];\r\n  __IO uint32_t CTRL1_PN;                          /**< Pretended Networking Control 1 Register, offset: 0xB00 */\r\n  __IO uint32_t CTRL2_PN;                          /**< Pretended Networking Control 2 Register, offset: 0xB04 */\r\n  __IO uint32_t WU_MTC;                            /**< Pretended Networking Wake Up Match Register, offset: 0xB08 */\r\n  __IO uint32_t FLT_ID1;                           /**< Pretended Networking ID Filter 1 Register, offset: 0xB0C */\r\n  __IO uint32_t FLT_DLC;                           /**< Pretended Networking DLC Filter Register, offset: 0xB10 */\r\n  __IO uint32_t PL1_LO;                            /**< Pretended Networking Payload Low Filter 1 Register, offset: 0xB14 */\r\n  __IO uint32_t PL1_HI;                            /**< Pretended Networking Payload High Filter 1 Register, offset: 0xB18 */\r\n  __IO uint32_t FLT_ID2_IDMASK;                    /**< Pretended Networking ID Filter 2 Register / ID Mask Register, offset: 0xB1C */\r\n  __IO uint32_t PL2_PLMASK_LO;                     /**< Pretended Networking Payload Low Filter 2 Register / Payload Low Mask Register, offset: 0xB20 */\r\n  __IO uint32_t PL2_PLMASK_HI;                     /**< Pretended Networking Payload High Filter 2 low order bits / Payload High Mask Register, offset: 0xB24 */\r\n       uint8_t RESERVED_7[24];\r\n  struct {                                         /* offset: 0xB40, array step: 0x10 */\r\n    __I  uint32_t WMBn_CS;                           /**< Wake Up Message Buffer Register for C/S, array offset: 0xB40, array step: 0x10 */\r\n    __I  uint32_t WMBn_ID;                           /**< Wake Up Message Buffer Register for ID, array offset: 0xB44, array step: 0x10 */\r\n    __I  uint32_t WMBn_D03;                          /**< Wake Up Message Buffer Register for Data 0-3, array offset: 0xB48, array step: 0x10 */\r\n    __I  uint32_t WMBn_D47;                          /**< Wake Up Message Buffer Register Data 4-7, array offset: 0xB4C, array step: 0x10 */\r\n  } WMB[CAN_WMB_COUNT];\r\n       uint8_t RESERVED_8[128];\r\n  __IO uint32_t FDCTRL;                            /**< CAN FD Control Register, offset: 0xC00 */\r\n  __IO uint32_t FDCBT;                             /**< CAN FD Bit Timing Register, offset: 0xC04 */\r\n  __I  uint32_t FDCRC;                             /**< CAN FD CRC Register, offset: 0xC08 */\r\n} CAN_Type, *CAN_MemMapPtr;\r\n\r\n /** Number of instances of the CAN module. */\r\n#define CAN_INSTANCE_COUNT                       (2u)\r\n\r\n\r\n/* CAN - Peripheral instance base addresses */\r\n/** Peripheral CAN0 base address */\r\n#define CAN0_BASE                                (0x40024000u)\r\n/** Peripheral CAN0 base pointer */\r\n#define CAN0                                     ((CAN_Type *)CAN0_BASE)\r\n/** Peripheral CAN1 base address */\r\n#define CAN1_BASE                                (0x40025000u)\r\n/** Peripheral CAN1 base pointer */\r\n#define CAN1                                     ((CAN_Type *)CAN1_BASE)\r\n/** Array initializer of CAN peripheral base addresses */\r\n#define CAN_BASE_ADDRS                           { CAN0_BASE, CAN1_BASE }\r\n/** Array initializer of CAN peripheral base pointers */\r\n#define CAN_BASE_PTRS                            { CAN0, CAN1 }\r\n /** Number of interrupt vector arrays for the CAN module. */\r\n#define CAN_IRQS_ARR_COUNT                       (7u)\r\n /** Number of interrupt channels for the Rx_Warning type of CAN module. */\r\n#define CAN_Rx_Warning_IRQS_CH_COUNT             (1u)\r\n /** Number of interrupt channels for the Tx_Warning type of CAN module. */\r\n#define CAN_Tx_Warning_IRQS_CH_COUNT             (1u)\r\n /** Number of interrupt channels for the Wake_Up type of CAN module. */\r\n#define CAN_Wake_Up_IRQS_CH_COUNT                (1u)\r\n /** Number of interrupt channels for the Error type of CAN module. */\r\n#define CAN_Error_IRQS_CH_COUNT                  (1u)\r\n /** Number of interrupt channels for the Bus_Off type of CAN module. */\r\n#define CAN_Bus_Off_IRQS_CH_COUNT                (1u)\r\n /** Number of interrupt channels for the ORed_0_15_MB type of CAN module. */\r\n#define CAN_ORed_0_15_MB_IRQS_CH_COUNT           (1u)\r\n /** Number of interrupt channels for the ORed_16_31_MB type of CAN module. */\r\n#define CAN_ORed_16_31_MB_IRQS_CH_COUNT          (1u)\r\n/** Interrupt vectors for the CAN peripheral type */\r\n#define CAN_Rx_Warning_IRQS                      { CAN0_ORed_IRQn, CAN1_ORed_IRQn }\r\n#define CAN_Tx_Warning_IRQS                      { CAN0_ORed_IRQn, CAN1_ORed_IRQn }\r\n#define CAN_Wake_Up_IRQS                         { CAN0_Wake_Up_IRQn, NotAvail_IRQn }\r\n#define CAN_Error_IRQS                           { CAN0_Error_IRQn, CAN1_Error_IRQn }\r\n#define CAN_Bus_Off_IRQS                         { CAN0_ORed_IRQn, CAN1_ORed_IRQn }\r\n#define CAN_ORed_0_15_MB_IRQS                    { CAN0_ORed_0_15_MB_IRQn, CAN1_ORed_0_15_MB_IRQn }\r\n#define CAN_ORed_16_31_MB_IRQS                   { CAN0_ORed_16_31_MB_IRQn, NotAvail_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- CAN Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup CAN_Register_Masks CAN Register Masks\r\n * @{\r\n */\r\n\r\n/* MCR Bit Fields */\r\n#define CAN_MCR_MAXMB_MASK                       0x7Fu\r\n#define CAN_MCR_MAXMB_SHIFT                      0u\r\n#define CAN_MCR_MAXMB_WIDTH                      7u\r\n#define CAN_MCR_MAXMB(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_MCR_MAXMB_SHIFT))&CAN_MCR_MAXMB_MASK)\r\n#define CAN_MCR_IDAM_MASK                        0x300u\r\n#define CAN_MCR_IDAM_SHIFT                       8u\r\n#define CAN_MCR_IDAM_WIDTH                       2u\r\n#define CAN_MCR_IDAM(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_MCR_IDAM_SHIFT))&CAN_MCR_IDAM_MASK)\r\n#define CAN_MCR_FDEN_MASK                        0x800u\r\n#define CAN_MCR_FDEN_SHIFT                       11u\r\n#define CAN_MCR_FDEN_WIDTH                       1u\r\n#define CAN_MCR_FDEN(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_MCR_FDEN_SHIFT))&CAN_MCR_FDEN_MASK)\r\n#define CAN_MCR_AEN_MASK                         0x1000u\r\n#define CAN_MCR_AEN_SHIFT                        12u\r\n#define CAN_MCR_AEN_WIDTH                        1u\r\n#define CAN_MCR_AEN(x)                           (((uint32_t)(((uint32_t)(x))<<CAN_MCR_AEN_SHIFT))&CAN_MCR_AEN_MASK)\r\n#define CAN_MCR_LPRIOEN_MASK                     0x2000u\r\n#define CAN_MCR_LPRIOEN_SHIFT                    13u\r\n#define CAN_MCR_LPRIOEN_WIDTH                    1u\r\n#define CAN_MCR_LPRIOEN(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_MCR_LPRIOEN_SHIFT))&CAN_MCR_LPRIOEN_MASK)\r\n#define CAN_MCR_PNET_EN_MASK                     0x4000u\r\n#define CAN_MCR_PNET_EN_SHIFT                    14u\r\n#define CAN_MCR_PNET_EN_WIDTH                    1u\r\n#define CAN_MCR_PNET_EN(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_MCR_PNET_EN_SHIFT))&CAN_MCR_PNET_EN_MASK)\r\n#define CAN_MCR_DMA_MASK                         0x8000u\r\n#define CAN_MCR_DMA_SHIFT                        15u\r\n#define CAN_MCR_DMA_WIDTH                        1u\r\n#define CAN_MCR_DMA(x)                           (((uint32_t)(((uint32_t)(x))<<CAN_MCR_DMA_SHIFT))&CAN_MCR_DMA_MASK)\r\n#define CAN_MCR_IRMQ_MASK                        0x10000u\r\n#define CAN_MCR_IRMQ_SHIFT                       16u\r\n#define CAN_MCR_IRMQ_WIDTH                       1u\r\n#define CAN_MCR_IRMQ(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_MCR_IRMQ_SHIFT))&CAN_MCR_IRMQ_MASK)\r\n#define CAN_MCR_SRXDIS_MASK                      0x20000u\r\n#define CAN_MCR_SRXDIS_SHIFT                     17u\r\n#define CAN_MCR_SRXDIS_WIDTH                     1u\r\n#define CAN_MCR_SRXDIS(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_MCR_SRXDIS_SHIFT))&CAN_MCR_SRXDIS_MASK)\r\n#define CAN_MCR_LPMACK_MASK                      0x100000u\r\n#define CAN_MCR_LPMACK_SHIFT                     20u\r\n#define CAN_MCR_LPMACK_WIDTH                     1u\r\n#define CAN_MCR_LPMACK(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_MCR_LPMACK_SHIFT))&CAN_MCR_LPMACK_MASK)\r\n#define CAN_MCR_WRNEN_MASK                       0x200000u\r\n#define CAN_MCR_WRNEN_SHIFT                      21u\r\n#define CAN_MCR_WRNEN_WIDTH                      1u\r\n#define CAN_MCR_WRNEN(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_MCR_WRNEN_SHIFT))&CAN_MCR_WRNEN_MASK)\r\n#define CAN_MCR_SUPV_MASK                        0x800000u\r\n#define CAN_MCR_SUPV_SHIFT                       23u\r\n#define CAN_MCR_SUPV_WIDTH                       1u\r\n#define CAN_MCR_SUPV(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_MCR_SUPV_SHIFT))&CAN_MCR_SUPV_MASK)\r\n#define CAN_MCR_FRZACK_MASK                      0x1000000u\r\n#define CAN_MCR_FRZACK_SHIFT                     24u\r\n#define CAN_MCR_FRZACK_WIDTH                     1u\r\n#define CAN_MCR_FRZACK(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_MCR_FRZACK_SHIFT))&CAN_MCR_FRZACK_MASK)\r\n#define CAN_MCR_SOFTRST_MASK                     0x2000000u\r\n#define CAN_MCR_SOFTRST_SHIFT                    25u\r\n#define CAN_MCR_SOFTRST_WIDTH                    1u\r\n#define CAN_MCR_SOFTRST(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_MCR_SOFTRST_SHIFT))&CAN_MCR_SOFTRST_MASK)\r\n#define CAN_MCR_NOTRDY_MASK                      0x8000000u\r\n#define CAN_MCR_NOTRDY_SHIFT                     27u\r\n#define CAN_MCR_NOTRDY_WIDTH                     1u\r\n#define CAN_MCR_NOTRDY(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_MCR_NOTRDY_SHIFT))&CAN_MCR_NOTRDY_MASK)\r\n#define CAN_MCR_HALT_MASK                        0x10000000u\r\n#define CAN_MCR_HALT_SHIFT                       28u\r\n#define CAN_MCR_HALT_WIDTH                       1u\r\n#define CAN_MCR_HALT(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_MCR_HALT_SHIFT))&CAN_MCR_HALT_MASK)\r\n#define CAN_MCR_RFEN_MASK                        0x20000000u\r\n#define CAN_MCR_RFEN_SHIFT                       29u\r\n#define CAN_MCR_RFEN_WIDTH                       1u\r\n#define CAN_MCR_RFEN(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_MCR_RFEN_SHIFT))&CAN_MCR_RFEN_MASK)\r\n#define CAN_MCR_FRZ_MASK                         0x40000000u\r\n#define CAN_MCR_FRZ_SHIFT                        30u\r\n#define CAN_MCR_FRZ_WIDTH                        1u\r\n#define CAN_MCR_FRZ(x)                           (((uint32_t)(((uint32_t)(x))<<CAN_MCR_FRZ_SHIFT))&CAN_MCR_FRZ_MASK)\r\n#define CAN_MCR_MDIS_MASK                        0x80000000u\r\n#define CAN_MCR_MDIS_SHIFT                       31u\r\n#define CAN_MCR_MDIS_WIDTH                       1u\r\n#define CAN_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_MCR_MDIS_SHIFT))&CAN_MCR_MDIS_MASK)\r\n/* CTRL1 Bit Fields */\r\n#define CAN_CTRL1_PROPSEG_MASK                   0x7u\r\n#define CAN_CTRL1_PROPSEG_SHIFT                  0u\r\n#define CAN_CTRL1_PROPSEG_WIDTH                  3u\r\n#define CAN_CTRL1_PROPSEG(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PROPSEG_SHIFT))&CAN_CTRL1_PROPSEG_MASK)\r\n#define CAN_CTRL1_LOM_MASK                       0x8u\r\n#define CAN_CTRL1_LOM_SHIFT                      3u\r\n#define CAN_CTRL1_LOM_WIDTH                      1u\r\n#define CAN_CTRL1_LOM(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_LOM_SHIFT))&CAN_CTRL1_LOM_MASK)\r\n#define CAN_CTRL1_LBUF_MASK                      0x10u\r\n#define CAN_CTRL1_LBUF_SHIFT                     4u\r\n#define CAN_CTRL1_LBUF_WIDTH                     1u\r\n#define CAN_CTRL1_LBUF(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_LBUF_SHIFT))&CAN_CTRL1_LBUF_MASK)\r\n#define CAN_CTRL1_TSYN_MASK                      0x20u\r\n#define CAN_CTRL1_TSYN_SHIFT                     5u\r\n#define CAN_CTRL1_TSYN_WIDTH                     1u\r\n#define CAN_CTRL1_TSYN(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_TSYN_SHIFT))&CAN_CTRL1_TSYN_MASK)\r\n#define CAN_CTRL1_BOFFREC_MASK                   0x40u\r\n#define CAN_CTRL1_BOFFREC_SHIFT                  6u\r\n#define CAN_CTRL1_BOFFREC_WIDTH                  1u\r\n#define CAN_CTRL1_BOFFREC(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_BOFFREC_SHIFT))&CAN_CTRL1_BOFFREC_MASK)\r\n#define CAN_CTRL1_SMP_MASK                       0x80u\r\n#define CAN_CTRL1_SMP_SHIFT                      7u\r\n#define CAN_CTRL1_SMP_WIDTH                      1u\r\n#define CAN_CTRL1_SMP(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_SMP_SHIFT))&CAN_CTRL1_SMP_MASK)\r\n#define CAN_CTRL1_RWRNMSK_MASK                   0x400u\r\n#define CAN_CTRL1_RWRNMSK_SHIFT                  10u\r\n#define CAN_CTRL1_RWRNMSK_WIDTH                  1u\r\n#define CAN_CTRL1_RWRNMSK(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_RWRNMSK_SHIFT))&CAN_CTRL1_RWRNMSK_MASK)\r\n#define CAN_CTRL1_TWRNMSK_MASK                   0x800u\r\n#define CAN_CTRL1_TWRNMSK_SHIFT                  11u\r\n#define CAN_CTRL1_TWRNMSK_WIDTH                  1u\r\n#define CAN_CTRL1_TWRNMSK(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_TWRNMSK_SHIFT))&CAN_CTRL1_TWRNMSK_MASK)\r\n#define CAN_CTRL1_LPB_MASK                       0x1000u\r\n#define CAN_CTRL1_LPB_SHIFT                      12u\r\n#define CAN_CTRL1_LPB_WIDTH                      1u\r\n#define CAN_CTRL1_LPB(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_LPB_SHIFT))&CAN_CTRL1_LPB_MASK)\r\n#define CAN_CTRL1_CLKSRC_MASK                    0x2000u\r\n#define CAN_CTRL1_CLKSRC_SHIFT                   13u\r\n#define CAN_CTRL1_CLKSRC_WIDTH                   1u\r\n#define CAN_CTRL1_CLKSRC(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_CLKSRC_SHIFT))&CAN_CTRL1_CLKSRC_MASK)\r\n#define CAN_CTRL1_ERRMSK_MASK                    0x4000u\r\n#define CAN_CTRL1_ERRMSK_SHIFT                   14u\r\n#define CAN_CTRL1_ERRMSK_WIDTH                   1u\r\n#define CAN_CTRL1_ERRMSK(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_ERRMSK_SHIFT))&CAN_CTRL1_ERRMSK_MASK)\r\n#define CAN_CTRL1_BOFFMSK_MASK                   0x8000u\r\n#define CAN_CTRL1_BOFFMSK_SHIFT                  15u\r\n#define CAN_CTRL1_BOFFMSK_WIDTH                  1u\r\n#define CAN_CTRL1_BOFFMSK(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_BOFFMSK_SHIFT))&CAN_CTRL1_BOFFMSK_MASK)\r\n#define CAN_CTRL1_PSEG2_MASK                     0x70000u\r\n#define CAN_CTRL1_PSEG2_SHIFT                    16u\r\n#define CAN_CTRL1_PSEG2_WIDTH                    3u\r\n#define CAN_CTRL1_PSEG2(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PSEG2_SHIFT))&CAN_CTRL1_PSEG2_MASK)\r\n#define CAN_CTRL1_PSEG1_MASK                     0x380000u\r\n#define CAN_CTRL1_PSEG1_SHIFT                    19u\r\n#define CAN_CTRL1_PSEG1_WIDTH                    3u\r\n#define CAN_CTRL1_PSEG1(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PSEG1_SHIFT))&CAN_CTRL1_PSEG1_MASK)\r\n#define CAN_CTRL1_RJW_MASK                       0xC00000u\r\n#define CAN_CTRL1_RJW_SHIFT                      22u\r\n#define CAN_CTRL1_RJW_WIDTH                      2u\r\n#define CAN_CTRL1_RJW(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_RJW_SHIFT))&CAN_CTRL1_RJW_MASK)\r\n#define CAN_CTRL1_PRESDIV_MASK                   0xFF000000u\r\n#define CAN_CTRL1_PRESDIV_SHIFT                  24u\r\n#define CAN_CTRL1_PRESDIV_WIDTH                  8u\r\n#define CAN_CTRL1_PRESDIV(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PRESDIV_SHIFT))&CAN_CTRL1_PRESDIV_MASK)\r\n/* TIMER Bit Fields */\r\n#define CAN_TIMER_TIMER_MASK                     0xFFFFu\r\n#define CAN_TIMER_TIMER_SHIFT                    0u\r\n#define CAN_TIMER_TIMER_WIDTH                    16u\r\n#define CAN_TIMER_TIMER(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_TIMER_TIMER_SHIFT))&CAN_TIMER_TIMER_MASK)\r\n/* RXMGMASK Bit Fields */\r\n#define CAN_RXMGMASK_MG_MASK                     0xFFFFFFFFu\r\n#define CAN_RXMGMASK_MG_SHIFT                    0u\r\n#define CAN_RXMGMASK_MG_WIDTH                    32u\r\n#define CAN_RXMGMASK_MG(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_RXMGMASK_MG_SHIFT))&CAN_RXMGMASK_MG_MASK)\r\n/* RX14MASK Bit Fields */\r\n#define CAN_RX14MASK_RX14M_MASK                  0xFFFFFFFFu\r\n#define CAN_RX14MASK_RX14M_SHIFT                 0u\r\n#define CAN_RX14MASK_RX14M_WIDTH                 32u\r\n#define CAN_RX14MASK_RX14M(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_RX14MASK_RX14M_SHIFT))&CAN_RX14MASK_RX14M_MASK)\r\n/* RX15MASK Bit Fields */\r\n#define CAN_RX15MASK_RX15M_MASK                  0xFFFFFFFFu\r\n#define CAN_RX15MASK_RX15M_SHIFT                 0u\r\n#define CAN_RX15MASK_RX15M_WIDTH                 32u\r\n#define CAN_RX15MASK_RX15M(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_RX15MASK_RX15M_SHIFT))&CAN_RX15MASK_RX15M_MASK)\r\n/* ECR Bit Fields */\r\n#define CAN_ECR_TXERRCNT_MASK                    0xFFu\r\n#define CAN_ECR_TXERRCNT_SHIFT                   0u\r\n#define CAN_ECR_TXERRCNT_WIDTH                   8u\r\n#define CAN_ECR_TXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_ECR_TXERRCNT_SHIFT))&CAN_ECR_TXERRCNT_MASK)\r\n#define CAN_ECR_RXERRCNT_MASK                    0xFF00u\r\n#define CAN_ECR_RXERRCNT_SHIFT                   8u\r\n#define CAN_ECR_RXERRCNT_WIDTH                   8u\r\n#define CAN_ECR_RXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_ECR_RXERRCNT_SHIFT))&CAN_ECR_RXERRCNT_MASK)\r\n#define CAN_ECR_TXERRCNT_FAST_MASK               0xFF0000u\r\n#define CAN_ECR_TXERRCNT_FAST_SHIFT              16u\r\n#define CAN_ECR_TXERRCNT_FAST_WIDTH              8u\r\n#define CAN_ECR_TXERRCNT_FAST(x)                 (((uint32_t)(((uint32_t)(x))<<CAN_ECR_TXERRCNT_FAST_SHIFT))&CAN_ECR_TXERRCNT_FAST_MASK)\r\n#define CAN_ECR_RXERRCNT_FAST_MASK               0xFF000000u\r\n#define CAN_ECR_RXERRCNT_FAST_SHIFT              24u\r\n#define CAN_ECR_RXERRCNT_FAST_WIDTH              8u\r\n#define CAN_ECR_RXERRCNT_FAST(x)                 (((uint32_t)(((uint32_t)(x))<<CAN_ECR_RXERRCNT_FAST_SHIFT))&CAN_ECR_RXERRCNT_FAST_MASK)\r\n/* ESR1 Bit Fields */\r\n#define CAN_ESR1_ERRINT_MASK                     0x2u\r\n#define CAN_ESR1_ERRINT_SHIFT                    1u\r\n#define CAN_ESR1_ERRINT_WIDTH                    1u\r\n#define CAN_ESR1_ERRINT(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_ERRINT_SHIFT))&CAN_ESR1_ERRINT_MASK)\r\n#define CAN_ESR1_BOFFINT_MASK                    0x4u\r\n#define CAN_ESR1_BOFFINT_SHIFT                   2u\r\n#define CAN_ESR1_BOFFINT_WIDTH                   1u\r\n#define CAN_ESR1_BOFFINT(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_BOFFINT_SHIFT))&CAN_ESR1_BOFFINT_MASK)\r\n#define CAN_ESR1_RX_MASK                         0x8u\r\n#define CAN_ESR1_RX_SHIFT                        3u\r\n#define CAN_ESR1_RX_WIDTH                        1u\r\n#define CAN_ESR1_RX(x)                           (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_RX_SHIFT))&CAN_ESR1_RX_MASK)\r\n#define CAN_ESR1_FLTCONF_MASK                    0x30u\r\n#define CAN_ESR1_FLTCONF_SHIFT                   4u\r\n#define CAN_ESR1_FLTCONF_WIDTH                   2u\r\n#define CAN_ESR1_FLTCONF(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_FLTCONF_SHIFT))&CAN_ESR1_FLTCONF_MASK)\r\n#define CAN_ESR1_TX_MASK                         0x40u\r\n#define CAN_ESR1_TX_SHIFT                        6u\r\n#define CAN_ESR1_TX_WIDTH                        1u\r\n#define CAN_ESR1_TX(x)                           (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_TX_SHIFT))&CAN_ESR1_TX_MASK)\r\n#define CAN_ESR1_IDLE_MASK                       0x80u\r\n#define CAN_ESR1_IDLE_SHIFT                      7u\r\n#define CAN_ESR1_IDLE_WIDTH                      1u\r\n#define CAN_ESR1_IDLE(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_IDLE_SHIFT))&CAN_ESR1_IDLE_MASK)\r\n#define CAN_ESR1_RXWRN_MASK                      0x100u\r\n#define CAN_ESR1_RXWRN_SHIFT                     8u\r\n#define CAN_ESR1_RXWRN_WIDTH                     1u\r\n#define CAN_ESR1_RXWRN(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_RXWRN_SHIFT))&CAN_ESR1_RXWRN_MASK)\r\n#define CAN_ESR1_TXWRN_MASK                      0x200u\r\n#define CAN_ESR1_TXWRN_SHIFT                     9u\r\n#define CAN_ESR1_TXWRN_WIDTH                     1u\r\n#define CAN_ESR1_TXWRN(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_TXWRN_SHIFT))&CAN_ESR1_TXWRN_MASK)\r\n#define CAN_ESR1_STFERR_MASK                     0x400u\r\n#define CAN_ESR1_STFERR_SHIFT                    10u\r\n#define CAN_ESR1_STFERR_WIDTH                    1u\r\n#define CAN_ESR1_STFERR(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_STFERR_SHIFT))&CAN_ESR1_STFERR_MASK)\r\n#define CAN_ESR1_FRMERR_MASK                     0x800u\r\n#define CAN_ESR1_FRMERR_SHIFT                    11u\r\n#define CAN_ESR1_FRMERR_WIDTH                    1u\r\n#define CAN_ESR1_FRMERR(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_FRMERR_SHIFT))&CAN_ESR1_FRMERR_MASK)\r\n#define CAN_ESR1_CRCERR_MASK                     0x1000u\r\n#define CAN_ESR1_CRCERR_SHIFT                    12u\r\n#define CAN_ESR1_CRCERR_WIDTH                    1u\r\n#define CAN_ESR1_CRCERR(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_CRCERR_SHIFT))&CAN_ESR1_CRCERR_MASK)\r\n#define CAN_ESR1_ACKERR_MASK                     0x2000u\r\n#define CAN_ESR1_ACKERR_SHIFT                    13u\r\n#define CAN_ESR1_ACKERR_WIDTH                    1u\r\n#define CAN_ESR1_ACKERR(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_ACKERR_SHIFT))&CAN_ESR1_ACKERR_MASK)\r\n#define CAN_ESR1_BIT0ERR_MASK                    0x4000u\r\n#define CAN_ESR1_BIT0ERR_SHIFT                   14u\r\n#define CAN_ESR1_BIT0ERR_WIDTH                   1u\r\n#define CAN_ESR1_BIT0ERR(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_BIT0ERR_SHIFT))&CAN_ESR1_BIT0ERR_MASK)\r\n#define CAN_ESR1_BIT1ERR_MASK                    0x8000u\r\n#define CAN_ESR1_BIT1ERR_SHIFT                   15u\r\n#define CAN_ESR1_BIT1ERR_WIDTH                   1u\r\n#define CAN_ESR1_BIT1ERR(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_BIT1ERR_SHIFT))&CAN_ESR1_BIT1ERR_MASK)\r\n#define CAN_ESR1_RWRNINT_MASK                    0x10000u\r\n#define CAN_ESR1_RWRNINT_SHIFT                   16u\r\n#define CAN_ESR1_RWRNINT_WIDTH                   1u\r\n#define CAN_ESR1_RWRNINT(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_RWRNINT_SHIFT))&CAN_ESR1_RWRNINT_MASK)\r\n#define CAN_ESR1_TWRNINT_MASK                    0x20000u\r\n#define CAN_ESR1_TWRNINT_SHIFT                   17u\r\n#define CAN_ESR1_TWRNINT_WIDTH                   1u\r\n#define CAN_ESR1_TWRNINT(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_TWRNINT_SHIFT))&CAN_ESR1_TWRNINT_MASK)\r\n#define CAN_ESR1_SYNCH_MASK                      0x40000u\r\n#define CAN_ESR1_SYNCH_SHIFT                     18u\r\n#define CAN_ESR1_SYNCH_WIDTH                     1u\r\n#define CAN_ESR1_SYNCH(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_SYNCH_SHIFT))&CAN_ESR1_SYNCH_MASK)\r\n#define CAN_ESR1_BOFFDONEINT_MASK                0x80000u\r\n#define CAN_ESR1_BOFFDONEINT_SHIFT               19u\r\n#define CAN_ESR1_BOFFDONEINT_WIDTH               1u\r\n#define CAN_ESR1_BOFFDONEINT(x)                  (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_BOFFDONEINT_SHIFT))&CAN_ESR1_BOFFDONEINT_MASK)\r\n#define CAN_ESR1_ERRINT_FAST_MASK                0x100000u\r\n#define CAN_ESR1_ERRINT_FAST_SHIFT               20u\r\n#define CAN_ESR1_ERRINT_FAST_WIDTH               1u\r\n#define CAN_ESR1_ERRINT_FAST(x)                  (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_ERRINT_FAST_SHIFT))&CAN_ESR1_ERRINT_FAST_MASK)\r\n#define CAN_ESR1_ERROVR_MASK                     0x200000u\r\n#define CAN_ESR1_ERROVR_SHIFT                    21u\r\n#define CAN_ESR1_ERROVR_WIDTH                    1u\r\n#define CAN_ESR1_ERROVR(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_ERROVR_SHIFT))&CAN_ESR1_ERROVR_MASK)\r\n#define CAN_ESR1_STFERR_FAST_MASK                0x4000000u\r\n#define CAN_ESR1_STFERR_FAST_SHIFT               26u\r\n#define CAN_ESR1_STFERR_FAST_WIDTH               1u\r\n#define CAN_ESR1_STFERR_FAST(x)                  (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_STFERR_FAST_SHIFT))&CAN_ESR1_STFERR_FAST_MASK)\r\n#define CAN_ESR1_FRMERR_FAST_MASK                0x8000000u\r\n#define CAN_ESR1_FRMERR_FAST_SHIFT               27u\r\n#define CAN_ESR1_FRMERR_FAST_WIDTH               1u\r\n#define CAN_ESR1_FRMERR_FAST(x)                  (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_FRMERR_FAST_SHIFT))&CAN_ESR1_FRMERR_FAST_MASK)\r\n#define CAN_ESR1_CRCERR_FAST_MASK                0x10000000u\r\n#define CAN_ESR1_CRCERR_FAST_SHIFT               28u\r\n#define CAN_ESR1_CRCERR_FAST_WIDTH               1u\r\n#define CAN_ESR1_CRCERR_FAST(x)                  (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_CRCERR_FAST_SHIFT))&CAN_ESR1_CRCERR_FAST_MASK)\r\n#define CAN_ESR1_BIT0ERR_FAST_MASK               0x40000000u\r\n#define CAN_ESR1_BIT0ERR_FAST_SHIFT              30u\r\n#define CAN_ESR1_BIT0ERR_FAST_WIDTH              1u\r\n#define CAN_ESR1_BIT0ERR_FAST(x)                 (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_BIT0ERR_FAST_SHIFT))&CAN_ESR1_BIT0ERR_FAST_MASK)\r\n#define CAN_ESR1_BIT1ERR_FAST_MASK               0x80000000u\r\n#define CAN_ESR1_BIT1ERR_FAST_SHIFT              31u\r\n#define CAN_ESR1_BIT1ERR_FAST_WIDTH              1u\r\n#define CAN_ESR1_BIT1ERR_FAST(x)                 (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_BIT1ERR_FAST_SHIFT))&CAN_ESR1_BIT1ERR_FAST_MASK)\r\n/* IMASK1 Bit Fields */\r\n#define CAN_IMASK1_BUF31TO0M_MASK                0xFFFFFFFFu\r\n#define CAN_IMASK1_BUF31TO0M_SHIFT               0u\r\n#define CAN_IMASK1_BUF31TO0M_WIDTH               32u\r\n#define CAN_IMASK1_BUF31TO0M(x)                  (((uint32_t)(((uint32_t)(x))<<CAN_IMASK1_BUF31TO0M_SHIFT))&CAN_IMASK1_BUF31TO0M_MASK)\r\n/* IFLAG1 Bit Fields */\r\n#define CAN_IFLAG1_BUF0I_MASK                    0x1u\r\n#define CAN_IFLAG1_BUF0I_SHIFT                   0u\r\n#define CAN_IFLAG1_BUF0I_WIDTH                   1u\r\n#define CAN_IFLAG1_BUF0I(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_IFLAG1_BUF0I_SHIFT))&CAN_IFLAG1_BUF0I_MASK)\r\n#define CAN_IFLAG1_BUF4TO1I_MASK                 0x1Eu\r\n#define CAN_IFLAG1_BUF4TO1I_SHIFT                1u\r\n#define CAN_IFLAG1_BUF4TO1I_WIDTH                4u\r\n#define CAN_IFLAG1_BUF4TO1I(x)                   (((uint32_t)(((uint32_t)(x))<<CAN_IFLAG1_BUF4TO1I_SHIFT))&CAN_IFLAG1_BUF4TO1I_MASK)\r\n#define CAN_IFLAG1_BUF5I_MASK                    0x20u\r\n#define CAN_IFLAG1_BUF5I_SHIFT                   5u\r\n#define CAN_IFLAG1_BUF5I_WIDTH                   1u\r\n#define CAN_IFLAG1_BUF5I(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_IFLAG1_BUF5I_SHIFT))&CAN_IFLAG1_BUF5I_MASK)\r\n#define CAN_IFLAG1_BUF6I_MASK                    0x40u\r\n#define CAN_IFLAG1_BUF6I_SHIFT                   6u\r\n#define CAN_IFLAG1_BUF6I_WIDTH                   1u\r\n#define CAN_IFLAG1_BUF6I(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_IFLAG1_BUF6I_SHIFT))&CAN_IFLAG1_BUF6I_MASK)\r\n#define CAN_IFLAG1_BUF7I_MASK                    0x80u\r\n#define CAN_IFLAG1_BUF7I_SHIFT                   7u\r\n#define CAN_IFLAG1_BUF7I_WIDTH                   1u\r\n#define CAN_IFLAG1_BUF7I(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_IFLAG1_BUF7I_SHIFT))&CAN_IFLAG1_BUF7I_MASK)\r\n#define CAN_IFLAG1_BUF31TO8I_MASK                0xFFFFFF00u\r\n#define CAN_IFLAG1_BUF31TO8I_SHIFT               8u\r\n#define CAN_IFLAG1_BUF31TO8I_WIDTH               24u\r\n#define CAN_IFLAG1_BUF31TO8I(x)                  (((uint32_t)(((uint32_t)(x))<<CAN_IFLAG1_BUF31TO8I_SHIFT))&CAN_IFLAG1_BUF31TO8I_MASK)\r\n/* CTRL2 Bit Fields */\r\n#define CAN_CTRL2_EDFLTDIS_MASK                  0x800u\r\n#define CAN_CTRL2_EDFLTDIS_SHIFT                 11u\r\n#define CAN_CTRL2_EDFLTDIS_WIDTH                 1u\r\n#define CAN_CTRL2_EDFLTDIS(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_EDFLTDIS_SHIFT))&CAN_CTRL2_EDFLTDIS_MASK)\r\n#define CAN_CTRL2_ISOCANFDEN_MASK                0x1000u\r\n#define CAN_CTRL2_ISOCANFDEN_SHIFT               12u\r\n#define CAN_CTRL2_ISOCANFDEN_WIDTH               1u\r\n#define CAN_CTRL2_ISOCANFDEN(x)                  (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_ISOCANFDEN_SHIFT))&CAN_CTRL2_ISOCANFDEN_MASK)\r\n#define CAN_CTRL2_PREXCEN_MASK                   0x4000u\r\n#define CAN_CTRL2_PREXCEN_SHIFT                  14u\r\n#define CAN_CTRL2_PREXCEN_WIDTH                  1u\r\n#define CAN_CTRL2_PREXCEN(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_PREXCEN_SHIFT))&CAN_CTRL2_PREXCEN_MASK)\r\n#define CAN_CTRL2_TIMER_SRC_MASK                 0x8000u\r\n#define CAN_CTRL2_TIMER_SRC_SHIFT                15u\r\n#define CAN_CTRL2_TIMER_SRC_WIDTH                1u\r\n#define CAN_CTRL2_TIMER_SRC(x)                   (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_TIMER_SRC_SHIFT))&CAN_CTRL2_TIMER_SRC_MASK)\r\n#define CAN_CTRL2_EACEN_MASK                     0x10000u\r\n#define CAN_CTRL2_EACEN_SHIFT                    16u\r\n#define CAN_CTRL2_EACEN_WIDTH                    1u\r\n#define CAN_CTRL2_EACEN(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_EACEN_SHIFT))&CAN_CTRL2_EACEN_MASK)\r\n#define CAN_CTRL2_RRS_MASK                       0x20000u\r\n#define CAN_CTRL2_RRS_SHIFT                      17u\r\n#define CAN_CTRL2_RRS_WIDTH                      1u\r\n#define CAN_CTRL2_RRS(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_RRS_SHIFT))&CAN_CTRL2_RRS_MASK)\r\n#define CAN_CTRL2_MRP_MASK                       0x40000u\r\n#define CAN_CTRL2_MRP_SHIFT                      18u\r\n#define CAN_CTRL2_MRP_WIDTH                      1u\r\n#define CAN_CTRL2_MRP(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_MRP_SHIFT))&CAN_CTRL2_MRP_MASK)\r\n#define CAN_CTRL2_TASD_MASK                      0xF80000u\r\n#define CAN_CTRL2_TASD_SHIFT                     19u\r\n#define CAN_CTRL2_TASD_WIDTH                     5u\r\n#define CAN_CTRL2_TASD(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_TASD_SHIFT))&CAN_CTRL2_TASD_MASK)\r\n#define CAN_CTRL2_RFFN_MASK                      0xF000000u\r\n#define CAN_CTRL2_RFFN_SHIFT                     24u\r\n#define CAN_CTRL2_RFFN_WIDTH                     4u\r\n#define CAN_CTRL2_RFFN(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_RFFN_SHIFT))&CAN_CTRL2_RFFN_MASK)\r\n#define CAN_CTRL2_BOFFDONEMSK_MASK               0x40000000u\r\n#define CAN_CTRL2_BOFFDONEMSK_SHIFT              30u\r\n#define CAN_CTRL2_BOFFDONEMSK_WIDTH              1u\r\n#define CAN_CTRL2_BOFFDONEMSK(x)                 (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_BOFFDONEMSK_SHIFT))&CAN_CTRL2_BOFFDONEMSK_MASK)\r\n#define CAN_CTRL2_ERRMSK_FAST_MASK               0x80000000u\r\n#define CAN_CTRL2_ERRMSK_FAST_SHIFT              31u\r\n#define CAN_CTRL2_ERRMSK_FAST_WIDTH              1u\r\n#define CAN_CTRL2_ERRMSK_FAST(x)                 (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_ERRMSK_FAST_SHIFT))&CAN_CTRL2_ERRMSK_FAST_MASK)\r\n/* ESR2 Bit Fields */\r\n#define CAN_ESR2_IMB_MASK                        0x2000u\r\n#define CAN_ESR2_IMB_SHIFT                       13u\r\n#define CAN_ESR2_IMB_WIDTH                       1u\r\n#define CAN_ESR2_IMB(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_ESR2_IMB_SHIFT))&CAN_ESR2_IMB_MASK)\r\n#define CAN_ESR2_VPS_MASK                        0x4000u\r\n#define CAN_ESR2_VPS_SHIFT                       14u\r\n#define CAN_ESR2_VPS_WIDTH                       1u\r\n#define CAN_ESR2_VPS(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_ESR2_VPS_SHIFT))&CAN_ESR2_VPS_MASK)\r\n#define CAN_ESR2_LPTM_MASK                       0x7F0000u\r\n#define CAN_ESR2_LPTM_SHIFT                      16u\r\n#define CAN_ESR2_LPTM_WIDTH                      7u\r\n#define CAN_ESR2_LPTM(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_ESR2_LPTM_SHIFT))&CAN_ESR2_LPTM_MASK)\r\n/* CRCR Bit Fields */\r\n#define CAN_CRCR_TXCRC_MASK                      0x7FFFu\r\n#define CAN_CRCR_TXCRC_SHIFT                     0u\r\n#define CAN_CRCR_TXCRC_WIDTH                     15u\r\n#define CAN_CRCR_TXCRC(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_CRCR_TXCRC_SHIFT))&CAN_CRCR_TXCRC_MASK)\r\n#define CAN_CRCR_MBCRC_MASK                      0x7F0000u\r\n#define CAN_CRCR_MBCRC_SHIFT                     16u\r\n#define CAN_CRCR_MBCRC_WIDTH                     7u\r\n#define CAN_CRCR_MBCRC(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_CRCR_MBCRC_SHIFT))&CAN_CRCR_MBCRC_MASK)\r\n/* RXFGMASK Bit Fields */\r\n#define CAN_RXFGMASK_FGM_MASK                    0xFFFFFFFFu\r\n#define CAN_RXFGMASK_FGM_SHIFT                   0u\r\n#define CAN_RXFGMASK_FGM_WIDTH                   32u\r\n#define CAN_RXFGMASK_FGM(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_RXFGMASK_FGM_SHIFT))&CAN_RXFGMASK_FGM_MASK)\r\n/* RXFIR Bit Fields */\r\n#define CAN_RXFIR_IDHIT_MASK                     0x1FFu\r\n#define CAN_RXFIR_IDHIT_SHIFT                    0u\r\n#define CAN_RXFIR_IDHIT_WIDTH                    9u\r\n#define CAN_RXFIR_IDHIT(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_RXFIR_IDHIT_SHIFT))&CAN_RXFIR_IDHIT_MASK)\r\n/* CBT Bit Fields */\r\n#define CAN_CBT_EPSEG2_MASK                      0x1Fu\r\n#define CAN_CBT_EPSEG2_SHIFT                     0u\r\n#define CAN_CBT_EPSEG2_WIDTH                     5u\r\n#define CAN_CBT_EPSEG2(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_CBT_EPSEG2_SHIFT))&CAN_CBT_EPSEG2_MASK)\r\n#define CAN_CBT_EPSEG1_MASK                      0x3E0u\r\n#define CAN_CBT_EPSEG1_SHIFT                     5u\r\n#define CAN_CBT_EPSEG1_WIDTH                     5u\r\n#define CAN_CBT_EPSEG1(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_CBT_EPSEG1_SHIFT))&CAN_CBT_EPSEG1_MASK)\r\n#define CAN_CBT_EPROPSEG_MASK                    0xFC00u\r\n#define CAN_CBT_EPROPSEG_SHIFT                   10u\r\n#define CAN_CBT_EPROPSEG_WIDTH                   6u\r\n#define CAN_CBT_EPROPSEG(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_CBT_EPROPSEG_SHIFT))&CAN_CBT_EPROPSEG_MASK)\r\n#define CAN_CBT_ERJW_MASK                        0x1F0000u\r\n#define CAN_CBT_ERJW_SHIFT                       16u\r\n#define CAN_CBT_ERJW_WIDTH                       5u\r\n#define CAN_CBT_ERJW(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_CBT_ERJW_SHIFT))&CAN_CBT_ERJW_MASK)\r\n#define CAN_CBT_EPRESDIV_MASK                    0x7FE00000u\r\n#define CAN_CBT_EPRESDIV_SHIFT                   21u\r\n#define CAN_CBT_EPRESDIV_WIDTH                   10u\r\n#define CAN_CBT_EPRESDIV(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_CBT_EPRESDIV_SHIFT))&CAN_CBT_EPRESDIV_MASK)\r\n#define CAN_CBT_BTF_MASK                         0x80000000u\r\n#define CAN_CBT_BTF_SHIFT                        31u\r\n#define CAN_CBT_BTF_WIDTH                        1u\r\n#define CAN_CBT_BTF(x)                           (((uint32_t)(((uint32_t)(x))<<CAN_CBT_BTF_SHIFT))&CAN_CBT_BTF_MASK)\r\n/* RAMn Bit Fields */\r\n#define CAN_RAMn_DATA_BYTE_3_MASK                0xFFu\r\n#define CAN_RAMn_DATA_BYTE_3_SHIFT               0u\r\n#define CAN_RAMn_DATA_BYTE_3_WIDTH               8u\r\n#define CAN_RAMn_DATA_BYTE_3(x)                  (((uint32_t)(((uint32_t)(x))<<CAN_RAMn_DATA_BYTE_3_SHIFT))&CAN_RAMn_DATA_BYTE_3_MASK)\r\n#define CAN_RAMn_DATA_BYTE_2_MASK                0xFF00u\r\n#define CAN_RAMn_DATA_BYTE_2_SHIFT               8u\r\n#define CAN_RAMn_DATA_BYTE_2_WIDTH               8u\r\n#define CAN_RAMn_DATA_BYTE_2(x)                  (((uint32_t)(((uint32_t)(x))<<CAN_RAMn_DATA_BYTE_2_SHIFT))&CAN_RAMn_DATA_BYTE_2_MASK)\r\n#define CAN_RAMn_DATA_BYTE_1_MASK                0xFF0000u\r\n#define CAN_RAMn_DATA_BYTE_1_SHIFT               16u\r\n#define CAN_RAMn_DATA_BYTE_1_WIDTH               8u\r\n#define CAN_RAMn_DATA_BYTE_1(x)                  (((uint32_t)(((uint32_t)(x))<<CAN_RAMn_DATA_BYTE_1_SHIFT))&CAN_RAMn_DATA_BYTE_1_MASK)\r\n#define CAN_RAMn_DATA_BYTE_0_MASK                0xFF000000u\r\n#define CAN_RAMn_DATA_BYTE_0_SHIFT               24u\r\n#define CAN_RAMn_DATA_BYTE_0_WIDTH               8u\r\n#define CAN_RAMn_DATA_BYTE_0(x)                  (((uint32_t)(((uint32_t)(x))<<CAN_RAMn_DATA_BYTE_0_SHIFT))&CAN_RAMn_DATA_BYTE_0_MASK)\r\n/* RXIMR Bit Fields */\r\n#define CAN_RXIMR_MI_MASK                        0xFFFFFFFFu\r\n#define CAN_RXIMR_MI_SHIFT                       0u\r\n#define CAN_RXIMR_MI_WIDTH                       32u\r\n#define CAN_RXIMR_MI(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_RXIMR_MI_SHIFT))&CAN_RXIMR_MI_MASK)\r\n/* CTRL1_PN Bit Fields */\r\n#define CAN_CTRL1_PN_FCS_MASK                    0x3u\r\n#define CAN_CTRL1_PN_FCS_SHIFT                   0u\r\n#define CAN_CTRL1_PN_FCS_WIDTH                   2u\r\n#define CAN_CTRL1_PN_FCS(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PN_FCS_SHIFT))&CAN_CTRL1_PN_FCS_MASK)\r\n#define CAN_CTRL1_PN_IDFS_MASK                   0xCu\r\n#define CAN_CTRL1_PN_IDFS_SHIFT                  2u\r\n#define CAN_CTRL1_PN_IDFS_WIDTH                  2u\r\n#define CAN_CTRL1_PN_IDFS(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PN_IDFS_SHIFT))&CAN_CTRL1_PN_IDFS_MASK)\r\n#define CAN_CTRL1_PN_PLFS_MASK                   0x30u\r\n#define CAN_CTRL1_PN_PLFS_SHIFT                  4u\r\n#define CAN_CTRL1_PN_PLFS_WIDTH                  2u\r\n#define CAN_CTRL1_PN_PLFS(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PN_PLFS_SHIFT))&CAN_CTRL1_PN_PLFS_MASK)\r\n#define CAN_CTRL1_PN_NMATCH_MASK                 0xFF00u\r\n#define CAN_CTRL1_PN_NMATCH_SHIFT                8u\r\n#define CAN_CTRL1_PN_NMATCH_WIDTH                8u\r\n#define CAN_CTRL1_PN_NMATCH(x)                   (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PN_NMATCH_SHIFT))&CAN_CTRL1_PN_NMATCH_MASK)\r\n#define CAN_CTRL1_PN_WUMF_MSK_MASK               0x10000u\r\n#define CAN_CTRL1_PN_WUMF_MSK_SHIFT              16u\r\n#define CAN_CTRL1_PN_WUMF_MSK_WIDTH              1u\r\n#define CAN_CTRL1_PN_WUMF_MSK(x)                 (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PN_WUMF_MSK_SHIFT))&CAN_CTRL1_PN_WUMF_MSK_MASK)\r\n#define CAN_CTRL1_PN_WTOF_MSK_MASK               0x20000u\r\n#define CAN_CTRL1_PN_WTOF_MSK_SHIFT              17u\r\n#define CAN_CTRL1_PN_WTOF_MSK_WIDTH              1u\r\n#define CAN_CTRL1_PN_WTOF_MSK(x)                 (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PN_WTOF_MSK_SHIFT))&CAN_CTRL1_PN_WTOF_MSK_MASK)\r\n/* CTRL2_PN Bit Fields */\r\n#define CAN_CTRL2_PN_MATCHTO_MASK                0xFFFFu\r\n#define CAN_CTRL2_PN_MATCHTO_SHIFT               0u\r\n#define CAN_CTRL2_PN_MATCHTO_WIDTH               16u\r\n#define CAN_CTRL2_PN_MATCHTO(x)                  (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_PN_MATCHTO_SHIFT))&CAN_CTRL2_PN_MATCHTO_MASK)\r\n/* WU_MTC Bit Fields */\r\n#define CAN_WU_MTC_MCOUNTER_MASK                 0xFF00u\r\n#define CAN_WU_MTC_MCOUNTER_SHIFT                8u\r\n#define CAN_WU_MTC_MCOUNTER_WIDTH                8u\r\n#define CAN_WU_MTC_MCOUNTER(x)                   (((uint32_t)(((uint32_t)(x))<<CAN_WU_MTC_MCOUNTER_SHIFT))&CAN_WU_MTC_MCOUNTER_MASK)\r\n#define CAN_WU_MTC_WUMF_MASK                     0x10000u\r\n#define CAN_WU_MTC_WUMF_SHIFT                    16u\r\n#define CAN_WU_MTC_WUMF_WIDTH                    1u\r\n#define CAN_WU_MTC_WUMF(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_WU_MTC_WUMF_SHIFT))&CAN_WU_MTC_WUMF_MASK)\r\n#define CAN_WU_MTC_WTOF_MASK                     0x20000u\r\n#define CAN_WU_MTC_WTOF_SHIFT                    17u\r\n#define CAN_WU_MTC_WTOF_WIDTH                    1u\r\n#define CAN_WU_MTC_WTOF(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_WU_MTC_WTOF_SHIFT))&CAN_WU_MTC_WTOF_MASK)\r\n/* FLT_ID1 Bit Fields */\r\n#define CAN_FLT_ID1_FLT_ID1_MASK                 0x1FFFFFFFu\r\n#define CAN_FLT_ID1_FLT_ID1_SHIFT                0u\r\n#define CAN_FLT_ID1_FLT_ID1_WIDTH                29u\r\n#define CAN_FLT_ID1_FLT_ID1(x)                   (((uint32_t)(((uint32_t)(x))<<CAN_FLT_ID1_FLT_ID1_SHIFT))&CAN_FLT_ID1_FLT_ID1_MASK)\r\n#define CAN_FLT_ID1_FLT_RTR_MASK                 0x20000000u\r\n#define CAN_FLT_ID1_FLT_RTR_SHIFT                29u\r\n#define CAN_FLT_ID1_FLT_RTR_WIDTH                1u\r\n#define CAN_FLT_ID1_FLT_RTR(x)                   (((uint32_t)(((uint32_t)(x))<<CAN_FLT_ID1_FLT_RTR_SHIFT))&CAN_FLT_ID1_FLT_RTR_MASK)\r\n#define CAN_FLT_ID1_FLT_IDE_MASK                 0x40000000u\r\n#define CAN_FLT_ID1_FLT_IDE_SHIFT                30u\r\n#define CAN_FLT_ID1_FLT_IDE_WIDTH                1u\r\n#define CAN_FLT_ID1_FLT_IDE(x)                   (((uint32_t)(((uint32_t)(x))<<CAN_FLT_ID1_FLT_IDE_SHIFT))&CAN_FLT_ID1_FLT_IDE_MASK)\r\n/* FLT_DLC Bit Fields */\r\n#define CAN_FLT_DLC_FLT_DLC_HI_MASK              0xFu\r\n#define CAN_FLT_DLC_FLT_DLC_HI_SHIFT             0u\r\n#define CAN_FLT_DLC_FLT_DLC_HI_WIDTH             4u\r\n#define CAN_FLT_DLC_FLT_DLC_HI(x)                (((uint32_t)(((uint32_t)(x))<<CAN_FLT_DLC_FLT_DLC_HI_SHIFT))&CAN_FLT_DLC_FLT_DLC_HI_MASK)\r\n#define CAN_FLT_DLC_FLT_DLC_LO_MASK              0xF0000u\r\n#define CAN_FLT_DLC_FLT_DLC_LO_SHIFT             16u\r\n#define CAN_FLT_DLC_FLT_DLC_LO_WIDTH             4u\r\n#define CAN_FLT_DLC_FLT_DLC_LO(x)                (((uint32_t)(((uint32_t)(x))<<CAN_FLT_DLC_FLT_DLC_LO_SHIFT))&CAN_FLT_DLC_FLT_DLC_LO_MASK)\r\n/* PL1_LO Bit Fields */\r\n#define CAN_PL1_LO_Data_byte_3_MASK              0xFFu\r\n#define CAN_PL1_LO_Data_byte_3_SHIFT             0u\r\n#define CAN_PL1_LO_Data_byte_3_WIDTH             8u\r\n#define CAN_PL1_LO_Data_byte_3(x)                (((uint32_t)(((uint32_t)(x))<<CAN_PL1_LO_Data_byte_3_SHIFT))&CAN_PL1_LO_Data_byte_3_MASK)\r\n#define CAN_PL1_LO_Data_byte_2_MASK              0xFF00u\r\n#define CAN_PL1_LO_Data_byte_2_SHIFT             8u\r\n#define CAN_PL1_LO_Data_byte_2_WIDTH             8u\r\n#define CAN_PL1_LO_Data_byte_2(x)                (((uint32_t)(((uint32_t)(x))<<CAN_PL1_LO_Data_byte_2_SHIFT))&CAN_PL1_LO_Data_byte_2_MASK)\r\n#define CAN_PL1_LO_Data_byte_1_MASK              0xFF0000u\r\n#define CAN_PL1_LO_Data_byte_1_SHIFT             16u\r\n#define CAN_PL1_LO_Data_byte_1_WIDTH             8u\r\n#define CAN_PL1_LO_Data_byte_1(x)                (((uint32_t)(((uint32_t)(x))<<CAN_PL1_LO_Data_byte_1_SHIFT))&CAN_PL1_LO_Data_byte_1_MASK)\r\n#define CAN_PL1_LO_Data_byte_0_MASK              0xFF000000u\r\n#define CAN_PL1_LO_Data_byte_0_SHIFT             24u\r\n#define CAN_PL1_LO_Data_byte_0_WIDTH             8u\r\n#define CAN_PL1_LO_Data_byte_0(x)                (((uint32_t)(((uint32_t)(x))<<CAN_PL1_LO_Data_byte_0_SHIFT))&CAN_PL1_LO_Data_byte_0_MASK)\r\n/* PL1_HI Bit Fields */\r\n#define CAN_PL1_HI_Data_byte_7_MASK              0xFFu\r\n#define CAN_PL1_HI_Data_byte_7_SHIFT             0u\r\n#define CAN_PL1_HI_Data_byte_7_WIDTH             8u\r\n#define CAN_PL1_HI_Data_byte_7(x)                (((uint32_t)(((uint32_t)(x))<<CAN_PL1_HI_Data_byte_7_SHIFT))&CAN_PL1_HI_Data_byte_7_MASK)\r\n#define CAN_PL1_HI_Data_byte_6_MASK              0xFF00u\r\n#define CAN_PL1_HI_Data_byte_6_SHIFT             8u\r\n#define CAN_PL1_HI_Data_byte_6_WIDTH             8u\r\n#define CAN_PL1_HI_Data_byte_6(x)                (((uint32_t)(((uint32_t)(x))<<CAN_PL1_HI_Data_byte_6_SHIFT))&CAN_PL1_HI_Data_byte_6_MASK)\r\n#define CAN_PL1_HI_Data_byte_5_MASK              0xFF0000u\r\n#define CAN_PL1_HI_Data_byte_5_SHIFT             16u\r\n#define CAN_PL1_HI_Data_byte_5_WIDTH             8u\r\n#define CAN_PL1_HI_Data_byte_5(x)                (((uint32_t)(((uint32_t)(x))<<CAN_PL1_HI_Data_byte_5_SHIFT))&CAN_PL1_HI_Data_byte_5_MASK)\r\n#define CAN_PL1_HI_Data_byte_4_MASK              0xFF000000u\r\n#define CAN_PL1_HI_Data_byte_4_SHIFT             24u\r\n#define CAN_PL1_HI_Data_byte_4_WIDTH             8u\r\n#define CAN_PL1_HI_Data_byte_4(x)                (((uint32_t)(((uint32_t)(x))<<CAN_PL1_HI_Data_byte_4_SHIFT))&CAN_PL1_HI_Data_byte_4_MASK)\r\n/* FLT_ID2_IDMASK Bit Fields */\r\n#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_MASK   0x1FFFFFFFu\r\n#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_SHIFT  0u\r\n#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_WIDTH  29u\r\n#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK(x)     (((uint32_t)(((uint32_t)(x))<<CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_SHIFT))&CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_MASK)\r\n#define CAN_FLT_ID2_IDMASK_RTR_MSK_MASK          0x20000000u\r\n#define CAN_FLT_ID2_IDMASK_RTR_MSK_SHIFT         29u\r\n#define CAN_FLT_ID2_IDMASK_RTR_MSK_WIDTH         1u\r\n#define CAN_FLT_ID2_IDMASK_RTR_MSK(x)            (((uint32_t)(((uint32_t)(x))<<CAN_FLT_ID2_IDMASK_RTR_MSK_SHIFT))&CAN_FLT_ID2_IDMASK_RTR_MSK_MASK)\r\n#define CAN_FLT_ID2_IDMASK_IDE_MSK_MASK          0x40000000u\r\n#define CAN_FLT_ID2_IDMASK_IDE_MSK_SHIFT         30u\r\n#define CAN_FLT_ID2_IDMASK_IDE_MSK_WIDTH         1u\r\n#define CAN_FLT_ID2_IDMASK_IDE_MSK(x)            (((uint32_t)(((uint32_t)(x))<<CAN_FLT_ID2_IDMASK_IDE_MSK_SHIFT))&CAN_FLT_ID2_IDMASK_IDE_MSK_MASK)\r\n/* PL2_PLMASK_LO Bit Fields */\r\n#define CAN_PL2_PLMASK_LO_Data_byte_3_MASK       0xFFu\r\n#define CAN_PL2_PLMASK_LO_Data_byte_3_SHIFT      0u\r\n#define CAN_PL2_PLMASK_LO_Data_byte_3_WIDTH      8u\r\n#define CAN_PL2_PLMASK_LO_Data_byte_3(x)         (((uint32_t)(((uint32_t)(x))<<CAN_PL2_PLMASK_LO_Data_byte_3_SHIFT))&CAN_PL2_PLMASK_LO_Data_byte_3_MASK)\r\n#define CAN_PL2_PLMASK_LO_Data_byte_2_MASK       0xFF00u\r\n#define CAN_PL2_PLMASK_LO_Data_byte_2_SHIFT      8u\r\n#define CAN_PL2_PLMASK_LO_Data_byte_2_WIDTH      8u\r\n#define CAN_PL2_PLMASK_LO_Data_byte_2(x)         (((uint32_t)(((uint32_t)(x))<<CAN_PL2_PLMASK_LO_Data_byte_2_SHIFT))&CAN_PL2_PLMASK_LO_Data_byte_2_MASK)\r\n#define CAN_PL2_PLMASK_LO_Data_byte_1_MASK       0xFF0000u\r\n#define CAN_PL2_PLMASK_LO_Data_byte_1_SHIFT      16u\r\n#define CAN_PL2_PLMASK_LO_Data_byte_1_WIDTH      8u\r\n#define CAN_PL2_PLMASK_LO_Data_byte_1(x)         (((uint32_t)(((uint32_t)(x))<<CAN_PL2_PLMASK_LO_Data_byte_1_SHIFT))&CAN_PL2_PLMASK_LO_Data_byte_1_MASK)\r\n#define CAN_PL2_PLMASK_LO_Data_byte_0_MASK       0xFF000000u\r\n#define CAN_PL2_PLMASK_LO_Data_byte_0_SHIFT      24u\r\n#define CAN_PL2_PLMASK_LO_Data_byte_0_WIDTH      8u\r\n#define CAN_PL2_PLMASK_LO_Data_byte_0(x)         (((uint32_t)(((uint32_t)(x))<<CAN_PL2_PLMASK_LO_Data_byte_0_SHIFT))&CAN_PL2_PLMASK_LO_Data_byte_0_MASK)\r\n/* PL2_PLMASK_HI Bit Fields */\r\n#define CAN_PL2_PLMASK_HI_Data_byte_7_MASK       0xFFu\r\n#define CAN_PL2_PLMASK_HI_Data_byte_7_SHIFT      0u\r\n#define CAN_PL2_PLMASK_HI_Data_byte_7_WIDTH      8u\r\n#define CAN_PL2_PLMASK_HI_Data_byte_7(x)         (((uint32_t)(((uint32_t)(x))<<CAN_PL2_PLMASK_HI_Data_byte_7_SHIFT))&CAN_PL2_PLMASK_HI_Data_byte_7_MASK)\r\n#define CAN_PL2_PLMASK_HI_Data_byte_6_MASK       0xFF00u\r\n#define CAN_PL2_PLMASK_HI_Data_byte_6_SHIFT      8u\r\n#define CAN_PL2_PLMASK_HI_Data_byte_6_WIDTH      8u\r\n#define CAN_PL2_PLMASK_HI_Data_byte_6(x)         (((uint32_t)(((uint32_t)(x))<<CAN_PL2_PLMASK_HI_Data_byte_6_SHIFT))&CAN_PL2_PLMASK_HI_Data_byte_6_MASK)\r\n#define CAN_PL2_PLMASK_HI_Data_byte_5_MASK       0xFF0000u\r\n#define CAN_PL2_PLMASK_HI_Data_byte_5_SHIFT      16u\r\n#define CAN_PL2_PLMASK_HI_Data_byte_5_WIDTH      8u\r\n#define CAN_PL2_PLMASK_HI_Data_byte_5(x)         (((uint32_t)(((uint32_t)(x))<<CAN_PL2_PLMASK_HI_Data_byte_5_SHIFT))&CAN_PL2_PLMASK_HI_Data_byte_5_MASK)\r\n#define CAN_PL2_PLMASK_HI_Data_byte_4_MASK       0xFF000000u\r\n#define CAN_PL2_PLMASK_HI_Data_byte_4_SHIFT      24u\r\n#define CAN_PL2_PLMASK_HI_Data_byte_4_WIDTH      8u\r\n#define CAN_PL2_PLMASK_HI_Data_byte_4(x)         (((uint32_t)(((uint32_t)(x))<<CAN_PL2_PLMASK_HI_Data_byte_4_SHIFT))&CAN_PL2_PLMASK_HI_Data_byte_4_MASK)\r\n/* WMBn_CS Bit Fields */\r\n#define CAN_WMBn_CS_DLC_MASK                     0xF0000u\r\n#define CAN_WMBn_CS_DLC_SHIFT                    16u\r\n#define CAN_WMBn_CS_DLC_WIDTH                    4u\r\n#define CAN_WMBn_CS_DLC(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_WMBn_CS_DLC_SHIFT))&CAN_WMBn_CS_DLC_MASK)\r\n#define CAN_WMBn_CS_RTR_MASK                     0x100000u\r\n#define CAN_WMBn_CS_RTR_SHIFT                    20u\r\n#define CAN_WMBn_CS_RTR_WIDTH                    1u\r\n#define CAN_WMBn_CS_RTR(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_WMBn_CS_RTR_SHIFT))&CAN_WMBn_CS_RTR_MASK)\r\n#define CAN_WMBn_CS_IDE_MASK                     0x200000u\r\n#define CAN_WMBn_CS_IDE_SHIFT                    21u\r\n#define CAN_WMBn_CS_IDE_WIDTH                    1u\r\n#define CAN_WMBn_CS_IDE(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_WMBn_CS_IDE_SHIFT))&CAN_WMBn_CS_IDE_MASK)\r\n#define CAN_WMBn_CS_SRR_MASK                     0x400000u\r\n#define CAN_WMBn_CS_SRR_SHIFT                    22u\r\n#define CAN_WMBn_CS_SRR_WIDTH                    1u\r\n#define CAN_WMBn_CS_SRR(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_WMBn_CS_SRR_SHIFT))&CAN_WMBn_CS_SRR_MASK)\r\n/* WMBn_ID Bit Fields */\r\n#define CAN_WMBn_ID_ID_MASK                      0x1FFFFFFFu\r\n#define CAN_WMBn_ID_ID_SHIFT                     0u\r\n#define CAN_WMBn_ID_ID_WIDTH                     29u\r\n#define CAN_WMBn_ID_ID(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_WMBn_ID_ID_SHIFT))&CAN_WMBn_ID_ID_MASK)\r\n/* WMBn_D03 Bit Fields */\r\n#define CAN_WMBn_D03_Data_byte_3_MASK            0xFFu\r\n#define CAN_WMBn_D03_Data_byte_3_SHIFT           0u\r\n#define CAN_WMBn_D03_Data_byte_3_WIDTH           8u\r\n#define CAN_WMBn_D03_Data_byte_3(x)              (((uint32_t)(((uint32_t)(x))<<CAN_WMBn_D03_Data_byte_3_SHIFT))&CAN_WMBn_D03_Data_byte_3_MASK)\r\n#define CAN_WMBn_D03_Data_byte_2_MASK            0xFF00u\r\n#define CAN_WMBn_D03_Data_byte_2_SHIFT           8u\r\n#define CAN_WMBn_D03_Data_byte_2_WIDTH           8u\r\n#define CAN_WMBn_D03_Data_byte_2(x)              (((uint32_t)(((uint32_t)(x))<<CAN_WMBn_D03_Data_byte_2_SHIFT))&CAN_WMBn_D03_Data_byte_2_MASK)\r\n#define CAN_WMBn_D03_Data_byte_1_MASK            0xFF0000u\r\n#define CAN_WMBn_D03_Data_byte_1_SHIFT           16u\r\n#define CAN_WMBn_D03_Data_byte_1_WIDTH           8u\r\n#define CAN_WMBn_D03_Data_byte_1(x)              (((uint32_t)(((uint32_t)(x))<<CAN_WMBn_D03_Data_byte_1_SHIFT))&CAN_WMBn_D03_Data_byte_1_MASK)\r\n#define CAN_WMBn_D03_Data_byte_0_MASK            0xFF000000u\r\n#define CAN_WMBn_D03_Data_byte_0_SHIFT           24u\r\n#define CAN_WMBn_D03_Data_byte_0_WIDTH           8u\r\n#define CAN_WMBn_D03_Data_byte_0(x)              (((uint32_t)(((uint32_t)(x))<<CAN_WMBn_D03_Data_byte_0_SHIFT))&CAN_WMBn_D03_Data_byte_0_MASK)\r\n/* WMBn_D47 Bit Fields */\r\n#define CAN_WMBn_D47_Data_byte_7_MASK            0xFFu\r\n#define CAN_WMBn_D47_Data_byte_7_SHIFT           0u\r\n#define CAN_WMBn_D47_Data_byte_7_WIDTH           8u\r\n#define CAN_WMBn_D47_Data_byte_7(x)              (((uint32_t)(((uint32_t)(x))<<CAN_WMBn_D47_Data_byte_7_SHIFT))&CAN_WMBn_D47_Data_byte_7_MASK)\r\n#define CAN_WMBn_D47_Data_byte_6_MASK            0xFF00u\r\n#define CAN_WMBn_D47_Data_byte_6_SHIFT           8u\r\n#define CAN_WMBn_D47_Data_byte_6_WIDTH           8u\r\n#define CAN_WMBn_D47_Data_byte_6(x)              (((uint32_t)(((uint32_t)(x))<<CAN_WMBn_D47_Data_byte_6_SHIFT))&CAN_WMBn_D47_Data_byte_6_MASK)\r\n#define CAN_WMBn_D47_Data_byte_5_MASK            0xFF0000u\r\n#define CAN_WMBn_D47_Data_byte_5_SHIFT           16u\r\n#define CAN_WMBn_D47_Data_byte_5_WIDTH           8u\r\n#define CAN_WMBn_D47_Data_byte_5(x)              (((uint32_t)(((uint32_t)(x))<<CAN_WMBn_D47_Data_byte_5_SHIFT))&CAN_WMBn_D47_Data_byte_5_MASK)\r\n#define CAN_WMBn_D47_Data_byte_4_MASK            0xFF000000u\r\n#define CAN_WMBn_D47_Data_byte_4_SHIFT           24u\r\n#define CAN_WMBn_D47_Data_byte_4_WIDTH           8u\r\n#define CAN_WMBn_D47_Data_byte_4(x)              (((uint32_t)(((uint32_t)(x))<<CAN_WMBn_D47_Data_byte_4_SHIFT))&CAN_WMBn_D47_Data_byte_4_MASK)\r\n/* FDCTRL Bit Fields */\r\n#define CAN_FDCTRL_TDCVAL_MASK                   0x3Fu\r\n#define CAN_FDCTRL_TDCVAL_SHIFT                  0u\r\n#define CAN_FDCTRL_TDCVAL_WIDTH                  6u\r\n#define CAN_FDCTRL_TDCVAL(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_FDCTRL_TDCVAL_SHIFT))&CAN_FDCTRL_TDCVAL_MASK)\r\n#define CAN_FDCTRL_TDCOFF_MASK                   0x1F00u\r\n#define CAN_FDCTRL_TDCOFF_SHIFT                  8u\r\n#define CAN_FDCTRL_TDCOFF_WIDTH                  5u\r\n#define CAN_FDCTRL_TDCOFF(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_FDCTRL_TDCOFF_SHIFT))&CAN_FDCTRL_TDCOFF_MASK)\r\n#define CAN_FDCTRL_TDCFAIL_MASK                  0x4000u\r\n#define CAN_FDCTRL_TDCFAIL_SHIFT                 14u\r\n#define CAN_FDCTRL_TDCFAIL_WIDTH                 1u\r\n#define CAN_FDCTRL_TDCFAIL(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_FDCTRL_TDCFAIL_SHIFT))&CAN_FDCTRL_TDCFAIL_MASK)\r\n#define CAN_FDCTRL_TDCEN_MASK                    0x8000u\r\n#define CAN_FDCTRL_TDCEN_SHIFT                   15u\r\n#define CAN_FDCTRL_TDCEN_WIDTH                   1u\r\n#define CAN_FDCTRL_TDCEN(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_FDCTRL_TDCEN_SHIFT))&CAN_FDCTRL_TDCEN_MASK)\r\n#define CAN_FDCTRL_MBDSR0_MASK                   0x30000u\r\n#define CAN_FDCTRL_MBDSR0_SHIFT                  16u\r\n#define CAN_FDCTRL_MBDSR0_WIDTH                  2u\r\n#define CAN_FDCTRL_MBDSR0(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_FDCTRL_MBDSR0_SHIFT))&CAN_FDCTRL_MBDSR0_MASK)\r\n#define CAN_FDCTRL_FDRATE_MASK                   0x80000000u\r\n#define CAN_FDCTRL_FDRATE_SHIFT                  31u\r\n#define CAN_FDCTRL_FDRATE_WIDTH                  1u\r\n#define CAN_FDCTRL_FDRATE(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_FDCTRL_FDRATE_SHIFT))&CAN_FDCTRL_FDRATE_MASK)\r\n/* FDCBT Bit Fields */\r\n#define CAN_FDCBT_FPSEG2_MASK                    0x7u\r\n#define CAN_FDCBT_FPSEG2_SHIFT                   0u\r\n#define CAN_FDCBT_FPSEG2_WIDTH                   3u\r\n#define CAN_FDCBT_FPSEG2(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_FDCBT_FPSEG2_SHIFT))&CAN_FDCBT_FPSEG2_MASK)\r\n#define CAN_FDCBT_FPSEG1_MASK                    0xE0u\r\n#define CAN_FDCBT_FPSEG1_SHIFT                   5u\r\n#define CAN_FDCBT_FPSEG1_WIDTH                   3u\r\n#define CAN_FDCBT_FPSEG1(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_FDCBT_FPSEG1_SHIFT))&CAN_FDCBT_FPSEG1_MASK)\r\n#define CAN_FDCBT_FPROPSEG_MASK                  0x7C00u\r\n#define CAN_FDCBT_FPROPSEG_SHIFT                 10u\r\n#define CAN_FDCBT_FPROPSEG_WIDTH                 5u\r\n#define CAN_FDCBT_FPROPSEG(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_FDCBT_FPROPSEG_SHIFT))&CAN_FDCBT_FPROPSEG_MASK)\r\n#define CAN_FDCBT_FRJW_MASK                      0x70000u\r\n#define CAN_FDCBT_FRJW_SHIFT                     16u\r\n#define CAN_FDCBT_FRJW_WIDTH                     3u\r\n#define CAN_FDCBT_FRJW(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_FDCBT_FRJW_SHIFT))&CAN_FDCBT_FRJW_MASK)\r\n#define CAN_FDCBT_FPRESDIV_MASK                  0x3FF00000u\r\n#define CAN_FDCBT_FPRESDIV_SHIFT                 20u\r\n#define CAN_FDCBT_FPRESDIV_WIDTH                 10u\r\n#define CAN_FDCBT_FPRESDIV(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_FDCBT_FPRESDIV_SHIFT))&CAN_FDCBT_FPRESDIV_MASK)\r\n/* FDCRC Bit Fields */\r\n#define CAN_FDCRC_FD_TXCRC_MASK                  0x1FFFFFu\r\n#define CAN_FDCRC_FD_TXCRC_SHIFT                 0u\r\n#define CAN_FDCRC_FD_TXCRC_WIDTH                 21u\r\n#define CAN_FDCRC_FD_TXCRC(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_FDCRC_FD_TXCRC_SHIFT))&CAN_FDCRC_FD_TXCRC_MASK)\r\n#define CAN_FDCRC_FD_MBCRC_MASK                  0x7F000000u\r\n#define CAN_FDCRC_FD_MBCRC_SHIFT                 24u\r\n#define CAN_FDCRC_FD_MBCRC_WIDTH                 7u\r\n#define CAN_FDCRC_FD_MBCRC(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_FDCRC_FD_MBCRC_SHIFT))&CAN_FDCRC_FD_MBCRC_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group CAN_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group CAN_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- CMP Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup CMP_Peripheral_Access_Layer CMP Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** CMP - Size of Registers Arrays */\r\n\r\n/** CMP - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t C0;                                /**< CMP Control Register 0, offset: 0x0 */\r\n  __IO uint32_t C1;                                /**< CMP Control Register 1, offset: 0x4 */\r\n  __IO uint32_t C2;                                /**< CMP Control Register 2, offset: 0x8 */\r\n} CMP_Type, *CMP_MemMapPtr;\r\n\r\n /** Number of instances of the CMP module. */\r\n#define CMP_INSTANCE_COUNT                       (1u)\r\n\r\n\r\n/* CMP - Peripheral instance base addresses */\r\n/** Peripheral CMP0 base address */\r\n#define CMP0_BASE                                (0x40073000u)\r\n/** Peripheral CMP0 base pointer */\r\n#define CMP0                                     ((CMP_Type *)CMP0_BASE)\r\n/** Array initializer of CMP peripheral base addresses */\r\n#define CMP_BASE_ADDRS                           { CMP0_BASE }\r\n/** Array initializer of CMP peripheral base pointers */\r\n#define CMP_BASE_PTRS                            { CMP0 }\r\n /** Number of interrupt vector arrays for the CMP module. */\r\n#define CMP_IRQS_ARR_COUNT                       (1u)\r\n /** Number of interrupt channels for the CMP module. */\r\n#define CMP_IRQS_CH_COUNT                        (1u)\r\n/** Interrupt vectors for the CMP peripheral type */\r\n#define CMP_IRQS                                 { CMP0_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- CMP Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup CMP_Register_Masks CMP Register Masks\r\n * @{\r\n */\r\n\r\n/* C0 Bit Fields */\r\n#define CMP_C0_HYSTCTR_MASK                      0x3u\r\n#define CMP_C0_HYSTCTR_SHIFT                     0u\r\n#define CMP_C0_HYSTCTR_WIDTH                     2u\r\n#define CMP_C0_HYSTCTR(x)                        (((uint32_t)(((uint32_t)(x))<<CMP_C0_HYSTCTR_SHIFT))&CMP_C0_HYSTCTR_MASK)\r\n#define CMP_C0_OFFSET_MASK                       0x4u\r\n#define CMP_C0_OFFSET_SHIFT                      2u\r\n#define CMP_C0_OFFSET_WIDTH                      1u\r\n#define CMP_C0_OFFSET(x)                         (((uint32_t)(((uint32_t)(x))<<CMP_C0_OFFSET_SHIFT))&CMP_C0_OFFSET_MASK)\r\n#define CMP_C0_FILTER_CNT_MASK                   0x70u\r\n#define CMP_C0_FILTER_CNT_SHIFT                  4u\r\n#define CMP_C0_FILTER_CNT_WIDTH                  3u\r\n#define CMP_C0_FILTER_CNT(x)                     (((uint32_t)(((uint32_t)(x))<<CMP_C0_FILTER_CNT_SHIFT))&CMP_C0_FILTER_CNT_MASK)\r\n#define CMP_C0_EN_MASK                           0x100u\r\n#define CMP_C0_EN_SHIFT                          8u\r\n#define CMP_C0_EN_WIDTH                          1u\r\n#define CMP_C0_EN(x)                             (((uint32_t)(((uint32_t)(x))<<CMP_C0_EN_SHIFT))&CMP_C0_EN_MASK)\r\n#define CMP_C0_OPE_MASK                          0x200u\r\n#define CMP_C0_OPE_SHIFT                         9u\r\n#define CMP_C0_OPE_WIDTH                         1u\r\n#define CMP_C0_OPE(x)                            (((uint32_t)(((uint32_t)(x))<<CMP_C0_OPE_SHIFT))&CMP_C0_OPE_MASK)\r\n#define CMP_C0_COS_MASK                          0x400u\r\n#define CMP_C0_COS_SHIFT                         10u\r\n#define CMP_C0_COS_WIDTH                         1u\r\n#define CMP_C0_COS(x)                            (((uint32_t)(((uint32_t)(x))<<CMP_C0_COS_SHIFT))&CMP_C0_COS_MASK)\r\n#define CMP_C0_INVT_MASK                         0x800u\r\n#define CMP_C0_INVT_SHIFT                        11u\r\n#define CMP_C0_INVT_WIDTH                        1u\r\n#define CMP_C0_INVT(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C0_INVT_SHIFT))&CMP_C0_INVT_MASK)\r\n#define CMP_C0_PMODE_MASK                        0x1000u\r\n#define CMP_C0_PMODE_SHIFT                       12u\r\n#define CMP_C0_PMODE_WIDTH                       1u\r\n#define CMP_C0_PMODE(x)                          (((uint32_t)(((uint32_t)(x))<<CMP_C0_PMODE_SHIFT))&CMP_C0_PMODE_MASK)\r\n#define CMP_C0_WE_MASK                           0x4000u\r\n#define CMP_C0_WE_SHIFT                          14u\r\n#define CMP_C0_WE_WIDTH                          1u\r\n#define CMP_C0_WE(x)                             (((uint32_t)(((uint32_t)(x))<<CMP_C0_WE_SHIFT))&CMP_C0_WE_MASK)\r\n#define CMP_C0_SE_MASK                           0x8000u\r\n#define CMP_C0_SE_SHIFT                          15u\r\n#define CMP_C0_SE_WIDTH                          1u\r\n#define CMP_C0_SE(x)                             (((uint32_t)(((uint32_t)(x))<<CMP_C0_SE_SHIFT))&CMP_C0_SE_MASK)\r\n#define CMP_C0_FPR_MASK                          0xFF0000u\r\n#define CMP_C0_FPR_SHIFT                         16u\r\n#define CMP_C0_FPR_WIDTH                         8u\r\n#define CMP_C0_FPR(x)                            (((uint32_t)(((uint32_t)(x))<<CMP_C0_FPR_SHIFT))&CMP_C0_FPR_MASK)\r\n#define CMP_C0_COUT_MASK                         0x1000000u\r\n#define CMP_C0_COUT_SHIFT                        24u\r\n#define CMP_C0_COUT_WIDTH                        1u\r\n#define CMP_C0_COUT(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C0_COUT_SHIFT))&CMP_C0_COUT_MASK)\r\n#define CMP_C0_CFF_MASK                          0x2000000u\r\n#define CMP_C0_CFF_SHIFT                         25u\r\n#define CMP_C0_CFF_WIDTH                         1u\r\n#define CMP_C0_CFF(x)                            (((uint32_t)(((uint32_t)(x))<<CMP_C0_CFF_SHIFT))&CMP_C0_CFF_MASK)\r\n#define CMP_C0_CFR_MASK                          0x4000000u\r\n#define CMP_C0_CFR_SHIFT                         26u\r\n#define CMP_C0_CFR_WIDTH                         1u\r\n#define CMP_C0_CFR(x)                            (((uint32_t)(((uint32_t)(x))<<CMP_C0_CFR_SHIFT))&CMP_C0_CFR_MASK)\r\n#define CMP_C0_IEF_MASK                          0x8000000u\r\n#define CMP_C0_IEF_SHIFT                         27u\r\n#define CMP_C0_IEF_WIDTH                         1u\r\n#define CMP_C0_IEF(x)                            (((uint32_t)(((uint32_t)(x))<<CMP_C0_IEF_SHIFT))&CMP_C0_IEF_MASK)\r\n#define CMP_C0_IER_MASK                          0x10000000u\r\n#define CMP_C0_IER_SHIFT                         28u\r\n#define CMP_C0_IER_WIDTH                         1u\r\n#define CMP_C0_IER(x)                            (((uint32_t)(((uint32_t)(x))<<CMP_C0_IER_SHIFT))&CMP_C0_IER_MASK)\r\n#define CMP_C0_DMAEN_MASK                        0x40000000u\r\n#define CMP_C0_DMAEN_SHIFT                       30u\r\n#define CMP_C0_DMAEN_WIDTH                       1u\r\n#define CMP_C0_DMAEN(x)                          (((uint32_t)(((uint32_t)(x))<<CMP_C0_DMAEN_SHIFT))&CMP_C0_DMAEN_MASK)\r\n/* C1 Bit Fields */\r\n#define CMP_C1_VOSEL_MASK                        0xFFu\r\n#define CMP_C1_VOSEL_SHIFT                       0u\r\n#define CMP_C1_VOSEL_WIDTH                       8u\r\n#define CMP_C1_VOSEL(x)                          (((uint32_t)(((uint32_t)(x))<<CMP_C1_VOSEL_SHIFT))&CMP_C1_VOSEL_MASK)\r\n#define CMP_C1_MSEL_MASK                         0x700u\r\n#define CMP_C1_MSEL_SHIFT                        8u\r\n#define CMP_C1_MSEL_WIDTH                        3u\r\n#define CMP_C1_MSEL(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C1_MSEL_SHIFT))&CMP_C1_MSEL_MASK)\r\n#define CMP_C1_PSEL_MASK                         0x3800u\r\n#define CMP_C1_PSEL_SHIFT                        11u\r\n#define CMP_C1_PSEL_WIDTH                        3u\r\n#define CMP_C1_PSEL(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C1_PSEL_SHIFT))&CMP_C1_PSEL_MASK)\r\n#define CMP_C1_VRSEL_MASK                        0x4000u\r\n#define CMP_C1_VRSEL_SHIFT                       14u\r\n#define CMP_C1_VRSEL_WIDTH                       1u\r\n#define CMP_C1_VRSEL(x)                          (((uint32_t)(((uint32_t)(x))<<CMP_C1_VRSEL_SHIFT))&CMP_C1_VRSEL_MASK)\r\n#define CMP_C1_DACEN_MASK                        0x8000u\r\n#define CMP_C1_DACEN_SHIFT                       15u\r\n#define CMP_C1_DACEN_WIDTH                       1u\r\n#define CMP_C1_DACEN(x)                          (((uint32_t)(((uint32_t)(x))<<CMP_C1_DACEN_SHIFT))&CMP_C1_DACEN_MASK)\r\n#define CMP_C1_CHN0_MASK                         0x10000u\r\n#define CMP_C1_CHN0_SHIFT                        16u\r\n#define CMP_C1_CHN0_WIDTH                        1u\r\n#define CMP_C1_CHN0(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C1_CHN0_SHIFT))&CMP_C1_CHN0_MASK)\r\n#define CMP_C1_CHN1_MASK                         0x20000u\r\n#define CMP_C1_CHN1_SHIFT                        17u\r\n#define CMP_C1_CHN1_WIDTH                        1u\r\n#define CMP_C1_CHN1(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C1_CHN1_SHIFT))&CMP_C1_CHN1_MASK)\r\n#define CMP_C1_CHN2_MASK                         0x40000u\r\n#define CMP_C1_CHN2_SHIFT                        18u\r\n#define CMP_C1_CHN2_WIDTH                        1u\r\n#define CMP_C1_CHN2(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C1_CHN2_SHIFT))&CMP_C1_CHN2_MASK)\r\n#define CMP_C1_CHN3_MASK                         0x80000u\r\n#define CMP_C1_CHN3_SHIFT                        19u\r\n#define CMP_C1_CHN3_WIDTH                        1u\r\n#define CMP_C1_CHN3(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C1_CHN3_SHIFT))&CMP_C1_CHN3_MASK)\r\n#define CMP_C1_CHN4_MASK                         0x100000u\r\n#define CMP_C1_CHN4_SHIFT                        20u\r\n#define CMP_C1_CHN4_WIDTH                        1u\r\n#define CMP_C1_CHN4(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C1_CHN4_SHIFT))&CMP_C1_CHN4_MASK)\r\n#define CMP_C1_CHN5_MASK                         0x200000u\r\n#define CMP_C1_CHN5_SHIFT                        21u\r\n#define CMP_C1_CHN5_WIDTH                        1u\r\n#define CMP_C1_CHN5(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C1_CHN5_SHIFT))&CMP_C1_CHN5_MASK)\r\n#define CMP_C1_CHN6_MASK                         0x400000u\r\n#define CMP_C1_CHN6_SHIFT                        22u\r\n#define CMP_C1_CHN6_WIDTH                        1u\r\n#define CMP_C1_CHN6(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C1_CHN6_SHIFT))&CMP_C1_CHN6_MASK)\r\n#define CMP_C1_CHN7_MASK                         0x800000u\r\n#define CMP_C1_CHN7_SHIFT                        23u\r\n#define CMP_C1_CHN7_WIDTH                        1u\r\n#define CMP_C1_CHN7(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C1_CHN7_SHIFT))&CMP_C1_CHN7_MASK)\r\n#define CMP_C1_INNSEL_MASK                       0x3000000u\r\n#define CMP_C1_INNSEL_SHIFT                      24u\r\n#define CMP_C1_INNSEL_WIDTH                      2u\r\n#define CMP_C1_INNSEL(x)                         (((uint32_t)(((uint32_t)(x))<<CMP_C1_INNSEL_SHIFT))&CMP_C1_INNSEL_MASK)\r\n#define CMP_C1_INPSEL_MASK                       0x18000000u\r\n#define CMP_C1_INPSEL_SHIFT                      27u\r\n#define CMP_C1_INPSEL_WIDTH                      2u\r\n#define CMP_C1_INPSEL(x)                         (((uint32_t)(((uint32_t)(x))<<CMP_C1_INPSEL_SHIFT))&CMP_C1_INPSEL_MASK)\r\n/* C2 Bit Fields */\r\n#define CMP_C2_ACOn_MASK                         0xFFu\r\n#define CMP_C2_ACOn_SHIFT                        0u\r\n#define CMP_C2_ACOn_WIDTH                        8u\r\n#define CMP_C2_ACOn(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C2_ACOn_SHIFT))&CMP_C2_ACOn_MASK)\r\n#define CMP_C2_INITMOD_MASK                      0x3F00u\r\n#define CMP_C2_INITMOD_SHIFT                     8u\r\n#define CMP_C2_INITMOD_WIDTH                     6u\r\n#define CMP_C2_INITMOD(x)                        (((uint32_t)(((uint32_t)(x))<<CMP_C2_INITMOD_SHIFT))&CMP_C2_INITMOD_MASK)\r\n#define CMP_C2_NSAM_MASK                         0xC000u\r\n#define CMP_C2_NSAM_SHIFT                        14u\r\n#define CMP_C2_NSAM_WIDTH                        2u\r\n#define CMP_C2_NSAM(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C2_NSAM_SHIFT))&CMP_C2_NSAM_MASK)\r\n#define CMP_C2_CH0F_MASK                         0x10000u\r\n#define CMP_C2_CH0F_SHIFT                        16u\r\n#define CMP_C2_CH0F_WIDTH                        1u\r\n#define CMP_C2_CH0F(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C2_CH0F_SHIFT))&CMP_C2_CH0F_MASK)\r\n#define CMP_C2_CH1F_MASK                         0x20000u\r\n#define CMP_C2_CH1F_SHIFT                        17u\r\n#define CMP_C2_CH1F_WIDTH                        1u\r\n#define CMP_C2_CH1F(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C2_CH1F_SHIFT))&CMP_C2_CH1F_MASK)\r\n#define CMP_C2_CH2F_MASK                         0x40000u\r\n#define CMP_C2_CH2F_SHIFT                        18u\r\n#define CMP_C2_CH2F_WIDTH                        1u\r\n#define CMP_C2_CH2F(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C2_CH2F_SHIFT))&CMP_C2_CH2F_MASK)\r\n#define CMP_C2_CH3F_MASK                         0x80000u\r\n#define CMP_C2_CH3F_SHIFT                        19u\r\n#define CMP_C2_CH3F_WIDTH                        1u\r\n#define CMP_C2_CH3F(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C2_CH3F_SHIFT))&CMP_C2_CH3F_MASK)\r\n#define CMP_C2_CH4F_MASK                         0x100000u\r\n#define CMP_C2_CH4F_SHIFT                        20u\r\n#define CMP_C2_CH4F_WIDTH                        1u\r\n#define CMP_C2_CH4F(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C2_CH4F_SHIFT))&CMP_C2_CH4F_MASK)\r\n#define CMP_C2_CH5F_MASK                         0x200000u\r\n#define CMP_C2_CH5F_SHIFT                        21u\r\n#define CMP_C2_CH5F_WIDTH                        1u\r\n#define CMP_C2_CH5F(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C2_CH5F_SHIFT))&CMP_C2_CH5F_MASK)\r\n#define CMP_C2_CH6F_MASK                         0x400000u\r\n#define CMP_C2_CH6F_SHIFT                        22u\r\n#define CMP_C2_CH6F_WIDTH                        1u\r\n#define CMP_C2_CH6F(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C2_CH6F_SHIFT))&CMP_C2_CH6F_MASK)\r\n#define CMP_C2_CH7F_MASK                         0x800000u\r\n#define CMP_C2_CH7F_SHIFT                        23u\r\n#define CMP_C2_CH7F_WIDTH                        1u\r\n#define CMP_C2_CH7F(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C2_CH7F_SHIFT))&CMP_C2_CH7F_MASK)\r\n#define CMP_C2_FXMXCH_MASK                       0xE000000u\r\n#define CMP_C2_FXMXCH_SHIFT                      25u\r\n#define CMP_C2_FXMXCH_WIDTH                      3u\r\n#define CMP_C2_FXMXCH(x)                         (((uint32_t)(((uint32_t)(x))<<CMP_C2_FXMXCH_SHIFT))&CMP_C2_FXMXCH_MASK)\r\n#define CMP_C2_FXMP_MASK                         0x20000000u\r\n#define CMP_C2_FXMP_SHIFT                        29u\r\n#define CMP_C2_FXMP_WIDTH                        1u\r\n#define CMP_C2_FXMP(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C2_FXMP_SHIFT))&CMP_C2_FXMP_MASK)\r\n#define CMP_C2_RRIE_MASK                         0x40000000u\r\n#define CMP_C2_RRIE_SHIFT                        30u\r\n#define CMP_C2_RRIE_WIDTH                        1u\r\n#define CMP_C2_RRIE(x)                           (((uint32_t)(((uint32_t)(x))<<CMP_C2_RRIE_SHIFT))&CMP_C2_RRIE_MASK)\r\n#define CMP_C2_RRE_MASK                          0x80000000u\r\n#define CMP_C2_RRE_SHIFT                         31u\r\n#define CMP_C2_RRE_WIDTH                         1u\r\n#define CMP_C2_RRE(x)                            (((uint32_t)(((uint32_t)(x))<<CMP_C2_RRE_SHIFT))&CMP_C2_RRE_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group CMP_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group CMP_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- CRC Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup CRC_Peripheral_Access_Layer CRC Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** CRC - Size of Registers Arrays */\r\n\r\n/** CRC - Register Layout Typedef */\r\ntypedef struct {\r\n  union {                                          /* offset: 0x0 */\r\n    __IO uint32_t DATA;                              /**< CRC Data register, offset: 0x0 */\r\n    struct {                                         /* offset: 0x0 */\r\n      __IO uint16_t L;                                 /**< CRC_DATAL register., offset: 0x0 */\r\n      __IO uint16_t H;                                 /**< CRC_DATAH register., offset: 0x2 */\r\n    } DATA_16;\r\n    struct {                                         /* offset: 0x0 */\r\n      __IO uint8_t LL;                                 /**< CRC_DATALL register., offset: 0x0 */\r\n      __IO uint8_t LU;                                 /**< CRC_DATALU register., offset: 0x1 */\r\n      __IO uint8_t HL;                                 /**< CRC_DATAHL register., offset: 0x2 */\r\n      __IO uint8_t HU;                                 /**< CRC_DATAHU register., offset: 0x3 */\r\n    } DATA_8;\r\n  } DATAu;\r\n  __IO uint32_t GPOLY;                             /**< CRC Polynomial register, offset: 0x4 */\r\n  __IO uint32_t CTRL;                              /**< CRC Control register, offset: 0x8 */\r\n} CRC_Type, *CRC_MemMapPtr;\r\n\r\n /** Number of instances of the CRC module. */\r\n#define CRC_INSTANCE_COUNT                       (1u)\r\n\r\n\r\n/* CRC - Peripheral instance base addresses */\r\n/** Peripheral CRC base address */\r\n#define CRC_BASE                                 (0x40032000u)\r\n/** Peripheral CRC base pointer */\r\n#define CRC                                      ((CRC_Type *)CRC_BASE)\r\n/** Array initializer of CRC peripheral base addresses */\r\n#define CRC_BASE_ADDRS                           { CRC_BASE }\r\n/** Array initializer of CRC peripheral base pointers */\r\n#define CRC_BASE_PTRS                            { CRC }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- CRC Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup CRC_Register_Masks CRC Register Masks\r\n * @{\r\n */\r\n\r\n/* DATAu_DATA Bit Fields */\r\n#define CRC_DATAu_DATA_LL_MASK                   0xFFu\r\n#define CRC_DATAu_DATA_LL_SHIFT                  0u\r\n#define CRC_DATAu_DATA_LL_WIDTH                  8u\r\n#define CRC_DATAu_DATA_LL(x)                     (((uint32_t)(((uint32_t)(x))<<CRC_DATAu_DATA_LL_SHIFT))&CRC_DATAu_DATA_LL_MASK)\r\n#define CRC_DATAu_DATA_LU_MASK                   0xFF00u\r\n#define CRC_DATAu_DATA_LU_SHIFT                  8u\r\n#define CRC_DATAu_DATA_LU_WIDTH                  8u\r\n#define CRC_DATAu_DATA_LU(x)                     (((uint32_t)(((uint32_t)(x))<<CRC_DATAu_DATA_LU_SHIFT))&CRC_DATAu_DATA_LU_MASK)\r\n#define CRC_DATAu_DATA_HL_MASK                   0xFF0000u\r\n#define CRC_DATAu_DATA_HL_SHIFT                  16u\r\n#define CRC_DATAu_DATA_HL_WIDTH                  8u\r\n#define CRC_DATAu_DATA_HL(x)                     (((uint32_t)(((uint32_t)(x))<<CRC_DATAu_DATA_HL_SHIFT))&CRC_DATAu_DATA_HL_MASK)\r\n#define CRC_DATAu_DATA_HU_MASK                   0xFF000000u\r\n#define CRC_DATAu_DATA_HU_SHIFT                  24u\r\n#define CRC_DATAu_DATA_HU_WIDTH                  8u\r\n#define CRC_DATAu_DATA_HU(x)                     (((uint32_t)(((uint32_t)(x))<<CRC_DATAu_DATA_HU_SHIFT))&CRC_DATAu_DATA_HU_MASK)\r\n/* DATAu_DATA_16_L Bit Fields */\r\n#define CRC_DATAu_DATA_16_L_DATAL_MASK           0xFFFFu\r\n#define CRC_DATAu_DATA_16_L_DATAL_SHIFT          0u\r\n#define CRC_DATAu_DATA_16_L_DATAL_WIDTH          16u\r\n#define CRC_DATAu_DATA_16_L_DATAL(x)             (((uint16_t)(((uint16_t)(x))<<CRC_DATAu_DATA_16_L_DATAL_SHIFT))&CRC_DATAu_DATA_16_L_DATAL_MASK)\r\n/* DATAu_DATA_16_H Bit Fields */\r\n#define CRC_DATAu_DATA_16_H_DATAH_MASK           0xFFFFu\r\n#define CRC_DATAu_DATA_16_H_DATAH_SHIFT          0u\r\n#define CRC_DATAu_DATA_16_H_DATAH_WIDTH          16u\r\n#define CRC_DATAu_DATA_16_H_DATAH(x)             (((uint16_t)(((uint16_t)(x))<<CRC_DATAu_DATA_16_H_DATAH_SHIFT))&CRC_DATAu_DATA_16_H_DATAH_MASK)\r\n/* DATAu_DATA_8_LL Bit Fields */\r\n#define CRC_DATAu_DATA_8_LL_DATALL_MASK          0xFFu\r\n#define CRC_DATAu_DATA_8_LL_DATALL_SHIFT         0u\r\n#define CRC_DATAu_DATA_8_LL_DATALL_WIDTH         8u\r\n#define CRC_DATAu_DATA_8_LL_DATALL(x)            (((uint8_t)(((uint8_t)(x))<<CRC_DATAu_DATA_8_LL_DATALL_SHIFT))&CRC_DATAu_DATA_8_LL_DATALL_MASK)\r\n/* DATAu_DATA_8_LU Bit Fields */\r\n#define CRC_DATAu_DATA_8_LU_DATALU_MASK          0xFFu\r\n#define CRC_DATAu_DATA_8_LU_DATALU_SHIFT         0u\r\n#define CRC_DATAu_DATA_8_LU_DATALU_WIDTH         8u\r\n#define CRC_DATAu_DATA_8_LU_DATALU(x)            (((uint8_t)(((uint8_t)(x))<<CRC_DATAu_DATA_8_LU_DATALU_SHIFT))&CRC_DATAu_DATA_8_LU_DATALU_MASK)\r\n/* DATAu_DATA_8_HL Bit Fields */\r\n#define CRC_DATAu_DATA_8_HL_DATAHL_MASK          0xFFu\r\n#define CRC_DATAu_DATA_8_HL_DATAHL_SHIFT         0u\r\n#define CRC_DATAu_DATA_8_HL_DATAHL_WIDTH         8u\r\n#define CRC_DATAu_DATA_8_HL_DATAHL(x)            (((uint8_t)(((uint8_t)(x))<<CRC_DATAu_DATA_8_HL_DATAHL_SHIFT))&CRC_DATAu_DATA_8_HL_DATAHL_MASK)\r\n/* DATAu_DATA_8_HU Bit Fields */\r\n#define CRC_DATAu_DATA_8_HU_DATAHU_MASK          0xFFu\r\n#define CRC_DATAu_DATA_8_HU_DATAHU_SHIFT         0u\r\n#define CRC_DATAu_DATA_8_HU_DATAHU_WIDTH         8u\r\n#define CRC_DATAu_DATA_8_HU_DATAHU(x)            (((uint8_t)(((uint8_t)(x))<<CRC_DATAu_DATA_8_HU_DATAHU_SHIFT))&CRC_DATAu_DATA_8_HU_DATAHU_MASK)\r\n/* GPOLY Bit Fields */\r\n#define CRC_GPOLY_LOW_MASK                       0xFFFFu\r\n#define CRC_GPOLY_LOW_SHIFT                      0u\r\n#define CRC_GPOLY_LOW_WIDTH                      16u\r\n#define CRC_GPOLY_LOW(x)                         (((uint32_t)(((uint32_t)(x))<<CRC_GPOLY_LOW_SHIFT))&CRC_GPOLY_LOW_MASK)\r\n#define CRC_GPOLY_HIGH_MASK                      0xFFFF0000u\r\n#define CRC_GPOLY_HIGH_SHIFT                     16u\r\n#define CRC_GPOLY_HIGH_WIDTH                     16u\r\n#define CRC_GPOLY_HIGH(x)                        (((uint32_t)(((uint32_t)(x))<<CRC_GPOLY_HIGH_SHIFT))&CRC_GPOLY_HIGH_MASK)\r\n/* CTRL Bit Fields */\r\n#define CRC_CTRL_TCRC_MASK                       0x1000000u\r\n#define CRC_CTRL_TCRC_SHIFT                      24u\r\n#define CRC_CTRL_TCRC_WIDTH                      1u\r\n#define CRC_CTRL_TCRC(x)                         (((uint32_t)(((uint32_t)(x))<<CRC_CTRL_TCRC_SHIFT))&CRC_CTRL_TCRC_MASK)\r\n#define CRC_CTRL_WAS_MASK                        0x2000000u\r\n#define CRC_CTRL_WAS_SHIFT                       25u\r\n#define CRC_CTRL_WAS_WIDTH                       1u\r\n#define CRC_CTRL_WAS(x)                          (((uint32_t)(((uint32_t)(x))<<CRC_CTRL_WAS_SHIFT))&CRC_CTRL_WAS_MASK)\r\n#define CRC_CTRL_FXOR_MASK                       0x4000000u\r\n#define CRC_CTRL_FXOR_SHIFT                      26u\r\n#define CRC_CTRL_FXOR_WIDTH                      1u\r\n#define CRC_CTRL_FXOR(x)                         (((uint32_t)(((uint32_t)(x))<<CRC_CTRL_FXOR_SHIFT))&CRC_CTRL_FXOR_MASK)\r\n#define CRC_CTRL_TOTR_MASK                       0x30000000u\r\n#define CRC_CTRL_TOTR_SHIFT                      28u\r\n#define CRC_CTRL_TOTR_WIDTH                      2u\r\n#define CRC_CTRL_TOTR(x)                         (((uint32_t)(((uint32_t)(x))<<CRC_CTRL_TOTR_SHIFT))&CRC_CTRL_TOTR_MASK)\r\n#define CRC_CTRL_TOT_MASK                        0xC0000000u\r\n#define CRC_CTRL_TOT_SHIFT                       30u\r\n#define CRC_CTRL_TOT_WIDTH                       2u\r\n#define CRC_CTRL_TOT(x)                          (((uint32_t)(((uint32_t)(x))<<CRC_CTRL_TOT_SHIFT))&CRC_CTRL_TOT_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group CRC_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group CRC_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- CSE_PRAM Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup CSE_PRAM_Peripheral_Access_Layer CSE_PRAM Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** CSE_PRAM - Size of Registers Arrays */\r\n#define CSE_PRAM_RAMn_COUNT                      32u\r\n\r\n/** CSE_PRAM - Register Layout Typedef */\r\ntypedef struct {\r\n  union {                                          /* offset: 0x0, array step: 0x4 */\r\n    __IO uint32_t DATA_32;                           /**< CSE PRAM 0 Register..CSE PRAM 31 Register, array offset: 0x0, array step: 0x4 */\r\n    struct {                                         /* offset: 0x0, array step: 0x4 */\r\n      __IO uint8_t DATA_8LL;                           /**< CSE PRAM0LL register...CSE PRAM31LL register., array offset: 0x0, array step: 0x4 */\r\n      __IO uint8_t DATA_8LU;                           /**< CSE PRAM0LU register...CSE PRAM31LU register., array offset: 0x1, array step: 0x4 */\r\n      __IO uint8_t DATA_8HL;                           /**< CSE PRAM0HL register...CSE PRAM31HL register., array offset: 0x2, array step: 0x4 */\r\n      __IO uint8_t DATA_8HU;                           /**< CSE PRAM0HU register...CSE PRAM31HU register., array offset: 0x3, array step: 0x4 */\r\n    } ACCESS8BIT;\r\n  } RAMn[CSE_PRAM_RAMn_COUNT];\r\n} CSE_PRAM_Type, *CSE_PRAM_MemMapPtr;\r\n\r\n /** Number of instances of the CSE_PRAM module. */\r\n#define CSE_PRAM_INSTANCE_COUNT                  (1u)\r\n\r\n\r\n/* CSE_PRAM - Peripheral instance base addresses */\r\n/** Peripheral CSE_PRAM base address */\r\n#define CSE_PRAM_BASE                            (0x14001000u)\r\n/** Peripheral CSE_PRAM base pointer */\r\n#define CSE_PRAM                                 ((CSE_PRAM_Type *)CSE_PRAM_BASE)\r\n/** Array initializer of CSE_PRAM peripheral base addresses */\r\n#define CSE_PRAM_BASE_ADDRS                      { CSE_PRAM_BASE }\r\n/** Array initializer of CSE_PRAM peripheral base pointers */\r\n#define CSE_PRAM_BASE_PTRS                       { CSE_PRAM }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- CSE_PRAM Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup CSE_PRAM_Register_Masks CSE_PRAM Register Masks\r\n * @{\r\n */\r\n\r\n/* RAMn_DATA_32 Bit Fields */\r\n#define CSE_PRAM_RAMn_DATA_32_BYTE_3_MASK        0xFFu\r\n#define CSE_PRAM_RAMn_DATA_32_BYTE_3_SHIFT       0u\r\n#define CSE_PRAM_RAMn_DATA_32_BYTE_3_WIDTH       8u\r\n#define CSE_PRAM_RAMn_DATA_32_BYTE_3(x)          (((uint32_t)(((uint32_t)(x))<<CSE_PRAM_RAMn_DATA_32_BYTE_3_SHIFT))&CSE_PRAM_RAMn_DATA_32_BYTE_3_MASK)\r\n#define CSE_PRAM_RAMn_DATA_32_BYTE_2_MASK        0xFF00u\r\n#define CSE_PRAM_RAMn_DATA_32_BYTE_2_SHIFT       8u\r\n#define CSE_PRAM_RAMn_DATA_32_BYTE_2_WIDTH       8u\r\n#define CSE_PRAM_RAMn_DATA_32_BYTE_2(x)          (((uint32_t)(((uint32_t)(x))<<CSE_PRAM_RAMn_DATA_32_BYTE_2_SHIFT))&CSE_PRAM_RAMn_DATA_32_BYTE_2_MASK)\r\n#define CSE_PRAM_RAMn_DATA_32_BYTE_1_MASK        0xFF0000u\r\n#define CSE_PRAM_RAMn_DATA_32_BYTE_1_SHIFT       16u\r\n#define CSE_PRAM_RAMn_DATA_32_BYTE_1_WIDTH       8u\r\n#define CSE_PRAM_RAMn_DATA_32_BYTE_1(x)          (((uint32_t)(((uint32_t)(x))<<CSE_PRAM_RAMn_DATA_32_BYTE_1_SHIFT))&CSE_PRAM_RAMn_DATA_32_BYTE_1_MASK)\r\n#define CSE_PRAM_RAMn_DATA_32_BYTE_0_MASK        0xFF000000u\r\n#define CSE_PRAM_RAMn_DATA_32_BYTE_0_SHIFT       24u\r\n#define CSE_PRAM_RAMn_DATA_32_BYTE_0_WIDTH       8u\r\n#define CSE_PRAM_RAMn_DATA_32_BYTE_0(x)          (((uint32_t)(((uint32_t)(x))<<CSE_PRAM_RAMn_DATA_32_BYTE_0_SHIFT))&CSE_PRAM_RAMn_DATA_32_BYTE_0_MASK)\r\n/* RAMn_ACCESS8BIT_DATA_8LL Bit Fields */\r\n#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_MASK 0xFFu\r\n#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_SHIFT 0u\r\n#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_WIDTH 8u\r\n#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL(x) (((uint8_t)(((uint8_t)(x))<<CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_SHIFT))&CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_MASK)\r\n/* RAMn_ACCESS8BIT_DATA_8LU Bit Fields */\r\n#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_MASK 0xFFu\r\n#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_SHIFT 0u\r\n#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_WIDTH 8u\r\n#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU(x) (((uint8_t)(((uint8_t)(x))<<CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_SHIFT))&CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_MASK)\r\n/* RAMn_ACCESS8BIT_DATA_8HL Bit Fields */\r\n#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_MASK 0xFFu\r\n#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_SHIFT 0u\r\n#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_WIDTH 8u\r\n#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL(x) (((uint8_t)(((uint8_t)(x))<<CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_SHIFT))&CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_MASK)\r\n/* RAMn_ACCESS8BIT_DATA_8HU Bit Fields */\r\n#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_MASK 0xFFu\r\n#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_SHIFT 0u\r\n#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_WIDTH 8u\r\n#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU(x) (((uint8_t)(((uint8_t)(x))<<CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_SHIFT))&CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group CSE_PRAM_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group CSE_PRAM_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- DMA Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup DMA_Peripheral_Access_Layer DMA Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** DMA - Size of Registers Arrays */\r\n#define DMA_DCHPRI_COUNT                         16u\r\n#define DMA_TCD_COUNT                            16u\r\n\r\n/** DMA - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t CR;                                /**< Control Register, offset: 0x0 */\r\n  __I  uint32_t ES;                                /**< Error Status Register, offset: 0x4 */\r\n       uint8_t RESERVED_0[4];\r\n  __IO uint32_t ERQ;                               /**< Enable Request Register, offset: 0xC */\r\n       uint8_t RESERVED_1[4];\r\n  __IO uint32_t EEI;                               /**< Enable Error Interrupt Register, offset: 0x14 */\r\n  __O  uint8_t CEEI;                               /**< Clear Enable Error Interrupt Register, offset: 0x18 */\r\n  __O  uint8_t SEEI;                               /**< Set Enable Error Interrupt Register, offset: 0x19 */\r\n  __O  uint8_t CERQ;                               /**< Clear Enable Request Register, offset: 0x1A */\r\n  __O  uint8_t SERQ;                               /**< Set Enable Request Register, offset: 0x1B */\r\n  __O  uint8_t CDNE;                               /**< Clear DONE Status Bit Register, offset: 0x1C */\r\n  __O  uint8_t SSRT;                               /**< Set START Bit Register, offset: 0x1D */\r\n  __O  uint8_t CERR;                               /**< Clear Error Register, offset: 0x1E */\r\n  __O  uint8_t CINT;                               /**< Clear Interrupt Request Register, offset: 0x1F */\r\n       uint8_t RESERVED_2[4];\r\n  __IO uint32_t INT;                               /**< Interrupt Request Register, offset: 0x24 */\r\n       uint8_t RESERVED_3[4];\r\n  __IO uint32_t ERR;                               /**< Error Register, offset: 0x2C */\r\n       uint8_t RESERVED_4[4];\r\n  __I  uint32_t HRS;                               /**< Hardware Request Status Register, offset: 0x34 */\r\n       uint8_t RESERVED_5[12];\r\n  __IO uint32_t EARS;                              /**< Enable Asynchronous Request in Stop Register, offset: 0x44 */\r\n       uint8_t RESERVED_6[184];\r\n  __IO uint8_t DCHPRI[DMA_DCHPRI_COUNT];           /**< Channel n Priority Register, array offset: 0x100, array step: 0x1 */\r\n       uint8_t RESERVED_7[3824];\r\n  struct {                                         /* offset: 0x1000, array step: 0x20 */\r\n    __IO uint32_t SADDR;                             /**< TCD Source Address, array offset: 0x1000, array step: 0x20 */\r\n    __IO uint16_t SOFF;                              /**< TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20 */\r\n    __IO uint16_t ATTR;                              /**< TCD Transfer Attributes, array offset: 0x1006, array step: 0x20 */\r\n    union {                                          /* offset: 0x1008, array step: 0x20 */\r\n      __IO uint32_t MLNO;                              /**< TCD Minor Byte Count (Minor Loop Mapping Disabled), array offset: 0x1008, array step: 0x20 */\r\n      __IO uint32_t MLOFFNO;                           /**< TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20 */\r\n      __IO uint32_t MLOFFYES;                          /**< TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled), array offset: 0x1008, array step: 0x20 */\r\n    } NBYTES;\r\n    __IO uint32_t SLAST;                             /**< TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20 */\r\n    __IO uint32_t DADDR;                             /**< TCD Destination Address, array offset: 0x1010, array step: 0x20 */\r\n    __IO uint16_t DOFF;                              /**< TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20 */\r\n    union {                                          /* offset: 0x1016, array step: 0x20 */\r\n      __IO uint16_t ELINKNO;                           /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20 */\r\n      __IO uint16_t ELINKYES;                          /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20 */\r\n    } CITER;\r\n    __IO uint32_t DLASTSGA;                          /**< TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20 */\r\n    __IO uint16_t CSR;                               /**< TCD Control and Status, array offset: 0x101C, array step: 0x20 */\r\n    union {                                          /* offset: 0x101E, array step: 0x20 */\r\n      __IO uint16_t ELINKNO;                           /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20 */\r\n      __IO uint16_t ELINKYES;                          /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20 */\r\n    } BITER;\r\n  } TCD[DMA_TCD_COUNT];\r\n} DMA_Type, *DMA_MemMapPtr;\r\n\r\n /** Number of instances of the DMA module. */\r\n#define DMA_INSTANCE_COUNT                       (1u)\r\n\r\n\r\n/* DMA - Peripheral instance base addresses */\r\n/** Peripheral DMA base address */\r\n#define DMA_BASE                                 (0x40008000u)\r\n/** Peripheral DMA base pointer */\r\n#define DMA                                      ((DMA_Type *)DMA_BASE)\r\n/** Array initializer of DMA peripheral base addresses */\r\n#define DMA_BASE_ADDRS                           { DMA_BASE }\r\n/** Array initializer of DMA peripheral base pointers */\r\n#define DMA_BASE_PTRS                            { DMA }\r\n /** Number of interrupt vector arrays for the DMA module. */\r\n#define DMA_IRQS_ARR_COUNT                       (2u)\r\n /** Number of interrupt channels for the CHN type of DMA module. */\r\n#define DMA_CHN_IRQS_CH_COUNT                    (16u)\r\n /** Number of interrupt channels for the ERROR type of DMA module. */\r\n#define DMA_ERROR_IRQS_CH_COUNT                  (1u)\r\n/** Interrupt vectors for the DMA peripheral type */\r\n#define DMA_CHN_IRQS                             { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DMA4_IRQn, DMA5_IRQn, DMA6_IRQn, DMA7_IRQn, DMA8_IRQn, DMA9_IRQn, DMA10_IRQn, DMA11_IRQn, DMA12_IRQn, DMA13_IRQn, DMA14_IRQn, DMA15_IRQn }\r\n#define DMA_ERROR_IRQS                           { DMA_Error_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- DMA Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup DMA_Register_Masks DMA Register Masks\r\n * @{\r\n */\r\n\r\n/* CR Bit Fields */\r\n#define DMA_CR_EDBG_MASK                         0x2u\r\n#define DMA_CR_EDBG_SHIFT                        1u\r\n#define DMA_CR_EDBG_WIDTH                        1u\r\n#define DMA_CR_EDBG(x)                           (((uint32_t)(((uint32_t)(x))<<DMA_CR_EDBG_SHIFT))&DMA_CR_EDBG_MASK)\r\n#define DMA_CR_ERCA_MASK                         0x4u\r\n#define DMA_CR_ERCA_SHIFT                        2u\r\n#define DMA_CR_ERCA_WIDTH                        1u\r\n#define DMA_CR_ERCA(x)                           (((uint32_t)(((uint32_t)(x))<<DMA_CR_ERCA_SHIFT))&DMA_CR_ERCA_MASK)\r\n#define DMA_CR_HOE_MASK                          0x10u\r\n#define DMA_CR_HOE_SHIFT                         4u\r\n#define DMA_CR_HOE_WIDTH                         1u\r\n#define DMA_CR_HOE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_CR_HOE_SHIFT))&DMA_CR_HOE_MASK)\r\n#define DMA_CR_HALT_MASK                         0x20u\r\n#define DMA_CR_HALT_SHIFT                        5u\r\n#define DMA_CR_HALT_WIDTH                        1u\r\n#define DMA_CR_HALT(x)                           (((uint32_t)(((uint32_t)(x))<<DMA_CR_HALT_SHIFT))&DMA_CR_HALT_MASK)\r\n#define DMA_CR_CLM_MASK                          0x40u\r\n#define DMA_CR_CLM_SHIFT                         6u\r\n#define DMA_CR_CLM_WIDTH                         1u\r\n#define DMA_CR_CLM(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_CR_CLM_SHIFT))&DMA_CR_CLM_MASK)\r\n#define DMA_CR_EMLM_MASK                         0x80u\r\n#define DMA_CR_EMLM_SHIFT                        7u\r\n#define DMA_CR_EMLM_WIDTH                        1u\r\n#define DMA_CR_EMLM(x)                           (((uint32_t)(((uint32_t)(x))<<DMA_CR_EMLM_SHIFT))&DMA_CR_EMLM_MASK)\r\n#define DMA_CR_ECX_MASK                          0x10000u\r\n#define DMA_CR_ECX_SHIFT                         16u\r\n#define DMA_CR_ECX_WIDTH                         1u\r\n#define DMA_CR_ECX(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_CR_ECX_SHIFT))&DMA_CR_ECX_MASK)\r\n#define DMA_CR_CX_MASK                           0x20000u\r\n#define DMA_CR_CX_SHIFT                          17u\r\n#define DMA_CR_CX_WIDTH                          1u\r\n#define DMA_CR_CX(x)                             (((uint32_t)(((uint32_t)(x))<<DMA_CR_CX_SHIFT))&DMA_CR_CX_MASK)\r\n#define DMA_CR_ACTIVE_MASK                       0x80000000u\r\n#define DMA_CR_ACTIVE_SHIFT                      31u\r\n#define DMA_CR_ACTIVE_WIDTH                      1u\r\n#define DMA_CR_ACTIVE(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_CR_ACTIVE_SHIFT))&DMA_CR_ACTIVE_MASK)\r\n/* ES Bit Fields */\r\n#define DMA_ES_DBE_MASK                          0x1u\r\n#define DMA_ES_DBE_SHIFT                         0u\r\n#define DMA_ES_DBE_WIDTH                         1u\r\n#define DMA_ES_DBE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_DBE_SHIFT))&DMA_ES_DBE_MASK)\r\n#define DMA_ES_SBE_MASK                          0x2u\r\n#define DMA_ES_SBE_SHIFT                         1u\r\n#define DMA_ES_SBE_WIDTH                         1u\r\n#define DMA_ES_SBE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_SBE_SHIFT))&DMA_ES_SBE_MASK)\r\n#define DMA_ES_SGE_MASK                          0x4u\r\n#define DMA_ES_SGE_SHIFT                         2u\r\n#define DMA_ES_SGE_WIDTH                         1u\r\n#define DMA_ES_SGE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_SGE_SHIFT))&DMA_ES_SGE_MASK)\r\n#define DMA_ES_NCE_MASK                          0x8u\r\n#define DMA_ES_NCE_SHIFT                         3u\r\n#define DMA_ES_NCE_WIDTH                         1u\r\n#define DMA_ES_NCE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_NCE_SHIFT))&DMA_ES_NCE_MASK)\r\n#define DMA_ES_DOE_MASK                          0x10u\r\n#define DMA_ES_DOE_SHIFT                         4u\r\n#define DMA_ES_DOE_WIDTH                         1u\r\n#define DMA_ES_DOE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_DOE_SHIFT))&DMA_ES_DOE_MASK)\r\n#define DMA_ES_DAE_MASK                          0x20u\r\n#define DMA_ES_DAE_SHIFT                         5u\r\n#define DMA_ES_DAE_WIDTH                         1u\r\n#define DMA_ES_DAE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_DAE_SHIFT))&DMA_ES_DAE_MASK)\r\n#define DMA_ES_SOE_MASK                          0x40u\r\n#define DMA_ES_SOE_SHIFT                         6u\r\n#define DMA_ES_SOE_WIDTH                         1u\r\n#define DMA_ES_SOE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_SOE_SHIFT))&DMA_ES_SOE_MASK)\r\n#define DMA_ES_SAE_MASK                          0x80u\r\n#define DMA_ES_SAE_SHIFT                         7u\r\n#define DMA_ES_SAE_WIDTH                         1u\r\n#define DMA_ES_SAE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_SAE_SHIFT))&DMA_ES_SAE_MASK)\r\n#define DMA_ES_ERRCHN_MASK                       0xF00u\r\n#define DMA_ES_ERRCHN_SHIFT                      8u\r\n#define DMA_ES_ERRCHN_WIDTH                      4u\r\n#define DMA_ES_ERRCHN(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ES_ERRCHN_SHIFT))&DMA_ES_ERRCHN_MASK)\r\n#define DMA_ES_CPE_MASK                          0x4000u\r\n#define DMA_ES_CPE_SHIFT                         14u\r\n#define DMA_ES_CPE_WIDTH                         1u\r\n#define DMA_ES_CPE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_CPE_SHIFT))&DMA_ES_CPE_MASK)\r\n#define DMA_ES_ECX_MASK                          0x10000u\r\n#define DMA_ES_ECX_SHIFT                         16u\r\n#define DMA_ES_ECX_WIDTH                         1u\r\n#define DMA_ES_ECX(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_ECX_SHIFT))&DMA_ES_ECX_MASK)\r\n#define DMA_ES_VLD_MASK                          0x80000000u\r\n#define DMA_ES_VLD_SHIFT                         31u\r\n#define DMA_ES_VLD_WIDTH                         1u\r\n#define DMA_ES_VLD(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_VLD_SHIFT))&DMA_ES_VLD_MASK)\r\n/* ERQ Bit Fields */\r\n#define DMA_ERQ_ERQ0_MASK                        0x1u\r\n#define DMA_ERQ_ERQ0_SHIFT                       0u\r\n#define DMA_ERQ_ERQ0_WIDTH                       1u\r\n#define DMA_ERQ_ERQ0(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERQ_ERQ0_SHIFT))&DMA_ERQ_ERQ0_MASK)\r\n#define DMA_ERQ_ERQ1_MASK                        0x2u\r\n#define DMA_ERQ_ERQ1_SHIFT                       1u\r\n#define DMA_ERQ_ERQ1_WIDTH                       1u\r\n#define DMA_ERQ_ERQ1(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERQ_ERQ1_SHIFT))&DMA_ERQ_ERQ1_MASK)\r\n#define DMA_ERQ_ERQ2_MASK                        0x4u\r\n#define DMA_ERQ_ERQ2_SHIFT                       2u\r\n#define DMA_ERQ_ERQ2_WIDTH                       1u\r\n#define DMA_ERQ_ERQ2(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERQ_ERQ2_SHIFT))&DMA_ERQ_ERQ2_MASK)\r\n#define DMA_ERQ_ERQ3_MASK                        0x8u\r\n#define DMA_ERQ_ERQ3_SHIFT                       3u\r\n#define DMA_ERQ_ERQ3_WIDTH                       1u\r\n#define DMA_ERQ_ERQ3(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERQ_ERQ3_SHIFT))&DMA_ERQ_ERQ3_MASK)\r\n#define DMA_ERQ_ERQ4_MASK                        0x10u\r\n#define DMA_ERQ_ERQ4_SHIFT                       4u\r\n#define DMA_ERQ_ERQ4_WIDTH                       1u\r\n#define DMA_ERQ_ERQ4(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERQ_ERQ4_SHIFT))&DMA_ERQ_ERQ4_MASK)\r\n#define DMA_ERQ_ERQ5_MASK                        0x20u\r\n#define DMA_ERQ_ERQ5_SHIFT                       5u\r\n#define DMA_ERQ_ERQ5_WIDTH                       1u\r\n#define DMA_ERQ_ERQ5(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERQ_ERQ5_SHIFT))&DMA_ERQ_ERQ5_MASK)\r\n#define DMA_ERQ_ERQ6_MASK                        0x40u\r\n#define DMA_ERQ_ERQ6_SHIFT                       6u\r\n#define DMA_ERQ_ERQ6_WIDTH                       1u\r\n#define DMA_ERQ_ERQ6(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERQ_ERQ6_SHIFT))&DMA_ERQ_ERQ6_MASK)\r\n#define DMA_ERQ_ERQ7_MASK                        0x80u\r\n#define DMA_ERQ_ERQ7_SHIFT                       7u\r\n#define DMA_ERQ_ERQ7_WIDTH                       1u\r\n#define DMA_ERQ_ERQ7(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERQ_ERQ7_SHIFT))&DMA_ERQ_ERQ7_MASK)\r\n#define DMA_ERQ_ERQ8_MASK                        0x100u\r\n#define DMA_ERQ_ERQ8_SHIFT                       8u\r\n#define DMA_ERQ_ERQ8_WIDTH                       1u\r\n#define DMA_ERQ_ERQ8(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERQ_ERQ8_SHIFT))&DMA_ERQ_ERQ8_MASK)\r\n#define DMA_ERQ_ERQ9_MASK                        0x200u\r\n#define DMA_ERQ_ERQ9_SHIFT                       9u\r\n#define DMA_ERQ_ERQ9_WIDTH                       1u\r\n#define DMA_ERQ_ERQ9(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERQ_ERQ9_SHIFT))&DMA_ERQ_ERQ9_MASK)\r\n#define DMA_ERQ_ERQ10_MASK                       0x400u\r\n#define DMA_ERQ_ERQ10_SHIFT                      10u\r\n#define DMA_ERQ_ERQ10_WIDTH                      1u\r\n#define DMA_ERQ_ERQ10(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERQ_ERQ10_SHIFT))&DMA_ERQ_ERQ10_MASK)\r\n#define DMA_ERQ_ERQ11_MASK                       0x800u\r\n#define DMA_ERQ_ERQ11_SHIFT                      11u\r\n#define DMA_ERQ_ERQ11_WIDTH                      1u\r\n#define DMA_ERQ_ERQ11(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERQ_ERQ11_SHIFT))&DMA_ERQ_ERQ11_MASK)\r\n#define DMA_ERQ_ERQ12_MASK                       0x1000u\r\n#define DMA_ERQ_ERQ12_SHIFT                      12u\r\n#define DMA_ERQ_ERQ12_WIDTH                      1u\r\n#define DMA_ERQ_ERQ12(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERQ_ERQ12_SHIFT))&DMA_ERQ_ERQ12_MASK)\r\n#define DMA_ERQ_ERQ13_MASK                       0x2000u\r\n#define DMA_ERQ_ERQ13_SHIFT                      13u\r\n#define DMA_ERQ_ERQ13_WIDTH                      1u\r\n#define DMA_ERQ_ERQ13(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERQ_ERQ13_SHIFT))&DMA_ERQ_ERQ13_MASK)\r\n#define DMA_ERQ_ERQ14_MASK                       0x4000u\r\n#define DMA_ERQ_ERQ14_SHIFT                      14u\r\n#define DMA_ERQ_ERQ14_WIDTH                      1u\r\n#define DMA_ERQ_ERQ14(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERQ_ERQ14_SHIFT))&DMA_ERQ_ERQ14_MASK)\r\n#define DMA_ERQ_ERQ15_MASK                       0x8000u\r\n#define DMA_ERQ_ERQ15_SHIFT                      15u\r\n#define DMA_ERQ_ERQ15_WIDTH                      1u\r\n#define DMA_ERQ_ERQ15(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERQ_ERQ15_SHIFT))&DMA_ERQ_ERQ15_MASK)\r\n/* EEI Bit Fields */\r\n#define DMA_EEI_EEI0_MASK                        0x1u\r\n#define DMA_EEI_EEI0_SHIFT                       0u\r\n#define DMA_EEI_EEI0_WIDTH                       1u\r\n#define DMA_EEI_EEI0(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_EEI_EEI0_SHIFT))&DMA_EEI_EEI0_MASK)\r\n#define DMA_EEI_EEI1_MASK                        0x2u\r\n#define DMA_EEI_EEI1_SHIFT                       1u\r\n#define DMA_EEI_EEI1_WIDTH                       1u\r\n#define DMA_EEI_EEI1(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_EEI_EEI1_SHIFT))&DMA_EEI_EEI1_MASK)\r\n#define DMA_EEI_EEI2_MASK                        0x4u\r\n#define DMA_EEI_EEI2_SHIFT                       2u\r\n#define DMA_EEI_EEI2_WIDTH                       1u\r\n#define DMA_EEI_EEI2(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_EEI_EEI2_SHIFT))&DMA_EEI_EEI2_MASK)\r\n#define DMA_EEI_EEI3_MASK                        0x8u\r\n#define DMA_EEI_EEI3_SHIFT                       3u\r\n#define DMA_EEI_EEI3_WIDTH                       1u\r\n#define DMA_EEI_EEI3(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_EEI_EEI3_SHIFT))&DMA_EEI_EEI3_MASK)\r\n#define DMA_EEI_EEI4_MASK                        0x10u\r\n#define DMA_EEI_EEI4_SHIFT                       4u\r\n#define DMA_EEI_EEI4_WIDTH                       1u\r\n#define DMA_EEI_EEI4(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_EEI_EEI4_SHIFT))&DMA_EEI_EEI4_MASK)\r\n#define DMA_EEI_EEI5_MASK                        0x20u\r\n#define DMA_EEI_EEI5_SHIFT                       5u\r\n#define DMA_EEI_EEI5_WIDTH                       1u\r\n#define DMA_EEI_EEI5(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_EEI_EEI5_SHIFT))&DMA_EEI_EEI5_MASK)\r\n#define DMA_EEI_EEI6_MASK                        0x40u\r\n#define DMA_EEI_EEI6_SHIFT                       6u\r\n#define DMA_EEI_EEI6_WIDTH                       1u\r\n#define DMA_EEI_EEI6(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_EEI_EEI6_SHIFT))&DMA_EEI_EEI6_MASK)\r\n#define DMA_EEI_EEI7_MASK                        0x80u\r\n#define DMA_EEI_EEI7_SHIFT                       7u\r\n#define DMA_EEI_EEI7_WIDTH                       1u\r\n#define DMA_EEI_EEI7(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_EEI_EEI7_SHIFT))&DMA_EEI_EEI7_MASK)\r\n#define DMA_EEI_EEI8_MASK                        0x100u\r\n#define DMA_EEI_EEI8_SHIFT                       8u\r\n#define DMA_EEI_EEI8_WIDTH                       1u\r\n#define DMA_EEI_EEI8(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_EEI_EEI8_SHIFT))&DMA_EEI_EEI8_MASK)\r\n#define DMA_EEI_EEI9_MASK                        0x200u\r\n#define DMA_EEI_EEI9_SHIFT                       9u\r\n#define DMA_EEI_EEI9_WIDTH                       1u\r\n#define DMA_EEI_EEI9(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_EEI_EEI9_SHIFT))&DMA_EEI_EEI9_MASK)\r\n#define DMA_EEI_EEI10_MASK                       0x400u\r\n#define DMA_EEI_EEI10_SHIFT                      10u\r\n#define DMA_EEI_EEI10_WIDTH                      1u\r\n#define DMA_EEI_EEI10(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_EEI_EEI10_SHIFT))&DMA_EEI_EEI10_MASK)\r\n#define DMA_EEI_EEI11_MASK                       0x800u\r\n#define DMA_EEI_EEI11_SHIFT                      11u\r\n#define DMA_EEI_EEI11_WIDTH                      1u\r\n#define DMA_EEI_EEI11(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_EEI_EEI11_SHIFT))&DMA_EEI_EEI11_MASK)\r\n#define DMA_EEI_EEI12_MASK                       0x1000u\r\n#define DMA_EEI_EEI12_SHIFT                      12u\r\n#define DMA_EEI_EEI12_WIDTH                      1u\r\n#define DMA_EEI_EEI12(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_EEI_EEI12_SHIFT))&DMA_EEI_EEI12_MASK)\r\n#define DMA_EEI_EEI13_MASK                       0x2000u\r\n#define DMA_EEI_EEI13_SHIFT                      13u\r\n#define DMA_EEI_EEI13_WIDTH                      1u\r\n#define DMA_EEI_EEI13(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_EEI_EEI13_SHIFT))&DMA_EEI_EEI13_MASK)\r\n#define DMA_EEI_EEI14_MASK                       0x4000u\r\n#define DMA_EEI_EEI14_SHIFT                      14u\r\n#define DMA_EEI_EEI14_WIDTH                      1u\r\n#define DMA_EEI_EEI14(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_EEI_EEI14_SHIFT))&DMA_EEI_EEI14_MASK)\r\n#define DMA_EEI_EEI15_MASK                       0x8000u\r\n#define DMA_EEI_EEI15_SHIFT                      15u\r\n#define DMA_EEI_EEI15_WIDTH                      1u\r\n#define DMA_EEI_EEI15(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_EEI_EEI15_SHIFT))&DMA_EEI_EEI15_MASK)\r\n/* CEEI Bit Fields */\r\n#define DMA_CEEI_CEEI_MASK                       0xFu\r\n#define DMA_CEEI_CEEI_SHIFT                      0u\r\n#define DMA_CEEI_CEEI_WIDTH                      4u\r\n#define DMA_CEEI_CEEI(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CEEI_CEEI_SHIFT))&DMA_CEEI_CEEI_MASK)\r\n#define DMA_CEEI_CAEE_MASK                       0x40u\r\n#define DMA_CEEI_CAEE_SHIFT                      6u\r\n#define DMA_CEEI_CAEE_WIDTH                      1u\r\n#define DMA_CEEI_CAEE(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CEEI_CAEE_SHIFT))&DMA_CEEI_CAEE_MASK)\r\n#define DMA_CEEI_NOP_MASK                        0x80u\r\n#define DMA_CEEI_NOP_SHIFT                       7u\r\n#define DMA_CEEI_NOP_WIDTH                       1u\r\n#define DMA_CEEI_NOP(x)                          (((uint8_t)(((uint8_t)(x))<<DMA_CEEI_NOP_SHIFT))&DMA_CEEI_NOP_MASK)\r\n/* SEEI Bit Fields */\r\n#define DMA_SEEI_SEEI_MASK                       0xFu\r\n#define DMA_SEEI_SEEI_SHIFT                      0u\r\n#define DMA_SEEI_SEEI_WIDTH                      4u\r\n#define DMA_SEEI_SEEI(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_SEEI_SEEI_SHIFT))&DMA_SEEI_SEEI_MASK)\r\n#define DMA_SEEI_SAEE_MASK                       0x40u\r\n#define DMA_SEEI_SAEE_SHIFT                      6u\r\n#define DMA_SEEI_SAEE_WIDTH                      1u\r\n#define DMA_SEEI_SAEE(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_SEEI_SAEE_SHIFT))&DMA_SEEI_SAEE_MASK)\r\n#define DMA_SEEI_NOP_MASK                        0x80u\r\n#define DMA_SEEI_NOP_SHIFT                       7u\r\n#define DMA_SEEI_NOP_WIDTH                       1u\r\n#define DMA_SEEI_NOP(x)                          (((uint8_t)(((uint8_t)(x))<<DMA_SEEI_NOP_SHIFT))&DMA_SEEI_NOP_MASK)\r\n/* CERQ Bit Fields */\r\n#define DMA_CERQ_CERQ_MASK                       0xFu\r\n#define DMA_CERQ_CERQ_SHIFT                      0u\r\n#define DMA_CERQ_CERQ_WIDTH                      4u\r\n#define DMA_CERQ_CERQ(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CERQ_CERQ_SHIFT))&DMA_CERQ_CERQ_MASK)\r\n#define DMA_CERQ_CAER_MASK                       0x40u\r\n#define DMA_CERQ_CAER_SHIFT                      6u\r\n#define DMA_CERQ_CAER_WIDTH                      1u\r\n#define DMA_CERQ_CAER(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CERQ_CAER_SHIFT))&DMA_CERQ_CAER_MASK)\r\n#define DMA_CERQ_NOP_MASK                        0x80u\r\n#define DMA_CERQ_NOP_SHIFT                       7u\r\n#define DMA_CERQ_NOP_WIDTH                       1u\r\n#define DMA_CERQ_NOP(x)                          (((uint8_t)(((uint8_t)(x))<<DMA_CERQ_NOP_SHIFT))&DMA_CERQ_NOP_MASK)\r\n/* SERQ Bit Fields */\r\n#define DMA_SERQ_SERQ_MASK                       0xFu\r\n#define DMA_SERQ_SERQ_SHIFT                      0u\r\n#define DMA_SERQ_SERQ_WIDTH                      4u\r\n#define DMA_SERQ_SERQ(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_SERQ_SERQ_SHIFT))&DMA_SERQ_SERQ_MASK)\r\n#define DMA_SERQ_SAER_MASK                       0x40u\r\n#define DMA_SERQ_SAER_SHIFT                      6u\r\n#define DMA_SERQ_SAER_WIDTH                      1u\r\n#define DMA_SERQ_SAER(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_SERQ_SAER_SHIFT))&DMA_SERQ_SAER_MASK)\r\n#define DMA_SERQ_NOP_MASK                        0x80u\r\n#define DMA_SERQ_NOP_SHIFT                       7u\r\n#define DMA_SERQ_NOP_WIDTH                       1u\r\n#define DMA_SERQ_NOP(x)                          (((uint8_t)(((uint8_t)(x))<<DMA_SERQ_NOP_SHIFT))&DMA_SERQ_NOP_MASK)\r\n/* CDNE Bit Fields */\r\n#define DMA_CDNE_CDNE_MASK                       0xFu\r\n#define DMA_CDNE_CDNE_SHIFT                      0u\r\n#define DMA_CDNE_CDNE_WIDTH                      4u\r\n#define DMA_CDNE_CDNE(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CDNE_CDNE_SHIFT))&DMA_CDNE_CDNE_MASK)\r\n#define DMA_CDNE_CADN_MASK                       0x40u\r\n#define DMA_CDNE_CADN_SHIFT                      6u\r\n#define DMA_CDNE_CADN_WIDTH                      1u\r\n#define DMA_CDNE_CADN(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CDNE_CADN_SHIFT))&DMA_CDNE_CADN_MASK)\r\n#define DMA_CDNE_NOP_MASK                        0x80u\r\n#define DMA_CDNE_NOP_SHIFT                       7u\r\n#define DMA_CDNE_NOP_WIDTH                       1u\r\n#define DMA_CDNE_NOP(x)                          (((uint8_t)(((uint8_t)(x))<<DMA_CDNE_NOP_SHIFT))&DMA_CDNE_NOP_MASK)\r\n/* SSRT Bit Fields */\r\n#define DMA_SSRT_SSRT_MASK                       0xFu\r\n#define DMA_SSRT_SSRT_SHIFT                      0u\r\n#define DMA_SSRT_SSRT_WIDTH                      4u\r\n#define DMA_SSRT_SSRT(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_SSRT_SSRT_SHIFT))&DMA_SSRT_SSRT_MASK)\r\n#define DMA_SSRT_SAST_MASK                       0x40u\r\n#define DMA_SSRT_SAST_SHIFT                      6u\r\n#define DMA_SSRT_SAST_WIDTH                      1u\r\n#define DMA_SSRT_SAST(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_SSRT_SAST_SHIFT))&DMA_SSRT_SAST_MASK)\r\n#define DMA_SSRT_NOP_MASK                        0x80u\r\n#define DMA_SSRT_NOP_SHIFT                       7u\r\n#define DMA_SSRT_NOP_WIDTH                       1u\r\n#define DMA_SSRT_NOP(x)                          (((uint8_t)(((uint8_t)(x))<<DMA_SSRT_NOP_SHIFT))&DMA_SSRT_NOP_MASK)\r\n/* CERR Bit Fields */\r\n#define DMA_CERR_CERR_MASK                       0xFu\r\n#define DMA_CERR_CERR_SHIFT                      0u\r\n#define DMA_CERR_CERR_WIDTH                      4u\r\n#define DMA_CERR_CERR(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CERR_CERR_SHIFT))&DMA_CERR_CERR_MASK)\r\n#define DMA_CERR_CAEI_MASK                       0x40u\r\n#define DMA_CERR_CAEI_SHIFT                      6u\r\n#define DMA_CERR_CAEI_WIDTH                      1u\r\n#define DMA_CERR_CAEI(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CERR_CAEI_SHIFT))&DMA_CERR_CAEI_MASK)\r\n#define DMA_CERR_NOP_MASK                        0x80u\r\n#define DMA_CERR_NOP_SHIFT                       7u\r\n#define DMA_CERR_NOP_WIDTH                       1u\r\n#define DMA_CERR_NOP(x)                          (((uint8_t)(((uint8_t)(x))<<DMA_CERR_NOP_SHIFT))&DMA_CERR_NOP_MASK)\r\n/* CINT Bit Fields */\r\n#define DMA_CINT_CINT_MASK                       0xFu\r\n#define DMA_CINT_CINT_SHIFT                      0u\r\n#define DMA_CINT_CINT_WIDTH                      4u\r\n#define DMA_CINT_CINT(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CINT_CINT_SHIFT))&DMA_CINT_CINT_MASK)\r\n#define DMA_CINT_CAIR_MASK                       0x40u\r\n#define DMA_CINT_CAIR_SHIFT                      6u\r\n#define DMA_CINT_CAIR_WIDTH                      1u\r\n#define DMA_CINT_CAIR(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CINT_CAIR_SHIFT))&DMA_CINT_CAIR_MASK)\r\n#define DMA_CINT_NOP_MASK                        0x80u\r\n#define DMA_CINT_NOP_SHIFT                       7u\r\n#define DMA_CINT_NOP_WIDTH                       1u\r\n#define DMA_CINT_NOP(x)                          (((uint8_t)(((uint8_t)(x))<<DMA_CINT_NOP_SHIFT))&DMA_CINT_NOP_MASK)\r\n/* INT Bit Fields */\r\n#define DMA_INT_INT0_MASK                        0x1u\r\n#define DMA_INT_INT0_SHIFT                       0u\r\n#define DMA_INT_INT0_WIDTH                       1u\r\n#define DMA_INT_INT0(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_INT_INT0_SHIFT))&DMA_INT_INT0_MASK)\r\n#define DMA_INT_INT1_MASK                        0x2u\r\n#define DMA_INT_INT1_SHIFT                       1u\r\n#define DMA_INT_INT1_WIDTH                       1u\r\n#define DMA_INT_INT1(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_INT_INT1_SHIFT))&DMA_INT_INT1_MASK)\r\n#define DMA_INT_INT2_MASK                        0x4u\r\n#define DMA_INT_INT2_SHIFT                       2u\r\n#define DMA_INT_INT2_WIDTH                       1u\r\n#define DMA_INT_INT2(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_INT_INT2_SHIFT))&DMA_INT_INT2_MASK)\r\n#define DMA_INT_INT3_MASK                        0x8u\r\n#define DMA_INT_INT3_SHIFT                       3u\r\n#define DMA_INT_INT3_WIDTH                       1u\r\n#define DMA_INT_INT3(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_INT_INT3_SHIFT))&DMA_INT_INT3_MASK)\r\n#define DMA_INT_INT4_MASK                        0x10u\r\n#define DMA_INT_INT4_SHIFT                       4u\r\n#define DMA_INT_INT4_WIDTH                       1u\r\n#define DMA_INT_INT4(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_INT_INT4_SHIFT))&DMA_INT_INT4_MASK)\r\n#define DMA_INT_INT5_MASK                        0x20u\r\n#define DMA_INT_INT5_SHIFT                       5u\r\n#define DMA_INT_INT5_WIDTH                       1u\r\n#define DMA_INT_INT5(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_INT_INT5_SHIFT))&DMA_INT_INT5_MASK)\r\n#define DMA_INT_INT6_MASK                        0x40u\r\n#define DMA_INT_INT6_SHIFT                       6u\r\n#define DMA_INT_INT6_WIDTH                       1u\r\n#define DMA_INT_INT6(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_INT_INT6_SHIFT))&DMA_INT_INT6_MASK)\r\n#define DMA_INT_INT7_MASK                        0x80u\r\n#define DMA_INT_INT7_SHIFT                       7u\r\n#define DMA_INT_INT7_WIDTH                       1u\r\n#define DMA_INT_INT7(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_INT_INT7_SHIFT))&DMA_INT_INT7_MASK)\r\n#define DMA_INT_INT8_MASK                        0x100u\r\n#define DMA_INT_INT8_SHIFT                       8u\r\n#define DMA_INT_INT8_WIDTH                       1u\r\n#define DMA_INT_INT8(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_INT_INT8_SHIFT))&DMA_INT_INT8_MASK)\r\n#define DMA_INT_INT9_MASK                        0x200u\r\n#define DMA_INT_INT9_SHIFT                       9u\r\n#define DMA_INT_INT9_WIDTH                       1u\r\n#define DMA_INT_INT9(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_INT_INT9_SHIFT))&DMA_INT_INT9_MASK)\r\n#define DMA_INT_INT10_MASK                       0x400u\r\n#define DMA_INT_INT10_SHIFT                      10u\r\n#define DMA_INT_INT10_WIDTH                      1u\r\n#define DMA_INT_INT10(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_INT_INT10_SHIFT))&DMA_INT_INT10_MASK)\r\n#define DMA_INT_INT11_MASK                       0x800u\r\n#define DMA_INT_INT11_SHIFT                      11u\r\n#define DMA_INT_INT11_WIDTH                      1u\r\n#define DMA_INT_INT11(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_INT_INT11_SHIFT))&DMA_INT_INT11_MASK)\r\n#define DMA_INT_INT12_MASK                       0x1000u\r\n#define DMA_INT_INT12_SHIFT                      12u\r\n#define DMA_INT_INT12_WIDTH                      1u\r\n#define DMA_INT_INT12(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_INT_INT12_SHIFT))&DMA_INT_INT12_MASK)\r\n#define DMA_INT_INT13_MASK                       0x2000u\r\n#define DMA_INT_INT13_SHIFT                      13u\r\n#define DMA_INT_INT13_WIDTH                      1u\r\n#define DMA_INT_INT13(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_INT_INT13_SHIFT))&DMA_INT_INT13_MASK)\r\n#define DMA_INT_INT14_MASK                       0x4000u\r\n#define DMA_INT_INT14_SHIFT                      14u\r\n#define DMA_INT_INT14_WIDTH                      1u\r\n#define DMA_INT_INT14(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_INT_INT14_SHIFT))&DMA_INT_INT14_MASK)\r\n#define DMA_INT_INT15_MASK                       0x8000u\r\n#define DMA_INT_INT15_SHIFT                      15u\r\n#define DMA_INT_INT15_WIDTH                      1u\r\n#define DMA_INT_INT15(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_INT_INT15_SHIFT))&DMA_INT_INT15_MASK)\r\n/* ERR Bit Fields */\r\n#define DMA_ERR_ERR0_MASK                        0x1u\r\n#define DMA_ERR_ERR0_SHIFT                       0u\r\n#define DMA_ERR_ERR0_WIDTH                       1u\r\n#define DMA_ERR_ERR0(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERR_ERR0_SHIFT))&DMA_ERR_ERR0_MASK)\r\n#define DMA_ERR_ERR1_MASK                        0x2u\r\n#define DMA_ERR_ERR1_SHIFT                       1u\r\n#define DMA_ERR_ERR1_WIDTH                       1u\r\n#define DMA_ERR_ERR1(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERR_ERR1_SHIFT))&DMA_ERR_ERR1_MASK)\r\n#define DMA_ERR_ERR2_MASK                        0x4u\r\n#define DMA_ERR_ERR2_SHIFT                       2u\r\n#define DMA_ERR_ERR2_WIDTH                       1u\r\n#define DMA_ERR_ERR2(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERR_ERR2_SHIFT))&DMA_ERR_ERR2_MASK)\r\n#define DMA_ERR_ERR3_MASK                        0x8u\r\n#define DMA_ERR_ERR3_SHIFT                       3u\r\n#define DMA_ERR_ERR3_WIDTH                       1u\r\n#define DMA_ERR_ERR3(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERR_ERR3_SHIFT))&DMA_ERR_ERR3_MASK)\r\n#define DMA_ERR_ERR4_MASK                        0x10u\r\n#define DMA_ERR_ERR4_SHIFT                       4u\r\n#define DMA_ERR_ERR4_WIDTH                       1u\r\n#define DMA_ERR_ERR4(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERR_ERR4_SHIFT))&DMA_ERR_ERR4_MASK)\r\n#define DMA_ERR_ERR5_MASK                        0x20u\r\n#define DMA_ERR_ERR5_SHIFT                       5u\r\n#define DMA_ERR_ERR5_WIDTH                       1u\r\n#define DMA_ERR_ERR5(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERR_ERR5_SHIFT))&DMA_ERR_ERR5_MASK)\r\n#define DMA_ERR_ERR6_MASK                        0x40u\r\n#define DMA_ERR_ERR6_SHIFT                       6u\r\n#define DMA_ERR_ERR6_WIDTH                       1u\r\n#define DMA_ERR_ERR6(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERR_ERR6_SHIFT))&DMA_ERR_ERR6_MASK)\r\n#define DMA_ERR_ERR7_MASK                        0x80u\r\n#define DMA_ERR_ERR7_SHIFT                       7u\r\n#define DMA_ERR_ERR7_WIDTH                       1u\r\n#define DMA_ERR_ERR7(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERR_ERR7_SHIFT))&DMA_ERR_ERR7_MASK)\r\n#define DMA_ERR_ERR8_MASK                        0x100u\r\n#define DMA_ERR_ERR8_SHIFT                       8u\r\n#define DMA_ERR_ERR8_WIDTH                       1u\r\n#define DMA_ERR_ERR8(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERR_ERR8_SHIFT))&DMA_ERR_ERR8_MASK)\r\n#define DMA_ERR_ERR9_MASK                        0x200u\r\n#define DMA_ERR_ERR9_SHIFT                       9u\r\n#define DMA_ERR_ERR9_WIDTH                       1u\r\n#define DMA_ERR_ERR9(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_ERR_ERR9_SHIFT))&DMA_ERR_ERR9_MASK)\r\n#define DMA_ERR_ERR10_MASK                       0x400u\r\n#define DMA_ERR_ERR10_SHIFT                      10u\r\n#define DMA_ERR_ERR10_WIDTH                      1u\r\n#define DMA_ERR_ERR10(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERR_ERR10_SHIFT))&DMA_ERR_ERR10_MASK)\r\n#define DMA_ERR_ERR11_MASK                       0x800u\r\n#define DMA_ERR_ERR11_SHIFT                      11u\r\n#define DMA_ERR_ERR11_WIDTH                      1u\r\n#define DMA_ERR_ERR11(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERR_ERR11_SHIFT))&DMA_ERR_ERR11_MASK)\r\n#define DMA_ERR_ERR12_MASK                       0x1000u\r\n#define DMA_ERR_ERR12_SHIFT                      12u\r\n#define DMA_ERR_ERR12_WIDTH                      1u\r\n#define DMA_ERR_ERR12(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERR_ERR12_SHIFT))&DMA_ERR_ERR12_MASK)\r\n#define DMA_ERR_ERR13_MASK                       0x2000u\r\n#define DMA_ERR_ERR13_SHIFT                      13u\r\n#define DMA_ERR_ERR13_WIDTH                      1u\r\n#define DMA_ERR_ERR13(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERR_ERR13_SHIFT))&DMA_ERR_ERR13_MASK)\r\n#define DMA_ERR_ERR14_MASK                       0x4000u\r\n#define DMA_ERR_ERR14_SHIFT                      14u\r\n#define DMA_ERR_ERR14_WIDTH                      1u\r\n#define DMA_ERR_ERR14(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERR_ERR14_SHIFT))&DMA_ERR_ERR14_MASK)\r\n#define DMA_ERR_ERR15_MASK                       0x8000u\r\n#define DMA_ERR_ERR15_SHIFT                      15u\r\n#define DMA_ERR_ERR15_WIDTH                      1u\r\n#define DMA_ERR_ERR15(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERR_ERR15_SHIFT))&DMA_ERR_ERR15_MASK)\r\n/* HRS Bit Fields */\r\n#define DMA_HRS_HRS0_MASK                        0x1u\r\n#define DMA_HRS_HRS0_SHIFT                       0u\r\n#define DMA_HRS_HRS0_WIDTH                       1u\r\n#define DMA_HRS_HRS0(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_HRS_HRS0_SHIFT))&DMA_HRS_HRS0_MASK)\r\n#define DMA_HRS_HRS1_MASK                        0x2u\r\n#define DMA_HRS_HRS1_SHIFT                       1u\r\n#define DMA_HRS_HRS1_WIDTH                       1u\r\n#define DMA_HRS_HRS1(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_HRS_HRS1_SHIFT))&DMA_HRS_HRS1_MASK)\r\n#define DMA_HRS_HRS2_MASK                        0x4u\r\n#define DMA_HRS_HRS2_SHIFT                       2u\r\n#define DMA_HRS_HRS2_WIDTH                       1u\r\n#define DMA_HRS_HRS2(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_HRS_HRS2_SHIFT))&DMA_HRS_HRS2_MASK)\r\n#define DMA_HRS_HRS3_MASK                        0x8u\r\n#define DMA_HRS_HRS3_SHIFT                       3u\r\n#define DMA_HRS_HRS3_WIDTH                       1u\r\n#define DMA_HRS_HRS3(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_HRS_HRS3_SHIFT))&DMA_HRS_HRS3_MASK)\r\n#define DMA_HRS_HRS4_MASK                        0x10u\r\n#define DMA_HRS_HRS4_SHIFT                       4u\r\n#define DMA_HRS_HRS4_WIDTH                       1u\r\n#define DMA_HRS_HRS4(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_HRS_HRS4_SHIFT))&DMA_HRS_HRS4_MASK)\r\n#define DMA_HRS_HRS5_MASK                        0x20u\r\n#define DMA_HRS_HRS5_SHIFT                       5u\r\n#define DMA_HRS_HRS5_WIDTH                       1u\r\n#define DMA_HRS_HRS5(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_HRS_HRS5_SHIFT))&DMA_HRS_HRS5_MASK)\r\n#define DMA_HRS_HRS6_MASK                        0x40u\r\n#define DMA_HRS_HRS6_SHIFT                       6u\r\n#define DMA_HRS_HRS6_WIDTH                       1u\r\n#define DMA_HRS_HRS6(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_HRS_HRS6_SHIFT))&DMA_HRS_HRS6_MASK)\r\n#define DMA_HRS_HRS7_MASK                        0x80u\r\n#define DMA_HRS_HRS7_SHIFT                       7u\r\n#define DMA_HRS_HRS7_WIDTH                       1u\r\n#define DMA_HRS_HRS7(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_HRS_HRS7_SHIFT))&DMA_HRS_HRS7_MASK)\r\n#define DMA_HRS_HRS8_MASK                        0x100u\r\n#define DMA_HRS_HRS8_SHIFT                       8u\r\n#define DMA_HRS_HRS8_WIDTH                       1u\r\n#define DMA_HRS_HRS8(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_HRS_HRS8_SHIFT))&DMA_HRS_HRS8_MASK)\r\n#define DMA_HRS_HRS9_MASK                        0x200u\r\n#define DMA_HRS_HRS9_SHIFT                       9u\r\n#define DMA_HRS_HRS9_WIDTH                       1u\r\n#define DMA_HRS_HRS9(x)                          (((uint32_t)(((uint32_t)(x))<<DMA_HRS_HRS9_SHIFT))&DMA_HRS_HRS9_MASK)\r\n#define DMA_HRS_HRS10_MASK                       0x400u\r\n#define DMA_HRS_HRS10_SHIFT                      10u\r\n#define DMA_HRS_HRS10_WIDTH                      1u\r\n#define DMA_HRS_HRS10(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_HRS_HRS10_SHIFT))&DMA_HRS_HRS10_MASK)\r\n#define DMA_HRS_HRS11_MASK                       0x800u\r\n#define DMA_HRS_HRS11_SHIFT                      11u\r\n#define DMA_HRS_HRS11_WIDTH                      1u\r\n#define DMA_HRS_HRS11(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_HRS_HRS11_SHIFT))&DMA_HRS_HRS11_MASK)\r\n#define DMA_HRS_HRS12_MASK                       0x1000u\r\n#define DMA_HRS_HRS12_SHIFT                      12u\r\n#define DMA_HRS_HRS12_WIDTH                      1u\r\n#define DMA_HRS_HRS12(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_HRS_HRS12_SHIFT))&DMA_HRS_HRS12_MASK)\r\n#define DMA_HRS_HRS13_MASK                       0x2000u\r\n#define DMA_HRS_HRS13_SHIFT                      13u\r\n#define DMA_HRS_HRS13_WIDTH                      1u\r\n#define DMA_HRS_HRS13(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_HRS_HRS13_SHIFT))&DMA_HRS_HRS13_MASK)\r\n#define DMA_HRS_HRS14_MASK                       0x4000u\r\n#define DMA_HRS_HRS14_SHIFT                      14u\r\n#define DMA_HRS_HRS14_WIDTH                      1u\r\n#define DMA_HRS_HRS14(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_HRS_HRS14_SHIFT))&DMA_HRS_HRS14_MASK)\r\n#define DMA_HRS_HRS15_MASK                       0x8000u\r\n#define DMA_HRS_HRS15_SHIFT                      15u\r\n#define DMA_HRS_HRS15_WIDTH                      1u\r\n#define DMA_HRS_HRS15(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_HRS_HRS15_SHIFT))&DMA_HRS_HRS15_MASK)\r\n/* EARS Bit Fields */\r\n#define DMA_EARS_EDREQ_0_MASK                    0x1u\r\n#define DMA_EARS_EDREQ_0_SHIFT                   0u\r\n#define DMA_EARS_EDREQ_0_WIDTH                   1u\r\n#define DMA_EARS_EDREQ_0(x)                      (((uint32_t)(((uint32_t)(x))<<DMA_EARS_EDREQ_0_SHIFT))&DMA_EARS_EDREQ_0_MASK)\r\n#define DMA_EARS_EDREQ_1_MASK                    0x2u\r\n#define DMA_EARS_EDREQ_1_SHIFT                   1u\r\n#define DMA_EARS_EDREQ_1_WIDTH                   1u\r\n#define DMA_EARS_EDREQ_1(x)                      (((uint32_t)(((uint32_t)(x))<<DMA_EARS_EDREQ_1_SHIFT))&DMA_EARS_EDREQ_1_MASK)\r\n#define DMA_EARS_EDREQ_2_MASK                    0x4u\r\n#define DMA_EARS_EDREQ_2_SHIFT                   2u\r\n#define DMA_EARS_EDREQ_2_WIDTH                   1u\r\n#define DMA_EARS_EDREQ_2(x)                      (((uint32_t)(((uint32_t)(x))<<DMA_EARS_EDREQ_2_SHIFT))&DMA_EARS_EDREQ_2_MASK)\r\n#define DMA_EARS_EDREQ_3_MASK                    0x8u\r\n#define DMA_EARS_EDREQ_3_SHIFT                   3u\r\n#define DMA_EARS_EDREQ_3_WIDTH                   1u\r\n#define DMA_EARS_EDREQ_3(x)                      (((uint32_t)(((uint32_t)(x))<<DMA_EARS_EDREQ_3_SHIFT))&DMA_EARS_EDREQ_3_MASK)\r\n#define DMA_EARS_EDREQ_4_MASK                    0x10u\r\n#define DMA_EARS_EDREQ_4_SHIFT                   4u\r\n#define DMA_EARS_EDREQ_4_WIDTH                   1u\r\n#define DMA_EARS_EDREQ_4(x)                      (((uint32_t)(((uint32_t)(x))<<DMA_EARS_EDREQ_4_SHIFT))&DMA_EARS_EDREQ_4_MASK)\r\n#define DMA_EARS_EDREQ_5_MASK                    0x20u\r\n#define DMA_EARS_EDREQ_5_SHIFT                   5u\r\n#define DMA_EARS_EDREQ_5_WIDTH                   1u\r\n#define DMA_EARS_EDREQ_5(x)                      (((uint32_t)(((uint32_t)(x))<<DMA_EARS_EDREQ_5_SHIFT))&DMA_EARS_EDREQ_5_MASK)\r\n#define DMA_EARS_EDREQ_6_MASK                    0x40u\r\n#define DMA_EARS_EDREQ_6_SHIFT                   6u\r\n#define DMA_EARS_EDREQ_6_WIDTH                   1u\r\n#define DMA_EARS_EDREQ_6(x)                      (((uint32_t)(((uint32_t)(x))<<DMA_EARS_EDREQ_6_SHIFT))&DMA_EARS_EDREQ_6_MASK)\r\n#define DMA_EARS_EDREQ_7_MASK                    0x80u\r\n#define DMA_EARS_EDREQ_7_SHIFT                   7u\r\n#define DMA_EARS_EDREQ_7_WIDTH                   1u\r\n#define DMA_EARS_EDREQ_7(x)                      (((uint32_t)(((uint32_t)(x))<<DMA_EARS_EDREQ_7_SHIFT))&DMA_EARS_EDREQ_7_MASK)\r\n#define DMA_EARS_EDREQ_8_MASK                    0x100u\r\n#define DMA_EARS_EDREQ_8_SHIFT                   8u\r\n#define DMA_EARS_EDREQ_8_WIDTH                   1u\r\n#define DMA_EARS_EDREQ_8(x)                      (((uint32_t)(((uint32_t)(x))<<DMA_EARS_EDREQ_8_SHIFT))&DMA_EARS_EDREQ_8_MASK)\r\n#define DMA_EARS_EDREQ_9_MASK                    0x200u\r\n#define DMA_EARS_EDREQ_9_SHIFT                   9u\r\n#define DMA_EARS_EDREQ_9_WIDTH                   1u\r\n#define DMA_EARS_EDREQ_9(x)                      (((uint32_t)(((uint32_t)(x))<<DMA_EARS_EDREQ_9_SHIFT))&DMA_EARS_EDREQ_9_MASK)\r\n#define DMA_EARS_EDREQ_10_MASK                   0x400u\r\n#define DMA_EARS_EDREQ_10_SHIFT                  10u\r\n#define DMA_EARS_EDREQ_10_WIDTH                  1u\r\n#define DMA_EARS_EDREQ_10(x)                     (((uint32_t)(((uint32_t)(x))<<DMA_EARS_EDREQ_10_SHIFT))&DMA_EARS_EDREQ_10_MASK)\r\n#define DMA_EARS_EDREQ_11_MASK                   0x800u\r\n#define DMA_EARS_EDREQ_11_SHIFT                  11u\r\n#define DMA_EARS_EDREQ_11_WIDTH                  1u\r\n#define DMA_EARS_EDREQ_11(x)                     (((uint32_t)(((uint32_t)(x))<<DMA_EARS_EDREQ_11_SHIFT))&DMA_EARS_EDREQ_11_MASK)\r\n#define DMA_EARS_EDREQ_12_MASK                   0x1000u\r\n#define DMA_EARS_EDREQ_12_SHIFT                  12u\r\n#define DMA_EARS_EDREQ_12_WIDTH                  1u\r\n#define DMA_EARS_EDREQ_12(x)                     (((uint32_t)(((uint32_t)(x))<<DMA_EARS_EDREQ_12_SHIFT))&DMA_EARS_EDREQ_12_MASK)\r\n#define DMA_EARS_EDREQ_13_MASK                   0x2000u\r\n#define DMA_EARS_EDREQ_13_SHIFT                  13u\r\n#define DMA_EARS_EDREQ_13_WIDTH                  1u\r\n#define DMA_EARS_EDREQ_13(x)                     (((uint32_t)(((uint32_t)(x))<<DMA_EARS_EDREQ_13_SHIFT))&DMA_EARS_EDREQ_13_MASK)\r\n#define DMA_EARS_EDREQ_14_MASK                   0x4000u\r\n#define DMA_EARS_EDREQ_14_SHIFT                  14u\r\n#define DMA_EARS_EDREQ_14_WIDTH                  1u\r\n#define DMA_EARS_EDREQ_14(x)                     (((uint32_t)(((uint32_t)(x))<<DMA_EARS_EDREQ_14_SHIFT))&DMA_EARS_EDREQ_14_MASK)\r\n#define DMA_EARS_EDREQ_15_MASK                   0x8000u\r\n#define DMA_EARS_EDREQ_15_SHIFT                  15u\r\n#define DMA_EARS_EDREQ_15_WIDTH                  1u\r\n#define DMA_EARS_EDREQ_15(x)                     (((uint32_t)(((uint32_t)(x))<<DMA_EARS_EDREQ_15_SHIFT))&DMA_EARS_EDREQ_15_MASK)\r\n/* DCHPRI Bit Fields */\r\n#define DMA_DCHPRI_CHPRI_MASK                    0xFu\r\n#define DMA_DCHPRI_CHPRI_SHIFT                   0u\r\n#define DMA_DCHPRI_CHPRI_WIDTH                   4u\r\n#define DMA_DCHPRI_CHPRI(x)                      (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI_CHPRI_SHIFT))&DMA_DCHPRI_CHPRI_MASK)\r\n#define DMA_DCHPRI_DPA_MASK                      0x40u\r\n#define DMA_DCHPRI_DPA_SHIFT                     6u\r\n#define DMA_DCHPRI_DPA_WIDTH                     1u\r\n#define DMA_DCHPRI_DPA(x)                        (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI_DPA_SHIFT))&DMA_DCHPRI_DPA_MASK)\r\n#define DMA_DCHPRI_ECP_MASK                      0x80u\r\n#define DMA_DCHPRI_ECP_SHIFT                     7u\r\n#define DMA_DCHPRI_ECP_WIDTH                     1u\r\n#define DMA_DCHPRI_ECP(x)                        (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI_ECP_SHIFT))&DMA_DCHPRI_ECP_MASK)\r\n/* TCD_SADDR Bit Fields */\r\n#define DMA_TCD_SADDR_SADDR_MASK                 0xFFFFFFFFu\r\n#define DMA_TCD_SADDR_SADDR_SHIFT                0u\r\n#define DMA_TCD_SADDR_SADDR_WIDTH                32u\r\n#define DMA_TCD_SADDR_SADDR(x)                   (((uint32_t)(((uint32_t)(x))<<DMA_TCD_SADDR_SADDR_SHIFT))&DMA_TCD_SADDR_SADDR_MASK)\r\n/* TCD_SOFF Bit Fields */\r\n#define DMA_TCD_SOFF_SOFF_MASK                   0xFFFFu\r\n#define DMA_TCD_SOFF_SOFF_SHIFT                  0u\r\n#define DMA_TCD_SOFF_SOFF_WIDTH                  16u\r\n#define DMA_TCD_SOFF_SOFF(x)                     (((uint16_t)(((uint16_t)(x))<<DMA_TCD_SOFF_SOFF_SHIFT))&DMA_TCD_SOFF_SOFF_MASK)\r\n/* TCD_ATTR Bit Fields */\r\n#define DMA_TCD_ATTR_DSIZE_MASK                  0x7u\r\n#define DMA_TCD_ATTR_DSIZE_SHIFT                 0u\r\n#define DMA_TCD_ATTR_DSIZE_WIDTH                 3u\r\n#define DMA_TCD_ATTR_DSIZE(x)                    (((uint16_t)(((uint16_t)(x))<<DMA_TCD_ATTR_DSIZE_SHIFT))&DMA_TCD_ATTR_DSIZE_MASK)\r\n#define DMA_TCD_ATTR_DMOD_MASK                   0xF8u\r\n#define DMA_TCD_ATTR_DMOD_SHIFT                  3u\r\n#define DMA_TCD_ATTR_DMOD_WIDTH                  5u\r\n#define DMA_TCD_ATTR_DMOD(x)                     (((uint16_t)(((uint16_t)(x))<<DMA_TCD_ATTR_DMOD_SHIFT))&DMA_TCD_ATTR_DMOD_MASK)\r\n#define DMA_TCD_ATTR_SSIZE_MASK                  0x700u\r\n#define DMA_TCD_ATTR_SSIZE_SHIFT                 8u\r\n#define DMA_TCD_ATTR_SSIZE_WIDTH                 3u\r\n#define DMA_TCD_ATTR_SSIZE(x)                    (((uint16_t)(((uint16_t)(x))<<DMA_TCD_ATTR_SSIZE_SHIFT))&DMA_TCD_ATTR_SSIZE_MASK)\r\n#define DMA_TCD_ATTR_SMOD_MASK                   0xF800u\r\n#define DMA_TCD_ATTR_SMOD_SHIFT                  11u\r\n#define DMA_TCD_ATTR_SMOD_WIDTH                  5u\r\n#define DMA_TCD_ATTR_SMOD(x)                     (((uint16_t)(((uint16_t)(x))<<DMA_TCD_ATTR_SMOD_SHIFT))&DMA_TCD_ATTR_SMOD_MASK)\r\n/* TCD_NBYTES_MLNO Bit Fields */\r\n#define DMA_TCD_NBYTES_MLNO_NBYTES_MASK          0xFFFFFFFFu\r\n#define DMA_TCD_NBYTES_MLNO_NBYTES_SHIFT         0u\r\n#define DMA_TCD_NBYTES_MLNO_NBYTES_WIDTH         32u\r\n#define DMA_TCD_NBYTES_MLNO_NBYTES(x)            (((uint32_t)(((uint32_t)(x))<<DMA_TCD_NBYTES_MLNO_NBYTES_SHIFT))&DMA_TCD_NBYTES_MLNO_NBYTES_MASK)\r\n/* TCD_NBYTES_MLOFFNO Bit Fields */\r\n#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_MASK       0x3FFFFFFFu\r\n#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_SHIFT      0u\r\n#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_WIDTH      30u\r\n#define DMA_TCD_NBYTES_MLOFFNO_NBYTES(x)         (((uint32_t)(((uint32_t)(x))<<DMA_TCD_NBYTES_MLOFFNO_NBYTES_SHIFT))&DMA_TCD_NBYTES_MLOFFNO_NBYTES_MASK)\r\n#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_MASK        0x40000000u\r\n#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_SHIFT       30u\r\n#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_WIDTH       1u\r\n#define DMA_TCD_NBYTES_MLOFFNO_DMLOE(x)          (((uint32_t)(((uint32_t)(x))<<DMA_TCD_NBYTES_MLOFFNO_DMLOE_SHIFT))&DMA_TCD_NBYTES_MLOFFNO_DMLOE_MASK)\r\n#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_MASK        0x80000000u\r\n#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_SHIFT       31u\r\n#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_WIDTH       1u\r\n#define DMA_TCD_NBYTES_MLOFFNO_SMLOE(x)          (((uint32_t)(((uint32_t)(x))<<DMA_TCD_NBYTES_MLOFFNO_SMLOE_SHIFT))&DMA_TCD_NBYTES_MLOFFNO_SMLOE_MASK)\r\n/* TCD_NBYTES_MLOFFYES Bit Fields */\r\n#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_MASK      0x3FFu\r\n#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_SHIFT     0u\r\n#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_WIDTH     10u\r\n#define DMA_TCD_NBYTES_MLOFFYES_NBYTES(x)        (((uint32_t)(((uint32_t)(x))<<DMA_TCD_NBYTES_MLOFFYES_NBYTES_SHIFT))&DMA_TCD_NBYTES_MLOFFYES_NBYTES_MASK)\r\n#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_MASK       0x3FFFFC00u\r\n#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_SHIFT      10u\r\n#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_WIDTH      20u\r\n#define DMA_TCD_NBYTES_MLOFFYES_MLOFF(x)         (((uint32_t)(((uint32_t)(x))<<DMA_TCD_NBYTES_MLOFFYES_MLOFF_SHIFT))&DMA_TCD_NBYTES_MLOFFYES_MLOFF_MASK)\r\n#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_MASK       0x40000000u\r\n#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_SHIFT      30u\r\n#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_WIDTH      1u\r\n#define DMA_TCD_NBYTES_MLOFFYES_DMLOE(x)         (((uint32_t)(((uint32_t)(x))<<DMA_TCD_NBYTES_MLOFFYES_DMLOE_SHIFT))&DMA_TCD_NBYTES_MLOFFYES_DMLOE_MASK)\r\n#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_MASK       0x80000000u\r\n#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_SHIFT      31u\r\n#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_WIDTH      1u\r\n#define DMA_TCD_NBYTES_MLOFFYES_SMLOE(x)         (((uint32_t)(((uint32_t)(x))<<DMA_TCD_NBYTES_MLOFFYES_SMLOE_SHIFT))&DMA_TCD_NBYTES_MLOFFYES_SMLOE_MASK)\r\n/* TCD_SLAST Bit Fields */\r\n#define DMA_TCD_SLAST_SLAST_MASK                 0xFFFFFFFFu\r\n#define DMA_TCD_SLAST_SLAST_SHIFT                0u\r\n#define DMA_TCD_SLAST_SLAST_WIDTH                32u\r\n#define DMA_TCD_SLAST_SLAST(x)                   (((uint32_t)(((uint32_t)(x))<<DMA_TCD_SLAST_SLAST_SHIFT))&DMA_TCD_SLAST_SLAST_MASK)\r\n/* TCD_DADDR Bit Fields */\r\n#define DMA_TCD_DADDR_DADDR_MASK                 0xFFFFFFFFu\r\n#define DMA_TCD_DADDR_DADDR_SHIFT                0u\r\n#define DMA_TCD_DADDR_DADDR_WIDTH                32u\r\n#define DMA_TCD_DADDR_DADDR(x)                   (((uint32_t)(((uint32_t)(x))<<DMA_TCD_DADDR_DADDR_SHIFT))&DMA_TCD_DADDR_DADDR_MASK)\r\n/* TCD_DOFF Bit Fields */\r\n#define DMA_TCD_DOFF_DOFF_MASK                   0xFFFFu\r\n#define DMA_TCD_DOFF_DOFF_SHIFT                  0u\r\n#define DMA_TCD_DOFF_DOFF_WIDTH                  16u\r\n#define DMA_TCD_DOFF_DOFF(x)                     (((uint16_t)(((uint16_t)(x))<<DMA_TCD_DOFF_DOFF_SHIFT))&DMA_TCD_DOFF_DOFF_MASK)\r\n/* TCD_CITER_ELINKNO Bit Fields */\r\n#define DMA_TCD_CITER_ELINKNO_CITER_MASK         0x7FFFu\r\n#define DMA_TCD_CITER_ELINKNO_CITER_SHIFT        0u\r\n#define DMA_TCD_CITER_ELINKNO_CITER_WIDTH        15u\r\n#define DMA_TCD_CITER_ELINKNO_CITER(x)           (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CITER_ELINKNO_CITER_SHIFT))&DMA_TCD_CITER_ELINKNO_CITER_MASK)\r\n#define DMA_TCD_CITER_ELINKNO_ELINK_MASK         0x8000u\r\n#define DMA_TCD_CITER_ELINKNO_ELINK_SHIFT        15u\r\n#define DMA_TCD_CITER_ELINKNO_ELINK_WIDTH        1u\r\n#define DMA_TCD_CITER_ELINKNO_ELINK(x)           (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CITER_ELINKNO_ELINK_SHIFT))&DMA_TCD_CITER_ELINKNO_ELINK_MASK)\r\n/* TCD_CITER_ELINKYES Bit Fields */\r\n#define DMA_TCD_CITER_ELINKYES_CITER_LE_MASK     0x1FFu\r\n#define DMA_TCD_CITER_ELINKYES_CITER_LE_SHIFT    0u\r\n#define DMA_TCD_CITER_ELINKYES_CITER_LE_WIDTH    9u\r\n#define DMA_TCD_CITER_ELINKYES_CITER_LE(x)       (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CITER_ELINKYES_CITER_LE_SHIFT))&DMA_TCD_CITER_ELINKYES_CITER_LE_MASK)\r\n#define DMA_TCD_CITER_ELINKYES_LINKCH_MASK       0x1E00u\r\n#define DMA_TCD_CITER_ELINKYES_LINKCH_SHIFT      9u\r\n#define DMA_TCD_CITER_ELINKYES_LINKCH_WIDTH      4u\r\n#define DMA_TCD_CITER_ELINKYES_LINKCH(x)         (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CITER_ELINKYES_LINKCH_SHIFT))&DMA_TCD_CITER_ELINKYES_LINKCH_MASK)\r\n#define DMA_TCD_CITER_ELINKYES_ELINK_MASK        0x8000u\r\n#define DMA_TCD_CITER_ELINKYES_ELINK_SHIFT       15u\r\n#define DMA_TCD_CITER_ELINKYES_ELINK_WIDTH       1u\r\n#define DMA_TCD_CITER_ELINKYES_ELINK(x)          (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CITER_ELINKYES_ELINK_SHIFT))&DMA_TCD_CITER_ELINKYES_ELINK_MASK)\r\n/* TCD_DLASTSGA Bit Fields */\r\n#define DMA_TCD_DLASTSGA_DLASTSGA_MASK           0xFFFFFFFFu\r\n#define DMA_TCD_DLASTSGA_DLASTSGA_SHIFT          0u\r\n#define DMA_TCD_DLASTSGA_DLASTSGA_WIDTH          32u\r\n#define DMA_TCD_DLASTSGA_DLASTSGA(x)             (((uint32_t)(((uint32_t)(x))<<DMA_TCD_DLASTSGA_DLASTSGA_SHIFT))&DMA_TCD_DLASTSGA_DLASTSGA_MASK)\r\n/* TCD_CSR Bit Fields */\r\n#define DMA_TCD_CSR_START_MASK                   0x1u\r\n#define DMA_TCD_CSR_START_SHIFT                  0u\r\n#define DMA_TCD_CSR_START_WIDTH                  1u\r\n#define DMA_TCD_CSR_START(x)                     (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_START_SHIFT))&DMA_TCD_CSR_START_MASK)\r\n#define DMA_TCD_CSR_INTMAJOR_MASK                0x2u\r\n#define DMA_TCD_CSR_INTMAJOR_SHIFT               1u\r\n#define DMA_TCD_CSR_INTMAJOR_WIDTH               1u\r\n#define DMA_TCD_CSR_INTMAJOR(x)                  (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_INTMAJOR_SHIFT))&DMA_TCD_CSR_INTMAJOR_MASK)\r\n#define DMA_TCD_CSR_INTHALF_MASK                 0x4u\r\n#define DMA_TCD_CSR_INTHALF_SHIFT                2u\r\n#define DMA_TCD_CSR_INTHALF_WIDTH                1u\r\n#define DMA_TCD_CSR_INTHALF(x)                   (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_INTHALF_SHIFT))&DMA_TCD_CSR_INTHALF_MASK)\r\n#define DMA_TCD_CSR_DREQ_MASK                    0x8u\r\n#define DMA_TCD_CSR_DREQ_SHIFT                   3u\r\n#define DMA_TCD_CSR_DREQ_WIDTH                   1u\r\n#define DMA_TCD_CSR_DREQ(x)                      (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_DREQ_SHIFT))&DMA_TCD_CSR_DREQ_MASK)\r\n#define DMA_TCD_CSR_ESG_MASK                     0x10u\r\n#define DMA_TCD_CSR_ESG_SHIFT                    4u\r\n#define DMA_TCD_CSR_ESG_WIDTH                    1u\r\n#define DMA_TCD_CSR_ESG(x)                       (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_ESG_SHIFT))&DMA_TCD_CSR_ESG_MASK)\r\n#define DMA_TCD_CSR_MAJORELINK_MASK              0x20u\r\n#define DMA_TCD_CSR_MAJORELINK_SHIFT             5u\r\n#define DMA_TCD_CSR_MAJORELINK_WIDTH             1u\r\n#define DMA_TCD_CSR_MAJORELINK(x)                (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_MAJORELINK_SHIFT))&DMA_TCD_CSR_MAJORELINK_MASK)\r\n#define DMA_TCD_CSR_ACTIVE_MASK                  0x40u\r\n#define DMA_TCD_CSR_ACTIVE_SHIFT                 6u\r\n#define DMA_TCD_CSR_ACTIVE_WIDTH                 1u\r\n#define DMA_TCD_CSR_ACTIVE(x)                    (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_ACTIVE_SHIFT))&DMA_TCD_CSR_ACTIVE_MASK)\r\n#define DMA_TCD_CSR_DONE_MASK                    0x80u\r\n#define DMA_TCD_CSR_DONE_SHIFT                   7u\r\n#define DMA_TCD_CSR_DONE_WIDTH                   1u\r\n#define DMA_TCD_CSR_DONE(x)                      (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_DONE_SHIFT))&DMA_TCD_CSR_DONE_MASK)\r\n#define DMA_TCD_CSR_MAJORLINKCH_MASK             0xF00u\r\n#define DMA_TCD_CSR_MAJORLINKCH_SHIFT            8u\r\n#define DMA_TCD_CSR_MAJORLINKCH_WIDTH            4u\r\n#define DMA_TCD_CSR_MAJORLINKCH(x)               (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_MAJORLINKCH_SHIFT))&DMA_TCD_CSR_MAJORLINKCH_MASK)\r\n#define DMA_TCD_CSR_BWC_MASK                     0xC000u\r\n#define DMA_TCD_CSR_BWC_SHIFT                    14u\r\n#define DMA_TCD_CSR_BWC_WIDTH                    2u\r\n#define DMA_TCD_CSR_BWC(x)                       (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_BWC_SHIFT))&DMA_TCD_CSR_BWC_MASK)\r\n/* TCD_BITER_ELINKNO Bit Fields */\r\n#define DMA_TCD_BITER_ELINKNO_BITER_MASK         0x7FFFu\r\n#define DMA_TCD_BITER_ELINKNO_BITER_SHIFT        0u\r\n#define DMA_TCD_BITER_ELINKNO_BITER_WIDTH        15u\r\n#define DMA_TCD_BITER_ELINKNO_BITER(x)           (((uint16_t)(((uint16_t)(x))<<DMA_TCD_BITER_ELINKNO_BITER_SHIFT))&DMA_TCD_BITER_ELINKNO_BITER_MASK)\r\n#define DMA_TCD_BITER_ELINKNO_ELINK_MASK         0x8000u\r\n#define DMA_TCD_BITER_ELINKNO_ELINK_SHIFT        15u\r\n#define DMA_TCD_BITER_ELINKNO_ELINK_WIDTH        1u\r\n#define DMA_TCD_BITER_ELINKNO_ELINK(x)           (((uint16_t)(((uint16_t)(x))<<DMA_TCD_BITER_ELINKNO_ELINK_SHIFT))&DMA_TCD_BITER_ELINKNO_ELINK_MASK)\r\n/* TCD_BITER_ELINKYES Bit Fields */\r\n#define DMA_TCD_BITER_ELINKYES_BITER_MASK        0x1FFu\r\n#define DMA_TCD_BITER_ELINKYES_BITER_SHIFT       0u\r\n#define DMA_TCD_BITER_ELINKYES_BITER_WIDTH       9u\r\n#define DMA_TCD_BITER_ELINKYES_BITER(x)          (((uint16_t)(((uint16_t)(x))<<DMA_TCD_BITER_ELINKYES_BITER_SHIFT))&DMA_TCD_BITER_ELINKYES_BITER_MASK)\r\n#define DMA_TCD_BITER_ELINKYES_LINKCH_MASK       0x1E00u\r\n#define DMA_TCD_BITER_ELINKYES_LINKCH_SHIFT      9u\r\n#define DMA_TCD_BITER_ELINKYES_LINKCH_WIDTH      4u\r\n#define DMA_TCD_BITER_ELINKYES_LINKCH(x)         (((uint16_t)(((uint16_t)(x))<<DMA_TCD_BITER_ELINKYES_LINKCH_SHIFT))&DMA_TCD_BITER_ELINKYES_LINKCH_MASK)\r\n#define DMA_TCD_BITER_ELINKYES_ELINK_MASK        0x8000u\r\n#define DMA_TCD_BITER_ELINKYES_ELINK_SHIFT       15u\r\n#define DMA_TCD_BITER_ELINKYES_ELINK_WIDTH       1u\r\n#define DMA_TCD_BITER_ELINKYES_ELINK(x)          (((uint16_t)(((uint16_t)(x))<<DMA_TCD_BITER_ELINKYES_ELINK_SHIFT))&DMA_TCD_BITER_ELINKYES_ELINK_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group DMA_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group DMA_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- DMAMUX Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup DMAMUX_Peripheral_Access_Layer DMAMUX Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** DMAMUX - Size of Registers Arrays */\r\n#define DMAMUX_CHCFG_COUNT                       16u\r\n\r\n/** DMAMUX - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint8_t CHCFG[DMAMUX_CHCFG_COUNT];          /**< Channel Configuration register, array offset: 0x0, array step: 0x1 */\r\n} DMAMUX_Type, *DMAMUX_MemMapPtr;\r\n\r\n /** Number of instances of the DMAMUX module. */\r\n#define DMAMUX_INSTANCE_COUNT                    (1u)\r\n\r\n\r\n/* DMAMUX - Peripheral instance base addresses */\r\n/** Peripheral DMAMUX base address */\r\n#define DMAMUX_BASE                              (0x40021000u)\r\n/** Peripheral DMAMUX base pointer */\r\n#define DMAMUX                                   ((DMAMUX_Type *)DMAMUX_BASE)\r\n/** Array initializer of DMAMUX peripheral base addresses */\r\n#define DMAMUX_BASE_ADDRS                        { DMAMUX_BASE }\r\n/** Array initializer of DMAMUX peripheral base pointers */\r\n#define DMAMUX_BASE_PTRS                         { DMAMUX }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- DMAMUX Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup DMAMUX_Register_Masks DMAMUX Register Masks\r\n * @{\r\n */\r\n\r\n/* CHCFG Bit Fields */\r\n#define DMAMUX_CHCFG_SOURCE_MASK                 0x3Fu\r\n#define DMAMUX_CHCFG_SOURCE_SHIFT                0u\r\n#define DMAMUX_CHCFG_SOURCE_WIDTH                6u\r\n#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x))<<DMAMUX_CHCFG_SOURCE_SHIFT))&DMAMUX_CHCFG_SOURCE_MASK)\r\n#define DMAMUX_CHCFG_TRIG_MASK                   0x40u\r\n#define DMAMUX_CHCFG_TRIG_SHIFT                  6u\r\n#define DMAMUX_CHCFG_TRIG_WIDTH                  1u\r\n#define DMAMUX_CHCFG_TRIG(x)                     (((uint8_t)(((uint8_t)(x))<<DMAMUX_CHCFG_TRIG_SHIFT))&DMAMUX_CHCFG_TRIG_MASK)\r\n#define DMAMUX_CHCFG_ENBL_MASK                   0x80u\r\n#define DMAMUX_CHCFG_ENBL_SHIFT                  7u\r\n#define DMAMUX_CHCFG_ENBL_WIDTH                  1u\r\n#define DMAMUX_CHCFG_ENBL(x)                     (((uint8_t)(((uint8_t)(x))<<DMAMUX_CHCFG_ENBL_SHIFT))&DMAMUX_CHCFG_ENBL_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group DMAMUX_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group DMAMUX_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- EIM Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup EIM_Peripheral_Access_Layer EIM Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** EIM - Size of Registers Arrays */\r\n#define EIM_EICHDn_COUNT                         2u\r\n\r\n/** EIM - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t EIMCR;                             /**< Error Injection Module Configuration Register, offset: 0x0 */\r\n  __IO uint32_t EICHEN;                            /**< Error Injection Channel Enable register, offset: 0x4 */\r\n       uint8_t RESERVED_0[248];\r\n  struct {                                         /* offset: 0x100, array step: 0x100 */\r\n    __IO uint32_t WORD0;                             /**< Error Injection Channel Descriptor n, Word0, array offset: 0x100, array step: 0x100 */\r\n    __IO uint32_t WORD1;                             /**< Error Injection Channel Descriptor n, Word1, array offset: 0x104, array step: 0x100 */\r\n         uint8_t RESERVED_0[248];\r\n  } EICHDn[EIM_EICHDn_COUNT];\r\n} EIM_Type, *EIM_MemMapPtr;\r\n\r\n /** Number of instances of the EIM module. */\r\n#define EIM_INSTANCE_COUNT                       (1u)\r\n\r\n\r\n/* EIM - Peripheral instance base addresses */\r\n/** Peripheral EIM base address */\r\n#define EIM_BASE                                 (0x40019000u)\r\n/** Peripheral EIM base pointer */\r\n#define EIM                                      ((EIM_Type *)EIM_BASE)\r\n/** Array initializer of EIM peripheral base addresses */\r\n#define EIM_BASE_ADDRS                           { EIM_BASE }\r\n/** Array initializer of EIM peripheral base pointers */\r\n#define EIM_BASE_PTRS                            { EIM }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- EIM Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup EIM_Register_Masks EIM Register Masks\r\n * @{\r\n */\r\n\r\n/* EIMCR Bit Fields */\r\n#define EIM_EIMCR_GEIEN_MASK                     0x1u\r\n#define EIM_EIMCR_GEIEN_SHIFT                    0u\r\n#define EIM_EIMCR_GEIEN_WIDTH                    1u\r\n#define EIM_EIMCR_GEIEN(x)                       (((uint32_t)(((uint32_t)(x))<<EIM_EIMCR_GEIEN_SHIFT))&EIM_EIMCR_GEIEN_MASK)\r\n/* EICHEN Bit Fields */\r\n#define EIM_EICHEN_EICH1EN_MASK                  0x40000000u\r\n#define EIM_EICHEN_EICH1EN_SHIFT                 30u\r\n#define EIM_EICHEN_EICH1EN_WIDTH                 1u\r\n#define EIM_EICHEN_EICH1EN(x)                    (((uint32_t)(((uint32_t)(x))<<EIM_EICHEN_EICH1EN_SHIFT))&EIM_EICHEN_EICH1EN_MASK)\r\n#define EIM_EICHEN_EICH0EN_MASK                  0x80000000u\r\n#define EIM_EICHEN_EICH0EN_SHIFT                 31u\r\n#define EIM_EICHEN_EICH0EN_WIDTH                 1u\r\n#define EIM_EICHEN_EICH0EN(x)                    (((uint32_t)(((uint32_t)(x))<<EIM_EICHEN_EICH0EN_SHIFT))&EIM_EICHEN_EICH0EN_MASK)\r\n/* EICHDn_WORD0 Bit Fields */\r\n#define EIM_EICHDn_WORD0_CHKBIT_MASK_MASK        0xFE000000u\r\n#define EIM_EICHDn_WORD0_CHKBIT_MASK_SHIFT       25u\r\n#define EIM_EICHDn_WORD0_CHKBIT_MASK_WIDTH       7u\r\n#define EIM_EICHDn_WORD0_CHKBIT_MASK(x)          (((uint32_t)(((uint32_t)(x))<<EIM_EICHDn_WORD0_CHKBIT_MASK_SHIFT))&EIM_EICHDn_WORD0_CHKBIT_MASK_MASK)\r\n/* EICHDn_WORD1 Bit Fields */\r\n#define EIM_EICHDn_WORD1_B0_3DATA_MASK_MASK      0xFFFFFFFFu\r\n#define EIM_EICHDn_WORD1_B0_3DATA_MASK_SHIFT     0u\r\n#define EIM_EICHDn_WORD1_B0_3DATA_MASK_WIDTH     32u\r\n#define EIM_EICHDn_WORD1_B0_3DATA_MASK(x)        (((uint32_t)(((uint32_t)(x))<<EIM_EICHDn_WORD1_B0_3DATA_MASK_SHIFT))&EIM_EICHDn_WORD1_B0_3DATA_MASK_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group EIM_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group EIM_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- ERM Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup ERM_Peripheral_Access_Layer ERM Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** ERM - Size of Registers Arrays */\r\n#define ERM_EARn_COUNT                           2u\r\n\r\n/** ERM - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t CR0;                               /**< ERM Configuration Register 0, offset: 0x0 */\r\n       uint8_t RESERVED_0[12];\r\n  __IO uint32_t SR0;                               /**< ERM Status Register 0, offset: 0x10 */\r\n       uint8_t RESERVED_1[236];\r\n  struct {                                         /* offset: 0x100, array step: 0x10 */\r\n    __I  uint32_t EAR;                               /**< ERM Memory n Error Address Register, array offset: 0x100, array step: 0x10 */\r\n         uint8_t RESERVED_0[12];\r\n  } EARn[ERM_EARn_COUNT];\r\n} ERM_Type, *ERM_MemMapPtr;\r\n\r\n /** Number of instances of the ERM module. */\r\n#define ERM_INSTANCE_COUNT                       (1u)\r\n\r\n\r\n/* ERM - Peripheral instance base addresses */\r\n/** Peripheral ERM base address */\r\n#define ERM_BASE                                 (0x40018000u)\r\n/** Peripheral ERM base pointer */\r\n#define ERM                                      ((ERM_Type *)ERM_BASE)\r\n/** Array initializer of ERM peripheral base addresses */\r\n#define ERM_BASE_ADDRS                           { ERM_BASE }\r\n/** Array initializer of ERM peripheral base pointers */\r\n#define ERM_BASE_PTRS                            { ERM }\r\n /** Number of interrupt vector arrays for the ERM module. */\r\n#define ERM_IRQS_ARR_COUNT                       (2u)\r\n /** Number of interrupt channels for the SINGLE type of ERM module. */\r\n#define ERM_SINGLE_IRQS_CH_COUNT                 (1u)\r\n /** Number of interrupt channels for the DOUBLE type of ERM module. */\r\n#define ERM_DOUBLE_IRQS_CH_COUNT                 (1u)\r\n/** Interrupt vectors for the ERM peripheral type */\r\n#define ERM_SINGLE_IRQS                          { ERM_single_fault_IRQn }\r\n#define ERM_DOUBLE_IRQS                          { ERM_double_fault_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- ERM Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup ERM_Register_Masks ERM Register Masks\r\n * @{\r\n */\r\n\r\n/* CR0 Bit Fields */\r\n#define ERM_CR0_ENCIE1_MASK                      0x4000000u\r\n#define ERM_CR0_ENCIE1_SHIFT                     26u\r\n#define ERM_CR0_ENCIE1_WIDTH                     1u\r\n#define ERM_CR0_ENCIE1(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ENCIE1_SHIFT))&ERM_CR0_ENCIE1_MASK)\r\n#define ERM_CR0_ESCIE1_MASK                      0x8000000u\r\n#define ERM_CR0_ESCIE1_SHIFT                     27u\r\n#define ERM_CR0_ESCIE1_WIDTH                     1u\r\n#define ERM_CR0_ESCIE1(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ESCIE1_SHIFT))&ERM_CR0_ESCIE1_MASK)\r\n#define ERM_CR0_ENCIE0_MASK                      0x40000000u\r\n#define ERM_CR0_ENCIE0_SHIFT                     30u\r\n#define ERM_CR0_ENCIE0_WIDTH                     1u\r\n#define ERM_CR0_ENCIE0(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ENCIE0_SHIFT))&ERM_CR0_ENCIE0_MASK)\r\n#define ERM_CR0_ESCIE0_MASK                      0x80000000u\r\n#define ERM_CR0_ESCIE0_SHIFT                     31u\r\n#define ERM_CR0_ESCIE0_WIDTH                     1u\r\n#define ERM_CR0_ESCIE0(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ESCIE0_SHIFT))&ERM_CR0_ESCIE0_MASK)\r\n/* SR0 Bit Fields */\r\n#define ERM_SR0_NCE1_MASK                        0x4000000u\r\n#define ERM_SR0_NCE1_SHIFT                       26u\r\n#define ERM_SR0_NCE1_WIDTH                       1u\r\n#define ERM_SR0_NCE1(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_NCE1_SHIFT))&ERM_SR0_NCE1_MASK)\r\n#define ERM_SR0_SBC1_MASK                        0x8000000u\r\n#define ERM_SR0_SBC1_SHIFT                       27u\r\n#define ERM_SR0_SBC1_WIDTH                       1u\r\n#define ERM_SR0_SBC1(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_SBC1_SHIFT))&ERM_SR0_SBC1_MASK)\r\n#define ERM_SR0_NCE0_MASK                        0x40000000u\r\n#define ERM_SR0_NCE0_SHIFT                       30u\r\n#define ERM_SR0_NCE0_WIDTH                       1u\r\n#define ERM_SR0_NCE0(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_NCE0_SHIFT))&ERM_SR0_NCE0_MASK)\r\n#define ERM_SR0_SBC0_MASK                        0x80000000u\r\n#define ERM_SR0_SBC0_SHIFT                       31u\r\n#define ERM_SR0_SBC0_WIDTH                       1u\r\n#define ERM_SR0_SBC0(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_SBC0_SHIFT))&ERM_SR0_SBC0_MASK)\r\n/* EAR Bit Fields */\r\n#define ERM_EAR_EAR_MASK                         0xFFFFFFFFu\r\n#define ERM_EAR_EAR_SHIFT                        0u\r\n#define ERM_EAR_EAR_WIDTH                        32u\r\n#define ERM_EAR_EAR(x)                           (((uint32_t)(((uint32_t)(x))<<ERM_EAR_EAR_SHIFT))&ERM_EAR_EAR_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group ERM_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group ERM_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- EWM Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup EWM_Peripheral_Access_Layer EWM Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** EWM - Size of Registers Arrays */\r\n\r\n/** EWM - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint8_t CTRL;                               /**< Control Register, offset: 0x0 */\r\n  __O  uint8_t SERV;                               /**< Service Register, offset: 0x1 */\r\n  __IO uint8_t CMPL;                               /**< Compare Low Register, offset: 0x2 */\r\n  __IO uint8_t CMPH;                               /**< Compare High Register, offset: 0x3 */\r\n       uint8_t RESERVED_0[1];\r\n  __IO uint8_t CLKPRESCALER;                       /**< Clock Prescaler Register, offset: 0x5 */\r\n} EWM_Type, *EWM_MemMapPtr;\r\n\r\n /** Number of instances of the EWM module. */\r\n#define EWM_INSTANCE_COUNT                       (1u)\r\n\r\n\r\n/* EWM - Peripheral instance base addresses */\r\n/** Peripheral EWM base address */\r\n#define EWM_BASE                                 (0x40061000u)\r\n/** Peripheral EWM base pointer */\r\n#define EWM                                      ((EWM_Type *)EWM_BASE)\r\n/** Array initializer of EWM peripheral base addresses */\r\n#define EWM_BASE_ADDRS                           { EWM_BASE }\r\n/** Array initializer of EWM peripheral base pointers */\r\n#define EWM_BASE_PTRS                            { EWM }\r\n /** Number of interrupt vector arrays for the EWM module. */\r\n#define EWM_IRQS_ARR_COUNT                       (1u)\r\n /** Number of interrupt channels for the EWM module. */\r\n#define EWM_IRQS_CH_COUNT                        (1u)\r\n/** Interrupt vectors for the EWM peripheral type */\r\n#define EWM_IRQS                                 { WDOG_EWM_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- EWM Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup EWM_Register_Masks EWM Register Masks\r\n * @{\r\n */\r\n\r\n/* CTRL Bit Fields */\r\n#define EWM_CTRL_EWMEN_MASK                      0x1u\r\n#define EWM_CTRL_EWMEN_SHIFT                     0u\r\n#define EWM_CTRL_EWMEN_WIDTH                     1u\r\n#define EWM_CTRL_EWMEN(x)                        (((uint8_t)(((uint8_t)(x))<<EWM_CTRL_EWMEN_SHIFT))&EWM_CTRL_EWMEN_MASK)\r\n#define EWM_CTRL_ASSIN_MASK                      0x2u\r\n#define EWM_CTRL_ASSIN_SHIFT                     1u\r\n#define EWM_CTRL_ASSIN_WIDTH                     1u\r\n#define EWM_CTRL_ASSIN(x)                        (((uint8_t)(((uint8_t)(x))<<EWM_CTRL_ASSIN_SHIFT))&EWM_CTRL_ASSIN_MASK)\r\n#define EWM_CTRL_INEN_MASK                       0x4u\r\n#define EWM_CTRL_INEN_SHIFT                      2u\r\n#define EWM_CTRL_INEN_WIDTH                      1u\r\n#define EWM_CTRL_INEN(x)                         (((uint8_t)(((uint8_t)(x))<<EWM_CTRL_INEN_SHIFT))&EWM_CTRL_INEN_MASK)\r\n#define EWM_CTRL_INTEN_MASK                      0x8u\r\n#define EWM_CTRL_INTEN_SHIFT                     3u\r\n#define EWM_CTRL_INTEN_WIDTH                     1u\r\n#define EWM_CTRL_INTEN(x)                        (((uint8_t)(((uint8_t)(x))<<EWM_CTRL_INTEN_SHIFT))&EWM_CTRL_INTEN_MASK)\r\n/* SERV Bit Fields */\r\n#define EWM_SERV_SERVICE_MASK                    0xFFu\r\n#define EWM_SERV_SERVICE_SHIFT                   0u\r\n#define EWM_SERV_SERVICE_WIDTH                   8u\r\n#define EWM_SERV_SERVICE(x)                      (((uint8_t)(((uint8_t)(x))<<EWM_SERV_SERVICE_SHIFT))&EWM_SERV_SERVICE_MASK)\r\n/* CMPL Bit Fields */\r\n#define EWM_CMPL_COMPAREL_MASK                   0xFFu\r\n#define EWM_CMPL_COMPAREL_SHIFT                  0u\r\n#define EWM_CMPL_COMPAREL_WIDTH                  8u\r\n#define EWM_CMPL_COMPAREL(x)                     (((uint8_t)(((uint8_t)(x))<<EWM_CMPL_COMPAREL_SHIFT))&EWM_CMPL_COMPAREL_MASK)\r\n/* CMPH Bit Fields */\r\n#define EWM_CMPH_COMPAREH_MASK                   0xFFu\r\n#define EWM_CMPH_COMPAREH_SHIFT                  0u\r\n#define EWM_CMPH_COMPAREH_WIDTH                  8u\r\n#define EWM_CMPH_COMPAREH(x)                     (((uint8_t)(((uint8_t)(x))<<EWM_CMPH_COMPAREH_SHIFT))&EWM_CMPH_COMPAREH_MASK)\r\n/* CLKPRESCALER Bit Fields */\r\n#define EWM_CLKPRESCALER_CLK_DIV_MASK            0xFFu\r\n#define EWM_CLKPRESCALER_CLK_DIV_SHIFT           0u\r\n#define EWM_CLKPRESCALER_CLK_DIV_WIDTH           8u\r\n#define EWM_CLKPRESCALER_CLK_DIV(x)              (((uint8_t)(((uint8_t)(x))<<EWM_CLKPRESCALER_CLK_DIV_SHIFT))&EWM_CLKPRESCALER_CLK_DIV_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group EWM_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group EWM_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- FLEXIO Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup FLEXIO_Peripheral_Access_Layer FLEXIO Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** FLEXIO - Size of Registers Arrays */\r\n#define FLEXIO_SHIFTCTL_COUNT                    4u\r\n#define FLEXIO_SHIFTCFG_COUNT                    4u\r\n#define FLEXIO_SHIFTBUF_COUNT                    4u\r\n#define FLEXIO_SHIFTBUFBIS_COUNT                 4u\r\n#define FLEXIO_SHIFTBUFBYS_COUNT                 4u\r\n#define FLEXIO_SHIFTBUFBBS_COUNT                 4u\r\n#define FLEXIO_TIMCTL_COUNT                      4u\r\n#define FLEXIO_TIMCFG_COUNT                      4u\r\n#define FLEXIO_TIMCMP_COUNT                      4u\r\n\r\n/** FLEXIO - Register Layout Typedef */\r\ntypedef struct {\r\n  __I  uint32_t VERID;                             /**< Version ID Register, offset: 0x0 */\r\n  __I  uint32_t PARAM;                             /**< Parameter Register, offset: 0x4 */\r\n  __IO uint32_t CTRL;                              /**< FlexIO Control Register, offset: 0x8 */\r\n  __I  uint32_t PIN;                               /**< Pin State Register, offset: 0xC */\r\n  __IO uint32_t SHIFTSTAT;                         /**< Shifter Status Register, offset: 0x10 */\r\n  __IO uint32_t SHIFTERR;                          /**< Shifter Error Register, offset: 0x14 */\r\n  __IO uint32_t TIMSTAT;                           /**< Timer Status Register, offset: 0x18 */\r\n       uint8_t RESERVED_0[4];\r\n  __IO uint32_t SHIFTSIEN;                         /**< Shifter Status Interrupt Enable, offset: 0x20 */\r\n  __IO uint32_t SHIFTEIEN;                         /**< Shifter Error Interrupt Enable, offset: 0x24 */\r\n  __IO uint32_t TIMIEN;                            /**< Timer Interrupt Enable Register, offset: 0x28 */\r\n       uint8_t RESERVED_1[4];\r\n  __IO uint32_t SHIFTSDEN;                         /**< Shifter Status DMA Enable, offset: 0x30 */\r\n       uint8_t RESERVED_2[76];\r\n  __IO uint32_t SHIFTCTL[FLEXIO_SHIFTCTL_COUNT];   /**< Shifter Control N Register, array offset: 0x80, array step: 0x4 */\r\n       uint8_t RESERVED_3[112];\r\n  __IO uint32_t SHIFTCFG[FLEXIO_SHIFTCFG_COUNT];   /**< Shifter Configuration N Register, array offset: 0x100, array step: 0x4 */\r\n       uint8_t RESERVED_4[240];\r\n  __IO uint32_t SHIFTBUF[FLEXIO_SHIFTBUF_COUNT];   /**< Shifter Buffer N Register, array offset: 0x200, array step: 0x4 */\r\n       uint8_t RESERVED_5[112];\r\n  __IO uint32_t SHIFTBUFBIS[FLEXIO_SHIFTBUFBIS_COUNT]; /**< Shifter Buffer N Bit Swapped Register, array offset: 0x280, array step: 0x4 */\r\n       uint8_t RESERVED_6[112];\r\n  __IO uint32_t SHIFTBUFBYS[FLEXIO_SHIFTBUFBYS_COUNT]; /**< Shifter Buffer N Byte Swapped Register, array offset: 0x300, array step: 0x4 */\r\n       uint8_t RESERVED_7[112];\r\n  __IO uint32_t SHIFTBUFBBS[FLEXIO_SHIFTBUFBBS_COUNT]; /**< Shifter Buffer N Bit Byte Swapped Register, array offset: 0x380, array step: 0x4 */\r\n       uint8_t RESERVED_8[112];\r\n  __IO uint32_t TIMCTL[FLEXIO_TIMCTL_COUNT];       /**< Timer Control N Register, array offset: 0x400, array step: 0x4 */\r\n       uint8_t RESERVED_9[112];\r\n  __IO uint32_t TIMCFG[FLEXIO_TIMCFG_COUNT];       /**< Timer Configuration N Register, array offset: 0x480, array step: 0x4 */\r\n       uint8_t RESERVED_10[112];\r\n  __IO uint32_t TIMCMP[FLEXIO_TIMCMP_COUNT];       /**< Timer Compare N Register, array offset: 0x500, array step: 0x4 */\r\n} FLEXIO_Type, *FLEXIO_MemMapPtr;\r\n\r\n /** Number of instances of the FLEXIO module. */\r\n#define FLEXIO_INSTANCE_COUNT                    (1u)\r\n\r\n\r\n/* FLEXIO - Peripheral instance base addresses */\r\n/** Peripheral FLEXIO base address */\r\n#define FLEXIO_BASE                              (0x4005A000u)\r\n/** Peripheral FLEXIO base pointer */\r\n#define FLEXIO                                   ((FLEXIO_Type *)FLEXIO_BASE)\r\n/** Array initializer of FLEXIO peripheral base addresses */\r\n#define FLEXIO_BASE_ADDRS                        { FLEXIO_BASE }\r\n/** Array initializer of FLEXIO peripheral base pointers */\r\n#define FLEXIO_BASE_PTRS                         { FLEXIO }\r\n /** Number of interrupt vector arrays for the FLEXIO module. */\r\n#define FLEXIO_IRQS_ARR_COUNT                    (1u)\r\n /** Number of interrupt channels for the FLEXIO module. */\r\n#define FLEXIO_IRQS_CH_COUNT                     (1u)\r\n/** Interrupt vectors for the FLEXIO peripheral type */\r\n#define FLEXIO_IRQS                              { FLEXIO_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- FLEXIO Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup FLEXIO_Register_Masks FLEXIO Register Masks\r\n * @{\r\n */\r\n\r\n/* VERID Bit Fields */\r\n#define FLEXIO_VERID_FEATURE_MASK                0xFFFFu\r\n#define FLEXIO_VERID_FEATURE_SHIFT               0u\r\n#define FLEXIO_VERID_FEATURE_WIDTH               16u\r\n#define FLEXIO_VERID_FEATURE(x)                  (((uint32_t)(((uint32_t)(x))<<FLEXIO_VERID_FEATURE_SHIFT))&FLEXIO_VERID_FEATURE_MASK)\r\n#define FLEXIO_VERID_MINOR_MASK                  0xFF0000u\r\n#define FLEXIO_VERID_MINOR_SHIFT                 16u\r\n#define FLEXIO_VERID_MINOR_WIDTH                 8u\r\n#define FLEXIO_VERID_MINOR(x)                    (((uint32_t)(((uint32_t)(x))<<FLEXIO_VERID_MINOR_SHIFT))&FLEXIO_VERID_MINOR_MASK)\r\n#define FLEXIO_VERID_MAJOR_MASK                  0xFF000000u\r\n#define FLEXIO_VERID_MAJOR_SHIFT                 24u\r\n#define FLEXIO_VERID_MAJOR_WIDTH                 8u\r\n#define FLEXIO_VERID_MAJOR(x)                    (((uint32_t)(((uint32_t)(x))<<FLEXIO_VERID_MAJOR_SHIFT))&FLEXIO_VERID_MAJOR_MASK)\r\n/* PARAM Bit Fields */\r\n#define FLEXIO_PARAM_SHIFTER_MASK                0xFFu\r\n#define FLEXIO_PARAM_SHIFTER_SHIFT               0u\r\n#define FLEXIO_PARAM_SHIFTER_WIDTH               8u\r\n#define FLEXIO_PARAM_SHIFTER(x)                  (((uint32_t)(((uint32_t)(x))<<FLEXIO_PARAM_SHIFTER_SHIFT))&FLEXIO_PARAM_SHIFTER_MASK)\r\n#define FLEXIO_PARAM_TIMER_MASK                  0xFF00u\r\n#define FLEXIO_PARAM_TIMER_SHIFT                 8u\r\n#define FLEXIO_PARAM_TIMER_WIDTH                 8u\r\n#define FLEXIO_PARAM_TIMER(x)                    (((uint32_t)(((uint32_t)(x))<<FLEXIO_PARAM_TIMER_SHIFT))&FLEXIO_PARAM_TIMER_MASK)\r\n#define FLEXIO_PARAM_PIN_MASK                    0xFF0000u\r\n#define FLEXIO_PARAM_PIN_SHIFT                   16u\r\n#define FLEXIO_PARAM_PIN_WIDTH                   8u\r\n#define FLEXIO_PARAM_PIN(x)                      (((uint32_t)(((uint32_t)(x))<<FLEXIO_PARAM_PIN_SHIFT))&FLEXIO_PARAM_PIN_MASK)\r\n#define FLEXIO_PARAM_TRIGGER_MASK                0xFF000000u\r\n#define FLEXIO_PARAM_TRIGGER_SHIFT               24u\r\n#define FLEXIO_PARAM_TRIGGER_WIDTH               8u\r\n#define FLEXIO_PARAM_TRIGGER(x)                  (((uint32_t)(((uint32_t)(x))<<FLEXIO_PARAM_TRIGGER_SHIFT))&FLEXIO_PARAM_TRIGGER_MASK)\r\n/* CTRL Bit Fields */\r\n#define FLEXIO_CTRL_FLEXEN_MASK                  0x1u\r\n#define FLEXIO_CTRL_FLEXEN_SHIFT                 0u\r\n#define FLEXIO_CTRL_FLEXEN_WIDTH                 1u\r\n#define FLEXIO_CTRL_FLEXEN(x)                    (((uint32_t)(((uint32_t)(x))<<FLEXIO_CTRL_FLEXEN_SHIFT))&FLEXIO_CTRL_FLEXEN_MASK)\r\n#define FLEXIO_CTRL_SWRST_MASK                   0x2u\r\n#define FLEXIO_CTRL_SWRST_SHIFT                  1u\r\n#define FLEXIO_CTRL_SWRST_WIDTH                  1u\r\n#define FLEXIO_CTRL_SWRST(x)                     (((uint32_t)(((uint32_t)(x))<<FLEXIO_CTRL_SWRST_SHIFT))&FLEXIO_CTRL_SWRST_MASK)\r\n#define FLEXIO_CTRL_FASTACC_MASK                 0x4u\r\n#define FLEXIO_CTRL_FASTACC_SHIFT                2u\r\n#define FLEXIO_CTRL_FASTACC_WIDTH                1u\r\n#define FLEXIO_CTRL_FASTACC(x)                   (((uint32_t)(((uint32_t)(x))<<FLEXIO_CTRL_FASTACC_SHIFT))&FLEXIO_CTRL_FASTACC_MASK)\r\n#define FLEXIO_CTRL_DBGE_MASK                    0x40000000u\r\n#define FLEXIO_CTRL_DBGE_SHIFT                   30u\r\n#define FLEXIO_CTRL_DBGE_WIDTH                   1u\r\n#define FLEXIO_CTRL_DBGE(x)                      (((uint32_t)(((uint32_t)(x))<<FLEXIO_CTRL_DBGE_SHIFT))&FLEXIO_CTRL_DBGE_MASK)\r\n#define FLEXIO_CTRL_DOZEN_MASK                   0x80000000u\r\n#define FLEXIO_CTRL_DOZEN_SHIFT                  31u\r\n#define FLEXIO_CTRL_DOZEN_WIDTH                  1u\r\n#define FLEXIO_CTRL_DOZEN(x)                     (((uint32_t)(((uint32_t)(x))<<FLEXIO_CTRL_DOZEN_SHIFT))&FLEXIO_CTRL_DOZEN_MASK)\r\n/* PIN Bit Fields */\r\n#define FLEXIO_PIN_PDI_MASK                      0xFFu\r\n#define FLEXIO_PIN_PDI_SHIFT                     0u\r\n#define FLEXIO_PIN_PDI_WIDTH                     8u\r\n#define FLEXIO_PIN_PDI(x)                        (((uint32_t)(((uint32_t)(x))<<FLEXIO_PIN_PDI_SHIFT))&FLEXIO_PIN_PDI_MASK)\r\n/* SHIFTSTAT Bit Fields */\r\n#define FLEXIO_SHIFTSTAT_SSF_MASK                0xFu\r\n#define FLEXIO_SHIFTSTAT_SSF_SHIFT               0u\r\n#define FLEXIO_SHIFTSTAT_SSF_WIDTH               4u\r\n#define FLEXIO_SHIFTSTAT_SSF(x)                  (((uint32_t)(((uint32_t)(x))<<FLEXIO_SHIFTSTAT_SSF_SHIFT))&FLEXIO_SHIFTSTAT_SSF_MASK)\r\n/* SHIFTERR Bit Fields */\r\n#define FLEXIO_SHIFTERR_SEF_MASK                 0xFu\r\n#define FLEXIO_SHIFTERR_SEF_SHIFT                0u\r\n#define FLEXIO_SHIFTERR_SEF_WIDTH                4u\r\n#define FLEXIO_SHIFTERR_SEF(x)                   (((uint32_t)(((uint32_t)(x))<<FLEXIO_SHIFTERR_SEF_SHIFT))&FLEXIO_SHIFTERR_SEF_MASK)\r\n/* TIMSTAT Bit Fields */\r\n#define FLEXIO_TIMSTAT_TSF_MASK                  0xFu\r\n#define FLEXIO_TIMSTAT_TSF_SHIFT                 0u\r\n#define FLEXIO_TIMSTAT_TSF_WIDTH                 4u\r\n#define FLEXIO_TIMSTAT_TSF(x)                    (((uint32_t)(((uint32_t)(x))<<FLEXIO_TIMSTAT_TSF_SHIFT))&FLEXIO_TIMSTAT_TSF_MASK)\r\n/* SHIFTSIEN Bit Fields */\r\n#define FLEXIO_SHIFTSIEN_SSIE_MASK               0xFu\r\n#define FLEXIO_SHIFTSIEN_SSIE_SHIFT              0u\r\n#define FLEXIO_SHIFTSIEN_SSIE_WIDTH              4u\r\n#define FLEXIO_SHIFTSIEN_SSIE(x)                 (((uint32_t)(((uint32_t)(x))<<FLEXIO_SHIFTSIEN_SSIE_SHIFT))&FLEXIO_SHIFTSIEN_SSIE_MASK)\r\n/* SHIFTEIEN Bit Fields */\r\n#define FLEXIO_SHIFTEIEN_SEIE_MASK               0xFu\r\n#define FLEXIO_SHIFTEIEN_SEIE_SHIFT              0u\r\n#define FLEXIO_SHIFTEIEN_SEIE_WIDTH              4u\r\n#define FLEXIO_SHIFTEIEN_SEIE(x)                 (((uint32_t)(((uint32_t)(x))<<FLEXIO_SHIFTEIEN_SEIE_SHIFT))&FLEXIO_SHIFTEIEN_SEIE_MASK)\r\n/* TIMIEN Bit Fields */\r\n#define FLEXIO_TIMIEN_TEIE_MASK                  0xFu\r\n#define FLEXIO_TIMIEN_TEIE_SHIFT                 0u\r\n#define FLEXIO_TIMIEN_TEIE_WIDTH                 4u\r\n#define FLEXIO_TIMIEN_TEIE(x)                    (((uint32_t)(((uint32_t)(x))<<FLEXIO_TIMIEN_TEIE_SHIFT))&FLEXIO_TIMIEN_TEIE_MASK)\r\n/* SHIFTSDEN Bit Fields */\r\n#define FLEXIO_SHIFTSDEN_SSDE_MASK               0xFu\r\n#define FLEXIO_SHIFTSDEN_SSDE_SHIFT              0u\r\n#define FLEXIO_SHIFTSDEN_SSDE_WIDTH              4u\r\n#define FLEXIO_SHIFTSDEN_SSDE(x)                 (((uint32_t)(((uint32_t)(x))<<FLEXIO_SHIFTSDEN_SSDE_SHIFT))&FLEXIO_SHIFTSDEN_SSDE_MASK)\r\n/* SHIFTCTL Bit Fields */\r\n#define FLEXIO_SHIFTCTL_SMOD_MASK                0x7u\r\n#define FLEXIO_SHIFTCTL_SMOD_SHIFT               0u\r\n#define FLEXIO_SHIFTCTL_SMOD_WIDTH               3u\r\n#define FLEXIO_SHIFTCTL_SMOD(x)                  (((uint32_t)(((uint32_t)(x))<<FLEXIO_SHIFTCTL_SMOD_SHIFT))&FLEXIO_SHIFTCTL_SMOD_MASK)\r\n#define FLEXIO_SHIFTCTL_PINPOL_MASK              0x80u\r\n#define FLEXIO_SHIFTCTL_PINPOL_SHIFT             7u\r\n#define FLEXIO_SHIFTCTL_PINPOL_WIDTH             1u\r\n#define FLEXIO_SHIFTCTL_PINPOL(x)                (((uint32_t)(((uint32_t)(x))<<FLEXIO_SHIFTCTL_PINPOL_SHIFT))&FLEXIO_SHIFTCTL_PINPOL_MASK)\r\n#define FLEXIO_SHIFTCTL_PINSEL_MASK              0x700u\r\n#define FLEXIO_SHIFTCTL_PINSEL_SHIFT             8u\r\n#define FLEXIO_SHIFTCTL_PINSEL_WIDTH             3u\r\n#define FLEXIO_SHIFTCTL_PINSEL(x)                (((uint32_t)(((uint32_t)(x))<<FLEXIO_SHIFTCTL_PINSEL_SHIFT))&FLEXIO_SHIFTCTL_PINSEL_MASK)\r\n#define FLEXIO_SHIFTCTL_PINCFG_MASK              0x30000u\r\n#define FLEXIO_SHIFTCTL_PINCFG_SHIFT             16u\r\n#define FLEXIO_SHIFTCTL_PINCFG_WIDTH             2u\r\n#define FLEXIO_SHIFTCTL_PINCFG(x)                (((uint32_t)(((uint32_t)(x))<<FLEXIO_SHIFTCTL_PINCFG_SHIFT))&FLEXIO_SHIFTCTL_PINCFG_MASK)\r\n#define FLEXIO_SHIFTCTL_TIMPOL_MASK              0x800000u\r\n#define FLEXIO_SHIFTCTL_TIMPOL_SHIFT             23u\r\n#define FLEXIO_SHIFTCTL_TIMPOL_WIDTH             1u\r\n#define FLEXIO_SHIFTCTL_TIMPOL(x)                (((uint32_t)(((uint32_t)(x))<<FLEXIO_SHIFTCTL_TIMPOL_SHIFT))&FLEXIO_SHIFTCTL_TIMPOL_MASK)\r\n#define FLEXIO_SHIFTCTL_TIMSEL_MASK              0x3000000u\r\n#define FLEXIO_SHIFTCTL_TIMSEL_SHIFT             24u\r\n#define FLEXIO_SHIFTCTL_TIMSEL_WIDTH             2u\r\n#define FLEXIO_SHIFTCTL_TIMSEL(x)                (((uint32_t)(((uint32_t)(x))<<FLEXIO_SHIFTCTL_TIMSEL_SHIFT))&FLEXIO_SHIFTCTL_TIMSEL_MASK)\r\n/* SHIFTCFG Bit Fields */\r\n#define FLEXIO_SHIFTCFG_SSTART_MASK              0x3u\r\n#define FLEXIO_SHIFTCFG_SSTART_SHIFT             0u\r\n#define FLEXIO_SHIFTCFG_SSTART_WIDTH             2u\r\n#define FLEXIO_SHIFTCFG_SSTART(x)                (((uint32_t)(((uint32_t)(x))<<FLEXIO_SHIFTCFG_SSTART_SHIFT))&FLEXIO_SHIFTCFG_SSTART_MASK)\r\n#define FLEXIO_SHIFTCFG_SSTOP_MASK               0x30u\r\n#define FLEXIO_SHIFTCFG_SSTOP_SHIFT              4u\r\n#define FLEXIO_SHIFTCFG_SSTOP_WIDTH              2u\r\n#define FLEXIO_SHIFTCFG_SSTOP(x)                 (((uint32_t)(((uint32_t)(x))<<FLEXIO_SHIFTCFG_SSTOP_SHIFT))&FLEXIO_SHIFTCFG_SSTOP_MASK)\r\n#define FLEXIO_SHIFTCFG_INSRC_MASK               0x100u\r\n#define FLEXIO_SHIFTCFG_INSRC_SHIFT              8u\r\n#define FLEXIO_SHIFTCFG_INSRC_WIDTH              1u\r\n#define FLEXIO_SHIFTCFG_INSRC(x)                 (((uint32_t)(((uint32_t)(x))<<FLEXIO_SHIFTCFG_INSRC_SHIFT))&FLEXIO_SHIFTCFG_INSRC_MASK)\r\n/* SHIFTBUF Bit Fields */\r\n#define FLEXIO_SHIFTBUF_SHIFTBUF_MASK            0xFFFFFFFFu\r\n#define FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT           0u\r\n#define FLEXIO_SHIFTBUF_SHIFTBUF_WIDTH           32u\r\n#define FLEXIO_SHIFTBUF_SHIFTBUF(x)              (((uint32_t)(((uint32_t)(x))<<FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT))&FLEXIO_SHIFTBUF_SHIFTBUF_MASK)\r\n/* SHIFTBUFBIS Bit Fields */\r\n#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK      0xFFFFFFFFu\r\n#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT     0u\r\n#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_WIDTH     32u\r\n#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS(x)        (((uint32_t)(((uint32_t)(x))<<FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT))&FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK)\r\n/* SHIFTBUFBYS Bit Fields */\r\n#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK      0xFFFFFFFFu\r\n#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT     0u\r\n#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_WIDTH     32u\r\n#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS(x)        (((uint32_t)(((uint32_t)(x))<<FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT))&FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK)\r\n/* SHIFTBUFBBS Bit Fields */\r\n#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK      0xFFFFFFFFu\r\n#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT     0u\r\n#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_WIDTH     32u\r\n#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS(x)        (((uint32_t)(((uint32_t)(x))<<FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT))&FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK)\r\n/* TIMCTL Bit Fields */\r\n#define FLEXIO_TIMCTL_TIMOD_MASK                 0x3u\r\n#define FLEXIO_TIMCTL_TIMOD_SHIFT                0u\r\n#define FLEXIO_TIMCTL_TIMOD_WIDTH                2u\r\n#define FLEXIO_TIMCTL_TIMOD(x)                   (((uint32_t)(((uint32_t)(x))<<FLEXIO_TIMCTL_TIMOD_SHIFT))&FLEXIO_TIMCTL_TIMOD_MASK)\r\n#define FLEXIO_TIMCTL_PINPOL_MASK                0x80u\r\n#define FLEXIO_TIMCTL_PINPOL_SHIFT               7u\r\n#define FLEXIO_TIMCTL_PINPOL_WIDTH               1u\r\n#define FLEXIO_TIMCTL_PINPOL(x)                  (((uint32_t)(((uint32_t)(x))<<FLEXIO_TIMCTL_PINPOL_SHIFT))&FLEXIO_TIMCTL_PINPOL_MASK)\r\n#define FLEXIO_TIMCTL_PINSEL_MASK                0x700u\r\n#define FLEXIO_TIMCTL_PINSEL_SHIFT               8u\r\n#define FLEXIO_TIMCTL_PINSEL_WIDTH               3u\r\n#define FLEXIO_TIMCTL_PINSEL(x)                  (((uint32_t)(((uint32_t)(x))<<FLEXIO_TIMCTL_PINSEL_SHIFT))&FLEXIO_TIMCTL_PINSEL_MASK)\r\n#define FLEXIO_TIMCTL_PINCFG_MASK                0x30000u\r\n#define FLEXIO_TIMCTL_PINCFG_SHIFT               16u\r\n#define FLEXIO_TIMCTL_PINCFG_WIDTH               2u\r\n#define FLEXIO_TIMCTL_PINCFG(x)                  (((uint32_t)(((uint32_t)(x))<<FLEXIO_TIMCTL_PINCFG_SHIFT))&FLEXIO_TIMCTL_PINCFG_MASK)\r\n#define FLEXIO_TIMCTL_TRGSRC_MASK                0x400000u\r\n#define FLEXIO_TIMCTL_TRGSRC_SHIFT               22u\r\n#define FLEXIO_TIMCTL_TRGSRC_WIDTH               1u\r\n#define FLEXIO_TIMCTL_TRGSRC(x)                  (((uint32_t)(((uint32_t)(x))<<FLEXIO_TIMCTL_TRGSRC_SHIFT))&FLEXIO_TIMCTL_TRGSRC_MASK)\r\n#define FLEXIO_TIMCTL_TRGPOL_MASK                0x800000u\r\n#define FLEXIO_TIMCTL_TRGPOL_SHIFT               23u\r\n#define FLEXIO_TIMCTL_TRGPOL_WIDTH               1u\r\n#define FLEXIO_TIMCTL_TRGPOL(x)                  (((uint32_t)(((uint32_t)(x))<<FLEXIO_TIMCTL_TRGPOL_SHIFT))&FLEXIO_TIMCTL_TRGPOL_MASK)\r\n#define FLEXIO_TIMCTL_TRGSEL_MASK                0xF000000u\r\n#define FLEXIO_TIMCTL_TRGSEL_SHIFT               24u\r\n#define FLEXIO_TIMCTL_TRGSEL_WIDTH               4u\r\n#define FLEXIO_TIMCTL_TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))<<FLEXIO_TIMCTL_TRGSEL_SHIFT))&FLEXIO_TIMCTL_TRGSEL_MASK)\r\n/* TIMCFG Bit Fields */\r\n#define FLEXIO_TIMCFG_TSTART_MASK                0x2u\r\n#define FLEXIO_TIMCFG_TSTART_SHIFT               1u\r\n#define FLEXIO_TIMCFG_TSTART_WIDTH               1u\r\n#define FLEXIO_TIMCFG_TSTART(x)                  (((uint32_t)(((uint32_t)(x))<<FLEXIO_TIMCFG_TSTART_SHIFT))&FLEXIO_TIMCFG_TSTART_MASK)\r\n#define FLEXIO_TIMCFG_TSTOP_MASK                 0x30u\r\n#define FLEXIO_TIMCFG_TSTOP_SHIFT                4u\r\n#define FLEXIO_TIMCFG_TSTOP_WIDTH                2u\r\n#define FLEXIO_TIMCFG_TSTOP(x)                   (((uint32_t)(((uint32_t)(x))<<FLEXIO_TIMCFG_TSTOP_SHIFT))&FLEXIO_TIMCFG_TSTOP_MASK)\r\n#define FLEXIO_TIMCFG_TIMENA_MASK                0x700u\r\n#define FLEXIO_TIMCFG_TIMENA_SHIFT               8u\r\n#define FLEXIO_TIMCFG_TIMENA_WIDTH               3u\r\n#define FLEXIO_TIMCFG_TIMENA(x)                  (((uint32_t)(((uint32_t)(x))<<FLEXIO_TIMCFG_TIMENA_SHIFT))&FLEXIO_TIMCFG_TIMENA_MASK)\r\n#define FLEXIO_TIMCFG_TIMDIS_MASK                0x7000u\r\n#define FLEXIO_TIMCFG_TIMDIS_SHIFT               12u\r\n#define FLEXIO_TIMCFG_TIMDIS_WIDTH               3u\r\n#define FLEXIO_TIMCFG_TIMDIS(x)                  (((uint32_t)(((uint32_t)(x))<<FLEXIO_TIMCFG_TIMDIS_SHIFT))&FLEXIO_TIMCFG_TIMDIS_MASK)\r\n#define FLEXIO_TIMCFG_TIMRST_MASK                0x70000u\r\n#define FLEXIO_TIMCFG_TIMRST_SHIFT               16u\r\n#define FLEXIO_TIMCFG_TIMRST_WIDTH               3u\r\n#define FLEXIO_TIMCFG_TIMRST(x)                  (((uint32_t)(((uint32_t)(x))<<FLEXIO_TIMCFG_TIMRST_SHIFT))&FLEXIO_TIMCFG_TIMRST_MASK)\r\n#define FLEXIO_TIMCFG_TIMDEC_MASK                0x300000u\r\n#define FLEXIO_TIMCFG_TIMDEC_SHIFT               20u\r\n#define FLEXIO_TIMCFG_TIMDEC_WIDTH               2u\r\n#define FLEXIO_TIMCFG_TIMDEC(x)                  (((uint32_t)(((uint32_t)(x))<<FLEXIO_TIMCFG_TIMDEC_SHIFT))&FLEXIO_TIMCFG_TIMDEC_MASK)\r\n#define FLEXIO_TIMCFG_TIMOUT_MASK                0x3000000u\r\n#define FLEXIO_TIMCFG_TIMOUT_SHIFT               24u\r\n#define FLEXIO_TIMCFG_TIMOUT_WIDTH               2u\r\n#define FLEXIO_TIMCFG_TIMOUT(x)                  (((uint32_t)(((uint32_t)(x))<<FLEXIO_TIMCFG_TIMOUT_SHIFT))&FLEXIO_TIMCFG_TIMOUT_MASK)\r\n/* TIMCMP Bit Fields */\r\n#define FLEXIO_TIMCMP_CMP_MASK                   0xFFFFu\r\n#define FLEXIO_TIMCMP_CMP_SHIFT                  0u\r\n#define FLEXIO_TIMCMP_CMP_WIDTH                  16u\r\n#define FLEXIO_TIMCMP_CMP(x)                     (((uint32_t)(((uint32_t)(x))<<FLEXIO_TIMCMP_CMP_SHIFT))&FLEXIO_TIMCMP_CMP_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group FLEXIO_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group FLEXIO_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- FTFC Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup FTFC_Peripheral_Access_Layer FTFC Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** FTFC - Size of Registers Arrays */\r\n#define FTFC_FCCOB_COUNT                         12u\r\n#define FTFC_FPROT_COUNT                         4u\r\n\r\n/** FTFC - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint8_t FSTAT;                              /**< Flash Status Register, offset: 0x0 */\r\n  __IO uint8_t FCNFG;                              /**< Flash Configuration Register, offset: 0x1 */\r\n  __I  uint8_t FSEC;                               /**< Flash Security Register, offset: 0x2 */\r\n  __I  uint8_t FOPT;                               /**< Flash Option Register, offset: 0x3 */\r\n  __IO uint8_t FCCOB[FTFC_FCCOB_COUNT];            /**< Flash Common Command Object Registers, array offset: 0x4, array step: 0x1 */\r\n  __IO uint8_t FPROT[FTFC_FPROT_COUNT];            /**< Program Flash Protection Registers, array offset: 0x10, array step: 0x1 */\r\n       uint8_t RESERVED_0[2];\r\n  __IO uint8_t FEPROT;                             /**< EEPROM Protection Register, offset: 0x16 */\r\n  __IO uint8_t FDPROT;                             /**< Data Flash Protection Register, offset: 0x17 */\r\n       uint8_t RESERVED_1[20];\r\n  __I  uint8_t FCSESTAT;                           /**< Flash CSEc Status Register, offset: 0x2C */\r\n       uint8_t RESERVED_2[1];\r\n  __IO uint8_t FERSTAT;                            /**< Flash Error Status Register, offset: 0x2E */\r\n  __IO uint8_t FERCNFG;                            /**< Flash Error Configuration Register, offset: 0x2F */\r\n} FTFC_Type, *FTFC_MemMapPtr;\r\n\r\n /** Number of instances of the FTFC module. */\r\n#define FTFC_INSTANCE_COUNT                      (1u)\r\n\r\n\r\n/* FTFC - Peripheral instance base addresses */\r\n/** Peripheral FTFC base address */\r\n#define FTFC_BASE                                (0x40020000u)\r\n/** Peripheral FTFC base pointer */\r\n#define FTFC                                     ((FTFC_Type *)FTFC_BASE)\r\n/** Array initializer of FTFC peripheral base addresses */\r\n#define FTFC_BASE_ADDRS                          { FTFC_BASE }\r\n/** Array initializer of FTFC peripheral base pointers */\r\n#define FTFC_BASE_PTRS                           { FTFC }\r\n /** Number of interrupt vector arrays for the FTFC module. */\r\n#define FTFC_IRQS_ARR_COUNT                      (2u)\r\n /** Number of interrupt channels for the COMMAND_COMPLETE type of FTFC module. */\r\n#define FTFC_COMMAND_COMPLETE_IRQS_CH_COUNT      (1u)\r\n /** Number of interrupt channels for the READ_COLLISION type of FTFC module. */\r\n#define FTFC_READ_COLLISION_IRQS_CH_COUNT        (1u)\r\n/** Interrupt vectors for the FTFC peripheral type */\r\n#define FTFC_COMMAND_COMPLETE_IRQS               { FTFC_IRQn }\r\n#define FTFC_READ_COLLISION_IRQS                 { Read_Collision_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- FTFC Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup FTFC_Register_Masks FTFC Register Masks\r\n * @{\r\n */\r\n\r\n/* FSTAT Bit Fields */\r\n#define FTFC_FSTAT_MGSTAT0_MASK                  0x1u\r\n#define FTFC_FSTAT_MGSTAT0_SHIFT                 0u\r\n#define FTFC_FSTAT_MGSTAT0_WIDTH                 1u\r\n#define FTFC_FSTAT_MGSTAT0(x)                    (((uint8_t)(((uint8_t)(x))<<FTFC_FSTAT_MGSTAT0_SHIFT))&FTFC_FSTAT_MGSTAT0_MASK)\r\n#define FTFC_FSTAT_FPVIOL_MASK                   0x10u\r\n#define FTFC_FSTAT_FPVIOL_SHIFT                  4u\r\n#define FTFC_FSTAT_FPVIOL_WIDTH                  1u\r\n#define FTFC_FSTAT_FPVIOL(x)                     (((uint8_t)(((uint8_t)(x))<<FTFC_FSTAT_FPVIOL_SHIFT))&FTFC_FSTAT_FPVIOL_MASK)\r\n#define FTFC_FSTAT_ACCERR_MASK                   0x20u\r\n#define FTFC_FSTAT_ACCERR_SHIFT                  5u\r\n#define FTFC_FSTAT_ACCERR_WIDTH                  1u\r\n#define FTFC_FSTAT_ACCERR(x)                     (((uint8_t)(((uint8_t)(x))<<FTFC_FSTAT_ACCERR_SHIFT))&FTFC_FSTAT_ACCERR_MASK)\r\n#define FTFC_FSTAT_RDCOLERR_MASK                 0x40u\r\n#define FTFC_FSTAT_RDCOLERR_SHIFT                6u\r\n#define FTFC_FSTAT_RDCOLERR_WIDTH                1u\r\n#define FTFC_FSTAT_RDCOLERR(x)                   (((uint8_t)(((uint8_t)(x))<<FTFC_FSTAT_RDCOLERR_SHIFT))&FTFC_FSTAT_RDCOLERR_MASK)\r\n#define FTFC_FSTAT_CCIF_MASK                     0x80u\r\n#define FTFC_FSTAT_CCIF_SHIFT                    7u\r\n#define FTFC_FSTAT_CCIF_WIDTH                    1u\r\n#define FTFC_FSTAT_CCIF(x)                       (((uint8_t)(((uint8_t)(x))<<FTFC_FSTAT_CCIF_SHIFT))&FTFC_FSTAT_CCIF_MASK)\r\n/* FCNFG Bit Fields */\r\n#define FTFC_FCNFG_EEERDY_MASK                   0x1u\r\n#define FTFC_FCNFG_EEERDY_SHIFT                  0u\r\n#define FTFC_FCNFG_EEERDY_WIDTH                  1u\r\n#define FTFC_FCNFG_EEERDY(x)                     (((uint8_t)(((uint8_t)(x))<<FTFC_FCNFG_EEERDY_SHIFT))&FTFC_FCNFG_EEERDY_MASK)\r\n#define FTFC_FCNFG_RAMRDY_MASK                   0x2u\r\n#define FTFC_FCNFG_RAMRDY_SHIFT                  1u\r\n#define FTFC_FCNFG_RAMRDY_WIDTH                  1u\r\n#define FTFC_FCNFG_RAMRDY(x)                     (((uint8_t)(((uint8_t)(x))<<FTFC_FCNFG_RAMRDY_SHIFT))&FTFC_FCNFG_RAMRDY_MASK)\r\n#define FTFC_FCNFG_ERSSUSP_MASK                  0x10u\r\n#define FTFC_FCNFG_ERSSUSP_SHIFT                 4u\r\n#define FTFC_FCNFG_ERSSUSP_WIDTH                 1u\r\n#define FTFC_FCNFG_ERSSUSP(x)                    (((uint8_t)(((uint8_t)(x))<<FTFC_FCNFG_ERSSUSP_SHIFT))&FTFC_FCNFG_ERSSUSP_MASK)\r\n#define FTFC_FCNFG_ERSAREQ_MASK                  0x20u\r\n#define FTFC_FCNFG_ERSAREQ_SHIFT                 5u\r\n#define FTFC_FCNFG_ERSAREQ_WIDTH                 1u\r\n#define FTFC_FCNFG_ERSAREQ(x)                    (((uint8_t)(((uint8_t)(x))<<FTFC_FCNFG_ERSAREQ_SHIFT))&FTFC_FCNFG_ERSAREQ_MASK)\r\n#define FTFC_FCNFG_RDCOLLIE_MASK                 0x40u\r\n#define FTFC_FCNFG_RDCOLLIE_SHIFT                6u\r\n#define FTFC_FCNFG_RDCOLLIE_WIDTH                1u\r\n#define FTFC_FCNFG_RDCOLLIE(x)                   (((uint8_t)(((uint8_t)(x))<<FTFC_FCNFG_RDCOLLIE_SHIFT))&FTFC_FCNFG_RDCOLLIE_MASK)\r\n#define FTFC_FCNFG_CCIE_MASK                     0x80u\r\n#define FTFC_FCNFG_CCIE_SHIFT                    7u\r\n#define FTFC_FCNFG_CCIE_WIDTH                    1u\r\n#define FTFC_FCNFG_CCIE(x)                       (((uint8_t)(((uint8_t)(x))<<FTFC_FCNFG_CCIE_SHIFT))&FTFC_FCNFG_CCIE_MASK)\r\n/* FSEC Bit Fields */\r\n#define FTFC_FSEC_SEC_MASK                       0x3u\r\n#define FTFC_FSEC_SEC_SHIFT                      0u\r\n#define FTFC_FSEC_SEC_WIDTH                      2u\r\n#define FTFC_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x))<<FTFC_FSEC_SEC_SHIFT))&FTFC_FSEC_SEC_MASK)\r\n#define FTFC_FSEC_FSLACC_MASK                    0xCu\r\n#define FTFC_FSEC_FSLACC_SHIFT                   2u\r\n#define FTFC_FSEC_FSLACC_WIDTH                   2u\r\n#define FTFC_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x))<<FTFC_FSEC_FSLACC_SHIFT))&FTFC_FSEC_FSLACC_MASK)\r\n#define FTFC_FSEC_MEEN_MASK                      0x30u\r\n#define FTFC_FSEC_MEEN_SHIFT                     4u\r\n#define FTFC_FSEC_MEEN_WIDTH                     2u\r\n#define FTFC_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x))<<FTFC_FSEC_MEEN_SHIFT))&FTFC_FSEC_MEEN_MASK)\r\n#define FTFC_FSEC_KEYEN_MASK                     0xC0u\r\n#define FTFC_FSEC_KEYEN_SHIFT                    6u\r\n#define FTFC_FSEC_KEYEN_WIDTH                    2u\r\n#define FTFC_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x))<<FTFC_FSEC_KEYEN_SHIFT))&FTFC_FSEC_KEYEN_MASK)\r\n/* FOPT Bit Fields */\r\n#define FTFC_FOPT_OPT_MASK                       0xFFu\r\n#define FTFC_FOPT_OPT_SHIFT                      0u\r\n#define FTFC_FOPT_OPT_WIDTH                      8u\r\n#define FTFC_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x))<<FTFC_FOPT_OPT_SHIFT))&FTFC_FOPT_OPT_MASK)\r\n/* FCCOB Bit Fields */\r\n#define FTFC_FCCOB_CCOBn_MASK                    0xFFu\r\n#define FTFC_FCCOB_CCOBn_SHIFT                   0u\r\n#define FTFC_FCCOB_CCOBn_WIDTH                   8u\r\n#define FTFC_FCCOB_CCOBn(x)                      (((uint8_t)(((uint8_t)(x))<<FTFC_FCCOB_CCOBn_SHIFT))&FTFC_FCCOB_CCOBn_MASK)\r\n/* FPROT Bit Fields */\r\n#define FTFC_FPROT_PROT_MASK                     0xFFu\r\n#define FTFC_FPROT_PROT_SHIFT                    0u\r\n#define FTFC_FPROT_PROT_WIDTH                    8u\r\n#define FTFC_FPROT_PROT(x)                       (((uint8_t)(((uint8_t)(x))<<FTFC_FPROT_PROT_SHIFT))&FTFC_FPROT_PROT_MASK)\r\n/* FEPROT Bit Fields */\r\n#define FTFC_FEPROT_EPROT_MASK                   0xFFu\r\n#define FTFC_FEPROT_EPROT_SHIFT                  0u\r\n#define FTFC_FEPROT_EPROT_WIDTH                  8u\r\n#define FTFC_FEPROT_EPROT(x)                     (((uint8_t)(((uint8_t)(x))<<FTFC_FEPROT_EPROT_SHIFT))&FTFC_FEPROT_EPROT_MASK)\r\n/* FDPROT Bit Fields */\r\n#define FTFC_FDPROT_DPROT_MASK                   0xFFu\r\n#define FTFC_FDPROT_DPROT_SHIFT                  0u\r\n#define FTFC_FDPROT_DPROT_WIDTH                  8u\r\n#define FTFC_FDPROT_DPROT(x)                     (((uint8_t)(((uint8_t)(x))<<FTFC_FDPROT_DPROT_SHIFT))&FTFC_FDPROT_DPROT_MASK)\r\n/* FCSESTAT Bit Fields */\r\n#define FTFC_FCSESTAT_BSY_MASK                   0x1u\r\n#define FTFC_FCSESTAT_BSY_SHIFT                  0u\r\n#define FTFC_FCSESTAT_BSY_WIDTH                  1u\r\n#define FTFC_FCSESTAT_BSY(x)                     (((uint8_t)(((uint8_t)(x))<<FTFC_FCSESTAT_BSY_SHIFT))&FTFC_FCSESTAT_BSY_MASK)\r\n#define FTFC_FCSESTAT_SB_MASK                    0x2u\r\n#define FTFC_FCSESTAT_SB_SHIFT                   1u\r\n#define FTFC_FCSESTAT_SB_WIDTH                   1u\r\n#define FTFC_FCSESTAT_SB(x)                      (((uint8_t)(((uint8_t)(x))<<FTFC_FCSESTAT_SB_SHIFT))&FTFC_FCSESTAT_SB_MASK)\r\n#define FTFC_FCSESTAT_BIN_MASK                   0x4u\r\n#define FTFC_FCSESTAT_BIN_SHIFT                  2u\r\n#define FTFC_FCSESTAT_BIN_WIDTH                  1u\r\n#define FTFC_FCSESTAT_BIN(x)                     (((uint8_t)(((uint8_t)(x))<<FTFC_FCSESTAT_BIN_SHIFT))&FTFC_FCSESTAT_BIN_MASK)\r\n#define FTFC_FCSESTAT_BFN_MASK                   0x8u\r\n#define FTFC_FCSESTAT_BFN_SHIFT                  3u\r\n#define FTFC_FCSESTAT_BFN_WIDTH                  1u\r\n#define FTFC_FCSESTAT_BFN(x)                     (((uint8_t)(((uint8_t)(x))<<FTFC_FCSESTAT_BFN_SHIFT))&FTFC_FCSESTAT_BFN_MASK)\r\n#define FTFC_FCSESTAT_BOK_MASK                   0x10u\r\n#define FTFC_FCSESTAT_BOK_SHIFT                  4u\r\n#define FTFC_FCSESTAT_BOK_WIDTH                  1u\r\n#define FTFC_FCSESTAT_BOK(x)                     (((uint8_t)(((uint8_t)(x))<<FTFC_FCSESTAT_BOK_SHIFT))&FTFC_FCSESTAT_BOK_MASK)\r\n#define FTFC_FCSESTAT_RIN_MASK                   0x20u\r\n#define FTFC_FCSESTAT_RIN_SHIFT                  5u\r\n#define FTFC_FCSESTAT_RIN_WIDTH                  1u\r\n#define FTFC_FCSESTAT_RIN(x)                     (((uint8_t)(((uint8_t)(x))<<FTFC_FCSESTAT_RIN_SHIFT))&FTFC_FCSESTAT_RIN_MASK)\r\n#define FTFC_FCSESTAT_EDB_MASK                   0x40u\r\n#define FTFC_FCSESTAT_EDB_SHIFT                  6u\r\n#define FTFC_FCSESTAT_EDB_WIDTH                  1u\r\n#define FTFC_FCSESTAT_EDB(x)                     (((uint8_t)(((uint8_t)(x))<<FTFC_FCSESTAT_EDB_SHIFT))&FTFC_FCSESTAT_EDB_MASK)\r\n#define FTFC_FCSESTAT_IDB_MASK                   0x80u\r\n#define FTFC_FCSESTAT_IDB_SHIFT                  7u\r\n#define FTFC_FCSESTAT_IDB_WIDTH                  1u\r\n#define FTFC_FCSESTAT_IDB(x)                     (((uint8_t)(((uint8_t)(x))<<FTFC_FCSESTAT_IDB_SHIFT))&FTFC_FCSESTAT_IDB_MASK)\r\n/* FERSTAT Bit Fields */\r\n#define FTFC_FERSTAT_DFDIF_MASK                  0x2u\r\n#define FTFC_FERSTAT_DFDIF_SHIFT                 1u\r\n#define FTFC_FERSTAT_DFDIF_WIDTH                 1u\r\n#define FTFC_FERSTAT_DFDIF(x)                    (((uint8_t)(((uint8_t)(x))<<FTFC_FERSTAT_DFDIF_SHIFT))&FTFC_FERSTAT_DFDIF_MASK)\r\n/* FERCNFG Bit Fields */\r\n#define FTFC_FERCNFG_DFDIE_MASK                  0x2u\r\n#define FTFC_FERCNFG_DFDIE_SHIFT                 1u\r\n#define FTFC_FERCNFG_DFDIE_WIDTH                 1u\r\n#define FTFC_FERCNFG_DFDIE(x)                    (((uint8_t)(((uint8_t)(x))<<FTFC_FERCNFG_DFDIE_SHIFT))&FTFC_FERCNFG_DFDIE_MASK)\r\n#define FTFC_FERCNFG_FDFD_MASK                   0x20u\r\n#define FTFC_FERCNFG_FDFD_SHIFT                  5u\r\n#define FTFC_FERCNFG_FDFD_WIDTH                  1u\r\n#define FTFC_FERCNFG_FDFD(x)                     (((uint8_t)(((uint8_t)(x))<<FTFC_FERCNFG_FDFD_SHIFT))&FTFC_FERCNFG_FDFD_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group FTFC_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group FTFC_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- FTM Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup FTM_Peripheral_Access_Layer FTM Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** FTM - Size of Registers Arrays */\r\n#define FTM_CONTROLS_COUNT                       8u\r\n#define FTM_CV_MIRROR_COUNT                      8u\r\n\r\n/** FTM - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t SC;                                /**< Status And Control, offset: 0x0 */\r\n  __IO uint32_t CNT;                               /**< Counter, offset: 0x4 */\r\n  __IO uint32_t MOD;                               /**< Modulo, offset: 0x8 */\r\n  struct {                                         /* offset: 0xC, array step: 0x8 */\r\n    __IO uint32_t CnSC;                              /**< Channel (n) Status And Control, array offset: 0xC, array step: 0x8 */\r\n    __IO uint32_t CnV;                               /**< Channel (n) Value, array offset: 0x10, array step: 0x8 */\r\n  } CONTROLS[FTM_CONTROLS_COUNT];\r\n  __IO uint32_t CNTIN;                             /**< Counter Initial Value, offset: 0x4C */\r\n  __IO uint32_t STATUS;                            /**< Capture And Compare Status, offset: 0x50 */\r\n  __IO uint32_t MODE;                              /**< Features Mode Selection, offset: 0x54 */\r\n  __IO uint32_t SYNC;                              /**< Synchronization, offset: 0x58 */\r\n  __IO uint32_t OUTINIT;                           /**< Initial State For Channels Output, offset: 0x5C */\r\n  __IO uint32_t OUTMASK;                           /**< Output Mask, offset: 0x60 */\r\n  __IO uint32_t COMBINE;                           /**< Function For Linked Channels, offset: 0x64 */\r\n  __IO uint32_t DEADTIME;                          /**< Deadtime Configuration, offset: 0x68 */\r\n  __IO uint32_t EXTTRIG;                           /**< FTM External Trigger, offset: 0x6C */\r\n  __IO uint32_t POL;                               /**< Channels Polarity, offset: 0x70 */\r\n  __IO uint32_t FMS;                               /**< Fault Mode Status, offset: 0x74 */\r\n  __IO uint32_t FILTER;                            /**< Input Capture Filter Control, offset: 0x78 */\r\n  __IO uint32_t FLTCTRL;                           /**< Fault Control, offset: 0x7C */\r\n  __IO uint32_t QDCTRL;                            /**< Quadrature Decoder Control And Status, offset: 0x80 */\r\n  __IO uint32_t CONF;                              /**< Configuration, offset: 0x84 */\r\n  __IO uint32_t FLTPOL;                            /**< FTM Fault Input Polarity, offset: 0x88 */\r\n  __IO uint32_t SYNCONF;                           /**< Synchronization Configuration, offset: 0x8C */\r\n  __IO uint32_t INVCTRL;                           /**< FTM Inverting Control, offset: 0x90 */\r\n  __IO uint32_t SWOCTRL;                           /**< FTM Software Output Control, offset: 0x94 */\r\n  __IO uint32_t PWMLOAD;                           /**< FTM PWM Load, offset: 0x98 */\r\n  __IO uint32_t HCR;                               /**< Half Cycle Register, offset: 0x9C */\r\n  __IO uint32_t PAIR0DEADTIME;                     /**< Pair 0 Deadtime Configuration, offset: 0xA0 */\r\n       uint8_t RESERVED_0[4];\r\n  __IO uint32_t PAIR1DEADTIME;                     /**< Pair 1 Deadtime Configuration, offset: 0xA8 */\r\n       uint8_t RESERVED_1[4];\r\n  __IO uint32_t PAIR2DEADTIME;                     /**< Pair 2 Deadtime Configuration, offset: 0xB0 */\r\n       uint8_t RESERVED_2[4];\r\n  __IO uint32_t PAIR3DEADTIME;                     /**< Pair 3 Deadtime Configuration, offset: 0xB8 */\r\n       uint8_t RESERVED_3[324];\r\n  __IO uint32_t MOD_MIRROR;                        /**< Mirror of Modulo Value, offset: 0x200 */\r\n  __IO uint32_t CV_MIRROR[FTM_CV_MIRROR_COUNT];    /**< Mirror of Channel (n) Match Value, array offset: 0x204, array step: 0x4 */\r\n} FTM_Type, *FTM_MemMapPtr;\r\n\r\n /** Number of instances of the FTM module. */\r\n#define FTM_INSTANCE_COUNT                       (4u)\r\n\r\n\r\n/* FTM - Peripheral instance base addresses */\r\n/** Peripheral FTM0 base address */\r\n#define FTM0_BASE                                (0x40038000u)\r\n/** Peripheral FTM0 base pointer */\r\n#define FTM0                                     ((FTM_Type *)FTM0_BASE)\r\n/** Peripheral FTM1 base address */\r\n#define FTM1_BASE                                (0x40039000u)\r\n/** Peripheral FTM1 base pointer */\r\n#define FTM1                                     ((FTM_Type *)FTM1_BASE)\r\n/** Peripheral FTM2 base address */\r\n#define FTM2_BASE                                (0x4003A000u)\r\n/** Peripheral FTM2 base pointer */\r\n#define FTM2                                     ((FTM_Type *)FTM2_BASE)\r\n/** Peripheral FTM3 base address */\r\n#define FTM3_BASE                                (0x40026000u)\r\n/** Peripheral FTM3 base pointer */\r\n#define FTM3                                     ((FTM_Type *)FTM3_BASE)\r\n/** Array initializer of FTM peripheral base addresses */\r\n#define FTM_BASE_ADDRS                           { FTM0_BASE, FTM1_BASE, FTM2_BASE, FTM3_BASE }\r\n/** Array initializer of FTM peripheral base pointers */\r\n#define FTM_BASE_PTRS                            { FTM0, FTM1, FTM2, FTM3 }\r\n /** Number of interrupt vector arrays for the FTM module. */\r\n#define FTM_IRQS_ARR_COUNT                       (4u)\r\n /** Number of interrupt channels for the FTM module. */\r\n#define FTM_IRQS_CH_COUNT                        (8u)\r\n /** Number of interrupt channels for the Fault type of FTM module. */\r\n#define FTM_Fault_IRQS_CH_COUNT                  (1u)\r\n /** Number of interrupt channels for the Overflow type of FTM module. */\r\n#define FTM_Overflow_IRQS_CH_COUNT               (1u)\r\n /** Number of interrupt channels for the Reload type of FTM module. */\r\n#define FTM_Reload_IRQS_CH_COUNT                 (1u)\r\n/** Interrupt vectors for the FTM peripheral type */\r\n#define FTM_IRQS                                 { { FTM0_Ch0_Ch1_IRQn, FTM0_Ch0_Ch1_IRQn, FTM0_Ch2_Ch3_IRQn, FTM0_Ch2_Ch3_IRQn, FTM0_Ch4_Ch5_IRQn, FTM0_Ch4_Ch5_IRQn, FTM0_Ch6_Ch7_IRQn, FTM0_Ch6_Ch7_IRQn }, \\\r\n                                                   { FTM1_Ch0_Ch1_IRQn, FTM1_Ch0_Ch1_IRQn, FTM1_Ch2_Ch3_IRQn, FTM1_Ch2_Ch3_IRQn, FTM1_Ch4_Ch5_IRQn, FTM1_Ch4_Ch5_IRQn, FTM1_Ch6_Ch7_IRQn, FTM1_Ch6_Ch7_IRQn }, \\\r\n                                                   { FTM2_Ch0_Ch1_IRQn, FTM2_Ch0_Ch1_IRQn, FTM2_Ch2_Ch3_IRQn, FTM2_Ch2_Ch3_IRQn, FTM2_Ch4_Ch5_IRQn, FTM2_Ch4_Ch5_IRQn, FTM2_Ch6_Ch7_IRQn, FTM2_Ch6_Ch7_IRQn }, \\\r\n                                                   { FTM3_Ch0_Ch1_IRQn, FTM3_Ch0_Ch1_IRQn, FTM3_Ch2_Ch3_IRQn, FTM3_Ch2_Ch3_IRQn, FTM3_Ch4_Ch5_IRQn, FTM3_Ch4_Ch5_IRQn, FTM3_Ch6_Ch7_IRQn, FTM3_Ch6_Ch7_IRQn } }\r\n#define FTM_Fault_IRQS                           { FTM0_Fault_IRQn, FTM1_Fault_IRQn, FTM2_Fault_IRQn, FTM3_Fault_IRQn }\r\n#define FTM_Overflow_IRQS                        { FTM0_Ovf_Reload_IRQn, FTM1_Ovf_Reload_IRQn, FTM2_Ovf_Reload_IRQn, FTM3_Ovf_Reload_IRQn }\r\n#define FTM_Reload_IRQS                          { FTM0_Ovf_Reload_IRQn, FTM1_Ovf_Reload_IRQn, FTM2_Ovf_Reload_IRQn, FTM3_Ovf_Reload_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- FTM Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup FTM_Register_Masks FTM Register Masks\r\n * @{\r\n */\r\n\r\n/* SC Bit Fields */\r\n#define FTM_SC_PS_MASK                           0x7u\r\n#define FTM_SC_PS_SHIFT                          0u\r\n#define FTM_SC_PS_WIDTH                          3u\r\n#define FTM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x))<<FTM_SC_PS_SHIFT))&FTM_SC_PS_MASK)\r\n#define FTM_SC_CLKS_MASK                         0x18u\r\n#define FTM_SC_CLKS_SHIFT                        3u\r\n#define FTM_SC_CLKS_WIDTH                        2u\r\n#define FTM_SC_CLKS(x)                           (((uint32_t)(((uint32_t)(x))<<FTM_SC_CLKS_SHIFT))&FTM_SC_CLKS_MASK)\r\n#define FTM_SC_CPWMS_MASK                        0x20u\r\n#define FTM_SC_CPWMS_SHIFT                       5u\r\n#define FTM_SC_CPWMS_WIDTH                       1u\r\n#define FTM_SC_CPWMS(x)                          (((uint32_t)(((uint32_t)(x))<<FTM_SC_CPWMS_SHIFT))&FTM_SC_CPWMS_MASK)\r\n#define FTM_SC_RIE_MASK                          0x40u\r\n#define FTM_SC_RIE_SHIFT                         6u\r\n#define FTM_SC_RIE_WIDTH                         1u\r\n#define FTM_SC_RIE(x)                            (((uint32_t)(((uint32_t)(x))<<FTM_SC_RIE_SHIFT))&FTM_SC_RIE_MASK)\r\n#define FTM_SC_RF_MASK                           0x80u\r\n#define FTM_SC_RF_SHIFT                          7u\r\n#define FTM_SC_RF_WIDTH                          1u\r\n#define FTM_SC_RF(x)                             (((uint32_t)(((uint32_t)(x))<<FTM_SC_RF_SHIFT))&FTM_SC_RF_MASK)\r\n#define FTM_SC_TOIE_MASK                         0x100u\r\n#define FTM_SC_TOIE_SHIFT                        8u\r\n#define FTM_SC_TOIE_WIDTH                        1u\r\n#define FTM_SC_TOIE(x)                           (((uint32_t)(((uint32_t)(x))<<FTM_SC_TOIE_SHIFT))&FTM_SC_TOIE_MASK)\r\n#define FTM_SC_TOF_MASK                          0x200u\r\n#define FTM_SC_TOF_SHIFT                         9u\r\n#define FTM_SC_TOF_WIDTH                         1u\r\n#define FTM_SC_TOF(x)                            (((uint32_t)(((uint32_t)(x))<<FTM_SC_TOF_SHIFT))&FTM_SC_TOF_MASK)\r\n#define FTM_SC_PWMEN0_MASK                       0x10000u\r\n#define FTM_SC_PWMEN0_SHIFT                      16u\r\n#define FTM_SC_PWMEN0_WIDTH                      1u\r\n#define FTM_SC_PWMEN0(x)                         (((uint32_t)(((uint32_t)(x))<<FTM_SC_PWMEN0_SHIFT))&FTM_SC_PWMEN0_MASK)\r\n#define FTM_SC_PWMEN1_MASK                       0x20000u\r\n#define FTM_SC_PWMEN1_SHIFT                      17u\r\n#define FTM_SC_PWMEN1_WIDTH                      1u\r\n#define FTM_SC_PWMEN1(x)                         (((uint32_t)(((uint32_t)(x))<<FTM_SC_PWMEN1_SHIFT))&FTM_SC_PWMEN1_MASK)\r\n#define FTM_SC_PWMEN2_MASK                       0x40000u\r\n#define FTM_SC_PWMEN2_SHIFT                      18u\r\n#define FTM_SC_PWMEN2_WIDTH                      1u\r\n#define FTM_SC_PWMEN2(x)                         (((uint32_t)(((uint32_t)(x))<<FTM_SC_PWMEN2_SHIFT))&FTM_SC_PWMEN2_MASK)\r\n#define FTM_SC_PWMEN3_MASK                       0x80000u\r\n#define FTM_SC_PWMEN3_SHIFT                      19u\r\n#define FTM_SC_PWMEN3_WIDTH                      1u\r\n#define FTM_SC_PWMEN3(x)                         (((uint32_t)(((uint32_t)(x))<<FTM_SC_PWMEN3_SHIFT))&FTM_SC_PWMEN3_MASK)\r\n#define FTM_SC_PWMEN4_MASK                       0x100000u\r\n#define FTM_SC_PWMEN4_SHIFT                      20u\r\n#define FTM_SC_PWMEN4_WIDTH                      1u\r\n#define FTM_SC_PWMEN4(x)                         (((uint32_t)(((uint32_t)(x))<<FTM_SC_PWMEN4_SHIFT))&FTM_SC_PWMEN4_MASK)\r\n#define FTM_SC_PWMEN5_MASK                       0x200000u\r\n#define FTM_SC_PWMEN5_SHIFT                      21u\r\n#define FTM_SC_PWMEN5_WIDTH                      1u\r\n#define FTM_SC_PWMEN5(x)                         (((uint32_t)(((uint32_t)(x))<<FTM_SC_PWMEN5_SHIFT))&FTM_SC_PWMEN5_MASK)\r\n#define FTM_SC_PWMEN6_MASK                       0x400000u\r\n#define FTM_SC_PWMEN6_SHIFT                      22u\r\n#define FTM_SC_PWMEN6_WIDTH                      1u\r\n#define FTM_SC_PWMEN6(x)                         (((uint32_t)(((uint32_t)(x))<<FTM_SC_PWMEN6_SHIFT))&FTM_SC_PWMEN6_MASK)\r\n#define FTM_SC_PWMEN7_MASK                       0x800000u\r\n#define FTM_SC_PWMEN7_SHIFT                      23u\r\n#define FTM_SC_PWMEN7_WIDTH                      1u\r\n#define FTM_SC_PWMEN7(x)                         (((uint32_t)(((uint32_t)(x))<<FTM_SC_PWMEN7_SHIFT))&FTM_SC_PWMEN7_MASK)\r\n#define FTM_SC_FLTPS_MASK                        0xF000000u\r\n#define FTM_SC_FLTPS_SHIFT                       24u\r\n#define FTM_SC_FLTPS_WIDTH                       4u\r\n#define FTM_SC_FLTPS(x)                          (((uint32_t)(((uint32_t)(x))<<FTM_SC_FLTPS_SHIFT))&FTM_SC_FLTPS_MASK)\r\n/* CNT Bit Fields */\r\n#define FTM_CNT_COUNT_MASK                       0xFFFFu\r\n#define FTM_CNT_COUNT_SHIFT                      0u\r\n#define FTM_CNT_COUNT_WIDTH                      16u\r\n#define FTM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x))<<FTM_CNT_COUNT_SHIFT))&FTM_CNT_COUNT_MASK)\r\n/* MOD Bit Fields */\r\n#define FTM_MOD_MOD_MASK                         0xFFFFu\r\n#define FTM_MOD_MOD_SHIFT                        0u\r\n#define FTM_MOD_MOD_WIDTH                        16u\r\n#define FTM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))<<FTM_MOD_MOD_SHIFT))&FTM_MOD_MOD_MASK)\r\n/* CnSC Bit Fields */\r\n#define FTM_CnSC_DMA_MASK                        0x1u\r\n#define FTM_CnSC_DMA_SHIFT                       0u\r\n#define FTM_CnSC_DMA_WIDTH                       1u\r\n#define FTM_CnSC_DMA(x)                          (((uint32_t)(((uint32_t)(x))<<FTM_CnSC_DMA_SHIFT))&FTM_CnSC_DMA_MASK)\r\n#define FTM_CnSC_ICRST_MASK                      0x2u\r\n#define FTM_CnSC_ICRST_SHIFT                     1u\r\n#define FTM_CnSC_ICRST_WIDTH                     1u\r\n#define FTM_CnSC_ICRST(x)                        (((uint32_t)(((uint32_t)(x))<<FTM_CnSC_ICRST_SHIFT))&FTM_CnSC_ICRST_MASK)\r\n#define FTM_CnSC_ELSA_MASK                       0x4u\r\n#define FTM_CnSC_ELSA_SHIFT                      2u\r\n#define FTM_CnSC_ELSA_WIDTH                      1u\r\n#define FTM_CnSC_ELSA(x)                         (((uint32_t)(((uint32_t)(x))<<FTM_CnSC_ELSA_SHIFT))&FTM_CnSC_ELSA_MASK)\r\n#define FTM_CnSC_ELSB_MASK                       0x8u\r\n#define FTM_CnSC_ELSB_SHIFT                      3u\r\n#define FTM_CnSC_ELSB_WIDTH                      1u\r\n#define FTM_CnSC_ELSB(x)                         (((uint32_t)(((uint32_t)(x))<<FTM_CnSC_ELSB_SHIFT))&FTM_CnSC_ELSB_MASK)\r\n#define FTM_CnSC_MSA_MASK                        0x10u\r\n#define FTM_CnSC_MSA_SHIFT                       4u\r\n#define FTM_CnSC_MSA_WIDTH                       1u\r\n#define FTM_CnSC_MSA(x)                          (((uint32_t)(((uint32_t)(x))<<FTM_CnSC_MSA_SHIFT))&FTM_CnSC_MSA_MASK)\r\n#define FTM_CnSC_MSB_MASK                        0x20u\r\n#define FTM_CnSC_MSB_SHIFT                       5u\r\n#define FTM_CnSC_MSB_WIDTH                       1u\r\n#define FTM_CnSC_MSB(x)                          (((uint32_t)(((uint32_t)(x))<<FTM_CnSC_MSB_SHIFT))&FTM_CnSC_MSB_MASK)\r\n#define FTM_CnSC_CHIE_MASK                       0x40u\r\n#define FTM_CnSC_CHIE_SHIFT                      6u\r\n#define FTM_CnSC_CHIE_WIDTH                      1u\r\n#define FTM_CnSC_CHIE(x)                         (((uint32_t)(((uint32_t)(x))<<FTM_CnSC_CHIE_SHIFT))&FTM_CnSC_CHIE_MASK)\r\n#define FTM_CnSC_CHF_MASK                        0x80u\r\n#define FTM_CnSC_CHF_SHIFT                       7u\r\n#define FTM_CnSC_CHF_WIDTH                       1u\r\n#define FTM_CnSC_CHF(x)                          (((uint32_t)(((uint32_t)(x))<<FTM_CnSC_CHF_SHIFT))&FTM_CnSC_CHF_MASK)\r\n#define FTM_CnSC_TRIGMODE_MASK                   0x100u\r\n#define FTM_CnSC_TRIGMODE_SHIFT                  8u\r\n#define FTM_CnSC_TRIGMODE_WIDTH                  1u\r\n#define FTM_CnSC_TRIGMODE(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_CnSC_TRIGMODE_SHIFT))&FTM_CnSC_TRIGMODE_MASK)\r\n#define FTM_CnSC_CHIS_MASK                       0x200u\r\n#define FTM_CnSC_CHIS_SHIFT                      9u\r\n#define FTM_CnSC_CHIS_WIDTH                      1u\r\n#define FTM_CnSC_CHIS(x)                         (((uint32_t)(((uint32_t)(x))<<FTM_CnSC_CHIS_SHIFT))&FTM_CnSC_CHIS_MASK)\r\n#define FTM_CnSC_CHOV_MASK                       0x400u\r\n#define FTM_CnSC_CHOV_SHIFT                      10u\r\n#define FTM_CnSC_CHOV_WIDTH                      1u\r\n#define FTM_CnSC_CHOV(x)                         (((uint32_t)(((uint32_t)(x))<<FTM_CnSC_CHOV_SHIFT))&FTM_CnSC_CHOV_MASK)\r\n/* CnV Bit Fields */\r\n#define FTM_CnV_VAL_MASK                         0xFFFFu\r\n#define FTM_CnV_VAL_SHIFT                        0u\r\n#define FTM_CnV_VAL_WIDTH                        16u\r\n#define FTM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x))<<FTM_CnV_VAL_SHIFT))&FTM_CnV_VAL_MASK)\r\n/* CNTIN Bit Fields */\r\n#define FTM_CNTIN_INIT_MASK                      0xFFFFu\r\n#define FTM_CNTIN_INIT_SHIFT                     0u\r\n#define FTM_CNTIN_INIT_WIDTH                     16u\r\n#define FTM_CNTIN_INIT(x)                        (((uint32_t)(((uint32_t)(x))<<FTM_CNTIN_INIT_SHIFT))&FTM_CNTIN_INIT_MASK)\r\n/* STATUS Bit Fields */\r\n#define FTM_STATUS_CH0F_MASK                     0x1u\r\n#define FTM_STATUS_CH0F_SHIFT                    0u\r\n#define FTM_STATUS_CH0F_WIDTH                    1u\r\n#define FTM_STATUS_CH0F(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_STATUS_CH0F_SHIFT))&FTM_STATUS_CH0F_MASK)\r\n#define FTM_STATUS_CH1F_MASK                     0x2u\r\n#define FTM_STATUS_CH1F_SHIFT                    1u\r\n#define FTM_STATUS_CH1F_WIDTH                    1u\r\n#define FTM_STATUS_CH1F(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_STATUS_CH1F_SHIFT))&FTM_STATUS_CH1F_MASK)\r\n#define FTM_STATUS_CH2F_MASK                     0x4u\r\n#define FTM_STATUS_CH2F_SHIFT                    2u\r\n#define FTM_STATUS_CH2F_WIDTH                    1u\r\n#define FTM_STATUS_CH2F(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_STATUS_CH2F_SHIFT))&FTM_STATUS_CH2F_MASK)\r\n#define FTM_STATUS_CH3F_MASK                     0x8u\r\n#define FTM_STATUS_CH3F_SHIFT                    3u\r\n#define FTM_STATUS_CH3F_WIDTH                    1u\r\n#define FTM_STATUS_CH3F(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_STATUS_CH3F_SHIFT))&FTM_STATUS_CH3F_MASK)\r\n#define FTM_STATUS_CH4F_MASK                     0x10u\r\n#define FTM_STATUS_CH4F_SHIFT                    4u\r\n#define FTM_STATUS_CH4F_WIDTH                    1u\r\n#define FTM_STATUS_CH4F(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_STATUS_CH4F_SHIFT))&FTM_STATUS_CH4F_MASK)\r\n#define FTM_STATUS_CH5F_MASK                     0x20u\r\n#define FTM_STATUS_CH5F_SHIFT                    5u\r\n#define FTM_STATUS_CH5F_WIDTH                    1u\r\n#define FTM_STATUS_CH5F(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_STATUS_CH5F_SHIFT))&FTM_STATUS_CH5F_MASK)\r\n#define FTM_STATUS_CH6F_MASK                     0x40u\r\n#define FTM_STATUS_CH6F_SHIFT                    6u\r\n#define FTM_STATUS_CH6F_WIDTH                    1u\r\n#define FTM_STATUS_CH6F(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_STATUS_CH6F_SHIFT))&FTM_STATUS_CH6F_MASK)\r\n#define FTM_STATUS_CH7F_MASK                     0x80u\r\n#define FTM_STATUS_CH7F_SHIFT                    7u\r\n#define FTM_STATUS_CH7F_WIDTH                    1u\r\n#define FTM_STATUS_CH7F(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_STATUS_CH7F_SHIFT))&FTM_STATUS_CH7F_MASK)\r\n/* MODE Bit Fields */\r\n#define FTM_MODE_FTMEN_MASK                      0x1u\r\n#define FTM_MODE_FTMEN_SHIFT                     0u\r\n#define FTM_MODE_FTMEN_WIDTH                     1u\r\n#define FTM_MODE_FTMEN(x)                        (((uint32_t)(((uint32_t)(x))<<FTM_MODE_FTMEN_SHIFT))&FTM_MODE_FTMEN_MASK)\r\n#define FTM_MODE_INIT_MASK                       0x2u\r\n#define FTM_MODE_INIT_SHIFT                      1u\r\n#define FTM_MODE_INIT_WIDTH                      1u\r\n#define FTM_MODE_INIT(x)                         (((uint32_t)(((uint32_t)(x))<<FTM_MODE_INIT_SHIFT))&FTM_MODE_INIT_MASK)\r\n#define FTM_MODE_WPDIS_MASK                      0x4u\r\n#define FTM_MODE_WPDIS_SHIFT                     2u\r\n#define FTM_MODE_WPDIS_WIDTH                     1u\r\n#define FTM_MODE_WPDIS(x)                        (((uint32_t)(((uint32_t)(x))<<FTM_MODE_WPDIS_SHIFT))&FTM_MODE_WPDIS_MASK)\r\n#define FTM_MODE_PWMSYNC_MASK                    0x8u\r\n#define FTM_MODE_PWMSYNC_SHIFT                   3u\r\n#define FTM_MODE_PWMSYNC_WIDTH                   1u\r\n#define FTM_MODE_PWMSYNC(x)                      (((uint32_t)(((uint32_t)(x))<<FTM_MODE_PWMSYNC_SHIFT))&FTM_MODE_PWMSYNC_MASK)\r\n#define FTM_MODE_CAPTEST_MASK                    0x10u\r\n#define FTM_MODE_CAPTEST_SHIFT                   4u\r\n#define FTM_MODE_CAPTEST_WIDTH                   1u\r\n#define FTM_MODE_CAPTEST(x)                      (((uint32_t)(((uint32_t)(x))<<FTM_MODE_CAPTEST_SHIFT))&FTM_MODE_CAPTEST_MASK)\r\n#define FTM_MODE_FAULTM_MASK                     0x60u\r\n#define FTM_MODE_FAULTM_SHIFT                    5u\r\n#define FTM_MODE_FAULTM_WIDTH                    2u\r\n#define FTM_MODE_FAULTM(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_MODE_FAULTM_SHIFT))&FTM_MODE_FAULTM_MASK)\r\n#define FTM_MODE_FAULTIE_MASK                    0x80u\r\n#define FTM_MODE_FAULTIE_SHIFT                   7u\r\n#define FTM_MODE_FAULTIE_WIDTH                   1u\r\n#define FTM_MODE_FAULTIE(x)                      (((uint32_t)(((uint32_t)(x))<<FTM_MODE_FAULTIE_SHIFT))&FTM_MODE_FAULTIE_MASK)\r\n/* SYNC Bit Fields */\r\n#define FTM_SYNC_CNTMIN_MASK                     0x1u\r\n#define FTM_SYNC_CNTMIN_SHIFT                    0u\r\n#define FTM_SYNC_CNTMIN_WIDTH                    1u\r\n#define FTM_SYNC_CNTMIN(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_SYNC_CNTMIN_SHIFT))&FTM_SYNC_CNTMIN_MASK)\r\n#define FTM_SYNC_CNTMAX_MASK                     0x2u\r\n#define FTM_SYNC_CNTMAX_SHIFT                    1u\r\n#define FTM_SYNC_CNTMAX_WIDTH                    1u\r\n#define FTM_SYNC_CNTMAX(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_SYNC_CNTMAX_SHIFT))&FTM_SYNC_CNTMAX_MASK)\r\n#define FTM_SYNC_REINIT_MASK                     0x4u\r\n#define FTM_SYNC_REINIT_SHIFT                    2u\r\n#define FTM_SYNC_REINIT_WIDTH                    1u\r\n#define FTM_SYNC_REINIT(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_SYNC_REINIT_SHIFT))&FTM_SYNC_REINIT_MASK)\r\n#define FTM_SYNC_SYNCHOM_MASK                    0x8u\r\n#define FTM_SYNC_SYNCHOM_SHIFT                   3u\r\n#define FTM_SYNC_SYNCHOM_WIDTH                   1u\r\n#define FTM_SYNC_SYNCHOM(x)                      (((uint32_t)(((uint32_t)(x))<<FTM_SYNC_SYNCHOM_SHIFT))&FTM_SYNC_SYNCHOM_MASK)\r\n#define FTM_SYNC_TRIG0_MASK                      0x10u\r\n#define FTM_SYNC_TRIG0_SHIFT                     4u\r\n#define FTM_SYNC_TRIG0_WIDTH                     1u\r\n#define FTM_SYNC_TRIG0(x)                        (((uint32_t)(((uint32_t)(x))<<FTM_SYNC_TRIG0_SHIFT))&FTM_SYNC_TRIG0_MASK)\r\n#define FTM_SYNC_TRIG1_MASK                      0x20u\r\n#define FTM_SYNC_TRIG1_SHIFT                     5u\r\n#define FTM_SYNC_TRIG1_WIDTH                     1u\r\n#define FTM_SYNC_TRIG1(x)                        (((uint32_t)(((uint32_t)(x))<<FTM_SYNC_TRIG1_SHIFT))&FTM_SYNC_TRIG1_MASK)\r\n#define FTM_SYNC_TRIG2_MASK                      0x40u\r\n#define FTM_SYNC_TRIG2_SHIFT                     6u\r\n#define FTM_SYNC_TRIG2_WIDTH                     1u\r\n#define FTM_SYNC_TRIG2(x)                        (((uint32_t)(((uint32_t)(x))<<FTM_SYNC_TRIG2_SHIFT))&FTM_SYNC_TRIG2_MASK)\r\n#define FTM_SYNC_SWSYNC_MASK                     0x80u\r\n#define FTM_SYNC_SWSYNC_SHIFT                    7u\r\n#define FTM_SYNC_SWSYNC_WIDTH                    1u\r\n#define FTM_SYNC_SWSYNC(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_SYNC_SWSYNC_SHIFT))&FTM_SYNC_SWSYNC_MASK)\r\n/* OUTINIT Bit Fields */\r\n#define FTM_OUTINIT_CH0OI_MASK                   0x1u\r\n#define FTM_OUTINIT_CH0OI_SHIFT                  0u\r\n#define FTM_OUTINIT_CH0OI_WIDTH                  1u\r\n#define FTM_OUTINIT_CH0OI(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_OUTINIT_CH0OI_SHIFT))&FTM_OUTINIT_CH0OI_MASK)\r\n#define FTM_OUTINIT_CH1OI_MASK                   0x2u\r\n#define FTM_OUTINIT_CH1OI_SHIFT                  1u\r\n#define FTM_OUTINIT_CH1OI_WIDTH                  1u\r\n#define FTM_OUTINIT_CH1OI(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_OUTINIT_CH1OI_SHIFT))&FTM_OUTINIT_CH1OI_MASK)\r\n#define FTM_OUTINIT_CH2OI_MASK                   0x4u\r\n#define FTM_OUTINIT_CH2OI_SHIFT                  2u\r\n#define FTM_OUTINIT_CH2OI_WIDTH                  1u\r\n#define FTM_OUTINIT_CH2OI(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_OUTINIT_CH2OI_SHIFT))&FTM_OUTINIT_CH2OI_MASK)\r\n#define FTM_OUTINIT_CH3OI_MASK                   0x8u\r\n#define FTM_OUTINIT_CH3OI_SHIFT                  3u\r\n#define FTM_OUTINIT_CH3OI_WIDTH                  1u\r\n#define FTM_OUTINIT_CH3OI(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_OUTINIT_CH3OI_SHIFT))&FTM_OUTINIT_CH3OI_MASK)\r\n#define FTM_OUTINIT_CH4OI_MASK                   0x10u\r\n#define FTM_OUTINIT_CH4OI_SHIFT                  4u\r\n#define FTM_OUTINIT_CH4OI_WIDTH                  1u\r\n#define FTM_OUTINIT_CH4OI(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_OUTINIT_CH4OI_SHIFT))&FTM_OUTINIT_CH4OI_MASK)\r\n#define FTM_OUTINIT_CH5OI_MASK                   0x20u\r\n#define FTM_OUTINIT_CH5OI_SHIFT                  5u\r\n#define FTM_OUTINIT_CH5OI_WIDTH                  1u\r\n#define FTM_OUTINIT_CH5OI(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_OUTINIT_CH5OI_SHIFT))&FTM_OUTINIT_CH5OI_MASK)\r\n#define FTM_OUTINIT_CH6OI_MASK                   0x40u\r\n#define FTM_OUTINIT_CH6OI_SHIFT                  6u\r\n#define FTM_OUTINIT_CH6OI_WIDTH                  1u\r\n#define FTM_OUTINIT_CH6OI(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_OUTINIT_CH6OI_SHIFT))&FTM_OUTINIT_CH6OI_MASK)\r\n#define FTM_OUTINIT_CH7OI_MASK                   0x80u\r\n#define FTM_OUTINIT_CH7OI_SHIFT                  7u\r\n#define FTM_OUTINIT_CH7OI_WIDTH                  1u\r\n#define FTM_OUTINIT_CH7OI(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_OUTINIT_CH7OI_SHIFT))&FTM_OUTINIT_CH7OI_MASK)\r\n/* OUTMASK Bit Fields */\r\n#define FTM_OUTMASK_CH0OM_MASK                   0x1u\r\n#define FTM_OUTMASK_CH0OM_SHIFT                  0u\r\n#define FTM_OUTMASK_CH0OM_WIDTH                  1u\r\n#define FTM_OUTMASK_CH0OM(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_OUTMASK_CH0OM_SHIFT))&FTM_OUTMASK_CH0OM_MASK)\r\n#define FTM_OUTMASK_CH1OM_MASK                   0x2u\r\n#define FTM_OUTMASK_CH1OM_SHIFT                  1u\r\n#define FTM_OUTMASK_CH1OM_WIDTH                  1u\r\n#define FTM_OUTMASK_CH1OM(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_OUTMASK_CH1OM_SHIFT))&FTM_OUTMASK_CH1OM_MASK)\r\n#define FTM_OUTMASK_CH2OM_MASK                   0x4u\r\n#define FTM_OUTMASK_CH2OM_SHIFT                  2u\r\n#define FTM_OUTMASK_CH2OM_WIDTH                  1u\r\n#define FTM_OUTMASK_CH2OM(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_OUTMASK_CH2OM_SHIFT))&FTM_OUTMASK_CH2OM_MASK)\r\n#define FTM_OUTMASK_CH3OM_MASK                   0x8u\r\n#define FTM_OUTMASK_CH3OM_SHIFT                  3u\r\n#define FTM_OUTMASK_CH3OM_WIDTH                  1u\r\n#define FTM_OUTMASK_CH3OM(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_OUTMASK_CH3OM_SHIFT))&FTM_OUTMASK_CH3OM_MASK)\r\n#define FTM_OUTMASK_CH4OM_MASK                   0x10u\r\n#define FTM_OUTMASK_CH4OM_SHIFT                  4u\r\n#define FTM_OUTMASK_CH4OM_WIDTH                  1u\r\n#define FTM_OUTMASK_CH4OM(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_OUTMASK_CH4OM_SHIFT))&FTM_OUTMASK_CH4OM_MASK)\r\n#define FTM_OUTMASK_CH5OM_MASK                   0x20u\r\n#define FTM_OUTMASK_CH5OM_SHIFT                  5u\r\n#define FTM_OUTMASK_CH5OM_WIDTH                  1u\r\n#define FTM_OUTMASK_CH5OM(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_OUTMASK_CH5OM_SHIFT))&FTM_OUTMASK_CH5OM_MASK)\r\n#define FTM_OUTMASK_CH6OM_MASK                   0x40u\r\n#define FTM_OUTMASK_CH6OM_SHIFT                  6u\r\n#define FTM_OUTMASK_CH6OM_WIDTH                  1u\r\n#define FTM_OUTMASK_CH6OM(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_OUTMASK_CH6OM_SHIFT))&FTM_OUTMASK_CH6OM_MASK)\r\n#define FTM_OUTMASK_CH7OM_MASK                   0x80u\r\n#define FTM_OUTMASK_CH7OM_SHIFT                  7u\r\n#define FTM_OUTMASK_CH7OM_WIDTH                  1u\r\n#define FTM_OUTMASK_CH7OM(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_OUTMASK_CH7OM_SHIFT))&FTM_OUTMASK_CH7OM_MASK)\r\n/* COMBINE Bit Fields */\r\n#define FTM_COMBINE_COMBINE0_MASK                0x1u\r\n#define FTM_COMBINE_COMBINE0_SHIFT               0u\r\n#define FTM_COMBINE_COMBINE0_WIDTH               1u\r\n#define FTM_COMBINE_COMBINE0(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_COMBINE0_SHIFT))&FTM_COMBINE_COMBINE0_MASK)\r\n#define FTM_COMBINE_COMP0_MASK                   0x2u\r\n#define FTM_COMBINE_COMP0_SHIFT                  1u\r\n#define FTM_COMBINE_COMP0_WIDTH                  1u\r\n#define FTM_COMBINE_COMP0(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_COMP0_SHIFT))&FTM_COMBINE_COMP0_MASK)\r\n#define FTM_COMBINE_DECAPEN0_MASK                0x4u\r\n#define FTM_COMBINE_DECAPEN0_SHIFT               2u\r\n#define FTM_COMBINE_DECAPEN0_WIDTH               1u\r\n#define FTM_COMBINE_DECAPEN0(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_DECAPEN0_SHIFT))&FTM_COMBINE_DECAPEN0_MASK)\r\n#define FTM_COMBINE_DECAP0_MASK                  0x8u\r\n#define FTM_COMBINE_DECAP0_SHIFT                 3u\r\n#define FTM_COMBINE_DECAP0_WIDTH                 1u\r\n#define FTM_COMBINE_DECAP0(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_DECAP0_SHIFT))&FTM_COMBINE_DECAP0_MASK)\r\n#define FTM_COMBINE_DTEN0_MASK                   0x10u\r\n#define FTM_COMBINE_DTEN0_SHIFT                  4u\r\n#define FTM_COMBINE_DTEN0_WIDTH                  1u\r\n#define FTM_COMBINE_DTEN0(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_DTEN0_SHIFT))&FTM_COMBINE_DTEN0_MASK)\r\n#define FTM_COMBINE_SYNCEN0_MASK                 0x20u\r\n#define FTM_COMBINE_SYNCEN0_SHIFT                5u\r\n#define FTM_COMBINE_SYNCEN0_WIDTH                1u\r\n#define FTM_COMBINE_SYNCEN0(x)                   (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_SYNCEN0_SHIFT))&FTM_COMBINE_SYNCEN0_MASK)\r\n#define FTM_COMBINE_FAULTEN0_MASK                0x40u\r\n#define FTM_COMBINE_FAULTEN0_SHIFT               6u\r\n#define FTM_COMBINE_FAULTEN0_WIDTH               1u\r\n#define FTM_COMBINE_FAULTEN0(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_FAULTEN0_SHIFT))&FTM_COMBINE_FAULTEN0_MASK)\r\n#define FTM_COMBINE_MCOMBINE0_MASK               0x80u\r\n#define FTM_COMBINE_MCOMBINE0_SHIFT              7u\r\n#define FTM_COMBINE_MCOMBINE0_WIDTH              1u\r\n#define FTM_COMBINE_MCOMBINE0(x)                 (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_MCOMBINE0_SHIFT))&FTM_COMBINE_MCOMBINE0_MASK)\r\n#define FTM_COMBINE_COMBINE1_MASK                0x100u\r\n#define FTM_COMBINE_COMBINE1_SHIFT               8u\r\n#define FTM_COMBINE_COMBINE1_WIDTH               1u\r\n#define FTM_COMBINE_COMBINE1(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_COMBINE1_SHIFT))&FTM_COMBINE_COMBINE1_MASK)\r\n#define FTM_COMBINE_COMP1_MASK                   0x200u\r\n#define FTM_COMBINE_COMP1_SHIFT                  9u\r\n#define FTM_COMBINE_COMP1_WIDTH                  1u\r\n#define FTM_COMBINE_COMP1(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_COMP1_SHIFT))&FTM_COMBINE_COMP1_MASK)\r\n#define FTM_COMBINE_DECAPEN1_MASK                0x400u\r\n#define FTM_COMBINE_DECAPEN1_SHIFT               10u\r\n#define FTM_COMBINE_DECAPEN1_WIDTH               1u\r\n#define FTM_COMBINE_DECAPEN1(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_DECAPEN1_SHIFT))&FTM_COMBINE_DECAPEN1_MASK)\r\n#define FTM_COMBINE_DECAP1_MASK                  0x800u\r\n#define FTM_COMBINE_DECAP1_SHIFT                 11u\r\n#define FTM_COMBINE_DECAP1_WIDTH                 1u\r\n#define FTM_COMBINE_DECAP1(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_DECAP1_SHIFT))&FTM_COMBINE_DECAP1_MASK)\r\n#define FTM_COMBINE_DTEN1_MASK                   0x1000u\r\n#define FTM_COMBINE_DTEN1_SHIFT                  12u\r\n#define FTM_COMBINE_DTEN1_WIDTH                  1u\r\n#define FTM_COMBINE_DTEN1(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_DTEN1_SHIFT))&FTM_COMBINE_DTEN1_MASK)\r\n#define FTM_COMBINE_SYNCEN1_MASK                 0x2000u\r\n#define FTM_COMBINE_SYNCEN1_SHIFT                13u\r\n#define FTM_COMBINE_SYNCEN1_WIDTH                1u\r\n#define FTM_COMBINE_SYNCEN1(x)                   (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_SYNCEN1_SHIFT))&FTM_COMBINE_SYNCEN1_MASK)\r\n#define FTM_COMBINE_FAULTEN1_MASK                0x4000u\r\n#define FTM_COMBINE_FAULTEN1_SHIFT               14u\r\n#define FTM_COMBINE_FAULTEN1_WIDTH               1u\r\n#define FTM_COMBINE_FAULTEN1(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_FAULTEN1_SHIFT))&FTM_COMBINE_FAULTEN1_MASK)\r\n#define FTM_COMBINE_MCOMBINE1_MASK               0x8000u\r\n#define FTM_COMBINE_MCOMBINE1_SHIFT              15u\r\n#define FTM_COMBINE_MCOMBINE1_WIDTH              1u\r\n#define FTM_COMBINE_MCOMBINE1(x)                 (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_MCOMBINE1_SHIFT))&FTM_COMBINE_MCOMBINE1_MASK)\r\n#define FTM_COMBINE_COMBINE2_MASK                0x10000u\r\n#define FTM_COMBINE_COMBINE2_SHIFT               16u\r\n#define FTM_COMBINE_COMBINE2_WIDTH               1u\r\n#define FTM_COMBINE_COMBINE2(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_COMBINE2_SHIFT))&FTM_COMBINE_COMBINE2_MASK)\r\n#define FTM_COMBINE_COMP2_MASK                   0x20000u\r\n#define FTM_COMBINE_COMP2_SHIFT                  17u\r\n#define FTM_COMBINE_COMP2_WIDTH                  1u\r\n#define FTM_COMBINE_COMP2(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_COMP2_SHIFT))&FTM_COMBINE_COMP2_MASK)\r\n#define FTM_COMBINE_DECAPEN2_MASK                0x40000u\r\n#define FTM_COMBINE_DECAPEN2_SHIFT               18u\r\n#define FTM_COMBINE_DECAPEN2_WIDTH               1u\r\n#define FTM_COMBINE_DECAPEN2(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_DECAPEN2_SHIFT))&FTM_COMBINE_DECAPEN2_MASK)\r\n#define FTM_COMBINE_DECAP2_MASK                  0x80000u\r\n#define FTM_COMBINE_DECAP2_SHIFT                 19u\r\n#define FTM_COMBINE_DECAP2_WIDTH                 1u\r\n#define FTM_COMBINE_DECAP2(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_DECAP2_SHIFT))&FTM_COMBINE_DECAP2_MASK)\r\n#define FTM_COMBINE_DTEN2_MASK                   0x100000u\r\n#define FTM_COMBINE_DTEN2_SHIFT                  20u\r\n#define FTM_COMBINE_DTEN2_WIDTH                  1u\r\n#define FTM_COMBINE_DTEN2(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_DTEN2_SHIFT))&FTM_COMBINE_DTEN2_MASK)\r\n#define FTM_COMBINE_SYNCEN2_MASK                 0x200000u\r\n#define FTM_COMBINE_SYNCEN2_SHIFT                21u\r\n#define FTM_COMBINE_SYNCEN2_WIDTH                1u\r\n#define FTM_COMBINE_SYNCEN2(x)                   (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_SYNCEN2_SHIFT))&FTM_COMBINE_SYNCEN2_MASK)\r\n#define FTM_COMBINE_FAULTEN2_MASK                0x400000u\r\n#define FTM_COMBINE_FAULTEN2_SHIFT               22u\r\n#define FTM_COMBINE_FAULTEN2_WIDTH               1u\r\n#define FTM_COMBINE_FAULTEN2(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_FAULTEN2_SHIFT))&FTM_COMBINE_FAULTEN2_MASK)\r\n#define FTM_COMBINE_MCOMBINE2_MASK               0x800000u\r\n#define FTM_COMBINE_MCOMBINE2_SHIFT              23u\r\n#define FTM_COMBINE_MCOMBINE2_WIDTH              1u\r\n#define FTM_COMBINE_MCOMBINE2(x)                 (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_MCOMBINE2_SHIFT))&FTM_COMBINE_MCOMBINE2_MASK)\r\n#define FTM_COMBINE_COMBINE3_MASK                0x1000000u\r\n#define FTM_COMBINE_COMBINE3_SHIFT               24u\r\n#define FTM_COMBINE_COMBINE3_WIDTH               1u\r\n#define FTM_COMBINE_COMBINE3(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_COMBINE3_SHIFT))&FTM_COMBINE_COMBINE3_MASK)\r\n#define FTM_COMBINE_COMP3_MASK                   0x2000000u\r\n#define FTM_COMBINE_COMP3_SHIFT                  25u\r\n#define FTM_COMBINE_COMP3_WIDTH                  1u\r\n#define FTM_COMBINE_COMP3(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_COMP3_SHIFT))&FTM_COMBINE_COMP3_MASK)\r\n#define FTM_COMBINE_DECAPEN3_MASK                0x4000000u\r\n#define FTM_COMBINE_DECAPEN3_SHIFT               26u\r\n#define FTM_COMBINE_DECAPEN3_WIDTH               1u\r\n#define FTM_COMBINE_DECAPEN3(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_DECAPEN3_SHIFT))&FTM_COMBINE_DECAPEN3_MASK)\r\n#define FTM_COMBINE_DECAP3_MASK                  0x8000000u\r\n#define FTM_COMBINE_DECAP3_SHIFT                 27u\r\n#define FTM_COMBINE_DECAP3_WIDTH                 1u\r\n#define FTM_COMBINE_DECAP3(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_DECAP3_SHIFT))&FTM_COMBINE_DECAP3_MASK)\r\n#define FTM_COMBINE_DTEN3_MASK                   0x10000000u\r\n#define FTM_COMBINE_DTEN3_SHIFT                  28u\r\n#define FTM_COMBINE_DTEN3_WIDTH                  1u\r\n#define FTM_COMBINE_DTEN3(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_DTEN3_SHIFT))&FTM_COMBINE_DTEN3_MASK)\r\n#define FTM_COMBINE_SYNCEN3_MASK                 0x20000000u\r\n#define FTM_COMBINE_SYNCEN3_SHIFT                29u\r\n#define FTM_COMBINE_SYNCEN3_WIDTH                1u\r\n#define FTM_COMBINE_SYNCEN3(x)                   (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_SYNCEN3_SHIFT))&FTM_COMBINE_SYNCEN3_MASK)\r\n#define FTM_COMBINE_FAULTEN3_MASK                0x40000000u\r\n#define FTM_COMBINE_FAULTEN3_SHIFT               30u\r\n#define FTM_COMBINE_FAULTEN3_WIDTH               1u\r\n#define FTM_COMBINE_FAULTEN3(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_FAULTEN3_SHIFT))&FTM_COMBINE_FAULTEN3_MASK)\r\n#define FTM_COMBINE_MCOMBINE3_MASK               0x80000000u\r\n#define FTM_COMBINE_MCOMBINE3_SHIFT              31u\r\n#define FTM_COMBINE_MCOMBINE3_WIDTH              1u\r\n#define FTM_COMBINE_MCOMBINE3(x)                 (((uint32_t)(((uint32_t)(x))<<FTM_COMBINE_MCOMBINE3_SHIFT))&FTM_COMBINE_MCOMBINE3_MASK)\r\n/* DEADTIME Bit Fields */\r\n#define FTM_DEADTIME_DTVAL_MASK                  0x3Fu\r\n#define FTM_DEADTIME_DTVAL_SHIFT                 0u\r\n#define FTM_DEADTIME_DTVAL_WIDTH                 6u\r\n#define FTM_DEADTIME_DTVAL(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_DEADTIME_DTVAL_SHIFT))&FTM_DEADTIME_DTVAL_MASK)\r\n#define FTM_DEADTIME_DTPS_MASK                   0xC0u\r\n#define FTM_DEADTIME_DTPS_SHIFT                  6u\r\n#define FTM_DEADTIME_DTPS_WIDTH                  2u\r\n#define FTM_DEADTIME_DTPS(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_DEADTIME_DTPS_SHIFT))&FTM_DEADTIME_DTPS_MASK)\r\n#define FTM_DEADTIME_DTVALEX_MASK                0xF0000u\r\n#define FTM_DEADTIME_DTVALEX_SHIFT               16u\r\n#define FTM_DEADTIME_DTVALEX_WIDTH               4u\r\n#define FTM_DEADTIME_DTVALEX(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_DEADTIME_DTVALEX_SHIFT))&FTM_DEADTIME_DTVALEX_MASK)\r\n/* EXTTRIG Bit Fields */\r\n#define FTM_EXTTRIG_CH2TRIG_MASK                 0x1u\r\n#define FTM_EXTTRIG_CH2TRIG_SHIFT                0u\r\n#define FTM_EXTTRIG_CH2TRIG_WIDTH                1u\r\n#define FTM_EXTTRIG_CH2TRIG(x)                   (((uint32_t)(((uint32_t)(x))<<FTM_EXTTRIG_CH2TRIG_SHIFT))&FTM_EXTTRIG_CH2TRIG_MASK)\r\n#define FTM_EXTTRIG_CH3TRIG_MASK                 0x2u\r\n#define FTM_EXTTRIG_CH3TRIG_SHIFT                1u\r\n#define FTM_EXTTRIG_CH3TRIG_WIDTH                1u\r\n#define FTM_EXTTRIG_CH3TRIG(x)                   (((uint32_t)(((uint32_t)(x))<<FTM_EXTTRIG_CH3TRIG_SHIFT))&FTM_EXTTRIG_CH3TRIG_MASK)\r\n#define FTM_EXTTRIG_CH4TRIG_MASK                 0x4u\r\n#define FTM_EXTTRIG_CH4TRIG_SHIFT                2u\r\n#define FTM_EXTTRIG_CH4TRIG_WIDTH                1u\r\n#define FTM_EXTTRIG_CH4TRIG(x)                   (((uint32_t)(((uint32_t)(x))<<FTM_EXTTRIG_CH4TRIG_SHIFT))&FTM_EXTTRIG_CH4TRIG_MASK)\r\n#define FTM_EXTTRIG_CH5TRIG_MASK                 0x8u\r\n#define FTM_EXTTRIG_CH5TRIG_SHIFT                3u\r\n#define FTM_EXTTRIG_CH5TRIG_WIDTH                1u\r\n#define FTM_EXTTRIG_CH5TRIG(x)                   (((uint32_t)(((uint32_t)(x))<<FTM_EXTTRIG_CH5TRIG_SHIFT))&FTM_EXTTRIG_CH5TRIG_MASK)\r\n#define FTM_EXTTRIG_CH0TRIG_MASK                 0x10u\r\n#define FTM_EXTTRIG_CH0TRIG_SHIFT                4u\r\n#define FTM_EXTTRIG_CH0TRIG_WIDTH                1u\r\n#define FTM_EXTTRIG_CH0TRIG(x)                   (((uint32_t)(((uint32_t)(x))<<FTM_EXTTRIG_CH0TRIG_SHIFT))&FTM_EXTTRIG_CH0TRIG_MASK)\r\n#define FTM_EXTTRIG_CH1TRIG_MASK                 0x20u\r\n#define FTM_EXTTRIG_CH1TRIG_SHIFT                5u\r\n#define FTM_EXTTRIG_CH1TRIG_WIDTH                1u\r\n#define FTM_EXTTRIG_CH1TRIG(x)                   (((uint32_t)(((uint32_t)(x))<<FTM_EXTTRIG_CH1TRIG_SHIFT))&FTM_EXTTRIG_CH1TRIG_MASK)\r\n#define FTM_EXTTRIG_INITTRIGEN_MASK              0x40u\r\n#define FTM_EXTTRIG_INITTRIGEN_SHIFT             6u\r\n#define FTM_EXTTRIG_INITTRIGEN_WIDTH             1u\r\n#define FTM_EXTTRIG_INITTRIGEN(x)                (((uint32_t)(((uint32_t)(x))<<FTM_EXTTRIG_INITTRIGEN_SHIFT))&FTM_EXTTRIG_INITTRIGEN_MASK)\r\n#define FTM_EXTTRIG_TRIGF_MASK                   0x80u\r\n#define FTM_EXTTRIG_TRIGF_SHIFT                  7u\r\n#define FTM_EXTTRIG_TRIGF_WIDTH                  1u\r\n#define FTM_EXTTRIG_TRIGF(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_EXTTRIG_TRIGF_SHIFT))&FTM_EXTTRIG_TRIGF_MASK)\r\n#define FTM_EXTTRIG_CH6TRIG_MASK                 0x100u\r\n#define FTM_EXTTRIG_CH6TRIG_SHIFT                8u\r\n#define FTM_EXTTRIG_CH6TRIG_WIDTH                1u\r\n#define FTM_EXTTRIG_CH6TRIG(x)                   (((uint32_t)(((uint32_t)(x))<<FTM_EXTTRIG_CH6TRIG_SHIFT))&FTM_EXTTRIG_CH6TRIG_MASK)\r\n#define FTM_EXTTRIG_CH7TRIG_MASK                 0x200u\r\n#define FTM_EXTTRIG_CH7TRIG_SHIFT                9u\r\n#define FTM_EXTTRIG_CH7TRIG_WIDTH                1u\r\n#define FTM_EXTTRIG_CH7TRIG(x)                   (((uint32_t)(((uint32_t)(x))<<FTM_EXTTRIG_CH7TRIG_SHIFT))&FTM_EXTTRIG_CH7TRIG_MASK)\r\n/* POL Bit Fields */\r\n#define FTM_POL_POL0_MASK                        0x1u\r\n#define FTM_POL_POL0_SHIFT                       0u\r\n#define FTM_POL_POL0_WIDTH                       1u\r\n#define FTM_POL_POL0(x)                          (((uint32_t)(((uint32_t)(x))<<FTM_POL_POL0_SHIFT))&FTM_POL_POL0_MASK)\r\n#define FTM_POL_POL1_MASK                        0x2u\r\n#define FTM_POL_POL1_SHIFT                       1u\r\n#define FTM_POL_POL1_WIDTH                       1u\r\n#define FTM_POL_POL1(x)                          (((uint32_t)(((uint32_t)(x))<<FTM_POL_POL1_SHIFT))&FTM_POL_POL1_MASK)\r\n#define FTM_POL_POL2_MASK                        0x4u\r\n#define FTM_POL_POL2_SHIFT                       2u\r\n#define FTM_POL_POL2_WIDTH                       1u\r\n#define FTM_POL_POL2(x)                          (((uint32_t)(((uint32_t)(x))<<FTM_POL_POL2_SHIFT))&FTM_POL_POL2_MASK)\r\n#define FTM_POL_POL3_MASK                        0x8u\r\n#define FTM_POL_POL3_SHIFT                       3u\r\n#define FTM_POL_POL3_WIDTH                       1u\r\n#define FTM_POL_POL3(x)                          (((uint32_t)(((uint32_t)(x))<<FTM_POL_POL3_SHIFT))&FTM_POL_POL3_MASK)\r\n#define FTM_POL_POL4_MASK                        0x10u\r\n#define FTM_POL_POL4_SHIFT                       4u\r\n#define FTM_POL_POL4_WIDTH                       1u\r\n#define FTM_POL_POL4(x)                          (((uint32_t)(((uint32_t)(x))<<FTM_POL_POL4_SHIFT))&FTM_POL_POL4_MASK)\r\n#define FTM_POL_POL5_MASK                        0x20u\r\n#define FTM_POL_POL5_SHIFT                       5u\r\n#define FTM_POL_POL5_WIDTH                       1u\r\n#define FTM_POL_POL5(x)                          (((uint32_t)(((uint32_t)(x))<<FTM_POL_POL5_SHIFT))&FTM_POL_POL5_MASK)\r\n#define FTM_POL_POL6_MASK                        0x40u\r\n#define FTM_POL_POL6_SHIFT                       6u\r\n#define FTM_POL_POL6_WIDTH                       1u\r\n#define FTM_POL_POL6(x)                          (((uint32_t)(((uint32_t)(x))<<FTM_POL_POL6_SHIFT))&FTM_POL_POL6_MASK)\r\n#define FTM_POL_POL7_MASK                        0x80u\r\n#define FTM_POL_POL7_SHIFT                       7u\r\n#define FTM_POL_POL7_WIDTH                       1u\r\n#define FTM_POL_POL7(x)                          (((uint32_t)(((uint32_t)(x))<<FTM_POL_POL7_SHIFT))&FTM_POL_POL7_MASK)\r\n/* FMS Bit Fields */\r\n#define FTM_FMS_FAULTF0_MASK                     0x1u\r\n#define FTM_FMS_FAULTF0_SHIFT                    0u\r\n#define FTM_FMS_FAULTF0_WIDTH                    1u\r\n#define FTM_FMS_FAULTF0(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_FMS_FAULTF0_SHIFT))&FTM_FMS_FAULTF0_MASK)\r\n#define FTM_FMS_FAULTF1_MASK                     0x2u\r\n#define FTM_FMS_FAULTF1_SHIFT                    1u\r\n#define FTM_FMS_FAULTF1_WIDTH                    1u\r\n#define FTM_FMS_FAULTF1(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_FMS_FAULTF1_SHIFT))&FTM_FMS_FAULTF1_MASK)\r\n#define FTM_FMS_FAULTF2_MASK                     0x4u\r\n#define FTM_FMS_FAULTF2_SHIFT                    2u\r\n#define FTM_FMS_FAULTF2_WIDTH                    1u\r\n#define FTM_FMS_FAULTF2(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_FMS_FAULTF2_SHIFT))&FTM_FMS_FAULTF2_MASK)\r\n#define FTM_FMS_FAULTF3_MASK                     0x8u\r\n#define FTM_FMS_FAULTF3_SHIFT                    3u\r\n#define FTM_FMS_FAULTF3_WIDTH                    1u\r\n#define FTM_FMS_FAULTF3(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_FMS_FAULTF3_SHIFT))&FTM_FMS_FAULTF3_MASK)\r\n#define FTM_FMS_FAULTIN_MASK                     0x20u\r\n#define FTM_FMS_FAULTIN_SHIFT                    5u\r\n#define FTM_FMS_FAULTIN_WIDTH                    1u\r\n#define FTM_FMS_FAULTIN(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_FMS_FAULTIN_SHIFT))&FTM_FMS_FAULTIN_MASK)\r\n#define FTM_FMS_WPEN_MASK                        0x40u\r\n#define FTM_FMS_WPEN_SHIFT                       6u\r\n#define FTM_FMS_WPEN_WIDTH                       1u\r\n#define FTM_FMS_WPEN(x)                          (((uint32_t)(((uint32_t)(x))<<FTM_FMS_WPEN_SHIFT))&FTM_FMS_WPEN_MASK)\r\n#define FTM_FMS_FAULTF_MASK                      0x80u\r\n#define FTM_FMS_FAULTF_SHIFT                     7u\r\n#define FTM_FMS_FAULTF_WIDTH                     1u\r\n#define FTM_FMS_FAULTF(x)                        (((uint32_t)(((uint32_t)(x))<<FTM_FMS_FAULTF_SHIFT))&FTM_FMS_FAULTF_MASK)\r\n/* FILTER Bit Fields */\r\n#define FTM_FILTER_CH0FVAL_MASK                  0xFu\r\n#define FTM_FILTER_CH0FVAL_SHIFT                 0u\r\n#define FTM_FILTER_CH0FVAL_WIDTH                 4u\r\n#define FTM_FILTER_CH0FVAL(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_FILTER_CH0FVAL_SHIFT))&FTM_FILTER_CH0FVAL_MASK)\r\n#define FTM_FILTER_CH1FVAL_MASK                  0xF0u\r\n#define FTM_FILTER_CH1FVAL_SHIFT                 4u\r\n#define FTM_FILTER_CH1FVAL_WIDTH                 4u\r\n#define FTM_FILTER_CH1FVAL(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_FILTER_CH1FVAL_SHIFT))&FTM_FILTER_CH1FVAL_MASK)\r\n#define FTM_FILTER_CH2FVAL_MASK                  0xF00u\r\n#define FTM_FILTER_CH2FVAL_SHIFT                 8u\r\n#define FTM_FILTER_CH2FVAL_WIDTH                 4u\r\n#define FTM_FILTER_CH2FVAL(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_FILTER_CH2FVAL_SHIFT))&FTM_FILTER_CH2FVAL_MASK)\r\n#define FTM_FILTER_CH3FVAL_MASK                  0xF000u\r\n#define FTM_FILTER_CH3FVAL_SHIFT                 12u\r\n#define FTM_FILTER_CH3FVAL_WIDTH                 4u\r\n#define FTM_FILTER_CH3FVAL(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_FILTER_CH3FVAL_SHIFT))&FTM_FILTER_CH3FVAL_MASK)\r\n/* FLTCTRL Bit Fields */\r\n#define FTM_FLTCTRL_FAULT0EN_MASK                0x1u\r\n#define FTM_FLTCTRL_FAULT0EN_SHIFT               0u\r\n#define FTM_FLTCTRL_FAULT0EN_WIDTH               1u\r\n#define FTM_FLTCTRL_FAULT0EN(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_FLTCTRL_FAULT0EN_SHIFT))&FTM_FLTCTRL_FAULT0EN_MASK)\r\n#define FTM_FLTCTRL_FAULT1EN_MASK                0x2u\r\n#define FTM_FLTCTRL_FAULT1EN_SHIFT               1u\r\n#define FTM_FLTCTRL_FAULT1EN_WIDTH               1u\r\n#define FTM_FLTCTRL_FAULT1EN(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_FLTCTRL_FAULT1EN_SHIFT))&FTM_FLTCTRL_FAULT1EN_MASK)\r\n#define FTM_FLTCTRL_FAULT2EN_MASK                0x4u\r\n#define FTM_FLTCTRL_FAULT2EN_SHIFT               2u\r\n#define FTM_FLTCTRL_FAULT2EN_WIDTH               1u\r\n#define FTM_FLTCTRL_FAULT2EN(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_FLTCTRL_FAULT2EN_SHIFT))&FTM_FLTCTRL_FAULT2EN_MASK)\r\n#define FTM_FLTCTRL_FAULT3EN_MASK                0x8u\r\n#define FTM_FLTCTRL_FAULT3EN_SHIFT               3u\r\n#define FTM_FLTCTRL_FAULT3EN_WIDTH               1u\r\n#define FTM_FLTCTRL_FAULT3EN(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_FLTCTRL_FAULT3EN_SHIFT))&FTM_FLTCTRL_FAULT3EN_MASK)\r\n#define FTM_FLTCTRL_FFLTR0EN_MASK                0x10u\r\n#define FTM_FLTCTRL_FFLTR0EN_SHIFT               4u\r\n#define FTM_FLTCTRL_FFLTR0EN_WIDTH               1u\r\n#define FTM_FLTCTRL_FFLTR0EN(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_FLTCTRL_FFLTR0EN_SHIFT))&FTM_FLTCTRL_FFLTR0EN_MASK)\r\n#define FTM_FLTCTRL_FFLTR1EN_MASK                0x20u\r\n#define FTM_FLTCTRL_FFLTR1EN_SHIFT               5u\r\n#define FTM_FLTCTRL_FFLTR1EN_WIDTH               1u\r\n#define FTM_FLTCTRL_FFLTR1EN(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_FLTCTRL_FFLTR1EN_SHIFT))&FTM_FLTCTRL_FFLTR1EN_MASK)\r\n#define FTM_FLTCTRL_FFLTR2EN_MASK                0x40u\r\n#define FTM_FLTCTRL_FFLTR2EN_SHIFT               6u\r\n#define FTM_FLTCTRL_FFLTR2EN_WIDTH               1u\r\n#define FTM_FLTCTRL_FFLTR2EN(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_FLTCTRL_FFLTR2EN_SHIFT))&FTM_FLTCTRL_FFLTR2EN_MASK)\r\n#define FTM_FLTCTRL_FFLTR3EN_MASK                0x80u\r\n#define FTM_FLTCTRL_FFLTR3EN_SHIFT               7u\r\n#define FTM_FLTCTRL_FFLTR3EN_WIDTH               1u\r\n#define FTM_FLTCTRL_FFLTR3EN(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_FLTCTRL_FFLTR3EN_SHIFT))&FTM_FLTCTRL_FFLTR3EN_MASK)\r\n#define FTM_FLTCTRL_FFVAL_MASK                   0xF00u\r\n#define FTM_FLTCTRL_FFVAL_SHIFT                  8u\r\n#define FTM_FLTCTRL_FFVAL_WIDTH                  4u\r\n#define FTM_FLTCTRL_FFVAL(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_FLTCTRL_FFVAL_SHIFT))&FTM_FLTCTRL_FFVAL_MASK)\r\n#define FTM_FLTCTRL_FSTATE_MASK                  0x8000u\r\n#define FTM_FLTCTRL_FSTATE_SHIFT                 15u\r\n#define FTM_FLTCTRL_FSTATE_WIDTH                 1u\r\n#define FTM_FLTCTRL_FSTATE(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_FLTCTRL_FSTATE_SHIFT))&FTM_FLTCTRL_FSTATE_MASK)\r\n/* QDCTRL Bit Fields */\r\n#define FTM_QDCTRL_QUADEN_MASK                   0x1u\r\n#define FTM_QDCTRL_QUADEN_SHIFT                  0u\r\n#define FTM_QDCTRL_QUADEN_WIDTH                  1u\r\n#define FTM_QDCTRL_QUADEN(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_QDCTRL_QUADEN_SHIFT))&FTM_QDCTRL_QUADEN_MASK)\r\n#define FTM_QDCTRL_TOFDIR_MASK                   0x2u\r\n#define FTM_QDCTRL_TOFDIR_SHIFT                  1u\r\n#define FTM_QDCTRL_TOFDIR_WIDTH                  1u\r\n#define FTM_QDCTRL_TOFDIR(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_QDCTRL_TOFDIR_SHIFT))&FTM_QDCTRL_TOFDIR_MASK)\r\n#define FTM_QDCTRL_QUADIR_MASK                   0x4u\r\n#define FTM_QDCTRL_QUADIR_SHIFT                  2u\r\n#define FTM_QDCTRL_QUADIR_WIDTH                  1u\r\n#define FTM_QDCTRL_QUADIR(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_QDCTRL_QUADIR_SHIFT))&FTM_QDCTRL_QUADIR_MASK)\r\n#define FTM_QDCTRL_QUADMODE_MASK                 0x8u\r\n#define FTM_QDCTRL_QUADMODE_SHIFT                3u\r\n#define FTM_QDCTRL_QUADMODE_WIDTH                1u\r\n#define FTM_QDCTRL_QUADMODE(x)                   (((uint32_t)(((uint32_t)(x))<<FTM_QDCTRL_QUADMODE_SHIFT))&FTM_QDCTRL_QUADMODE_MASK)\r\n#define FTM_QDCTRL_PHBPOL_MASK                   0x10u\r\n#define FTM_QDCTRL_PHBPOL_SHIFT                  4u\r\n#define FTM_QDCTRL_PHBPOL_WIDTH                  1u\r\n#define FTM_QDCTRL_PHBPOL(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_QDCTRL_PHBPOL_SHIFT))&FTM_QDCTRL_PHBPOL_MASK)\r\n#define FTM_QDCTRL_PHAPOL_MASK                   0x20u\r\n#define FTM_QDCTRL_PHAPOL_SHIFT                  5u\r\n#define FTM_QDCTRL_PHAPOL_WIDTH                  1u\r\n#define FTM_QDCTRL_PHAPOL(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_QDCTRL_PHAPOL_SHIFT))&FTM_QDCTRL_PHAPOL_MASK)\r\n#define FTM_QDCTRL_PHBFLTREN_MASK                0x40u\r\n#define FTM_QDCTRL_PHBFLTREN_SHIFT               6u\r\n#define FTM_QDCTRL_PHBFLTREN_WIDTH               1u\r\n#define FTM_QDCTRL_PHBFLTREN(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_QDCTRL_PHBFLTREN_SHIFT))&FTM_QDCTRL_PHBFLTREN_MASK)\r\n#define FTM_QDCTRL_PHAFLTREN_MASK                0x80u\r\n#define FTM_QDCTRL_PHAFLTREN_SHIFT               7u\r\n#define FTM_QDCTRL_PHAFLTREN_WIDTH               1u\r\n#define FTM_QDCTRL_PHAFLTREN(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_QDCTRL_PHAFLTREN_SHIFT))&FTM_QDCTRL_PHAFLTREN_MASK)\r\n/* CONF Bit Fields */\r\n#define FTM_CONF_LDFQ_MASK                       0x1Fu\r\n#define FTM_CONF_LDFQ_SHIFT                      0u\r\n#define FTM_CONF_LDFQ_WIDTH                      5u\r\n#define FTM_CONF_LDFQ(x)                         (((uint32_t)(((uint32_t)(x))<<FTM_CONF_LDFQ_SHIFT))&FTM_CONF_LDFQ_MASK)\r\n#define FTM_CONF_BDMMODE_MASK                    0xC0u\r\n#define FTM_CONF_BDMMODE_SHIFT                   6u\r\n#define FTM_CONF_BDMMODE_WIDTH                   2u\r\n#define FTM_CONF_BDMMODE(x)                      (((uint32_t)(((uint32_t)(x))<<FTM_CONF_BDMMODE_SHIFT))&FTM_CONF_BDMMODE_MASK)\r\n#define FTM_CONF_GTBEEN_MASK                     0x200u\r\n#define FTM_CONF_GTBEEN_SHIFT                    9u\r\n#define FTM_CONF_GTBEEN_WIDTH                    1u\r\n#define FTM_CONF_GTBEEN(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_CONF_GTBEEN_SHIFT))&FTM_CONF_GTBEEN_MASK)\r\n#define FTM_CONF_GTBEOUT_MASK                    0x400u\r\n#define FTM_CONF_GTBEOUT_SHIFT                   10u\r\n#define FTM_CONF_GTBEOUT_WIDTH                   1u\r\n#define FTM_CONF_GTBEOUT(x)                      (((uint32_t)(((uint32_t)(x))<<FTM_CONF_GTBEOUT_SHIFT))&FTM_CONF_GTBEOUT_MASK)\r\n#define FTM_CONF_ITRIGR_MASK                     0x800u\r\n#define FTM_CONF_ITRIGR_SHIFT                    11u\r\n#define FTM_CONF_ITRIGR_WIDTH                    1u\r\n#define FTM_CONF_ITRIGR(x)                       (((uint32_t)(((uint32_t)(x))<<FTM_CONF_ITRIGR_SHIFT))&FTM_CONF_ITRIGR_MASK)\r\n/* FLTPOL Bit Fields */\r\n#define FTM_FLTPOL_FLT0POL_MASK                  0x1u\r\n#define FTM_FLTPOL_FLT0POL_SHIFT                 0u\r\n#define FTM_FLTPOL_FLT0POL_WIDTH                 1u\r\n#define FTM_FLTPOL_FLT0POL(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_FLTPOL_FLT0POL_SHIFT))&FTM_FLTPOL_FLT0POL_MASK)\r\n#define FTM_FLTPOL_FLT1POL_MASK                  0x2u\r\n#define FTM_FLTPOL_FLT1POL_SHIFT                 1u\r\n#define FTM_FLTPOL_FLT1POL_WIDTH                 1u\r\n#define FTM_FLTPOL_FLT1POL(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_FLTPOL_FLT1POL_SHIFT))&FTM_FLTPOL_FLT1POL_MASK)\r\n#define FTM_FLTPOL_FLT2POL_MASK                  0x4u\r\n#define FTM_FLTPOL_FLT2POL_SHIFT                 2u\r\n#define FTM_FLTPOL_FLT2POL_WIDTH                 1u\r\n#define FTM_FLTPOL_FLT2POL(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_FLTPOL_FLT2POL_SHIFT))&FTM_FLTPOL_FLT2POL_MASK)\r\n#define FTM_FLTPOL_FLT3POL_MASK                  0x8u\r\n#define FTM_FLTPOL_FLT3POL_SHIFT                 3u\r\n#define FTM_FLTPOL_FLT3POL_WIDTH                 1u\r\n#define FTM_FLTPOL_FLT3POL(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_FLTPOL_FLT3POL_SHIFT))&FTM_FLTPOL_FLT3POL_MASK)\r\n/* SYNCONF Bit Fields */\r\n#define FTM_SYNCONF_HWTRIGMODE_MASK              0x1u\r\n#define FTM_SYNCONF_HWTRIGMODE_SHIFT             0u\r\n#define FTM_SYNCONF_HWTRIGMODE_WIDTH             1u\r\n#define FTM_SYNCONF_HWTRIGMODE(x)                (((uint32_t)(((uint32_t)(x))<<FTM_SYNCONF_HWTRIGMODE_SHIFT))&FTM_SYNCONF_HWTRIGMODE_MASK)\r\n#define FTM_SYNCONF_CNTINC_MASK                  0x4u\r\n#define FTM_SYNCONF_CNTINC_SHIFT                 2u\r\n#define FTM_SYNCONF_CNTINC_WIDTH                 1u\r\n#define FTM_SYNCONF_CNTINC(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_SYNCONF_CNTINC_SHIFT))&FTM_SYNCONF_CNTINC_MASK)\r\n#define FTM_SYNCONF_INVC_MASK                    0x10u\r\n#define FTM_SYNCONF_INVC_SHIFT                   4u\r\n#define FTM_SYNCONF_INVC_WIDTH                   1u\r\n#define FTM_SYNCONF_INVC(x)                      (((uint32_t)(((uint32_t)(x))<<FTM_SYNCONF_INVC_SHIFT))&FTM_SYNCONF_INVC_MASK)\r\n#define FTM_SYNCONF_SWOC_MASK                    0x20u\r\n#define FTM_SYNCONF_SWOC_SHIFT                   5u\r\n#define FTM_SYNCONF_SWOC_WIDTH                   1u\r\n#define FTM_SYNCONF_SWOC(x)                      (((uint32_t)(((uint32_t)(x))<<FTM_SYNCONF_SWOC_SHIFT))&FTM_SYNCONF_SWOC_MASK)\r\n#define FTM_SYNCONF_SYNCMODE_MASK                0x80u\r\n#define FTM_SYNCONF_SYNCMODE_SHIFT               7u\r\n#define FTM_SYNCONF_SYNCMODE_WIDTH               1u\r\n#define FTM_SYNCONF_SYNCMODE(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_SYNCONF_SYNCMODE_SHIFT))&FTM_SYNCONF_SYNCMODE_MASK)\r\n#define FTM_SYNCONF_SWRSTCNT_MASK                0x100u\r\n#define FTM_SYNCONF_SWRSTCNT_SHIFT               8u\r\n#define FTM_SYNCONF_SWRSTCNT_WIDTH               1u\r\n#define FTM_SYNCONF_SWRSTCNT(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_SYNCONF_SWRSTCNT_SHIFT))&FTM_SYNCONF_SWRSTCNT_MASK)\r\n#define FTM_SYNCONF_SWWRBUF_MASK                 0x200u\r\n#define FTM_SYNCONF_SWWRBUF_SHIFT                9u\r\n#define FTM_SYNCONF_SWWRBUF_WIDTH                1u\r\n#define FTM_SYNCONF_SWWRBUF(x)                   (((uint32_t)(((uint32_t)(x))<<FTM_SYNCONF_SWWRBUF_SHIFT))&FTM_SYNCONF_SWWRBUF_MASK)\r\n#define FTM_SYNCONF_SWOM_MASK                    0x400u\r\n#define FTM_SYNCONF_SWOM_SHIFT                   10u\r\n#define FTM_SYNCONF_SWOM_WIDTH                   1u\r\n#define FTM_SYNCONF_SWOM(x)                      (((uint32_t)(((uint32_t)(x))<<FTM_SYNCONF_SWOM_SHIFT))&FTM_SYNCONF_SWOM_MASK)\r\n#define FTM_SYNCONF_SWINVC_MASK                  0x800u\r\n#define FTM_SYNCONF_SWINVC_SHIFT                 11u\r\n#define FTM_SYNCONF_SWINVC_WIDTH                 1u\r\n#define FTM_SYNCONF_SWINVC(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_SYNCONF_SWINVC_SHIFT))&FTM_SYNCONF_SWINVC_MASK)\r\n#define FTM_SYNCONF_SWSOC_MASK                   0x1000u\r\n#define FTM_SYNCONF_SWSOC_SHIFT                  12u\r\n#define FTM_SYNCONF_SWSOC_WIDTH                  1u\r\n#define FTM_SYNCONF_SWSOC(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_SYNCONF_SWSOC_SHIFT))&FTM_SYNCONF_SWSOC_MASK)\r\n#define FTM_SYNCONF_HWRSTCNT_MASK                0x10000u\r\n#define FTM_SYNCONF_HWRSTCNT_SHIFT               16u\r\n#define FTM_SYNCONF_HWRSTCNT_WIDTH               1u\r\n#define FTM_SYNCONF_HWRSTCNT(x)                  (((uint32_t)(((uint32_t)(x))<<FTM_SYNCONF_HWRSTCNT_SHIFT))&FTM_SYNCONF_HWRSTCNT_MASK)\r\n#define FTM_SYNCONF_HWWRBUF_MASK                 0x20000u\r\n#define FTM_SYNCONF_HWWRBUF_SHIFT                17u\r\n#define FTM_SYNCONF_HWWRBUF_WIDTH                1u\r\n#define FTM_SYNCONF_HWWRBUF(x)                   (((uint32_t)(((uint32_t)(x))<<FTM_SYNCONF_HWWRBUF_SHIFT))&FTM_SYNCONF_HWWRBUF_MASK)\r\n#define FTM_SYNCONF_HWOM_MASK                    0x40000u\r\n#define FTM_SYNCONF_HWOM_SHIFT                   18u\r\n#define FTM_SYNCONF_HWOM_WIDTH                   1u\r\n#define FTM_SYNCONF_HWOM(x)                      (((uint32_t)(((uint32_t)(x))<<FTM_SYNCONF_HWOM_SHIFT))&FTM_SYNCONF_HWOM_MASK)\r\n#define FTM_SYNCONF_HWINVC_MASK                  0x80000u\r\n#define FTM_SYNCONF_HWINVC_SHIFT                 19u\r\n#define FTM_SYNCONF_HWINVC_WIDTH                 1u\r\n#define FTM_SYNCONF_HWINVC(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_SYNCONF_HWINVC_SHIFT))&FTM_SYNCONF_HWINVC_MASK)\r\n#define FTM_SYNCONF_HWSOC_MASK                   0x100000u\r\n#define FTM_SYNCONF_HWSOC_SHIFT                  20u\r\n#define FTM_SYNCONF_HWSOC_WIDTH                  1u\r\n#define FTM_SYNCONF_HWSOC(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_SYNCONF_HWSOC_SHIFT))&FTM_SYNCONF_HWSOC_MASK)\r\n/* INVCTRL Bit Fields */\r\n#define FTM_INVCTRL_INV0EN_MASK                  0x1u\r\n#define FTM_INVCTRL_INV0EN_SHIFT                 0u\r\n#define FTM_INVCTRL_INV0EN_WIDTH                 1u\r\n#define FTM_INVCTRL_INV0EN(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_INVCTRL_INV0EN_SHIFT))&FTM_INVCTRL_INV0EN_MASK)\r\n#define FTM_INVCTRL_INV1EN_MASK                  0x2u\r\n#define FTM_INVCTRL_INV1EN_SHIFT                 1u\r\n#define FTM_INVCTRL_INV1EN_WIDTH                 1u\r\n#define FTM_INVCTRL_INV1EN(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_INVCTRL_INV1EN_SHIFT))&FTM_INVCTRL_INV1EN_MASK)\r\n#define FTM_INVCTRL_INV2EN_MASK                  0x4u\r\n#define FTM_INVCTRL_INV2EN_SHIFT                 2u\r\n#define FTM_INVCTRL_INV2EN_WIDTH                 1u\r\n#define FTM_INVCTRL_INV2EN(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_INVCTRL_INV2EN_SHIFT))&FTM_INVCTRL_INV2EN_MASK)\r\n#define FTM_INVCTRL_INV3EN_MASK                  0x8u\r\n#define FTM_INVCTRL_INV3EN_SHIFT                 3u\r\n#define FTM_INVCTRL_INV3EN_WIDTH                 1u\r\n#define FTM_INVCTRL_INV3EN(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_INVCTRL_INV3EN_SHIFT))&FTM_INVCTRL_INV3EN_MASK)\r\n/* SWOCTRL Bit Fields */\r\n#define FTM_SWOCTRL_CH0OC_MASK                   0x1u\r\n#define FTM_SWOCTRL_CH0OC_SHIFT                  0u\r\n#define FTM_SWOCTRL_CH0OC_WIDTH                  1u\r\n#define FTM_SWOCTRL_CH0OC(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_SWOCTRL_CH0OC_SHIFT))&FTM_SWOCTRL_CH0OC_MASK)\r\n#define FTM_SWOCTRL_CH1OC_MASK                   0x2u\r\n#define FTM_SWOCTRL_CH1OC_SHIFT                  1u\r\n#define FTM_SWOCTRL_CH1OC_WIDTH                  1u\r\n#define FTM_SWOCTRL_CH1OC(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_SWOCTRL_CH1OC_SHIFT))&FTM_SWOCTRL_CH1OC_MASK)\r\n#define FTM_SWOCTRL_CH2OC_MASK                   0x4u\r\n#define FTM_SWOCTRL_CH2OC_SHIFT                  2u\r\n#define FTM_SWOCTRL_CH2OC_WIDTH                  1u\r\n#define FTM_SWOCTRL_CH2OC(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_SWOCTRL_CH2OC_SHIFT))&FTM_SWOCTRL_CH2OC_MASK)\r\n#define FTM_SWOCTRL_CH3OC_MASK                   0x8u\r\n#define FTM_SWOCTRL_CH3OC_SHIFT                  3u\r\n#define FTM_SWOCTRL_CH3OC_WIDTH                  1u\r\n#define FTM_SWOCTRL_CH3OC(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_SWOCTRL_CH3OC_SHIFT))&FTM_SWOCTRL_CH3OC_MASK)\r\n#define FTM_SWOCTRL_CH4OC_MASK                   0x10u\r\n#define FTM_SWOCTRL_CH4OC_SHIFT                  4u\r\n#define FTM_SWOCTRL_CH4OC_WIDTH                  1u\r\n#define FTM_SWOCTRL_CH4OC(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_SWOCTRL_CH4OC_SHIFT))&FTM_SWOCTRL_CH4OC_MASK)\r\n#define FTM_SWOCTRL_CH5OC_MASK                   0x20u\r\n#define FTM_SWOCTRL_CH5OC_SHIFT                  5u\r\n#define FTM_SWOCTRL_CH5OC_WIDTH                  1u\r\n#define FTM_SWOCTRL_CH5OC(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_SWOCTRL_CH5OC_SHIFT))&FTM_SWOCTRL_CH5OC_MASK)\r\n#define FTM_SWOCTRL_CH6OC_MASK                   0x40u\r\n#define FTM_SWOCTRL_CH6OC_SHIFT                  6u\r\n#define FTM_SWOCTRL_CH6OC_WIDTH                  1u\r\n#define FTM_SWOCTRL_CH6OC(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_SWOCTRL_CH6OC_SHIFT))&FTM_SWOCTRL_CH6OC_MASK)\r\n#define FTM_SWOCTRL_CH7OC_MASK                   0x80u\r\n#define FTM_SWOCTRL_CH7OC_SHIFT                  7u\r\n#define FTM_SWOCTRL_CH7OC_WIDTH                  1u\r\n#define FTM_SWOCTRL_CH7OC(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_SWOCTRL_CH7OC_SHIFT))&FTM_SWOCTRL_CH7OC_MASK)\r\n#define FTM_SWOCTRL_CH0OCV_MASK                  0x100u\r\n#define FTM_SWOCTRL_CH0OCV_SHIFT                 8u\r\n#define FTM_SWOCTRL_CH0OCV_WIDTH                 1u\r\n#define FTM_SWOCTRL_CH0OCV(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_SWOCTRL_CH0OCV_SHIFT))&FTM_SWOCTRL_CH0OCV_MASK)\r\n#define FTM_SWOCTRL_CH1OCV_MASK                  0x200u\r\n#define FTM_SWOCTRL_CH1OCV_SHIFT                 9u\r\n#define FTM_SWOCTRL_CH1OCV_WIDTH                 1u\r\n#define FTM_SWOCTRL_CH1OCV(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_SWOCTRL_CH1OCV_SHIFT))&FTM_SWOCTRL_CH1OCV_MASK)\r\n#define FTM_SWOCTRL_CH2OCV_MASK                  0x400u\r\n#define FTM_SWOCTRL_CH2OCV_SHIFT                 10u\r\n#define FTM_SWOCTRL_CH2OCV_WIDTH                 1u\r\n#define FTM_SWOCTRL_CH2OCV(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_SWOCTRL_CH2OCV_SHIFT))&FTM_SWOCTRL_CH2OCV_MASK)\r\n#define FTM_SWOCTRL_CH3OCV_MASK                  0x800u\r\n#define FTM_SWOCTRL_CH3OCV_SHIFT                 11u\r\n#define FTM_SWOCTRL_CH3OCV_WIDTH                 1u\r\n#define FTM_SWOCTRL_CH3OCV(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_SWOCTRL_CH3OCV_SHIFT))&FTM_SWOCTRL_CH3OCV_MASK)\r\n#define FTM_SWOCTRL_CH4OCV_MASK                  0x1000u\r\n#define FTM_SWOCTRL_CH4OCV_SHIFT                 12u\r\n#define FTM_SWOCTRL_CH4OCV_WIDTH                 1u\r\n#define FTM_SWOCTRL_CH4OCV(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_SWOCTRL_CH4OCV_SHIFT))&FTM_SWOCTRL_CH4OCV_MASK)\r\n#define FTM_SWOCTRL_CH5OCV_MASK                  0x2000u\r\n#define FTM_SWOCTRL_CH5OCV_SHIFT                 13u\r\n#define FTM_SWOCTRL_CH5OCV_WIDTH                 1u\r\n#define FTM_SWOCTRL_CH5OCV(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_SWOCTRL_CH5OCV_SHIFT))&FTM_SWOCTRL_CH5OCV_MASK)\r\n#define FTM_SWOCTRL_CH6OCV_MASK                  0x4000u\r\n#define FTM_SWOCTRL_CH6OCV_SHIFT                 14u\r\n#define FTM_SWOCTRL_CH6OCV_WIDTH                 1u\r\n#define FTM_SWOCTRL_CH6OCV(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_SWOCTRL_CH6OCV_SHIFT))&FTM_SWOCTRL_CH6OCV_MASK)\r\n#define FTM_SWOCTRL_CH7OCV_MASK                  0x8000u\r\n#define FTM_SWOCTRL_CH7OCV_SHIFT                 15u\r\n#define FTM_SWOCTRL_CH7OCV_WIDTH                 1u\r\n#define FTM_SWOCTRL_CH7OCV(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_SWOCTRL_CH7OCV_SHIFT))&FTM_SWOCTRL_CH7OCV_MASK)\r\n/* PWMLOAD Bit Fields */\r\n#define FTM_PWMLOAD_CH0SEL_MASK                  0x1u\r\n#define FTM_PWMLOAD_CH0SEL_SHIFT                 0u\r\n#define FTM_PWMLOAD_CH0SEL_WIDTH                 1u\r\n#define FTM_PWMLOAD_CH0SEL(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_PWMLOAD_CH0SEL_SHIFT))&FTM_PWMLOAD_CH0SEL_MASK)\r\n#define FTM_PWMLOAD_CH1SEL_MASK                  0x2u\r\n#define FTM_PWMLOAD_CH1SEL_SHIFT                 1u\r\n#define FTM_PWMLOAD_CH1SEL_WIDTH                 1u\r\n#define FTM_PWMLOAD_CH1SEL(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_PWMLOAD_CH1SEL_SHIFT))&FTM_PWMLOAD_CH1SEL_MASK)\r\n#define FTM_PWMLOAD_CH2SEL_MASK                  0x4u\r\n#define FTM_PWMLOAD_CH2SEL_SHIFT                 2u\r\n#define FTM_PWMLOAD_CH2SEL_WIDTH                 1u\r\n#define FTM_PWMLOAD_CH2SEL(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_PWMLOAD_CH2SEL_SHIFT))&FTM_PWMLOAD_CH2SEL_MASK)\r\n#define FTM_PWMLOAD_CH3SEL_MASK                  0x8u\r\n#define FTM_PWMLOAD_CH3SEL_SHIFT                 3u\r\n#define FTM_PWMLOAD_CH3SEL_WIDTH                 1u\r\n#define FTM_PWMLOAD_CH3SEL(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_PWMLOAD_CH3SEL_SHIFT))&FTM_PWMLOAD_CH3SEL_MASK)\r\n#define FTM_PWMLOAD_CH4SEL_MASK                  0x10u\r\n#define FTM_PWMLOAD_CH4SEL_SHIFT                 4u\r\n#define FTM_PWMLOAD_CH4SEL_WIDTH                 1u\r\n#define FTM_PWMLOAD_CH4SEL(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_PWMLOAD_CH4SEL_SHIFT))&FTM_PWMLOAD_CH4SEL_MASK)\r\n#define FTM_PWMLOAD_CH5SEL_MASK                  0x20u\r\n#define FTM_PWMLOAD_CH5SEL_SHIFT                 5u\r\n#define FTM_PWMLOAD_CH5SEL_WIDTH                 1u\r\n#define FTM_PWMLOAD_CH5SEL(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_PWMLOAD_CH5SEL_SHIFT))&FTM_PWMLOAD_CH5SEL_MASK)\r\n#define FTM_PWMLOAD_CH6SEL_MASK                  0x40u\r\n#define FTM_PWMLOAD_CH6SEL_SHIFT                 6u\r\n#define FTM_PWMLOAD_CH6SEL_WIDTH                 1u\r\n#define FTM_PWMLOAD_CH6SEL(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_PWMLOAD_CH6SEL_SHIFT))&FTM_PWMLOAD_CH6SEL_MASK)\r\n#define FTM_PWMLOAD_CH7SEL_MASK                  0x80u\r\n#define FTM_PWMLOAD_CH7SEL_SHIFT                 7u\r\n#define FTM_PWMLOAD_CH7SEL_WIDTH                 1u\r\n#define FTM_PWMLOAD_CH7SEL(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_PWMLOAD_CH7SEL_SHIFT))&FTM_PWMLOAD_CH7SEL_MASK)\r\n#define FTM_PWMLOAD_HCSEL_MASK                   0x100u\r\n#define FTM_PWMLOAD_HCSEL_SHIFT                  8u\r\n#define FTM_PWMLOAD_HCSEL_WIDTH                  1u\r\n#define FTM_PWMLOAD_HCSEL(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_PWMLOAD_HCSEL_SHIFT))&FTM_PWMLOAD_HCSEL_MASK)\r\n#define FTM_PWMLOAD_LDOK_MASK                    0x200u\r\n#define FTM_PWMLOAD_LDOK_SHIFT                   9u\r\n#define FTM_PWMLOAD_LDOK_WIDTH                   1u\r\n#define FTM_PWMLOAD_LDOK(x)                      (((uint32_t)(((uint32_t)(x))<<FTM_PWMLOAD_LDOK_SHIFT))&FTM_PWMLOAD_LDOK_MASK)\r\n#define FTM_PWMLOAD_GLEN_MASK                    0x400u\r\n#define FTM_PWMLOAD_GLEN_SHIFT                   10u\r\n#define FTM_PWMLOAD_GLEN_WIDTH                   1u\r\n#define FTM_PWMLOAD_GLEN(x)                      (((uint32_t)(((uint32_t)(x))<<FTM_PWMLOAD_GLEN_SHIFT))&FTM_PWMLOAD_GLEN_MASK)\r\n#define FTM_PWMLOAD_GLDOK_MASK                   0x800u\r\n#define FTM_PWMLOAD_GLDOK_SHIFT                  11u\r\n#define FTM_PWMLOAD_GLDOK_WIDTH                  1u\r\n#define FTM_PWMLOAD_GLDOK(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_PWMLOAD_GLDOK_SHIFT))&FTM_PWMLOAD_GLDOK_MASK)\r\n/* HCR Bit Fields */\r\n#define FTM_HCR_HCVAL_MASK                       0xFFFFu\r\n#define FTM_HCR_HCVAL_SHIFT                      0u\r\n#define FTM_HCR_HCVAL_WIDTH                      16u\r\n#define FTM_HCR_HCVAL(x)                         (((uint32_t)(((uint32_t)(x))<<FTM_HCR_HCVAL_SHIFT))&FTM_HCR_HCVAL_MASK)\r\n/* PAIR0DEADTIME Bit Fields */\r\n#define FTM_PAIR0DEADTIME_DTVAL_MASK             0x3Fu\r\n#define FTM_PAIR0DEADTIME_DTVAL_SHIFT            0u\r\n#define FTM_PAIR0DEADTIME_DTVAL_WIDTH            6u\r\n#define FTM_PAIR0DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))<<FTM_PAIR0DEADTIME_DTVAL_SHIFT))&FTM_PAIR0DEADTIME_DTVAL_MASK)\r\n#define FTM_PAIR0DEADTIME_DTPS_MASK              0xC0u\r\n#define FTM_PAIR0DEADTIME_DTPS_SHIFT             6u\r\n#define FTM_PAIR0DEADTIME_DTPS_WIDTH             2u\r\n#define FTM_PAIR0DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))<<FTM_PAIR0DEADTIME_DTPS_SHIFT))&FTM_PAIR0DEADTIME_DTPS_MASK)\r\n#define FTM_PAIR0DEADTIME_DTVALEX_MASK           0xF0000u\r\n#define FTM_PAIR0DEADTIME_DTVALEX_SHIFT          16u\r\n#define FTM_PAIR0DEADTIME_DTVALEX_WIDTH          4u\r\n#define FTM_PAIR0DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))<<FTM_PAIR0DEADTIME_DTVALEX_SHIFT))&FTM_PAIR0DEADTIME_DTVALEX_MASK)\r\n/* PAIR1DEADTIME Bit Fields */\r\n#define FTM_PAIR1DEADTIME_DTVAL_MASK             0x3Fu\r\n#define FTM_PAIR1DEADTIME_DTVAL_SHIFT            0u\r\n#define FTM_PAIR1DEADTIME_DTVAL_WIDTH            6u\r\n#define FTM_PAIR1DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))<<FTM_PAIR1DEADTIME_DTVAL_SHIFT))&FTM_PAIR1DEADTIME_DTVAL_MASK)\r\n#define FTM_PAIR1DEADTIME_DTPS_MASK              0xC0u\r\n#define FTM_PAIR1DEADTIME_DTPS_SHIFT             6u\r\n#define FTM_PAIR1DEADTIME_DTPS_WIDTH             2u\r\n#define FTM_PAIR1DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))<<FTM_PAIR1DEADTIME_DTPS_SHIFT))&FTM_PAIR1DEADTIME_DTPS_MASK)\r\n#define FTM_PAIR1DEADTIME_DTVALEX_MASK           0xF0000u\r\n#define FTM_PAIR1DEADTIME_DTVALEX_SHIFT          16u\r\n#define FTM_PAIR1DEADTIME_DTVALEX_WIDTH          4u\r\n#define FTM_PAIR1DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))<<FTM_PAIR1DEADTIME_DTVALEX_SHIFT))&FTM_PAIR1DEADTIME_DTVALEX_MASK)\r\n/* PAIR2DEADTIME Bit Fields */\r\n#define FTM_PAIR2DEADTIME_DTVAL_MASK             0x3Fu\r\n#define FTM_PAIR2DEADTIME_DTVAL_SHIFT            0u\r\n#define FTM_PAIR2DEADTIME_DTVAL_WIDTH            6u\r\n#define FTM_PAIR2DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))<<FTM_PAIR2DEADTIME_DTVAL_SHIFT))&FTM_PAIR2DEADTIME_DTVAL_MASK)\r\n#define FTM_PAIR2DEADTIME_DTPS_MASK              0xC0u\r\n#define FTM_PAIR2DEADTIME_DTPS_SHIFT             6u\r\n#define FTM_PAIR2DEADTIME_DTPS_WIDTH             2u\r\n#define FTM_PAIR2DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))<<FTM_PAIR2DEADTIME_DTPS_SHIFT))&FTM_PAIR2DEADTIME_DTPS_MASK)\r\n#define FTM_PAIR2DEADTIME_DTVALEX_MASK           0xF0000u\r\n#define FTM_PAIR2DEADTIME_DTVALEX_SHIFT          16u\r\n#define FTM_PAIR2DEADTIME_DTVALEX_WIDTH          4u\r\n#define FTM_PAIR2DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))<<FTM_PAIR2DEADTIME_DTVALEX_SHIFT))&FTM_PAIR2DEADTIME_DTVALEX_MASK)\r\n/* PAIR3DEADTIME Bit Fields */\r\n#define FTM_PAIR3DEADTIME_DTVAL_MASK             0x3Fu\r\n#define FTM_PAIR3DEADTIME_DTVAL_SHIFT            0u\r\n#define FTM_PAIR3DEADTIME_DTVAL_WIDTH            6u\r\n#define FTM_PAIR3DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))<<FTM_PAIR3DEADTIME_DTVAL_SHIFT))&FTM_PAIR3DEADTIME_DTVAL_MASK)\r\n#define FTM_PAIR3DEADTIME_DTPS_MASK              0xC0u\r\n#define FTM_PAIR3DEADTIME_DTPS_SHIFT             6u\r\n#define FTM_PAIR3DEADTIME_DTPS_WIDTH             2u\r\n#define FTM_PAIR3DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))<<FTM_PAIR3DEADTIME_DTPS_SHIFT))&FTM_PAIR3DEADTIME_DTPS_MASK)\r\n#define FTM_PAIR3DEADTIME_DTVALEX_MASK           0xF0000u\r\n#define FTM_PAIR3DEADTIME_DTVALEX_SHIFT          16u\r\n#define FTM_PAIR3DEADTIME_DTVALEX_WIDTH          4u\r\n#define FTM_PAIR3DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))<<FTM_PAIR3DEADTIME_DTVALEX_SHIFT))&FTM_PAIR3DEADTIME_DTVALEX_MASK)\r\n/* MOD_MIRROR Bit Fields */\r\n#define FTM_MOD_MIRROR_FRACMOD_MASK              0xF800u\r\n#define FTM_MOD_MIRROR_FRACMOD_SHIFT             11u\r\n#define FTM_MOD_MIRROR_FRACMOD_WIDTH             5u\r\n#define FTM_MOD_MIRROR_FRACMOD(x)                (((uint32_t)(((uint32_t)(x))<<FTM_MOD_MIRROR_FRACMOD_SHIFT))&FTM_MOD_MIRROR_FRACMOD_MASK)\r\n#define FTM_MOD_MIRROR_MOD_MASK                  0xFFFF0000u\r\n#define FTM_MOD_MIRROR_MOD_SHIFT                 16u\r\n#define FTM_MOD_MIRROR_MOD_WIDTH                 16u\r\n#define FTM_MOD_MIRROR_MOD(x)                    (((uint32_t)(((uint32_t)(x))<<FTM_MOD_MIRROR_MOD_SHIFT))&FTM_MOD_MIRROR_MOD_MASK)\r\n/* CV_MIRROR Bit Fields */\r\n#define FTM_CV_MIRROR_FRACVAL_MASK               0xF800u\r\n#define FTM_CV_MIRROR_FRACVAL_SHIFT              11u\r\n#define FTM_CV_MIRROR_FRACVAL_WIDTH              5u\r\n#define FTM_CV_MIRROR_FRACVAL(x)                 (((uint32_t)(((uint32_t)(x))<<FTM_CV_MIRROR_FRACVAL_SHIFT))&FTM_CV_MIRROR_FRACVAL_MASK)\r\n#define FTM_CV_MIRROR_VAL_MASK                   0xFFFF0000u\r\n#define FTM_CV_MIRROR_VAL_SHIFT                  16u\r\n#define FTM_CV_MIRROR_VAL_WIDTH                  16u\r\n#define FTM_CV_MIRROR_VAL(x)                     (((uint32_t)(((uint32_t)(x))<<FTM_CV_MIRROR_VAL_SHIFT))&FTM_CV_MIRROR_VAL_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group FTM_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group FTM_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- GPIO Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup GPIO_Peripheral_Access_Layer GPIO Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** GPIO - Size of Registers Arrays */\r\n\r\n/** GPIO - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t PDOR;                              /**< Port Data Output Register, offset: 0x0 */\r\n  __O  uint32_t PSOR;                              /**< Port Set Output Register, offset: 0x4 */\r\n  __O  uint32_t PCOR;                              /**< Port Clear Output Register, offset: 0x8 */\r\n  __O  uint32_t PTOR;                              /**< Port Toggle Output Register, offset: 0xC */\r\n  __I  uint32_t PDIR;                              /**< Port Data Input Register, offset: 0x10 */\r\n  __IO uint32_t PDDR;                              /**< Port Data Direction Register, offset: 0x14 */\r\n  __IO uint32_t PIDR;                              /**< Port Input Disable Register, offset: 0x18 */\r\n} GPIO_Type, *GPIO_MemMapPtr;\r\n\r\n /** Number of instances of the GPIO module. */\r\n#define GPIO_INSTANCE_COUNT                      (5u)\r\n\r\n\r\n/* GPIO - Peripheral instance base addresses */\r\n/** Peripheral PTA base address */\r\n#define PTA_BASE                                 (0x400FF000u)\r\n/** Peripheral PTA base pointer */\r\n#define PTA                                      ((GPIO_Type *)PTA_BASE)\r\n/** Peripheral PTB base address */\r\n#define PTB_BASE                                 (0x400FF040u)\r\n/** Peripheral PTB base pointer */\r\n#define PTB                                      ((GPIO_Type *)PTB_BASE)\r\n/** Peripheral PTC base address */\r\n#define PTC_BASE                                 (0x400FF080u)\r\n/** Peripheral PTC base pointer */\r\n#define PTC                                      ((GPIO_Type *)PTC_BASE)\r\n/** Peripheral PTD base address */\r\n#define PTD_BASE                                 (0x400FF0C0u)\r\n/** Peripheral PTD base pointer */\r\n#define PTD                                      ((GPIO_Type *)PTD_BASE)\r\n/** Peripheral PTE base address */\r\n#define PTE_BASE                                 (0x400FF100u)\r\n/** Peripheral PTE base pointer */\r\n#define PTE                                      ((GPIO_Type *)PTE_BASE)\r\n/** Array initializer of GPIO peripheral base addresses */\r\n#define GPIO_BASE_ADDRS                          { PTA_BASE, PTB_BASE, PTC_BASE, PTD_BASE, PTE_BASE }\r\n/** Array initializer of GPIO peripheral base pointers */\r\n#define GPIO_BASE_PTRS                           { PTA, PTB, PTC, PTD, PTE }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- GPIO Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup GPIO_Register_Masks GPIO Register Masks\r\n * @{\r\n */\r\n\r\n/* PDOR Bit Fields */\r\n#define GPIO_PDOR_PDO_MASK                       0xFFFFFFFFu\r\n#define GPIO_PDOR_PDO_SHIFT                      0u\r\n#define GPIO_PDOR_PDO_WIDTH                      32u\r\n#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x))<<GPIO_PDOR_PDO_SHIFT))&GPIO_PDOR_PDO_MASK)\r\n/* PSOR Bit Fields */\r\n#define GPIO_PSOR_PTSO_MASK                      0xFFFFFFFFu\r\n#define GPIO_PSOR_PTSO_SHIFT                     0u\r\n#define GPIO_PSOR_PTSO_WIDTH                     32u\r\n#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x))<<GPIO_PSOR_PTSO_SHIFT))&GPIO_PSOR_PTSO_MASK)\r\n/* PCOR Bit Fields */\r\n#define GPIO_PCOR_PTCO_MASK                      0xFFFFFFFFu\r\n#define GPIO_PCOR_PTCO_SHIFT                     0u\r\n#define GPIO_PCOR_PTCO_WIDTH                     32u\r\n#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x))<<GPIO_PCOR_PTCO_SHIFT))&GPIO_PCOR_PTCO_MASK)\r\n/* PTOR Bit Fields */\r\n#define GPIO_PTOR_PTTO_MASK                      0xFFFFFFFFu\r\n#define GPIO_PTOR_PTTO_SHIFT                     0u\r\n#define GPIO_PTOR_PTTO_WIDTH                     32u\r\n#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x))<<GPIO_PTOR_PTTO_SHIFT))&GPIO_PTOR_PTTO_MASK)\r\n/* PDIR Bit Fields */\r\n#define GPIO_PDIR_PDI_MASK                       0xFFFFFFFFu\r\n#define GPIO_PDIR_PDI_SHIFT                      0u\r\n#define GPIO_PDIR_PDI_WIDTH                      32u\r\n#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x))<<GPIO_PDIR_PDI_SHIFT))&GPIO_PDIR_PDI_MASK)\r\n/* PDDR Bit Fields */\r\n#define GPIO_PDDR_PDD_MASK                       0xFFFFFFFFu\r\n#define GPIO_PDDR_PDD_SHIFT                      0u\r\n#define GPIO_PDDR_PDD_WIDTH                      32u\r\n#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x))<<GPIO_PDDR_PDD_SHIFT))&GPIO_PDDR_PDD_MASK)\r\n/* PIDR Bit Fields */\r\n#define GPIO_PIDR_PID_MASK                       0xFFFFFFFFu\r\n#define GPIO_PIDR_PID_SHIFT                      0u\r\n#define GPIO_PIDR_PID_WIDTH                      32u\r\n#define GPIO_PIDR_PID(x)                         (((uint32_t)(((uint32_t)(x))<<GPIO_PIDR_PID_SHIFT))&GPIO_PIDR_PID_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group GPIO_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group GPIO_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- LMEM Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup LMEM_Peripheral_Access_Layer LMEM Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** LMEM - Size of Registers Arrays */\r\n\r\n/** LMEM - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t PCCCR;                             /**< Cache control register, offset: 0x0 */\r\n  __IO uint32_t PCCLCR;                            /**< Cache line control register, offset: 0x4 */\r\n  __IO uint32_t PCCSAR;                            /**< Cache search address register, offset: 0x8 */\r\n  __IO uint32_t PCCCVR;                            /**< Cache read/write value register, offset: 0xC */\r\n       uint8_t RESERVED_0[16];\r\n  __IO uint32_t PCCRMR;                            /**< Cache regions mode register, offset: 0x20 */\r\n} LMEM_Type, *LMEM_MemMapPtr;\r\n\r\n /** Number of instances of the LMEM module. */\r\n#define LMEM_INSTANCE_COUNT                      (1u)\r\n\r\n\r\n/* LMEM - Peripheral instance base addresses */\r\n/** Peripheral LMEM base address */\r\n#define LMEM_BASE                                (0xE0082000u)\r\n/** Peripheral LMEM base pointer */\r\n#define LMEM                                     ((LMEM_Type *)LMEM_BASE)\r\n/** Array initializer of LMEM peripheral base addresses */\r\n#define LMEM_BASE_ADDRS                          { LMEM_BASE }\r\n/** Array initializer of LMEM peripheral base pointers */\r\n#define LMEM_BASE_PTRS                           { LMEM }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- LMEM Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup LMEM_Register_Masks LMEM Register Masks\r\n * @{\r\n */\r\n\r\n/* PCCCR Bit Fields */\r\n#define LMEM_PCCCR_ENCACHE_MASK                  0x1u\r\n#define LMEM_PCCCR_ENCACHE_SHIFT                 0u\r\n#define LMEM_PCCCR_ENCACHE_WIDTH                 1u\r\n#define LMEM_PCCCR_ENCACHE(x)                    (((uint32_t)(((uint32_t)(x))<<LMEM_PCCCR_ENCACHE_SHIFT))&LMEM_PCCCR_ENCACHE_MASK)\r\n#define LMEM_PCCCR_PCCR2_MASK                    0x4u\r\n#define LMEM_PCCCR_PCCR2_SHIFT                   2u\r\n#define LMEM_PCCCR_PCCR2_WIDTH                   1u\r\n#define LMEM_PCCCR_PCCR2(x)                      (((uint32_t)(((uint32_t)(x))<<LMEM_PCCCR_PCCR2_SHIFT))&LMEM_PCCCR_PCCR2_MASK)\r\n#define LMEM_PCCCR_PCCR3_MASK                    0x8u\r\n#define LMEM_PCCCR_PCCR3_SHIFT                   3u\r\n#define LMEM_PCCCR_PCCR3_WIDTH                   1u\r\n#define LMEM_PCCCR_PCCR3(x)                      (((uint32_t)(((uint32_t)(x))<<LMEM_PCCCR_PCCR3_SHIFT))&LMEM_PCCCR_PCCR3_MASK)\r\n#define LMEM_PCCCR_INVW0_MASK                    0x1000000u\r\n#define LMEM_PCCCR_INVW0_SHIFT                   24u\r\n#define LMEM_PCCCR_INVW0_WIDTH                   1u\r\n#define LMEM_PCCCR_INVW0(x)                      (((uint32_t)(((uint32_t)(x))<<LMEM_PCCCR_INVW0_SHIFT))&LMEM_PCCCR_INVW0_MASK)\r\n#define LMEM_PCCCR_PUSHW0_MASK                   0x2000000u\r\n#define LMEM_PCCCR_PUSHW0_SHIFT                  25u\r\n#define LMEM_PCCCR_PUSHW0_WIDTH                  1u\r\n#define LMEM_PCCCR_PUSHW0(x)                     (((uint32_t)(((uint32_t)(x))<<LMEM_PCCCR_PUSHW0_SHIFT))&LMEM_PCCCR_PUSHW0_MASK)\r\n#define LMEM_PCCCR_INVW1_MASK                    0x4000000u\r\n#define LMEM_PCCCR_INVW1_SHIFT                   26u\r\n#define LMEM_PCCCR_INVW1_WIDTH                   1u\r\n#define LMEM_PCCCR_INVW1(x)                      (((uint32_t)(((uint32_t)(x))<<LMEM_PCCCR_INVW1_SHIFT))&LMEM_PCCCR_INVW1_MASK)\r\n#define LMEM_PCCCR_PUSHW1_MASK                   0x8000000u\r\n#define LMEM_PCCCR_PUSHW1_SHIFT                  27u\r\n#define LMEM_PCCCR_PUSHW1_WIDTH                  1u\r\n#define LMEM_PCCCR_PUSHW1(x)                     (((uint32_t)(((uint32_t)(x))<<LMEM_PCCCR_PUSHW1_SHIFT))&LMEM_PCCCR_PUSHW1_MASK)\r\n#define LMEM_PCCCR_GO_MASK                       0x80000000u\r\n#define LMEM_PCCCR_GO_SHIFT                      31u\r\n#define LMEM_PCCCR_GO_WIDTH                      1u\r\n#define LMEM_PCCCR_GO(x)                         (((uint32_t)(((uint32_t)(x))<<LMEM_PCCCR_GO_SHIFT))&LMEM_PCCCR_GO_MASK)\r\n/* PCCLCR Bit Fields */\r\n#define LMEM_PCCLCR_LGO_MASK                     0x1u\r\n#define LMEM_PCCLCR_LGO_SHIFT                    0u\r\n#define LMEM_PCCLCR_LGO_WIDTH                    1u\r\n#define LMEM_PCCLCR_LGO(x)                       (((uint32_t)(((uint32_t)(x))<<LMEM_PCCLCR_LGO_SHIFT))&LMEM_PCCLCR_LGO_MASK)\r\n#define LMEM_PCCLCR_CACHEADDR_MASK               0x3FFCu\r\n#define LMEM_PCCLCR_CACHEADDR_SHIFT              2u\r\n#define LMEM_PCCLCR_CACHEADDR_WIDTH              12u\r\n#define LMEM_PCCLCR_CACHEADDR(x)                 (((uint32_t)(((uint32_t)(x))<<LMEM_PCCLCR_CACHEADDR_SHIFT))&LMEM_PCCLCR_CACHEADDR_MASK)\r\n#define LMEM_PCCLCR_WSEL_MASK                    0x4000u\r\n#define LMEM_PCCLCR_WSEL_SHIFT                   14u\r\n#define LMEM_PCCLCR_WSEL_WIDTH                   1u\r\n#define LMEM_PCCLCR_WSEL(x)                      (((uint32_t)(((uint32_t)(x))<<LMEM_PCCLCR_WSEL_SHIFT))&LMEM_PCCLCR_WSEL_MASK)\r\n#define LMEM_PCCLCR_TDSEL_MASK                   0x10000u\r\n#define LMEM_PCCLCR_TDSEL_SHIFT                  16u\r\n#define LMEM_PCCLCR_TDSEL_WIDTH                  1u\r\n#define LMEM_PCCLCR_TDSEL(x)                     (((uint32_t)(((uint32_t)(x))<<LMEM_PCCLCR_TDSEL_SHIFT))&LMEM_PCCLCR_TDSEL_MASK)\r\n#define LMEM_PCCLCR_LCIVB_MASK                   0x100000u\r\n#define LMEM_PCCLCR_LCIVB_SHIFT                  20u\r\n#define LMEM_PCCLCR_LCIVB_WIDTH                  1u\r\n#define LMEM_PCCLCR_LCIVB(x)                     (((uint32_t)(((uint32_t)(x))<<LMEM_PCCLCR_LCIVB_SHIFT))&LMEM_PCCLCR_LCIVB_MASK)\r\n#define LMEM_PCCLCR_LCIMB_MASK                   0x200000u\r\n#define LMEM_PCCLCR_LCIMB_SHIFT                  21u\r\n#define LMEM_PCCLCR_LCIMB_WIDTH                  1u\r\n#define LMEM_PCCLCR_LCIMB(x)                     (((uint32_t)(((uint32_t)(x))<<LMEM_PCCLCR_LCIMB_SHIFT))&LMEM_PCCLCR_LCIMB_MASK)\r\n#define LMEM_PCCLCR_LCWAY_MASK                   0x400000u\r\n#define LMEM_PCCLCR_LCWAY_SHIFT                  22u\r\n#define LMEM_PCCLCR_LCWAY_WIDTH                  1u\r\n#define LMEM_PCCLCR_LCWAY(x)                     (((uint32_t)(((uint32_t)(x))<<LMEM_PCCLCR_LCWAY_SHIFT))&LMEM_PCCLCR_LCWAY_MASK)\r\n#define LMEM_PCCLCR_LCMD_MASK                    0x3000000u\r\n#define LMEM_PCCLCR_LCMD_SHIFT                   24u\r\n#define LMEM_PCCLCR_LCMD_WIDTH                   2u\r\n#define LMEM_PCCLCR_LCMD(x)                      (((uint32_t)(((uint32_t)(x))<<LMEM_PCCLCR_LCMD_SHIFT))&LMEM_PCCLCR_LCMD_MASK)\r\n#define LMEM_PCCLCR_LADSEL_MASK                  0x4000000u\r\n#define LMEM_PCCLCR_LADSEL_SHIFT                 26u\r\n#define LMEM_PCCLCR_LADSEL_WIDTH                 1u\r\n#define LMEM_PCCLCR_LADSEL(x)                    (((uint32_t)(((uint32_t)(x))<<LMEM_PCCLCR_LADSEL_SHIFT))&LMEM_PCCLCR_LADSEL_MASK)\r\n#define LMEM_PCCLCR_LACC_MASK                    0x8000000u\r\n#define LMEM_PCCLCR_LACC_SHIFT                   27u\r\n#define LMEM_PCCLCR_LACC_WIDTH                   1u\r\n#define LMEM_PCCLCR_LACC(x)                      (((uint32_t)(((uint32_t)(x))<<LMEM_PCCLCR_LACC_SHIFT))&LMEM_PCCLCR_LACC_MASK)\r\n/* PCCSAR Bit Fields */\r\n#define LMEM_PCCSAR_LGO_MASK                     0x1u\r\n#define LMEM_PCCSAR_LGO_SHIFT                    0u\r\n#define LMEM_PCCSAR_LGO_WIDTH                    1u\r\n#define LMEM_PCCSAR_LGO(x)                       (((uint32_t)(((uint32_t)(x))<<LMEM_PCCSAR_LGO_SHIFT))&LMEM_PCCSAR_LGO_MASK)\r\n#define LMEM_PCCSAR_PHYADDR_MASK                 0xFFFFFFFCu\r\n#define LMEM_PCCSAR_PHYADDR_SHIFT                2u\r\n#define LMEM_PCCSAR_PHYADDR_WIDTH                30u\r\n#define LMEM_PCCSAR_PHYADDR(x)                   (((uint32_t)(((uint32_t)(x))<<LMEM_PCCSAR_PHYADDR_SHIFT))&LMEM_PCCSAR_PHYADDR_MASK)\r\n/* PCCCVR Bit Fields */\r\n#define LMEM_PCCCVR_DATA_MASK                    0xFFFFFFFFu\r\n#define LMEM_PCCCVR_DATA_SHIFT                   0u\r\n#define LMEM_PCCCVR_DATA_WIDTH                   32u\r\n#define LMEM_PCCCVR_DATA(x)                      (((uint32_t)(((uint32_t)(x))<<LMEM_PCCCVR_DATA_SHIFT))&LMEM_PCCCVR_DATA_MASK)\r\n/* PCCRMR Bit Fields */\r\n#define LMEM_PCCRMR_R15_MASK                     0x3u\r\n#define LMEM_PCCRMR_R15_SHIFT                    0u\r\n#define LMEM_PCCRMR_R15_WIDTH                    2u\r\n#define LMEM_PCCRMR_R15(x)                       (((uint32_t)(((uint32_t)(x))<<LMEM_PCCRMR_R15_SHIFT))&LMEM_PCCRMR_R15_MASK)\r\n#define LMEM_PCCRMR_R14_MASK                     0xCu\r\n#define LMEM_PCCRMR_R14_SHIFT                    2u\r\n#define LMEM_PCCRMR_R14_WIDTH                    2u\r\n#define LMEM_PCCRMR_R14(x)                       (((uint32_t)(((uint32_t)(x))<<LMEM_PCCRMR_R14_SHIFT))&LMEM_PCCRMR_R14_MASK)\r\n#define LMEM_PCCRMR_R13_MASK                     0x30u\r\n#define LMEM_PCCRMR_R13_SHIFT                    4u\r\n#define LMEM_PCCRMR_R13_WIDTH                    2u\r\n#define LMEM_PCCRMR_R13(x)                       (((uint32_t)(((uint32_t)(x))<<LMEM_PCCRMR_R13_SHIFT))&LMEM_PCCRMR_R13_MASK)\r\n#define LMEM_PCCRMR_R12_MASK                     0xC0u\r\n#define LMEM_PCCRMR_R12_SHIFT                    6u\r\n#define LMEM_PCCRMR_R12_WIDTH                    2u\r\n#define LMEM_PCCRMR_R12(x)                       (((uint32_t)(((uint32_t)(x))<<LMEM_PCCRMR_R12_SHIFT))&LMEM_PCCRMR_R12_MASK)\r\n#define LMEM_PCCRMR_R11_MASK                     0x300u\r\n#define LMEM_PCCRMR_R11_SHIFT                    8u\r\n#define LMEM_PCCRMR_R11_WIDTH                    2u\r\n#define LMEM_PCCRMR_R11(x)                       (((uint32_t)(((uint32_t)(x))<<LMEM_PCCRMR_R11_SHIFT))&LMEM_PCCRMR_R11_MASK)\r\n#define LMEM_PCCRMR_R10_MASK                     0xC00u\r\n#define LMEM_PCCRMR_R10_SHIFT                    10u\r\n#define LMEM_PCCRMR_R10_WIDTH                    2u\r\n#define LMEM_PCCRMR_R10(x)                       (((uint32_t)(((uint32_t)(x))<<LMEM_PCCRMR_R10_SHIFT))&LMEM_PCCRMR_R10_MASK)\r\n#define LMEM_PCCRMR_R9_MASK                      0x3000u\r\n#define LMEM_PCCRMR_R9_SHIFT                     12u\r\n#define LMEM_PCCRMR_R9_WIDTH                     2u\r\n#define LMEM_PCCRMR_R9(x)                        (((uint32_t)(((uint32_t)(x))<<LMEM_PCCRMR_R9_SHIFT))&LMEM_PCCRMR_R9_MASK)\r\n#define LMEM_PCCRMR_R8_MASK                      0xC000u\r\n#define LMEM_PCCRMR_R8_SHIFT                     14u\r\n#define LMEM_PCCRMR_R8_WIDTH                     2u\r\n#define LMEM_PCCRMR_R8(x)                        (((uint32_t)(((uint32_t)(x))<<LMEM_PCCRMR_R8_SHIFT))&LMEM_PCCRMR_R8_MASK)\r\n#define LMEM_PCCRMR_R7_MASK                      0x30000u\r\n#define LMEM_PCCRMR_R7_SHIFT                     16u\r\n#define LMEM_PCCRMR_R7_WIDTH                     2u\r\n#define LMEM_PCCRMR_R7(x)                        (((uint32_t)(((uint32_t)(x))<<LMEM_PCCRMR_R7_SHIFT))&LMEM_PCCRMR_R7_MASK)\r\n#define LMEM_PCCRMR_R6_MASK                      0xC0000u\r\n#define LMEM_PCCRMR_R6_SHIFT                     18u\r\n#define LMEM_PCCRMR_R6_WIDTH                     2u\r\n#define LMEM_PCCRMR_R6(x)                        (((uint32_t)(((uint32_t)(x))<<LMEM_PCCRMR_R6_SHIFT))&LMEM_PCCRMR_R6_MASK)\r\n#define LMEM_PCCRMR_R5_MASK                      0x300000u\r\n#define LMEM_PCCRMR_R5_SHIFT                     20u\r\n#define LMEM_PCCRMR_R5_WIDTH                     2u\r\n#define LMEM_PCCRMR_R5(x)                        (((uint32_t)(((uint32_t)(x))<<LMEM_PCCRMR_R5_SHIFT))&LMEM_PCCRMR_R5_MASK)\r\n#define LMEM_PCCRMR_R4_MASK                      0xC00000u\r\n#define LMEM_PCCRMR_R4_SHIFT                     22u\r\n#define LMEM_PCCRMR_R4_WIDTH                     2u\r\n#define LMEM_PCCRMR_R4(x)                        (((uint32_t)(((uint32_t)(x))<<LMEM_PCCRMR_R4_SHIFT))&LMEM_PCCRMR_R4_MASK)\r\n#define LMEM_PCCRMR_R3_MASK                      0x3000000u\r\n#define LMEM_PCCRMR_R3_SHIFT                     24u\r\n#define LMEM_PCCRMR_R3_WIDTH                     2u\r\n#define LMEM_PCCRMR_R3(x)                        (((uint32_t)(((uint32_t)(x))<<LMEM_PCCRMR_R3_SHIFT))&LMEM_PCCRMR_R3_MASK)\r\n#define LMEM_PCCRMR_R2_MASK                      0xC000000u\r\n#define LMEM_PCCRMR_R2_SHIFT                     26u\r\n#define LMEM_PCCRMR_R2_WIDTH                     2u\r\n#define LMEM_PCCRMR_R2(x)                        (((uint32_t)(((uint32_t)(x))<<LMEM_PCCRMR_R2_SHIFT))&LMEM_PCCRMR_R2_MASK)\r\n#define LMEM_PCCRMR_R1_MASK                      0x30000000u\r\n#define LMEM_PCCRMR_R1_SHIFT                     28u\r\n#define LMEM_PCCRMR_R1_WIDTH                     2u\r\n#define LMEM_PCCRMR_R1(x)                        (((uint32_t)(((uint32_t)(x))<<LMEM_PCCRMR_R1_SHIFT))&LMEM_PCCRMR_R1_MASK)\r\n#define LMEM_PCCRMR_R0_MASK                      0xC0000000u\r\n#define LMEM_PCCRMR_R0_SHIFT                     30u\r\n#define LMEM_PCCRMR_R0_WIDTH                     2u\r\n#define LMEM_PCCRMR_R0(x)                        (((uint32_t)(((uint32_t)(x))<<LMEM_PCCRMR_R0_SHIFT))&LMEM_PCCRMR_R0_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group LMEM_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group LMEM_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- LPI2C Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup LPI2C_Peripheral_Access_Layer LPI2C Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** LPI2C - Size of Registers Arrays */\r\n\r\n/** LPI2C - Register Layout Typedef */\r\ntypedef struct {\r\n  __I  uint32_t VERID;                             /**< Version ID Register, offset: 0x0 */\r\n  __I  uint32_t PARAM;                             /**< Parameter Register, offset: 0x4 */\r\n       uint8_t RESERVED_0[8];\r\n  __IO uint32_t MCR;                               /**< Master Control Register, offset: 0x10 */\r\n  __IO uint32_t MSR;                               /**< Master Status Register, offset: 0x14 */\r\n  __IO uint32_t MIER;                              /**< Master Interrupt Enable Register, offset: 0x18 */\r\n  __IO uint32_t MDER;                              /**< Master DMA Enable Register, offset: 0x1C */\r\n  __IO uint32_t MCFGR0;                            /**< Master Configuration Register 0, offset: 0x20 */\r\n  __IO uint32_t MCFGR1;                            /**< Master Configuration Register 1, offset: 0x24 */\r\n  __IO uint32_t MCFGR2;                            /**< Master Configuration Register 2, offset: 0x28 */\r\n  __IO uint32_t MCFGR3;                            /**< Master Configuration Register 3, offset: 0x2C */\r\n       uint8_t RESERVED_1[16];\r\n  __IO uint32_t MDMR;                              /**< Master Data Match Register, offset: 0x40 */\r\n       uint8_t RESERVED_2[4];\r\n  __IO uint32_t MCCR0;                             /**< Master Clock Configuration Register 0, offset: 0x48 */\r\n       uint8_t RESERVED_3[4];\r\n  __IO uint32_t MCCR1;                             /**< Master Clock Configuration Register 1, offset: 0x50 */\r\n       uint8_t RESERVED_4[4];\r\n  __IO uint32_t MFCR;                              /**< Master FIFO Control Register, offset: 0x58 */\r\n  __I  uint32_t MFSR;                              /**< Master FIFO Status Register, offset: 0x5C */\r\n  __IO uint32_t MTDR;                              /**< Master Transmit Data Register, offset: 0x60 */\r\n       uint8_t RESERVED_5[12];\r\n  __I  uint32_t MRDR;                              /**< Master Receive Data Register, offset: 0x70 */\r\n       uint8_t RESERVED_6[156];\r\n  __IO uint32_t SCR;                               /**< Slave Control Register, offset: 0x110 */\r\n  __IO uint32_t SSR;                               /**< Slave Status Register, offset: 0x114 */\r\n  __IO uint32_t SIER;                              /**< Slave Interrupt Enable Register, offset: 0x118 */\r\n  __IO uint32_t SDER;                              /**< Slave DMA Enable Register, offset: 0x11C */\r\n       uint8_t RESERVED_7[4];\r\n  __IO uint32_t SCFGR1;                            /**< Slave Configuration Register 1, offset: 0x124 */\r\n  __IO uint32_t SCFGR2;                            /**< Slave Configuration Register 2, offset: 0x128 */\r\n       uint8_t RESERVED_8[20];\r\n  __IO uint32_t SAMR;                              /**< Slave Address Match Register, offset: 0x140 */\r\n       uint8_t RESERVED_9[12];\r\n  __I  uint32_t SASR;                              /**< Slave Address Status Register, offset: 0x150 */\r\n  __IO uint32_t STAR;                              /**< Slave Transmit ACK Register, offset: 0x154 */\r\n       uint8_t RESERVED_10[8];\r\n  __IO uint32_t STDR;                              /**< Slave Transmit Data Register, offset: 0x160 */\r\n       uint8_t RESERVED_11[12];\r\n  __I  uint32_t SRDR;                              /**< Slave Receive Data Register, offset: 0x170 */\r\n} LPI2C_Type, *LPI2C_MemMapPtr;\r\n\r\n /** Number of instances of the LPI2C module. */\r\n#define LPI2C_INSTANCE_COUNT                     (1u)\r\n\r\n\r\n/* LPI2C - Peripheral instance base addresses */\r\n/** Peripheral LPI2C0 base address */\r\n#define LPI2C0_BASE                              (0x40066000u)\r\n/** Peripheral LPI2C0 base pointer */\r\n#define LPI2C0                                   ((LPI2C_Type *)LPI2C0_BASE)\r\n/** Array initializer of LPI2C peripheral base addresses */\r\n#define LPI2C_BASE_ADDRS                         { LPI2C0_BASE }\r\n/** Array initializer of LPI2C peripheral base pointers */\r\n#define LPI2C_BASE_PTRS                          { LPI2C0 }\r\n /** Number of interrupt vector arrays for the LPI2C module. */\r\n#define LPI2C_IRQS_ARR_COUNT                     (2u)\r\n /** Number of interrupt channels for the MASTER type of LPI2C module. */\r\n#define LPI2C_MASTER_IRQS_CH_COUNT               (1u)\r\n /** Number of interrupt channels for the SLAVE type of LPI2C module. */\r\n#define LPI2C_SLAVE_IRQS_CH_COUNT                (1u)\r\n/** Interrupt vectors for the LPI2C peripheral type */\r\n#define LPI2C_MASTER_IRQS                        { LPI2C0_Master_IRQn }\r\n#define LPI2C_SLAVE_IRQS                         { LPI2C0_Slave_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- LPI2C Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup LPI2C_Register_Masks LPI2C Register Masks\r\n * @{\r\n */\r\n\r\n/* VERID Bit Fields */\r\n#define LPI2C_VERID_FEATURE_MASK                 0xFFFFu\r\n#define LPI2C_VERID_FEATURE_SHIFT                0u\r\n#define LPI2C_VERID_FEATURE_WIDTH                16u\r\n#define LPI2C_VERID_FEATURE(x)                   (((uint32_t)(((uint32_t)(x))<<LPI2C_VERID_FEATURE_SHIFT))&LPI2C_VERID_FEATURE_MASK)\r\n#define LPI2C_VERID_MINOR_MASK                   0xFF0000u\r\n#define LPI2C_VERID_MINOR_SHIFT                  16u\r\n#define LPI2C_VERID_MINOR_WIDTH                  8u\r\n#define LPI2C_VERID_MINOR(x)                     (((uint32_t)(((uint32_t)(x))<<LPI2C_VERID_MINOR_SHIFT))&LPI2C_VERID_MINOR_MASK)\r\n#define LPI2C_VERID_MAJOR_MASK                   0xFF000000u\r\n#define LPI2C_VERID_MAJOR_SHIFT                  24u\r\n#define LPI2C_VERID_MAJOR_WIDTH                  8u\r\n#define LPI2C_VERID_MAJOR(x)                     (((uint32_t)(((uint32_t)(x))<<LPI2C_VERID_MAJOR_SHIFT))&LPI2C_VERID_MAJOR_MASK)\r\n/* PARAM Bit Fields */\r\n#define LPI2C_PARAM_MTXFIFO_MASK                 0xFu\r\n#define LPI2C_PARAM_MTXFIFO_SHIFT                0u\r\n#define LPI2C_PARAM_MTXFIFO_WIDTH                4u\r\n#define LPI2C_PARAM_MTXFIFO(x)                   (((uint32_t)(((uint32_t)(x))<<LPI2C_PARAM_MTXFIFO_SHIFT))&LPI2C_PARAM_MTXFIFO_MASK)\r\n#define LPI2C_PARAM_MRXFIFO_MASK                 0xF00u\r\n#define LPI2C_PARAM_MRXFIFO_SHIFT                8u\r\n#define LPI2C_PARAM_MRXFIFO_WIDTH                4u\r\n#define LPI2C_PARAM_MRXFIFO(x)                   (((uint32_t)(((uint32_t)(x))<<LPI2C_PARAM_MRXFIFO_SHIFT))&LPI2C_PARAM_MRXFIFO_MASK)\r\n/* MCR Bit Fields */\r\n#define LPI2C_MCR_MEN_MASK                       0x1u\r\n#define LPI2C_MCR_MEN_SHIFT                      0u\r\n#define LPI2C_MCR_MEN_WIDTH                      1u\r\n#define LPI2C_MCR_MEN(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_MCR_MEN_SHIFT))&LPI2C_MCR_MEN_MASK)\r\n#define LPI2C_MCR_RST_MASK                       0x2u\r\n#define LPI2C_MCR_RST_SHIFT                      1u\r\n#define LPI2C_MCR_RST_WIDTH                      1u\r\n#define LPI2C_MCR_RST(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_MCR_RST_SHIFT))&LPI2C_MCR_RST_MASK)\r\n#define LPI2C_MCR_DOZEN_MASK                     0x4u\r\n#define LPI2C_MCR_DOZEN_SHIFT                    2u\r\n#define LPI2C_MCR_DOZEN_WIDTH                    1u\r\n#define LPI2C_MCR_DOZEN(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_MCR_DOZEN_SHIFT))&LPI2C_MCR_DOZEN_MASK)\r\n#define LPI2C_MCR_DBGEN_MASK                     0x8u\r\n#define LPI2C_MCR_DBGEN_SHIFT                    3u\r\n#define LPI2C_MCR_DBGEN_WIDTH                    1u\r\n#define LPI2C_MCR_DBGEN(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_MCR_DBGEN_SHIFT))&LPI2C_MCR_DBGEN_MASK)\r\n#define LPI2C_MCR_RTF_MASK                       0x100u\r\n#define LPI2C_MCR_RTF_SHIFT                      8u\r\n#define LPI2C_MCR_RTF_WIDTH                      1u\r\n#define LPI2C_MCR_RTF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_MCR_RTF_SHIFT))&LPI2C_MCR_RTF_MASK)\r\n#define LPI2C_MCR_RRF_MASK                       0x200u\r\n#define LPI2C_MCR_RRF_SHIFT                      9u\r\n#define LPI2C_MCR_RRF_WIDTH                      1u\r\n#define LPI2C_MCR_RRF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_MCR_RRF_SHIFT))&LPI2C_MCR_RRF_MASK)\r\n/* MSR Bit Fields */\r\n#define LPI2C_MSR_TDF_MASK                       0x1u\r\n#define LPI2C_MSR_TDF_SHIFT                      0u\r\n#define LPI2C_MSR_TDF_WIDTH                      1u\r\n#define LPI2C_MSR_TDF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_MSR_TDF_SHIFT))&LPI2C_MSR_TDF_MASK)\r\n#define LPI2C_MSR_RDF_MASK                       0x2u\r\n#define LPI2C_MSR_RDF_SHIFT                      1u\r\n#define LPI2C_MSR_RDF_WIDTH                      1u\r\n#define LPI2C_MSR_RDF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_MSR_RDF_SHIFT))&LPI2C_MSR_RDF_MASK)\r\n#define LPI2C_MSR_EPF_MASK                       0x100u\r\n#define LPI2C_MSR_EPF_SHIFT                      8u\r\n#define LPI2C_MSR_EPF_WIDTH                      1u\r\n#define LPI2C_MSR_EPF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_MSR_EPF_SHIFT))&LPI2C_MSR_EPF_MASK)\r\n#define LPI2C_MSR_SDF_MASK                       0x200u\r\n#define LPI2C_MSR_SDF_SHIFT                      9u\r\n#define LPI2C_MSR_SDF_WIDTH                      1u\r\n#define LPI2C_MSR_SDF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_MSR_SDF_SHIFT))&LPI2C_MSR_SDF_MASK)\r\n#define LPI2C_MSR_NDF_MASK                       0x400u\r\n#define LPI2C_MSR_NDF_SHIFT                      10u\r\n#define LPI2C_MSR_NDF_WIDTH                      1u\r\n#define LPI2C_MSR_NDF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_MSR_NDF_SHIFT))&LPI2C_MSR_NDF_MASK)\r\n#define LPI2C_MSR_ALF_MASK                       0x800u\r\n#define LPI2C_MSR_ALF_SHIFT                      11u\r\n#define LPI2C_MSR_ALF_WIDTH                      1u\r\n#define LPI2C_MSR_ALF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_MSR_ALF_SHIFT))&LPI2C_MSR_ALF_MASK)\r\n#define LPI2C_MSR_FEF_MASK                       0x1000u\r\n#define LPI2C_MSR_FEF_SHIFT                      12u\r\n#define LPI2C_MSR_FEF_WIDTH                      1u\r\n#define LPI2C_MSR_FEF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_MSR_FEF_SHIFT))&LPI2C_MSR_FEF_MASK)\r\n#define LPI2C_MSR_PLTF_MASK                      0x2000u\r\n#define LPI2C_MSR_PLTF_SHIFT                     13u\r\n#define LPI2C_MSR_PLTF_WIDTH                     1u\r\n#define LPI2C_MSR_PLTF(x)                        (((uint32_t)(((uint32_t)(x))<<LPI2C_MSR_PLTF_SHIFT))&LPI2C_MSR_PLTF_MASK)\r\n#define LPI2C_MSR_DMF_MASK                       0x4000u\r\n#define LPI2C_MSR_DMF_SHIFT                      14u\r\n#define LPI2C_MSR_DMF_WIDTH                      1u\r\n#define LPI2C_MSR_DMF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_MSR_DMF_SHIFT))&LPI2C_MSR_DMF_MASK)\r\n#define LPI2C_MSR_MBF_MASK                       0x1000000u\r\n#define LPI2C_MSR_MBF_SHIFT                      24u\r\n#define LPI2C_MSR_MBF_WIDTH                      1u\r\n#define LPI2C_MSR_MBF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_MSR_MBF_SHIFT))&LPI2C_MSR_MBF_MASK)\r\n#define LPI2C_MSR_BBF_MASK                       0x2000000u\r\n#define LPI2C_MSR_BBF_SHIFT                      25u\r\n#define LPI2C_MSR_BBF_WIDTH                      1u\r\n#define LPI2C_MSR_BBF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_MSR_BBF_SHIFT))&LPI2C_MSR_BBF_MASK)\r\n/* MIER Bit Fields */\r\n#define LPI2C_MIER_TDIE_MASK                     0x1u\r\n#define LPI2C_MIER_TDIE_SHIFT                    0u\r\n#define LPI2C_MIER_TDIE_WIDTH                    1u\r\n#define LPI2C_MIER_TDIE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_MIER_TDIE_SHIFT))&LPI2C_MIER_TDIE_MASK)\r\n#define LPI2C_MIER_RDIE_MASK                     0x2u\r\n#define LPI2C_MIER_RDIE_SHIFT                    1u\r\n#define LPI2C_MIER_RDIE_WIDTH                    1u\r\n#define LPI2C_MIER_RDIE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_MIER_RDIE_SHIFT))&LPI2C_MIER_RDIE_MASK)\r\n#define LPI2C_MIER_EPIE_MASK                     0x100u\r\n#define LPI2C_MIER_EPIE_SHIFT                    8u\r\n#define LPI2C_MIER_EPIE_WIDTH                    1u\r\n#define LPI2C_MIER_EPIE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_MIER_EPIE_SHIFT))&LPI2C_MIER_EPIE_MASK)\r\n#define LPI2C_MIER_SDIE_MASK                     0x200u\r\n#define LPI2C_MIER_SDIE_SHIFT                    9u\r\n#define LPI2C_MIER_SDIE_WIDTH                    1u\r\n#define LPI2C_MIER_SDIE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_MIER_SDIE_SHIFT))&LPI2C_MIER_SDIE_MASK)\r\n#define LPI2C_MIER_NDIE_MASK                     0x400u\r\n#define LPI2C_MIER_NDIE_SHIFT                    10u\r\n#define LPI2C_MIER_NDIE_WIDTH                    1u\r\n#define LPI2C_MIER_NDIE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_MIER_NDIE_SHIFT))&LPI2C_MIER_NDIE_MASK)\r\n#define LPI2C_MIER_ALIE_MASK                     0x800u\r\n#define LPI2C_MIER_ALIE_SHIFT                    11u\r\n#define LPI2C_MIER_ALIE_WIDTH                    1u\r\n#define LPI2C_MIER_ALIE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_MIER_ALIE_SHIFT))&LPI2C_MIER_ALIE_MASK)\r\n#define LPI2C_MIER_FEIE_MASK                     0x1000u\r\n#define LPI2C_MIER_FEIE_SHIFT                    12u\r\n#define LPI2C_MIER_FEIE_WIDTH                    1u\r\n#define LPI2C_MIER_FEIE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_MIER_FEIE_SHIFT))&LPI2C_MIER_FEIE_MASK)\r\n#define LPI2C_MIER_PLTIE_MASK                    0x2000u\r\n#define LPI2C_MIER_PLTIE_SHIFT                   13u\r\n#define LPI2C_MIER_PLTIE_WIDTH                   1u\r\n#define LPI2C_MIER_PLTIE(x)                      (((uint32_t)(((uint32_t)(x))<<LPI2C_MIER_PLTIE_SHIFT))&LPI2C_MIER_PLTIE_MASK)\r\n#define LPI2C_MIER_DMIE_MASK                     0x4000u\r\n#define LPI2C_MIER_DMIE_SHIFT                    14u\r\n#define LPI2C_MIER_DMIE_WIDTH                    1u\r\n#define LPI2C_MIER_DMIE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_MIER_DMIE_SHIFT))&LPI2C_MIER_DMIE_MASK)\r\n/* MDER Bit Fields */\r\n#define LPI2C_MDER_TDDE_MASK                     0x1u\r\n#define LPI2C_MDER_TDDE_SHIFT                    0u\r\n#define LPI2C_MDER_TDDE_WIDTH                    1u\r\n#define LPI2C_MDER_TDDE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_MDER_TDDE_SHIFT))&LPI2C_MDER_TDDE_MASK)\r\n#define LPI2C_MDER_RDDE_MASK                     0x2u\r\n#define LPI2C_MDER_RDDE_SHIFT                    1u\r\n#define LPI2C_MDER_RDDE_WIDTH                    1u\r\n#define LPI2C_MDER_RDDE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_MDER_RDDE_SHIFT))&LPI2C_MDER_RDDE_MASK)\r\n/* MCFGR0 Bit Fields */\r\n#define LPI2C_MCFGR0_HREN_MASK                   0x1u\r\n#define LPI2C_MCFGR0_HREN_SHIFT                  0u\r\n#define LPI2C_MCFGR0_HREN_WIDTH                  1u\r\n#define LPI2C_MCFGR0_HREN(x)                     (((uint32_t)(((uint32_t)(x))<<LPI2C_MCFGR0_HREN_SHIFT))&LPI2C_MCFGR0_HREN_MASK)\r\n#define LPI2C_MCFGR0_HRPOL_MASK                  0x2u\r\n#define LPI2C_MCFGR0_HRPOL_SHIFT                 1u\r\n#define LPI2C_MCFGR0_HRPOL_WIDTH                 1u\r\n#define LPI2C_MCFGR0_HRPOL(x)                    (((uint32_t)(((uint32_t)(x))<<LPI2C_MCFGR0_HRPOL_SHIFT))&LPI2C_MCFGR0_HRPOL_MASK)\r\n#define LPI2C_MCFGR0_HRSEL_MASK                  0x4u\r\n#define LPI2C_MCFGR0_HRSEL_SHIFT                 2u\r\n#define LPI2C_MCFGR0_HRSEL_WIDTH                 1u\r\n#define LPI2C_MCFGR0_HRSEL(x)                    (((uint32_t)(((uint32_t)(x))<<LPI2C_MCFGR0_HRSEL_SHIFT))&LPI2C_MCFGR0_HRSEL_MASK)\r\n#define LPI2C_MCFGR0_CIRFIFO_MASK                0x100u\r\n#define LPI2C_MCFGR0_CIRFIFO_SHIFT               8u\r\n#define LPI2C_MCFGR0_CIRFIFO_WIDTH               1u\r\n#define LPI2C_MCFGR0_CIRFIFO(x)                  (((uint32_t)(((uint32_t)(x))<<LPI2C_MCFGR0_CIRFIFO_SHIFT))&LPI2C_MCFGR0_CIRFIFO_MASK)\r\n#define LPI2C_MCFGR0_RDMO_MASK                   0x200u\r\n#define LPI2C_MCFGR0_RDMO_SHIFT                  9u\r\n#define LPI2C_MCFGR0_RDMO_WIDTH                  1u\r\n#define LPI2C_MCFGR0_RDMO(x)                     (((uint32_t)(((uint32_t)(x))<<LPI2C_MCFGR0_RDMO_SHIFT))&LPI2C_MCFGR0_RDMO_MASK)\r\n/* MCFGR1 Bit Fields */\r\n#define LPI2C_MCFGR1_PRESCALE_MASK               0x7u\r\n#define LPI2C_MCFGR1_PRESCALE_SHIFT              0u\r\n#define LPI2C_MCFGR1_PRESCALE_WIDTH              3u\r\n#define LPI2C_MCFGR1_PRESCALE(x)                 (((uint32_t)(((uint32_t)(x))<<LPI2C_MCFGR1_PRESCALE_SHIFT))&LPI2C_MCFGR1_PRESCALE_MASK)\r\n#define LPI2C_MCFGR1_AUTOSTOP_MASK               0x100u\r\n#define LPI2C_MCFGR1_AUTOSTOP_SHIFT              8u\r\n#define LPI2C_MCFGR1_AUTOSTOP_WIDTH              1u\r\n#define LPI2C_MCFGR1_AUTOSTOP(x)                 (((uint32_t)(((uint32_t)(x))<<LPI2C_MCFGR1_AUTOSTOP_SHIFT))&LPI2C_MCFGR1_AUTOSTOP_MASK)\r\n#define LPI2C_MCFGR1_IGNACK_MASK                 0x200u\r\n#define LPI2C_MCFGR1_IGNACK_SHIFT                9u\r\n#define LPI2C_MCFGR1_IGNACK_WIDTH                1u\r\n#define LPI2C_MCFGR1_IGNACK(x)                   (((uint32_t)(((uint32_t)(x))<<LPI2C_MCFGR1_IGNACK_SHIFT))&LPI2C_MCFGR1_IGNACK_MASK)\r\n#define LPI2C_MCFGR1_TIMECFG_MASK                0x400u\r\n#define LPI2C_MCFGR1_TIMECFG_SHIFT               10u\r\n#define LPI2C_MCFGR1_TIMECFG_WIDTH               1u\r\n#define LPI2C_MCFGR1_TIMECFG(x)                  (((uint32_t)(((uint32_t)(x))<<LPI2C_MCFGR1_TIMECFG_SHIFT))&LPI2C_MCFGR1_TIMECFG_MASK)\r\n#define LPI2C_MCFGR1_MATCFG_MASK                 0x70000u\r\n#define LPI2C_MCFGR1_MATCFG_SHIFT                16u\r\n#define LPI2C_MCFGR1_MATCFG_WIDTH                3u\r\n#define LPI2C_MCFGR1_MATCFG(x)                   (((uint32_t)(((uint32_t)(x))<<LPI2C_MCFGR1_MATCFG_SHIFT))&LPI2C_MCFGR1_MATCFG_MASK)\r\n#define LPI2C_MCFGR1_PINCFG_MASK                 0x7000000u\r\n#define LPI2C_MCFGR1_PINCFG_SHIFT                24u\r\n#define LPI2C_MCFGR1_PINCFG_WIDTH                3u\r\n#define LPI2C_MCFGR1_PINCFG(x)                   (((uint32_t)(((uint32_t)(x))<<LPI2C_MCFGR1_PINCFG_SHIFT))&LPI2C_MCFGR1_PINCFG_MASK)\r\n/* MCFGR2 Bit Fields */\r\n#define LPI2C_MCFGR2_BUSIDLE_MASK                0xFFFu\r\n#define LPI2C_MCFGR2_BUSIDLE_SHIFT               0u\r\n#define LPI2C_MCFGR2_BUSIDLE_WIDTH               12u\r\n#define LPI2C_MCFGR2_BUSIDLE(x)                  (((uint32_t)(((uint32_t)(x))<<LPI2C_MCFGR2_BUSIDLE_SHIFT))&LPI2C_MCFGR2_BUSIDLE_MASK)\r\n#define LPI2C_MCFGR2_FILTSCL_MASK                0xF0000u\r\n#define LPI2C_MCFGR2_FILTSCL_SHIFT               16u\r\n#define LPI2C_MCFGR2_FILTSCL_WIDTH               4u\r\n#define LPI2C_MCFGR2_FILTSCL(x)                  (((uint32_t)(((uint32_t)(x))<<LPI2C_MCFGR2_FILTSCL_SHIFT))&LPI2C_MCFGR2_FILTSCL_MASK)\r\n#define LPI2C_MCFGR2_FILTSDA_MASK                0xF000000u\r\n#define LPI2C_MCFGR2_FILTSDA_SHIFT               24u\r\n#define LPI2C_MCFGR2_FILTSDA_WIDTH               4u\r\n#define LPI2C_MCFGR2_FILTSDA(x)                  (((uint32_t)(((uint32_t)(x))<<LPI2C_MCFGR2_FILTSDA_SHIFT))&LPI2C_MCFGR2_FILTSDA_MASK)\r\n/* MCFGR3 Bit Fields */\r\n#define LPI2C_MCFGR3_PINLOW_MASK                 0xFFF00u\r\n#define LPI2C_MCFGR3_PINLOW_SHIFT                8u\r\n#define LPI2C_MCFGR3_PINLOW_WIDTH                12u\r\n#define LPI2C_MCFGR3_PINLOW(x)                   (((uint32_t)(((uint32_t)(x))<<LPI2C_MCFGR3_PINLOW_SHIFT))&LPI2C_MCFGR3_PINLOW_MASK)\r\n/* MDMR Bit Fields */\r\n#define LPI2C_MDMR_MATCH0_MASK                   0xFFu\r\n#define LPI2C_MDMR_MATCH0_SHIFT                  0u\r\n#define LPI2C_MDMR_MATCH0_WIDTH                  8u\r\n#define LPI2C_MDMR_MATCH0(x)                     (((uint32_t)(((uint32_t)(x))<<LPI2C_MDMR_MATCH0_SHIFT))&LPI2C_MDMR_MATCH0_MASK)\r\n#define LPI2C_MDMR_MATCH1_MASK                   0xFF0000u\r\n#define LPI2C_MDMR_MATCH1_SHIFT                  16u\r\n#define LPI2C_MDMR_MATCH1_WIDTH                  8u\r\n#define LPI2C_MDMR_MATCH1(x)                     (((uint32_t)(((uint32_t)(x))<<LPI2C_MDMR_MATCH1_SHIFT))&LPI2C_MDMR_MATCH1_MASK)\r\n/* MCCR0 Bit Fields */\r\n#define LPI2C_MCCR0_CLKLO_MASK                   0x3Fu\r\n#define LPI2C_MCCR0_CLKLO_SHIFT                  0u\r\n#define LPI2C_MCCR0_CLKLO_WIDTH                  6u\r\n#define LPI2C_MCCR0_CLKLO(x)                     (((uint32_t)(((uint32_t)(x))<<LPI2C_MCCR0_CLKLO_SHIFT))&LPI2C_MCCR0_CLKLO_MASK)\r\n#define LPI2C_MCCR0_CLKHI_MASK                   0x3F00u\r\n#define LPI2C_MCCR0_CLKHI_SHIFT                  8u\r\n#define LPI2C_MCCR0_CLKHI_WIDTH                  6u\r\n#define LPI2C_MCCR0_CLKHI(x)                     (((uint32_t)(((uint32_t)(x))<<LPI2C_MCCR0_CLKHI_SHIFT))&LPI2C_MCCR0_CLKHI_MASK)\r\n#define LPI2C_MCCR0_SETHOLD_MASK                 0x3F0000u\r\n#define LPI2C_MCCR0_SETHOLD_SHIFT                16u\r\n#define LPI2C_MCCR0_SETHOLD_WIDTH                6u\r\n#define LPI2C_MCCR0_SETHOLD(x)                   (((uint32_t)(((uint32_t)(x))<<LPI2C_MCCR0_SETHOLD_SHIFT))&LPI2C_MCCR0_SETHOLD_MASK)\r\n#define LPI2C_MCCR0_DATAVD_MASK                  0x3F000000u\r\n#define LPI2C_MCCR0_DATAVD_SHIFT                 24u\r\n#define LPI2C_MCCR0_DATAVD_WIDTH                 6u\r\n#define LPI2C_MCCR0_DATAVD(x)                    (((uint32_t)(((uint32_t)(x))<<LPI2C_MCCR0_DATAVD_SHIFT))&LPI2C_MCCR0_DATAVD_MASK)\r\n/* MCCR1 Bit Fields */\r\n#define LPI2C_MCCR1_CLKLO_MASK                   0x3Fu\r\n#define LPI2C_MCCR1_CLKLO_SHIFT                  0u\r\n#define LPI2C_MCCR1_CLKLO_WIDTH                  6u\r\n#define LPI2C_MCCR1_CLKLO(x)                     (((uint32_t)(((uint32_t)(x))<<LPI2C_MCCR1_CLKLO_SHIFT))&LPI2C_MCCR1_CLKLO_MASK)\r\n#define LPI2C_MCCR1_CLKHI_MASK                   0x3F00u\r\n#define LPI2C_MCCR1_CLKHI_SHIFT                  8u\r\n#define LPI2C_MCCR1_CLKHI_WIDTH                  6u\r\n#define LPI2C_MCCR1_CLKHI(x)                     (((uint32_t)(((uint32_t)(x))<<LPI2C_MCCR1_CLKHI_SHIFT))&LPI2C_MCCR1_CLKHI_MASK)\r\n#define LPI2C_MCCR1_SETHOLD_MASK                 0x3F0000u\r\n#define LPI2C_MCCR1_SETHOLD_SHIFT                16u\r\n#define LPI2C_MCCR1_SETHOLD_WIDTH                6u\r\n#define LPI2C_MCCR1_SETHOLD(x)                   (((uint32_t)(((uint32_t)(x))<<LPI2C_MCCR1_SETHOLD_SHIFT))&LPI2C_MCCR1_SETHOLD_MASK)\r\n#define LPI2C_MCCR1_DATAVD_MASK                  0x3F000000u\r\n#define LPI2C_MCCR1_DATAVD_SHIFT                 24u\r\n#define LPI2C_MCCR1_DATAVD_WIDTH                 6u\r\n#define LPI2C_MCCR1_DATAVD(x)                    (((uint32_t)(((uint32_t)(x))<<LPI2C_MCCR1_DATAVD_SHIFT))&LPI2C_MCCR1_DATAVD_MASK)\r\n/* MFCR Bit Fields */\r\n#define LPI2C_MFCR_TXWATER_MASK                  0x3u\r\n#define LPI2C_MFCR_TXWATER_SHIFT                 0u\r\n#define LPI2C_MFCR_TXWATER_WIDTH                 2u\r\n#define LPI2C_MFCR_TXWATER(x)                    (((uint32_t)(((uint32_t)(x))<<LPI2C_MFCR_TXWATER_SHIFT))&LPI2C_MFCR_TXWATER_MASK)\r\n#define LPI2C_MFCR_RXWATER_MASK                  0x30000u\r\n#define LPI2C_MFCR_RXWATER_SHIFT                 16u\r\n#define LPI2C_MFCR_RXWATER_WIDTH                 2u\r\n#define LPI2C_MFCR_RXWATER(x)                    (((uint32_t)(((uint32_t)(x))<<LPI2C_MFCR_RXWATER_SHIFT))&LPI2C_MFCR_RXWATER_MASK)\r\n/* MFSR Bit Fields */\r\n#define LPI2C_MFSR_TXCOUNT_MASK                  0x7u\r\n#define LPI2C_MFSR_TXCOUNT_SHIFT                 0u\r\n#define LPI2C_MFSR_TXCOUNT_WIDTH                 3u\r\n#define LPI2C_MFSR_TXCOUNT(x)                    (((uint32_t)(((uint32_t)(x))<<LPI2C_MFSR_TXCOUNT_SHIFT))&LPI2C_MFSR_TXCOUNT_MASK)\r\n#define LPI2C_MFSR_RXCOUNT_MASK                  0x70000u\r\n#define LPI2C_MFSR_RXCOUNT_SHIFT                 16u\r\n#define LPI2C_MFSR_RXCOUNT_WIDTH                 3u\r\n#define LPI2C_MFSR_RXCOUNT(x)                    (((uint32_t)(((uint32_t)(x))<<LPI2C_MFSR_RXCOUNT_SHIFT))&LPI2C_MFSR_RXCOUNT_MASK)\r\n/* MTDR Bit Fields */\r\n#define LPI2C_MTDR_DATA_MASK                     0xFFu\r\n#define LPI2C_MTDR_DATA_SHIFT                    0u\r\n#define LPI2C_MTDR_DATA_WIDTH                    8u\r\n#define LPI2C_MTDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_MTDR_DATA_SHIFT))&LPI2C_MTDR_DATA_MASK)\r\n#define LPI2C_MTDR_CMD_MASK                      0x700u\r\n#define LPI2C_MTDR_CMD_SHIFT                     8u\r\n#define LPI2C_MTDR_CMD_WIDTH                     3u\r\n#define LPI2C_MTDR_CMD(x)                        (((uint32_t)(((uint32_t)(x))<<LPI2C_MTDR_CMD_SHIFT))&LPI2C_MTDR_CMD_MASK)\r\n/* MRDR Bit Fields */\r\n#define LPI2C_MRDR_DATA_MASK                     0xFFu\r\n#define LPI2C_MRDR_DATA_SHIFT                    0u\r\n#define LPI2C_MRDR_DATA_WIDTH                    8u\r\n#define LPI2C_MRDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_MRDR_DATA_SHIFT))&LPI2C_MRDR_DATA_MASK)\r\n#define LPI2C_MRDR_RXEMPTY_MASK                  0x4000u\r\n#define LPI2C_MRDR_RXEMPTY_SHIFT                 14u\r\n#define LPI2C_MRDR_RXEMPTY_WIDTH                 1u\r\n#define LPI2C_MRDR_RXEMPTY(x)                    (((uint32_t)(((uint32_t)(x))<<LPI2C_MRDR_RXEMPTY_SHIFT))&LPI2C_MRDR_RXEMPTY_MASK)\r\n/* SCR Bit Fields */\r\n#define LPI2C_SCR_SEN_MASK                       0x1u\r\n#define LPI2C_SCR_SEN_SHIFT                      0u\r\n#define LPI2C_SCR_SEN_WIDTH                      1u\r\n#define LPI2C_SCR_SEN(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_SCR_SEN_SHIFT))&LPI2C_SCR_SEN_MASK)\r\n#define LPI2C_SCR_RST_MASK                       0x2u\r\n#define LPI2C_SCR_RST_SHIFT                      1u\r\n#define LPI2C_SCR_RST_WIDTH                      1u\r\n#define LPI2C_SCR_RST(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_SCR_RST_SHIFT))&LPI2C_SCR_RST_MASK)\r\n#define LPI2C_SCR_FILTEN_MASK                    0x10u\r\n#define LPI2C_SCR_FILTEN_SHIFT                   4u\r\n#define LPI2C_SCR_FILTEN_WIDTH                   1u\r\n#define LPI2C_SCR_FILTEN(x)                      (((uint32_t)(((uint32_t)(x))<<LPI2C_SCR_FILTEN_SHIFT))&LPI2C_SCR_FILTEN_MASK)\r\n#define LPI2C_SCR_FILTDZ_MASK                    0x20u\r\n#define LPI2C_SCR_FILTDZ_SHIFT                   5u\r\n#define LPI2C_SCR_FILTDZ_WIDTH                   1u\r\n#define LPI2C_SCR_FILTDZ(x)                      (((uint32_t)(((uint32_t)(x))<<LPI2C_SCR_FILTDZ_SHIFT))&LPI2C_SCR_FILTDZ_MASK)\r\n#define LPI2C_SCR_RTF_MASK                       0x100u\r\n#define LPI2C_SCR_RTF_SHIFT                      8u\r\n#define LPI2C_SCR_RTF_WIDTH                      1u\r\n#define LPI2C_SCR_RTF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_SCR_RTF_SHIFT))&LPI2C_SCR_RTF_MASK)\r\n#define LPI2C_SCR_RRF_MASK                       0x200u\r\n#define LPI2C_SCR_RRF_SHIFT                      9u\r\n#define LPI2C_SCR_RRF_WIDTH                      1u\r\n#define LPI2C_SCR_RRF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_SCR_RRF_SHIFT))&LPI2C_SCR_RRF_MASK)\r\n/* SSR Bit Fields */\r\n#define LPI2C_SSR_TDF_MASK                       0x1u\r\n#define LPI2C_SSR_TDF_SHIFT                      0u\r\n#define LPI2C_SSR_TDF_WIDTH                      1u\r\n#define LPI2C_SSR_TDF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_SSR_TDF_SHIFT))&LPI2C_SSR_TDF_MASK)\r\n#define LPI2C_SSR_RDF_MASK                       0x2u\r\n#define LPI2C_SSR_RDF_SHIFT                      1u\r\n#define LPI2C_SSR_RDF_WIDTH                      1u\r\n#define LPI2C_SSR_RDF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_SSR_RDF_SHIFT))&LPI2C_SSR_RDF_MASK)\r\n#define LPI2C_SSR_AVF_MASK                       0x4u\r\n#define LPI2C_SSR_AVF_SHIFT                      2u\r\n#define LPI2C_SSR_AVF_WIDTH                      1u\r\n#define LPI2C_SSR_AVF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_SSR_AVF_SHIFT))&LPI2C_SSR_AVF_MASK)\r\n#define LPI2C_SSR_TAF_MASK                       0x8u\r\n#define LPI2C_SSR_TAF_SHIFT                      3u\r\n#define LPI2C_SSR_TAF_WIDTH                      1u\r\n#define LPI2C_SSR_TAF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_SSR_TAF_SHIFT))&LPI2C_SSR_TAF_MASK)\r\n#define LPI2C_SSR_RSF_MASK                       0x100u\r\n#define LPI2C_SSR_RSF_SHIFT                      8u\r\n#define LPI2C_SSR_RSF_WIDTH                      1u\r\n#define LPI2C_SSR_RSF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_SSR_RSF_SHIFT))&LPI2C_SSR_RSF_MASK)\r\n#define LPI2C_SSR_SDF_MASK                       0x200u\r\n#define LPI2C_SSR_SDF_SHIFT                      9u\r\n#define LPI2C_SSR_SDF_WIDTH                      1u\r\n#define LPI2C_SSR_SDF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_SSR_SDF_SHIFT))&LPI2C_SSR_SDF_MASK)\r\n#define LPI2C_SSR_BEF_MASK                       0x400u\r\n#define LPI2C_SSR_BEF_SHIFT                      10u\r\n#define LPI2C_SSR_BEF_WIDTH                      1u\r\n#define LPI2C_SSR_BEF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_SSR_BEF_SHIFT))&LPI2C_SSR_BEF_MASK)\r\n#define LPI2C_SSR_FEF_MASK                       0x800u\r\n#define LPI2C_SSR_FEF_SHIFT                      11u\r\n#define LPI2C_SSR_FEF_WIDTH                      1u\r\n#define LPI2C_SSR_FEF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_SSR_FEF_SHIFT))&LPI2C_SSR_FEF_MASK)\r\n#define LPI2C_SSR_AM0F_MASK                      0x1000u\r\n#define LPI2C_SSR_AM0F_SHIFT                     12u\r\n#define LPI2C_SSR_AM0F_WIDTH                     1u\r\n#define LPI2C_SSR_AM0F(x)                        (((uint32_t)(((uint32_t)(x))<<LPI2C_SSR_AM0F_SHIFT))&LPI2C_SSR_AM0F_MASK)\r\n#define LPI2C_SSR_AM1F_MASK                      0x2000u\r\n#define LPI2C_SSR_AM1F_SHIFT                     13u\r\n#define LPI2C_SSR_AM1F_WIDTH                     1u\r\n#define LPI2C_SSR_AM1F(x)                        (((uint32_t)(((uint32_t)(x))<<LPI2C_SSR_AM1F_SHIFT))&LPI2C_SSR_AM1F_MASK)\r\n#define LPI2C_SSR_GCF_MASK                       0x4000u\r\n#define LPI2C_SSR_GCF_SHIFT                      14u\r\n#define LPI2C_SSR_GCF_WIDTH                      1u\r\n#define LPI2C_SSR_GCF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_SSR_GCF_SHIFT))&LPI2C_SSR_GCF_MASK)\r\n#define LPI2C_SSR_SARF_MASK                      0x8000u\r\n#define LPI2C_SSR_SARF_SHIFT                     15u\r\n#define LPI2C_SSR_SARF_WIDTH                     1u\r\n#define LPI2C_SSR_SARF(x)                        (((uint32_t)(((uint32_t)(x))<<LPI2C_SSR_SARF_SHIFT))&LPI2C_SSR_SARF_MASK)\r\n#define LPI2C_SSR_SBF_MASK                       0x1000000u\r\n#define LPI2C_SSR_SBF_SHIFT                      24u\r\n#define LPI2C_SSR_SBF_WIDTH                      1u\r\n#define LPI2C_SSR_SBF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_SSR_SBF_SHIFT))&LPI2C_SSR_SBF_MASK)\r\n#define LPI2C_SSR_BBF_MASK                       0x2000000u\r\n#define LPI2C_SSR_BBF_SHIFT                      25u\r\n#define LPI2C_SSR_BBF_WIDTH                      1u\r\n#define LPI2C_SSR_BBF(x)                         (((uint32_t)(((uint32_t)(x))<<LPI2C_SSR_BBF_SHIFT))&LPI2C_SSR_BBF_MASK)\r\n/* SIER Bit Fields */\r\n#define LPI2C_SIER_TDIE_MASK                     0x1u\r\n#define LPI2C_SIER_TDIE_SHIFT                    0u\r\n#define LPI2C_SIER_TDIE_WIDTH                    1u\r\n#define LPI2C_SIER_TDIE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_SIER_TDIE_SHIFT))&LPI2C_SIER_TDIE_MASK)\r\n#define LPI2C_SIER_RDIE_MASK                     0x2u\r\n#define LPI2C_SIER_RDIE_SHIFT                    1u\r\n#define LPI2C_SIER_RDIE_WIDTH                    1u\r\n#define LPI2C_SIER_RDIE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_SIER_RDIE_SHIFT))&LPI2C_SIER_RDIE_MASK)\r\n#define LPI2C_SIER_AVIE_MASK                     0x4u\r\n#define LPI2C_SIER_AVIE_SHIFT                    2u\r\n#define LPI2C_SIER_AVIE_WIDTH                    1u\r\n#define LPI2C_SIER_AVIE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_SIER_AVIE_SHIFT))&LPI2C_SIER_AVIE_MASK)\r\n#define LPI2C_SIER_TAIE_MASK                     0x8u\r\n#define LPI2C_SIER_TAIE_SHIFT                    3u\r\n#define LPI2C_SIER_TAIE_WIDTH                    1u\r\n#define LPI2C_SIER_TAIE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_SIER_TAIE_SHIFT))&LPI2C_SIER_TAIE_MASK)\r\n#define LPI2C_SIER_RSIE_MASK                     0x100u\r\n#define LPI2C_SIER_RSIE_SHIFT                    8u\r\n#define LPI2C_SIER_RSIE_WIDTH                    1u\r\n#define LPI2C_SIER_RSIE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_SIER_RSIE_SHIFT))&LPI2C_SIER_RSIE_MASK)\r\n#define LPI2C_SIER_SDIE_MASK                     0x200u\r\n#define LPI2C_SIER_SDIE_SHIFT                    9u\r\n#define LPI2C_SIER_SDIE_WIDTH                    1u\r\n#define LPI2C_SIER_SDIE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_SIER_SDIE_SHIFT))&LPI2C_SIER_SDIE_MASK)\r\n#define LPI2C_SIER_BEIE_MASK                     0x400u\r\n#define LPI2C_SIER_BEIE_SHIFT                    10u\r\n#define LPI2C_SIER_BEIE_WIDTH                    1u\r\n#define LPI2C_SIER_BEIE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_SIER_BEIE_SHIFT))&LPI2C_SIER_BEIE_MASK)\r\n#define LPI2C_SIER_FEIE_MASK                     0x800u\r\n#define LPI2C_SIER_FEIE_SHIFT                    11u\r\n#define LPI2C_SIER_FEIE_WIDTH                    1u\r\n#define LPI2C_SIER_FEIE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_SIER_FEIE_SHIFT))&LPI2C_SIER_FEIE_MASK)\r\n#define LPI2C_SIER_AM0IE_MASK                    0x1000u\r\n#define LPI2C_SIER_AM0IE_SHIFT                   12u\r\n#define LPI2C_SIER_AM0IE_WIDTH                   1u\r\n#define LPI2C_SIER_AM0IE(x)                      (((uint32_t)(((uint32_t)(x))<<LPI2C_SIER_AM0IE_SHIFT))&LPI2C_SIER_AM0IE_MASK)\r\n#define LPI2C_SIER_AM1F_MASK                     0x2000u\r\n#define LPI2C_SIER_AM1F_SHIFT                    13u\r\n#define LPI2C_SIER_AM1F_WIDTH                    1u\r\n#define LPI2C_SIER_AM1F(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_SIER_AM1F_SHIFT))&LPI2C_SIER_AM1F_MASK)\r\n#define LPI2C_SIER_GCIE_MASK                     0x4000u\r\n#define LPI2C_SIER_GCIE_SHIFT                    14u\r\n#define LPI2C_SIER_GCIE_WIDTH                    1u\r\n#define LPI2C_SIER_GCIE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_SIER_GCIE_SHIFT))&LPI2C_SIER_GCIE_MASK)\r\n#define LPI2C_SIER_SARIE_MASK                    0x8000u\r\n#define LPI2C_SIER_SARIE_SHIFT                   15u\r\n#define LPI2C_SIER_SARIE_WIDTH                   1u\r\n#define LPI2C_SIER_SARIE(x)                      (((uint32_t)(((uint32_t)(x))<<LPI2C_SIER_SARIE_SHIFT))&LPI2C_SIER_SARIE_MASK)\r\n/* SDER Bit Fields */\r\n#define LPI2C_SDER_TDDE_MASK                     0x1u\r\n#define LPI2C_SDER_TDDE_SHIFT                    0u\r\n#define LPI2C_SDER_TDDE_WIDTH                    1u\r\n#define LPI2C_SDER_TDDE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_SDER_TDDE_SHIFT))&LPI2C_SDER_TDDE_MASK)\r\n#define LPI2C_SDER_RDDE_MASK                     0x2u\r\n#define LPI2C_SDER_RDDE_SHIFT                    1u\r\n#define LPI2C_SDER_RDDE_WIDTH                    1u\r\n#define LPI2C_SDER_RDDE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_SDER_RDDE_SHIFT))&LPI2C_SDER_RDDE_MASK)\r\n#define LPI2C_SDER_AVDE_MASK                     0x4u\r\n#define LPI2C_SDER_AVDE_SHIFT                    2u\r\n#define LPI2C_SDER_AVDE_WIDTH                    1u\r\n#define LPI2C_SDER_AVDE(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_SDER_AVDE_SHIFT))&LPI2C_SDER_AVDE_MASK)\r\n/* SCFGR1 Bit Fields */\r\n#define LPI2C_SCFGR1_ADRSTALL_MASK               0x1u\r\n#define LPI2C_SCFGR1_ADRSTALL_SHIFT              0u\r\n#define LPI2C_SCFGR1_ADRSTALL_WIDTH              1u\r\n#define LPI2C_SCFGR1_ADRSTALL(x)                 (((uint32_t)(((uint32_t)(x))<<LPI2C_SCFGR1_ADRSTALL_SHIFT))&LPI2C_SCFGR1_ADRSTALL_MASK)\r\n#define LPI2C_SCFGR1_RXSTALL_MASK                0x2u\r\n#define LPI2C_SCFGR1_RXSTALL_SHIFT               1u\r\n#define LPI2C_SCFGR1_RXSTALL_WIDTH               1u\r\n#define LPI2C_SCFGR1_RXSTALL(x)                  (((uint32_t)(((uint32_t)(x))<<LPI2C_SCFGR1_RXSTALL_SHIFT))&LPI2C_SCFGR1_RXSTALL_MASK)\r\n#define LPI2C_SCFGR1_TXDSTALL_MASK               0x4u\r\n#define LPI2C_SCFGR1_TXDSTALL_SHIFT              2u\r\n#define LPI2C_SCFGR1_TXDSTALL_WIDTH              1u\r\n#define LPI2C_SCFGR1_TXDSTALL(x)                 (((uint32_t)(((uint32_t)(x))<<LPI2C_SCFGR1_TXDSTALL_SHIFT))&LPI2C_SCFGR1_TXDSTALL_MASK)\r\n#define LPI2C_SCFGR1_ACKSTALL_MASK               0x8u\r\n#define LPI2C_SCFGR1_ACKSTALL_SHIFT              3u\r\n#define LPI2C_SCFGR1_ACKSTALL_WIDTH              1u\r\n#define LPI2C_SCFGR1_ACKSTALL(x)                 (((uint32_t)(((uint32_t)(x))<<LPI2C_SCFGR1_ACKSTALL_SHIFT))&LPI2C_SCFGR1_ACKSTALL_MASK)\r\n#define LPI2C_SCFGR1_GCEN_MASK                   0x100u\r\n#define LPI2C_SCFGR1_GCEN_SHIFT                  8u\r\n#define LPI2C_SCFGR1_GCEN_WIDTH                  1u\r\n#define LPI2C_SCFGR1_GCEN(x)                     (((uint32_t)(((uint32_t)(x))<<LPI2C_SCFGR1_GCEN_SHIFT))&LPI2C_SCFGR1_GCEN_MASK)\r\n#define LPI2C_SCFGR1_SAEN_MASK                   0x200u\r\n#define LPI2C_SCFGR1_SAEN_SHIFT                  9u\r\n#define LPI2C_SCFGR1_SAEN_WIDTH                  1u\r\n#define LPI2C_SCFGR1_SAEN(x)                     (((uint32_t)(((uint32_t)(x))<<LPI2C_SCFGR1_SAEN_SHIFT))&LPI2C_SCFGR1_SAEN_MASK)\r\n#define LPI2C_SCFGR1_TXCFG_MASK                  0x400u\r\n#define LPI2C_SCFGR1_TXCFG_SHIFT                 10u\r\n#define LPI2C_SCFGR1_TXCFG_WIDTH                 1u\r\n#define LPI2C_SCFGR1_TXCFG(x)                    (((uint32_t)(((uint32_t)(x))<<LPI2C_SCFGR1_TXCFG_SHIFT))&LPI2C_SCFGR1_TXCFG_MASK)\r\n#define LPI2C_SCFGR1_RXCFG_MASK                  0x800u\r\n#define LPI2C_SCFGR1_RXCFG_SHIFT                 11u\r\n#define LPI2C_SCFGR1_RXCFG_WIDTH                 1u\r\n#define LPI2C_SCFGR1_RXCFG(x)                    (((uint32_t)(((uint32_t)(x))<<LPI2C_SCFGR1_RXCFG_SHIFT))&LPI2C_SCFGR1_RXCFG_MASK)\r\n#define LPI2C_SCFGR1_IGNACK_MASK                 0x1000u\r\n#define LPI2C_SCFGR1_IGNACK_SHIFT                12u\r\n#define LPI2C_SCFGR1_IGNACK_WIDTH                1u\r\n#define LPI2C_SCFGR1_IGNACK(x)                   (((uint32_t)(((uint32_t)(x))<<LPI2C_SCFGR1_IGNACK_SHIFT))&LPI2C_SCFGR1_IGNACK_MASK)\r\n#define LPI2C_SCFGR1_HSMEN_MASK                  0x2000u\r\n#define LPI2C_SCFGR1_HSMEN_SHIFT                 13u\r\n#define LPI2C_SCFGR1_HSMEN_WIDTH                 1u\r\n#define LPI2C_SCFGR1_HSMEN(x)                    (((uint32_t)(((uint32_t)(x))<<LPI2C_SCFGR1_HSMEN_SHIFT))&LPI2C_SCFGR1_HSMEN_MASK)\r\n#define LPI2C_SCFGR1_ADDRCFG_MASK                0x70000u\r\n#define LPI2C_SCFGR1_ADDRCFG_SHIFT               16u\r\n#define LPI2C_SCFGR1_ADDRCFG_WIDTH               3u\r\n#define LPI2C_SCFGR1_ADDRCFG(x)                  (((uint32_t)(((uint32_t)(x))<<LPI2C_SCFGR1_ADDRCFG_SHIFT))&LPI2C_SCFGR1_ADDRCFG_MASK)\r\n/* SCFGR2 Bit Fields */\r\n#define LPI2C_SCFGR2_CLKHOLD_MASK                0xFu\r\n#define LPI2C_SCFGR2_CLKHOLD_SHIFT               0u\r\n#define LPI2C_SCFGR2_CLKHOLD_WIDTH               4u\r\n#define LPI2C_SCFGR2_CLKHOLD(x)                  (((uint32_t)(((uint32_t)(x))<<LPI2C_SCFGR2_CLKHOLD_SHIFT))&LPI2C_SCFGR2_CLKHOLD_MASK)\r\n#define LPI2C_SCFGR2_DATAVD_MASK                 0x3F00u\r\n#define LPI2C_SCFGR2_DATAVD_SHIFT                8u\r\n#define LPI2C_SCFGR2_DATAVD_WIDTH                6u\r\n#define LPI2C_SCFGR2_DATAVD(x)                   (((uint32_t)(((uint32_t)(x))<<LPI2C_SCFGR2_DATAVD_SHIFT))&LPI2C_SCFGR2_DATAVD_MASK)\r\n#define LPI2C_SCFGR2_FILTSCL_MASK                0xF0000u\r\n#define LPI2C_SCFGR2_FILTSCL_SHIFT               16u\r\n#define LPI2C_SCFGR2_FILTSCL_WIDTH               4u\r\n#define LPI2C_SCFGR2_FILTSCL(x)                  (((uint32_t)(((uint32_t)(x))<<LPI2C_SCFGR2_FILTSCL_SHIFT))&LPI2C_SCFGR2_FILTSCL_MASK)\r\n#define LPI2C_SCFGR2_FILTSDA_MASK                0xF000000u\r\n#define LPI2C_SCFGR2_FILTSDA_SHIFT               24u\r\n#define LPI2C_SCFGR2_FILTSDA_WIDTH               4u\r\n#define LPI2C_SCFGR2_FILTSDA(x)                  (((uint32_t)(((uint32_t)(x))<<LPI2C_SCFGR2_FILTSDA_SHIFT))&LPI2C_SCFGR2_FILTSDA_MASK)\r\n/* SAMR Bit Fields */\r\n#define LPI2C_SAMR_ADDR0_MASK                    0x7FEu\r\n#define LPI2C_SAMR_ADDR0_SHIFT                   1u\r\n#define LPI2C_SAMR_ADDR0_WIDTH                   10u\r\n#define LPI2C_SAMR_ADDR0(x)                      (((uint32_t)(((uint32_t)(x))<<LPI2C_SAMR_ADDR0_SHIFT))&LPI2C_SAMR_ADDR0_MASK)\r\n#define LPI2C_SAMR_ADDR1_MASK                    0x7FE0000u\r\n#define LPI2C_SAMR_ADDR1_SHIFT                   17u\r\n#define LPI2C_SAMR_ADDR1_WIDTH                   10u\r\n#define LPI2C_SAMR_ADDR1(x)                      (((uint32_t)(((uint32_t)(x))<<LPI2C_SAMR_ADDR1_SHIFT))&LPI2C_SAMR_ADDR1_MASK)\r\n/* SASR Bit Fields */\r\n#define LPI2C_SASR_RADDR_MASK                    0x7FFu\r\n#define LPI2C_SASR_RADDR_SHIFT                   0u\r\n#define LPI2C_SASR_RADDR_WIDTH                   11u\r\n#define LPI2C_SASR_RADDR(x)                      (((uint32_t)(((uint32_t)(x))<<LPI2C_SASR_RADDR_SHIFT))&LPI2C_SASR_RADDR_MASK)\r\n#define LPI2C_SASR_ANV_MASK                      0x4000u\r\n#define LPI2C_SASR_ANV_SHIFT                     14u\r\n#define LPI2C_SASR_ANV_WIDTH                     1u\r\n#define LPI2C_SASR_ANV(x)                        (((uint32_t)(((uint32_t)(x))<<LPI2C_SASR_ANV_SHIFT))&LPI2C_SASR_ANV_MASK)\r\n/* STAR Bit Fields */\r\n#define LPI2C_STAR_TXNACK_MASK                   0x1u\r\n#define LPI2C_STAR_TXNACK_SHIFT                  0u\r\n#define LPI2C_STAR_TXNACK_WIDTH                  1u\r\n#define LPI2C_STAR_TXNACK(x)                     (((uint32_t)(((uint32_t)(x))<<LPI2C_STAR_TXNACK_SHIFT))&LPI2C_STAR_TXNACK_MASK)\r\n/* STDR Bit Fields */\r\n#define LPI2C_STDR_DATA_MASK                     0xFFu\r\n#define LPI2C_STDR_DATA_SHIFT                    0u\r\n#define LPI2C_STDR_DATA_WIDTH                    8u\r\n#define LPI2C_STDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_STDR_DATA_SHIFT))&LPI2C_STDR_DATA_MASK)\r\n/* SRDR Bit Fields */\r\n#define LPI2C_SRDR_DATA_MASK                     0xFFu\r\n#define LPI2C_SRDR_DATA_SHIFT                    0u\r\n#define LPI2C_SRDR_DATA_WIDTH                    8u\r\n#define LPI2C_SRDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))<<LPI2C_SRDR_DATA_SHIFT))&LPI2C_SRDR_DATA_MASK)\r\n#define LPI2C_SRDR_RXEMPTY_MASK                  0x4000u\r\n#define LPI2C_SRDR_RXEMPTY_SHIFT                 14u\r\n#define LPI2C_SRDR_RXEMPTY_WIDTH                 1u\r\n#define LPI2C_SRDR_RXEMPTY(x)                    (((uint32_t)(((uint32_t)(x))<<LPI2C_SRDR_RXEMPTY_SHIFT))&LPI2C_SRDR_RXEMPTY_MASK)\r\n#define LPI2C_SRDR_SOF_MASK                      0x8000u\r\n#define LPI2C_SRDR_SOF_SHIFT                     15u\r\n#define LPI2C_SRDR_SOF_WIDTH                     1u\r\n#define LPI2C_SRDR_SOF(x)                        (((uint32_t)(((uint32_t)(x))<<LPI2C_SRDR_SOF_SHIFT))&LPI2C_SRDR_SOF_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group LPI2C_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group LPI2C_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- LPIT Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup LPIT_Peripheral_Access_Layer LPIT Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** LPIT - Size of Registers Arrays */\r\n#define LPIT_TMR_COUNT                           4u\r\n\r\n/** LPIT - Register Layout Typedef */\r\ntypedef struct {\r\n  __I  uint32_t VERID;                             /**< Version ID Register, offset: 0x0 */\r\n  __I  uint32_t PARAM;                             /**< Parameter Register, offset: 0x4 */\r\n  __IO uint32_t MCR;                               /**< Module Control Register, offset: 0x8 */\r\n  __IO uint32_t MSR;                               /**< Module Status Register, offset: 0xC */\r\n  __IO uint32_t MIER;                              /**< Module Interrupt Enable Register, offset: 0x10 */\r\n  __IO uint32_t SETTEN;                            /**< Set Timer Enable Register, offset: 0x14 */\r\n  __IO uint32_t CLRTEN;                            /**< Clear Timer Enable Register, offset: 0x18 */\r\n       uint8_t RESERVED_0[4];\r\n  struct {                                         /* offset: 0x20, array step: 0x10 */\r\n    __IO uint32_t TVAL;                              /**< Timer Value Register, array offset: 0x20, array step: 0x10 */\r\n    __I  uint32_t CVAL;                              /**< Current Timer Value, array offset: 0x24, array step: 0x10 */\r\n    __IO uint32_t TCTRL;                             /**< Timer Control Register, array offset: 0x28, array step: 0x10 */\r\n         uint8_t RESERVED_0[4];\r\n  } TMR[LPIT_TMR_COUNT];\r\n} LPIT_Type, *LPIT_MemMapPtr;\r\n\r\n /** Number of instances of the LPIT module. */\r\n#define LPIT_INSTANCE_COUNT                      (1u)\r\n\r\n\r\n/* LPIT - Peripheral instance base addresses */\r\n/** Peripheral LPIT0 base address */\r\n#define LPIT0_BASE                               (0x40037000u)\r\n/** Peripheral LPIT0 base pointer */\r\n#define LPIT0                                    ((LPIT_Type *)LPIT0_BASE)\r\n/** Array initializer of LPIT peripheral base addresses */\r\n#define LPIT_BASE_ADDRS                          { LPIT0_BASE }\r\n/** Array initializer of LPIT peripheral base pointers */\r\n#define LPIT_BASE_PTRS                           { LPIT0 }\r\n /** Number of interrupt vector arrays for the LPIT module. */\r\n#define LPIT_IRQS_ARR_COUNT                      (1u)\r\n /** Number of interrupt channels for the LPIT module. */\r\n#define LPIT_IRQS_CH_COUNT                       (4u)\r\n/** Interrupt vectors for the LPIT peripheral type */\r\n#define LPIT_IRQS                                { LPIT0_Ch0_IRQn, LPIT0_Ch1_IRQn, LPIT0_Ch2_IRQn, LPIT0_Ch3_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- LPIT Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup LPIT_Register_Masks LPIT Register Masks\r\n * @{\r\n */\r\n\r\n/* VERID Bit Fields */\r\n#define LPIT_VERID_FEATURE_MASK                  0xFFFFu\r\n#define LPIT_VERID_FEATURE_SHIFT                 0u\r\n#define LPIT_VERID_FEATURE_WIDTH                 16u\r\n#define LPIT_VERID_FEATURE(x)                    (((uint32_t)(((uint32_t)(x))<<LPIT_VERID_FEATURE_SHIFT))&LPIT_VERID_FEATURE_MASK)\r\n#define LPIT_VERID_MINOR_MASK                    0xFF0000u\r\n#define LPIT_VERID_MINOR_SHIFT                   16u\r\n#define LPIT_VERID_MINOR_WIDTH                   8u\r\n#define LPIT_VERID_MINOR(x)                      (((uint32_t)(((uint32_t)(x))<<LPIT_VERID_MINOR_SHIFT))&LPIT_VERID_MINOR_MASK)\r\n#define LPIT_VERID_MAJOR_MASK                    0xFF000000u\r\n#define LPIT_VERID_MAJOR_SHIFT                   24u\r\n#define LPIT_VERID_MAJOR_WIDTH                   8u\r\n#define LPIT_VERID_MAJOR(x)                      (((uint32_t)(((uint32_t)(x))<<LPIT_VERID_MAJOR_SHIFT))&LPIT_VERID_MAJOR_MASK)\r\n/* PARAM Bit Fields */\r\n#define LPIT_PARAM_CHANNEL_MASK                  0xFFu\r\n#define LPIT_PARAM_CHANNEL_SHIFT                 0u\r\n#define LPIT_PARAM_CHANNEL_WIDTH                 8u\r\n#define LPIT_PARAM_CHANNEL(x)                    (((uint32_t)(((uint32_t)(x))<<LPIT_PARAM_CHANNEL_SHIFT))&LPIT_PARAM_CHANNEL_MASK)\r\n#define LPIT_PARAM_EXT_TRIG_MASK                 0xFF00u\r\n#define LPIT_PARAM_EXT_TRIG_SHIFT                8u\r\n#define LPIT_PARAM_EXT_TRIG_WIDTH                8u\r\n#define LPIT_PARAM_EXT_TRIG(x)                   (((uint32_t)(((uint32_t)(x))<<LPIT_PARAM_EXT_TRIG_SHIFT))&LPIT_PARAM_EXT_TRIG_MASK)\r\n/* MCR Bit Fields */\r\n#define LPIT_MCR_M_CEN_MASK                      0x1u\r\n#define LPIT_MCR_M_CEN_SHIFT                     0u\r\n#define LPIT_MCR_M_CEN_WIDTH                     1u\r\n#define LPIT_MCR_M_CEN(x)                        (((uint32_t)(((uint32_t)(x))<<LPIT_MCR_M_CEN_SHIFT))&LPIT_MCR_M_CEN_MASK)\r\n#define LPIT_MCR_SW_RST_MASK                     0x2u\r\n#define LPIT_MCR_SW_RST_SHIFT                    1u\r\n#define LPIT_MCR_SW_RST_WIDTH                    1u\r\n#define LPIT_MCR_SW_RST(x)                       (((uint32_t)(((uint32_t)(x))<<LPIT_MCR_SW_RST_SHIFT))&LPIT_MCR_SW_RST_MASK)\r\n#define LPIT_MCR_DOZE_EN_MASK                    0x4u\r\n#define LPIT_MCR_DOZE_EN_SHIFT                   2u\r\n#define LPIT_MCR_DOZE_EN_WIDTH                   1u\r\n#define LPIT_MCR_DOZE_EN(x)                      (((uint32_t)(((uint32_t)(x))<<LPIT_MCR_DOZE_EN_SHIFT))&LPIT_MCR_DOZE_EN_MASK)\r\n#define LPIT_MCR_DBG_EN_MASK                     0x8u\r\n#define LPIT_MCR_DBG_EN_SHIFT                    3u\r\n#define LPIT_MCR_DBG_EN_WIDTH                    1u\r\n#define LPIT_MCR_DBG_EN(x)                       (((uint32_t)(((uint32_t)(x))<<LPIT_MCR_DBG_EN_SHIFT))&LPIT_MCR_DBG_EN_MASK)\r\n/* MSR Bit Fields */\r\n#define LPIT_MSR_TIF0_MASK                       0x1u\r\n#define LPIT_MSR_TIF0_SHIFT                      0u\r\n#define LPIT_MSR_TIF0_WIDTH                      1u\r\n#define LPIT_MSR_TIF0(x)                         (((uint32_t)(((uint32_t)(x))<<LPIT_MSR_TIF0_SHIFT))&LPIT_MSR_TIF0_MASK)\r\n#define LPIT_MSR_TIF1_MASK                       0x2u\r\n#define LPIT_MSR_TIF1_SHIFT                      1u\r\n#define LPIT_MSR_TIF1_WIDTH                      1u\r\n#define LPIT_MSR_TIF1(x)                         (((uint32_t)(((uint32_t)(x))<<LPIT_MSR_TIF1_SHIFT))&LPIT_MSR_TIF1_MASK)\r\n#define LPIT_MSR_TIF2_MASK                       0x4u\r\n#define LPIT_MSR_TIF2_SHIFT                      2u\r\n#define LPIT_MSR_TIF2_WIDTH                      1u\r\n#define LPIT_MSR_TIF2(x)                         (((uint32_t)(((uint32_t)(x))<<LPIT_MSR_TIF2_SHIFT))&LPIT_MSR_TIF2_MASK)\r\n#define LPIT_MSR_TIF3_MASK                       0x8u\r\n#define LPIT_MSR_TIF3_SHIFT                      3u\r\n#define LPIT_MSR_TIF3_WIDTH                      1u\r\n#define LPIT_MSR_TIF3(x)                         (((uint32_t)(((uint32_t)(x))<<LPIT_MSR_TIF3_SHIFT))&LPIT_MSR_TIF3_MASK)\r\n/* MIER Bit Fields */\r\n#define LPIT_MIER_TIE0_MASK                      0x1u\r\n#define LPIT_MIER_TIE0_SHIFT                     0u\r\n#define LPIT_MIER_TIE0_WIDTH                     1u\r\n#define LPIT_MIER_TIE0(x)                        (((uint32_t)(((uint32_t)(x))<<LPIT_MIER_TIE0_SHIFT))&LPIT_MIER_TIE0_MASK)\r\n#define LPIT_MIER_TIE1_MASK                      0x2u\r\n#define LPIT_MIER_TIE1_SHIFT                     1u\r\n#define LPIT_MIER_TIE1_WIDTH                     1u\r\n#define LPIT_MIER_TIE1(x)                        (((uint32_t)(((uint32_t)(x))<<LPIT_MIER_TIE1_SHIFT))&LPIT_MIER_TIE1_MASK)\r\n#define LPIT_MIER_TIE2_MASK                      0x4u\r\n#define LPIT_MIER_TIE2_SHIFT                     2u\r\n#define LPIT_MIER_TIE2_WIDTH                     1u\r\n#define LPIT_MIER_TIE2(x)                        (((uint32_t)(((uint32_t)(x))<<LPIT_MIER_TIE2_SHIFT))&LPIT_MIER_TIE2_MASK)\r\n#define LPIT_MIER_TIE3_MASK                      0x8u\r\n#define LPIT_MIER_TIE3_SHIFT                     3u\r\n#define LPIT_MIER_TIE3_WIDTH                     1u\r\n#define LPIT_MIER_TIE3(x)                        (((uint32_t)(((uint32_t)(x))<<LPIT_MIER_TIE3_SHIFT))&LPIT_MIER_TIE3_MASK)\r\n/* SETTEN Bit Fields */\r\n#define LPIT_SETTEN_SET_T_EN_0_MASK              0x1u\r\n#define LPIT_SETTEN_SET_T_EN_0_SHIFT             0u\r\n#define LPIT_SETTEN_SET_T_EN_0_WIDTH             1u\r\n#define LPIT_SETTEN_SET_T_EN_0(x)                (((uint32_t)(((uint32_t)(x))<<LPIT_SETTEN_SET_T_EN_0_SHIFT))&LPIT_SETTEN_SET_T_EN_0_MASK)\r\n#define LPIT_SETTEN_SET_T_EN_1_MASK              0x2u\r\n#define LPIT_SETTEN_SET_T_EN_1_SHIFT             1u\r\n#define LPIT_SETTEN_SET_T_EN_1_WIDTH             1u\r\n#define LPIT_SETTEN_SET_T_EN_1(x)                (((uint32_t)(((uint32_t)(x))<<LPIT_SETTEN_SET_T_EN_1_SHIFT))&LPIT_SETTEN_SET_T_EN_1_MASK)\r\n#define LPIT_SETTEN_SET_T_EN_2_MASK              0x4u\r\n#define LPIT_SETTEN_SET_T_EN_2_SHIFT             2u\r\n#define LPIT_SETTEN_SET_T_EN_2_WIDTH             1u\r\n#define LPIT_SETTEN_SET_T_EN_2(x)                (((uint32_t)(((uint32_t)(x))<<LPIT_SETTEN_SET_T_EN_2_SHIFT))&LPIT_SETTEN_SET_T_EN_2_MASK)\r\n#define LPIT_SETTEN_SET_T_EN_3_MASK              0x8u\r\n#define LPIT_SETTEN_SET_T_EN_3_SHIFT             3u\r\n#define LPIT_SETTEN_SET_T_EN_3_WIDTH             1u\r\n#define LPIT_SETTEN_SET_T_EN_3(x)                (((uint32_t)(((uint32_t)(x))<<LPIT_SETTEN_SET_T_EN_3_SHIFT))&LPIT_SETTEN_SET_T_EN_3_MASK)\r\n/* CLRTEN Bit Fields */\r\n#define LPIT_CLRTEN_CLR_T_EN_0_MASK              0x1u\r\n#define LPIT_CLRTEN_CLR_T_EN_0_SHIFT             0u\r\n#define LPIT_CLRTEN_CLR_T_EN_0_WIDTH             1u\r\n#define LPIT_CLRTEN_CLR_T_EN_0(x)                (((uint32_t)(((uint32_t)(x))<<LPIT_CLRTEN_CLR_T_EN_0_SHIFT))&LPIT_CLRTEN_CLR_T_EN_0_MASK)\r\n#define LPIT_CLRTEN_CLR_T_EN_1_MASK              0x2u\r\n#define LPIT_CLRTEN_CLR_T_EN_1_SHIFT             1u\r\n#define LPIT_CLRTEN_CLR_T_EN_1_WIDTH             1u\r\n#define LPIT_CLRTEN_CLR_T_EN_1(x)                (((uint32_t)(((uint32_t)(x))<<LPIT_CLRTEN_CLR_T_EN_1_SHIFT))&LPIT_CLRTEN_CLR_T_EN_1_MASK)\r\n#define LPIT_CLRTEN_CLR_T_EN_2_MASK              0x4u\r\n#define LPIT_CLRTEN_CLR_T_EN_2_SHIFT             2u\r\n#define LPIT_CLRTEN_CLR_T_EN_2_WIDTH             1u\r\n#define LPIT_CLRTEN_CLR_T_EN_2(x)                (((uint32_t)(((uint32_t)(x))<<LPIT_CLRTEN_CLR_T_EN_2_SHIFT))&LPIT_CLRTEN_CLR_T_EN_2_MASK)\r\n#define LPIT_CLRTEN_CLR_T_EN_3_MASK              0x8u\r\n#define LPIT_CLRTEN_CLR_T_EN_3_SHIFT             3u\r\n#define LPIT_CLRTEN_CLR_T_EN_3_WIDTH             1u\r\n#define LPIT_CLRTEN_CLR_T_EN_3(x)                (((uint32_t)(((uint32_t)(x))<<LPIT_CLRTEN_CLR_T_EN_3_SHIFT))&LPIT_CLRTEN_CLR_T_EN_3_MASK)\r\n/* TMR_TVAL Bit Fields */\r\n#define LPIT_TMR_TVAL_TMR_VAL_MASK               0xFFFFFFFFu\r\n#define LPIT_TMR_TVAL_TMR_VAL_SHIFT              0u\r\n#define LPIT_TMR_TVAL_TMR_VAL_WIDTH              32u\r\n#define LPIT_TMR_TVAL_TMR_VAL(x)                 (((uint32_t)(((uint32_t)(x))<<LPIT_TMR_TVAL_TMR_VAL_SHIFT))&LPIT_TMR_TVAL_TMR_VAL_MASK)\r\n/* TMR_CVAL Bit Fields */\r\n#define LPIT_TMR_CVAL_TMR_CUR_VAL_MASK           0xFFFFFFFFu\r\n#define LPIT_TMR_CVAL_TMR_CUR_VAL_SHIFT          0u\r\n#define LPIT_TMR_CVAL_TMR_CUR_VAL_WIDTH          32u\r\n#define LPIT_TMR_CVAL_TMR_CUR_VAL(x)             (((uint32_t)(((uint32_t)(x))<<LPIT_TMR_CVAL_TMR_CUR_VAL_SHIFT))&LPIT_TMR_CVAL_TMR_CUR_VAL_MASK)\r\n/* TMR_TCTRL Bit Fields */\r\n#define LPIT_TMR_TCTRL_T_EN_MASK                 0x1u\r\n#define LPIT_TMR_TCTRL_T_EN_SHIFT                0u\r\n#define LPIT_TMR_TCTRL_T_EN_WIDTH                1u\r\n#define LPIT_TMR_TCTRL_T_EN(x)                   (((uint32_t)(((uint32_t)(x))<<LPIT_TMR_TCTRL_T_EN_SHIFT))&LPIT_TMR_TCTRL_T_EN_MASK)\r\n#define LPIT_TMR_TCTRL_CHAIN_MASK                0x2u\r\n#define LPIT_TMR_TCTRL_CHAIN_SHIFT               1u\r\n#define LPIT_TMR_TCTRL_CHAIN_WIDTH               1u\r\n#define LPIT_TMR_TCTRL_CHAIN(x)                  (((uint32_t)(((uint32_t)(x))<<LPIT_TMR_TCTRL_CHAIN_SHIFT))&LPIT_TMR_TCTRL_CHAIN_MASK)\r\n#define LPIT_TMR_TCTRL_MODE_MASK                 0xCu\r\n#define LPIT_TMR_TCTRL_MODE_SHIFT                2u\r\n#define LPIT_TMR_TCTRL_MODE_WIDTH                2u\r\n#define LPIT_TMR_TCTRL_MODE(x)                   (((uint32_t)(((uint32_t)(x))<<LPIT_TMR_TCTRL_MODE_SHIFT))&LPIT_TMR_TCTRL_MODE_MASK)\r\n#define LPIT_TMR_TCTRL_TSOT_MASK                 0x10000u\r\n#define LPIT_TMR_TCTRL_TSOT_SHIFT                16u\r\n#define LPIT_TMR_TCTRL_TSOT_WIDTH                1u\r\n#define LPIT_TMR_TCTRL_TSOT(x)                   (((uint32_t)(((uint32_t)(x))<<LPIT_TMR_TCTRL_TSOT_SHIFT))&LPIT_TMR_TCTRL_TSOT_MASK)\r\n#define LPIT_TMR_TCTRL_TSOI_MASK                 0x20000u\r\n#define LPIT_TMR_TCTRL_TSOI_SHIFT                17u\r\n#define LPIT_TMR_TCTRL_TSOI_WIDTH                1u\r\n#define LPIT_TMR_TCTRL_TSOI(x)                   (((uint32_t)(((uint32_t)(x))<<LPIT_TMR_TCTRL_TSOI_SHIFT))&LPIT_TMR_TCTRL_TSOI_MASK)\r\n#define LPIT_TMR_TCTRL_TROT_MASK                 0x40000u\r\n#define LPIT_TMR_TCTRL_TROT_SHIFT                18u\r\n#define LPIT_TMR_TCTRL_TROT_WIDTH                1u\r\n#define LPIT_TMR_TCTRL_TROT(x)                   (((uint32_t)(((uint32_t)(x))<<LPIT_TMR_TCTRL_TROT_SHIFT))&LPIT_TMR_TCTRL_TROT_MASK)\r\n#define LPIT_TMR_TCTRL_TRG_SRC_MASK              0x800000u\r\n#define LPIT_TMR_TCTRL_TRG_SRC_SHIFT             23u\r\n#define LPIT_TMR_TCTRL_TRG_SRC_WIDTH             1u\r\n#define LPIT_TMR_TCTRL_TRG_SRC(x)                (((uint32_t)(((uint32_t)(x))<<LPIT_TMR_TCTRL_TRG_SRC_SHIFT))&LPIT_TMR_TCTRL_TRG_SRC_MASK)\r\n#define LPIT_TMR_TCTRL_TRG_SEL_MASK              0xF000000u\r\n#define LPIT_TMR_TCTRL_TRG_SEL_SHIFT             24u\r\n#define LPIT_TMR_TCTRL_TRG_SEL_WIDTH             4u\r\n#define LPIT_TMR_TCTRL_TRG_SEL(x)                (((uint32_t)(((uint32_t)(x))<<LPIT_TMR_TCTRL_TRG_SEL_SHIFT))&LPIT_TMR_TCTRL_TRG_SEL_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group LPIT_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group LPIT_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- LPSPI Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup LPSPI_Peripheral_Access_Layer LPSPI Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** LPSPI - Size of Registers Arrays */\r\n\r\n/** LPSPI - Register Layout Typedef */\r\ntypedef struct {\r\n  __I  uint32_t VERID;                             /**< Version ID Register, offset: 0x0 */\r\n  __I  uint32_t PARAM;                             /**< Parameter Register, offset: 0x4 */\r\n       uint8_t RESERVED_0[8];\r\n  __IO uint32_t CR;                                /**< Control Register, offset: 0x10 */\r\n  __IO uint32_t SR;                                /**< Status Register, offset: 0x14 */\r\n  __IO uint32_t IER;                               /**< Interrupt Enable Register, offset: 0x18 */\r\n  __IO uint32_t DER;                               /**< DMA Enable Register, offset: 0x1C */\r\n  __IO uint32_t CFGR0;                             /**< Configuration Register 0, offset: 0x20 */\r\n  __IO uint32_t CFGR1;                             /**< Configuration Register 1, offset: 0x24 */\r\n       uint8_t RESERVED_1[8];\r\n  __IO uint32_t DMR0;                              /**< Data Match Register 0, offset: 0x30 */\r\n  __IO uint32_t DMR1;                              /**< Data Match Register 1, offset: 0x34 */\r\n       uint8_t RESERVED_2[8];\r\n  __IO uint32_t CCR;                               /**< Clock Configuration Register, offset: 0x40 */\r\n       uint8_t RESERVED_3[20];\r\n  __IO uint32_t FCR;                               /**< FIFO Control Register, offset: 0x58 */\r\n  __I  uint32_t FSR;                               /**< FIFO Status Register, offset: 0x5C */\r\n  __IO uint32_t TCR;                               /**< Transmit Command Register, offset: 0x60 */\r\n  __O  uint32_t TDR;                               /**< Transmit Data Register, offset: 0x64 */\r\n       uint8_t RESERVED_4[8];\r\n  __I  uint32_t RSR;                               /**< Receive Status Register, offset: 0x70 */\r\n  __I  uint32_t RDR;                               /**< Receive Data Register, offset: 0x74 */\r\n} LPSPI_Type, *LPSPI_MemMapPtr;\r\n\r\n /** Number of instances of the LPSPI module. */\r\n#define LPSPI_INSTANCE_COUNT                     (2u)\r\n\r\n\r\n/* LPSPI - Peripheral instance base addresses */\r\n/** Peripheral LPSPI0 base address */\r\n#define LPSPI0_BASE                              (0x4002C000u)\r\n/** Peripheral LPSPI0 base pointer */\r\n#define LPSPI0                                   ((LPSPI_Type *)LPSPI0_BASE)\r\n/** Peripheral LPSPI1 base address */\r\n#define LPSPI1_BASE                              (0x4002D000u)\r\n/** Peripheral LPSPI1 base pointer */\r\n#define LPSPI1                                   ((LPSPI_Type *)LPSPI1_BASE)\r\n/** Array initializer of LPSPI peripheral base addresses */\r\n#define LPSPI_BASE_ADDRS                         { LPSPI0_BASE, LPSPI1_BASE }\r\n/** Array initializer of LPSPI peripheral base pointers */\r\n#define LPSPI_BASE_PTRS                          { LPSPI0, LPSPI1 }\r\n /** Number of interrupt vector arrays for the LPSPI module. */\r\n#define LPSPI_IRQS_ARR_COUNT                     (1u)\r\n /** Number of interrupt channels for the LPSPI module. */\r\n#define LPSPI_IRQS_CH_COUNT                      (1u)\r\n/** Interrupt vectors for the LPSPI peripheral type */\r\n#define LPSPI_IRQS                               { LPSPI0_IRQn, LPSPI1_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- LPSPI Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup LPSPI_Register_Masks LPSPI Register Masks\r\n * @{\r\n */\r\n\r\n/* VERID Bit Fields */\r\n#define LPSPI_VERID_FEATURE_MASK                 0xFFFFu\r\n#define LPSPI_VERID_FEATURE_SHIFT                0u\r\n#define LPSPI_VERID_FEATURE_WIDTH                16u\r\n#define LPSPI_VERID_FEATURE(x)                   (((uint32_t)(((uint32_t)(x))<<LPSPI_VERID_FEATURE_SHIFT))&LPSPI_VERID_FEATURE_MASK)\r\n#define LPSPI_VERID_MINOR_MASK                   0xFF0000u\r\n#define LPSPI_VERID_MINOR_SHIFT                  16u\r\n#define LPSPI_VERID_MINOR_WIDTH                  8u\r\n#define LPSPI_VERID_MINOR(x)                     (((uint32_t)(((uint32_t)(x))<<LPSPI_VERID_MINOR_SHIFT))&LPSPI_VERID_MINOR_MASK)\r\n#define LPSPI_VERID_MAJOR_MASK                   0xFF000000u\r\n#define LPSPI_VERID_MAJOR_SHIFT                  24u\r\n#define LPSPI_VERID_MAJOR_WIDTH                  8u\r\n#define LPSPI_VERID_MAJOR(x)                     (((uint32_t)(((uint32_t)(x))<<LPSPI_VERID_MAJOR_SHIFT))&LPSPI_VERID_MAJOR_MASK)\r\n/* PARAM Bit Fields */\r\n#define LPSPI_PARAM_TXFIFO_MASK                  0xFFu\r\n#define LPSPI_PARAM_TXFIFO_SHIFT                 0u\r\n#define LPSPI_PARAM_TXFIFO_WIDTH                 8u\r\n#define LPSPI_PARAM_TXFIFO(x)                    (((uint32_t)(((uint32_t)(x))<<LPSPI_PARAM_TXFIFO_SHIFT))&LPSPI_PARAM_TXFIFO_MASK)\r\n#define LPSPI_PARAM_RXFIFO_MASK                  0xFF00u\r\n#define LPSPI_PARAM_RXFIFO_SHIFT                 8u\r\n#define LPSPI_PARAM_RXFIFO_WIDTH                 8u\r\n#define LPSPI_PARAM_RXFIFO(x)                    (((uint32_t)(((uint32_t)(x))<<LPSPI_PARAM_RXFIFO_SHIFT))&LPSPI_PARAM_RXFIFO_MASK)\r\n/* CR Bit Fields */\r\n#define LPSPI_CR_MEN_MASK                        0x1u\r\n#define LPSPI_CR_MEN_SHIFT                       0u\r\n#define LPSPI_CR_MEN_WIDTH                       1u\r\n#define LPSPI_CR_MEN(x)                          (((uint32_t)(((uint32_t)(x))<<LPSPI_CR_MEN_SHIFT))&LPSPI_CR_MEN_MASK)\r\n#define LPSPI_CR_RST_MASK                        0x2u\r\n#define LPSPI_CR_RST_SHIFT                       1u\r\n#define LPSPI_CR_RST_WIDTH                       1u\r\n#define LPSPI_CR_RST(x)                          (((uint32_t)(((uint32_t)(x))<<LPSPI_CR_RST_SHIFT))&LPSPI_CR_RST_MASK)\r\n#define LPSPI_CR_DOZEN_MASK                      0x4u\r\n#define LPSPI_CR_DOZEN_SHIFT                     2u\r\n#define LPSPI_CR_DOZEN_WIDTH                     1u\r\n#define LPSPI_CR_DOZEN(x)                        (((uint32_t)(((uint32_t)(x))<<LPSPI_CR_DOZEN_SHIFT))&LPSPI_CR_DOZEN_MASK)\r\n#define LPSPI_CR_DBGEN_MASK                      0x8u\r\n#define LPSPI_CR_DBGEN_SHIFT                     3u\r\n#define LPSPI_CR_DBGEN_WIDTH                     1u\r\n#define LPSPI_CR_DBGEN(x)                        (((uint32_t)(((uint32_t)(x))<<LPSPI_CR_DBGEN_SHIFT))&LPSPI_CR_DBGEN_MASK)\r\n#define LPSPI_CR_RTF_MASK                        0x100u\r\n#define LPSPI_CR_RTF_SHIFT                       8u\r\n#define LPSPI_CR_RTF_WIDTH                       1u\r\n#define LPSPI_CR_RTF(x)                          (((uint32_t)(((uint32_t)(x))<<LPSPI_CR_RTF_SHIFT))&LPSPI_CR_RTF_MASK)\r\n#define LPSPI_CR_RRF_MASK                        0x200u\r\n#define LPSPI_CR_RRF_SHIFT                       9u\r\n#define LPSPI_CR_RRF_WIDTH                       1u\r\n#define LPSPI_CR_RRF(x)                          (((uint32_t)(((uint32_t)(x))<<LPSPI_CR_RRF_SHIFT))&LPSPI_CR_RRF_MASK)\r\n/* SR Bit Fields */\r\n#define LPSPI_SR_TDF_MASK                        0x1u\r\n#define LPSPI_SR_TDF_SHIFT                       0u\r\n#define LPSPI_SR_TDF_WIDTH                       1u\r\n#define LPSPI_SR_TDF(x)                          (((uint32_t)(((uint32_t)(x))<<LPSPI_SR_TDF_SHIFT))&LPSPI_SR_TDF_MASK)\r\n#define LPSPI_SR_RDF_MASK                        0x2u\r\n#define LPSPI_SR_RDF_SHIFT                       1u\r\n#define LPSPI_SR_RDF_WIDTH                       1u\r\n#define LPSPI_SR_RDF(x)                          (((uint32_t)(((uint32_t)(x))<<LPSPI_SR_RDF_SHIFT))&LPSPI_SR_RDF_MASK)\r\n#define LPSPI_SR_WCF_MASK                        0x100u\r\n#define LPSPI_SR_WCF_SHIFT                       8u\r\n#define LPSPI_SR_WCF_WIDTH                       1u\r\n#define LPSPI_SR_WCF(x)                          (((uint32_t)(((uint32_t)(x))<<LPSPI_SR_WCF_SHIFT))&LPSPI_SR_WCF_MASK)\r\n#define LPSPI_SR_FCF_MASK                        0x200u\r\n#define LPSPI_SR_FCF_SHIFT                       9u\r\n#define LPSPI_SR_FCF_WIDTH                       1u\r\n#define LPSPI_SR_FCF(x)                          (((uint32_t)(((uint32_t)(x))<<LPSPI_SR_FCF_SHIFT))&LPSPI_SR_FCF_MASK)\r\n#define LPSPI_SR_TCF_MASK                        0x400u\r\n#define LPSPI_SR_TCF_SHIFT                       10u\r\n#define LPSPI_SR_TCF_WIDTH                       1u\r\n#define LPSPI_SR_TCF(x)                          (((uint32_t)(((uint32_t)(x))<<LPSPI_SR_TCF_SHIFT))&LPSPI_SR_TCF_MASK)\r\n#define LPSPI_SR_TEF_MASK                        0x800u\r\n#define LPSPI_SR_TEF_SHIFT                       11u\r\n#define LPSPI_SR_TEF_WIDTH                       1u\r\n#define LPSPI_SR_TEF(x)                          (((uint32_t)(((uint32_t)(x))<<LPSPI_SR_TEF_SHIFT))&LPSPI_SR_TEF_MASK)\r\n#define LPSPI_SR_REF_MASK                        0x1000u\r\n#define LPSPI_SR_REF_SHIFT                       12u\r\n#define LPSPI_SR_REF_WIDTH                       1u\r\n#define LPSPI_SR_REF(x)                          (((uint32_t)(((uint32_t)(x))<<LPSPI_SR_REF_SHIFT))&LPSPI_SR_REF_MASK)\r\n#define LPSPI_SR_DMF_MASK                        0x2000u\r\n#define LPSPI_SR_DMF_SHIFT                       13u\r\n#define LPSPI_SR_DMF_WIDTH                       1u\r\n#define LPSPI_SR_DMF(x)                          (((uint32_t)(((uint32_t)(x))<<LPSPI_SR_DMF_SHIFT))&LPSPI_SR_DMF_MASK)\r\n#define LPSPI_SR_MBF_MASK                        0x1000000u\r\n#define LPSPI_SR_MBF_SHIFT                       24u\r\n#define LPSPI_SR_MBF_WIDTH                       1u\r\n#define LPSPI_SR_MBF(x)                          (((uint32_t)(((uint32_t)(x))<<LPSPI_SR_MBF_SHIFT))&LPSPI_SR_MBF_MASK)\r\n/* IER Bit Fields */\r\n#define LPSPI_IER_TDIE_MASK                      0x1u\r\n#define LPSPI_IER_TDIE_SHIFT                     0u\r\n#define LPSPI_IER_TDIE_WIDTH                     1u\r\n#define LPSPI_IER_TDIE(x)                        (((uint32_t)(((uint32_t)(x))<<LPSPI_IER_TDIE_SHIFT))&LPSPI_IER_TDIE_MASK)\r\n#define LPSPI_IER_RDIE_MASK                      0x2u\r\n#define LPSPI_IER_RDIE_SHIFT                     1u\r\n#define LPSPI_IER_RDIE_WIDTH                     1u\r\n#define LPSPI_IER_RDIE(x)                        (((uint32_t)(((uint32_t)(x))<<LPSPI_IER_RDIE_SHIFT))&LPSPI_IER_RDIE_MASK)\r\n#define LPSPI_IER_WCIE_MASK                      0x100u\r\n#define LPSPI_IER_WCIE_SHIFT                     8u\r\n#define LPSPI_IER_WCIE_WIDTH                     1u\r\n#define LPSPI_IER_WCIE(x)                        (((uint32_t)(((uint32_t)(x))<<LPSPI_IER_WCIE_SHIFT))&LPSPI_IER_WCIE_MASK)\r\n#define LPSPI_IER_FCIE_MASK                      0x200u\r\n#define LPSPI_IER_FCIE_SHIFT                     9u\r\n#define LPSPI_IER_FCIE_WIDTH                     1u\r\n#define LPSPI_IER_FCIE(x)                        (((uint32_t)(((uint32_t)(x))<<LPSPI_IER_FCIE_SHIFT))&LPSPI_IER_FCIE_MASK)\r\n#define LPSPI_IER_TCIE_MASK                      0x400u\r\n#define LPSPI_IER_TCIE_SHIFT                     10u\r\n#define LPSPI_IER_TCIE_WIDTH                     1u\r\n#define LPSPI_IER_TCIE(x)                        (((uint32_t)(((uint32_t)(x))<<LPSPI_IER_TCIE_SHIFT))&LPSPI_IER_TCIE_MASK)\r\n#define LPSPI_IER_TEIE_MASK                      0x800u\r\n#define LPSPI_IER_TEIE_SHIFT                     11u\r\n#define LPSPI_IER_TEIE_WIDTH                     1u\r\n#define LPSPI_IER_TEIE(x)                        (((uint32_t)(((uint32_t)(x))<<LPSPI_IER_TEIE_SHIFT))&LPSPI_IER_TEIE_MASK)\r\n#define LPSPI_IER_REIE_MASK                      0x1000u\r\n#define LPSPI_IER_REIE_SHIFT                     12u\r\n#define LPSPI_IER_REIE_WIDTH                     1u\r\n#define LPSPI_IER_REIE(x)                        (((uint32_t)(((uint32_t)(x))<<LPSPI_IER_REIE_SHIFT))&LPSPI_IER_REIE_MASK)\r\n#define LPSPI_IER_DMIE_MASK                      0x2000u\r\n#define LPSPI_IER_DMIE_SHIFT                     13u\r\n#define LPSPI_IER_DMIE_WIDTH                     1u\r\n#define LPSPI_IER_DMIE(x)                        (((uint32_t)(((uint32_t)(x))<<LPSPI_IER_DMIE_SHIFT))&LPSPI_IER_DMIE_MASK)\r\n/* DER Bit Fields */\r\n#define LPSPI_DER_TDDE_MASK                      0x1u\r\n#define LPSPI_DER_TDDE_SHIFT                     0u\r\n#define LPSPI_DER_TDDE_WIDTH                     1u\r\n#define LPSPI_DER_TDDE(x)                        (((uint32_t)(((uint32_t)(x))<<LPSPI_DER_TDDE_SHIFT))&LPSPI_DER_TDDE_MASK)\r\n#define LPSPI_DER_RDDE_MASK                      0x2u\r\n#define LPSPI_DER_RDDE_SHIFT                     1u\r\n#define LPSPI_DER_RDDE_WIDTH                     1u\r\n#define LPSPI_DER_RDDE(x)                        (((uint32_t)(((uint32_t)(x))<<LPSPI_DER_RDDE_SHIFT))&LPSPI_DER_RDDE_MASK)\r\n/* CFGR0 Bit Fields */\r\n#define LPSPI_CFGR0_HREN_MASK                    0x1u\r\n#define LPSPI_CFGR0_HREN_SHIFT                   0u\r\n#define LPSPI_CFGR0_HREN_WIDTH                   1u\r\n#define LPSPI_CFGR0_HREN(x)                      (((uint32_t)(((uint32_t)(x))<<LPSPI_CFGR0_HREN_SHIFT))&LPSPI_CFGR0_HREN_MASK)\r\n#define LPSPI_CFGR0_HRPOL_MASK                   0x2u\r\n#define LPSPI_CFGR0_HRPOL_SHIFT                  1u\r\n#define LPSPI_CFGR0_HRPOL_WIDTH                  1u\r\n#define LPSPI_CFGR0_HRPOL(x)                     (((uint32_t)(((uint32_t)(x))<<LPSPI_CFGR0_HRPOL_SHIFT))&LPSPI_CFGR0_HRPOL_MASK)\r\n#define LPSPI_CFGR0_HRSEL_MASK                   0x4u\r\n#define LPSPI_CFGR0_HRSEL_SHIFT                  2u\r\n#define LPSPI_CFGR0_HRSEL_WIDTH                  1u\r\n#define LPSPI_CFGR0_HRSEL(x)                     (((uint32_t)(((uint32_t)(x))<<LPSPI_CFGR0_HRSEL_SHIFT))&LPSPI_CFGR0_HRSEL_MASK)\r\n#define LPSPI_CFGR0_CIRFIFO_MASK                 0x100u\r\n#define LPSPI_CFGR0_CIRFIFO_SHIFT                8u\r\n#define LPSPI_CFGR0_CIRFIFO_WIDTH                1u\r\n#define LPSPI_CFGR0_CIRFIFO(x)                   (((uint32_t)(((uint32_t)(x))<<LPSPI_CFGR0_CIRFIFO_SHIFT))&LPSPI_CFGR0_CIRFIFO_MASK)\r\n#define LPSPI_CFGR0_RDMO_MASK                    0x200u\r\n#define LPSPI_CFGR0_RDMO_SHIFT                   9u\r\n#define LPSPI_CFGR0_RDMO_WIDTH                   1u\r\n#define LPSPI_CFGR0_RDMO(x)                      (((uint32_t)(((uint32_t)(x))<<LPSPI_CFGR0_RDMO_SHIFT))&LPSPI_CFGR0_RDMO_MASK)\r\n/* CFGR1 Bit Fields */\r\n#define LPSPI_CFGR1_MASTER_MASK                  0x1u\r\n#define LPSPI_CFGR1_MASTER_SHIFT                 0u\r\n#define LPSPI_CFGR1_MASTER_WIDTH                 1u\r\n#define LPSPI_CFGR1_MASTER(x)                    (((uint32_t)(((uint32_t)(x))<<LPSPI_CFGR1_MASTER_SHIFT))&LPSPI_CFGR1_MASTER_MASK)\r\n#define LPSPI_CFGR1_SAMPLE_MASK                  0x2u\r\n#define LPSPI_CFGR1_SAMPLE_SHIFT                 1u\r\n#define LPSPI_CFGR1_SAMPLE_WIDTH                 1u\r\n#define LPSPI_CFGR1_SAMPLE(x)                    (((uint32_t)(((uint32_t)(x))<<LPSPI_CFGR1_SAMPLE_SHIFT))&LPSPI_CFGR1_SAMPLE_MASK)\r\n#define LPSPI_CFGR1_AUTOPCS_MASK                 0x4u\r\n#define LPSPI_CFGR1_AUTOPCS_SHIFT                2u\r\n#define LPSPI_CFGR1_AUTOPCS_WIDTH                1u\r\n#define LPSPI_CFGR1_AUTOPCS(x)                   (((uint32_t)(((uint32_t)(x))<<LPSPI_CFGR1_AUTOPCS_SHIFT))&LPSPI_CFGR1_AUTOPCS_MASK)\r\n#define LPSPI_CFGR1_NOSTALL_MASK                 0x8u\r\n#define LPSPI_CFGR1_NOSTALL_SHIFT                3u\r\n#define LPSPI_CFGR1_NOSTALL_WIDTH                1u\r\n#define LPSPI_CFGR1_NOSTALL(x)                   (((uint32_t)(((uint32_t)(x))<<LPSPI_CFGR1_NOSTALL_SHIFT))&LPSPI_CFGR1_NOSTALL_MASK)\r\n#define LPSPI_CFGR1_PCSPOL_MASK                  0xF00u\r\n#define LPSPI_CFGR1_PCSPOL_SHIFT                 8u\r\n#define LPSPI_CFGR1_PCSPOL_WIDTH                 4u\r\n#define LPSPI_CFGR1_PCSPOL(x)                    (((uint32_t)(((uint32_t)(x))<<LPSPI_CFGR1_PCSPOL_SHIFT))&LPSPI_CFGR1_PCSPOL_MASK)\r\n#define LPSPI_CFGR1_MATCFG_MASK                  0x70000u\r\n#define LPSPI_CFGR1_MATCFG_SHIFT                 16u\r\n#define LPSPI_CFGR1_MATCFG_WIDTH                 3u\r\n#define LPSPI_CFGR1_MATCFG(x)                    (((uint32_t)(((uint32_t)(x))<<LPSPI_CFGR1_MATCFG_SHIFT))&LPSPI_CFGR1_MATCFG_MASK)\r\n#define LPSPI_CFGR1_PINCFG_MASK                  0x3000000u\r\n#define LPSPI_CFGR1_PINCFG_SHIFT                 24u\r\n#define LPSPI_CFGR1_PINCFG_WIDTH                 2u\r\n#define LPSPI_CFGR1_PINCFG(x)                    (((uint32_t)(((uint32_t)(x))<<LPSPI_CFGR1_PINCFG_SHIFT))&LPSPI_CFGR1_PINCFG_MASK)\r\n#define LPSPI_CFGR1_OUTCFG_MASK                  0x4000000u\r\n#define LPSPI_CFGR1_OUTCFG_SHIFT                 26u\r\n#define LPSPI_CFGR1_OUTCFG_WIDTH                 1u\r\n#define LPSPI_CFGR1_OUTCFG(x)                    (((uint32_t)(((uint32_t)(x))<<LPSPI_CFGR1_OUTCFG_SHIFT))&LPSPI_CFGR1_OUTCFG_MASK)\r\n#define LPSPI_CFGR1_PCSCFG_MASK                  0x8000000u\r\n#define LPSPI_CFGR1_PCSCFG_SHIFT                 27u\r\n#define LPSPI_CFGR1_PCSCFG_WIDTH                 1u\r\n#define LPSPI_CFGR1_PCSCFG(x)                    (((uint32_t)(((uint32_t)(x))<<LPSPI_CFGR1_PCSCFG_SHIFT))&LPSPI_CFGR1_PCSCFG_MASK)\r\n/* DMR0 Bit Fields */\r\n#define LPSPI_DMR0_MATCH0_MASK                   0xFFFFFFFFu\r\n#define LPSPI_DMR0_MATCH0_SHIFT                  0u\r\n#define LPSPI_DMR0_MATCH0_WIDTH                  32u\r\n#define LPSPI_DMR0_MATCH0(x)                     (((uint32_t)(((uint32_t)(x))<<LPSPI_DMR0_MATCH0_SHIFT))&LPSPI_DMR0_MATCH0_MASK)\r\n/* DMR1 Bit Fields */\r\n#define LPSPI_DMR1_MATCH1_MASK                   0xFFFFFFFFu\r\n#define LPSPI_DMR1_MATCH1_SHIFT                  0u\r\n#define LPSPI_DMR1_MATCH1_WIDTH                  32u\r\n#define LPSPI_DMR1_MATCH1(x)                     (((uint32_t)(((uint32_t)(x))<<LPSPI_DMR1_MATCH1_SHIFT))&LPSPI_DMR1_MATCH1_MASK)\r\n/* CCR Bit Fields */\r\n#define LPSPI_CCR_SCKDIV_MASK                    0xFFu\r\n#define LPSPI_CCR_SCKDIV_SHIFT                   0u\r\n#define LPSPI_CCR_SCKDIV_WIDTH                   8u\r\n#define LPSPI_CCR_SCKDIV(x)                      (((uint32_t)(((uint32_t)(x))<<LPSPI_CCR_SCKDIV_SHIFT))&LPSPI_CCR_SCKDIV_MASK)\r\n#define LPSPI_CCR_DBT_MASK                       0xFF00u\r\n#define LPSPI_CCR_DBT_SHIFT                      8u\r\n#define LPSPI_CCR_DBT_WIDTH                      8u\r\n#define LPSPI_CCR_DBT(x)                         (((uint32_t)(((uint32_t)(x))<<LPSPI_CCR_DBT_SHIFT))&LPSPI_CCR_DBT_MASK)\r\n#define LPSPI_CCR_PCSSCK_MASK                    0xFF0000u\r\n#define LPSPI_CCR_PCSSCK_SHIFT                   16u\r\n#define LPSPI_CCR_PCSSCK_WIDTH                   8u\r\n#define LPSPI_CCR_PCSSCK(x)                      (((uint32_t)(((uint32_t)(x))<<LPSPI_CCR_PCSSCK_SHIFT))&LPSPI_CCR_PCSSCK_MASK)\r\n#define LPSPI_CCR_SCKPCS_MASK                    0xFF000000u\r\n#define LPSPI_CCR_SCKPCS_SHIFT                   24u\r\n#define LPSPI_CCR_SCKPCS_WIDTH                   8u\r\n#define LPSPI_CCR_SCKPCS(x)                      (((uint32_t)(((uint32_t)(x))<<LPSPI_CCR_SCKPCS_SHIFT))&LPSPI_CCR_SCKPCS_MASK)\r\n/* FCR Bit Fields */\r\n#define LPSPI_FCR_TXWATER_MASK                   0x3u\r\n#define LPSPI_FCR_TXWATER_SHIFT                  0u\r\n#define LPSPI_FCR_TXWATER_WIDTH                  2u\r\n#define LPSPI_FCR_TXWATER(x)                     (((uint32_t)(((uint32_t)(x))<<LPSPI_FCR_TXWATER_SHIFT))&LPSPI_FCR_TXWATER_MASK)\r\n#define LPSPI_FCR_RXWATER_MASK                   0x30000u\r\n#define LPSPI_FCR_RXWATER_SHIFT                  16u\r\n#define LPSPI_FCR_RXWATER_WIDTH                  2u\r\n#define LPSPI_FCR_RXWATER(x)                     (((uint32_t)(((uint32_t)(x))<<LPSPI_FCR_RXWATER_SHIFT))&LPSPI_FCR_RXWATER_MASK)\r\n/* FSR Bit Fields */\r\n#define LPSPI_FSR_TXCOUNT_MASK                   0x7u\r\n#define LPSPI_FSR_TXCOUNT_SHIFT                  0u\r\n#define LPSPI_FSR_TXCOUNT_WIDTH                  3u\r\n#define LPSPI_FSR_TXCOUNT(x)                     (((uint32_t)(((uint32_t)(x))<<LPSPI_FSR_TXCOUNT_SHIFT))&LPSPI_FSR_TXCOUNT_MASK)\r\n#define LPSPI_FSR_RXCOUNT_MASK                   0x70000u\r\n#define LPSPI_FSR_RXCOUNT_SHIFT                  16u\r\n#define LPSPI_FSR_RXCOUNT_WIDTH                  3u\r\n#define LPSPI_FSR_RXCOUNT(x)                     (((uint32_t)(((uint32_t)(x))<<LPSPI_FSR_RXCOUNT_SHIFT))&LPSPI_FSR_RXCOUNT_MASK)\r\n/* TCR Bit Fields */\r\n#define LPSPI_TCR_FRAMESZ_MASK                   0xFFFu\r\n#define LPSPI_TCR_FRAMESZ_SHIFT                  0u\r\n#define LPSPI_TCR_FRAMESZ_WIDTH                  12u\r\n#define LPSPI_TCR_FRAMESZ(x)                     (((uint32_t)(((uint32_t)(x))<<LPSPI_TCR_FRAMESZ_SHIFT))&LPSPI_TCR_FRAMESZ_MASK)\r\n#define LPSPI_TCR_WIDTH_MASK                     0x30000u\r\n#define LPSPI_TCR_WIDTH_SHIFT                    16u\r\n#define LPSPI_TCR_WIDTH_WIDTH                    2u\r\n#define LPSPI_TCR_WIDTH(x)                       (((uint32_t)(((uint32_t)(x))<<LPSPI_TCR_WIDTH_SHIFT))&LPSPI_TCR_WIDTH_MASK)\r\n#define LPSPI_TCR_TXMSK_MASK                     0x40000u\r\n#define LPSPI_TCR_TXMSK_SHIFT                    18u\r\n#define LPSPI_TCR_TXMSK_WIDTH                    1u\r\n#define LPSPI_TCR_TXMSK(x)                       (((uint32_t)(((uint32_t)(x))<<LPSPI_TCR_TXMSK_SHIFT))&LPSPI_TCR_TXMSK_MASK)\r\n#define LPSPI_TCR_RXMSK_MASK                     0x80000u\r\n#define LPSPI_TCR_RXMSK_SHIFT                    19u\r\n#define LPSPI_TCR_RXMSK_WIDTH                    1u\r\n#define LPSPI_TCR_RXMSK(x)                       (((uint32_t)(((uint32_t)(x))<<LPSPI_TCR_RXMSK_SHIFT))&LPSPI_TCR_RXMSK_MASK)\r\n#define LPSPI_TCR_CONTC_MASK                     0x100000u\r\n#define LPSPI_TCR_CONTC_SHIFT                    20u\r\n#define LPSPI_TCR_CONTC_WIDTH                    1u\r\n#define LPSPI_TCR_CONTC(x)                       (((uint32_t)(((uint32_t)(x))<<LPSPI_TCR_CONTC_SHIFT))&LPSPI_TCR_CONTC_MASK)\r\n#define LPSPI_TCR_CONT_MASK                      0x200000u\r\n#define LPSPI_TCR_CONT_SHIFT                     21u\r\n#define LPSPI_TCR_CONT_WIDTH                     1u\r\n#define LPSPI_TCR_CONT(x)                        (((uint32_t)(((uint32_t)(x))<<LPSPI_TCR_CONT_SHIFT))&LPSPI_TCR_CONT_MASK)\r\n#define LPSPI_TCR_BYSW_MASK                      0x400000u\r\n#define LPSPI_TCR_BYSW_SHIFT                     22u\r\n#define LPSPI_TCR_BYSW_WIDTH                     1u\r\n#define LPSPI_TCR_BYSW(x)                        (((uint32_t)(((uint32_t)(x))<<LPSPI_TCR_BYSW_SHIFT))&LPSPI_TCR_BYSW_MASK)\r\n#define LPSPI_TCR_LSBF_MASK                      0x800000u\r\n#define LPSPI_TCR_LSBF_SHIFT                     23u\r\n#define LPSPI_TCR_LSBF_WIDTH                     1u\r\n#define LPSPI_TCR_LSBF(x)                        (((uint32_t)(((uint32_t)(x))<<LPSPI_TCR_LSBF_SHIFT))&LPSPI_TCR_LSBF_MASK)\r\n#define LPSPI_TCR_PCS_MASK                       0x3000000u\r\n#define LPSPI_TCR_PCS_SHIFT                      24u\r\n#define LPSPI_TCR_PCS_WIDTH                      2u\r\n#define LPSPI_TCR_PCS(x)                         (((uint32_t)(((uint32_t)(x))<<LPSPI_TCR_PCS_SHIFT))&LPSPI_TCR_PCS_MASK)\r\n#define LPSPI_TCR_PRESCALE_MASK                  0x38000000u\r\n#define LPSPI_TCR_PRESCALE_SHIFT                 27u\r\n#define LPSPI_TCR_PRESCALE_WIDTH                 3u\r\n#define LPSPI_TCR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))<<LPSPI_TCR_PRESCALE_SHIFT))&LPSPI_TCR_PRESCALE_MASK)\r\n#define LPSPI_TCR_CPHA_MASK                      0x40000000u\r\n#define LPSPI_TCR_CPHA_SHIFT                     30u\r\n#define LPSPI_TCR_CPHA_WIDTH                     1u\r\n#define LPSPI_TCR_CPHA(x)                        (((uint32_t)(((uint32_t)(x))<<LPSPI_TCR_CPHA_SHIFT))&LPSPI_TCR_CPHA_MASK)\r\n#define LPSPI_TCR_CPOL_MASK                      0x80000000u\r\n#define LPSPI_TCR_CPOL_SHIFT                     31u\r\n#define LPSPI_TCR_CPOL_WIDTH                     1u\r\n#define LPSPI_TCR_CPOL(x)                        (((uint32_t)(((uint32_t)(x))<<LPSPI_TCR_CPOL_SHIFT))&LPSPI_TCR_CPOL_MASK)\r\n/* TDR Bit Fields */\r\n#define LPSPI_TDR_DATA_MASK                      0xFFFFFFFFu\r\n#define LPSPI_TDR_DATA_SHIFT                     0u\r\n#define LPSPI_TDR_DATA_WIDTH                     32u\r\n#define LPSPI_TDR_DATA(x)                        (((uint32_t)(((uint32_t)(x))<<LPSPI_TDR_DATA_SHIFT))&LPSPI_TDR_DATA_MASK)\r\n/* RSR Bit Fields */\r\n#define LPSPI_RSR_SOF_MASK                       0x1u\r\n#define LPSPI_RSR_SOF_SHIFT                      0u\r\n#define LPSPI_RSR_SOF_WIDTH                      1u\r\n#define LPSPI_RSR_SOF(x)                         (((uint32_t)(((uint32_t)(x))<<LPSPI_RSR_SOF_SHIFT))&LPSPI_RSR_SOF_MASK)\r\n#define LPSPI_RSR_RXEMPTY_MASK                   0x2u\r\n#define LPSPI_RSR_RXEMPTY_SHIFT                  1u\r\n#define LPSPI_RSR_RXEMPTY_WIDTH                  1u\r\n#define LPSPI_RSR_RXEMPTY(x)                     (((uint32_t)(((uint32_t)(x))<<LPSPI_RSR_RXEMPTY_SHIFT))&LPSPI_RSR_RXEMPTY_MASK)\r\n/* RDR Bit Fields */\r\n#define LPSPI_RDR_DATA_MASK                      0xFFFFFFFFu\r\n#define LPSPI_RDR_DATA_SHIFT                     0u\r\n#define LPSPI_RDR_DATA_WIDTH                     32u\r\n#define LPSPI_RDR_DATA(x)                        (((uint32_t)(((uint32_t)(x))<<LPSPI_RDR_DATA_SHIFT))&LPSPI_RDR_DATA_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group LPSPI_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group LPSPI_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- LPTMR Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup LPTMR_Peripheral_Access_Layer LPTMR Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** LPTMR - Size of Registers Arrays */\r\n\r\n/** LPTMR - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t CSR;                               /**< Low Power Timer Control Status Register, offset: 0x0 */\r\n  __IO uint32_t PSR;                               /**< Low Power Timer Prescale Register, offset: 0x4 */\r\n  __IO uint32_t CMR;                               /**< Low Power Timer Compare Register, offset: 0x8 */\r\n  __IO uint32_t CNR;                               /**< Low Power Timer Counter Register, offset: 0xC */\r\n} LPTMR_Type, *LPTMR_MemMapPtr;\r\n\r\n /** Number of instances of the LPTMR module. */\r\n#define LPTMR_INSTANCE_COUNT                     (1u)\r\n\r\n\r\n/* LPTMR - Peripheral instance base addresses */\r\n/** Peripheral LPTMR0 base address */\r\n#define LPTMR0_BASE                              (0x40040000u)\r\n/** Peripheral LPTMR0 base pointer */\r\n#define LPTMR0                                   ((LPTMR_Type *)LPTMR0_BASE)\r\n/** Array initializer of LPTMR peripheral base addresses */\r\n#define LPTMR_BASE_ADDRS                         { LPTMR0_BASE }\r\n/** Array initializer of LPTMR peripheral base pointers */\r\n#define LPTMR_BASE_PTRS                          { LPTMR0 }\r\n /** Number of interrupt vector arrays for the LPTMR module. */\r\n#define LPTMR_IRQS_ARR_COUNT                     (1u)\r\n /** Number of interrupt channels for the LPTMR module. */\r\n#define LPTMR_IRQS_CH_COUNT                      (1u)\r\n/** Interrupt vectors for the LPTMR peripheral type */\r\n#define LPTMR_IRQS                               { LPTMR0_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- LPTMR Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup LPTMR_Register_Masks LPTMR Register Masks\r\n * @{\r\n */\r\n\r\n/* CSR Bit Fields */\r\n#define LPTMR_CSR_TEN_MASK                       0x1u\r\n#define LPTMR_CSR_TEN_SHIFT                      0u\r\n#define LPTMR_CSR_TEN_WIDTH                      1u\r\n#define LPTMR_CSR_TEN(x)                         (((uint32_t)(((uint32_t)(x))<<LPTMR_CSR_TEN_SHIFT))&LPTMR_CSR_TEN_MASK)\r\n#define LPTMR_CSR_TMS_MASK                       0x2u\r\n#define LPTMR_CSR_TMS_SHIFT                      1u\r\n#define LPTMR_CSR_TMS_WIDTH                      1u\r\n#define LPTMR_CSR_TMS(x)                         (((uint32_t)(((uint32_t)(x))<<LPTMR_CSR_TMS_SHIFT))&LPTMR_CSR_TMS_MASK)\r\n#define LPTMR_CSR_TFC_MASK                       0x4u\r\n#define LPTMR_CSR_TFC_SHIFT                      2u\r\n#define LPTMR_CSR_TFC_WIDTH                      1u\r\n#define LPTMR_CSR_TFC(x)                         (((uint32_t)(((uint32_t)(x))<<LPTMR_CSR_TFC_SHIFT))&LPTMR_CSR_TFC_MASK)\r\n#define LPTMR_CSR_TPP_MASK                       0x8u\r\n#define LPTMR_CSR_TPP_SHIFT                      3u\r\n#define LPTMR_CSR_TPP_WIDTH                      1u\r\n#define LPTMR_CSR_TPP(x)                         (((uint32_t)(((uint32_t)(x))<<LPTMR_CSR_TPP_SHIFT))&LPTMR_CSR_TPP_MASK)\r\n#define LPTMR_CSR_TPS_MASK                       0x30u\r\n#define LPTMR_CSR_TPS_SHIFT                      4u\r\n#define LPTMR_CSR_TPS_WIDTH                      2u\r\n#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x))<<LPTMR_CSR_TPS_SHIFT))&LPTMR_CSR_TPS_MASK)\r\n#define LPTMR_CSR_TIE_MASK                       0x40u\r\n#define LPTMR_CSR_TIE_SHIFT                      6u\r\n#define LPTMR_CSR_TIE_WIDTH                      1u\r\n#define LPTMR_CSR_TIE(x)                         (((uint32_t)(((uint32_t)(x))<<LPTMR_CSR_TIE_SHIFT))&LPTMR_CSR_TIE_MASK)\r\n#define LPTMR_CSR_TCF_MASK                       0x80u\r\n#define LPTMR_CSR_TCF_SHIFT                      7u\r\n#define LPTMR_CSR_TCF_WIDTH                      1u\r\n#define LPTMR_CSR_TCF(x)                         (((uint32_t)(((uint32_t)(x))<<LPTMR_CSR_TCF_SHIFT))&LPTMR_CSR_TCF_MASK)\r\n#define LPTMR_CSR_TDRE_MASK                      0x100u\r\n#define LPTMR_CSR_TDRE_SHIFT                     8u\r\n#define LPTMR_CSR_TDRE_WIDTH                     1u\r\n#define LPTMR_CSR_TDRE(x)                        (((uint32_t)(((uint32_t)(x))<<LPTMR_CSR_TDRE_SHIFT))&LPTMR_CSR_TDRE_MASK)\r\n/* PSR Bit Fields */\r\n#define LPTMR_PSR_PCS_MASK                       0x3u\r\n#define LPTMR_PSR_PCS_SHIFT                      0u\r\n#define LPTMR_PSR_PCS_WIDTH                      2u\r\n#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x))<<LPTMR_PSR_PCS_SHIFT))&LPTMR_PSR_PCS_MASK)\r\n#define LPTMR_PSR_PBYP_MASK                      0x4u\r\n#define LPTMR_PSR_PBYP_SHIFT                     2u\r\n#define LPTMR_PSR_PBYP_WIDTH                     1u\r\n#define LPTMR_PSR_PBYP(x)                        (((uint32_t)(((uint32_t)(x))<<LPTMR_PSR_PBYP_SHIFT))&LPTMR_PSR_PBYP_MASK)\r\n#define LPTMR_PSR_PRESCALE_MASK                  0x78u\r\n#define LPTMR_PSR_PRESCALE_SHIFT                 3u\r\n#define LPTMR_PSR_PRESCALE_WIDTH                 4u\r\n#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))<<LPTMR_PSR_PRESCALE_SHIFT))&LPTMR_PSR_PRESCALE_MASK)\r\n/* CMR Bit Fields */\r\n#define LPTMR_CMR_COMPARE_MASK                   0xFFFFu\r\n#define LPTMR_CMR_COMPARE_SHIFT                  0u\r\n#define LPTMR_CMR_COMPARE_WIDTH                  16u\r\n#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x))<<LPTMR_CMR_COMPARE_SHIFT))&LPTMR_CMR_COMPARE_MASK)\r\n/* CNR Bit Fields */\r\n#define LPTMR_CNR_COUNTER_MASK                   0xFFFFu\r\n#define LPTMR_CNR_COUNTER_SHIFT                  0u\r\n#define LPTMR_CNR_COUNTER_WIDTH                  16u\r\n#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x))<<LPTMR_CNR_COUNTER_SHIFT))&LPTMR_CNR_COUNTER_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group LPTMR_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group LPTMR_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- LPUART Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup LPUART_Peripheral_Access_Layer LPUART Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** LPUART - Size of Registers Arrays */\r\n\r\n/** LPUART - Register Layout Typedef */\r\ntypedef struct {\r\n  __I  uint32_t VERID;                             /**< Version ID Register, offset: 0x0 */\r\n  __I  uint32_t PARAM;                             /**< Parameter Register, offset: 0x4 */\r\n  __IO uint32_t GLOBAL;                            /**< LPUART Global Register, offset: 0x8 */\r\n  __IO uint32_t PINCFG;                            /**< LPUART Pin Configuration Register, offset: 0xC */\r\n  __IO uint32_t BAUD;                              /**< LPUART Baud Rate Register, offset: 0x10 */\r\n  __IO uint32_t STAT;                              /**< LPUART Status Register, offset: 0x14 */\r\n  __IO uint32_t CTRL;                              /**< LPUART Control Register, offset: 0x18 */\r\n  __IO uint32_t DATA;                              /**< LPUART Data Register, offset: 0x1C */\r\n  __IO uint32_t MATCH;                             /**< LPUART Match Address Register, offset: 0x20 */\r\n  __IO uint32_t MODIR;                             /**< LPUART Modem IrDA Register, offset: 0x24 */\r\n  __IO uint32_t FIFO;                              /**< LPUART FIFO Register, offset: 0x28 */\r\n  __IO uint32_t WATER;                             /**< LPUART Watermark Register, offset: 0x2C */\r\n} LPUART_Type, *LPUART_MemMapPtr;\r\n\r\n /** Number of instances of the LPUART module. */\r\n#define LPUART_INSTANCE_COUNT                    (2u)\r\n\r\n\r\n/* LPUART - Peripheral instance base addresses */\r\n/** Peripheral LPUART0 base address */\r\n#define LPUART0_BASE                             (0x4006A000u)\r\n/** Peripheral LPUART0 base pointer */\r\n#define LPUART0                                  ((LPUART_Type *)LPUART0_BASE)\r\n/** Peripheral LPUART1 base address */\r\n#define LPUART1_BASE                             (0x4006B000u)\r\n/** Peripheral LPUART1 base pointer */\r\n#define LPUART1                                  ((LPUART_Type *)LPUART1_BASE)\r\n/** Array initializer of LPUART peripheral base addresses */\r\n#define LPUART_BASE_ADDRS                        { LPUART0_BASE, LPUART1_BASE }\r\n/** Array initializer of LPUART peripheral base pointers */\r\n#define LPUART_BASE_PTRS                         { LPUART0, LPUART1 }\r\n /** Number of interrupt vector arrays for the LPUART module. */\r\n#define LPUART_IRQS_ARR_COUNT                    (1u)\r\n /** Number of interrupt channels for the RX_TX type of LPUART module. */\r\n#define LPUART_RX_TX_IRQS_CH_COUNT               (1u)\r\n/** Interrupt vectors for the LPUART peripheral type */\r\n#define LPUART_RX_TX_IRQS                        { LPUART0_RxTx_IRQn, LPUART1_RxTx_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- LPUART Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup LPUART_Register_Masks LPUART Register Masks\r\n * @{\r\n */\r\n\r\n/* VERID Bit Fields */\r\n#define LPUART_VERID_FEATURE_MASK                0xFFFFu\r\n#define LPUART_VERID_FEATURE_SHIFT               0u\r\n#define LPUART_VERID_FEATURE_WIDTH               16u\r\n#define LPUART_VERID_FEATURE(x)                  (((uint32_t)(((uint32_t)(x))<<LPUART_VERID_FEATURE_SHIFT))&LPUART_VERID_FEATURE_MASK)\r\n#define LPUART_VERID_MINOR_MASK                  0xFF0000u\r\n#define LPUART_VERID_MINOR_SHIFT                 16u\r\n#define LPUART_VERID_MINOR_WIDTH                 8u\r\n#define LPUART_VERID_MINOR(x)                    (((uint32_t)(((uint32_t)(x))<<LPUART_VERID_MINOR_SHIFT))&LPUART_VERID_MINOR_MASK)\r\n#define LPUART_VERID_MAJOR_MASK                  0xFF000000u\r\n#define LPUART_VERID_MAJOR_SHIFT                 24u\r\n#define LPUART_VERID_MAJOR_WIDTH                 8u\r\n#define LPUART_VERID_MAJOR(x)                    (((uint32_t)(((uint32_t)(x))<<LPUART_VERID_MAJOR_SHIFT))&LPUART_VERID_MAJOR_MASK)\r\n/* PARAM Bit Fields */\r\n#define LPUART_PARAM_TXFIFO_MASK                 0xFFu\r\n#define LPUART_PARAM_TXFIFO_SHIFT                0u\r\n#define LPUART_PARAM_TXFIFO_WIDTH                8u\r\n#define LPUART_PARAM_TXFIFO(x)                   (((uint32_t)(((uint32_t)(x))<<LPUART_PARAM_TXFIFO_SHIFT))&LPUART_PARAM_TXFIFO_MASK)\r\n#define LPUART_PARAM_RXFIFO_MASK                 0xFF00u\r\n#define LPUART_PARAM_RXFIFO_SHIFT                8u\r\n#define LPUART_PARAM_RXFIFO_WIDTH                8u\r\n#define LPUART_PARAM_RXFIFO(x)                   (((uint32_t)(((uint32_t)(x))<<LPUART_PARAM_RXFIFO_SHIFT))&LPUART_PARAM_RXFIFO_MASK)\r\n/* GLOBAL Bit Fields */\r\n#define LPUART_GLOBAL_RST_MASK                   0x2u\r\n#define LPUART_GLOBAL_RST_SHIFT                  1u\r\n#define LPUART_GLOBAL_RST_WIDTH                  1u\r\n#define LPUART_GLOBAL_RST(x)                     (((uint32_t)(((uint32_t)(x))<<LPUART_GLOBAL_RST_SHIFT))&LPUART_GLOBAL_RST_MASK)\r\n/* PINCFG Bit Fields */\r\n#define LPUART_PINCFG_TRGSEL_MASK                0x3u\r\n#define LPUART_PINCFG_TRGSEL_SHIFT               0u\r\n#define LPUART_PINCFG_TRGSEL_WIDTH               2u\r\n#define LPUART_PINCFG_TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))<<LPUART_PINCFG_TRGSEL_SHIFT))&LPUART_PINCFG_TRGSEL_MASK)\r\n/* BAUD Bit Fields */\r\n#define LPUART_BAUD_SBR_MASK                     0x1FFFu\r\n#define LPUART_BAUD_SBR_SHIFT                    0u\r\n#define LPUART_BAUD_SBR_WIDTH                    13u\r\n#define LPUART_BAUD_SBR(x)                       (((uint32_t)(((uint32_t)(x))<<LPUART_BAUD_SBR_SHIFT))&LPUART_BAUD_SBR_MASK)\r\n#define LPUART_BAUD_SBNS_MASK                    0x2000u\r\n#define LPUART_BAUD_SBNS_SHIFT                   13u\r\n#define LPUART_BAUD_SBNS_WIDTH                   1u\r\n#define LPUART_BAUD_SBNS(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_BAUD_SBNS_SHIFT))&LPUART_BAUD_SBNS_MASK)\r\n#define LPUART_BAUD_RXEDGIE_MASK                 0x4000u\r\n#define LPUART_BAUD_RXEDGIE_SHIFT                14u\r\n#define LPUART_BAUD_RXEDGIE_WIDTH                1u\r\n#define LPUART_BAUD_RXEDGIE(x)                   (((uint32_t)(((uint32_t)(x))<<LPUART_BAUD_RXEDGIE_SHIFT))&LPUART_BAUD_RXEDGIE_MASK)\r\n#define LPUART_BAUD_LBKDIE_MASK                  0x8000u\r\n#define LPUART_BAUD_LBKDIE_SHIFT                 15u\r\n#define LPUART_BAUD_LBKDIE_WIDTH                 1u\r\n#define LPUART_BAUD_LBKDIE(x)                    (((uint32_t)(((uint32_t)(x))<<LPUART_BAUD_LBKDIE_SHIFT))&LPUART_BAUD_LBKDIE_MASK)\r\n#define LPUART_BAUD_RESYNCDIS_MASK               0x10000u\r\n#define LPUART_BAUD_RESYNCDIS_SHIFT              16u\r\n#define LPUART_BAUD_RESYNCDIS_WIDTH              1u\r\n#define LPUART_BAUD_RESYNCDIS(x)                 (((uint32_t)(((uint32_t)(x))<<LPUART_BAUD_RESYNCDIS_SHIFT))&LPUART_BAUD_RESYNCDIS_MASK)\r\n#define LPUART_BAUD_BOTHEDGE_MASK                0x20000u\r\n#define LPUART_BAUD_BOTHEDGE_SHIFT               17u\r\n#define LPUART_BAUD_BOTHEDGE_WIDTH               1u\r\n#define LPUART_BAUD_BOTHEDGE(x)                  (((uint32_t)(((uint32_t)(x))<<LPUART_BAUD_BOTHEDGE_SHIFT))&LPUART_BAUD_BOTHEDGE_MASK)\r\n#define LPUART_BAUD_MATCFG_MASK                  0xC0000u\r\n#define LPUART_BAUD_MATCFG_SHIFT                 18u\r\n#define LPUART_BAUD_MATCFG_WIDTH                 2u\r\n#define LPUART_BAUD_MATCFG(x)                    (((uint32_t)(((uint32_t)(x))<<LPUART_BAUD_MATCFG_SHIFT))&LPUART_BAUD_MATCFG_MASK)\r\n#define LPUART_BAUD_RIDMAE_MASK                  0x100000u\r\n#define LPUART_BAUD_RIDMAE_SHIFT                 20u\r\n#define LPUART_BAUD_RIDMAE_WIDTH                 1u\r\n#define LPUART_BAUD_RIDMAE(x)                    (((uint32_t)(((uint32_t)(x))<<LPUART_BAUD_RIDMAE_SHIFT))&LPUART_BAUD_RIDMAE_MASK)\r\n#define LPUART_BAUD_RDMAE_MASK                   0x200000u\r\n#define LPUART_BAUD_RDMAE_SHIFT                  21u\r\n#define LPUART_BAUD_RDMAE_WIDTH                  1u\r\n#define LPUART_BAUD_RDMAE(x)                     (((uint32_t)(((uint32_t)(x))<<LPUART_BAUD_RDMAE_SHIFT))&LPUART_BAUD_RDMAE_MASK)\r\n#define LPUART_BAUD_TDMAE_MASK                   0x800000u\r\n#define LPUART_BAUD_TDMAE_SHIFT                  23u\r\n#define LPUART_BAUD_TDMAE_WIDTH                  1u\r\n#define LPUART_BAUD_TDMAE(x)                     (((uint32_t)(((uint32_t)(x))<<LPUART_BAUD_TDMAE_SHIFT))&LPUART_BAUD_TDMAE_MASK)\r\n#define LPUART_BAUD_OSR_MASK                     0x1F000000u\r\n#define LPUART_BAUD_OSR_SHIFT                    24u\r\n#define LPUART_BAUD_OSR_WIDTH                    5u\r\n#define LPUART_BAUD_OSR(x)                       (((uint32_t)(((uint32_t)(x))<<LPUART_BAUD_OSR_SHIFT))&LPUART_BAUD_OSR_MASK)\r\n#define LPUART_BAUD_M10_MASK                     0x20000000u\r\n#define LPUART_BAUD_M10_SHIFT                    29u\r\n#define LPUART_BAUD_M10_WIDTH                    1u\r\n#define LPUART_BAUD_M10(x)                       (((uint32_t)(((uint32_t)(x))<<LPUART_BAUD_M10_SHIFT))&LPUART_BAUD_M10_MASK)\r\n#define LPUART_BAUD_MAEN2_MASK                   0x40000000u\r\n#define LPUART_BAUD_MAEN2_SHIFT                  30u\r\n#define LPUART_BAUD_MAEN2_WIDTH                  1u\r\n#define LPUART_BAUD_MAEN2(x)                     (((uint32_t)(((uint32_t)(x))<<LPUART_BAUD_MAEN2_SHIFT))&LPUART_BAUD_MAEN2_MASK)\r\n#define LPUART_BAUD_MAEN1_MASK                   0x80000000u\r\n#define LPUART_BAUD_MAEN1_SHIFT                  31u\r\n#define LPUART_BAUD_MAEN1_WIDTH                  1u\r\n#define LPUART_BAUD_MAEN1(x)                     (((uint32_t)(((uint32_t)(x))<<LPUART_BAUD_MAEN1_SHIFT))&LPUART_BAUD_MAEN1_MASK)\r\n/* STAT Bit Fields */\r\n#define LPUART_STAT_MA2F_MASK                    0x4000u\r\n#define LPUART_STAT_MA2F_SHIFT                   14u\r\n#define LPUART_STAT_MA2F_WIDTH                   1u\r\n#define LPUART_STAT_MA2F(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_STAT_MA2F_SHIFT))&LPUART_STAT_MA2F_MASK)\r\n#define LPUART_STAT_MA1F_MASK                    0x8000u\r\n#define LPUART_STAT_MA1F_SHIFT                   15u\r\n#define LPUART_STAT_MA1F_WIDTH                   1u\r\n#define LPUART_STAT_MA1F(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_STAT_MA1F_SHIFT))&LPUART_STAT_MA1F_MASK)\r\n#define LPUART_STAT_PF_MASK                      0x10000u\r\n#define LPUART_STAT_PF_SHIFT                     16u\r\n#define LPUART_STAT_PF_WIDTH                     1u\r\n#define LPUART_STAT_PF(x)                        (((uint32_t)(((uint32_t)(x))<<LPUART_STAT_PF_SHIFT))&LPUART_STAT_PF_MASK)\r\n#define LPUART_STAT_FE_MASK                      0x20000u\r\n#define LPUART_STAT_FE_SHIFT                     17u\r\n#define LPUART_STAT_FE_WIDTH                     1u\r\n#define LPUART_STAT_FE(x)                        (((uint32_t)(((uint32_t)(x))<<LPUART_STAT_FE_SHIFT))&LPUART_STAT_FE_MASK)\r\n#define LPUART_STAT_NF_MASK                      0x40000u\r\n#define LPUART_STAT_NF_SHIFT                     18u\r\n#define LPUART_STAT_NF_WIDTH                     1u\r\n#define LPUART_STAT_NF(x)                        (((uint32_t)(((uint32_t)(x))<<LPUART_STAT_NF_SHIFT))&LPUART_STAT_NF_MASK)\r\n#define LPUART_STAT_OR_MASK                      0x80000u\r\n#define LPUART_STAT_OR_SHIFT                     19u\r\n#define LPUART_STAT_OR_WIDTH                     1u\r\n#define LPUART_STAT_OR(x)                        (((uint32_t)(((uint32_t)(x))<<LPUART_STAT_OR_SHIFT))&LPUART_STAT_OR_MASK)\r\n#define LPUART_STAT_IDLE_MASK                    0x100000u\r\n#define LPUART_STAT_IDLE_SHIFT                   20u\r\n#define LPUART_STAT_IDLE_WIDTH                   1u\r\n#define LPUART_STAT_IDLE(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_STAT_IDLE_SHIFT))&LPUART_STAT_IDLE_MASK)\r\n#define LPUART_STAT_RDRF_MASK                    0x200000u\r\n#define LPUART_STAT_RDRF_SHIFT                   21u\r\n#define LPUART_STAT_RDRF_WIDTH                   1u\r\n#define LPUART_STAT_RDRF(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_STAT_RDRF_SHIFT))&LPUART_STAT_RDRF_MASK)\r\n#define LPUART_STAT_TC_MASK                      0x400000u\r\n#define LPUART_STAT_TC_SHIFT                     22u\r\n#define LPUART_STAT_TC_WIDTH                     1u\r\n#define LPUART_STAT_TC(x)                        (((uint32_t)(((uint32_t)(x))<<LPUART_STAT_TC_SHIFT))&LPUART_STAT_TC_MASK)\r\n#define LPUART_STAT_TDRE_MASK                    0x800000u\r\n#define LPUART_STAT_TDRE_SHIFT                   23u\r\n#define LPUART_STAT_TDRE_WIDTH                   1u\r\n#define LPUART_STAT_TDRE(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_STAT_TDRE_SHIFT))&LPUART_STAT_TDRE_MASK)\r\n#define LPUART_STAT_RAF_MASK                     0x1000000u\r\n#define LPUART_STAT_RAF_SHIFT                    24u\r\n#define LPUART_STAT_RAF_WIDTH                    1u\r\n#define LPUART_STAT_RAF(x)                       (((uint32_t)(((uint32_t)(x))<<LPUART_STAT_RAF_SHIFT))&LPUART_STAT_RAF_MASK)\r\n#define LPUART_STAT_LBKDE_MASK                   0x2000000u\r\n#define LPUART_STAT_LBKDE_SHIFT                  25u\r\n#define LPUART_STAT_LBKDE_WIDTH                  1u\r\n#define LPUART_STAT_LBKDE(x)                     (((uint32_t)(((uint32_t)(x))<<LPUART_STAT_LBKDE_SHIFT))&LPUART_STAT_LBKDE_MASK)\r\n#define LPUART_STAT_BRK13_MASK                   0x4000000u\r\n#define LPUART_STAT_BRK13_SHIFT                  26u\r\n#define LPUART_STAT_BRK13_WIDTH                  1u\r\n#define LPUART_STAT_BRK13(x)                     (((uint32_t)(((uint32_t)(x))<<LPUART_STAT_BRK13_SHIFT))&LPUART_STAT_BRK13_MASK)\r\n#define LPUART_STAT_RWUID_MASK                   0x8000000u\r\n#define LPUART_STAT_RWUID_SHIFT                  27u\r\n#define LPUART_STAT_RWUID_WIDTH                  1u\r\n#define LPUART_STAT_RWUID(x)                     (((uint32_t)(((uint32_t)(x))<<LPUART_STAT_RWUID_SHIFT))&LPUART_STAT_RWUID_MASK)\r\n#define LPUART_STAT_RXINV_MASK                   0x10000000u\r\n#define LPUART_STAT_RXINV_SHIFT                  28u\r\n#define LPUART_STAT_RXINV_WIDTH                  1u\r\n#define LPUART_STAT_RXINV(x)                     (((uint32_t)(((uint32_t)(x))<<LPUART_STAT_RXINV_SHIFT))&LPUART_STAT_RXINV_MASK)\r\n#define LPUART_STAT_MSBF_MASK                    0x20000000u\r\n#define LPUART_STAT_MSBF_SHIFT                   29u\r\n#define LPUART_STAT_MSBF_WIDTH                   1u\r\n#define LPUART_STAT_MSBF(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_STAT_MSBF_SHIFT))&LPUART_STAT_MSBF_MASK)\r\n#define LPUART_STAT_RXEDGIF_MASK                 0x40000000u\r\n#define LPUART_STAT_RXEDGIF_SHIFT                30u\r\n#define LPUART_STAT_RXEDGIF_WIDTH                1u\r\n#define LPUART_STAT_RXEDGIF(x)                   (((uint32_t)(((uint32_t)(x))<<LPUART_STAT_RXEDGIF_SHIFT))&LPUART_STAT_RXEDGIF_MASK)\r\n#define LPUART_STAT_LBKDIF_MASK                  0x80000000u\r\n#define LPUART_STAT_LBKDIF_SHIFT                 31u\r\n#define LPUART_STAT_LBKDIF_WIDTH                 1u\r\n#define LPUART_STAT_LBKDIF(x)                    (((uint32_t)(((uint32_t)(x))<<LPUART_STAT_LBKDIF_SHIFT))&LPUART_STAT_LBKDIF_MASK)\r\n/* CTRL Bit Fields */\r\n#define LPUART_CTRL_PT_MASK                      0x1u\r\n#define LPUART_CTRL_PT_SHIFT                     0u\r\n#define LPUART_CTRL_PT_WIDTH                     1u\r\n#define LPUART_CTRL_PT(x)                        (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_PT_SHIFT))&LPUART_CTRL_PT_MASK)\r\n#define LPUART_CTRL_PE_MASK                      0x2u\r\n#define LPUART_CTRL_PE_SHIFT                     1u\r\n#define LPUART_CTRL_PE_WIDTH                     1u\r\n#define LPUART_CTRL_PE(x)                        (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_PE_SHIFT))&LPUART_CTRL_PE_MASK)\r\n#define LPUART_CTRL_ILT_MASK                     0x4u\r\n#define LPUART_CTRL_ILT_SHIFT                    2u\r\n#define LPUART_CTRL_ILT_WIDTH                    1u\r\n#define LPUART_CTRL_ILT(x)                       (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_ILT_SHIFT))&LPUART_CTRL_ILT_MASK)\r\n#define LPUART_CTRL_WAKE_MASK                    0x8u\r\n#define LPUART_CTRL_WAKE_SHIFT                   3u\r\n#define LPUART_CTRL_WAKE_WIDTH                   1u\r\n#define LPUART_CTRL_WAKE(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_WAKE_SHIFT))&LPUART_CTRL_WAKE_MASK)\r\n#define LPUART_CTRL_M_MASK                       0x10u\r\n#define LPUART_CTRL_M_SHIFT                      4u\r\n#define LPUART_CTRL_M_WIDTH                      1u\r\n#define LPUART_CTRL_M(x)                         (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_M_SHIFT))&LPUART_CTRL_M_MASK)\r\n#define LPUART_CTRL_RSRC_MASK                    0x20u\r\n#define LPUART_CTRL_RSRC_SHIFT                   5u\r\n#define LPUART_CTRL_RSRC_WIDTH                   1u\r\n#define LPUART_CTRL_RSRC(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_RSRC_SHIFT))&LPUART_CTRL_RSRC_MASK)\r\n#define LPUART_CTRL_DOZEEN_MASK                  0x40u\r\n#define LPUART_CTRL_DOZEEN_SHIFT                 6u\r\n#define LPUART_CTRL_DOZEEN_WIDTH                 1u\r\n#define LPUART_CTRL_DOZEEN(x)                    (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_DOZEEN_SHIFT))&LPUART_CTRL_DOZEEN_MASK)\r\n#define LPUART_CTRL_LOOPS_MASK                   0x80u\r\n#define LPUART_CTRL_LOOPS_SHIFT                  7u\r\n#define LPUART_CTRL_LOOPS_WIDTH                  1u\r\n#define LPUART_CTRL_LOOPS(x)                     (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_LOOPS_SHIFT))&LPUART_CTRL_LOOPS_MASK)\r\n#define LPUART_CTRL_IDLECFG_MASK                 0x700u\r\n#define LPUART_CTRL_IDLECFG_SHIFT                8u\r\n#define LPUART_CTRL_IDLECFG_WIDTH                3u\r\n#define LPUART_CTRL_IDLECFG(x)                   (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_IDLECFG_SHIFT))&LPUART_CTRL_IDLECFG_MASK)\r\n#define LPUART_CTRL_M7_MASK                      0x800u\r\n#define LPUART_CTRL_M7_SHIFT                     11u\r\n#define LPUART_CTRL_M7_WIDTH                     1u\r\n#define LPUART_CTRL_M7(x)                        (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_M7_SHIFT))&LPUART_CTRL_M7_MASK)\r\n#define LPUART_CTRL_MA2IE_MASK                   0x4000u\r\n#define LPUART_CTRL_MA2IE_SHIFT                  14u\r\n#define LPUART_CTRL_MA2IE_WIDTH                  1u\r\n#define LPUART_CTRL_MA2IE(x)                     (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_MA2IE_SHIFT))&LPUART_CTRL_MA2IE_MASK)\r\n#define LPUART_CTRL_MA1IE_MASK                   0x8000u\r\n#define LPUART_CTRL_MA1IE_SHIFT                  15u\r\n#define LPUART_CTRL_MA1IE_WIDTH                  1u\r\n#define LPUART_CTRL_MA1IE(x)                     (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_MA1IE_SHIFT))&LPUART_CTRL_MA1IE_MASK)\r\n#define LPUART_CTRL_SBK_MASK                     0x10000u\r\n#define LPUART_CTRL_SBK_SHIFT                    16u\r\n#define LPUART_CTRL_SBK_WIDTH                    1u\r\n#define LPUART_CTRL_SBK(x)                       (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_SBK_SHIFT))&LPUART_CTRL_SBK_MASK)\r\n#define LPUART_CTRL_RWU_MASK                     0x20000u\r\n#define LPUART_CTRL_RWU_SHIFT                    17u\r\n#define LPUART_CTRL_RWU_WIDTH                    1u\r\n#define LPUART_CTRL_RWU(x)                       (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_RWU_SHIFT))&LPUART_CTRL_RWU_MASK)\r\n#define LPUART_CTRL_RE_MASK                      0x40000u\r\n#define LPUART_CTRL_RE_SHIFT                     18u\r\n#define LPUART_CTRL_RE_WIDTH                     1u\r\n#define LPUART_CTRL_RE(x)                        (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_RE_SHIFT))&LPUART_CTRL_RE_MASK)\r\n#define LPUART_CTRL_TE_MASK                      0x80000u\r\n#define LPUART_CTRL_TE_SHIFT                     19u\r\n#define LPUART_CTRL_TE_WIDTH                     1u\r\n#define LPUART_CTRL_TE(x)                        (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_TE_SHIFT))&LPUART_CTRL_TE_MASK)\r\n#define LPUART_CTRL_ILIE_MASK                    0x100000u\r\n#define LPUART_CTRL_ILIE_SHIFT                   20u\r\n#define LPUART_CTRL_ILIE_WIDTH                   1u\r\n#define LPUART_CTRL_ILIE(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_ILIE_SHIFT))&LPUART_CTRL_ILIE_MASK)\r\n#define LPUART_CTRL_RIE_MASK                     0x200000u\r\n#define LPUART_CTRL_RIE_SHIFT                    21u\r\n#define LPUART_CTRL_RIE_WIDTH                    1u\r\n#define LPUART_CTRL_RIE(x)                       (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_RIE_SHIFT))&LPUART_CTRL_RIE_MASK)\r\n#define LPUART_CTRL_TCIE_MASK                    0x400000u\r\n#define LPUART_CTRL_TCIE_SHIFT                   22u\r\n#define LPUART_CTRL_TCIE_WIDTH                   1u\r\n#define LPUART_CTRL_TCIE(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_TCIE_SHIFT))&LPUART_CTRL_TCIE_MASK)\r\n#define LPUART_CTRL_TIE_MASK                     0x800000u\r\n#define LPUART_CTRL_TIE_SHIFT                    23u\r\n#define LPUART_CTRL_TIE_WIDTH                    1u\r\n#define LPUART_CTRL_TIE(x)                       (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_TIE_SHIFT))&LPUART_CTRL_TIE_MASK)\r\n#define LPUART_CTRL_PEIE_MASK                    0x1000000u\r\n#define LPUART_CTRL_PEIE_SHIFT                   24u\r\n#define LPUART_CTRL_PEIE_WIDTH                   1u\r\n#define LPUART_CTRL_PEIE(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_PEIE_SHIFT))&LPUART_CTRL_PEIE_MASK)\r\n#define LPUART_CTRL_FEIE_MASK                    0x2000000u\r\n#define LPUART_CTRL_FEIE_SHIFT                   25u\r\n#define LPUART_CTRL_FEIE_WIDTH                   1u\r\n#define LPUART_CTRL_FEIE(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_FEIE_SHIFT))&LPUART_CTRL_FEIE_MASK)\r\n#define LPUART_CTRL_NEIE_MASK                    0x4000000u\r\n#define LPUART_CTRL_NEIE_SHIFT                   26u\r\n#define LPUART_CTRL_NEIE_WIDTH                   1u\r\n#define LPUART_CTRL_NEIE(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_NEIE_SHIFT))&LPUART_CTRL_NEIE_MASK)\r\n#define LPUART_CTRL_ORIE_MASK                    0x8000000u\r\n#define LPUART_CTRL_ORIE_SHIFT                   27u\r\n#define LPUART_CTRL_ORIE_WIDTH                   1u\r\n#define LPUART_CTRL_ORIE(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_ORIE_SHIFT))&LPUART_CTRL_ORIE_MASK)\r\n#define LPUART_CTRL_TXINV_MASK                   0x10000000u\r\n#define LPUART_CTRL_TXINV_SHIFT                  28u\r\n#define LPUART_CTRL_TXINV_WIDTH                  1u\r\n#define LPUART_CTRL_TXINV(x)                     (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_TXINV_SHIFT))&LPUART_CTRL_TXINV_MASK)\r\n#define LPUART_CTRL_TXDIR_MASK                   0x20000000u\r\n#define LPUART_CTRL_TXDIR_SHIFT                  29u\r\n#define LPUART_CTRL_TXDIR_WIDTH                  1u\r\n#define LPUART_CTRL_TXDIR(x)                     (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_TXDIR_SHIFT))&LPUART_CTRL_TXDIR_MASK)\r\n#define LPUART_CTRL_R9T8_MASK                    0x40000000u\r\n#define LPUART_CTRL_R9T8_SHIFT                   30u\r\n#define LPUART_CTRL_R9T8_WIDTH                   1u\r\n#define LPUART_CTRL_R9T8(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_R9T8_SHIFT))&LPUART_CTRL_R9T8_MASK)\r\n#define LPUART_CTRL_R8T9_MASK                    0x80000000u\r\n#define LPUART_CTRL_R8T9_SHIFT                   31u\r\n#define LPUART_CTRL_R8T9_WIDTH                   1u\r\n#define LPUART_CTRL_R8T9(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_CTRL_R8T9_SHIFT))&LPUART_CTRL_R8T9_MASK)\r\n/* DATA Bit Fields */\r\n#define LPUART_DATA_R0T0_MASK                    0x1u\r\n#define LPUART_DATA_R0T0_SHIFT                   0u\r\n#define LPUART_DATA_R0T0_WIDTH                   1u\r\n#define LPUART_DATA_R0T0(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_DATA_R0T0_SHIFT))&LPUART_DATA_R0T0_MASK)\r\n#define LPUART_DATA_R1T1_MASK                    0x2u\r\n#define LPUART_DATA_R1T1_SHIFT                   1u\r\n#define LPUART_DATA_R1T1_WIDTH                   1u\r\n#define LPUART_DATA_R1T1(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_DATA_R1T1_SHIFT))&LPUART_DATA_R1T1_MASK)\r\n#define LPUART_DATA_R2T2_MASK                    0x4u\r\n#define LPUART_DATA_R2T2_SHIFT                   2u\r\n#define LPUART_DATA_R2T2_WIDTH                   1u\r\n#define LPUART_DATA_R2T2(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_DATA_R2T2_SHIFT))&LPUART_DATA_R2T2_MASK)\r\n#define LPUART_DATA_R3T3_MASK                    0x8u\r\n#define LPUART_DATA_R3T3_SHIFT                   3u\r\n#define LPUART_DATA_R3T3_WIDTH                   1u\r\n#define LPUART_DATA_R3T3(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_DATA_R3T3_SHIFT))&LPUART_DATA_R3T3_MASK)\r\n#define LPUART_DATA_R4T4_MASK                    0x10u\r\n#define LPUART_DATA_R4T4_SHIFT                   4u\r\n#define LPUART_DATA_R4T4_WIDTH                   1u\r\n#define LPUART_DATA_R4T4(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_DATA_R4T4_SHIFT))&LPUART_DATA_R4T4_MASK)\r\n#define LPUART_DATA_R5T5_MASK                    0x20u\r\n#define LPUART_DATA_R5T5_SHIFT                   5u\r\n#define LPUART_DATA_R5T5_WIDTH                   1u\r\n#define LPUART_DATA_R5T5(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_DATA_R5T5_SHIFT))&LPUART_DATA_R5T5_MASK)\r\n#define LPUART_DATA_R6T6_MASK                    0x40u\r\n#define LPUART_DATA_R6T6_SHIFT                   6u\r\n#define LPUART_DATA_R6T6_WIDTH                   1u\r\n#define LPUART_DATA_R6T6(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_DATA_R6T6_SHIFT))&LPUART_DATA_R6T6_MASK)\r\n#define LPUART_DATA_R7T7_MASK                    0x80u\r\n#define LPUART_DATA_R7T7_SHIFT                   7u\r\n#define LPUART_DATA_R7T7_WIDTH                   1u\r\n#define LPUART_DATA_R7T7(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_DATA_R7T7_SHIFT))&LPUART_DATA_R7T7_MASK)\r\n#define LPUART_DATA_R8T8_MASK                    0x100u\r\n#define LPUART_DATA_R8T8_SHIFT                   8u\r\n#define LPUART_DATA_R8T8_WIDTH                   1u\r\n#define LPUART_DATA_R8T8(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_DATA_R8T8_SHIFT))&LPUART_DATA_R8T8_MASK)\r\n#define LPUART_DATA_R9T9_MASK                    0x200u\r\n#define LPUART_DATA_R9T9_SHIFT                   9u\r\n#define LPUART_DATA_R9T9_WIDTH                   1u\r\n#define LPUART_DATA_R9T9(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_DATA_R9T9_SHIFT))&LPUART_DATA_R9T9_MASK)\r\n#define LPUART_DATA_IDLINE_MASK                  0x800u\r\n#define LPUART_DATA_IDLINE_SHIFT                 11u\r\n#define LPUART_DATA_IDLINE_WIDTH                 1u\r\n#define LPUART_DATA_IDLINE(x)                    (((uint32_t)(((uint32_t)(x))<<LPUART_DATA_IDLINE_SHIFT))&LPUART_DATA_IDLINE_MASK)\r\n#define LPUART_DATA_RXEMPT_MASK                  0x1000u\r\n#define LPUART_DATA_RXEMPT_SHIFT                 12u\r\n#define LPUART_DATA_RXEMPT_WIDTH                 1u\r\n#define LPUART_DATA_RXEMPT(x)                    (((uint32_t)(((uint32_t)(x))<<LPUART_DATA_RXEMPT_SHIFT))&LPUART_DATA_RXEMPT_MASK)\r\n#define LPUART_DATA_FRETSC_MASK                  0x2000u\r\n#define LPUART_DATA_FRETSC_SHIFT                 13u\r\n#define LPUART_DATA_FRETSC_WIDTH                 1u\r\n#define LPUART_DATA_FRETSC(x)                    (((uint32_t)(((uint32_t)(x))<<LPUART_DATA_FRETSC_SHIFT))&LPUART_DATA_FRETSC_MASK)\r\n#define LPUART_DATA_PARITYE_MASK                 0x4000u\r\n#define LPUART_DATA_PARITYE_SHIFT                14u\r\n#define LPUART_DATA_PARITYE_WIDTH                1u\r\n#define LPUART_DATA_PARITYE(x)                   (((uint32_t)(((uint32_t)(x))<<LPUART_DATA_PARITYE_SHIFT))&LPUART_DATA_PARITYE_MASK)\r\n#define LPUART_DATA_NOISY_MASK                   0x8000u\r\n#define LPUART_DATA_NOISY_SHIFT                  15u\r\n#define LPUART_DATA_NOISY_WIDTH                  1u\r\n#define LPUART_DATA_NOISY(x)                     (((uint32_t)(((uint32_t)(x))<<LPUART_DATA_NOISY_SHIFT))&LPUART_DATA_NOISY_MASK)\r\n/* MATCH Bit Fields */\r\n#define LPUART_MATCH_MA1_MASK                    0x3FFu\r\n#define LPUART_MATCH_MA1_SHIFT                   0u\r\n#define LPUART_MATCH_MA1_WIDTH                   10u\r\n#define LPUART_MATCH_MA1(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_MATCH_MA1_SHIFT))&LPUART_MATCH_MA1_MASK)\r\n#define LPUART_MATCH_MA2_MASK                    0x3FF0000u\r\n#define LPUART_MATCH_MA2_SHIFT                   16u\r\n#define LPUART_MATCH_MA2_WIDTH                   10u\r\n#define LPUART_MATCH_MA2(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_MATCH_MA2_SHIFT))&LPUART_MATCH_MA2_MASK)\r\n/* MODIR Bit Fields */\r\n#define LPUART_MODIR_TXCTSE_MASK                 0x1u\r\n#define LPUART_MODIR_TXCTSE_SHIFT                0u\r\n#define LPUART_MODIR_TXCTSE_WIDTH                1u\r\n#define LPUART_MODIR_TXCTSE(x)                   (((uint32_t)(((uint32_t)(x))<<LPUART_MODIR_TXCTSE_SHIFT))&LPUART_MODIR_TXCTSE_MASK)\r\n#define LPUART_MODIR_TXRTSE_MASK                 0x2u\r\n#define LPUART_MODIR_TXRTSE_SHIFT                1u\r\n#define LPUART_MODIR_TXRTSE_WIDTH                1u\r\n#define LPUART_MODIR_TXRTSE(x)                   (((uint32_t)(((uint32_t)(x))<<LPUART_MODIR_TXRTSE_SHIFT))&LPUART_MODIR_TXRTSE_MASK)\r\n#define LPUART_MODIR_TXRTSPOL_MASK               0x4u\r\n#define LPUART_MODIR_TXRTSPOL_SHIFT              2u\r\n#define LPUART_MODIR_TXRTSPOL_WIDTH              1u\r\n#define LPUART_MODIR_TXRTSPOL(x)                 (((uint32_t)(((uint32_t)(x))<<LPUART_MODIR_TXRTSPOL_SHIFT))&LPUART_MODIR_TXRTSPOL_MASK)\r\n#define LPUART_MODIR_RXRTSE_MASK                 0x8u\r\n#define LPUART_MODIR_RXRTSE_SHIFT                3u\r\n#define LPUART_MODIR_RXRTSE_WIDTH                1u\r\n#define LPUART_MODIR_RXRTSE(x)                   (((uint32_t)(((uint32_t)(x))<<LPUART_MODIR_RXRTSE_SHIFT))&LPUART_MODIR_RXRTSE_MASK)\r\n#define LPUART_MODIR_TXCTSC_MASK                 0x10u\r\n#define LPUART_MODIR_TXCTSC_SHIFT                4u\r\n#define LPUART_MODIR_TXCTSC_WIDTH                1u\r\n#define LPUART_MODIR_TXCTSC(x)                   (((uint32_t)(((uint32_t)(x))<<LPUART_MODIR_TXCTSC_SHIFT))&LPUART_MODIR_TXCTSC_MASK)\r\n#define LPUART_MODIR_TXCTSSRC_MASK               0x20u\r\n#define LPUART_MODIR_TXCTSSRC_SHIFT              5u\r\n#define LPUART_MODIR_TXCTSSRC_WIDTH              1u\r\n#define LPUART_MODIR_TXCTSSRC(x)                 (((uint32_t)(((uint32_t)(x))<<LPUART_MODIR_TXCTSSRC_SHIFT))&LPUART_MODIR_TXCTSSRC_MASK)\r\n#define LPUART_MODIR_RTSWATER_MASK               0x300u\r\n#define LPUART_MODIR_RTSWATER_SHIFT              8u\r\n#define LPUART_MODIR_RTSWATER_WIDTH              2u\r\n#define LPUART_MODIR_RTSWATER(x)                 (((uint32_t)(((uint32_t)(x))<<LPUART_MODIR_RTSWATER_SHIFT))&LPUART_MODIR_RTSWATER_MASK)\r\n#define LPUART_MODIR_TNP_MASK                    0x30000u\r\n#define LPUART_MODIR_TNP_SHIFT                   16u\r\n#define LPUART_MODIR_TNP_WIDTH                   2u\r\n#define LPUART_MODIR_TNP(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_MODIR_TNP_SHIFT))&LPUART_MODIR_TNP_MASK)\r\n#define LPUART_MODIR_IREN_MASK                   0x40000u\r\n#define LPUART_MODIR_IREN_SHIFT                  18u\r\n#define LPUART_MODIR_IREN_WIDTH                  1u\r\n#define LPUART_MODIR_IREN(x)                     (((uint32_t)(((uint32_t)(x))<<LPUART_MODIR_IREN_SHIFT))&LPUART_MODIR_IREN_MASK)\r\n/* FIFO Bit Fields */\r\n#define LPUART_FIFO_RXFIFOSIZE_MASK              0x7u\r\n#define LPUART_FIFO_RXFIFOSIZE_SHIFT             0u\r\n#define LPUART_FIFO_RXFIFOSIZE_WIDTH             3u\r\n#define LPUART_FIFO_RXFIFOSIZE(x)                (((uint32_t)(((uint32_t)(x))<<LPUART_FIFO_RXFIFOSIZE_SHIFT))&LPUART_FIFO_RXFIFOSIZE_MASK)\r\n#define LPUART_FIFO_RXFE_MASK                    0x8u\r\n#define LPUART_FIFO_RXFE_SHIFT                   3u\r\n#define LPUART_FIFO_RXFE_WIDTH                   1u\r\n#define LPUART_FIFO_RXFE(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_FIFO_RXFE_SHIFT))&LPUART_FIFO_RXFE_MASK)\r\n#define LPUART_FIFO_TXFIFOSIZE_MASK              0x70u\r\n#define LPUART_FIFO_TXFIFOSIZE_SHIFT             4u\r\n#define LPUART_FIFO_TXFIFOSIZE_WIDTH             3u\r\n#define LPUART_FIFO_TXFIFOSIZE(x)                (((uint32_t)(((uint32_t)(x))<<LPUART_FIFO_TXFIFOSIZE_SHIFT))&LPUART_FIFO_TXFIFOSIZE_MASK)\r\n#define LPUART_FIFO_TXFE_MASK                    0x80u\r\n#define LPUART_FIFO_TXFE_SHIFT                   7u\r\n#define LPUART_FIFO_TXFE_WIDTH                   1u\r\n#define LPUART_FIFO_TXFE(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_FIFO_TXFE_SHIFT))&LPUART_FIFO_TXFE_MASK)\r\n#define LPUART_FIFO_RXUFE_MASK                   0x100u\r\n#define LPUART_FIFO_RXUFE_SHIFT                  8u\r\n#define LPUART_FIFO_RXUFE_WIDTH                  1u\r\n#define LPUART_FIFO_RXUFE(x)                     (((uint32_t)(((uint32_t)(x))<<LPUART_FIFO_RXUFE_SHIFT))&LPUART_FIFO_RXUFE_MASK)\r\n#define LPUART_FIFO_TXOFE_MASK                   0x200u\r\n#define LPUART_FIFO_TXOFE_SHIFT                  9u\r\n#define LPUART_FIFO_TXOFE_WIDTH                  1u\r\n#define LPUART_FIFO_TXOFE(x)                     (((uint32_t)(((uint32_t)(x))<<LPUART_FIFO_TXOFE_SHIFT))&LPUART_FIFO_TXOFE_MASK)\r\n#define LPUART_FIFO_RXIDEN_MASK                  0x1C00u\r\n#define LPUART_FIFO_RXIDEN_SHIFT                 10u\r\n#define LPUART_FIFO_RXIDEN_WIDTH                 3u\r\n#define LPUART_FIFO_RXIDEN(x)                    (((uint32_t)(((uint32_t)(x))<<LPUART_FIFO_RXIDEN_SHIFT))&LPUART_FIFO_RXIDEN_MASK)\r\n#define LPUART_FIFO_RXFLUSH_MASK                 0x4000u\r\n#define LPUART_FIFO_RXFLUSH_SHIFT                14u\r\n#define LPUART_FIFO_RXFLUSH_WIDTH                1u\r\n#define LPUART_FIFO_RXFLUSH(x)                   (((uint32_t)(((uint32_t)(x))<<LPUART_FIFO_RXFLUSH_SHIFT))&LPUART_FIFO_RXFLUSH_MASK)\r\n#define LPUART_FIFO_TXFLUSH_MASK                 0x8000u\r\n#define LPUART_FIFO_TXFLUSH_SHIFT                15u\r\n#define LPUART_FIFO_TXFLUSH_WIDTH                1u\r\n#define LPUART_FIFO_TXFLUSH(x)                   (((uint32_t)(((uint32_t)(x))<<LPUART_FIFO_TXFLUSH_SHIFT))&LPUART_FIFO_TXFLUSH_MASK)\r\n#define LPUART_FIFO_RXUF_MASK                    0x10000u\r\n#define LPUART_FIFO_RXUF_SHIFT                   16u\r\n#define LPUART_FIFO_RXUF_WIDTH                   1u\r\n#define LPUART_FIFO_RXUF(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_FIFO_RXUF_SHIFT))&LPUART_FIFO_RXUF_MASK)\r\n#define LPUART_FIFO_TXOF_MASK                    0x20000u\r\n#define LPUART_FIFO_TXOF_SHIFT                   17u\r\n#define LPUART_FIFO_TXOF_WIDTH                   1u\r\n#define LPUART_FIFO_TXOF(x)                      (((uint32_t)(((uint32_t)(x))<<LPUART_FIFO_TXOF_SHIFT))&LPUART_FIFO_TXOF_MASK)\r\n#define LPUART_FIFO_RXEMPT_MASK                  0x400000u\r\n#define LPUART_FIFO_RXEMPT_SHIFT                 22u\r\n#define LPUART_FIFO_RXEMPT_WIDTH                 1u\r\n#define LPUART_FIFO_RXEMPT(x)                    (((uint32_t)(((uint32_t)(x))<<LPUART_FIFO_RXEMPT_SHIFT))&LPUART_FIFO_RXEMPT_MASK)\r\n#define LPUART_FIFO_TXEMPT_MASK                  0x800000u\r\n#define LPUART_FIFO_TXEMPT_SHIFT                 23u\r\n#define LPUART_FIFO_TXEMPT_WIDTH                 1u\r\n#define LPUART_FIFO_TXEMPT(x)                    (((uint32_t)(((uint32_t)(x))<<LPUART_FIFO_TXEMPT_SHIFT))&LPUART_FIFO_TXEMPT_MASK)\r\n/* WATER Bit Fields */\r\n#define LPUART_WATER_TXWATER_MASK                0x3u\r\n#define LPUART_WATER_TXWATER_SHIFT               0u\r\n#define LPUART_WATER_TXWATER_WIDTH               2u\r\n#define LPUART_WATER_TXWATER(x)                  (((uint32_t)(((uint32_t)(x))<<LPUART_WATER_TXWATER_SHIFT))&LPUART_WATER_TXWATER_MASK)\r\n#define LPUART_WATER_TXCOUNT_MASK                0x700u\r\n#define LPUART_WATER_TXCOUNT_SHIFT               8u\r\n#define LPUART_WATER_TXCOUNT_WIDTH               3u\r\n#define LPUART_WATER_TXCOUNT(x)                  (((uint32_t)(((uint32_t)(x))<<LPUART_WATER_TXCOUNT_SHIFT))&LPUART_WATER_TXCOUNT_MASK)\r\n#define LPUART_WATER_RXWATER_MASK                0x30000u\r\n#define LPUART_WATER_RXWATER_SHIFT               16u\r\n#define LPUART_WATER_RXWATER_WIDTH               2u\r\n#define LPUART_WATER_RXWATER(x)                  (((uint32_t)(((uint32_t)(x))<<LPUART_WATER_RXWATER_SHIFT))&LPUART_WATER_RXWATER_MASK)\r\n#define LPUART_WATER_RXCOUNT_MASK                0x7000000u\r\n#define LPUART_WATER_RXCOUNT_SHIFT               24u\r\n#define LPUART_WATER_RXCOUNT_WIDTH               3u\r\n#define LPUART_WATER_RXCOUNT(x)                  (((uint32_t)(((uint32_t)(x))<<LPUART_WATER_RXCOUNT_SHIFT))&LPUART_WATER_RXCOUNT_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group LPUART_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group LPUART_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- MCM Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup MCM_Peripheral_Access_Layer MCM Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** MCM - Size of Registers Arrays */\r\n#define MCM_LMDR_COUNT                           2u\r\n\r\n/** MCM - Register Layout Typedef */\r\ntypedef struct {\r\n       uint8_t RESERVED_0[8];\r\n  __I  uint16_t PLASC;                             /**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 */\r\n  __I  uint16_t PLAMC;                             /**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA */\r\n  __IO uint32_t CPCR;                              /**< Core Platform Control Register, offset: 0xC */\r\n  __IO uint32_t ISCR;                              /**< Interrupt Status and Control Register, offset: 0x10 */\r\n       uint8_t RESERVED_1[28];\r\n  __IO uint32_t PID;                               /**< Process ID Register, offset: 0x30 */\r\n       uint8_t RESERVED_2[12];\r\n  __IO uint32_t CPO;                               /**< Compute Operation Control Register, offset: 0x40 */\r\n       uint8_t RESERVED_3[956];\r\n  __IO uint32_t LMDR[MCM_LMDR_COUNT];              /**< Local Memory Descriptor Register, array offset: 0x400, array step: 0x4 */\r\n  __IO uint32_t LMDR2;                             /**< Local Memory Descriptor Register2, offset: 0x408 */\r\n       uint8_t RESERVED_4[116];\r\n  __IO uint32_t LMPECR;                            /**< LMEM Parity and ECC Control Register, offset: 0x480 */\r\n       uint8_t RESERVED_5[4];\r\n  __IO uint32_t LMPEIR;                            /**< LMEM Parity and ECC Interrupt Register, offset: 0x488 */\r\n       uint8_t RESERVED_6[4];\r\n  __I  uint32_t LMFAR;                             /**< LMEM Fault Address Register, offset: 0x490 */\r\n  __I  uint32_t LMFATR;                            /**< LMEM Fault Attribute Register, offset: 0x494 */\r\n       uint8_t RESERVED_7[8];\r\n  __I  uint32_t LMFDHR;                            /**< LMEM Fault Data High Register, offset: 0x4A0 */\r\n  __I  uint32_t LMFDLR;                            /**< LMEM Fault Data Low Register, offset: 0x4A4 */\r\n} MCM_Type, *MCM_MemMapPtr;\r\n\r\n /** Number of instances of the MCM module. */\r\n#define MCM_INSTANCE_COUNT                       (1u)\r\n\r\n\r\n/* MCM - Peripheral instance base addresses */\r\n/** Peripheral MCM base address */\r\n#define MCM_BASE                                 (0xE0080000u)\r\n/** Peripheral MCM base pointer */\r\n#define MCM                                      ((MCM_Type *)MCM_BASE)\r\n/** Array initializer of MCM peripheral base addresses */\r\n#define MCM_BASE_ADDRS                           { MCM_BASE }\r\n/** Array initializer of MCM peripheral base pointers */\r\n#define MCM_BASE_PTRS                            { MCM }\r\n /** Number of interrupt vector arrays for the MCM module. */\r\n#define MCM_IRQS_ARR_COUNT                       (1u)\r\n /** Number of interrupt channels for the MCM module. */\r\n#define MCM_IRQS_CH_COUNT                        (1u)\r\n/** Interrupt vectors for the MCM peripheral type */\r\n#define MCM_IRQS                                 { MCM_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- MCM Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup MCM_Register_Masks MCM Register Masks\r\n * @{\r\n */\r\n\r\n/* PLASC Bit Fields */\r\n#define MCM_PLASC_ASC_MASK                       0xFFu\r\n#define MCM_PLASC_ASC_SHIFT                      0u\r\n#define MCM_PLASC_ASC_WIDTH                      8u\r\n#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x))<<MCM_PLASC_ASC_SHIFT))&MCM_PLASC_ASC_MASK)\r\n/* PLAMC Bit Fields */\r\n#define MCM_PLAMC_AMC_MASK                       0xFFu\r\n#define MCM_PLAMC_AMC_SHIFT                      0u\r\n#define MCM_PLAMC_AMC_WIDTH                      8u\r\n#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x))<<MCM_PLAMC_AMC_SHIFT))&MCM_PLAMC_AMC_MASK)\r\n/* CPCR Bit Fields */\r\n#define MCM_CPCR_HLT_FSM_ST_MASK                 0x3u\r\n#define MCM_CPCR_HLT_FSM_ST_SHIFT                0u\r\n#define MCM_CPCR_HLT_FSM_ST_WIDTH                2u\r\n#define MCM_CPCR_HLT_FSM_ST(x)                   (((uint32_t)(((uint32_t)(x))<<MCM_CPCR_HLT_FSM_ST_SHIFT))&MCM_CPCR_HLT_FSM_ST_MASK)\r\n#define MCM_CPCR_AXBS_HLT_REQ_MASK               0x4u\r\n#define MCM_CPCR_AXBS_HLT_REQ_SHIFT              2u\r\n#define MCM_CPCR_AXBS_HLT_REQ_WIDTH              1u\r\n#define MCM_CPCR_AXBS_HLT_REQ(x)                 (((uint32_t)(((uint32_t)(x))<<MCM_CPCR_AXBS_HLT_REQ_SHIFT))&MCM_CPCR_AXBS_HLT_REQ_MASK)\r\n#define MCM_CPCR_AXBS_HLTD_MASK                  0x8u\r\n#define MCM_CPCR_AXBS_HLTD_SHIFT                 3u\r\n#define MCM_CPCR_AXBS_HLTD_WIDTH                 1u\r\n#define MCM_CPCR_AXBS_HLTD(x)                    (((uint32_t)(((uint32_t)(x))<<MCM_CPCR_AXBS_HLTD_SHIFT))&MCM_CPCR_AXBS_HLTD_MASK)\r\n#define MCM_CPCR_FMC_PF_IDLE_MASK                0x10u\r\n#define MCM_CPCR_FMC_PF_IDLE_SHIFT               4u\r\n#define MCM_CPCR_FMC_PF_IDLE_WIDTH               1u\r\n#define MCM_CPCR_FMC_PF_IDLE(x)                  (((uint32_t)(((uint32_t)(x))<<MCM_CPCR_FMC_PF_IDLE_SHIFT))&MCM_CPCR_FMC_PF_IDLE_MASK)\r\n#define MCM_CPCR_PBRIDGE_IDLE_MASK               0x40u\r\n#define MCM_CPCR_PBRIDGE_IDLE_SHIFT              6u\r\n#define MCM_CPCR_PBRIDGE_IDLE_WIDTH              1u\r\n#define MCM_CPCR_PBRIDGE_IDLE(x)                 (((uint32_t)(((uint32_t)(x))<<MCM_CPCR_PBRIDGE_IDLE_SHIFT))&MCM_CPCR_PBRIDGE_IDLE_MASK)\r\n#define MCM_CPCR_CBRR_MASK                       0x200u\r\n#define MCM_CPCR_CBRR_SHIFT                      9u\r\n#define MCM_CPCR_CBRR_WIDTH                      1u\r\n#define MCM_CPCR_CBRR(x)                         (((uint32_t)(((uint32_t)(x))<<MCM_CPCR_CBRR_SHIFT))&MCM_CPCR_CBRR_MASK)\r\n#define MCM_CPCR_SRAMUAP_MASK                    0x3000000u\r\n#define MCM_CPCR_SRAMUAP_SHIFT                   24u\r\n#define MCM_CPCR_SRAMUAP_WIDTH                   2u\r\n#define MCM_CPCR_SRAMUAP(x)                      (((uint32_t)(((uint32_t)(x))<<MCM_CPCR_SRAMUAP_SHIFT))&MCM_CPCR_SRAMUAP_MASK)\r\n#define MCM_CPCR_SRAMUWP_MASK                    0x4000000u\r\n#define MCM_CPCR_SRAMUWP_SHIFT                   26u\r\n#define MCM_CPCR_SRAMUWP_WIDTH                   1u\r\n#define MCM_CPCR_SRAMUWP(x)                      (((uint32_t)(((uint32_t)(x))<<MCM_CPCR_SRAMUWP_SHIFT))&MCM_CPCR_SRAMUWP_MASK)\r\n#define MCM_CPCR_SRAMLAP_MASK                    0x30000000u\r\n#define MCM_CPCR_SRAMLAP_SHIFT                   28u\r\n#define MCM_CPCR_SRAMLAP_WIDTH                   2u\r\n#define MCM_CPCR_SRAMLAP(x)                      (((uint32_t)(((uint32_t)(x))<<MCM_CPCR_SRAMLAP_SHIFT))&MCM_CPCR_SRAMLAP_MASK)\r\n#define MCM_CPCR_SRAMLWP_MASK                    0x40000000u\r\n#define MCM_CPCR_SRAMLWP_SHIFT                   30u\r\n#define MCM_CPCR_SRAMLWP_WIDTH                   1u\r\n#define MCM_CPCR_SRAMLWP(x)                      (((uint32_t)(((uint32_t)(x))<<MCM_CPCR_SRAMLWP_SHIFT))&MCM_CPCR_SRAMLWP_MASK)\r\n/* ISCR Bit Fields */\r\n#define MCM_ISCR_FIOC_MASK                       0x100u\r\n#define MCM_ISCR_FIOC_SHIFT                      8u\r\n#define MCM_ISCR_FIOC_WIDTH                      1u\r\n#define MCM_ISCR_FIOC(x)                         (((uint32_t)(((uint32_t)(x))<<MCM_ISCR_FIOC_SHIFT))&MCM_ISCR_FIOC_MASK)\r\n#define MCM_ISCR_FDZC_MASK                       0x200u\r\n#define MCM_ISCR_FDZC_SHIFT                      9u\r\n#define MCM_ISCR_FDZC_WIDTH                      1u\r\n#define MCM_ISCR_FDZC(x)                         (((uint32_t)(((uint32_t)(x))<<MCM_ISCR_FDZC_SHIFT))&MCM_ISCR_FDZC_MASK)\r\n#define MCM_ISCR_FOFC_MASK                       0x400u\r\n#define MCM_ISCR_FOFC_SHIFT                      10u\r\n#define MCM_ISCR_FOFC_WIDTH                      1u\r\n#define MCM_ISCR_FOFC(x)                         (((uint32_t)(((uint32_t)(x))<<MCM_ISCR_FOFC_SHIFT))&MCM_ISCR_FOFC_MASK)\r\n#define MCM_ISCR_FUFC_MASK                       0x800u\r\n#define MCM_ISCR_FUFC_SHIFT                      11u\r\n#define MCM_ISCR_FUFC_WIDTH                      1u\r\n#define MCM_ISCR_FUFC(x)                         (((uint32_t)(((uint32_t)(x))<<MCM_ISCR_FUFC_SHIFT))&MCM_ISCR_FUFC_MASK)\r\n#define MCM_ISCR_FIXC_MASK                       0x1000u\r\n#define MCM_ISCR_FIXC_SHIFT                      12u\r\n#define MCM_ISCR_FIXC_WIDTH                      1u\r\n#define MCM_ISCR_FIXC(x)                         (((uint32_t)(((uint32_t)(x))<<MCM_ISCR_FIXC_SHIFT))&MCM_ISCR_FIXC_MASK)\r\n#define MCM_ISCR_FIDC_MASK                       0x8000u\r\n#define MCM_ISCR_FIDC_SHIFT                      15u\r\n#define MCM_ISCR_FIDC_WIDTH                      1u\r\n#define MCM_ISCR_FIDC(x)                         (((uint32_t)(((uint32_t)(x))<<MCM_ISCR_FIDC_SHIFT))&MCM_ISCR_FIDC_MASK)\r\n#define MCM_ISCR_FIOCE_MASK                      0x1000000u\r\n#define MCM_ISCR_FIOCE_SHIFT                     24u\r\n#define MCM_ISCR_FIOCE_WIDTH                     1u\r\n#define MCM_ISCR_FIOCE(x)                        (((uint32_t)(((uint32_t)(x))<<MCM_ISCR_FIOCE_SHIFT))&MCM_ISCR_FIOCE_MASK)\r\n#define MCM_ISCR_FDZCE_MASK                      0x2000000u\r\n#define MCM_ISCR_FDZCE_SHIFT                     25u\r\n#define MCM_ISCR_FDZCE_WIDTH                     1u\r\n#define MCM_ISCR_FDZCE(x)                        (((uint32_t)(((uint32_t)(x))<<MCM_ISCR_FDZCE_SHIFT))&MCM_ISCR_FDZCE_MASK)\r\n#define MCM_ISCR_FOFCE_MASK                      0x4000000u\r\n#define MCM_ISCR_FOFCE_SHIFT                     26u\r\n#define MCM_ISCR_FOFCE_WIDTH                     1u\r\n#define MCM_ISCR_FOFCE(x)                        (((uint32_t)(((uint32_t)(x))<<MCM_ISCR_FOFCE_SHIFT))&MCM_ISCR_FOFCE_MASK)\r\n#define MCM_ISCR_FUFCE_MASK                      0x8000000u\r\n#define MCM_ISCR_FUFCE_SHIFT                     27u\r\n#define MCM_ISCR_FUFCE_WIDTH                     1u\r\n#define MCM_ISCR_FUFCE(x)                        (((uint32_t)(((uint32_t)(x))<<MCM_ISCR_FUFCE_SHIFT))&MCM_ISCR_FUFCE_MASK)\r\n#define MCM_ISCR_FIXCE_MASK                      0x10000000u\r\n#define MCM_ISCR_FIXCE_SHIFT                     28u\r\n#define MCM_ISCR_FIXCE_WIDTH                     1u\r\n#define MCM_ISCR_FIXCE(x)                        (((uint32_t)(((uint32_t)(x))<<MCM_ISCR_FIXCE_SHIFT))&MCM_ISCR_FIXCE_MASK)\r\n#define MCM_ISCR_FIDCE_MASK                      0x80000000u\r\n#define MCM_ISCR_FIDCE_SHIFT                     31u\r\n#define MCM_ISCR_FIDCE_WIDTH                     1u\r\n#define MCM_ISCR_FIDCE(x)                        (((uint32_t)(((uint32_t)(x))<<MCM_ISCR_FIDCE_SHIFT))&MCM_ISCR_FIDCE_MASK)\r\n/* PID Bit Fields */\r\n#define MCM_PID_PID_MASK                         0xFFu\r\n#define MCM_PID_PID_SHIFT                        0u\r\n#define MCM_PID_PID_WIDTH                        8u\r\n#define MCM_PID_PID(x)                           (((uint32_t)(((uint32_t)(x))<<MCM_PID_PID_SHIFT))&MCM_PID_PID_MASK)\r\n/* CPO Bit Fields */\r\n#define MCM_CPO_CPOREQ_MASK                      0x1u\r\n#define MCM_CPO_CPOREQ_SHIFT                     0u\r\n#define MCM_CPO_CPOREQ_WIDTH                     1u\r\n#define MCM_CPO_CPOREQ(x)                        (((uint32_t)(((uint32_t)(x))<<MCM_CPO_CPOREQ_SHIFT))&MCM_CPO_CPOREQ_MASK)\r\n#define MCM_CPO_CPOACK_MASK                      0x2u\r\n#define MCM_CPO_CPOACK_SHIFT                     1u\r\n#define MCM_CPO_CPOACK_WIDTH                     1u\r\n#define MCM_CPO_CPOACK(x)                        (((uint32_t)(((uint32_t)(x))<<MCM_CPO_CPOACK_SHIFT))&MCM_CPO_CPOACK_MASK)\r\n#define MCM_CPO_CPOWOI_MASK                      0x4u\r\n#define MCM_CPO_CPOWOI_SHIFT                     2u\r\n#define MCM_CPO_CPOWOI_WIDTH                     1u\r\n#define MCM_CPO_CPOWOI(x)                        (((uint32_t)(((uint32_t)(x))<<MCM_CPO_CPOWOI_SHIFT))&MCM_CPO_CPOWOI_MASK)\r\n/* LMDR Bit Fields */\r\n#define MCM_LMDR_CF0_MASK                        0xFu\r\n#define MCM_LMDR_CF0_SHIFT                       0u\r\n#define MCM_LMDR_CF0_WIDTH                       4u\r\n#define MCM_LMDR_CF0(x)                          (((uint32_t)(((uint32_t)(x))<<MCM_LMDR_CF0_SHIFT))&MCM_LMDR_CF0_MASK)\r\n#define MCM_LMDR_MT_MASK                         0xE000u\r\n#define MCM_LMDR_MT_SHIFT                        13u\r\n#define MCM_LMDR_MT_WIDTH                        3u\r\n#define MCM_LMDR_MT(x)                           (((uint32_t)(((uint32_t)(x))<<MCM_LMDR_MT_SHIFT))&MCM_LMDR_MT_MASK)\r\n#define MCM_LMDR_LOCK_MASK                       0x10000u\r\n#define MCM_LMDR_LOCK_SHIFT                      16u\r\n#define MCM_LMDR_LOCK_WIDTH                      1u\r\n#define MCM_LMDR_LOCK(x)                         (((uint32_t)(((uint32_t)(x))<<MCM_LMDR_LOCK_SHIFT))&MCM_LMDR_LOCK_MASK)\r\n#define MCM_LMDR_DPW_MASK                        0xE0000u\r\n#define MCM_LMDR_DPW_SHIFT                       17u\r\n#define MCM_LMDR_DPW_WIDTH                       3u\r\n#define MCM_LMDR_DPW(x)                          (((uint32_t)(((uint32_t)(x))<<MCM_LMDR_DPW_SHIFT))&MCM_LMDR_DPW_MASK)\r\n#define MCM_LMDR_WY_MASK                         0xF00000u\r\n#define MCM_LMDR_WY_SHIFT                        20u\r\n#define MCM_LMDR_WY_WIDTH                        4u\r\n#define MCM_LMDR_WY(x)                           (((uint32_t)(((uint32_t)(x))<<MCM_LMDR_WY_SHIFT))&MCM_LMDR_WY_MASK)\r\n#define MCM_LMDR_LMSZ_MASK                       0xF000000u\r\n#define MCM_LMDR_LMSZ_SHIFT                      24u\r\n#define MCM_LMDR_LMSZ_WIDTH                      4u\r\n#define MCM_LMDR_LMSZ(x)                         (((uint32_t)(((uint32_t)(x))<<MCM_LMDR_LMSZ_SHIFT))&MCM_LMDR_LMSZ_MASK)\r\n#define MCM_LMDR_LMSZH_MASK                      0x10000000u\r\n#define MCM_LMDR_LMSZH_SHIFT                     28u\r\n#define MCM_LMDR_LMSZH_WIDTH                     1u\r\n#define MCM_LMDR_LMSZH(x)                        (((uint32_t)(((uint32_t)(x))<<MCM_LMDR_LMSZH_SHIFT))&MCM_LMDR_LMSZH_MASK)\r\n#define MCM_LMDR_V_MASK                          0x80000000u\r\n#define MCM_LMDR_V_SHIFT                         31u\r\n#define MCM_LMDR_V_WIDTH                         1u\r\n#define MCM_LMDR_V(x)                            (((uint32_t)(((uint32_t)(x))<<MCM_LMDR_V_SHIFT))&MCM_LMDR_V_MASK)\r\n/* LMDR2 Bit Fields */\r\n#define MCM_LMDR2_CF1_MASK                       0xF0u\r\n#define MCM_LMDR2_CF1_SHIFT                      4u\r\n#define MCM_LMDR2_CF1_WIDTH                      4u\r\n#define MCM_LMDR2_CF1(x)                         (((uint32_t)(((uint32_t)(x))<<MCM_LMDR2_CF1_SHIFT))&MCM_LMDR2_CF1_MASK)\r\n#define MCM_LMDR2_MT_MASK                        0xE000u\r\n#define MCM_LMDR2_MT_SHIFT                       13u\r\n#define MCM_LMDR2_MT_WIDTH                       3u\r\n#define MCM_LMDR2_MT(x)                          (((uint32_t)(((uint32_t)(x))<<MCM_LMDR2_MT_SHIFT))&MCM_LMDR2_MT_MASK)\r\n#define MCM_LMDR2_LOCK_MASK                      0x10000u\r\n#define MCM_LMDR2_LOCK_SHIFT                     16u\r\n#define MCM_LMDR2_LOCK_WIDTH                     1u\r\n#define MCM_LMDR2_LOCK(x)                        (((uint32_t)(((uint32_t)(x))<<MCM_LMDR2_LOCK_SHIFT))&MCM_LMDR2_LOCK_MASK)\r\n#define MCM_LMDR2_DPW_MASK                       0xE0000u\r\n#define MCM_LMDR2_DPW_SHIFT                      17u\r\n#define MCM_LMDR2_DPW_WIDTH                      3u\r\n#define MCM_LMDR2_DPW(x)                         (((uint32_t)(((uint32_t)(x))<<MCM_LMDR2_DPW_SHIFT))&MCM_LMDR2_DPW_MASK)\r\n#define MCM_LMDR2_WY_MASK                        0xF00000u\r\n#define MCM_LMDR2_WY_SHIFT                       20u\r\n#define MCM_LMDR2_WY_WIDTH                       4u\r\n#define MCM_LMDR2_WY(x)                          (((uint32_t)(((uint32_t)(x))<<MCM_LMDR2_WY_SHIFT))&MCM_LMDR2_WY_MASK)\r\n#define MCM_LMDR2_LMSZ_MASK                      0xF000000u\r\n#define MCM_LMDR2_LMSZ_SHIFT                     24u\r\n#define MCM_LMDR2_LMSZ_WIDTH                     4u\r\n#define MCM_LMDR2_LMSZ(x)                        (((uint32_t)(((uint32_t)(x))<<MCM_LMDR2_LMSZ_SHIFT))&MCM_LMDR2_LMSZ_MASK)\r\n#define MCM_LMDR2_LMSZH_MASK                     0x10000000u\r\n#define MCM_LMDR2_LMSZH_SHIFT                    28u\r\n#define MCM_LMDR2_LMSZH_WIDTH                    1u\r\n#define MCM_LMDR2_LMSZH(x)                       (((uint32_t)(((uint32_t)(x))<<MCM_LMDR2_LMSZH_SHIFT))&MCM_LMDR2_LMSZH_MASK)\r\n#define MCM_LMDR2_V_MASK                         0x80000000u\r\n#define MCM_LMDR2_V_SHIFT                        31u\r\n#define MCM_LMDR2_V_WIDTH                        1u\r\n#define MCM_LMDR2_V(x)                           (((uint32_t)(((uint32_t)(x))<<MCM_LMDR2_V_SHIFT))&MCM_LMDR2_V_MASK)\r\n/* LMPECR Bit Fields */\r\n#define MCM_LMPECR_ERNCR_MASK                    0x1u\r\n#define MCM_LMPECR_ERNCR_SHIFT                   0u\r\n#define MCM_LMPECR_ERNCR_WIDTH                   1u\r\n#define MCM_LMPECR_ERNCR(x)                      (((uint32_t)(((uint32_t)(x))<<MCM_LMPECR_ERNCR_SHIFT))&MCM_LMPECR_ERNCR_MASK)\r\n#define MCM_LMPECR_ER1BR_MASK                    0x100u\r\n#define MCM_LMPECR_ER1BR_SHIFT                   8u\r\n#define MCM_LMPECR_ER1BR_WIDTH                   1u\r\n#define MCM_LMPECR_ER1BR(x)                      (((uint32_t)(((uint32_t)(x))<<MCM_LMPECR_ER1BR_SHIFT))&MCM_LMPECR_ER1BR_MASK)\r\n#define MCM_LMPECR_ECPR_MASK                     0x100000u\r\n#define MCM_LMPECR_ECPR_SHIFT                    20u\r\n#define MCM_LMPECR_ECPR_WIDTH                    1u\r\n#define MCM_LMPECR_ECPR(x)                       (((uint32_t)(((uint32_t)(x))<<MCM_LMPECR_ECPR_SHIFT))&MCM_LMPECR_ECPR_MASK)\r\n/* LMPEIR Bit Fields */\r\n#define MCM_LMPEIR_ENC_MASK                      0xFFu\r\n#define MCM_LMPEIR_ENC_SHIFT                     0u\r\n#define MCM_LMPEIR_ENC_WIDTH                     8u\r\n#define MCM_LMPEIR_ENC(x)                        (((uint32_t)(((uint32_t)(x))<<MCM_LMPEIR_ENC_SHIFT))&MCM_LMPEIR_ENC_MASK)\r\n#define MCM_LMPEIR_E1B_MASK                      0xFF00u\r\n#define MCM_LMPEIR_E1B_SHIFT                     8u\r\n#define MCM_LMPEIR_E1B_WIDTH                     8u\r\n#define MCM_LMPEIR_E1B(x)                        (((uint32_t)(((uint32_t)(x))<<MCM_LMPEIR_E1B_SHIFT))&MCM_LMPEIR_E1B_MASK)\r\n#define MCM_LMPEIR_PE_MASK                       0xFF0000u\r\n#define MCM_LMPEIR_PE_SHIFT                      16u\r\n#define MCM_LMPEIR_PE_WIDTH                      8u\r\n#define MCM_LMPEIR_PE(x)                         (((uint32_t)(((uint32_t)(x))<<MCM_LMPEIR_PE_SHIFT))&MCM_LMPEIR_PE_MASK)\r\n#define MCM_LMPEIR_PEELOC_MASK                   0x1F000000u\r\n#define MCM_LMPEIR_PEELOC_SHIFT                  24u\r\n#define MCM_LMPEIR_PEELOC_WIDTH                  5u\r\n#define MCM_LMPEIR_PEELOC(x)                     (((uint32_t)(((uint32_t)(x))<<MCM_LMPEIR_PEELOC_SHIFT))&MCM_LMPEIR_PEELOC_MASK)\r\n#define MCM_LMPEIR_V_MASK                        0x80000000u\r\n#define MCM_LMPEIR_V_SHIFT                       31u\r\n#define MCM_LMPEIR_V_WIDTH                       1u\r\n#define MCM_LMPEIR_V(x)                          (((uint32_t)(((uint32_t)(x))<<MCM_LMPEIR_V_SHIFT))&MCM_LMPEIR_V_MASK)\r\n/* LMFAR Bit Fields */\r\n#define MCM_LMFAR_EFADD_MASK                     0xFFFFFFFFu\r\n#define MCM_LMFAR_EFADD_SHIFT                    0u\r\n#define MCM_LMFAR_EFADD_WIDTH                    32u\r\n#define MCM_LMFAR_EFADD(x)                       (((uint32_t)(((uint32_t)(x))<<MCM_LMFAR_EFADD_SHIFT))&MCM_LMFAR_EFADD_MASK)\r\n/* LMFATR Bit Fields */\r\n#define MCM_LMFATR_PEFPRT_MASK                   0xFu\r\n#define MCM_LMFATR_PEFPRT_SHIFT                  0u\r\n#define MCM_LMFATR_PEFPRT_WIDTH                  4u\r\n#define MCM_LMFATR_PEFPRT(x)                     (((uint32_t)(((uint32_t)(x))<<MCM_LMFATR_PEFPRT_SHIFT))&MCM_LMFATR_PEFPRT_MASK)\r\n#define MCM_LMFATR_PEFSIZE_MASK                  0x70u\r\n#define MCM_LMFATR_PEFSIZE_SHIFT                 4u\r\n#define MCM_LMFATR_PEFSIZE_WIDTH                 3u\r\n#define MCM_LMFATR_PEFSIZE(x)                    (((uint32_t)(((uint32_t)(x))<<MCM_LMFATR_PEFSIZE_SHIFT))&MCM_LMFATR_PEFSIZE_MASK)\r\n#define MCM_LMFATR_PEFW_MASK                     0x80u\r\n#define MCM_LMFATR_PEFW_SHIFT                    7u\r\n#define MCM_LMFATR_PEFW_WIDTH                    1u\r\n#define MCM_LMFATR_PEFW(x)                       (((uint32_t)(((uint32_t)(x))<<MCM_LMFATR_PEFW_SHIFT))&MCM_LMFATR_PEFW_MASK)\r\n#define MCM_LMFATR_PEFMST_MASK                   0xFF00u\r\n#define MCM_LMFATR_PEFMST_SHIFT                  8u\r\n#define MCM_LMFATR_PEFMST_WIDTH                  8u\r\n#define MCM_LMFATR_PEFMST(x)                     (((uint32_t)(((uint32_t)(x))<<MCM_LMFATR_PEFMST_SHIFT))&MCM_LMFATR_PEFMST_MASK)\r\n#define MCM_LMFATR_OVR_MASK                      0x80000000u\r\n#define MCM_LMFATR_OVR_SHIFT                     31u\r\n#define MCM_LMFATR_OVR_WIDTH                     1u\r\n#define MCM_LMFATR_OVR(x)                        (((uint32_t)(((uint32_t)(x))<<MCM_LMFATR_OVR_SHIFT))&MCM_LMFATR_OVR_MASK)\r\n/* LMFDHR Bit Fields */\r\n#define MCM_LMFDHR_PEFDH_MASK                    0xFFFFFFFFu\r\n#define MCM_LMFDHR_PEFDH_SHIFT                   0u\r\n#define MCM_LMFDHR_PEFDH_WIDTH                   32u\r\n#define MCM_LMFDHR_PEFDH(x)                      (((uint32_t)(((uint32_t)(x))<<MCM_LMFDHR_PEFDH_SHIFT))&MCM_LMFDHR_PEFDH_MASK)\r\n/* LMFDLR Bit Fields */\r\n#define MCM_LMFDLR_PEFDL_MASK                    0xFFFFFFFFu\r\n#define MCM_LMFDLR_PEFDL_SHIFT                   0u\r\n#define MCM_LMFDLR_PEFDL_WIDTH                   32u\r\n#define MCM_LMFDLR_PEFDL(x)                      (((uint32_t)(((uint32_t)(x))<<MCM_LMFDLR_PEFDL_SHIFT))&MCM_LMFDLR_PEFDL_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group MCM_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group MCM_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- MPU Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup MPU_Peripheral_Access_Layer MPU Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** MPU - Size of Registers Arrays */\r\n#define MPU_EAR_EDR_COUNT                        4u\r\n#define MPU_RGD_COUNT                            8u\r\n#define MPU_RGDAAC_COUNT                         8u\r\n\r\n/** MPU - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t CESR;                              /**< Control/Error Status Register, offset: 0x0 */\r\n       uint8_t RESERVED_0[12];\r\n  struct {                                         /* offset: 0x10, array step: 0x8 */\r\n    __I  uint32_t EAR;                               /**< Error Address Register, slave port\r\n    \t\t\t\t\t\t\t0..Error Address Register, slave port\r\n    \t\t\t\t\t\t\t3, array offset: 0x10, array step: 0x8 */\r\n    __I  uint32_t EDR;                               /**< Error Detail Register, slave port\r\n    \t\t\t\t\t\t\t0..Error Detail Register, slave port\r\n    \t\t\t\t\t\t\t3, array offset: 0x14, array step: 0x8 */\r\n  } EAR_EDR[MPU_EAR_EDR_COUNT];\r\n       uint8_t RESERVED_1[976];\r\n  struct {                                         /* offset: 0x400, array step: 0x10 */\r\n    __IO uint32_t WORD0;                             /**< Region Descriptor 0, Word 0..Region Descriptor 7, Word 0, array offset: 0x400, array step: 0x10 */\r\n    __IO uint32_t WORD1;                             /**< Region Descriptor 0, Word 1..Region Descriptor 7, Word 1, array offset: 0x404, array step: 0x10 */\r\n    __IO uint32_t WORD2;                             /**< Region Descriptor 0, Word 2..Region Descriptor 7, Word 2, array offset: 0x408, array step: 0x10 */\r\n    __IO uint32_t WORD3;                             /**< Region Descriptor 0, Word 3..Region Descriptor 7, Word 3, array offset: 0x40C, array step: 0x10 */\r\n  } RGD[MPU_RGD_COUNT];\r\n       uint8_t RESERVED_2[896];\r\n  __IO uint32_t RGDAAC[MPU_RGDAAC_COUNT];          /**< Region Descriptor Alternate Access Control\r\n  \t\t\t\t\t\t\t0..Region Descriptor Alternate Access Control\r\n  \t\t\t\t\t\t\t7, array offset: 0x800, array step: 0x4 */\r\n} MPU_Type, *MPU_MemMapPtr;\r\n\r\n /** Number of instances of the MPU module. */\r\n#define MPU_INSTANCE_COUNT                       (1u)\r\n\r\n\r\n/* MPU - Peripheral instance base addresses */\r\n/** Peripheral MPU base address */\r\n#define MPU_BASE                                 (0x4000D000u)\r\n/** Peripheral MPU base pointer */\r\n#define MPU                                      ((MPU_Type *)MPU_BASE)\r\n/** Array initializer of MPU peripheral base addresses */\r\n#define MPU_BASE_ADDRS                           { MPU_BASE }\r\n/** Array initializer of MPU peripheral base pointers */\r\n#define MPU_BASE_PTRS                            { MPU }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- MPU Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup MPU_Register_Masks MPU Register Masks\r\n * @{\r\n */\r\n\r\n/* CESR Bit Fields */\r\n#define MPU_CESR_VLD_MASK                        0x1u\r\n#define MPU_CESR_VLD_SHIFT                       0u\r\n#define MPU_CESR_VLD_WIDTH                       1u\r\n#define MPU_CESR_VLD(x)                          (((uint32_t)(((uint32_t)(x))<<MPU_CESR_VLD_SHIFT))&MPU_CESR_VLD_MASK)\r\n#define MPU_CESR_NRGD_MASK                       0xF00u\r\n#define MPU_CESR_NRGD_SHIFT                      8u\r\n#define MPU_CESR_NRGD_WIDTH                      4u\r\n#define MPU_CESR_NRGD(x)                         (((uint32_t)(((uint32_t)(x))<<MPU_CESR_NRGD_SHIFT))&MPU_CESR_NRGD_MASK)\r\n#define MPU_CESR_NSP_MASK                        0xF000u\r\n#define MPU_CESR_NSP_SHIFT                       12u\r\n#define MPU_CESR_NSP_WIDTH                       4u\r\n#define MPU_CESR_NSP(x)                          (((uint32_t)(((uint32_t)(x))<<MPU_CESR_NSP_SHIFT))&MPU_CESR_NSP_MASK)\r\n#define MPU_CESR_HRL_MASK                        0xF0000u\r\n#define MPU_CESR_HRL_SHIFT                       16u\r\n#define MPU_CESR_HRL_WIDTH                       4u\r\n#define MPU_CESR_HRL(x)                          (((uint32_t)(((uint32_t)(x))<<MPU_CESR_HRL_SHIFT))&MPU_CESR_HRL_MASK)\r\n#define MPU_CESR_SPERR3_MASK                     0x10000000u\r\n#define MPU_CESR_SPERR3_SHIFT                    28u\r\n#define MPU_CESR_SPERR3_WIDTH                    1u\r\n#define MPU_CESR_SPERR3(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_CESR_SPERR3_SHIFT))&MPU_CESR_SPERR3_MASK)\r\n#define MPU_CESR_SPERR2_MASK                     0x20000000u\r\n#define MPU_CESR_SPERR2_SHIFT                    29u\r\n#define MPU_CESR_SPERR2_WIDTH                    1u\r\n#define MPU_CESR_SPERR2(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_CESR_SPERR2_SHIFT))&MPU_CESR_SPERR2_MASK)\r\n#define MPU_CESR_SPERR1_MASK                     0x40000000u\r\n#define MPU_CESR_SPERR1_SHIFT                    30u\r\n#define MPU_CESR_SPERR1_WIDTH                    1u\r\n#define MPU_CESR_SPERR1(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_CESR_SPERR1_SHIFT))&MPU_CESR_SPERR1_MASK)\r\n#define MPU_CESR_SPERR0_MASK                     0x80000000u\r\n#define MPU_CESR_SPERR0_SHIFT                    31u\r\n#define MPU_CESR_SPERR0_WIDTH                    1u\r\n#define MPU_CESR_SPERR0(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_CESR_SPERR0_SHIFT))&MPU_CESR_SPERR0_MASK)\r\n/* EAR Bit Fields */\r\n#define MPU_EAR_EADDR_MASK                       0xFFFFFFFFu\r\n#define MPU_EAR_EADDR_SHIFT                      0u\r\n#define MPU_EAR_EADDR_WIDTH                      32u\r\n#define MPU_EAR_EADDR(x)                         (((uint32_t)(((uint32_t)(x))<<MPU_EAR_EADDR_SHIFT))&MPU_EAR_EADDR_MASK)\r\n/* EDR Bit Fields */\r\n#define MPU_EDR_ERW_MASK                         0x1u\r\n#define MPU_EDR_ERW_SHIFT                        0u\r\n#define MPU_EDR_ERW_WIDTH                        1u\r\n#define MPU_EDR_ERW(x)                           (((uint32_t)(((uint32_t)(x))<<MPU_EDR_ERW_SHIFT))&MPU_EDR_ERW_MASK)\r\n#define MPU_EDR_EATTR_MASK                       0xEu\r\n#define MPU_EDR_EATTR_SHIFT                      1u\r\n#define MPU_EDR_EATTR_WIDTH                      3u\r\n#define MPU_EDR_EATTR(x)                         (((uint32_t)(((uint32_t)(x))<<MPU_EDR_EATTR_SHIFT))&MPU_EDR_EATTR_MASK)\r\n#define MPU_EDR_EMN_MASK                         0xF0u\r\n#define MPU_EDR_EMN_SHIFT                        4u\r\n#define MPU_EDR_EMN_WIDTH                        4u\r\n#define MPU_EDR_EMN(x)                           (((uint32_t)(((uint32_t)(x))<<MPU_EDR_EMN_SHIFT))&MPU_EDR_EMN_MASK)\r\n#define MPU_EDR_EPID_MASK                        0xFF00u\r\n#define MPU_EDR_EPID_SHIFT                       8u\r\n#define MPU_EDR_EPID_WIDTH                       8u\r\n#define MPU_EDR_EPID(x)                          (((uint32_t)(((uint32_t)(x))<<MPU_EDR_EPID_SHIFT))&MPU_EDR_EPID_MASK)\r\n#define MPU_EDR_EACD_MASK                        0xFFFF0000u\r\n#define MPU_EDR_EACD_SHIFT                       16u\r\n#define MPU_EDR_EACD_WIDTH                       16u\r\n#define MPU_EDR_EACD(x)                          (((uint32_t)(((uint32_t)(x))<<MPU_EDR_EACD_SHIFT))&MPU_EDR_EACD_MASK)\r\n/* RGD_WORD0 Bit Fields */\r\n#define MPU_RGD_WORD0_SRTADDR_MASK               0xFFFFFFE0u\r\n#define MPU_RGD_WORD0_SRTADDR_SHIFT              5u\r\n#define MPU_RGD_WORD0_SRTADDR_WIDTH              27u\r\n#define MPU_RGD_WORD0_SRTADDR(x)                 (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD0_SRTADDR_SHIFT))&MPU_RGD_WORD0_SRTADDR_MASK)\r\n/* RGD_WORD1 Bit Fields */\r\n#define MPU_RGD_WORD1_ENDADDR_MASK               0xFFFFFFE0u\r\n#define MPU_RGD_WORD1_ENDADDR_SHIFT              5u\r\n#define MPU_RGD_WORD1_ENDADDR_WIDTH              27u\r\n#define MPU_RGD_WORD1_ENDADDR(x)                 (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD1_ENDADDR_SHIFT))&MPU_RGD_WORD1_ENDADDR_MASK)\r\n/* RGD_WORD2 Bit Fields */\r\n#define MPU_RGD_WORD2_M0UM_MASK                  0x7u\r\n#define MPU_RGD_WORD2_M0UM_SHIFT                 0u\r\n#define MPU_RGD_WORD2_M0UM_WIDTH                 3u\r\n#define MPU_RGD_WORD2_M0UM(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M0UM_SHIFT))&MPU_RGD_WORD2_M0UM_MASK)\r\n#define MPU_RGD_WORD2_M0SM_MASK                  0x18u\r\n#define MPU_RGD_WORD2_M0SM_SHIFT                 3u\r\n#define MPU_RGD_WORD2_M0SM_WIDTH                 2u\r\n#define MPU_RGD_WORD2_M0SM(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M0SM_SHIFT))&MPU_RGD_WORD2_M0SM_MASK)\r\n#define MPU_RGD_WORD2_M0PE_MASK                  0x20u\r\n#define MPU_RGD_WORD2_M0PE_SHIFT                 5u\r\n#define MPU_RGD_WORD2_M0PE_WIDTH                 1u\r\n#define MPU_RGD_WORD2_M0PE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M0PE_SHIFT))&MPU_RGD_WORD2_M0PE_MASK)\r\n#define MPU_RGD_WORD2_M1UM_MASK                  0x1C0u\r\n#define MPU_RGD_WORD2_M1UM_SHIFT                 6u\r\n#define MPU_RGD_WORD2_M1UM_WIDTH                 3u\r\n#define MPU_RGD_WORD2_M1UM(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M1UM_SHIFT))&MPU_RGD_WORD2_M1UM_MASK)\r\n#define MPU_RGD_WORD2_M1SM_MASK                  0x600u\r\n#define MPU_RGD_WORD2_M1SM_SHIFT                 9u\r\n#define MPU_RGD_WORD2_M1SM_WIDTH                 2u\r\n#define MPU_RGD_WORD2_M1SM(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M1SM_SHIFT))&MPU_RGD_WORD2_M1SM_MASK)\r\n#define MPU_RGD_WORD2_M1PE_MASK                  0x800u\r\n#define MPU_RGD_WORD2_M1PE_SHIFT                 11u\r\n#define MPU_RGD_WORD2_M1PE_WIDTH                 1u\r\n#define MPU_RGD_WORD2_M1PE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M1PE_SHIFT))&MPU_RGD_WORD2_M1PE_MASK)\r\n#define MPU_RGD_WORD2_M2UM_MASK                  0x7000u\r\n#define MPU_RGD_WORD2_M2UM_SHIFT                 12u\r\n#define MPU_RGD_WORD2_M2UM_WIDTH                 3u\r\n#define MPU_RGD_WORD2_M2UM(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M2UM_SHIFT))&MPU_RGD_WORD2_M2UM_MASK)\r\n#define MPU_RGD_WORD2_M2SM_MASK                  0x18000u\r\n#define MPU_RGD_WORD2_M2SM_SHIFT                 15u\r\n#define MPU_RGD_WORD2_M2SM_WIDTH                 2u\r\n#define MPU_RGD_WORD2_M2SM(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M2SM_SHIFT))&MPU_RGD_WORD2_M2SM_MASK)\r\n#define MPU_RGD_WORD2_M3UM_MASK                  0x1C0000u\r\n#define MPU_RGD_WORD2_M3UM_SHIFT                 18u\r\n#define MPU_RGD_WORD2_M3UM_WIDTH                 3u\r\n#define MPU_RGD_WORD2_M3UM(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M3UM_SHIFT))&MPU_RGD_WORD2_M3UM_MASK)\r\n#define MPU_RGD_WORD2_M3SM_MASK                  0x600000u\r\n#define MPU_RGD_WORD2_M3SM_SHIFT                 21u\r\n#define MPU_RGD_WORD2_M3SM_WIDTH                 2u\r\n#define MPU_RGD_WORD2_M3SM(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M3SM_SHIFT))&MPU_RGD_WORD2_M3SM_MASK)\r\n#define MPU_RGD_WORD2_M4WE_MASK                  0x1000000u\r\n#define MPU_RGD_WORD2_M4WE_SHIFT                 24u\r\n#define MPU_RGD_WORD2_M4WE_WIDTH                 1u\r\n#define MPU_RGD_WORD2_M4WE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M4WE_SHIFT))&MPU_RGD_WORD2_M4WE_MASK)\r\n#define MPU_RGD_WORD2_M4RE_MASK                  0x2000000u\r\n#define MPU_RGD_WORD2_M4RE_SHIFT                 25u\r\n#define MPU_RGD_WORD2_M4RE_WIDTH                 1u\r\n#define MPU_RGD_WORD2_M4RE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M4RE_SHIFT))&MPU_RGD_WORD2_M4RE_MASK)\r\n#define MPU_RGD_WORD2_M5WE_MASK                  0x4000000u\r\n#define MPU_RGD_WORD2_M5WE_SHIFT                 26u\r\n#define MPU_RGD_WORD2_M5WE_WIDTH                 1u\r\n#define MPU_RGD_WORD2_M5WE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M5WE_SHIFT))&MPU_RGD_WORD2_M5WE_MASK)\r\n#define MPU_RGD_WORD2_M5RE_MASK                  0x8000000u\r\n#define MPU_RGD_WORD2_M5RE_SHIFT                 27u\r\n#define MPU_RGD_WORD2_M5RE_WIDTH                 1u\r\n#define MPU_RGD_WORD2_M5RE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M5RE_SHIFT))&MPU_RGD_WORD2_M5RE_MASK)\r\n#define MPU_RGD_WORD2_M6WE_MASK                  0x10000000u\r\n#define MPU_RGD_WORD2_M6WE_SHIFT                 28u\r\n#define MPU_RGD_WORD2_M6WE_WIDTH                 1u\r\n#define MPU_RGD_WORD2_M6WE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M6WE_SHIFT))&MPU_RGD_WORD2_M6WE_MASK)\r\n#define MPU_RGD_WORD2_M6RE_MASK                  0x20000000u\r\n#define MPU_RGD_WORD2_M6RE_SHIFT                 29u\r\n#define MPU_RGD_WORD2_M6RE_WIDTH                 1u\r\n#define MPU_RGD_WORD2_M6RE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M6RE_SHIFT))&MPU_RGD_WORD2_M6RE_MASK)\r\n#define MPU_RGD_WORD2_M7WE_MASK                  0x40000000u\r\n#define MPU_RGD_WORD2_M7WE_SHIFT                 30u\r\n#define MPU_RGD_WORD2_M7WE_WIDTH                 1u\r\n#define MPU_RGD_WORD2_M7WE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M7WE_SHIFT))&MPU_RGD_WORD2_M7WE_MASK)\r\n#define MPU_RGD_WORD2_M7RE_MASK                  0x80000000u\r\n#define MPU_RGD_WORD2_M7RE_SHIFT                 31u\r\n#define MPU_RGD_WORD2_M7RE_WIDTH                 1u\r\n#define MPU_RGD_WORD2_M7RE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M7RE_SHIFT))&MPU_RGD_WORD2_M7RE_MASK)\r\n/* RGD_WORD3 Bit Fields */\r\n#define MPU_RGD_WORD3_VLD_MASK                   0x1u\r\n#define MPU_RGD_WORD3_VLD_SHIFT                  0u\r\n#define MPU_RGD_WORD3_VLD_WIDTH                  1u\r\n#define MPU_RGD_WORD3_VLD(x)                     (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD3_VLD_SHIFT))&MPU_RGD_WORD3_VLD_MASK)\r\n#define MPU_RGD_WORD3_PIDMASK_MASK               0xFF0000u\r\n#define MPU_RGD_WORD3_PIDMASK_SHIFT              16u\r\n#define MPU_RGD_WORD3_PIDMASK_WIDTH              8u\r\n#define MPU_RGD_WORD3_PIDMASK(x)                 (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD3_PIDMASK_SHIFT))&MPU_RGD_WORD3_PIDMASK_MASK)\r\n#define MPU_RGD_WORD3_PID_MASK                   0xFF000000u\r\n#define MPU_RGD_WORD3_PID_SHIFT                  24u\r\n#define MPU_RGD_WORD3_PID_WIDTH                  8u\r\n#define MPU_RGD_WORD3_PID(x)                     (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD3_PID_SHIFT))&MPU_RGD_WORD3_PID_MASK)\r\n/* RGDAAC Bit Fields */\r\n#define MPU_RGDAAC_M0UM_MASK                     0x7u\r\n#define MPU_RGDAAC_M0UM_SHIFT                    0u\r\n#define MPU_RGDAAC_M0UM_WIDTH                    3u\r\n#define MPU_RGDAAC_M0UM(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M0UM_SHIFT))&MPU_RGDAAC_M0UM_MASK)\r\n#define MPU_RGDAAC_M0SM_MASK                     0x18u\r\n#define MPU_RGDAAC_M0SM_SHIFT                    3u\r\n#define MPU_RGDAAC_M0SM_WIDTH                    2u\r\n#define MPU_RGDAAC_M0SM(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M0SM_SHIFT))&MPU_RGDAAC_M0SM_MASK)\r\n#define MPU_RGDAAC_M0PE_MASK                     0x20u\r\n#define MPU_RGDAAC_M0PE_SHIFT                    5u\r\n#define MPU_RGDAAC_M0PE_WIDTH                    1u\r\n#define MPU_RGDAAC_M0PE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M0PE_SHIFT))&MPU_RGDAAC_M0PE_MASK)\r\n#define MPU_RGDAAC_M1UM_MASK                     0x1C0u\r\n#define MPU_RGDAAC_M1UM_SHIFT                    6u\r\n#define MPU_RGDAAC_M1UM_WIDTH                    3u\r\n#define MPU_RGDAAC_M1UM(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M1UM_SHIFT))&MPU_RGDAAC_M1UM_MASK)\r\n#define MPU_RGDAAC_M1SM_MASK                     0x600u\r\n#define MPU_RGDAAC_M1SM_SHIFT                    9u\r\n#define MPU_RGDAAC_M1SM_WIDTH                    2u\r\n#define MPU_RGDAAC_M1SM(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M1SM_SHIFT))&MPU_RGDAAC_M1SM_MASK)\r\n#define MPU_RGDAAC_M1PE_MASK                     0x800u\r\n#define MPU_RGDAAC_M1PE_SHIFT                    11u\r\n#define MPU_RGDAAC_M1PE_WIDTH                    1u\r\n#define MPU_RGDAAC_M1PE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M1PE_SHIFT))&MPU_RGDAAC_M1PE_MASK)\r\n#define MPU_RGDAAC_M2UM_MASK                     0x7000u\r\n#define MPU_RGDAAC_M2UM_SHIFT                    12u\r\n#define MPU_RGDAAC_M2UM_WIDTH                    3u\r\n#define MPU_RGDAAC_M2UM(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M2UM_SHIFT))&MPU_RGDAAC_M2UM_MASK)\r\n#define MPU_RGDAAC_M2SM_MASK                     0x18000u\r\n#define MPU_RGDAAC_M2SM_SHIFT                    15u\r\n#define MPU_RGDAAC_M2SM_WIDTH                    2u\r\n#define MPU_RGDAAC_M2SM(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M2SM_SHIFT))&MPU_RGDAAC_M2SM_MASK)\r\n#define MPU_RGDAAC_M3UM_MASK                     0x1C0000u\r\n#define MPU_RGDAAC_M3UM_SHIFT                    18u\r\n#define MPU_RGDAAC_M3UM_WIDTH                    3u\r\n#define MPU_RGDAAC_M3UM(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M3UM_SHIFT))&MPU_RGDAAC_M3UM_MASK)\r\n#define MPU_RGDAAC_M3SM_MASK                     0x600000u\r\n#define MPU_RGDAAC_M3SM_SHIFT                    21u\r\n#define MPU_RGDAAC_M3SM_WIDTH                    2u\r\n#define MPU_RGDAAC_M3SM(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M3SM_SHIFT))&MPU_RGDAAC_M3SM_MASK)\r\n#define MPU_RGDAAC_M4WE_MASK                     0x1000000u\r\n#define MPU_RGDAAC_M4WE_SHIFT                    24u\r\n#define MPU_RGDAAC_M4WE_WIDTH                    1u\r\n#define MPU_RGDAAC_M4WE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M4WE_SHIFT))&MPU_RGDAAC_M4WE_MASK)\r\n#define MPU_RGDAAC_M4RE_MASK                     0x2000000u\r\n#define MPU_RGDAAC_M4RE_SHIFT                    25u\r\n#define MPU_RGDAAC_M4RE_WIDTH                    1u\r\n#define MPU_RGDAAC_M4RE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M4RE_SHIFT))&MPU_RGDAAC_M4RE_MASK)\r\n#define MPU_RGDAAC_M5WE_MASK                     0x4000000u\r\n#define MPU_RGDAAC_M5WE_SHIFT                    26u\r\n#define MPU_RGDAAC_M5WE_WIDTH                    1u\r\n#define MPU_RGDAAC_M5WE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M5WE_SHIFT))&MPU_RGDAAC_M5WE_MASK)\r\n#define MPU_RGDAAC_M5RE_MASK                     0x8000000u\r\n#define MPU_RGDAAC_M5RE_SHIFT                    27u\r\n#define MPU_RGDAAC_M5RE_WIDTH                    1u\r\n#define MPU_RGDAAC_M5RE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M5RE_SHIFT))&MPU_RGDAAC_M5RE_MASK)\r\n#define MPU_RGDAAC_M6WE_MASK                     0x10000000u\r\n#define MPU_RGDAAC_M6WE_SHIFT                    28u\r\n#define MPU_RGDAAC_M6WE_WIDTH                    1u\r\n#define MPU_RGDAAC_M6WE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M6WE_SHIFT))&MPU_RGDAAC_M6WE_MASK)\r\n#define MPU_RGDAAC_M6RE_MASK                     0x20000000u\r\n#define MPU_RGDAAC_M6RE_SHIFT                    29u\r\n#define MPU_RGDAAC_M6RE_WIDTH                    1u\r\n#define MPU_RGDAAC_M6RE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M6RE_SHIFT))&MPU_RGDAAC_M6RE_MASK)\r\n#define MPU_RGDAAC_M7WE_MASK                     0x40000000u\r\n#define MPU_RGDAAC_M7WE_SHIFT                    30u\r\n#define MPU_RGDAAC_M7WE_WIDTH                    1u\r\n#define MPU_RGDAAC_M7WE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M7WE_SHIFT))&MPU_RGDAAC_M7WE_MASK)\r\n#define MPU_RGDAAC_M7RE_MASK                     0x80000000u\r\n#define MPU_RGDAAC_M7RE_SHIFT                    31u\r\n#define MPU_RGDAAC_M7RE_WIDTH                    1u\r\n#define MPU_RGDAAC_M7RE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M7RE_SHIFT))&MPU_RGDAAC_M7RE_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group MPU_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group MPU_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- MSCM Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup MSCM_Peripheral_Access_Layer MSCM Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** MSCM - Size of Registers Arrays */\r\n#define MSCM_OCMDR_COUNT                         3u\r\n\r\n/** MSCM - Register Layout Typedef */\r\ntypedef struct {\r\n  __I  uint32_t CPxTYPE;                           /**< Processor X Type Register, offset: 0x0 */\r\n  __I  uint32_t CPxNUM;                            /**< Processor X Number Register, offset: 0x4 */\r\n  __I  uint32_t CPxMASTER;                         /**< Processor X Master Register, offset: 0x8 */\r\n  __I  uint32_t CPxCOUNT;                          /**< Processor X Count Register, offset: 0xC */\r\n  __I  uint32_t CPxCFG0;                           /**< Processor X Configuration Register 0, offset: 0x10 */\r\n  __I  uint32_t CPxCFG1;                           /**< Processor X Configuration Register 1, offset: 0x14 */\r\n  __I  uint32_t CPxCFG2;                           /**< Processor X Configuration Register 2, offset: 0x18 */\r\n  __I  uint32_t CPxCFG3;                           /**< Processor X Configuration Register 3, offset: 0x1C */\r\n  __I  uint32_t CP0TYPE;                           /**< Processor 0 Type Register, offset: 0x20 */\r\n  __I  uint32_t CP0NUM;                            /**< Processor 0 Number Register, offset: 0x24 */\r\n  __I  uint32_t CP0MASTER;                         /**< Processor 0 Master Register, offset: 0x28 */\r\n  __I  uint32_t CP0COUNT;                          /**< Processor 0 Count Register, offset: 0x2C */\r\n  __I  uint32_t CP0CFG0;                           /**< Processor 0 Configuration Register 0, offset: 0x30 */\r\n  __I  uint32_t CP0CFG1;                           /**< Processor 0 Configuration Register 1, offset: 0x34 */\r\n  __I  uint32_t CP0CFG2;                           /**< Processor 0 Configuration Register 2, offset: 0x38 */\r\n  __I  uint32_t CP0CFG3;                           /**< Processor 0 Configuration Register 3, offset: 0x3C */\r\n       uint8_t RESERVED_0[960];\r\n  __IO uint32_t OCMDR[MSCM_OCMDR_COUNT];           /**< On-Chip Memory Descriptor Register, array offset: 0x400, array step: 0x4 */\r\n} MSCM_Type, *MSCM_MemMapPtr;\r\n\r\n /** Number of instances of the MSCM module. */\r\n#define MSCM_INSTANCE_COUNT                      (1u)\r\n\r\n\r\n/* MSCM - Peripheral instance base addresses */\r\n/** Peripheral MSCM base address */\r\n#define MSCM_BASE                                (0x40001000u)\r\n/** Peripheral MSCM base pointer */\r\n#define MSCM                                     ((MSCM_Type *)MSCM_BASE)\r\n/** Array initializer of MSCM peripheral base addresses */\r\n#define MSCM_BASE_ADDRS                          { MSCM_BASE }\r\n/** Array initializer of MSCM peripheral base pointers */\r\n#define MSCM_BASE_PTRS                           { MSCM }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- MSCM Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup MSCM_Register_Masks MSCM Register Masks\r\n * @{\r\n */\r\n\r\n/* CPxTYPE Bit Fields */\r\n#define MSCM_CPxTYPE_RYPZ_MASK                   0xFFu\r\n#define MSCM_CPxTYPE_RYPZ_SHIFT                  0u\r\n#define MSCM_CPxTYPE_RYPZ_WIDTH                  8u\r\n#define MSCM_CPxTYPE_RYPZ(x)                     (((uint32_t)(((uint32_t)(x))<<MSCM_CPxTYPE_RYPZ_SHIFT))&MSCM_CPxTYPE_RYPZ_MASK)\r\n#define MSCM_CPxTYPE_PERSONALITY_MASK            0xFFFFFF00u\r\n#define MSCM_CPxTYPE_PERSONALITY_SHIFT           8u\r\n#define MSCM_CPxTYPE_PERSONALITY_WIDTH           24u\r\n#define MSCM_CPxTYPE_PERSONALITY(x)              (((uint32_t)(((uint32_t)(x))<<MSCM_CPxTYPE_PERSONALITY_SHIFT))&MSCM_CPxTYPE_PERSONALITY_MASK)\r\n/* CPxNUM Bit Fields */\r\n#define MSCM_CPxNUM_CPN_MASK                     0x1u\r\n#define MSCM_CPxNUM_CPN_SHIFT                    0u\r\n#define MSCM_CPxNUM_CPN_WIDTH                    1u\r\n#define MSCM_CPxNUM_CPN(x)                       (((uint32_t)(((uint32_t)(x))<<MSCM_CPxNUM_CPN_SHIFT))&MSCM_CPxNUM_CPN_MASK)\r\n/* CPxMASTER Bit Fields */\r\n#define MSCM_CPxMASTER_PPMN_MASK                 0x3Fu\r\n#define MSCM_CPxMASTER_PPMN_SHIFT                0u\r\n#define MSCM_CPxMASTER_PPMN_WIDTH                6u\r\n#define MSCM_CPxMASTER_PPMN(x)                   (((uint32_t)(((uint32_t)(x))<<MSCM_CPxMASTER_PPMN_SHIFT))&MSCM_CPxMASTER_PPMN_MASK)\r\n/* CPxCOUNT Bit Fields */\r\n#define MSCM_CPxCOUNT_PCNT_MASK                  0x3u\r\n#define MSCM_CPxCOUNT_PCNT_SHIFT                 0u\r\n#define MSCM_CPxCOUNT_PCNT_WIDTH                 2u\r\n#define MSCM_CPxCOUNT_PCNT(x)                    (((uint32_t)(((uint32_t)(x))<<MSCM_CPxCOUNT_PCNT_SHIFT))&MSCM_CPxCOUNT_PCNT_MASK)\r\n/* CPxCFG0 Bit Fields */\r\n#define MSCM_CPxCFG0_DCWY_MASK                   0xFFu\r\n#define MSCM_CPxCFG0_DCWY_SHIFT                  0u\r\n#define MSCM_CPxCFG0_DCWY_WIDTH                  8u\r\n#define MSCM_CPxCFG0_DCWY(x)                     (((uint32_t)(((uint32_t)(x))<<MSCM_CPxCFG0_DCWY_SHIFT))&MSCM_CPxCFG0_DCWY_MASK)\r\n#define MSCM_CPxCFG0_DCSZ_MASK                   0xFF00u\r\n#define MSCM_CPxCFG0_DCSZ_SHIFT                  8u\r\n#define MSCM_CPxCFG0_DCSZ_WIDTH                  8u\r\n#define MSCM_CPxCFG0_DCSZ(x)                     (((uint32_t)(((uint32_t)(x))<<MSCM_CPxCFG0_DCSZ_SHIFT))&MSCM_CPxCFG0_DCSZ_MASK)\r\n#define MSCM_CPxCFG0_ICWY_MASK                   0xFF0000u\r\n#define MSCM_CPxCFG0_ICWY_SHIFT                  16u\r\n#define MSCM_CPxCFG0_ICWY_WIDTH                  8u\r\n#define MSCM_CPxCFG0_ICWY(x)                     (((uint32_t)(((uint32_t)(x))<<MSCM_CPxCFG0_ICWY_SHIFT))&MSCM_CPxCFG0_ICWY_MASK)\r\n#define MSCM_CPxCFG0_ICSZ_MASK                   0xFF000000u\r\n#define MSCM_CPxCFG0_ICSZ_SHIFT                  24u\r\n#define MSCM_CPxCFG0_ICSZ_WIDTH                  8u\r\n#define MSCM_CPxCFG0_ICSZ(x)                     (((uint32_t)(((uint32_t)(x))<<MSCM_CPxCFG0_ICSZ_SHIFT))&MSCM_CPxCFG0_ICSZ_MASK)\r\n/* CPxCFG1 Bit Fields */\r\n#define MSCM_CPxCFG1_L2WY_MASK                   0xFF0000u\r\n#define MSCM_CPxCFG1_L2WY_SHIFT                  16u\r\n#define MSCM_CPxCFG1_L2WY_WIDTH                  8u\r\n#define MSCM_CPxCFG1_L2WY(x)                     (((uint32_t)(((uint32_t)(x))<<MSCM_CPxCFG1_L2WY_SHIFT))&MSCM_CPxCFG1_L2WY_MASK)\r\n#define MSCM_CPxCFG1_L2SZ_MASK                   0xFF000000u\r\n#define MSCM_CPxCFG1_L2SZ_SHIFT                  24u\r\n#define MSCM_CPxCFG1_L2SZ_WIDTH                  8u\r\n#define MSCM_CPxCFG1_L2SZ(x)                     (((uint32_t)(((uint32_t)(x))<<MSCM_CPxCFG1_L2SZ_SHIFT))&MSCM_CPxCFG1_L2SZ_MASK)\r\n/* CPxCFG2 Bit Fields */\r\n#define MSCM_CPxCFG2_TMUSZ_MASK                  0xFF00u\r\n#define MSCM_CPxCFG2_TMUSZ_SHIFT                 8u\r\n#define MSCM_CPxCFG2_TMUSZ_WIDTH                 8u\r\n#define MSCM_CPxCFG2_TMUSZ(x)                    (((uint32_t)(((uint32_t)(x))<<MSCM_CPxCFG2_TMUSZ_SHIFT))&MSCM_CPxCFG2_TMUSZ_MASK)\r\n#define MSCM_CPxCFG2_TMLSZ_MASK                  0xFF000000u\r\n#define MSCM_CPxCFG2_TMLSZ_SHIFT                 24u\r\n#define MSCM_CPxCFG2_TMLSZ_WIDTH                 8u\r\n#define MSCM_CPxCFG2_TMLSZ(x)                    (((uint32_t)(((uint32_t)(x))<<MSCM_CPxCFG2_TMLSZ_SHIFT))&MSCM_CPxCFG2_TMLSZ_MASK)\r\n/* CPxCFG3 Bit Fields */\r\n#define MSCM_CPxCFG3_FPU_MASK                    0x1u\r\n#define MSCM_CPxCFG3_FPU_SHIFT                   0u\r\n#define MSCM_CPxCFG3_FPU_WIDTH                   1u\r\n#define MSCM_CPxCFG3_FPU(x)                      (((uint32_t)(((uint32_t)(x))<<MSCM_CPxCFG3_FPU_SHIFT))&MSCM_CPxCFG3_FPU_MASK)\r\n#define MSCM_CPxCFG3_SIMD_MASK                   0x2u\r\n#define MSCM_CPxCFG3_SIMD_SHIFT                  1u\r\n#define MSCM_CPxCFG3_SIMD_WIDTH                  1u\r\n#define MSCM_CPxCFG3_SIMD(x)                     (((uint32_t)(((uint32_t)(x))<<MSCM_CPxCFG3_SIMD_SHIFT))&MSCM_CPxCFG3_SIMD_MASK)\r\n#define MSCM_CPxCFG3_JAZ_MASK                    0x4u\r\n#define MSCM_CPxCFG3_JAZ_SHIFT                   2u\r\n#define MSCM_CPxCFG3_JAZ_WIDTH                   1u\r\n#define MSCM_CPxCFG3_JAZ(x)                      (((uint32_t)(((uint32_t)(x))<<MSCM_CPxCFG3_JAZ_SHIFT))&MSCM_CPxCFG3_JAZ_MASK)\r\n#define MSCM_CPxCFG3_MMU_MASK                    0x8u\r\n#define MSCM_CPxCFG3_MMU_SHIFT                   3u\r\n#define MSCM_CPxCFG3_MMU_WIDTH                   1u\r\n#define MSCM_CPxCFG3_MMU(x)                      (((uint32_t)(((uint32_t)(x))<<MSCM_CPxCFG3_MMU_SHIFT))&MSCM_CPxCFG3_MMU_MASK)\r\n#define MSCM_CPxCFG3_TZ_MASK                     0x10u\r\n#define MSCM_CPxCFG3_TZ_SHIFT                    4u\r\n#define MSCM_CPxCFG3_TZ_WIDTH                    1u\r\n#define MSCM_CPxCFG3_TZ(x)                       (((uint32_t)(((uint32_t)(x))<<MSCM_CPxCFG3_TZ_SHIFT))&MSCM_CPxCFG3_TZ_MASK)\r\n#define MSCM_CPxCFG3_CMP_MASK                    0x20u\r\n#define MSCM_CPxCFG3_CMP_SHIFT                   5u\r\n#define MSCM_CPxCFG3_CMP_WIDTH                   1u\r\n#define MSCM_CPxCFG3_CMP(x)                      (((uint32_t)(((uint32_t)(x))<<MSCM_CPxCFG3_CMP_SHIFT))&MSCM_CPxCFG3_CMP_MASK)\r\n#define MSCM_CPxCFG3_BB_MASK                     0x40u\r\n#define MSCM_CPxCFG3_BB_SHIFT                    6u\r\n#define MSCM_CPxCFG3_BB_WIDTH                    1u\r\n#define MSCM_CPxCFG3_BB(x)                       (((uint32_t)(((uint32_t)(x))<<MSCM_CPxCFG3_BB_SHIFT))&MSCM_CPxCFG3_BB_MASK)\r\n#define MSCM_CPxCFG3_SBP_MASK                    0x300u\r\n#define MSCM_CPxCFG3_SBP_SHIFT                   8u\r\n#define MSCM_CPxCFG3_SBP_WIDTH                   2u\r\n#define MSCM_CPxCFG3_SBP(x)                      (((uint32_t)(((uint32_t)(x))<<MSCM_CPxCFG3_SBP_SHIFT))&MSCM_CPxCFG3_SBP_MASK)\r\n/* CP0TYPE Bit Fields */\r\n#define MSCM_CP0TYPE_RYPZ_MASK                   0xFFu\r\n#define MSCM_CP0TYPE_RYPZ_SHIFT                  0u\r\n#define MSCM_CP0TYPE_RYPZ_WIDTH                  8u\r\n#define MSCM_CP0TYPE_RYPZ(x)                     (((uint32_t)(((uint32_t)(x))<<MSCM_CP0TYPE_RYPZ_SHIFT))&MSCM_CP0TYPE_RYPZ_MASK)\r\n#define MSCM_CP0TYPE_PERSONALITY_MASK            0xFFFFFF00u\r\n#define MSCM_CP0TYPE_PERSONALITY_SHIFT           8u\r\n#define MSCM_CP0TYPE_PERSONALITY_WIDTH           24u\r\n#define MSCM_CP0TYPE_PERSONALITY(x)              (((uint32_t)(((uint32_t)(x))<<MSCM_CP0TYPE_PERSONALITY_SHIFT))&MSCM_CP0TYPE_PERSONALITY_MASK)\r\n/* CP0NUM Bit Fields */\r\n#define MSCM_CP0NUM_CPN_MASK                     0x1u\r\n#define MSCM_CP0NUM_CPN_SHIFT                    0u\r\n#define MSCM_CP0NUM_CPN_WIDTH                    1u\r\n#define MSCM_CP0NUM_CPN(x)                       (((uint32_t)(((uint32_t)(x))<<MSCM_CP0NUM_CPN_SHIFT))&MSCM_CP0NUM_CPN_MASK)\r\n/* CP0MASTER Bit Fields */\r\n#define MSCM_CP0MASTER_PPMN_MASK                 0x3Fu\r\n#define MSCM_CP0MASTER_PPMN_SHIFT                0u\r\n#define MSCM_CP0MASTER_PPMN_WIDTH                6u\r\n#define MSCM_CP0MASTER_PPMN(x)                   (((uint32_t)(((uint32_t)(x))<<MSCM_CP0MASTER_PPMN_SHIFT))&MSCM_CP0MASTER_PPMN_MASK)\r\n/* CP0COUNT Bit Fields */\r\n#define MSCM_CP0COUNT_PCNT_MASK                  0x3u\r\n#define MSCM_CP0COUNT_PCNT_SHIFT                 0u\r\n#define MSCM_CP0COUNT_PCNT_WIDTH                 2u\r\n#define MSCM_CP0COUNT_PCNT(x)                    (((uint32_t)(((uint32_t)(x))<<MSCM_CP0COUNT_PCNT_SHIFT))&MSCM_CP0COUNT_PCNT_MASK)\r\n/* CP0CFG0 Bit Fields */\r\n#define MSCM_CP0CFG0_DCWY_MASK                   0xFFu\r\n#define MSCM_CP0CFG0_DCWY_SHIFT                  0u\r\n#define MSCM_CP0CFG0_DCWY_WIDTH                  8u\r\n#define MSCM_CP0CFG0_DCWY(x)                     (((uint32_t)(((uint32_t)(x))<<MSCM_CP0CFG0_DCWY_SHIFT))&MSCM_CP0CFG0_DCWY_MASK)\r\n#define MSCM_CP0CFG0_DCSZ_MASK                   0xFF00u\r\n#define MSCM_CP0CFG0_DCSZ_SHIFT                  8u\r\n#define MSCM_CP0CFG0_DCSZ_WIDTH                  8u\r\n#define MSCM_CP0CFG0_DCSZ(x)                     (((uint32_t)(((uint32_t)(x))<<MSCM_CP0CFG0_DCSZ_SHIFT))&MSCM_CP0CFG0_DCSZ_MASK)\r\n#define MSCM_CP0CFG0_ICWY_MASK                   0xFF0000u\r\n#define MSCM_CP0CFG0_ICWY_SHIFT                  16u\r\n#define MSCM_CP0CFG0_ICWY_WIDTH                  8u\r\n#define MSCM_CP0CFG0_ICWY(x)                     (((uint32_t)(((uint32_t)(x))<<MSCM_CP0CFG0_ICWY_SHIFT))&MSCM_CP0CFG0_ICWY_MASK)\r\n#define MSCM_CP0CFG0_ICSZ_MASK                   0xFF000000u\r\n#define MSCM_CP0CFG0_ICSZ_SHIFT                  24u\r\n#define MSCM_CP0CFG0_ICSZ_WIDTH                  8u\r\n#define MSCM_CP0CFG0_ICSZ(x)                     (((uint32_t)(((uint32_t)(x))<<MSCM_CP0CFG0_ICSZ_SHIFT))&MSCM_CP0CFG0_ICSZ_MASK)\r\n/* CP0CFG1 Bit Fields */\r\n#define MSCM_CP0CFG1_L2WY_MASK                   0xFF0000u\r\n#define MSCM_CP0CFG1_L2WY_SHIFT                  16u\r\n#define MSCM_CP0CFG1_L2WY_WIDTH                  8u\r\n#define MSCM_CP0CFG1_L2WY(x)                     (((uint32_t)(((uint32_t)(x))<<MSCM_CP0CFG1_L2WY_SHIFT))&MSCM_CP0CFG1_L2WY_MASK)\r\n#define MSCM_CP0CFG1_L2SZ_MASK                   0xFF000000u\r\n#define MSCM_CP0CFG1_L2SZ_SHIFT                  24u\r\n#define MSCM_CP0CFG1_L2SZ_WIDTH                  8u\r\n#define MSCM_CP0CFG1_L2SZ(x)                     (((uint32_t)(((uint32_t)(x))<<MSCM_CP0CFG1_L2SZ_SHIFT))&MSCM_CP0CFG1_L2SZ_MASK)\r\n/* CP0CFG2 Bit Fields */\r\n#define MSCM_CP0CFG2_TMUSZ_MASK                  0xFF00u\r\n#define MSCM_CP0CFG2_TMUSZ_SHIFT                 8u\r\n#define MSCM_CP0CFG2_TMUSZ_WIDTH                 8u\r\n#define MSCM_CP0CFG2_TMUSZ(x)                    (((uint32_t)(((uint32_t)(x))<<MSCM_CP0CFG2_TMUSZ_SHIFT))&MSCM_CP0CFG2_TMUSZ_MASK)\r\n#define MSCM_CP0CFG2_TMLSZ_MASK                  0xFF000000u\r\n#define MSCM_CP0CFG2_TMLSZ_SHIFT                 24u\r\n#define MSCM_CP0CFG2_TMLSZ_WIDTH                 8u\r\n#define MSCM_CP0CFG2_TMLSZ(x)                    (((uint32_t)(((uint32_t)(x))<<MSCM_CP0CFG2_TMLSZ_SHIFT))&MSCM_CP0CFG2_TMLSZ_MASK)\r\n/* CP0CFG3 Bit Fields */\r\n#define MSCM_CP0CFG3_FPU_MASK                    0x1u\r\n#define MSCM_CP0CFG3_FPU_SHIFT                   0u\r\n#define MSCM_CP0CFG3_FPU_WIDTH                   1u\r\n#define MSCM_CP0CFG3_FPU(x)                      (((uint32_t)(((uint32_t)(x))<<MSCM_CP0CFG3_FPU_SHIFT))&MSCM_CP0CFG3_FPU_MASK)\r\n#define MSCM_CP0CFG3_SIMD_MASK                   0x2u\r\n#define MSCM_CP0CFG3_SIMD_SHIFT                  1u\r\n#define MSCM_CP0CFG3_SIMD_WIDTH                  1u\r\n#define MSCM_CP0CFG3_SIMD(x)                     (((uint32_t)(((uint32_t)(x))<<MSCM_CP0CFG3_SIMD_SHIFT))&MSCM_CP0CFG3_SIMD_MASK)\r\n#define MSCM_CP0CFG3_JAZ_MASK                    0x4u\r\n#define MSCM_CP0CFG3_JAZ_SHIFT                   2u\r\n#define MSCM_CP0CFG3_JAZ_WIDTH                   1u\r\n#define MSCM_CP0CFG3_JAZ(x)                      (((uint32_t)(((uint32_t)(x))<<MSCM_CP0CFG3_JAZ_SHIFT))&MSCM_CP0CFG3_JAZ_MASK)\r\n#define MSCM_CP0CFG3_MMU_MASK                    0x8u\r\n#define MSCM_CP0CFG3_MMU_SHIFT                   3u\r\n#define MSCM_CP0CFG3_MMU_WIDTH                   1u\r\n#define MSCM_CP0CFG3_MMU(x)                      (((uint32_t)(((uint32_t)(x))<<MSCM_CP0CFG3_MMU_SHIFT))&MSCM_CP0CFG3_MMU_MASK)\r\n#define MSCM_CP0CFG3_TZ_MASK                     0x10u\r\n#define MSCM_CP0CFG3_TZ_SHIFT                    4u\r\n#define MSCM_CP0CFG3_TZ_WIDTH                    1u\r\n#define MSCM_CP0CFG3_TZ(x)                       (((uint32_t)(((uint32_t)(x))<<MSCM_CP0CFG3_TZ_SHIFT))&MSCM_CP0CFG3_TZ_MASK)\r\n#define MSCM_CP0CFG3_CMP_MASK                    0x20u\r\n#define MSCM_CP0CFG3_CMP_SHIFT                   5u\r\n#define MSCM_CP0CFG3_CMP_WIDTH                   1u\r\n#define MSCM_CP0CFG3_CMP(x)                      (((uint32_t)(((uint32_t)(x))<<MSCM_CP0CFG3_CMP_SHIFT))&MSCM_CP0CFG3_CMP_MASK)\r\n#define MSCM_CP0CFG3_BB_MASK                     0x40u\r\n#define MSCM_CP0CFG3_BB_SHIFT                    6u\r\n#define MSCM_CP0CFG3_BB_WIDTH                    1u\r\n#define MSCM_CP0CFG3_BB(x)                       (((uint32_t)(((uint32_t)(x))<<MSCM_CP0CFG3_BB_SHIFT))&MSCM_CP0CFG3_BB_MASK)\r\n#define MSCM_CP0CFG3_SBP_MASK                    0x300u\r\n#define MSCM_CP0CFG3_SBP_SHIFT                   8u\r\n#define MSCM_CP0CFG3_SBP_WIDTH                   2u\r\n#define MSCM_CP0CFG3_SBP(x)                      (((uint32_t)(((uint32_t)(x))<<MSCM_CP0CFG3_SBP_SHIFT))&MSCM_CP0CFG3_SBP_MASK)\r\n/* OCMDR Bit Fields */\r\n#define MSCM_OCMDR_OCM1_MASK                     0x30u\r\n#define MSCM_OCMDR_OCM1_SHIFT                    4u\r\n#define MSCM_OCMDR_OCM1_WIDTH                    2u\r\n#define MSCM_OCMDR_OCM1(x)                       (((uint32_t)(((uint32_t)(x))<<MSCM_OCMDR_OCM1_SHIFT))&MSCM_OCMDR_OCM1_MASK)\r\n#define MSCM_OCMDR_OCMPU_MASK                    0x1000u\r\n#define MSCM_OCMDR_OCMPU_SHIFT                   12u\r\n#define MSCM_OCMDR_OCMPU_WIDTH                   1u\r\n#define MSCM_OCMDR_OCMPU(x)                      (((uint32_t)(((uint32_t)(x))<<MSCM_OCMDR_OCMPU_SHIFT))&MSCM_OCMDR_OCMPU_MASK)\r\n#define MSCM_OCMDR_OCMT_MASK                     0xE000u\r\n#define MSCM_OCMDR_OCMT_SHIFT                    13u\r\n#define MSCM_OCMDR_OCMT_WIDTH                    3u\r\n#define MSCM_OCMDR_OCMT(x)                       (((uint32_t)(((uint32_t)(x))<<MSCM_OCMDR_OCMT_SHIFT))&MSCM_OCMDR_OCMT_MASK)\r\n#define MSCM_OCMDR_RO_MASK                       0x10000u\r\n#define MSCM_OCMDR_RO_SHIFT                      16u\r\n#define MSCM_OCMDR_RO_WIDTH                      1u\r\n#define MSCM_OCMDR_RO(x)                         (((uint32_t)(((uint32_t)(x))<<MSCM_OCMDR_RO_SHIFT))&MSCM_OCMDR_RO_MASK)\r\n#define MSCM_OCMDR_OCMW_MASK                     0xE0000u\r\n#define MSCM_OCMDR_OCMW_SHIFT                    17u\r\n#define MSCM_OCMDR_OCMW_WIDTH                    3u\r\n#define MSCM_OCMDR_OCMW(x)                       (((uint32_t)(((uint32_t)(x))<<MSCM_OCMDR_OCMW_SHIFT))&MSCM_OCMDR_OCMW_MASK)\r\n#define MSCM_OCMDR_OCMSZ_MASK                    0xF000000u\r\n#define MSCM_OCMDR_OCMSZ_SHIFT                   24u\r\n#define MSCM_OCMDR_OCMSZ_WIDTH                   4u\r\n#define MSCM_OCMDR_OCMSZ(x)                      (((uint32_t)(((uint32_t)(x))<<MSCM_OCMDR_OCMSZ_SHIFT))&MSCM_OCMDR_OCMSZ_MASK)\r\n#define MSCM_OCMDR_OCMSZH_MASK                   0x10000000u\r\n#define MSCM_OCMDR_OCMSZH_SHIFT                  28u\r\n#define MSCM_OCMDR_OCMSZH_WIDTH                  1u\r\n#define MSCM_OCMDR_OCMSZH(x)                     (((uint32_t)(((uint32_t)(x))<<MSCM_OCMDR_OCMSZH_SHIFT))&MSCM_OCMDR_OCMSZH_MASK)\r\n#define MSCM_OCMDR_V_MASK                        0x80000000u\r\n#define MSCM_OCMDR_V_SHIFT                       31u\r\n#define MSCM_OCMDR_V_WIDTH                       1u\r\n#define MSCM_OCMDR_V(x)                          (((uint32_t)(((uint32_t)(x))<<MSCM_OCMDR_V_SHIFT))&MSCM_OCMDR_V_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group MSCM_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group MSCM_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- PCC Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup PCC_Peripheral_Access_Layer PCC Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** PCC - Size of Registers Arrays */\r\n#define PCC_PCCn_COUNT                           116u\r\n\r\n/** PCC - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t PCCn[PCC_PCCn_COUNT];              /**< PCC Reserved Register 0..PCC CMP0 Register, array offset: 0x0, array step: 0x4 */\r\n} PCC_Type, *PCC_MemMapPtr;\r\n\r\n /** Number of instances of the PCC module. */\r\n#define PCC_INSTANCE_COUNT                       (1u)\r\n\r\n\r\n/* PCC - Peripheral instance base addresses */\r\n/** Peripheral PCC base address */\r\n#define PCC_BASE                                 (0x40065000u)\r\n/** Peripheral PCC base pointer */\r\n#define PCC                                      ((PCC_Type *)PCC_BASE)\r\n/** Array initializer of PCC peripheral base addresses */\r\n#define PCC_BASE_ADDRS                           { PCC_BASE }\r\n/** Array initializer of PCC peripheral base pointers */\r\n#define PCC_BASE_PTRS                            { PCC }\r\n\r\n/* PCC index offsets */\r\n#define PCC_FTFC_INDEX                           32\r\n#define PCC_DMAMUX_INDEX                         33\r\n#define PCC_FlexCAN0_INDEX                       36\r\n#define PCC_FlexCAN1_INDEX                       37\r\n#define PCC_FTM3_INDEX                           38\r\n#define PCC_ADC1_INDEX                           39\r\n#define PCC_LPSPI0_INDEX                         44\r\n#define PCC_LPSPI1_INDEX                         45\r\n#define PCC_PDB1_INDEX                           49\r\n#define PCC_CRC_INDEX                            50\r\n#define PCC_PDB0_INDEX                           54\r\n#define PCC_LPIT_INDEX                           55\r\n#define PCC_FTM0_INDEX                           56\r\n#define PCC_FTM1_INDEX                           57\r\n#define PCC_FTM2_INDEX                           58\r\n#define PCC_ADC0_INDEX                           59\r\n#define PCC_RTC_INDEX                            61\r\n#define PCC_LPTMR0_INDEX                         64\r\n#define PCC_PORTA_INDEX                          73\r\n#define PCC_PORTB_INDEX                          74\r\n#define PCC_PORTC_INDEX                          75\r\n#define PCC_PORTD_INDEX                          76\r\n#define PCC_PORTE_INDEX                          77\r\n#define PCC_FlexIO_INDEX                         90\r\n#define PCC_EWM_INDEX                            97\r\n#define PCC_LPI2C0_INDEX                         102\r\n#define PCC_LPUART0_INDEX                        106\r\n#define PCC_LPUART1_INDEX                        107\r\n#define PCC_CMP0_INDEX                           115\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- PCC Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup PCC_Register_Masks PCC Register Masks\r\n * @{\r\n */\r\n\r\n/* PCCn Bit Fields */\r\n#define PCC_PCCn_PCD_MASK                        0x7u\r\n#define PCC_PCCn_PCD_SHIFT                       0u\r\n#define PCC_PCCn_PCD_WIDTH                       3u\r\n#define PCC_PCCn_PCD(x)                          (((uint32_t)(((uint32_t)(x))<<PCC_PCCn_PCD_SHIFT))&PCC_PCCn_PCD_MASK)\r\n#define PCC_PCCn_FRAC_MASK                       0x8u\r\n#define PCC_PCCn_FRAC_SHIFT                      3u\r\n#define PCC_PCCn_FRAC_WIDTH                      1u\r\n#define PCC_PCCn_FRAC(x)                         (((uint32_t)(((uint32_t)(x))<<PCC_PCCn_FRAC_SHIFT))&PCC_PCCn_FRAC_MASK)\r\n#define PCC_PCCn_PCS_MASK                        0x7000000u\r\n#define PCC_PCCn_PCS_SHIFT                       24u\r\n#define PCC_PCCn_PCS_WIDTH                       3u\r\n#define PCC_PCCn_PCS(x)                          (((uint32_t)(((uint32_t)(x))<<PCC_PCCn_PCS_SHIFT))&PCC_PCCn_PCS_MASK)\r\n#define PCC_PCCn_CGC_MASK                        0x40000000u\r\n#define PCC_PCCn_CGC_SHIFT                       30u\r\n#define PCC_PCCn_CGC_WIDTH                       1u\r\n#define PCC_PCCn_CGC(x)                          (((uint32_t)(((uint32_t)(x))<<PCC_PCCn_CGC_SHIFT))&PCC_PCCn_CGC_MASK)\r\n#define PCC_PCCn_PR_MASK                         0x80000000u\r\n#define PCC_PCCn_PR_SHIFT                        31u\r\n#define PCC_PCCn_PR_WIDTH                        1u\r\n#define PCC_PCCn_PR(x)                           (((uint32_t)(((uint32_t)(x))<<PCC_PCCn_PR_SHIFT))&PCC_PCCn_PR_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group PCC_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group PCC_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- PDB Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup PDB_Peripheral_Access_Layer PDB Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** PDB - Size of Registers Arrays */\r\n#define PDB_CH_COUNT                             2u\r\n#define PDB_DLY_COUNT                            8u\r\n#define PDB_POnDLY_COUNT                         1u\r\n\r\n/** PDB - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t SC;                                /**< Status and Control register, offset: 0x0 */\r\n  __IO uint32_t MOD;                               /**< Modulus register, offset: 0x4 */\r\n  __I  uint32_t CNT;                               /**< Counter register, offset: 0x8 */\r\n  __IO uint32_t IDLY;                              /**< Interrupt Delay register, offset: 0xC */\r\n  struct {                                         /* offset: 0x10, array step: 0x28 */\r\n    __IO uint32_t C1;                                /**< Channel n Control register 1, array offset: 0x10, array step: 0x28 */\r\n    __IO uint32_t S;                                 /**< Channel n Status register, array offset: 0x14, array step: 0x28 */\r\n    __IO uint32_t DLY[PDB_DLY_COUNT];                /**< Channel n Delay 0 register..Channel n Delay 7 register, array offset: 0x18, array step: index*0x28, index2*0x4 */\r\n  } CH[PDB_CH_COUNT];\r\n       uint8_t RESERVED_0[304];\r\n  __IO uint32_t POEN;                              /**< Pulse-Out n Enable register, offset: 0x190 */\r\n  union {                                          /* offset: 0x194, array step: 0x4 */\r\n    __IO uint32_t PODLY;                             /**< Pulse-Out n Delay register, array offset: 0x194, array step: 0x4 */\r\n    struct {                                         /* offset: 0x194, array step: 0x4 */\r\n      __IO uint16_t DLY2;                              /**< PDB1_DLY2 register...PDB0_DLY2 register., array offset: 0x194, array step: 0x4 */\r\n      __IO uint16_t DLY1;                              /**< PDB1_DLY1 register...PDB0_DLY1 register., array offset: 0x196, array step: 0x4 */\r\n    } ACCESS16BIT;\r\n  } POnDLY[PDB_POnDLY_COUNT];\r\n} PDB_Type, *PDB_MemMapPtr;\r\n\r\n /** Number of instances of the PDB module. */\r\n#define PDB_INSTANCE_COUNT                       (2u)\r\n\r\n\r\n/* PDB - Peripheral instance base addresses */\r\n/** Peripheral PDB0 base address */\r\n#define PDB0_BASE                                (0x40036000u)\r\n/** Peripheral PDB0 base pointer */\r\n#define PDB0                                     ((PDB_Type *)PDB0_BASE)\r\n/** Peripheral PDB1 base address */\r\n#define PDB1_BASE                                (0x40031000u)\r\n/** Peripheral PDB1 base pointer */\r\n#define PDB1                                     ((PDB_Type *)PDB1_BASE)\r\n/** Array initializer of PDB peripheral base addresses */\r\n#define PDB_BASE_ADDRS                           { PDB0_BASE, PDB1_BASE }\r\n/** Array initializer of PDB peripheral base pointers */\r\n#define PDB_BASE_PTRS                            { PDB0, PDB1 }\r\n /** Number of interrupt vector arrays for the PDB module. */\r\n#define PDB_IRQS_ARR_COUNT                       (1u)\r\n /** Number of interrupt channels for the PDB module. */\r\n#define PDB_IRQS_CH_COUNT                        (1u)\r\n/** Interrupt vectors for the PDB peripheral type */\r\n#define PDB_IRQS                                 { PDB0_IRQn, PDB1_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- PDB Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup PDB_Register_Masks PDB Register Masks\r\n * @{\r\n */\r\n\r\n/* SC Bit Fields */\r\n#define PDB_SC_LDOK_MASK                         0x1u\r\n#define PDB_SC_LDOK_SHIFT                        0u\r\n#define PDB_SC_LDOK_WIDTH                        1u\r\n#define PDB_SC_LDOK(x)                           (((uint32_t)(((uint32_t)(x))<<PDB_SC_LDOK_SHIFT))&PDB_SC_LDOK_MASK)\r\n#define PDB_SC_CONT_MASK                         0x2u\r\n#define PDB_SC_CONT_SHIFT                        1u\r\n#define PDB_SC_CONT_WIDTH                        1u\r\n#define PDB_SC_CONT(x)                           (((uint32_t)(((uint32_t)(x))<<PDB_SC_CONT_SHIFT))&PDB_SC_CONT_MASK)\r\n#define PDB_SC_MULT_MASK                         0xCu\r\n#define PDB_SC_MULT_SHIFT                        2u\r\n#define PDB_SC_MULT_WIDTH                        2u\r\n#define PDB_SC_MULT(x)                           (((uint32_t)(((uint32_t)(x))<<PDB_SC_MULT_SHIFT))&PDB_SC_MULT_MASK)\r\n#define PDB_SC_PDBIE_MASK                        0x20u\r\n#define PDB_SC_PDBIE_SHIFT                       5u\r\n#define PDB_SC_PDBIE_WIDTH                       1u\r\n#define PDB_SC_PDBIE(x)                          (((uint32_t)(((uint32_t)(x))<<PDB_SC_PDBIE_SHIFT))&PDB_SC_PDBIE_MASK)\r\n#define PDB_SC_PDBIF_MASK                        0x40u\r\n#define PDB_SC_PDBIF_SHIFT                       6u\r\n#define PDB_SC_PDBIF_WIDTH                       1u\r\n#define PDB_SC_PDBIF(x)                          (((uint32_t)(((uint32_t)(x))<<PDB_SC_PDBIF_SHIFT))&PDB_SC_PDBIF_MASK)\r\n#define PDB_SC_PDBEN_MASK                        0x80u\r\n#define PDB_SC_PDBEN_SHIFT                       7u\r\n#define PDB_SC_PDBEN_WIDTH                       1u\r\n#define PDB_SC_PDBEN(x)                          (((uint32_t)(((uint32_t)(x))<<PDB_SC_PDBEN_SHIFT))&PDB_SC_PDBEN_MASK)\r\n#define PDB_SC_TRGSEL_MASK                       0xF00u\r\n#define PDB_SC_TRGSEL_SHIFT                      8u\r\n#define PDB_SC_TRGSEL_WIDTH                      4u\r\n#define PDB_SC_TRGSEL(x)                         (((uint32_t)(((uint32_t)(x))<<PDB_SC_TRGSEL_SHIFT))&PDB_SC_TRGSEL_MASK)\r\n#define PDB_SC_PRESCALER_MASK                    0x7000u\r\n#define PDB_SC_PRESCALER_SHIFT                   12u\r\n#define PDB_SC_PRESCALER_WIDTH                   3u\r\n#define PDB_SC_PRESCALER(x)                      (((uint32_t)(((uint32_t)(x))<<PDB_SC_PRESCALER_SHIFT))&PDB_SC_PRESCALER_MASK)\r\n#define PDB_SC_DMAEN_MASK                        0x8000u\r\n#define PDB_SC_DMAEN_SHIFT                       15u\r\n#define PDB_SC_DMAEN_WIDTH                       1u\r\n#define PDB_SC_DMAEN(x)                          (((uint32_t)(((uint32_t)(x))<<PDB_SC_DMAEN_SHIFT))&PDB_SC_DMAEN_MASK)\r\n#define PDB_SC_SWTRIG_MASK                       0x10000u\r\n#define PDB_SC_SWTRIG_SHIFT                      16u\r\n#define PDB_SC_SWTRIG_WIDTH                      1u\r\n#define PDB_SC_SWTRIG(x)                         (((uint32_t)(((uint32_t)(x))<<PDB_SC_SWTRIG_SHIFT))&PDB_SC_SWTRIG_MASK)\r\n#define PDB_SC_PDBEIE_MASK                       0x20000u\r\n#define PDB_SC_PDBEIE_SHIFT                      17u\r\n#define PDB_SC_PDBEIE_WIDTH                      1u\r\n#define PDB_SC_PDBEIE(x)                         (((uint32_t)(((uint32_t)(x))<<PDB_SC_PDBEIE_SHIFT))&PDB_SC_PDBEIE_MASK)\r\n#define PDB_SC_LDMOD_MASK                        0xC0000u\r\n#define PDB_SC_LDMOD_SHIFT                       18u\r\n#define PDB_SC_LDMOD_WIDTH                       2u\r\n#define PDB_SC_LDMOD(x)                          (((uint32_t)(((uint32_t)(x))<<PDB_SC_LDMOD_SHIFT))&PDB_SC_LDMOD_MASK)\r\n/* MOD Bit Fields */\r\n#define PDB_MOD_MOD_MASK                         0xFFFFu\r\n#define PDB_MOD_MOD_SHIFT                        0u\r\n#define PDB_MOD_MOD_WIDTH                        16u\r\n#define PDB_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))<<PDB_MOD_MOD_SHIFT))&PDB_MOD_MOD_MASK)\r\n/* CNT Bit Fields */\r\n#define PDB_CNT_CNT_MASK                         0xFFFFu\r\n#define PDB_CNT_CNT_SHIFT                        0u\r\n#define PDB_CNT_CNT_WIDTH                        16u\r\n#define PDB_CNT_CNT(x)                           (((uint32_t)(((uint32_t)(x))<<PDB_CNT_CNT_SHIFT))&PDB_CNT_CNT_MASK)\r\n/* IDLY Bit Fields */\r\n#define PDB_IDLY_IDLY_MASK                       0xFFFFu\r\n#define PDB_IDLY_IDLY_SHIFT                      0u\r\n#define PDB_IDLY_IDLY_WIDTH                      16u\r\n#define PDB_IDLY_IDLY(x)                         (((uint32_t)(((uint32_t)(x))<<PDB_IDLY_IDLY_SHIFT))&PDB_IDLY_IDLY_MASK)\r\n/* C1 Bit Fields */\r\n#define PDB_C1_EN_MASK                           0xFFu\r\n#define PDB_C1_EN_SHIFT                          0u\r\n#define PDB_C1_EN_WIDTH                          8u\r\n#define PDB_C1_EN(x)                             (((uint32_t)(((uint32_t)(x))<<PDB_C1_EN_SHIFT))&PDB_C1_EN_MASK)\r\n#define PDB_C1_TOS_MASK                          0xFF00u\r\n#define PDB_C1_TOS_SHIFT                         8u\r\n#define PDB_C1_TOS_WIDTH                         8u\r\n#define PDB_C1_TOS(x)                            (((uint32_t)(((uint32_t)(x))<<PDB_C1_TOS_SHIFT))&PDB_C1_TOS_MASK)\r\n#define PDB_C1_BB_MASK                           0xFF0000u\r\n#define PDB_C1_BB_SHIFT                          16u\r\n#define PDB_C1_BB_WIDTH                          8u\r\n#define PDB_C1_BB(x)                             (((uint32_t)(((uint32_t)(x))<<PDB_C1_BB_SHIFT))&PDB_C1_BB_MASK)\r\n/* S Bit Fields */\r\n#define PDB_S_ERR_MASK                           0xFFu\r\n#define PDB_S_ERR_SHIFT                          0u\r\n#define PDB_S_ERR_WIDTH                          8u\r\n#define PDB_S_ERR(x)                             (((uint32_t)(((uint32_t)(x))<<PDB_S_ERR_SHIFT))&PDB_S_ERR_MASK)\r\n#define PDB_S_CF_MASK                            0xFF0000u\r\n#define PDB_S_CF_SHIFT                           16u\r\n#define PDB_S_CF_WIDTH                           8u\r\n#define PDB_S_CF(x)                              (((uint32_t)(((uint32_t)(x))<<PDB_S_CF_SHIFT))&PDB_S_CF_MASK)\r\n/* DLY Bit Fields */\r\n#define PDB_DLY_DLY_MASK                         0xFFFFu\r\n#define PDB_DLY_DLY_SHIFT                        0u\r\n#define PDB_DLY_DLY_WIDTH                        16u\r\n#define PDB_DLY_DLY(x)                           (((uint32_t)(((uint32_t)(x))<<PDB_DLY_DLY_SHIFT))&PDB_DLY_DLY_MASK)\r\n/* POEN Bit Fields */\r\n#define PDB_POEN_POEN_MASK                       0xFFu\r\n#define PDB_POEN_POEN_SHIFT                      0u\r\n#define PDB_POEN_POEN_WIDTH                      8u\r\n#define PDB_POEN_POEN(x)                         (((uint32_t)(((uint32_t)(x))<<PDB_POEN_POEN_SHIFT))&PDB_POEN_POEN_MASK)\r\n/* POnDLY_PODLY Bit Fields */\r\n#define PDB_POnDLY_PODLY_DLY2_MASK               0xFFFFu\r\n#define PDB_POnDLY_PODLY_DLY2_SHIFT              0u\r\n#define PDB_POnDLY_PODLY_DLY2_WIDTH              16u\r\n#define PDB_POnDLY_PODLY_DLY2(x)                 (((uint32_t)(((uint32_t)(x))<<PDB_POnDLY_PODLY_DLY2_SHIFT))&PDB_POnDLY_PODLY_DLY2_MASK)\r\n#define PDB_POnDLY_PODLY_DLY1_MASK               0xFFFF0000u\r\n#define PDB_POnDLY_PODLY_DLY1_SHIFT              16u\r\n#define PDB_POnDLY_PODLY_DLY1_WIDTH              16u\r\n#define PDB_POnDLY_PODLY_DLY1(x)                 (((uint32_t)(((uint32_t)(x))<<PDB_POnDLY_PODLY_DLY1_SHIFT))&PDB_POnDLY_PODLY_DLY1_MASK)\r\n/* POnDLY_ACCESS16BIT_DLY2 Bit Fields */\r\n#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_MASK    0xFFFFu\r\n#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_SHIFT   0u\r\n#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_WIDTH   16u\r\n#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2(x)      (((uint16_t)(((uint16_t)(x))<<PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_SHIFT))&PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_MASK)\r\n/* POnDLY_ACCESS16BIT_DLY1 Bit Fields */\r\n#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_MASK    0xFFFFu\r\n#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_SHIFT   0u\r\n#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_WIDTH   16u\r\n#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1(x)      (((uint16_t)(((uint16_t)(x))<<PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_SHIFT))&PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group PDB_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group PDB_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- PMC Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup PMC_Peripheral_Access_Layer PMC Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** PMC - Size of Registers Arrays */\r\n\r\n/** PMC - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint8_t LVDSC1;                             /**< Low Voltage Detect Status and Control 1 Register, offset: 0x0 */\r\n  __IO uint8_t LVDSC2;                             /**< Low Voltage Detect Status and Control 2 Register, offset: 0x1 */\r\n  __IO uint8_t REGSC;                              /**< Regulator Status and Control Register, offset: 0x2 */\r\n       uint8_t RESERVED_0[1];\r\n  __IO uint8_t LPOTRIM;                            /**< Low Power Oscillator Trim Register, offset: 0x4 */\r\n} PMC_Type, *PMC_MemMapPtr;\r\n\r\n /** Number of instances of the PMC module. */\r\n#define PMC_INSTANCE_COUNT                       (1u)\r\n\r\n\r\n/* PMC - Peripheral instance base addresses */\r\n/** Peripheral PMC base address */\r\n#define PMC_BASE                                 (0x4007D000u)\r\n/** Peripheral PMC base pointer */\r\n#define PMC                                      ((PMC_Type *)PMC_BASE)\r\n/** Array initializer of PMC peripheral base addresses */\r\n#define PMC_BASE_ADDRS                           { PMC_BASE }\r\n/** Array initializer of PMC peripheral base pointers */\r\n#define PMC_BASE_PTRS                            { PMC }\r\n /** Number of interrupt vector arrays for the PMC module. */\r\n#define PMC_IRQS_ARR_COUNT                       (1u)\r\n /** Number of interrupt channels for the PMC module. */\r\n#define PMC_IRQS_CH_COUNT                        (1u)\r\n/** Interrupt vectors for the PMC peripheral type */\r\n#define PMC_IRQS                                 { LVD_LVW_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- PMC Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup PMC_Register_Masks PMC Register Masks\r\n * @{\r\n */\r\n\r\n/* LVDSC1 Bit Fields */\r\n#define PMC_LVDSC1_LVDRE_MASK                    0x10u\r\n#define PMC_LVDSC1_LVDRE_SHIFT                   4u\r\n#define PMC_LVDSC1_LVDRE_WIDTH                   1u\r\n#define PMC_LVDSC1_LVDRE(x)                      (((uint8_t)(((uint8_t)(x))<<PMC_LVDSC1_LVDRE_SHIFT))&PMC_LVDSC1_LVDRE_MASK)\r\n#define PMC_LVDSC1_LVDIE_MASK                    0x20u\r\n#define PMC_LVDSC1_LVDIE_SHIFT                   5u\r\n#define PMC_LVDSC1_LVDIE_WIDTH                   1u\r\n#define PMC_LVDSC1_LVDIE(x)                      (((uint8_t)(((uint8_t)(x))<<PMC_LVDSC1_LVDIE_SHIFT))&PMC_LVDSC1_LVDIE_MASK)\r\n#define PMC_LVDSC1_LVDACK_MASK                   0x40u\r\n#define PMC_LVDSC1_LVDACK_SHIFT                  6u\r\n#define PMC_LVDSC1_LVDACK_WIDTH                  1u\r\n#define PMC_LVDSC1_LVDACK(x)                     (((uint8_t)(((uint8_t)(x))<<PMC_LVDSC1_LVDACK_SHIFT))&PMC_LVDSC1_LVDACK_MASK)\r\n#define PMC_LVDSC1_LVDF_MASK                     0x80u\r\n#define PMC_LVDSC1_LVDF_SHIFT                    7u\r\n#define PMC_LVDSC1_LVDF_WIDTH                    1u\r\n#define PMC_LVDSC1_LVDF(x)                       (((uint8_t)(((uint8_t)(x))<<PMC_LVDSC1_LVDF_SHIFT))&PMC_LVDSC1_LVDF_MASK)\r\n/* LVDSC2 Bit Fields */\r\n#define PMC_LVDSC2_LVWIE_MASK                    0x20u\r\n#define PMC_LVDSC2_LVWIE_SHIFT                   5u\r\n#define PMC_LVDSC2_LVWIE_WIDTH                   1u\r\n#define PMC_LVDSC2_LVWIE(x)                      (((uint8_t)(((uint8_t)(x))<<PMC_LVDSC2_LVWIE_SHIFT))&PMC_LVDSC2_LVWIE_MASK)\r\n#define PMC_LVDSC2_LVWACK_MASK                   0x40u\r\n#define PMC_LVDSC2_LVWACK_SHIFT                  6u\r\n#define PMC_LVDSC2_LVWACK_WIDTH                  1u\r\n#define PMC_LVDSC2_LVWACK(x)                     (((uint8_t)(((uint8_t)(x))<<PMC_LVDSC2_LVWACK_SHIFT))&PMC_LVDSC2_LVWACK_MASK)\r\n#define PMC_LVDSC2_LVWF_MASK                     0x80u\r\n#define PMC_LVDSC2_LVWF_SHIFT                    7u\r\n#define PMC_LVDSC2_LVWF_WIDTH                    1u\r\n#define PMC_LVDSC2_LVWF(x)                       (((uint8_t)(((uint8_t)(x))<<PMC_LVDSC2_LVWF_SHIFT))&PMC_LVDSC2_LVWF_MASK)\r\n/* REGSC Bit Fields */\r\n#define PMC_REGSC_BIASEN_MASK                    0x1u\r\n#define PMC_REGSC_BIASEN_SHIFT                   0u\r\n#define PMC_REGSC_BIASEN_WIDTH                   1u\r\n#define PMC_REGSC_BIASEN(x)                      (((uint8_t)(((uint8_t)(x))<<PMC_REGSC_BIASEN_SHIFT))&PMC_REGSC_BIASEN_MASK)\r\n#define PMC_REGSC_CLKBIASDIS_MASK                0x2u\r\n#define PMC_REGSC_CLKBIASDIS_SHIFT               1u\r\n#define PMC_REGSC_CLKBIASDIS_WIDTH               1u\r\n#define PMC_REGSC_CLKBIASDIS(x)                  (((uint8_t)(((uint8_t)(x))<<PMC_REGSC_CLKBIASDIS_SHIFT))&PMC_REGSC_CLKBIASDIS_MASK)\r\n#define PMC_REGSC_REGFPM_MASK                    0x4u\r\n#define PMC_REGSC_REGFPM_SHIFT                   2u\r\n#define PMC_REGSC_REGFPM_WIDTH                   1u\r\n#define PMC_REGSC_REGFPM(x)                      (((uint8_t)(((uint8_t)(x))<<PMC_REGSC_REGFPM_SHIFT))&PMC_REGSC_REGFPM_MASK)\r\n#define PMC_REGSC_LPOSTAT_MASK                   0x40u\r\n#define PMC_REGSC_LPOSTAT_SHIFT                  6u\r\n#define PMC_REGSC_LPOSTAT_WIDTH                  1u\r\n#define PMC_REGSC_LPOSTAT(x)                     (((uint8_t)(((uint8_t)(x))<<PMC_REGSC_LPOSTAT_SHIFT))&PMC_REGSC_LPOSTAT_MASK)\r\n#define PMC_REGSC_LPODIS_MASK                    0x80u\r\n#define PMC_REGSC_LPODIS_SHIFT                   7u\r\n#define PMC_REGSC_LPODIS_WIDTH                   1u\r\n#define PMC_REGSC_LPODIS(x)                      (((uint8_t)(((uint8_t)(x))<<PMC_REGSC_LPODIS_SHIFT))&PMC_REGSC_LPODIS_MASK)\r\n/* LPOTRIM Bit Fields */\r\n#define PMC_LPOTRIM_LPOTRIM_MASK                 0x1Fu\r\n#define PMC_LPOTRIM_LPOTRIM_SHIFT                0u\r\n#define PMC_LPOTRIM_LPOTRIM_WIDTH                5u\r\n#define PMC_LPOTRIM_LPOTRIM(x)                   (((uint8_t)(((uint8_t)(x))<<PMC_LPOTRIM_LPOTRIM_SHIFT))&PMC_LPOTRIM_LPOTRIM_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group PMC_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group PMC_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- PORT Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup PORT_Peripheral_Access_Layer PORT Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** PORT - Size of Registers Arrays */\r\n#define PORT_PCR_COUNT                           32u\r\n\r\n/** PORT - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t PCR[PORT_PCR_COUNT];               /**< Pin Control Register n, array offset: 0x0, array step: 0x4 */\r\n  __O  uint32_t GPCLR;                             /**< Global Pin Control Low Register, offset: 0x80 */\r\n  __O  uint32_t GPCHR;                             /**< Global Pin Control High Register, offset: 0x84 */\r\n  __O  uint32_t GICLR;                             /**< Global Interrupt Control Low Register, offset: 0x88 */\r\n  __O  uint32_t GICHR;                             /**< Global Interrupt Control High Register, offset: 0x8C */\r\n       uint8_t RESERVED_0[16];\r\n  __IO uint32_t ISFR;                              /**< Interrupt Status Flag Register, offset: 0xA0 */\r\n       uint8_t RESERVED_1[28];\r\n  __IO uint32_t DFER;                              /**< Digital Filter Enable Register, offset: 0xC0 */\r\n  __IO uint32_t DFCR;                              /**< Digital Filter Clock Register, offset: 0xC4 */\r\n  __IO uint32_t DFWR;                              /**< Digital Filter Width Register, offset: 0xC8 */\r\n} PORT_Type, *PORT_MemMapPtr;\r\n\r\n /** Number of instances of the PORT module. */\r\n#define PORT_INSTANCE_COUNT                      (5u)\r\n\r\n\r\n/* PORT - Peripheral instance base addresses */\r\n/** Peripheral PORTA base address */\r\n#define PORTA_BASE                               (0x40049000u)\r\n/** Peripheral PORTA base pointer */\r\n#define PORTA                                    ((PORT_Type *)PORTA_BASE)\r\n/** Peripheral PORTB base address */\r\n#define PORTB_BASE                               (0x4004A000u)\r\n/** Peripheral PORTB base pointer */\r\n#define PORTB                                    ((PORT_Type *)PORTB_BASE)\r\n/** Peripheral PORTC base address */\r\n#define PORTC_BASE                               (0x4004B000u)\r\n/** Peripheral PORTC base pointer */\r\n#define PORTC                                    ((PORT_Type *)PORTC_BASE)\r\n/** Peripheral PORTD base address */\r\n#define PORTD_BASE                               (0x4004C000u)\r\n/** Peripheral PORTD base pointer */\r\n#define PORTD                                    ((PORT_Type *)PORTD_BASE)\r\n/** Peripheral PORTE base address */\r\n#define PORTE_BASE                               (0x4004D000u)\r\n/** Peripheral PORTE base pointer */\r\n#define PORTE                                    ((PORT_Type *)PORTE_BASE)\r\n/** Array initializer of PORT peripheral base addresses */\r\n#define PORT_BASE_ADDRS                          { PORTA_BASE, PORTB_BASE, PORTC_BASE, PORTD_BASE, PORTE_BASE }\r\n/** Array initializer of PORT peripheral base pointers */\r\n#define PORT_BASE_PTRS                           { PORTA, PORTB, PORTC, PORTD, PORTE }\r\n /** Number of interrupt vector arrays for the PORT module. */\r\n#define PORT_IRQS_ARR_COUNT                      (1u)\r\n /** Number of interrupt channels for the PORT module. */\r\n#define PORT_IRQS_CH_COUNT                       (1u)\r\n/** Interrupt vectors for the PORT peripheral type */\r\n#define PORT_IRQS                                { PORTA_IRQn, PORTB_IRQn, PORTC_IRQn, PORTD_IRQn, PORTE_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- PORT Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup PORT_Register_Masks PORT Register Masks\r\n * @{\r\n */\r\n\r\n/* PCR Bit Fields */\r\n#define PORT_PCR_PS_MASK                         0x1u\r\n#define PORT_PCR_PS_SHIFT                        0u\r\n#define PORT_PCR_PS_WIDTH                        1u\r\n#define PORT_PCR_PS(x)                           (((uint32_t)(((uint32_t)(x))<<PORT_PCR_PS_SHIFT))&PORT_PCR_PS_MASK)\r\n#define PORT_PCR_PE_MASK                         0x2u\r\n#define PORT_PCR_PE_SHIFT                        1u\r\n#define PORT_PCR_PE_WIDTH                        1u\r\n#define PORT_PCR_PE(x)                           (((uint32_t)(((uint32_t)(x))<<PORT_PCR_PE_SHIFT))&PORT_PCR_PE_MASK)\r\n#define PORT_PCR_PFE_MASK                        0x10u\r\n#define PORT_PCR_PFE_SHIFT                       4u\r\n#define PORT_PCR_PFE_WIDTH                       1u\r\n#define PORT_PCR_PFE(x)                          (((uint32_t)(((uint32_t)(x))<<PORT_PCR_PFE_SHIFT))&PORT_PCR_PFE_MASK)\r\n#define PORT_PCR_DSE_MASK                        0x40u\r\n#define PORT_PCR_DSE_SHIFT                       6u\r\n#define PORT_PCR_DSE_WIDTH                       1u\r\n#define PORT_PCR_DSE(x)                          (((uint32_t)(((uint32_t)(x))<<PORT_PCR_DSE_SHIFT))&PORT_PCR_DSE_MASK)\r\n#define PORT_PCR_MUX_MASK                        0x700u\r\n#define PORT_PCR_MUX_SHIFT                       8u\r\n#define PORT_PCR_MUX_WIDTH                       3u\r\n#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x))<<PORT_PCR_MUX_SHIFT))&PORT_PCR_MUX_MASK)\r\n#define PORT_PCR_LK_MASK                         0x8000u\r\n#define PORT_PCR_LK_SHIFT                        15u\r\n#define PORT_PCR_LK_WIDTH                        1u\r\n#define PORT_PCR_LK(x)                           (((uint32_t)(((uint32_t)(x))<<PORT_PCR_LK_SHIFT))&PORT_PCR_LK_MASK)\r\n#define PORT_PCR_IRQC_MASK                       0xF0000u\r\n#define PORT_PCR_IRQC_SHIFT                      16u\r\n#define PORT_PCR_IRQC_WIDTH                      4u\r\n#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x))<<PORT_PCR_IRQC_SHIFT))&PORT_PCR_IRQC_MASK)\r\n#define PORT_PCR_ISF_MASK                        0x1000000u\r\n#define PORT_PCR_ISF_SHIFT                       24u\r\n#define PORT_PCR_ISF_WIDTH                       1u\r\n#define PORT_PCR_ISF(x)                          (((uint32_t)(((uint32_t)(x))<<PORT_PCR_ISF_SHIFT))&PORT_PCR_ISF_MASK)\r\n/* GPCLR Bit Fields */\r\n#define PORT_GPCLR_GPWD_MASK                     0xFFFFu\r\n#define PORT_GPCLR_GPWD_SHIFT                    0u\r\n#define PORT_GPCLR_GPWD_WIDTH                    16u\r\n#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))<<PORT_GPCLR_GPWD_SHIFT))&PORT_GPCLR_GPWD_MASK)\r\n#define PORT_GPCLR_GPWE_MASK                     0xFFFF0000u\r\n#define PORT_GPCLR_GPWE_SHIFT                    16u\r\n#define PORT_GPCLR_GPWE_WIDTH                    16u\r\n#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))<<PORT_GPCLR_GPWE_SHIFT))&PORT_GPCLR_GPWE_MASK)\r\n/* GPCHR Bit Fields */\r\n#define PORT_GPCHR_GPWD_MASK                     0xFFFFu\r\n#define PORT_GPCHR_GPWD_SHIFT                    0u\r\n#define PORT_GPCHR_GPWD_WIDTH                    16u\r\n#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))<<PORT_GPCHR_GPWD_SHIFT))&PORT_GPCHR_GPWD_MASK)\r\n#define PORT_GPCHR_GPWE_MASK                     0xFFFF0000u\r\n#define PORT_GPCHR_GPWE_SHIFT                    16u\r\n#define PORT_GPCHR_GPWE_WIDTH                    16u\r\n#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))<<PORT_GPCHR_GPWE_SHIFT))&PORT_GPCHR_GPWE_MASK)\r\n/* GICLR Bit Fields */\r\n#define PORT_GICLR_GIWE_MASK                     0xFFFFu\r\n#define PORT_GICLR_GIWE_SHIFT                    0u\r\n#define PORT_GICLR_GIWE_WIDTH                    16u\r\n#define PORT_GICLR_GIWE(x)                       (((uint32_t)(((uint32_t)(x))<<PORT_GICLR_GIWE_SHIFT))&PORT_GICLR_GIWE_MASK)\r\n#define PORT_GICLR_GIWD_MASK                     0xFFFF0000u\r\n#define PORT_GICLR_GIWD_SHIFT                    16u\r\n#define PORT_GICLR_GIWD_WIDTH                    16u\r\n#define PORT_GICLR_GIWD(x)                       (((uint32_t)(((uint32_t)(x))<<PORT_GICLR_GIWD_SHIFT))&PORT_GICLR_GIWD_MASK)\r\n/* GICHR Bit Fields */\r\n#define PORT_GICHR_GIWE_MASK                     0xFFFFu\r\n#define PORT_GICHR_GIWE_SHIFT                    0u\r\n#define PORT_GICHR_GIWE_WIDTH                    16u\r\n#define PORT_GICHR_GIWE(x)                       (((uint32_t)(((uint32_t)(x))<<PORT_GICHR_GIWE_SHIFT))&PORT_GICHR_GIWE_MASK)\r\n#define PORT_GICHR_GIWD_MASK                     0xFFFF0000u\r\n#define PORT_GICHR_GIWD_SHIFT                    16u\r\n#define PORT_GICHR_GIWD_WIDTH                    16u\r\n#define PORT_GICHR_GIWD(x)                       (((uint32_t)(((uint32_t)(x))<<PORT_GICHR_GIWD_SHIFT))&PORT_GICHR_GIWD_MASK)\r\n/* ISFR Bit Fields */\r\n#define PORT_ISFR_ISF_MASK                       0xFFFFFFFFu\r\n#define PORT_ISFR_ISF_SHIFT                      0u\r\n#define PORT_ISFR_ISF_WIDTH                      32u\r\n#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x))<<PORT_ISFR_ISF_SHIFT))&PORT_ISFR_ISF_MASK)\r\n/* DFER Bit Fields */\r\n#define PORT_DFER_DFE_MASK                       0xFFFFFFFFu\r\n#define PORT_DFER_DFE_SHIFT                      0u\r\n#define PORT_DFER_DFE_WIDTH                      32u\r\n#define PORT_DFER_DFE(x)                         (((uint32_t)(((uint32_t)(x))<<PORT_DFER_DFE_SHIFT))&PORT_DFER_DFE_MASK)\r\n/* DFCR Bit Fields */\r\n#define PORT_DFCR_CS_MASK                        0x1u\r\n#define PORT_DFCR_CS_SHIFT                       0u\r\n#define PORT_DFCR_CS_WIDTH                       1u\r\n#define PORT_DFCR_CS(x)                          (((uint32_t)(((uint32_t)(x))<<PORT_DFCR_CS_SHIFT))&PORT_DFCR_CS_MASK)\r\n/* DFWR Bit Fields */\r\n#define PORT_DFWR_FILT_MASK                      0x1Fu\r\n#define PORT_DFWR_FILT_SHIFT                     0u\r\n#define PORT_DFWR_FILT_WIDTH                     5u\r\n#define PORT_DFWR_FILT(x)                        (((uint32_t)(((uint32_t)(x))<<PORT_DFWR_FILT_SHIFT))&PORT_DFWR_FILT_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group PORT_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group PORT_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- RCM Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup RCM_Peripheral_Access_Layer RCM Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** RCM - Size of Registers Arrays */\r\n\r\n/** RCM - Register Layout Typedef */\r\ntypedef struct {\r\n  __I  uint32_t VERID;                             /**< Version ID Register, offset: 0x0 */\r\n  __I  uint32_t PARAM;                             /**< Parameter Register, offset: 0x4 */\r\n  __I  uint32_t SRS;                               /**< System Reset Status Register, offset: 0x8 */\r\n  __IO uint32_t RPC;                               /**< Reset Pin Control register, offset: 0xC */\r\n       uint8_t RESERVED_0[8];\r\n  __IO uint32_t SSRS;                              /**< Sticky System Reset Status Register, offset: 0x18 */\r\n  __IO uint32_t SRIE;                              /**< System Reset Interrupt Enable Register, offset: 0x1C */\r\n} RCM_Type, *RCM_MemMapPtr;\r\n\r\n /** Number of instances of the RCM module. */\r\n#define RCM_INSTANCE_COUNT                       (1u)\r\n\r\n\r\n/* RCM - Peripheral instance base addresses */\r\n/** Peripheral RCM base address */\r\n#define RCM_BASE                                 (0x4007F000u)\r\n/** Peripheral RCM base pointer */\r\n#define RCM                                      ((RCM_Type *)RCM_BASE)\r\n/** Array initializer of RCM peripheral base addresses */\r\n#define RCM_BASE_ADDRS                           { RCM_BASE }\r\n/** Array initializer of RCM peripheral base pointers */\r\n#define RCM_BASE_PTRS                            { RCM }\r\n /** Number of interrupt vector arrays for the RCM module. */\r\n#define RCM_IRQS_ARR_COUNT                       (1u)\r\n /** Number of interrupt channels for the RCM module. */\r\n#define RCM_IRQS_CH_COUNT                        (1u)\r\n/** Interrupt vectors for the RCM peripheral type */\r\n#define RCM_IRQS                                 { RCM_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- RCM Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup RCM_Register_Masks RCM Register Masks\r\n * @{\r\n */\r\n\r\n/* VERID Bit Fields */\r\n#define RCM_VERID_FEATURE_MASK                   0xFFFFu\r\n#define RCM_VERID_FEATURE_SHIFT                  0u\r\n#define RCM_VERID_FEATURE_WIDTH                  16u\r\n#define RCM_VERID_FEATURE(x)                     (((uint32_t)(((uint32_t)(x))<<RCM_VERID_FEATURE_SHIFT))&RCM_VERID_FEATURE_MASK)\r\n#define RCM_VERID_MINOR_MASK                     0xFF0000u\r\n#define RCM_VERID_MINOR_SHIFT                    16u\r\n#define RCM_VERID_MINOR_WIDTH                    8u\r\n#define RCM_VERID_MINOR(x)                       (((uint32_t)(((uint32_t)(x))<<RCM_VERID_MINOR_SHIFT))&RCM_VERID_MINOR_MASK)\r\n#define RCM_VERID_MAJOR_MASK                     0xFF000000u\r\n#define RCM_VERID_MAJOR_SHIFT                    24u\r\n#define RCM_VERID_MAJOR_WIDTH                    8u\r\n#define RCM_VERID_MAJOR(x)                       (((uint32_t)(((uint32_t)(x))<<RCM_VERID_MAJOR_SHIFT))&RCM_VERID_MAJOR_MASK)\r\n/* PARAM Bit Fields */\r\n#define RCM_PARAM_EWAKEUP_MASK                   0x1u\r\n#define RCM_PARAM_EWAKEUP_SHIFT                  0u\r\n#define RCM_PARAM_EWAKEUP_WIDTH                  1u\r\n#define RCM_PARAM_EWAKEUP(x)                     (((uint32_t)(((uint32_t)(x))<<RCM_PARAM_EWAKEUP_SHIFT))&RCM_PARAM_EWAKEUP_MASK)\r\n#define RCM_PARAM_ELVD_MASK                      0x2u\r\n#define RCM_PARAM_ELVD_SHIFT                     1u\r\n#define RCM_PARAM_ELVD_WIDTH                     1u\r\n#define RCM_PARAM_ELVD(x)                        (((uint32_t)(((uint32_t)(x))<<RCM_PARAM_ELVD_SHIFT))&RCM_PARAM_ELVD_MASK)\r\n#define RCM_PARAM_ELOC_MASK                      0x4u\r\n#define RCM_PARAM_ELOC_SHIFT                     2u\r\n#define RCM_PARAM_ELOC_WIDTH                     1u\r\n#define RCM_PARAM_ELOC(x)                        (((uint32_t)(((uint32_t)(x))<<RCM_PARAM_ELOC_SHIFT))&RCM_PARAM_ELOC_MASK)\r\n#define RCM_PARAM_ELOL_MASK                      0x8u\r\n#define RCM_PARAM_ELOL_SHIFT                     3u\r\n#define RCM_PARAM_ELOL_WIDTH                     1u\r\n#define RCM_PARAM_ELOL(x)                        (((uint32_t)(((uint32_t)(x))<<RCM_PARAM_ELOL_SHIFT))&RCM_PARAM_ELOL_MASK)\r\n#define RCM_PARAM_EWDOG_MASK                     0x20u\r\n#define RCM_PARAM_EWDOG_SHIFT                    5u\r\n#define RCM_PARAM_EWDOG_WIDTH                    1u\r\n#define RCM_PARAM_EWDOG(x)                       (((uint32_t)(((uint32_t)(x))<<RCM_PARAM_EWDOG_SHIFT))&RCM_PARAM_EWDOG_MASK)\r\n#define RCM_PARAM_EPIN_MASK                      0x40u\r\n#define RCM_PARAM_EPIN_SHIFT                     6u\r\n#define RCM_PARAM_EPIN_WIDTH                     1u\r\n#define RCM_PARAM_EPIN(x)                        (((uint32_t)(((uint32_t)(x))<<RCM_PARAM_EPIN_SHIFT))&RCM_PARAM_EPIN_MASK)\r\n#define RCM_PARAM_EPOR_MASK                      0x80u\r\n#define RCM_PARAM_EPOR_SHIFT                     7u\r\n#define RCM_PARAM_EPOR_WIDTH                     1u\r\n#define RCM_PARAM_EPOR(x)                        (((uint32_t)(((uint32_t)(x))<<RCM_PARAM_EPOR_SHIFT))&RCM_PARAM_EPOR_MASK)\r\n#define RCM_PARAM_EJTAG_MASK                     0x100u\r\n#define RCM_PARAM_EJTAG_SHIFT                    8u\r\n#define RCM_PARAM_EJTAG_WIDTH                    1u\r\n#define RCM_PARAM_EJTAG(x)                       (((uint32_t)(((uint32_t)(x))<<RCM_PARAM_EJTAG_SHIFT))&RCM_PARAM_EJTAG_MASK)\r\n#define RCM_PARAM_ELOCKUP_MASK                   0x200u\r\n#define RCM_PARAM_ELOCKUP_SHIFT                  9u\r\n#define RCM_PARAM_ELOCKUP_WIDTH                  1u\r\n#define RCM_PARAM_ELOCKUP(x)                     (((uint32_t)(((uint32_t)(x))<<RCM_PARAM_ELOCKUP_SHIFT))&RCM_PARAM_ELOCKUP_MASK)\r\n#define RCM_PARAM_ESW_MASK                       0x400u\r\n#define RCM_PARAM_ESW_SHIFT                      10u\r\n#define RCM_PARAM_ESW_WIDTH                      1u\r\n#define RCM_PARAM_ESW(x)                         (((uint32_t)(((uint32_t)(x))<<RCM_PARAM_ESW_SHIFT))&RCM_PARAM_ESW_MASK)\r\n#define RCM_PARAM_EMDM_AP_MASK                   0x800u\r\n#define RCM_PARAM_EMDM_AP_SHIFT                  11u\r\n#define RCM_PARAM_EMDM_AP_WIDTH                  1u\r\n#define RCM_PARAM_EMDM_AP(x)                     (((uint32_t)(((uint32_t)(x))<<RCM_PARAM_EMDM_AP_SHIFT))&RCM_PARAM_EMDM_AP_MASK)\r\n#define RCM_PARAM_ESACKERR_MASK                  0x2000u\r\n#define RCM_PARAM_ESACKERR_SHIFT                 13u\r\n#define RCM_PARAM_ESACKERR_WIDTH                 1u\r\n#define RCM_PARAM_ESACKERR(x)                    (((uint32_t)(((uint32_t)(x))<<RCM_PARAM_ESACKERR_SHIFT))&RCM_PARAM_ESACKERR_MASK)\r\n#define RCM_PARAM_ETAMPER_MASK                   0x8000u\r\n#define RCM_PARAM_ETAMPER_SHIFT                  15u\r\n#define RCM_PARAM_ETAMPER_WIDTH                  1u\r\n#define RCM_PARAM_ETAMPER(x)                     (((uint32_t)(((uint32_t)(x))<<RCM_PARAM_ETAMPER_SHIFT))&RCM_PARAM_ETAMPER_MASK)\r\n#define RCM_PARAM_ECORE1_MASK                    0x10000u\r\n#define RCM_PARAM_ECORE1_SHIFT                   16u\r\n#define RCM_PARAM_ECORE1_WIDTH                   1u\r\n#define RCM_PARAM_ECORE1(x)                      (((uint32_t)(((uint32_t)(x))<<RCM_PARAM_ECORE1_SHIFT))&RCM_PARAM_ECORE1_MASK)\r\n/* SRS Bit Fields */\r\n#define RCM_SRS_LVD_MASK                         0x2u\r\n#define RCM_SRS_LVD_SHIFT                        1u\r\n#define RCM_SRS_LVD_WIDTH                        1u\r\n#define RCM_SRS_LVD(x)                           (((uint32_t)(((uint32_t)(x))<<RCM_SRS_LVD_SHIFT))&RCM_SRS_LVD_MASK)\r\n#define RCM_SRS_LOC_MASK                         0x4u\r\n#define RCM_SRS_LOC_SHIFT                        2u\r\n#define RCM_SRS_LOC_WIDTH                        1u\r\n#define RCM_SRS_LOC(x)                           (((uint32_t)(((uint32_t)(x))<<RCM_SRS_LOC_SHIFT))&RCM_SRS_LOC_MASK)\r\n#define RCM_SRS_LOL_MASK                         0x8u\r\n#define RCM_SRS_LOL_SHIFT                        3u\r\n#define RCM_SRS_LOL_WIDTH                        1u\r\n#define RCM_SRS_LOL(x)                           (((uint32_t)(((uint32_t)(x))<<RCM_SRS_LOL_SHIFT))&RCM_SRS_LOL_MASK)\r\n#define RCM_SRS_WDOG_MASK                        0x20u\r\n#define RCM_SRS_WDOG_SHIFT                       5u\r\n#define RCM_SRS_WDOG_WIDTH                       1u\r\n#define RCM_SRS_WDOG(x)                          (((uint32_t)(((uint32_t)(x))<<RCM_SRS_WDOG_SHIFT))&RCM_SRS_WDOG_MASK)\r\n#define RCM_SRS_PIN_MASK                         0x40u\r\n#define RCM_SRS_PIN_SHIFT                        6u\r\n#define RCM_SRS_PIN_WIDTH                        1u\r\n#define RCM_SRS_PIN(x)                           (((uint32_t)(((uint32_t)(x))<<RCM_SRS_PIN_SHIFT))&RCM_SRS_PIN_MASK)\r\n#define RCM_SRS_POR_MASK                         0x80u\r\n#define RCM_SRS_POR_SHIFT                        7u\r\n#define RCM_SRS_POR_WIDTH                        1u\r\n#define RCM_SRS_POR(x)                           (((uint32_t)(((uint32_t)(x))<<RCM_SRS_POR_SHIFT))&RCM_SRS_POR_MASK)\r\n#define RCM_SRS_JTAG_MASK                        0x100u\r\n#define RCM_SRS_JTAG_SHIFT                       8u\r\n#define RCM_SRS_JTAG_WIDTH                       1u\r\n#define RCM_SRS_JTAG(x)                          (((uint32_t)(((uint32_t)(x))<<RCM_SRS_JTAG_SHIFT))&RCM_SRS_JTAG_MASK)\r\n#define RCM_SRS_LOCKUP_MASK                      0x200u\r\n#define RCM_SRS_LOCKUP_SHIFT                     9u\r\n#define RCM_SRS_LOCKUP_WIDTH                     1u\r\n#define RCM_SRS_LOCKUP(x)                        (((uint32_t)(((uint32_t)(x))<<RCM_SRS_LOCKUP_SHIFT))&RCM_SRS_LOCKUP_MASK)\r\n#define RCM_SRS_SW_MASK                          0x400u\r\n#define RCM_SRS_SW_SHIFT                         10u\r\n#define RCM_SRS_SW_WIDTH                         1u\r\n#define RCM_SRS_SW(x)                            (((uint32_t)(((uint32_t)(x))<<RCM_SRS_SW_SHIFT))&RCM_SRS_SW_MASK)\r\n#define RCM_SRS_MDM_AP_MASK                      0x800u\r\n#define RCM_SRS_MDM_AP_SHIFT                     11u\r\n#define RCM_SRS_MDM_AP_WIDTH                     1u\r\n#define RCM_SRS_MDM_AP(x)                        (((uint32_t)(((uint32_t)(x))<<RCM_SRS_MDM_AP_SHIFT))&RCM_SRS_MDM_AP_MASK)\r\n#define RCM_SRS_SACKERR_MASK                     0x2000u\r\n#define RCM_SRS_SACKERR_SHIFT                    13u\r\n#define RCM_SRS_SACKERR_WIDTH                    1u\r\n#define RCM_SRS_SACKERR(x)                       (((uint32_t)(((uint32_t)(x))<<RCM_SRS_SACKERR_SHIFT))&RCM_SRS_SACKERR_MASK)\r\n/* RPC Bit Fields */\r\n#define RCM_RPC_RSTFLTSRW_MASK                   0x3u\r\n#define RCM_RPC_RSTFLTSRW_SHIFT                  0u\r\n#define RCM_RPC_RSTFLTSRW_WIDTH                  2u\r\n#define RCM_RPC_RSTFLTSRW(x)                     (((uint32_t)(((uint32_t)(x))<<RCM_RPC_RSTFLTSRW_SHIFT))&RCM_RPC_RSTFLTSRW_MASK)\r\n#define RCM_RPC_RSTFLTSS_MASK                    0x4u\r\n#define RCM_RPC_RSTFLTSS_SHIFT                   2u\r\n#define RCM_RPC_RSTFLTSS_WIDTH                   1u\r\n#define RCM_RPC_RSTFLTSS(x)                      (((uint32_t)(((uint32_t)(x))<<RCM_RPC_RSTFLTSS_SHIFT))&RCM_RPC_RSTFLTSS_MASK)\r\n#define RCM_RPC_RSTFLTSEL_MASK                   0x1F00u\r\n#define RCM_RPC_RSTFLTSEL_SHIFT                  8u\r\n#define RCM_RPC_RSTFLTSEL_WIDTH                  5u\r\n#define RCM_RPC_RSTFLTSEL(x)                     (((uint32_t)(((uint32_t)(x))<<RCM_RPC_RSTFLTSEL_SHIFT))&RCM_RPC_RSTFLTSEL_MASK)\r\n/* SSRS Bit Fields */\r\n#define RCM_SSRS_SLVD_MASK                       0x2u\r\n#define RCM_SSRS_SLVD_SHIFT                      1u\r\n#define RCM_SSRS_SLVD_WIDTH                      1u\r\n#define RCM_SSRS_SLVD(x)                         (((uint32_t)(((uint32_t)(x))<<RCM_SSRS_SLVD_SHIFT))&RCM_SSRS_SLVD_MASK)\r\n#define RCM_SSRS_SLOC_MASK                       0x4u\r\n#define RCM_SSRS_SLOC_SHIFT                      2u\r\n#define RCM_SSRS_SLOC_WIDTH                      1u\r\n#define RCM_SSRS_SLOC(x)                         (((uint32_t)(((uint32_t)(x))<<RCM_SSRS_SLOC_SHIFT))&RCM_SSRS_SLOC_MASK)\r\n#define RCM_SSRS_SLOL_MASK                       0x8u\r\n#define RCM_SSRS_SLOL_SHIFT                      3u\r\n#define RCM_SSRS_SLOL_WIDTH                      1u\r\n#define RCM_SSRS_SLOL(x)                         (((uint32_t)(((uint32_t)(x))<<RCM_SSRS_SLOL_SHIFT))&RCM_SSRS_SLOL_MASK)\r\n#define RCM_SSRS_SWDOG_MASK                      0x20u\r\n#define RCM_SSRS_SWDOG_SHIFT                     5u\r\n#define RCM_SSRS_SWDOG_WIDTH                     1u\r\n#define RCM_SSRS_SWDOG(x)                        (((uint32_t)(((uint32_t)(x))<<RCM_SSRS_SWDOG_SHIFT))&RCM_SSRS_SWDOG_MASK)\r\n#define RCM_SSRS_SPIN_MASK                       0x40u\r\n#define RCM_SSRS_SPIN_SHIFT                      6u\r\n#define RCM_SSRS_SPIN_WIDTH                      1u\r\n#define RCM_SSRS_SPIN(x)                         (((uint32_t)(((uint32_t)(x))<<RCM_SSRS_SPIN_SHIFT))&RCM_SSRS_SPIN_MASK)\r\n#define RCM_SSRS_SPOR_MASK                       0x80u\r\n#define RCM_SSRS_SPOR_SHIFT                      7u\r\n#define RCM_SSRS_SPOR_WIDTH                      1u\r\n#define RCM_SSRS_SPOR(x)                         (((uint32_t)(((uint32_t)(x))<<RCM_SSRS_SPOR_SHIFT))&RCM_SSRS_SPOR_MASK)\r\n#define RCM_SSRS_SJTAG_MASK                      0x100u\r\n#define RCM_SSRS_SJTAG_SHIFT                     8u\r\n#define RCM_SSRS_SJTAG_WIDTH                     1u\r\n#define RCM_SSRS_SJTAG(x)                        (((uint32_t)(((uint32_t)(x))<<RCM_SSRS_SJTAG_SHIFT))&RCM_SSRS_SJTAG_MASK)\r\n#define RCM_SSRS_SLOCKUP_MASK                    0x200u\r\n#define RCM_SSRS_SLOCKUP_SHIFT                   9u\r\n#define RCM_SSRS_SLOCKUP_WIDTH                   1u\r\n#define RCM_SSRS_SLOCKUP(x)                      (((uint32_t)(((uint32_t)(x))<<RCM_SSRS_SLOCKUP_SHIFT))&RCM_SSRS_SLOCKUP_MASK)\r\n#define RCM_SSRS_SSW_MASK                        0x400u\r\n#define RCM_SSRS_SSW_SHIFT                       10u\r\n#define RCM_SSRS_SSW_WIDTH                       1u\r\n#define RCM_SSRS_SSW(x)                          (((uint32_t)(((uint32_t)(x))<<RCM_SSRS_SSW_SHIFT))&RCM_SSRS_SSW_MASK)\r\n#define RCM_SSRS_SMDM_AP_MASK                    0x800u\r\n#define RCM_SSRS_SMDM_AP_SHIFT                   11u\r\n#define RCM_SSRS_SMDM_AP_WIDTH                   1u\r\n#define RCM_SSRS_SMDM_AP(x)                      (((uint32_t)(((uint32_t)(x))<<RCM_SSRS_SMDM_AP_SHIFT))&RCM_SSRS_SMDM_AP_MASK)\r\n#define RCM_SSRS_SSACKERR_MASK                   0x2000u\r\n#define RCM_SSRS_SSACKERR_SHIFT                  13u\r\n#define RCM_SSRS_SSACKERR_WIDTH                  1u\r\n#define RCM_SSRS_SSACKERR(x)                     (((uint32_t)(((uint32_t)(x))<<RCM_SSRS_SSACKERR_SHIFT))&RCM_SSRS_SSACKERR_MASK)\r\n/* SRIE Bit Fields */\r\n#define RCM_SRIE_DELAY_MASK                      0x3u\r\n#define RCM_SRIE_DELAY_SHIFT                     0u\r\n#define RCM_SRIE_DELAY_WIDTH                     2u\r\n#define RCM_SRIE_DELAY(x)                        (((uint32_t)(((uint32_t)(x))<<RCM_SRIE_DELAY_SHIFT))&RCM_SRIE_DELAY_MASK)\r\n#define RCM_SRIE_LOC_MASK                        0x4u\r\n#define RCM_SRIE_LOC_SHIFT                       2u\r\n#define RCM_SRIE_LOC_WIDTH                       1u\r\n#define RCM_SRIE_LOC(x)                          (((uint32_t)(((uint32_t)(x))<<RCM_SRIE_LOC_SHIFT))&RCM_SRIE_LOC_MASK)\r\n#define RCM_SRIE_LOL_MASK                        0x8u\r\n#define RCM_SRIE_LOL_SHIFT                       3u\r\n#define RCM_SRIE_LOL_WIDTH                       1u\r\n#define RCM_SRIE_LOL(x)                          (((uint32_t)(((uint32_t)(x))<<RCM_SRIE_LOL_SHIFT))&RCM_SRIE_LOL_MASK)\r\n#define RCM_SRIE_WDOG_MASK                       0x20u\r\n#define RCM_SRIE_WDOG_SHIFT                      5u\r\n#define RCM_SRIE_WDOG_WIDTH                      1u\r\n#define RCM_SRIE_WDOG(x)                         (((uint32_t)(((uint32_t)(x))<<RCM_SRIE_WDOG_SHIFT))&RCM_SRIE_WDOG_MASK)\r\n#define RCM_SRIE_PIN_MASK                        0x40u\r\n#define RCM_SRIE_PIN_SHIFT                       6u\r\n#define RCM_SRIE_PIN_WIDTH                       1u\r\n#define RCM_SRIE_PIN(x)                          (((uint32_t)(((uint32_t)(x))<<RCM_SRIE_PIN_SHIFT))&RCM_SRIE_PIN_MASK)\r\n#define RCM_SRIE_GIE_MASK                        0x80u\r\n#define RCM_SRIE_GIE_SHIFT                       7u\r\n#define RCM_SRIE_GIE_WIDTH                       1u\r\n#define RCM_SRIE_GIE(x)                          (((uint32_t)(((uint32_t)(x))<<RCM_SRIE_GIE_SHIFT))&RCM_SRIE_GIE_MASK)\r\n#define RCM_SRIE_JTAG_MASK                       0x100u\r\n#define RCM_SRIE_JTAG_SHIFT                      8u\r\n#define RCM_SRIE_JTAG_WIDTH                      1u\r\n#define RCM_SRIE_JTAG(x)                         (((uint32_t)(((uint32_t)(x))<<RCM_SRIE_JTAG_SHIFT))&RCM_SRIE_JTAG_MASK)\r\n#define RCM_SRIE_LOCKUP_MASK                     0x200u\r\n#define RCM_SRIE_LOCKUP_SHIFT                    9u\r\n#define RCM_SRIE_LOCKUP_WIDTH                    1u\r\n#define RCM_SRIE_LOCKUP(x)                       (((uint32_t)(((uint32_t)(x))<<RCM_SRIE_LOCKUP_SHIFT))&RCM_SRIE_LOCKUP_MASK)\r\n#define RCM_SRIE_SW_MASK                         0x400u\r\n#define RCM_SRIE_SW_SHIFT                        10u\r\n#define RCM_SRIE_SW_WIDTH                        1u\r\n#define RCM_SRIE_SW(x)                           (((uint32_t)(((uint32_t)(x))<<RCM_SRIE_SW_SHIFT))&RCM_SRIE_SW_MASK)\r\n#define RCM_SRIE_MDM_AP_MASK                     0x800u\r\n#define RCM_SRIE_MDM_AP_SHIFT                    11u\r\n#define RCM_SRIE_MDM_AP_WIDTH                    1u\r\n#define RCM_SRIE_MDM_AP(x)                       (((uint32_t)(((uint32_t)(x))<<RCM_SRIE_MDM_AP_SHIFT))&RCM_SRIE_MDM_AP_MASK)\r\n#define RCM_SRIE_SACKERR_MASK                    0x2000u\r\n#define RCM_SRIE_SACKERR_SHIFT                   13u\r\n#define RCM_SRIE_SACKERR_WIDTH                   1u\r\n#define RCM_SRIE_SACKERR(x)                      (((uint32_t)(((uint32_t)(x))<<RCM_SRIE_SACKERR_SHIFT))&RCM_SRIE_SACKERR_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group RCM_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group RCM_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- RTC Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup RTC_Peripheral_Access_Layer RTC Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** RTC - Size of Registers Arrays */\r\n\r\n/** RTC - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t TSR;                               /**< RTC Time Seconds Register, offset: 0x0 */\r\n  __IO uint32_t TPR;                               /**< RTC Time Prescaler Register, offset: 0x4 */\r\n  __IO uint32_t TAR;                               /**< RTC Time Alarm Register, offset: 0x8 */\r\n  __IO uint32_t TCR;                               /**< RTC Time Compensation Register, offset: 0xC */\r\n  __IO uint32_t CR;                                /**< RTC Control Register, offset: 0x10 */\r\n  __IO uint32_t SR;                                /**< RTC Status Register, offset: 0x14 */\r\n  __IO uint32_t LR;                                /**< RTC Lock Register, offset: 0x18 */\r\n  __IO uint32_t IER;                               /**< RTC Interrupt Enable Register, offset: 0x1C */\r\n} RTC_Type, *RTC_MemMapPtr;\r\n\r\n /** Number of instances of the RTC module. */\r\n#define RTC_INSTANCE_COUNT                       (1u)\r\n\r\n\r\n/* RTC - Peripheral instance base addresses */\r\n/** Peripheral RTC base address */\r\n#define RTC_BASE                                 (0x4003D000u)\r\n/** Peripheral RTC base pointer */\r\n#define RTC                                      ((RTC_Type *)RTC_BASE)\r\n/** Array initializer of RTC peripheral base addresses */\r\n#define RTC_BASE_ADDRS                           { RTC_BASE }\r\n/** Array initializer of RTC peripheral base pointers */\r\n#define RTC_BASE_PTRS                            { RTC }\r\n /** Number of interrupt vector arrays for the RTC module. */\r\n#define RTC_IRQS_ARR_COUNT                       (2u)\r\n /** Number of interrupt channels for the RTC module. */\r\n#define RTC_IRQS_CH_COUNT                        (1u)\r\n /** Number of interrupt channels for the SECONDS type of RTC module. */\r\n#define RTC_SECONDS_IRQS_CH_COUNT                (1u)\r\n/** Interrupt vectors for the RTC peripheral type */\r\n#define RTC_IRQS                                 { RTC_IRQn }\r\n#define RTC_SECONDS_IRQS                         { RTC_Seconds_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- RTC Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup RTC_Register_Masks RTC Register Masks\r\n * @{\r\n */\r\n\r\n/* TSR Bit Fields */\r\n#define RTC_TSR_TSR_MASK                         0xFFFFFFFFu\r\n#define RTC_TSR_TSR_SHIFT                        0u\r\n#define RTC_TSR_TSR_WIDTH                        32u\r\n#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x))<<RTC_TSR_TSR_SHIFT))&RTC_TSR_TSR_MASK)\r\n/* TPR Bit Fields */\r\n#define RTC_TPR_TPR_MASK                         0xFFFFu\r\n#define RTC_TPR_TPR_SHIFT                        0u\r\n#define RTC_TPR_TPR_WIDTH                        16u\r\n#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x))<<RTC_TPR_TPR_SHIFT))&RTC_TPR_TPR_MASK)\r\n/* TAR Bit Fields */\r\n#define RTC_TAR_TAR_MASK                         0xFFFFFFFFu\r\n#define RTC_TAR_TAR_SHIFT                        0u\r\n#define RTC_TAR_TAR_WIDTH                        32u\r\n#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x))<<RTC_TAR_TAR_SHIFT))&RTC_TAR_TAR_MASK)\r\n/* TCR Bit Fields */\r\n#define RTC_TCR_TCR_MASK                         0xFFu\r\n#define RTC_TCR_TCR_SHIFT                        0u\r\n#define RTC_TCR_TCR_WIDTH                        8u\r\n#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x))<<RTC_TCR_TCR_SHIFT))&RTC_TCR_TCR_MASK)\r\n#define RTC_TCR_CIR_MASK                         0xFF00u\r\n#define RTC_TCR_CIR_SHIFT                        8u\r\n#define RTC_TCR_CIR_WIDTH                        8u\r\n#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x))<<RTC_TCR_CIR_SHIFT))&RTC_TCR_CIR_MASK)\r\n#define RTC_TCR_TCV_MASK                         0xFF0000u\r\n#define RTC_TCR_TCV_SHIFT                        16u\r\n#define RTC_TCR_TCV_WIDTH                        8u\r\n#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x))<<RTC_TCR_TCV_SHIFT))&RTC_TCR_TCV_MASK)\r\n#define RTC_TCR_CIC_MASK                         0xFF000000u\r\n#define RTC_TCR_CIC_SHIFT                        24u\r\n#define RTC_TCR_CIC_WIDTH                        8u\r\n#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x))<<RTC_TCR_CIC_SHIFT))&RTC_TCR_CIC_MASK)\r\n/* CR Bit Fields */\r\n#define RTC_CR_SWR_MASK                          0x1u\r\n#define RTC_CR_SWR_SHIFT                         0u\r\n#define RTC_CR_SWR_WIDTH                         1u\r\n#define RTC_CR_SWR(x)                            (((uint32_t)(((uint32_t)(x))<<RTC_CR_SWR_SHIFT))&RTC_CR_SWR_MASK)\r\n#define RTC_CR_SUP_MASK                          0x4u\r\n#define RTC_CR_SUP_SHIFT                         2u\r\n#define RTC_CR_SUP_WIDTH                         1u\r\n#define RTC_CR_SUP(x)                            (((uint32_t)(((uint32_t)(x))<<RTC_CR_SUP_SHIFT))&RTC_CR_SUP_MASK)\r\n#define RTC_CR_UM_MASK                           0x8u\r\n#define RTC_CR_UM_SHIFT                          3u\r\n#define RTC_CR_UM_WIDTH                          1u\r\n#define RTC_CR_UM(x)                             (((uint32_t)(((uint32_t)(x))<<RTC_CR_UM_SHIFT))&RTC_CR_UM_MASK)\r\n#define RTC_CR_CPS_MASK                          0x20u\r\n#define RTC_CR_CPS_SHIFT                         5u\r\n#define RTC_CR_CPS_WIDTH                         1u\r\n#define RTC_CR_CPS(x)                            (((uint32_t)(((uint32_t)(x))<<RTC_CR_CPS_SHIFT))&RTC_CR_CPS_MASK)\r\n#define RTC_CR_LPOS_MASK                         0x80u\r\n#define RTC_CR_LPOS_SHIFT                        7u\r\n#define RTC_CR_LPOS_WIDTH                        1u\r\n#define RTC_CR_LPOS(x)                           (((uint32_t)(((uint32_t)(x))<<RTC_CR_LPOS_SHIFT))&RTC_CR_LPOS_MASK)\r\n#define RTC_CR_CLKO_MASK                         0x200u\r\n#define RTC_CR_CLKO_SHIFT                        9u\r\n#define RTC_CR_CLKO_WIDTH                        1u\r\n#define RTC_CR_CLKO(x)                           (((uint32_t)(((uint32_t)(x))<<RTC_CR_CLKO_SHIFT))&RTC_CR_CLKO_MASK)\r\n#define RTC_CR_CPE_MASK                          0x1000000u\r\n#define RTC_CR_CPE_SHIFT                         24u\r\n#define RTC_CR_CPE_WIDTH                         1u\r\n#define RTC_CR_CPE(x)                            (((uint32_t)(((uint32_t)(x))<<RTC_CR_CPE_SHIFT))&RTC_CR_CPE_MASK)\r\n/* SR Bit Fields */\r\n#define RTC_SR_TIF_MASK                          0x1u\r\n#define RTC_SR_TIF_SHIFT                         0u\r\n#define RTC_SR_TIF_WIDTH                         1u\r\n#define RTC_SR_TIF(x)                            (((uint32_t)(((uint32_t)(x))<<RTC_SR_TIF_SHIFT))&RTC_SR_TIF_MASK)\r\n#define RTC_SR_TOF_MASK                          0x2u\r\n#define RTC_SR_TOF_SHIFT                         1u\r\n#define RTC_SR_TOF_WIDTH                         1u\r\n#define RTC_SR_TOF(x)                            (((uint32_t)(((uint32_t)(x))<<RTC_SR_TOF_SHIFT))&RTC_SR_TOF_MASK)\r\n#define RTC_SR_TAF_MASK                          0x4u\r\n#define RTC_SR_TAF_SHIFT                         2u\r\n#define RTC_SR_TAF_WIDTH                         1u\r\n#define RTC_SR_TAF(x)                            (((uint32_t)(((uint32_t)(x))<<RTC_SR_TAF_SHIFT))&RTC_SR_TAF_MASK)\r\n#define RTC_SR_TCE_MASK                          0x10u\r\n#define RTC_SR_TCE_SHIFT                         4u\r\n#define RTC_SR_TCE_WIDTH                         1u\r\n#define RTC_SR_TCE(x)                            (((uint32_t)(((uint32_t)(x))<<RTC_SR_TCE_SHIFT))&RTC_SR_TCE_MASK)\r\n/* LR Bit Fields */\r\n#define RTC_LR_TCL_MASK                          0x8u\r\n#define RTC_LR_TCL_SHIFT                         3u\r\n#define RTC_LR_TCL_WIDTH                         1u\r\n#define RTC_LR_TCL(x)                            (((uint32_t)(((uint32_t)(x))<<RTC_LR_TCL_SHIFT))&RTC_LR_TCL_MASK)\r\n#define RTC_LR_CRL_MASK                          0x10u\r\n#define RTC_LR_CRL_SHIFT                         4u\r\n#define RTC_LR_CRL_WIDTH                         1u\r\n#define RTC_LR_CRL(x)                            (((uint32_t)(((uint32_t)(x))<<RTC_LR_CRL_SHIFT))&RTC_LR_CRL_MASK)\r\n#define RTC_LR_SRL_MASK                          0x20u\r\n#define RTC_LR_SRL_SHIFT                         5u\r\n#define RTC_LR_SRL_WIDTH                         1u\r\n#define RTC_LR_SRL(x)                            (((uint32_t)(((uint32_t)(x))<<RTC_LR_SRL_SHIFT))&RTC_LR_SRL_MASK)\r\n#define RTC_LR_LRL_MASK                          0x40u\r\n#define RTC_LR_LRL_SHIFT                         6u\r\n#define RTC_LR_LRL_WIDTH                         1u\r\n#define RTC_LR_LRL(x)                            (((uint32_t)(((uint32_t)(x))<<RTC_LR_LRL_SHIFT))&RTC_LR_LRL_MASK)\r\n/* IER Bit Fields */\r\n#define RTC_IER_TIIE_MASK                        0x1u\r\n#define RTC_IER_TIIE_SHIFT                       0u\r\n#define RTC_IER_TIIE_WIDTH                       1u\r\n#define RTC_IER_TIIE(x)                          (((uint32_t)(((uint32_t)(x))<<RTC_IER_TIIE_SHIFT))&RTC_IER_TIIE_MASK)\r\n#define RTC_IER_TOIE_MASK                        0x2u\r\n#define RTC_IER_TOIE_SHIFT                       1u\r\n#define RTC_IER_TOIE_WIDTH                       1u\r\n#define RTC_IER_TOIE(x)                          (((uint32_t)(((uint32_t)(x))<<RTC_IER_TOIE_SHIFT))&RTC_IER_TOIE_MASK)\r\n#define RTC_IER_TAIE_MASK                        0x4u\r\n#define RTC_IER_TAIE_SHIFT                       2u\r\n#define RTC_IER_TAIE_WIDTH                       1u\r\n#define RTC_IER_TAIE(x)                          (((uint32_t)(((uint32_t)(x))<<RTC_IER_TAIE_SHIFT))&RTC_IER_TAIE_MASK)\r\n#define RTC_IER_TSIE_MASK                        0x10u\r\n#define RTC_IER_TSIE_SHIFT                       4u\r\n#define RTC_IER_TSIE_WIDTH                       1u\r\n#define RTC_IER_TSIE(x)                          (((uint32_t)(((uint32_t)(x))<<RTC_IER_TSIE_SHIFT))&RTC_IER_TSIE_MASK)\r\n#define RTC_IER_TSIC_MASK                        0x70000u\r\n#define RTC_IER_TSIC_SHIFT                       16u\r\n#define RTC_IER_TSIC_WIDTH                       3u\r\n#define RTC_IER_TSIC(x)                          (((uint32_t)(((uint32_t)(x))<<RTC_IER_TSIC_SHIFT))&RTC_IER_TSIC_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group RTC_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group RTC_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- S32_NVIC Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup S32_NVIC_Peripheral_Access_Layer S32_NVIC Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** S32_NVIC - Size of Registers Arrays */\r\n#define S32_NVIC_ISER_COUNT                      8u\r\n#define S32_NVIC_ICER_COUNT                      8u\r\n#define S32_NVIC_ISPR_COUNT                      8u\r\n#define S32_NVIC_ICPR_COUNT                      8u\r\n#define S32_NVIC_IABR_COUNT                      8u\r\n#define S32_NVIC_IP_COUNT                        240u\r\n\r\n/** S32_NVIC - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t ISER[S32_NVIC_ISER_COUNT];         /**< Interrupt Set Enable Register n, array offset: 0x0, array step: 0x4 */\r\n       uint8_t RESERVED_0[96];\r\n  __IO uint32_t ICER[S32_NVIC_ICER_COUNT];         /**< Interrupt Clear Enable Register n, array offset: 0x80, array step: 0x4 */\r\n       uint8_t RESERVED_1[96];\r\n  __IO uint32_t ISPR[S32_NVIC_ISPR_COUNT];         /**< Interrupt Set Pending Register n, array offset: 0x100, array step: 0x4 */\r\n       uint8_t RESERVED_2[96];\r\n  __IO uint32_t ICPR[S32_NVIC_ICPR_COUNT];         /**< Interrupt Clear Pending Register n, array offset: 0x180, array step: 0x4 */\r\n       uint8_t RESERVED_3[96];\r\n  __IO uint32_t IABR[S32_NVIC_IABR_COUNT];         /**< Interrupt Active bit Register n, array offset: 0x200, array step: 0x4 */\r\n       uint8_t RESERVED_4[224];\r\n  __IO uint8_t IP[S32_NVIC_IP_COUNT];              /**< Interrupt Priority Register n, array offset: 0x300, array step: 0x1 */\r\n       uint8_t RESERVED_5[2576];\r\n  __O  uint32_t STIR;                              /**< Software Trigger Interrupt Register, offset: 0xE00 */\r\n} S32_NVIC_Type, *S32_NVIC_MemMapPtr;\r\n\r\n /** Number of instances of the S32_NVIC module. */\r\n#define S32_NVIC_INSTANCE_COUNT                  (1u)\r\n\r\n\r\n/* S32_NVIC - Peripheral instance base addresses */\r\n/** Peripheral S32_NVIC base address */\r\n#define S32_NVIC_BASE                            (0xE000E100u)\r\n/** Peripheral S32_NVIC base pointer */\r\n#define S32_NVIC                                 ((S32_NVIC_Type *)S32_NVIC_BASE)\r\n/** Array initializer of S32_NVIC peripheral base addresses */\r\n#define S32_NVIC_BASE_ADDRS                      { S32_NVIC_BASE }\r\n/** Array initializer of S32_NVIC peripheral base pointers */\r\n#define S32_NVIC_BASE_PTRS                       { S32_NVIC }\r\n /** Number of interrupt vector arrays for the S32_NVIC module. */\r\n#define S32_NVIC_IRQS_ARR_COUNT                  (1u)\r\n /** Number of interrupt channels for the S32_NVIC module. */\r\n#define S32_NVIC_IRQS_CH_COUNT                   (1u)\r\n/** Interrupt vectors for the S32_NVIC peripheral type */\r\n#define S32_NVIC_IRQS                            { SWI_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- S32_NVIC Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup S32_NVIC_Register_Masks S32_NVIC Register Masks\r\n * @{\r\n */\r\n\r\n/* ISER Bit Fields */\r\n#define S32_NVIC_ISER_SETENA_MASK                0xFFFFFFFFu\r\n#define S32_NVIC_ISER_SETENA_SHIFT               0u\r\n#define S32_NVIC_ISER_SETENA_WIDTH               32u\r\n#define S32_NVIC_ISER_SETENA(x)                  (((uint32_t)(((uint32_t)(x))<<S32_NVIC_ISER_SETENA_SHIFT))&S32_NVIC_ISER_SETENA_MASK)\r\n/* ICER Bit Fields */\r\n#define S32_NVIC_ICER_CLRENA_MASK                0xFFFFFFFFu\r\n#define S32_NVIC_ICER_CLRENA_SHIFT               0u\r\n#define S32_NVIC_ICER_CLRENA_WIDTH               32u\r\n#define S32_NVIC_ICER_CLRENA(x)                  (((uint32_t)(((uint32_t)(x))<<S32_NVIC_ICER_CLRENA_SHIFT))&S32_NVIC_ICER_CLRENA_MASK)\r\n/* ISPR Bit Fields */\r\n#define S32_NVIC_ISPR_SETPEND_MASK               0xFFFFFFFFu\r\n#define S32_NVIC_ISPR_SETPEND_SHIFT              0u\r\n#define S32_NVIC_ISPR_SETPEND_WIDTH              32u\r\n#define S32_NVIC_ISPR_SETPEND(x)                 (((uint32_t)(((uint32_t)(x))<<S32_NVIC_ISPR_SETPEND_SHIFT))&S32_NVIC_ISPR_SETPEND_MASK)\r\n/* ICPR Bit Fields */\r\n#define S32_NVIC_ICPR_CLRPEND_MASK               0xFFFFFFFFu\r\n#define S32_NVIC_ICPR_CLRPEND_SHIFT              0u\r\n#define S32_NVIC_ICPR_CLRPEND_WIDTH              32u\r\n#define S32_NVIC_ICPR_CLRPEND(x)                 (((uint32_t)(((uint32_t)(x))<<S32_NVIC_ICPR_CLRPEND_SHIFT))&S32_NVIC_ICPR_CLRPEND_MASK)\r\n/* IABR Bit Fields */\r\n#define S32_NVIC_IABR_ACTIVE_MASK                0xFFFFFFFFu\r\n#define S32_NVIC_IABR_ACTIVE_SHIFT               0u\r\n#define S32_NVIC_IABR_ACTIVE_WIDTH               32u\r\n#define S32_NVIC_IABR_ACTIVE(x)                  (((uint32_t)(((uint32_t)(x))<<S32_NVIC_IABR_ACTIVE_SHIFT))&S32_NVIC_IABR_ACTIVE_MASK)\r\n/* IP Bit Fields */\r\n#define S32_NVIC_IP_PRI0_MASK                    0xFFu\r\n#define S32_NVIC_IP_PRI0_SHIFT                   0u\r\n#define S32_NVIC_IP_PRI0_WIDTH                   8u\r\n#define S32_NVIC_IP_PRI0(x)                      (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI0_SHIFT))&S32_NVIC_IP_PRI0_MASK)\r\n#define S32_NVIC_IP_PRI1_MASK                    0xFFu\r\n#define S32_NVIC_IP_PRI1_SHIFT                   0u\r\n#define S32_NVIC_IP_PRI1_WIDTH                   8u\r\n#define S32_NVIC_IP_PRI1(x)                      (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI1_SHIFT))&S32_NVIC_IP_PRI1_MASK)\r\n#define S32_NVIC_IP_PRI2_MASK                    0xFFu\r\n#define S32_NVIC_IP_PRI2_SHIFT                   0u\r\n#define S32_NVIC_IP_PRI2_WIDTH                   8u\r\n#define S32_NVIC_IP_PRI2(x)                      (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI2_SHIFT))&S32_NVIC_IP_PRI2_MASK)\r\n#define S32_NVIC_IP_PRI3_MASK                    0xFFu\r\n#define S32_NVIC_IP_PRI3_SHIFT                   0u\r\n#define S32_NVIC_IP_PRI3_WIDTH                   8u\r\n#define S32_NVIC_IP_PRI3(x)                      (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI3_SHIFT))&S32_NVIC_IP_PRI3_MASK)\r\n#define S32_NVIC_IP_PRI4_MASK                    0xFFu\r\n#define S32_NVIC_IP_PRI4_SHIFT                   0u\r\n#define S32_NVIC_IP_PRI4_WIDTH                   8u\r\n#define S32_NVIC_IP_PRI4(x)                      (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI4_SHIFT))&S32_NVIC_IP_PRI4_MASK)\r\n#define S32_NVIC_IP_PRI5_MASK                    0xFFu\r\n#define S32_NVIC_IP_PRI5_SHIFT                   0u\r\n#define S32_NVIC_IP_PRI5_WIDTH                   8u\r\n#define S32_NVIC_IP_PRI5(x)                      (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI5_SHIFT))&S32_NVIC_IP_PRI5_MASK)\r\n#define S32_NVIC_IP_PRI6_MASK                    0xFFu\r\n#define S32_NVIC_IP_PRI6_SHIFT                   0u\r\n#define S32_NVIC_IP_PRI6_WIDTH                   8u\r\n#define S32_NVIC_IP_PRI6(x)                      (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI6_SHIFT))&S32_NVIC_IP_PRI6_MASK)\r\n#define S32_NVIC_IP_PRI7_MASK                    0xFFu\r\n#define S32_NVIC_IP_PRI7_SHIFT                   0u\r\n#define S32_NVIC_IP_PRI7_WIDTH                   8u\r\n#define S32_NVIC_IP_PRI7(x)                      (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI7_SHIFT))&S32_NVIC_IP_PRI7_MASK)\r\n#define S32_NVIC_IP_PRI8_MASK                    0xFFu\r\n#define S32_NVIC_IP_PRI8_SHIFT                   0u\r\n#define S32_NVIC_IP_PRI8_WIDTH                   8u\r\n#define S32_NVIC_IP_PRI8(x)                      (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI8_SHIFT))&S32_NVIC_IP_PRI8_MASK)\r\n#define S32_NVIC_IP_PRI9_MASK                    0xFFu\r\n#define S32_NVIC_IP_PRI9_SHIFT                   0u\r\n#define S32_NVIC_IP_PRI9_WIDTH                   8u\r\n#define S32_NVIC_IP_PRI9(x)                      (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI9_SHIFT))&S32_NVIC_IP_PRI9_MASK)\r\n#define S32_NVIC_IP_PRI10_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI10_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI10_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI10(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI10_SHIFT))&S32_NVIC_IP_PRI10_MASK)\r\n#define S32_NVIC_IP_PRI11_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI11_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI11_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI11(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI11_SHIFT))&S32_NVIC_IP_PRI11_MASK)\r\n#define S32_NVIC_IP_PRI12_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI12_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI12_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI12(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI12_SHIFT))&S32_NVIC_IP_PRI12_MASK)\r\n#define S32_NVIC_IP_PRI13_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI13_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI13_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI13(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI13_SHIFT))&S32_NVIC_IP_PRI13_MASK)\r\n#define S32_NVIC_IP_PRI14_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI14_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI14_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI14(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI14_SHIFT))&S32_NVIC_IP_PRI14_MASK)\r\n#define S32_NVIC_IP_PRI15_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI15_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI15_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI15(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI15_SHIFT))&S32_NVIC_IP_PRI15_MASK)\r\n#define S32_NVIC_IP_PRI16_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI16_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI16_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI16(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI16_SHIFT))&S32_NVIC_IP_PRI16_MASK)\r\n#define S32_NVIC_IP_PRI17_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI17_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI17_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI17(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI17_SHIFT))&S32_NVIC_IP_PRI17_MASK)\r\n#define S32_NVIC_IP_PRI18_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI18_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI18_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI18(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI18_SHIFT))&S32_NVIC_IP_PRI18_MASK)\r\n#define S32_NVIC_IP_PRI19_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI19_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI19_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI19(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI19_SHIFT))&S32_NVIC_IP_PRI19_MASK)\r\n#define S32_NVIC_IP_PRI20_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI20_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI20_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI20(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI20_SHIFT))&S32_NVIC_IP_PRI20_MASK)\r\n#define S32_NVIC_IP_PRI21_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI21_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI21_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI21(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI21_SHIFT))&S32_NVIC_IP_PRI21_MASK)\r\n#define S32_NVIC_IP_PRI22_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI22_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI22_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI22(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI22_SHIFT))&S32_NVIC_IP_PRI22_MASK)\r\n#define S32_NVIC_IP_PRI23_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI23_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI23_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI23(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI23_SHIFT))&S32_NVIC_IP_PRI23_MASK)\r\n#define S32_NVIC_IP_PRI24_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI24_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI24_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI24(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI24_SHIFT))&S32_NVIC_IP_PRI24_MASK)\r\n#define S32_NVIC_IP_PRI25_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI25_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI25_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI25(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI25_SHIFT))&S32_NVIC_IP_PRI25_MASK)\r\n#define S32_NVIC_IP_PRI26_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI26_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI26_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI26(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI26_SHIFT))&S32_NVIC_IP_PRI26_MASK)\r\n#define S32_NVIC_IP_PRI27_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI27_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI27_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI27(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI27_SHIFT))&S32_NVIC_IP_PRI27_MASK)\r\n#define S32_NVIC_IP_PRI28_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI28_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI28_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI28(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI28_SHIFT))&S32_NVIC_IP_PRI28_MASK)\r\n#define S32_NVIC_IP_PRI29_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI29_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI29_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI29(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI29_SHIFT))&S32_NVIC_IP_PRI29_MASK)\r\n#define S32_NVIC_IP_PRI30_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI30_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI30_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI30(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI30_SHIFT))&S32_NVIC_IP_PRI30_MASK)\r\n#define S32_NVIC_IP_PRI31_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI31_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI31_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI31(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI31_SHIFT))&S32_NVIC_IP_PRI31_MASK)\r\n#define S32_NVIC_IP_PRI32_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI32_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI32_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI32(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI32_SHIFT))&S32_NVIC_IP_PRI32_MASK)\r\n#define S32_NVIC_IP_PRI33_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI33_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI33_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI33(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI33_SHIFT))&S32_NVIC_IP_PRI33_MASK)\r\n#define S32_NVIC_IP_PRI34_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI34_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI34_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI34(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI34_SHIFT))&S32_NVIC_IP_PRI34_MASK)\r\n#define S32_NVIC_IP_PRI35_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI35_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI35_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI35(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI35_SHIFT))&S32_NVIC_IP_PRI35_MASK)\r\n#define S32_NVIC_IP_PRI36_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI36_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI36_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI36(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI36_SHIFT))&S32_NVIC_IP_PRI36_MASK)\r\n#define S32_NVIC_IP_PRI37_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI37_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI37_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI37(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI37_SHIFT))&S32_NVIC_IP_PRI37_MASK)\r\n#define S32_NVIC_IP_PRI38_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI38_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI38_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI38(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI38_SHIFT))&S32_NVIC_IP_PRI38_MASK)\r\n#define S32_NVIC_IP_PRI39_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI39_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI39_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI39(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI39_SHIFT))&S32_NVIC_IP_PRI39_MASK)\r\n#define S32_NVIC_IP_PRI40_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI40_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI40_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI40(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI40_SHIFT))&S32_NVIC_IP_PRI40_MASK)\r\n#define S32_NVIC_IP_PRI41_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI41_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI41_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI41(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI41_SHIFT))&S32_NVIC_IP_PRI41_MASK)\r\n#define S32_NVIC_IP_PRI42_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI42_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI42_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI42(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI42_SHIFT))&S32_NVIC_IP_PRI42_MASK)\r\n#define S32_NVIC_IP_PRI43_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI43_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI43_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI43(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI43_SHIFT))&S32_NVIC_IP_PRI43_MASK)\r\n#define S32_NVIC_IP_PRI44_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI44_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI44_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI44(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI44_SHIFT))&S32_NVIC_IP_PRI44_MASK)\r\n#define S32_NVIC_IP_PRI45_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI45_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI45_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI45(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI45_SHIFT))&S32_NVIC_IP_PRI45_MASK)\r\n#define S32_NVIC_IP_PRI46_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI46_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI46_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI46(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI46_SHIFT))&S32_NVIC_IP_PRI46_MASK)\r\n#define S32_NVIC_IP_PRI47_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI47_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI47_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI47(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI47_SHIFT))&S32_NVIC_IP_PRI47_MASK)\r\n#define S32_NVIC_IP_PRI48_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI48_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI48_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI48(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI48_SHIFT))&S32_NVIC_IP_PRI48_MASK)\r\n#define S32_NVIC_IP_PRI49_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI49_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI49_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI49(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI49_SHIFT))&S32_NVIC_IP_PRI49_MASK)\r\n#define S32_NVIC_IP_PRI50_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI50_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI50_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI50(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI50_SHIFT))&S32_NVIC_IP_PRI50_MASK)\r\n#define S32_NVIC_IP_PRI51_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI51_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI51_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI51(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI51_SHIFT))&S32_NVIC_IP_PRI51_MASK)\r\n#define S32_NVIC_IP_PRI52_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI52_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI52_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI52(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI52_SHIFT))&S32_NVIC_IP_PRI52_MASK)\r\n#define S32_NVIC_IP_PRI53_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI53_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI53_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI53(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI53_SHIFT))&S32_NVIC_IP_PRI53_MASK)\r\n#define S32_NVIC_IP_PRI54_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI54_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI54_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI54(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI54_SHIFT))&S32_NVIC_IP_PRI54_MASK)\r\n#define S32_NVIC_IP_PRI55_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI55_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI55_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI55(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI55_SHIFT))&S32_NVIC_IP_PRI55_MASK)\r\n#define S32_NVIC_IP_PRI56_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI56_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI56_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI56(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI56_SHIFT))&S32_NVIC_IP_PRI56_MASK)\r\n#define S32_NVIC_IP_PRI57_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI57_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI57_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI57(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI57_SHIFT))&S32_NVIC_IP_PRI57_MASK)\r\n#define S32_NVIC_IP_PRI58_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI58_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI58_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI58(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI58_SHIFT))&S32_NVIC_IP_PRI58_MASK)\r\n#define S32_NVIC_IP_PRI59_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI59_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI59_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI59(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI59_SHIFT))&S32_NVIC_IP_PRI59_MASK)\r\n#define S32_NVIC_IP_PRI60_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI60_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI60_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI60(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI60_SHIFT))&S32_NVIC_IP_PRI60_MASK)\r\n#define S32_NVIC_IP_PRI61_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI61_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI61_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI61(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI61_SHIFT))&S32_NVIC_IP_PRI61_MASK)\r\n#define S32_NVIC_IP_PRI62_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI62_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI62_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI62(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI62_SHIFT))&S32_NVIC_IP_PRI62_MASK)\r\n#define S32_NVIC_IP_PRI63_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI63_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI63_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI63(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI63_SHIFT))&S32_NVIC_IP_PRI63_MASK)\r\n#define S32_NVIC_IP_PRI64_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI64_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI64_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI64(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI64_SHIFT))&S32_NVIC_IP_PRI64_MASK)\r\n#define S32_NVIC_IP_PRI65_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI65_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI65_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI65(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI65_SHIFT))&S32_NVIC_IP_PRI65_MASK)\r\n#define S32_NVIC_IP_PRI66_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI66_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI66_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI66(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI66_SHIFT))&S32_NVIC_IP_PRI66_MASK)\r\n#define S32_NVIC_IP_PRI67_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI67_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI67_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI67(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI67_SHIFT))&S32_NVIC_IP_PRI67_MASK)\r\n#define S32_NVIC_IP_PRI68_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI68_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI68_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI68(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI68_SHIFT))&S32_NVIC_IP_PRI68_MASK)\r\n#define S32_NVIC_IP_PRI69_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI69_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI69_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI69(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI69_SHIFT))&S32_NVIC_IP_PRI69_MASK)\r\n#define S32_NVIC_IP_PRI70_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI70_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI70_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI70(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI70_SHIFT))&S32_NVIC_IP_PRI70_MASK)\r\n#define S32_NVIC_IP_PRI71_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI71_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI71_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI71(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI71_SHIFT))&S32_NVIC_IP_PRI71_MASK)\r\n#define S32_NVIC_IP_PRI72_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI72_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI72_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI72(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI72_SHIFT))&S32_NVIC_IP_PRI72_MASK)\r\n#define S32_NVIC_IP_PRI73_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI73_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI73_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI73(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI73_SHIFT))&S32_NVIC_IP_PRI73_MASK)\r\n#define S32_NVIC_IP_PRI74_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI74_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI74_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI74(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI74_SHIFT))&S32_NVIC_IP_PRI74_MASK)\r\n#define S32_NVIC_IP_PRI75_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI75_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI75_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI75(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI75_SHIFT))&S32_NVIC_IP_PRI75_MASK)\r\n#define S32_NVIC_IP_PRI76_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI76_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI76_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI76(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI76_SHIFT))&S32_NVIC_IP_PRI76_MASK)\r\n#define S32_NVIC_IP_PRI77_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI77_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI77_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI77(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI77_SHIFT))&S32_NVIC_IP_PRI77_MASK)\r\n#define S32_NVIC_IP_PRI78_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI78_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI78_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI78(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI78_SHIFT))&S32_NVIC_IP_PRI78_MASK)\r\n#define S32_NVIC_IP_PRI79_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI79_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI79_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI79(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI79_SHIFT))&S32_NVIC_IP_PRI79_MASK)\r\n#define S32_NVIC_IP_PRI80_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI80_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI80_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI80(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI80_SHIFT))&S32_NVIC_IP_PRI80_MASK)\r\n#define S32_NVIC_IP_PRI81_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI81_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI81_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI81(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI81_SHIFT))&S32_NVIC_IP_PRI81_MASK)\r\n#define S32_NVIC_IP_PRI82_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI82_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI82_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI82(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI82_SHIFT))&S32_NVIC_IP_PRI82_MASK)\r\n#define S32_NVIC_IP_PRI83_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI83_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI83_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI83(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI83_SHIFT))&S32_NVIC_IP_PRI83_MASK)\r\n#define S32_NVIC_IP_PRI84_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI84_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI84_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI84(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI84_SHIFT))&S32_NVIC_IP_PRI84_MASK)\r\n#define S32_NVIC_IP_PRI85_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI85_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI85_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI85(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI85_SHIFT))&S32_NVIC_IP_PRI85_MASK)\r\n#define S32_NVIC_IP_PRI86_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI86_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI86_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI86(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI86_SHIFT))&S32_NVIC_IP_PRI86_MASK)\r\n#define S32_NVIC_IP_PRI87_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI87_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI87_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI87(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI87_SHIFT))&S32_NVIC_IP_PRI87_MASK)\r\n#define S32_NVIC_IP_PRI88_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI88_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI88_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI88(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI88_SHIFT))&S32_NVIC_IP_PRI88_MASK)\r\n#define S32_NVIC_IP_PRI89_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI89_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI89_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI89(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI89_SHIFT))&S32_NVIC_IP_PRI89_MASK)\r\n#define S32_NVIC_IP_PRI90_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI90_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI90_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI90(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI90_SHIFT))&S32_NVIC_IP_PRI90_MASK)\r\n#define S32_NVIC_IP_PRI91_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI91_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI91_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI91(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI91_SHIFT))&S32_NVIC_IP_PRI91_MASK)\r\n#define S32_NVIC_IP_PRI92_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI92_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI92_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI92(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI92_SHIFT))&S32_NVIC_IP_PRI92_MASK)\r\n#define S32_NVIC_IP_PRI93_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI93_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI93_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI93(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI93_SHIFT))&S32_NVIC_IP_PRI93_MASK)\r\n#define S32_NVIC_IP_PRI94_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI94_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI94_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI94(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI94_SHIFT))&S32_NVIC_IP_PRI94_MASK)\r\n#define S32_NVIC_IP_PRI95_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI95_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI95_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI95(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI95_SHIFT))&S32_NVIC_IP_PRI95_MASK)\r\n#define S32_NVIC_IP_PRI96_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI96_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI96_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI96(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI96_SHIFT))&S32_NVIC_IP_PRI96_MASK)\r\n#define S32_NVIC_IP_PRI97_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI97_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI97_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI97(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI97_SHIFT))&S32_NVIC_IP_PRI97_MASK)\r\n#define S32_NVIC_IP_PRI98_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI98_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI98_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI98(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI98_SHIFT))&S32_NVIC_IP_PRI98_MASK)\r\n#define S32_NVIC_IP_PRI99_MASK                   0xFFu\r\n#define S32_NVIC_IP_PRI99_SHIFT                  0u\r\n#define S32_NVIC_IP_PRI99_WIDTH                  8u\r\n#define S32_NVIC_IP_PRI99(x)                     (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI99_SHIFT))&S32_NVIC_IP_PRI99_MASK)\r\n#define S32_NVIC_IP_PRI100_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI100_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI100_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI100(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI100_SHIFT))&S32_NVIC_IP_PRI100_MASK)\r\n#define S32_NVIC_IP_PRI101_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI101_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI101_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI101(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI101_SHIFT))&S32_NVIC_IP_PRI101_MASK)\r\n#define S32_NVIC_IP_PRI102_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI102_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI102_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI102(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI102_SHIFT))&S32_NVIC_IP_PRI102_MASK)\r\n#define S32_NVIC_IP_PRI103_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI103_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI103_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI103(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI103_SHIFT))&S32_NVIC_IP_PRI103_MASK)\r\n#define S32_NVIC_IP_PRI104_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI104_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI104_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI104(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI104_SHIFT))&S32_NVIC_IP_PRI104_MASK)\r\n#define S32_NVIC_IP_PRI105_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI105_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI105_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI105(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI105_SHIFT))&S32_NVIC_IP_PRI105_MASK)\r\n#define S32_NVIC_IP_PRI106_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI106_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI106_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI106(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI106_SHIFT))&S32_NVIC_IP_PRI106_MASK)\r\n#define S32_NVIC_IP_PRI107_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI107_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI107_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI107(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI107_SHIFT))&S32_NVIC_IP_PRI107_MASK)\r\n#define S32_NVIC_IP_PRI108_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI108_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI108_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI108(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI108_SHIFT))&S32_NVIC_IP_PRI108_MASK)\r\n#define S32_NVIC_IP_PRI109_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI109_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI109_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI109(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI109_SHIFT))&S32_NVIC_IP_PRI109_MASK)\r\n#define S32_NVIC_IP_PRI110_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI110_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI110_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI110(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI110_SHIFT))&S32_NVIC_IP_PRI110_MASK)\r\n#define S32_NVIC_IP_PRI111_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI111_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI111_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI111(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI111_SHIFT))&S32_NVIC_IP_PRI111_MASK)\r\n#define S32_NVIC_IP_PRI112_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI112_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI112_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI112(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI112_SHIFT))&S32_NVIC_IP_PRI112_MASK)\r\n#define S32_NVIC_IP_PRI113_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI113_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI113_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI113(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI113_SHIFT))&S32_NVIC_IP_PRI113_MASK)\r\n#define S32_NVIC_IP_PRI114_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI114_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI114_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI114(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI114_SHIFT))&S32_NVIC_IP_PRI114_MASK)\r\n#define S32_NVIC_IP_PRI115_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI115_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI115_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI115(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI115_SHIFT))&S32_NVIC_IP_PRI115_MASK)\r\n#define S32_NVIC_IP_PRI116_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI116_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI116_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI116(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI116_SHIFT))&S32_NVIC_IP_PRI116_MASK)\r\n#define S32_NVIC_IP_PRI117_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI117_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI117_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI117(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI117_SHIFT))&S32_NVIC_IP_PRI117_MASK)\r\n#define S32_NVIC_IP_PRI118_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI118_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI118_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI118(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI118_SHIFT))&S32_NVIC_IP_PRI118_MASK)\r\n#define S32_NVIC_IP_PRI119_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI119_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI119_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI119(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI119_SHIFT))&S32_NVIC_IP_PRI119_MASK)\r\n#define S32_NVIC_IP_PRI120_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI120_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI120_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI120(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI120_SHIFT))&S32_NVIC_IP_PRI120_MASK)\r\n#define S32_NVIC_IP_PRI121_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI121_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI121_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI121(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI121_SHIFT))&S32_NVIC_IP_PRI121_MASK)\r\n#define S32_NVIC_IP_PRI122_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI122_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI122_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI122(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI122_SHIFT))&S32_NVIC_IP_PRI122_MASK)\r\n#define S32_NVIC_IP_PRI123_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI123_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI123_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI123(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI123_SHIFT))&S32_NVIC_IP_PRI123_MASK)\r\n#define S32_NVIC_IP_PRI124_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI124_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI124_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI124(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI124_SHIFT))&S32_NVIC_IP_PRI124_MASK)\r\n#define S32_NVIC_IP_PRI125_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI125_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI125_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI125(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI125_SHIFT))&S32_NVIC_IP_PRI125_MASK)\r\n#define S32_NVIC_IP_PRI126_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI126_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI126_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI126(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI126_SHIFT))&S32_NVIC_IP_PRI126_MASK)\r\n#define S32_NVIC_IP_PRI127_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI127_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI127_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI127(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI127_SHIFT))&S32_NVIC_IP_PRI127_MASK)\r\n#define S32_NVIC_IP_PRI128_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI128_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI128_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI128(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI128_SHIFT))&S32_NVIC_IP_PRI128_MASK)\r\n#define S32_NVIC_IP_PRI129_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI129_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI129_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI129(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI129_SHIFT))&S32_NVIC_IP_PRI129_MASK)\r\n#define S32_NVIC_IP_PRI130_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI130_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI130_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI130(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI130_SHIFT))&S32_NVIC_IP_PRI130_MASK)\r\n#define S32_NVIC_IP_PRI131_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI131_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI131_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI131(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI131_SHIFT))&S32_NVIC_IP_PRI131_MASK)\r\n#define S32_NVIC_IP_PRI132_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI132_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI132_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI132(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI132_SHIFT))&S32_NVIC_IP_PRI132_MASK)\r\n#define S32_NVIC_IP_PRI133_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI133_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI133_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI133(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI133_SHIFT))&S32_NVIC_IP_PRI133_MASK)\r\n#define S32_NVIC_IP_PRI134_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI134_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI134_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI134(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI134_SHIFT))&S32_NVIC_IP_PRI134_MASK)\r\n#define S32_NVIC_IP_PRI135_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI135_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI135_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI135(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI135_SHIFT))&S32_NVIC_IP_PRI135_MASK)\r\n#define S32_NVIC_IP_PRI136_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI136_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI136_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI136(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI136_SHIFT))&S32_NVIC_IP_PRI136_MASK)\r\n#define S32_NVIC_IP_PRI137_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI137_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI137_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI137(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI137_SHIFT))&S32_NVIC_IP_PRI137_MASK)\r\n#define S32_NVIC_IP_PRI138_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI138_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI138_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI138(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI138_SHIFT))&S32_NVIC_IP_PRI138_MASK)\r\n#define S32_NVIC_IP_PRI139_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI139_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI139_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI139(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI139_SHIFT))&S32_NVIC_IP_PRI139_MASK)\r\n#define S32_NVIC_IP_PRI140_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI140_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI140_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI140(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI140_SHIFT))&S32_NVIC_IP_PRI140_MASK)\r\n#define S32_NVIC_IP_PRI141_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI141_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI141_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI141(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI141_SHIFT))&S32_NVIC_IP_PRI141_MASK)\r\n#define S32_NVIC_IP_PRI142_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI142_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI142_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI142(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI142_SHIFT))&S32_NVIC_IP_PRI142_MASK)\r\n#define S32_NVIC_IP_PRI143_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI143_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI143_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI143(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI143_SHIFT))&S32_NVIC_IP_PRI143_MASK)\r\n#define S32_NVIC_IP_PRI144_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI144_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI144_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI144(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI144_SHIFT))&S32_NVIC_IP_PRI144_MASK)\r\n#define S32_NVIC_IP_PRI145_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI145_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI145_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI145(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI145_SHIFT))&S32_NVIC_IP_PRI145_MASK)\r\n#define S32_NVIC_IP_PRI146_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI146_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI146_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI146(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI146_SHIFT))&S32_NVIC_IP_PRI146_MASK)\r\n#define S32_NVIC_IP_PRI147_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI147_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI147_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI147(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI147_SHIFT))&S32_NVIC_IP_PRI147_MASK)\r\n#define S32_NVIC_IP_PRI148_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI148_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI148_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI148(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI148_SHIFT))&S32_NVIC_IP_PRI148_MASK)\r\n#define S32_NVIC_IP_PRI149_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI149_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI149_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI149(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI149_SHIFT))&S32_NVIC_IP_PRI149_MASK)\r\n#define S32_NVIC_IP_PRI150_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI150_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI150_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI150(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI150_SHIFT))&S32_NVIC_IP_PRI150_MASK)\r\n#define S32_NVIC_IP_PRI151_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI151_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI151_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI151(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI151_SHIFT))&S32_NVIC_IP_PRI151_MASK)\r\n#define S32_NVIC_IP_PRI152_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI152_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI152_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI152(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI152_SHIFT))&S32_NVIC_IP_PRI152_MASK)\r\n#define S32_NVIC_IP_PRI153_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI153_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI153_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI153(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI153_SHIFT))&S32_NVIC_IP_PRI153_MASK)\r\n#define S32_NVIC_IP_PRI154_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI154_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI154_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI154(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI154_SHIFT))&S32_NVIC_IP_PRI154_MASK)\r\n#define S32_NVIC_IP_PRI155_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI155_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI155_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI155(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI155_SHIFT))&S32_NVIC_IP_PRI155_MASK)\r\n#define S32_NVIC_IP_PRI156_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI156_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI156_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI156(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI156_SHIFT))&S32_NVIC_IP_PRI156_MASK)\r\n#define S32_NVIC_IP_PRI157_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI157_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI157_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI157(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI157_SHIFT))&S32_NVIC_IP_PRI157_MASK)\r\n#define S32_NVIC_IP_PRI158_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI158_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI158_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI158(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI158_SHIFT))&S32_NVIC_IP_PRI158_MASK)\r\n#define S32_NVIC_IP_PRI159_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI159_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI159_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI159(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI159_SHIFT))&S32_NVIC_IP_PRI159_MASK)\r\n#define S32_NVIC_IP_PRI160_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI160_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI160_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI160(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI160_SHIFT))&S32_NVIC_IP_PRI160_MASK)\r\n#define S32_NVIC_IP_PRI161_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI161_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI161_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI161(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI161_SHIFT))&S32_NVIC_IP_PRI161_MASK)\r\n#define S32_NVIC_IP_PRI162_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI162_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI162_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI162(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI162_SHIFT))&S32_NVIC_IP_PRI162_MASK)\r\n#define S32_NVIC_IP_PRI163_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI163_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI163_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI163(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI163_SHIFT))&S32_NVIC_IP_PRI163_MASK)\r\n#define S32_NVIC_IP_PRI164_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI164_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI164_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI164(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI164_SHIFT))&S32_NVIC_IP_PRI164_MASK)\r\n#define S32_NVIC_IP_PRI165_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI165_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI165_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI165(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI165_SHIFT))&S32_NVIC_IP_PRI165_MASK)\r\n#define S32_NVIC_IP_PRI166_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI166_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI166_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI166(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI166_SHIFT))&S32_NVIC_IP_PRI166_MASK)\r\n#define S32_NVIC_IP_PRI167_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI167_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI167_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI167(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI167_SHIFT))&S32_NVIC_IP_PRI167_MASK)\r\n#define S32_NVIC_IP_PRI168_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI168_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI168_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI168(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI168_SHIFT))&S32_NVIC_IP_PRI168_MASK)\r\n#define S32_NVIC_IP_PRI169_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI169_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI169_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI169(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI169_SHIFT))&S32_NVIC_IP_PRI169_MASK)\r\n#define S32_NVIC_IP_PRI170_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI170_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI170_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI170(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI170_SHIFT))&S32_NVIC_IP_PRI170_MASK)\r\n#define S32_NVIC_IP_PRI171_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI171_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI171_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI171(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI171_SHIFT))&S32_NVIC_IP_PRI171_MASK)\r\n#define S32_NVIC_IP_PRI172_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI172_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI172_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI172(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI172_SHIFT))&S32_NVIC_IP_PRI172_MASK)\r\n#define S32_NVIC_IP_PRI173_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI173_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI173_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI173(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI173_SHIFT))&S32_NVIC_IP_PRI173_MASK)\r\n#define S32_NVIC_IP_PRI174_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI174_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI174_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI174(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI174_SHIFT))&S32_NVIC_IP_PRI174_MASK)\r\n#define S32_NVIC_IP_PRI175_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI175_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI175_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI175(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI175_SHIFT))&S32_NVIC_IP_PRI175_MASK)\r\n#define S32_NVIC_IP_PRI176_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI176_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI176_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI176(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI176_SHIFT))&S32_NVIC_IP_PRI176_MASK)\r\n#define S32_NVIC_IP_PRI177_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI177_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI177_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI177(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI177_SHIFT))&S32_NVIC_IP_PRI177_MASK)\r\n#define S32_NVIC_IP_PRI178_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI178_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI178_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI178(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI178_SHIFT))&S32_NVIC_IP_PRI178_MASK)\r\n#define S32_NVIC_IP_PRI179_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI179_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI179_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI179(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI179_SHIFT))&S32_NVIC_IP_PRI179_MASK)\r\n#define S32_NVIC_IP_PRI180_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI180_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI180_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI180(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI180_SHIFT))&S32_NVIC_IP_PRI180_MASK)\r\n#define S32_NVIC_IP_PRI181_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI181_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI181_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI181(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI181_SHIFT))&S32_NVIC_IP_PRI181_MASK)\r\n#define S32_NVIC_IP_PRI182_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI182_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI182_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI182(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI182_SHIFT))&S32_NVIC_IP_PRI182_MASK)\r\n#define S32_NVIC_IP_PRI183_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI183_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI183_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI183(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI183_SHIFT))&S32_NVIC_IP_PRI183_MASK)\r\n#define S32_NVIC_IP_PRI184_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI184_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI184_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI184(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI184_SHIFT))&S32_NVIC_IP_PRI184_MASK)\r\n#define S32_NVIC_IP_PRI185_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI185_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI185_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI185(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI185_SHIFT))&S32_NVIC_IP_PRI185_MASK)\r\n#define S32_NVIC_IP_PRI186_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI186_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI186_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI186(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI186_SHIFT))&S32_NVIC_IP_PRI186_MASK)\r\n#define S32_NVIC_IP_PRI187_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI187_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI187_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI187(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI187_SHIFT))&S32_NVIC_IP_PRI187_MASK)\r\n#define S32_NVIC_IP_PRI188_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI188_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI188_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI188(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI188_SHIFT))&S32_NVIC_IP_PRI188_MASK)\r\n#define S32_NVIC_IP_PRI189_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI189_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI189_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI189(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI189_SHIFT))&S32_NVIC_IP_PRI189_MASK)\r\n#define S32_NVIC_IP_PRI190_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI190_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI190_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI190(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI190_SHIFT))&S32_NVIC_IP_PRI190_MASK)\r\n#define S32_NVIC_IP_PRI191_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI191_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI191_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI191(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI191_SHIFT))&S32_NVIC_IP_PRI191_MASK)\r\n#define S32_NVIC_IP_PRI192_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI192_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI192_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI192(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI192_SHIFT))&S32_NVIC_IP_PRI192_MASK)\r\n#define S32_NVIC_IP_PRI193_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI193_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI193_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI193(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI193_SHIFT))&S32_NVIC_IP_PRI193_MASK)\r\n#define S32_NVIC_IP_PRI194_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI194_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI194_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI194(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI194_SHIFT))&S32_NVIC_IP_PRI194_MASK)\r\n#define S32_NVIC_IP_PRI195_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI195_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI195_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI195(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI195_SHIFT))&S32_NVIC_IP_PRI195_MASK)\r\n#define S32_NVIC_IP_PRI196_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI196_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI196_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI196(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI196_SHIFT))&S32_NVIC_IP_PRI196_MASK)\r\n#define S32_NVIC_IP_PRI197_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI197_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI197_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI197(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI197_SHIFT))&S32_NVIC_IP_PRI197_MASK)\r\n#define S32_NVIC_IP_PRI198_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI198_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI198_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI198(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI198_SHIFT))&S32_NVIC_IP_PRI198_MASK)\r\n#define S32_NVIC_IP_PRI199_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI199_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI199_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI199(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI199_SHIFT))&S32_NVIC_IP_PRI199_MASK)\r\n#define S32_NVIC_IP_PRI200_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI200_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI200_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI200(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI200_SHIFT))&S32_NVIC_IP_PRI200_MASK)\r\n#define S32_NVIC_IP_PRI201_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI201_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI201_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI201(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI201_SHIFT))&S32_NVIC_IP_PRI201_MASK)\r\n#define S32_NVIC_IP_PRI202_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI202_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI202_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI202(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI202_SHIFT))&S32_NVIC_IP_PRI202_MASK)\r\n#define S32_NVIC_IP_PRI203_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI203_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI203_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI203(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI203_SHIFT))&S32_NVIC_IP_PRI203_MASK)\r\n#define S32_NVIC_IP_PRI204_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI204_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI204_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI204(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI204_SHIFT))&S32_NVIC_IP_PRI204_MASK)\r\n#define S32_NVIC_IP_PRI205_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI205_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI205_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI205(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI205_SHIFT))&S32_NVIC_IP_PRI205_MASK)\r\n#define S32_NVIC_IP_PRI206_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI206_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI206_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI206(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI206_SHIFT))&S32_NVIC_IP_PRI206_MASK)\r\n#define S32_NVIC_IP_PRI207_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI207_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI207_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI207(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI207_SHIFT))&S32_NVIC_IP_PRI207_MASK)\r\n#define S32_NVIC_IP_PRI208_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI208_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI208_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI208(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI208_SHIFT))&S32_NVIC_IP_PRI208_MASK)\r\n#define S32_NVIC_IP_PRI209_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI209_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI209_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI209(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI209_SHIFT))&S32_NVIC_IP_PRI209_MASK)\r\n#define S32_NVIC_IP_PRI210_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI210_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI210_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI210(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI210_SHIFT))&S32_NVIC_IP_PRI210_MASK)\r\n#define S32_NVIC_IP_PRI211_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI211_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI211_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI211(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI211_SHIFT))&S32_NVIC_IP_PRI211_MASK)\r\n#define S32_NVIC_IP_PRI212_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI212_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI212_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI212(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI212_SHIFT))&S32_NVIC_IP_PRI212_MASK)\r\n#define S32_NVIC_IP_PRI213_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI213_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI213_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI213(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI213_SHIFT))&S32_NVIC_IP_PRI213_MASK)\r\n#define S32_NVIC_IP_PRI214_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI214_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI214_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI214(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI214_SHIFT))&S32_NVIC_IP_PRI214_MASK)\r\n#define S32_NVIC_IP_PRI215_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI215_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI215_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI215(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI215_SHIFT))&S32_NVIC_IP_PRI215_MASK)\r\n#define S32_NVIC_IP_PRI216_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI216_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI216_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI216(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI216_SHIFT))&S32_NVIC_IP_PRI216_MASK)\r\n#define S32_NVIC_IP_PRI217_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI217_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI217_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI217(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI217_SHIFT))&S32_NVIC_IP_PRI217_MASK)\r\n#define S32_NVIC_IP_PRI218_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI218_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI218_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI218(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI218_SHIFT))&S32_NVIC_IP_PRI218_MASK)\r\n#define S32_NVIC_IP_PRI219_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI219_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI219_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI219(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI219_SHIFT))&S32_NVIC_IP_PRI219_MASK)\r\n#define S32_NVIC_IP_PRI220_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI220_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI220_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI220(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI220_SHIFT))&S32_NVIC_IP_PRI220_MASK)\r\n#define S32_NVIC_IP_PRI221_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI221_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI221_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI221(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI221_SHIFT))&S32_NVIC_IP_PRI221_MASK)\r\n#define S32_NVIC_IP_PRI222_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI222_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI222_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI222(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI222_SHIFT))&S32_NVIC_IP_PRI222_MASK)\r\n#define S32_NVIC_IP_PRI223_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI223_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI223_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI223(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI223_SHIFT))&S32_NVIC_IP_PRI223_MASK)\r\n#define S32_NVIC_IP_PRI224_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI224_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI224_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI224(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI224_SHIFT))&S32_NVIC_IP_PRI224_MASK)\r\n#define S32_NVIC_IP_PRI225_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI225_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI225_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI225(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI225_SHIFT))&S32_NVIC_IP_PRI225_MASK)\r\n#define S32_NVIC_IP_PRI226_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI226_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI226_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI226(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI226_SHIFT))&S32_NVIC_IP_PRI226_MASK)\r\n#define S32_NVIC_IP_PRI227_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI227_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI227_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI227(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI227_SHIFT))&S32_NVIC_IP_PRI227_MASK)\r\n#define S32_NVIC_IP_PRI228_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI228_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI228_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI228(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI228_SHIFT))&S32_NVIC_IP_PRI228_MASK)\r\n#define S32_NVIC_IP_PRI229_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI229_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI229_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI229(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI229_SHIFT))&S32_NVIC_IP_PRI229_MASK)\r\n#define S32_NVIC_IP_PRI230_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI230_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI230_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI230(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI230_SHIFT))&S32_NVIC_IP_PRI230_MASK)\r\n#define S32_NVIC_IP_PRI231_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI231_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI231_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI231(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI231_SHIFT))&S32_NVIC_IP_PRI231_MASK)\r\n#define S32_NVIC_IP_PRI232_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI232_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI232_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI232(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI232_SHIFT))&S32_NVIC_IP_PRI232_MASK)\r\n#define S32_NVIC_IP_PRI233_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI233_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI233_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI233(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI233_SHIFT))&S32_NVIC_IP_PRI233_MASK)\r\n#define S32_NVIC_IP_PRI234_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI234_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI234_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI234(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI234_SHIFT))&S32_NVIC_IP_PRI234_MASK)\r\n#define S32_NVIC_IP_PRI235_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI235_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI235_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI235(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI235_SHIFT))&S32_NVIC_IP_PRI235_MASK)\r\n#define S32_NVIC_IP_PRI236_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI236_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI236_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI236(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI236_SHIFT))&S32_NVIC_IP_PRI236_MASK)\r\n#define S32_NVIC_IP_PRI237_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI237_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI237_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI237(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI237_SHIFT))&S32_NVIC_IP_PRI237_MASK)\r\n#define S32_NVIC_IP_PRI238_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI238_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI238_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI238(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI238_SHIFT))&S32_NVIC_IP_PRI238_MASK)\r\n#define S32_NVIC_IP_PRI239_MASK                  0xFFu\r\n#define S32_NVIC_IP_PRI239_SHIFT                 0u\r\n#define S32_NVIC_IP_PRI239_WIDTH                 8u\r\n#define S32_NVIC_IP_PRI239(x)                    (((uint8_t)(((uint8_t)(x))<<S32_NVIC_IP_PRI239_SHIFT))&S32_NVIC_IP_PRI239_MASK)\r\n/* STIR Bit Fields */\r\n#define S32_NVIC_STIR_INTID_MASK                 0x1FFu\r\n#define S32_NVIC_STIR_INTID_SHIFT                0u\r\n#define S32_NVIC_STIR_INTID_WIDTH                9u\r\n#define S32_NVIC_STIR_INTID(x)                   (((uint32_t)(((uint32_t)(x))<<S32_NVIC_STIR_INTID_SHIFT))&S32_NVIC_STIR_INTID_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group S32_NVIC_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group S32_NVIC_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- S32_SCB Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup S32_SCB_Peripheral_Access_Layer S32_SCB Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** S32_SCB - Size of Registers Arrays */\r\n\r\n/** S32_SCB - Register Layout Typedef */\r\ntypedef struct {\r\n       uint8_t RESERVED_0[8];\r\n  __IO uint32_t ACTLR;                             /**< Auxiliary Control Register,, offset: 0x8 */\r\n       uint8_t RESERVED_1[3316];\r\n  __I  uint32_t CPUID;                             /**< CPUID Base Register, offset: 0xD00 */\r\n  __IO uint32_t ICSR;                              /**< Interrupt Control and State Register, offset: 0xD04 */\r\n  __IO uint32_t VTOR;                              /**< Vector Table Offset Register, offset: 0xD08 */\r\n  __IO uint32_t AIRCR;                             /**< Application Interrupt and Reset Control Register, offset: 0xD0C */\r\n  __IO uint32_t SCR;                               /**< System Control Register, offset: 0xD10 */\r\n  __IO uint32_t CCR;                               /**< Configuration and Control Register, offset: 0xD14 */\r\n  __IO uint32_t SHPR1;                             /**< System Handler Priority Register 1, offset: 0xD18 */\r\n  __IO uint32_t SHPR2;                             /**< System Handler Priority Register 2, offset: 0xD1C */\r\n  __IO uint32_t SHPR3;                             /**< System Handler Priority Register 3, offset: 0xD20 */\r\n  __IO uint32_t SHCSR;                             /**< System Handler Control and State Register, offset: 0xD24 */\r\n  __IO uint32_t CFSR;                              /**< Configurable Fault Status Registers, offset: 0xD28 */\r\n  __IO uint32_t HFSR;                              /**< HardFault Status register, offset: 0xD2C */\r\n  __IO uint32_t DFSR;                              /**< Debug Fault Status Register, offset: 0xD30 */\r\n  __IO uint32_t MMFAR;                             /**< MemManage Address Register, offset: 0xD34 */\r\n  __IO uint32_t BFAR;                              /**< BusFault Address Register, offset: 0xD38 */\r\n  __IO uint32_t AFSR;                              /**< Auxiliary Fault Status Register, offset: 0xD3C */\r\n       uint8_t RESERVED_2[72];\r\n  __IO uint32_t CPACR;                             /**< Coprocessor Access Control Register, offset: 0xD88 */\r\n       uint8_t RESERVED_3[424];\r\n  __IO uint32_t FPCCR;                             /**< Floating-point Context Control Register, offset: 0xF34 */\r\n  __IO uint32_t FPCAR;                             /**< Floating-point Context Address Register, offset: 0xF38 */\r\n  __IO uint32_t FPDSCR;                            /**< Floating-point Default Status Control Register, offset: 0xF3C */\r\n} S32_SCB_Type, *S32_SCB_MemMapPtr;\r\n\r\n /** Number of instances of the S32_SCB module. */\r\n#define S32_SCB_INSTANCE_COUNT                   (1u)\r\n\r\n\r\n/* S32_SCB - Peripheral instance base addresses */\r\n/** Peripheral S32_SCB base address */\r\n#define S32_SCB_BASE                             (0xE000E000u)\r\n/** Peripheral S32_SCB base pointer */\r\n#define S32_SCB                                  ((S32_SCB_Type *)S32_SCB_BASE)\r\n/** Array initializer of S32_SCB peripheral base addresses */\r\n#define S32_SCB_BASE_ADDRS                       { S32_SCB_BASE }\r\n/** Array initializer of S32_SCB peripheral base pointers */\r\n#define S32_SCB_BASE_PTRS                        { S32_SCB }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- S32_SCB Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup S32_SCB_Register_Masks S32_SCB Register Masks\r\n * @{\r\n */\r\n\r\n/* ACTLR Bit Fields */\r\n#define S32_SCB_ACTLR_DISMCYCINT_MASK            0x1u\r\n#define S32_SCB_ACTLR_DISMCYCINT_SHIFT           0u\r\n#define S32_SCB_ACTLR_DISMCYCINT_WIDTH           1u\r\n#define S32_SCB_ACTLR_DISMCYCINT(x)              (((uint32_t)(((uint32_t)(x))<<S32_SCB_ACTLR_DISMCYCINT_SHIFT))&S32_SCB_ACTLR_DISMCYCINT_MASK)\r\n#define S32_SCB_ACTLR_DISDEFWBUF_MASK            0x2u\r\n#define S32_SCB_ACTLR_DISDEFWBUF_SHIFT           1u\r\n#define S32_SCB_ACTLR_DISDEFWBUF_WIDTH           1u\r\n#define S32_SCB_ACTLR_DISDEFWBUF(x)              (((uint32_t)(((uint32_t)(x))<<S32_SCB_ACTLR_DISDEFWBUF_SHIFT))&S32_SCB_ACTLR_DISDEFWBUF_MASK)\r\n#define S32_SCB_ACTLR_DISFOLD_MASK               0x4u\r\n#define S32_SCB_ACTLR_DISFOLD_SHIFT              2u\r\n#define S32_SCB_ACTLR_DISFOLD_WIDTH              1u\r\n#define S32_SCB_ACTLR_DISFOLD(x)                 (((uint32_t)(((uint32_t)(x))<<S32_SCB_ACTLR_DISFOLD_SHIFT))&S32_SCB_ACTLR_DISFOLD_MASK)\r\n#define S32_SCB_ACTLR_DISFPCA_MASK               0x100u\r\n#define S32_SCB_ACTLR_DISFPCA_SHIFT              8u\r\n#define S32_SCB_ACTLR_DISFPCA_WIDTH              1u\r\n#define S32_SCB_ACTLR_DISFPCA(x)                 (((uint32_t)(((uint32_t)(x))<<S32_SCB_ACTLR_DISFPCA_SHIFT))&S32_SCB_ACTLR_DISFPCA_MASK)\r\n#define S32_SCB_ACTLR_DISOOFP_MASK               0x200u\r\n#define S32_SCB_ACTLR_DISOOFP_SHIFT              9u\r\n#define S32_SCB_ACTLR_DISOOFP_WIDTH              1u\r\n#define S32_SCB_ACTLR_DISOOFP(x)                 (((uint32_t)(((uint32_t)(x))<<S32_SCB_ACTLR_DISOOFP_SHIFT))&S32_SCB_ACTLR_DISOOFP_MASK)\r\n/* CPUID Bit Fields */\r\n#define S32_SCB_CPUID_REVISION_MASK              0xFu\r\n#define S32_SCB_CPUID_REVISION_SHIFT             0u\r\n#define S32_SCB_CPUID_REVISION_WIDTH             4u\r\n#define S32_SCB_CPUID_REVISION(x)                (((uint32_t)(((uint32_t)(x))<<S32_SCB_CPUID_REVISION_SHIFT))&S32_SCB_CPUID_REVISION_MASK)\r\n#define S32_SCB_CPUID_PARTNO_MASK                0xFFF0u\r\n#define S32_SCB_CPUID_PARTNO_SHIFT               4u\r\n#define S32_SCB_CPUID_PARTNO_WIDTH               12u\r\n#define S32_SCB_CPUID_PARTNO(x)                  (((uint32_t)(((uint32_t)(x))<<S32_SCB_CPUID_PARTNO_SHIFT))&S32_SCB_CPUID_PARTNO_MASK)\r\n#define S32_SCB_CPUID_VARIANT_MASK               0xF00000u\r\n#define S32_SCB_CPUID_VARIANT_SHIFT              20u\r\n#define S32_SCB_CPUID_VARIANT_WIDTH              4u\r\n#define S32_SCB_CPUID_VARIANT(x)                 (((uint32_t)(((uint32_t)(x))<<S32_SCB_CPUID_VARIANT_SHIFT))&S32_SCB_CPUID_VARIANT_MASK)\r\n#define S32_SCB_CPUID_IMPLEMENTER_MASK           0xFF000000u\r\n#define S32_SCB_CPUID_IMPLEMENTER_SHIFT          24u\r\n#define S32_SCB_CPUID_IMPLEMENTER_WIDTH          8u\r\n#define S32_SCB_CPUID_IMPLEMENTER(x)             (((uint32_t)(((uint32_t)(x))<<S32_SCB_CPUID_IMPLEMENTER_SHIFT))&S32_SCB_CPUID_IMPLEMENTER_MASK)\r\n/* ICSR Bit Fields */\r\n#define S32_SCB_ICSR_VECTACTIVE_MASK             0x1FFu\r\n#define S32_SCB_ICSR_VECTACTIVE_SHIFT            0u\r\n#define S32_SCB_ICSR_VECTACTIVE_WIDTH            9u\r\n#define S32_SCB_ICSR_VECTACTIVE(x)               (((uint32_t)(((uint32_t)(x))<<S32_SCB_ICSR_VECTACTIVE_SHIFT))&S32_SCB_ICSR_VECTACTIVE_MASK)\r\n#define S32_SCB_ICSR_RETTOBASE_MASK              0x800u\r\n#define S32_SCB_ICSR_RETTOBASE_SHIFT             11u\r\n#define S32_SCB_ICSR_RETTOBASE_WIDTH             1u\r\n#define S32_SCB_ICSR_RETTOBASE(x)                (((uint32_t)(((uint32_t)(x))<<S32_SCB_ICSR_RETTOBASE_SHIFT))&S32_SCB_ICSR_RETTOBASE_MASK)\r\n#define S32_SCB_ICSR_VECTPENDING_MASK            0x3F000u\r\n#define S32_SCB_ICSR_VECTPENDING_SHIFT           12u\r\n#define S32_SCB_ICSR_VECTPENDING_WIDTH           6u\r\n#define S32_SCB_ICSR_VECTPENDING(x)              (((uint32_t)(((uint32_t)(x))<<S32_SCB_ICSR_VECTPENDING_SHIFT))&S32_SCB_ICSR_VECTPENDING_MASK)\r\n#define S32_SCB_ICSR_ISRPENDING_MASK             0x400000u\r\n#define S32_SCB_ICSR_ISRPENDING_SHIFT            22u\r\n#define S32_SCB_ICSR_ISRPENDING_WIDTH            1u\r\n#define S32_SCB_ICSR_ISRPENDING(x)               (((uint32_t)(((uint32_t)(x))<<S32_SCB_ICSR_ISRPENDING_SHIFT))&S32_SCB_ICSR_ISRPENDING_MASK)\r\n#define S32_SCB_ICSR_ISRPREEMPT_MASK             0x800000u\r\n#define S32_SCB_ICSR_ISRPREEMPT_SHIFT            23u\r\n#define S32_SCB_ICSR_ISRPREEMPT_WIDTH            1u\r\n#define S32_SCB_ICSR_ISRPREEMPT(x)               (((uint32_t)(((uint32_t)(x))<<S32_SCB_ICSR_ISRPREEMPT_SHIFT))&S32_SCB_ICSR_ISRPREEMPT_MASK)\r\n#define S32_SCB_ICSR_PENDSTCLR_MASK              0x2000000u\r\n#define S32_SCB_ICSR_PENDSTCLR_SHIFT             25u\r\n#define S32_SCB_ICSR_PENDSTCLR_WIDTH             1u\r\n#define S32_SCB_ICSR_PENDSTCLR(x)                (((uint32_t)(((uint32_t)(x))<<S32_SCB_ICSR_PENDSTCLR_SHIFT))&S32_SCB_ICSR_PENDSTCLR_MASK)\r\n#define S32_SCB_ICSR_PENDSTSET_MASK              0x4000000u\r\n#define S32_SCB_ICSR_PENDSTSET_SHIFT             26u\r\n#define S32_SCB_ICSR_PENDSTSET_WIDTH             1u\r\n#define S32_SCB_ICSR_PENDSTSET(x)                (((uint32_t)(((uint32_t)(x))<<S32_SCB_ICSR_PENDSTSET_SHIFT))&S32_SCB_ICSR_PENDSTSET_MASK)\r\n#define S32_SCB_ICSR_PENDSVCLR_MASK              0x8000000u\r\n#define S32_SCB_ICSR_PENDSVCLR_SHIFT             27u\r\n#define S32_SCB_ICSR_PENDSVCLR_WIDTH             1u\r\n#define S32_SCB_ICSR_PENDSVCLR(x)                (((uint32_t)(((uint32_t)(x))<<S32_SCB_ICSR_PENDSVCLR_SHIFT))&S32_SCB_ICSR_PENDSVCLR_MASK)\r\n#define S32_SCB_ICSR_PENDSVSET_MASK              0x10000000u\r\n#define S32_SCB_ICSR_PENDSVSET_SHIFT             28u\r\n#define S32_SCB_ICSR_PENDSVSET_WIDTH             1u\r\n#define S32_SCB_ICSR_PENDSVSET(x)                (((uint32_t)(((uint32_t)(x))<<S32_SCB_ICSR_PENDSVSET_SHIFT))&S32_SCB_ICSR_PENDSVSET_MASK)\r\n#define S32_SCB_ICSR_NMIPENDSET_MASK             0x80000000u\r\n#define S32_SCB_ICSR_NMIPENDSET_SHIFT            31u\r\n#define S32_SCB_ICSR_NMIPENDSET_WIDTH            1u\r\n#define S32_SCB_ICSR_NMIPENDSET(x)               (((uint32_t)(((uint32_t)(x))<<S32_SCB_ICSR_NMIPENDSET_SHIFT))&S32_SCB_ICSR_NMIPENDSET_MASK)\r\n/* VTOR Bit Fields */\r\n#define S32_SCB_VTOR_TBLOFF_MASK                 0xFFFFFF80u\r\n#define S32_SCB_VTOR_TBLOFF_SHIFT                7u\r\n#define S32_SCB_VTOR_TBLOFF_WIDTH                25u\r\n#define S32_SCB_VTOR_TBLOFF(x)                   (((uint32_t)(((uint32_t)(x))<<S32_SCB_VTOR_TBLOFF_SHIFT))&S32_SCB_VTOR_TBLOFF_MASK)\r\n/* AIRCR Bit Fields */\r\n#define S32_SCB_AIRCR_VECTRESET_MASK             0x1u\r\n#define S32_SCB_AIRCR_VECTRESET_SHIFT            0u\r\n#define S32_SCB_AIRCR_VECTRESET_WIDTH            1u\r\n#define S32_SCB_AIRCR_VECTRESET(x)               (((uint32_t)(((uint32_t)(x))<<S32_SCB_AIRCR_VECTRESET_SHIFT))&S32_SCB_AIRCR_VECTRESET_MASK)\r\n#define S32_SCB_AIRCR_VECTCLRACTIVE_MASK         0x2u\r\n#define S32_SCB_AIRCR_VECTCLRACTIVE_SHIFT        1u\r\n#define S32_SCB_AIRCR_VECTCLRACTIVE_WIDTH        1u\r\n#define S32_SCB_AIRCR_VECTCLRACTIVE(x)           (((uint32_t)(((uint32_t)(x))<<S32_SCB_AIRCR_VECTCLRACTIVE_SHIFT))&S32_SCB_AIRCR_VECTCLRACTIVE_MASK)\r\n#define S32_SCB_AIRCR_SYSRESETREQ_MASK           0x4u\r\n#define S32_SCB_AIRCR_SYSRESETREQ_SHIFT          2u\r\n#define S32_SCB_AIRCR_SYSRESETREQ_WIDTH          1u\r\n#define S32_SCB_AIRCR_SYSRESETREQ(x)             (((uint32_t)(((uint32_t)(x))<<S32_SCB_AIRCR_SYSRESETREQ_SHIFT))&S32_SCB_AIRCR_SYSRESETREQ_MASK)\r\n#define S32_SCB_AIRCR_PRIGROUP_MASK              0x700u\r\n#define S32_SCB_AIRCR_PRIGROUP_SHIFT             8u\r\n#define S32_SCB_AIRCR_PRIGROUP_WIDTH             3u\r\n#define S32_SCB_AIRCR_PRIGROUP(x)                (((uint32_t)(((uint32_t)(x))<<S32_SCB_AIRCR_PRIGROUP_SHIFT))&S32_SCB_AIRCR_PRIGROUP_MASK)\r\n#define S32_SCB_AIRCR_ENDIANNESS_MASK            0x8000u\r\n#define S32_SCB_AIRCR_ENDIANNESS_SHIFT           15u\r\n#define S32_SCB_AIRCR_ENDIANNESS_WIDTH           1u\r\n#define S32_SCB_AIRCR_ENDIANNESS(x)              (((uint32_t)(((uint32_t)(x))<<S32_SCB_AIRCR_ENDIANNESS_SHIFT))&S32_SCB_AIRCR_ENDIANNESS_MASK)\r\n#define S32_SCB_AIRCR_VECTKEY_MASK               0xFFFF0000u\r\n#define S32_SCB_AIRCR_VECTKEY_SHIFT              16u\r\n#define S32_SCB_AIRCR_VECTKEY_WIDTH              16u\r\n#define S32_SCB_AIRCR_VECTKEY(x)                 (((uint32_t)(((uint32_t)(x))<<S32_SCB_AIRCR_VECTKEY_SHIFT))&S32_SCB_AIRCR_VECTKEY_MASK)\r\n/* SCR Bit Fields */\r\n#define S32_SCB_SCR_SLEEPONEXIT_MASK             0x2u\r\n#define S32_SCB_SCR_SLEEPONEXIT_SHIFT            1u\r\n#define S32_SCB_SCR_SLEEPONEXIT_WIDTH            1u\r\n#define S32_SCB_SCR_SLEEPONEXIT(x)               (((uint32_t)(((uint32_t)(x))<<S32_SCB_SCR_SLEEPONEXIT_SHIFT))&S32_SCB_SCR_SLEEPONEXIT_MASK)\r\n#define S32_SCB_SCR_SLEEPDEEP_MASK               0x4u\r\n#define S32_SCB_SCR_SLEEPDEEP_SHIFT              2u\r\n#define S32_SCB_SCR_SLEEPDEEP_WIDTH              1u\r\n#define S32_SCB_SCR_SLEEPDEEP(x)                 (((uint32_t)(((uint32_t)(x))<<S32_SCB_SCR_SLEEPDEEP_SHIFT))&S32_SCB_SCR_SLEEPDEEP_MASK)\r\n#define S32_SCB_SCR_SEVONPEND_MASK               0x10u\r\n#define S32_SCB_SCR_SEVONPEND_SHIFT              4u\r\n#define S32_SCB_SCR_SEVONPEND_WIDTH              1u\r\n#define S32_SCB_SCR_SEVONPEND(x)                 (((uint32_t)(((uint32_t)(x))<<S32_SCB_SCR_SEVONPEND_SHIFT))&S32_SCB_SCR_SEVONPEND_MASK)\r\n/* CCR Bit Fields */\r\n#define S32_SCB_CCR_NONBASETHRDENA_MASK          0x1u\r\n#define S32_SCB_CCR_NONBASETHRDENA_SHIFT         0u\r\n#define S32_SCB_CCR_NONBASETHRDENA_WIDTH         1u\r\n#define S32_SCB_CCR_NONBASETHRDENA(x)            (((uint32_t)(((uint32_t)(x))<<S32_SCB_CCR_NONBASETHRDENA_SHIFT))&S32_SCB_CCR_NONBASETHRDENA_MASK)\r\n#define S32_SCB_CCR_USERSETMPEND_MASK            0x2u\r\n#define S32_SCB_CCR_USERSETMPEND_SHIFT           1u\r\n#define S32_SCB_CCR_USERSETMPEND_WIDTH           1u\r\n#define S32_SCB_CCR_USERSETMPEND(x)              (((uint32_t)(((uint32_t)(x))<<S32_SCB_CCR_USERSETMPEND_SHIFT))&S32_SCB_CCR_USERSETMPEND_MASK)\r\n#define S32_SCB_CCR_UNALIGN_TRP_MASK             0x8u\r\n#define S32_SCB_CCR_UNALIGN_TRP_SHIFT            3u\r\n#define S32_SCB_CCR_UNALIGN_TRP_WIDTH            1u\r\n#define S32_SCB_CCR_UNALIGN_TRP(x)               (((uint32_t)(((uint32_t)(x))<<S32_SCB_CCR_UNALIGN_TRP_SHIFT))&S32_SCB_CCR_UNALIGN_TRP_MASK)\r\n#define S32_SCB_CCR_DIV_0_TRP_MASK               0x10u\r\n#define S32_SCB_CCR_DIV_0_TRP_SHIFT              4u\r\n#define S32_SCB_CCR_DIV_0_TRP_WIDTH              1u\r\n#define S32_SCB_CCR_DIV_0_TRP(x)                 (((uint32_t)(((uint32_t)(x))<<S32_SCB_CCR_DIV_0_TRP_SHIFT))&S32_SCB_CCR_DIV_0_TRP_MASK)\r\n#define S32_SCB_CCR_BFHFNMIGN_MASK               0x100u\r\n#define S32_SCB_CCR_BFHFNMIGN_SHIFT              8u\r\n#define S32_SCB_CCR_BFHFNMIGN_WIDTH              1u\r\n#define S32_SCB_CCR_BFHFNMIGN(x)                 (((uint32_t)(((uint32_t)(x))<<S32_SCB_CCR_BFHFNMIGN_SHIFT))&S32_SCB_CCR_BFHFNMIGN_MASK)\r\n#define S32_SCB_CCR_STKALIGN_MASK                0x200u\r\n#define S32_SCB_CCR_STKALIGN_SHIFT               9u\r\n#define S32_SCB_CCR_STKALIGN_WIDTH               1u\r\n#define S32_SCB_CCR_STKALIGN(x)                  (((uint32_t)(((uint32_t)(x))<<S32_SCB_CCR_STKALIGN_SHIFT))&S32_SCB_CCR_STKALIGN_MASK)\r\n/* SHPR1 Bit Fields */\r\n#define S32_SCB_SHPR1_PRI_4_MASK                 0xFFu\r\n#define S32_SCB_SHPR1_PRI_4_SHIFT                0u\r\n#define S32_SCB_SHPR1_PRI_4_WIDTH                8u\r\n#define S32_SCB_SHPR1_PRI_4(x)                   (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHPR1_PRI_4_SHIFT))&S32_SCB_SHPR1_PRI_4_MASK)\r\n#define S32_SCB_SHPR1_PRI_5_MASK                 0xFF00u\r\n#define S32_SCB_SHPR1_PRI_5_SHIFT                8u\r\n#define S32_SCB_SHPR1_PRI_5_WIDTH                8u\r\n#define S32_SCB_SHPR1_PRI_5(x)                   (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHPR1_PRI_5_SHIFT))&S32_SCB_SHPR1_PRI_5_MASK)\r\n#define S32_SCB_SHPR1_PRI_6_MASK                 0xFF0000u\r\n#define S32_SCB_SHPR1_PRI_6_SHIFT                16u\r\n#define S32_SCB_SHPR1_PRI_6_WIDTH                8u\r\n#define S32_SCB_SHPR1_PRI_6(x)                   (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHPR1_PRI_6_SHIFT))&S32_SCB_SHPR1_PRI_6_MASK)\r\n/* SHPR2 Bit Fields */\r\n#define S32_SCB_SHPR2_PRI_11_MASK                0xFF000000u\r\n#define S32_SCB_SHPR2_PRI_11_SHIFT               24u\r\n#define S32_SCB_SHPR2_PRI_11_WIDTH               8u\r\n#define S32_SCB_SHPR2_PRI_11(x)                  (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHPR2_PRI_11_SHIFT))&S32_SCB_SHPR2_PRI_11_MASK)\r\n/* SHPR3 Bit Fields */\r\n#define S32_SCB_SHPR3_PRI_12_MASK                0xFFu\r\n#define S32_SCB_SHPR3_PRI_12_SHIFT               0u\r\n#define S32_SCB_SHPR3_PRI_12_WIDTH               8u\r\n#define S32_SCB_SHPR3_PRI_12(x)                  (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHPR3_PRI_12_SHIFT))&S32_SCB_SHPR3_PRI_12_MASK)\r\n#define S32_SCB_SHPR3_PRI_14_MASK                0xFF0000u\r\n#define S32_SCB_SHPR3_PRI_14_SHIFT               16u\r\n#define S32_SCB_SHPR3_PRI_14_WIDTH               8u\r\n#define S32_SCB_SHPR3_PRI_14(x)                  (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHPR3_PRI_14_SHIFT))&S32_SCB_SHPR3_PRI_14_MASK)\r\n#define S32_SCB_SHPR3_PRI_15_MASK                0xFF000000u\r\n#define S32_SCB_SHPR3_PRI_15_SHIFT               24u\r\n#define S32_SCB_SHPR3_PRI_15_WIDTH               8u\r\n#define S32_SCB_SHPR3_PRI_15(x)                  (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHPR3_PRI_15_SHIFT))&S32_SCB_SHPR3_PRI_15_MASK)\r\n/* SHCSR Bit Fields */\r\n#define S32_SCB_SHCSR_MEMFAULTACT_MASK           0x1u\r\n#define S32_SCB_SHCSR_MEMFAULTACT_SHIFT          0u\r\n#define S32_SCB_SHCSR_MEMFAULTACT_WIDTH          1u\r\n#define S32_SCB_SHCSR_MEMFAULTACT(x)             (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHCSR_MEMFAULTACT_SHIFT))&S32_SCB_SHCSR_MEMFAULTACT_MASK)\r\n#define S32_SCB_SHCSR_BUSFAULTACT_MASK           0x2u\r\n#define S32_SCB_SHCSR_BUSFAULTACT_SHIFT          1u\r\n#define S32_SCB_SHCSR_BUSFAULTACT_WIDTH          1u\r\n#define S32_SCB_SHCSR_BUSFAULTACT(x)             (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHCSR_BUSFAULTACT_SHIFT))&S32_SCB_SHCSR_BUSFAULTACT_MASK)\r\n#define S32_SCB_SHCSR_USGFAULTACT_MASK           0x8u\r\n#define S32_SCB_SHCSR_USGFAULTACT_SHIFT          3u\r\n#define S32_SCB_SHCSR_USGFAULTACT_WIDTH          1u\r\n#define S32_SCB_SHCSR_USGFAULTACT(x)             (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHCSR_USGFAULTACT_SHIFT))&S32_SCB_SHCSR_USGFAULTACT_MASK)\r\n#define S32_SCB_SHCSR_SVCALLACT_MASK             0x80u\r\n#define S32_SCB_SHCSR_SVCALLACT_SHIFT            7u\r\n#define S32_SCB_SHCSR_SVCALLACT_WIDTH            1u\r\n#define S32_SCB_SHCSR_SVCALLACT(x)               (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHCSR_SVCALLACT_SHIFT))&S32_SCB_SHCSR_SVCALLACT_MASK)\r\n#define S32_SCB_SHCSR_MONITORACT_MASK            0x100u\r\n#define S32_SCB_SHCSR_MONITORACT_SHIFT           8u\r\n#define S32_SCB_SHCSR_MONITORACT_WIDTH           1u\r\n#define S32_SCB_SHCSR_MONITORACT(x)              (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHCSR_MONITORACT_SHIFT))&S32_SCB_SHCSR_MONITORACT_MASK)\r\n#define S32_SCB_SHCSR_PENDSVACT_MASK             0x400u\r\n#define S32_SCB_SHCSR_PENDSVACT_SHIFT            10u\r\n#define S32_SCB_SHCSR_PENDSVACT_WIDTH            1u\r\n#define S32_SCB_SHCSR_PENDSVACT(x)               (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHCSR_PENDSVACT_SHIFT))&S32_SCB_SHCSR_PENDSVACT_MASK)\r\n#define S32_SCB_SHCSR_SYSTICKACT_MASK            0x800u\r\n#define S32_SCB_SHCSR_SYSTICKACT_SHIFT           11u\r\n#define S32_SCB_SHCSR_SYSTICKACT_WIDTH           1u\r\n#define S32_SCB_SHCSR_SYSTICKACT(x)              (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHCSR_SYSTICKACT_SHIFT))&S32_SCB_SHCSR_SYSTICKACT_MASK)\r\n#define S32_SCB_SHCSR_USGFAULTPENDED_MASK        0x1000u\r\n#define S32_SCB_SHCSR_USGFAULTPENDED_SHIFT       12u\r\n#define S32_SCB_SHCSR_USGFAULTPENDED_WIDTH       1u\r\n#define S32_SCB_SHCSR_USGFAULTPENDED(x)          (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHCSR_USGFAULTPENDED_SHIFT))&S32_SCB_SHCSR_USGFAULTPENDED_MASK)\r\n#define S32_SCB_SHCSR_MEMFAULTPENDED_MASK        0x2000u\r\n#define S32_SCB_SHCSR_MEMFAULTPENDED_SHIFT       13u\r\n#define S32_SCB_SHCSR_MEMFAULTPENDED_WIDTH       1u\r\n#define S32_SCB_SHCSR_MEMFAULTPENDED(x)          (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHCSR_MEMFAULTPENDED_SHIFT))&S32_SCB_SHCSR_MEMFAULTPENDED_MASK)\r\n#define S32_SCB_SHCSR_BUSFAULTPENDED_MASK        0x4000u\r\n#define S32_SCB_SHCSR_BUSFAULTPENDED_SHIFT       14u\r\n#define S32_SCB_SHCSR_BUSFAULTPENDED_WIDTH       1u\r\n#define S32_SCB_SHCSR_BUSFAULTPENDED(x)          (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHCSR_BUSFAULTPENDED_SHIFT))&S32_SCB_SHCSR_BUSFAULTPENDED_MASK)\r\n#define S32_SCB_SHCSR_SVCALLPENDED_MASK          0x8000u\r\n#define S32_SCB_SHCSR_SVCALLPENDED_SHIFT         15u\r\n#define S32_SCB_SHCSR_SVCALLPENDED_WIDTH         1u\r\n#define S32_SCB_SHCSR_SVCALLPENDED(x)            (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHCSR_SVCALLPENDED_SHIFT))&S32_SCB_SHCSR_SVCALLPENDED_MASK)\r\n#define S32_SCB_SHCSR_MEMFAULTENA_MASK           0x10000u\r\n#define S32_SCB_SHCSR_MEMFAULTENA_SHIFT          16u\r\n#define S32_SCB_SHCSR_MEMFAULTENA_WIDTH          1u\r\n#define S32_SCB_SHCSR_MEMFAULTENA(x)             (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHCSR_MEMFAULTENA_SHIFT))&S32_SCB_SHCSR_MEMFAULTENA_MASK)\r\n#define S32_SCB_SHCSR_BUSFAULTENA_MASK           0x20000u\r\n#define S32_SCB_SHCSR_BUSFAULTENA_SHIFT          17u\r\n#define S32_SCB_SHCSR_BUSFAULTENA_WIDTH          1u\r\n#define S32_SCB_SHCSR_BUSFAULTENA(x)             (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHCSR_BUSFAULTENA_SHIFT))&S32_SCB_SHCSR_BUSFAULTENA_MASK)\r\n#define S32_SCB_SHCSR_USGFAULTENA_MASK           0x40000u\r\n#define S32_SCB_SHCSR_USGFAULTENA_SHIFT          18u\r\n#define S32_SCB_SHCSR_USGFAULTENA_WIDTH          1u\r\n#define S32_SCB_SHCSR_USGFAULTENA(x)             (((uint32_t)(((uint32_t)(x))<<S32_SCB_SHCSR_USGFAULTENA_SHIFT))&S32_SCB_SHCSR_USGFAULTENA_MASK)\r\n/* CFSR Bit Fields */\r\n#define S32_SCB_CFSR_IACCVIOL_MASK               0x1u\r\n#define S32_SCB_CFSR_IACCVIOL_SHIFT              0u\r\n#define S32_SCB_CFSR_IACCVIOL_WIDTH              1u\r\n#define S32_SCB_CFSR_IACCVIOL(x)                 (((uint32_t)(((uint32_t)(x))<<S32_SCB_CFSR_IACCVIOL_SHIFT))&S32_SCB_CFSR_IACCVIOL_MASK)\r\n#define S32_SCB_CFSR_DACCVIOL_MASK               0x2u\r\n#define S32_SCB_CFSR_DACCVIOL_SHIFT              1u\r\n#define S32_SCB_CFSR_DACCVIOL_WIDTH              1u\r\n#define S32_SCB_CFSR_DACCVIOL(x)                 (((uint32_t)(((uint32_t)(x))<<S32_SCB_CFSR_DACCVIOL_SHIFT))&S32_SCB_CFSR_DACCVIOL_MASK)\r\n#define S32_SCB_CFSR_MUNSTKERR_MASK              0x8u\r\n#define S32_SCB_CFSR_MUNSTKERR_SHIFT             3u\r\n#define S32_SCB_CFSR_MUNSTKERR_WIDTH             1u\r\n#define S32_SCB_CFSR_MUNSTKERR(x)                (((uint32_t)(((uint32_t)(x))<<S32_SCB_CFSR_MUNSTKERR_SHIFT))&S32_SCB_CFSR_MUNSTKERR_MASK)\r\n#define S32_SCB_CFSR_MSTKERR_MASK                0x10u\r\n#define S32_SCB_CFSR_MSTKERR_SHIFT               4u\r\n#define S32_SCB_CFSR_MSTKERR_WIDTH               1u\r\n#define S32_SCB_CFSR_MSTKERR(x)                  (((uint32_t)(((uint32_t)(x))<<S32_SCB_CFSR_MSTKERR_SHIFT))&S32_SCB_CFSR_MSTKERR_MASK)\r\n#define S32_SCB_CFSR_MLSPERR_MASK                0x20u\r\n#define S32_SCB_CFSR_MLSPERR_SHIFT               5u\r\n#define S32_SCB_CFSR_MLSPERR_WIDTH               1u\r\n#define S32_SCB_CFSR_MLSPERR(x)                  (((uint32_t)(((uint32_t)(x))<<S32_SCB_CFSR_MLSPERR_SHIFT))&S32_SCB_CFSR_MLSPERR_MASK)\r\n#define S32_SCB_CFSR_MMARVALID_MASK              0x80u\r\n#define S32_SCB_CFSR_MMARVALID_SHIFT             7u\r\n#define S32_SCB_CFSR_MMARVALID_WIDTH             1u\r\n#define S32_SCB_CFSR_MMARVALID(x)                (((uint32_t)(((uint32_t)(x))<<S32_SCB_CFSR_MMARVALID_SHIFT))&S32_SCB_CFSR_MMARVALID_MASK)\r\n#define S32_SCB_CFSR_IBUSERR_MASK                0x100u\r\n#define S32_SCB_CFSR_IBUSERR_SHIFT               8u\r\n#define S32_SCB_CFSR_IBUSERR_WIDTH               1u\r\n#define S32_SCB_CFSR_IBUSERR(x)                  (((uint32_t)(((uint32_t)(x))<<S32_SCB_CFSR_IBUSERR_SHIFT))&S32_SCB_CFSR_IBUSERR_MASK)\r\n#define S32_SCB_CFSR_PRECISERR_MASK              0x200u\r\n#define S32_SCB_CFSR_PRECISERR_SHIFT             9u\r\n#define S32_SCB_CFSR_PRECISERR_WIDTH             1u\r\n#define S32_SCB_CFSR_PRECISERR(x)                (((uint32_t)(((uint32_t)(x))<<S32_SCB_CFSR_PRECISERR_SHIFT))&S32_SCB_CFSR_PRECISERR_MASK)\r\n#define S32_SCB_CFSR_IMPRECISERR_MASK            0x400u\r\n#define S32_SCB_CFSR_IMPRECISERR_SHIFT           10u\r\n#define S32_SCB_CFSR_IMPRECISERR_WIDTH           1u\r\n#define S32_SCB_CFSR_IMPRECISERR(x)              (((uint32_t)(((uint32_t)(x))<<S32_SCB_CFSR_IMPRECISERR_SHIFT))&S32_SCB_CFSR_IMPRECISERR_MASK)\r\n#define S32_SCB_CFSR_UNSTKERR_MASK               0x800u\r\n#define S32_SCB_CFSR_UNSTKERR_SHIFT              11u\r\n#define S32_SCB_CFSR_UNSTKERR_WIDTH              1u\r\n#define S32_SCB_CFSR_UNSTKERR(x)                 (((uint32_t)(((uint32_t)(x))<<S32_SCB_CFSR_UNSTKERR_SHIFT))&S32_SCB_CFSR_UNSTKERR_MASK)\r\n#define S32_SCB_CFSR_STKERR_MASK                 0x1000u\r\n#define S32_SCB_CFSR_STKERR_SHIFT                12u\r\n#define S32_SCB_CFSR_STKERR_WIDTH                1u\r\n#define S32_SCB_CFSR_STKERR(x)                   (((uint32_t)(((uint32_t)(x))<<S32_SCB_CFSR_STKERR_SHIFT))&S32_SCB_CFSR_STKERR_MASK)\r\n#define S32_SCB_CFSR_LSPERR_MASK                 0x2000u\r\n#define S32_SCB_CFSR_LSPERR_SHIFT                13u\r\n#define S32_SCB_CFSR_LSPERR_WIDTH                1u\r\n#define S32_SCB_CFSR_LSPERR(x)                   (((uint32_t)(((uint32_t)(x))<<S32_SCB_CFSR_LSPERR_SHIFT))&S32_SCB_CFSR_LSPERR_MASK)\r\n#define S32_SCB_CFSR_BFARVALID_MASK              0x8000u\r\n#define S32_SCB_CFSR_BFARVALID_SHIFT             15u\r\n#define S32_SCB_CFSR_BFARVALID_WIDTH             1u\r\n#define S32_SCB_CFSR_BFARVALID(x)                (((uint32_t)(((uint32_t)(x))<<S32_SCB_CFSR_BFARVALID_SHIFT))&S32_SCB_CFSR_BFARVALID_MASK)\r\n#define S32_SCB_CFSR_UNDEFINSTR_MASK             0x10000u\r\n#define S32_SCB_CFSR_UNDEFINSTR_SHIFT            16u\r\n#define S32_SCB_CFSR_UNDEFINSTR_WIDTH            1u\r\n#define S32_SCB_CFSR_UNDEFINSTR(x)               (((uint32_t)(((uint32_t)(x))<<S32_SCB_CFSR_UNDEFINSTR_SHIFT))&S32_SCB_CFSR_UNDEFINSTR_MASK)\r\n#define S32_SCB_CFSR_INVSTATE_MASK               0x20000u\r\n#define S32_SCB_CFSR_INVSTATE_SHIFT              17u\r\n#define S32_SCB_CFSR_INVSTATE_WIDTH              1u\r\n#define S32_SCB_CFSR_INVSTATE(x)                 (((uint32_t)(((uint32_t)(x))<<S32_SCB_CFSR_INVSTATE_SHIFT))&S32_SCB_CFSR_INVSTATE_MASK)\r\n#define S32_SCB_CFSR_INVPC_MASK                  0x40000u\r\n#define S32_SCB_CFSR_INVPC_SHIFT                 18u\r\n#define S32_SCB_CFSR_INVPC_WIDTH                 1u\r\n#define S32_SCB_CFSR_INVPC(x)                    (((uint32_t)(((uint32_t)(x))<<S32_SCB_CFSR_INVPC_SHIFT))&S32_SCB_CFSR_INVPC_MASK)\r\n#define S32_SCB_CFSR_NOCP_MASK                   0x80000u\r\n#define S32_SCB_CFSR_NOCP_SHIFT                  19u\r\n#define S32_SCB_CFSR_NOCP_WIDTH                  1u\r\n#define S32_SCB_CFSR_NOCP(x)                     (((uint32_t)(((uint32_t)(x))<<S32_SCB_CFSR_NOCP_SHIFT))&S32_SCB_CFSR_NOCP_MASK)\r\n#define S32_SCB_CFSR_UNALIGNED_MASK              0x1000000u\r\n#define S32_SCB_CFSR_UNALIGNED_SHIFT             24u\r\n#define S32_SCB_CFSR_UNALIGNED_WIDTH             1u\r\n#define S32_SCB_CFSR_UNALIGNED(x)                (((uint32_t)(((uint32_t)(x))<<S32_SCB_CFSR_UNALIGNED_SHIFT))&S32_SCB_CFSR_UNALIGNED_MASK)\r\n#define S32_SCB_CFSR_DIVBYZERO_MASK              0x2000000u\r\n#define S32_SCB_CFSR_DIVBYZERO_SHIFT             25u\r\n#define S32_SCB_CFSR_DIVBYZERO_WIDTH             1u\r\n#define S32_SCB_CFSR_DIVBYZERO(x)                (((uint32_t)(((uint32_t)(x))<<S32_SCB_CFSR_DIVBYZERO_SHIFT))&S32_SCB_CFSR_DIVBYZERO_MASK)\r\n/* HFSR Bit Fields */\r\n#define S32_SCB_HFSR_VECTTBL_MASK                0x2u\r\n#define S32_SCB_HFSR_VECTTBL_SHIFT               1u\r\n#define S32_SCB_HFSR_VECTTBL_WIDTH               1u\r\n#define S32_SCB_HFSR_VECTTBL(x)                  (((uint32_t)(((uint32_t)(x))<<S32_SCB_HFSR_VECTTBL_SHIFT))&S32_SCB_HFSR_VECTTBL_MASK)\r\n#define S32_SCB_HFSR_FORCED_MASK                 0x40000000u\r\n#define S32_SCB_HFSR_FORCED_SHIFT                30u\r\n#define S32_SCB_HFSR_FORCED_WIDTH                1u\r\n#define S32_SCB_HFSR_FORCED(x)                   (((uint32_t)(((uint32_t)(x))<<S32_SCB_HFSR_FORCED_SHIFT))&S32_SCB_HFSR_FORCED_MASK)\r\n#define S32_SCB_HFSR_DEBUGEVT_MASK               0x80000000u\r\n#define S32_SCB_HFSR_DEBUGEVT_SHIFT              31u\r\n#define S32_SCB_HFSR_DEBUGEVT_WIDTH              1u\r\n#define S32_SCB_HFSR_DEBUGEVT(x)                 (((uint32_t)(((uint32_t)(x))<<S32_SCB_HFSR_DEBUGEVT_SHIFT))&S32_SCB_HFSR_DEBUGEVT_MASK)\r\n/* DFSR Bit Fields */\r\n#define S32_SCB_DFSR_HALTED_MASK                 0x1u\r\n#define S32_SCB_DFSR_HALTED_SHIFT                0u\r\n#define S32_SCB_DFSR_HALTED_WIDTH                1u\r\n#define S32_SCB_DFSR_HALTED(x)                   (((uint32_t)(((uint32_t)(x))<<S32_SCB_DFSR_HALTED_SHIFT))&S32_SCB_DFSR_HALTED_MASK)\r\n#define S32_SCB_DFSR_BKPT_MASK                   0x2u\r\n#define S32_SCB_DFSR_BKPT_SHIFT                  1u\r\n#define S32_SCB_DFSR_BKPT_WIDTH                  1u\r\n#define S32_SCB_DFSR_BKPT(x)                     (((uint32_t)(((uint32_t)(x))<<S32_SCB_DFSR_BKPT_SHIFT))&S32_SCB_DFSR_BKPT_MASK)\r\n#define S32_SCB_DFSR_DWTTRAP_MASK                0x4u\r\n#define S32_SCB_DFSR_DWTTRAP_SHIFT               2u\r\n#define S32_SCB_DFSR_DWTTRAP_WIDTH               1u\r\n#define S32_SCB_DFSR_DWTTRAP(x)                  (((uint32_t)(((uint32_t)(x))<<S32_SCB_DFSR_DWTTRAP_SHIFT))&S32_SCB_DFSR_DWTTRAP_MASK)\r\n#define S32_SCB_DFSR_VCATCH_MASK                 0x8u\r\n#define S32_SCB_DFSR_VCATCH_SHIFT                3u\r\n#define S32_SCB_DFSR_VCATCH_WIDTH                1u\r\n#define S32_SCB_DFSR_VCATCH(x)                   (((uint32_t)(((uint32_t)(x))<<S32_SCB_DFSR_VCATCH_SHIFT))&S32_SCB_DFSR_VCATCH_MASK)\r\n#define S32_SCB_DFSR_EXTERNAL_MASK               0x10u\r\n#define S32_SCB_DFSR_EXTERNAL_SHIFT              4u\r\n#define S32_SCB_DFSR_EXTERNAL_WIDTH              1u\r\n#define S32_SCB_DFSR_EXTERNAL(x)                 (((uint32_t)(((uint32_t)(x))<<S32_SCB_DFSR_EXTERNAL_SHIFT))&S32_SCB_DFSR_EXTERNAL_MASK)\r\n/* MMFAR Bit Fields */\r\n#define S32_SCB_MMFAR_ADDRESS_MASK               0xFFFFFFFFu\r\n#define S32_SCB_MMFAR_ADDRESS_SHIFT              0u\r\n#define S32_SCB_MMFAR_ADDRESS_WIDTH              32u\r\n#define S32_SCB_MMFAR_ADDRESS(x)                 (((uint32_t)(((uint32_t)(x))<<S32_SCB_MMFAR_ADDRESS_SHIFT))&S32_SCB_MMFAR_ADDRESS_MASK)\r\n/* BFAR Bit Fields */\r\n#define S32_SCB_BFAR_ADDRESS_MASK                0xFFFFFFFFu\r\n#define S32_SCB_BFAR_ADDRESS_SHIFT               0u\r\n#define S32_SCB_BFAR_ADDRESS_WIDTH               32u\r\n#define S32_SCB_BFAR_ADDRESS(x)                  (((uint32_t)(((uint32_t)(x))<<S32_SCB_BFAR_ADDRESS_SHIFT))&S32_SCB_BFAR_ADDRESS_MASK)\r\n/* AFSR Bit Fields */\r\n#define S32_SCB_AFSR_AUXFAULT_MASK               0xFFFFFFFFu\r\n#define S32_SCB_AFSR_AUXFAULT_SHIFT              0u\r\n#define S32_SCB_AFSR_AUXFAULT_WIDTH              32u\r\n#define S32_SCB_AFSR_AUXFAULT(x)                 (((uint32_t)(((uint32_t)(x))<<S32_SCB_AFSR_AUXFAULT_SHIFT))&S32_SCB_AFSR_AUXFAULT_MASK)\r\n/* CPACR Bit Fields */\r\n#define S32_SCB_CPACR_CP10_MASK                  0x300000u\r\n#define S32_SCB_CPACR_CP10_SHIFT                 20u\r\n#define S32_SCB_CPACR_CP10_WIDTH                 2u\r\n#define S32_SCB_CPACR_CP10(x)                    (((uint32_t)(((uint32_t)(x))<<S32_SCB_CPACR_CP10_SHIFT))&S32_SCB_CPACR_CP10_MASK)\r\n#define S32_SCB_CPACR_CP11_MASK                  0xC00000u\r\n#define S32_SCB_CPACR_CP11_SHIFT                 22u\r\n#define S32_SCB_CPACR_CP11_WIDTH                 2u\r\n#define S32_SCB_CPACR_CP11(x)                    (((uint32_t)(((uint32_t)(x))<<S32_SCB_CPACR_CP11_SHIFT))&S32_SCB_CPACR_CP11_MASK)\r\n/* FPCCR Bit Fields */\r\n#define S32_SCB_FPCCR_LSPACT_MASK                0x1u\r\n#define S32_SCB_FPCCR_LSPACT_SHIFT               0u\r\n#define S32_SCB_FPCCR_LSPACT_WIDTH               1u\r\n#define S32_SCB_FPCCR_LSPACT(x)                  (((uint32_t)(((uint32_t)(x))<<S32_SCB_FPCCR_LSPACT_SHIFT))&S32_SCB_FPCCR_LSPACT_MASK)\r\n#define S32_SCB_FPCCR_USER_MASK                  0x2u\r\n#define S32_SCB_FPCCR_USER_SHIFT                 1u\r\n#define S32_SCB_FPCCR_USER_WIDTH                 1u\r\n#define S32_SCB_FPCCR_USER(x)                    (((uint32_t)(((uint32_t)(x))<<S32_SCB_FPCCR_USER_SHIFT))&S32_SCB_FPCCR_USER_MASK)\r\n#define S32_SCB_FPCCR_THREAD_MASK                0x8u\r\n#define S32_SCB_FPCCR_THREAD_SHIFT               3u\r\n#define S32_SCB_FPCCR_THREAD_WIDTH               1u\r\n#define S32_SCB_FPCCR_THREAD(x)                  (((uint32_t)(((uint32_t)(x))<<S32_SCB_FPCCR_THREAD_SHIFT))&S32_SCB_FPCCR_THREAD_MASK)\r\n#define S32_SCB_FPCCR_HFRDY_MASK                 0x10u\r\n#define S32_SCB_FPCCR_HFRDY_SHIFT                4u\r\n#define S32_SCB_FPCCR_HFRDY_WIDTH                1u\r\n#define S32_SCB_FPCCR_HFRDY(x)                   (((uint32_t)(((uint32_t)(x))<<S32_SCB_FPCCR_HFRDY_SHIFT))&S32_SCB_FPCCR_HFRDY_MASK)\r\n#define S32_SCB_FPCCR_MMRDY_MASK                 0x20u\r\n#define S32_SCB_FPCCR_MMRDY_SHIFT                5u\r\n#define S32_SCB_FPCCR_MMRDY_WIDTH                1u\r\n#define S32_SCB_FPCCR_MMRDY(x)                   (((uint32_t)(((uint32_t)(x))<<S32_SCB_FPCCR_MMRDY_SHIFT))&S32_SCB_FPCCR_MMRDY_MASK)\r\n#define S32_SCB_FPCCR_BFRDY_MASK                 0x40u\r\n#define S32_SCB_FPCCR_BFRDY_SHIFT                6u\r\n#define S32_SCB_FPCCR_BFRDY_WIDTH                1u\r\n#define S32_SCB_FPCCR_BFRDY(x)                   (((uint32_t)(((uint32_t)(x))<<S32_SCB_FPCCR_BFRDY_SHIFT))&S32_SCB_FPCCR_BFRDY_MASK)\r\n#define S32_SCB_FPCCR_MONRDY_MASK                0x100u\r\n#define S32_SCB_FPCCR_MONRDY_SHIFT               8u\r\n#define S32_SCB_FPCCR_MONRDY_WIDTH               1u\r\n#define S32_SCB_FPCCR_MONRDY(x)                  (((uint32_t)(((uint32_t)(x))<<S32_SCB_FPCCR_MONRDY_SHIFT))&S32_SCB_FPCCR_MONRDY_MASK)\r\n#define S32_SCB_FPCCR_LSPEN_MASK                 0x40000000u\r\n#define S32_SCB_FPCCR_LSPEN_SHIFT                30u\r\n#define S32_SCB_FPCCR_LSPEN_WIDTH                1u\r\n#define S32_SCB_FPCCR_LSPEN(x)                   (((uint32_t)(((uint32_t)(x))<<S32_SCB_FPCCR_LSPEN_SHIFT))&S32_SCB_FPCCR_LSPEN_MASK)\r\n#define S32_SCB_FPCCR_ASPEN_MASK                 0x80000000u\r\n#define S32_SCB_FPCCR_ASPEN_SHIFT                31u\r\n#define S32_SCB_FPCCR_ASPEN_WIDTH                1u\r\n#define S32_SCB_FPCCR_ASPEN(x)                   (((uint32_t)(((uint32_t)(x))<<S32_SCB_FPCCR_ASPEN_SHIFT))&S32_SCB_FPCCR_ASPEN_MASK)\r\n/* FPCAR Bit Fields */\r\n#define S32_SCB_FPCAR_ADDRESS_MASK               0xFFFFFFF8u\r\n#define S32_SCB_FPCAR_ADDRESS_SHIFT              3u\r\n#define S32_SCB_FPCAR_ADDRESS_WIDTH              29u\r\n#define S32_SCB_FPCAR_ADDRESS(x)                 (((uint32_t)(((uint32_t)(x))<<S32_SCB_FPCAR_ADDRESS_SHIFT))&S32_SCB_FPCAR_ADDRESS_MASK)\r\n/* FPDSCR Bit Fields */\r\n#define S32_SCB_FPDSCR_RMode_MASK                0xC00000u\r\n#define S32_SCB_FPDSCR_RMode_SHIFT               22u\r\n#define S32_SCB_FPDSCR_RMode_WIDTH               2u\r\n#define S32_SCB_FPDSCR_RMode(x)                  (((uint32_t)(((uint32_t)(x))<<S32_SCB_FPDSCR_RMode_SHIFT))&S32_SCB_FPDSCR_RMode_MASK)\r\n#define S32_SCB_FPDSCR_FZ_MASK                   0x1000000u\r\n#define S32_SCB_FPDSCR_FZ_SHIFT                  24u\r\n#define S32_SCB_FPDSCR_FZ_WIDTH                  1u\r\n#define S32_SCB_FPDSCR_FZ(x)                     (((uint32_t)(((uint32_t)(x))<<S32_SCB_FPDSCR_FZ_SHIFT))&S32_SCB_FPDSCR_FZ_MASK)\r\n#define S32_SCB_FPDSCR_DN_MASK                   0x2000000u\r\n#define S32_SCB_FPDSCR_DN_SHIFT                  25u\r\n#define S32_SCB_FPDSCR_DN_WIDTH                  1u\r\n#define S32_SCB_FPDSCR_DN(x)                     (((uint32_t)(((uint32_t)(x))<<S32_SCB_FPDSCR_DN_SHIFT))&S32_SCB_FPDSCR_DN_MASK)\r\n#define S32_SCB_FPDSCR_AHP_MASK                  0x4000000u\r\n#define S32_SCB_FPDSCR_AHP_SHIFT                 26u\r\n#define S32_SCB_FPDSCR_AHP_WIDTH                 1u\r\n#define S32_SCB_FPDSCR_AHP(x)                    (((uint32_t)(((uint32_t)(x))<<S32_SCB_FPDSCR_AHP_SHIFT))&S32_SCB_FPDSCR_AHP_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group S32_SCB_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group S32_SCB_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- S32_SysTick Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup S32_SysTick_Peripheral_Access_Layer S32_SysTick Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** S32_SysTick - Size of Registers Arrays */\r\n\r\n/** S32_SysTick - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t CSR;                               /**< SysTick Control and Status Register, offset: 0x0 */\r\n  __IO uint32_t RVR;                               /**< SysTick Reload Value Register, offset: 0x4 */\r\n  __IO uint32_t CVR;                               /**< SysTick Current Value Register, offset: 0x8 */\r\n  __I  uint32_t CALIB;                             /**< SysTick Calibration Value Register, offset: 0xC */\r\n} S32_SysTick_Type, *S32_SysTick_MemMapPtr;\r\n\r\n /** Number of instances of the S32_SysTick module. */\r\n#define S32_SysTick_INSTANCE_COUNT               (1u)\r\n\r\n\r\n/* S32_SysTick - Peripheral instance base addresses */\r\n/** Peripheral S32_SysTick base address */\r\n#define S32_SysTick_BASE                         (0xE000E010u)\r\n/** Peripheral S32_SysTick base pointer */\r\n#define S32_SysTick                              ((S32_SysTick_Type *)S32_SysTick_BASE)\r\n/** Array initializer of S32_SysTick peripheral base addresses */\r\n#define S32_SysTick_BASE_ADDRS                   { S32_SysTick_BASE }\r\n/** Array initializer of S32_SysTick peripheral base pointers */\r\n#define S32_SysTick_BASE_PTRS                    { S32_SysTick }\r\n /** Number of interrupt vector arrays for the S32_SysTick module. */\r\n#define S32_SysTick_IRQS_ARR_COUNT               (1u)\r\n /** Number of interrupt channels for the S32_SysTick module. */\r\n#define S32_SysTick_IRQS_CH_COUNT                (1u)\r\n/** Interrupt vectors for the S32_SysTick peripheral type */\r\n#define S32_SysTick_IRQS                         { SysTick_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- S32_SysTick Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup S32_SysTick_Register_Masks S32_SysTick Register Masks\r\n * @{\r\n */\r\n\r\n/* CSR Bit Fields */\r\n#define S32_SysTick_CSR_ENABLE_MASK              0x1u\r\n#define S32_SysTick_CSR_ENABLE_SHIFT             0u\r\n#define S32_SysTick_CSR_ENABLE_WIDTH             1u\r\n#define S32_SysTick_CSR_ENABLE(x)                (((uint32_t)(((uint32_t)(x))<<S32_SysTick_CSR_ENABLE_SHIFT))&S32_SysTick_CSR_ENABLE_MASK)\r\n#define S32_SysTick_CSR_TICKINT_MASK             0x2u\r\n#define S32_SysTick_CSR_TICKINT_SHIFT            1u\r\n#define S32_SysTick_CSR_TICKINT_WIDTH            1u\r\n#define S32_SysTick_CSR_TICKINT(x)               (((uint32_t)(((uint32_t)(x))<<S32_SysTick_CSR_TICKINT_SHIFT))&S32_SysTick_CSR_TICKINT_MASK)\r\n#define S32_SysTick_CSR_CLKSOURCE_MASK           0x4u\r\n#define S32_SysTick_CSR_CLKSOURCE_SHIFT          2u\r\n#define S32_SysTick_CSR_CLKSOURCE_WIDTH          1u\r\n#define S32_SysTick_CSR_CLKSOURCE(x)             (((uint32_t)(((uint32_t)(x))<<S32_SysTick_CSR_CLKSOURCE_SHIFT))&S32_SysTick_CSR_CLKSOURCE_MASK)\r\n#define S32_SysTick_CSR_COUNTFLAG_MASK           0x10000u\r\n#define S32_SysTick_CSR_COUNTFLAG_SHIFT          16u\r\n#define S32_SysTick_CSR_COUNTFLAG_WIDTH          1u\r\n#define S32_SysTick_CSR_COUNTFLAG(x)             (((uint32_t)(((uint32_t)(x))<<S32_SysTick_CSR_COUNTFLAG_SHIFT))&S32_SysTick_CSR_COUNTFLAG_MASK)\r\n/* RVR Bit Fields */\r\n#define S32_SysTick_RVR_RELOAD_MASK              0xFFFFFFu\r\n#define S32_SysTick_RVR_RELOAD_SHIFT             0u\r\n#define S32_SysTick_RVR_RELOAD_WIDTH             24u\r\n#define S32_SysTick_RVR_RELOAD(x)                (((uint32_t)(((uint32_t)(x))<<S32_SysTick_RVR_RELOAD_SHIFT))&S32_SysTick_RVR_RELOAD_MASK)\r\n/* CVR Bit Fields */\r\n#define S32_SysTick_CVR_CURRENT_MASK             0xFFFFFFu\r\n#define S32_SysTick_CVR_CURRENT_SHIFT            0u\r\n#define S32_SysTick_CVR_CURRENT_WIDTH            24u\r\n#define S32_SysTick_CVR_CURRENT(x)               (((uint32_t)(((uint32_t)(x))<<S32_SysTick_CVR_CURRENT_SHIFT))&S32_SysTick_CVR_CURRENT_MASK)\r\n/* CALIB Bit Fields */\r\n#define S32_SysTick_CALIB_TENMS_MASK             0xFFFFFFu\r\n#define S32_SysTick_CALIB_TENMS_SHIFT            0u\r\n#define S32_SysTick_CALIB_TENMS_WIDTH            24u\r\n#define S32_SysTick_CALIB_TENMS(x)               (((uint32_t)(((uint32_t)(x))<<S32_SysTick_CALIB_TENMS_SHIFT))&S32_SysTick_CALIB_TENMS_MASK)\r\n#define S32_SysTick_CALIB_SKEW_MASK              0x40000000u\r\n#define S32_SysTick_CALIB_SKEW_SHIFT             30u\r\n#define S32_SysTick_CALIB_SKEW_WIDTH             1u\r\n#define S32_SysTick_CALIB_SKEW(x)                (((uint32_t)(((uint32_t)(x))<<S32_SysTick_CALIB_SKEW_SHIFT))&S32_SysTick_CALIB_SKEW_MASK)\r\n#define S32_SysTick_CALIB_NOREF_MASK             0x80000000u\r\n#define S32_SysTick_CALIB_NOREF_SHIFT            31u\r\n#define S32_SysTick_CALIB_NOREF_WIDTH            1u\r\n#define S32_SysTick_CALIB_NOREF(x)               (((uint32_t)(((uint32_t)(x))<<S32_SysTick_CALIB_NOREF_SHIFT))&S32_SysTick_CALIB_NOREF_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group S32_SysTick_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group S32_SysTick_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- SCG Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup SCG_Peripheral_Access_Layer SCG Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** SCG - Size of Registers Arrays */\r\n\r\n/** SCG - Register Layout Typedef */\r\ntypedef struct {\r\n  __I  uint32_t VERID;                             /**< Version ID Register, offset: 0x0 */\r\n  __I  uint32_t PARAM;                             /**< Parameter Register, offset: 0x4 */\r\n       uint8_t RESERVED_0[8];\r\n  __I  uint32_t CSR;                               /**< Clock Status Register, offset: 0x10 */\r\n  __IO uint32_t RCCR;                              /**< Run Clock Control Register, offset: 0x14 */\r\n  __IO uint32_t VCCR;                              /**< VLPR Clock Control Register, offset: 0x18 */\r\n  __IO uint32_t HCCR;                              /**< HSRUN Clock Control Register, offset: 0x1C */\r\n  __IO uint32_t CLKOUTCNFG;                        /**< SCG CLKOUT Configuration Register, offset: 0x20 */\r\n       uint8_t RESERVED_1[220];\r\n  __IO uint32_t SOSCCSR;                           /**< System OSC Control Status Register, offset: 0x100 */\r\n  __IO uint32_t SOSCDIV;                           /**< System OSC Divide Register, offset: 0x104 */\r\n  __IO uint32_t SOSCCFG;                           /**< System Oscillator Configuration Register, offset: 0x108 */\r\n       uint8_t RESERVED_2[244];\r\n  __IO uint32_t SIRCCSR;                           /**< Slow IRC Control Status Register, offset: 0x200 */\r\n  __IO uint32_t SIRCDIV;                           /**< Slow IRC Divide Register, offset: 0x204 */\r\n  __IO uint32_t SIRCCFG;                           /**< Slow IRC Configuration Register, offset: 0x208 */\r\n       uint8_t RESERVED_3[244];\r\n  __IO uint32_t FIRCCSR;                           /**< Fast IRC Control Status Register, offset: 0x300 */\r\n  __IO uint32_t FIRCDIV;                           /**< Fast IRC Divide Register, offset: 0x304 */\r\n  __IO uint32_t FIRCCFG;                           /**< Fast IRC Configuration Register, offset: 0x308 */\r\n       uint8_t RESERVED_4[756];\r\n  __IO uint32_t SPLLCSR;                           /**< System PLL Control Status Register, offset: 0x600 */\r\n  __IO uint32_t SPLLDIV;                           /**< System PLL Divide Register, offset: 0x604 */\r\n  __IO uint32_t SPLLCFG;                           /**< System PLL Configuration Register, offset: 0x608 */\r\n} SCG_Type, *SCG_MemMapPtr;\r\n\r\n /** Number of instances of the SCG module. */\r\n#define SCG_INSTANCE_COUNT                       (1u)\r\n\r\n\r\n/* SCG - Peripheral instance base addresses */\r\n/** Peripheral SCG base address */\r\n#define SCG_BASE                                 (0x40064000u)\r\n/** Peripheral SCG base pointer */\r\n#define SCG                                      ((SCG_Type *)SCG_BASE)\r\n/** Array initializer of SCG peripheral base addresses */\r\n#define SCG_BASE_ADDRS                           { SCG_BASE }\r\n/** Array initializer of SCG peripheral base pointers */\r\n#define SCG_BASE_PTRS                            { SCG }\r\n /** Number of interrupt vector arrays for the SCG module. */\r\n#define SCG_IRQS_ARR_COUNT                       (1u)\r\n /** Number of interrupt channels for the SCG module. */\r\n#define SCG_IRQS_CH_COUNT                        (1u)\r\n/** Interrupt vectors for the SCG peripheral type */\r\n#define SCG_IRQS                                 { SCG_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- SCG Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup SCG_Register_Masks SCG Register Masks\r\n * @{\r\n */\r\n\r\n/* VERID Bit Fields */\r\n#define SCG_VERID_VERSION_MASK                   0xFFFFFFFFu\r\n#define SCG_VERID_VERSION_SHIFT                  0u\r\n#define SCG_VERID_VERSION_WIDTH                  32u\r\n#define SCG_VERID_VERSION(x)                     (((uint32_t)(((uint32_t)(x))<<SCG_VERID_VERSION_SHIFT))&SCG_VERID_VERSION_MASK)\r\n/* PARAM Bit Fields */\r\n#define SCG_PARAM_CLKPRES_MASK                   0xFFu\r\n#define SCG_PARAM_CLKPRES_SHIFT                  0u\r\n#define SCG_PARAM_CLKPRES_WIDTH                  8u\r\n#define SCG_PARAM_CLKPRES(x)                     (((uint32_t)(((uint32_t)(x))<<SCG_PARAM_CLKPRES_SHIFT))&SCG_PARAM_CLKPRES_MASK)\r\n#define SCG_PARAM_DIVPRES_MASK                   0xF8000000u\r\n#define SCG_PARAM_DIVPRES_SHIFT                  27u\r\n#define SCG_PARAM_DIVPRES_WIDTH                  5u\r\n#define SCG_PARAM_DIVPRES(x)                     (((uint32_t)(((uint32_t)(x))<<SCG_PARAM_DIVPRES_SHIFT))&SCG_PARAM_DIVPRES_MASK)\r\n/* CSR Bit Fields */\r\n#define SCG_CSR_DIVSLOW_MASK                     0xFu\r\n#define SCG_CSR_DIVSLOW_SHIFT                    0u\r\n#define SCG_CSR_DIVSLOW_WIDTH                    4u\r\n#define SCG_CSR_DIVSLOW(x)                       (((uint32_t)(((uint32_t)(x))<<SCG_CSR_DIVSLOW_SHIFT))&SCG_CSR_DIVSLOW_MASK)\r\n#define SCG_CSR_DIVBUS_MASK                      0xF0u\r\n#define SCG_CSR_DIVBUS_SHIFT                     4u\r\n#define SCG_CSR_DIVBUS_WIDTH                     4u\r\n#define SCG_CSR_DIVBUS(x)                        (((uint32_t)(((uint32_t)(x))<<SCG_CSR_DIVBUS_SHIFT))&SCG_CSR_DIVBUS_MASK)\r\n#define SCG_CSR_DIVCORE_MASK                     0xF0000u\r\n#define SCG_CSR_DIVCORE_SHIFT                    16u\r\n#define SCG_CSR_DIVCORE_WIDTH                    4u\r\n#define SCG_CSR_DIVCORE(x)                       (((uint32_t)(((uint32_t)(x))<<SCG_CSR_DIVCORE_SHIFT))&SCG_CSR_DIVCORE_MASK)\r\n#define SCG_CSR_SCS_MASK                         0xF000000u\r\n#define SCG_CSR_SCS_SHIFT                        24u\r\n#define SCG_CSR_SCS_WIDTH                        4u\r\n#define SCG_CSR_SCS(x)                           (((uint32_t)(((uint32_t)(x))<<SCG_CSR_SCS_SHIFT))&SCG_CSR_SCS_MASK)\r\n/* RCCR Bit Fields */\r\n#define SCG_RCCR_DIVSLOW_MASK                    0xFu\r\n#define SCG_RCCR_DIVSLOW_SHIFT                   0u\r\n#define SCG_RCCR_DIVSLOW_WIDTH                   4u\r\n#define SCG_RCCR_DIVSLOW(x)                      (((uint32_t)(((uint32_t)(x))<<SCG_RCCR_DIVSLOW_SHIFT))&SCG_RCCR_DIVSLOW_MASK)\r\n#define SCG_RCCR_DIVBUS_MASK                     0xF0u\r\n#define SCG_RCCR_DIVBUS_SHIFT                    4u\r\n#define SCG_RCCR_DIVBUS_WIDTH                    4u\r\n#define SCG_RCCR_DIVBUS(x)                       (((uint32_t)(((uint32_t)(x))<<SCG_RCCR_DIVBUS_SHIFT))&SCG_RCCR_DIVBUS_MASK)\r\n#define SCG_RCCR_DIVCORE_MASK                    0xF0000u\r\n#define SCG_RCCR_DIVCORE_SHIFT                   16u\r\n#define SCG_RCCR_DIVCORE_WIDTH                   4u\r\n#define SCG_RCCR_DIVCORE(x)                      (((uint32_t)(((uint32_t)(x))<<SCG_RCCR_DIVCORE_SHIFT))&SCG_RCCR_DIVCORE_MASK)\r\n#define SCG_RCCR_SCS_MASK                        0xF000000u\r\n#define SCG_RCCR_SCS_SHIFT                       24u\r\n#define SCG_RCCR_SCS_WIDTH                       4u\r\n#define SCG_RCCR_SCS(x)                          (((uint32_t)(((uint32_t)(x))<<SCG_RCCR_SCS_SHIFT))&SCG_RCCR_SCS_MASK)\r\n/* VCCR Bit Fields */\r\n#define SCG_VCCR_DIVSLOW_MASK                    0xFu\r\n#define SCG_VCCR_DIVSLOW_SHIFT                   0u\r\n#define SCG_VCCR_DIVSLOW_WIDTH                   4u\r\n#define SCG_VCCR_DIVSLOW(x)                      (((uint32_t)(((uint32_t)(x))<<SCG_VCCR_DIVSLOW_SHIFT))&SCG_VCCR_DIVSLOW_MASK)\r\n#define SCG_VCCR_DIVBUS_MASK                     0xF0u\r\n#define SCG_VCCR_DIVBUS_SHIFT                    4u\r\n#define SCG_VCCR_DIVBUS_WIDTH                    4u\r\n#define SCG_VCCR_DIVBUS(x)                       (((uint32_t)(((uint32_t)(x))<<SCG_VCCR_DIVBUS_SHIFT))&SCG_VCCR_DIVBUS_MASK)\r\n#define SCG_VCCR_DIVCORE_MASK                    0xF0000u\r\n#define SCG_VCCR_DIVCORE_SHIFT                   16u\r\n#define SCG_VCCR_DIVCORE_WIDTH                   4u\r\n#define SCG_VCCR_DIVCORE(x)                      (((uint32_t)(((uint32_t)(x))<<SCG_VCCR_DIVCORE_SHIFT))&SCG_VCCR_DIVCORE_MASK)\r\n#define SCG_VCCR_SCS_MASK                        0xF000000u\r\n#define SCG_VCCR_SCS_SHIFT                       24u\r\n#define SCG_VCCR_SCS_WIDTH                       4u\r\n#define SCG_VCCR_SCS(x)                          (((uint32_t)(((uint32_t)(x))<<SCG_VCCR_SCS_SHIFT))&SCG_VCCR_SCS_MASK)\r\n/* HCCR Bit Fields */\r\n#define SCG_HCCR_DIVSLOW_MASK                    0xFu\r\n#define SCG_HCCR_DIVSLOW_SHIFT                   0u\r\n#define SCG_HCCR_DIVSLOW_WIDTH                   4u\r\n#define SCG_HCCR_DIVSLOW(x)                      (((uint32_t)(((uint32_t)(x))<<SCG_HCCR_DIVSLOW_SHIFT))&SCG_HCCR_DIVSLOW_MASK)\r\n#define SCG_HCCR_DIVBUS_MASK                     0xF0u\r\n#define SCG_HCCR_DIVBUS_SHIFT                    4u\r\n#define SCG_HCCR_DIVBUS_WIDTH                    4u\r\n#define SCG_HCCR_DIVBUS(x)                       (((uint32_t)(((uint32_t)(x))<<SCG_HCCR_DIVBUS_SHIFT))&SCG_HCCR_DIVBUS_MASK)\r\n#define SCG_HCCR_DIVCORE_MASK                    0xF0000u\r\n#define SCG_HCCR_DIVCORE_SHIFT                   16u\r\n#define SCG_HCCR_DIVCORE_WIDTH                   4u\r\n#define SCG_HCCR_DIVCORE(x)                      (((uint32_t)(((uint32_t)(x))<<SCG_HCCR_DIVCORE_SHIFT))&SCG_HCCR_DIVCORE_MASK)\r\n#define SCG_HCCR_SCS_MASK                        0xF000000u\r\n#define SCG_HCCR_SCS_SHIFT                       24u\r\n#define SCG_HCCR_SCS_WIDTH                       4u\r\n#define SCG_HCCR_SCS(x)                          (((uint32_t)(((uint32_t)(x))<<SCG_HCCR_SCS_SHIFT))&SCG_HCCR_SCS_MASK)\r\n/* CLKOUTCNFG Bit Fields */\r\n#define SCG_CLKOUTCNFG_CLKOUTSEL_MASK            0xF000000u\r\n#define SCG_CLKOUTCNFG_CLKOUTSEL_SHIFT           24u\r\n#define SCG_CLKOUTCNFG_CLKOUTSEL_WIDTH           4u\r\n#define SCG_CLKOUTCNFG_CLKOUTSEL(x)              (((uint32_t)(((uint32_t)(x))<<SCG_CLKOUTCNFG_CLKOUTSEL_SHIFT))&SCG_CLKOUTCNFG_CLKOUTSEL_MASK)\r\n/* SOSCCSR Bit Fields */\r\n#define SCG_SOSCCSR_SOSCEN_MASK                  0x1u\r\n#define SCG_SOSCCSR_SOSCEN_SHIFT                 0u\r\n#define SCG_SOSCCSR_SOSCEN_WIDTH                 1u\r\n#define SCG_SOSCCSR_SOSCEN(x)                    (((uint32_t)(((uint32_t)(x))<<SCG_SOSCCSR_SOSCEN_SHIFT))&SCG_SOSCCSR_SOSCEN_MASK)\r\n#define SCG_SOSCCSR_SOSCCM_MASK                  0x10000u\r\n#define SCG_SOSCCSR_SOSCCM_SHIFT                 16u\r\n#define SCG_SOSCCSR_SOSCCM_WIDTH                 1u\r\n#define SCG_SOSCCSR_SOSCCM(x)                    (((uint32_t)(((uint32_t)(x))<<SCG_SOSCCSR_SOSCCM_SHIFT))&SCG_SOSCCSR_SOSCCM_MASK)\r\n#define SCG_SOSCCSR_SOSCCMRE_MASK                0x20000u\r\n#define SCG_SOSCCSR_SOSCCMRE_SHIFT               17u\r\n#define SCG_SOSCCSR_SOSCCMRE_WIDTH               1u\r\n#define SCG_SOSCCSR_SOSCCMRE(x)                  (((uint32_t)(((uint32_t)(x))<<SCG_SOSCCSR_SOSCCMRE_SHIFT))&SCG_SOSCCSR_SOSCCMRE_MASK)\r\n#define SCG_SOSCCSR_LK_MASK                      0x800000u\r\n#define SCG_SOSCCSR_LK_SHIFT                     23u\r\n#define SCG_SOSCCSR_LK_WIDTH                     1u\r\n#define SCG_SOSCCSR_LK(x)                        (((uint32_t)(((uint32_t)(x))<<SCG_SOSCCSR_LK_SHIFT))&SCG_SOSCCSR_LK_MASK)\r\n#define SCG_SOSCCSR_SOSCVLD_MASK                 0x1000000u\r\n#define SCG_SOSCCSR_SOSCVLD_SHIFT                24u\r\n#define SCG_SOSCCSR_SOSCVLD_WIDTH                1u\r\n#define SCG_SOSCCSR_SOSCVLD(x)                   (((uint32_t)(((uint32_t)(x))<<SCG_SOSCCSR_SOSCVLD_SHIFT))&SCG_SOSCCSR_SOSCVLD_MASK)\r\n#define SCG_SOSCCSR_SOSCSEL_MASK                 0x2000000u\r\n#define SCG_SOSCCSR_SOSCSEL_SHIFT                25u\r\n#define SCG_SOSCCSR_SOSCSEL_WIDTH                1u\r\n#define SCG_SOSCCSR_SOSCSEL(x)                   (((uint32_t)(((uint32_t)(x))<<SCG_SOSCCSR_SOSCSEL_SHIFT))&SCG_SOSCCSR_SOSCSEL_MASK)\r\n#define SCG_SOSCCSR_SOSCERR_MASK                 0x4000000u\r\n#define SCG_SOSCCSR_SOSCERR_SHIFT                26u\r\n#define SCG_SOSCCSR_SOSCERR_WIDTH                1u\r\n#define SCG_SOSCCSR_SOSCERR(x)                   (((uint32_t)(((uint32_t)(x))<<SCG_SOSCCSR_SOSCERR_SHIFT))&SCG_SOSCCSR_SOSCERR_MASK)\r\n/* SOSCDIV Bit Fields */\r\n#define SCG_SOSCDIV_SOSCDIV1_MASK                0x7u\r\n#define SCG_SOSCDIV_SOSCDIV1_SHIFT               0u\r\n#define SCG_SOSCDIV_SOSCDIV1_WIDTH               3u\r\n#define SCG_SOSCDIV_SOSCDIV1(x)                  (((uint32_t)(((uint32_t)(x))<<SCG_SOSCDIV_SOSCDIV1_SHIFT))&SCG_SOSCDIV_SOSCDIV1_MASK)\r\n#define SCG_SOSCDIV_SOSCDIV2_MASK                0x700u\r\n#define SCG_SOSCDIV_SOSCDIV2_SHIFT               8u\r\n#define SCG_SOSCDIV_SOSCDIV2_WIDTH               3u\r\n#define SCG_SOSCDIV_SOSCDIV2(x)                  (((uint32_t)(((uint32_t)(x))<<SCG_SOSCDIV_SOSCDIV2_SHIFT))&SCG_SOSCDIV_SOSCDIV2_MASK)\r\n/* SOSCCFG Bit Fields */\r\n#define SCG_SOSCCFG_EREFS_MASK                   0x4u\r\n#define SCG_SOSCCFG_EREFS_SHIFT                  2u\r\n#define SCG_SOSCCFG_EREFS_WIDTH                  1u\r\n#define SCG_SOSCCFG_EREFS(x)                     (((uint32_t)(((uint32_t)(x))<<SCG_SOSCCFG_EREFS_SHIFT))&SCG_SOSCCFG_EREFS_MASK)\r\n#define SCG_SOSCCFG_HGO_MASK                     0x8u\r\n#define SCG_SOSCCFG_HGO_SHIFT                    3u\r\n#define SCG_SOSCCFG_HGO_WIDTH                    1u\r\n#define SCG_SOSCCFG_HGO(x)                       (((uint32_t)(((uint32_t)(x))<<SCG_SOSCCFG_HGO_SHIFT))&SCG_SOSCCFG_HGO_MASK)\r\n#define SCG_SOSCCFG_RANGE_MASK                   0x30u\r\n#define SCG_SOSCCFG_RANGE_SHIFT                  4u\r\n#define SCG_SOSCCFG_RANGE_WIDTH                  2u\r\n#define SCG_SOSCCFG_RANGE(x)                     (((uint32_t)(((uint32_t)(x))<<SCG_SOSCCFG_RANGE_SHIFT))&SCG_SOSCCFG_RANGE_MASK)\r\n/* SIRCCSR Bit Fields */\r\n#define SCG_SIRCCSR_SIRCEN_MASK                  0x1u\r\n#define SCG_SIRCCSR_SIRCEN_SHIFT                 0u\r\n#define SCG_SIRCCSR_SIRCEN_WIDTH                 1u\r\n#define SCG_SIRCCSR_SIRCEN(x)                    (((uint32_t)(((uint32_t)(x))<<SCG_SIRCCSR_SIRCEN_SHIFT))&SCG_SIRCCSR_SIRCEN_MASK)\r\n#define SCG_SIRCCSR_SIRCSTEN_MASK                0x2u\r\n#define SCG_SIRCCSR_SIRCSTEN_SHIFT               1u\r\n#define SCG_SIRCCSR_SIRCSTEN_WIDTH               1u\r\n#define SCG_SIRCCSR_SIRCSTEN(x)                  (((uint32_t)(((uint32_t)(x))<<SCG_SIRCCSR_SIRCSTEN_SHIFT))&SCG_SIRCCSR_SIRCSTEN_MASK)\r\n#define SCG_SIRCCSR_SIRCLPEN_MASK                0x4u\r\n#define SCG_SIRCCSR_SIRCLPEN_SHIFT               2u\r\n#define SCG_SIRCCSR_SIRCLPEN_WIDTH               1u\r\n#define SCG_SIRCCSR_SIRCLPEN(x)                  (((uint32_t)(((uint32_t)(x))<<SCG_SIRCCSR_SIRCLPEN_SHIFT))&SCG_SIRCCSR_SIRCLPEN_MASK)\r\n#define SCG_SIRCCSR_LK_MASK                      0x800000u\r\n#define SCG_SIRCCSR_LK_SHIFT                     23u\r\n#define SCG_SIRCCSR_LK_WIDTH                     1u\r\n#define SCG_SIRCCSR_LK(x)                        (((uint32_t)(((uint32_t)(x))<<SCG_SIRCCSR_LK_SHIFT))&SCG_SIRCCSR_LK_MASK)\r\n#define SCG_SIRCCSR_SIRCVLD_MASK                 0x1000000u\r\n#define SCG_SIRCCSR_SIRCVLD_SHIFT                24u\r\n#define SCG_SIRCCSR_SIRCVLD_WIDTH                1u\r\n#define SCG_SIRCCSR_SIRCVLD(x)                   (((uint32_t)(((uint32_t)(x))<<SCG_SIRCCSR_SIRCVLD_SHIFT))&SCG_SIRCCSR_SIRCVLD_MASK)\r\n#define SCG_SIRCCSR_SIRCSEL_MASK                 0x2000000u\r\n#define SCG_SIRCCSR_SIRCSEL_SHIFT                25u\r\n#define SCG_SIRCCSR_SIRCSEL_WIDTH                1u\r\n#define SCG_SIRCCSR_SIRCSEL(x)                   (((uint32_t)(((uint32_t)(x))<<SCG_SIRCCSR_SIRCSEL_SHIFT))&SCG_SIRCCSR_SIRCSEL_MASK)\r\n/* SIRCDIV Bit Fields */\r\n#define SCG_SIRCDIV_SIRCDIV1_MASK                0x7u\r\n#define SCG_SIRCDIV_SIRCDIV1_SHIFT               0u\r\n#define SCG_SIRCDIV_SIRCDIV1_WIDTH               3u\r\n#define SCG_SIRCDIV_SIRCDIV1(x)                  (((uint32_t)(((uint32_t)(x))<<SCG_SIRCDIV_SIRCDIV1_SHIFT))&SCG_SIRCDIV_SIRCDIV1_MASK)\r\n#define SCG_SIRCDIV_SIRCDIV2_MASK                0x700u\r\n#define SCG_SIRCDIV_SIRCDIV2_SHIFT               8u\r\n#define SCG_SIRCDIV_SIRCDIV2_WIDTH               3u\r\n#define SCG_SIRCDIV_SIRCDIV2(x)                  (((uint32_t)(((uint32_t)(x))<<SCG_SIRCDIV_SIRCDIV2_SHIFT))&SCG_SIRCDIV_SIRCDIV2_MASK)\r\n/* SIRCCFG Bit Fields */\r\n#define SCG_SIRCCFG_RANGE_MASK                   0x1u\r\n#define SCG_SIRCCFG_RANGE_SHIFT                  0u\r\n#define SCG_SIRCCFG_RANGE_WIDTH                  1u\r\n#define SCG_SIRCCFG_RANGE(x)                     (((uint32_t)(((uint32_t)(x))<<SCG_SIRCCFG_RANGE_SHIFT))&SCG_SIRCCFG_RANGE_MASK)\r\n/* FIRCCSR Bit Fields */\r\n#define SCG_FIRCCSR_FIRCEN_MASK                  0x1u\r\n#define SCG_FIRCCSR_FIRCEN_SHIFT                 0u\r\n#define SCG_FIRCCSR_FIRCEN_WIDTH                 1u\r\n#define SCG_FIRCCSR_FIRCEN(x)                    (((uint32_t)(((uint32_t)(x))<<SCG_FIRCCSR_FIRCEN_SHIFT))&SCG_FIRCCSR_FIRCEN_MASK)\r\n#define SCG_FIRCCSR_FIRCREGOFF_MASK              0x8u\r\n#define SCG_FIRCCSR_FIRCREGOFF_SHIFT             3u\r\n#define SCG_FIRCCSR_FIRCREGOFF_WIDTH             1u\r\n#define SCG_FIRCCSR_FIRCREGOFF(x)                (((uint32_t)(((uint32_t)(x))<<SCG_FIRCCSR_FIRCREGOFF_SHIFT))&SCG_FIRCCSR_FIRCREGOFF_MASK)\r\n#define SCG_FIRCCSR_LK_MASK                      0x800000u\r\n#define SCG_FIRCCSR_LK_SHIFT                     23u\r\n#define SCG_FIRCCSR_LK_WIDTH                     1u\r\n#define SCG_FIRCCSR_LK(x)                        (((uint32_t)(((uint32_t)(x))<<SCG_FIRCCSR_LK_SHIFT))&SCG_FIRCCSR_LK_MASK)\r\n#define SCG_FIRCCSR_FIRCVLD_MASK                 0x1000000u\r\n#define SCG_FIRCCSR_FIRCVLD_SHIFT                24u\r\n#define SCG_FIRCCSR_FIRCVLD_WIDTH                1u\r\n#define SCG_FIRCCSR_FIRCVLD(x)                   (((uint32_t)(((uint32_t)(x))<<SCG_FIRCCSR_FIRCVLD_SHIFT))&SCG_FIRCCSR_FIRCVLD_MASK)\r\n#define SCG_FIRCCSR_FIRCSEL_MASK                 0x2000000u\r\n#define SCG_FIRCCSR_FIRCSEL_SHIFT                25u\r\n#define SCG_FIRCCSR_FIRCSEL_WIDTH                1u\r\n#define SCG_FIRCCSR_FIRCSEL(x)                   (((uint32_t)(((uint32_t)(x))<<SCG_FIRCCSR_FIRCSEL_SHIFT))&SCG_FIRCCSR_FIRCSEL_MASK)\r\n#define SCG_FIRCCSR_FIRCERR_MASK                 0x4000000u\r\n#define SCG_FIRCCSR_FIRCERR_SHIFT                26u\r\n#define SCG_FIRCCSR_FIRCERR_WIDTH                1u\r\n#define SCG_FIRCCSR_FIRCERR(x)                   (((uint32_t)(((uint32_t)(x))<<SCG_FIRCCSR_FIRCERR_SHIFT))&SCG_FIRCCSR_FIRCERR_MASK)\r\n/* FIRCDIV Bit Fields */\r\n#define SCG_FIRCDIV_FIRCDIV1_MASK                0x7u\r\n#define SCG_FIRCDIV_FIRCDIV1_SHIFT               0u\r\n#define SCG_FIRCDIV_FIRCDIV1_WIDTH               3u\r\n#define SCG_FIRCDIV_FIRCDIV1(x)                  (((uint32_t)(((uint32_t)(x))<<SCG_FIRCDIV_FIRCDIV1_SHIFT))&SCG_FIRCDIV_FIRCDIV1_MASK)\r\n#define SCG_FIRCDIV_FIRCDIV2_MASK                0x700u\r\n#define SCG_FIRCDIV_FIRCDIV2_SHIFT               8u\r\n#define SCG_FIRCDIV_FIRCDIV2_WIDTH               3u\r\n#define SCG_FIRCDIV_FIRCDIV2(x)                  (((uint32_t)(((uint32_t)(x))<<SCG_FIRCDIV_FIRCDIV2_SHIFT))&SCG_FIRCDIV_FIRCDIV2_MASK)\r\n/* FIRCCFG Bit Fields */\r\n#define SCG_FIRCCFG_RANGE_MASK                   0x3u\r\n#define SCG_FIRCCFG_RANGE_SHIFT                  0u\r\n#define SCG_FIRCCFG_RANGE_WIDTH                  2u\r\n#define SCG_FIRCCFG_RANGE(x)                     (((uint32_t)(((uint32_t)(x))<<SCG_FIRCCFG_RANGE_SHIFT))&SCG_FIRCCFG_RANGE_MASK)\r\n/* SPLLCSR Bit Fields */\r\n#define SCG_SPLLCSR_SPLLEN_MASK                  0x1u\r\n#define SCG_SPLLCSR_SPLLEN_SHIFT                 0u\r\n#define SCG_SPLLCSR_SPLLEN_WIDTH                 1u\r\n#define SCG_SPLLCSR_SPLLEN(x)                    (((uint32_t)(((uint32_t)(x))<<SCG_SPLLCSR_SPLLEN_SHIFT))&SCG_SPLLCSR_SPLLEN_MASK)\r\n#define SCG_SPLLCSR_SPLLCM_MASK                  0x10000u\r\n#define SCG_SPLLCSR_SPLLCM_SHIFT                 16u\r\n#define SCG_SPLLCSR_SPLLCM_WIDTH                 1u\r\n#define SCG_SPLLCSR_SPLLCM(x)                    (((uint32_t)(((uint32_t)(x))<<SCG_SPLLCSR_SPLLCM_SHIFT))&SCG_SPLLCSR_SPLLCM_MASK)\r\n#define SCG_SPLLCSR_SPLLCMRE_MASK                0x20000u\r\n#define SCG_SPLLCSR_SPLLCMRE_SHIFT               17u\r\n#define SCG_SPLLCSR_SPLLCMRE_WIDTH               1u\r\n#define SCG_SPLLCSR_SPLLCMRE(x)                  (((uint32_t)(((uint32_t)(x))<<SCG_SPLLCSR_SPLLCMRE_SHIFT))&SCG_SPLLCSR_SPLLCMRE_MASK)\r\n#define SCG_SPLLCSR_LK_MASK                      0x800000u\r\n#define SCG_SPLLCSR_LK_SHIFT                     23u\r\n#define SCG_SPLLCSR_LK_WIDTH                     1u\r\n#define SCG_SPLLCSR_LK(x)                        (((uint32_t)(((uint32_t)(x))<<SCG_SPLLCSR_LK_SHIFT))&SCG_SPLLCSR_LK_MASK)\r\n#define SCG_SPLLCSR_SPLLVLD_MASK                 0x1000000u\r\n#define SCG_SPLLCSR_SPLLVLD_SHIFT                24u\r\n#define SCG_SPLLCSR_SPLLVLD_WIDTH                1u\r\n#define SCG_SPLLCSR_SPLLVLD(x)                   (((uint32_t)(((uint32_t)(x))<<SCG_SPLLCSR_SPLLVLD_SHIFT))&SCG_SPLLCSR_SPLLVLD_MASK)\r\n#define SCG_SPLLCSR_SPLLSEL_MASK                 0x2000000u\r\n#define SCG_SPLLCSR_SPLLSEL_SHIFT                25u\r\n#define SCG_SPLLCSR_SPLLSEL_WIDTH                1u\r\n#define SCG_SPLLCSR_SPLLSEL(x)                   (((uint32_t)(((uint32_t)(x))<<SCG_SPLLCSR_SPLLSEL_SHIFT))&SCG_SPLLCSR_SPLLSEL_MASK)\r\n#define SCG_SPLLCSR_SPLLERR_MASK                 0x4000000u\r\n#define SCG_SPLLCSR_SPLLERR_SHIFT                26u\r\n#define SCG_SPLLCSR_SPLLERR_WIDTH                1u\r\n#define SCG_SPLLCSR_SPLLERR(x)                   (((uint32_t)(((uint32_t)(x))<<SCG_SPLLCSR_SPLLERR_SHIFT))&SCG_SPLLCSR_SPLLERR_MASK)\r\n/* SPLLDIV Bit Fields */\r\n#define SCG_SPLLDIV_SPLLDIV1_MASK                0x7u\r\n#define SCG_SPLLDIV_SPLLDIV1_SHIFT               0u\r\n#define SCG_SPLLDIV_SPLLDIV1_WIDTH               3u\r\n#define SCG_SPLLDIV_SPLLDIV1(x)                  (((uint32_t)(((uint32_t)(x))<<SCG_SPLLDIV_SPLLDIV1_SHIFT))&SCG_SPLLDIV_SPLLDIV1_MASK)\r\n#define SCG_SPLLDIV_SPLLDIV2_MASK                0x700u\r\n#define SCG_SPLLDIV_SPLLDIV2_SHIFT               8u\r\n#define SCG_SPLLDIV_SPLLDIV2_WIDTH               3u\r\n#define SCG_SPLLDIV_SPLLDIV2(x)                  (((uint32_t)(((uint32_t)(x))<<SCG_SPLLDIV_SPLLDIV2_SHIFT))&SCG_SPLLDIV_SPLLDIV2_MASK)\r\n/* SPLLCFG Bit Fields */\r\n#define SCG_SPLLCFG_PREDIV_MASK                  0x700u\r\n#define SCG_SPLLCFG_PREDIV_SHIFT                 8u\r\n#define SCG_SPLLCFG_PREDIV_WIDTH                 3u\r\n#define SCG_SPLLCFG_PREDIV(x)                    (((uint32_t)(((uint32_t)(x))<<SCG_SPLLCFG_PREDIV_SHIFT))&SCG_SPLLCFG_PREDIV_MASK)\r\n#define SCG_SPLLCFG_MULT_MASK                    0x1F0000u\r\n#define SCG_SPLLCFG_MULT_SHIFT                   16u\r\n#define SCG_SPLLCFG_MULT_WIDTH                   5u\r\n#define SCG_SPLLCFG_MULT(x)                      (((uint32_t)(((uint32_t)(x))<<SCG_SPLLCFG_MULT_SHIFT))&SCG_SPLLCFG_MULT_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group SCG_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group SCG_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- SIM Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup SIM_Peripheral_Access_Layer SIM Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** SIM - Size of Registers Arrays */\r\n\r\n/** SIM - Register Layout Typedef */\r\ntypedef struct {\r\n       uint8_t RESERVED_0[4];\r\n  __IO uint32_t CHIPCTL;                           /**< Chip Control register, offset: 0x4 */\r\n       uint8_t RESERVED_1[4];\r\n  __IO uint32_t FTMOPT0;                           /**< FTM Option Register 0, offset: 0xC */\r\n  __IO uint32_t LPOCLKS;                           /**< LPO Clock Select Register, offset: 0x10 */\r\n       uint8_t RESERVED_2[4];\r\n  __IO uint32_t ADCOPT;                            /**< ADC Options Register, offset: 0x18 */\r\n  __IO uint32_t FTMOPT1;                           /**< FTM Option Register 1, offset: 0x1C */\r\n  __IO uint32_t MISCTRL0;                          /**< Miscellaneous control register 0, offset: 0x20 */\r\n  __I  uint32_t SDID;                              /**< System Device Identification Register, offset: 0x24 */\r\n       uint8_t RESERVED_3[24];\r\n  __IO uint32_t PLATCGC;                           /**< Platform Clock Gating Control Register, offset: 0x40 */\r\n       uint8_t RESERVED_4[8];\r\n  __IO uint32_t FCFG1;                             /**< Flash Configuration Register 1, offset: 0x4C */\r\n       uint8_t RESERVED_5[4];\r\n  __I  uint32_t UIDH;                              /**< Unique Identification Register High, offset: 0x54 */\r\n  __I  uint32_t UIDMH;                             /**< Unique Identification Register Mid-High, offset: 0x58 */\r\n  __I  uint32_t UIDML;                             /**< Unique Identification Register Mid Low, offset: 0x5C */\r\n  __I  uint32_t UIDL;                              /**< Unique Identification Register Low, offset: 0x60 */\r\n       uint8_t RESERVED_6[4];\r\n  __IO uint32_t CLKDIV4;                           /**< System Clock Divider Register 4, offset: 0x68 */\r\n  __IO uint32_t MISCTRL1;                          /**< Miscellaneous Control register 1, offset: 0x6C */\r\n} SIM_Type, *SIM_MemMapPtr;\r\n\r\n /** Number of instances of the SIM module. */\r\n#define SIM_INSTANCE_COUNT                       (1u)\r\n\r\n\r\n/* SIM - Peripheral instance base addresses */\r\n/** Peripheral SIM base address */\r\n#define SIM_BASE                                 (0x40048000u)\r\n/** Peripheral SIM base pointer */\r\n#define SIM                                      ((SIM_Type *)SIM_BASE)\r\n/** Array initializer of SIM peripheral base addresses */\r\n#define SIM_BASE_ADDRS                           { SIM_BASE }\r\n/** Array initializer of SIM peripheral base pointers */\r\n#define SIM_BASE_PTRS                            { SIM }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- SIM Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup SIM_Register_Masks SIM Register Masks\r\n * @{\r\n */\r\n\r\n/* CHIPCTL Bit Fields */\r\n#define SIM_CHIPCTL_ADC_INTERLEAVE_EN_MASK       0xFu\r\n#define SIM_CHIPCTL_ADC_INTERLEAVE_EN_SHIFT      0u\r\n#define SIM_CHIPCTL_ADC_INTERLEAVE_EN_WIDTH      4u\r\n#define SIM_CHIPCTL_ADC_INTERLEAVE_EN(x)         (((uint32_t)(((uint32_t)(x))<<SIM_CHIPCTL_ADC_INTERLEAVE_EN_SHIFT))&SIM_CHIPCTL_ADC_INTERLEAVE_EN_MASK)\r\n#define SIM_CHIPCTL_CLKOUTSEL_MASK               0xF0u\r\n#define SIM_CHIPCTL_CLKOUTSEL_SHIFT              4u\r\n#define SIM_CHIPCTL_CLKOUTSEL_WIDTH              4u\r\n#define SIM_CHIPCTL_CLKOUTSEL(x)                 (((uint32_t)(((uint32_t)(x))<<SIM_CHIPCTL_CLKOUTSEL_SHIFT))&SIM_CHIPCTL_CLKOUTSEL_MASK)\r\n#define SIM_CHIPCTL_CLKOUTDIV_MASK               0x700u\r\n#define SIM_CHIPCTL_CLKOUTDIV_SHIFT              8u\r\n#define SIM_CHIPCTL_CLKOUTDIV_WIDTH              3u\r\n#define SIM_CHIPCTL_CLKOUTDIV(x)                 (((uint32_t)(((uint32_t)(x))<<SIM_CHIPCTL_CLKOUTDIV_SHIFT))&SIM_CHIPCTL_CLKOUTDIV_MASK)\r\n#define SIM_CHIPCTL_CLKOUTEN_MASK                0x800u\r\n#define SIM_CHIPCTL_CLKOUTEN_SHIFT               11u\r\n#define SIM_CHIPCTL_CLKOUTEN_WIDTH               1u\r\n#define SIM_CHIPCTL_CLKOUTEN(x)                  (((uint32_t)(((uint32_t)(x))<<SIM_CHIPCTL_CLKOUTEN_SHIFT))&SIM_CHIPCTL_CLKOUTEN_MASK)\r\n#define SIM_CHIPCTL_TRACECLK_SEL_MASK            0x1000u\r\n#define SIM_CHIPCTL_TRACECLK_SEL_SHIFT           12u\r\n#define SIM_CHIPCTL_TRACECLK_SEL_WIDTH           1u\r\n#define SIM_CHIPCTL_TRACECLK_SEL(x)              (((uint32_t)(((uint32_t)(x))<<SIM_CHIPCTL_TRACECLK_SEL_SHIFT))&SIM_CHIPCTL_TRACECLK_SEL_MASK)\r\n#define SIM_CHIPCTL_PDB_BB_SEL_MASK              0x2000u\r\n#define SIM_CHIPCTL_PDB_BB_SEL_SHIFT             13u\r\n#define SIM_CHIPCTL_PDB_BB_SEL_WIDTH             1u\r\n#define SIM_CHIPCTL_PDB_BB_SEL(x)                (((uint32_t)(((uint32_t)(x))<<SIM_CHIPCTL_PDB_BB_SEL_SHIFT))&SIM_CHIPCTL_PDB_BB_SEL_MASK)\r\n#define SIM_CHIPCTL_ADC_SUPPLY_MASK              0x70000u\r\n#define SIM_CHIPCTL_ADC_SUPPLY_SHIFT             16u\r\n#define SIM_CHIPCTL_ADC_SUPPLY_WIDTH             3u\r\n#define SIM_CHIPCTL_ADC_SUPPLY(x)                (((uint32_t)(((uint32_t)(x))<<SIM_CHIPCTL_ADC_SUPPLY_SHIFT))&SIM_CHIPCTL_ADC_SUPPLY_MASK)\r\n#define SIM_CHIPCTL_ADC_SUPPLYEN_MASK            0x80000u\r\n#define SIM_CHIPCTL_ADC_SUPPLYEN_SHIFT           19u\r\n#define SIM_CHIPCTL_ADC_SUPPLYEN_WIDTH           1u\r\n#define SIM_CHIPCTL_ADC_SUPPLYEN(x)              (((uint32_t)(((uint32_t)(x))<<SIM_CHIPCTL_ADC_SUPPLYEN_SHIFT))&SIM_CHIPCTL_ADC_SUPPLYEN_MASK)\r\n#define SIM_CHIPCTL_SRAMU_RETEN_MASK             0x100000u\r\n#define SIM_CHIPCTL_SRAMU_RETEN_SHIFT            20u\r\n#define SIM_CHIPCTL_SRAMU_RETEN_WIDTH            1u\r\n#define SIM_CHIPCTL_SRAMU_RETEN(x)               (((uint32_t)(((uint32_t)(x))<<SIM_CHIPCTL_SRAMU_RETEN_SHIFT))&SIM_CHIPCTL_SRAMU_RETEN_MASK)\r\n#define SIM_CHIPCTL_SRAML_RETEN_MASK             0x200000u\r\n#define SIM_CHIPCTL_SRAML_RETEN_SHIFT            21u\r\n#define SIM_CHIPCTL_SRAML_RETEN_WIDTH            1u\r\n#define SIM_CHIPCTL_SRAML_RETEN(x)               (((uint32_t)(((uint32_t)(x))<<SIM_CHIPCTL_SRAML_RETEN_SHIFT))&SIM_CHIPCTL_SRAML_RETEN_MASK)\r\n/* FTMOPT0 Bit Fields */\r\n#define SIM_FTMOPT0_FTM0FLTxSEL_MASK             0x7u\r\n#define SIM_FTMOPT0_FTM0FLTxSEL_SHIFT            0u\r\n#define SIM_FTMOPT0_FTM0FLTxSEL_WIDTH            3u\r\n#define SIM_FTMOPT0_FTM0FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))<<SIM_FTMOPT0_FTM0FLTxSEL_SHIFT))&SIM_FTMOPT0_FTM0FLTxSEL_MASK)\r\n#define SIM_FTMOPT0_FTM1FLTxSEL_MASK             0x70u\r\n#define SIM_FTMOPT0_FTM1FLTxSEL_SHIFT            4u\r\n#define SIM_FTMOPT0_FTM1FLTxSEL_WIDTH            3u\r\n#define SIM_FTMOPT0_FTM1FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))<<SIM_FTMOPT0_FTM1FLTxSEL_SHIFT))&SIM_FTMOPT0_FTM1FLTxSEL_MASK)\r\n#define SIM_FTMOPT0_FTM2FLTxSEL_MASK             0x700u\r\n#define SIM_FTMOPT0_FTM2FLTxSEL_SHIFT            8u\r\n#define SIM_FTMOPT0_FTM2FLTxSEL_WIDTH            3u\r\n#define SIM_FTMOPT0_FTM2FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))<<SIM_FTMOPT0_FTM2FLTxSEL_SHIFT))&SIM_FTMOPT0_FTM2FLTxSEL_MASK)\r\n#define SIM_FTMOPT0_FTM3FLTxSEL_MASK             0x7000u\r\n#define SIM_FTMOPT0_FTM3FLTxSEL_SHIFT            12u\r\n#define SIM_FTMOPT0_FTM3FLTxSEL_WIDTH            3u\r\n#define SIM_FTMOPT0_FTM3FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))<<SIM_FTMOPT0_FTM3FLTxSEL_SHIFT))&SIM_FTMOPT0_FTM3FLTxSEL_MASK)\r\n#define SIM_FTMOPT0_FTM0CLKSEL_MASK              0x3000000u\r\n#define SIM_FTMOPT0_FTM0CLKSEL_SHIFT             24u\r\n#define SIM_FTMOPT0_FTM0CLKSEL_WIDTH             2u\r\n#define SIM_FTMOPT0_FTM0CLKSEL(x)                (((uint32_t)(((uint32_t)(x))<<SIM_FTMOPT0_FTM0CLKSEL_SHIFT))&SIM_FTMOPT0_FTM0CLKSEL_MASK)\r\n#define SIM_FTMOPT0_FTM1CLKSEL_MASK              0xC000000u\r\n#define SIM_FTMOPT0_FTM1CLKSEL_SHIFT             26u\r\n#define SIM_FTMOPT0_FTM1CLKSEL_WIDTH             2u\r\n#define SIM_FTMOPT0_FTM1CLKSEL(x)                (((uint32_t)(((uint32_t)(x))<<SIM_FTMOPT0_FTM1CLKSEL_SHIFT))&SIM_FTMOPT0_FTM1CLKSEL_MASK)\r\n#define SIM_FTMOPT0_FTM2CLKSEL_MASK              0x30000000u\r\n#define SIM_FTMOPT0_FTM2CLKSEL_SHIFT             28u\r\n#define SIM_FTMOPT0_FTM2CLKSEL_WIDTH             2u\r\n#define SIM_FTMOPT0_FTM2CLKSEL(x)                (((uint32_t)(((uint32_t)(x))<<SIM_FTMOPT0_FTM2CLKSEL_SHIFT))&SIM_FTMOPT0_FTM2CLKSEL_MASK)\r\n#define SIM_FTMOPT0_FTM3CLKSEL_MASK              0xC0000000u\r\n#define SIM_FTMOPT0_FTM3CLKSEL_SHIFT             30u\r\n#define SIM_FTMOPT0_FTM3CLKSEL_WIDTH             2u\r\n#define SIM_FTMOPT0_FTM3CLKSEL(x)                (((uint32_t)(((uint32_t)(x))<<SIM_FTMOPT0_FTM3CLKSEL_SHIFT))&SIM_FTMOPT0_FTM3CLKSEL_MASK)\r\n/* LPOCLKS Bit Fields */\r\n#define SIM_LPOCLKS_LPO1KCLKEN_MASK              0x1u\r\n#define SIM_LPOCLKS_LPO1KCLKEN_SHIFT             0u\r\n#define SIM_LPOCLKS_LPO1KCLKEN_WIDTH             1u\r\n#define SIM_LPOCLKS_LPO1KCLKEN(x)                (((uint32_t)(((uint32_t)(x))<<SIM_LPOCLKS_LPO1KCLKEN_SHIFT))&SIM_LPOCLKS_LPO1KCLKEN_MASK)\r\n#define SIM_LPOCLKS_LPO32KCLKEN_MASK             0x2u\r\n#define SIM_LPOCLKS_LPO32KCLKEN_SHIFT            1u\r\n#define SIM_LPOCLKS_LPO32KCLKEN_WIDTH            1u\r\n#define SIM_LPOCLKS_LPO32KCLKEN(x)               (((uint32_t)(((uint32_t)(x))<<SIM_LPOCLKS_LPO32KCLKEN_SHIFT))&SIM_LPOCLKS_LPO32KCLKEN_MASK)\r\n#define SIM_LPOCLKS_LPOCLKSEL_MASK               0xCu\r\n#define SIM_LPOCLKS_LPOCLKSEL_SHIFT              2u\r\n#define SIM_LPOCLKS_LPOCLKSEL_WIDTH              2u\r\n#define SIM_LPOCLKS_LPOCLKSEL(x)                 (((uint32_t)(((uint32_t)(x))<<SIM_LPOCLKS_LPOCLKSEL_SHIFT))&SIM_LPOCLKS_LPOCLKSEL_MASK)\r\n#define SIM_LPOCLKS_RTCCLKSEL_MASK               0x30u\r\n#define SIM_LPOCLKS_RTCCLKSEL_SHIFT              4u\r\n#define SIM_LPOCLKS_RTCCLKSEL_WIDTH              2u\r\n#define SIM_LPOCLKS_RTCCLKSEL(x)                 (((uint32_t)(((uint32_t)(x))<<SIM_LPOCLKS_RTCCLKSEL_SHIFT))&SIM_LPOCLKS_RTCCLKSEL_MASK)\r\n/* ADCOPT Bit Fields */\r\n#define SIM_ADCOPT_ADC0TRGSEL_MASK               0x1u\r\n#define SIM_ADCOPT_ADC0TRGSEL_SHIFT              0u\r\n#define SIM_ADCOPT_ADC0TRGSEL_WIDTH              1u\r\n#define SIM_ADCOPT_ADC0TRGSEL(x)                 (((uint32_t)(((uint32_t)(x))<<SIM_ADCOPT_ADC0TRGSEL_SHIFT))&SIM_ADCOPT_ADC0TRGSEL_MASK)\r\n#define SIM_ADCOPT_ADC0SWPRETRG_MASK             0xEu\r\n#define SIM_ADCOPT_ADC0SWPRETRG_SHIFT            1u\r\n#define SIM_ADCOPT_ADC0SWPRETRG_WIDTH            3u\r\n#define SIM_ADCOPT_ADC0SWPRETRG(x)               (((uint32_t)(((uint32_t)(x))<<SIM_ADCOPT_ADC0SWPRETRG_SHIFT))&SIM_ADCOPT_ADC0SWPRETRG_MASK)\r\n#define SIM_ADCOPT_ADC0PRETRGSEL_MASK            0x30u\r\n#define SIM_ADCOPT_ADC0PRETRGSEL_SHIFT           4u\r\n#define SIM_ADCOPT_ADC0PRETRGSEL_WIDTH           2u\r\n#define SIM_ADCOPT_ADC0PRETRGSEL(x)              (((uint32_t)(((uint32_t)(x))<<SIM_ADCOPT_ADC0PRETRGSEL_SHIFT))&SIM_ADCOPT_ADC0PRETRGSEL_MASK)\r\n#define SIM_ADCOPT_ADC1TRGSEL_MASK               0x100u\r\n#define SIM_ADCOPT_ADC1TRGSEL_SHIFT              8u\r\n#define SIM_ADCOPT_ADC1TRGSEL_WIDTH              1u\r\n#define SIM_ADCOPT_ADC1TRGSEL(x)                 (((uint32_t)(((uint32_t)(x))<<SIM_ADCOPT_ADC1TRGSEL_SHIFT))&SIM_ADCOPT_ADC1TRGSEL_MASK)\r\n#define SIM_ADCOPT_ADC1SWPRETRG_MASK             0xE00u\r\n#define SIM_ADCOPT_ADC1SWPRETRG_SHIFT            9u\r\n#define SIM_ADCOPT_ADC1SWPRETRG_WIDTH            3u\r\n#define SIM_ADCOPT_ADC1SWPRETRG(x)               (((uint32_t)(((uint32_t)(x))<<SIM_ADCOPT_ADC1SWPRETRG_SHIFT))&SIM_ADCOPT_ADC1SWPRETRG_MASK)\r\n#define SIM_ADCOPT_ADC1PRETRGSEL_MASK            0x3000u\r\n#define SIM_ADCOPT_ADC1PRETRGSEL_SHIFT           12u\r\n#define SIM_ADCOPT_ADC1PRETRGSEL_WIDTH           2u\r\n#define SIM_ADCOPT_ADC1PRETRGSEL(x)              (((uint32_t)(((uint32_t)(x))<<SIM_ADCOPT_ADC1PRETRGSEL_SHIFT))&SIM_ADCOPT_ADC1PRETRGSEL_MASK)\r\n/* FTMOPT1 Bit Fields */\r\n#define SIM_FTMOPT1_FTM0SYNCBIT_MASK             0x1u\r\n#define SIM_FTMOPT1_FTM0SYNCBIT_SHIFT            0u\r\n#define SIM_FTMOPT1_FTM0SYNCBIT_WIDTH            1u\r\n#define SIM_FTMOPT1_FTM0SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))<<SIM_FTMOPT1_FTM0SYNCBIT_SHIFT))&SIM_FTMOPT1_FTM0SYNCBIT_MASK)\r\n#define SIM_FTMOPT1_FTM1SYNCBIT_MASK             0x2u\r\n#define SIM_FTMOPT1_FTM1SYNCBIT_SHIFT            1u\r\n#define SIM_FTMOPT1_FTM1SYNCBIT_WIDTH            1u\r\n#define SIM_FTMOPT1_FTM1SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))<<SIM_FTMOPT1_FTM1SYNCBIT_SHIFT))&SIM_FTMOPT1_FTM1SYNCBIT_MASK)\r\n#define SIM_FTMOPT1_FTM2SYNCBIT_MASK             0x4u\r\n#define SIM_FTMOPT1_FTM2SYNCBIT_SHIFT            2u\r\n#define SIM_FTMOPT1_FTM2SYNCBIT_WIDTH            1u\r\n#define SIM_FTMOPT1_FTM2SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))<<SIM_FTMOPT1_FTM2SYNCBIT_SHIFT))&SIM_FTMOPT1_FTM2SYNCBIT_MASK)\r\n#define SIM_FTMOPT1_FTM3SYNCBIT_MASK             0x8u\r\n#define SIM_FTMOPT1_FTM3SYNCBIT_SHIFT            3u\r\n#define SIM_FTMOPT1_FTM3SYNCBIT_WIDTH            1u\r\n#define SIM_FTMOPT1_FTM3SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))<<SIM_FTMOPT1_FTM3SYNCBIT_SHIFT))&SIM_FTMOPT1_FTM3SYNCBIT_MASK)\r\n#define SIM_FTMOPT1_FTM1CH0SEL_MASK              0x30u\r\n#define SIM_FTMOPT1_FTM1CH0SEL_SHIFT             4u\r\n#define SIM_FTMOPT1_FTM1CH0SEL_WIDTH             2u\r\n#define SIM_FTMOPT1_FTM1CH0SEL(x)                (((uint32_t)(((uint32_t)(x))<<SIM_FTMOPT1_FTM1CH0SEL_SHIFT))&SIM_FTMOPT1_FTM1CH0SEL_MASK)\r\n#define SIM_FTMOPT1_FTM2CH0SEL_MASK              0xC0u\r\n#define SIM_FTMOPT1_FTM2CH0SEL_SHIFT             6u\r\n#define SIM_FTMOPT1_FTM2CH0SEL_WIDTH             2u\r\n#define SIM_FTMOPT1_FTM2CH0SEL(x)                (((uint32_t)(((uint32_t)(x))<<SIM_FTMOPT1_FTM2CH0SEL_SHIFT))&SIM_FTMOPT1_FTM2CH0SEL_MASK)\r\n#define SIM_FTMOPT1_FTM2CH1SEL_MASK              0x100u\r\n#define SIM_FTMOPT1_FTM2CH1SEL_SHIFT             8u\r\n#define SIM_FTMOPT1_FTM2CH1SEL_WIDTH             1u\r\n#define SIM_FTMOPT1_FTM2CH1SEL(x)                (((uint32_t)(((uint32_t)(x))<<SIM_FTMOPT1_FTM2CH1SEL_SHIFT))&SIM_FTMOPT1_FTM2CH1SEL_MASK)\r\n#define SIM_FTMOPT1_FTMGLDOK_MASK                0x8000u\r\n#define SIM_FTMOPT1_FTMGLDOK_SHIFT               15u\r\n#define SIM_FTMOPT1_FTMGLDOK_WIDTH               1u\r\n#define SIM_FTMOPT1_FTMGLDOK(x)                  (((uint32_t)(((uint32_t)(x))<<SIM_FTMOPT1_FTMGLDOK_SHIFT))&SIM_FTMOPT1_FTMGLDOK_MASK)\r\n#define SIM_FTMOPT1_FTM0_OUTSEL_MASK             0xFF0000u\r\n#define SIM_FTMOPT1_FTM0_OUTSEL_SHIFT            16u\r\n#define SIM_FTMOPT1_FTM0_OUTSEL_WIDTH            8u\r\n#define SIM_FTMOPT1_FTM0_OUTSEL(x)               (((uint32_t)(((uint32_t)(x))<<SIM_FTMOPT1_FTM0_OUTSEL_SHIFT))&SIM_FTMOPT1_FTM0_OUTSEL_MASK)\r\n#define SIM_FTMOPT1_FTM3_OUTSEL_MASK             0xFF000000u\r\n#define SIM_FTMOPT1_FTM3_OUTSEL_SHIFT            24u\r\n#define SIM_FTMOPT1_FTM3_OUTSEL_WIDTH            8u\r\n#define SIM_FTMOPT1_FTM3_OUTSEL(x)               (((uint32_t)(((uint32_t)(x))<<SIM_FTMOPT1_FTM3_OUTSEL_SHIFT))&SIM_FTMOPT1_FTM3_OUTSEL_MASK)\r\n/* MISCTRL0 Bit Fields */\r\n#define SIM_MISCTRL0_STOP1_MONITOR_MASK          0x200u\r\n#define SIM_MISCTRL0_STOP1_MONITOR_SHIFT         9u\r\n#define SIM_MISCTRL0_STOP1_MONITOR_WIDTH         1u\r\n#define SIM_MISCTRL0_STOP1_MONITOR(x)            (((uint32_t)(((uint32_t)(x))<<SIM_MISCTRL0_STOP1_MONITOR_SHIFT))&SIM_MISCTRL0_STOP1_MONITOR_MASK)\r\n#define SIM_MISCTRL0_STOP2_MONITOR_MASK          0x400u\r\n#define SIM_MISCTRL0_STOP2_MONITOR_SHIFT         10u\r\n#define SIM_MISCTRL0_STOP2_MONITOR_WIDTH         1u\r\n#define SIM_MISCTRL0_STOP2_MONITOR(x)            (((uint32_t)(((uint32_t)(x))<<SIM_MISCTRL0_STOP2_MONITOR_SHIFT))&SIM_MISCTRL0_STOP2_MONITOR_MASK)\r\n#define SIM_MISCTRL0_FTM0_OBE_CTRL_MASK          0x10000u\r\n#define SIM_MISCTRL0_FTM0_OBE_CTRL_SHIFT         16u\r\n#define SIM_MISCTRL0_FTM0_OBE_CTRL_WIDTH         1u\r\n#define SIM_MISCTRL0_FTM0_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))<<SIM_MISCTRL0_FTM0_OBE_CTRL_SHIFT))&SIM_MISCTRL0_FTM0_OBE_CTRL_MASK)\r\n#define SIM_MISCTRL0_FTM1_OBE_CTRL_MASK          0x20000u\r\n#define SIM_MISCTRL0_FTM1_OBE_CTRL_SHIFT         17u\r\n#define SIM_MISCTRL0_FTM1_OBE_CTRL_WIDTH         1u\r\n#define SIM_MISCTRL0_FTM1_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))<<SIM_MISCTRL0_FTM1_OBE_CTRL_SHIFT))&SIM_MISCTRL0_FTM1_OBE_CTRL_MASK)\r\n#define SIM_MISCTRL0_FTM2_OBE_CTRL_MASK          0x40000u\r\n#define SIM_MISCTRL0_FTM2_OBE_CTRL_SHIFT         18u\r\n#define SIM_MISCTRL0_FTM2_OBE_CTRL_WIDTH         1u\r\n#define SIM_MISCTRL0_FTM2_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))<<SIM_MISCTRL0_FTM2_OBE_CTRL_SHIFT))&SIM_MISCTRL0_FTM2_OBE_CTRL_MASK)\r\n#define SIM_MISCTRL0_FTM3_OBE_CTRL_MASK          0x80000u\r\n#define SIM_MISCTRL0_FTM3_OBE_CTRL_SHIFT         19u\r\n#define SIM_MISCTRL0_FTM3_OBE_CTRL_WIDTH         1u\r\n#define SIM_MISCTRL0_FTM3_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))<<SIM_MISCTRL0_FTM3_OBE_CTRL_SHIFT))&SIM_MISCTRL0_FTM3_OBE_CTRL_MASK)\r\n/* SDID Bit Fields */\r\n#define SIM_SDID_FEATURES_MASK                   0xFFu\r\n#define SIM_SDID_FEATURES_SHIFT                  0u\r\n#define SIM_SDID_FEATURES_WIDTH                  8u\r\n#define SIM_SDID_FEATURES(x)                     (((uint32_t)(((uint32_t)(x))<<SIM_SDID_FEATURES_SHIFT))&SIM_SDID_FEATURES_MASK)\r\n#define SIM_SDID_PACKAGE_MASK                    0xF00u\r\n#define SIM_SDID_PACKAGE_SHIFT                   8u\r\n#define SIM_SDID_PACKAGE_WIDTH                   4u\r\n#define SIM_SDID_PACKAGE(x)                      (((uint32_t)(((uint32_t)(x))<<SIM_SDID_PACKAGE_SHIFT))&SIM_SDID_PACKAGE_MASK)\r\n#define SIM_SDID_REVID_MASK                      0xF000u\r\n#define SIM_SDID_REVID_SHIFT                     12u\r\n#define SIM_SDID_REVID_WIDTH                     4u\r\n#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x))<<SIM_SDID_REVID_SHIFT))&SIM_SDID_REVID_MASK)\r\n#define SIM_SDID_RAMSIZE_MASK                    0xF0000u\r\n#define SIM_SDID_RAMSIZE_SHIFT                   16u\r\n#define SIM_SDID_RAMSIZE_WIDTH                   4u\r\n#define SIM_SDID_RAMSIZE(x)                      (((uint32_t)(((uint32_t)(x))<<SIM_SDID_RAMSIZE_SHIFT))&SIM_SDID_RAMSIZE_MASK)\r\n#define SIM_SDID_DERIVATE_MASK                   0xF00000u\r\n#define SIM_SDID_DERIVATE_SHIFT                  20u\r\n#define SIM_SDID_DERIVATE_WIDTH                  4u\r\n#define SIM_SDID_DERIVATE(x)                     (((uint32_t)(((uint32_t)(x))<<SIM_SDID_DERIVATE_SHIFT))&SIM_SDID_DERIVATE_MASK)\r\n#define SIM_SDID_SUBSERIES_MASK                  0xF000000u\r\n#define SIM_SDID_SUBSERIES_SHIFT                 24u\r\n#define SIM_SDID_SUBSERIES_WIDTH                 4u\r\n#define SIM_SDID_SUBSERIES(x)                    (((uint32_t)(((uint32_t)(x))<<SIM_SDID_SUBSERIES_SHIFT))&SIM_SDID_SUBSERIES_MASK)\r\n#define SIM_SDID_GENERATION_MASK                 0xF0000000u\r\n#define SIM_SDID_GENERATION_SHIFT                28u\r\n#define SIM_SDID_GENERATION_WIDTH                4u\r\n#define SIM_SDID_GENERATION(x)                   (((uint32_t)(((uint32_t)(x))<<SIM_SDID_GENERATION_SHIFT))&SIM_SDID_GENERATION_MASK)\r\n/* PLATCGC Bit Fields */\r\n#define SIM_PLATCGC_CGCMSCM_MASK                 0x1u\r\n#define SIM_PLATCGC_CGCMSCM_SHIFT                0u\r\n#define SIM_PLATCGC_CGCMSCM_WIDTH                1u\r\n#define SIM_PLATCGC_CGCMSCM(x)                   (((uint32_t)(((uint32_t)(x))<<SIM_PLATCGC_CGCMSCM_SHIFT))&SIM_PLATCGC_CGCMSCM_MASK)\r\n#define SIM_PLATCGC_CGCMPU_MASK                  0x2u\r\n#define SIM_PLATCGC_CGCMPU_SHIFT                 1u\r\n#define SIM_PLATCGC_CGCMPU_WIDTH                 1u\r\n#define SIM_PLATCGC_CGCMPU(x)                    (((uint32_t)(((uint32_t)(x))<<SIM_PLATCGC_CGCMPU_SHIFT))&SIM_PLATCGC_CGCMPU_MASK)\r\n#define SIM_PLATCGC_CGCDMA_MASK                  0x4u\r\n#define SIM_PLATCGC_CGCDMA_SHIFT                 2u\r\n#define SIM_PLATCGC_CGCDMA_WIDTH                 1u\r\n#define SIM_PLATCGC_CGCDMA(x)                    (((uint32_t)(((uint32_t)(x))<<SIM_PLATCGC_CGCDMA_SHIFT))&SIM_PLATCGC_CGCDMA_MASK)\r\n#define SIM_PLATCGC_CGCERM_MASK                  0x8u\r\n#define SIM_PLATCGC_CGCERM_SHIFT                 3u\r\n#define SIM_PLATCGC_CGCERM_WIDTH                 1u\r\n#define SIM_PLATCGC_CGCERM(x)                    (((uint32_t)(((uint32_t)(x))<<SIM_PLATCGC_CGCERM_SHIFT))&SIM_PLATCGC_CGCERM_MASK)\r\n#define SIM_PLATCGC_CGCEIM_MASK                  0x10u\r\n#define SIM_PLATCGC_CGCEIM_SHIFT                 4u\r\n#define SIM_PLATCGC_CGCEIM_WIDTH                 1u\r\n#define SIM_PLATCGC_CGCEIM(x)                    (((uint32_t)(((uint32_t)(x))<<SIM_PLATCGC_CGCEIM_SHIFT))&SIM_PLATCGC_CGCEIM_MASK)\r\n/* FCFG1 Bit Fields */\r\n#define SIM_FCFG1_DEPART_MASK                    0xF000u\r\n#define SIM_FCFG1_DEPART_SHIFT                   12u\r\n#define SIM_FCFG1_DEPART_WIDTH                   4u\r\n#define SIM_FCFG1_DEPART(x)                      (((uint32_t)(((uint32_t)(x))<<SIM_FCFG1_DEPART_SHIFT))&SIM_FCFG1_DEPART_MASK)\r\n#define SIM_FCFG1_EEERAMSIZE_MASK                0xF0000u\r\n#define SIM_FCFG1_EEERAMSIZE_SHIFT               16u\r\n#define SIM_FCFG1_EEERAMSIZE_WIDTH               4u\r\n#define SIM_FCFG1_EEERAMSIZE(x)                  (((uint32_t)(((uint32_t)(x))<<SIM_FCFG1_EEERAMSIZE_SHIFT))&SIM_FCFG1_EEERAMSIZE_MASK)\r\n/* UIDH Bit Fields */\r\n#define SIM_UIDH_UID127_96_MASK                  0xFFFFFFFFu\r\n#define SIM_UIDH_UID127_96_SHIFT                 0u\r\n#define SIM_UIDH_UID127_96_WIDTH                 32u\r\n#define SIM_UIDH_UID127_96(x)                    (((uint32_t)(((uint32_t)(x))<<SIM_UIDH_UID127_96_SHIFT))&SIM_UIDH_UID127_96_MASK)\r\n/* UIDMH Bit Fields */\r\n#define SIM_UIDMH_UID95_64_MASK                  0xFFFFFFFFu\r\n#define SIM_UIDMH_UID95_64_SHIFT                 0u\r\n#define SIM_UIDMH_UID95_64_WIDTH                 32u\r\n#define SIM_UIDMH_UID95_64(x)                    (((uint32_t)(((uint32_t)(x))<<SIM_UIDMH_UID95_64_SHIFT))&SIM_UIDMH_UID95_64_MASK)\r\n/* UIDML Bit Fields */\r\n#define SIM_UIDML_UID63_32_MASK                  0xFFFFFFFFu\r\n#define SIM_UIDML_UID63_32_SHIFT                 0u\r\n#define SIM_UIDML_UID63_32_WIDTH                 32u\r\n#define SIM_UIDML_UID63_32(x)                    (((uint32_t)(((uint32_t)(x))<<SIM_UIDML_UID63_32_SHIFT))&SIM_UIDML_UID63_32_MASK)\r\n/* UIDL Bit Fields */\r\n#define SIM_UIDL_UID31_0_MASK                    0xFFFFFFFFu\r\n#define SIM_UIDL_UID31_0_SHIFT                   0u\r\n#define SIM_UIDL_UID31_0_WIDTH                   32u\r\n#define SIM_UIDL_UID31_0(x)                      (((uint32_t)(((uint32_t)(x))<<SIM_UIDL_UID31_0_SHIFT))&SIM_UIDL_UID31_0_MASK)\r\n/* CLKDIV4 Bit Fields */\r\n#define SIM_CLKDIV4_TRACEFRAC_MASK               0x1u\r\n#define SIM_CLKDIV4_TRACEFRAC_SHIFT              0u\r\n#define SIM_CLKDIV4_TRACEFRAC_WIDTH              1u\r\n#define SIM_CLKDIV4_TRACEFRAC(x)                 (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV4_TRACEFRAC_SHIFT))&SIM_CLKDIV4_TRACEFRAC_MASK)\r\n#define SIM_CLKDIV4_TRACEDIV_MASK                0xEu\r\n#define SIM_CLKDIV4_TRACEDIV_SHIFT               1u\r\n#define SIM_CLKDIV4_TRACEDIV_WIDTH               3u\r\n#define SIM_CLKDIV4_TRACEDIV(x)                  (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV4_TRACEDIV_SHIFT))&SIM_CLKDIV4_TRACEDIV_MASK)\r\n#define SIM_CLKDIV4_TRACEDIVEN_MASK              0x10000000u\r\n#define SIM_CLKDIV4_TRACEDIVEN_SHIFT             28u\r\n#define SIM_CLKDIV4_TRACEDIVEN_WIDTH             1u\r\n#define SIM_CLKDIV4_TRACEDIVEN(x)                (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV4_TRACEDIVEN_SHIFT))&SIM_CLKDIV4_TRACEDIVEN_MASK)\r\n/* MISCTRL1 Bit Fields */\r\n#define SIM_MISCTRL1_SW_TRG_MASK                 0x1u\r\n#define SIM_MISCTRL1_SW_TRG_SHIFT                0u\r\n#define SIM_MISCTRL1_SW_TRG_WIDTH                1u\r\n#define SIM_MISCTRL1_SW_TRG(x)                   (((uint32_t)(((uint32_t)(x))<<SIM_MISCTRL1_SW_TRG_SHIFT))&SIM_MISCTRL1_SW_TRG_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group SIM_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group SIM_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- SMC Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup SMC_Peripheral_Access_Layer SMC Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** SMC - Size of Registers Arrays */\r\n\r\n/** SMC - Register Layout Typedef */\r\ntypedef struct {\r\n  __I  uint32_t VERID;                             /**< SMC Version ID Register, offset: 0x0 */\r\n  __I  uint32_t PARAM;                             /**< SMC Parameter Register, offset: 0x4 */\r\n  __IO uint32_t PMPROT;                            /**< Power Mode Protection register, offset: 0x8 */\r\n  __IO uint32_t PMCTRL;                            /**< Power Mode Control register, offset: 0xC */\r\n  __IO uint32_t STOPCTRL;                          /**< Stop Control Register, offset: 0x10 */\r\n  __I  uint32_t PMSTAT;                            /**< Power Mode Status register, offset: 0x14 */\r\n} SMC_Type, *SMC_MemMapPtr;\r\n\r\n /** Number of instances of the SMC module. */\r\n#define SMC_INSTANCE_COUNT                       (1u)\r\n\r\n\r\n/* SMC - Peripheral instance base addresses */\r\n/** Peripheral SMC base address */\r\n#define SMC_BASE                                 (0x4007E000u)\r\n/** Peripheral SMC base pointer */\r\n#define SMC                                      ((SMC_Type *)SMC_BASE)\r\n/** Array initializer of SMC peripheral base addresses */\r\n#define SMC_BASE_ADDRS                           { SMC_BASE }\r\n/** Array initializer of SMC peripheral base pointers */\r\n#define SMC_BASE_PTRS                            { SMC }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- SMC Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup SMC_Register_Masks SMC Register Masks\r\n * @{\r\n */\r\n\r\n/* VERID Bit Fields */\r\n#define SMC_VERID_FEATURE_MASK                   0xFFFFu\r\n#define SMC_VERID_FEATURE_SHIFT                  0u\r\n#define SMC_VERID_FEATURE_WIDTH                  16u\r\n#define SMC_VERID_FEATURE(x)                     (((uint32_t)(((uint32_t)(x))<<SMC_VERID_FEATURE_SHIFT))&SMC_VERID_FEATURE_MASK)\r\n#define SMC_VERID_MINOR_MASK                     0xFF0000u\r\n#define SMC_VERID_MINOR_SHIFT                    16u\r\n#define SMC_VERID_MINOR_WIDTH                    8u\r\n#define SMC_VERID_MINOR(x)                       (((uint32_t)(((uint32_t)(x))<<SMC_VERID_MINOR_SHIFT))&SMC_VERID_MINOR_MASK)\r\n#define SMC_VERID_MAJOR_MASK                     0xFF000000u\r\n#define SMC_VERID_MAJOR_SHIFT                    24u\r\n#define SMC_VERID_MAJOR_WIDTH                    8u\r\n#define SMC_VERID_MAJOR(x)                       (((uint32_t)(((uint32_t)(x))<<SMC_VERID_MAJOR_SHIFT))&SMC_VERID_MAJOR_MASK)\r\n/* PARAM Bit Fields */\r\n#define SMC_PARAM_EHSRUN_MASK                    0x1u\r\n#define SMC_PARAM_EHSRUN_SHIFT                   0u\r\n#define SMC_PARAM_EHSRUN_WIDTH                   1u\r\n#define SMC_PARAM_EHSRUN(x)                      (((uint32_t)(((uint32_t)(x))<<SMC_PARAM_EHSRUN_SHIFT))&SMC_PARAM_EHSRUN_MASK)\r\n#define SMC_PARAM_ELLS_MASK                      0x8u\r\n#define SMC_PARAM_ELLS_SHIFT                     3u\r\n#define SMC_PARAM_ELLS_WIDTH                     1u\r\n#define SMC_PARAM_ELLS(x)                        (((uint32_t)(((uint32_t)(x))<<SMC_PARAM_ELLS_SHIFT))&SMC_PARAM_ELLS_MASK)\r\n#define SMC_PARAM_ELLS2_MASK                     0x20u\r\n#define SMC_PARAM_ELLS2_SHIFT                    5u\r\n#define SMC_PARAM_ELLS2_WIDTH                    1u\r\n#define SMC_PARAM_ELLS2(x)                       (((uint32_t)(((uint32_t)(x))<<SMC_PARAM_ELLS2_SHIFT))&SMC_PARAM_ELLS2_MASK)\r\n#define SMC_PARAM_EVLLS0_MASK                    0x40u\r\n#define SMC_PARAM_EVLLS0_SHIFT                   6u\r\n#define SMC_PARAM_EVLLS0_WIDTH                   1u\r\n#define SMC_PARAM_EVLLS0(x)                      (((uint32_t)(((uint32_t)(x))<<SMC_PARAM_EVLLS0_SHIFT))&SMC_PARAM_EVLLS0_MASK)\r\n/* PMPROT Bit Fields */\r\n#define SMC_PMPROT_AVLP_MASK                     0x20u\r\n#define SMC_PMPROT_AVLP_SHIFT                    5u\r\n#define SMC_PMPROT_AVLP_WIDTH                    1u\r\n#define SMC_PMPROT_AVLP(x)                       (((uint32_t)(((uint32_t)(x))<<SMC_PMPROT_AVLP_SHIFT))&SMC_PMPROT_AVLP_MASK)\r\n#define SMC_PMPROT_AHSRUN_MASK                   0x80u\r\n#define SMC_PMPROT_AHSRUN_SHIFT                  7u\r\n#define SMC_PMPROT_AHSRUN_WIDTH                  1u\r\n#define SMC_PMPROT_AHSRUN(x)                     (((uint32_t)(((uint32_t)(x))<<SMC_PMPROT_AHSRUN_SHIFT))&SMC_PMPROT_AHSRUN_MASK)\r\n/* PMCTRL Bit Fields */\r\n#define SMC_PMCTRL_STOPM_MASK                    0x7u\r\n#define SMC_PMCTRL_STOPM_SHIFT                   0u\r\n#define SMC_PMCTRL_STOPM_WIDTH                   3u\r\n#define SMC_PMCTRL_STOPM(x)                      (((uint32_t)(((uint32_t)(x))<<SMC_PMCTRL_STOPM_SHIFT))&SMC_PMCTRL_STOPM_MASK)\r\n#define SMC_PMCTRL_VLPSA_MASK                    0x8u\r\n#define SMC_PMCTRL_VLPSA_SHIFT                   3u\r\n#define SMC_PMCTRL_VLPSA_WIDTH                   1u\r\n#define SMC_PMCTRL_VLPSA(x)                      (((uint32_t)(((uint32_t)(x))<<SMC_PMCTRL_VLPSA_SHIFT))&SMC_PMCTRL_VLPSA_MASK)\r\n#define SMC_PMCTRL_RUNM_MASK                     0x60u\r\n#define SMC_PMCTRL_RUNM_SHIFT                    5u\r\n#define SMC_PMCTRL_RUNM_WIDTH                    2u\r\n#define SMC_PMCTRL_RUNM(x)                       (((uint32_t)(((uint32_t)(x))<<SMC_PMCTRL_RUNM_SHIFT))&SMC_PMCTRL_RUNM_MASK)\r\n/* STOPCTRL Bit Fields */\r\n#define SMC_STOPCTRL_STOPO_MASK                  0xC0u\r\n#define SMC_STOPCTRL_STOPO_SHIFT                 6u\r\n#define SMC_STOPCTRL_STOPO_WIDTH                 2u\r\n#define SMC_STOPCTRL_STOPO(x)                    (((uint32_t)(((uint32_t)(x))<<SMC_STOPCTRL_STOPO_SHIFT))&SMC_STOPCTRL_STOPO_MASK)\r\n/* PMSTAT Bit Fields */\r\n#define SMC_PMSTAT_PMSTAT_MASK                   0xFFu\r\n#define SMC_PMSTAT_PMSTAT_SHIFT                  0u\r\n#define SMC_PMSTAT_PMSTAT_WIDTH                  8u\r\n#define SMC_PMSTAT_PMSTAT(x)                     (((uint32_t)(((uint32_t)(x))<<SMC_PMSTAT_PMSTAT_SHIFT))&SMC_PMSTAT_PMSTAT_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group SMC_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group SMC_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- TRGMUX Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup TRGMUX_Peripheral_Access_Layer TRGMUX Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** TRGMUX - Size of Registers Arrays */\r\n#define TRGMUX_TRGMUXn_COUNT                     26u\r\n\r\n/** TRGMUX - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t TRGMUXn[TRGMUX_TRGMUXn_COUNT];     /**< TRGMUX DMAMUX0 Register..TRGMUX LPTMR0 Register, array offset: 0x0, array step: 0x4 */\r\n} TRGMUX_Type, *TRGMUX_MemMapPtr;\r\n\r\n /** Number of instances of the TRGMUX module. */\r\n#define TRGMUX_INSTANCE_COUNT                    (1u)\r\n\r\n\r\n/* TRGMUX - Peripheral instance base addresses */\r\n/** Peripheral TRGMUX base address */\r\n#define TRGMUX_BASE                              (0x40063000u)\r\n/** Peripheral TRGMUX base pointer */\r\n#define TRGMUX                                   ((TRGMUX_Type *)TRGMUX_BASE)\r\n/** Array initializer of TRGMUX peripheral base addresses */\r\n#define TRGMUX_BASE_ADDRS                        { TRGMUX_BASE }\r\n/** Array initializer of TRGMUX peripheral base pointers */\r\n#define TRGMUX_BASE_PTRS                         { TRGMUX }\r\n\r\n/* TRGMUX index offsets */\r\n#define TRGMUX_DMAMUX0_INDEX                     0\r\n#define TRGMUX_EXTOUT0_INDEX                     1\r\n#define TRGMUX_EXTOUT1_INDEX                     2\r\n#define TRGMUX_ADC0_INDEX                        3\r\n#define TRGMUX_ADC1_INDEX                        4\r\n#define TRGMUX_CMP0_INDEX                        7\r\n#define TRGMUX_FTM0_INDEX                        10\r\n#define TRGMUX_FTM1_INDEX                        11\r\n#define TRGMUX_FTM2_INDEX                        12\r\n#define TRGMUX_FTM3_INDEX                        13\r\n#define TRGMUX_PDB0_INDEX                        14\r\n#define TRGMUX_PDB1_INDEX                        15\r\n#define TRGMUX_FLEXIO_INDEX                      17\r\n#define TRGMUX_LPIT0_INDEX                       18\r\n#define TRGMUX_LPUART0_INDEX                     19\r\n#define TRGMUX_LPUART1_INDEX                     20\r\n#define TRGMUX_LPI2C0_INDEX                      21\r\n#define TRGMUX_LPSPI0_INDEX                      23\r\n#define TRGMUX_LPSPI1_INDEX                      24\r\n#define TRGMUX_LPTMR0_INDEX                      25\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- TRGMUX Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup TRGMUX_Register_Masks TRGMUX Register Masks\r\n * @{\r\n */\r\n\r\n/* TRGMUXn Bit Fields */\r\n#define TRGMUX_TRGMUXn_SEL0_MASK                 0x3Fu\r\n#define TRGMUX_TRGMUXn_SEL0_SHIFT                0u\r\n#define TRGMUX_TRGMUXn_SEL0_WIDTH                6u\r\n#define TRGMUX_TRGMUXn_SEL0(x)                   (((uint32_t)(((uint32_t)(x))<<TRGMUX_TRGMUXn_SEL0_SHIFT))&TRGMUX_TRGMUXn_SEL0_MASK)\r\n#define TRGMUX_TRGMUXn_SEL1_MASK                 0x3F00u\r\n#define TRGMUX_TRGMUXn_SEL1_SHIFT                8u\r\n#define TRGMUX_TRGMUXn_SEL1_WIDTH                6u\r\n#define TRGMUX_TRGMUXn_SEL1(x)                   (((uint32_t)(((uint32_t)(x))<<TRGMUX_TRGMUXn_SEL1_SHIFT))&TRGMUX_TRGMUXn_SEL1_MASK)\r\n#define TRGMUX_TRGMUXn_SEL2_MASK                 0x3F0000u\r\n#define TRGMUX_TRGMUXn_SEL2_SHIFT                16u\r\n#define TRGMUX_TRGMUXn_SEL2_WIDTH                6u\r\n#define TRGMUX_TRGMUXn_SEL2(x)                   (((uint32_t)(((uint32_t)(x))<<TRGMUX_TRGMUXn_SEL2_SHIFT))&TRGMUX_TRGMUXn_SEL2_MASK)\r\n#define TRGMUX_TRGMUXn_SEL3_MASK                 0x3F000000u\r\n#define TRGMUX_TRGMUXn_SEL3_SHIFT                24u\r\n#define TRGMUX_TRGMUXn_SEL3_WIDTH                6u\r\n#define TRGMUX_TRGMUXn_SEL3(x)                   (((uint32_t)(((uint32_t)(x))<<TRGMUX_TRGMUXn_SEL3_SHIFT))&TRGMUX_TRGMUXn_SEL3_MASK)\r\n#define TRGMUX_TRGMUXn_LK_MASK                   0x80000000u\r\n#define TRGMUX_TRGMUXn_LK_SHIFT                  31u\r\n#define TRGMUX_TRGMUXn_LK_WIDTH                  1u\r\n#define TRGMUX_TRGMUXn_LK(x)                     (((uint32_t)(((uint32_t)(x))<<TRGMUX_TRGMUXn_LK_SHIFT))&TRGMUX_TRGMUXn_LK_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group TRGMUX_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group TRGMUX_Peripheral_Access_Layer */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- WDOG Peripheral Access Layer\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup WDOG_Peripheral_Access_Layer WDOG Peripheral Access Layer\r\n * @{\r\n */\r\n\r\n\r\n/** WDOG - Size of Registers Arrays */\r\n\r\n/** WDOG - Register Layout Typedef */\r\ntypedef struct {\r\n  __IO uint32_t CS;                                /**< Watchdog Control and Status Register, offset: 0x0 */\r\n  __IO uint32_t CNT;                               /**< Watchdog Counter Register, offset: 0x4 */\r\n  __IO uint32_t TOVAL;                             /**< Watchdog Timeout Value Register, offset: 0x8 */\r\n  __IO uint32_t WIN;                               /**< Watchdog Window Register, offset: 0xC */\r\n} WDOG_Type, *WDOG_MemMapPtr;\r\n\r\n /** Number of instances of the WDOG module. */\r\n#define WDOG_INSTANCE_COUNT                      (1u)\r\n\r\n\r\n/* WDOG - Peripheral instance base addresses */\r\n/** Peripheral WDOG base address */\r\n#define WDOG_BASE                                (0x40052000u)\r\n/** Peripheral WDOG base pointer */\r\n#define WDOG                                     ((WDOG_Type *)WDOG_BASE)\r\n/** Array initializer of WDOG peripheral base addresses */\r\n#define WDOG_BASE_ADDRS                          { WDOG_BASE }\r\n/** Array initializer of WDOG peripheral base pointers */\r\n#define WDOG_BASE_PTRS                           { WDOG }\r\n /** Number of interrupt vector arrays for the WDOG module. */\r\n#define WDOG_IRQS_ARR_COUNT                      (1u)\r\n /** Number of interrupt channels for the WDOG module. */\r\n#define WDOG_IRQS_CH_COUNT                       (1u)\r\n/** Interrupt vectors for the WDOG peripheral type */\r\n#define WDOG_IRQS                                { WDOG_EWM_IRQn }\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- WDOG Register Masks\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup WDOG_Register_Masks WDOG Register Masks\r\n * @{\r\n */\r\n\r\n/* CS Bit Fields */\r\n#define WDOG_CS_STOP_MASK                        0x1u\r\n#define WDOG_CS_STOP_SHIFT                       0u\r\n#define WDOG_CS_STOP_WIDTH                       1u\r\n#define WDOG_CS_STOP(x)                          (((uint32_t)(((uint32_t)(x))<<WDOG_CS_STOP_SHIFT))&WDOG_CS_STOP_MASK)\r\n#define WDOG_CS_WAIT_MASK                        0x2u\r\n#define WDOG_CS_WAIT_SHIFT                       1u\r\n#define WDOG_CS_WAIT_WIDTH                       1u\r\n#define WDOG_CS_WAIT(x)                          (((uint32_t)(((uint32_t)(x))<<WDOG_CS_WAIT_SHIFT))&WDOG_CS_WAIT_MASK)\r\n#define WDOG_CS_DBG_MASK                         0x4u\r\n#define WDOG_CS_DBG_SHIFT                        2u\r\n#define WDOG_CS_DBG_WIDTH                        1u\r\n#define WDOG_CS_DBG(x)                           (((uint32_t)(((uint32_t)(x))<<WDOG_CS_DBG_SHIFT))&WDOG_CS_DBG_MASK)\r\n#define WDOG_CS_TST_MASK                         0x18u\r\n#define WDOG_CS_TST_SHIFT                        3u\r\n#define WDOG_CS_TST_WIDTH                        2u\r\n#define WDOG_CS_TST(x)                           (((uint32_t)(((uint32_t)(x))<<WDOG_CS_TST_SHIFT))&WDOG_CS_TST_MASK)\r\n#define WDOG_CS_UPDATE_MASK                      0x20u\r\n#define WDOG_CS_UPDATE_SHIFT                     5u\r\n#define WDOG_CS_UPDATE_WIDTH                     1u\r\n#define WDOG_CS_UPDATE(x)                        (((uint32_t)(((uint32_t)(x))<<WDOG_CS_UPDATE_SHIFT))&WDOG_CS_UPDATE_MASK)\r\n#define WDOG_CS_INT_MASK                         0x40u\r\n#define WDOG_CS_INT_SHIFT                        6u\r\n#define WDOG_CS_INT_WIDTH                        1u\r\n#define WDOG_CS_INT(x)                           (((uint32_t)(((uint32_t)(x))<<WDOG_CS_INT_SHIFT))&WDOG_CS_INT_MASK)\r\n#define WDOG_CS_EN_MASK                          0x80u\r\n#define WDOG_CS_EN_SHIFT                         7u\r\n#define WDOG_CS_EN_WIDTH                         1u\r\n#define WDOG_CS_EN(x)                            (((uint32_t)(((uint32_t)(x))<<WDOG_CS_EN_SHIFT))&WDOG_CS_EN_MASK)\r\n#define WDOG_CS_CLK_MASK                         0x300u\r\n#define WDOG_CS_CLK_SHIFT                        8u\r\n#define WDOG_CS_CLK_WIDTH                        2u\r\n#define WDOG_CS_CLK(x)                           (((uint32_t)(((uint32_t)(x))<<WDOG_CS_CLK_SHIFT))&WDOG_CS_CLK_MASK)\r\n#define WDOG_CS_RCS_MASK                         0x400u\r\n#define WDOG_CS_RCS_SHIFT                        10u\r\n#define WDOG_CS_RCS_WIDTH                        1u\r\n#define WDOG_CS_RCS(x)                           (((uint32_t)(((uint32_t)(x))<<WDOG_CS_RCS_SHIFT))&WDOG_CS_RCS_MASK)\r\n#define WDOG_CS_ULK_MASK                         0x800u\r\n#define WDOG_CS_ULK_SHIFT                        11u\r\n#define WDOG_CS_ULK_WIDTH                        1u\r\n#define WDOG_CS_ULK(x)                           (((uint32_t)(((uint32_t)(x))<<WDOG_CS_ULK_SHIFT))&WDOG_CS_ULK_MASK)\r\n#define WDOG_CS_PRES_MASK                        0x1000u\r\n#define WDOG_CS_PRES_SHIFT                       12u\r\n#define WDOG_CS_PRES_WIDTH                       1u\r\n#define WDOG_CS_PRES(x)                          (((uint32_t)(((uint32_t)(x))<<WDOG_CS_PRES_SHIFT))&WDOG_CS_PRES_MASK)\r\n#define WDOG_CS_CMD32EN_MASK                     0x2000u\r\n#define WDOG_CS_CMD32EN_SHIFT                    13u\r\n#define WDOG_CS_CMD32EN_WIDTH                    1u\r\n#define WDOG_CS_CMD32EN(x)                       (((uint32_t)(((uint32_t)(x))<<WDOG_CS_CMD32EN_SHIFT))&WDOG_CS_CMD32EN_MASK)\r\n#define WDOG_CS_FLG_MASK                         0x4000u\r\n#define WDOG_CS_FLG_SHIFT                        14u\r\n#define WDOG_CS_FLG_WIDTH                        1u\r\n#define WDOG_CS_FLG(x)                           (((uint32_t)(((uint32_t)(x))<<WDOG_CS_FLG_SHIFT))&WDOG_CS_FLG_MASK)\r\n#define WDOG_CS_WIN_MASK                         0x8000u\r\n#define WDOG_CS_WIN_SHIFT                        15u\r\n#define WDOG_CS_WIN_WIDTH                        1u\r\n#define WDOG_CS_WIN(x)                           (((uint32_t)(((uint32_t)(x))<<WDOG_CS_WIN_SHIFT))&WDOG_CS_WIN_MASK)\r\n/* CNT Bit Fields */\r\n#define WDOG_CNT_CNTLOW_MASK                     0xFFu\r\n#define WDOG_CNT_CNTLOW_SHIFT                    0u\r\n#define WDOG_CNT_CNTLOW_WIDTH                    8u\r\n#define WDOG_CNT_CNTLOW(x)                       (((uint32_t)(((uint32_t)(x))<<WDOG_CNT_CNTLOW_SHIFT))&WDOG_CNT_CNTLOW_MASK)\r\n#define WDOG_CNT_CNTHIGH_MASK                    0xFF00u\r\n#define WDOG_CNT_CNTHIGH_SHIFT                   8u\r\n#define WDOG_CNT_CNTHIGH_WIDTH                   8u\r\n#define WDOG_CNT_CNTHIGH(x)                      (((uint32_t)(((uint32_t)(x))<<WDOG_CNT_CNTHIGH_SHIFT))&WDOG_CNT_CNTHIGH_MASK)\r\n/* TOVAL Bit Fields */\r\n#define WDOG_TOVAL_TOVALLOW_MASK                 0xFFu\r\n#define WDOG_TOVAL_TOVALLOW_SHIFT                0u\r\n#define WDOG_TOVAL_TOVALLOW_WIDTH                8u\r\n#define WDOG_TOVAL_TOVALLOW(x)                   (((uint32_t)(((uint32_t)(x))<<WDOG_TOVAL_TOVALLOW_SHIFT))&WDOG_TOVAL_TOVALLOW_MASK)\r\n#define WDOG_TOVAL_TOVALHIGH_MASK                0xFF00u\r\n#define WDOG_TOVAL_TOVALHIGH_SHIFT               8u\r\n#define WDOG_TOVAL_TOVALHIGH_WIDTH               8u\r\n#define WDOG_TOVAL_TOVALHIGH(x)                  (((uint32_t)(((uint32_t)(x))<<WDOG_TOVAL_TOVALHIGH_SHIFT))&WDOG_TOVAL_TOVALHIGH_MASK)\r\n/* WIN Bit Fields */\r\n#define WDOG_WIN_WINLOW_MASK                     0xFFu\r\n#define WDOG_WIN_WINLOW_SHIFT                    0u\r\n#define WDOG_WIN_WINLOW_WIDTH                    8u\r\n#define WDOG_WIN_WINLOW(x)                       (((uint32_t)(((uint32_t)(x))<<WDOG_WIN_WINLOW_SHIFT))&WDOG_WIN_WINLOW_MASK)\r\n#define WDOG_WIN_WINHIGH_MASK                    0xFF00u\r\n#define WDOG_WIN_WINHIGH_SHIFT                   8u\r\n#define WDOG_WIN_WINHIGH_WIDTH                   8u\r\n#define WDOG_WIN_WINHIGH(x)                      (((uint32_t)(((uint32_t)(x))<<WDOG_WIN_WINHIGH_SHIFT))&WDOG_WIN_WINHIGH_MASK)\r\n\r\n/*!\r\n * @}\r\n */ /* end of group WDOG_Register_Masks */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group WDOG_Peripheral_Access_Layer */\r\n\r\n\r\n/*!\r\n * @}\r\n */ /* end of group Peripheral_access_layer_S32K142 */\r\n\r\n\r\n/* ----------------------------------------------------------------------------\r\n   -- Backward Compatibility for S32K142\r\n   ---------------------------------------------------------------------------- */\r\n\r\n/*!\r\n * @addtogroup Backward_Compatibility_Symbols_S32K142 Backward Compatibility for S32K142\r\n * @{\r\n */\r\n\r\n/* No backward compatibility issues. */\r\n\r\n/*!\r\n * @}\r\n */ /* end of group Backward_Compatibility_Symbols_S32K142 */\r\n\r\n\r\n#else /* #if !defined(S32K142_H_) */\r\n  /* There is already included the same memory map. Check if it is compatible (has the same major version) */\r\n  #if (MCU_MEM_MAP_VERSION != 0x0400u)\r\n    #if (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING))\r\n      #warning There are included two not compatible versions of memory maps. Please check possible differences.\r\n    #endif /* (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING)) */\r\n  #endif /* (MCU_MEM_MAP_VERSION != 0x0400u) */\r\n#endif  /* #if !defined(S32K142_H_) */\r\n\r\n/* S32K142.h, eof. */\r\n"},{"name":"S32K142_features.h","type":"header","group":"other","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw\\S32K142\\include","tag":"","groupDisplay":"Other files","code":"/*\r\n * Copyright (c) 2015 Freescale Semiconductor, Inc.\r\n * Copyright 2016-2017 NXP\r\n * All rights reserved.\r\n *\r\n * NXP Confidential. This software is owned or controlled by NXP and may only be\r\n * used strictly in accordance with the applicable license terms. By expressly\r\n * accepting such terms or by downloading, installing, activating and/or otherwise\r\n * using the software, you are agreeing that you have read, and that you agree to\r\n * comply with and are bound by, such license terms. If you do not agree to be\r\n * bound by the applicable license terms, then you may not retain, install,\r\n * activate or otherwise use the software. The production use license in\r\n * Section 2.3 is expressly granted for this software.\r\n */\r\n\r\n/*!\r\n * @file S32K142_features.h\r\n * @brief Chip specific module features\r\n *\r\n * @page misra_violations MISRA-C:2012 violations\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Advisory Rule 2.3, Global typedef not referenced.\r\n * Type used only in some modules of the SDK.\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Advisory Rule 2.4, tag unused outside of typedefs\r\n * Tag defined specifically for typedef\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Advisory Rule 2.5, Global macro not referenced.\r\n * The macros defined are used to define features for each driver, so this might be reported\r\n * when the analysis is made only on one driver.\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Advisory Directive 4.9, Function-like macro\r\n * These are very simple macros used for abstracting hw implementation.\r\n * They help make the code easy to understand.\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Required Rule 5.1, identifier clash\r\n * The supported compilers use more than 31 significant characters for identifiers.\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Required Rule 5.2, identifier clash\r\n * The supported compilers use more than 31 significant characters for identifiers.\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Required Rule 5.4, identifier clash\r\n * The supported compilers use more than 31 significant characters for identifiers.\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Required Rule 5.5, identifier clash\r\n * The supported compilers use more than 31 significant characters for identifiers.\r\n *\r\n */\r\n\r\n#if !defined(S32K142_FEATURES_H)\r\n#define S32K142_FEATURES_H\r\n\r\n/* ERRATA sections*/\r\n\r\n/* @brief ARM Errata 838869: Store immediate overlapping exception return operation might vector to\r\n * incorrect interrupt. */\r\n#define ERRATA_E9005\r\n\r\n/* @brief ARM Errata 709718: VDIV or VSQRT instructions might not complete correctly when very\r\n * short ISRs are used. */\r\n#define ERRATA_E6940\r\n\r\n/* @brief E10792: LPI2C: Slave Transmit Data Flag may incorrectly read as one when TXCFG is zero.\r\n * Interrupts for transfer data should be enabled after the address valid event is detected and\r\n * disabled at the end of the transfer. */\r\n#define ERRATA_E10792\r\n\r\n/* @brief Errata workaround: System clock status register may be a erroneous status during the system clock switch.\r\n * Read system clock source twice. */\r\n#define ERRATA_E10777\r\n\r\n/* @brief E10856: FTM: Safe state is not removed from channel outputs after fault condition\r\n * ends if SWOCTRL is being used to control the pin */\r\n#define ERRATA_E10856\r\n\r\n/* @brief Number of cores. */\r\n#define NUMBER_OF_CORES (1u)\r\n\r\n/* @brief Number of alternative clocks available */\r\n#define NUMBER_OF_ALT_CLOCKS  ADC_CLK_ALT_1\r\n\r\n/* PORT module features */\r\n/*! @brief PORT Used for setting Pins */\r\n#define FEATURE_PINS_DRIVER_USING_PORT (1)\r\n/* @brief Has control lock (register bit PCR[LK]). */\r\n#define FEATURE_PORT_HAS_PIN_CONTROL_LOCK (1)\r\n/* @brief Has open drain control (register bit PCR[ODE]). */\r\n#define FEATURE_PINS_HAS_OPEN_DRAIN (0)\r\n/* @brief Has digital filter (registers DFER, DFCR and DFWR). */\r\n#define FEATURE_PORT_HAS_DIGITAL_FILTER (1)\r\n/* @brief Has trigger output to trigger other peripherals (register bit field PCR[IRQC] values). */\r\n#define FEATURE_PORT_HAS_TRIGGER_OUT (0)\r\n/* @brief Has setting flag only (register bit field PCR[IRQC] values). */\r\n#define FEATURE_PORT_HAS_FLAG_SET_ONLY (0)\r\n/* @brief Has over-current feature (register bit field PCR[OCIE] values). */\r\n#define FEATURE_PINS_HAS_OVER_CURRENT (0)\r\n/* @brief Has pull resistor selection available. */\r\n#define FEATURE_PINS_HAS_PULL_SELECTION (1)\r\n/* @brief Has slew rate control (register bit PCR[SRE]). */\r\n#define FEATURE_PINS_HAS_SLEW_RATE (0)\r\n/* @brief Has passive filter (register bit field PCR[PFE]). */\r\n#define FEATURE_PORT_HAS_PASSIVE_FILTER (1)\r\n/* @brief Has drive strength (register bit PCR[DSE]). */\r\n#define FEATURE_PINS_HAS_DRIVE_STRENGTH (1)\r\n/* @brief Has drive strength control bits*/\r\n#define FEATURE_PINS_HAS_DRIVE_STRENGTH_CONTROL (0)\r\n/* @brief Has port input disable control bits*/\r\n#define FEATURE_PORT_HAS_INPUT_DISABLE (1)\r\n/* @brief SIM_CHIPCTL_ADC_INTERLEAVE_EN bit is available */\r\n#define FEATURE_PINS_HAS_ADC_INTERLEAVE_EN (1)\r\n\r\n/* CMP module features */\r\n\r\n/* @brief Comparator hard block offset control */\r\n#define FEATURE_CMP_HAS_HARD_BLOCK_OFFSET   (1)\r\n/* @brief Comparator fix DAC input to mux side */\r\n#define FEATURE_CMP_DAC_FIX_SELECTION       (0)\r\n/* @brief Comparator initialization delay */\r\n#define FEATURE_CMP_HAS_INIT_DELAY          (1)\r\n\r\n#define C0_RESET_VALUE (CMP_C0_DMAEN(0U) | CMP_C0_IER(0U) | CMP_C0_IEF(0U) | CMP_C0_CFR(1U) |                     \\\r\n                        CMP_C0_CFF(1U) | CMP_C0_FPR(0U) | CMP_C0_SE(0U) | CMP_C0_WE(0U) |                         \\\r\n                        CMP_C0_PMODE(0U) | CMP_C0_INVT(0U) | CMP_C0_COS(0U) | CMP_C0_OPE(0U) |                    \\\r\n                        CMP_C0_EN(0U) | CMP_C0_FILTER_CNT(0U) | CMP_C0_OFFSET(0U) | CMP_C0_HYSTCTR(0U))\r\n\r\n#define C1_RESET_VALUE (CMP_C1_INPSEL(0U) | CMP_C1_INNSEL(0U) | CMP_C1_CHN7(0U) | CMP_C1_CHN6(0U) |               \\\r\n                        CMP_C1_CHN5(0U) | CMP_C1_CHN4(0U) | CMP_C1_CHN3(0U) | CMP_C1_CHN2(0U) |                   \\\r\n                        CMP_C1_CHN1(0U) | CMP_C1_CHN0(0U) | CMP_C1_DACEN(0U) | CMP_C1_VRSEL(0U) |                 \\\r\n                        CMP_C1_PSEL(0U) | CMP_C1_MSEL(0U) |  CMP_C1_VOSEL(0U))\r\n\r\n#define C2_RESET_VALUE (CMP_C2_RRE(0U) | CMP_C2_RRIE(0U) | CMP_C2_FXMP(0U) | CMP_C2_FXMXCH(0U) | CMP_C2_CH7F(1U) |    \\\r\n                        CMP_C2_CH6F(1U) | CMP_C2_CH5F(1U) | CMP_C2_CH4F(1U) | CMP_C2_CH3F(1U) | CMP_C2_CH2F(1U) |     \\\r\n                        CMP_C2_CH1F(1U) | CMP_C2_CH0F(1U) | CMP_C2_NSAM(0U) | CMP_C2_NSAM(0U) | CMP_C2_INITMOD(0U) |  \\\r\n                        CMP_C2_ACOn(0U))\r\n\r\n#define CMP_DAC_SOURCE          0U\r\n#define CMP_MUX_SOURCE          1U\r\n#define CMP_DAC_RESOLUTION      255U\r\n\r\n/* SOC module features */\r\n\r\n/* @brief PORT availability on the SoC. */\r\n#define FEATURE_SOC_PORT_COUNT (5)\r\n\r\n#define FEATURE_SOC_SCG_COUNT (1)\r\n\r\n/* @brief Slow IRC high range clock frequency. */\r\n#define FEATURE_SCG_SIRC_HIGH_RANGE_FREQ (8000000U)\r\n\r\n/* @brief Fast IRC trimmed clock frequency(48MHz). */\r\n#define FEATURE_SCG_FIRC_FREQ0  (48000000U)\r\n\r\n/* FLASH module features */\r\n\r\n/* @brief Is of type FTFA. */\r\n#define FEATURE_FLS_IS_FTFA (0u)\r\n/* @brief Is of type FTFC. */\r\n#define FEATURE_FLS_IS_FTFC (1u)\r\n/* @brief Is of type FTFE. */\r\n#define FEATURE_FLS_IS_FTFE (0u)\r\n/* @brief Is of type FTFL. */\r\n#define FEATURE_FLS_IS_FTFL (0u)\r\n/* @brief Is of type FTFM. */\r\n#define FEATURE_FLS_IS_FTFM (0u)\r\n/* @brief Has flags indicating the status of the FlexRAM (register bits FCNFG[EEERDY], FCNFG[RAMRDY] and FCNFG[PFLSH]). */\r\n#define FEATURE_FLS_HAS_FLEX_RAM_FLAGS (1u)\r\n/* @brief Has program flash swapping status flag (register bit FCNFG[SWAP]). */\r\n#define FEATURE_FLS_HAS_PF_SWAPPING_STATUS_FLAG (0u)\r\n/* @brief Has EEPROM region protection (register FEPROT). */\r\n#define FEATURE_FLS_HAS_EEROM_REGION_PROTECTION (1u)\r\n/* @brief Has data flash region protection (register FDPROT). */\r\n#define FEATURE_FLS_HAS_DATA_FLS_REGION_PROTECTION (1u)\r\n/* @brief P-Flash block count. */\r\n#define FEATURE_FLS_PF_BLOCK_COUNT (1u)\r\n/* @brief P-Flash block size. */\r\n#define FEATURE_FLS_PF_BLOCK_SIZE (0x40000u)\r\n/* @brief P-Flash sector size. */\r\n#define FEATURE_FLS_PF_BLOCK_SECTOR_SIZE (2048u)\r\n/* @brief P-Flash write unit size. */\r\n#define FEATURE_FLS_PF_BLOCK_WRITE_UNIT_SIZE (8u)\r\n/* @brief P-Flash block swap feature. */\r\n#define FEATURE_FLS_HAS_PF_BLOCK_SWAP (0u)\r\n/* @brief Has FlexNVM memory. */\r\n#define FEATURE_FLS_HAS_FLEX_NVM (1u)\r\n/* @brief FlexNVM block count. */\r\n#define FEATURE_FLS_DF_BLOCK_COUNT (1u)\r\n/* @brief FlexNVM block size. */\r\n#define FEATURE_FLS_DF_BLOCK_SIZE (65536u)\r\n/* @brief FlexNVM sector size. */\r\n#define FEATURE_FLS_DF_BLOCK_SECTOR_SIZE (2048u)\r\n/* @brief FlexNVM write unit size. */\r\n#define FEATURE_FLS_DF_BLOCK_WRITE_UNIT_SIZE (8u)\r\n/* @brief FlexNVM start address. (Valid only if FlexNVM is available.) */\r\n#define FEATURE_FLS_DF_START_ADDRESS (0x10000000u)\r\n/* @brief Has FlexRAM memory. */\r\n#define FEATURE_FLS_HAS_FLEX_RAM (1u)\r\n/* @brief FlexRAM size. */\r\n#define FEATURE_FLS_FLEX_RAM_SIZE (4096u)\r\n/* @brief FlexRAM start address. (Valid only if FlexRAM is available.) */\r\n#define FEATURE_FLS_FLEX_RAM_START_ADDRESS (0x14000000u)\r\n/* @brief Has 0x00 Read 1s Block command. */\r\n#define FEATURE_FLS_HAS_READ_1S_BLOCK_CMD (1u)\r\n/* @brief Has 0x01 Read 1s Section command. */\r\n#define FEATURE_FLS_HAS_READ_1S_SECTION_CMD (1u)\r\n/* @brief Has 0x02 Program Check command. */\r\n#define FEATURE_FLS_HAS_PROGRAM_CHECK_CMD (1u)\r\n/* @brief Has 0x03 Read Resource command. */\r\n#define FEATURE_FLS_HAS_READ_RESOURCE_CMD (0u)\r\n/* @brief Has 0x06 Program Longword command. */\r\n#define FEATURE_FLS_HAS_PROGRAM_LONGWORD_CMD (0u)\r\n/* @brief Has 0x07 Program Phrase command. */\r\n#define FEATURE_FLS_HAS_PROGRAM_PHRASE_CMD (1u)\r\n/* @brief Has 0x08 Erase Flash Block command. */\r\n#define FEATURE_FLS_HAS_ERASE_BLOCK_CMD (1u)\r\n/* @brief Has 0x09 Erase Flash Sector command. */\r\n#define FEATURE_FLS_HAS_ERASE_SECTOR_CMD (1u)\r\n/* @brief Has 0x0B Program Section command. */\r\n#define FEATURE_FLS_HAS_PROGRAM_SECTION_CMD (1u)\r\n/* @brief Has 0x40 Read 1s All Blocks command. */\r\n#define FEATURE_FLS_HAS_READ_1S_ALL_BLOCKS_CMD (1u)\r\n/* @brief Has 0x41 Read Once command. */\r\n#define FEATURE_FLS_HAS_READ_ONCE_CMD (1u)\r\n/* @brief Has 0x43 Program Once command. */\r\n#define FEATURE_FLS_HAS_PROGRAM_ONCE_CMD (1u)\r\n/* @brief Has 0x44 Erase All Blocks command. */\r\n#define FEATURE_FLS_HAS_ERASE_ALL_CMD (1u)\r\n/* @brief Has 0x45 Verify Backdoor Access Key command. */\r\n#define FEATURE_FLS_HAS_VERIFY_BACKDOOR_ACCESS_KEY_CMD (1u)\r\n/* @brief Has 0x46 Swap Control command. */\r\n#define FEATURE_FLS_HAS_SWAP_CONTROL_CMD (0u)\r\n/* @brief Has 0x49 Erase All Blocks unsecure command. */\r\n#define FEATURE_FLS_HAS_ERASE_ALL_BLOCKS_UNSECURE_CMD (1u)\r\n/* @brief Has 0x80 Program Partition command. */\r\n#define FEATURE_FLS_HAS_PROGRAM_PARTITION_CMD (1u)\r\n/* @brief Has 0x81 Set FlexRAM Function command. */\r\n#define FEATURE_FLS_HAS_SET_FLEXRAM_FUNCTION_CMD (1u)\r\n/* @brief P-Flash Erase/Read 1st all block command address alignment. */\r\n#define FEATURE_FLS_PF_BLOCK_CMD_ADDRESS_ALIGMENT (8u)\r\n/* @brief P-Flash Erase sector command address alignment. */\r\n#define FEATURE_FLS_PF_SECTOR_CMD_ADDRESS_ALIGMENT (8u)\r\n/* @brief P-Flash Program/Verify section command address alignment. */\r\n#define FEATURE_FLS_PF_SECTION_CMD_ADDRESS_ALIGMENT (8u)\r\n/* @brief P-Flash Read resource command address alignment. */\r\n#define FEATURE_FLS_PF_RESOURCE_CMD_ADDRESS_ALIGMENT (8u)\r\n/* @brief P-Flash Program check command address alignment. */\r\n#define FEATURE_FLS_PF_CHECK_CMD_ADDRESS_ALIGMENT (4u)\r\n/* @brief P-Flash Program check command address alignment. */\r\n#define FEATURE_FLS_PF_SWAP_CONTROL_CMD_ADDRESS_ALIGMENT (0u)\r\n/* @brief FlexNVM Erase/Read 1st all block command address alignment. */\r\n#define FEATURE_FLS_DF_BLOCK_CMD_ADDRESS_ALIGMENT (8u)\r\n/* @brief FlexNVM Erase sector command address alignment. */\r\n#define FEATURE_FLS_DF_SECTOR_CMD_ADDRESS_ALIGMENT (8u)\r\n/* @brief FlexNVM Program/Verify section command address alignment. */\r\n#define FEATURE_FLS_DF_SECTION_CMD_ADDRESS_ALIGMENT (8u)\r\n/* @brief FlexNVM Read resource command address alignment. */\r\n#define FEATURE_FLS_DF_RESOURCE_CMD_ADDRESS_ALIGMENT (8u)\r\n/* @brief FlexNVM Program check command address alignment. */\r\n#define FEATURE_FLS_DF_CHECK_CMD_ADDRESS_ALIGMENT (4u)\r\n/* @brief FlexNVM partition code 0000 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */\r\n#define FEATURE_FLS_DF_SIZE_0000 (0x00010000u)\r\n/* @brief FlexNVM partition code 0001 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */\r\n#define FEATURE_FLS_DF_SIZE_0001 (0xFFFFFFFFu)\r\n/* @brief FlexNVM partition code 0010 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */\r\n#define FEATURE_FLS_DF_SIZE_0010 (0xFFFFFFFFu)\r\n/* @brief FlexNVM partition code 0011 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */\r\n#define FEATURE_FLS_DF_SIZE_0011 (0x00008000u)\r\n/* @brief FlexNVM partition code 0100 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */\r\n#define FEATURE_FLS_DF_SIZE_0100 (0x00000000u)\r\n/* @brief FlexNVM partition code 0101 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */\r\n#define FEATURE_FLS_DF_SIZE_0101 (0xFFFFFFFFu)\r\n/* @brief FlexNVM partition code 0110 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */\r\n#define FEATURE_FLS_DF_SIZE_0110 (0xFFFFFFFFu)\r\n/* @brief FlexNVM partition code 0111 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */\r\n#define FEATURE_FLS_DF_SIZE_0111 (0xFFFFFFFFu)\r\n/* @brief FlexNVM partition code 1000 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */\r\n#define FEATURE_FLS_DF_SIZE_1000 (0x00000000u)\r\n/* @brief FlexNVM partition code 1001 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */\r\n#define FEATURE_FLS_DF_SIZE_1001 (0xFFFFFFFFu)\r\n/* @brief FlexNVM partition code 1010 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */\r\n#define FEATURE_FLS_DF_SIZE_1010 (0x00004000u)\r\n/* @brief FlexNVM partition code 1011 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */\r\n#define FEATURE_FLS_DF_SIZE_1011 (0x00008000u)\r\n/* @brief FlexNVM partition code 1100 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */\r\n#define FEATURE_FLS_DF_SIZE_1100 (0x00010000u)\r\n/* @brief FlexNVM partition code 1101 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */\r\n#define FEATURE_FLS_DF_SIZE_1101 (0xFFFFFFFFu)\r\n/* @brief FlexNVM partition code 1110 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */\r\n#define FEATURE_FLS_DF_SIZE_1110 (0xFFFFFFFFu)\r\n/* @brief FlexNVM partition code 1111 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */\r\n#define FEATURE_FLS_DF_SIZE_1111 (0x00010000u)\r\n/* @brief Emulated EEPROM size code 0000 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */\r\n#define FEATURE_FLS_EE_SIZE_0000 (0xFFFFu)\r\n/* @brief Emulated EEPROM size code 0001 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */\r\n#define FEATURE_FLS_EE_SIZE_0001 (0xFFFFu)\r\n/* @brief Emulated EEPROM size code 0010 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */\r\n#define FEATURE_FLS_EE_SIZE_0010 (0x1000u)\r\n/* @brief Emulated EEPROM size code 0011 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */\r\n#define FEATURE_FLS_EE_SIZE_0011 (0xFFFFu)\r\n/* @brief Emulated EEPROM size code 0100 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */\r\n#define FEATURE_FLS_EE_SIZE_0100 (0xFFFFu)\r\n/* @brief Emulated EEPROM size code 0101 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */\r\n#define FEATURE_FLS_EE_SIZE_0101 (0xFFFFu)\r\n/* @brief Emulated EEPROM size code 0110 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */\r\n#define FEATURE_FLS_EE_SIZE_0110 (0xFFFFu)\r\n/* @brief Emulated EEPROM size code 0111 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */\r\n#define FEATURE_FLS_EE_SIZE_0111 (0xFFFFu)\r\n/* @brief Emulated EEPROM size code 1000 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */\r\n#define FEATURE_FLS_EE_SIZE_1000 (0xFFFFu)\r\n/* @brief Emulated EEPROM size code 1001 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */\r\n#define FEATURE_FLS_EE_SIZE_1001 (0xFFFFu)\r\n/* @brief Emulated EEPROM size code 1010 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */\r\n#define FEATURE_FLS_EE_SIZE_1010 (0xFFFFu)\r\n/* @brief Emulated EEPROM size code 1011 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */\r\n#define FEATURE_FLS_EE_SIZE_1011 (0xFFFFu)\r\n/* @brief Emulated EEPROM size code 1100 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */\r\n#define FEATURE_FLS_EE_SIZE_1100 (0xFFFFu)\r\n/* @brief Emulated EEPROM size code 1101 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */\r\n#define FEATURE_FLS_EE_SIZE_1101 (0xFFFFu)\r\n/* @brief Emulated EEPROM size code 1110 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */\r\n#define FEATURE_FLS_EE_SIZE_1110 (0xFFFFu)\r\n/* @brief Emulated EEPROM size code 1111 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */\r\n#define FEATURE_FLS_EE_SIZE_1111 (0x0000u)\r\n/* @brief Has the detection of uncorrected ECC errors. */\r\n#define FEATURE_FLS_HAS_DETECT_ECC_ERROR (1)\r\n/* @brief Has the interrupt double bit fault detect. */\r\n#define FEATURE_FLS_HAS_INTERRUPT_DOUBLE_BIT_FAULT_IRQ (1)\r\n\r\n/* LPUART module features */\r\n\r\n/* @brief Has extended data register ED. */\r\n#define FEATURE_LPUART_HAS_EXTENDED_DATA_REGISTER_FLAGS (1)\r\n/* @brief Hardware flow control (RTS, CTS) is supported. */\r\n#define FEATURE_LPUART_HAS_MODEM_SUPPORT (1)\r\n/* @brief Baud rate oversampling is available. */\r\n#define FEATURE_LPUART_HAS_BAUD_RATE_OVER_SAMPLING_SUPPORT (1)\r\n/* @brief Baud rate oversampling is available. */\r\n#define FEATURE_LPUART_HAS_BOTH_EDGE_SAMPLING_SUPPORT (1)\r\n/* @brief Capacity (number of entries) of the transmit/receive FIFO (or zero if no FIFO is available). */\r\n#define FEATURE_LPUART_FIFO_SIZE (4U)\r\n/* @brief Supports two match addresses to filter incoming frames. */\r\n#define FEATURE_LPUART_HAS_ADDRESS_MATCHING (1)\r\n/* @brief Has transmitter/receiver DMA enable bits. */\r\n#define FEATURE_LPUART_HAS_DMA_ENABLE (1)\r\n/* @brief Flag clearance mask for STAT register. */\r\n#define FEATURE_LPUART_STAT_REG_FLAGS_MASK (0xC01FC000U)\r\n/* @brief Flag clearance mask for FIFO register. */\r\n#define FEATURE_LPUART_FIFO_REG_FLAGS_MASK (0x00030000U)\r\n/* @brief Reset mask for FIFO register. */\r\n#define FEATURE_LPUART_FIFO_RESET_MASK (0x0003C000U)\r\n/* @brief Default oversampling ratio. */\r\n#define FEATURE_LPUART_DEFAULT_OSR (0x0FUL)\r\n/* @brief Default baud rate modulo divisor. */\r\n#define FEATURE_LPUART_DEFAULT_SBR (0x04UL)\r\n/* @brief Clock names for LPUART. */\r\n#define LPUART_CLOCK_NAMES {LPUART0_CLK, LPUART1_CLK}\r\n\r\n/* FlexIO module features */\r\n\r\n/* @brief Define the maximum number of shifters for any FlexIO instance. */\r\n#define FEATURE_FLEXIO_MAX_SHIFTER_COUNT  (4U)\r\n/* @brief Define DMA request names for Flexio. */\r\n#define FEATURE_FLEXIO_DMA_REQ_0    EDMA_REQ_FLEXIO_SHIFTER0\r\n#define FEATURE_FLEXIO_DMA_REQ_1    EDMA_REQ_FLEXIO_SHIFTER1\r\n#define FEATURE_FLEXIO_DMA_REQ_2    EDMA_REQ_FLEXIO_SHIFTER2\r\n#define FEATURE_FLEXIO_DMA_REQ_3    EDMA_REQ_FLEXIO_SHIFTER3\r\n\r\n/* LPI2C module features */\r\n\r\n/* @brief DMA instance used for LPI2C module */\r\n#define LPI2C_DMA_INSTANCE 0U\r\n\r\n/* @brief EDMA requests for LPI2C module. */\r\n#define LPI2C_EDMA_REQ                           {{(uint8_t)EDMA_REQ_LPI2C0_TX, (uint8_t)EDMA_REQ_LPI2C0_RX}}\r\n/* @brief PCC clocks for LPI2C module. */\r\n#define LPI2C_PCC_CLOCKS                         {LPI2C0_CLK}\r\n\r\n/* @brief Disable high-speed and ultra-fast operating modes for S32K14x. */\r\n#define LPI2C_HAS_FAST_PLUS_MODE (0U)\r\n#define LPI2C_HAS_HIGH_SPEED_MODE (0U)\r\n#define LPI2C_HAS_ULTRA_FAST_MODE (0U)\r\n\r\n/* @brief VECTKEY value so that AIRCR register write is not ignored. */\r\n#define FEATURE_SCB_VECTKEY               (0x05FAU)\r\n\r\n\r\n/* SMC module features */\r\n\r\n/* @brief Has stop option (register bit STOPCTRL[STOPO]). */\r\n#define FEATURE_SMC_HAS_STOPO (1U)\r\n/* @brief Has partial stop option (register bit STOPCTRL[PSTOPO]). */\r\n#define FEATURE_SMC_HAS_PSTOPO (0U)\r\n/* @brief Has WAIT and VLPW options. */\r\n#define FEATURE_SMC_HAS_WAIT_VLPW (0U)\r\n/* @brief Has high speed run mode (register bit PMPROT[AHSRUN]). */\r\n#define FEATURE_SMC_HAS_HIGH_SPEED_RUN_MODE (1U)\r\n/* @brief Value of SPLL source clock in the SCG_HCCR register */\r\n#define FEATURE_SCG_SPLL_VALUE (6U)\r\n\r\n/* RCM module feature */\r\n\r\n/* @brief Has existence of CMU loss of clock as reset source */\r\n#define FEATURE_RCM_HAS_EXISTENCE_CMU_LOSS_OF_CLOCK (0)\r\n/* @brief Has CMU loss of clock as reset source */\r\n#define FEATURE_RCM_HAS_CMU_LOSS_OF_CLOCK (0)\r\n/* @brief Has sticky CMU loss of clock as reset source */\r\n#define FEATURE_RCM_HAS_STICKY_CMU_LOSS_OF_CLOCK (0)\r\n\r\n/* MPU module features */\r\n\r\n\r\n/* @brief Specifies hardware revision level. */\r\n#define FEATURE_MPU_HARDWARE_REVISION_LEVEL   (1U)\r\n/* @brief Has process identifier support. */\r\n#define FEATURE_MPU_HAS_PROCESS_IDENTIFIER    (1U)\r\n/* @brief Special region descriptor. */\r\n#define FEATURE_MPU_SPECIAL_REGION            (0U)\r\n/* @brief The number of master has process identifier. */\r\n#define FEATURE_MPU_NUM_MASTER_HAS_PROCESS_IDENTIFIER    (2U)\r\n/* Reset value of all master access right in region 0 */\r\n#define FEATURE_MPU_REGION_0_ACCESS_RIGHT_RESET_VALUE    (0x0061F7DFU)\r\n/* @brief Specifies total number of bus masters. */\r\n#define FEATURE_MPU_MASTER_COUNT              (3U)\r\n/* @brief Specifies maximum number of masters which have separated\r\nprivilege rights for user and supervisor mode accesses (e.g. master0~3 in S32K14x).\r\n*/\r\n#define FEATURE_MPU_MAX_LOW_MASTER_NUMBER     (3U)\r\n/* @brief Specifies maximum number of masters which have only\r\nread and write permissions (e.g. master4~7 in S32K14x).\r\n*/\r\n#define FEATURE_MPU_MAX_HIGH_MASTER_NUMBER    (7U)\r\n\r\n/* @brief Specifies number of set access control right bits for\r\n   masters which have separated privilege rights for user and\r\n   supervisor mode accesses (e.g. master0~3 in S32K14x).\r\n*/\r\n#define FEATURE_MPU_LOW_MASTER_CONTROL_WIDTH  (6U)\r\n/* @brief Specifies number of set access control right bits for\r\n   masters which have only read and write permissions(e.g. master4~7 in S32K14x).\r\n*/\r\n#define FEATURE_MPU_HIGH_MASTER_CONTROL_WIDTH (2U)\r\n\r\n/* @brief The MPU Logical Bus Master Number for core bus master. */\r\n#define FEATURE_MPU_MASTER_CORE               (0U)\r\n/* @brief The MPU Logical Bus Master Number for Debugger master. */\r\n#define FEATURE_MPU_MASTER_DEBUGGER           (1U)\r\n/* @brief The MPU Logical Bus Master Number for DMA master. */\r\n#define FEATURE_MPU_MASTER_DMA                (2U)\r\n/* @brief Specifies master number. */\r\n#define FEATURE_MPU_MASTER                        \\\r\n{                                                 \\\r\n    FEATURE_MPU_MASTER_CORE,     /*!< CORE */     \\\r\n    FEATURE_MPU_MASTER_DEBUGGER, /*!< DEBUGGER */ \\\r\n    FEATURE_MPU_MASTER_DMA,      /*!< DMA */      \\\r\n}\r\n\r\n/* @brief Specifies total number of slave ports. */\r\n#define FEATURE_MPU_SLAVE_COUNT               (4U)\r\n/* @brief The MPU Slave Port Assignment for Flash Controller and boot ROM. */\r\n#define FEATURE_MPU_SLAVE_FLASH_BOOTROM       (0U)\r\n/* @brief The MPU Slave Port Assignment for SRAM back door. */\r\n#define FEATURE_MPU_SLAVE_SRAM_BACKDOOR       (1U)\r\n/* @brief The MPU Slave Port Assignment for SRAM_L front door. */\r\n#define FEATURE_MPU_SLAVE_SRAM_L_FRONTDOOR    (2U)\r\n/* @brief The MPU Slave Port Assignment for SRAM_U front door. */\r\n#define FEATURE_MPU_SLAVE_SRAM_U_FRONTDOOR    (3U)\r\n/* @brief The MPU Slave Port mask. */\r\n#define FEATURE_MPU_SLAVE_MASK                (0xF0000000U)\r\n#define FEATURE_MPU_SLAVE_SHIFT               (28u)\r\n#define FEATURE_MPU_SLAVE_WIDTH               (4u)\r\n#define FEATURE_MPU_SLAVE(x)                  (((uint32_t)(((uint32_t)(x))<<FEATURE_MPU_SLAVE_SHIFT))&FEATURE_MPU_SLAVE_MASK)\r\n\r\n\r\n/* WDOG module features */\r\n\r\n/* @brief The 32-bit value used for unlocking the WDOG. */\r\n#define FEATURE_WDOG_UNLOCK_VALUE                       (0xD928C520U)\r\n/* @brief The 32-bit value used for resetting the WDOG counter. */\r\n#define FEATURE_WDOG_TRIGGER_VALUE                      (0xB480A602U)\r\n/* @brief The reset value of the timeout register. */\r\n#define FEATURE_WDOG_TO_RESET_VALUE                     (0x400U)\r\n/* @brief The value minimum of the timeout register. */\r\n#define FEATURE_WDOG_MINIMUM_TIMEOUT_VALUE              (0x0U)\r\n/* @brief The reset value of the window register. */\r\n#define FEATURE_WDOG_WIN_RESET_VALUE                    (0x0U)\r\n/* @brief The mask of the reserved bit in the CS register. */\r\n#define FEATURE_WDOG_CS_RESERVED_MASK                   (0x2000U)\r\n/* @brief The value used to set WDOG source clock from LPO. */\r\n#define FEATURE_WDOG_CLK_FROM_LPO                       (0x1UL)\r\n/* @brief The first 16-bit value used for unlocking the WDOG. */\r\n#define FEATURE_WDOG_UNLOCK16_FIRST_VALUE               (0xC520U)\r\n/* @brief The second 16-bit value used for unlocking the WDOG. */\r\n#define FEATURE_WDOG_UNLOCK16_SECOND_VALUE              (0xD928U)\r\n/* @brief The first 16-bit value used for resetting the WDOG counter. */\r\n#define FEATURE_WDOG_TRIGGER16_FIRST_VALUE              (0xA602U)\r\n/* @brief The second 16-bit value used for resetting the WDOG counter. */\r\n#define FEATURE_WDOG_TRIGGER16_SECOND_VALUE             (0xB480U)\r\n/* @brief Default reset value of the CS register. */\r\n#define FEATURE_WDOG_CS_RESET_VALUE                     (0x2520U)\r\n\r\n/* FTM module features */\r\n\r\n/* @brief Number of PWM channels */\r\n#define FEATURE_FTM_CHANNEL_COUNT               (8U)\r\n/* @brief Number of fault channels */\r\n#define FTM_FEATURE_FAULT_CHANNELS              (4U)\r\n/* @brief Width of control channel */\r\n#define FTM_FEATURE_COMBINE_CHAN_CTRL_WIDTH     (8U)\r\n/* @brief Output channel offset */\r\n#define FTM_FEATURE_OUTPUT_CHANNEL_OFFSET       (16U)\r\n/* @brief Max counter value */\r\n#define FTM_FEATURE_CNT_MAX_VALUE_U32           (0x0000FFFFU)\r\n/* @brief Input capture for single shot */\r\n#define FTM_FEATURE_INPUT_CAPTURE_SINGLE_SHOT   (2U)\r\n/* @brief Dithering has supported on the generated PWM signals */\r\n#define FEATURE_FTM_HAS_SUPPORTED_DITHERING     (1U)\r\n/*! @brief Number of interrupt vector for channels of the FTM module. */\r\n#define FEATURE_FTM_HAS_NUM_IRQS_CHANS          (4U)\r\n\r\n/* CRC module features */\r\n\r\n/* @brief CRC module use for S32K. */\r\n#define FEATURE_CRC_DRIVER_SOFT_POLYNOMIAL\r\n/* @brief Default CRC bit width */\r\n#define FEATURE_CRC_DEFAULT_WIDTH               CRC_BITS_16\r\n/* @brief Default CRC read transpose */\r\n#define FEATURE_CRC_DEFAULT_READ_TRANSPOSE      CRC_TRANSPOSE_NONE\r\n/* @brief Default CRC write transpose */\r\n#define FEATURE_CRC_DEFAULT_WRITE_TRANSPOSE     CRC_TRANSPOSE_NONE\r\n/* @brief Default polynomial 0x1021U */\r\n#define FEATURE_CRC_DEFAULT_POLYNOMIAL          (0x1021U)\r\n/* @brief Default seed value is 0xFFFFU */\r\n#define FEATURE_CRC_DEFAULT_SEED                (0xFFFFU)\r\n\r\n/* EWM module features */\r\n\r\n/* @brief First byte of the EWM Service key        */\r\n#define FEATURE_EWM_KEY_FIRST_BYTE      (0xB4U)\r\n/* @brief Second byte of the EWM Service key       */\r\n#define FEATURE_EWM_KEY_SECOND_BYTE     (0x2CU)\r\n/* @brief EWM Compare High register maximum value  */\r\n#define FEATURE_EWM_CMPH_MAX_VALUE      (0xFEU)\r\n/* @brief EWM Compare Low register minimum value  */\r\n#define FEATURE_EWM_CMPL_MIN_VALUE      (0x00U)\r\n\r\n/* @brief Supports high speed run mode. */\r\n#define FEATURE_HAS_HIGH_SPEED_RUN_MODE  (1U)\r\n/* @brief Supports SPLL clock source. */\r\n#define FEATURE_HAS_SPLL_CLK             (1U)\r\n/* @brief Supports LPO peripheral clock source. */\r\n#define FEATURE_HAS_LPO_PERIPHERAL_CLOCK_SOURCE (0U)\r\n\r\n/*! @brief Clock names. */\r\ntypedef enum {\r\n\r\n    /* Main clocks */\r\n    CORE_CLK                     = 0u,       /*!< Core clock                     */\r\n    BUS_CLK                      = 1u,       /*!< Bus clock                      */\r\n    SLOW_CLK                     = 2u,       /*!< Slow clock                     */\r\n    CLKOUT_CLK                   = 3u,       /*!< CLKOUT clock                   */\r\n\r\n    /* Other internal clocks used by peripherals. */\r\n    SIRC_CLK                     = 4u,       /*!< SIRC clock                     */\r\n    FIRC_CLK                     = 5u,       /*!< FIRC clock                     */\r\n    SOSC_CLK                     = 6u,       /*!< SOSC clock                     */\r\n    SPLL_CLK                     = 7u,       /*!< SPLL clock                     */\r\n    RTC_CLKIN_CLK                = 8u,       /*!< RTC_CLKIN clock                */\r\n    SCG_CLKOUT_CLK               = 9u,       /*!< SCG CLK_OUT clock              */\r\n\r\n    SIRCDIV1_CLK                 = 10u,      /*!< SIRCDIV1 functional clock      */\r\n    SIRCDIV2_CLK                 = 11u,      /*!< SIRCDIV2 functional clock      */\r\n    FIRCDIV1_CLK                 = 12u,      /*!< FIRCDIV1 functional clock      */\r\n    FIRCDIV2_CLK                 = 13u,      /*!< FIRCDIV2 functional clock      */\r\n    SOSCDIV1_CLK                 = 14u,      /*!< SOSCDIV1 functional clock      */\r\n    SOSCDIV2_CLK                 = 15u,      /*!< SOSCDIV2 functional clock      */\r\n    SPLLDIV1_CLK                 = 16u,      /*!< SPLLDIV1 functional clock      */\r\n    SPLLDIV2_CLK                 = 17u,      /*!< SPLLDIV2 functional clock      */\r\n\r\n    SCG_END_OF_CLOCKS            = 18u,      /*!< End of SCG clocks              */\r\n\r\n    /* SIM clocks */\r\n    SIM_FTM0_CLOCKSEL            = 21u,      /*!< FTM0 External Clock Pin Select */\r\n    SIM_FTM1_CLOCKSEL            = 22u,      /*!< FTM1 External Clock Pin Select */\r\n    SIM_FTM2_CLOCKSEL            = 23u,      /*!< FTM2 External Clock Pin Select */\r\n    SIM_FTM3_CLOCKSEL            = 24u,      /*!< FTM3 External Clock Pin Select */\r\n    SIM_CLKOUTSELL               = 25u,      /*!< CLKOUT Select                  */\r\n    SIM_RTCCLK_CLK               = 26u,      /*!< RTCCLK clock                   */\r\n    SIM_LPO_CLK                  = 27u,      /*!< LPO clock                      */\r\n    SIM_LPO_1K_CLK               = 28u,      /*!< LPO 1KHz clock                 */\r\n    SIM_LPO_32K_CLK              = 29u,      /*!< LPO 32KHz clock                */\r\n    SIM_LPO_128K_CLK             = 30u,      /*!< LPO 128KHz clock               */\r\n    SIM_EIM_CLK                  = 31u,      /*!< EIM clock source               */\r\n    SIM_ERM_CLK                  = 32u,      /*!< ERM clock source               */\r\n    SIM_DMA_CLK                  = 33u,      /*!< DMA clock source               */\r\n    SIM_MPU_CLK                  = 34u,      /*!< MPU clock source               */\r\n    SIM_MSCM_CLK                 = 35u,      /*!< MSCM clock source              */\r\n    SIM_END_OF_CLOCKS            = 36u,      /*!< End of SIM clocks              */\r\n\r\n    /* PCC clocks */\r\n    CMP0_CLK                     = 41u,      /*!< CMP0 clock source              */\r\n    CRC0_CLK                     = 42u,      /*!< CRC0 clock source              */\r\n    DMAMUX0_CLK                  = 43u,      /*!< DMAMUX0 clock source           */\r\n    EWM0_CLK                     = 44u,      /*!< EWM0 clock source              */\r\n    PORTA_CLK                    = 45u,      /*!< PORTA clock source             */\r\n    PORTB_CLK                    = 46u,      /*!< PORTB clock source             */\r\n    PORTC_CLK                    = 47u,      /*!< PORTC clock source             */\r\n    PORTD_CLK                    = 48u,      /*!< PORTD clock source             */\r\n    PORTE_CLK                    = 49u,      /*!< PORTE clock source             */\r\n    RTC0_CLK                     = 50u,      /*!< RTC0 clock source              */\r\n    PCC_END_OF_BUS_CLOCKS        = 51u,      /*!< End of BUS clocks              */\r\n    FlexCAN0_CLK                 = 52u,      /*!< FlexCAN0 clock source          */\r\n    FlexCAN1_CLK                 = 53u,      /*!< FlexCAN1 clock source          */\r\n    PDB0_CLK                     = 54u,      /*!< PDB0 clock source              */\r\n    PDB1_CLK                     = 55u,      /*!< PDB1 clock source              */\r\n    PCC_END_OF_SYS_CLOCKS        = 56u,      /*!< End of SYS clocks              */\r\n    FTFC0_CLK                    = 57u,      /*!< FTFC0 clock source             */\r\n    PCC_END_OF_SLOW_CLOCKS       = 58u,      /*!< End of SLOW clocks             */\r\n    FTM0_CLK                     = 59u,      /*!< FTM0 clock source              */\r\n    FTM1_CLK                     = 60u,      /*!< FTM1 clock source              */\r\n    FTM2_CLK                     = 61u,      /*!< FTM2 clock source              */\r\n    FTM3_CLK                     = 62u,      /*!< FTM3 clock source              */\r\n    PCC_END_OF_ASYNCH_DIV1_CLOCKS= 63u,      /*!< End of ASYNCH DIV1 clocks      */\r\n    ADC0_CLK                     = 64u,      /*!< ADC0 clock source              */\r\n    ADC1_CLK                     = 65u,      /*!< ADC1 clock source              */\r\n    FLEXIO0_CLK                  = 66u,      /*!< FLEXIO0 clock source           */\r\n    LPI2C0_CLK                   = 67u,      /*!< LPI2C0 clock source            */\r\n    LPIT0_CLK                    = 68u,      /*!< LPIT0 clock source             */\r\n    LPSPI0_CLK                   = 69u,      /*!< LPSPI0 clock source            */\r\n    LPSPI1_CLK                   = 70u,      /*!< LPSPI1 clock source            */\r\n    LPTMR0_CLK                   = 71u,      /*!< LPTMR0 clock source            */\r\n    LPUART0_CLK                  = 72u,      /*!< LPUART0 clock source           */\r\n    LPUART1_CLK                  = 73u,      /*!< LPUART1 clock source           */\r\n    PCC_END_OF_ASYNCH_DIV2_CLOCKS= 74u,      /*!< End of ASYNCH DIV2 clocks      */\r\n    PCC_END_OF_CLOCKS            = 75u,      /*!< End of PCC clocks              */\r\n    CLOCK_NAME_COUNT             = 76u,      /*!< The total number of entries    */\r\n} clock_names_t;\r\n\r\n#define PCC_INVALID_INDEX  0\r\n\r\n  /*! @brief PCC clock name mappings\r\n   *  Mappings between clock names and peripheral clock control indexes.\r\n   *  If there is no peripheral clock control index for a clock name,\r\n   *  then the corresponding value is PCC_INVALID_INDEX.\r\n   */\r\n#define PCC_CLOCK_NAME_MAPPINGS \\\r\n{                                                                                \\\r\nPCC_INVALID_INDEX,                  /*!< Core clock                      0  */   \\\r\nPCC_INVALID_INDEX,                  /*!< Bus clock                       1  */   \\\r\nPCC_INVALID_INDEX,                  /*!< Slow clock                      2  */   \\\r\nPCC_INVALID_INDEX,                  /*!< CLKOUT clock                    3  */   \\\r\nPCC_INVALID_INDEX,                  /*!< SIRC clock                      4  */   \\\r\nPCC_INVALID_INDEX,                  /*!< FIRC clock                      5  */   \\\r\nPCC_INVALID_INDEX,                  /*!< SOSC clock                      6  */   \\\r\nPCC_INVALID_INDEX,                  /*!< SPLL clock                      7  */   \\\r\nPCC_INVALID_INDEX,                  /*!< RTC_CLKIN clock                 8  */   \\\r\nPCC_INVALID_INDEX,                  /*!< SCG CLK_OUT clock               9  */   \\\r\nPCC_INVALID_INDEX,                  /*!< SIRCDIV1 functional clock       10 */   \\\r\nPCC_INVALID_INDEX,                  /*!< SIRCDIV2 functional clock       11 */   \\\r\nPCC_INVALID_INDEX,                  /*!< FIRCDIV1 functional clock       12 */   \\\r\nPCC_INVALID_INDEX,                  /*!< FIRCDIV2 functional clock       13 */   \\\r\nPCC_INVALID_INDEX,                  /*!< SOSCDIV1 functional clock       14 */   \\\r\nPCC_INVALID_INDEX,                  /*!< SOSCDIV2 functional clock       15 */   \\\r\nPCC_INVALID_INDEX,                  /*!< SPLLDIV1 functional clock       16 */   \\\r\nPCC_INVALID_INDEX,                  /*!< SPLLDIV2 functional clock       17 */   \\\r\nPCC_INVALID_INDEX,                  /*!< End of SCG clocks               18 */   \\\r\nPCC_INVALID_INDEX,                  /*!< No clock entry in clock_names_t 19 */   \\\r\nPCC_INVALID_INDEX,                  /*!< No clock entry in clock_names_t 20 */   \\\r\nPCC_INVALID_INDEX,                  /*!< FTM0 External Clock Pin Select  21 */   \\\r\nPCC_INVALID_INDEX,                  /*!< FTM1 External Clock Pin Select  22 */   \\\r\nPCC_INVALID_INDEX,                  /*!< FTM2 External Clock Pin Select  23 */   \\\r\nPCC_INVALID_INDEX,                  /*!< FTM3 External Clock Pin Select  24 */   \\\r\nPCC_INVALID_INDEX,                  /*!< CLKOUT Select                   25 */   \\\r\nPCC_INVALID_INDEX,                  /*!< CLK32K clock                    26 */   \\\r\nPCC_INVALID_INDEX,                  /*!< LPO clock                       27 */   \\\r\nPCC_INVALID_INDEX,                  /*!< LPO 1KHz clock                  28 */   \\\r\nPCC_INVALID_INDEX,                  /*!< LPO 32KHz clock                 29 */   \\\r\nPCC_INVALID_INDEX,                  /*!< LPO 128KHz clock                30 */   \\\r\nPCC_INVALID_INDEX,                  /*!< EIM clock source                31 */   \\\r\nPCC_INVALID_INDEX,                  /*!< ERM clock source                32 */   \\\r\nPCC_INVALID_INDEX,                  /*!< DMA clock source                33 */   \\\r\nPCC_INVALID_INDEX,                  /*!< MPU clock source                34 */   \\\r\nPCC_INVALID_INDEX,                  /*!< MSCM clock source               35 */   \\\r\nPCC_INVALID_INDEX,                  /*!< No clock entry in clock_names_t 36 */   \\\r\nPCC_INVALID_INDEX,                  /*!< No clock entry in clock_names_t 37 */   \\\r\nPCC_INVALID_INDEX,                  /*!< No clock entry in clock_names_t 38 */   \\\r\nPCC_INVALID_INDEX,                  /*!< No clock entry in clock_names_t 39 */   \\\r\nPCC_INVALID_INDEX,                  /*!< No clock entry in clock_names_t 40 */   \\\r\nPCC_CMP0_INDEX,                     /*!< CMP0 clock source               41 */   \\\r\nPCC_CRC_INDEX,                      /*!< CRC clock source                42 */   \\\r\nPCC_DMAMUX_INDEX,                   /*!< DMAMUX clock source             43 */   \\\r\nPCC_EWM_INDEX,                      /*!< EWM clock source                44 */   \\\r\nPCC_PORTA_INDEX,                    /*!< PORTA clock source              45 */   \\\r\nPCC_PORTB_INDEX,                    /*!< PORTB clock source              46 */   \\\r\nPCC_PORTC_INDEX,                    /*!< PORTC clock source              47 */   \\\r\nPCC_PORTD_INDEX,                    /*!< PORTD clock source              48 */   \\\r\nPCC_PORTE_INDEX,                    /*!< PORTE clock source              49 */   \\\r\nPCC_RTC_INDEX,                      /*!< RTC clock source                50 */   \\\r\nPCC_INVALID_INDEX,                  /*!< End of BUS clocks               51 */   \\\r\nPCC_FlexCAN0_INDEX,                 /*!< FlexCAN0 clock source           52 */   \\\r\nPCC_FlexCAN1_INDEX,                 /*!< FlexCAN1 clock source           53 */   \\\r\nPCC_PDB0_INDEX,                     /*!< PDB0 clock source               54 */   \\\r\nPCC_PDB1_INDEX,                     /*!< PDB1 clock source               55 */   \\\r\nPCC_INVALID_INDEX,                  /*!< End of SYS clocks               56 */   \\\r\nPCC_FTFC_INDEX,                     /*!< FTFC clock source               57 */   \\\r\nPCC_INVALID_INDEX,                  /*!< End of SLOW clocks              58 */   \\\r\nPCC_FTM0_INDEX,                     /*!< FTM0 clock source               59 */   \\\r\nPCC_FTM1_INDEX,                     /*!< FTM1 clock source               60 */   \\\r\nPCC_FTM2_INDEX,                     /*!< FTM2 clock source               61 */   \\\r\nPCC_FTM3_INDEX,                     /*!< FTM3 clock source               62 */   \\\r\nPCC_INVALID_INDEX,                  /*!< End of ASYNCH DIV1 clocks       63 */   \\\r\nPCC_ADC0_INDEX,                     /*!< ADC0 clock source               64 */   \\\r\nPCC_ADC1_INDEX,                     /*!< ADC1 clock source               65 */   \\\r\nPCC_FlexIO_INDEX,                   /*!< FLEXIO clock source             66 */   \\\r\nPCC_LPI2C0_INDEX,                   /*!< LPI2C0 clock source             67 */   \\\r\nPCC_LPIT_INDEX,                     /*!< LPIT clock source               68 */   \\\r\nPCC_LPSPI0_INDEX,                   /*!< LPSPI0 clock source             69 */   \\\r\nPCC_LPSPI1_INDEX,                   /*!< LPSPI1 clock source             70 */   \\\r\nPCC_LPTMR0_INDEX,                   /*!< LPTMR0 clock source             71 */   \\\r\nPCC_LPUART0_INDEX,                  /*!< LPUART0 clock source            72 */   \\\r\nPCC_LPUART1_INDEX,                  /*!< LPUART1 clock source            73 */   \\\r\nPCC_INVALID_INDEX,                  /*!< End of ASYNCH DIV2 clocks       74 */   \\\r\nPCC_INVALID_INDEX,                  /*!< End of PCC clocks               75 */   \\\r\n}\r\n\r\n/*! @brief Peripheral instance features\r\n *  List of features that are supported by a peripheral instance\r\n */\r\n#define NO_PERIPHERAL_FEATURE                   (0U)         /* It's not a peripheral instance, there is no peripheral feature. */\r\n#define HAS_CLOCK_GATING_IN_SIM                 (1U << 0U)   /* Clock gating is implemented in SIM (it's not in PCC) */\r\n#define HAS_MULTIPLIER                          (1U << 1U)   /* Multiplier is implemented in PCC */\r\n#define HAS_DIVIDER                             (1U << 2U)   /* Divider is implemented in PCC */\r\n#define HAS_PROTOCOL_CLOCK_FROM_ASYNC1          (1U << 3U)   /* Functional clock source is provided by the first asynchronous clock. */\r\n#define HAS_PROTOCOL_CLOCK_FROM_ASYNC2          (1U << 4U)   /* Functional clock source is provided by the second asynchronous clock. */\r\n#define HAS_INT_CLOCK_FROM_BUS_CLOCK            (1U << 5U)   /* Interface clock is provided by the bus clock. */\r\n#define HAS_INT_CLOCK_FROM_SYS_CLOCK            (1U << 6U)   /* Interface clock is provided by the sys clock. */\r\n#define HAS_INT_CLOCK_FROM_SLOW_CLOCK           (1U << 7U)   /* Interface clock is provided by the slow clock. */\r\n\r\n/*! @brief Peripheral features.\r\n*  List of features for each clock name. If a clock name is not\r\n*  a peripheral, no feature is supported.\r\n*/\r\n#define PERIPHERAL_FEATURES \\\r\n{                                                                                                                                                \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< Core clock                      0  */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< Bus clock                       1  */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< Slow clock                      2  */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< CLKOUT clock                    3  */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< SIRC clock                      4  */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< FIRC clock                      5  */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< SOSC clock                      6  */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< SPLL clock                      7  */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< RTC_CLKIN clock                 8  */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< SCG CLK_OUT clock               9  */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< End of SCG clocks               10 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< No clock entry in clock_names_t 11 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< No clock entry in clock_names_t 12 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< No clock entry in clock_names_t 13 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< No clock entry in clock_names_t 14 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< No clock entry in clock_names_t 15 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< No clock entry in clock_names_t 16 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< No clock entry in clock_names_t 17 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< No clock entry in clock_names_t 18 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< No clock entry in clock_names_t 19 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< No clock entry in clock_names_t 20 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< FTM0 External Clock Pin Select  21 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< FTM1 External Clock Pin Select  22 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< FTM2 External Clock Pin Select  23 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< FTM3 External Clock Pin Select  24 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< CLKOUT Select                   25 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< CLK32K clock                    26 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< LPO clock                       27 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< LPO 1KHz clock                  28 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< LPO 32KHz clock                 29 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< LPO 128KHz clock                30 */   \\\r\n(HAS_CLOCK_GATING_IN_SIM | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                           /*!< EIM clock source                31 */   \\\r\n(HAS_CLOCK_GATING_IN_SIM | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                           /*!< ERM clock source                32 */   \\\r\n(HAS_CLOCK_GATING_IN_SIM | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                           /*!< DMA clock source                33 */   \\\r\n(HAS_CLOCK_GATING_IN_SIM | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                           /*!< MPU clock source                34 */   \\\r\n(HAS_CLOCK_GATING_IN_SIM | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                           /*!< MSCM clock source               35 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< No clock entry in clock_names_t 36 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< No clock entry in clock_names_t 37 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< No clock entry in clock_names_t 38 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< No clock entry in clock_names_t 39 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< No clock entry in clock_names_t 40 */   \\\r\n(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                     /*!< CMP0 clock source               41 */   \\\r\n(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                     /*!< CRC clock source                42 */   \\\r\n(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                     /*!< DMAMUX clock source             43 */   \\\r\n(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                     /*!< EWM clock source                44 */   \\\r\n(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                     /*!< PORTA clock source              45 */   \\\r\n(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                     /*!< PORTB clock source              46 */   \\\r\n(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                     /*!< PORTC clock source              47 */   \\\r\n(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                     /*!< PORTD clock source              48 */   \\\r\n(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                     /*!< PORTE clock source              49 */   \\\r\n(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                     /*!< RTC clock source                50 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< End of BUS clocks               51 */   \\\r\n(HAS_INT_CLOCK_FROM_SYS_CLOCK),                                                                     /*!< FlexCAN0 clock source           52 */   \\\r\n(HAS_INT_CLOCK_FROM_SYS_CLOCK),                                                                     /*!< FlexCAN1 clock source           53 */   \\\r\n(HAS_INT_CLOCK_FROM_SYS_CLOCK),                                                                     /*!< PDB0 clock source               54 */   \\\r\n(HAS_INT_CLOCK_FROM_SYS_CLOCK),                                                                     /*!< PDB1 clock source               55 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< End of SYS clocks               56 */   \\\r\n(HAS_INT_CLOCK_FROM_SLOW_CLOCK),                                                                    /*!< FTFC clock source               57 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< End of SLOW clocks              58 */   \\\r\n(HAS_PROTOCOL_CLOCK_FROM_ASYNC1 | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                    /*!< FTM0 clock source               59 */   \\\r\n(HAS_PROTOCOL_CLOCK_FROM_ASYNC1 | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                    /*!< FTM1 clock source               60 */   \\\r\n(HAS_PROTOCOL_CLOCK_FROM_ASYNC1 | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                    /*!< FTM2 clock source               61 */   \\\r\n(HAS_PROTOCOL_CLOCK_FROM_ASYNC1 | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                    /*!< FTM3 clock source               62 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< End of ASYNCH DIV1 clocks       63 */   \\\r\n(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                    /*!< ADC0 clock source               64 */   \\\r\n(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                    /*!< ADC1 clock source               65 */   \\\r\n(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                    /*!< FLEXIO clock source             66 */   \\\r\n(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                    /*!< LPI2C0 clock source             67 */   \\\r\n(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                    /*!< LPIT clock source               68 */   \\\r\n(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                    /*!< LPSPI0 clock source             69 */   \\\r\n(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                    /*!< LPSPI1 clock source             70 */   \\\r\n(HAS_MULTIPLIER | HAS_DIVIDER | HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),     /*!< LPTMR0 clock source             71 */   \\\r\n(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                    /*!< LPUART0 clock source            72 */   \\\r\n(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                    /*!< LPUART1 clock source            73 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< End of ASYNCH DIV2 clocks       74 */   \\\r\n(NO_PERIPHERAL_FEATURE),                                                                            /*!< End of PCC clocks               75 */   \\\r\n}\r\n\r\n\r\n/* Time to wait for SIRC to stabilize (number of\r\n * cycles when core runs at maximum speed - 112 MHz */\r\n#define SIRC_STABILIZATION_TIMEOUT 100U\r\n\r\n/* Time to wait for FIRC to stabilize (number of\r\n * cycles when core runs at maximum speed - 112 MHz */\r\n#define FIRC_STABILIZATION_TIMEOUT 100U\r\n\r\n/* Time to wait for SOSC to stabilize (number of\r\n * cycles when core runs at maximum speed - 112 MHz */\r\n#define SOSC_STABILIZATION_TIMEOUT 3205000U;\r\n\r\n/* Time to wait for SPLL to stabilize (number of\r\n * cycles when core runs at maximum speed - 112 MHz */\r\n#define SPLL_STABILIZATION_TIMEOUT 1000U;\r\n\r\n\r\n/*! @brief Temporary system clock source configurations.\r\n *         Each line represents the SYS(CORE), BUS and SLOW(FLASH) dividers\r\n *         for SIRC, FIRC, SOSC and SPLL clock sources.\r\n  *\r\n *          SYS_CLK  BUS_CLK  SLOW_CLK\r\n *  SIRC       *        *         *\r\n *  FIRC       *        *         *\r\n *  SOSC       *        *         *\r\n *  SPLL       *        *         *\r\n */\r\n#define TMP_SIRC_CLK   0U\r\n#define TMP_FIRC_CLK   1U\r\n#define TMP_SOSC_CLK   2U\r\n#define TMP_SPLL_CLK   3U\r\n\r\n#define TMP_SYS_DIV    0U\r\n#define TMP_BUS_DIV    1U\r\n#define TMP_SLOW_DIV   2U\r\n\r\n#define TMP_SYS_CLK_NO 4U\r\n#define TMP_SYS_DIV_NO 3U\r\n\r\n#define TMP_SYSTEM_CLOCK_CONFIGS                                                                                \\\r\n{  /*       SYS_CLK                    BUS_CLK                  SLOW_CLK      */                                \\\r\n{  SCG_SYSTEM_CLOCK_DIV_BY_1, SCG_SYSTEM_CLOCK_DIV_BY_1, SCG_SYSTEM_CLOCK_DIV_BY_2},  /*!< Dividers for SIRC */ \\\r\n{  SCG_SYSTEM_CLOCK_DIV_BY_1, SCG_SYSTEM_CLOCK_DIV_BY_2, SCG_SYSTEM_CLOCK_DIV_BY_4},  /*!< Dividers for FIRC */ \\\r\n{  SCG_SYSTEM_CLOCK_DIV_BY_1, SCG_SYSTEM_CLOCK_DIV_BY_2, SCG_SYSTEM_CLOCK_DIV_BY_2},  /*!< Dividers for SOSC */ \\\r\n{  SCG_SYSTEM_CLOCK_DIV_BY_3, SCG_SYSTEM_CLOCK_DIV_BY_2, SCG_SYSTEM_CLOCK_DIV_BY_2},  /*!< Dividers for SPLL */ \\\r\n}\r\n/* @brief template system clock configuration in VLPR mode*/\r\n#define FEATURE_VLPR_SYS_CLK SCG_SYSTEM_CLOCK_DIV_BY_2\r\n#define FEATURE_VLPR_BUS_CLK SCG_SYSTEM_CLOCK_DIV_BY_1\r\n#define FEATURE_VLPR_SLOW_CLK SCG_SYSTEM_CLOCK_DIV_BY_4\r\n\r\n/* Do not use the old names of the renamed symbols */\r\n/* #define DO_NOT_USE_DEPRECATED_SYMBOLS */\r\n\r\n/*! START !DO_NOT_USE_DEPRECATED_SYMBOLS\r\n *  These symbols have been renamed.\r\n *  The old names (deprecated symbols)\r\n *  are defined for backward compatibility.\r\n */\r\n#if !defined(DO_NOT_USE_DEPRECATED_SYMBOLS)\r\n#define    CORE_CLOCK               CORE_CLK\r\n#define    BUS_CLOCK                BUS_CLK\r\n#define    SLOW_CLOCK               SLOW_CLK\r\n#define    CLKOUT_CLOCK             CLKOUT_CLK\r\n#define    SIRC_CLOCK               SIRC_CLK\r\n#define    FIRC_CLOCK               FIRC_CLK\r\n#define    SOSC_CLOCK               SOSC_CLK\r\n#define    SPLL_CLOCK               SPLL_CLK\r\n#define    RTC_CLKIN_CLOCK          RTC_CLKIN_CLK\r\n#define    SCG_CLKOUT_CLOCK         SCG_CLKOUT_CLK\r\n#define    SIM_RTCCLK_CLOCK         SIM_RTCCLK_CLK\r\n#define    SIM_LPO_CLOCK            SIM_LPO_CLK\r\n#define    SIM_LPO_1K_CLOCK         SIM_LPO_1K_CLK\r\n#define    SIM_LPO_32K_CLOCK        SIM_LPO_32K_CLK\r\n#define    SIM_LPO_128K_CLOCK       SIM_LPO_128K_CLK\r\n#define    SIM_EIM_CLOCK            SIM_EIM_CLK\r\n#define    SIM_ERM_CLOCK            SIM_ERM_CLK\r\n#define    SIM_DMA_CLOCK            SIM_DMA_CLK\r\n#define    SIM_MPU_CLOCK            SIM_MPU_CLK\r\n#define    SIM_MSCM_CLOCK           SIM_MSCM_CLK\r\n#define    PCC_DMAMUX0_CLOCK        DMAMUX0_CLK\r\n#define    PCC_CRC0_CLOCK           CRC0_CLK\r\n#define    PCC_RTC0_CLOCK           RTC0_CLK\r\n#define    PCC_PORTA_CLOCK          PORTA_CLK\r\n#define    PCC_PORTB_CLOCK          PORTB_CLK\r\n#define    PCC_PORTC_CLOCK          PORTC_CLK\r\n#define    PCC_PORTD_CLOCK          PORTD_CLK\r\n#define    PCC_PORTE_CLOCK          PORTE_CLK\r\n#define    PCC_EWM0_CLOCK           EWM0_CLK\r\n#define    PCC_CMP0_CLOCK           CMP0_CLK\r\n#define    PCC_FlexCAN0_CLOCK       FlexCAN0_CLK\r\n#define    PCC_FlexCAN1_CLOCK       FlexCAN1_CLK\r\n#define    PCC_FlexCAN2_CLOCK       FlexCAN2_CLK\r\n#define    PCC_PDB1_CLOCK           PDB1_CLK\r\n#define    PCC_PDB0_CLOCK           PDB0_CLK\r\n#define    PCC_FTFC0_CLOCK          FTFC0_CLK\r\n#define    PCC_FTM0_CLOCK           FTM0_CLK\r\n#define    PCC_FTM1_CLOCK           FTM1_CLK\r\n#define    PCC_FTM2_CLOCK           FTM2_CLK\r\n#define    PCC_FTM3_CLOCK           FTM3_CLK\r\n#define    PCC_ADC1_CLOCK           ADC1_CLK\r\n#define    PCC_LPSPI0_CLOCK         LPSPI0_CLK\r\n#define    PCC_LPSPI1_CLOCK         LPSPI1_CLK\r\n#define    PCC_LPSPI2_CLOCK         LPSPI2_CLK\r\n#define    PCC_LPIT0_CLOCK          LPIT0_CLK\r\n#define    PCC_ADC0_CLOCK           ADC0_CLK\r\n#define    PCC_LPTMR0_CLOCK         LPTMR0_CLK\r\n#define    PCC_FLEXIO0_CLOCK        FLEXIO0_CLK\r\n#define    PCC_LPI2C0_CLOCK         LPI2C0_CLK\r\n#define    PCC_LPUART0_CLOCK        LPUART0_CLK\r\n#define    PCC_LPUART1_CLOCK        LPUART1_CLK\r\n#define    PCC_LPUART2_CLOCK        LPUART2_CLK\r\n#endif /* !DO_NOT_USE_DEPRECATED_SYMBOLS */\r\n\r\n\r\n/* Interrupt module features */\r\n\r\n/* @brief Lowest interrupt request number. */\r\n#define FEATURE_INTERRUPT_IRQ_MIN         (NonMaskableInt_IRQn)\r\n/* @brief Highest interrupt request number. */\r\n#define FEATURE_INTERRUPT_IRQ_MAX         (FTM3_Ovf_Reload_IRQn)\r\n/**< Number of priority bits implemented in the NVIC */\r\n#define FEATURE_NVIC_PRIO_BITS            (4U)\r\n/* @brief Has software interrupt. */\r\n#define FEATURE_INTERRUPT_HAS_SOFTWARE_IRQ  (0u)\r\n/* @brief Has pending interrupt state. */\r\n#define FEATURE_INTERRUPT_HAS_PENDING_STATE (1u)\r\n/* @brief Has active interrupt state. */\r\n#define FEATURE_INTERRUPT_HAS_ACTIVE_STATE  (1u)\r\n/* @brief Multicore support for interrupts */\r\n#define FEATURE_INTERRUPT_MULTICORE_SUPPORT  (0u)\r\n/* @brief Registers in which the start of interrupt vector table needs to be configured */\r\n#define FEATURE_INTERRUPT_INT_VECTORS {&S32_SCB->VTOR}\r\n\r\n\r\n/* CSEc module features */\r\n\r\n/*! @brief CSE_PRAM offset of the page length parameter used by the following\r\ncommands: CMD_ENC_ECB, CMD_ENC_CBC, CMD_DEC_ECB, CMD_DEC_CBC, CMD_MP_COMPRESS */\r\n#define FEATURE_CSEC_PAGE_LENGTH_OFFSET                   (0xEU)\r\n/*! @brief CSE_PRAM offset of the message length parameter used by the following\r\ncommands: CMD_GENERATE_MAC, CMD_VERIFY_MAC (both copy and pointer methods) */\r\n#define FEATURE_CSEC_MESSAGE_LENGTH_OFFSET                (0xCU)\r\n/*! @brief CSE_PRAM offset of the MAC length parameter used by the following\r\ncommands: CMD_VERIFY_MAC (both copy and pointer methods) */\r\n#define FEATURE_CSEC_MAC_LENGTH_OFFSET                    (0x8U)\r\n/*! @brief CSE_PRAM offset of the boot size parameter used by the following\r\ncommands: CMD_BOOT_DEFINE */\r\n#define FEATURE_CSEC_BOOT_SIZE_OFFSET                     (0x1CU)\r\n/*! @brief CSE_PRAM offset of the boot flavor parameter used by the following\r\ncommands: CMD_BOOT_DEFINE */\r\n#define FEATURE_CSEC_BOOT_FLAVOR_OFFSET                   (0x1BU)\r\n/*! @brief CSE_PRAM offset of the Flash start address parameter used by the\r\nfollowing commands: CMD_GENERATE_MAC, CMD_VERIFY_MAC (pointer method) */\r\n#define FEATURE_CSEC_FLASH_START_ADDRESS_OFFSET           (0x10U)\r\n/*! @brief CSE_PRAM offset of the verification status parameter used by the\r\nfollowing commands: CMD_VERIFY_MAC (both copy and pointer methods) */\r\n#define FEATURE_CSEC_VERIFICATION_STATUS_OFFSET           (0x14U)\r\n/*! @brief CSE_PRAM offset of the error bits field contained by all commands */\r\n#define FEATURE_CSEC_ERROR_BITS_OFFSET                    (0x4U)\r\n/*! @brief CSE_PRAM offset of the SREG parameter used by the following commands:\r\nCMD_GET_ID */\r\n#define FEATURE_CSEC_SREG_OFFSET                          (0x2FU)\r\n\r\n/*! @brief Macro that enables the use of FTFM flash module on a platform */\r\n#define FEATURE_CSEC_HAS_FTFM_MODULE\t\t\t\t\t  (0U)\r\n\r\n/*! @brief CSE_PRAM offset of page 0 */\r\n#define FEATURE_CSEC_PAGE_0_OFFSET                        (0x0U)\r\n/*! @brief CSE_PRAM offset of page 1 */\r\n#define FEATURE_CSEC_PAGE_1_OFFSET                        (0x10U)\r\n/*! @brief CSE_PRAM offset of page 2 */\r\n#define FEATURE_CSEC_PAGE_2_OFFSET                        (0x20U)\r\n/*! @brief CSE_PRAM offset of page 3 */\r\n#define FEATURE_CSEC_PAGE_3_OFFSET                        (0x30U)\r\n/*! @brief CSE_PRAM offset of page 4 */\r\n#define FEATURE_CSEC_PAGE_4_OFFSET                        (0x40U)\r\n/*! @brief CSE_PRAM offset of page 5 */\r\n#define FEATURE_CSEC_PAGE_5_OFFSET                        (0x50U)\r\n/*! @brief CSE_PRAM offset of page 6 */\r\n#define FEATURE_CSEC_PAGE_6_OFFSET                        (0x60U)\r\n/*! @brief CSE_PRAM offset of page 7 */\r\n#define FEATURE_CSEC_PAGE_7_OFFSET                        (0x70U)\r\n\r\n\r\n/* ADC module features */\r\n\r\n/*! @brief ADC feature flag for extended number of SC1 and R registers,\r\n * generically named 'alias registers' */\r\n#define FEATURE_ADC_HAS_EXTRA_NUM_REGS                    (0)\r\n\r\n/*! @brief ADC feature flag for defining number of external ADC channels.\r\n * If each ADC instance has different number of external channels, then\r\n * this define is set with the maximum value. */\r\n#define FEATURE_ADC_MAX_NUM_EXT_CHANS                     (16)\r\n#define FEATURE_ADC_HAS_CHANNEL_2                         (1)\r\n#define FEATURE_ADC_HAS_CHANNEL_8                         (1)\r\n#define ADC_CLOCKS                                        {ADC0_CLK, ADC1_CLK}\r\n\r\n/*! @brief ADC number of control channels */\r\n#if FEATURE_ADC_HAS_EXTRA_NUM_REGS\r\n#define ADC_CTRL_CHANS_COUNT                              ADC_aSC1_COUNT\r\n#else\r\n#define ADC_CTRL_CHANS_COUNT                              ADC_SC1_COUNT\r\n#endif /* FEATURE_ADC_HAS_EXTRA_NUM_REGS */\r\n\r\n/*! @brief ADC default Sample Time from RM */\r\n#define ADC_DEFAULT_SAMPLE_TIME                           (0x0CU)\r\n/*! @brief ADC default User Gain from RM */\r\n#define ADC_DEFAULT_USER_GAIN                             (0x04U)\r\n/* @brief Max of adc clock frequency */\r\n#define ADC_CLOCK_FREQ_MAX_RUNTIME     (50000000u)\r\n/* @brief Min of adc clock frequency */\r\n#define ADC_CLOCK_FREQ_MIN_RUNTIME     (2000000u)\r\n\r\n\r\n/* DMA module features */\r\n\r\n/* @brief Number of DMA channels. */\r\n#define FEATURE_DMA_CHANNELS (16U)\r\n/* @brief Number of DMA virtual channels. */\r\n#define FEATURE_DMA_VIRTUAL_CHANNELS (FEATURE_DMA_CHANNELS * DMA_INSTANCE_COUNT)\r\n/* @brief Number of DMA interrupt lines. */\r\n#define FEATURE_DMA_CHANNELS_INTERRUPT_LINES (16U)\r\n/* @brief Number of DMA virtual interrupt lines. */\r\n#define FEATURE_DMA_VIRTUAL_CHANNELS_INTERRUPT_LINES ((uint32_t)FEATURE_DMA_CHANNELS_INTERRUPT_LINES * (uint32_t)DMA_INSTANCE_COUNT)\r\n/* @brief Number of DMA error interrupt lines. */\r\n#define FEATURE_DMA_ERROR_INTERRUPT_LINES (1U)\r\n/* @brief Number of DMA virtual error interrupt lines. */\r\n#define FEATURE_DMA_VIRTUAL_ERROR_INTERRUPT_LINES ((uint32_t)FEATURE_DMA_ERROR_INTERRUPT_LINES * (uint32_t)DMA_INSTANCE_COUNT)\r\n/* @brief DMA module has error interrupt. */\r\n#define FEATURE_DMA_HAS_ERROR_IRQ\r\n/* @brief DMA module separate interrupt lines for each channel */\r\n#define FEATURE_DMA_SEPARATE_IRQ_LINES_PER_CHN\r\n/* @brief Conversion from channel index to DCHPRI index. */\r\n#define FEATURE_DMA_CHN_TO_DCHPRI_INDEX(x) ((x) ^ 3U)\r\n/* @brief DMA channel groups count. */\r\n#define FEATURE_DMA_CHANNEL_GROUP_COUNT (1U)\r\n/* @brief Clock name for DMA */\r\n#define FEATURE_DMA_CLOCK_NAMES {SIM_DMA_CLK}\r\n/* @brief DMA channel width based on number of TCDs: 2^N, N=4,5,... */\r\n#define FEATURE_DMA_CH_WIDTH (4U)\r\n/* @brief DMA channel to instance */\r\n#define FEATURE_DMA_VCH_TO_INSTANCE(x) \t((x) >> (uint32_t)FEATURE_DMA_CH_WIDTH)\r\n/* @brief DMA virtual channel to channel */\r\n#define FEATURE_DMA_VCH_TO_CH(x)        ((x) & ((uint32_t)FEATURE_DMA_CHANNELS - 1U))\r\n/* @brief DMA supports the following particular transfer size: */\r\n#define FEATURE_DMA_TRANSFER_SIZE_16B\r\n#define FEATURE_DMA_TRANSFER_SIZE_32B\r\n\r\n\r\n/* DMAMUX module features */\r\n\r\n/* @brief DMAMUX peripheral is available in silicon. */\r\n#define FEATURE_DMAMUX_AVAILABLE\r\n/* @brief Number of DMA channels. */\r\n#define FEATURE_DMAMUX_CHANNELS (16U)\r\n/* @brief Has the periodic trigger capability */\r\n#define FEATURE_DMAMUX_HAS_TRIG (1)\r\n/* @brief Conversion from request source to the actual DMAMUX channel */\r\n#define FEATURE_DMAMUX_REQ_SRC_TO_CH(x) (x)\r\n/* @brief Mapping between request source and DMAMUX instance */\r\n#define FEATURE_DMAMUX_REQ_SRC_TO_INSTANCE(x) (0U)\r\n/* @brief Conversion from eDMA channel index to DMAMUX channel. */\r\n#define FEATURE_DMAMUX_DMA_CH_TO_CH(x) (x)\r\n/* @brief Conversion from DMAMUX channel DMAMUX register index. */\r\n#define FEATURE_DMAMUX_CHN_REG_INDEX(x) (x)\r\n/* @brief Clock names for DMAMUX. */\r\n#define FEATURE_DMAMUX_CLOCK_NAMES {DMAMUX0_CLK}\r\n/*!\r\n * @brief Structure for the DMA hardware request\r\n *\r\n * Defines the structure for the DMA hardware request collections. The user can configure the\r\n * hardware request into DMAMUX to trigger the DMA transfer accordingly. The index\r\n * of the hardware request varies according  to the to SoC.\r\n */\r\n\r\ntypedef enum {\r\n    EDMA_REQ_DISABLED = 0U,\r\n    EDMA_REQ_LPUART0_RX = 2U,\r\n    EDMA_REQ_LPUART0_TX = 3U,\r\n    EDMA_REQ_LPUART1_RX = 4U,\r\n    EDMA_REQ_LPUART1_TX = 5U,\r\n    EDMA_REQ_FLEXIO_SHIFTER0 = 10U,\r\n    EDMA_REQ_FLEXIO_SHIFTER1 = 11U,\r\n    EDMA_REQ_FLEXIO_SHIFTER2 = 12U,\r\n    EDMA_REQ_FLEXIO_SHIFTER3 = 13U,\r\n    EDMA_REQ_LPSPI0_RX = 14U,\r\n    EDMA_REQ_LPSPI0_TX = 15U,\r\n    EDMA_REQ_LPSPI1_RX = 16U,\r\n    EDMA_REQ_LPSPI1_TX = 17U,\r\n    EDMA_REQ_FTM1_CHANNEL_0 = 20U,\r\n    EDMA_REQ_FTM1_CHANNEL_1 = 21U,\r\n    EDMA_REQ_FTM1_CHANNEL_2 = 22U,\r\n    EDMA_REQ_FTM1_CHANNEL_3 = 23U,\r\n    EDMA_REQ_FTM1_CHANNEL_4 = 24U,\r\n    EDMA_REQ_FTM1_CHANNEL_5 = 25U,\r\n    EDMA_REQ_FTM1_CHANNEL_6 = 26U,\r\n    EDMA_REQ_FTM1_CHANNEL_7 = 27U,\r\n    EDMA_REQ_FTM2_CHANNEL_0 = 28U,\r\n    EDMA_REQ_FTM2_CHANNEL_1 = 29U,\r\n    EDMA_REQ_FTM2_CHANNEL_2 = 30U,\r\n    EDMA_REQ_FTM2_CHANNEL_3 = 31U,\r\n    EDMA_REQ_FTM2_CHANNEL_4 = 32U,\r\n    EDMA_REQ_FTM2_CHANNEL_5 = 33U,\r\n    EDMA_REQ_FTM2_CHANNEL_6 = 34U,\r\n    EDMA_REQ_FTM2_CHANNEL_7 = 35U,\r\n    EDMA_REQ_FTM0_OR_CH0_CH7 = 36U,\r\n    EDMA_REQ_FTM3_OR_CH0_CH7 = 37U,\r\n    EDMA_REQ_ADC0 = 42U,\r\n    EDMA_REQ_ADC1 = 43U,\r\n    EDMA_REQ_LPI2C0_RX = 44U,\r\n    EDMA_REQ_LPI2C0_TX = 45U,\r\n    EDMA_REQ_PDB0 = 46U,\r\n    EDMA_REQ_PDB1 = 47U,\r\n    EDMA_REQ_CMP0 = 48U,\r\n    EDMA_REQ_PORTA = 49U,\r\n    EDMA_REQ_PORTB = 50U,\r\n    EDMA_REQ_PORTC = 51U,\r\n    EDMA_REQ_PORTD = 52U,\r\n    EDMA_REQ_PORTE = 53U,\r\n    EDMA_REQ_FLEXCAN0 = 54U,\r\n    EDMA_REQ_FLEXCAN1 = 55U,\r\n    EDMA_REQ_LPTMR0 = 59U,\r\n    EDMA_REQ_DMAMUX_ALWAYS_ENABLED0 = 62U,\r\n    EDMA_REQ_DMAMUX_ALWAYS_ENABLED1 = 63U\r\n} dma_request_source_t;\r\n\r\n/* LPIT module features */\r\n\r\n/*! @brief Number of interrupt vector for channels of the LPIT module. */\r\n#define FEATURE_LPIT_HAS_NUM_IRQS_CHANS                  (4U)\r\n/*! @brief Clock names for LPIT. */\r\n#define LPIT_CLOCK_NAMES    {LPIT0_CLK}\r\n\r\n/* MSCM module features */\r\n\r\n/* @brief Has interrupt router control registers (IRSPRCn). */\r\n#define FEATURE_MSCM_HAS_INTERRUPT_ROUTER                (0)\r\n/* @brief Has directed CPU interrupt routerregisters (IRCPxxx). */\r\n#define FEATURE_MSCM_HAS_CPU_INTERRUPT_ROUTER            (0)\r\n\r\n\r\n/* OSIF module features */\r\n\r\n#define FEATURE_OSIF_USE_SYSTICK                         (1)\r\n#define FEATURE_OSIF_USE_PIT                             (0)\r\n#define FEATURE_OSIF_FREERTOS_ISR_CONTEXT_METHOD         (1) /* Cortex M device */\r\n\r\n/* CAN module features */\r\n\r\n/* @brief Frames available in Rx FIFO flag shift */\r\n#define FEATURE_CAN_RXFIFO_FRAME_AVAILABLE  (5U)\r\n/* @brief Rx FIFO warning flag shift */\r\n#define FEATURE_CAN_RXFIFO_WARNING          (6U)\r\n/* @brief Rx FIFO overflow flag shift */\r\n#define FEATURE_CAN_RXFIFO_OVERFLOW         (7U)\r\n/* @brief The list contains definitions of the FD feature support on all instances */\r\n#define FEATURE_CAN_INSTANCES_HAS_FD        {true, false}\r\n/* @brief Has Flexible Data Rate for CAN0 */\r\n#define FEATURE_CAN0_HAS_FD                 (1)\r\n/* @brief Has Flexible Data Rate for CAN1 */\r\n#define FEATURE_CAN1_HAS_FD                 (0)\r\n/* @brief Maximum number of Message Buffers supported for payload size 8 for CAN0 */\r\n#define FEATURE_CAN0_MAX_MB_NUM             (32U)\r\n/* @brief Maximum number of Message Buffers supported for payload size 8 for CAN1 */\r\n#define FEATURE_CAN1_MAX_MB_NUM             (16U)\r\n/* @brief Has PE clock source select (bit field CAN_CTRL1[CLKSRC]). */\r\n#define FEATURE_CAN_HAS_PE_CLKSRC_SELECT    (1)\r\n/* @brief Has DMA enable (bit field MCR[DMA]). */\r\n#define FEATURE_CAN_HAS_DMA_ENABLE          (1)\r\n/* @brief Maximum number of Message Buffers supported for payload size 8 for any of the CAN instances */\r\n#define FEATURE_CAN_MAX_MB_NUM              (32U)\r\n/* @brief Maximum number of Message Buffers supported for payload size 8 for any of the CAN instances */\r\n#define FEATURE_CAN_MAX_MB_NUM_ARRAY        { FEATURE_CAN0_MAX_MB_NUM, \\\r\n                                              FEATURE_CAN1_MAX_MB_NUM }\r\n/* @brief Has Pretending Networking mode */\r\n#define FEATURE_CAN_HAS_PRETENDED_NETWORKING    (1)\r\n/* @brief Has Stuff Bit Count Enable Bit */\r\n#define FEATURE_CAN_HAS_STFCNTEN_ENABLE         (0)\r\n/* @brief Has ISO CAN FD Enable Bit */\r\n#define FEATURE_CAN_HAS_ISOCANFDEN_ENABLE       (1)\r\n/* @brief Has Message Buffer Data Size Region 1 */\r\n#define FEATURE_CAN_HAS_MBDSR1                  (0)\r\n/* @brief Has Message Buffer Data Size Region 2 */\r\n#define FEATURE_CAN_HAS_MBDSR2                  (0)\r\n/* @brief DMA hardware requests for all FlexCAN instances */\r\n#define FEATURE_CAN_EDMA_REQUESTS              { EDMA_REQ_FLEXCAN0, \\\r\n                                                 EDMA_REQ_FLEXCAN1 }\r\n\r\n/* @brief Maximum number of Message Buffers IRQs */\r\n#define FEATURE_CAN_MB_IRQS_MAX_COUNT       (2U)\r\n/* @brief Message Buffers IRQs */\r\n#define FEATURE_CAN_MB_IRQS                 { CAN_ORed_0_15_MB_IRQS, \\\r\n                                              CAN_ORed_16_31_MB_IRQS }\r\n/* @brief Has Wake Up Irq channels (CAN_Wake_Up_IRQS_CH_COUNT > 0u) */\r\n#define FEATURE_CAN_HAS_WAKE_UP_IRQ         (1)\r\n/* @brief Has Self Wake Up mode */\r\n#define FEATURE_CAN_HAS_SELF_WAKE_UP        (0)\r\n/* @brief Has Flexible Data Rate */\r\n#define FEATURE_CAN_HAS_FD                  (1)\r\n/* @brief Clock name for the PE oscillator clock source */\r\n#define FEATURE_CAN_PE_OSC_CLK_NAME         SOSC_CLK\r\n/* @bried FlexCAN has Detection And Correction of Memory Errors */\r\n#define FEATURE_CAN_HAS_MEM_ERR_DET\t\t\t(0)\r\n\r\n/* LPSPI module features */\r\n/* @brief Initial value for state structure */\r\n#define FEATURE_LPSPI_STATE_STRUCTURES_NULL {NULL, NULL}\r\n/* @brief Clock indexes for LPSPI clock */\r\n#define FEATURE_LPSPI_CLOCKS_NAMES {LPSPI0_CLK, LPSPI1_CLK};\r\n\r\n/* LPTMR module features */\r\n\r\n/* @brief LPTMR pulse counter input options */\r\n#define FEATURE_LPTMR_HAS_INPUT_ALT1_SELECTION  (1U)\r\n\r\n/* TRGMUX module features */\r\n/*!\r\n * @brief Enumeration for trigger source module of TRGMUX\r\n *\r\n * Describes all possible inputs (trigger sources) of the TRGMUX IP\r\n * This enumeration depends on the supported instances in device\r\n */\r\nenum trgmux_trigger_source_e\r\n{\r\n    TRGMUX_TRIG_SOURCE_DISABLED             = 0U,\r\n    TRGMUX_TRIG_SOURCE_VDD                  = 1U,\r\n    TRGMUX_TRIG_SOURCE_TRGMUX_IN0           = 2U,\r\n    TRGMUX_TRIG_SOURCE_TRGMUX_IN1           = 3U,\r\n    TRGMUX_TRIG_SOURCE_TRGMUX_IN2           = 4U,\r\n    TRGMUX_TRIG_SOURCE_TRGMUX_IN3           = 5U,\r\n    TRGMUX_TRIG_SOURCE_TRGMUX_IN4           = 6U,\r\n    TRGMUX_TRIG_SOURCE_TRGMUX_IN5           = 7U,\r\n    TRGMUX_TRIG_SOURCE_TRGMUX_IN6           = 8U,\r\n    TRGMUX_TRIG_SOURCE_TRGMUX_IN7           = 9U,\r\n    TRGMUX_TRIG_SOURCE_TRGMUX_IN8           = 10U,\r\n    TRGMUX_TRIG_SOURCE_TRGMUX_IN9           = 11U,\r\n    TRGMUX_TRIG_SOURCE_TRGMUX_IN10          = 12U,\r\n    TRGMUX_TRIG_SOURCE_TRGMUX_IN11          = 13U,\r\n    TRGMUX_TRIG_SOURCE_CMP0_OUT             = 14U,\r\n    TRGMUX_TRIG_SOURCE_LPIT_CH0             = 17U,\r\n    TRGMUX_TRIG_SOURCE_LPIT_CH1             = 18U,\r\n    TRGMUX_TRIG_SOURCE_LPIT_CH2             = 19U,\r\n    TRGMUX_TRIG_SOURCE_LPIT_CH3             = 20U,\r\n    TRGMUX_TRIG_SOURCE_LPTMR0               = 21U,\r\n    TRGMUX_TRIG_SOURCE_FTM0_INIT_TRIG       = 22U,\r\n    TRGMUX_TRIG_SOURCE_FTM0_EXT_TRIG        = 23U,\r\n    TRGMUX_TRIG_SOURCE_FTM1_INIT_TRIG       = 24U,\r\n    TRGMUX_TRIG_SOURCE_FTM1_EXT_TRIG        = 25U,\r\n    TRGMUX_TRIG_SOURCE_FTM2_INIT_TRIG       = 26U,\r\n    TRGMUX_TRIG_SOURCE_FTM2_EXT_TRIG        = 27U,\r\n    TRGMUX_TRIG_SOURCE_FTM3_INIT_TRIG       = 28U,\r\n    TRGMUX_TRIG_SOURCE_FTM3_EXT_TRIG        = 29U,\r\n    TRGMUX_TRIG_SOURCE_ADC0_SC1A_COCO       = 30U,\r\n    TRGMUX_TRIG_SOURCE_ADC0_SC1B_COCO       = 31U,\r\n    TRGMUX_TRIG_SOURCE_ADC1_SC1A_COCO       = 32U,\r\n    TRGMUX_TRIG_SOURCE_ADC1_SC1B_COCO       = 33U,\r\n    TRGMUX_TRIG_SOURCE_PDB0_CH0_TRIG        = 34U,\r\n    TRGMUX_TRIG_SOURCE_PDB0_PULSE_OUT       = 36U,\r\n    TRGMUX_TRIG_SOURCE_PDB1_CH0_TRIG        = 37U,\r\n    TRGMUX_TRIG_SOURCE_PDB1_PULSE_OUT       = 39U,\r\n    TRGMUX_TRIG_SOURCE_RTC_ALARM            = 43U,\r\n    TRGMUX_TRIG_SOURCE_RTC_SECOND           = 44U,\r\n    TRGMUX_TRIG_SOURCE_FLEXIO_TRIG0         = 45U,\r\n    TRGMUX_TRIG_SOURCE_FLEXIO_TRIG1         = 46U,\r\n    TRGMUX_TRIG_SOURCE_FLEXIO_TRIG2         = 47U,\r\n    TRGMUX_TRIG_SOURCE_FLEXIO_TRIG3         = 48U,\r\n    TRGMUX_TRIG_SOURCE_LPUART0_RX_DATA      = 49U,\r\n    TRGMUX_TRIG_SOURCE_LPUART0_TX_DATA      = 50U,\r\n    TRGMUX_TRIG_SOURCE_LPUART0_RX_IDLE      = 51U,\r\n    TRGMUX_TRIG_SOURCE_LPUART1_RX_DATA      = 52U,\r\n    TRGMUX_TRIG_SOURCE_LPUART1_TX_DATA      = 53U,\r\n    TRGMUX_TRIG_SOURCE_LPUART1_RX_IDLE      = 54U,\r\n    TRGMUX_TRIG_SOURCE_LPI2C0_MASTER_TRIG   = 55U,\r\n    TRGMUX_TRIG_SOURCE_LPI2C0_SLAVE_TRIG    = 56U,\r\n    TRGMUX_TRIG_SOURCE_LPSPI0_FRAME         = 59U,\r\n    TRGMUX_TRIG_SOURCE_LPSPI0_RX_DATA       = 60U,\r\n    TRGMUX_TRIG_SOURCE_LPSPI1_FRAME         = 61U,\r\n    TRGMUX_TRIG_SOURCE_LPSPI1_RX_DATA       = 62U,\r\n    TRGMUX_TRIG_SOURCE_SIM_SW_TRIG          = 63U\r\n};\r\n\r\n/*!\r\n * @brief Enumeration for target module of TRGMUX\r\n *\r\n * Describes all possible outputs (target modules) of the TRGMUX IP\r\n * This enumeration depends on the supported instances in device\r\n */\r\nenum trgmux_target_module_e\r\n{\r\n    TRGMUX_TARGET_MODULE_DMA_CH0            = 0U,\r\n    TRGMUX_TARGET_MODULE_DMA_CH1            = 1U,\r\n    TRGMUX_TARGET_MODULE_DMA_CH2            = 2U,\r\n    TRGMUX_TARGET_MODULE_DMA_CH3            = 3U,\r\n    TRGMUX_TARGET_MODULE_TRGMUX_OUT0        = 4U,\r\n    TRGMUX_TARGET_MODULE_TRGMUX_OUT1        = 5U,\r\n    TRGMUX_TARGET_MODULE_TRGMUX_OUT2        = 6U,\r\n    TRGMUX_TARGET_MODULE_TRGMUX_OUT3        = 7U,\r\n    TRGMUX_TARGET_MODULE_TRGMUX_OUT4        = 8U,\r\n    TRGMUX_TARGET_MODULE_TRGMUX_OUT5        = 9U,\r\n    TRGMUX_TARGET_MODULE_TRGMUX_OUT6        = 10U,\r\n    TRGMUX_TARGET_MODULE_TRGMUX_OUT7        = 11U,\r\n    TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA0    = 12U,\r\n    TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA1    = 13U,\r\n    TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA2    = 14U,\r\n    TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA3    = 15U,\r\n    TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA0    = 16U,\r\n    TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA1    = 17U,\r\n    TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA2    = 18U,\r\n    TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA3    = 19U,\r\n    TRGMUX_TARGET_MODULE_CMP0_SAMPLE        = 28U,\r\n    TRGMUX_TARGET_MODULE_FTM0_HWTRIG0       = 40U,\r\n    TRGMUX_TARGET_MODULE_FTM0_FAULT0        = 41U,\r\n    TRGMUX_TARGET_MODULE_FTM0_FAULT1        = 42U,\r\n    TRGMUX_TARGET_MODULE_FTM0_FAULT2        = 43U,\r\n    TRGMUX_TARGET_MODULE_FTM1_HWTRIG0       = 44U,\r\n    TRGMUX_TARGET_MODULE_FTM1_FAULT0        = 45U,\r\n    TRGMUX_TARGET_MODULE_FTM1_FAULT1        = 46U,\r\n    TRGMUX_TARGET_MODULE_FTM1_FAULT2        = 47U,\r\n    TRGMUX_TARGET_MODULE_FTM2_HWTRIG0       = 48U,\r\n    TRGMUX_TARGET_MODULE_FTM2_FAULT0        = 49U,\r\n    TRGMUX_TARGET_MODULE_FTM2_FAULT1        = 50U,\r\n    TRGMUX_TARGET_MODULE_FTM2_FAULT2        = 51U,\r\n    TRGMUX_TARGET_MODULE_FTM3_HWTRIG0       = 52U,\r\n    TRGMUX_TARGET_MODULE_FTM3_FAULT0        = 53U,\r\n    TRGMUX_TARGET_MODULE_FTM3_FAULT1        = 54U,\r\n    TRGMUX_TARGET_MODULE_FTM3_FAULT2        = 55U,\r\n    TRGMUX_TARGET_MODULE_PDB0_TRG_IN        = 56U,\r\n    TRGMUX_TARGET_MODULE_PDB1_TRG_IN        = 60U,\r\n    TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM0    = 68U,\r\n    TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM1    = 69U,\r\n    TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM2    = 70U,\r\n    TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM3    = 71U,\r\n    TRGMUX_TARGET_MODULE_LPIT_TRG_CH0       = 72U,\r\n    TRGMUX_TARGET_MODULE_LPIT_TRG_CH1       = 73U,\r\n    TRGMUX_TARGET_MODULE_LPIT_TRG_CH2       = 74U,\r\n    TRGMUX_TARGET_MODULE_LPIT_TRG_CH3       = 75U,\r\n    TRGMUX_TARGET_MODULE_LPUART0_TRG        = 76U,\r\n    TRGMUX_TARGET_MODULE_LPUART1_TRG        = 80U,\r\n    TRGMUX_TARGET_MODULE_LPI2C0_TRG         = 84U,\r\n    TRGMUX_TARGET_MODULE_LPSPI0_TRG         = 92U,\r\n    TRGMUX_TARGET_MODULE_LPSPI1_TRG         = 96U,\r\n    TRGMUX_TARGET_MODULE_LPTMR0_ALT0        = 100U\r\n};\r\n\r\n/* @brief Constant array storing the value of all TRGMUX output(target module) identifiers */\r\n#define FEATURE_TRGMUX_TARGET_MODULE         \\\r\n{                                            \\\r\n    TRGMUX_TARGET_MODULE_DMA_CH0,            \\\r\n    TRGMUX_TARGET_MODULE_DMA_CH1,            \\\r\n    TRGMUX_TARGET_MODULE_DMA_CH2,            \\\r\n    TRGMUX_TARGET_MODULE_DMA_CH3,            \\\r\n    TRGMUX_TARGET_MODULE_TRGMUX_OUT0,        \\\r\n    TRGMUX_TARGET_MODULE_TRGMUX_OUT1,        \\\r\n    TRGMUX_TARGET_MODULE_TRGMUX_OUT2,        \\\r\n    TRGMUX_TARGET_MODULE_TRGMUX_OUT3,        \\\r\n    TRGMUX_TARGET_MODULE_TRGMUX_OUT4,        \\\r\n    TRGMUX_TARGET_MODULE_TRGMUX_OUT5,        \\\r\n    TRGMUX_TARGET_MODULE_TRGMUX_OUT6,        \\\r\n    TRGMUX_TARGET_MODULE_TRGMUX_OUT7,        \\\r\n    TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA0,    \\\r\n    TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA1,    \\\r\n    TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA2,    \\\r\n    TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA3,    \\\r\n    TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA0,    \\\r\n    TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA1,    \\\r\n    TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA2,    \\\r\n    TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA3,    \\\r\n    TRGMUX_TARGET_MODULE_CMP0_SAMPLE,        \\\r\n    TRGMUX_TARGET_MODULE_FTM0_HWTRIG0,       \\\r\n    TRGMUX_TARGET_MODULE_FTM0_FAULT0,        \\\r\n    TRGMUX_TARGET_MODULE_FTM0_FAULT1,        \\\r\n    TRGMUX_TARGET_MODULE_FTM0_FAULT2,        \\\r\n    TRGMUX_TARGET_MODULE_FTM1_HWTRIG0,       \\\r\n    TRGMUX_TARGET_MODULE_FTM1_FAULT0,        \\\r\n    TRGMUX_TARGET_MODULE_FTM1_FAULT1,        \\\r\n    TRGMUX_TARGET_MODULE_FTM1_FAULT2,        \\\r\n    TRGMUX_TARGET_MODULE_FTM2_HWTRIG0,       \\\r\n    TRGMUX_TARGET_MODULE_FTM2_FAULT0,        \\\r\n    TRGMUX_TARGET_MODULE_FTM2_FAULT1,        \\\r\n    TRGMUX_TARGET_MODULE_FTM2_FAULT2,        \\\r\n    TRGMUX_TARGET_MODULE_FTM3_HWTRIG0,       \\\r\n    TRGMUX_TARGET_MODULE_FTM3_FAULT0,        \\\r\n    TRGMUX_TARGET_MODULE_FTM3_FAULT1,        \\\r\n    TRGMUX_TARGET_MODULE_FTM3_FAULT2,        \\\r\n    TRGMUX_TARGET_MODULE_PDB0_TRG_IN,        \\\r\n    TRGMUX_TARGET_MODULE_PDB1_TRG_IN,        \\\r\n    TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM0,    \\\r\n    TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM1,    \\\r\n    TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM2,    \\\r\n    TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM3,    \\\r\n    TRGMUX_TARGET_MODULE_LPIT_TRG_CH0,       \\\r\n    TRGMUX_TARGET_MODULE_LPIT_TRG_CH1,       \\\r\n    TRGMUX_TARGET_MODULE_LPIT_TRG_CH2,       \\\r\n    TRGMUX_TARGET_MODULE_LPIT_TRG_CH3,       \\\r\n    TRGMUX_TARGET_MODULE_LPUART0_TRG,        \\\r\n    TRGMUX_TARGET_MODULE_LPUART1_TRG,        \\\r\n    TRGMUX_TARGET_MODULE_LPI2C0_TRG,         \\\r\n    TRGMUX_TARGET_MODULE_LPSPI0_TRG,         \\\r\n    TRGMUX_TARGET_MODULE_LPSPI1_TRG,         \\\r\n    TRGMUX_TARGET_MODULE_LPTMR0_ALT0         \\\r\n}\r\n\r\n/* ISELED Pins */\r\n\r\n#define ISELED_PIN_0     0    /*PTA10*/\r\n#define ISELED_PIN_1     1    /*PTD0*/\r\n#define ISELED_PIN_2     2    /*PTD9*/\r\n#define ISELED_PIN_3     3    /*PTA11*/\r\n#define ISELED_PIN_4     4    /*PTD1*/\r\n#define ISELED_PIN_5     5    /*PTD8*/\r\n#define ISELED_PIN_6     6    /*PTA0*/\r\n#define ISELED_PIN_7     7    /*PTE15*/\r\n#define ISELED_PIN_8     8    /*PTA1*/\r\n#define ISELED_PIN_9     9    /*PTE16*/\r\n#define ISELED_PIN_10    10    /*PTA2*/\r\n#define ISELED_PIN_11    11    /*PTD2*/\r\n#define ISELED_PIN_12    12    /*PTE10*/\r\n#define ISELED_PIN_13    13    /*PTA3*/\r\n#define ISELED_PIN_14    14    /*PTE11*/\r\n#define ISELED_PIN_15    15    /*PTD3*/\r\n#define ISELED_PIN_16    16    /*PTA8*/\r\n#define ISELED_PIN_17    17    /*PTE3*/\r\n#define ISELED_PIN_18    18    /*PTA9*/\r\n#define ISELED_PIN_19    19    /*PTE3*/\r\n\r\n#define ISELED_PIN_20    20    /*PTB2*/\r\n#define ISELED_PIN_21    21    /*PTB1*/\r\n#define ISELED_PIN_22    22    /*PTD15*/\r\n#define ISELED_PIN_23    23    /*PTB4*/\r\n#define ISELED_PIN_24    24    /*PTE0*/\r\n#define ISELED_PIN_25    25    /*PTE2*/\r\n#define ISELED_PIN_26    26    /*PTD0*/\r\n#define ISELED_PIN_27    27    /*PTD2*/\r\n#define ISELED_PIN_28    28    /*PTB14*/\r\n#define ISELED_PIN_29    29    /*PTB16*/\r\n#define ISELED_PIN_30    30    /*PTE15*/\r\n#define ISELED_PIN_31    31    /*PTA8*/\r\n#define ISELED_PIN_32    32    /*PTC15*/\r\n#define ISELED_PIN_33    33    /*PTC1*/\r\n\r\n#define ISELED_PIN_34    34    /*PTE1*/\r\n#define ISELED_PIN_35    35    /*PTB3*/\r\n#define ISELED_PIN_36    36    /*PTD16*/\r\n#define ISELED_PIN_37    37    /*PTB15*/\r\n#define ISELED_PIN_38    38    /*PTD1*/\r\n#define ISELED_PIN_39    39    /*PTC0*/\r\n\r\n#define MAX_NR_OF_STRIPS 13U\r\n\r\n\r\n/* PDB module features */\r\n\r\n/* @brief PDB has instance back to back mode between PDB0 CH0 and PDB1 CH0 pre-triggers */\r\n#define FEATURE_PDB_HAS_INSTANCE_BACKTOBACK     (1)\r\n\r\n/* @brief PDB has inter-channel back to back mode between PDBx CH0 and PDBx CH1 pre-triggers */\r\n#define FEATURE_PDB_HAS_INTERCHANNEL_BACKTOBACK (0)\r\n\r\n\r\n#endif /* S32K142_FEATURES_H */\r\n\r\n/*******************************************************************************\r\n * EOF\r\n ******************************************************************************/\r\n"},{"name":"S32_core_cm4.h","type":"header","group":"other","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw\\common","tag":"","groupDisplay":"Other files","code":"/*\r\n * Copyright (c) 2015-2016 Freescale Semiconductor, Inc.\r\n * Copyright 2016-2020 NXP\r\n * All rights reserved.\r\n *\r\n * NXP Confidential. This software is owned or controlled by NXP and may only be\r\n * used strictly in accordance with the applicable license terms. By expressly\r\n * accepting such terms or by downloading, installing, activating and/or otherwise\r\n * using the software, you are agreeing that you have read, and that you agree to\r\n * comply with and are bound by, such license terms. If you do not agree to be\r\n * bound by the applicable license terms, then you may not retain, install,\r\n * activate or otherwise use the software. The production use license in\r\n * Section 2.3 is expressly granted for this software.\r\n *\r\n */\r\n/*!\r\n * @file s32_core_cm4.h\r\n *\r\n * @page misra_violations MISRA-C:2012 violations\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Advisory Directive 4.9, Function-like macro\r\n * Function-like macros are used instead of inline functions in order to ensure\r\n * that the performance will not be decreased if the functions will not be\r\n * inlined by the compiler.\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Advisory Rule 2.5, Global macro not referenced.\r\n * The macros defined are used only on some of the drivers, so this might be reported\r\n * when the analysis is made only on one driver.\r\n */\r\n\r\n/*\r\n * Tool Chains:\r\n *   GNUC flag is defined also by ARM compiler - it shows the current major version of the compatible GCC version\r\n *   __GNUC__   : GNU Compiler Collection\r\n *   __ghs__    : Green Hills ARM Compiler\r\n *   __ICCARM__ : IAR ARM Compiler\r\n *   __DCC__    : Wind River Diab Compiler\r\n *   __ARMCC_VERSION:  ARM Compiler\r\n */\r\n\r\n#if !defined (CORE_CM4_H)\r\n#define CORE_CM4_H\r\n\r\n\r\n#ifdef __cplusplus\r\nextern \"C\" {\r\n#endif\r\n\r\n/** \\brief  BKPT_ASM\r\n *\r\n *   Macro to be used to trigger an debug interrupt\r\n */\r\n#define BKPT_ASM __asm(\"BKPT #0\\n\\t\")\r\n        \r\n\r\n/** \\brief  Enable FPU\r\n *\r\n *   ENABLE_FPU indicates whether SystemInit will enable the Floating point unit (FPU)\r\n */\r\n#if defined (__GNUC__) || defined (__ARMCC_VERSION)\r\n#if defined (__VFP_FP__) && !defined (__SOFTFP__)\r\n#define ENABLE_FPU\r\n#endif\r\n\r\n#elif defined (__ICCARM__)\r\n#if defined __ARMVFP__\r\n#define ENABLE_FPU\r\n#endif\r\n\r\n#elif defined (__ghs__) || defined (__DCC__)\r\n#if defined (__VFP__)\r\n#define ENABLE_FPU\r\n#endif\r\n#endif /* if defined (__GNUC__) */\r\n\r\n/** \\brief  Enable interrupts\r\n */\r\n#if defined (__GNUC__) \r\n#define ENABLE_INTERRUPTS() __asm volatile (\"cpsie i\" : : : \"memory\");\r\n#else\r\n#define ENABLE_INTERRUPTS() __asm(\"cpsie i\")\r\n#endif\r\n\r\n\r\n/** \\brief  Disable interrupts\r\n */\r\n#if defined (__GNUC__)\r\n#define DISABLE_INTERRUPTS() __asm volatile (\"cpsid i\" : : : \"memory\");\r\n#else\r\n#define DISABLE_INTERRUPTS() __asm(\"cpsid i\")\r\n#endif\r\n\r\n\r\n/** \\brief  Enter low-power standby state\r\n *    WFI (Wait For Interrupt) makes the processor suspend execution (Clock is stopped) until an IRQ interrupts.\r\n */\r\n#if defined (__GNUC__)\r\n#define STANDBY() __asm volatile (\"wfi\")\r\n#else\r\n#define STANDBY() __asm(\"wfi\")\r\n#endif\r\n\r\n/** \\brief  No-op\r\n */\r\n#define NOP() __asm volatile (\"nop\")\r\n\r\n/** \\brief  Reverse byte order in a word.\r\n */\r\n#if defined (__GNUC__) || defined (__ICCARM__) || defined (__ghs__) || defined (__ARMCC_VERSION)\r\n#define REV_BYTES_32(a, b) __asm volatile (\"rev %0, %1\" : \"=r\" (b) : \"r\" (a))\r\n#else\r\n#define REV_BYTES_32(a, b) (b = ((a & 0xFF000000U) >> 24U) | ((a & 0xFF0000U) >> 8U) \\\r\n                                | ((a & 0xFF00U) << 8U) | ((a & 0xFFU) << 24U))\r\n#endif\r\n\r\n/** \\brief  Reverse byte order in each halfword independently.\r\n */\r\n#if defined (__GNUC__) || defined (__ICCARM__) || defined (__ghs__) || defined (__ARMCC_VERSION)\r\n#define REV_BYTES_16(a, b) __asm volatile (\"rev16 %0, %1\" : \"=r\" (b) : \"r\" (a))\r\n#else\r\n#define REV_BYTES_16(a, b) (b = ((a & 0xFF000000U) >> 8U) | ((a & 0xFF0000U) << 8U) \\\r\n                                | ((a & 0xFF00U) >> 8U) | ((a & 0xFFU) << 8U))\r\n#endif\r\n\r\n/** \\brief  Places a function in RAM.\r\n */\r\n#if defined ( __GNUC__ ) || defined (__ARMCC_VERSION)\r\n    #define START_FUNCTION_DECLARATION_RAMSECTION\r\n    #define END_FUNCTION_DECLARATION_RAMSECTION        __attribute__((section (\".code_ram\")));\r\n#elif defined ( __ghs__ )\r\n    #define START_FUNCTION_DECLARATION_RAMSECTION      _Pragma(\"ghs callmode=far\")\r\n    #define END_FUNCTION_DECLARATION_RAMSECTION        __attribute__((section (\".code_ram\")));\\\r\n                                                       _Pragma(\"ghs callmode=default\")\r\n#elif defined ( __ICCARM__ )\r\n    #define START_FUNCTION_DECLARATION_RAMSECTION      __ramfunc\r\n    #define END_FUNCTION_DECLARATION_RAMSECTION        ;\r\n#elif defined ( __DCC__ )\r\n    #define START_FUNCTION_DECLARATION_RAMSECTION      _Pragma(\"section CODE \\\".code_ram\\\"\") \\\r\n                                                       _Pragma(\"use_section CODE\")\r\n    #define END_FUNCTION_DECLARATION_RAMSECTION        ; \\\r\n                                                       _Pragma(\"section CODE \\\".text\\\"\")\r\n#else\r\n    /* Keep compatibility with software analysis tools */\r\n    #define START_FUNCTION_DECLARATION_RAMSECTION      \r\n    #define END_FUNCTION_DECLARATION_RAMSECTION        ;\r\n#endif\r\n                                                   \r\n    /* For GCC, IAR, GHS, Diab and ARMC there is no need to specify the section when\r\n    defining a function, it is enough to specify it at the declaration. This\r\n    also enables compatibility with software analysis tools. */\r\n    #define START_FUNCTION_DEFINITION_RAMSECTION\r\n    #define END_FUNCTION_DEFINITION_RAMSECTION\r\n\r\n#if defined (__ICCARM__)\r\n    #define DISABLE_CHECK_RAMSECTION_FUNCTION_CALL     _Pragma(\"diag_suppress=Ta022\")\r\n    #define ENABLE_CHECK_RAMSECTION_FUNCTION_CALL      _Pragma(\"diag_default=Ta022\")\r\n#else\r\n    #define DISABLE_CHECK_RAMSECTION_FUNCTION_CALL\r\n    #define ENABLE_CHECK_RAMSECTION_FUNCTION_CALL\r\n#endif\r\n\r\n/** \\brief  Get Core ID\r\n *\r\n *   GET_CORE_ID returns the processor identification number for cm4\r\n */\r\n#define GET_CORE_ID()\t0U\r\n\r\n/** \\brief  Data alignment.\r\n */\r\n#if defined ( __GNUC__ ) || defined ( __ghs__ ) || defined ( __DCC__ ) || defined (__ARMCC_VERSION)\r\n    #define ALIGNED(x)      __attribute__((aligned(x)))\r\n#elif defined ( __ICCARM__ )\r\n    #define stringify(s) tostring(s)\r\n    #define tostring(s) #s\r\n    #define ALIGNED(x)      _Pragma(stringify(data_alignment=x))\r\n#else\r\n    /* Keep compatibility with software analysis tools */\r\n    #define ALIGNED(x)\r\n#endif\r\n\r\n/** \\brief  Endianness.\r\n */\r\n#define CORE_LITTLE_ENDIAN\r\n\r\n#ifdef __cplusplus\r\n}\r\n#endif\r\n\r\n#endif /* CORE_CM4_H */\r\n\r\n/*******************************************************************************\r\n * EOF\r\n ******************************************************************************/\r\n"},{"name":"clock.h","type":"header","group":"other","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw\\inc","tag":"","groupDisplay":"Other files","code":"/*\r\n * Copyright (c) 2013 - 2015, Freescale Semiconductor, Inc.\r\n * Copyright 2016-2020 NXP\r\n * All rights reserved.\r\n *\r\n * NXP Confidential. This software is owned or controlled by NXP and may only be\r\n * used strictly in accordance with the applicable license terms. By expressly\r\n * accepting such terms or by downloading, installing, activating and/or otherwise\r\n * using the software, you are agreeing that you have read, and that you agree to\r\n * comply with and are bound by, such license terms. If you do not agree to be\r\n * bound by the applicable license terms, then you may not retain, install,\r\n * activate or otherwise use the software. The production use license in\r\n * Section 2.3 is expressly granted for this software.\r\n */\r\n\r\n#if !defined(CLOCK_H)\r\n#define CLOCK_H\r\n\r\n#include \"device_registers.h\"\r\n#include \"status.h\"\r\n\r\n/*\r\n * Include the cpu specific clock API header files.\r\n */\r\n \r\n #if (defined(S32K14x_SERIES) || defined(S32K11x_SERIES))\r\n    /* S32K144 Clock System Level API header file */\r\n    #include \"../src/clock/S32K1xx/clock_S32K1xx.h\"\r\n#elif (defined(S32MTV_SERIES))\r\n    /* S32MTV Clock System Level API header file */\r\n    #include \"../src/clock/S32Mxx/clock_S32Mxx.h\"\r\n#elif (defined(MPC5777C_SERIES))\r\n    /* MPC5777C Clock System Level API header file */\r\n    #include \"../src/clock/MPC5777C/clock_MPC5777C.c\"\r\n#elif (defined(MPC574x_SERIES) || defined(S32R_SERIES))\r\n    /* MPC574x Clock System Level API header file */\r\n    #include \"../src/clock/MPC57xx/clock_MPC57xx.h\"\r\n#elif (defined(S32S247_SERIES))\r\n    /* S32S247 Clock System Level API header file */\r\n    #include \"../src/clock/S32Sxx/clock_S32Sxx.h\"\r\n#elif (defined(SJA1110_SERIES))\r\n    /* SJA1110 Clock System Level API header file */\r\n    #include \"../src/clock/SJA1110x/clock_SJA1110x.h\"\r\n#elif (defined(S32V234_SERIES))\r\n    /* S32Vxx Clock System Level API header file */\r\n    #include \"../src/clock/S32Vxx/clock_S32Vxx.h\"\r\n#else\r\n    #error \"No valid CPU defined!\"\r\n#endif\r\n\r\n/*!\r\n * @file clock.h\r\n */\r\n \r\n/*! @addtogroup clock*/\r\n/*! @{*/\r\n\r\n/*******************************************************************************\r\n * Definitions\r\n ******************************************************************************/\r\n\r\n\r\n#if defined(__cplusplus)\r\nextern \"C\" {\r\n#endif /* __cplusplus*/\r\n\r\n/*******************************************************************************\r\n * API\r\n ******************************************************************************/\r\n\r\n/*!\r\n * @name Dynamic clock setting\r\n * @{\r\n */\r\n\r\n/*******************************************************************************\r\n * API\r\n ******************************************************************************/\r\n \r\n /*!\r\n * @brief Gets the clock frequency for a specific clock name.\r\n *\r\n * This function checks the current clock configurations and then calculates\r\n * the clock frequency for a specific clock name defined in clock_names_t.\r\n * Clock modules must be properly configured before using this function. \r\n * See features.h for supported clock names for different chip families.\r\n * The returned value is in Hertz. If it cannot find the clock name\r\n * or the name is not supported for a specific chip family, it returns an\r\n * STATUS_UNSUPPORTED. If frequency is required for a peripheral and the\r\n * module is not clocked, then STATUS_MCU_GATED_OFF status is returned.\r\n * Frequency is returned if a valid address is provided. If frequency is\r\n * required for a peripheral that doesn't support protocol clock, the zero \r\n * value is provided.\r\n *\r\n * @param[in] clockName Clock names defined in clock_names_t\r\n * @param[out] frequency Returned clock frequency value in Hertz\r\n * @return status   Error code defined in status_t\r\n */\r\nstatus_t CLOCK_DRV_GetFreq(clock_names_t clockName,\r\n                           uint32_t *frequency);\r\n                           \r\n\r\n/*!\r\n * @brief Set clock configuration according to pre-defined structure.\r\n *\r\n * This function sets system to target clock configuration; It sets the\r\n * clock modules registers for clock mode change. \r\n *\r\n * @param[in] config  Pointer to configuration structure.\r\n *\r\n * @return Error code.\r\n *\r\n * @note If external clock is used in the target mode, please make sure it is\r\n * enabled, for example, if the external oscillator is used, please setup correctly.\r\n *\r\n * @note If the configuration structure is NULL, the function will set a default\r\n * configuration for clock.\r\n */\r\nstatus_t CLOCK_DRV_Init(clock_user_config_t const * config);\r\n\r\n/*! @} */\r\n\r\n\r\n#if defined(__cplusplus)\r\n}\r\n#endif /* __cplusplus*/\r\n\r\n/*! @}*/\r\n\r\n#endif /* CLOCK_H */\r\n/*******************************************************************************\r\n * EOF\r\n ******************************************************************************/\r\n\r\n"},{"name":"clock_S32K1xx.h","type":"header","group":"other","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw\\src\\clock\\S32K1xx","tag":"","groupDisplay":"Other files","code":"/*\r\n * Copyright (c) 2013 - 2014, Freescale Semiconductor, Inc.\r\n * Copyright 2016-2020 NXP\r\n * All rights reserved.\r\n *\r\n * NXP Confidential. This software is owned or controlled by NXP and may only be\r\n * used strictly in accordance with the applicable license terms. By expressly\r\n * accepting such terms or by downloading, installing, activating and/or otherwise\r\n * using the software, you are agreeing that you have read, and that you agree to\r\n * comply with and are bound by, such license terms. If you do not agree to be\r\n * bound by the applicable license terms, then you may not retain, install,\r\n * activate or otherwise use the software. The production use license in\r\n * Section 2.3 is expressly granted for this software.\r\n */\r\n\r\n#ifndef CLOCK_S32K1xx_H\r\n#define CLOCK_S32K1xx_H\r\n\r\n/*!\r\n * @file clock_S32K1xx.h\r\n *\r\n * @page misra_violations MISRA-C:2012 violations\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Advisory Rule 2.3, A project should not contain unused type declarations.\r\n * The types are defined here to be used by other drivers or application.\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Advisory Rule 2.5, Global macro not referenced.\r\n * This is required to implement enumeration entries as macro.\r\n * Enumeration entries (macros) are referenced from application code.\r\n */\r\n\r\n#include \"device_registers.h\"\r\n#include \"status.h\"\r\n#include <stdint.h>\r\n#include <stdbool.h>\r\n\r\n\r\n/*!\r\n * @ingroup clock_manager\r\n * @defgroup clock_manager_s32k1xx\r\n * @{\r\n */\r\n\r\n/*******************************************************************************\r\n * Definitions\r\n ******************************************************************************/\r\n\r\n/*! @brief Peripheral features list\r\n *         Constant array storing the mappings between clock names of the peripherals and feature lists.\r\n */\r\nextern const uint8_t peripheralFeaturesList[CLOCK_NAME_COUNT];\r\n\r\n\r\n/*! @brief TClk clock frequency. */\r\n#define NUMBER_OF_TCLK_INPUTS 3U\r\nextern uint32_t g_TClkFreq[NUMBER_OF_TCLK_INPUTS];      /*!< TCLKx clocks */\r\n\r\n/*! @brief EXTAL0 clock frequency. */\r\nextern uint32_t g_xtal0ClkFreq;\r\n\r\n/*! @brief RTC_CLKIN clock frequency. */\r\nextern uint32_t g_RtcClkInFreq;\r\n\r\n/*! @brief The maximum number of system clock dividers and system clock divider indexes. */\r\n#define SYS_CLK_MAX_NO    3U\r\n#define CORE_CLK_INDEX    0U\r\n#define BUS_CLK_INDEX     1U\r\n#define SLOW_CLK_INDEX    2U\r\n\r\n/*!\r\n * @brief SIM CLK32KSEL clock source select\r\n * Implements sim_rtc_clk_sel_src_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    SIM_RTCCLK_SEL_SOSCDIV1_CLK   = 0x0U,           /*!< SOSCDIV1 clock          */\r\n    SIM_RTCCLK_SEL_LPO_32K        = 0x1U,           /*!< 32 kHz LPO clock        */\r\n    SIM_RTCCLK_SEL_RTC_CLKIN      = 0x2U,           /*!< RTC_CLKIN clock         */\r\n    SIM_RTCCLK_SEL_FIRCDIV1_CLK   = 0x3U,           /*!< FIRCDIV1 clock          */\r\n} sim_rtc_clk_sel_src_t;\r\n\r\n/*!\r\n * @brief SIM LPOCLKSEL clock source select\r\n * Implements sim_lpoclk_sel_src_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    SIM_LPO_CLK_SEL_LPO_128K    = 0x0,           /*!< 128 kHz LPO clock */\r\n    SIM_LPO_CLK_SEL_NO_CLOCK    = 0x1,           /*!< No clock */\r\n    SIM_LPO_CLK_SEL_LPO_32K     = 0x2,           /*!< 32 kHz LPO clock which is divided by the 128 kHz LPO clock */\r\n    SIM_LPO_CLK_SEL_LPO_1K      = 0x3,           /*!< 1 kHz LPO clock which is divided by the 128 kHz LPO clock */\r\n} sim_lpoclk_sel_src_t;\r\n\r\n/*!\r\n * @brief SIM CLKOUT select\r\n * Implements sim_clkout_src_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    SIM_CLKOUT_SEL_SYSTEM_SCG_CLKOUT     = 0U,     /*!< SCG CLKOUT                                   */\r\n    SIM_CLKOUT_SEL_SYSTEM_SOSC_DIV2_CLK  = 2U,     /*!< SOSC DIV2 CLK                                */\r\n    SIM_CLKOUT_SEL_SYSTEM_SIRC_DIV2_CLK  = 4U,     /*!< SIRC DIV2 CLK                                */\r\n    SIM_CLKOUT_SEL_SYSTEM_FIRC_DIV2_CLK  = 6U,     /*!< FIRC DIV2 CLK                                */\r\n    SIM_CLKOUT_SEL_SYSTEM_HCLK           = 7U,     /*!< HCLK                                         */\r\n    SIM_CLKOUT_SEL_SYSTEM_SPLL_DIV2_CLK  = 8U,     /*!< SPLL DIV2 CLK                                */\r\n    SIM_CLKOUT_SEL_SYSTEM_BUS_CLK        = 9U,     /*!< BUS_CLK                                      */\r\n    SIM_CLKOUT_SEL_SYSTEM_LPO_128K_CLK   = 10U,    /*!< LPO_CLK 128 Khz                              */\r\n    SIM_CLKOUT_SEL_SYSTEM_LPO_CLK        = 12U,    /*!< LPO_CLK as selected by SIM LPO CLK Select    */\r\n    SIM_CLKOUT_SEL_SYSTEM_RTC_CLK        = 14U,    /*!< RTC CLK as selected by SIM CLK 32 KHz Select */\r\n\r\n#if defined (QuadSPI_INSTANCE_COUNT)\r\n    SIM_CLKOUT_SEL_SYSTEM_SFIF_CLK_HYP   = 5U,     /*!< SFIF_CLK_HYP                                 */\r\n    SIM_CLKOUT_SEL_SYSTEM_IPG_CLK        = 11U,    /*!< IPG_CLK                                      */\r\n    SIM_CLKOUT_SEL_SYSTEM_IPG_CLK_SFIF   = 13U,    /*!< IPG_CLK_SFIF                                 */\r\n    SIM_CLKOUT_SEL_SYSTEM_IPG_CLK_2XSFIF = 15U     /*!< IP_CLK_2XSFIF                                */\r\n#endif\r\n} sim_clkout_src_t;\r\n\r\n/*!\r\n * @brief SIM CLKOUT divider\r\n * Implements sim_clkout_div_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    SIM_CLKOUT_DIV_BY_1 = 0x0U,        /*!< Divided by 1 */\r\n    SIM_CLKOUT_DIV_BY_2 = 0x1U,        /*!< Divided by 2 */\r\n    SIM_CLKOUT_DIV_BY_3 = 0x2U,        /*!< Divided by 3 */\r\n    SIM_CLKOUT_DIV_BY_4 = 0x3U,        /*!< Divided by 4 */\r\n    SIM_CLKOUT_DIV_BY_5 = 0x4U,        /*!< Divided by 5 */\r\n    SIM_CLKOUT_DIV_BY_6 = 0x5U,        /*!< Divided by 6 */\r\n    SIM_CLKOUT_DIV_BY_7 = 0x6U,        /*!< Divided by 7 */\r\n    SIM_CLKOUT_DIV_BY_8 = 0x7U,        /*!< Divided by 8 */\r\n} sim_clkout_div_t;\r\n\r\n\r\n/*!\r\n * @brief SIM ClockOut configuration.\r\n * Implements sim_clock_out_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    bool              initialize;     /*!< Initialize or not the ClockOut clock.  */\r\n    bool              enable;         /*!< SIM ClockOut enable.                   */\r\n    sim_clkout_src_t  source;         /*!< SIM ClockOut source select.            */\r\n    sim_clkout_div_t  divider;        /*!< SIM ClockOut divide ratio.             */\r\n} sim_clock_out_config_t;\r\n\r\n\r\n/*!\r\n * @brief SIM LPO Clocks configuration.\r\n * Implements sim_lpo_clock_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    bool                  initialize;       /*!< Initialize or not the LPO clock.     */\r\n    sim_rtc_clk_sel_src_t sourceRtcClk;     /*!< RTC_CLK source select.               */\r\n    sim_lpoclk_sel_src_t  sourceLpoClk;     /*!< LPO clock source select.             */\r\n    bool                  enableLpo32k;     /*!< MSCM Clock Gating Control enable.    */\r\n    bool                  enableLpo1k;      /*!< MSCM Clock Gating Control enable.    */\r\n} sim_lpo_clock_config_t;\r\n\r\n/*!\r\n * @brief SIM  Platform Gate Clock configuration.\r\n * Implements sim_tclk_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    bool      initialize;                         /*!< Initialize or not the TCLK clock.  */\r\n    uint32_t  tclkFreq[NUMBER_OF_TCLK_INPUTS];    /*!< TCLKx frequency.                    */\r\n    uint32_t  extPinSrc[FTM_INSTANCE_COUNT];     /*!< FTMx frequency.                    */\r\n} sim_tclk_config_t;\r\n\r\n/*!\r\n * @brief SIM  Platform Gate Clock configuration.\r\n * Implements sim_plat_gate_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    bool initialize;     /*!< Initialize or not the Trace clock.  */\r\n    bool enableMscm;     /*!< MSCM Clock Gating Control enable.   */\r\n    bool enableMpu;      /*!< MPU Clock Gating Control enable.    */\r\n    bool enableDma;      /*!< DMA Clock Gating Control enable.    */\r\n    bool enableErm;      /*!< ERM Clock Gating Control enable.    */\r\n    bool enableEim;      /*!< EIM Clock Gating Control enable.    */\r\n} sim_plat_gate_config_t;\r\n\r\n/*!\r\n * @brief SIM QSPI reference clock gating.\r\n * Implements sim_qspi_ref_clk_gating_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    bool enableQspiRefClk;      /*!< qspi internal reference clock gating control enable.          */\r\n} sim_qspi_ref_clk_gating_t;\r\n\r\n\r\n/*!\r\n * @brief Debug trace clock source select\r\n * Implements clock_trace_src_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    CLOCK_TRACE_SRC_CORE_CLK            = 0x0          /*!< core clock     */\r\n} clock_trace_src_t;\r\n\r\n\r\n/*!\r\n * @brief SIM Debug Trace clock configuration.\r\n * Implements sim_trace_clock_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    bool               initialize;    /*!< Initialize or not the Trace clock.  */\r\n    bool               divEnable;     /*!< Trace clock divider enable.         */\r\n    clock_trace_src_t  source;        /*!< Trace clock select.                 */\r\n    uint8_t            divider;       /*!< Trace clock divider divisor.        */\r\n    bool               divFraction;   /*!< Trace clock divider fraction.       */\r\n} sim_trace_clock_config_t;\r\n\r\n/*!\r\n * @brief SIM configure structure.\r\n * Implements sim_clock_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    sim_clock_out_config_t    clockOutConfig;                 /*!< Clock Out configuration.           */\r\n    sim_lpo_clock_config_t    lpoClockConfig;                 /*!< Low Power Clock configuration.     */\r\n    sim_tclk_config_t         tclkConfig;                     /*!< TCLK, FTM option Clock configuration. */\r\n    sim_plat_gate_config_t    platGateConfig;                 /*!< Platform Gate Clock configuration. */\r\n    sim_trace_clock_config_t  traceClockConfig;               /*!< Trace clock configuration.         */\r\n    sim_qspi_ref_clk_gating_t qspiRefClkGating;               /*!< Qspi Reference Clock Gating.       */\r\n} sim_clock_config_t;\r\n\r\n\r\n/*!\r\n * @brief SCG system clock source.\r\n * Implements scg_system_clock_src_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    SCG_SYSTEM_CLOCK_SRC_SYS_OSC  = 1U,       /*!< System OSC. */\r\n    SCG_SYSTEM_CLOCK_SRC_SIRC     = 2U,       /*!< Slow IRC.   */\r\n    SCG_SYSTEM_CLOCK_SRC_FIRC     = 3U,       /*!< Fast IRC.   */\r\n#if FEATURE_HAS_SPLL_CLK\r\n    SCG_SYSTEM_CLOCK_SRC_SYS_PLL  = 6U,       /*!< System PLL. */\r\n#endif\r\n    SCG_SYSTEM_CLOCK_SRC_NONE     = 255U      /*!< MAX value.  */\r\n} scg_system_clock_src_t;\r\n\r\n/*!\r\n * @brief SCG system clock divider value.\r\n * Implements scg_system_clock_div_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    SCG_SYSTEM_CLOCK_DIV_BY_1   = 0U,     /*!< Divided by 1. */\r\n    SCG_SYSTEM_CLOCK_DIV_BY_2   = 1U,     /*!< Divided by 2. */\r\n    SCG_SYSTEM_CLOCK_DIV_BY_3   = 2U,     /*!< Divided by 3. */\r\n    SCG_SYSTEM_CLOCK_DIV_BY_4   = 3U,     /*!< Divided by 4. */\r\n    SCG_SYSTEM_CLOCK_DIV_BY_5   = 4U,     /*!< Divided by 5. */\r\n    SCG_SYSTEM_CLOCK_DIV_BY_6   = 5U,     /*!< Divided by 6. */\r\n    SCG_SYSTEM_CLOCK_DIV_BY_7   = 6U,     /*!< Divided by 7. */\r\n    SCG_SYSTEM_CLOCK_DIV_BY_8   = 7U,     /*!< Divided by 8. */\r\n    SCG_SYSTEM_CLOCK_DIV_BY_9   = 8U,     /*!< Divided by 9. */\r\n    SCG_SYSTEM_CLOCK_DIV_BY_10  = 9U,     /*!< Divided by 10. */\r\n    SCG_SYSTEM_CLOCK_DIV_BY_11  = 10U,    /*!< Divided by 11. */\r\n    SCG_SYSTEM_CLOCK_DIV_BY_12  = 11U,    /*!< Divided by 12. */\r\n    SCG_SYSTEM_CLOCK_DIV_BY_13  = 12U,    /*!< Divided by 13. */\r\n    SCG_SYSTEM_CLOCK_DIV_BY_14  = 13U,    /*!< Divided by 14. */\r\n    SCG_SYSTEM_CLOCK_DIV_BY_15  = 14U,    /*!< Divided by 15. */\r\n    SCG_SYSTEM_CLOCK_DIV_BY_16  = 15U,    /*!< Divided by 16. */\r\n} scg_system_clock_div_t;\r\n\r\n/*!\r\n * @brief SCG system clock configuration.\r\n * Implements scg_system_clock_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    scg_system_clock_div_t divSlow;  /*!< Slow clock divider.      */\r\n    scg_system_clock_div_t divBus;   /*!< BUS clock divider.       */\r\n    scg_system_clock_div_t divCore;  /*!< Core clock divider.      */\r\n    scg_system_clock_src_t src;      /*!< System clock source.     */\r\n} scg_system_clock_config_t;\r\n\r\n/*!\r\n * @name SCG Clockout.\r\n * @{\r\n */\r\n\r\n/*!\r\n * @brief SCG ClockOut type.\r\n * Implements scg_clockout_src_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    SCG_CLOCKOUT_SRC_SCG_SLOW = 0U,   /*!< SCG SLOW.   */\r\n    SCG_CLOCKOUT_SRC_SOSC     = 1U,   /*!< System OSC. */\r\n    SCG_CLOCKOUT_SRC_SIRC     = 2U,   /*!< Slow IRC.   */\r\n    SCG_CLOCKOUT_SRC_FIRC     = 3U,   /*!< Fast IRC.   */\r\n    SCG_CLOCKOUT_SRC_SPLL     = 6U,   /*!< System PLL. */\r\n} scg_clockout_src_t;\r\n/*! @} */\r\n\r\n\r\n/*!\r\n * @brief SCG asynchronous clock divider value.\r\n * Implements scg_async_clock_div_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    SCG_ASYNC_CLOCK_DISABLE   = 0U,        /*!< Clock output is disabled.  */\r\n    SCG_ASYNC_CLOCK_DIV_BY_1  = 1U,        /*!< Divided by 1.              */\r\n    SCG_ASYNC_CLOCK_DIV_BY_2  = 2U,        /*!< Divided by 2.              */\r\n    SCG_ASYNC_CLOCK_DIV_BY_4  = 3U,        /*!< Divided by 4.              */\r\n    SCG_ASYNC_CLOCK_DIV_BY_8  = 4U,        /*!< Divided by 8.              */\r\n    SCG_ASYNC_CLOCK_DIV_BY_16 = 5U,        /*!< Divided by 16.             */\r\n    SCG_ASYNC_CLOCK_DIV_BY_32 = 6U,        /*!< Divided by 32.             */\r\n    SCG_ASYNC_CLOCK_DIV_BY_64 = 7U         /*!< Divided by 64.             */\r\n} scg_async_clock_div_t;\r\n\r\n\r\n/*!\r\n * @brief SCG system OSC monitor mode.\r\n * Implements scg_sosc_monitor_mode_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    SCG_SOSC_MONITOR_DISABLE = 0U,                         /*!< Monitor disable.                          */\r\n    SCG_SOSC_MONITOR_INT     = 1U,                         /*!< Interrupt when system OSC error detected. */\r\n    SCG_SOSC_MONITOR_RESET   = 2U,                          /*!< Reset when system OSC error detected.     */\r\n} scg_sosc_monitor_mode_t;\r\n\r\n/*!\r\n * @brief SCG OSC frequency range select\r\n * Implements scg_sosc_range_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    SCG_SOSC_RANGE_MID    = 2U,  /*!< Medium frequency range selected for the crystal OSC (4 Mhz to 8 Mhz).  */\r\n    SCG_SOSC_RANGE_HIGH   = 3U,  /*!< High frequency range selected for the crystal OSC (8 Mhz to 40 Mhz).   */\r\n} scg_sosc_range_t;\r\n\r\n/*!\r\n * @brief SCG OSC high gain oscillator select.\r\n * Implements scg_sosc_gain_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    SCG_SOSC_GAIN_LOW    = 0x0,  /*!< Configure crystal oscillator for low-power operation */\r\n    SCG_SOSC_GAIN_HIGH   = 0x1,  /*!< Configure crystal oscillator for high-gain operation */\r\n} scg_sosc_gain_t;\r\n\r\n/*!\r\n * @brief SCG OSC external reference clock select.\r\n * Implements scg_sosc_ext_ref_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    SCG_SOSC_REF_EXT   = 0x0,     /*!< External reference clock requested    */\r\n    SCG_SOSC_REF_OSC   = 0x1,     /*!< Internal oscillator of OSC requested. */\r\n} scg_sosc_ext_ref_t;\r\n\r\n/*!\r\n * @brief SCG system OSC configuration.\r\n * Implements scg_sosc_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    uint32_t  freq;                        /*!< System OSC frequency.                                 */\r\n\r\n    scg_sosc_monitor_mode_t monitorMode;   /*!< System OSC Clock monitor mode.                       */\r\n\r\n    scg_sosc_ext_ref_t extRef;             /*!< System OSC External Reference Select.                */\r\n    scg_sosc_gain_t    gain;               /*!< System OSC high-gain operation.                      */\r\n\r\n    scg_sosc_range_t   range;              /*!< System OSC frequency range.                          */\r\n\r\n    scg_async_clock_div_t div1;            /*!< Asynchronous peripheral source.                      */\r\n    scg_async_clock_div_t div2;            /*!< Asynchronous peripheral source.                      */\r\n\r\n    bool enableInStop;                     /*!< System OSC is enable or not in stop mode.            */\r\n    bool enableInLowPower;                 /*!< System OSC is enable or not in low power mode.       */\r\n\r\n    bool locked;                           /*!< System OSC Control Register can be written.          */\r\n\r\n    bool initialize;                       /*!< Initialize or not the System OSC module.             */\r\n} scg_sosc_config_t;\r\n\r\n/*!\r\n * @brief SCG slow IRC clock frequency range.\r\n * Implements scg_sirc_range_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    SCG_SIRC_RANGE_HIGH = 1U,  /*!< Slow IRC high range clock (8 MHz). */\r\n} scg_sirc_range_t;\r\n\r\n/*!\r\n * @brief SCG slow IRC clock configuration.\r\n * Implements scg_sirc_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    scg_sirc_range_t range;         /*!< Slow IRC frequency range.                 */\r\n\r\n    scg_async_clock_div_t div1;     /*!< Asynchronous peripheral source.           */\r\n    scg_async_clock_div_t div2;     /*!< Asynchronous peripheral source.           */\r\n\r\n    bool initialize;                /*!< Initialize or not the SIRC module.        */\r\n    bool enableInStop;              /*!< SIRC is enable or not in stop mode.       */\r\n    bool enableInLowPower;          /*!< SIRC is enable or not in low power mode.  */\r\n\r\n    bool locked;                    /*!< SIRC Control Register can be written.     */\r\n} scg_sirc_config_t;\r\n\r\n/*!\r\n * @brief SCG fast IRC clock frequency range.\r\n * Implements scg_firc_range_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    SCG_FIRC_RANGE_48M,   /*!< Fast IRC is trimmed to 48MHz.  */\r\n} scg_firc_range_t;\r\n\r\n/*!\r\n * @brief SCG fast IRC clock configuration.\r\n * Implements scg_firc_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    scg_firc_range_t range;            /*!< Fast IRC frequency range.                 */\r\n\r\n    scg_async_clock_div_t div1;        /*!< Asynchronous peripheral source.           */\r\n    scg_async_clock_div_t div2;        /*!< Asynchronous peripheral source.           */\r\n\r\n    bool enableInStop;                 /*!< FIRC is enable or not in stop mode.       */\r\n    bool enableInLowPower;             /*!< FIRC is enable or not in lowpower mode.   */\r\n    bool regulator;                    /*!< FIRC regulator is enable or not.          */\r\n    bool locked;                       /*!< FIRC Control Register can be written.     */\r\n\r\n    bool initialize;                   /*!< Initialize or not the FIRC module.        */\r\n} scg_firc_config_t;\r\n\r\n/*!\r\n * @brief SCG system PLL monitor mode.\r\n * Implements scg_spll_monitor_mode_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    SCG_SPLL_MONITOR_DISABLE = 0U,                         /*!< Monitor disable.                          */\r\n    SCG_SPLL_MONITOR_INT     = 1U,                         /*!< Interrupt when system PLL error detected. */\r\n    SCG_SPLL_MONITOR_RESET   = 2U                          /*!< Reset when system PLL error detected.     */\r\n} scg_spll_monitor_mode_t;\r\n\r\n\r\n/*!\r\n * @brief SCG system PLL predivider.\r\n */\r\ntypedef enum\r\n{\r\n    SCG_SPLL_CLOCK_PREDIV_BY_1 = 0U,\r\n    SCG_SPLL_CLOCK_PREDIV_BY_2 = 1U,\r\n    SCG_SPLL_CLOCK_PREDIV_BY_3 = 2U,\r\n    SCG_SPLL_CLOCK_PREDIV_BY_4 = 3U,\r\n    SCG_SPLL_CLOCK_PREDIV_BY_5 = 4U,\r\n    SCG_SPLL_CLOCK_PREDIV_BY_6 = 5U,\r\n    SCG_SPLL_CLOCK_PREDIV_BY_7 = 6U,\r\n    SCG_SPLL_CLOCK_PREDIV_BY_8 = 7U\r\n\r\n} scg_spll_clock_prediv_t;\r\n\r\n/*!\r\n * @brief SCG system PLL multiplier.\r\n */\r\ntypedef enum\r\n{\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_16 = 0U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_17 = 1U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_18 = 2U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_19 = 3U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_20 = 4U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_21 = 5U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_22 = 6U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_23 = 7U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_24 = 8U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_25 = 9U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_26 = 10U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_27 = 11U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_28 = 12U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_29 = 13U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_30 = 14U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_31 = 15U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_32 = 16U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_33 = 17U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_34 = 18U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_35 = 19U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_36 = 20U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_37 = 21U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_38 = 22U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_39 = 23U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_40 = 24U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_41 = 25U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_42 = 26U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_43 = 27U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_44 = 28U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_45 = 29U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_46 = 30U,\r\n    SCG_SPLL_CLOCK_MULTIPLY_BY_47 = 31U\r\n} scg_spll_clock_multiply_t;\r\n\r\n/*!\r\n * @brief SCG system PLL configuration.\r\n * Implements scg_spll_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    scg_spll_monitor_mode_t monitorMode; /*!< Clock monitor mode selected.                    */\r\n\r\n    uint8_t        prediv;               /*!< PLL reference clock divider.                    */\r\n    uint8_t        mult;                 /*!< System PLL multiplier.                          */\r\n    uint8_t        src;                  /*!< System PLL source.                              */\r\n\r\n    scg_async_clock_div_t div1;          /*!< Asynchronous peripheral source.                 */\r\n    scg_async_clock_div_t div2;          /*!< Asynchronous peripheral source.                 */\r\n\r\n    bool enableInStop;                   /*!< System PLL clock is enable or not in stop mode. */\r\n\r\n    bool locked;                         /*!< System PLL Control Register can be written.     */\r\n    bool initialize;                     /*!< Initialize or not the System PLL module.        */\r\n} scg_spll_config_t;\r\n\r\n/*!\r\n * @brief SCG RTC configuration.\r\n * Implements scg_rtc_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    uint32_t rtcClkInFreq;              /*!< RTC_CLKIN frequency.                            */\r\n    bool initialize;                    /*!< Initialize or not the RTC.                      */\r\n} scg_rtc_config_t;\r\n\r\n/*!\r\n * @brief SCG Clock Mode Configuration structure.\r\n * Implements scg_clock_mode_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    scg_system_clock_config_t rccrConfig;      /*!< Run Clock Control configuration.                 */\r\n    scg_system_clock_config_t vccrConfig;      /*!< VLPR Clock Control configuration.                */\r\n    scg_system_clock_config_t hccrConfig;      /*!< HSRUN Clock Control configuration.               */\r\n    scg_system_clock_src_t    alternateClock;  /*!< Alternate clock used during initialization       */\r\n    bool                      initialize;      /*!< Initialize or not the Clock Mode Configuration.  */\r\n} scg_clock_mode_config_t;\r\n\r\n/*!\r\n * @brief SCG ClockOut Configuration structure.\r\n * Implements scg_clockout_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    scg_clockout_src_t        source;          /*!< ClockOut source select.                          */\r\n    bool                      initialize;      /*!< Initialize or not the ClockOut.                  */\r\n} scg_clockout_config_t;\r\n\r\n/*!\r\n * @brief SCG configure structure.\r\n * Implements scg_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    scg_sirc_config_t         sircConfig;      /*!< Slow internal reference clock configuration.     */\r\n    scg_firc_config_t         fircConfig;      /*!< Fast internal reference clock configuration.     */\r\n    scg_sosc_config_t         soscConfig;      /*!< System oscillator configuration.                 */\r\n    scg_spll_config_t         spllConfig;      /*!< System Phase locked loop configuration.          */\r\n    scg_rtc_config_t          rtcConfig;       /*!< Real Time Clock configuration.                   */\r\n    scg_clockout_config_t     clockOutConfig;  /*!< SCG ClockOut Configuration.                      */\r\n    scg_clock_mode_config_t   clockModeConfig; /*!< SCG Clock Mode Configuration.                    */\r\n} scg_config_t;\r\n\r\n/*! @brief PCC clock source select\r\n *  Implements peripheral_clock_source_t_Class\r\n */\r\ntypedef uint8_t peripheral_clock_source_t;\r\n\r\n#define    CLK_SRC_OFF          0x00U             /*!< Clock is off */\r\n#define    CLK_SRC_SOSC         0x01U             /*!< OSCCLK - System Oscillator Bus Clock */\r\n#define    CLK_SRC_SIRC         0x02U             /*!< SCGIRCLK - Slow IRC Clock */\r\n#define    CLK_SRC_FIRC         0x03U             /*!< SCGFIRCLK - Fast IRC Clock */\r\n#define    CLK_SRC_SPLL         0x06U             /*!< SCGPCLK System PLL clock */\r\n#define    CLK_SRC_SOSC_DIV1    0x01U             /*!< OSCCLK - System Oscillator Bus Clock */\r\n#define    CLK_SRC_SIRC_DIV1    0x02U             /*!< SCGIRCLK - Slow IRC Clock */\r\n#define    CLK_SRC_FIRC_DIV1    0x03U             /*!< SCGFIRCLK - Fast IRC Clock */\r\n#define    CLK_SRC_SPLL_DIV1    0x06U             /*!< SCGPCLK System PLL clock */\r\n#define    CLK_SRC_SOSC_DIV2    0x01U             /*!< OSCCLK - System Oscillator Bus Clock */\r\n#define    CLK_SRC_SIRC_DIV2    0x02U             /*!< SCGIRCLK - Slow IRC Clock */\r\n#define    CLK_SRC_FIRC_DIV2    0x03U             /*!< SCGFIRCLK - Fast IRC Clock */\r\n#define    CLK_SRC_SPLL_DIV2    0x06U             /*!< SCGPCLK System PLL clock */\r\n#ifdef FEATURE_HAS_LPO_PERIPHERAL_CLOCK_SOURCE\r\n#define    CLK_SRC_LPO          0x07U             /*!< LPO clock */\r\n#endif\r\n\r\n/*! @brief PCC fractional value select\r\n *  Implements peripheral_clock_frac_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    MULTIPLY_BY_ONE   = 0x00U,             /*!< Fractional value is zero */\r\n    MULTIPLY_BY_TWO   = 0x01U              /*!< Fractional value is one */\r\n} peripheral_clock_frac_t;\r\n\r\n/*! @brief PCC divider value select\r\n *  Implements peripheral_clock_divider_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    DIVIDE_BY_ONE     = 0x00U,             /*!< Divide by 1 (pass-through, no clock divide) */\r\n    DIVIDE_BY_TWO     = 0x01U,             /*!< Divide by 2 */\r\n    DIVIDE_BY_THREE   = 0x02U,             /*!< Divide by 3 */\r\n    DIVIDE_BY_FOUR    = 0x03U,             /*!< Divide by 4 */\r\n    DIVIDE_BY_FIVE    = 0x04U,             /*!< Divide by 5 */\r\n    DIVIDE_BY_SIX     = 0x05U,             /*!< Divide by 6 */\r\n    DIVIDE_BY_SEVEN   = 0x06U,             /*!< Divide by 7 */\r\n    DIVIDE_BY_EIGTH   = 0x07U              /*!< Divide by 8 */\r\n} peripheral_clock_divider_t;\r\n\r\n/*! @brief PCC peripheral instance clock configuration.\r\n *  Implements peripheral_clock_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    /* clockName   is the name of the peripheral clock\r\n     *    must be one of the following values (see the clock_names_t type from S32K1xx_clock_names.h)\r\n     *    PCC_DMA0_CLOCK\r\n     *    PCC_MPU0_CLOCK\r\n     *    ...\r\n     *    PCC_LPUART3_CLOCK\r\n     */\r\n    clock_names_t clockName;\r\n    bool clkGate;                                      /*!< Peripheral clock gate.                     */\r\n    peripheral_clock_source_t clkSrc;                  /*!< Peripheral clock source.                   */\r\n    peripheral_clock_frac_t frac;                      /*!< Peripheral clock fractional value.         */\r\n    peripheral_clock_divider_t divider;                /*!< Peripheral clock divider value.            */\r\n} peripheral_clock_config_t;\r\n\r\n/*! @brief PCC configuration.\r\n *  Implements pcc_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    uint32_t count;                                    /*!< Number of peripherals to be configured.               */\r\n    peripheral_clock_config_t * peripheralClocks;       /*!< Pointer to the peripheral clock configurations array. */\r\n} pcc_config_t;\r\n\r\n/*! @brief PMC LPO configuration.\r\n * Implements pmc_lpo_clock_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    bool                  initialize;       /*!< Initialize or not the PMC LPO settings. */\r\n    bool                  enable;           /*!< Enable/disable LPO     */\r\n    int8_t                trimValue;        /*!< LPO trimming value     */\r\n} pmc_lpo_clock_config_t;\r\n\r\n/*!\r\n * @brief PMC configure structure.\r\n * Implements pmc_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    pmc_lpo_clock_config_t lpoClockConfig;   /*!< Low Power Clock configuration.     */\r\n} pmc_config_t;\r\n\r\n/*!\r\n * @brief Clock configuration structure.\r\n * Implements clock_manager_user_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    scg_config_t                scgConfig;      /*!< SCG Clock configuration.      */\r\n    sim_clock_config_t          simConfig;      /*!< SIM Clock configuration.      */\r\n    pcc_config_t                pccConfig;      /*!< PCC Clock configuration.      */\r\n    pmc_config_t                pmcConfig;      /*!< PMC Clock configuration.      */\r\n} clock_manager_user_config_t;\r\n\r\ntypedef clock_manager_user_config_t clock_user_config_t;\r\n\r\n/*!\r\n * @brief Power mode.\r\n * Implements pwr_modes_t_Class\r\n */\r\ntypedef enum {\r\n\r\n    NO_MODE       = 0U,\r\n    RUN_MODE      = (1U<<0U),\r\n    VLPR_MODE     = (1U<<1U),\r\n    HSRUN_MODE    = (1U<<2U),\r\n    STOP_MODE     = (1U<<3U),\r\n    VLPS_MODE     = (1U<<4U),\r\n    ALL_MODES     = 0x7FFFFFFF\r\n\r\n} pwr_modes_t;\r\n\r\n\r\n/*!\r\n * @brief XOSC reference clock select (internal oscillator is bypassed or not)\r\n * Implements xosc_ref_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    XOSC_EXT_REF  = 0U,      /*!< Internal oscillator is bypassed, external reference clock requested. */\r\n    XOSC_INT_OSC  = 1U,      /*!< Internal oscillator of XOSC requested. */\r\n} xosc_ref_t;\r\n\r\n/*! @brief module clock configuration.\r\n *  Implements module_clk_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    bool          gating;                     /*!< Clock gating. */\r\n    clock_names_t source;                     /*!< Clock source input (some modules don't have protocol clock) */\r\n    uint16_t      mul;                        /*!< Multiplier (some modules don't have fractional) */\r\n    uint16_t      div;                        /*!< Divider (some modules don't have divider) */\r\n\r\n}module_clk_config_t;\r\n\r\n/*!\r\n * @brief System clock configuration.\r\n * Implements sys_clk_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    clock_names_t src;                         /*!< System clock source. */\r\n    uint16_t dividers[SYS_CLK_MAX_NO];         /*!< System clock dividers. Value by which system clock is divided. 0 means that system clock is not divided. */\r\n} sys_clk_config_t;\r\n\r\n/*!\r\n * @brief Clock source configuration.\r\n * Implements clock_source_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n\tbool       enable;                   /*!< Enable/disable clock source. */\r\n\txosc_ref_t refClk;                   /*!< Bypass option. It applies to external oscillator clock sources                          */\r\n    uint32_t   refFreq;                  /*!< Frequency of the input reference clock. It applies to external oscillator clock sources */\r\n\tuint16_t   mul;                      /*!< Multiplier. It applies to PLL clock sources. Valid range is 16 - 47. */\r\n\tuint16_t   div;                      /*!< Divider. It applies to PLL clock sources. Valid range is 1-8. */\r\n\r\n\tuint16_t   outputDiv1;               /*!< First output divider. It's used as protocol clock by modules. Zero means that divider is disabled.   /\r\n\t\t\t\t\t\t\t\t\t\t  *   Possible values 0(disabled), 1, 2, 4, 8, 16, 32, 64; all the other values are not valid.             /\r\n\t\t\t\t\t\t\t\t\t\t  */\r\n\tuint16_t   outputDiv2;               /*!< Second output divider. It's used as protocol clock by modules. Zero means that divider is disabled.   /\r\n\t\t\t\t\t\t\t\t\t\t  *   Possible values 0(disabled), 1, 2, 4, 8, 16, 32, 64; all the other values are not valid.              /\r\n\t\t\t\t\t\t\t\t\t\t  */\r\n\r\n} clock_source_config_t;\r\n\r\n\r\n/*!\r\n * @brief The clock notification type.\r\n * Implements clock_manager_notify_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    CLOCK_MANAGER_NOTIFY_RECOVER = 0x00U,  /*!< Notify IP to recover to previous work state.      */\r\n    CLOCK_MANAGER_NOTIFY_BEFORE  = 0x01U,  /*!< Notify IP that system will change clock setting.  */\r\n    CLOCK_MANAGER_NOTIFY_AFTER   = 0x02U,  /*!< Notify IP that have changed to new clock setting. */\r\n} clock_manager_notify_t;\r\n\r\n/*!\r\n * @brief The callback type, indicates what kinds of notification this callback handles.\r\n * Implements clock_manager_callback_type_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    CLOCK_MANAGER_CALLBACK_BEFORE       = 0x01U, /*!< Callback handles BEFORE notification.          */\r\n    CLOCK_MANAGER_CALLBACK_AFTER        = 0x02U, /*!< Callback handles AFTER notification.           */\r\n    CLOCK_MANAGER_CALLBACK_BEFORE_AFTER = 0x03U  /*!< Callback handles BEFORE and AFTER notification */\r\n} clock_manager_callback_type_t;\r\n\r\n/*!\r\n * @brief Clock transition policy.\r\n * Implements clock_manager_policy_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    CLOCK_MANAGER_POLICY_AGREEMENT,  /*!< Clock transfers gracefully. */\r\n    CLOCK_MANAGER_POLICY_FORCIBLE    /*!< Clock transfers forcefully. */\r\n} clock_manager_policy_t;\r\n\r\n/*!\r\n * @brief Clock notification structure passed to clock callback function.\r\n * Implements clock_notify_struct_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    uint8_t targetClockConfigIndex;    /*!< Target clock configuration index. */\r\n    clock_manager_policy_t policy;     /*!< Clock transition policy.          */\r\n    clock_manager_notify_t notifyType; /*!< Clock notification type.          */\r\n} clock_notify_struct_t;\r\n\r\n/*!\r\n * @brief Type of clock callback functions.\r\n */\r\ntypedef status_t (*clock_manager_callback_t)(clock_notify_struct_t *notify,\r\n                                             void* callbackData);\r\n\r\n/*!\r\n * @brief Structure for callback function and its parameter.\r\n * Implements clock_manager_callback_user_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    clock_manager_callback_t      callback;      /*!< Entry of callback function.     */\r\n    clock_manager_callback_type_t callbackType;  /*!< Callback type.                  */\r\n    void* callbackData;                          /*!< Parameter of callback function. */\r\n} clock_manager_callback_user_config_t;\r\n\r\n/*!\r\n * @brief Clock manager state structure.\r\n * Implements clock_manager_state_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    clock_manager_user_config_t const **configTable;/*!< Pointer to clock configure table.*/\r\n    uint8_t clockConfigNum;                         /*!< Number of clock configurations.  */\r\n    uint8_t curConfigIndex;                         /*!< Index of current configuration.  */\r\n    clock_manager_callback_user_config_t **callbackConfig; /*!< Pointer to callback table.*/\r\n    uint8_t callbackNum;                            /*!< Number of clock callbacks.       */\r\n    uint8_t errorCallbackIndex;                     /*!< Index of callback returns error. */\r\n} clock_manager_state_t;\r\n\r\n\r\n\r\n/*******************************************************************************\r\n * API\r\n ******************************************************************************/\r\n\r\n#if defined (__cplusplus)\r\nextern \"C\" {\r\n#endif /* __cplusplus*/\r\n\r\n/*!\r\n * @brief Configures module clock\r\n *\r\n * This function configures a module clock according to the configuration.\r\n * If no configuration is provided (moduleClkConfig is null), then a default one is used\r\n * moduleClkConfig must be passed as null when module doesn't support protocol clock.\r\n *\r\n * @param[in] peripheralClock   Clock name of the configured module clock\r\n * @param[in] moduleClkConfig   Pointer to the configuration structure.\r\n */\r\nvoid CLOCK_DRV_SetModuleClock(clock_names_t peripheralClock, const module_clk_config_t * moduleClkConfig);\r\n\r\n/*!\r\n * @brief Configures the system clocks.\r\n *\r\n * This function configures the system clocks (core, bus and flash clocks) in the specified power mode.\r\n * If no power mode is specified (null parameter) then it is the current power mode.\r\n *\r\n * @param[in] mode              Pointer to power mode for which the configured system clocks apply\r\n * @param[in] sysClkConfig      Pointer to the system clocks configuration structure.\r\n */\r\nstatus_t CLOCK_DRV_SetSystemClock(const pwr_modes_t * mode,\r\n                                  const sys_clk_config_t * sysClkConfig);\r\n\r\n/*!\r\n * @brief Gets the system clock source.\r\n *\r\n * This function gets the current system clock source.\r\n *\r\n * @return Value of the current system clock source.\r\n */\r\nvoid CLOCK_DRV_GetSystemClockSource(sys_clk_config_t *sysClkConfig);\r\n\r\n/*!\r\n * @brief This function configures a clock source.\r\n *\r\n * The clock source is configured based on the provided configuration.\r\n * All values from the previous configuration of clock source are overwritten.\r\n * If no configuration is provided, then a default one is used.\r\n *\r\n * @param[in] clockSource  Clock name of the configured clock source\r\n * @param[in] clkSrcConfig Pointer to the configuration structure\r\n * @return Status of clock source initialization\r\n */\r\nstatus_t CLOCK_DRV_SetClockSource(clock_names_t clockSource, const clock_source_config_t * clkSrcConfig);\r\n\r\n/*!\r\n * @brief Install pre-defined clock configurations.\r\n *\r\n * This function installs the pre-defined clock configuration table to\r\n * clock manager.\r\n *\r\n * @param[in] clockConfigsPtr Pointer to the clock configuration table.\r\n * @param[in] configsNumber Number of clock configurations in table.\r\n * @param[in] callbacksPtr Pointer to the callback configuration table.\r\n * @param[in] callbacksNumber Number of callback configurations in table.\r\n *\r\n * @return Error code.\r\n */\r\nstatus_t CLOCK_SYS_Init(clock_manager_user_config_t const **clockConfigsPtr,\r\n                        uint8_t configsNumber,\r\n                        clock_manager_callback_user_config_t **callbacksPtr,\r\n                        uint8_t callbacksNumber);\r\n\r\n/*!\r\n * @brief Set system clock configuration according to pre-defined structure.\r\n *\r\n * This function sets system to target clock configuration; before transition,\r\n * clock manager will send notifications to all drivers registered to the\r\n * callback table.  When graceful policy is used, if some drivers are not ready\r\n * to change, clock transition will not occur, all drivers still work in\r\n * previous configuration and error is returned. When forceful policy is used,\r\n * all drivers should stop work and system changes to new clock configuration.\r\n * The function should be called only on run mode.\r\n *\r\n * @param[in] targetConfigIndex Index of the clock configuration.\r\n * @param[in] policy Transaction policy, graceful or forceful.\r\n *\r\n * @return Error code.\r\n *\r\n * @note If external clock is used in the target mode, please make sure it is\r\n * enabled, for example, if the external oscillator is used, please setup\r\n * EREFS/HGO correctly and make sure OSCINIT is set.\r\n */\r\nstatus_t CLOCK_SYS_UpdateConfiguration(uint8_t targetConfigIndex,\r\n                                       clock_manager_policy_t policy);\r\n\r\n/*!\r\n * @brief Set system clock configuration.\r\n *\r\n * This function sets the system to target configuration, it only sets the\r\n * clock modules registers for clock mode change, but not send notifications\r\n * to drivers. This function is different by different SoCs.\r\n *\r\n * @param[in] config Target configuration.\r\n *\r\n * @return Error code.\r\n *\r\n * @note If external clock is used in the target mode, please make sure it is\r\n * enabled, for example, if the external oscillator is used, please setup\r\n * EREFS/HGO correctly and make sure OSCINIT is set.\r\n * This function should be called only on run mode.\r\n */\r\nstatus_t CLOCK_SYS_SetConfiguration(clock_manager_user_config_t const * config);\r\n\r\n/*!\r\n * @brief Get current system clock configuration.\r\n *\r\n * @return Current clock configuration index.\r\n */\r\nuint8_t CLOCK_SYS_GetCurrentConfiguration(void);\r\n\r\n/*!\r\n * @brief Get the callback which returns error in last clock switch.\r\n *\r\n * When graceful policy is used, if some IP is not ready to change clock\r\n * setting, the callback will return error and system stay in current\r\n * configuration. Applications can use this function to check which\r\n * IP callback returns error.\r\n *\r\n * @return Pointer to the callback which returns error.\r\n */\r\nclock_manager_callback_user_config_t* CLOCK_SYS_GetErrorCallback(void);\r\n\r\n/*!\r\n * @brief Wrapper over CLOCK_DRV_GetFreq function. It's part of the old API.\r\n *\r\n * @param[in] clockName Clock names defined in clock_names_t\r\n * @param[out] frequency Returned clock frequency value in Hertz\r\n * @return status   Error code defined in status_t\r\n */\r\nstatus_t CLOCK_SYS_GetFreq(clock_names_t clockName, uint32_t *frequency);\r\n\r\n\r\n#if defined (__cplusplus)\r\n}\r\n#endif /* __cplusplus*/\r\n\r\n/*! @}*/\r\n\r\n#endif /* CLOCK_S32K1xx_H */\r\n/*******************************************************************************\r\n * EOF\r\n ******************************************************************************/\r\n"},{"name":"clock_manager.h","type":"header","group":"other","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw\\inc","tag":"","groupDisplay":"Other files","code":"/*\r\n * Copyright (c) 2013 - 2015, Freescale Semiconductor, Inc.\r\n * Copyright 2016-2020 NXP\r\n * All rights reserved.\r\n *\r\n * NXP Confidential. This software is owned or controlled by NXP and may only be\r\n * used strictly in accordance with the applicable license terms. By expressly\r\n * accepting such terms or by downloading, installing, activating and/or otherwise\r\n * using the software, you are agreeing that you have read, and that you agree to\r\n * comply with and are bound by, such license terms. If you do not agree to be\r\n * bound by the applicable license terms, then you may not retain, install,\r\n * activate or otherwise use the software. The production use license in\r\n * Section 2.3 is expressly granted for this software.\r\n */\r\n#if !defined(CLOCK_MANAGER_H)\r\n#define CLOCK_MANAGER_H\r\n#include \"clock.h\"\r\n/*!\r\n * @file clock_manager.h\r\n *\r\n * @page misra_violations MISRA-C:2012 violations\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Advisory Rule 2.5, Global macro not referenced.\r\n * This header file is included by application only. It was created \r\n * for backward compatibility reasons.\r\n */\r\n#endif /* CLOCK_MANAGER_H */\r\n/*******************************************************************************\r\n * EOF\r\n ******************************************************************************/\r\n"},{"name":"interrupt_manager.h","type":"header","group":"other","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw\\inc","tag":"","groupDisplay":"Other files","code":"/*\r\n * Copyright (c) 2013 - 2016, Freescale Semiconductor, Inc.\r\n * Copyright 2016-2020 NXP\r\n * All rights reserved.\r\n *\r\n * NXP Confidential. This software is owned or controlled by NXP and may only be\r\n * used strictly in accordance with the applicable license terms. By expressly\r\n * accepting such terms or by downloading, installing, activating and/or otherwise\r\n * using the software, you are agreeing that you have read, and that you agree to\r\n * comply with and are bound by, such license terms. If you do not agree to be\r\n * bound by the applicable license terms, then you may not retain, install,\r\n * activate or otherwise use the software. The production use license in\r\n * Section 2.3 is expressly granted for this software.\r\n */\r\n#if !defined(INTERRUPT_MANAGER_H)\r\n#define INTERRUPT_MANAGER_H\r\n\r\n#include \"device_registers.h\"\r\n\r\n\r\n/**\r\n * @page misra_violations MISRA-C:2012 violations\r\n *\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Required Rule 11.6, A cast shall not be performed\r\n * between pointer to void and an arithmetic type.\r\n * The address of hardware modules is provided as integer so\r\n * it needs to be cast to pointer.\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Advisory Rule 11.4, A conversion should not be performed\r\n * between a pointer to object and an integer type.\r\n * The address of hardware modules is provided as integer so\r\n * a conversion between a pointer and an integer has to be performed.\r\n */\r\n\r\n /*! @file interrupt_manager.h */\r\n\r\n/*! @addtogroup interrupt_manager*/\r\n/*! @{*/\r\n\r\n/*******************************************************************************\r\n * Definitions\r\n ******************************************************************************/\r\n\r\n#if FEATURE_MSCM_HAS_CPU_INTERRUPT_ROUTER\r\n\r\n/*! @brief The target for directed CPU interrupts */\r\ntypedef enum\r\n{\r\n    INTERRUPT_MANAGER_TARGET_SELF       = -2,\r\n    INTERRUPT_MANAGER_TARGET_OTHERS     = -1,\r\n    INTERRUPT_MANAGER_TARGET_NONE       =  0,\r\n    INTERRUPT_MANAGER_TARGET_CP0        =  1,\r\n    INTERRUPT_MANAGER_TARGET_CP1        =  2,\r\n    INTERRUPT_MANAGER_TARGET_CP0_CP1    =  3\r\n} interrupt_manager_cpu_targets_t;\r\n\r\n#endif /* FEATURE_MSCM_HAS_CPU_INTERRUPT_ROUTER */\r\n\r\n#if FEATURE_INTERRUPT_MULTICORE_SUPPORT\r\n\r\n/*! @brief Interrupt enabled on core\r\n *  Implements : interrupt_core_enable_t_Class\r\n */\r\ntypedef enum\r\n{\r\n\tINTERRUPT_CORE_DISABLED     = 0U,\r\n    INTERRUPT_CORE_ENABLED      = 1U\r\n} interrupt_core_enable_t;\r\n\r\n#endif /* FEATURE_INTERRUPT_MULTICORE_SUPPORT */\r\n\r\n/*! @brief Interrupt handler type */\r\ntypedef void (* isr_t)(void);\r\n\r\n/*******************************************************************************\r\n * Default interrupt handler - implemented in startup.s\r\n ******************************************************************************/\r\n/*! @brief Default ISR. */\r\nvoid DefaultISR(void);\r\n\r\n/*******************************************************************************\r\n * API\r\n ******************************************************************************/\r\n\r\n#if defined(__cplusplus)\r\nextern \"C\" {\r\n#endif /* __cplusplus*/\r\n\r\n/*! @name Interrupt manager APIs*/\r\n/*@{*/\r\n\r\n/*!\r\n * @brief Installs an interrupt handler routine for a given IRQ number. \r\n *\r\n * This function lets the application register/replace the interrupt\r\n * handler for a specified IRQ number. See a chip-specific reference\r\n * manual for details and the  startup_<SoC>.s file for each chip\r\n * family to find out the default interrupt handler for each device.\r\n *\r\n * @note This method is applicable only if interrupt vector is copied in RAM.\r\n *\r\n * @param irqNumber   IRQ number\r\n * @param newHandler  New interrupt handler routine address pointer\r\n * @param oldHandler  Pointer to a location to store current interrupt handler\r\n */\r\nvoid INT_SYS_InstallHandler(IRQn_Type irqNumber,\r\n                            const isr_t newHandler,\r\n                            isr_t* const oldHandler);\r\n\r\n/*!\r\n * @brief Enables an interrupt for a given IRQ number. \r\n *\r\n * This function  enables the individual interrupt for a specified IRQ number.\r\n *\r\n * @param irqNumber IRQ number\r\n */\r\nvoid INT_SYS_EnableIRQ(IRQn_Type irqNumber);\r\n\r\n/*!\r\n * @brief Disables an interrupt for a given IRQ number. \r\n *\r\n * This function disables the individual interrupt for a specified IRQ number.\r\n *\r\n * @param irqNumber IRQ number\r\n */\r\nvoid INT_SYS_DisableIRQ(IRQn_Type irqNumber);\r\n\r\n/*!\r\n * @brief Enables system interrupt.\r\n *\r\n * This function enables the global interrupt by calling the core API.\r\n *\r\n */\r\nvoid INT_SYS_EnableIRQGlobal(void);\r\n\r\n/*!\r\n * @brief Disable system interrupt. \r\n *\r\n * This function disables the global interrupt by calling the core API.\r\n *\r\n */\r\nvoid INT_SYS_DisableIRQGlobal(void);\r\n\r\n/*! @brief  Set Interrupt Priority\r\n *\r\n *   The function sets the priority of an interrupt.\r\n *\r\n *   @param  irqNumber  Interrupt number.\r\n *   @param  priority  Priority to set.\r\n */\r\nvoid INT_SYS_SetPriority(IRQn_Type irqNumber, uint8_t priority);\r\n\r\n/*! @brief  Get Interrupt Priority\r\n *\r\n *   The function gets the priority of an interrupt.\r\n *\r\n *   @param  irqNumber  Interrupt number.\r\n *   @return priority   Priority of the interrupt.\r\n */\r\nuint8_t INT_SYS_GetPriority(IRQn_Type irqNumber);\r\n\r\n#if FEATURE_INTERRUPT_HAS_PENDING_STATE\r\n/*!\r\n * @brief Clear Pending Interrupt\r\n *\r\n * The function clears the pending bit of a peripheral interrupt\r\n * or a directed interrupt to this CPU (if available).\r\n *\r\n * @param irqNumber IRQ number\r\n */\r\nvoid INT_SYS_ClearPending(IRQn_Type irqNumber);\r\n\r\n/*!\r\n * @brief Set Pending Interrupt\r\n *\r\n * The function configures the pending bit of a peripheral interrupt.\r\n *\r\n * @param irqNumber IRQ number\r\n */\r\nvoid INT_SYS_SetPending(IRQn_Type irqNumber);\r\n\r\n/*!\r\n * @brief Get Pending Interrupt\r\n *\r\n * The function gets the pending bit of a peripheral interrupt\r\n * or a directed interrupt to this CPU (if available).\r\n *\r\n * @param irqNumber IRQ number\r\n * @return pending  Pending status 0/1\r\n */\r\nuint32_t INT_SYS_GetPending(IRQn_Type irqNumber);\r\n\r\n#endif /* FEATURE_INTERRUPT_HAS_PENDING_STATE */\r\n\r\n#if FEATURE_INTERRUPT_HAS_ACTIVE_STATE\r\n/*!\r\n * @brief Get Active Interrupt\r\n *\r\n * The function gets the active state of a peripheral interrupt.\r\n *\r\n * @param irqNumber IRQ number\r\n * @return active   Active status 0/1\r\n */\r\nuint32_t INT_SYS_GetActive(IRQn_Type irqNumber);\r\n\r\n#endif /* FEATURE_INTERRUPT_HAS_ACTIVE_STATE */\r\n\r\n#if FEATURE_INTERRUPT_HAS_SOFTWARE_IRQ\r\n\r\n/*!\r\n * @brief Set software interrupt request\r\n *\r\n * The function sets a software settable interrupt request.\r\n *\r\n * @param irqNumber IRQ number\r\n */\r\nvoid INT_SYS_SetSoftwareIRQRequest(IRQn_Type irqNumber);\r\n\r\n/*!\r\n * @brief Clear software interrupt request\r\n *\r\n * The function clears a software settable interrupt request.\r\n *\r\n * @param irqNumber IRQ number\r\n */\r\nvoid INT_SYS_ClearSoftwareIRQRequest(IRQn_Type irqNumber);\r\n\r\n#endif /* FEATURE_INTERRUPT_HAS_SOFTWARE_IRQ */\r\n\r\n\r\n#if FEATURE_INTERRUPT_MULTICORE_SUPPORT\r\n\r\n/*!\r\n * @brief Enables an interrupt for a given IRQ number, on the given cores.\r\n *\r\n * This function enables the individual interrupt for a specified IRQ number,\r\n * and on the specified cores.\r\n *\r\n * @param irqNumber IRQ number\r\n * @param coresIds array with the cores ids for which to enable the interrupt\r\n * @param coresCnt the number of cores in the coresIds array\r\n */\r\nvoid INT_SYS_EnableIRQ_MC(IRQn_Type irqNumber, const uint8_t *coresIds, uint8_t coresCnt);\r\n\r\n/*!\r\n * @brief Gets the cores on which an interrupt for the specified IRQ\r\n * number is enabled.\r\n *\r\n * This function will populate an array with all the supported cores,\r\n * for which the value will be INTERRUPT_CORE_ENABLED if interrupt is enabled\r\n * on that core, and INTERRUPT_CORE_DISABLED if interrupt is not enabled on\r\n * that core. The array has to be previously allocated using the\r\n * NUMBER_OF_CORES define value.\r\n *\r\n * @param irqNumber IRQ number\r\n * @param cores array with array index as core number; it has to be previously\r\n * allocated using the NUMBER_OF_CORES define value. it will be populated with the\r\n * following value:\r\n *  - INTERRUPT_CORE_DISABLED interrupt disabled for that core\r\n * \t- INTERRUPT_CORE_ENABLED enabled for that core\r\n */\r\nvoid INT_SYS_GetCoresForIRQ(IRQn_Type irqNumber, interrupt_core_enable_t *cores);\r\n\r\n/*!\r\n * @brief Disables an interrupt for a given IRQ number, on the given cores.\r\n *\r\n * This function disables the individual interrupt for a specified IRQ number,\r\n * and on the specified cores.\r\n *\r\n * @param irqNumber IRQ number\r\n * @param coresIds array with the cores ids for which to enable the interrupt\r\n * @param coresCnt the number of cores in the coresIds array\r\n */\r\nvoid INT_SYS_DisableIRQ_MC(IRQn_Type irqNumber, const uint8_t *coresIds, uint8_t coresCnt);\r\n\r\n/*!\r\n * @brief Disables an interrupt for a given IRQ number, on all cores.\r\n *\r\n * This function disables the individual interrupt for a specified IRQ number,\r\n * on all cores. It also clears priority for that IRQ number\r\n *\r\n * @param irqNumber IRQ number\r\n */\r\nvoid INT_SYS_DisableIRQ_MC_All(IRQn_Type irqNumber);\r\n\r\n#endif /* FEATURE_INTERRUPT_MULTICORE_SUPPORT */\r\n\r\n\r\n#if FEATURE_MSCM_HAS_CPU_INTERRUPT_ROUTER\r\n\r\n/*!\r\n * @brief Generate Directed CPU Interrupt\r\n *\r\n * The function generates a directed interrupt to (one or more) CPUs defined by target.\r\n *\r\n * @param irqNumber  IRQ number\r\n * @param cpu_target Target CPUs for the directed interrupt\r\n */\r\nvoid INT_SYS_GenerateDirectedCpuInterrupt(IRQn_Type irqNumber, interrupt_manager_cpu_targets_t cpu_target);\r\n\r\n#endif /* FEATURE_MSCM_HAS_CPU_INTERRUPT_ROUTER */\r\n\r\n/*@}*/\r\n\r\n#if defined(__cplusplus)\r\n}\r\n#endif /* __cplusplus*/\r\n\r\n/*! @}*/\r\n\r\n#endif /* INTERRUPT_MANAGER_H */\r\n/*******************************************************************************\r\n * EOF\r\n ******************************************************************************/\r\n"},{"name":"lpit_driver.h","type":"header","group":"other","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw\\inc","tag":"","groupDisplay":"Other files","code":"/*\r\n * Copyright (c) 2016, Freescale Semiconductor, Inc.\r\n * Copyright 2016-2020 NXP\r\n * All rights reserved.\r\n *\r\n * NXP Confidential. This software is owned or controlled by NXP and may only be\r\n * used strictly in accordance with the applicable license terms. By expressly\r\n * accepting such terms or by downloading, installing, activating and/or otherwise\r\n * using the software, you are agreeing that you have read, and that you agree to\r\n * comply with and are bound by, such license terms. If you do not agree to be\r\n * bound by the applicable license terms, then you may not retain, install,\r\n * activate or otherwise use the software. The production use license in\r\n * Section 2.3 is expressly granted for this software.\r\n */\r\n\r\n/*!\r\n * @file lpit_driver.h\r\n * @page misra_violations MISRA-C:2012 violations\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Advisory Rule 2.5, Global macro not referenced.\r\n * The macros define the maximum of timer period in some modes and might be used by user.\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Required Rule 5.1, identifier clash\r\n * The supported compilers use more than 31 significant characters for identifiers.\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Required Rule 5.2, identifier clash\r\n * The supported compilers use more than 31 significant characters for identifiers.\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Required Rule 5.4, identifier clash\r\n * The supported compilers use more than 31 significant characters for identifiers.\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Required Rule 5.5, identifier clash\r\n * The supported compilers use more than 31 significant characters for identifiers.\r\n */\r\n\r\n#ifndef LPIT_DRIVER_H\r\n#define LPIT_DRIVER_H\r\n\r\n#include <stdint.h>\r\n#include <stdbool.h>\r\n#include <stddef.h>\r\n#include \"status.h\"\r\n\r\n/*!\r\n * @addtogroup lpit_drv\r\n * @{\r\n */\r\n\r\n/*******************************************************************************\r\n * Definitions\r\n ******************************************************************************/\r\n/*! @brief Max period in count of all operation mode except for dual 16 bit periodic counter mode */\r\n#define MAX_PERIOD_COUNT                    (0xFFFFFFFFU)\r\n/*! @brief Max period in count of dual 16 bit periodic counter mode                               */\r\n#define MAX_PERIOD_COUNT_IN_DUAL_16BIT_MODE (0x1FFFEU)\r\n/*! @brief Max count of 16 bit                                */\r\n#define MAX_PERIOD_COUNT_16_BIT (0xFFFFU)\r\n\r\n/*!\r\n * @brief Mode options available for the LPIT timer\r\n * Implements : lpit_timer_modes_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    LPIT_PERIODIC_COUNTER      = 0x00U,  /*!< 32-bit Periodic Counter        */\r\n    LPIT_DUAL_PERIODIC_COUNTER = 0x01U,  /*!< Dual 16-bit Periodic Counter   */\r\n    LPIT_TRIGGER_ACCUMULATOR   = 0x02U,  /*!< 32-bit Trigger Accumulator     */\r\n    LPIT_INPUT_CAPTURE         = 0x03U   /*!< 32-bit Trigger Input Capture   */\r\n} lpit_timer_modes_t;\r\n\r\n/*!\r\n * @brief Trigger source options.\r\n *\r\n * This is used for both internal and external trigger sources. The actual trigger\r\n * options available is SoC specific, user should refer to the reference manual.\r\n * Implements : lpit_trigger_source_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    LPIT_TRIGGER_SOURCE_EXTERNAL = 0x00U, /*!< Use external trigger  */\r\n    LPIT_TRIGGER_SOURCE_INTERNAL = 0x01U  /*!< Use internal trigger  */\r\n}  lpit_trigger_source_t;\r\n\r\n/*!\r\n * @brief Unit options for LPIT period.\r\n *\r\n * This is used to determine unit of timer period\r\n * Implements : lpit_period_units_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    LPIT_PERIOD_UNITS_COUNTS        = 0x00U, /*!< Period value unit is count */\r\n    LPIT_PERIOD_UNITS_MICROSECONDS  = 0x01U  /*!< Period value unit is microsecond */\r\n} lpit_period_units_t;\r\n\r\n/*!\r\n * @brief LPIT configuration structure\r\n *\r\n * This structure holds the configuration settings for the LPIT peripheral to\r\n * enable or disable LPIT module in DEBUG and DOZE mode\r\n * Implements : lpit_user_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    bool enableRunInDebug; /*!< True: Timer channels continue to run in debug mode\r\n                                False: Timer channels stop in debug mode            */\r\n    bool enableRunInDoze;  /*!< True: Timer channels continue to run in doze mode\r\n                                False: Timer channels stop in doze mode             */\r\n} lpit_user_config_t;\r\n\r\n/*! @brief Structure to configure the channel timer\r\n *\r\n * This structure holds the configuration settings for the LPIT timer channel\r\n * Implements : lpit_user_channel_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    lpit_timer_modes_t timerMode;        /*!< Operation mode of timer channel                               */\r\n    lpit_period_units_t periodUnits;     /*!< Timer period value units                                      */\r\n    uint32_t period;                     /*!< Period of timer channel                                       */\r\n    lpit_trigger_source_t triggerSource; /*!< Selects between internal and external trigger sources         */\r\n    uint32_t triggerSelect;              /*!< Selects one trigger from the internal trigger sources\r\n                                              this field makes sense if trigger source is internal          */\r\n    bool enableReloadOnTrigger;          /*!< True: Timer channel will reload on selected trigger\r\n                                              False: Timer channel will not reload on selected trigger      */\r\n    bool enableStopOnInterrupt;          /*!< True: Timer will stop after timeout\r\n                                              False: Timer channel does not stop after timeout              */\r\n    bool enableStartOnTrigger;           /*!< True: Timer channel starts to decrement when rising edge\r\n                                              on selected trigger is detected.\r\n                                              False: Timer starts to decrement immediately based on\r\n                                              restart condition                                             */\r\n    bool chainChannel;                   /*!< Channel chaining enable                                       */\r\n    bool isInterruptEnabled;             /*!< Timer channel interrupt generation enable                     */\r\n} lpit_user_channel_config_t;\r\n\r\n/*******************************************************************************\r\n * API\r\n ******************************************************************************/\r\n\r\n#if defined(__cplusplus)\r\nextern \"C\" {\r\n#endif\r\n\r\n/*!\r\n * @name Initialization and De-initialization\r\n * @{\r\n */\r\n\r\n/*!\r\n * @brief Gets the default LPIT configuration\r\n *\r\n * This function gets default LPIT module configuration structure, with the following settings:\r\n * - PIT runs in debug mode: Disable\r\n * - PIT runs in doze mode: Disable\r\n *\r\n * @param[out] config The configuration structure\r\n */\r\nvoid LPIT_DRV_GetDefaultConfig(lpit_user_config_t * const config);\r\n\r\n/*!\r\n * @brief Gets the default timer channel configuration\r\n *\r\n * This function gets the default timer channel configuration structure, with the following settings:\r\n * - Timer mode: 32-bit Periodic Counter\r\n * - Period unit: Period value unit is microsecond\r\n * - Period: 1000000 microseconds(1 second)\r\n * - Trigger sources: External trigger\r\n * - Trigger select: Trigger from channel 0\r\n * - Reload on trigger: Disable\r\n * - Stop on interrupt : Disable\r\n * - Start on trigger: Disable\r\n * - Channel chaining: Disable\r\n * - Interrupt generating: Enable\r\n *\r\n * @param[out] config The channel configuration structure\r\n */\r\nvoid LPIT_DRV_GetDefaultChanConfig(lpit_user_channel_config_t * const config);\r\n\r\n/*!\r\n * @brief Initializes the LPIT module.\r\n *\r\n * This function resets LPIT module, enables the LPIT module, configures LPIT\r\n * module operation in Debug and DOZE mode. The LPIT configuration structure shall\r\n * be passed as arguments.\r\n * This configuration structure affects all timer channels.\r\n * This function should be called before calling any other LPIT driver function.\r\n *\r\n * This is an example demonstrating how to define a LPIT configuration structure:\r\n   @code\r\n   lpit_user_config_t lpitInit =\r\n   {\r\n        .enableRunInDebug = false,\r\n        .enableRunInDoze = true\r\n   };\r\n   @endcode\r\n *\r\n * @param[in] instance LPIT module instance number.\r\n * @param[in] userConfig Pointer to LPIT configuration structure.\r\n */\r\nvoid LPIT_DRV_Init(uint32_t instance,\r\n                   const lpit_user_config_t * userConfig);\r\n\r\n/*!\r\n * @brief De-Initializes the LPIT module.\r\n *\r\n * This function disables LPIT module.\r\n * In order to use the LPIT module again, LPIT_DRV_Init must be called.\r\n *\r\n * @param[in] instance LPIT module instance number\r\n */\r\nvoid LPIT_DRV_Deinit(uint32_t instance);\r\n\r\n/*!\r\n * @brief Initializes the LPIT channel.\r\n *\r\n * This function initializes the LPIT timers by using a channel, this function\r\n * configures timer channel chaining, timer channel mode, timer channel period,\r\n * interrupt generation, trigger source, trigger select, reload on trigger,\r\n * stop on interrupt and start on trigger.\r\n * The timer channel number and its configuration structure shall be passed as arguments.\r\n * Timer channels do not start counting by default after calling this function.\r\n * The function LPIT_DRV_StartTimerChannels must be called to start the timer channel counting.\r\n * In order to re-configures the period, call the LPIT_DRV_SetTimerPeriodByUs or\r\n * LPIT_DRV_SetTimerPeriodByCount.\r\n *\r\n * This is an example demonstrating how to define a LPIT channel configuration structure:\r\n   @code\r\n   lpit_user_channel_config_t lpitTestInit =\r\n   {\r\n    .timerMode = LPIT_PERIODIC_COUNTER,\r\n    .periodUnits = LPTT_PERIOD_UNITS_MICROSECONDS,\r\n    .period = 1000000U,\r\n    .triggerSource = LPIT_TRIGGER_SOURCE_INTERNAL,\r\n    .triggerSelect = 1U,\r\n    .enableReloadOnTrigger = false,\r\n    .enableStopOnInterrupt = false,\r\n    .enableStartOnTrigger = false,\r\n    .chainChannel = false,\r\n    .isInterruptEnabled = true\r\n   };\r\n   @endcode\r\n *\r\n * @param[in] instance LPIT module instance number\r\n * @param[in] channel Timer channel number\r\n * @param[in] userChannelConfig Pointer to LPIT channel configuration structure\r\n * @return Operation status\r\n *         - STATUS_SUCCESS: Operation was successful.\r\n *         - STATUS_ERROR: The channel 0 is chained.\r\n *         - STATUS_ERROR: The input period is invalid.\r\n */\r\nstatus_t LPIT_DRV_InitChannel(uint32_t instance,\r\n                              uint32_t channel,\r\n                              const lpit_user_channel_config_t * userChannelConfig);\r\n\r\n/* @} */\r\n\r\n/*!\r\n * @name Timer Start and Stop\r\n * @{\r\n */\r\n\r\n/*!\r\n * @brief Starts the timer channel counting.\r\n *\r\n * This function allows starting timer channels simultaneously .\r\n * After calling this function, timer channels are going operate depend on mode and\r\n * control bits which controls timer channel start, reload and restart.\r\n *\r\n * @param[in] instance LPIT module instance number\r\n * @param[in] mask Timer channels starting mask that decides which channels\r\n * will be started\r\n * - For example:\r\n *      - with mask = 0x01U then channel 0 will be started\r\n *      - with mask = 0x02U then channel 1 will be started\r\n *      - with mask = 0x03U then channel 0 and channel 1 will be started\r\n */\r\nvoid LPIT_DRV_StartTimerChannels(uint32_t instance,\r\n                                 uint32_t mask);\r\n\r\n/*!\r\n * @brief Stops the timer channel counting.\r\n *\r\n * This function allows stop timer channels simultaneously from counting.\r\n * Timer channels reload their periods respectively after the next time\r\n * they call the LPIT_DRV_StartTimerChannels. Note that: In 32-bit Trigger Accumulator\r\n * mode, the counter will load on the first trigger rising edge.\r\n *\r\n * @param[in] instance LPIT module instance number\r\n * @param[in] mask Timer channels stopping mask that decides which channels\r\n * will be stopped\r\n * - For example:\r\n *      - with mask = 0x01U then channel 0 will be stopped\r\n *      - with mask = 0x02U then channel 1 will be stopped\r\n *      - with mask = 0x03U then channel 0 and channel 1 will be stopped\r\n */\r\nvoid LPIT_DRV_StopTimerChannels(uint32_t instance,\r\n                                uint32_t mask);\r\n\r\n/* @} */\r\n\r\n/*!\r\n * @name Timer Period\r\n * @{\r\n */\r\n\r\n/*!\r\n * @brief Sets the timer channel period in microseconds.\r\n *\r\n * This function sets the timer channel period in microseconds\r\n * when timer channel mode is 32 bit periodic or dual 16 bit counter mode.\r\n * The period range depends on the frequency of the LPIT functional clock and\r\n * operation mode of timer channel.\r\n * If the required period is out of range, use the suitable mode if applicable.\r\n * This function is only valid for one single channel.\r\n *\r\n * @param[in] instance LPIT module instance number\r\n * @param[in] channel Timer channel number\r\n * @param[in] periodUs Timer channel period in microseconds\r\n * @return Operation status\r\n *         - STATUS_SUCCESS: Input period of timer channel is valid.\r\n *         - STATUS_ERROR: Input period of timer channel is invalid.\r\n */\r\nstatus_t LPIT_DRV_SetTimerPeriodByUs(uint32_t instance,\r\n                                     uint32_t channel,\r\n                                     uint32_t periodUs);\r\n\r\n/*!\r\n * @brief Sets the timer channel period in microseconds.\r\n *\r\n * This function sets the timer channel period in microseconds\r\n * when timer channel mode is dual 16 bit periodic counter mode.\r\n * The period range depends on the frequency of the LPIT functional clock and\r\n * operation mode of timer channel.\r\n * If the required period is out of range, use the suitable mode if applicable.\r\n * This function is only valid for one single channel.\r\n *\r\n * @param[in] instance LPIT module instance number\r\n * @param[in] channel Timer channel number\r\n * @param[in] periodHigh Period of higher 16 bit in microseconds\r\n * @param[in] periodLow Period of lower 16 bit in microseconds\r\n * @return Operation status\r\n *         - STATUS_SUCCESS: Input period of timer channel is valid.\r\n *         - STATUS_ERROR: Input period of timer channel is invalid.\r\n */\r\nstatus_t LPIT_DRV_SetTimerPeriodInDual16ModeByUs(uint32_t instance,\r\n                                                 uint32_t channel,\r\n                                                 uint16_t periodHigh,\r\n                                                 uint16_t periodLow);\r\n\r\n/*!\r\n * @brief Gets the timer channel period in microseconds.\r\n *\r\n * This function gets the timer channel period in microseconds.\r\n * The returned period here makes sense if the operation mode of timer channel\r\n * is 32 bit periodic counter or dual 16 bit periodic counter.\r\n *\r\n * @param[in] instance LPIT module instance number\r\n * @param[in] channel Timer channel number\r\n * @return Timer channel period in microseconds\r\n */\r\nuint64_t LPIT_DRV_GetTimerPeriodByUs(uint32_t instance,\r\n                                     uint32_t channel);\r\n\r\n/*!\r\n * @brief Gets the current timer channel counting value in microseconds.\r\n *\r\n * This function returns an absolute time stamp in microseconds.\r\n * One common use of this function is to measure the running time of a part of\r\n * code. Call this function at both the beginning and end of code. The time\r\n * difference between these two time stamps is the running time.\r\n * The return counting value here makes sense if the operation mode of timer channel\r\n * is 32 bit periodic counter or dual 16 bit periodic counter or 32-bit trigger input capture.\r\n * Need to make sure the running time will not exceed the timer channel period.\r\n *\r\n * @param[in] instance LPIT module instance number\r\n * @param[in] channel Timer channel number\r\n * @return Current timer channel counting value in microseconds\r\n */\r\nuint64_t LPIT_DRV_GetCurrentTimerUs(uint32_t instance,\r\n                                    uint32_t channel);\r\n\r\n/*!\r\n * @brief Sets the timer channel period in count unit.\r\n *\r\n * This function sets the timer channel period in count unit.\r\n * The counter period of a running timer channel can be modified by first setting\r\n * a new load value, the value will be loaded after the timer channel expires.\r\n * To abort the current cycle and start a timer channel period with the new value,\r\n * the timer channel must be disabled and enabled again.\r\n *\r\n * @param[in] instance LPIT module instance number\r\n * @param[in] channel Timer channel number\r\n * @param[in] count Timer channel period in count unit\r\n */\r\nvoid LPIT_DRV_SetTimerPeriodByCount(uint32_t instance,\r\n                                    uint32_t channel,\r\n                                    uint32_t count);\r\n\r\n/*!\r\n * @brief Sets the timer channel period in count unit.\r\n *\r\n * This function sets the timer channel period in count unit when timer channel\r\n * mode is dual 16 periodic counter mode.\r\n * The counter period of a running timer channel can be modified by first setting\r\n * a new load value, the value will be loaded after the timer channel expires.\r\n * To abort the current cycle and start a timer channel period with the new value,\r\n * the timer channel must be disabled and enabled again.\r\n *\r\n * @param[in] instance LPIT module instance number\r\n * @param[in] channel Timer channel number\r\n * @param[in] periodHigh Period of higher 16 bit in count unit\r\n * @param[in] periodLow Period of lower 16 bit in count unit\r\n */\r\nvoid LPIT_DRV_SetTimerPeriodInDual16ModeByCount(uint32_t instance,\r\n                                                uint32_t channel,\r\n                                                uint16_t periodHigh,\r\n                                                uint16_t periodLow);\r\n\r\n/*!\r\n * @brief Gets the current timer channel period in count unit.\r\n *\r\n * This function returns current period of timer channel given as argument.\r\n *\r\n * @param[in] instance LPIT module instance number\r\n * @param[in] channel Timer channel number\r\n * @return Timer channel period in count unit\r\n */\r\nuint32_t LPIT_DRV_GetTimerPeriodByCount(uint32_t instance,\r\n                                        uint32_t channel);\r\n\r\n/*!\r\n * @brief Gets the current timer channel counting value in count.\r\n *\r\n * This function returns the real-time timer channel counting value, the value in\r\n * a range from 0 to timer channel period.\r\n * Need to make sure the running time does not exceed the timer channel period.\r\n *\r\n * @param[in] instance LPIT module instance number\r\n * @param[in] channel Timer channel number\r\n * @return Current timer channel counting value in count\r\n */\r\nuint32_t LPIT_DRV_GetCurrentTimerCount(uint32_t instance,\r\n                                       uint32_t channel);\r\n/* @} */\r\n\r\n/*!\r\n * @name Interrupt\r\n * @{\r\n */\r\n\r\n/*!\r\n * @brief Enables the interrupt generation of timer channel.\r\n *\r\n * This function allows enabling interrupt generation of timer channel\r\n * when timeout occurs or input trigger occurs.\r\n *\r\n * @param[in] instance LPIT module instance number.\r\n * @param[in] mask The mask that decides which channels will be enabled interrupt.\r\n * - For example:\r\n *      - with mask = 0x01u then the interrupt of channel 0 will be enabled\r\n *      - with mask = 0x02u then the interrupt of channel 1 will be enabled\r\n *      - with mask = 0x03u then the interrupt of channel 0 and channel 1 will be enabled\r\n */\r\nvoid LPIT_DRV_EnableTimerChannelInterrupt(uint32_t instance,\r\n                                          uint32_t mask);\r\n\r\n/*!\r\n * @brief Disables the interrupt generation of timer channel.\r\n *\r\n * This function allows disabling interrupt generation of timer channel\r\n * when timeout occurs or input trigger occurs.\r\n *\r\n * @param[in] instance LPIT module instance number\r\n * @param[in] mask The mask that decides which channels will be disable interrupt.\r\n * - For example:\r\n *      - with mask = 0x01u then the interrupt of channel 0 will be disable\r\n *      - with mask = 0x02u then the interrupt of channel 1 will be disable\r\n *      - with mask = 0x03u then the interrupt of channel 0 and channel 1 will be disable\r\n */\r\nvoid LPIT_DRV_DisableTimerChannelInterrupt(uint32_t instance,\r\n                                           uint32_t mask);\r\n\r\n/*!\r\n * @brief Gets the current interrupt flag of timer channels.\r\n *\r\n * This function gets the current interrupt flag of timer channels.\r\n * In compare modes, the flag sets to 1 at the end of the timer period.\r\n * In capture modes, the flag sets to 1 when the trigger asserts.\r\n *\r\n * @param[in] instance LPIT module instance number.\r\n * @param[in] mask The interrupt flag getting mask that decides which channels will\r\n * be got interrupt flag.\r\n * - For example:\r\n *      - with mask = 0x01u then the interrupt flag of channel 0 only will be got\r\n *      - with mask = 0x02u then the interrupt flag of channel 1 only will be got\r\n *      - with mask = 0x03u then the interrupt flags of channel 0 and channel 1 will be got\r\n * @return Current the interrupt flag of timer channels\r\n */\r\nuint32_t LPIT_DRV_GetInterruptFlagTimerChannels(uint32_t instance,\r\n                                                uint32_t mask);\r\n\r\n/*!\r\n * @brief Clears the interrupt flag of timer channels.\r\n *\r\n * This function clears the interrupt flag of timer channels after\r\n * their interrupt event occurred.\r\n *\r\n * @param[in] instance LPIT module instance number\r\n * @param[in] mask The interrupt flag clearing mask that decides which channels will\r\n * be cleared interrupt flag\r\n * - For example:\r\n *      - with mask = 0x01u then the interrupt flag of channel 0 only will be cleared\r\n *      - with mask = 0x02u then the interrupt flag of channel 1 only will be cleared\r\n *      - with mask = 0x03u then the interrupt flags of channel 0 and channel 1 will be cleared\r\n */\r\nvoid LPIT_DRV_ClearInterruptFlagTimerChannels(uint32_t instance,\r\n                                              uint32_t mask);\r\n\r\n/* @} */\r\n\r\n#if defined(__cplusplus)\r\n}\r\n#endif\r\n\r\n/*! @}*/\r\n\r\n#endif /* LPIT_DRIVER_H*/\r\n/*******************************************************************************\r\n * EOF\r\n ******************************************************************************/\r\n"},{"name":"mbd_main.c","type":"source","group":"","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw","tag":"","groupDisplay":"Other files","code":"/*\r\n * Academic License - for use in teaching, academic research, and meeting\r\n * course requirements at degree granting institutions only.  Not for\r\n * government, commercial, or other organizational use.\r\n *\r\n * File: mbd_main.c\r\n *\r\n * Code generated for Simulink model 'Esercitazione0'.\r\n *\r\n * Model version                   : 1.6\r\n * Simulink Coder version          : 9.8 (R2022b) 13-May-2022\r\n * MBDT for S32K1xx Series Version : 4.3.0 (R2016a-R2022a) 13-Sep-2022\r\n * C/C++ source code generated on  : Tue Oct  1 16:59:36 2024\r\n *\r\n * Target selection: mbd_s32k.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n/* Model's headers */\r\n#include \"device_registers.h\"\r\n#include \"Esercitazione0.h\"\r\n#include \"interrupt_manager.h\"\r\n#include \"clock_manager.h\"\r\n#include \"lpit_driver.h\"\r\n#include \"lpit_hw_access.h\"\r\n#include \"pcc_hw_access.h\"\r\n#include \"s32k_clock_init.h\"\r\n\r\nvoid SYSTEM_INIT_TASK(void)\r\n{\r\n  /* Initialize model */\r\n  Esercitazione0_initialize();\r\n}\r\n\r\nvoid SYSTEM_TASK(void)\r\n{\r\n  Esercitazione0_step();\r\n\r\n  /* Get model outputs here */\r\n}\r\n\r\nvoid LPIT0_Ch0_IRQHandler (void)\r\n{\r\n  SYSTEM_TASK();\r\n  LPIT_DRV_ClearInterruptFlagTimerChannels(0, (1 << 0));\r\n}\r\n\r\nvoid lpit0_init_step_timer()\r\n{\r\n  static const lpit_user_channel_config_t lpit0InitStruct = {\r\n    .timerMode = LPIT_PERIODIC_COUNTER,\r\n    .periodUnits = LPIT_PERIOD_UNITS_MICROSECONDS,\r\n    .period = 100000,\r\n    .triggerSource = LPIT_TRIGGER_SOURCE_INTERNAL,\r\n    .triggerSelect = 1U,\r\n    .enableReloadOnTrigger = false,\r\n    .enableStopOnInterrupt = false,\r\n    .enableStartOnTrigger = false,\r\n    .chainChannel = false,\r\n    .isInterruptEnabled = true\r\n  };\r\n\r\n  /* Initialize PIT timer channel. */\r\n  LPIT_DRV_InitChannel(0, 0, &lpit0InitStruct);\r\n\r\n  /* Set priority for LPIT ISR */\r\n  INT_SYS_SetPriority(LPIT0_Ch0_IRQn, 15);\r\n  INT_SYS_InstallHandler(LPIT0_Ch0_IRQn, LPIT0_Ch0_IRQHandler, (isr_t *)0);\r\n\r\n  /* Start the timer. */\r\n  LPIT_DRV_StartTimerChannels(0, LPIT0->SETTEN | (1 << 0));\r\n}\r\n\r\nvoid main(void)\r\n{\r\n\r\n#ifdef __FPU_USED\r\n\r\n  /* FPU ENABLE */\r\n  /* Enable CP10 and CP11 coprocessors */\r\n  S32_SCB->CPACR |= (S32_SCB_CPACR_CP10_MASK | S32_SCB_CPACR_CP11_MASK);\r\n\r\n#endif\r\n\r\n  /* Disable all interrupts.*/\r\n  INT_SYS_DisableIRQGlobal();\r\n\r\n  /* Clock initialization */\r\n  Clock_Setup();\r\n\r\n  /* Initialize system timer clock */\r\n  lpit0_clock_init();\r\n\r\n  /* Initialize the processor. */\r\n  SYSTEM_INIT_TASK();\r\n\r\n  /* Enable all interrupts.*/\r\n  INT_SYS_EnableIRQGlobal();           /* interrupt_manager.c */\r\n\r\n  /* Initialize step timer interrupt. */\r\n  lpit0_init_step_timer();\r\n  while (1) {\r\n  }\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"pcc_hw_access.h","type":"header","group":"other","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw\\src\\clock\\S32K1xx","tag":"","groupDisplay":"Other files","code":"/*\r\n * Copyright (c) 2013 - 2014, Freescale Semiconductor, Inc.\r\n * Copyright 2016-2020 NXP\r\n * All rights reserved.\r\n *\r\n * NXP Confidential. This software is owned or controlled by NXP and may only be\r\n * used strictly in accordance with the applicable license terms. By expressly\r\n * accepting such terms or by downloading, installing, activating and/or otherwise\r\n * using the software, you are agreeing that you have read, and that you agree to\r\n * comply with and are bound by, such license terms. If you do not agree to be\r\n * bound by the applicable license terms, then you may not retain, install,\r\n * activate or otherwise use the software. The production use license in\r\n * Section 2.3 is expressly granted for this software.\r\n */\r\n\r\n#ifndef PCC_HW_ACCESS_H\r\n#define PCC_HW_ACCESS_H\r\n\r\n#include \"device_registers.h\"\r\n#include <stdbool.h>\r\n#include <stddef.h>\r\n\r\n/*!\r\n * @file pcc_hw_access.h\r\n *\r\n * @page misra_violations MISRA-C:2012 violations\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Advisory Rule 2.5, Global macro not referenced.\r\n * This is required to implement enumeration entries as macro.\r\n * Enumeration entries (macros) are referenced from application code.\r\n */\r\n\r\n/*!\r\n * @ingroup pcc_hw_access\r\n * @defgroup pcc_hw_access\r\n * @{\r\n */\r\n\r\n\r\n/*! @brief Clock name mappings\r\n *         Constant array storing the mappings between clock names and peripheral clock control indexes.\r\n *         If there is no peripheral clock control index for a clock name, then the corresponding value is\r\n *         PCC_INVALID_INDEX.\r\n */\r\nextern const uint16_t clockNameMappings[CLOCK_NAME_COUNT];\r\n\r\n#if defined(__cplusplus)\r\nextern \"C\" {\r\n#endif /* __cplusplus*/\r\n\r\n\r\n/*!\r\n* @brief Sets SOSC control register\r\n*\r\n* @param[in] base        pcc base pointer\r\n* @param[in] monitorMode clock monitor enablement\r\n* @param[in] clockGate    control register can be written or not\r\n*/\r\nstatic inline void PCC_SetPeripheralClockControl(PCC_Type* base, clock_names_t clockName, bool clockGate, uint32_t clockSource, uint32_t divider, uint32_t multiplier)\r\n{\r\n   /* Configure the peripheral clock source, the fractional clock divider and the clock gate */\r\n   uint32_t value =  PCC_PCCn_PCS(clockSource)              |\r\n                     PCC_PCCn_FRAC(multiplier)              |\r\n                     PCC_PCCn_PCD(divider)                  |\r\n                     PCC_PCCn_CGC(clockGate ? 1UL : 0UL );\r\n\r\n   base->PCCn[clockNameMappings[clockName]] = value;\r\n}\r\n\r\n/*!\r\n* @brief Enables/disables the clock for a given peripheral.\r\n* For example, to enable the ADC0 clock, use like this:\r\n* @code\r\n*  PCC_SetClockMode(PCC, PCC_ADC0_CLOCK, true);\r\n* @endcode\r\n*\r\n* @param[in] base        pcc base pointer\r\n* @param[in] clockName   is the name of the peripheral clock\r\n* must be one of the following values (see the clock_names_t type from S32K144_clock_names.h)\r\n*    PCC_DMA0_CLOCK\r\n*    PCC_MPU0_CLOCK\r\n*    ...\r\n*    PCC_LPUART3_CLOCK\r\n* @param[in] isClockEnabled  is the value of the command that enables/disables the clock\r\n*/\r\nstatic inline void PCC_SetClockMode(PCC_Type* const base,\r\n                                       const clock_names_t clockName,\r\n                                       const bool isClockEnabled)\r\n{\r\n   if (isClockEnabled)\r\n   {\r\n       base->PCCn[clockNameMappings[clockName]] |= PCC_PCCn_CGC(1UL);\r\n   }\r\n   else\r\n   {\r\n       base->PCCn[clockNameMappings[clockName]] &= (uint32_t)(~(PCC_PCCn_CGC_MASK));\r\n   }\r\n}\r\n\r\n\r\n\r\n/*!\r\n* @brief Gets the clock gate control mode.\r\n*\r\n* @param[in] base        pcc base pointer\r\n* @param[in] clockName   is the name of the peripheral clock\r\n* must be one of the following values (see the clock_names_t type from S32K144_clock_names.h)\r\n*    PCC_DMA0_CLOCK\r\n*    PCC_MPU0_CLOCK\r\n*    ...\r\n*    PCC_LPUART3_CLOCK\r\n* @return  the clock gate control mode\r\n*        - false : Clock is disabled\r\n*        - true : Clock is enabled\r\n*/\r\nstatic inline bool PCC_GetClockMode(const PCC_Type* const base,\r\n                                       const clock_names_t clockName)\r\n{\r\n   uint32_t regValue = (uint32_t)base->PCCn[clockNameMappings[clockName]];\r\n   regValue = (regValue & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT;\r\n   return (regValue == 0U) ? false : true;\r\n}\r\n\r\n/*!\r\n* @brief Gets the selection of a clock source for a specific peripheral\r\n*\r\n* @param[in] base        pcc base pointer\r\n* @param[in] clockName   is the name of the peripheral clock\r\n* must be one of the following values (see the clock_names_t type from S32K144_clock_names.h)\r\n*    PCC_DMA0_CLOCK\r\n*    PCC_MPU0_CLOCK\r\n*    ...\r\n*    PCC_LPUART3_CLOCK\r\n* @return  the clock source\r\n*/\r\nstatic inline uint32_t PCC_GetClockSourceSel(const PCC_Type* const base,\r\n                                                                 const clock_names_t clockName)\r\n{\r\n   return ((base->PCCn[clockNameMappings[clockName]] & PCC_PCCn_PCS_MASK) >> PCC_PCCn_PCS_SHIFT);\r\n}\r\n\r\n/*!\r\n* @brief Gets the selection of the fractional value for a specific peripheral\r\n*\r\n* @param[in] base        pcc base pointer\r\n* @param[in] clockName   is the name of the peripheral clock\r\n* must be one of the following values (see the clock_names_t type from S32K144_clock_names.h)\r\n*    PCC_DMA0_CLOCK\r\n*    PCC_MPU0_CLOCK\r\n*    ...\r\n*    PCC_LPUART3_CLOCK\r\n* @return  the fractional value\r\n*        - PCC_MULTPCCnLY_BY_ONE : Fractional value is zero\r\n*        - PCC_MULTPCCnLY_BY_TWO : Fractional value is one\r\n*/\r\nstatic inline uint32_t PCC_GetFracValueSel(const PCC_Type* const base,\r\n                                               const clock_names_t clockName)\r\n{\r\n   return ((base->PCCn[clockNameMappings[clockName]] & PCC_PCCn_FRAC_MASK) >> PCC_PCCn_FRAC_SHIFT);\r\n}\r\n\r\n/*!\r\n* @brief Gets the selection of the divider value for a specific peripheral\r\n*\r\n* @param[in] base        pcc base pointer\r\n* @param[in] clockName   is the name of the peripheral clock\r\n* must be one of the following values (see the clock_names_t type from S32K144_clock_names.h)\r\n*    PCC_DMA0_CLOCK\r\n*    PCC_MPU0_CLOCK\r\n*    ...\r\n*    PCC_LPUART3_CLOCK\r\n* @return  the divider value\r\n*        - PCC_DIVIDE_BY_ONE   : Divide by 1\r\n*        - PCC_DIVIDE_BY_TWO   : Divide by 2\r\n*        - PCC_DIVIDE_BY_THREE : Divide by 3\r\n*        - PCC_DIVIDE_BY_FOUR  : Divide by 4\r\n*        - PCC_DIVIDE_BY_FIVE  : Divide by 5\r\n*        - PCC_DIVIDE_BY_SIX   : Divide by 6\r\n*        - PCC_DIVIDE_BY_SEVEN : Divide by 7\r\n*        - PCC_DIVIDE_BY_EIGTH : Divide by 8\r\n*/\r\nstatic inline uint32_t PCC_GetDividerSel(const PCC_Type* const base,\r\n                                             const clock_names_t clockName)\r\n{\r\n   return ((base->PCCn[clockNameMappings[clockName]] & PCC_PCCn_PCD_MASK) >> PCC_PCCn_PCD_SHIFT);\r\n}\r\n\r\n\r\n\r\n\r\n\r\n#if defined(__cplusplus)\r\n}\r\n#endif /* __cplusplus*/\r\n\r\n\r\n/*! @}*/\r\n\r\n#endif /* PCC_HW_ACCESS_H */\r\n/*******************************************************************************\r\n * EOF\r\n ******************************************************************************/\r\n"},{"name":"pins_driver.h","type":"header","group":"other","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw\\inc","tag":"","groupDisplay":"Other files","code":"/*\r\n * Copyright (c) 2014 - 2015, Freescale Semiconductor, Inc.\r\n * Copyright 2016-2020 NXP\r\n * All rights reserved.\r\n *\r\n * NXP Confidential. This software is owned or controlled by NXP and may only be\r\n * used strictly in accordance with the applicable license terms. By expressly\r\n * accepting such terms or by downloading, installing, activating and/or otherwise\r\n * using the software, you are agreeing that you have read, and that you agree to\r\n * comply with and are bound by, such license terms. If you do not agree to be\r\n * bound by the applicable license terms, then you may not retain, install,\r\n * activate or otherwise use the software. The production use license in\r\n * Section 2.3 is expressly granted for this software.\r\n */\r\n\r\n#ifndef PINS_DRIVER_H\r\n#define PINS_DRIVER_H\r\n\r\n#include <stddef.h>\r\n#include \"device_registers.h\"\r\n#include \"status.h\"\r\n\r\n/*!\r\n * @defgroup pins_driver PINS Driver\r\n * @ingroup pins\r\n * @details This section describes the programming interface of the PINS driver.\r\n * @{\r\n */\r\n\r\n/*******************************************************************************\r\n * Definitions\r\n ******************************************************************************/\r\n#if defined(FEATURE_PINS_DRIVER_USING_PORT)\r\n/*!\r\n * @brief Type of a GPIO channel representation\r\n * Implements : pins_channel_type_t_Class\r\n */\r\ntypedef uint32_t pins_channel_type_t;\r\n\r\n#elif defined(FEATURE_PINS_DRIVER_USING_SIUL2)\r\n/*!\r\n * @brief Type of a GPIO channel representation\r\n * Implements : pins_channel_type_t_Class\r\n */\r\ntypedef uint16_t pins_channel_type_t;\r\n\r\n#endif /* if defined(FEATURE_PINS_DRIVER_USING_PORT) */\r\n\r\n/*!\r\n * @brief Type of a port levels representation.\r\n * Implements : pins_level_type_t_Class\r\n */\r\ntypedef uint8_t pins_level_type_t;\r\n\r\n/*!\r\n * @brief Configures the port data direction\r\n * Implements : port_data_direction_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    GPIO_INPUT_DIRECTION       = 0x0U,  /*!< General purpose input direction.       */\r\n    GPIO_OUTPUT_DIRECTION      = 0x1U,  /*!< General purpose output direction.      */\r\n    GPIO_UNSPECIFIED_DIRECTION = 0x2U   /*!< General purpose unspecified direction. */\r\n} port_data_direction_t;\r\n\r\n#if FEATURE_PINS_HAS_PULL_SELECTION\r\n/*!\r\n * @brief Internal resistor pull feature selection\r\n * Implements : port_pull_config_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_INTERNAL_PULL_NOT_ENABLED   = 0U,  /*!< internal pull-down or pull-up resistor is not enabled.           */\r\n    PORT_INTERNAL_PULL_DOWN_ENABLED  = 1U,  /*!< internal pull-down resistor is enabled. @internal gui name=\"Down\"*/\r\n    PORT_INTERNAL_PULL_UP_ENABLED    = 2U   /*!< internal pull-up resistor is enabled. @internal gui name=\"Up\"    */\r\n} port_pull_config_t;\r\n#endif /* FEATURE_PINS_HAS_PULL_SELECTION */\r\n\r\n#if FEATURE_PINS_HAS_OPEN_DRAIN\r\n/*!\r\n * @brief Configures the Open Drain Enable field.\r\n * Implements : port_open_drain_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_OPEN_DRAIN_DISABLED  = 0U, /*!< Output is CMOS       */\r\n    PORT_OPEN_DRAIN_ENABLED   = 1U  /*!< Output is open drain */\r\n} port_open_drain_t;\r\n#endif /* FEATURE_PINS_HAS_OPEN_DRAIN */\r\n\r\n#if FEATURE_PINS_HAS_DRIVE_STRENGTH\r\n/*!\r\n * @brief Configures the drive strength.\r\n * Implements : port_drive_strength_t_Class\r\n */\r\ntypedef enum\r\n{\r\n#if FEATURE_PINS_HAS_DRIVE_STRENGTH_CONTROL\r\n    PORT_STRENGTH_DISABLED      = 0U, /*!< Output driver disabled                                         */\r\n    PORT_LOW_DRIVE_STRENGTH     = 1U, /*!< Low drive strength is configured. Resistor is set to 240 Ohm   */\r\n    PORT_STR1_DRIVE_STRENGTH    = 1U, /*!< Resistor is set to 240 Ohm                                     */\r\n    PORT_STR2_DRIVE_STRENGTH    = 2U, /*!< Resistor is set to 240 / 2 Ohm = 120 Ohm                       */\r\n    PORT_STR3_DRIVE_STRENGTH    = 3U, /*!< Resistor is set to 240 / 3 Ohm = 80 Ohm                        */\r\n    PORT_STR4_DRIVE_STRENGTH    = 4U, /*!< Resistor is set to 240 / 4 Ohm = 60 Ohm                        */\r\n    PORT_STR5_DRIVE_STRENGTH    = 5U, /*!< Resistor is set to 240 / 5 Ohm = 48 Ohm                        */\r\n    PORT_STR6_DRIVE_STRENGTH    = 6U, /*!< Resistor is set to 240 / 6 Ohm = 40 Ohm                        */\r\n    PORT_STR7_DRIVE_STRENGTH    = 7U, /*!< Resistor is set to 240 / 7 Ohm = 34 Ohm                        */\r\n    PORT_HIGH_DRIVE_STRENGTH    = 7U  /*!< High drive strength is configured. Resistor is set to 240 Ohm  */\r\n#else /* if not FEATURE_PINS_HAS_DRIVE_STRENGTH_CONTROL */\r\n    PORT_LOW_DRIVE_STRENGTH     = 0U,    /*!< low drive strength is configured. @internal gui name=\"Low\"  */\r\n    PORT_HIGH_DRIVE_STRENGTH    = 1U     /*!< high drive strength is configured. @internal gui name=\"High\"*/\r\n#endif /* if FEATURE_PINS_HAS_DRIVE_STRENGTH_CONTROL */\r\n} port_drive_strength_t;\r\n#endif /* FEATURE_PINS_HAS_DRIVE_STRENGTH */\r\n\r\n#ifdef FEATURE_PINS_DRIVER_USING_PORT\r\n/*!\r\n * @brief Configures the Pin mux selection\r\n * Implements : port_mux_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_PIN_DISABLED            = 0U,  /*!< corresponding pin is disabled, but is used as an analog pin       */\r\n    PORT_MUX_AS_GPIO             = 1U,  /*!< corresponding pin is configured as GPIO                           */\r\n    PORT_MUX_ALT2                = 2U,  /*!< chip-specific                                                     */\r\n    PORT_MUX_ALT3                = 3U,  /*!< chip-specific                                                     */\r\n    PORT_MUX_ALT4                = 4U,  /*!< chip-specific                                                     */\r\n    PORT_MUX_ALT5                = 5U,  /*!< chip-specific                                                     */\r\n    PORT_MUX_ALT6                = 6U,  /*!< chip-specific                                                     */\r\n    PORT_MUX_ALT7                = 7U,  /*!< chip-specific                                                     */\r\n#if FEATURE_PINS_HAS_ADC_INTERLEAVE_EN\r\n    PORT_MUX_ADC_INTERLEAVE      = 8U   /*!< when selected, ADC Interleaved channel is connected to current pin\r\n                                         *   and disconnected to opposed pin\r\n                                         * ADC1_SE14-PTB15 | ADC1_SE15-PTB16 | ADC0_SE8-PTC0  | ADC0_SE9-PTC1\r\n                                         * ADC1_SE14-PTB0  | ADC1_SE15-PTB1  | ADC0_SE8-PTB13 | ADC0_SE9-PTB14 */\r\n#endif /* FEATURE_PINS_HAS_ADC_INTERLEAVE_EN */\r\n} port_mux_t;\r\n\r\n/*!\r\n * @brief Configures the interrupt generation condition.\r\n * Implements : port_interrupt_config_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_DMA_INT_DISABLED  = 0x0U,  /*!< Interrupt/DMA request is disabled.                   */\r\n    PORT_DMA_RISING_EDGE   = 0x1U,  /*!< DMA request on rising edge.                          */\r\n    PORT_DMA_FALLING_EDGE  = 0x2U,  /*!< DMA request on falling edge.                         */\r\n    PORT_DMA_EITHER_EDGE   = 0x3U,  /*!< DMA request on either edge.                          */\r\n#if FEATURE_PORT_HAS_FLAG_SET_ONLY\r\n    PORT_FLAG_RISING_EDGE  = 0x5U,  /*!< Flag sets on rising edge, no interrupt is generated. */\r\n    PORT_FLAG_FALLING_EDGE = 0x6U,  /*!< Flag sets on falling edge, no interrupt is generated.*/\r\n    PORT_FLAG_EITHER_EDGE  = 0x7U,  /*!< Flag sets on either edge, no interrupt is generated. */\r\n#endif /* FEATURE_PORT_HAS_FLAG_SET_ONLY */\r\n    PORT_INT_LOGIC_ZERO    = 0x8U,  /*!< Interrupt when logic 0.                              */\r\n    PORT_INT_RISING_EDGE   = 0x9U,  /*!< Interrupt on rising edge.                            */\r\n    PORT_INT_FALLING_EDGE  = 0xAU,  /*!< Interrupt on falling edge.                           */\r\n    PORT_INT_EITHER_EDGE   = 0xBU,  /*!< Interrupt on either edge.                            */\r\n    PORT_INT_LOGIC_ONE     = 0xCU,  /*!< Interrupt when logic 1.                              */\r\n#if FEATURE_PORT_HAS_TRIGGER_OUT\r\n    PORT_HIGH_TRIGGER_OUT  = 0xDU,  /*!< Enable active high trigger output, flag is disabled. */\r\n    PORT_LOW_TRIGGER_OUT   = 0xEU   /*!< Enable active low trigger output, flag is disabled.  */\r\n#endif /* FEATURE_PORT_HAS_TRIGGER_OUT */\r\n} port_interrupt_config_t;\r\n\r\n#if FEATURE_PINS_HAS_SLEW_RATE\r\n/*!\r\n * @brief Configures the Slew Rate field.\r\n * Implements : port_slew_rate_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_FAST_SLEW_RATE     = 0U,   /*!< fast slew rate is configured. @internal gui name=\"Fast\" */\r\n    PORT_SLOW_SLEW_RATE     = 1U    /*!< slow slew rate is configured. @internal gui name=\"Slow\" */\r\n} port_slew_rate_t;\r\n#endif /* FEATURE_PINS_HAS_SLEW_RATE */\r\n\r\n/*!\r\n * @brief Clock source for the digital input filters\r\n * Implements : port_digital_filter_clock_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_DIGITAL_FILTER_BUS_CLOCK  = 0U, /*!< Digital filters are clocked by the bus clock. @internal gui name=\"BUS\" */\r\n    PORT_DIGITAL_FILTER_LPO_CLOCK  = 1U  /*!< Digital filters are clocked by the LPO clock. @internal gui name=\"LPO\" */\r\n} port_digital_filter_clock_t;\r\n\r\n/*!\r\n * @brief The digital filter configuration\r\n * Implements : port_digital_filter_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    port_digital_filter_clock_t clock;  /*!< The digital filter clock for port */\r\n    uint8_t                     width;  /*!< The digital filter width value */\r\n} port_digital_filter_config_t;\r\n\r\n/*!\r\n * @brief The port global pin/interuppt control registers\r\n * Implements : port_global_control_pins_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_GLOBAL_CONTROL_LOWER_HALF_PINS = 0U, /*!< the lower of pins is configured. @internal gui name=\"Lower\" */\r\n    PORT_GLOBAL_CONTROL_UPPER_HALF_PINS = 1U  /*!< the upper of pins is configured. @internal gui name=\"Upper\" */\r\n} port_global_control_pins_t;\r\n\r\n#if FEATURE_PINS_HAS_OVER_CURRENT\r\n/*!\r\n * @brief Over-current detection feature\r\n * Implements : port_over_current_config_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_OVER_CURRENT_DISABLED      = 0U,   /*!< Over-current feature pin is disabled.          */\r\n    PORT_OVER_CURRENT_INT_DISABLED  = 1U,   /*!< Over-current is enabled, interrupt is disabled */\r\n    PORT_OVER_CURRENT_INT_ENABLED   = 2U    /*!< Over-current is enabled, interrupt is enabled  */\r\n} port_over_current_config_t;\r\n#endif /* FEATURE_PINS_HAS_OVER_CURRENT */\r\n\r\n#elif defined(FEATURE_PINS_DRIVER_USING_SIUL2)\r\n#if FEATURE_SIUL2_HAS_DDR_PAD\r\n/*!\r\n * @brief Configures the DDR type to:\r\n *      DDR3, DDR3L modes   - 00\r\n *      LPDDR2 mode         - 10\r\n * Implements : port_ddr_type_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    DDR_DDR3_MODE       = 0x0U,  /*!< DDR3 / LPDDR3 mode  */\r\n    DDR_LPDDR2_MODE     = 0x2U   /*!< LPDDR2 mode         */\r\n} port_ddr_type_t;\r\n\r\n/*!\r\n * @brief Configures the DDR trimming delay to:\r\n *      min delay           - 00\r\n *      +50ps delay         - 01\r\n *      +100ps delay        - 10\r\n *      +150ps delay        - 11\r\n * Implements : port_ddr_trim_delay_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    DDR_MIN_DELAY       = 0x0U,  /*!< min delay     */\r\n    DDR_50PS_DELAY      = 0x1U,  /*!< +50ps delay   */\r\n    DDR_100PS_DELAY     = 0x2U,  /*!< +100ps delay  */\r\n    DDR_150PS_DELAY     = 0x3U   /*!< +150ps delay  */\r\n} port_ddr_trim_delay_t;\r\n\r\n/*!\r\n * @brief Configures the DDR crosspoint adjusment of DDR CLK cell output signal to:\r\n *      No crosspoint change                    - 00\r\n *      Output crosspoint is +70mV higher       - 01\r\n *      Output crosspoint is -70mV lower        - 10\r\n *      Output crosspoint is +140mV higher      - 11\r\n * Implements : port_ddr_crpoint_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    DDR_NO_CRPOINT      = 0x0U,  /*!< No crosspoint change               */\r\n    DDR_MINUS_CRPOINT   = 0x1U,  /*!< Output crosspoint is +70mV higher  */\r\n    DDR_PLUS_CRPOINT    = 0x2U,  /*!< Output crosspoint is -70mV lower   */\r\n    DDR_DOUBLE_CRPOINT  = 0x3U   /*!< Output crosspoint is +140mV higher */\r\n} port_ddr_crpoint_t;\r\n\r\n/*!\r\n * @brief Configures the DDR output signal duty cycle adjustment to:\r\n *      No duty cycle change            - 00\r\n *      Left side input pulse shrink    - 01\r\n *      Right side input pulse shrink   - 10\r\n *      Right side input pulse shrink   - 11\r\n * Implements : port_ddr_trim_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    DDR_NO_TRIM         = 0x0U,  /*!< No duty cycle change             */\r\n    DDR_LEFT_TRIM       = 0x1U,  /*!< Left side input pulse shrink     */\r\n    DDR_RIGHT_TRIM      = 0x2U   /*!< Right side input pulse shrink    */\r\n} port_ddr_trim_t;\r\n\r\n/*!\r\n * @brief Configures DDR input to select differential or CMOS input receiver mode.\r\n * Implements : port_ddr_input_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_DDR_INPUT_CMOS          = 0U, /*!< CMOS input receiver mode             */\r\n    PORT_DDR_INPUT_DIFFERENTIAL  = 1U  /*!< differential DDR input receiver mode */\r\n} port_ddr_input_t;\r\n\r\n/*!\r\n * @brief Configures the On die Termination to select ODT strength in DDR3 mode.\r\n * Implements : port_on_die_termination_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_STR0_ON_DIE_TERMINATION    = 0U, /*!< Not applicable                         */\r\n    PORT_STR1_ON_DIE_TERMINATION    = 1U, /*!< Termination resistor is set to 120 Ohm */\r\n    PORT_STR2_ON_DIE_TERMINATION    = 2U, /*!< Termination resistor is set to 60 Ohm  */\r\n    PORT_STR3_ON_DIE_TERMINATION    = 3U, /*!< Termination resistor is set to 40 Ohm  */\r\n    PORT_STR4_ON_DIE_TERMINATION    = 4U, /*!< Termination resistor is set to 30 Ohm  */\r\n    PORT_STR5_ON_DIE_TERMINATION    = 5U, /*!< Termination resistor is set to 24 Ohm  */\r\n    PORT_STR6_ON_DIE_TERMINATION    = 6U, /*!< Termination resistor is set to 20 Ohm  */\r\n    PORT_STR7_ON_DIE_TERMINATION    = 7U  /*!< Termination resistor is set to 17 Ohm  */\r\n} port_on_die_termination_t;\r\n\r\n/*!\r\n * @brief Defines the DDR configuration\r\n *\r\n * This structure is used to configure the pins for the DDR controller\r\n * Implements : pin_ddr_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    port_ddr_type_t         ddrSelection;           /*!< DDR type                   */\r\n    port_ddr_trim_delay_t   trimmingDelay;          /*!< DDR trimming delay value   */\r\n    port_ddr_crpoint_t      crosspointAdjustment;   /*!< Crosspoint adjusment       */\r\n    port_ddr_trim_t         trimmingAdjustment;     /*!< DDR trimming type          */\r\n} pin_ddr_config_t;\r\n\r\n#endif /* FEATURE_SIUL2_HAS_DDR_PAD */\r\n\r\n/*!\r\n * @brief Configures the Pin mux selection\r\n * Implements : port_mux_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_MUX_AS_GPIO    = 0U,   /*!< corresponding pin is configured as GPIO */\r\n    PORT_MUX_ALT1       = 1U,   /*!< chip-specific                           */\r\n    PORT_MUX_ALT2       = 2U,   /*!< chip-specific                           */\r\n    PORT_MUX_ALT3       = 3U,   /*!< chip-specific                           */\r\n    PORT_MUX_ALT4       = 4U,   /*!< chip-specific                           */\r\n    PORT_MUX_ALT5       = 5U,   /*!< chip-specific                           */\r\n    PORT_MUX_ALT6       = 6U,   /*!< chip-specific                           */\r\n    PORT_MUX_ALT7       = 7U,   /*!< chip-specific                           */\r\n    PORT_MUX_ALT8       = 8U,   /*!< chip-specific                           */\r\n    PORT_MUX_ALT9       = 9U,   /*!< chip-specific                           */\r\n    PORT_MUX_ALT10      = 10U,  /*!< chip-specific                           */\r\n    PORT_MUX_ALT11      = 11U,  /*!< chip-specific                           */\r\n    PORT_MUX_ALT12      = 12U,  /*!< chip-specific                           */\r\n    PORT_MUX_ALT13      = 13U,  /*!< chip-specific                           */\r\n    PORT_MUX_ALT14      = 14U,  /*!< chip-specific                           */\r\n    PORT_MUX_ALT15      = 15U   /*!< chip-specific                           */\r\n} port_mux_t;\r\n\r\n/*!\r\n * @brief Configures the interrupt generation condition.\r\n * Implements : siul2_interrupt_type_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    SIUL2_INT_DISABLE       = 0x0U,  /*!< Interrupt disable.         */\r\n    SIUL2_INT_RISING_EDGE   = 0x1U,  /*!< Interrupt on rising edge.  */\r\n    SIUL2_INT_FALLING_EDGE  = 0x2U,  /*!< Interrupt on falling edge. */\r\n    SIUL2_INT_EITHER_EDGE   = 0x3U   /*!< Interrupt on either edge.  */\r\n} siul2_interrupt_type_t;\r\n\r\n#if FEATURE_SIUL2_EXTERNAL_INT_SUPPORT_DMA\r\n/*!\r\n * @brief Configures the interrupt DMA select.\r\n * Implements : siul2_interrupt_dma_select_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    SIUL2_INT_USING_INTERUPT = 0x0U, /*!< Executived by an interrupt request */\r\n    SIUL2_INT_USING_DMA      = 0x1U  /*!< Executived by an DMA request       */\r\n} siul2_interrupt_dma_select_t;\r\n#endif /* FEATURE_SIUL2_EXTERNAL_INT_SUPPORT_DMA */\r\n\r\n/*!\r\n * @brief Interrupt configuration structure.\r\n * Implements : siul2_interrupt_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    uint8_t                eirqPinIdx;      /*!< The interrupt pin index */\r\n    siul2_interrupt_type_t intEdgeSel;      /*!< The type of edge event  */\r\n    bool                   digitalFilter;   /*!< Enables digital filter  */\r\n    uint8_t                maxCnt;          /*!< Maximum interrupt filter value  */\r\n#if FEATURE_SIUL2_EXTERNAL_INT_SUPPORT_DMA\r\n    siul2_interrupt_dma_select_t intExeSel; /*!< Switch between DMA and interrupt request */\r\n#endif\r\n} siul2_interrupt_config_t;\r\n\r\n/*!\r\n * @brief Configures the Output Buffer Enable field.\r\n * Implements : port_output_buffer_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_OUTPUT_BUFFER_DISABLED     = 0U, /*!< Output buffer disabled */\r\n    PORT_OUTPUT_BUFFER_ENABLED      = 1U  /*!< Output buffer enabled  */\r\n} port_output_buffer_t;\r\n\r\n/*!\r\n * @brief Configures the Input Buffer Enable field.\r\n * Implements : port_input_buffer_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_INPUT_BUFFER_DISABLED     = 0U, /*!< Input buffer disabled */\r\n    PORT_INPUT_BUFFER_ENABLED      = 1U  /*!< Input buffer enabled  */\r\n} port_input_buffer_t;\r\n\r\n#if FEATURE_SIUL2_HAS_HYSTERESIS\r\n/*!\r\n * @brief Configures the Hysteresis Enable field.\r\n * Implements : port_hysteresis_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_HYSTERESYS_CMOS        = 0U, /*!< CMOS Input            */\r\n    PORT_HYSTERESYS_SCHMITT     = 1U, /*!< Schmitt trigger input */\r\n    PORT_HYSTERESYS_DISABLED    = 0U, /*!< DISABLED              */\r\n    PORT_HYSTERESYS_ENABLED     = 1U  /*!< ENABLED               */\r\n} port_hysteresis_t;\r\n#endif /* FEATURE_SIUL2_HAS_HYSTERESIS */\r\n\r\n#if FEATURE_SIUL2_HAS_INVERT_DATA_OUTPUT\r\n/*!\r\n * @brief Configures the Invert Data Output field.\r\n * Implements : port_invert_output_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_INVERT_OUTPUT_DISABLED  = 0U, /*!< Invert Data Output disabled */\r\n    PORT_INVERT_OUTPUT_ENABLED   = 1U  /*!< Invert Data Output enabled  */\r\n} port_invert_output_t;\r\n#endif /* FEATURE_SIUL2_HAS_INVERT_DATA_OUTPUT */\r\n\r\n#if FEATURE_SIUL2_HAS_INVERT_DATA_INPUT\r\n/*!\r\n * @brief Configures the Invert Data Input field.\r\n * Implements : port_invert_input_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_INVERT_INPUT_DISABLED   = 0U, /*!< Invert Data Input disabled  */\r\n    PORT_INVERT_INPUT_ENABLED    = 1U  /*!< Invert Data Input enabled   */\r\n} port_invert_input_t;\r\n#endif /* FEATURE_SIUL2_HAS_INVERT_DATA_INPUT */\r\n\r\n#if FEATURE_SIUL2_HAS_PULL_KEEPER\r\n/*!\r\n * @brief Configures the Pull / Keep Enable field.\r\n * Implements : port_pull_keep_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_PULL_KEEP_DISABLED  = 0U, /*!< Pull/Keeper Disabled  */\r\n    PORT_PULL_KEEP_ENABLED   = 1U  /*!< Pull/Keeper Enabled   */\r\n} port_pull_keep_t;\r\n\r\n/*!\r\n * @brief Configures the Pull / Keep Select Field (PUE).\r\n * Implements : port_pull_keeper_select_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_KEEPER_ENABLED      = 0U, /*!< Keeper enable                       */\r\n    PORT_PULL_ENABLED        = 1U  /*!< Pullup or pulldown resistors enable */\r\n} port_pull_keeper_select_t;\r\n\r\n/*!\r\n * @brief Configures the Pull Up / Down Config Field.\r\n * Implements : port_pull_up_down_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_PULL_DOWN_ENABLED   = 0U,  /*!< 100 kOhm pulldown */\r\n    PORT_PULL_UP_MEDIUM      = 1U,  /*!< 50 kOhm pullup    */\r\n    PORT_PULL_UP_HIGH        = 2U,  /*!< 100 kOhm pullup   */\r\n    PORT_PULL_UP_LOW         = 3U   /*!< 33 kOhm pullup    */\r\n} port_pull_up_down_t;\r\n\r\n#endif /* FEATURE_SIUL2_HAS_PULL_KEEPER */\r\n\r\n#if FEATURE_SIUL2_HAS_ANALOG_PAD\r\n/*!\r\n * @brief Configures the Analog Pad Control.\r\n * Implements : port_analog_pad_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_ANALOG_PAD_CONTROL_DISABLED = 0U, /*!< Disable (the switch is off)                                 */\r\n    PORT_ANALOG_PAD_CONTROL_ENABLED  = 1U  /*!< Enable (another module can control the state of the switch) */\r\n} port_analog_pad_t;\r\n#endif /* FEATURE_SIUL2_HAS_ANALOG_PAD */\r\n\r\n/*!\r\n * @brief Configures the DAISY (on CPU_S32V234) or SSS (on CPU_MPC5748G) bitfield in the IMCR register.\r\n * Implements : port_input_mux_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_INPUT_MUX_ALT0      = 0U,   /*!< Chip-specific     */\r\n    PORT_INPUT_MUX_ALT1      = 1U,   /*!< Chip-specific     */\r\n    PORT_INPUT_MUX_ALT2      = 2U,   /*!< Chip-specific     */\r\n    PORT_INPUT_MUX_ALT3      = 3U,   /*!< Chip-specific     */\r\n    PORT_INPUT_MUX_ALT4      = 4U,   /*!< Chip-specific     */\r\n    PORT_INPUT_MUX_ALT5      = 5U,   /*!< Chip-specific     */\r\n    PORT_INPUT_MUX_ALT6      = 6U,   /*!< Chip-specific     */\r\n    PORT_INPUT_MUX_ALT7      = 7U,   /*!< Chip-specific     */\r\n#if (FEATURE_SIUL2_INPUT_SOURCE_SELECT_WIDTH >= 4U)\r\n    PORT_INPUT_MUX_ALT8      = 8U,   /*!< Chip-specific     */\r\n    PORT_INPUT_MUX_ALT9      = 9U,   /*!< Chip-specific     */\r\n    PORT_INPUT_MUX_ALT10     = 10U,  /*!< Chip-specific     */\r\n    PORT_INPUT_MUX_ALT11     = 11U,  /*!< Chip-specific     */\r\n    PORT_INPUT_MUX_ALT12     = 12U,  /*!< Chip-specific     */\r\n    PORT_INPUT_MUX_ALT13     = 13U,  /*!< Chip-specific     */\r\n    PORT_INPUT_MUX_ALT14     = 14U,  /*!< Chip-specific     */\r\n    PORT_INPUT_MUX_ALT15     = 15U,  /*!< Chip-specific     */\r\n#endif\r\n    PORT_INPUT_MUX_NO_INIT           /*!< No initialization */\r\n} port_input_mux_t;\r\n\r\n/*!\r\n * @brief Configures the Safe Mode Control.\r\n * Implements : port_safe_mode_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_SAFE_MODE_DISABLED     = 0U, /*!< To drive pad in hi-z state using OBE = 0, when FCCU in fault state.\r\n                                       * The OBE will be driven by IP/SIUL when FCCU leaves the fault state. */\r\n    PORT_SAFE_MODE_ENABLED      = 1U  /*!< No effect on IP/SIUL driven OBE value */\r\n} port_safe_mode_t;\r\n\r\n#if FEATURE_SIUL2_HAS_SLEW_RATE_CONTROL\r\n/*!\r\n * @brief Configures the slew rate control.\r\n * Implements : port_slew_rate_control_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    HALF_STRENGTH_WITH_SLEWRATE_CONTROL     = 0u, /*!< Half Strength with Slewrate Control     */\r\n    FULL_STRENGTH_WITH_SLEWRATE_CONTROL     = 1u, /*!< Full Strength with Slewrate Control     */\r\n    HALF_STRENGTH_WITHOUT_SLEWRATE_CONTROL  = 2u, /*!< Half Strength without Slewrate Control  */\r\n    FULL_STRENGTH_WITHOUT_SLEWRATE_CONTROL  = 3u  /*!< Full Strength without Slewrate Control  */\r\n} port_slew_rate_control_t;\r\n#endif /* FEATURE_SIUL2_HAS_SLEW_RATE_CONTROL  */\r\n\r\n#if FEATURE_PINS_HAS_SLEW_RATE\r\n/*!\r\n * @brief Configures the Slew Rate field.\r\n * Implements : port_slew_rate_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    PORT_LOW_SLEW_RATE      = 0U,   /*!< Low    frequency slew rate (50 Mhz) */\r\n    PORT_MEDIUM_SLEW_RATE   = 1U,   /*!< Medium frequency slew rate (100Mhz) */\r\n    PORT_MEDIUM_SLEW_RATE2  = 2U,   /*!< Medium frequency slew rate (100Mhz) */\r\n    PORT_HIGH_SLEW_RATE     = 3U    /*!< High   frequency slew rate (200Mhz) */\r\n} port_slew_rate_t;\r\n#endif\r\n\r\n#endif /* FEATURE_PINS_DRIVER_USING_SIUL2 */\r\n\r\n/*!\r\n * @brief Defines the converter configuration\r\n *\r\n * This structure is used to configure the pins\r\n * Implements : pin_settings_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n#ifdef FEATURE_PINS_DRIVER_USING_PORT\r\n    PORT_Type         *         base;              /*!< Port base pointer.                        */\r\n#elif defined FEATURE_PINS_DRIVER_USING_SIUL2\r\n    SIUL2_Type        *         base;              /*!< SIUL2 base pointer.                       */\r\n#endif\r\n    uint32_t                    pinPortIdx;        /*!< Port pin number.                          */\r\n#if FEATURE_PINS_HAS_PULL_SELECTION\r\n    port_pull_config_t          pullConfig;        /*!< Internal resistor pull feature selection. */\r\n#endif\r\n#if FEATURE_PINS_HAS_SLEW_RATE\r\n    port_slew_rate_t            rateSelect;        /*!< Slew rate selection.                      */\r\n#endif\r\n#if FEATURE_PORT_HAS_PASSIVE_FILTER\r\n    bool                        passiveFilter;     /*!< Passive filter configuration.             */\r\n#endif\r\n#if FEATURE_PINS_HAS_OPEN_DRAIN\r\n    port_open_drain_t           openDrain;         /*!< Configures open drain.                    */\r\n#endif\r\n#if FEATURE_PINS_HAS_DRIVE_STRENGTH\r\n    port_drive_strength_t       driveSelect;       /*!< @brief Configures the drive strength.     */\r\n#endif\r\n    port_mux_t                  mux;               /*!< @brief Pin (C55: Out) mux selection.      */\r\n#if FEATURE_PORT_HAS_PIN_CONTROL_LOCK\r\n    bool                        pinLock;           /*!< Lock pin control register or not.         */\r\n#endif\r\n#ifdef FEATURE_PINS_DRIVER_USING_PORT\r\n    port_interrupt_config_t     intConfig;         /*!< Interrupt generation condition.           */\r\n    bool                        clearIntFlag;      /*!< Clears the interrupt status flag.         */\r\n    bool                        digitalFilter;     /*!< Enables digital filter.                   */\r\n#if FEATURE_PINS_HAS_OVER_CURRENT\r\n    bool                        clearOCurFlag;     /*!< Clears the Over-Current status flag.      */\r\n    port_over_current_config_t  overCurConfig;     /*!< Over-current detection feature.           */\r\n#endif\r\n#endif\r\n    GPIO_Type         *         gpioBase;          /*!< GPIO base pointer.                        */\r\n    port_data_direction_t       direction;         /*!< Configures the port data direction.       */\r\n#ifdef FEATURE_PINS_DRIVER_USING_SIUL2\r\n    port_input_mux_t    inputMux[FEATURE_SIUL2_INPUT_MUX_WIDTH];   /*!< Configures the input muxing selection */\r\n#if FEATURE_SIUL2_HAS_INVERT_DATA_INPUT\r\n    port_invert_input_t inputInvert[FEATURE_SIUL2_INPUT_MUX_WIDTH];/*!< Configures the Invert Data Input.     */\r\n#endif /* FEATURE_SIUL2_HAS_INVERT_DATA_INPUT */\r\n    uint32_t            inputMuxReg[FEATURE_SIUL2_INPUT_MUX_WIDTH];/*!< Configures the input muxing register  */\r\n    port_output_buffer_t        outputBuffer;      /*!< Configures the Output Buffer Enable.      */\r\n    port_input_buffer_t         inputBuffer;       /*!< Configures the Input Buffer Enable.       */\r\n    siul2_interrupt_config_t    intConfig;         /*!< Interrupt generation condition.           */\r\n#if FEATURE_SIUL2_HAS_SAFE_MODE_CONTROL\r\n    port_safe_mode_t            safeMode;          /*!< Configures the Safe Mode Control.         */\r\n#endif /* FEATURE_SIUL2_HAS_SAFE_MODE_CONTROL */\r\n#if FEATURE_SIUL2_HAS_SLEW_RATE_CONTROL\r\n    port_slew_rate_control_t    slewRateCtrlSel;   /*!< Configures the Slew Rate Control field.   */\r\n#endif /* FEATURE_SIUL2_HAS_SLEW_RATE_CONTROL */\r\n#if FEATURE_SIUL2_HAS_HYSTERESIS\r\n    port_hysteresis_t           hysteresisSelect;  /*!< Configures the Hysteresis Enable.         */\r\n#endif /* FEATURE_SIUL2_HAS_HYSTERESIS */\r\n#if FEATURE_SIUL2_HAS_DDR_PAD\r\n    pin_ddr_config_t            ddrConfiguration;  /*!< Structure that configures the DDR         */\r\n    port_ddr_input_t            inputMode;         /*!< Configures DDR input receiver mode.       */\r\n    port_on_die_termination_t   odtSelect;         /*!< Configures the ODT to select strength.    */\r\n#endif /* FEATURE_SIUL2_HAS_DDR_PAD */\r\n#if FEATURE_SIUL2_HAS_INVERT_DATA_OUTPUT\r\n    port_invert_output_t        invertOutput;      /*!< Configures the Invert Data Output.        */\r\n#endif /* FEATURE_SIUL2_HAS_INVERT_DATA_OUTPUT */\r\n#if FEATURE_SIUL2_HAS_PULL_KEEPER\r\n    port_pull_keep_t            pullKeepEnable;    /*!< Configures the Pull / Keep Enable.        */\r\n    port_pull_keeper_select_t   pullKeepSelect;    /*!< Configures the Pull / Keep Select.        */\r\n    port_pull_up_down_t         pullSelect;        /*!< Configures the Pull Up / Down Config.     */\r\n#endif /* FEATURE_SIUL2_HAS_PULL_KEEPER */\r\n#if FEATURE_SIUL2_HAS_ANALOG_PAD\r\n    port_analog_pad_t           analogPadCtrlSel;  /*!< Configures the Analog Pad Control         */\r\n#endif /* FEATURE_SIUL2_HAS_ANALOG_PAD */\r\n#endif /* FEATURE_PINS_DRIVER_USING_SIUL2 */\r\n    pins_level_type_t           initValue;         /*!< Initial value                             */\r\n} pin_settings_config_t;\r\n\r\n/*******************************************************************************\r\n * API\r\n ******************************************************************************/\r\n/*!\r\n * @name PINS DRIVER API.\r\n * @{\r\n */\r\n\r\n#if defined(__cplusplus)\r\nextern \"C\" {\r\n#endif\r\n\r\n/*!\r\n * @brief Initializes the pins with the given configuration structure\r\n *\r\n * This function configures the pins with the options provided in the\r\n * provided structure.\r\n *\r\n * @param[in] pinCount The number of configured pins in structure\r\n * @param[in] config The configuration structure\r\n * @return The status of the operation\r\n */\r\nstatus_t PINS_DRV_Init(uint32_t pinCount,\r\n                       const pin_settings_config_t config[]);\r\n\r\n#ifdef FEATURE_PINS_DRIVER_USING_PORT\r\n#if FEATURE_PINS_HAS_PULL_SELECTION\r\n/*!\r\n * @brief Configures the internal resistor.\r\n *\r\n * This function configures the internal resistor.\r\n *\r\n * @param[in] base Port base pointer (PORTA, PORTB, PORTC, etc.)\r\n * @param[in] pin Port pin number\r\n * @param[in] pullConfig The pull configuration\r\n */\r\nvoid PINS_DRV_SetPullSel(PORT_Type * const base,\r\n                         uint32_t pin,\r\n                         port_pull_config_t pullConfig);\r\n\r\n#endif /* FEATURE_PINS_HAS_PULL_SELECTION */\r\n\r\n/*!\r\n * @brief Configures the pin muxing.\r\n *\r\n * This function configures the pin muxing.\r\n *\r\n * @param[in] base Port base pointer (PORTA, PORTB, PORTC, etc.)\r\n * @param[in] pin Port pin number\r\n * @param[in] mux Pin muxing slot selection\r\n */\r\nvoid PINS_DRV_SetMuxModeSel(PORT_Type * const base,\r\n                            uint32_t pin,\r\n                            port_mux_t mux);\r\n\r\n/*!\r\n * @brief Configures the port pin interrupt/DMA request.\r\n *\r\n * This function configures the port pin interrupt/DMA request.\r\n *\r\n * @param[in] base Port base pointer (PORTA, PORTB, PORTC, etc.)\r\n * @param[in] pin Port pin number\r\n * @param[in] intConfig  Interrupt configuration\r\n */\r\nvoid PINS_DRV_SetPinIntSel(PORT_Type * const base,\r\n                           uint32_t pin,\r\n                           port_interrupt_config_t intConfig);\r\n\r\n/*!\r\n * @brief Gets the current port pin interrupt/DMA request configuration.\r\n *\r\n * This function gets the current port pin interrupt/DMA request configuration.\r\n *\r\n * @param[in] base Port base pointer (PORTA, PORTB, PORTC, etc.)\r\n * @param[in] pin Port pin number\r\n * @return Interrupt configuration\r\n */\r\nport_interrupt_config_t PINS_DRV_GetPinIntSel(const PORT_Type * const base,\r\n                                              uint32_t pin);\r\n\r\n/*!\r\n * @brief Clears the individual pin-interrupt status flag.\r\n *\r\n * This function clears the individual pin-interrupt status flag.\r\n *\r\n * @param[in] base Port base pointer (PORTA, PORTB, PORTC, etc.)\r\n * @param[in] pin Port pin number\r\n */\r\nvoid PINS_DRV_ClearPinIntFlagCmd(PORT_Type * const base,\r\n                                 uint32_t pin);\r\n\r\n/*!\r\n * @brief Enables digital filter for digital pin muxing\r\n *\r\n * This function enables digital filter feature for digital pin muxing\r\n *\r\n * @param[in] base Port base pointer (PORTA, PORTB, PORTC, etc.)\r\n * @param[in] pin Port pin number\r\n */\r\nvoid PINS_DRV_EnableDigitalFilter(PORT_Type * const base,\r\n                                  uint32_t pin);\r\n\r\n/*!\r\n * @brief Disables digital filter for digital pin muxing\r\n *\r\n * This function disables digital filter feature for digital pin muxing\r\n *\r\n * @param[in] base Port base pointer (PORTA, PORTB, PORTC, etc.)\r\n * @param[in] pin Port pin number\r\n */\r\nvoid PINS_DRV_DisableDigitalFilter(PORT_Type * const base,\r\n                                   uint32_t pin);\r\n\r\n/*!\r\n * @brief Configures digital filter for port with given configuration\r\n *\r\n * This function configures digital filter for port with given configuration\r\n *\r\n * Note: Updating the filter configuration must be done only after all filters are disabled.\r\n *\r\n * @param[in] base Port base pointer (PORTA, PORTB, PORTC, etc.)\r\n * @param[in] config the digital filter configuration struct\r\n */\r\nvoid PINS_DRV_ConfigDigitalFilter(PORT_Type * const base,\r\n                                  const port_digital_filter_config_t * const config);\r\n\r\n/*!\r\n * @brief Reads the entire port interrupt status flag\r\n *\r\n * This function reads the entire port interrupt status flag.\r\n *\r\n * @param[in] base Port base pointer (PORTA, PORTB, PORTC, etc.)\r\n * @return All 32 pin interrupt status flags\r\n */\r\nuint32_t PINS_DRV_GetPortIntFlag(const PORT_Type * const base);\r\n\r\n/*!\r\n * @brief Clears the entire port interrupt status flag.\r\n *\r\n * This function clears the entire port interrupt status flag.\r\n *\r\n * @param[in] base Port base pointer (PORTA, PORTB, PORTC, etc.)\r\n */\r\nvoid PINS_DRV_ClearPortIntFlagCmd(PORT_Type * const base);\r\n\r\n/*!\r\n * @brief Quickly configures multiple pins with the same pin configuration.\r\n *\r\n * This function quickly configures multiple pins within the one port for the same peripheral\r\n * function with the same pin configuration. Supports up to 16 pins with the lower or upper\r\n * half of pin registers at the same port.\r\n *\r\n * Note: The set global interrupt control function (PINS_DRV_SetGlobalIntControl) cannot be\r\n * configured if you ever used this function at the same port\r\n *\r\n * @param[in] base Port base pointer (PORTA, PORTB, PORTC, etc.)\r\n * @param[in] pins Pin mask where each bit represents one pin. For each bit:\r\n *        - 0: pins corresponding to bits with value of '1' is updated with the value input\r\n *        - 1: pins corresponding to bits with value of '0' is not updated with the value input\r\n * @param[in] value the config value will be updated for the pins are set to '1'\r\n * @param[in] halfPort the lower or upper half of pin registers at the same port\r\n */\r\nvoid PINS_DRV_SetGlobalPinControl(PORT_Type * const base,\r\n                                  uint16_t pins,\r\n                                  uint16_t value,\r\n                                  port_global_control_pins_t halfPort);\r\n\r\n/*!\r\n * @brief Quickly configures multiple pins with the same interrupt configuration.\r\n *\r\n * This function quickly configures multiple pins within the one port for the same peripheral\r\n * function with the same interrupt configuration. Supports up to 16 pins with the lower or\r\n * upper half of pin registers at the same port.\r\n *\r\n * Note: The set global pin control function (PINS_DRV_SetGlobalPinControl) cannot be\r\n * configured if you ever used this function at the same port\r\n *\r\n * @param[in] base Port base pointer (PORTA, PORTB, PORTC, etc.)\r\n * @param[in] pins Pin mask where each bit represents one pin. For each bit:\r\n *        - 0: pins corresponding to bits with value of '1' is updated with the value input\r\n *        - 1: pins corresponding to bits with value of '0' is not updated with the value input\r\n * @param[in] value the config value will be updated for the pins are set to '1'\r\n * @param[in] halfPort the lower or upper half of pin registers at the same port\r\n */\r\nvoid PINS_DRV_SetGlobalIntControl(PORT_Type * const base,\r\n                                  uint16_t pins,\r\n                                  uint16_t value,\r\n                                  port_global_control_pins_t halfPort);\r\n\r\n#if FEATURE_PINS_HAS_OVER_CURRENT\r\n/*!\r\n * @brief Reads the entire over current port interrupt status flag\r\n *\r\n * This function reads the entire over current port interrupt status flag.\r\n *\r\n * @param[in] base Port base pointer (PORTA, PORTB, PORTC, etc.)\r\n * @return All 32 pin interrupt status flags\r\n */\r\nuint32_t PINS_DRV_GetOverCurPortIntFlag(const PORT_Type * const base);\r\n\r\n/*!\r\n * @brief Clears the entire over current port interrupt status flag.\r\n *\r\n * This function clears the entire over current port interrupt status flag.\r\n *\r\n * @param[in] base Port base pointer (PORTA, PORTB, PORTC, etc.)\r\n */\r\nvoid PINS_DRV_ClearOverCurPortIntFlag(PORT_Type * const base);\r\n#endif /* FEATURE_PINS_HAS_OVER_CURRENT */\r\n\r\n/*!\r\n * @brief Get the pins directions configuration for a port\r\n *\r\n * This function returns the current pins directions for a port. Pins\r\n * corresponding to bits with value of '1' are configured as output and\r\n * pins corresponding to bits with value of '0' are configured as input.\r\n *\r\n * @param[in] base GPIO base pointer (PTA, PTB, PTC, etc.)\r\n * @return GPIO directions. Each bit represents one pin (LSB is pin 0, MSB is\r\n * pin 31). For each bit:\r\n *        - 0: corresponding pin is set to input\r\n *        - 1: corresponding pin is set to output\r\n */\r\npins_channel_type_t PINS_DRV_GetPinsDirection(const GPIO_Type * const base);\r\n\r\n/*!\r\n * @brief Configure the direction for a certain pin from a port\r\n *\r\n * This function configures the direction for the given pin, with the\r\n * given value('1' for pin to be configured as output and '0' for pin to\r\n * be configured as input)\r\n *\r\n * Note: With some platforms when you want to set a pin as output only and disable\r\n * input completely, it is required to call PINS_DRV_SetPortInputDisable if platform\r\n * has this feature.\r\n *\r\n * @param[in] base GPIO base pointer (PTA, PTB, PTC, etc.)\r\n * @param[in] pin The pin number for which to configure the direction\r\n * @param[in] direction The pin direction:\r\n *        - 0: corresponding pin is set to input\r\n *        - 1: corresponding pin is set to output\r\n */\r\nvoid PINS_DRV_SetPinDirection(GPIO_Type * const base,\r\n                              pins_channel_type_t pin,\r\n                              pins_level_type_t direction);\r\n\r\n/*!\r\n * @brief Set the pins directions configuration for a port\r\n *\r\n * This function sets the direction configuration for all pins\r\n * in a port. Pins corresponding to bits with value of '1' will be configured as\r\n * output and pins corresponding to bits with value of '0' will be configured as\r\n * input.\r\n *\r\n * Note: With some platforms when you want to set a pin as output only and disable\r\n * input completely, it is required to call PINS_DRV_SetPortInputDisable if platform\r\n * has this feature.\r\n *\r\n * @param[in] base GPIO base pointer (PTA, PTB, PTC, etc.)\r\n * @param[in] pins Pin mask where each bit represents one pin (LSB\r\n * is pin 0, MSB is pin 31). For each bit:\r\n *        - 0: corresponding pin is set to input\r\n *        - 1: corresponding pin is set to output\r\n */\r\nvoid PINS_DRV_SetPinsDirection(GPIO_Type * const base,\r\n                               pins_channel_type_t pins);\r\n\r\n#if FEATURE_PORT_HAS_INPUT_DISABLE\r\n/*!\r\n * @brief Set the pins input disable state for a port\r\n *\r\n * This function sets the pins input state for a port.\r\n * Pins corresponding to bits with value of '1' will not be configured\r\n * as input and pins corresponding to bits with value of '0' will be configured\r\n * as input.\r\n *\r\n * @param[in] base GPIO base pointer (PTA, PTB, PTC, etc.)\r\n * @param[in] pins Pin mask where each bit represents one pin (LSB is pin 0, MSB is\r\n * pin 31). For each bit:\r\n *        - 0: corresponding pin is set to input\r\n *        - 1: corresponding pin is not set to input\r\n */\r\nvoid PINS_DRV_SetPortInputDisable(GPIO_Type * const base,\r\n                                  pins_channel_type_t pins);\r\n\r\n/*!\r\n * @brief Get the pins input disable state for a port\r\n *\r\n * This function returns the current pins input state for a port. Pins\r\n * corresponding to bits with value of '1' are not configured as input and\r\n * pins corresponding to bits with value of '0' are configured as input.\r\n *\r\n * @param[in] base GPIO base pointer (PTA, PTB, PTC, etc.)\r\n * @return GPIO input state. Each bit represents one pin (LSB is pin 0, MSB is\r\n * pin 31). For each bit:\r\n *        - 0: corresponding pin is set to input\r\n *        - 1: corresponding pin is not set to input\r\n */\r\npins_channel_type_t PINS_DRV_GetPortInputDisable(const GPIO_Type * const base);\r\n#endif /* FEATURE_PORT_HAS_INPUT_DISABLE */\r\n\r\n#elif defined(FEATURE_PINS_DRIVER_USING_SIUL2)\r\n#if FEATURE_PINS_HAS_PULL_SELECTION\r\n/*!\r\n * @brief Configures the internal resistor.\r\n *\r\n * This function configures the internal resistor.\r\n *\r\n * @param[in] base Port base pointer (PORTA, PORTB, PORTC, etc.)\r\n * @param[in] pin Port pin number\r\n * @param[in] pullConfig The pull configuration\r\n */\r\nvoid PINS_DRV_SetPullSel(PORT_Type * const base,\r\n                         uint16_t pin,\r\n                         port_pull_config_t pullConfig);\r\n\r\n#endif /* FEATURE_PINS_HAS_PULL_SELECTION */\r\n\r\n/*!\r\n * @brief Configures the output buffer.\r\n *\r\n * This function configures the output buffer.\r\n *\r\n * @param[in] base Port base pointer (PORTA, PORTB, PORTC, etc.)\r\n * @param[in] pin Port pin number\r\n * @param[in] enable Enable output buffer\r\n * @param[in] mux Pin muxing slot selection\r\n */\r\nvoid PINS_DRV_SetOutputBuffer(PORT_Type * const base,\r\n                              uint16_t pin,\r\n                              bool enable,\r\n                              port_mux_t mux);\r\n\r\n/*!\r\n * @brief Configures the input buffer.\r\n *\r\n * This function configures the input buffer.\r\n *\r\n * @param[in] base Port base pointer (PORTA, PORTB, PORTC, etc.)\r\n * @param[in] pin Port pin number\r\n * @param[in] enable Enable input buffer\r\n * @param[in] inputMuxReg Pin muxing register slot selection\r\n * @param[in] inputMux Pin muxing slot selection\r\n */\r\nvoid PINS_DRV_SetInputBuffer(PORT_Type * const base,\r\n                             uint16_t pin,\r\n                             bool enable,\r\n                             uint32_t inputMuxReg,\r\n                             port_input_mux_t inputMux);\r\n\r\n/*!\r\n * @brief Configures the interrupt filter clock prescaler.\r\n *\r\n * This function configures the interrupt filter clock prescaler.\r\n *\r\n * @param[in] prescaler The clock prescaler value\r\n */\r\nvoid PINS_DRV_ConfigIntFilterClock(uint8_t prescaler);\r\n\r\n/*!\r\n * @brief Configures the external interrupt.\r\n *\r\n * This function configures the external interrupt.\r\n *\r\n * @param[in] intConfig The configuration for interrupt pin\r\n */\r\nvoid PINS_DRV_SetExInt(siul2_interrupt_config_t intConfig);\r\n\r\n/*!\r\n * @brief Clears the individual pin external interrupt status flag.\r\n *\r\n * This function clears the individual pin external interrupt status flag.\r\n *\r\n * @param[in] eirqPinIdx IRQ pin\r\n */\r\nvoid PINS_DRV_ClearPinExIntFlag(uint32_t eirqPinIdx);\r\n\r\n/*!\r\n * @brief Gets the individual pin external interrupt status flag.\r\n *\r\n * This function gets the individual pin external interrupt status flag.\r\n *\r\n * @param[in] eirqPinIdx IRQ pin\r\n * @return Pin external status flag\r\n */\r\nbool PINS_DRV_GetPinExIntFlag(uint32_t eirqPinIdx);\r\n\r\n/*!\r\n * @brief Clears the entire external interrupt status flag.\r\n *\r\n * This function clears the entire external interrupt status flag.\r\n */\r\nvoid PINS_DRV_ClearExIntFlag(void);\r\n\r\n/*!\r\n * @brief Reads the entire external interrupt status flag\r\n *\r\n * This function reads the entire external interrupt status flag.\r\n *\r\n * @return All 32 IRQ pins\r\n */\r\nuint32_t PINS_DRV_GetExIntFlag(void);\r\n\r\n#endif /* FEATURE_PINS_DRIVER_USING_PORT */\r\n\r\n/*!\r\n * @brief Write a pin of a port with a given value\r\n *\r\n * This function writes the given pin from a port, with the given value\r\n * ('0' represents LOW, '1' represents HIGH).\r\n *\r\n * @param[in] base GPIO base pointer (PTA, PTB, PTC, etc.)\r\n * @param[in] pin Pin number to be written\r\n * @param[in] value Pin value to be written\r\n *        - 0: corresponding pin is set to LOW\r\n *        - 1: corresponding pin is set to HIGH\r\n */\r\nvoid PINS_DRV_WritePin(GPIO_Type * const base,\r\n                       pins_channel_type_t pin,\r\n                       pins_level_type_t value);\r\n\r\n/*!\r\n * @brief Write all pins of a port\r\n *\r\n * This function writes all pins configured as output with the values given in\r\n * the parameter pins. '0' represents LOW, '1' represents HIGH.\r\n *\r\n * @param[in] base GPIO base pointer (PTA, PTB, PTC, etc.)\r\n * @param[in] pins Pin mask to be written\r\n *        - 0: corresponding pin is set to LOW\r\n *        - 1: corresponding pin is set to HIGH\r\n */\r\nvoid PINS_DRV_WritePins(GPIO_Type * const base,\r\n                        pins_channel_type_t pins);\r\n\r\n/*!\r\n * @brief Get the current output from a port\r\n *\r\n * This function returns the current output that is written to a port. Only pins\r\n * that are configured as output will have meaningful values.\r\n *\r\n * @param[in] base GPIO base pointer (PTA, PTB, PTC, etc.)\r\n * @return GPIO outputs. Each bit represents one pin (LSB is pin 0, MSB is pin\r\n * 31). For each bit:\r\n *        - 0: corresponding pin is set to LOW\r\n *        - 1: corresponding pin is set to HIGH\r\n */\r\npins_channel_type_t PINS_DRV_GetPinsOutput(const GPIO_Type * const base);\r\n\r\n/*!\r\n * @brief Write pins with 'Set' value\r\n *\r\n * This function configures output pins listed in parameter pins (bits that are\r\n * '1') to have a value of 'set' (HIGH). Pins corresponding to '0' will be\r\n * unaffected.\r\n *\r\n * @param[in] base GPIO base pointer (PTA, PTB, PTC, etc.)\r\n * @param[in] pins Pin mask of bits to be set. Each bit represents one pin (LSB is\r\n * pin 0, MSB is pin 31). For each bit:\r\n *        - 0: corresponding pin is unaffected\r\n *        - 1: corresponding pin is set to HIGH\r\n */\r\nvoid PINS_DRV_SetPins(GPIO_Type * const base,\r\n                      pins_channel_type_t pins);\r\n\r\n/*!\r\n * @brief Write pins to 'Clear' value\r\n *\r\n * This function configures output pins listed in parameter pins (bits that are\r\n * '1') to have a 'cleared' value (LOW). Pins corresponding to '0' will be\r\n * unaffected.\r\n *\r\n * @param[in] base GPIO base pointer (PTA, PTB, PTC, etc.)\r\n * @param[in] pins Pin mask of bits to be cleared. Each bit represents one pin (LSB\r\n * is pin 0, MSB is pin 31). For each bit:\r\n *        - 0: corresponding pin is unaffected\r\n *        - 1: corresponding pin is cleared(set to LOW)\r\n */\r\nvoid PINS_DRV_ClearPins(GPIO_Type * const base,\r\n                        pins_channel_type_t pins);\r\n\r\n/*!\r\n * @brief Toggle pins value\r\n *\r\n * This function toggles output pins listed in parameter pins (bits that are\r\n * '1'). Pins corresponding to '0' will be unaffected.\r\n *\r\n * @param[in] base GPIO base pointer (PTA, PTB, PTC, etc.)\r\n * @param[in] pins Pin mask of bits to be toggled.  Each bit represents one pin (LSB\r\n * is pin 0, MSB is pin 31). For each bit:\r\n *        - 0: corresponding pin is unaffected\r\n *        - 1: corresponding pin is toggled\r\n */\r\nvoid PINS_DRV_TogglePins(GPIO_Type * const base,\r\n                         pins_channel_type_t pins);\r\n\r\n/*!\r\n * @brief Read input pins\r\n *\r\n * This function returns the current input values from a port. Only pins\r\n * configured as input will have meaningful values.\r\n *\r\n * @param[in] base GPIO base pointer (PTA, PTB, PTC, etc.)\r\n * @return GPIO inputs. Each bit represents one pin (LSB is pin 0, MSB is pin\r\n * 31). For each bit:\r\n *        - 0: corresponding pin is read as LOW\r\n *        - 1: corresponding pin is read as HIGH\r\n */\r\npins_channel_type_t PINS_DRV_ReadPins(const GPIO_Type * const base);\r\n\r\n/*! @} */\r\n\r\n#if defined(__cplusplus)\r\n}\r\n#endif\r\n\r\n/*! @} */\r\n\r\n#endif /* PINS_DRIVER_H */\r\n/*******************************************************************************\r\n * EOF\r\n ******************************************************************************/\r\n"},{"name":"pmc_hw_access.h","type":"header","group":"other","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw\\src\\clock\\S32K1xx","tag":"","groupDisplay":"Other files","code":"/*\r\n * Copyright (c) 2013 - 2014, Freescale Semiconductor, Inc.\r\n * Copyright 2016-2020 NXP\r\n * All rights reserved.\r\n *\r\n * NXP Confidential. This software is owned or controlled by NXP and may only be\r\n * used strictly in accordance with the applicable license terms. By expressly\r\n * accepting such terms or by downloading, installing, activating and/or otherwise\r\n * using the software, you are agreeing that you have read, and that you agree to\r\n * comply with and are bound by, such license terms. If you do not agree to be\r\n * bound by the applicable license terms, then you may not retain, install,\r\n * activate or otherwise use the software. The production use license in\r\n * Section 2.3 is expressly granted for this software.\r\n */\r\n\r\n#ifndef PMC_HW_ACCESS_H\r\n#define PMC_HW_ACCESS_H\r\n\r\n#include \"device_registers.h\"\r\n#include <stdbool.h>\r\n#include <stddef.h>\r\n\r\n/*!\r\n * @file pmc_hw_access.h\r\n *\r\n * @page misra_violations MISRA-C:2012 violations\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Advisory Rule 2.5, Global macro not referenced.\r\n * This is required to implement enumeration entries as macro.\r\n * Enumeration entries (macros) are referenced from application code.\r\n */\r\n\r\n/*!\r\n * @ingroup pmc_hw_access\r\n * @defgroup pmc_hw_access\r\n * @{\r\n */\r\n\r\n\r\n#if defined(__cplusplus)\r\nextern \"C\" {\r\n#endif /* __cplusplus*/\r\n\r\n\r\n/*!\r\n * @brief Enables/Disables the Low Power Oscillator.\r\n *\r\n * This function  enables/disables the Low Power Oscillator.\r\n *\r\n * @param[in] baseAddr  Base address for current PMC instance.\r\n * @param[in] enable    enable/disable the Low Power Oscillator.\r\n */\r\nstatic inline void PMC_SetLpoMode(PMC_Type* const baseAddr, const bool enable)\r\n{\r\n    uint8_t regValue = baseAddr->REGSC;\r\n    regValue &= (uint8_t)(~(PMC_REGSC_LPODIS_MASK));\r\n    regValue |= (uint8_t)PMC_REGSC_LPODIS(enable?0U:1U);\r\n    baseAddr->REGSC = regValue;\r\n}\r\n\r\n/*!\r\n * @brief Gets the Low Power Oscillator status.\r\n *\r\n * This function gets the Low Power Oscillator status.\r\n *\r\n * @param[in] baseAddr  Base address for current PMC instance.\r\n * @return value LPO status\r\n *               false - LPO is disabled\r\n *               true - LPO is enabled\r\n */\r\nstatic inline bool PMC_GetLpoMode(const PMC_Type * const baseAddr)\r\n{\r\n    uint8_t regValue = baseAddr->REGSC;\r\n    regValue = (uint8_t)((regValue & PMC_REGSC_LPODIS_MASK) >> PMC_REGSC_LPODIS_SHIFT);\r\n    return (regValue == 0U) ? true : false;\r\n}\r\n\r\n\r\n/*!\r\n * @brief Low Power Oscillator Trimming Value\r\n *\r\n * This function sets the trimming value for the low power oscillator\r\n *\r\n * @param[in] baseAddr  Base address for current PMC instance.\r\n * @param[in] value     Trimming value\r\n */\r\nstatic inline void PMC_SetLpoTrimValue(PMC_Type* const baseAddr, const int8_t decimalValue)\r\n{\r\n    int8_t decValue = decimalValue;\r\n    uint8_t lpotrim, trimval, regValue;\r\n\r\n    if (decValue < 0)\r\n    {\r\n        lpotrim = ((uint8_t)1U) << (PMC_LPOTRIM_LPOTRIM_WIDTH);\r\n        decValue = (int8_t)(decValue + (int8_t)(lpotrim));\r\n    }\r\n    trimval = (uint8_t)decValue;\r\n\r\n    DEV_ASSERT(trimval <= (1U << PMC_LPOTRIM_LPOTRIM_WIDTH));\r\n\r\n    regValue = baseAddr->LPOTRIM;\r\n    regValue &= (uint8_t)(~(PMC_LPOTRIM_LPOTRIM_MASK));\r\n    regValue |= (uint8_t)PMC_LPOTRIM_LPOTRIM(trimval);\r\n    baseAddr->LPOTRIM = regValue;\r\n}\r\n\r\n\r\n#if defined(__cplusplus)\r\n}\r\n#endif /* __cplusplus*/\r\n\r\n\r\n/*! @}*/\r\n\r\n#endif /* PMC_HW_ACCESS_H */\r\n/*******************************************************************************\r\n * EOF\r\n ******************************************************************************/\r\n"},{"name":"power_manager.h","type":"header","group":"other","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw\\inc","tag":"","groupDisplay":"Other files","code":"/*\r\n * Copyright (c) 2014-2016 Freescale Semiconductor, Inc.\r\n * Copyright 2016-2020 NXP\r\n * All rights reserved.\r\n *\r\n * NXP Confidential. This software is owned or controlled by NXP and may only be\r\n * used strictly in accordance with the applicable license terms. By expressly\r\n * accepting such terms or by downloading, installing, activating and/or otherwise\r\n * using the software, you are agreeing that you have read, and that you agree to\r\n * comply with and are bound by, such license terms. If you do not agree to be\r\n * bound by the applicable license terms, then you may not retain, install,\r\n * activate or otherwise use the software. The production use license in\r\n * Section 2.3 is expressly granted for this software.\r\n */\r\n\r\n#ifndef POWER_MANAGER_H_\r\n#define POWER_MANAGER_H_\r\n\r\n#include \"device_registers.h\"\r\n#include \"status.h\"\r\n\r\n/*\r\n * Include the cpu API header files.\r\n */\r\n#if ((defined(S32K14x_SERIES)) || (defined(S32MTV_SERIES)) || (defined(S32K11x_SERIES)))\r\n/* S32K144 power management API header file */\r\n#include \"../src/power/S32K1xx/power_manager_S32K1xx.h\"\r\n#elif (defined(S32V234_SERIES))\r\n/* S32V234 Power Management Level API header file */\r\n#include \"../src/power/S32V234/power_manager_S32V234.h\"\r\n#elif (defined(MPC574x_SERIES) || defined(S32R_SERIES))\r\n/* MPC5748G Power Management Level API header file */\r\n#include \"../src/power/MPC57xx/power_manager_MPC57xx.h\"\r\n#else\r\n#error \"No valid CPU defined!\"\r\n#endif\r\n\r\n/*!\r\n * @file power_manager.h\r\n *\r\n * @page misra_violations MISRA-C:2012 violations\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Advisory Rule 2.3, Global typedef not referenced.\r\n * Although all symbols from power_manager.h are referenced in power_manager.c,\r\n * these symbols are not referenced in other drivers;\r\n */\r\n\r\n/*!\r\n * @addtogroup power_manager\r\n * @{\r\n */\r\n\r\n/*******************************************************************************\r\n * Definitions\r\n ******************************************************************************/\r\n\r\n/*!\r\n * @brief Power manager policies.\r\n *\r\n * Defines whether the mode switch initiated by the POWER_SYS_SetMode() is agreed upon\r\n * (depending on the result of notification callbacks), or forced.\r\n * For POWER_MANAGER_POLICY_FORCIBLE the power mode is changed\r\n * regardless of the callback results, while for POWER_MANAGER_POLICY_AGREEMENT policy\r\n * any error code returned by one of the callbacks aborts the mode change.\r\n * See also POWER_SYS_SetMode() description.\r\n * Implements power_manager_policy_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    POWER_MANAGER_POLICY_AGREEMENT,      /*!< Power mode is changed if all of the callbacks return success. */\r\n    POWER_MANAGER_POLICY_FORCIBLE        /*!< Power mode is changed regardless of the result of callbacks. */\r\n} power_manager_policy_t;\r\n\r\n/*!\r\n * @brief The PM notification type. Used to notify registered callbacks.\r\n * Callback notifications can be invoked in following situations:\r\n *  - before a power mode change (Callback return value can affect POWER_SYS_SetMode()\r\n *    execution. Refer to the  POWER_SYS_SetMode() and power_manager_policy_t documentation).\r\n *  - after a successful change of the power mode.\r\n *  - after an unsuccessful attempt to switch power mode, in order to recover to a working state.\r\n * Implements power_manager_notify_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    POWER_MANAGER_NOTIFY_RECOVER = 0x00U,  /*!< Notify IP to recover to previous work state.      */\r\n    POWER_MANAGER_NOTIFY_BEFORE  = 0x01U,  /*!< Notify IP that the system will change the power setting.  */\r\n    POWER_MANAGER_NOTIFY_AFTER   = 0x02U   /*!< Notify IP that the system has changed to a new power setting. */\r\n} power_manager_notify_t;\r\n\r\n/*!\r\n * @brief The callback type indicates when a callback will be invoked.\r\n *\r\n * Used in the callback configuration structures (power_manager_callback_user_config_t)\r\n * to specify when the registered callback will be called during power mode change initiated by\r\n * POWER_SYS_SetMode().\r\n *\r\n * Implements power_manager_callback_type_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    POWER_MANAGER_CALLBACK_BEFORE       = 0x01U, /*!< Before callback. */\r\n    POWER_MANAGER_CALLBACK_AFTER        = 0x02U, /*!< After callback. */\r\n    POWER_MANAGER_CALLBACK_BEFORE_AFTER = 0x03U  /*!< Before-After callback. */\r\n} power_manager_callback_type_t;\r\n\r\n/*!\r\n * @brief Callback-specific data.\r\n *\r\n * Pointer to data of this type is passed during callback registration. The pointer is\r\n * part of the power_manager_callback_user_config_t structure and is passed to the callback during\r\n * power mode change notifications.\r\n * Implements power_manager_callback_data_t_Class\r\n */\r\ntypedef void power_manager_callback_data_t;\r\n\r\n/*!\r\n * @brief Power mode user configuration structure.\r\n *\r\n * This structure defines power mode with additional power options.\r\n * This structure is implementation-defiend. Please refer to actual definition based on the\r\n * underlying HAL (SMC, MC_ME etc). Applications may define multiple power modes and\r\n * switch between them. A list of all defined power modes is passed to the Power manager during\r\n * initialization as an array of references to structures of this type (see POWER_SYS_Init()).\r\n * Power modes can be switched by calling POWER_SYS_SetMode(), which takes as argument the index\r\n * of the reqested power mode in the list passed during manager initialization.\r\n * The power mode currently in use can be retrieved by calling POWER_SYS_GetLastMode(), which provides\r\n * the index of the current power mode, or by calling POWER_SYS_GetLastModeConfig(), which provides a\r\n * pointer to the configuration structure of the current power mode.\r\n * The members of the power mode configuration structure depend on power options available\r\n * for a specific chip, and includes at least the power mode. The available power modes are chip-specific.\r\n * See power_manager_modes_t defined in the underlying HAL for a list of all supported modes.\r\n */\r\n\r\n/*!\r\n * @brief Power notification structure passed to registered callback function\r\n *\r\n * Implements power_manager_notify_struct_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    power_manager_user_config_t * targetPowerConfigPtr; /*!< Pointer to target power configuration */\r\n    uint8_t targetPowerConfigIndex;    /*!< Target power configuration index. */\r\n    power_manager_policy_t policy;     /*!< Power mode transition policy.          */\r\n    power_manager_notify_t notifyType; /*!< Power mode notification type.          */\r\n} power_manager_notify_struct_t;\r\n\r\n/*!\r\n * @brief Callback prototype.\r\n *\r\n * Declaration of callback. It is common for all registered callbacks.\r\n * Function pointer of this type is part of power_manager_callback_user_config_t callback\r\n * configuration structure.\r\n * Depending on the callback type, the callback function is invoked during power mode change\r\n * (see POWER_SYS_SetMode()) before the mode change, after it, or in both cases to notify about\r\n * the change progress (see power_manager_callback_type_t). When called, the type of the notification\r\n * is passed as parameter along with a pointer to power mode configuration structure\r\n * (see power_manager_notify_struct_t) and any data passed during the callback registration (see\r\n * power_manager_callback_data_t).\r\n * When notified before a mode change, depending on the power mode change policy (see\r\n * power_manager_policy_t) the callback may deny the mode change by returning any error code other\r\n * than STATUS_SUCCESS (see POWER_SYS_SetMode()).\r\n * @param notify Notification structure.\r\n * @param dataPtr Callback data. Pointer to the data passed during callback registration. Intended to\r\n *  pass any driver or application data such as internal state information.\r\n * @return An error code or STATUS_SUCCESS.\r\n * Implements power_manager_callback_t_Class\r\n */\r\ntypedef status_t (* power_manager_callback_t)(power_manager_notify_struct_t * notify,\r\n                                              power_manager_callback_data_t * dataPtr);\r\n\r\n/*!\r\n * @brief callback configuration structure\r\n *\r\n * This structure holds configuration of callbacks passed\r\n * to the Power manager during its initialization.\r\n * Structures of this type are expected to be statically\r\n * allocated.\r\n * This structure contains following application-defined data:\r\n *  callback - pointer to the callback function\r\n *  callbackType - specifies when the callback is called\r\n *  callbackData - pointer to the data passed to the callback\r\n * Implements power_manager_callback_user_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    power_manager_callback_t callbackFunction;\r\n    power_manager_callback_type_t callbackType;\r\n    power_manager_callback_data_t * callbackData;\r\n} power_manager_callback_user_config_t;\r\n\r\n/*!\r\n * @brief Power manager internal state structure.\r\n *\r\n * Power manager internal structure. Contains data necessary for Power manager proper\r\n * functionality. Stores references to registered power mode configurations,\r\n * callbacks, and other internal data.\r\n * This structure is statically allocated and initialized by POWER_SYS_Init().\r\n * Implements power_manager_state_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    power_manager_user_config_t * (*configs)[];             /*!< Pointer to power configure table.*/\r\n    uint8_t configsNumber;                                  /*!< Number of power configurations */\r\n    power_manager_callback_user_config_t * (*staticCallbacks)[]; /*!< Pointer to callback table. */\r\n    uint8_t staticCallbacksNumber;                          /*!< Max. number of callback configurations */\r\n    uint8_t errorCallbackIndex;                             /*!< Index of callback returns error. */\r\n    uint8_t currentConfig;                                  /*!< Index of current configuration.  */\r\n} power_manager_state_t;\r\n\r\n/*! @brief Power manager internal structure. */\r\nextern power_manager_state_t gPowerManagerState;\r\n\r\n/*******************************************************************************\r\n * API\r\n ******************************************************************************/\r\n\r\n#if defined(__cplusplus)\r\nextern \"C\" {\r\n#endif\r\n\r\n/*!\r\n * @brief Power manager initialization for operation.\r\n *\r\n * This function initializes the Power manager and its run-time state structure.\r\n * Pointer to an array of Power mode configuration structures needs to be passed\r\n * as a parameter along with a parameter specifying its size. At least one power mode\r\n * configuration is required. Optionally, pointer to the array of predefined\r\n * callbacks can be passed with its corresponding size parameter.\r\n * For details about callbacks, refer to the power_manager_callback_user_config_t.\r\n * As Power manager stores only pointers to arrays of these structures, they need\r\n * to exist and be valid for the entire life cycle of Power manager.\r\n *\r\n * @param[in] powerConfigsPtr A pointer to an array of pointers to all power\r\n *  configurations which will be handled by Power manager.\r\n * @param[in] configsNumber Number of power configurations. Size of powerConfigsPtr\r\n *  array.\r\n * @param[in] callbacksPtr A pointer to an array of pointers to callback configurations.\r\n *  If there are no callbacks to register during Power manager initialization, use NULL value.\r\n * @param[in] callbacksNumber Number of registered callbacks. Size of callbacksPtr\r\n *  array.\r\n * @return An error code or STATUS_SUCCESS.\r\n */\r\nstatus_t POWER_SYS_Init(power_manager_user_config_t * (*powerConfigsPtr)[],\r\n                        uint8_t configsNumber,\r\n                        power_manager_callback_user_config_t * (*callbacksPtr)[],\r\n                        uint8_t callbacksNumber);\r\n\r\n/*!\r\n * @brief This function deinitializes the Power manager.\r\n *\r\n * @return An error code or STATUS_SUCCESS.\r\n */\r\nstatus_t POWER_SYS_Deinit(void);\r\n\r\n/*!\r\n * @brief This function configures the power mode.\r\n *\r\n * This function switches to one of the defined power modes. Requested mode number is passed\r\n * as an input parameter. This function notifies all registered callback functions before\r\n * the mode change (using  POWER_MANAGER_CALLBACK_BEFORE set as callback type parameter),\r\n * sets specific power options defined in the power mode configuration and enters the specified\r\n * mode. In case of run modes (for example, Run, Very low power run, or High speed run), this function\r\n * also invokes all registered callbacks after the mode change (using POWER_MANAGER_CALLBACK_AFTER).\r\n * In case of sleep or deep sleep modes, if the requested mode is not exited through\r\n * a reset, these notifications are sent after the core wakes up.\r\n * Callbacks are invoked in the following order: All registered callbacks are notified\r\n * ordered by index in the callbacks array (see callbacksPtr parameter of POWER_SYS_Init()).\r\n * The same order is used for before and after switch notifications.\r\n * The notifications before the power mode switch can be used to obtain confirmation about\r\n * the change from registered callbacks. If any registered callback denies the power\r\n * mode change, further execution of this function depends on mode change policy: the mode\r\n * change is either forced(POWER_MANAGER_POLICY_FORCIBLE) or aborted(POWER_MANAGER_POLICY_AGREEMENT).\r\n * When mode change is forced, the results of the before switch notifications are ignored. If\r\n * agreement is requested, in case any callback returns an error code then further\r\n * before switch notifications are cancelled and all already notified callbacks are re-invoked\r\n * with POWER_MANAGER_CALLBACK_AFTER set as callback type parameter. The index of the callback\r\n * which returned error code during pre-switch notifications is stored and can be obtained by using\r\n * POWER_SYS_GetErrorCallback(). Any error codes during callbacks re-invocation (recover phase) are ignored.\r\n * POWER_SYS_SetMode() returns an error code denoting the phase in which a callback failed.\r\n * It is possible to enter any mode supported by the processor. Refer to the chip reference manual\r\n * for the list of available power modes. If it is necessary to switch into an intermediate power mode prior to\r\n * entering the requested mode (for example, when switching from Run into Very low power wait through Very low\r\n * power run mode), then the intermediate mode is entered without invoking the callback mechanism.\r\n *\r\n * @param[in] powerModeIndex Requested power mode represented as an index into\r\n * array of user-defined power mode configurations passed to the POWER_SYS_Init().\r\n * @param[in] policy Transaction policy\r\n * @return An error code or STATUS_SUCCESS.\r\n */\r\nstatus_t POWER_SYS_SetMode(uint8_t powerModeIndex,\r\n                           power_manager_policy_t policy);\r\n\r\n/*!\r\n * @brief This function returns the last successfully set power mode.\r\n *\r\n * This function returns index of power mode which was last set using POWER_SYS_SetMode().\r\n * If the power mode was entered even though some of the registered callbacks denied the mode change,\r\n * or if any of the callbacks invoked after the entering/restoring run mode failed, then the return\r\n * code of this function has STATUS_ERROR value.\r\n *\r\n * @param[out] powerModeIndexPtr Power mode which has been set represented as an index into array of power mode\r\n * configurations passed to the POWER_SYS_Init().\r\n * @return An error code or STATUS_SUCCESS.\r\n */\r\nstatus_t POWER_SYS_GetLastMode(uint8_t * powerModeIndexPtr);\r\n\r\n/*!\r\n * @brief This function returns the user configuration structure of the last successfully set power mode.\r\n *\r\n * This function returns a pointer to configuration structure which was last set using POWER_SYS_SetMode().\r\n * If the current power mode was entered even though some of the registered callbacks denied\r\n * the mode change, or if any of the callbacks invoked after the entering/restoring run mode failed, then\r\n * the return code of this function has STATUS_ERROR value.\r\n *\r\n * @param[out] powerModePtr Pointer to power mode configuration structure of the last set power mode.\r\n * @return An error code or STATUS_SUCCESS.\r\n */\r\nstatus_t POWER_SYS_GetLastModeConfig(power_manager_user_config_t ** powerModePtr);\r\n\r\n/*!\r\n * @brief This function returns currently running power mode.\r\n *\r\n * This function reads hardware settings and returns currently running power mode.\r\n *\r\n * @return Currently used run power mode.\r\n */\r\npower_manager_modes_t POWER_SYS_GetCurrentMode(void);\r\n\r\n/*!\r\n * @brief This function returns the last failed notification callback.\r\n *\r\n * This function returns the index of the last callback that failed during the power mode switch when\r\n * POWER_SYS_SetMode() was called. The returned value represents the index in the array of registered callbacks.\r\n * If the last POWER_SYS_SetMode() call ended successfully, a value equal to the number of registered callbacks\r\n * is returned.\r\n *\r\n * @return Callback index of last failed callback or value equal to callbacks count.\r\n */\r\nuint8_t POWER_SYS_GetErrorCallbackIndex(void);\r\n\r\n/*!\r\n * @brief This function returns the callback configuration structure for the last failed notification.\r\n *\r\n * This function returns a pointer to configuration structure of the last callback that failed during\r\n * the power mode switch when POWER_SYS_SetMode() was called.\r\n * If the last POWER_SYS_SetMode() call ended successfully, a NULL value is returned.\r\n *\r\n * @return Pointer to the callback configuration which returns error.\r\n */\r\npower_manager_callback_user_config_t * POWER_SYS_GetErrorCallback(void);\r\n\r\n/*!\r\n * @brief This function returns the default power_manager configuration structure.\r\n *\r\n * This function returns a pointer of the power_manager configuration structure.\r\n * All structure members have default value when CPU is default power mode.\r\n *\r\n */\r\nvoid POWER_SYS_GetDefaultConfig(power_manager_user_config_t * const config);\r\n\r\n#if defined(__cplusplus)\r\n}\r\n#endif\r\n\r\n/*! @}*/\r\n\r\n#endif /* POWER_MANAGER_H_ */\r\n/*******************************************************************************\r\n * EOF\r\n ******************************************************************************/\r\n"},{"name":"power_manager_S32K1xx.h","type":"header","group":"other","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw\\src\\power\\S32K1xx","tag":"","groupDisplay":"Other files","code":"/*\r\n * Copyright (c) 2014-2016 Freescale Semiconductor, Inc.\r\n * Copyright 2016-2020 NXP\r\n * All rights reserved.\r\n *\r\n * NXP Confidential. This software is owned or controlled by NXP and may only be\r\n * used strictly in accordance with the applicable license terms. By expressly\r\n * accepting such terms or by downloading, installing, activating and/or otherwise\r\n * using the software, you are agreeing that you have read, and that you agree to\r\n * comply with and are bound by, such license terms. If you do not agree to be\r\n * bound by the applicable license terms, then you may not retain, install,\r\n * activate or otherwise use the software. The production use license in\r\n * Section 2.3 is expressly granted for this software.\r\n */\r\n\r\n#ifndef POWER_MANAGER_S32K1XX_H\r\n#define POWER_MANAGER_S32K1XX_H\r\n\r\n/*!\r\n * @file clock_manager_S32K1xx.h\r\n */\r\n\r\n#include \"device_registers.h\"\r\n#include \"status.h\"\r\n\r\n/*!\r\n * @ingroup power_manager\r\n * @defgroup power_s32k1xx\r\n * @{\r\n */\r\n\r\n/*******************************************************************************\r\n * Definitions\r\n ******************************************************************************/\r\n/*!\r\n * @brief Power modes enumeration.\r\n *\r\n * Defines power modes. Used in the power mode configuration structure\r\n * (power_manager_user_config_t). From ARM core perspective, Power modes\r\n * can be generally divided into run modes (High speed run, Run and\r\n * Very low power run), sleep (Wait and Very low power wait) and deep sleep modes\r\n * (all Stop modes).\r\n * List of power modes supported by specific chip along with requirements for entering\r\n * and exiting of these modes can be found in chip documentation.\r\n * List of all supported power modes:\\n\r\n *  \\li POWER_MANAGER_HSRUN - High speed run mode.\r\n *  \\li POWER_MANAGER_RUN - Run mode.\r\n *  \\li POWER_MANAGER_VLPR - Very low power run mode.\r\n *  \\li POWER_MANAGER_WAIT - Wait mode.\r\n *  \\li POWER_MANAGER_VLPW - Very low power wait mode.\r\n *  \\li POWER_MANAGER_PSTOP1 - Partial stop 1 mode.\r\n *  \\li POWER_MANAGER_PSTOP2 - Partial stop 2 mode.\r\n *  \\li POWER_MANAGER_PSTOP1 - Stop 1 mode.\r\n *  \\li POWER_MANAGER_PSTOP2 - Stop 2 mode.\r\n *  \\li POWER_MANAGER_VLPS - Very low power stop mode.\r\n * Implements power_manager_modes_t_Class\r\n */\r\ntypedef enum\r\n{\r\n#if FEATURE_SMC_HAS_HIGH_SPEED_RUN_MODE\r\n    POWER_MANAGER_HSRUN,            /*!< High speed run mode.  */\r\n#endif\r\n    POWER_MANAGER_RUN,              /*!< Run mode. */\r\n    POWER_MANAGER_VLPR,             /*!< Very low power run mode.  */\r\n#if FEATURE_SMC_HAS_WAIT_VLPW\r\n    POWER_MANAGER_WAIT,             /*!< Wait mode.  */\r\n    POWER_MANAGER_VLPW,             /*!< Very low power wait mode.  */\r\n#endif\r\n#if FEATURE_SMC_HAS_PSTOPO\r\n    POWER_MANAGER_PSTOP1,           /*!< Partial stop 1 mode. */\r\n    POWER_MANAGER_PSTOP2,           /*!< Partial stop 2 mode. */\r\n#endif\r\n#if FEATURE_SMC_HAS_STOPO\r\n    POWER_MANAGER_STOP1,           /*!< Stop 1 mode. */\r\n    POWER_MANAGER_STOP2,           /*!< Stop 2 mode. */\r\n#endif\r\n    POWER_MANAGER_VLPS,             /*!< Very low power stop mode.  */\r\n    POWER_MANAGER_MAX\r\n} power_manager_modes_t;\r\n\r\n/*!\r\n * @brief Power mode user configuration structure.\r\n *\r\n * List of power mode configuration structure members depends on power options available\r\n * for the specific chip. Complete list contains:\r\n * mode - S32K power mode. List of available modes is chip-specific. See power_manager_modes_t\r\n * list of modes.\r\n * sleepOnExitOption - Controls whether the sleep-on-exit option value is used(when set to true)\r\n * or ignored(when set to false). See sleepOnExitValue.\r\n * sleepOnExitValue - When set to true, ARM core returns to sleep (S32K wait modes) or deep sleep\r\n * state (S32K stop modes) after interrupt service finishes. When set to false, core stays\r\n * woken-up.\r\n * Implements power_manager_user_config_t_Class\r\n */\r\ntypedef struct\r\n{\r\n    power_manager_modes_t powerMode;\r\n    bool sleepOnExitValue;\r\n} power_manager_user_config_t;\r\n\r\n/*!\r\n * @brief Power Modes in PMSTAT\r\n *\r\n */\r\ntypedef enum\r\n{\r\n    STAT_RUN     = 0x01,              /*!< 0000_0001 - Current power mode is RUN*/\r\n    STAT_STOP    = 0x02,              /*!< 0000_0010 - Current power mode is STOP*/\r\n    STAT_VLPR    = 0x04,              /*!< 0000_0100 - Current power mode is VLPR*/\r\n    STAT_VLPW    = 0x08,              /*!< 0000_1000 - Current power mode is VLPW*/\r\n    STAT_VLPS    = 0x10,              /*!< 0001_0000 - Current power mode is VLPS*/\r\n    STAT_HSRUN   = 0x80,              /*!< 1000_0000 - Current power mode is HSRUN*/\r\n    STAT_INVALID = 0xFF               /*!< 1111_1111 - Non-existing power mode*/\r\n} power_mode_stat_t;\r\n\r\n/*!\r\n * @brief Run mode definition\r\n *\r\n */\r\ntypedef enum\r\n{\r\n    SMC_RUN,                                /*!< normal RUN mode*/\r\n    SMC_RESERVED_RUN, SMC_VLPR,             /*!< Very-Low-Power RUN mode*/\r\n    SMC_HSRUN                               /*!< High Speed Run mode (HSRUN)*/\r\n} smc_run_mode_t;\r\n\r\n/*!\r\n * @brief Stop mode definition\r\n *\r\n */\r\ntypedef enum\r\n{\r\n    SMC_STOP            = 0U,    /*!< Normal STOP mode*/\r\n    SMC_RESERVED_STOP1  = 1U,    /*!< Reserved*/\r\n    SMC_VLPS            = 2U     /*!< Very-Low-Power STOP mode*/\r\n} smc_stop_mode_t;\r\n\r\n/*!\r\n * @brief STOP option\r\n *\r\n */\r\ntypedef enum\r\n{\r\n    SMC_STOP_RESERVED = 0x00,               /*!< Reserved stop mode */\r\n    SMC_STOP1         = 0x01,               /*!< Stop with both system and bus clocks disabled */\r\n    SMC_STOP2         = 0x02                /*!< Stop with system clock disabled and bus clock enabled */\r\n} smc_stop_option_t;\r\n\r\n/*!\r\n * @brief Power mode protection configuration\r\n *\r\n */\r\ntypedef struct\r\n{\r\n    bool vlpProt;            /*!< VLP protect*/\r\n#if FEATURE_SMC_HAS_HIGH_SPEED_RUN_MODE\r\n    bool hsrunProt;          /*!< HSRUN protect */\r\n#endif\r\n} smc_power_mode_protection_config_t;\r\n\r\n/*!\r\n * @brief Power mode control configuration used for calling the SMC_SYS_SetPowerMode API\r\n *\r\n */\r\ntypedef struct\r\n{\r\n    power_manager_modes_t powerModeName;    /*!< Power mode(enum), see power_manager_modes_t */\r\n#if FEATURE_SMC_HAS_STOPO\r\n    smc_stop_option_t stopOptionValue;      /*!< STOPO option(enum), see smc_stop_option_t */\r\n#endif\r\n#if FEATURE_SMC_HAS_PSTOPO\r\n    bool pStopOption;                       /*!< If PSTOPO option is needed */\r\n    smc_stop_option_t pStopOptionValue;     /*!< PSTOPO option(enum), see smc_stop_option_t */\r\n#endif\r\n} smc_power_mode_config_t;\r\n\r\n/*!\r\n * @brief System Reset Source Name definitions\r\n * Implements rcm_source_names_t_Class\r\n */\r\ntypedef enum\r\n{\r\n    RCM_LOW_VOLT_DETECT      = 1U,             /*!< Low voltage detect reset */\r\n    RCM_LOSS_OF_CLK          = 2U,       /*!< Loss of clock reset */\r\n    RCM_LOSS_OF_LOCK         = 3U,       /*!< Loss of lock reset */\r\n#if FEATURE_RCM_HAS_CMU_LOSS_OF_CLOCK\r\n    RCM_CMU_LOC              = 4U,        /*!< CMU Loss of lock reset */\r\n#endif\r\n    RCM_WATCH_DOG            = 5U,        /*!< Watch dog reset */\r\n    RCM_EXTERNAL_PIN         = 6U,       /*!< External pin reset */\r\n    RCM_POWER_ON             = 7U,       /*!< Power on reset */\r\n    RCM_SJTAG                = 8U,       /*!< JTAG generated reset */\r\n    RCM_CORE_LOCKUP          = 9U,       /*!< core lockup reset */\r\n    RCM_SOFTWARE             = 10U,       /*!< Software reset */\r\n    RCM_SMDM_AP              = 11U,       /*!< MDM-AP system reset */\r\n    RCM_STOP_MODE_ACK_ERR    = 13U,       /*!< Stop mode ack error reset */\r\n    RCM_SRC_NAME_MAX\r\n} rcm_source_names_t;\r\n/*******************************************************************************\r\n * API\r\n ******************************************************************************/\r\n\r\n#if defined(__cplusplus)\r\nextern \"C\" {\r\n#endif\r\n\r\n/*!\r\n * @brief This function implementation-specific configuration of power modes.\r\n *\r\n * This function performs the actual implementation-specific initialization based on the provided power mode configurations.\r\n * In addition, This function get all clock source were enabled. This one was used for update init clock when CPU \r\n    jump from very low power mode to run or high speed run mode.\r\n *\r\n * @return Operation status\r\n *        - STATUS_SUCCESS: Operation was successful.\r\n *        - STATUS_ERROR: Operation failed.\r\n */\r\nstatus_t POWER_SYS_DoInit(void);\r\n\r\n/*!\r\n * @brief This function implementation-specific de-initialization of power manager.\r\n *\r\n * This function performs the actual implementation-specific de-initialization.\r\n *\r\n * @return Operation status\r\n *        - STATUS_SUCCESS: Operation was successful.\r\n *        - STATUS_ERROR: Operation failed.\r\n */\r\nstatus_t POWER_SYS_DoDeinit(void);\r\n\r\n/*!\r\n * @brief This function configures the power mode.\r\n *\r\n * This function performs the actual implementation-specific logic to switch to one of the defined power modes.\r\n *\r\n * @param configPtr: Pointer to user configuration structure\r\n * @return Operation status\r\n *        - STATUS_SUCCESS: Operation was successful.\r\n *        - STATUS_MCU_TRANSITION_FAILED: Operation failed.\r\n */\r\nstatus_t POWER_SYS_DoSetMode(const power_manager_user_config_t * const configPtr);\r\n\r\n/*!\r\n * @brief Gets the reset source status\r\n *\r\n * This function gets the current reset source status for a specified source.\r\n *\r\n * @param[in] baseAddr     Register base address of RCM\r\n * @param[in] srcName      reset source name\r\n * @return status          True or false for specified reset source\r\n */\r\nbool POWER_SYS_GetResetSrcStatusCmd(const RCM_Type * const baseAddr , const rcm_source_names_t srcName);\r\n\r\n/*!\r\n * @brief Gets the default power_manager configuration structure.\r\n *\r\n * This function gets the power_manager configuration structure of the default power mode.\r\n *\r\n * @param[out] defaultConfig : Pointer to power mode configuration structure of the default power mode.\r\n */\r\nstatic inline void POWER_SYS_DoGetDefaultConfig(power_manager_user_config_t * const defaultConfig)\r\n{\r\n    defaultConfig->powerMode = POWER_MANAGER_RUN;    /*!< Power manager mode  */\r\n    defaultConfig->sleepOnExitValue = false;         /*!< Sleep on exit value */\r\n}\r\n\r\n#if defined(__cplusplus)\r\n}\r\n#endif\r\n\r\n/*! @}*/\r\n\r\n#endif /* POWER_MANAGER_S32K1XX_H */\r\n/*******************************************************************************\r\n * EOF\r\n ******************************************************************************/\r\n"},{"name":"power_rcm_hw_access.h","type":"header","group":"other","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw\\src\\power\\S32K1xx","tag":"","groupDisplay":"Other files","code":"/*\r\n * Copyright (c) 2013 - 2015, Freescale Semiconductor, Inc.\r\n * Copyright 2016-2020 NXP\r\n * All rights reserved.\r\n *\r\n * NXP Confidential. This software is owned or controlled by NXP and may only be\r\n * used strictly in accordance with the applicable license terms. By expressly\r\n * accepting such terms or by downloading, installing, activating and/or otherwise\r\n * using the software, you are agreeing that you have read, and that you agree to\r\n * comply with and are bound by, such license terms. If you do not agree to be\r\n * bound by the applicable license terms, then you may not retain, install,\r\n * activate or otherwise use the software. The production use license in\r\n * Section 2.3 is expressly granted for this software.\r\n */\r\n\r\n#ifndef POWER_RCM_HW_ACCESS_H\r\n#define POWER_RCM_HW_ACCESS_H\r\n\r\n#include \"device_registers.h\"\r\n#include \"power_manager_S32K1xx.h\"\r\n\r\n/*! @file power_rcm_hw_access.h */\r\n\r\n/*!\r\n * @ingroup power_rcm_hw_access\r\n * @defgroup power_rcm_hw_access\r\n * @{\r\n */\r\n\r\n/*******************************************************************************\r\n * Definitions\r\n ******************************************************************************/\r\n\r\n/*******************************************************************************\r\n * API\r\n ******************************************************************************/\r\n#if defined(__cplusplus)\r\nextern \"C\" {\r\n#endif /* __cplusplus*/\r\n\r\n/*! @name Reset Control Module APIs*/\r\n/*@{*/\r\n\r\nstatic inline bool RCM_GetSrcStatusCmd(const RCM_Type * const baseAddr,\r\n                         const rcm_source_names_t srcName)\r\n{\r\n    bool retValue;\r\n    uint32_t regValue = (uint32_t)baseAddr->SRS;\r\n\r\n    DEV_ASSERT(srcName < RCM_SRC_NAME_MAX);\r\n\r\n    switch (srcName)\r\n    {\r\n        case RCM_LOW_VOLT_DETECT:              /* low voltage detect reset */\r\n            regValue = (regValue & RCM_SRS_LVD_MASK) >> RCM_SRS_LVD_SHIFT;\r\n            break;\r\n        case RCM_LOSS_OF_CLK:                  /* loss of clock reset */\r\n            regValue = (regValue & RCM_SRS_LOC_MASK) >> RCM_SRS_LOC_SHIFT;\r\n            break;\r\n        case RCM_LOSS_OF_LOCK:                 /* loss of lock reset */\r\n            regValue = (regValue & RCM_SRS_LOL_MASK) >> RCM_SRS_LOL_SHIFT;\r\n            break;\r\n#if FEATURE_RCM_HAS_CMU_LOSS_OF_CLOCK          /*!< CMU Loss of lock reset */\r\n        case RCM_CMU_LOC:\r\n            regValue = (regValue & RCM_SRS_CMU_LOC_MASK) >> RCM_SRS_CMU_LOC_SHIFT;\r\n            break;     \r\n#endif\r\n        case RCM_WATCH_DOG:                    /* watch dog reset */\r\n            regValue = (regValue & RCM_SRS_WDOG_MASK) >> RCM_SRS_WDOG_SHIFT;\r\n            break;\r\n        case RCM_EXTERNAL_PIN:                 /* external pin reset */\r\n            regValue = (regValue & RCM_SRS_PIN_MASK) >> RCM_SRS_PIN_SHIFT;\r\n            break;\r\n        case RCM_POWER_ON:                     /* power on reset */\r\n            regValue = (regValue & RCM_SRS_POR_MASK) >> RCM_SRS_POR_SHIFT;\r\n            break;\r\n        case RCM_SJTAG:                        /* JTAG generated reset */\r\n            regValue = (regValue & RCM_SSRS_SJTAG_MASK) >> RCM_SSRS_SJTAG_SHIFT;\r\n            break;\r\n        case RCM_CORE_LOCKUP:                  /* core lockup reset */\r\n            regValue = (regValue & RCM_SRS_LOCKUP_MASK) >> RCM_SRS_LOCKUP_SHIFT;\r\n            break;\r\n        case RCM_SOFTWARE:                     /* software reset */\r\n            regValue = (regValue & RCM_SRS_SW_MASK) >> RCM_SRS_SW_SHIFT;\r\n            break;\r\n        case RCM_SMDM_AP:                      /* MDM-AP system reset */\r\n            regValue = (regValue & RCM_SSRS_SMDM_AP_MASK) >> RCM_SSRS_SMDM_AP_SHIFT;\r\n            break;\r\n        case RCM_STOP_MODE_ACK_ERR:            /* stop mode ack error reset */\r\n            regValue = (regValue & RCM_SRS_SACKERR_MASK) >> RCM_SRS_SACKERR_SHIFT;\r\n            break;\r\n        default:\r\n            /* invalid command */\r\n            regValue = 0U;\r\n            break;\r\n    }\r\n\r\n    retValue = (regValue == 0UL) ? false : true;\r\n\r\n    return retValue;\r\n}\r\n\r\n/*@}*/\r\n\r\n#if defined(__cplusplus)\r\n}\r\n#endif /* __cplusplus*/\r\n\r\n/*! @}*/\r\n\r\n#endif /* POWER_RCM_HW_ACCESS_H */\r\n/*******************************************************************************\r\n * EOF\r\n ******************************************************************************/\r\n"},{"name":"power_smc_hw_access.h","type":"header","group":"other","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw\\src\\power\\S32K1xx","tag":"","groupDisplay":"Other files","code":"/*\r\n * Copyright (c) 2013-2016, Freescale Semiconductor, Inc.\r\n * Copyright 2016-2020 NXP\r\n * All rights reserved.\r\n *\r\n * NXP Confidential. This software is owned or controlled by NXP and may only be\r\n * used strictly in accordance with the applicable license terms. By expressly\r\n * accepting such terms or by downloading, installing, activating and/or otherwise\r\n * using the software, you are agreeing that you have read, and that you agree to\r\n * comply with and are bound by, such license terms. If you do not agree to be\r\n * bound by the applicable license terms, then you may not retain, install,\r\n * activate or otherwise use the software. The production use license in\r\n * Section 2.3 is expressly granted for this software.\r\n */\r\n\r\n#ifndef POWER_SMC_HW_ACCESS_H\r\n#define POWER_SMC_HW_ACCESS_H\r\n\r\n#include \"status.h\"\r\n#include \"device_registers.h\"\r\n#include \"power_manager_S32K1xx.h\"\r\n\r\n/*!\r\n * @file power_smc_hw_access.h\r\n *\r\n * @page misra_violations MISRA-C:2012 violations\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Advisory Rule 2.3, Global typedef not referenced.\r\n * User configuration structure is defined in Hal and is referenced from Driver.\r\n */\r\n\r\n/*!\r\n * power_smc_hw_access\r\n * @{\r\n */\r\n\r\n/*******************************************************************************\r\n * API\r\n ******************************************************************************/\r\n\r\n#if defined(__cplusplus)\r\nextern \"C\" {\r\n#endif /* __cplusplus*/\r\n\r\n/*! @name System mode controller APIs*/\r\n/*@{*/\r\n\r\n/*!\r\n * @brief Configures the power mode.\r\n *\r\n * This function configures the power mode control for both run, stop, and\r\n * stop sub mode if needed. Also it configures the power options for a specific\r\n * power mode. An application should follow the proper procedure to configure and\r\n * switch power modes between  different run and stop modes. For proper procedures\r\n * and supported power modes, see an appropriate chip reference\r\n * manual. See the smc_power_mode_config_t for required\r\n * parameters to configure the power mode and the supported options. Other options\r\n * may need to be individually configured through the HAL driver. See the HAL driver\r\n * header file for details.\r\n *\r\n * @param baseAddr  Base address for current SMC instance.\r\n * @param powerModeConfig Power mode configuration structure smc_power_mode_config_t\r\n * @return errorCode SMC error code\r\n */\r\nstatus_t SMC_SetPowerMode(SMC_Type * const baseAddr,\r\n                          const smc_power_mode_config_t * const powerModeConfig);\r\n\r\n/*!\r\n * @brief Configures all power mode protection settings.\r\n *\r\n * This function configures the power mode protection settings for\r\n * supported power modes in the specified chip family. The available power modes\r\n * are defined in the smc_power_mode_protection_config_t. An application should provide\r\n * the protect settings for all supported power modes on the chip. This\r\n * should be done at an early system level initialization stage. See the reference manual\r\n * for details. This register can only write once after the power reset. If the user has\r\n * only a single option to set,\r\n * either use this function or use the individual set function.\r\n *\r\n *\r\n * @param[in] baseAddr  Base address for current SMC instance.\r\n * @param[in] protectConfig Configurations for the supported power mode protect settings\r\n *                      - See smc_power_mode_protection_config_t for details.\r\n */\r\nvoid SMC_SetProtectionMode(SMC_Type * const baseAddr,\r\n                           const smc_power_mode_protection_config_t * const protectConfig);\r\n\r\n/*!\r\n * @brief Configures the the RUN mode control setting.\r\n *\r\n * This function sets the run mode settings, for example, normal run mode,\r\n * very lower power run mode, etc. See the smc_run_mode_t for supported run\r\n * mode on the chip family and the reference manual for details about the\r\n * run mode.\r\n *\r\n * @param[in] baseAddr  Base address for current SMC instance.\r\n * @param[in] runMode   Run mode setting defined in smc_run_mode_t\r\n */\r\nstatic inline void SMC_SetRunModeControl(SMC_Type * const baseAddr,\r\n                                         const smc_run_mode_t runMode)\r\n{\r\n    uint32_t regValue = baseAddr->PMCTRL;\r\n    regValue &= ~(SMC_PMCTRL_RUNM_MASK);\r\n    regValue |= SMC_PMCTRL_RUNM(runMode);\r\n    baseAddr->PMCTRL = regValue;\r\n}\r\n\r\n\r\n/*!\r\n * @brief Enable the BIASEN bit.\r\n *\r\n* This bit enables source and well biasing for the core logic in low power mode\r\n *\r\n * @param[in] baseAddr  Base address for current PMC instance.\r\n */\r\nstatic inline void PMC_EnableBiasen(PMC_Type * const baseAddr )\r\n{\r\n    uint8_t regValue = baseAddr->REGSC;\r\n    regValue &= ~(PMC_REGSC_BIASEN_MASK);\r\n\r\n    regValue |= ((uint8_t)(PMC_REGSC_BIASEN(1U)));\r\n    baseAddr->REGSC = regValue;\r\n}\r\n\r\n/*!\r\n * @brief Disable the BIASEN bit.\r\n *\r\n * Biasing disabled, core logic can run in full performance\r\n *\r\n * @param[in] baseAddr  Base address for current PMC instance.\r\n */\r\nstatic inline void PMC_DisableBiasen(PMC_Type * const baseAddr )\r\n{\r\n    uint8_t regValue = baseAddr->REGSC;\r\n    regValue &= ~(PMC_REGSC_BIASEN_MASK);\r\n    baseAddr->REGSC = regValue;\r\n}\r\n\r\n/*!\r\n * @brief  Get core clock divide ratio value.\r\n *\r\n * @param[in] baseAddr  Base address for current SCG instance.\r\n */\r\nstatic inline uint32_t SCG_Get_VCCR_DIVCORE(const SCG_Type * const baseAddr )\r\n{\r\n    uint32_t regValue = baseAddr->VCCR;\r\n    regValue = (regValue & SCG_VCCR_DIVCORE_MASK) >> SCG_VCCR_DIVCORE_SHIFT;\r\n    return regValue;\r\n\r\n}\r\n\r\n/*!\r\n * @brief  Get bus clock divide ratio value.\r\n *\r\n * @param[in] baseAddr  Base address for current SCG instance.\r\n */\r\nstatic inline uint32_t SCG_Get_VCCR_DIVBUS(const SCG_Type * const baseAddr )\r\n{\r\n    uint32_t regValue = baseAddr->VCCR;\r\n    regValue = (regValue & SCG_VCCR_DIVBUS_MASK) >> SCG_VCCR_DIVBUS_SHIFT;\r\n    return regValue;\r\n\r\n}\r\n\r\n/*!\r\n * @brief Get slow clock divide ratio value.\r\n *\r\n * @param[in] baseAddr  Base address for current SCG instance.\r\n */\r\nstatic inline uint32_t SCG_Get_VCCR_DIVSLOW(const SCG_Type * const baseAddr )\r\n{\r\n    uint32_t regValue = baseAddr->VCCR;\r\n    regValue = (regValue & SCG_VCCR_DIVSLOW_MASK) >> SCG_VCCR_DIVSLOW_SHIFT;\r\n    return regValue;\r\n\r\n}\r\n\r\n\r\n/*!\r\n * @brief Configures  the STOP mode control setting.\r\n *\r\n * This function sets the stop mode settings, for example, normal stop mode,\r\n * very lower power stop mode, etc. See the smc_stop_mode_t for supported stop\r\n * mode on the chip family and the reference manual for details about the\r\n * stop mode.\r\n *\r\n * @param[in] baseAddr  Base address for current SMC instance.\r\n * @param[in] stopMode  Stop mode defined in smc_stop_mode_t\r\n */\r\nstatic inline void SMC_SetStopModeControl(SMC_Type * const baseAddr,\r\n                                          const smc_stop_mode_t stopMode)\r\n{\r\n    uint32_t regValue = baseAddr->PMCTRL;\r\n    regValue &= ~(SMC_PMCTRL_STOPM_MASK);\r\n    regValue |= SMC_PMCTRL_STOPM(stopMode);\r\n    baseAddr->PMCTRL = regValue;\r\n}\r\n\r\n#if FEATURE_SMC_HAS_STOPO\r\n/*!\r\n * @brief Configures the STOPO (Stop Option).\r\n *\r\n * It controls the type of the stop operation when STOPM=STOP. When entering Stop mode\r\n * from RUN mode, the PMC, SCG and flash remain fully powered, allowing the device to\r\n * wakeup almost instantaneously at the expense of higher power consumption. In STOP2,\r\n * only system clocks are gated allowing peripherals running on bus clock to remain fully\r\n * functional. In STOP1, both system and bus clocks are gated.\r\n *\r\n * @param[in] baseAddr  Base address for current SMC instance.\r\n * @param[in] option STOPO option setting defined in smc_stop_option_t\r\n */\r\nstatic inline void SMC_SetStopOption(SMC_Type * const baseAddr,\r\n                                     const smc_stop_option_t option)\r\n{\r\n    uint32_t regValue = baseAddr->STOPCTRL;\r\n    regValue &= ~(SMC_STOPCTRL_STOPO_MASK);\r\n    regValue |= SMC_STOPCTRL_STOPO(option);\r\n    baseAddr->STOPCTRL = regValue;\r\n}\r\n\r\n#endif /* if FEATURE_SMC_HAS_STOPO */\r\n\r\n#if FEATURE_SMC_HAS_PSTOPO\r\n\r\n#error \"Unimplemented\"\r\n\r\n#endif\r\n\r\n/*!\r\n * @brief Gets the current power mode stat.\r\n *\r\n * This function returns the current power mode stat. Once application\r\n * switches the power mode, it should always check the stat to check whether it\r\n * runs into the specified mode or not. An application should check\r\n * this mode before switching to a different mode. The system requires that\r\n * only certain modes can switch to other specific modes. See the\r\n * reference manual for details and the power_mode_stat for information about\r\n * the power stat.\r\n *\r\n * @param[in] baseAddr  Base address for current SMC instance.\r\n * @return stat  Current power mode stat\r\n */\r\nstatic inline power_mode_stat_t SMC_GetPowerModeStatus(const SMC_Type * const baseAddr)\r\n{\r\n    power_mode_stat_t retValue;\r\n    uint32_t regValue = baseAddr->PMSTAT;\r\n    regValue = (regValue & SMC_PMSTAT_PMSTAT_MASK) >> SMC_PMSTAT_PMSTAT_SHIFT;\r\n\r\n    switch (regValue)\r\n    {\r\n        case 1UL:\r\n            retValue = STAT_RUN;\r\n            break;\r\n        case 2UL:\r\n            retValue = STAT_STOP;\r\n            break;\r\n        case 4UL:\r\n            retValue = STAT_VLPR;\r\n            break;\r\n#if FEATURE_SMC_HAS_WAIT_VLPW\r\n        case 8UL:\r\n            retValue = STAT_VLPW;\r\n            break;\r\n#endif\r\n        case 16UL:\r\n            retValue = STAT_VLPS;\r\n            break;\r\n#if FEATURE_SMC_HAS_HIGH_SPEED_RUN_MODE\r\n        case 128UL:\r\n            retValue = STAT_HSRUN;\r\n            break;\r\n#endif\r\n        case 255UL:\r\n        default:\r\n            retValue = STAT_INVALID;\r\n            break;\r\n    }\r\n\r\n    return retValue;\r\n}\r\n\r\n/*@}*/\r\n\r\n#if defined(__cplusplus)\r\n}\r\n#endif /* __cplusplus*/\r\n\r\n/*! @}*/\r\n\r\n#endif /* POWER_SMC_HW_ACCESS_H */\r\n/*******************************************************************************\r\n * EOF\r\n ******************************************************************************/\r\n"},{"name":"s32k_clock_init.h","type":"header","group":"other","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw","tag":"","groupDisplay":"Other files","code":"#ifndef _S32K_CLOCK_INIT_H\r\n#define _S32K_CLOCK_INIT_H\r\n#include <stdint.h>\r\n#define XTAL_FREQ                      8000000UL\r\n#define CORE_CLK_FREQ                  80000000UL\r\n\r\nvoid Clock_Setup(void);\r\nvoid UpdateSystickConfig(uint32_t ticks);\r\nvoid lpit0_clock_init(void);\r\n\r\n#endif\r\n"},{"name":"scg_hw_access.h","type":"header","group":"other","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw\\src\\clock\\S32K1xx","tag":"","groupDisplay":"Other files","code":"/*\r\n * Copyright (c) 2013 - 2014, Freescale Semiconductor, Inc.\r\n * Copyright 2016-2020 NXP\r\n * All rights reserved.\r\n *\r\n * NXP Confidential. This software is owned or controlled by NXP and may only be\r\n * used strictly in accordance with the applicable license terms. By expressly\r\n * accepting such terms or by downloading, installing, activating and/or otherwise\r\n * using the software, you are agreeing that you have read, and that you agree to\r\n * comply with and are bound by, such license terms. If you do not agree to be\r\n * bound by the applicable license terms, then you may not retain, install,\r\n * activate or otherwise use the software. The production use license in\r\n * Section 2.3 is expressly granted for this software.\r\n */\r\n\r\n#ifndef SCG_HW_ACCESS_H\r\n#define SCG_HW_ACCESS_H\r\n\r\n#include \"device_registers.h\"\r\n#include <stdbool.h>\r\n#include <stddef.h>\r\n\r\n/*!\r\n * @file scg_hw_access.h\r\n *\r\n * @page misra_violations MISRA-C:2012 violations\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Advisory Rule 2.5, Global macro not referenced.\r\n * This is required to implement enumeration entries as macro.\r\n * Enumeration entries (macros) are referenced from application code.\r\n */\r\n\r\n/*!\r\n * @ingroup scg_hw_access\r\n * @defgroup scg_hw_access\r\n * @{\r\n */\r\n\r\n\r\n\r\n\r\n#if defined(__cplusplus)\r\nextern \"C\" {\r\n#endif /* __cplusplus*/\r\n\r\n\r\n/*!\r\n * @brief Get SCG ClockOut source select\r\n *\r\n * This function gets the SCG clockOut source\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @return ClockOut source.\r\n */\r\nstatic inline uint32_t SCG_GetClockoutSourceSel(const SCG_Type * base)\r\n{\r\n    return (base->CLKOUTCNFG & SCG_CLKOUTCNFG_CLKOUTSEL_MASK) >> SCG_CLKOUTCNFG_CLKOUTSEL_SHIFT;\r\n}\r\n\r\n\r\n/*!\r\n * @brief Gets SCG current system clock source\r\n *\r\n * This function gets the current system clock source.\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @return Current system clock source.\r\n */\r\nstatic inline uint32_t SCG_GetCurrentSystemClockSource(const SCG_Type * base)\r\n{\r\n    return ((base->CSR & SCG_CSR_SCS_MASK) >> SCG_CSR_SCS_SHIFT);\r\n}\r\n\r\n/*!\r\n * @brief Gets SCG Current Core Clock Divide Ratio\r\n *\r\n * This function gets the Current Core Clock Divide Ratio.\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @return Current Core Clock Divide Ratio.\r\n */\r\nstatic inline uint32_t SCG_GetCurrentCoreClockDividerRatio(const SCG_Type * base)\r\n{\r\n    return ((base->CSR & SCG_CSR_DIVCORE_MASK) >> SCG_CSR_DIVCORE_SHIFT);\r\n}\r\n\r\n/*!\r\n * @brief Gets SCG Current Bus Clock Divide Ratio\r\n *\r\n * This function gets the Current Bus Clock Divide Ratio.\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @return Current Bus Clock Divide Ratio.\r\n */\r\nstatic inline uint32_t SCG_GetCurrentBusClockDividerRatio(const SCG_Type * base)\r\n{\r\n    return ((base->CSR & SCG_CSR_DIVBUS_MASK) >> SCG_CSR_DIVBUS_SHIFT);\r\n}\r\n\r\n/*!\r\n * @brief Gets SCG Current Slow Clock Divide Ratio\r\n *\r\n * This function gets the Current Slow Clock Divide Ratio.\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @return Current Slow Clock Divide Ratio.\r\n */\r\nstatic inline uint32_t SCG_GetCurrentSlowClockDividerRatio(const SCG_Type * base)\r\n{\r\n    return ((base->CSR & SCG_CSR_DIVSLOW_MASK) >> SCG_CSR_DIVSLOW_SHIFT);\r\n}\r\n\r\n/*!\r\n * @brief Sets SCG run system clock\r\n *\r\n * This function sets the RUN clock control (system clock source, bus, core and slow dividers).\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @param[in] base System clock configuration address.\r\n */\r\nstatic inline void SCG_SetRunClockControl(SCG_Type * base, uint32_t source, uint32_t coreDivider, uint32_t busDivider, uint32_t slowDivider)\r\n{\r\n    uint32_t value = (uint32_t)(((source      << SCG_RCCR_SCS_SHIFT)     & SCG_RCCR_SCS_MASK)     |\r\n                                ((coreDivider << SCG_RCCR_DIVCORE_SHIFT) & SCG_RCCR_DIVCORE_MASK) |\r\n                                ((busDivider  << SCG_RCCR_DIVBUS_SHIFT)  & SCG_RCCR_DIVBUS_MASK)  |\r\n                                ((slowDivider << SCG_RCCR_DIVSLOW_SHIFT) & SCG_RCCR_DIVSLOW_MASK) );\r\n    base->RCCR = value;\r\n}\r\n\r\n/*!\r\n * @brief Sets SCG vlpr system clock\r\n *\r\n * This function sets the VLPR clock control (system clock source, bus, core and slow dividers).\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @param[in] base System clock configuration address.\r\n */\r\nstatic inline void SCG_SetVlprClockControl(SCG_Type * base, uint32_t source, uint32_t coreDivider, uint32_t busDivider, uint32_t slowDivider)\r\n{\r\n    uint32_t value = (uint32_t)(((source      << SCG_VCCR_SCS_SHIFT)     & SCG_VCCR_SCS_MASK)     |\r\n                                ((coreDivider << SCG_VCCR_DIVCORE_SHIFT) & SCG_VCCR_DIVCORE_MASK) |\r\n                                ((busDivider  << SCG_VCCR_DIVBUS_SHIFT)  & SCG_VCCR_DIVBUS_MASK)  |\r\n                                ((slowDivider << SCG_VCCR_DIVSLOW_SHIFT) & SCG_VCCR_DIVSLOW_MASK) );\r\n\r\n    base->VCCR = value;\r\n}\r\n\r\n#if FEATURE_HAS_HIGH_SPEED_RUN_MODE\r\n/*!\r\n * @brief Sets SCG hsrun system clock\r\n *\r\n * This function sets the HSRUN clock control (system clock source, bus, core and slow dividers).\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @param[in] base System clock configuration address.\r\n */\r\nstatic inline void SCG_SetHsrunClockControl(SCG_Type * base, uint32_t source, uint32_t coreDivider, uint32_t busDivider, uint32_t slowDivider)\r\n{\r\n    uint32_t value = (uint32_t)(((source      << SCG_HCCR_SCS_SHIFT)     & SCG_HCCR_SCS_MASK)     |\r\n                                ((coreDivider << SCG_HCCR_DIVCORE_SHIFT) & SCG_HCCR_DIVCORE_MASK) |\r\n                                ((busDivider  << SCG_HCCR_DIVBUS_SHIFT)  & SCG_HCCR_DIVBUS_MASK)  |\r\n                                ((slowDivider << SCG_HCCR_DIVSLOW_SHIFT) & SCG_HCCR_DIVSLOW_MASK) );\r\n\r\n    base->HCCR = value;\r\n}\r\n#endif\r\n\r\n/*!\r\n * @brief Gets the first asynchronous divider for FIRC.\r\n *\r\n * This function gets the first asynchronous divider for FIRC.\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @return FIRC first asynchronous divider\r\n */\r\nstatic inline uint32_t SCG_GetFircFirstAsyncDivider(const SCG_Type * base)\r\n{\r\n    return (base->FIRCDIV & SCG_FIRCDIV_FIRCDIV1_MASK) >> SCG_FIRCDIV_FIRCDIV1_SHIFT;\r\n}\r\n\r\n/*!\r\n * @brief Gets the second asynchronous divider for FIRC.\r\n *\r\n * This function gets the second asynchronous divider for FIRC.\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @return FIRC second asynchronous divider\r\n */\r\nstatic inline uint32_t SCG_GetFircSecondAsyncDivider(const SCG_Type * base)\r\n{\r\n    return (base->FIRCDIV & SCG_FIRCDIV_FIRCDIV2_MASK) >> SCG_FIRCDIV_FIRCDIV2_SHIFT;\r\n}\r\n\r\n\r\n/*!\r\n * @brief Sets SCG asynchronous dividers for FIRC.\r\n *\r\n * This function sets SCG asynchronous dividers for FIRC.\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @param[in] base Asynchronous first divider\r\n * @param[in] base Asynchronous second divider\r\n */\r\nstatic inline void SCG_SetFircAsyncConfig(SCG_Type * base, uint32_t div1, uint32_t div2)\r\n{\r\n    uint32_t value = (uint32_t)(((div1 << SCG_FIRCDIV_FIRCDIV1_SHIFT) & SCG_FIRCDIV_FIRCDIV1_MASK)     |\r\n                                ((div2 << SCG_FIRCDIV_FIRCDIV2_SHIFT) & SCG_FIRCDIV_FIRCDIV2_MASK) );\r\n    base->FIRCDIV = value;\r\n}\r\n\r\n\r\n/*!\r\n * @brief Gets the first asynchronous divider for SIRC.\r\n *\r\n * This function gets the first asynchronous divider for SIRC.\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @return SIRC first asynchronous divider\r\n */\r\nstatic inline uint32_t SCG_GetSircFirstAsyncDivider(const SCG_Type * base)\r\n{\r\n    return (base->SIRCDIV & SCG_SIRCDIV_SIRCDIV1_MASK) >> SCG_SIRCDIV_SIRCDIV1_SHIFT;\r\n}\r\n\r\n/*!\r\n * @brief Gets the second asynchronous divider for SIRC.\r\n *\r\n * This function gets the second asynchronous divider for SIRC.\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @return SIRC second asynchronous divider\r\n */\r\nstatic inline uint32_t SCG_GetSircSecondAsyncDivider(const SCG_Type * base)\r\n{\r\n    return (base->SIRCDIV & SCG_SIRCDIV_SIRCDIV2_MASK) >> SCG_SIRCDIV_SIRCDIV2_SHIFT;\r\n}\r\n\r\n\r\n/*!\r\n * @brief Sets SCG asynchronous dividers for SIRC.\r\n *\r\n * This function sets SCG asynchronous dividers for SIRC.\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @param[in] base Asynchronous first divider\r\n * @param[in] base Asynchronous second divider\r\n */\r\nstatic inline void SCG_SetSircAsyncConfig(SCG_Type * base, uint32_t div1, uint32_t div2)\r\n{\r\n    uint32_t value = (uint32_t)(((div1 << SCG_SIRCDIV_SIRCDIV1_SHIFT) & SCG_SIRCDIV_SIRCDIV1_MASK)     |\r\n                                ((div2 << SCG_SIRCDIV_SIRCDIV2_SHIFT) & SCG_SIRCDIV_SIRCDIV2_MASK) );\r\n    base->SIRCDIV = value;\r\n}\r\n\r\n\r\n\r\n/*!\r\n * @brief Gets the first asynchronous divider for SOSC.\r\n *\r\n * This function gets the first asynchronous divider for SOSC.\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @return SOSC first asynchronous divider\r\n */\r\nstatic inline uint32_t SCG_GetSoscFirstAsyncDivider(const SCG_Type * base)\r\n{\r\n    return (base->SOSCDIV & SCG_SOSCDIV_SOSCDIV1_MASK) >> SCG_SOSCDIV_SOSCDIV1_SHIFT;\r\n}\r\n\r\n/*!\r\n * @brief Gets the second asynchronous divider for SOSC.\r\n *\r\n * This function gets the second asynchronous divider for SOSC.\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @return SOSC second asynchronous divider\r\n */\r\nstatic inline uint32_t SCG_GetSoscSecondAsyncDivider(const SCG_Type * base)\r\n{\r\n    return (base->SOSCDIV & SCG_SOSCDIV_SOSCDIV2_MASK) >> SCG_SOSCDIV_SOSCDIV2_SHIFT;\r\n}\r\n\r\n\r\n/*!\r\n * @brief Sets SCG asynchronous dividers for SOSC.\r\n *\r\n * This function sets SCG asynchronous dividers for SOSC.\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @param[in] base Asynchronous first divider\r\n * @param[in] base Asynchronous second divider\r\n */\r\nstatic inline void SCG_SetSoscAsyncConfig(SCG_Type * base, uint32_t div1, uint32_t div2)\r\n{\r\n    uint32_t value = (uint32_t)(((div1 << SCG_SOSCDIV_SOSCDIV1_SHIFT) & SCG_SOSCDIV_SOSCDIV1_MASK)     |\r\n                                ((div2 << SCG_SOSCDIV_SOSCDIV2_SHIFT) & SCG_SOSCDIV_SOSCDIV2_MASK) );\r\n    base->SOSCDIV = value;\r\n}\r\n\r\n#if FEATURE_HAS_SPLL_CLK\r\n#ifdef SCG_SPLLCFG_SOURCE_MASK\r\n/*!\r\n * @brief Gets the source clock for SPLL.\r\n *\r\n * This function gets the source clock for SPLL.\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @return SPLL source\r\n */\r\nstatic inline uint32_t SCG_GetSourcSpll(const SCG_Type * base)\r\n{\r\n    return (base->SPLLCFG & SCG_SPLLCFG_SOURCE_MASK) >> SCG_SPLLCFG_SOURCE_SHIFT;\r\n}\r\n/*!\r\n * @brief Sets SCG source clock for SPLL.\r\n *\r\n * This function sets source clock for SPLL.\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @param[in] source for spll\r\n */\r\nstatic inline void SCG_SetSourceSpll(SCG_Type * base, uint32_t source)\r\n{\r\n    uint32_t value = base->SPLLCFG;\r\n\r\n    value &= ~SCG_SPLLCFG_SOURCE_MASK;\r\n    value |= SCG_SPLLCFG_SOURCE(source);\r\n    base->SPLLCFG = value;\r\n}\r\n#endif\r\n/*!\r\n * @brief Gets the first asynchronous divider for SPLL.\r\n *\r\n * This function gets the first asynchronous divider for SPLL.\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @return SPLL first asynchronous divider\r\n */\r\nstatic inline uint32_t SCG_GetSpllFirstAsyncDivider(const SCG_Type * base)\r\n{\r\n    return (base->SPLLDIV & SCG_SPLLDIV_SPLLDIV1_MASK) >> SCG_SPLLDIV_SPLLDIV1_SHIFT;\r\n}\r\n\r\n/*!\r\n * @brief Gets the second asynchronous divider for SPLL.\r\n *\r\n * This function gets the second asynchronous divider for SPLL.\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @return SPLL second asynchronous divider\r\n */\r\nstatic inline uint32_t SCG_GetSpllSecondAsyncDivider(const SCG_Type * base)\r\n{\r\n    return (base->SPLLDIV & SCG_SPLLDIV_SPLLDIV2_MASK) >> SCG_SPLLDIV_SPLLDIV2_SHIFT;\r\n}\r\n\r\n\r\n/*!\r\n * @brief Sets SCG asynchronous dividers for SPLL.\r\n *\r\n * This function sets SCG asynchronous dividers for SPLL.\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @param[in] base Asynchronous first divider\r\n * @param[in] base Asynchronous second divider\r\n */\r\nstatic inline void SCG_SetSpllAsyncConfig(SCG_Type * base, uint32_t div1, uint32_t div2)\r\n{\r\n    uint32_t value = (uint32_t)(((div1 << SCG_SPLLDIV_SPLLDIV1_SHIFT) & SCG_SPLLDIV_SPLLDIV1_MASK)     |\r\n                                ((div2 << SCG_SPLLDIV_SPLLDIV2_SHIFT) & SCG_SPLLDIV_SPLLDIV2_MASK) );\r\n    base->SPLLDIV = value;\r\n}\r\n#endif\r\n\r\n/*!\r\n * @brief Set SCG ClockOut source select\r\n *\r\n * This function sets the SCG ClockOut source\r\n *\r\n * @param[in] base Register base address for the SCG instance.\r\n * @param[in] source used for ClockOut\r\n */\r\nstatic inline void SCG_SetClockoutSourceSel(SCG_Type * base, uint32_t source)\r\n{\r\n    uint32_t regValue;\r\n\r\n    regValue = base->CLKOUTCNFG;\r\n    regValue &= ~(SCG_CLKOUTCNFG_CLKOUTSEL_MASK);\r\n    regValue |= SCG_CLKOUTCNFG_CLKOUTSEL(source);\r\n    base->CLKOUTCNFG = regValue;\r\n}\r\n\r\n/*!\r\n * @brief Gets sirc system clock mode status\r\n *\r\n * This function checks whether SIRC is used as system clock source.\r\n *\r\n * @param[in] base        scg base pointer\r\n *\r\n * @return  sirc system clock mode status\r\n *        - false : SIRC is not the system clock source\r\n *        - true : SIRC is the system clock source\r\n */\r\nstatic inline bool SCG_GetSircSystemClockMode(const SCG_Type* const base)\r\n{\r\n    uint32_t regValue = (uint32_t)base->SIRCCSR;\r\n    regValue = (regValue & SCG_SIRCCSR_SIRCSEL_MASK) >> SCG_SIRCCSR_SIRCSEL_SHIFT;\r\n    return (regValue == 0U) ? false : true;\r\n}\r\n\r\n/*!\r\n * @brief Gets sirc clock status\r\n * This function checks whether SIRC is enabled and output clock is valid.\r\n *\r\n * @param[in] base        scg base pointer\r\n *\r\n * @return  sirc  clock status\r\n *        - false : SIRC is not enabled or clock is not valid\r\n *        - true  : SIRC is enabled and clock is valid\r\n */\r\nstatic inline bool SCG_GetSircStatus(const SCG_Type* const base)\r\n{\r\n    return (((base->SIRCCSR & SCG_SIRCCSR_SIRCVLD_MASK) >> SCG_SIRCCSR_SIRCVLD_SHIFT) != 0U) ? true : false;\r\n}\r\n\r\n/*!\r\n * @brief Gets sirc clock range\r\n *\r\n * @param[in] base        scg base pointer\r\n *\r\n * @return  sirc  range value\r\n */\r\nstatic inline uint32_t SCG_GetSircRange(const SCG_Type* const base)\r\n{\r\n    return ((base->SIRCCFG & SCG_SIRCCFG_RANGE_MASK) >> SCG_SIRCCFG_RANGE_SHIFT);\r\n}\r\n\r\n/*!\r\n * @brief Clears SIRC lock register\r\n *\r\n * @param[in] base        scg base pointer\r\n */\r\nstatic inline void SCG_ClearSircLock(SCG_Type*  base)\r\n{\r\n    /* Clear LK bit field */\r\n    base->SIRCCSR &= (uint32_t)(~(SCG_SIRCCSR_LK_MASK));\r\n}\r\n\r\n\r\n/*!\r\n * @brief Clears SIRC control register\r\n *\r\n * @param[in] base        scg base pointer\r\n */\r\nstatic inline void SCG_ClearSircControl(SCG_Type* base)\r\n{\r\n    /* Clear configuration. */\r\n    base->SIRCCSR = 0U;\r\n}\r\n\r\n\r\n/*!\r\n * @brief Sets SIRC configuration register\r\n *\r\n * @param[in] base        scg base pointer\r\n * @param[in] range       sirc range value\r\n */\r\nstatic inline void SCG_SetSircConfiguration(SCG_Type* base, uint8_t range)\r\n{\r\n    /* Set PLL configuration: frequency range */\r\n    base->SIRCCFG = SCG_SIRCCFG_RANGE(range);\r\n}\r\n\r\n/*!\r\n * @brief Sets SIRC control register\r\n *\r\n * @param[in] base                scg base pointer\r\n * @param[in] enableInStop        enable in stop modes\r\n * @param[in] enableInLowPower    enable in very low power modes\r\n * @param[in] lockMode            control register can be written or not\r\n */\r\nstatic inline void SCG_SetSircControl(SCG_Type* base, bool enableInStop, bool enableInLowPower, bool lockMode)\r\n{\r\n    uint32_t value = SCG_SIRCCSR_SIRCEN(1U)                                  |\r\n                     SCG_SIRCCSR_SIRCSTEN(((enableInStop)     ? 1UL : 0UL )) |\r\n                     SCG_SIRCCSR_SIRCLPEN(((enableInLowPower) ? 1UL : 0UL )) |\r\n                     SCG_SIRCCSR_LK((lockMode) ? 1UL : 0UL);\r\n\r\n    base->SIRCCSR = value;\r\n}\r\n\r\n\r\n/*!\r\n * @brief Gets firc system clock mode status\r\n *\r\n * This function checks whether FIRC is used as system clock source.\r\n *\r\n * @param[in] base        scg base pointer\r\n *\r\n * @return  firc system clock mode status\r\n *        - false : FIRC is not the system clock source\r\n *        - true : FIRC is the system clock source\r\n */\r\nstatic inline bool SCG_GetFircSystemClockMode(const SCG_Type* const base)\r\n{\r\n    uint32_t regValue = (uint32_t)base->FIRCCSR;\r\n    regValue = (regValue & SCG_FIRCCSR_FIRCSEL_MASK) >> SCG_FIRCCSR_FIRCSEL_SHIFT;\r\n    return (regValue == 0U) ? false : true;\r\n}\r\n\r\n/*!\r\n * @brief Gets firc clock status\r\n * This function checks whether FIRC is enabled and output clock is valid.\r\n *\r\n * @param[in] base        scg base pointer\r\n *\r\n * @return  firc  clock status\r\n *        - false : FIRC is not enabled or clock is not valid\r\n *        - true  : FIRC is enabled and clock is valid\r\n */\r\nstatic inline bool SCG_GetFircStatus(const SCG_Type* const base)\r\n{\r\n    return (((base->FIRCCSR & SCG_FIRCCSR_FIRCVLD_MASK) >> SCG_FIRCCSR_FIRCVLD_SHIFT) != 0U) ? true : false;\r\n}\r\n\r\n/*!\r\n * @brief Gets firc clock range\r\n *\r\n * @param[in] base        scg base pointer\r\n *\r\n * @return  firc  frequency range value\r\n */\r\nstatic inline uint32_t SCG_GetFircRange(const SCG_Type* const base)\r\n{\r\n    return ((base->FIRCCFG & SCG_FIRCCFG_RANGE_MASK) >> SCG_FIRCCFG_RANGE_SHIFT);\r\n}\r\n\r\n/*!\r\n * @brief Clears FIRC lock register\r\n *\r\n * This function clears FIRC lock.\r\n *\r\n * @param[in] base        scg base pointer\r\n *\r\n */\r\nstatic inline void SCG_ClearFircLock(SCG_Type*  base)\r\n{\r\n    /* Clear LK bit field */\r\n    base->FIRCCSR &= (uint32_t)(~(SCG_FIRCCSR_LK_MASK));\r\n}\r\n\r\n\r\n/*!\r\n * @brief Clears FIRC control register\r\n *\r\n * @param[in] base        scg base pointer\r\n *\r\n */\r\nstatic inline void SCG_ClearFircControl(SCG_Type* base)\r\n{\r\n    /* Disable monitor, disable clock and clear error. */\r\n    base->FIRCCSR = SCG_FIRCCSR_FIRCERR_MASK;\r\n}\r\n\r\n\r\n/*!\r\n * @brief Sets FIRC configuration register\r\n *\r\n * @param[in] base        scg base pointer\r\n * @param[in] range       firc range value\r\n */\r\nstatic inline void SCG_SetFircConfiguration(SCG_Type* base, uint8_t range)\r\n{\r\n    /* Set PLL configuration: frequency range */\r\n    base->FIRCCFG = SCG_FIRCCFG_RANGE(range);\r\n}\r\n\r\n/*!\r\n * @brief Sets FIRC control register\r\n *\r\n * @param[in] base        scg base pointer\r\n * @param[in] monitorMode clock monitor enablement\r\n * @param[in] lockMode    control register can be written or not\r\n */\r\nstatic inline void SCG_SetFircControl(SCG_Type* base, bool regulator, bool lockMode)\r\n{\r\n    uint32_t value = SCG_FIRCCSR_FIRCEN(1U)                             |\r\n                     SCG_FIRCCSR_FIRCREGOFF((regulator) ? 0UL : 1UL)    |\r\n                     SCG_FIRCCSR_LK((lockMode) ? 1UL : 0UL);\r\n\r\n    base->FIRCCSR = value;\r\n}\r\n\r\n\r\n/*!\r\n * @brief Gets sosc system clock mode status\r\n *\r\n * This function checks whether SOSC is used as system clock source.\r\n *\r\n * @param[in] base        scg base pointer\r\n *\r\n * @return  sosc system clock mode status\r\n *        - false : SOSC is not the system clock source\r\n *        - true : SOSC is the system clock source\r\n */\r\nstatic inline bool SCG_GetSoscSystemClockMode(const SCG_Type* const base)\r\n{\r\n    uint32_t regValue = (uint32_t)base->SOSCCSR;\r\n    regValue = (regValue & SCG_SOSCCSR_SOSCSEL_MASK) >> SCG_SOSCCSR_SOSCSEL_SHIFT;\r\n    return (regValue == 0U) ? false : true;\r\n}\r\n\r\n/*!\r\n * @brief Gets sosc clock status\r\n * This function checks whether SOSC is enabled and output clock is valid.\r\n *\r\n * @param[in] base        scg base pointer\r\n *\r\n * @return  sosc  clock status\r\n *        - false : SOSC is not enabled or clock is not valid\r\n *        - true  : SOSC is enabled and clock is valid\r\n */\r\nstatic inline bool SCG_GetSoscStatus(const SCG_Type* const base)\r\n{\r\n    return (((base->SOSCCSR & SCG_SOSCCSR_SOSCVLD_MASK) >> SCG_SOSCCSR_SOSCVLD_SHIFT) != 0U) ? true : false;\r\n}\r\n\r\n/*!\r\n * @brief Clears SOSC lock register\r\n *\r\n * @param[in] base        scg base pointer\r\n */\r\nstatic inline void SCG_ClearSoscLock(SCG_Type*  base)\r\n{\r\n    /* Clear LK bit field */\r\n    base->SOSCCSR &= (uint32_t)(~(SCG_SOSCCSR_LK_MASK));\r\n}\r\n\r\n\r\n/*!\r\n * @brief Clears SOSC control register\r\n *\r\n * @param[in] base        scg base pointer\r\n */\r\nstatic inline void SCG_ClearSoscControl(SCG_Type* base)\r\n{\r\n    /* Disable monitor, disable clock and clear error. */\r\n    base->SOSCCSR = SCG_SOSCCSR_SOSCERR_MASK;\r\n}\r\n\r\n/*!\r\n * @brief Sets SOSC configuration register\r\n *\r\n * @param[in] base        scg base pointer\r\n */\r\n\r\n\r\n/*!\r\n * @brief Sets SOSC configuration register\r\n *\r\n * @param[in] base        scg base pointer\r\n * @param[in] range       sosc range\r\n * @param[in] gain        sosc gain\r\n * @param[in] extRef      external reference\r\n */\r\nstatic inline void SCG_SetSoscConfiguration(SCG_Type* base, uint32_t range, uint32_t gain, uint32_t extRef)\r\n{\r\n    /* Set SOSC configuration. */\r\n    base->SOSCCFG = SCG_SOSCCFG_RANGE(range)        |\r\n                    SCG_SOSCCFG_HGO(gain)           |\r\n                    SCG_SOSCCFG_EREFS(extRef);\r\n}\r\n\r\n/*!\r\n * @brief Sets SOSC control register\r\n *\r\n * @param[in] base        scg base pointer\r\n * @param[in] monitorMode clock monitor enablement\r\n * @param[in] resetMode   clock monitor reset enablement\r\n * @param[in] lockMode    control register can be written or not\r\n */\r\nstatic inline void SCG_SetSoscControl(SCG_Type* base, bool monitorMode, bool resetMode, bool lockMode)\r\n{\r\n    uint32_t value = SCG_SOSCCSR_SOSCEN(1U)                        |\r\n                     SCG_SOSCCSR_SOSCCM((monitorMode) ? 1UL : 0UL) |\r\n                     SCG_SOSCCSR_SOSCCMRE((resetMode) ? 1UL : 0UL) |\r\n                     SCG_SOSCCSR_LK((lockMode) ? 1UL : 0UL);\r\n\r\n    base->SOSCCSR = value;\r\n}\r\n\r\n#if FEATURE_HAS_SPLL_CLK\r\n/*!\r\n * @brief Gets spll system clock mode status\r\n *\r\n * This function checks whether SPLL is used as system clock source.\r\n *\r\n * @param[in] base        scg base pointer\r\n *\r\n * @return  spll system clock mode status\r\n *        - false : SPLL is not the system clock source\r\n *        - true : SPLL is the system clock source\r\n */\r\nstatic inline bool SCG_GetSpllSystemClockMode(const SCG_Type* const base)\r\n{\r\n    uint32_t regValue = (uint32_t)base->SPLLCSR;\r\n    regValue = (regValue & SCG_SPLLCSR_SPLLSEL_MASK) >> SCG_SPLLCSR_SPLLSEL_SHIFT;\r\n    return (regValue == 0U) ? false : true;\r\n}\r\n\r\n/*!\r\n * @brief Gets spll clock status\r\n * This function checks whether SPLL is enabled and output clock is valid.\r\n *\r\n * @param[in] base        scg base pointer\r\n *\r\n * @return  spll  clock status\r\n *        - false : SPLL is not enabled or clock is not valid\r\n *        - true  : SPLL is enabled and clock is valid\r\n */\r\nstatic inline bool SCG_GetSpllStatus(const SCG_Type* const base)\r\n{\r\n    return (((base->SPLLCSR & SCG_SPLLCSR_SPLLVLD_MASK) >> SCG_SPLLCSR_SPLLVLD_SHIFT) != 0U) ? true : false;\r\n}\r\n\r\n/*!\r\n * @brief Gets spll predivider\r\n *\r\n * @param[in] base        scg base pointer\r\n *\r\n * @return  spll predivider value\r\n */\r\nstatic inline uint32_t SCG_GetSpllPredivider(const SCG_Type* const base)\r\n{\r\n    return ((base->SPLLCFG & SCG_SPLLCFG_PREDIV_MASK) >> SCG_SPLLCFG_PREDIV_SHIFT);\r\n}\r\n\r\n/*!\r\n * @brief Gets spll multiplier\r\n *\r\n * @param[in] base        scg base pointer\r\n *\r\n * @return  spll multiplier value\r\n */\r\nstatic inline uint32_t SCG_GetSpllMultiplier(const SCG_Type* const base)\r\n{\r\n    return ((base->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT);\r\n}\r\n\r\n/*!\r\n * @brief Clears SPLL lock register\r\n *\r\n * This function clears SPLL lock.\r\n *\r\n * @param[in] base        scg base pointer\r\n *\r\n */\r\nstatic inline void SCG_ClearSpllLock(SCG_Type*  base)\r\n{\r\n    /* Clear LK bit field */\r\n    base->SPLLCSR &= (uint32_t)(~(SCG_SPLLCSR_LK_MASK));\r\n}\r\n\r\n\r\n/*!\r\n * @brief Clears SPLL control register\r\n *\r\n * @param[in] base        scg base pointer\r\n *\r\n */\r\nstatic inline void SCG_ClearSpllControl(SCG_Type* base)\r\n{\r\n    /* Disable monitor, disable clock and clear error. */\r\n    base->SPLLCSR = SCG_SPLLCSR_SPLLERR_MASK;\r\n}\r\n\r\n/*!\r\n * @brief Sets SPLL configuration register\r\n *\r\n * @param[in] base        scg base pointer\r\n * @param[in] divider     spll predivider value\r\n * @param[in] multiplier  spll multiplier value\r\n */\r\nstatic inline void SCG_SetSpllConfiguration(SCG_Type* base, uint8_t divider, uint8_t multiplier)\r\n{\r\n    /* Set PLL configuration. */\r\n    base->SPLLCFG = SCG_SPLLCFG_PREDIV(divider)  |\r\n                    SCG_SPLLCFG_MULT(multiplier);\r\n}\r\n\r\n/*!\r\n * @brief Sets SPLL control register\r\n *\r\n * @param[in] base        scg base pointer\r\n * @param[in] monitorMode clock monitor enablement\r\n * @param[in] resetMode   clock monitor reset enablement\r\n * @param[in] lockMode    control register can be written or not\r\n */\r\nstatic inline void SCG_SetSpllControl(SCG_Type* base, bool monitorMode, bool resetMode, bool lockMode)\r\n{\r\n    uint32_t value = SCG_SPLLCSR_SPLLEN(1U)                        |\r\n                     SCG_SPLLCSR_SPLLCM((monitorMode) ? 1UL : 0UL) |\r\n                     SCG_SPLLCSR_SPLLCMRE((resetMode) ? 1UL : 0UL) |\r\n                     SCG_SPLLCSR_LK((lockMode) ? 1UL : 0UL);\r\n\r\n    base->SPLLCSR = value;\r\n}\r\n#endif\r\n\r\n\r\n#if defined(__cplusplus)\r\n}\r\n#endif /* __cplusplus*/\r\n\r\n\r\n/*! @}*/\r\n\r\n#endif /* SCG_HW_ACCESS_H */\r\n/*******************************************************************************\r\n * EOF\r\n ******************************************************************************/\r\n"},{"name":"sim_hw_access.h","type":"header","group":"other","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw\\src\\clock\\S32K1xx","tag":"","groupDisplay":"Other files","code":"/*\r\n * Copyright (c) 2013 - 2014, Freescale Semiconductor, Inc.\r\n * Copyright 2016-2020 NXP\r\n * All rights reserved.\r\n *\r\n * NXP Confidential. This software is owned or controlled by NXP and may only be\r\n * used strictly in accordance with the applicable license terms. By expressly\r\n * accepting such terms or by downloading, installing, activating and/or otherwise\r\n * using the software, you are agreeing that you have read, and that you agree to\r\n * comply with and are bound by, such license terms. If you do not agree to be\r\n * bound by the applicable license terms, then you may not retain, install,\r\n * activate or otherwise use the software. The production use license in\r\n * Section 2.3 is expressly granted for this software.\r\n */\r\n\r\n#ifndef SIM_HW_ACCESS_H\r\n#define SIM_HW_ACCESS_H\r\n\r\n#include \"device_registers.h\"\r\n#include <stdbool.h>\r\n#include <stddef.h>\r\n\r\n/*!\r\n * @file sim_hw_access.h\r\n *\r\n * @page misra_violations MISRA-C:2012 violations\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Advisory Rule 2.5, Global macro not referenced.\r\n * This is required to implement enumeration entries as macro.\r\n * Enumeration entries (macros) are referenced from application code.\r\n */\r\n\r\n/*!\r\n * @ingroup sim_hw_access\r\n * @defgroup sim_hw_access\r\n * @{\r\n */\r\n/*******************************************************************************\r\n * Definitions\r\n ******************************************************************************/\r\n\r\n#define CLOCK_QSPI_MCR_SCLKCFG_CLK_MOD       0x40U    /* Quadspi Clocking mode selection  */\r\n#define CLOCK_QSPI_MCR_SCLKCFG_EXT_DQS       0x20U    /* Use external DQS (HyperRAM mode) */\r\n#define CLOCK_QSPI_MCR_SCLKCFG_CLK_SRC       0x10U    /* QuadSPI source clock selection   */\r\n\r\n#if defined(__cplusplus)\r\nextern \"C\" {\r\n#endif /* __cplusplus*/\r\n\r\n\r\n/*!\r\n * @brief Get the clock selection of RTCCLKSEL.\r\n *\r\n * This function gets the clock selection of RTCCLKSEL.\r\n *\r\n * @param[in] base Base address for current SIM instance.\r\n * @return Current selection.\r\n */\r\nstatic inline uint32_t SIM_GetRtcClkSrc(const SIM_Type * base)\r\n{\r\n    return ((base->LPOCLKS & SIM_LPOCLKS_RTCCLKSEL_MASK) >> SIM_LPOCLKS_RTCCLKSEL_SHIFT);\r\n}\r\n\r\n\r\n/*!\r\n * @brief Set the clock selection of LPOCLKSEL.\r\n *\r\n * This function sets the clock selection of LPOCLKSEL.\r\n *\r\n * @param[in] base Base address for current SIM instance.\r\n * @param[in] setting The value to set.\r\n * @note This function ignores initialize member\r\n */\r\nstatic inline void SIM_SetLpoClocks(SIM_Type* base, bool enableLpo1k, bool enableLpo32k, uint32_t sourceLpoClk, uint32_t sourceRtcClk)\r\n{\r\n    uint32_t regValue = base->LPOCLKS;\r\n\r\n    regValue &= ~( SIM_LPOCLKS_LPO1KCLKEN_MASK  |\r\n                   SIM_LPOCLKS_LPO32KCLKEN_MASK |\r\n                   SIM_LPOCLKS_LPOCLKSEL_MASK   |\r\n                   SIM_LPOCLKS_RTCCLKSEL_MASK   );\r\n\r\n    regValue |= SIM_LPOCLKS_LPO1KCLKEN(enableLpo1k ? 1UL : 0UL);\r\n    regValue |= SIM_LPOCLKS_LPO32KCLKEN(enableLpo32k ? 1UL : 0UL);\r\n    regValue |= SIM_LPOCLKS_LPOCLKSEL(sourceLpoClk);\r\n    regValue |= SIM_LPOCLKS_RTCCLKSEL(sourceRtcClk);\r\n\r\n    /* Write value to register. */\r\n    base->LPOCLKS = regValue;\r\n}\r\n\r\n/*!\r\n * @brief Set the EIM Clock Gate from the Platform Clock Gating Control Register.\r\n *\r\n * This function configures the EIM Clock Gate in the Platform Clock Gating Control Register.\r\n *\r\n * @param[in] base Base address for current SIM instance.\r\n * @param[in] EIM clock gate enable setting\r\n */\r\nstatic inline void SIM_SetEimClockGate(SIM_Type* base, bool enable)\r\n{\r\n    uint32_t regValue = (uint32_t)base->PLATCGC;\r\n    regValue &= (uint32_t)(~(SIM_PLATCGC_CGCEIM_MASK));\r\n    regValue |= SIM_PLATCGC_CGCEIM(enable ? 1UL : 0UL);\r\n    base->PLATCGC = (uint32_t)regValue;\r\n}\r\n\r\n/*!\r\n * @brief Gets the EIM Clock Gate from the Platform Clock Gating Control Register.\r\n *\r\n * This function gets the EIM Clock Gate in the Platform Clock Gating Control Register.\r\n *\r\n * @param[in] base Base address for current SIM instance.\r\n * @return EIM Clock Gating\r\n */\r\nstatic inline bool SIM_GetEimClockGate(const SIM_Type * base)\r\n{\r\n    uint32_t regValue = (uint32_t)base->PLATCGC;\r\n    regValue = (regValue & SIM_PLATCGC_CGCEIM_MASK) >> SIM_PLATCGC_CGCEIM_SHIFT;\r\n    return (regValue != 0U) ? true : false;\r\n}\r\n\r\n/*!\r\n * @brief Set the ERM Clock Gate from the Platform Clock Gating Control Register.\r\n *\r\n * This function configures the ERM Clock Gate in the Platform Clock Gating Control Register.\r\n *\r\n * @param[in] base Base address for current SIM instance.\r\n * @param[in] enable ERM clock gate enable setting\r\n */\r\nstatic inline void SIM_SetErmClockGate(SIM_Type* base, bool enable)\r\n{\r\n    uint32_t regValue = (uint32_t)base->PLATCGC;\r\n    regValue &= (uint32_t)(~(SIM_PLATCGC_CGCERM_MASK));\r\n    regValue |= SIM_PLATCGC_CGCERM(enable ? 1UL : 0UL);\r\n    base->PLATCGC = (uint32_t)regValue;\r\n}\r\n\r\n\r\n\r\n/*!\r\n * @brief Gets the ERM Clock Gate from the Platform Clock Gating Control Register.\r\n *\r\n * This function gets the ERM Clock Gate in the Platform Clock Gating Control Register.\r\n *\r\n * @param[in] base Base address for current SIM instance.\r\n * @return ERM Clock Gating\r\n */\r\nstatic inline bool SIM_GetErmClockGate(const SIM_Type * base)\r\n{\r\n    uint32_t regValue = (uint32_t)base->PLATCGC;\r\n    regValue = (regValue & SIM_PLATCGC_CGCERM_MASK) >> SIM_PLATCGC_CGCERM_SHIFT;\r\n    return (regValue != 0U) ? true : false;\r\n}\r\n\r\n/*!\r\n * @brief Set the DMA Clock Gate from the Platform Clock Gating Control Register.\r\n *\r\n * This function configures the DMA Clock Gate in the Platform Clock Gating Control Register.\r\n *\r\n * @param[in] base Base address for current SIM instance.\r\n * @param[in] enable DMA clock gate enable setting\r\n */\r\nstatic inline void SIM_SetDmaClockGate(SIM_Type* base, bool enable)\r\n{\r\n    uint32_t regValue = (uint32_t)base->PLATCGC;\r\n    regValue &= (uint32_t)(~(SIM_PLATCGC_CGCDMA_MASK));\r\n    regValue |= SIM_PLATCGC_CGCDMA(enable ? 1UL : 0UL);\r\n    base->PLATCGC = (uint32_t)regValue;\r\n}\r\n\r\n\r\n\r\n/*!\r\n * @brief Gets the DMA Clock Gate from the Platform Clock Gating Control Register.\r\n *\r\n * This function gets the DMA Clock Gate in the Platform Clock Gating Control Register.\r\n *\r\n * @param[in] base Base address for current SIM instance.\r\n * @return DMA Clock Gating\r\n */\r\nstatic inline bool SIM_GetDmaClockGate(const SIM_Type * base)\r\n{\r\n    uint32_t regValue = (uint32_t)base->PLATCGC;\r\n    regValue = (regValue & SIM_PLATCGC_CGCDMA_MASK) >> SIM_PLATCGC_CGCDMA_SHIFT;\r\n    return (regValue != 0U) ? true : false;\r\n}\r\n\r\n\r\n/*!\r\n * @brief Configure the MPU Clock Gating from the Platform Clock Gating Control Register.\r\n *\r\n * This function configures the MPU Clock Gating in the Platform Clock Gating Control Register.\r\n *\r\n * @param[in] base Base address for current SIM instance.\r\n * @param[in] enable MPU clock gate enable setting\r\n */\r\nstatic inline void SIM_SetMpuClockGate(SIM_Type* base, bool enable)\r\n{\r\n    uint32_t regValue = (uint32_t)base->PLATCGC;\r\n    regValue &= (uint32_t)(~(SIM_PLATCGC_CGCMPU_MASK));\r\n    regValue |= SIM_PLATCGC_CGCMPU(enable ? 1UL : 0UL);\r\n    base->PLATCGC = (uint32_t)regValue;\r\n}\r\n\r\n/*!\r\n * @brief Gets the MPU Clock Gating from the Platform Clock Gating Control Register.\r\n *\r\n * This function gets the MPU Clock Gating in the Platform Clock Gating Control Register.\r\n *\r\n * @param[in] base Base address for current SIM instance.\r\n * @return MPU Clock Gating\r\n */\r\nstatic inline bool SIM_GetMpuClockGate(const SIM_Type * base)\r\n{\r\n    uint32_t regValue = (uint32_t)base->PLATCGC;\r\n    regValue = (regValue & SIM_PLATCGC_CGCMPU_MASK) >> SIM_PLATCGC_CGCMPU_SHIFT;\r\n    return (regValue != 0U) ? true : false;\r\n}\r\n\r\n/*!\r\n * @brief Configure the MSCM Clock Gating from the Platform Clock Gating Control Register.\r\n *\r\n * This function configures the MSCM Clock Gating in the Platform Clock Gating Control Register.\r\n *\r\n * @param[in] base Base address for current SIM instance.\r\n * @param[in] enable MPU clock gate enable setting\r\n */\r\nstatic inline void SIM_SetMscmClockGate(SIM_Type* base, bool enable)\r\n{\r\n    uint32_t regValue = (uint32_t)base->PLATCGC;\r\n    regValue &= (uint32_t)(~(SIM_PLATCGC_CGCMSCM_MASK));\r\n    regValue |= SIM_PLATCGC_CGCMSCM(enable ? 1UL : 0UL);\r\n    base->PLATCGC = (uint32_t)regValue;\r\n}\r\n\r\n/*!\r\n * @brief Gets the MSCM Clock Gating from the Platform Clock Gating Control Register.\r\n *\r\n * This function gets the MSCM Clock Gating in the Platform Clock Gating Control Register.\r\n *\r\n * @param[in] base Base address for current SIM instance.\r\n * @return MSCM Clock Gating\r\n */\r\nstatic inline bool SIM_GetMscmClockGate(const SIM_Type * base)\r\n{\r\n    uint32_t regValue = (uint32_t)base->PLATCGC;\r\n    regValue = (regValue & SIM_PLATCGC_CGCMSCM_MASK) >> SIM_PLATCGC_CGCMSCM_SHIFT;\r\n    return (regValue != 0U) ? true : false;\r\n}\r\n\r\n#if defined(QuadSPI_INSTANCE_COUNT)\r\n/*!\r\n * @brief Configure the QuadSPI Internal Reference Clock Gating\r\n *\r\n * This function configures the QuadSPI Internal Reference Clock Gating.\r\n *\r\n * @param[in] base Base address for current SIM instance.\r\n * @param[in] configures QuadSPI Internal Reference Clock Gating\r\n */\r\nstatic inline void SIM_SetQspiIntRefClockGate(SIM_Type* base, bool enable)\r\n{\r\n    uint32_t regValue = (uint32_t)base->MISCTRL0;\r\n    regValue &= (uint32_t)(~(SIM_MISCTRL0_QSPI_CLK_SEL_MASK));\r\n    regValue |= SIM_MISCTRL0_QSPI_CLK_SEL(enable ? 1UL : 0UL);\r\n    base->MISCTRL0 = (uint32_t)regValue;\r\n}\r\n\r\n/*\r\n * @brief Get the current QSPI clocking mode selection\r\n *\r\n * This function gets the current QSPI clocking mode selection.\r\n *\r\n * @param[in] baseAddr Base address for current QSPI instance.\r\n * @return clocking mode selection\r\n */\r\nstatic inline bool QSPI_GetClockingModeSelection(const QuadSPI_Type *baseAddr)\r\n{\r\n    return (((baseAddr->MCR & QuadSPI_MCR_SCLKCFG_MASK) >> QuadSPI_MCR_SCLKCFG_SHIFT) & CLOCK_QSPI_MCR_SCLKCFG_CLK_MOD) != 0U;\r\n}\r\n\r\n/*\r\n * @brief Get the current QSPI HyperRam clocking mode selection\r\n *\r\n * This function gets the current QSPI HyperRam clocking mode selection.\r\n *\r\n * @param[in] baseAddr Base address for current QSPI instance.\r\n * @return HyperRam clocking mode selection\r\n */\r\nstatic inline bool QSPI_GetClockingHyperRamMode(const QuadSPI_Type *baseAddr)\r\n{\r\n    return (((baseAddr->MCR & QuadSPI_MCR_SCLKCFG_MASK) >> QuadSPI_MCR_SCLKCFG_SHIFT) & CLOCK_QSPI_MCR_SCLKCFG_EXT_DQS) != 0U;\r\n}\r\n\r\n/*\r\n * @brief Get the current QSPI clocking source selection\r\n *\r\n * This function gets the current QSPI clocking source selection.\r\n *\r\n * @param[in] baseAddr Base address for current QSPI instance.\r\n * @return clocking source selection\r\n */\r\nstatic inline bool QSPI_GetClockingSourceSelection(const QuadSPI_Type *baseAddr)\r\n{\r\n    return (((baseAddr->MCR & QuadSPI_MCR_SCLKCFG_MASK) >> QuadSPI_MCR_SCLKCFG_SHIFT) & CLOCK_QSPI_MCR_SCLKCFG_CLK_SRC) != 0U;\r\n}\r\n\r\n/*\r\n * @brief Get the current SIM clocking mode selection\r\n *\r\n * This function gets the current SIM clocking mode selection.\r\n *\r\n * @param[in] baseAddr Base address for current SIM instance.\r\n * @return clocking mode selection\r\n */\r\nstatic inline bool SIM_GetClockingModeSelection(const SIM_Type *baseAddr)\r\n{\r\n    return ((baseAddr->MISCTRL0 & SIM_MISCTRL0_QSPI_CLK_SEL_MASK) >> SIM_MISCTRL0_QSPI_CLK_SEL_SHIFT) != 0U;\r\n}\r\n\r\n/*\r\n * @brief Get the clocking programmable divider\r\n *\r\n * This function gets the clocking programmable divider.\r\n *\r\n * @param[in] baseAddr Base address for current QSPI instance.\r\n * @return clocking programmable divider\r\n */\r\nstatic inline uint32_t QSPI_GetClockingProgrammableDividerValue(const QuadSPI_Type *baseAddr)\r\n{\r\n    return (baseAddr->SOCCR & QuadSPI_SOCCR_SOCCFG_MASK) >> QuadSPI_SOCCR_SOCCFG_SHIFT;\r\n}\r\n#endif\r\n\r\n\r\n/*FUNCTION**********************************************************************\r\n *\r\n * Function Name : SIM_GetFtm0ExternalClkPinMode\r\n * Description   : Get FlexTimer 0 external clock pin select setting\r\n * This function will get FlexTimer 0 external clock pin select setting.\r\n *END**************************************************************************/\r\nstatic inline uint32_t SIM_GetFtm0ExternalClkPinMode(const SIM_Type * base)\r\n{\r\n    return (base->FTMOPT0 & SIM_FTMOPT0_FTM0CLKSEL_MASK) >> SIM_FTMOPT0_FTM0CLKSEL_SHIFT;\r\n}\r\n\r\n/*FUNCTION**********************************************************************\r\n *\r\n * Function Name : SIM_GetFtm1ExternalClkPinMode\r\n * Description   : Get FlexTimer 1 external clock pin select setting\r\n * This function will get FlexTimer 1 external clock pin select setting.\r\n *END**************************************************************************/\r\nstatic inline uint32_t SIM_GetFtm1ExternalClkPinMode(const SIM_Type * base)\r\n{\r\n    return (base->FTMOPT0 & SIM_FTMOPT0_FTM1CLKSEL_MASK) >> SIM_FTMOPT0_FTM1CLKSEL_SHIFT;\r\n}\r\n\r\n/*FUNCTION**********************************************************************\r\n *\r\n * Function Name : SIM_GetFtm2ExternalClkPinMode\r\n * Description   : Get FlexTimer 2 external clock pin select setting\r\n * This function will get FlexTimer 2 external clock pin select setting.\r\n *END**************************************************************************/\r\nstatic inline uint32_t SIM_GetFtm2ExternalClkPinMode(const SIM_Type * base)\r\n{\r\n    return (base->FTMOPT0 & SIM_FTMOPT0_FTM2CLKSEL_MASK) >> SIM_FTMOPT0_FTM2CLKSEL_SHIFT;\r\n}\r\n\r\n/*FUNCTION**********************************************************************\r\n *\r\n * Function Name : SIM_GetFtm3ExternalClkPinMode\r\n * Description   : Get FlexTimer 3 external clock pin select setting\r\n * This function will get FlexTimer 3 external clock pin select setting.\r\n *END**************************************************************************/\r\nstatic inline uint32_t SIM_GetFtm3ExternalClkPinMode(const SIM_Type * base)\r\n{\r\n    return (base->FTMOPT0 & SIM_FTMOPT0_FTM3CLKSEL_MASK) >> SIM_FTMOPT0_FTM3CLKSEL_SHIFT;\r\n}\r\n\r\n#if FTM_INSTANCE_COUNT > 4U\r\n/*FUNCTION**********************************************************************\r\n *\r\n * Function Name : SIM_GetFtm4ExternalClkPinMode\r\n * Description   : Get FlexTimer 4 external clock pin select setting\r\n * This function will get FlexTimer 4 external clock pin select setting.\r\n *END**************************************************************************/\r\nstatic inline uint32_t SIM_GetFtm4ExternalClkPinMode(const SIM_Type * base)\r\n{\r\n    return (base->FTMOPT0 & SIM_FTMOPT0_FTM4CLKSEL_MASK) >> SIM_FTMOPT0_FTM4CLKSEL_SHIFT;\r\n}\r\n#endif\r\n\r\n#if FTM_INSTANCE_COUNT > 5U\r\n/*FUNCTION**********************************************************************\r\n *\r\n * Function Name : SIM_GetFtm5ExternalClkPinMode\r\n * Description   : Get FlexTimer 5 external clock pin select setting\r\n * This function will get FlexTimer 5 external clock pin select setting.\r\n *END**************************************************************************/\r\nstatic inline uint32_t SIM_GetFtm5ExternalClkPinMode(const SIM_Type * base)\r\n{\r\n    return (base->FTMOPT0 & SIM_FTMOPT0_FTM5CLKSEL_MASK) >> SIM_FTMOPT0_FTM5CLKSEL_SHIFT;\r\n}\r\n#endif\r\n\r\n#if FTM_INSTANCE_COUNT > 6U\r\n/*FUNCTION**********************************************************************\r\n *\r\n * Function Name : SIM_GetFtm6ExternalClkPinMode\r\n * Description   : Get FlexTimer 6 external clock pin select setting\r\n * This function will get FlexTimer 6 external clock pin select setting.\r\n *END**************************************************************************/\r\nstatic inline uint32_t SIM_GetFtm6ExternalClkPinMode(const SIM_Type * base)\r\n{\r\n    return (base->FTMOPT0 & SIM_FTMOPT0_FTM6CLKSEL_MASK) >> SIM_FTMOPT0_FTM6CLKSEL_SHIFT;\r\n}\r\n#endif\r\n\r\n\r\n#if FTM_INSTANCE_COUNT > 7U\r\n/*FUNCTION**********************************************************************\r\n *\r\n * Function Name : SIM_GetFtm7ExternalClkPinMode\r\n * Description   : Get FlexTimer 7 external clock pin select setting\r\n * This function will get FlexTimer 7 external clock pin select setting.\r\n *END**************************************************************************/\r\nstatic inline uint32_t SIM_GetFtm7ExternalClkPinMode(const SIM_Type * base)\r\n{\r\n    return (base->FTMOPT0 & SIM_FTMOPT0_FTM7CLKSEL_MASK) >> SIM_FTMOPT0_FTM7CLKSEL_SHIFT;\r\n}\r\n#endif\r\n\r\n/*FUNCTION*********************************************************************\r\n *\r\n * Function Name : SIM_GetLpo32KStatus\r\n * Description   : Get SIM LPO 32KHz clock gating status (LPO_32K_CLOCK).\r\n *END*************************************************************************/\r\nstatic inline bool SIM_GetLpo32KStatus(const SIM_Type * base)\r\n{\r\n    return (((base->LPOCLKS & SIM_LPOCLKS_LPO32KCLKEN_MASK) >> SIM_LPOCLKS_LPO32KCLKEN_SHIFT) != 0U) ? true : false;\r\n}\r\n\r\n/*FUNCTION*********************************************************************\r\n *\r\n * Function Name : SIM_GetLpo1KStatus\r\n * Description   : Get SIM LPO 1KHz clock gating status (LPO_1K_CLOCK).\r\n *END*************************************************************************/\r\nstatic inline bool SIM_GetLpo1KStatus(const SIM_Type * base)\r\n{\r\n    return (((base->LPOCLKS & SIM_LPOCLKS_LPO1KCLKEN_MASK) >> SIM_LPOCLKS_LPO1KCLKEN_SHIFT) != 0U) ? true : false;\r\n}\r\n\r\n/*!\r\n * @brief Gets the LPO selector value\r\n *\r\n * This function gets the LPO selector value\r\n *\r\n * @param[in] base Base address for current SIM instance.\r\n * @return clockout status\r\n */\r\nstatic inline uint32_t SIM_GetLpoClkSelectorValue(const SIM_Type * base)\r\n{\r\n    return ((base->LPOCLKS & SIM_LPOCLKS_LPOCLKSEL_MASK) >> SIM_LPOCLKS_LPOCLKSEL_SHIFT);\r\n}\r\n\r\n/*!\r\n * @brief Gets the clock out status\r\n *\r\n * This function gets the clock out status (enabled or disabled)\r\n *\r\n * @param[in] base Base address for current SIM instance.\r\n * @return clockout status\r\n */\r\nstatic inline bool SIM_GetClockoutStatus(const SIM_Type * base)\r\n{\r\n    return (((base->CHIPCTL & SIM_CHIPCTL_CLKOUTEN_MASK) >> SIM_CHIPCTL_CLKOUTEN_SHIFT) == 0U) ? false : true;\r\n}\r\n\r\n/*!\r\n * @brief Gets the clock out divider value\r\n *\r\n * This function gets the clock out divider value\r\n *\r\n * @param[in] base Base address for current SIM instance.\r\n * @return clockout divider\r\n */\r\nstatic inline uint32_t SIM_GetClockoutDividerValue(const SIM_Type * base)\r\n{\r\n    return ((base->CHIPCTL & SIM_CHIPCTL_CLKOUTDIV_MASK) >> SIM_CHIPCTL_CLKOUTDIV_SHIFT);\r\n}\r\n\r\n/*!\r\n * @brief Gets the clock out source\r\n *\r\n * This function gets the clock out source\r\n *\r\n * @param[in] base Base address for current SIM instance.\r\n * @return clockout source\r\n */\r\nstatic inline uint32_t SIM_GetClockoutSelectorValue(const SIM_Type * base)\r\n{\r\n    return ((base->CHIPCTL & SIM_CHIPCTL_CLKOUTSEL_MASK) >> SIM_CHIPCTL_CLKOUTSEL_SHIFT);\r\n}\r\n\r\n/*!\r\n * @brief Sets ext pin clock source for FTM\r\n *\r\n * @param[in] base        sim base pointer\r\n * @param[in] instance    ftm instance\r\n * @param[in] source      clock source\r\n */\r\nstatic inline void SIM_SetExtPinSourceFtm(SIM_Type* base, uint8_t instance, uint32_t source)\r\n{\r\n    uint32_t regValue = base->FTMOPT0;\r\n\r\n    switch (instance)\r\n    {\r\n        case 0U:\r\n            regValue &= ~SIM_FTMOPT0_FTM0CLKSEL_MASK;\r\n            regValue |= SIM_FTMOPT0_FTM0CLKSEL(source);\r\n            break;\r\n        case 1U:\r\n            regValue &= ~SIM_FTMOPT0_FTM1CLKSEL_MASK;\r\n            regValue |= SIM_FTMOPT0_FTM1CLKSEL(source);\r\n            break;\r\n#if FTM_INSTANCE_COUNT > 2U\r\n        case 2U:\r\n            regValue &= ~SIM_FTMOPT0_FTM2CLKSEL_MASK;\r\n            regValue |= SIM_FTMOPT0_FTM2CLKSEL(source);\r\n            break;\r\n#endif\r\n#if FTM_INSTANCE_COUNT > 3U\r\n        case 3U:\r\n            regValue &= ~SIM_FTMOPT0_FTM3CLKSEL_MASK;\r\n            regValue |= SIM_FTMOPT0_FTM3CLKSEL(source);\r\n            break;\r\n#endif\r\n#if FTM_INSTANCE_COUNT > 4U\r\n        case 4U:\r\n            regValue &= ~SIM_FTMOPT0_FTM4CLKSEL_MASK;\r\n            regValue |= SIM_FTMOPT0_FTM4CLKSEL(source);\r\n            break;\r\n#endif\r\n#if FTM_INSTANCE_COUNT > 5U\r\n        case 5U:\r\n            regValue &= ~SIM_FTMOPT0_FTM5CLKSEL_MASK;\r\n            regValue |= SIM_FTMOPT0_FTM5CLKSEL(source);\r\n            break;\r\n#endif\r\n#if FTM_INSTANCE_COUNT > 6U\r\n        case 6U:\r\n            regValue &= ~SIM_FTMOPT0_FTM6CLKSEL_MASK;\r\n            regValue |= SIM_FTMOPT0_FTM6CLKSEL(source);\r\n            break;\r\n#endif\r\n#if FTM_INSTANCE_COUNT > 7U\r\n        case 7U:\r\n            regValue &= ~SIM_FTMOPT0_FTM7CLKSEL_MASK;\r\n            regValue |= SIM_FTMOPT0_FTM7CLKSEL(source);\r\n            break;\r\n#endif\r\n        default:\r\n            /* Do nothing */\r\n            break;\r\n    }\r\n\r\n    base->FTMOPT0 = regValue;\r\n}\r\n\r\n/*!\r\n * @brief Sets clockout\r\n *\r\n * @param[in] base        sim base pointer\r\n * @param[in] source      clock source\r\n * @param[in] divider     clock divider\r\n */\r\nstatic inline void SIM_SetClockout(SIM_Type* base, bool enable, uint32_t source, uint32_t divider)\r\n{\r\n    uint32_t regValue;\r\n\r\n    /* CLKOUTEN should be first cleared and then execute sequence */\r\n    base->CHIPCTL &= ~SIM_CHIPCTL_CLKOUTEN_MASK;\r\n\r\n    regValue = base->CHIPCTL;\r\n    regValue &= ~( SIM_CHIPCTL_CLKOUTEN_MASK  |\r\n                   SIM_CHIPCTL_CLKOUTDIV_MASK |\r\n                   SIM_CHIPCTL_CLKOUTSEL_MASK );\r\n\r\n    regValue |= SIM_CHIPCTL_CLKOUTEN(enable ? 1UL : 0UL);\r\n    regValue |= SIM_CHIPCTL_CLKOUTSEL(source);\r\n    regValue |= SIM_CHIPCTL_CLKOUTDIV(divider);\r\n\r\n    base->CHIPCTL = regValue;\r\n}\r\n\r\n/*!\r\n * @brief Configure clock trace source\r\n *\r\n * @param[in] base        sim base pointer\r\n * @param[in] source      clock trace source\r\n */\r\nstatic inline void SIM_SetTraceClockSource(SIM_Type* base, uint32_t clTraceSrc)\r\n{\r\n    uint32_t regValue;\r\n\r\n    /* Configure trace source. */\r\n    regValue = (uint32_t)base->CHIPCTL;\r\n    regValue &= (uint32_t)(~(SIM_CHIPCTL_TRACECLK_SEL_MASK));\r\n    regValue |= SIM_CHIPCTL_TRACECLK_SEL(clTraceSrc);\r\n    base->CHIPCTL = (uint32_t)regValue;\r\n}\r\n\r\n/*!\r\n * @brief Clears SIM Debug Trace configuration.\r\n *\r\n * This function disables the SIM Debug Trace clock.\r\n *\r\n * @param[in] base Register base address for the SIM instance.\r\n */\r\nstatic inline void SIM_ClearTraceClockConfig(SIM_Type * base)\r\n{\r\n    /* Disable divider. */\r\n    base->CLKDIV4 &= 0U;\r\n}\r\n\r\n/*!\r\n * @brief Set SIM Debug Trace configuration.\r\n *\r\n * This function disables the SIM Debug Trace clock.\r\n *\r\n * @param[in] base        sim base pointer\r\n * @param[in] source      clock trace source\r\n */\r\nstatic inline void SIM_SetTraceClockConfig(SIM_Type * base, bool enable, uint32_t divider, uint32_t multiplier)\r\n{\r\n    base->CLKDIV4 = SIM_CLKDIV4_TRACEDIVEN(enable ? 1UL : 0UL) |\r\n                    SIM_CLKDIV4_TRACEDIV(divider)              |\r\n                    SIM_CLKDIV4_TRACEFRAC(multiplier);\r\n}\r\n\r\n\r\n\r\n#if defined(__cplusplus)\r\n}\r\n#endif /* __cplusplus*/\r\n\r\n\r\n/*! @}*/\r\n\r\n#endif /* SIM_HW_ACCESS_H */\r\n/*******************************************************************************\r\n * EOF\r\n ******************************************************************************/\r\n"},{"name":"smc_hw_access.h","type":"header","group":"other","path":"C:\\universita\\Meccatronica\\Esercitazioni_meccatronica\\Esercitazione0\\Esercitazione0_mbd_rtw\\src\\clock\\S32K1xx","tag":"","groupDisplay":"Other files","code":"/*\r\n * Copyright (c) 2013 - 2014, Freescale Semiconductor, Inc.\r\n * Copyright 2016-2020 NXP\r\n * All rights reserved.\r\n *\r\n * NXP Confidential. This software is owned or controlled by NXP and may only be\r\n * used strictly in accordance with the applicable license terms. By expressly\r\n * accepting such terms or by downloading, installing, activating and/or otherwise\r\n * using the software, you are agreeing that you have read, and that you agree to\r\n * comply with and are bound by, such license terms. If you do not agree to be\r\n * bound by the applicable license terms, then you may not retain, install,\r\n * activate or otherwise use the software. The production use license in\r\n * Section 2.3 is expressly granted for this software.\r\n */\r\n\r\n#ifndef SMC_HW_ACCESS_H\r\n#define SMC_HW_ACCESS_H\r\n\r\n#include \"device_registers.h\"\r\n#include <stdbool.h>\r\n#include <stddef.h>\r\n\r\n/*!\r\n * @file smc_hw_access.h\r\n *\r\n * @page misra_violations MISRA-C:2012 violations\r\n *\r\n * @section [global]\r\n * Violates MISRA 2012 Advisory Rule 2.5, Global macro not referenced.\r\n * This is required to implement enumeration entries as macro.\r\n * Enumeration entries (macros) are referenced from application code.\r\n */\r\n\r\n/*!\r\n * @ingroup smc_hw_access\r\n * @defgroup smc_hw_access\r\n * @{\r\n */\r\n\r\n\r\n#if defined(__cplusplus)\r\nextern \"C\" {\r\n#endif /* __cplusplus*/\r\n\r\n\r\n/*!\r\n * @brief Gets the current running power mode.\r\n *\r\n * This function  returns the current running power mode.\r\n *\r\n * @param[in] baseAddr  Base address for current SMC instance.\r\n * @return stat  Current power mode stat\r\n */\r\nstatic inline uint32_t SMC_GetCurrentRunningMode(const SMC_Type* const baseAddr)\r\n{\r\n    return (baseAddr->PMSTAT & SMC_PMSTAT_PMSTAT_MASK) >> SMC_PMSTAT_PMSTAT_SHIFT;\r\n}\r\n\r\n\r\n#if defined(__cplusplus)\r\n}\r\n#endif /* __cplusplus*/\r\n\r\n\r\n/*! @}*/\r\n\r\n#endif /* SMC_HW_ACCESS_H */\r\n/*******************************************************************************\r\n * EOF\r\n ******************************************************************************/\r\n"}],"features":{"annotation":false,"coverage":true,"profiling":true,"tooltip":true,"coverageTooltip":false,"showJustificationLinks":false,"showProfilingInfo":false,"showTaskSummary":false}};