#! 
:ivl_version "13.0 (devel)" "(s20221226-267-g77f7609b6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\eda\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "c:\eda\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\eda\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\eda\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "c:\eda\OSS-CA~1\lib\ivl\va_math.vpi";
S_000000000620c040 .scope module, "test" "test" 2 7;
 .timescale 0 0;
v0000000006229230_0 .var "clk", 0 0;
v0000000006228dd0_0 .var "rst", 0 0;
S_000000000620f070 .scope module, "cpu" "cpu" 2 11, 3 14 0, S_000000000620c040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
v0000000006227720_0 .net "clock", 0 0, v0000000006229230_0;  1 drivers
o00000000062308f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000006226b40_0 .net "de_ex_AluControl", 3 0, o00000000062308f8;  0 drivers
o0000000006230ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000006227f40_0 .net "de_ex_Branch", 0 0, o0000000006230ad8;  0 drivers
o0000000006230c58 .functor BUFZ 1, C4<z>; HiZ drive
v0000000006228080_0 .net "de_ex_MemRead", 0 0, o0000000006230c58;  0 drivers
o0000000006230c88 .functor BUFZ 1, C4<z>; HiZ drive
v0000000006226fa0_0 .net "de_ex_MemToReg", 0 0, o0000000006230c88;  0 drivers
o0000000006230cb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000062279a0_0 .net "de_ex_MemWrite", 0 0, o0000000006230cb8;  0 drivers
o0000000006230ce8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000006228260_0 .net "de_ex_PCSrc", 0 0, o0000000006230ce8;  0 drivers
o0000000006230d18 .functor BUFZ 1, C4<z>; HiZ drive
v0000000006226be0_0 .net "de_ex_RegDataSrc", 0 0, o0000000006230d18;  0 drivers
o0000000006230d48 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000006226c80_0 .net "de_ex_RegDest", 4 0, o0000000006230d48;  0 drivers
o0000000006230d78 .functor BUFZ 1, C4<z>; HiZ drive
v00000000062272c0_0 .net "de_ex_RegWrite", 0 0, o0000000006230d78;  0 drivers
v0000000006226d20_0 .net "de_ex_aluOp", 2 0, v0000000006209030_0;  1 drivers
v0000000006226e60_0 .net "de_ex_aluSrc", 0 0, v0000000006208d10_0;  1 drivers
v000000000622a810_0 .net "de_ex_imm", 31 0, v0000000006209c10_0;  1 drivers
v0000000006229a50_0 .net "de_ex_rd", 4 0, L_0000000006229370;  1 drivers
o0000000006231798 .functor BUFZ 1, C4<z>; HiZ drive
v0000000006229550_0 .net "ex_mem_MemRead", 0 0, o0000000006231798;  0 drivers
o0000000006231918 .functor BUFZ 1, C4<z>; HiZ drive
v00000000062295f0_0 .net "ex_mem_MemToReg", 0 0, o0000000006231918;  0 drivers
o00000000062317c8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000622a950_0 .net "ex_mem_MemWrite", 0 0, o00000000062317c8;  0 drivers
o0000000006231948 .functor BUFZ 1, C4<z>; HiZ drive
v000000000622a1d0_0 .net "ex_mem_PCSrc", 0 0, o0000000006231948;  0 drivers
o0000000006231978 .functor BUFZ 1, C4<z>; HiZ drive
v000000000622a310_0 .net "ex_mem_RegDataSrc", 0 0, o0000000006231978;  0 drivers
o00000000062319a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000000000622a4f0_0 .net "ex_mem_RegDest", 4 0, o00000000062319a8;  0 drivers
o00000000062319d8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000622a630_0 .net "ex_mem_RegWrite", 0 0, o00000000062319d8;  0 drivers
v000000000622a3b0_0 .net "ex_mem_result", 31 0, v00000000062098f0_0;  1 drivers
v0000000006229f50_0 .net "if_de_instr", 31 0, L_00000000061d9580;  1 drivers
v0000000006229ff0_0 .net "if_de_pc", 31 0, v0000000006272920_0;  1 drivers
v000000000622a450_0 .net "mem_wb_MemToReg", 0 0, v0000000006272ba0_0;  1 drivers
v000000000622a6d0_0 .net "mem_wb_PCSrc", 0 0, v0000000006273000_0;  1 drivers
v000000000622a270_0 .net "mem_wb_RegDataSrc", 0 0, v0000000006273140_0;  1 drivers
v000000000622a770_0 .net "mem_wb_RegDest", 4 0, v00000000062722e0_0;  1 drivers
v000000000622a8b0_0 .net "mem_wb_RegWrite", 0 0, v0000000006272380_0;  1 drivers
v0000000006229730_0 .net "mem_wb_data_out", 31 0, v0000000006273460_0;  1 drivers
v000000000622a090_0 .net "mem_wb_mem_done", 0 0, v00000000062721a0_0;  1 drivers
v000000000622a130_0 .net "ram_address", 31 0, v0000000006272100_0;  1 drivers
v0000000006229cd0_0 .net "ram_data_in", 31 0, v00000000062729c0_0;  1 drivers
v000000000622a590_0 .net "ram_data_out", 31 0, L_00000000062299b0;  1 drivers
v00000000062297d0_0 .net "ram_write_enable", 0 0, v0000000006272240_0;  1 drivers
v0000000006228ab0_0 .net "rb_read_address1", 4 0, L_0000000006229b90;  1 drivers
v0000000006228d30_0 .net "rb_read_address2", 4 0, L_0000000006229d70;  1 drivers
v00000000062290f0_0 .net "rb_value1", 31 0, v0000000006272880_0;  1 drivers
v00000000062294b0_0 .net "rb_value2", 31 0, v0000000006227cc0_0;  1 drivers
o0000000006232038 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000006228f10_0 .net "rb_write_address", 4 0, o0000000006232038;  0 drivers
o0000000006232068 .functor BUFZ 1, C4<z>; HiZ drive
v0000000006229c30_0 .net "rb_write_enable", 0 0, o0000000006232068;  0 drivers
v0000000006228b50_0 .net "rb_write_value", 31 0, v0000000006228760_0;  1 drivers
v0000000006229870_0 .net "reset", 0 0, v0000000006228dd0_0;  1 drivers
v0000000006229410_0 .net "rom_address", 31 0, L_00000000061d8c50;  1 drivers
v0000000006228bf0_0 .net "rom_data", 31 0, L_0000000006229050;  1 drivers
v0000000006229190_0 .net "wr_if_PCSrc", 0 0, v0000000006227ea0_0;  1 drivers
v0000000006229690_0 .net "wr_if_RegDest", 4 0, v0000000006227360_0;  1 drivers
v0000000006228fb0_0 .net "wr_if_RegWrite", 0 0, v0000000006227fe0_0;  1 drivers
o0000000006231528 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000006229910_0 .net "wr_if_branch_target", 31 0, o0000000006231528;  0 drivers
o00000000062314f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000006228c90_0 .net "wr_if_pc_src", 0 0, o00000000062314f8;  0 drivers
S_000000000620f200 .scope module, "Decode" "decode" 3 132, 4 5 0, S_000000000620f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "next_instruction";
    .port_info 3 /OUTPUT 32 "imm";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 5 "rs1";
    .port_info 6 /OUTPUT 5 "rs2";
    .port_info 7 /OUTPUT 6 "shamt";
    .port_info 8 /OUTPUT 3 "func3";
    .port_info 9 /OUTPUT 7 "func7";
    .port_info 10 /OUTPUT 7 "opcode";
    .port_info 11 /OUTPUT 1 "MemWrite";
    .port_info 12 /OUTPUT 1 "MemRead";
    .port_info 13 /OUTPUT 1 "RegWrite";
    .port_info 14 /OUTPUT 5 "RegDest";
    .port_info 15 /OUTPUT 1 "AluSrc";
    .port_info 16 /OUTPUT 3 "AluOp";
    .port_info 17 /OUTPUT 4 "AluControl";
    .port_info 18 /OUTPUT 1 "Branch";
    .port_info 19 /OUTPUT 1 "MemToReg";
    .port_info 20 /OUTPUT 1 "RegDataSrc";
v000000000620aa70_0 .var "AluControl", 3 0;
v0000000006209030_0 .var "AluOp", 2 0;
v0000000006208d10_0 .var "AluSrc", 0 0;
v00000000062097b0_0 .var "Branch", 0 0;
v0000000006209170_0 .var "MemRead", 0 0;
v000000000620a7f0_0 .var "MemToReg", 0 0;
v000000000620a890_0 .var "MemWrite", 0 0;
v0000000006208f90_0 .var "RegDataSrc", 0 0;
v0000000006209ad0_0 .var "RegDest", 4 0;
v0000000006209cb0_0 .var "RegWrite", 0 0;
v000000000620a2f0_0 .var "_instruction", 31 0;
L_0000000006274070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000006209df0_0 .net *"_ivl_13", 0 0, L_0000000006274070;  1 drivers
v000000000620a930_0 .net *"_ivl_9", 4 0, L_0000000006229e10;  1 drivers
v0000000006209670_0 .net "clk", 0 0, v0000000006229230_0;  alias, 1 drivers
v000000000620a9d0_0 .net "func3", 2 0, L_00000000062cce50;  1 drivers
v0000000006209710_0 .net "func7", 6 0, L_00000000062cd350;  1 drivers
v0000000006209c10_0 .var "imm", 31 0;
v0000000006209d50_0 .net "next_instruction", 31 0, L_00000000061d9580;  alias, 1 drivers
v0000000006209a30_0 .net "opcode", 6 0, L_00000000062292d0;  1 drivers
v000000000620a4d0_0 .net "rd", 4 0, L_0000000006229370;  alias, 1 drivers
v000000000620a570_0 .net "rs1", 4 0, L_0000000006229b90;  alias, 1 drivers
v0000000006209e90_0 .net "rs2", 4 0, L_0000000006229d70;  alias, 1 drivers
v0000000006209350_0 .net "rst", 0 0, v0000000006228dd0_0;  alias, 1 drivers
v0000000006208e50_0 .net "shamt", 5 0, L_00000000062cc130;  1 drivers
E_00000000061fa2a0 .event anyedge, v000000000620a2f0_0, v0000000006209a30_0, v000000000620a9d0_0, v0000000006209710_0;
E_00000000061f99e0 .event posedge, v0000000006209350_0, v0000000006209670_0;
L_00000000062292d0 .part v000000000620a2f0_0, 0, 7;
L_0000000006229370 .part v000000000620a2f0_0, 7, 5;
L_0000000006229b90 .part v000000000620a2f0_0, 15, 5;
L_0000000006229d70 .part v000000000620a2f0_0, 20, 5;
L_0000000006229e10 .part v000000000620a2f0_0, 20, 5;
L_00000000062cc130 .concat [ 5 1 0 0], L_0000000006229e10, L_0000000006274070;
L_00000000062cce50 .part v000000000620a2f0_0, 12, 3;
L_00000000062cd350 .part v000000000620a2f0_0, 25, 7;
S_00000000061c4b40 .scope module, "Execute" "execute" 3 147, 5 2 0, S_000000000620f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "rd";
    .port_info 3 /INPUT 32 "rs1_value";
    .port_info 4 /INPUT 32 "rs2_value";
    .port_info 5 /INPUT 32 "imm";
    .port_info 6 /INPUT 32 "PC";
    .port_info 7 /INPUT 1 "AluSrc";
    .port_info 8 /INPUT 3 "AluOp";
    .port_info 9 /INPUT 4 "AluControl";
    .port_info 10 /INPUT 1 "in_MemWrite";
    .port_info 11 /INPUT 1 "Branch";
    .port_info 12 /INPUT 1 "in_MemRead";
    .port_info 13 /INPUT 1 "in_RegWrite";
    .port_info 14 /INPUT 5 "in_RegDest";
    .port_info 15 /INPUT 1 "in_MemToReg";
    .port_info 16 /INPUT 1 "in_RegDataSrc";
    .port_info 17 /INPUT 1 "in_PCSrc";
    .port_info 18 /OUTPUT 1 "out_MemWrite";
    .port_info 19 /OUTPUT 1 "out_MemRead";
    .port_info 20 /OUTPUT 1 "out_RegWrite";
    .port_info 21 /OUTPUT 5 "out_RegDest";
    .port_info 22 /OUTPUT 1 "out_MemToReg";
    .port_info 23 /OUTPUT 1 "out_RegDataSrc";
    .port_info 24 /OUTPUT 1 "out_PCSrc";
    .port_info 25 /OUTPUT 5 "rd_out";
    .port_info 26 /OUTPUT 32 "result";
    .port_info 27 /OUTPUT 32 "a";
    .port_info 28 /OUTPUT 32 "b";
v0000000006209f30_0 .net "AluControl", 3 0, o00000000062308f8;  alias, 0 drivers
v0000000006209990_0 .net "AluOp", 2 0, v0000000006209030_0;  alias, 1 drivers
v000000000620a6b0_0 .net "AluSrc", 0 0, v0000000006208d10_0;  alias, 1 drivers
v0000000006208db0_0 .net "Branch", 0 0, o0000000006230ad8;  alias, 0 drivers
o0000000006230b08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000620a750_0 .net "PC", 31 0, o0000000006230b08;  0 drivers
v0000000006209fd0_0 .var "_AluSrc", 0 0;
v0000000006209490_0 .var "_PC", 31 0;
v0000000006209b70_0 .var "_imm", 31 0;
v000000000620a070_0 .var "_rd", 31 0;
v000000000620ab10_0 .var "_rs1_value", 31 0;
v0000000006208c70_0 .var "_rs2_value", 31 0;
v0000000006208ef0_0 .var "a", 31 0;
v000000000620a110_0 .var "b", 31 0;
v000000000620a1b0_0 .net "clk", 0 0, v0000000006229230_0;  alias, 1 drivers
v0000000006209210_0 .net "imm", 31 0, v0000000006209c10_0;  alias, 1 drivers
v00000000062092b0_0 .net "in_MemRead", 0 0, o0000000006230c58;  alias, 0 drivers
v000000000620a250_0 .net "in_MemToReg", 0 0, o0000000006230c88;  alias, 0 drivers
v000000000620a430_0 .net "in_MemWrite", 0 0, o0000000006230cb8;  alias, 0 drivers
v0000000006209530_0 .net "in_PCSrc", 0 0, o0000000006230ce8;  alias, 0 drivers
v00000000062095d0_0 .net "in_RegDataSrc", 0 0, o0000000006230d18;  alias, 0 drivers
v00000000061ed110_0 .net "in_RegDest", 4 0, o0000000006230d48;  alias, 0 drivers
v00000000061ed250_0 .net "in_RegWrite", 0 0, o0000000006230d78;  alias, 0 drivers
v00000000061ed890_0 .var "out_MemRead", 0 0;
v00000000061ed9d0_0 .var "out_MemToReg", 0 0;
v00000000061edb10_0 .var "out_MemWrite", 0 0;
v00000000061ece90_0 .var "out_PCSrc", 0 0;
v00000000061eccb0_0 .var "out_RegDataSrc", 0 0;
v00000000061ecd50_0 .var "out_RegDest", 4 0;
v0000000006273dc0_0 .var "out_RegWrite", 0 0;
o0000000006230ef8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000006272740_0 .net "rd", 31 0, o0000000006230ef8;  0 drivers
v0000000006272560_0 .var "rd_out", 4 0;
v0000000006273780_0 .net "result", 31 0, v00000000062098f0_0;  alias, 1 drivers
v0000000006272b00_0 .net "rs1_value", 31 0, v0000000006272880_0;  alias, 1 drivers
v0000000006273d20_0 .net "rs2_value", 31 0, v0000000006272880_0;  alias, 1 drivers
v0000000006273e60_0 .net "rst", 0 0, v0000000006228dd0_0;  alias, 1 drivers
E_00000000061f9ba0/0 .event anyedge, v0000000006209030_0, v000000000620ab10_0, v0000000006209b70_0, v0000000006208c70_0;
E_00000000061f9ba0/1 .event anyedge, v0000000006209fd0_0, v000000000620a070_0, v0000000006209490_0;
E_00000000061f9ba0 .event/or E_00000000061f9ba0/0, E_00000000061f9ba0/1;
S_00000000061d4490 .scope module, "alu" "alu" 5 47, 6 6 0, S_00000000061c4b40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "AluControl";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000000061d4620 .param/l "ADDITION" 1 6 16, C4<0010>;
P_00000000061d4658 .param/l "ARIT_SRIGHT" 1 6 22, C4<1000>;
P_00000000061d4690 .param/l "BITWISE_AND" 1 6 14, C4<0000>;
P_00000000061d46c8 .param/l "BITWISE_NOT" 1 6 19, C4<0101>;
P_00000000061d4700 .param/l "BITWISE_OR" 1 6 15, C4<0001>;
P_00000000061d4738 .param/l "BITWISE_XOR" 1 6 17, C4<0011>;
P_00000000061d4770 .param/l "SHIFT_LEFT" 1 6 20, C4<0110>;
P_00000000061d47a8 .param/l "SHIFT_RIGHT" 1 6 21, C4<0111>;
P_00000000061d47e0 .param/l "SUBTRACTION" 1 6 18, C4<0100>;
v00000000062093f0_0 .net "AluControl", 3 0, o00000000062308f8;  alias, 0 drivers
v0000000006209850_0 .net "a", 31 0, v0000000006208ef0_0;  1 drivers
v000000000620a610_0 .net "b", 31 0, v000000000620a110_0;  1 drivers
v00000000062098f0_0 .var "result", 31 0;
v000000000620a390_0 .var "zero", 0 0;
E_00000000061f9d20 .event anyedge, v00000000062093f0_0, v0000000006209850_0, v000000000620a610_0, v00000000062098f0_0;
S_00000000001ee0b0 .scope module, "Fetch" "fetch" 3 116, 7 4 0, S_000000000620f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "rom_data";
    .port_info 4 /INPUT 1 "PCSrc";
    .port_info 5 /OUTPUT 32 "rom_address";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 32 "instr";
L_00000000061d9580 .functor BUFZ 32, L_0000000006229050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000061d8c50 .functor BUFZ 32, v0000000006272920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000006273aa0_0 .net "PCSrc", 0 0, o00000000062314f8;  alias, 0 drivers
v0000000006272ce0_0 .net "branch_target", 31 0, o0000000006231528;  alias, 0 drivers
v00000000062727e0_0 .net "clk", 0 0, v0000000006229230_0;  alias, 1 drivers
v0000000006273960_0 .net "instr", 31 0, L_00000000061d9580;  alias, 1 drivers
v0000000006272920_0 .var "pc", 31 0;
v0000000006272d80_0 .var "pc_next", 31 0;
v0000000006273820_0 .net "rom_address", 31 0, L_00000000061d8c50;  alias, 1 drivers
v0000000006273b40_0 .net "rom_data", 31 0, L_0000000006229050;  alias, 1 drivers
v0000000006272e20_0 .net "rst", 0 0, v0000000006228dd0_0;  alias, 1 drivers
S_0000000006178f00 .scope module, "Memory" "memory" 3 172, 8 4 0, S_000000000620f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 32 "mem_read_data";
    .port_info 5 /INPUT 1 "MemRead";
    .port_info 6 /INPUT 1 "MemWrite";
    .port_info 7 /INPUT 1 "in_MemToReg";
    .port_info 8 /INPUT 1 "in_RegWrite";
    .port_info 9 /INPUT 5 "in_RegDest";
    .port_info 10 /INPUT 1 "in_RegDataSrc";
    .port_info 11 /INPUT 1 "in_PCSrc";
    .port_info 12 /OUTPUT 32 "data_out";
    .port_info 13 /OUTPUT 1 "mem_done";
    .port_info 14 /OUTPUT 1 "out_MemToReg";
    .port_info 15 /OUTPUT 1 "out_RegWrite";
    .port_info 16 /OUTPUT 5 "out_RegDest";
    .port_info 17 /OUTPUT 1 "out_RegDataSrc";
    .port_info 18 /OUTPUT 1 "out_PCSrc";
    .port_info 19 /OUTPUT 32 "mem_addr";
    .port_info 20 /OUTPUT 32 "mem_write_data";
    .port_info 21 /OUTPUT 1 "mem_write_enable";
v0000000006273a00_0 .net "MemRead", 0 0, o0000000006231798;  alias, 0 drivers
v0000000006273c80_0 .net "MemWrite", 0 0, o00000000062317c8;  alias, 0 drivers
v00000000062730a0_0 .var "_addr", 31 0;
v00000000062731e0_0 .var "_data_in", 31 0;
v00000000062736e0_0 .var "_load", 0 0;
v0000000006273280_0 .var "_store", 0 0;
v0000000006273be0_0 .net "addr", 31 0, v00000000062098f0_0;  alias, 1 drivers
v0000000006272ec0_0 .net "clk", 0 0, v0000000006229230_0;  alias, 1 drivers
v0000000006272a60_0 .net "data_in", 31 0, v0000000006227cc0_0;  alias, 1 drivers
v0000000006273460_0 .var "data_out", 31 0;
v0000000006272f60_0 .net "in_MemToReg", 0 0, o0000000006231918;  alias, 0 drivers
v00000000062724c0_0 .net "in_PCSrc", 0 0, o0000000006231948;  alias, 0 drivers
v00000000062738c0_0 .net "in_RegDataSrc", 0 0, o0000000006231978;  alias, 0 drivers
v0000000006273f00_0 .net "in_RegDest", 4 0, o00000000062319a8;  alias, 0 drivers
v0000000006272060_0 .net "in_RegWrite", 0 0, o00000000062319d8;  alias, 0 drivers
v0000000006272100_0 .var "mem_addr", 31 0;
v00000000062721a0_0 .var "mem_done", 0 0;
v00000000062733c0_0 .net "mem_read_data", 31 0, L_00000000062299b0;  alias, 1 drivers
v00000000062729c0_0 .var "mem_write_data", 31 0;
v0000000006272240_0 .var "mem_write_enable", 0 0;
v0000000006272ba0_0 .var "out_MemToReg", 0 0;
v0000000006273000_0 .var "out_PCSrc", 0 0;
v0000000006273140_0 .var "out_RegDataSrc", 0 0;
v00000000062722e0_0 .var "out_RegDest", 4 0;
v0000000006272380_0 .var "out_RegWrite", 0 0;
v0000000006273320_0 .net "rst", 0 0, v0000000006228dd0_0;  alias, 1 drivers
E_00000000061f9820/0 .event anyedge, v00000000062736e0_0, v00000000062730a0_0, v00000000062733c0_0, v0000000006273280_0;
E_00000000061f9820/1 .event anyedge, v00000000062731e0_0;
E_00000000061f9820 .event/or E_00000000061f9820/0, E_00000000061f9820/1;
S_0000000006179200 .scope module, "RegisterBank" "register_bank" 3 48, 9 5 0, S_000000000620f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 5 "write_address";
    .port_info 4 /INPUT 32 "write_value";
    .port_info 5 /INPUT 5 "read_address1";
    .port_info 6 /INPUT 5 "read_address2";
    .port_info 7 /OUTPUT 32 "value1";
    .port_info 8 /OUTPUT 32 "value2";
v0000000006273500_0 .net "clk", 0 0, v0000000006229230_0;  alias, 1 drivers
v00000000062735a0_0 .var/i "i", 31 0;
v0000000006272420_0 .net "read_address1", 4 0, L_0000000006229b90;  alias, 1 drivers
v0000000006273640_0 .net "read_address2", 4 0, L_0000000006229d70;  alias, 1 drivers
v0000000006272600 .array "register", 1 31, 31 0;
v00000000062726a0_0 .net "reset", 0 0, v0000000006228dd0_0;  alias, 1 drivers
v0000000006272880_0 .var "value1", 31 0;
v0000000006227cc0_0 .var "value2", 31 0;
v00000000062288a0_0 .net "write_address", 4 0, o0000000006232038;  alias, 0 drivers
v0000000006227a40_0 .net "write_enable", 0 0, o0000000006232068;  alias, 0 drivers
v00000000062270e0_0 .net "write_value", 31 0, v0000000006228760_0;  alias, 1 drivers
E_00000000061f97a0 .event posedge, v0000000006209670_0;
S_00000000061b6020 .scope module, "Rom" "rom" 3 43, 10 8 0, S_000000000620f070;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "data";
L_0000000006274028 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v00000000062277c0_0 .net/2u *"_ivl_0", 31 0, L_0000000006274028;  1 drivers
v0000000006227b80_0 .net *"_ivl_2", 0 0, L_0000000006229af0;  1 drivers
v0000000006227180_0 .net *"_ivl_4", 31 0, L_0000000006228e70;  1 drivers
o0000000006232308 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000006227680_0 name=_ivl_6
v0000000006227400_0 .net "address", 31 0, L_00000000061d8c50;  alias, 1 drivers
v0000000006227d60_0 .net "data", 31 0, L_0000000006229050;  alias, 1 drivers
v0000000006228120 .array "memory", 0 255, 31 0;
L_0000000006229af0 .cmp/ge 32, L_0000000006274028, L_00000000061d8c50;
L_0000000006228e70 .array/port v0000000006228120, L_00000000061d8c50;
L_0000000006229050 .functor MUXZ 32, o0000000006232308, L_0000000006228e70, L_0000000006229af0, C4<>;
S_00000000061b61b0 .scope module, "Writeback" "writeback" 3 212, 11 4 0, S_000000000620f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_done";
    .port_info 3 /INPUT 32 "data_mem";
    .port_info 4 /INPUT 32 "result_alu";
    .port_info 5 /INPUT 1 "MemToReg";
    .port_info 6 /INPUT 1 "in_RegWrite";
    .port_info 7 /INPUT 5 "in_RegDest";
    .port_info 8 /INPUT 1 "in_PCSrc";
    .port_info 9 /OUTPUT 32 "data_wb";
    .port_info 10 /OUTPUT 1 "out_RegWrite";
    .port_info 11 /OUTPUT 5 "out_RegDest";
    .port_info 12 /OUTPUT 1 "out_PCSrc";
v0000000006228300_0 .net "MemToReg", 0 0, v0000000006272ba0_0;  alias, 1 drivers
v00000000062284e0_0 .var "_MemToReg", 0 0;
v0000000006228620_0 .var "_data_mem", 31 0;
v00000000062283a0_0 .var "_mem_done", 0 0;
v0000000006228440_0 .var "_rd", 4 0;
v0000000006228940_0 .var "_result_alu", 31 0;
v00000000062286c0_0 .net "clk", 0 0, v0000000006229230_0;  alias, 1 drivers
v0000000006227e00_0 .net "data_mem", 31 0, v0000000006273460_0;  alias, 1 drivers
v0000000006228760_0 .var "data_wb", 31 0;
v0000000006227c20_0 .net "in_PCSrc", 0 0, v0000000006273000_0;  alias, 1 drivers
v0000000006227ae0_0 .net "in_RegDest", 4 0, v00000000062722e0_0;  alias, 1 drivers
v0000000006227220_0 .net "in_RegWrite", 0 0, v0000000006272380_0;  alias, 1 drivers
v0000000006227860_0 .net "mem_done", 0 0, v00000000062721a0_0;  alias, 1 drivers
v0000000006227ea0_0 .var "out_PCSrc", 0 0;
v0000000006227360_0 .var "out_RegDest", 4 0;
v0000000006227fe0_0 .var "out_RegWrite", 0 0;
v00000000062274a0_0 .net "result_alu", 31 0, v00000000062098f0_0;  alias, 1 drivers
v0000000006227040_0 .net "rst", 0 0, v0000000006228dd0_0;  alias, 1 drivers
E_00000000061f9de0 .event anyedge, v00000000062283a0_0, v00000000062284e0_0, v0000000006228620_0, v0000000006228940_0;
S_00000000061b6340 .scope module, "ram" "ram" 3 34, 12 6 0, S_000000000620f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /OUTPUT 32 "data_out";
v0000000006228580_0 .net *"_ivl_0", 255 0, L_0000000006229eb0;  1 drivers
v0000000006227900_0 .net "address", 31 0, v0000000006272100_0;  alias, 1 drivers
v0000000006226dc0_0 .net "clk", 0 0, v0000000006229230_0;  alias, 1 drivers
v0000000006227540_0 .net "data_in", 31 0, v00000000062729c0_0;  alias, 1 drivers
v0000000006226aa0_0 .net "data_out", 31 0, L_00000000062299b0;  alias, 1 drivers
v0000000006226f00_0 .var/i "i", 31 0;
v0000000006228800_0 .net "reset", 0 0, v0000000006228dd0_0;  alias, 1 drivers
v00000000062281c0 .array "storage", 0 31, 255 0;
v00000000062275e0_0 .net "write_enable", 0 0, v0000000006272240_0;  alias, 1 drivers
E_00000000061f9ca0 .event anyedge, v0000000006209350_0;
L_0000000006229eb0 .array/port v00000000062281c0, v0000000006272100_0;
L_00000000062299b0 .part L_0000000006229eb0, 0, 32;
    .scope S_00000000061b6340;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006226f00_0, 0, 32;
T_0.0 ; Top of for-loop 
    %load/vec4 v0000000006226f00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0000000006226f00_0;
    %store/vec4a v00000000062281c0, 4, 0;
T_0.2 ; for-loop step statement
    %load/vec4 v0000000006226f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000006226f00_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %end;
    .thread T_0;
    .scope S_00000000061b6340;
T_1 ;
    %wait E_00000000061f9ca0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006226f00_0, 0, 32;
T_1.0 ; Top of for-loop 
    %load/vec4 v0000000006226f00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0000000006226f00_0;
    %store/vec4a v00000000062281c0, 4, 0;
T_1.2 ; for-loop step statement
    %load/vec4 v0000000006226f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000006226f00_0, 0, 32;
    %jmp T_1.0;
T_1.1 ; for-loop exit label
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000061b6340;
T_2 ;
    %wait E_00000000061f97a0;
    %load/vec4 v00000000062275e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000000006227540_0;
    %pad/u 256;
    %ix/getv 3, v0000000006227900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000062281c0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000061b6020;
T_3 ;
    %vpi_call 10 17 "$display", "../testbenches/cpu_tb_rom.txt" {0 0 0};
    %vpi_call 10 18 "$readmemh", "../testbenches/cpu_tb_rom.txt", v0000000006228120, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000000006179200;
T_4 ;
    %wait E_00000000061f97a0;
    %load/vec4 v0000000006227a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000000062288a0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v00000000062270e0_0;
    %load/vec4 v00000000062288a0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %store/vec4a v0000000006272600, 4, 0;
T_4.2 ;
T_4.0 ;
    %load/vec4 v00000000062726a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000062735a0_0, 0, 32;
T_4.6 ; Top of for-loop 
    %load/vec4 v00000000062735a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.7, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000062735a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000000006272600, 4, 0;
T_4.8 ; for-loop step statement
    %load/vec4 v00000000062735a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000062735a0_0, 0, 32;
    %jmp T_4.6;
T_4.7 ; for-loop exit label
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000000006272420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006272880_0, 0, 32;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0000000006272420_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000000006272600, 4;
    %store/vec4 v0000000006272880_0, 0, 32;
T_4.10 ;
    %load/vec4 v0000000006273640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006227cc0_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0000000006273640_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000000006272600, 4;
    %store/vec4 v0000000006227cc0_0, 0, 32;
T_4.12 ;
T_4.5 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000001ee0b0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006272920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006272d80_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_00000000001ee0b0;
T_6 ;
    %wait E_00000000061f99e0;
    %load/vec4 v0000000006272e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006272d80_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000006273aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000000006272ce0_0;
    %store/vec4 v0000000006272d80_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000000006272920_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000006272d80_0, 0, 32;
T_6.3 ;
T_6.1 ;
    %load/vec4 v0000000006272d80_0;
    %store/vec4 v0000000006272920_0, 0, 32;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000620f200;
T_7 ;
    %wait E_00000000061f99e0;
    %load/vec4 v0000000006209350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000620a2f0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000006209d50_0;
    %store/vec4 v000000000620a2f0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000620f200;
T_8 ;
    %wait E_00000000061fa2a0;
    %load/vec4 v000000000620a2f0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000006209c10_0, 0, 32;
    %load/vec4 v0000000006209a30_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.11;
T_8.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000006209030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006208d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000620a7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006209cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006209170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000620a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062097b0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000620aa70_0, 0, 4;
    %load/vec4 v000000000620a2f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000000006209c10_0, 0, 32;
    %jmp T_8.11;
T_8.1 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000006209030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006208d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000620a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006209cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006209170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000620a890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000062097b0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000620aa70_0, 0, 4;
    %load/vec4 v000000000620a2f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000000006209c10_0, 0, 32;
    %jmp T_8.11;
T_8.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000006209030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006208d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000620a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006209cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006209170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000620a890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000062097b0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000620aa70_0, 0, 4;
    %load/vec4 v000000000620a2f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000006209c10_0, 0, 32;
    %jmp T_8.11;
T_8.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000006209030_0, 0, 3;
    %load/vec4 v000000000620a9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v000000000620a2f0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000006209c10_0, 0, 32;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
    %jmp T_8.11;
T_8.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000006209030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006208d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006209cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006209170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000620a890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000062097b0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000620aa70_0, 0, 4;
    %load/vec4 v000000000620a2f0_0;
    %parti/s 4, 8, 5;
    %load/vec4 v000000000620a2f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000620a2f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000620a2f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000006209c10_0, 0, 32;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000006209030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006208d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000620a7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006209cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006209170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000620a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062097b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000620aa70_0, 0, 4;
    %load/vec4 v000000000620a2f0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000006209c10_0, 0, 32;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000006209030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006208d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006209cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006209170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000620a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062097b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000620aa70_0, 0, 4;
    %load/vec4 v000000000620a2f0_0;
    %parti/s 5, 7, 4;
    %load/vec4 v000000000620a2f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000000006209c10_0, 0, 32;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000006209030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006208d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000620a7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006209cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006209170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000620a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062097b0_0, 0, 1;
    %load/vec4 v000000000620a2f0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000006209c10_0, 0, 32;
    %load/vec4 v000000000620a9d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000620aa70_0, 0, 4;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v000000000620a9d0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_8.16, 4;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v000000000620a9d0_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_8.20, 4;
    %flag_mov 8, 4;
    %load/vec4 v000000000620a9d0_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_8.20;
    %jmp/0xz  T_8.18, 4;
T_8.18 ;
T_8.17 ;
T_8.15 ;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000006209030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006208d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000620a7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006209cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006209170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000620a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062097b0_0, 0, 1;
    %load/vec4 v000000000620a9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %jmp T_8.25;
T_8.21 ;
    %load/vec4 v0000000006209710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %jmp T_8.28;
T_8.26 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000620aa70_0, 0, 4;
    %jmp T_8.28;
T_8.27 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000620aa70_0, 0, 4;
    %jmp T_8.28;
T_8.28 ;
    %pop/vec4 1;
    %jmp T_8.25;
T_8.22 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000620aa70_0, 0, 4;
    %jmp T_8.25;
T_8.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000000000620aa70_0, 0, 4;
    %jmp T_8.25;
T_8.24 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000000000620aa70_0, 0, 4;
    %jmp T_8.25;
T_8.25 ;
    %pop/vec4 1;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000006209030_0, 0, 3;
    %load/vec4 v000000000620a2f0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000006209c10_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000006209030_0, 0, 3;
    %load/vec4 v000000000620a2f0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000006209c10_0, 0, 32;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000061d4490;
T_9 ;
    %wait E_00000000061f9d20;
    %load/vec4 v00000000062093f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062098f0_0, 0, 32;
    %jmp T_9.10;
T_9.0 ;
    %load/vec4 v0000000006209850_0;
    %load/vec4 v000000000620a610_0;
    %and;
    %store/vec4 v00000000062098f0_0, 0, 32;
    %jmp T_9.10;
T_9.1 ;
    %load/vec4 v0000000006209850_0;
    %load/vec4 v000000000620a610_0;
    %or;
    %store/vec4 v00000000062098f0_0, 0, 32;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v0000000006209850_0;
    %load/vec4 v000000000620a610_0;
    %add;
    %store/vec4 v00000000062098f0_0, 0, 32;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v0000000006209850_0;
    %load/vec4 v000000000620a610_0;
    %xor;
    %store/vec4 v00000000062098f0_0, 0, 32;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v0000000006209850_0;
    %load/vec4 v000000000620a610_0;
    %sub;
    %store/vec4 v00000000062098f0_0, 0, 32;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v0000000006209850_0;
    %inv;
    %store/vec4 v00000000062098f0_0, 0, 32;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v0000000006209850_0;
    %ix/getv 4, v000000000620a610_0;
    %shiftl 4;
    %store/vec4 v00000000062098f0_0, 0, 32;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v0000000006209850_0;
    %ix/getv 4, v000000000620a610_0;
    %shiftr 4;
    %store/vec4 v00000000062098f0_0, 0, 32;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v0000000006209850_0;
    %ix/getv 4, v000000000620a610_0;
    %shiftr 4;
    %store/vec4 v00000000062098f0_0, 0, 32;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %load/vec4 v00000000062098f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000000000620a390_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000061c4b40;
T_10 ;
    %wait E_00000000061f99e0;
    %load/vec4 v0000000006273e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006208ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000620a110_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000006272560_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000620a070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000620ab10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006208c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006209b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006209490_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006209fd0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000000000620a430_0;
    %store/vec4 v00000000061edb10_0, 0, 1;
    %load/vec4 v00000000062092b0_0;
    %store/vec4 v00000000061ed890_0, 0, 1;
    %load/vec4 v00000000061ed250_0;
    %store/vec4 v0000000006273dc0_0, 0, 1;
    %load/vec4 v00000000061ed110_0;
    %store/vec4 v00000000061ecd50_0, 0, 5;
    %load/vec4 v000000000620a250_0;
    %store/vec4 v00000000061ed9d0_0, 0, 1;
    %load/vec4 v00000000062095d0_0;
    %store/vec4 v00000000061eccb0_0, 0, 1;
    %load/vec4 v0000000006209530_0;
    %store/vec4 v00000000061ece90_0, 0, 1;
    %load/vec4 v0000000006272740_0;
    %pad/u 5;
    %store/vec4 v0000000006272560_0, 0, 5;
    %load/vec4 v0000000006272740_0;
    %store/vec4 v000000000620a070_0, 0, 32;
    %load/vec4 v0000000006272b00_0;
    %store/vec4 v000000000620ab10_0, 0, 32;
    %load/vec4 v0000000006273d20_0;
    %store/vec4 v0000000006208c70_0, 0, 32;
    %load/vec4 v0000000006209210_0;
    %store/vec4 v0000000006209b70_0, 0, 32;
    %load/vec4 v000000000620a750_0;
    %store/vec4 v0000000006209490_0, 0, 32;
    %load/vec4 v000000000620a6b0_0;
    %store/vec4 v0000000006209fd0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000061c4b40;
T_11 ;
    %wait E_00000000061f9ba0;
    %load/vec4 v0000000006209990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v000000000620ab10_0;
    %store/vec4 v0000000006208ef0_0, 0, 32;
    %load/vec4 v0000000006209b70_0;
    %store/vec4 v000000000620a110_0, 0, 32;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v000000000620ab10_0;
    %store/vec4 v0000000006208ef0_0, 0, 32;
    %load/vec4 v0000000006208c70_0;
    %store/vec4 v000000000620a110_0, 0, 32;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v000000000620ab10_0;
    %store/vec4 v0000000006208ef0_0, 0, 32;
    %load/vec4 v0000000006209fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0000000006209b70_0;
    %store/vec4 v000000000620a110_0, 0, 32;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v0000000006208c70_0;
    %store/vec4 v000000000620a110_0, 0, 32;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v000000000620a070_0;
    %store/vec4 v0000000006208ef0_0, 0, 32;
    %load/vec4 v0000000006209b70_0;
    %store/vec4 v000000000620a110_0, 0, 32;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0000000006209490_0;
    %store/vec4 v0000000006208ef0_0, 0, 32;
    %load/vec4 v0000000006209b70_0;
    %store/vec4 v000000000620a110_0, 0, 32;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0000000006209490_0;
    %store/vec4 v0000000006208ef0_0, 0, 32;
    %load/vec4 v0000000006209b70_0;
    %store/vec4 v000000000620a110_0, 0, 32;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0000000006209490_0;
    %store/vec4 v0000000006208ef0_0, 0, 32;
    %load/vec4 v0000000006209b70_0;
    %store/vec4 v000000000620a110_0, 0, 32;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000006178f00;
T_12 ;
    %wait E_00000000061f99e0;
    %load/vec4 v0000000006273320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062730a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062731e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062736e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006273280_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000062722e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006272ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006272380_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000062722e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006273140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006273000_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006272100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062729c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006272240_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000006273be0_0;
    %store/vec4 v00000000062730a0_0, 0, 32;
    %load/vec4 v0000000006272a60_0;
    %store/vec4 v00000000062731e0_0, 0, 32;
    %load/vec4 v0000000006273a00_0;
    %store/vec4 v00000000062736e0_0, 0, 1;
    %load/vec4 v0000000006273c80_0;
    %store/vec4 v0000000006273280_0, 0, 1;
    %load/vec4 v0000000006272060_0;
    %assign/vec4 v0000000006272380_0, 0;
    %load/vec4 v0000000006273f00_0;
    %assign/vec4 v00000000062722e0_0, 0;
    %load/vec4 v00000000062738c0_0;
    %assign/vec4 v0000000006273140_0, 0;
    %load/vec4 v00000000062724c0_0;
    %assign/vec4 v0000000006273000_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000006178f00;
T_13 ;
    %wait E_00000000061f9820;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062721a0_0, 0, 1;
    %load/vec4 v00000000062736e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006272240_0, 0, 1;
    %load/vec4 v00000000062730a0_0;
    %store/vec4 v0000000006272100_0, 0, 32;
    %load/vec4 v00000000062733c0_0;
    %store/vec4 v0000000006273460_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000062721a0_0, 0, 1;
T_13.0 ;
    %load/vec4 v0000000006273280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006272240_0, 0, 1;
    %load/vec4 v00000000062730a0_0;
    %store/vec4 v0000000006272100_0, 0, 32;
    %load/vec4 v00000000062731e0_0;
    %store/vec4 v00000000062729c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000062721a0_0, 0, 1;
T_13.2 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000061b61b0;
T_14 ;
    %wait E_00000000061f99e0;
    %load/vec4 v0000000006227040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062283a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062284e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006228620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006228940_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000006228440_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000006227360_0, 0, 5;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000006227860_0;
    %store/vec4 v00000000062283a0_0, 0, 1;
    %load/vec4 v0000000006228300_0;
    %store/vec4 v00000000062284e0_0, 0, 1;
    %load/vec4 v0000000006227e00_0;
    %store/vec4 v0000000006228620_0, 0, 32;
    %load/vec4 v00000000062274a0_0;
    %store/vec4 v0000000006228940_0, 0, 32;
    %load/vec4 v0000000006227ae0_0;
    %store/vec4 v0000000006227360_0, 0, 5;
    %load/vec4 v0000000006227c20_0;
    %store/vec4 v0000000006227ea0_0, 0, 1;
    %load/vec4 v0000000006227220_0;
    %store/vec4 v0000000006227fe0_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000000061b61b0;
T_15 ;
    %wait E_00000000061f9de0;
    %load/vec4 v00000000062283a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v00000000062284e0_0;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000000006228620_0;
    %store/vec4 v0000000006228760_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000006228940_0;
    %store/vec4 v0000000006228760_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000000000620c040;
T_16 ;
    %vpi_call 2 15 "$display", "STARTING" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006228dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006229230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006229230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006229230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006228dd0_0, 0, 1;
    %vpi_call 2 26 "$display", "00000000000000000000000000000000 | %b", &A<v0000000006272600, 0> {0 0 0};
    %vpi_call 2 28 "$display", "00100093 | %h", v0000000006273960_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006229230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006229230_0, 0, 1;
    %vpi_call 2 35 "$display", "00100093 | %h", &A<v0000000006228120, 0> {0 0 0};
    %vpi_call 2 36 "$display", "00100093 | %h", v0000000006273960_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006229230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006229230_0, 0, 1;
    %vpi_call 2 43 "$display", "00100093 | %h", v0000000006273960_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006229230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006229230_0, 0, 1;
    %vpi_call 2 50 "$display", "00100093 | %h", v0000000006273960_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006229230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006229230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006229230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006229230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006229230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006229230_0, 0, 1;
    %vpi_call 2 67 "$display", "00000000000000000000000000000001 | %b", &A<v0000000006272600, 0> {0 0 0};
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../testbenches/cpu_tb.v";
    "./cpu.v";
    "./cpu/decode.v";
    "./cpu/execute.v";
    "./cpu/alu.v";
    "./cpu/fetch.v";
    "./cpu/memory.v";
    "./cpu/register_bank.v";
    "./rom.v";
    "./cpu/writeback.v";
    "./ram.v";
