// Seed: 1472422919
module module_0 (
    output supply0 id_0,
    input wor id_1,
    output uwire id_2,
    output supply0 id_3,
    input tri id_4,
    output supply1 id_5
);
  initial begin
    disable id_7;
    id_3 = 1;
    disable id_8;
    if (1) id_7 <= 1;
  end
endmodule
module module_0 (
    output tri1  id_0,
    input  wor   id_1,
    input  wor   id_2,
    input  uwire id_3
);
  wire id_5;
  tri1 id_6 = id_1;
  wire id_7;
  module_1(
      .id_0(id_6), .id_1(id_3), .id_2((1'b0)), .id_3(id_2)
  ); module_0(
      id_0, id_6, id_6, id_0, id_6, id_0
  );
  wire id_8;
  wire id_9;
endmodule
