
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008500  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  20008500  20008500  00010500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000520  20008508  20008508  00010508  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000001f0  20008a28  20008a28  00010a28  2**2
                  ALLOC
  4 .stack        00003000  20008c18  20008c18  00010a28  2**0
                  ALLOC
  5 .comment      00000158  00000000  00000000  00010a28  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000388  00000000  00000000  00010b80  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000782  00000000  00000000  00010f08  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00005289  00000000  00000000  0001168a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000bcb  00000000  00000000  00016913  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000024e3  00000000  00000000  000174de  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001770  00000000  00000000  000199c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000021eb  00000000  00000000  0001b134  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000012ce  00000000  00000000  0001d31f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00038e47  00000000  00000000  0001e5ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00057434  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000348  00000000  00000000  00057459  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20000fd1 	.word	0x20000fd1
2000006c:	20000ffd 	.word	0x20000ffd
20000070:	20001b4d 	.word	0x20001b4d
20000074:	20001b79 	.word	0x20001b79
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20001ba5 	.word	0x20001ba5
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20008508 	.word	0x20008508
20000450:	20008508 	.word	0x20008508
20000454:	20008508 	.word	0x20008508
20000458:	20008a28 	.word	0x20008a28
2000045c:	00000000 	.word	0x00000000
20000460:	20008a28 	.word	0x20008a28
20000464:	20008c18 	.word	0x20008c18
20000468:	20001de9 	.word	0x20001de9
2000046c:	200004a1 	.word	0x200004a1

20000470 <__do_global_dtors_aux>:
20000470:	f648 2328 	movw	r3, #35368	; 0x8a28
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f248 5008 	movw	r0, #34056	; 0x8508
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <main>:
//It's also syntactically incorrect, FFS (line 12 extra paren)

//Below is an example that actually works

int main()
{
200004a0:	b580      	push	{r7, lr}
200004a2:	b084      	sub	sp, #16
200004a4:	af00      	add	r7, sp, #0
  int i=0, curr;
200004a6:	f04f 0300 	mov.w	r3, #0
200004aa:	607b      	str	r3, [r7, #4]
  Pixy_init();
200004ac:	f000 f8a8 	bl	20000600 <Pixy_init>
  printf("start pixy loop\r\n");
200004b0:	f248 10e0 	movw	r0, #33248	; 0x81e0
200004b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004b8:	f002 f944 	bl	20002744 <puts>
200004bc:	e000      	b.n	200004c0 <main+0x20>
			printf("frame %d\r\n", i);
			pixy_block_t *b = &g_blocks[0];
			pixy_print(b);
		//}
	}
  }
200004be:	bf00      	nop
  int i=0, curr;
  Pixy_init();
  printf("start pixy loop\r\n");
  while(1)
  {
	curr = Pixy_get_blocks(50);
200004c0:	f04f 0032 	mov.w	r0, #50	; 0x32
200004c4:	f000 f912 	bl	200006ec <Pixy_get_blocks>
200004c8:	4603      	mov	r3, r0
200004ca:	60bb      	str	r3, [r7, #8]
	if(curr){
200004cc:	68bb      	ldr	r3, [r7, #8]
200004ce:	2b00      	cmp	r3, #0
200004d0:	d0f5      	beq.n	200004be <main+0x1e>
		//++i;
		//This should print roughly once per second
		//if(i%50 == 0){
			printf("frame %d\r\n", i);
200004d2:	f248 10f4 	movw	r0, #33268	; 0x81f4
200004d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004da:	6879      	ldr	r1, [r7, #4]
200004dc:	f002 f8c4 	bl	20002668 <printf>
			pixy_block_t *b = &g_blocks[0];
200004e0:	f648 23b0 	movw	r3, #35504	; 0x8ab0
200004e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004e8:	681b      	ldr	r3, [r3, #0]
200004ea:	60fb      	str	r3, [r7, #12]
			pixy_print(b);
200004ec:	68f8      	ldr	r0, [r7, #12]
200004ee:	f000 f9c9 	bl	20000884 <pixy_print>
		//}
	}
  }
200004f2:	e7e5      	b.n	200004c0 <main+0x20>

200004f4 <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
200004f4:	b580      	push	{r7, lr}
200004f6:	b084      	sub	sp, #16
200004f8:	af00      	add	r7, sp, #0
200004fa:	4603      	mov	r3, r0
200004fc:	71fb      	strb	r3, [r7, #7]

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
200004fe:	f648 3008 	movw	r0, #35592	; 0x8b08
20000502:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000506:	f04f 0100 	mov.w	r1, #0
2000050a:	f000 ffbf 	bl	2000148c <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
2000050e:	79fb      	ldrb	r3, [r7, #7]
20000510:	f648 3008 	movw	r0, #35592	; 0x8b08
20000514:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000518:	4619      	mov	r1, r3
2000051a:	f001 f883 	bl	20001624 <MSS_SPI_transfer_frame>
2000051e:	4603      	mov	r3, r0
20000520:	73fb      	strb	r3, [r7, #15]
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000522:	f648 3008 	movw	r0, #35592	; 0x8b08
20000526:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000052a:	f04f 0100 	mov.w	r1, #0
2000052e:	f001 f831 	bl	20001594 <MSS_SPI_clear_slave_select>

    return in_rx;
20000532:	7bfb      	ldrb	r3, [r7, #15]
}
20000534:	4618      	mov	r0, r3
20000536:	f107 0710 	add.w	r7, r7, #16
2000053a:	46bd      	mov	sp, r7
2000053c:	bd80      	pop	{r7, pc}
2000053e:	bf00      	nop

20000540 <getWord>:


uint16_t getWord() {
20000540:	b580      	push	{r7, lr}
20000542:	b082      	sub	sp, #8
20000544:	af00      	add	r7, sp, #0
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;
20000546:	f04f 0300 	mov.w	r3, #0
2000054a:	71fb      	strb	r3, [r7, #7]

    if (g_outLen) {
2000054c:	f648 236c 	movw	r3, #35436	; 0x8a6c
20000550:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000554:	781b      	ldrb	r3, [r3, #0]
20000556:	2b00      	cmp	r3, #0
20000558:	d035      	beq.n	200005c6 <getWord+0x86>
        w = getByte(PIXY_SYNC_BYTE_DATA);
2000055a:	f04f 005b 	mov.w	r0, #91	; 0x5b
2000055e:	f7ff ffc9 	bl	200004f4 <getByte>
20000562:	4603      	mov	r3, r0
20000564:	80bb      	strh	r3, [r7, #4]
        cout = g_outBuf[g_outReadIndex++];
20000566:	f648 236d 	movw	r3, #35437	; 0x8a6d
2000056a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000056e:	781a      	ldrb	r2, [r3, #0]
20000570:	4611      	mov	r1, r2
20000572:	f648 232c 	movw	r3, #35372	; 0x8a2c
20000576:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000057a:	5c5b      	ldrb	r3, [r3, r1]
2000057c:	71fb      	strb	r3, [r7, #7]
2000057e:	f102 0301 	add.w	r3, r2, #1
20000582:	b2da      	uxtb	r2, r3
20000584:	f648 236d 	movw	r3, #35437	; 0x8a6d
20000588:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000058c:	701a      	strb	r2, [r3, #0]
        g_outLen--;
2000058e:	f648 236c 	movw	r3, #35436	; 0x8a6c
20000592:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000596:	781b      	ldrb	r3, [r3, #0]
20000598:	f103 33ff 	add.w	r3, r3, #4294967295
2000059c:	b2da      	uxtb	r2, r3
2000059e:	f648 236c 	movw	r3, #35436	; 0x8a6c
200005a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005a6:	701a      	strb	r2, [r3, #0]
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
200005a8:	f648 236d 	movw	r3, #35437	; 0x8a6d
200005ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005b0:	781b      	ldrb	r3, [r3, #0]
200005b2:	2b40      	cmp	r3, #64	; 0x40
200005b4:	d10e      	bne.n	200005d4 <getWord+0x94>
            g_outReadIndex = 0;
200005b6:	f648 236d 	movw	r3, #35437	; 0x8a6d
200005ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005be:	f04f 0200 	mov.w	r2, #0
200005c2:	701a      	strb	r2, [r3, #0]
200005c4:	e007      	b.n	200005d6 <getWord+0x96>
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
200005c6:	f04f 005a 	mov.w	r0, #90	; 0x5a
200005ca:	f7ff ff93 	bl	200004f4 <getByte>
200005ce:	4603      	mov	r3, r0
200005d0:	80bb      	strh	r3, [r7, #4]
200005d2:	e000      	b.n	200005d6 <getWord+0x96>
    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
200005d4:	bf00      	nop
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
200005d6:	88bb      	ldrh	r3, [r7, #4]
200005d8:	ea4f 2303 	mov.w	r3, r3, lsl #8
200005dc:	80bb      	strh	r3, [r7, #4]
    c = getByte(cout);  // send out data byte
200005de:	79fb      	ldrb	r3, [r7, #7]
200005e0:	4618      	mov	r0, r3
200005e2:	f7ff ff87 	bl	200004f4 <getByte>
200005e6:	4603      	mov	r3, r0
200005e8:	71bb      	strb	r3, [r7, #6]
    w |= c;
200005ea:	79ba      	ldrb	r2, [r7, #6]
200005ec:	88bb      	ldrh	r3, [r7, #4]
200005ee:	ea42 0303 	orr.w	r3, r2, r3
200005f2:	80bb      	strh	r3, [r7, #4]

    return w;
200005f4:	88bb      	ldrh	r3, [r7, #4]
}
200005f6:	4618      	mov	r0, r3
200005f8:	f107 0708 	add.w	r7, r7, #8
200005fc:	46bd      	mov	sp, r7
200005fe:	bd80      	pop	{r7, pc}

20000600 <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
20000600:	b580      	push	{r7, lr}
20000602:	b084      	sub	sp, #16
20000604:	af02      	add	r7, sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
20000606:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
2000060a:	f001 fc1d 	bl	20001e48 <malloc>
2000060e:	4603      	mov	r3, r0
20000610:	461a      	mov	r2, r3
20000612:	f648 23b0 	movw	r3, #35504	; 0x8ab0
20000616:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000061a:	601a      	str	r2, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy
2000061c:	f04f 0308 	mov.w	r3, #8
20000620:	71fb      	strb	r3, [r7, #7]

    MSS_SPI_init(&g_mss_spi1);
20000622:	f648 3008 	movw	r0, #35592	; 0x8b08
20000626:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000062a:	f000 fd55 	bl	200010d8 <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
2000062e:	79fb      	ldrb	r3, [r7, #7]
20000630:	9300      	str	r3, [sp, #0]
20000632:	f648 3008 	movw	r0, #35592	; 0x8b08
20000636:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000063a:	f04f 0100 	mov.w	r1, #0
2000063e:	f04f 0200 	mov.w	r2, #0
20000642:	f04f 0307 	mov.w	r3, #7
20000646:	f000 fe91 	bl	2000136c <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pix documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
2000064a:	f107 0708 	add.w	r7, r7, #8
2000064e:	46bd      	mov	sp, r7
20000650:	bd80      	pop	{r7, pc}
20000652:	bf00      	nop

20000654 <Pixy_get_start>:

int Pixy_get_start(void) {
20000654:	b580      	push	{r7, lr}
20000656:	b082      	sub	sp, #8
20000658:	af00      	add	r7, sp, #0
    uint16_t w, lastw;

    lastw = 0xffff;
2000065a:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000065e:	80fb      	strh	r3, [r7, #6]

    while (1) {
        w = getWord();
20000660:	f7ff ff6e 	bl	20000540 <getWord>
20000664:	4603      	mov	r3, r0
20000666:	80bb      	strh	r3, [r7, #4]
        if (w == 0 && lastw == 0)
20000668:	88bb      	ldrh	r3, [r7, #4]
2000066a:	2b00      	cmp	r3, #0
2000066c:	d105      	bne.n	2000067a <Pixy_get_start+0x26>
2000066e:	88fb      	ldrh	r3, [r7, #6]
20000670:	2b00      	cmp	r3, #0
20000672:	d102      	bne.n	2000067a <Pixy_get_start+0x26>
            return 0;  // no start code
20000674:	f04f 0300 	mov.w	r3, #0
20000678:	e033      	b.n	200006e2 <Pixy_get_start+0x8e>
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
2000067a:	88ba      	ldrh	r2, [r7, #4]
2000067c:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000680:	429a      	cmp	r2, r3
20000682:	d10e      	bne.n	200006a2 <Pixy_get_start+0x4e>
20000684:	88fa      	ldrh	r2, [r7, #6]
20000686:	f64a 2355 	movw	r3, #43605	; 0xaa55
2000068a:	429a      	cmp	r2, r3
2000068c:	d109      	bne.n	200006a2 <Pixy_get_start+0x4e>
            g_blockType = NORMAL_BLOCK;
2000068e:	f648 23b4 	movw	r3, #35508	; 0x8ab4
20000692:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000696:	f04f 0200 	mov.w	r2, #0
2000069a:	701a      	strb	r2, [r3, #0]
            return 1;  // code found!
2000069c:	f04f 0301 	mov.w	r3, #1
200006a0:	e01f      	b.n	200006e2 <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
200006a2:	88ba      	ldrh	r2, [r7, #4]
200006a4:	f64a 2356 	movw	r3, #43606	; 0xaa56
200006a8:	429a      	cmp	r2, r3
200006aa:	d10e      	bne.n	200006ca <Pixy_get_start+0x76>
200006ac:	88fa      	ldrh	r2, [r7, #6]
200006ae:	f64a 2355 	movw	r3, #43605	; 0xaa55
200006b2:	429a      	cmp	r2, r3
200006b4:	d109      	bne.n	200006ca <Pixy_get_start+0x76>
            g_blockType = CC_BLOCK;  // found color code block
200006b6:	f648 23b4 	movw	r3, #35508	; 0x8ab4
200006ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006be:	f04f 0201 	mov.w	r2, #1
200006c2:	701a      	strb	r2, [r3, #0]
            return 1;
200006c4:	f04f 0301 	mov.w	r3, #1
200006c8:	e00b      	b.n	200006e2 <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORDX)
200006ca:	88ba      	ldrh	r2, [r7, #4]
200006cc:	f245 53aa 	movw	r3, #21930	; 0x55aa
200006d0:	429a      	cmp	r2, r3
200006d2:	d103      	bne.n	200006dc <Pixy_get_start+0x88>
            getByte(0);  // we're out of sync! (backwards)
200006d4:	f04f 0000 	mov.w	r0, #0
200006d8:	f7ff ff0c 	bl	200004f4 <getByte>

        lastw = w;
200006dc:	88bb      	ldrh	r3, [r7, #4]
200006de:	80fb      	strh	r3, [r7, #6]
    }
200006e0:	e7be      	b.n	20000660 <Pixy_get_start+0xc>
}
200006e2:	4618      	mov	r0, r3
200006e4:	f107 0708 	add.w	r7, r7, #8
200006e8:	46bd      	mov	sp, r7
200006ea:	bd80      	pop	{r7, pc}

200006ec <Pixy_get_blocks>:

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
200006ec:	b580      	push	{r7, lr}
200006ee:	b086      	sub	sp, #24
200006f0:	af00      	add	r7, sp, #0
200006f2:	4603      	mov	r3, r0
200006f4:	80fb      	strh	r3, [r7, #6]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
200006f6:	f648 2370 	movw	r3, #35440	; 0x8a70
200006fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006fe:	681b      	ldr	r3, [r3, #0]
20000700:	2b00      	cmp	r3, #0
20000702:	d107      	bne.n	20000714 <Pixy_get_blocks+0x28>
        if (Pixy_get_start() == 0)
20000704:	f7ff ffa6 	bl	20000654 <Pixy_get_start>
20000708:	4603      	mov	r3, r0
2000070a:	2b00      	cmp	r3, #0
2000070c:	d10a      	bne.n	20000724 <Pixy_get_blocks+0x38>
            return 0;
2000070e:	f04f 0300 	mov.w	r3, #0
20000712:	e0b1      	b.n	20000878 <Pixy_get_blocks+0x18c>
    } else
        g_skipStart = 0;
20000714:	f648 2370 	movw	r3, #35440	; 0x8a70
20000718:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000071c:	f04f 0200 	mov.w	r2, #0
20000720:	601a      	str	r2, [r3, #0]
20000722:	e000      	b.n	20000726 <Pixy_get_blocks+0x3a>
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
            return 0;
20000724:	bf00      	nop
    } else
        g_skipStart = 0;

    for (blockCount = 0;
20000726:	f04f 0300 	mov.w	r3, #0
2000072a:	81fb      	strh	r3, [r7, #14]
2000072c:	e09b      	b.n	20000866 <Pixy_get_blocks+0x17a>
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
2000072e:	f7ff ff07 	bl	20000540 <getWord>
20000732:	4603      	mov	r3, r0
20000734:	823b      	strh	r3, [r7, #16]
        if (checksum ==
20000736:	8a3a      	ldrh	r2, [r7, #16]
20000738:	f64a 2355 	movw	r3, #43605	; 0xaa55
2000073c:	429a      	cmp	r2, r3
2000073e:	d10f      	bne.n	20000760 <Pixy_get_blocks+0x74>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
20000740:	f648 2370 	movw	r3, #35440	; 0x8a70
20000744:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000748:	f04f 0201 	mov.w	r2, #1
2000074c:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
2000074e:	f648 23b4 	movw	r3, #35508	; 0x8ab4
20000752:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000756:	f04f 0200 	mov.w	r2, #0
2000075a:	701a      	strb	r2, [r3, #0]
            return blockCount;
2000075c:	89fb      	ldrh	r3, [r7, #14]
2000075e:	e08b      	b.n	20000878 <Pixy_get_blocks+0x18c>
        } else if (checksum == PIXY_START_WORD_CC) {
20000760:	8a3a      	ldrh	r2, [r7, #16]
20000762:	f64a 2356 	movw	r3, #43606	; 0xaa56
20000766:	429a      	cmp	r2, r3
20000768:	d10f      	bne.n	2000078a <Pixy_get_blocks+0x9e>
            g_skipStart = 1;
2000076a:	f648 2370 	movw	r3, #35440	; 0x8a70
2000076e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000772:	f04f 0201 	mov.w	r2, #1
20000776:	601a      	str	r2, [r3, #0]
            g_blockType = CC_BLOCK;
20000778:	f648 23b4 	movw	r3, #35508	; 0x8ab4
2000077c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000780:	f04f 0201 	mov.w	r2, #1
20000784:	701a      	strb	r2, [r3, #0]
            return blockCount;
20000786:	89fb      	ldrh	r3, [r7, #14]
20000788:	e076      	b.n	20000878 <Pixy_get_blocks+0x18c>
        } else if (checksum == 0)
2000078a:	8a3b      	ldrh	r3, [r7, #16]
2000078c:	2b00      	cmp	r3, #0
2000078e:	d101      	bne.n	20000794 <Pixy_get_blocks+0xa8>
            return blockCount;
20000790:	89fb      	ldrh	r3, [r7, #14]
20000792:	e071      	b.n	20000878 <Pixy_get_blocks+0x18c>

        block = g_blocks + blockCount;
20000794:	f648 23b0 	movw	r3, #35504	; 0x8ab0
20000798:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000079c:	6819      	ldr	r1, [r3, #0]
2000079e:	89fa      	ldrh	r2, [r7, #14]
200007a0:	4613      	mov	r3, r2
200007a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
200007a6:	4413      	add	r3, r2
200007a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
200007ac:	440b      	add	r3, r1
200007ae:	617b      	str	r3, [r7, #20]

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
200007b0:	f04f 0300 	mov.w	r3, #0
200007b4:	72fb      	strb	r3, [r7, #11]
200007b6:	f04f 0300 	mov.w	r3, #0
200007ba:	827b      	strh	r3, [r7, #18]
200007bc:	e021      	b.n	20000802 <Pixy_get_blocks+0x116>
            if (g_blockType == NORMAL_BLOCK &&
200007be:	f648 23b4 	movw	r3, #35508	; 0x8ab4
200007c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007c6:	781b      	ldrb	r3, [r3, #0]
200007c8:	2b00      	cmp	r3, #0
200007ca:	d107      	bne.n	200007dc <Pixy_get_blocks+0xf0>
200007cc:	7afb      	ldrb	r3, [r7, #11]
200007ce:	2b04      	cmp	r3, #4
200007d0:	d904      	bls.n	200007dc <Pixy_get_blocks+0xf0>
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
200007d2:	697b      	ldr	r3, [r7, #20]
200007d4:	f04f 0200 	mov.w	r2, #0
200007d8:	815a      	strh	r2, [r3, #10]
                break;
200007da:	e015      	b.n	20000808 <Pixy_get_blocks+0x11c>
            }
            w = getWord();
200007dc:	f7ff feb0 	bl	20000540 <getWord>
200007e0:	4603      	mov	r3, r0
200007e2:	81bb      	strh	r3, [r7, #12]
            sum += w;
200007e4:	8a7a      	ldrh	r2, [r7, #18]
200007e6:	89bb      	ldrh	r3, [r7, #12]
200007e8:	4413      	add	r3, r2
200007ea:	827b      	strh	r3, [r7, #18]
            *((uint16_t *)block + i) = w;
200007ec:	697a      	ldr	r2, [r7, #20]
200007ee:	7afb      	ldrb	r3, [r7, #11]
200007f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
200007f4:	4413      	add	r3, r2
200007f6:	89ba      	ldrh	r2, [r7, #12]
200007f8:	801a      	strh	r2, [r3, #0]
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
200007fa:	7afb      	ldrb	r3, [r7, #11]
200007fc:	f103 0301 	add.w	r3, r3, #1
20000800:	72fb      	strb	r3, [r7, #11]
20000802:	7afb      	ldrb	r3, [r7, #11]
20000804:	2b05      	cmp	r3, #5
20000806:	d9da      	bls.n	200007be <Pixy_get_blocks+0xd2>
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
20000808:	8a3a      	ldrh	r2, [r7, #16]
2000080a:	8a7b      	ldrh	r3, [r7, #18]
2000080c:	429a      	cmp	r2, r3
2000080e:	d104      	bne.n	2000081a <Pixy_get_blocks+0x12e>
            blockCount++;
20000810:	89fb      	ldrh	r3, [r7, #14]
20000812:	f103 0301 	add.w	r3, r3, #1
20000816:	81fb      	strh	r3, [r7, #14]
20000818:	e005      	b.n	20000826 <Pixy_get_blocks+0x13a>
        else
            printf("checksum error!\n");
2000081a:	f248 2000 	movw	r0, #33280	; 0x8200
2000081e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000822:	f001 ff8f 	bl	20002744 <puts>

        w = getWord();
20000826:	f7ff fe8b 	bl	20000540 <getWord>
2000082a:	4603      	mov	r3, r0
2000082c:	81bb      	strh	r3, [r7, #12]
        if (w == PIXY_START_WORD)
2000082e:	89ba      	ldrh	r2, [r7, #12]
20000830:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000834:	429a      	cmp	r2, r3
20000836:	d107      	bne.n	20000848 <Pixy_get_blocks+0x15c>
            g_blockType = NORMAL_BLOCK;
20000838:	f648 23b4 	movw	r3, #35508	; 0x8ab4
2000083c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000840:	f04f 0200 	mov.w	r2, #0
20000844:	701a      	strb	r2, [r3, #0]
20000846:	e00e      	b.n	20000866 <Pixy_get_blocks+0x17a>
        else if (w == PIXY_START_WORD_CC)
20000848:	89ba      	ldrh	r2, [r7, #12]
2000084a:	f64a 2356 	movw	r3, #43606	; 0xaa56
2000084e:	429a      	cmp	r2, r3
20000850:	d107      	bne.n	20000862 <Pixy_get_blocks+0x176>
            g_blockType = CC_BLOCK;
20000852:	f648 23b4 	movw	r3, #35508	; 0x8ab4
20000856:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000085a:	f04f 0201 	mov.w	r2, #1
2000085e:	701a      	strb	r2, [r3, #0]
20000860:	e001      	b.n	20000866 <Pixy_get_blocks+0x17a>
        else
            return blockCount;
20000862:	89fb      	ldrh	r3, [r7, #14]
20000864:	e008      	b.n	20000878 <Pixy_get_blocks+0x18c>
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
20000866:	89fa      	ldrh	r2, [r7, #14]
20000868:	88fb      	ldrh	r3, [r7, #6]
2000086a:	429a      	cmp	r2, r3
2000086c:	d203      	bcs.n	20000876 <Pixy_get_blocks+0x18a>
2000086e:	89fb      	ldrh	r3, [r7, #14]
20000870:	2b63      	cmp	r3, #99	; 0x63
20000872:	f67f af5c 	bls.w	2000072e <Pixy_get_blocks+0x42>
20000876:	e7ff      	b.n	20000878 <Pixy_get_blocks+0x18c>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
20000878:	4618      	mov	r0, r3
2000087a:	f107 0718 	add.w	r7, r7, #24
2000087e:	46bd      	mov	sp, r7
20000880:	bd80      	pop	{r7, pc}
20000882:	bf00      	nop

20000884 <pixy_print>:
    t.y = target.y - PIXY_Y_CENTER;

    return t;
}

void pixy_print(pixy_block_t *b){
20000884:	b580      	push	{r7, lr}
20000886:	b082      	sub	sp, #8
20000888:	af00      	add	r7, sp, #0
2000088a:	6078      	str	r0, [r7, #4]
    printf("\tsignature: %d\r\n", b->signature);
2000088c:	687b      	ldr	r3, [r7, #4]
2000088e:	881b      	ldrh	r3, [r3, #0]
20000890:	f248 2010 	movw	r0, #33296	; 0x8210
20000894:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000898:	4619      	mov	r1, r3
2000089a:	f001 fee5 	bl	20002668 <printf>
    printf("\tx: %d\r\n", b->x);
2000089e:	687b      	ldr	r3, [r7, #4]
200008a0:	885b      	ldrh	r3, [r3, #2]
200008a2:	f248 2024 	movw	r0, #33316	; 0x8224
200008a6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008aa:	4619      	mov	r1, r3
200008ac:	f001 fedc 	bl	20002668 <printf>
    printf("\ty: %d\r\n", b->y);
200008b0:	687b      	ldr	r3, [r7, #4]
200008b2:	889b      	ldrh	r3, [r3, #4]
200008b4:	f248 2030 	movw	r0, #33328	; 0x8230
200008b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008bc:	4619      	mov	r1, r3
200008be:	f001 fed3 	bl	20002668 <printf>
    printf("\tw: %d\r\n", b->width);
200008c2:	687b      	ldr	r3, [r7, #4]
200008c4:	88db      	ldrh	r3, [r3, #6]
200008c6:	f248 203c 	movw	r0, #33340	; 0x823c
200008ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008ce:	4619      	mov	r1, r3
200008d0:	f001 feca 	bl	20002668 <printf>
    printf("\th: %d\r\n", b->height);
200008d4:	687b      	ldr	r3, [r7, #4]
200008d6:	891b      	ldrh	r3, [r3, #8]
200008d8:	f248 2048 	movw	r0, #33352	; 0x8248
200008dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008e0:	4619      	mov	r1, r3
200008e2:	f001 fec1 	bl	20002668 <printf>
    printf("\tangle: %d\r\n", b->angle);
200008e6:	687b      	ldr	r3, [r7, #4]
200008e8:	895b      	ldrh	r3, [r3, #10]
200008ea:	f248 2054 	movw	r0, #33364	; 0x8254
200008ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008f2:	4619      	mov	r1, r3
200008f4:	f001 feb8 	bl	20002668 <printf>
}
200008f8:	f107 0708 	add.w	r7, r7, #8
200008fc:	46bd      	mov	sp, r7
200008fe:	bd80      	pop	{r7, pc}

20000900 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20000900:	b480      	push	{r7}
20000902:	b083      	sub	sp, #12
20000904:	af00      	add	r7, sp, #0
20000906:	6078      	str	r0, [r7, #4]
    return -1;
20000908:	f04f 33ff 	mov.w	r3, #4294967295
}
2000090c:	4618      	mov	r0, r3
2000090e:	f107 070c 	add.w	r7, r7, #12
20000912:	46bd      	mov	sp, r7
20000914:	bc80      	pop	{r7}
20000916:	4770      	bx	lr

20000918 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20000918:	b480      	push	{r7}
2000091a:	b083      	sub	sp, #12
2000091c:	af00      	add	r7, sp, #0
2000091e:	6078      	str	r0, [r7, #4]
20000920:	e7fe      	b.n	20000920 <_exit+0x8>
20000922:	bf00      	nop

20000924 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20000924:	b480      	push	{r7}
20000926:	b083      	sub	sp, #12
20000928:	af00      	add	r7, sp, #0
2000092a:	6078      	str	r0, [r7, #4]
2000092c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
2000092e:	683b      	ldr	r3, [r7, #0]
20000930:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20000934:	605a      	str	r2, [r3, #4]
    return 0;
20000936:	f04f 0300 	mov.w	r3, #0
}
2000093a:	4618      	mov	r0, r3
2000093c:	f107 070c 	add.w	r7, r7, #12
20000940:	46bd      	mov	sp, r7
20000942:	bc80      	pop	{r7}
20000944:	4770      	bx	lr
20000946:	bf00      	nop

20000948 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
20000948:	b480      	push	{r7}
2000094a:	b083      	sub	sp, #12
2000094c:	af00      	add	r7, sp, #0
2000094e:	6078      	str	r0, [r7, #4]
    return 1;
20000950:	f04f 0301 	mov.w	r3, #1
}
20000954:	4618      	mov	r0, r3
20000956:	f107 070c 	add.w	r7, r7, #12
2000095a:	46bd      	mov	sp, r7
2000095c:	bc80      	pop	{r7}
2000095e:	4770      	bx	lr

20000960 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20000960:	b480      	push	{r7}
20000962:	b085      	sub	sp, #20
20000964:	af00      	add	r7, sp, #0
20000966:	60f8      	str	r0, [r7, #12]
20000968:	60b9      	str	r1, [r7, #8]
2000096a:	607a      	str	r2, [r7, #4]
    return 0;
2000096c:	f04f 0300 	mov.w	r3, #0
}
20000970:	4618      	mov	r0, r3
20000972:	f107 0714 	add.w	r7, r7, #20
20000976:	46bd      	mov	sp, r7
20000978:	bc80      	pop	{r7}
2000097a:	4770      	bx	lr

2000097c <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
2000097c:	b480      	push	{r7}
2000097e:	b085      	sub	sp, #20
20000980:	af00      	add	r7, sp, #0
20000982:	60f8      	str	r0, [r7, #12]
20000984:	60b9      	str	r1, [r7, #8]
20000986:	607a      	str	r2, [r7, #4]
    return 0;
20000988:	f04f 0300 	mov.w	r3, #0
}
2000098c:	4618      	mov	r0, r3
2000098e:	f107 0714 	add.w	r7, r7, #20
20000992:	46bd      	mov	sp, r7
20000994:	bc80      	pop	{r7}
20000996:	4770      	bx	lr

20000998 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20000998:	b580      	push	{r7, lr}
2000099a:	b084      	sub	sp, #16
2000099c:	af00      	add	r7, sp, #0
2000099e:	60f8      	str	r0, [r7, #12]
200009a0:	60b9      	str	r1, [r7, #8]
200009a2:	607a      	str	r2, [r7, #4]
200009a4:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
200009a6:	f648 2374 	movw	r3, #35444	; 0x8a74
200009aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009ae:	681b      	ldr	r3, [r3, #0]
200009b0:	2b00      	cmp	r3, #0
200009b2:	d110      	bne.n	200009d6 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
200009b4:	f648 20e0 	movw	r0, #35552	; 0x8ae0
200009b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009bc:	f44f 4161 	mov.w	r1, #57600	; 0xe100
200009c0:	f04f 0203 	mov.w	r2, #3
200009c4:	f000 f87e 	bl	20000ac4 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
200009c8:	f648 2374 	movw	r3, #35444	; 0x8a74
200009cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009d0:	f04f 0201 	mov.w	r2, #1
200009d4:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
200009d6:	683b      	ldr	r3, [r7, #0]
200009d8:	f648 20e0 	movw	r0, #35552	; 0x8ae0
200009dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009e0:	6879      	ldr	r1, [r7, #4]
200009e2:	461a      	mov	r2, r3
200009e4:	f000 f970 	bl	20000cc8 <MSS_UART_polled_tx>
    
    return len;
200009e8:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
200009ea:	4618      	mov	r0, r3
200009ec:	f107 0710 	add.w	r7, r7, #16
200009f0:	46bd      	mov	sp, r7
200009f2:	bd80      	pop	{r7, pc}

200009f4 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
200009f4:	b580      	push	{r7, lr}
200009f6:	b084      	sub	sp, #16
200009f8:	af00      	add	r7, sp, #0
200009fa:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
200009fc:	f648 2378 	movw	r3, #35448	; 0x8a78
20000a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a04:	681b      	ldr	r3, [r3, #0]
20000a06:	2b00      	cmp	r3, #0
20000a08:	d108      	bne.n	20000a1c <_sbrk+0x28>
    {
      heap_end = &_end;
20000a0a:	f648 2378 	movw	r3, #35448	; 0x8a78
20000a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a12:	f648 4218 	movw	r2, #35864	; 0x8c18
20000a16:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000a1a:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20000a1c:	f648 2378 	movw	r3, #35448	; 0x8a78
20000a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a24:	681b      	ldr	r3, [r3, #0]
20000a26:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20000a28:	f3ef 8308 	mrs	r3, MSP
20000a2c:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20000a2e:	f648 2378 	movw	r3, #35448	; 0x8a78
20000a32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a36:	681a      	ldr	r2, [r3, #0]
20000a38:	687b      	ldr	r3, [r7, #4]
20000a3a:	441a      	add	r2, r3
20000a3c:	68fb      	ldr	r3, [r7, #12]
20000a3e:	429a      	cmp	r2, r3
20000a40:	d90f      	bls.n	20000a62 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20000a42:	f04f 0000 	mov.w	r0, #0
20000a46:	f04f 0101 	mov.w	r1, #1
20000a4a:	f248 2264 	movw	r2, #33380	; 0x8264
20000a4e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000a52:	f04f 0319 	mov.w	r3, #25
20000a56:	f7ff ff9f 	bl	20000998 <_write_r>
      _exit (1);
20000a5a:	f04f 0001 	mov.w	r0, #1
20000a5e:	f7ff ff5b 	bl	20000918 <_exit>
    }
  
    heap_end += incr;
20000a62:	f648 2378 	movw	r3, #35448	; 0x8a78
20000a66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a6a:	681a      	ldr	r2, [r3, #0]
20000a6c:	687b      	ldr	r3, [r7, #4]
20000a6e:	441a      	add	r2, r3
20000a70:	f648 2378 	movw	r3, #35448	; 0x8a78
20000a74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a78:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20000a7a:	68bb      	ldr	r3, [r7, #8]
}
20000a7c:	4618      	mov	r0, r3
20000a7e:	f107 0710 	add.w	r7, r7, #16
20000a82:	46bd      	mov	sp, r7
20000a84:	bd80      	pop	{r7, pc}
20000a86:	bf00      	nop

20000a88 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000a88:	b480      	push	{r7}
20000a8a:	b083      	sub	sp, #12
20000a8c:	af00      	add	r7, sp, #0
20000a8e:	4603      	mov	r3, r0
20000a90:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000a92:	f24e 1300 	movw	r3, #57600	; 0xe100
20000a96:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000a9a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000a9e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000aa2:	88f9      	ldrh	r1, [r7, #6]
20000aa4:	f001 011f 	and.w	r1, r1, #31
20000aa8:	f04f 0001 	mov.w	r0, #1
20000aac:	fa00 f101 	lsl.w	r1, r0, r1
20000ab0:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000ab4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000ab8:	f107 070c 	add.w	r7, r7, #12
20000abc:	46bd      	mov	sp, r7
20000abe:	bc80      	pop	{r7}
20000ac0:	4770      	bx	lr
20000ac2:	bf00      	nop

20000ac4 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20000ac4:	b580      	push	{r7, lr}
20000ac6:	b088      	sub	sp, #32
20000ac8:	af00      	add	r7, sp, #0
20000aca:	60f8      	str	r0, [r7, #12]
20000acc:	60b9      	str	r1, [r7, #8]
20000ace:	4613      	mov	r3, r2
20000ad0:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20000ad2:	f04f 0301 	mov.w	r3, #1
20000ad6:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20000ad8:	f04f 0300 	mov.w	r3, #0
20000adc:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000ade:	68fa      	ldr	r2, [r7, #12]
20000ae0:	f648 23e0 	movw	r3, #35552	; 0x8ae0
20000ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ae8:	429a      	cmp	r2, r3
20000aea:	d007      	beq.n	20000afc <MSS_UART_init+0x38>
20000aec:	68fa      	ldr	r2, [r7, #12]
20000aee:	f648 23b8 	movw	r3, #35512	; 0x8ab8
20000af2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000af6:	429a      	cmp	r2, r3
20000af8:	d000      	beq.n	20000afc <MSS_UART_init+0x38>
20000afa:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20000afc:	68bb      	ldr	r3, [r7, #8]
20000afe:	2b00      	cmp	r3, #0
20000b00:	d100      	bne.n	20000b04 <MSS_UART_init+0x40>
20000b02:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20000b04:	f001 f854 	bl	20001bb0 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20000b08:	68fa      	ldr	r2, [r7, #12]
20000b0a:	f648 23e0 	movw	r3, #35552	; 0x8ae0
20000b0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b12:	429a      	cmp	r2, r3
20000b14:	d12e      	bne.n	20000b74 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20000b16:	68fb      	ldr	r3, [r7, #12]
20000b18:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20000b1c:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20000b1e:	68fb      	ldr	r3, [r7, #12]
20000b20:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20000b24:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20000b26:	68fb      	ldr	r3, [r7, #12]
20000b28:	f04f 020a 	mov.w	r2, #10
20000b2c:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20000b2e:	f248 5314 	movw	r3, #34068	; 0x8514
20000b32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b36:	681b      	ldr	r3, [r3, #0]
20000b38:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20000b3a:	f242 0300 	movw	r3, #8192	; 0x2000
20000b3e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000b42:	f242 0200 	movw	r2, #8192	; 0x2000
20000b46:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000b4a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000b4c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20000b50:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20000b52:	f04f 000a 	mov.w	r0, #10
20000b56:	f7ff ff97 	bl	20000a88 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20000b5a:	f242 0300 	movw	r3, #8192	; 0x2000
20000b5e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000b62:	f242 0200 	movw	r2, #8192	; 0x2000
20000b66:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000b6a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000b6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20000b70:	631a      	str	r2, [r3, #48]	; 0x30
20000b72:	e031      	b.n	20000bd8 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20000b74:	68fa      	ldr	r2, [r7, #12]
20000b76:	f240 0300 	movw	r3, #0
20000b7a:	f2c4 0301 	movt	r3, #16385	; 0x4001
20000b7e:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20000b80:	68fa      	ldr	r2, [r7, #12]
20000b82:	f240 0300 	movw	r3, #0
20000b86:	f2c4 2320 	movt	r3, #16928	; 0x4220
20000b8a:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20000b8c:	68fb      	ldr	r3, [r7, #12]
20000b8e:	f04f 020b 	mov.w	r2, #11
20000b92:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20000b94:	f248 5318 	movw	r3, #34072	; 0x8518
20000b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b9c:	681b      	ldr	r3, [r3, #0]
20000b9e:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20000ba0:	f242 0300 	movw	r3, #8192	; 0x2000
20000ba4:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000ba8:	f242 0200 	movw	r2, #8192	; 0x2000
20000bac:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000bb0:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000bb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20000bb6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20000bb8:	f04f 000b 	mov.w	r0, #11
20000bbc:	f7ff ff64 	bl	20000a88 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20000bc0:	f242 0300 	movw	r3, #8192	; 0x2000
20000bc4:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000bc8:	f242 0200 	movw	r2, #8192	; 0x2000
20000bcc:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000bd0:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000bd2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20000bd6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20000bd8:	68fb      	ldr	r3, [r7, #12]
20000bda:	681b      	ldr	r3, [r3, #0]
20000bdc:	f04f 0200 	mov.w	r2, #0
20000be0:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20000be2:	68bb      	ldr	r3, [r7, #8]
20000be4:	2b00      	cmp	r3, #0
20000be6:	d021      	beq.n	20000c2c <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20000be8:	69ba      	ldr	r2, [r7, #24]
20000bea:	68bb      	ldr	r3, [r7, #8]
20000bec:	fbb2 f3f3 	udiv	r3, r2, r3
20000bf0:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20000bf2:	69fb      	ldr	r3, [r7, #28]
20000bf4:	f003 0308 	and.w	r3, r3, #8
20000bf8:	2b00      	cmp	r3, #0
20000bfa:	d006      	beq.n	20000c0a <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20000bfc:	69fb      	ldr	r3, [r7, #28]
20000bfe:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000c02:	f103 0301 	add.w	r3, r3, #1
20000c06:	61fb      	str	r3, [r7, #28]
20000c08:	e003      	b.n	20000c12 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20000c0a:	69fb      	ldr	r3, [r7, #28]
20000c0c:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000c10:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20000c12:	69fa      	ldr	r2, [r7, #28]
20000c14:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000c18:	429a      	cmp	r2, r3
20000c1a:	d900      	bls.n	20000c1e <MSS_UART_init+0x15a>
20000c1c:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20000c1e:	69fa      	ldr	r2, [r7, #28]
20000c20:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000c24:	429a      	cmp	r2, r3
20000c26:	d801      	bhi.n	20000c2c <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20000c28:	69fb      	ldr	r3, [r7, #28]
20000c2a:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20000c2c:	68fb      	ldr	r3, [r7, #12]
20000c2e:	685b      	ldr	r3, [r3, #4]
20000c30:	f04f 0201 	mov.w	r2, #1
20000c34:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20000c38:	68fb      	ldr	r3, [r7, #12]
20000c3a:	681b      	ldr	r3, [r3, #0]
20000c3c:	8afa      	ldrh	r2, [r7, #22]
20000c3e:	ea4f 2212 	mov.w	r2, r2, lsr #8
20000c42:	b292      	uxth	r2, r2
20000c44:	b2d2      	uxtb	r2, r2
20000c46:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20000c48:	68fb      	ldr	r3, [r7, #12]
20000c4a:	681b      	ldr	r3, [r3, #0]
20000c4c:	8afa      	ldrh	r2, [r7, #22]
20000c4e:	b2d2      	uxtb	r2, r2
20000c50:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20000c52:	68fb      	ldr	r3, [r7, #12]
20000c54:	685b      	ldr	r3, [r3, #4]
20000c56:	f04f 0200 	mov.w	r2, #0
20000c5a:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20000c5e:	68fb      	ldr	r3, [r7, #12]
20000c60:	681b      	ldr	r3, [r3, #0]
20000c62:	79fa      	ldrb	r2, [r7, #7]
20000c64:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20000c66:	68fb      	ldr	r3, [r7, #12]
20000c68:	681b      	ldr	r3, [r3, #0]
20000c6a:	f04f 020e 	mov.w	r2, #14
20000c6e:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20000c70:	68fb      	ldr	r3, [r7, #12]
20000c72:	685b      	ldr	r3, [r3, #4]
20000c74:	f04f 0200 	mov.w	r2, #0
20000c78:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20000c7c:	68fb      	ldr	r3, [r7, #12]
20000c7e:	f04f 0200 	mov.w	r2, #0
20000c82:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20000c84:	68fb      	ldr	r3, [r7, #12]
20000c86:	f04f 0200 	mov.w	r2, #0
20000c8a:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20000c8c:	68fb      	ldr	r3, [r7, #12]
20000c8e:	f04f 0200 	mov.w	r2, #0
20000c92:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20000c94:	68fb      	ldr	r3, [r7, #12]
20000c96:	f04f 0200 	mov.w	r2, #0
20000c9a:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20000c9c:	68fa      	ldr	r2, [r7, #12]
20000c9e:	f640 63c9 	movw	r3, #3785	; 0xec9
20000ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ca6:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20000ca8:	68fb      	ldr	r3, [r7, #12]
20000caa:	f04f 0200 	mov.w	r2, #0
20000cae:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20000cb0:	68fb      	ldr	r3, [r7, #12]
20000cb2:	f04f 0200 	mov.w	r2, #0
20000cb6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20000cb8:	68fb      	ldr	r3, [r7, #12]
20000cba:	f04f 0200 	mov.w	r2, #0
20000cbe:	729a      	strb	r2, [r3, #10]
}
20000cc0:	f107 0720 	add.w	r7, r7, #32
20000cc4:	46bd      	mov	sp, r7
20000cc6:	bd80      	pop	{r7, pc}

20000cc8 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20000cc8:	b480      	push	{r7}
20000cca:	b089      	sub	sp, #36	; 0x24
20000ccc:	af00      	add	r7, sp, #0
20000cce:	60f8      	str	r0, [r7, #12]
20000cd0:	60b9      	str	r1, [r7, #8]
20000cd2:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20000cd4:	f04f 0300 	mov.w	r3, #0
20000cd8:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000cda:	68fa      	ldr	r2, [r7, #12]
20000cdc:	f648 23e0 	movw	r3, #35552	; 0x8ae0
20000ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ce4:	429a      	cmp	r2, r3
20000ce6:	d007      	beq.n	20000cf8 <MSS_UART_polled_tx+0x30>
20000ce8:	68fa      	ldr	r2, [r7, #12]
20000cea:	f648 23b8 	movw	r3, #35512	; 0x8ab8
20000cee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cf2:	429a      	cmp	r2, r3
20000cf4:	d000      	beq.n	20000cf8 <MSS_UART_polled_tx+0x30>
20000cf6:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20000cf8:	68bb      	ldr	r3, [r7, #8]
20000cfa:	2b00      	cmp	r3, #0
20000cfc:	d100      	bne.n	20000d00 <MSS_UART_polled_tx+0x38>
20000cfe:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000d00:	687b      	ldr	r3, [r7, #4]
20000d02:	2b00      	cmp	r3, #0
20000d04:	d100      	bne.n	20000d08 <MSS_UART_polled_tx+0x40>
20000d06:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000d08:	68fa      	ldr	r2, [r7, #12]
20000d0a:	f648 23e0 	movw	r3, #35552	; 0x8ae0
20000d0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d12:	429a      	cmp	r2, r3
20000d14:	d006      	beq.n	20000d24 <MSS_UART_polled_tx+0x5c>
20000d16:	68fa      	ldr	r2, [r7, #12]
20000d18:	f648 23b8 	movw	r3, #35512	; 0x8ab8
20000d1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d20:	429a      	cmp	r2, r3
20000d22:	d13d      	bne.n	20000da0 <MSS_UART_polled_tx+0xd8>
20000d24:	68bb      	ldr	r3, [r7, #8]
20000d26:	2b00      	cmp	r3, #0
20000d28:	d03a      	beq.n	20000da0 <MSS_UART_polled_tx+0xd8>
20000d2a:	687b      	ldr	r3, [r7, #4]
20000d2c:	2b00      	cmp	r3, #0
20000d2e:	d037      	beq.n	20000da0 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20000d30:	68fb      	ldr	r3, [r7, #12]
20000d32:	681b      	ldr	r3, [r3, #0]
20000d34:	7d1b      	ldrb	r3, [r3, #20]
20000d36:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20000d38:	68fb      	ldr	r3, [r7, #12]
20000d3a:	7a9a      	ldrb	r2, [r3, #10]
20000d3c:	7efb      	ldrb	r3, [r7, #27]
20000d3e:	ea42 0303 	orr.w	r3, r2, r3
20000d42:	b2da      	uxtb	r2, r3
20000d44:	68fb      	ldr	r3, [r7, #12]
20000d46:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20000d48:	7efb      	ldrb	r3, [r7, #27]
20000d4a:	f003 0320 	and.w	r3, r3, #32
20000d4e:	2b00      	cmp	r3, #0
20000d50:	d023      	beq.n	20000d9a <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20000d52:	f04f 0310 	mov.w	r3, #16
20000d56:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000d58:	687b      	ldr	r3, [r7, #4]
20000d5a:	2b0f      	cmp	r3, #15
20000d5c:	d801      	bhi.n	20000d62 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20000d5e:	687b      	ldr	r3, [r7, #4]
20000d60:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000d62:	f04f 0300 	mov.w	r3, #0
20000d66:	617b      	str	r3, [r7, #20]
20000d68:	e00e      	b.n	20000d88 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000d6a:	68fb      	ldr	r3, [r7, #12]
20000d6c:	681b      	ldr	r3, [r3, #0]
20000d6e:	68b9      	ldr	r1, [r7, #8]
20000d70:	693a      	ldr	r2, [r7, #16]
20000d72:	440a      	add	r2, r1
20000d74:	7812      	ldrb	r2, [r2, #0]
20000d76:	701a      	strb	r2, [r3, #0]
20000d78:	693b      	ldr	r3, [r7, #16]
20000d7a:	f103 0301 	add.w	r3, r3, #1
20000d7e:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000d80:	697b      	ldr	r3, [r7, #20]
20000d82:	f103 0301 	add.w	r3, r3, #1
20000d86:	617b      	str	r3, [r7, #20]
20000d88:	697a      	ldr	r2, [r7, #20]
20000d8a:	69fb      	ldr	r3, [r7, #28]
20000d8c:	429a      	cmp	r2, r3
20000d8e:	d3ec      	bcc.n	20000d6a <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20000d90:	687a      	ldr	r2, [r7, #4]
20000d92:	697b      	ldr	r3, [r7, #20]
20000d94:	ebc3 0302 	rsb	r3, r3, r2
20000d98:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20000d9a:	687b      	ldr	r3, [r7, #4]
20000d9c:	2b00      	cmp	r3, #0
20000d9e:	d1c7      	bne.n	20000d30 <MSS_UART_polled_tx+0x68>
    }
}
20000da0:	f107 0724 	add.w	r7, r7, #36	; 0x24
20000da4:	46bd      	mov	sp, r7
20000da6:	bc80      	pop	{r7}
20000da8:	4770      	bx	lr
20000daa:	bf00      	nop

20000dac <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20000dac:	b580      	push	{r7, lr}
20000dae:	b084      	sub	sp, #16
20000db0:	af00      	add	r7, sp, #0
20000db2:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000db4:	687a      	ldr	r2, [r7, #4]
20000db6:	f648 23e0 	movw	r3, #35552	; 0x8ae0
20000dba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dbe:	429a      	cmp	r2, r3
20000dc0:	d007      	beq.n	20000dd2 <MSS_UART_isr+0x26>
20000dc2:	687a      	ldr	r2, [r7, #4]
20000dc4:	f648 23b8 	movw	r3, #35512	; 0x8ab8
20000dc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dcc:	429a      	cmp	r2, r3
20000dce:	d000      	beq.n	20000dd2 <MSS_UART_isr+0x26>
20000dd0:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20000dd2:	687a      	ldr	r2, [r7, #4]
20000dd4:	f648 23e0 	movw	r3, #35552	; 0x8ae0
20000dd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ddc:	429a      	cmp	r2, r3
20000dde:	d006      	beq.n	20000dee <MSS_UART_isr+0x42>
20000de0:	687a      	ldr	r2, [r7, #4]
20000de2:	f648 23b8 	movw	r3, #35512	; 0x8ab8
20000de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dea:	429a      	cmp	r2, r3
20000dec:	d167      	bne.n	20000ebe <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20000dee:	687b      	ldr	r3, [r7, #4]
20000df0:	681b      	ldr	r3, [r3, #0]
20000df2:	7a1b      	ldrb	r3, [r3, #8]
20000df4:	b2db      	uxtb	r3, r3
20000df6:	f003 030f 	and.w	r3, r3, #15
20000dfa:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20000dfc:	7bfb      	ldrb	r3, [r7, #15]
20000dfe:	2b0c      	cmp	r3, #12
20000e00:	d854      	bhi.n	20000eac <MSS_UART_isr+0x100>
20000e02:	a201      	add	r2, pc, #4	; (adr r2, 20000e08 <MSS_UART_isr+0x5c>)
20000e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20000e08:	20000e3d 	.word	0x20000e3d
20000e0c:	20000ead 	.word	0x20000ead
20000e10:	20000e59 	.word	0x20000e59
20000e14:	20000ead 	.word	0x20000ead
20000e18:	20000e75 	.word	0x20000e75
20000e1c:	20000ead 	.word	0x20000ead
20000e20:	20000e91 	.word	0x20000e91
20000e24:	20000ead 	.word	0x20000ead
20000e28:	20000ead 	.word	0x20000ead
20000e2c:	20000ead 	.word	0x20000ead
20000e30:	20000ead 	.word	0x20000ead
20000e34:	20000ead 	.word	0x20000ead
20000e38:	20000e75 	.word	0x20000e75
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20000e3c:	687b      	ldr	r3, [r7, #4]
20000e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000e40:	2b00      	cmp	r3, #0
20000e42:	d100      	bne.n	20000e46 <MSS_UART_isr+0x9a>
20000e44:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20000e46:	687b      	ldr	r3, [r7, #4]
20000e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000e4a:	2b00      	cmp	r3, #0
20000e4c:	d030      	beq.n	20000eb0 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20000e4e:	687b      	ldr	r3, [r7, #4]
20000e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000e52:	6878      	ldr	r0, [r7, #4]
20000e54:	4798      	blx	r3
                }
            }
            break;
20000e56:	e032      	b.n	20000ebe <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20000e58:	687b      	ldr	r3, [r7, #4]
20000e5a:	6a1b      	ldr	r3, [r3, #32]
20000e5c:	2b00      	cmp	r3, #0
20000e5e:	d100      	bne.n	20000e62 <MSS_UART_isr+0xb6>
20000e60:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20000e62:	687b      	ldr	r3, [r7, #4]
20000e64:	6a1b      	ldr	r3, [r3, #32]
20000e66:	2b00      	cmp	r3, #0
20000e68:	d024      	beq.n	20000eb4 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
20000e6a:	687b      	ldr	r3, [r7, #4]
20000e6c:	6a1b      	ldr	r3, [r3, #32]
20000e6e:	6878      	ldr	r0, [r7, #4]
20000e70:	4798      	blx	r3
                }
            }
            break;
20000e72:	e024      	b.n	20000ebe <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20000e74:	687b      	ldr	r3, [r7, #4]
20000e76:	69db      	ldr	r3, [r3, #28]
20000e78:	2b00      	cmp	r3, #0
20000e7a:	d100      	bne.n	20000e7e <MSS_UART_isr+0xd2>
20000e7c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20000e7e:	687b      	ldr	r3, [r7, #4]
20000e80:	69db      	ldr	r3, [r3, #28]
20000e82:	2b00      	cmp	r3, #0
20000e84:	d018      	beq.n	20000eb8 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20000e86:	687b      	ldr	r3, [r7, #4]
20000e88:	69db      	ldr	r3, [r3, #28]
20000e8a:	6878      	ldr	r0, [r7, #4]
20000e8c:	4798      	blx	r3
                }
            }
            break;
20000e8e:	e016      	b.n	20000ebe <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20000e90:	687b      	ldr	r3, [r7, #4]
20000e92:	699b      	ldr	r3, [r3, #24]
20000e94:	2b00      	cmp	r3, #0
20000e96:	d100      	bne.n	20000e9a <MSS_UART_isr+0xee>
20000e98:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20000e9a:	687b      	ldr	r3, [r7, #4]
20000e9c:	699b      	ldr	r3, [r3, #24]
20000e9e:	2b00      	cmp	r3, #0
20000ea0:	d00c      	beq.n	20000ebc <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20000ea2:	687b      	ldr	r3, [r7, #4]
20000ea4:	699b      	ldr	r3, [r3, #24]
20000ea6:	6878      	ldr	r0, [r7, #4]
20000ea8:	4798      	blx	r3
                }
            }
            break;
20000eaa:	e008      	b.n	20000ebe <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20000eac:	be00      	bkpt	0x0000
20000eae:	e006      	b.n	20000ebe <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20000eb0:	bf00      	nop
20000eb2:	e004      	b.n	20000ebe <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20000eb4:	bf00      	nop
20000eb6:	e002      	b.n	20000ebe <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20000eb8:	bf00      	nop
20000eba:	e000      	b.n	20000ebe <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20000ebc:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20000ebe:	f107 0710 	add.w	r7, r7, #16
20000ec2:	46bd      	mov	sp, r7
20000ec4:	bd80      	pop	{r7, pc}
20000ec6:	bf00      	nop

20000ec8 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20000ec8:	b480      	push	{r7}
20000eca:	b087      	sub	sp, #28
20000ecc:	af00      	add	r7, sp, #0
20000ece:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000ed0:	687a      	ldr	r2, [r7, #4]
20000ed2:	f648 23e0 	movw	r3, #35552	; 0x8ae0
20000ed6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eda:	429a      	cmp	r2, r3
20000edc:	d007      	beq.n	20000eee <default_tx_handler+0x26>
20000ede:	687a      	ldr	r2, [r7, #4]
20000ee0:	f648 23b8 	movw	r3, #35512	; 0x8ab8
20000ee4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ee8:	429a      	cmp	r2, r3
20000eea:	d000      	beq.n	20000eee <default_tx_handler+0x26>
20000eec:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20000eee:	687b      	ldr	r3, [r7, #4]
20000ef0:	68db      	ldr	r3, [r3, #12]
20000ef2:	2b00      	cmp	r3, #0
20000ef4:	d100      	bne.n	20000ef8 <default_tx_handler+0x30>
20000ef6:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20000ef8:	687b      	ldr	r3, [r7, #4]
20000efa:	691b      	ldr	r3, [r3, #16]
20000efc:	2b00      	cmp	r3, #0
20000efe:	d100      	bne.n	20000f02 <default_tx_handler+0x3a>
20000f00:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000f02:	687a      	ldr	r2, [r7, #4]
20000f04:	f648 23e0 	movw	r3, #35552	; 0x8ae0
20000f08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f0c:	429a      	cmp	r2, r3
20000f0e:	d006      	beq.n	20000f1e <default_tx_handler+0x56>
20000f10:	687a      	ldr	r2, [r7, #4]
20000f12:	f648 23b8 	movw	r3, #35512	; 0x8ab8
20000f16:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f1a:	429a      	cmp	r2, r3
20000f1c:	d152      	bne.n	20000fc4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
20000f1e:	687b      	ldr	r3, [r7, #4]
20000f20:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000f22:	2b00      	cmp	r3, #0
20000f24:	d04e      	beq.n	20000fc4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20000f26:	687b      	ldr	r3, [r7, #4]
20000f28:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000f2a:	2b00      	cmp	r3, #0
20000f2c:	d04a      	beq.n	20000fc4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20000f2e:	687b      	ldr	r3, [r7, #4]
20000f30:	681b      	ldr	r3, [r3, #0]
20000f32:	7d1b      	ldrb	r3, [r3, #20]
20000f34:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20000f36:	687b      	ldr	r3, [r7, #4]
20000f38:	7a9a      	ldrb	r2, [r3, #10]
20000f3a:	7afb      	ldrb	r3, [r7, #11]
20000f3c:	ea42 0303 	orr.w	r3, r2, r3
20000f40:	b2da      	uxtb	r2, r3
20000f42:	687b      	ldr	r3, [r7, #4]
20000f44:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20000f46:	7afb      	ldrb	r3, [r7, #11]
20000f48:	f003 0320 	and.w	r3, r3, #32
20000f4c:	2b00      	cmp	r3, #0
20000f4e:	d029      	beq.n	20000fa4 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20000f50:	f04f 0310 	mov.w	r3, #16
20000f54:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20000f56:	687b      	ldr	r3, [r7, #4]
20000f58:	691a      	ldr	r2, [r3, #16]
20000f5a:	687b      	ldr	r3, [r7, #4]
20000f5c:	695b      	ldr	r3, [r3, #20]
20000f5e:	ebc3 0302 	rsb	r3, r3, r2
20000f62:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20000f64:	697b      	ldr	r3, [r7, #20]
20000f66:	2b0f      	cmp	r3, #15
20000f68:	d801      	bhi.n	20000f6e <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
20000f6a:	697b      	ldr	r3, [r7, #20]
20000f6c:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20000f6e:	f04f 0300 	mov.w	r3, #0
20000f72:	60fb      	str	r3, [r7, #12]
20000f74:	e012      	b.n	20000f9c <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20000f76:	687b      	ldr	r3, [r7, #4]
20000f78:	681b      	ldr	r3, [r3, #0]
20000f7a:	687a      	ldr	r2, [r7, #4]
20000f7c:	68d1      	ldr	r1, [r2, #12]
20000f7e:	687a      	ldr	r2, [r7, #4]
20000f80:	6952      	ldr	r2, [r2, #20]
20000f82:	440a      	add	r2, r1
20000f84:	7812      	ldrb	r2, [r2, #0]
20000f86:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20000f88:	687b      	ldr	r3, [r7, #4]
20000f8a:	695b      	ldr	r3, [r3, #20]
20000f8c:	f103 0201 	add.w	r2, r3, #1
20000f90:	687b      	ldr	r3, [r7, #4]
20000f92:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20000f94:	68fb      	ldr	r3, [r7, #12]
20000f96:	f103 0301 	add.w	r3, r3, #1
20000f9a:	60fb      	str	r3, [r7, #12]
20000f9c:	68fa      	ldr	r2, [r7, #12]
20000f9e:	693b      	ldr	r3, [r7, #16]
20000fa0:	429a      	cmp	r2, r3
20000fa2:	d3e8      	bcc.n	20000f76 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20000fa4:	687b      	ldr	r3, [r7, #4]
20000fa6:	695a      	ldr	r2, [r3, #20]
20000fa8:	687b      	ldr	r3, [r7, #4]
20000faa:	691b      	ldr	r3, [r3, #16]
20000fac:	429a      	cmp	r2, r3
20000fae:	d109      	bne.n	20000fc4 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20000fb0:	687b      	ldr	r3, [r7, #4]
20000fb2:	f04f 0200 	mov.w	r2, #0
20000fb6:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20000fb8:	687b      	ldr	r3, [r7, #4]
20000fba:	685b      	ldr	r3, [r3, #4]
20000fbc:	f04f 0200 	mov.w	r2, #0
20000fc0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20000fc4:	f107 071c 	add.w	r7, r7, #28
20000fc8:	46bd      	mov	sp, r7
20000fca:	bc80      	pop	{r7}
20000fcc:	4770      	bx	lr
20000fce:	bf00      	nop

20000fd0 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20000fd0:	4668      	mov	r0, sp
20000fd2:	f020 0107 	bic.w	r1, r0, #7
20000fd6:	468d      	mov	sp, r1
20000fd8:	b589      	push	{r0, r3, r7, lr}
20000fda:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20000fdc:	f648 20e0 	movw	r0, #35552	; 0x8ae0
20000fe0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fe4:	f7ff fee2 	bl	20000dac <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20000fe8:	f04f 000a 	mov.w	r0, #10
20000fec:	f7ff fd4c 	bl	20000a88 <NVIC_ClearPendingIRQ>
}
20000ff0:	46bd      	mov	sp, r7
20000ff2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20000ff6:	4685      	mov	sp, r0
20000ff8:	4770      	bx	lr
20000ffa:	bf00      	nop

20000ffc <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20000ffc:	4668      	mov	r0, sp
20000ffe:	f020 0107 	bic.w	r1, r0, #7
20001002:	468d      	mov	sp, r1
20001004:	b589      	push	{r0, r3, r7, lr}
20001006:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20001008:	f648 20b8 	movw	r0, #35512	; 0x8ab8
2000100c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001010:	f7ff fecc 	bl	20000dac <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20001014:	f04f 000b 	mov.w	r0, #11
20001018:	f7ff fd36 	bl	20000a88 <NVIC_ClearPendingIRQ>
}
2000101c:	46bd      	mov	sp, r7
2000101e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001022:	4685      	mov	sp, r0
20001024:	4770      	bx	lr
20001026:	bf00      	nop

20001028 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001028:	b480      	push	{r7}
2000102a:	b083      	sub	sp, #12
2000102c:	af00      	add	r7, sp, #0
2000102e:	4603      	mov	r3, r0
20001030:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001032:	f24e 1300 	movw	r3, #57600	; 0xe100
20001036:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000103a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000103e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001042:	88f9      	ldrh	r1, [r7, #6]
20001044:	f001 011f 	and.w	r1, r1, #31
20001048:	f04f 0001 	mov.w	r0, #1
2000104c:	fa00 f101 	lsl.w	r1, r0, r1
20001050:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001054:	f107 070c 	add.w	r7, r7, #12
20001058:	46bd      	mov	sp, r7
2000105a:	bc80      	pop	{r7}
2000105c:	4770      	bx	lr
2000105e:	bf00      	nop

20001060 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20001060:	b480      	push	{r7}
20001062:	b083      	sub	sp, #12
20001064:	af00      	add	r7, sp, #0
20001066:	4603      	mov	r3, r0
20001068:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000106a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000106e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001072:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001076:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000107a:	88f9      	ldrh	r1, [r7, #6]
2000107c:	f001 011f 	and.w	r1, r1, #31
20001080:	f04f 0001 	mov.w	r0, #1
20001084:	fa00 f101 	lsl.w	r1, r0, r1
20001088:	f102 0220 	add.w	r2, r2, #32
2000108c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001090:	f107 070c 	add.w	r7, r7, #12
20001094:	46bd      	mov	sp, r7
20001096:	bc80      	pop	{r7}
20001098:	4770      	bx	lr
2000109a:	bf00      	nop

2000109c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000109c:	b480      	push	{r7}
2000109e:	b083      	sub	sp, #12
200010a0:	af00      	add	r7, sp, #0
200010a2:	4603      	mov	r3, r0
200010a4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200010a6:	f24e 1300 	movw	r3, #57600	; 0xe100
200010aa:	f2ce 0300 	movt	r3, #57344	; 0xe000
200010ae:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200010b2:	ea4f 1252 	mov.w	r2, r2, lsr #5
200010b6:	88f9      	ldrh	r1, [r7, #6]
200010b8:	f001 011f 	and.w	r1, r1, #31
200010bc:	f04f 0001 	mov.w	r0, #1
200010c0:	fa00 f101 	lsl.w	r1, r0, r1
200010c4:	f102 0260 	add.w	r2, r2, #96	; 0x60
200010c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200010cc:	f107 070c 	add.w	r7, r7, #12
200010d0:	46bd      	mov	sp, r7
200010d2:	bc80      	pop	{r7}
200010d4:	4770      	bx	lr
200010d6:	bf00      	nop

200010d8 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
200010d8:	b580      	push	{r7, lr}
200010da:	b084      	sub	sp, #16
200010dc:	af00      	add	r7, sp, #0
200010de:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200010e0:	687a      	ldr	r2, [r7, #4]
200010e2:	f648 338c 	movw	r3, #35724	; 0x8b8c
200010e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ea:	429a      	cmp	r2, r3
200010ec:	d007      	beq.n	200010fe <MSS_SPI_init+0x26>
200010ee:	687a      	ldr	r2, [r7, #4]
200010f0:	f648 3308 	movw	r3, #35592	; 0x8b08
200010f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010f8:	429a      	cmp	r2, r3
200010fa:	d000      	beq.n	200010fe <MSS_SPI_init+0x26>
200010fc:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200010fe:	687b      	ldr	r3, [r7, #4]
20001100:	889b      	ldrh	r3, [r3, #4]
20001102:	b21b      	sxth	r3, r3
20001104:	4618      	mov	r0, r3
20001106:	f7ff ffab 	bl	20001060 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
2000110a:	6878      	ldr	r0, [r7, #4]
2000110c:	f04f 0100 	mov.w	r1, #0
20001110:	f04f 0284 	mov.w	r2, #132	; 0x84
20001114:	f001 fa3a 	bl	2000258c <memset>
    
    this_spi->cmd_done = 1u;
20001118:	687b      	ldr	r3, [r7, #4]
2000111a:	f04f 0201 	mov.w	r2, #1
2000111e:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20001120:	f04f 0300 	mov.w	r3, #0
20001124:	81fb      	strh	r3, [r7, #14]
20001126:	e00d      	b.n	20001144 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
20001128:	89fb      	ldrh	r3, [r7, #14]
2000112a:	687a      	ldr	r2, [r7, #4]
2000112c:	f103 0306 	add.w	r3, r3, #6
20001130:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001134:	4413      	add	r3, r2
20001136:	f04f 32ff 	mov.w	r2, #4294967295
2000113a:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
2000113c:	89fb      	ldrh	r3, [r7, #14]
2000113e:	f103 0301 	add.w	r3, r3, #1
20001142:	81fb      	strh	r3, [r7, #14]
20001144:	89fb      	ldrh	r3, [r7, #14]
20001146:	2b07      	cmp	r3, #7
20001148:	d9ee      	bls.n	20001128 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
2000114a:	687a      	ldr	r2, [r7, #4]
2000114c:	f648 338c 	movw	r3, #35724	; 0x8b8c
20001150:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001154:	429a      	cmp	r2, r3
20001156:	d126      	bne.n	200011a6 <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20001158:	687a      	ldr	r2, [r7, #4]
2000115a:	f241 0300 	movw	r3, #4096	; 0x1000
2000115e:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001162:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20001164:	687b      	ldr	r3, [r7, #4]
20001166:	f04f 020c 	mov.w	r2, #12
2000116a:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
2000116c:	f242 0300 	movw	r3, #8192	; 0x2000
20001170:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001174:	f242 0200 	movw	r2, #8192	; 0x2000
20001178:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000117c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000117e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20001182:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20001184:	f04f 000c 	mov.w	r0, #12
20001188:	f7ff ff88 	bl	2000109c <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
2000118c:	f242 0300 	movw	r3, #8192	; 0x2000
20001190:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001194:	f242 0200 	movw	r2, #8192	; 0x2000
20001198:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000119c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000119e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
200011a2:	631a      	str	r2, [r3, #48]	; 0x30
200011a4:	e025      	b.n	200011f2 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
200011a6:	687a      	ldr	r2, [r7, #4]
200011a8:	f241 0300 	movw	r3, #4096	; 0x1000
200011ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
200011b0:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
200011b2:	687b      	ldr	r3, [r7, #4]
200011b4:	f04f 020d 	mov.w	r2, #13
200011b8:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
200011ba:	f242 0300 	movw	r3, #8192	; 0x2000
200011be:	f2ce 0304 	movt	r3, #57348	; 0xe004
200011c2:	f242 0200 	movw	r2, #8192	; 0x2000
200011c6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200011ca:	6b12      	ldr	r2, [r2, #48]	; 0x30
200011cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
200011d0:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
200011d2:	f04f 000d 	mov.w	r0, #13
200011d6:	f7ff ff61 	bl	2000109c <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
200011da:	f242 0300 	movw	r3, #8192	; 0x2000
200011de:	f2ce 0304 	movt	r3, #57348	; 0xe004
200011e2:	f242 0200 	movw	r2, #8192	; 0x2000
200011e6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200011ea:	6b12      	ldr	r2, [r2, #48]	; 0x30
200011ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
200011f0:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200011f2:	687b      	ldr	r3, [r7, #4]
200011f4:	681b      	ldr	r3, [r3, #0]
200011f6:	687a      	ldr	r2, [r7, #4]
200011f8:	6812      	ldr	r2, [r2, #0]
200011fa:	6812      	ldr	r2, [r2, #0]
200011fc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001200:	601a      	str	r2, [r3, #0]
}
20001202:	f107 0710 	add.w	r7, r7, #16
20001206:	46bd      	mov	sp, r7
20001208:	bd80      	pop	{r7, pc}
2000120a:	bf00      	nop

2000120c <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
2000120c:	b580      	push	{r7, lr}
2000120e:	b08a      	sub	sp, #40	; 0x28
20001210:	af00      	add	r7, sp, #0
20001212:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20001214:	687b      	ldr	r3, [r7, #4]
20001216:	681b      	ldr	r3, [r3, #0]
20001218:	681b      	ldr	r3, [r3, #0]
2000121a:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
2000121c:	687b      	ldr	r3, [r7, #4]
2000121e:	681b      	ldr	r3, [r3, #0]
20001220:	699b      	ldr	r3, [r3, #24]
20001222:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20001224:	687b      	ldr	r3, [r7, #4]
20001226:	681b      	ldr	r3, [r3, #0]
20001228:	685b      	ldr	r3, [r3, #4]
2000122a:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
2000122c:	687b      	ldr	r3, [r7, #4]
2000122e:	681b      	ldr	r3, [r3, #0]
20001230:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20001232:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20001234:	687b      	ldr	r3, [r7, #4]
20001236:	681b      	ldr	r3, [r3, #0]
20001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000123a:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
2000123c:	687b      	ldr	r3, [r7, #4]
2000123e:	681b      	ldr	r3, [r3, #0]
20001240:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20001242:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20001244:	687b      	ldr	r3, [r7, #4]
20001246:	681b      	ldr	r3, [r3, #0]
20001248:	69db      	ldr	r3, [r3, #28]
2000124a:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
2000124c:	687a      	ldr	r2, [r7, #4]
2000124e:	f648 338c 	movw	r3, #35724	; 0x8b8c
20001252:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001256:	429a      	cmp	r2, r3
20001258:	d12e      	bne.n	200012b8 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
2000125a:	687a      	ldr	r2, [r7, #4]
2000125c:	f241 0300 	movw	r3, #4096	; 0x1000
20001260:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001264:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20001266:	687b      	ldr	r3, [r7, #4]
20001268:	f04f 020c 	mov.w	r2, #12
2000126c:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
2000126e:	f242 0300 	movw	r3, #8192	; 0x2000
20001272:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001276:	f242 0200 	movw	r2, #8192	; 0x2000
2000127a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000127e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001280:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20001284:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20001286:	f04f 000c 	mov.w	r0, #12
2000128a:	f7ff ff07 	bl	2000109c <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
2000128e:	f242 0300 	movw	r3, #8192	; 0x2000
20001292:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001296:	f242 0200 	movw	r2, #8192	; 0x2000
2000129a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000129e:	6b12      	ldr	r2, [r2, #48]	; 0x30
200012a0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
200012a4:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200012a6:	687b      	ldr	r3, [r7, #4]
200012a8:	681b      	ldr	r3, [r3, #0]
200012aa:	687a      	ldr	r2, [r7, #4]
200012ac:	6812      	ldr	r2, [r2, #0]
200012ae:	6812      	ldr	r2, [r2, #0]
200012b0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200012b4:	601a      	str	r2, [r3, #0]
200012b6:	e02d      	b.n	20001314 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
200012b8:	687a      	ldr	r2, [r7, #4]
200012ba:	f241 0300 	movw	r3, #4096	; 0x1000
200012be:	f2c4 0301 	movt	r3, #16385	; 0x4001
200012c2:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
200012c4:	687b      	ldr	r3, [r7, #4]
200012c6:	f04f 020d 	mov.w	r2, #13
200012ca:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
200012cc:	f242 0300 	movw	r3, #8192	; 0x2000
200012d0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200012d4:	f242 0200 	movw	r2, #8192	; 0x2000
200012d8:	f2ce 0204 	movt	r2, #57348	; 0xe004
200012dc:	6b12      	ldr	r2, [r2, #48]	; 0x30
200012de:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
200012e2:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
200012e4:	f04f 000d 	mov.w	r0, #13
200012e8:	f7ff fed8 	bl	2000109c <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
200012ec:	f242 0300 	movw	r3, #8192	; 0x2000
200012f0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200012f4:	f242 0200 	movw	r2, #8192	; 0x2000
200012f8:	f2ce 0204 	movt	r2, #57348	; 0xe004
200012fc:	6b12      	ldr	r2, [r2, #48]	; 0x30
200012fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20001302:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001304:	687b      	ldr	r3, [r7, #4]
20001306:	681b      	ldr	r3, [r3, #0]
20001308:	687a      	ldr	r2, [r7, #4]
2000130a:	6812      	ldr	r2, [r2, #0]
2000130c:	6812      	ldr	r2, [r2, #0]
2000130e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001312:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20001314:	68fb      	ldr	r3, [r7, #12]
20001316:	f023 0301 	bic.w	r3, r3, #1
2000131a:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
2000131c:	687b      	ldr	r3, [r7, #4]
2000131e:	681b      	ldr	r3, [r3, #0]
20001320:	68fa      	ldr	r2, [r7, #12]
20001322:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20001324:	687b      	ldr	r3, [r7, #4]
20001326:	681b      	ldr	r3, [r3, #0]
20001328:	693a      	ldr	r2, [r7, #16]
2000132a:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
2000132c:	687b      	ldr	r3, [r7, #4]
2000132e:	681b      	ldr	r3, [r3, #0]
20001330:	697a      	ldr	r2, [r7, #20]
20001332:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001334:	687b      	ldr	r3, [r7, #4]
20001336:	681b      	ldr	r3, [r3, #0]
20001338:	687a      	ldr	r2, [r7, #4]
2000133a:	6812      	ldr	r2, [r2, #0]
2000133c:	6812      	ldr	r2, [r2, #0]
2000133e:	f042 0201 	orr.w	r2, r2, #1
20001342:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20001344:	687b      	ldr	r3, [r7, #4]
20001346:	681b      	ldr	r3, [r3, #0]
20001348:	69ba      	ldr	r2, [r7, #24]
2000134a:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
2000134c:	687b      	ldr	r3, [r7, #4]
2000134e:	681b      	ldr	r3, [r3, #0]
20001350:	69fa      	ldr	r2, [r7, #28]
20001352:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20001354:	687b      	ldr	r3, [r7, #4]
20001356:	681b      	ldr	r3, [r3, #0]
20001358:	6a3a      	ldr	r2, [r7, #32]
2000135a:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
2000135c:	687b      	ldr	r3, [r7, #4]
2000135e:	681b      	ldr	r3, [r3, #0]
20001360:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20001362:	61da      	str	r2, [r3, #28]
}
20001364:	f107 0728 	add.w	r7, r7, #40	; 0x28
20001368:	46bd      	mov	sp, r7
2000136a:	bd80      	pop	{r7, pc}

2000136c <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
2000136c:	b580      	push	{r7, lr}
2000136e:	b084      	sub	sp, #16
20001370:	af00      	add	r7, sp, #0
20001372:	60f8      	str	r0, [r7, #12]
20001374:	607a      	str	r2, [r7, #4]
20001376:	460a      	mov	r2, r1
20001378:	72fa      	strb	r2, [r7, #11]
2000137a:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000137c:	68fa      	ldr	r2, [r7, #12]
2000137e:	f648 338c 	movw	r3, #35724	; 0x8b8c
20001382:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001386:	429a      	cmp	r2, r3
20001388:	d007      	beq.n	2000139a <MSS_SPI_configure_master_mode+0x2e>
2000138a:	68fa      	ldr	r2, [r7, #12]
2000138c:	f648 3308 	movw	r3, #35592	; 0x8b08
20001390:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001394:	429a      	cmp	r2, r3
20001396:	d000      	beq.n	2000139a <MSS_SPI_configure_master_mode+0x2e>
20001398:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
2000139a:	7afb      	ldrb	r3, [r7, #11]
2000139c:	2b07      	cmp	r3, #7
2000139e:	d900      	bls.n	200013a2 <MSS_SPI_configure_master_mode+0x36>
200013a0:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
200013a2:	7e3b      	ldrb	r3, [r7, #24]
200013a4:	2b20      	cmp	r3, #32
200013a6:	d900      	bls.n	200013aa <MSS_SPI_configure_master_mode+0x3e>
200013a8:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200013aa:	68fb      	ldr	r3, [r7, #12]
200013ac:	889b      	ldrh	r3, [r3, #4]
200013ae:	b21b      	sxth	r3, r3
200013b0:	4618      	mov	r0, r3
200013b2:	f7ff fe55 	bl	20001060 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
200013b6:	68fb      	ldr	r3, [r7, #12]
200013b8:	f04f 0200 	mov.w	r2, #0
200013bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
200013c0:	68fb      	ldr	r3, [r7, #12]
200013c2:	681b      	ldr	r3, [r3, #0]
200013c4:	68fa      	ldr	r2, [r7, #12]
200013c6:	6812      	ldr	r2, [r2, #0]
200013c8:	6812      	ldr	r2, [r2, #0]
200013ca:	f022 0201 	bic.w	r2, r2, #1
200013ce:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
200013d0:	68fb      	ldr	r3, [r7, #12]
200013d2:	681b      	ldr	r3, [r3, #0]
200013d4:	68fa      	ldr	r2, [r7, #12]
200013d6:	6812      	ldr	r2, [r2, #0]
200013d8:	6812      	ldr	r2, [r2, #0]
200013da:	f042 0202 	orr.w	r2, r2, #2
200013de:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200013e0:	68fb      	ldr	r3, [r7, #12]
200013e2:	681b      	ldr	r3, [r3, #0]
200013e4:	68fa      	ldr	r2, [r7, #12]
200013e6:	6812      	ldr	r2, [r2, #0]
200013e8:	6812      	ldr	r2, [r2, #0]
200013ea:	f042 0201 	orr.w	r2, r2, #1
200013ee:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
200013f0:	7afb      	ldrb	r3, [r7, #11]
200013f2:	2b07      	cmp	r3, #7
200013f4:	d83f      	bhi.n	20001476 <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
200013f6:	687b      	ldr	r3, [r7, #4]
200013f8:	2b00      	cmp	r3, #0
200013fa:	d00b      	beq.n	20001414 <MSS_SPI_configure_master_mode+0xa8>
200013fc:	687b      	ldr	r3, [r7, #4]
200013fe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20001402:	d007      	beq.n	20001414 <MSS_SPI_configure_master_mode+0xa8>
20001404:	687b      	ldr	r3, [r7, #4]
20001406:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
2000140a:	d003      	beq.n	20001414 <MSS_SPI_configure_master_mode+0xa8>
2000140c:	687b      	ldr	r3, [r7, #4]
2000140e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20001412:	d10f      	bne.n	20001434 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20001414:	7afa      	ldrb	r2, [r7, #11]
20001416:	6879      	ldr	r1, [r7, #4]
20001418:	f240 1302 	movw	r3, #258	; 0x102
2000141c:	f2c2 4300 	movt	r3, #9216	; 0x2400
20001420:	ea41 0303 	orr.w	r3, r1, r3
20001424:	68f9      	ldr	r1, [r7, #12]
20001426:	f102 0206 	add.w	r2, r2, #6
2000142a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000142e:	440a      	add	r2, r1
20001430:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20001432:	e00e      	b.n	20001452 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20001434:	7afa      	ldrb	r2, [r7, #11]
20001436:	6879      	ldr	r1, [r7, #4]
20001438:	f240 1302 	movw	r3, #258	; 0x102
2000143c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001440:	ea41 0303 	orr.w	r3, r1, r3
20001444:	68f9      	ldr	r1, [r7, #12]
20001446:	f102 0206 	add.w	r2, r2, #6
2000144a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000144e:	440a      	add	r2, r1
20001450:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20001452:	7afb      	ldrb	r3, [r7, #11]
20001454:	68fa      	ldr	r2, [r7, #12]
20001456:	f103 0306 	add.w	r3, r3, #6
2000145a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000145e:	4413      	add	r3, r2
20001460:	7e3a      	ldrb	r2, [r7, #24]
20001462:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20001464:	7afb      	ldrb	r3, [r7, #11]
20001466:	68fa      	ldr	r2, [r7, #12]
20001468:	f103 0306 	add.w	r3, r3, #6
2000146c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001470:	4413      	add	r3, r2
20001472:	78fa      	ldrb	r2, [r7, #3]
20001474:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001476:	68fb      	ldr	r3, [r7, #12]
20001478:	889b      	ldrh	r3, [r3, #4]
2000147a:	b21b      	sxth	r3, r3
2000147c:	4618      	mov	r0, r3
2000147e:	f7ff fdd3 	bl	20001028 <NVIC_EnableIRQ>
}
20001482:	f107 0710 	add.w	r7, r7, #16
20001486:	46bd      	mov	sp, r7
20001488:	bd80      	pop	{r7, pc}
2000148a:	bf00      	nop

2000148c <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
2000148c:	b580      	push	{r7, lr}
2000148e:	b084      	sub	sp, #16
20001490:	af00      	add	r7, sp, #0
20001492:	6078      	str	r0, [r7, #4]
20001494:	460b      	mov	r3, r1
20001496:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001498:	687a      	ldr	r2, [r7, #4]
2000149a:	f648 338c 	movw	r3, #35724	; 0x8b8c
2000149e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014a2:	429a      	cmp	r2, r3
200014a4:	d007      	beq.n	200014b6 <MSS_SPI_set_slave_select+0x2a>
200014a6:	687a      	ldr	r2, [r7, #4]
200014a8:	f648 3308 	movw	r3, #35592	; 0x8b08
200014ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014b0:	429a      	cmp	r2, r3
200014b2:	d000      	beq.n	200014b6 <MSS_SPI_set_slave_select+0x2a>
200014b4:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200014b6:	687b      	ldr	r3, [r7, #4]
200014b8:	681b      	ldr	r3, [r3, #0]
200014ba:	681b      	ldr	r3, [r3, #0]
200014bc:	f003 0302 	and.w	r3, r3, #2
200014c0:	2b00      	cmp	r3, #0
200014c2:	d100      	bne.n	200014c6 <MSS_SPI_set_slave_select+0x3a>
200014c4:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
200014c6:	78fb      	ldrb	r3, [r7, #3]
200014c8:	687a      	ldr	r2, [r7, #4]
200014ca:	f103 0306 	add.w	r3, r3, #6
200014ce:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200014d2:	4413      	add	r3, r2
200014d4:	685b      	ldr	r3, [r3, #4]
200014d6:	f1b3 3fff 	cmp.w	r3, #4294967295
200014da:	d100      	bne.n	200014de <MSS_SPI_set_slave_select+0x52>
200014dc:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200014de:	687b      	ldr	r3, [r7, #4]
200014e0:	889b      	ldrh	r3, [r3, #4]
200014e2:	b21b      	sxth	r3, r3
200014e4:	4618      	mov	r0, r3
200014e6:	f7ff fdbb 	bl	20001060 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
200014ea:	687b      	ldr	r3, [r7, #4]
200014ec:	681b      	ldr	r3, [r3, #0]
200014ee:	689b      	ldr	r3, [r3, #8]
200014f0:	f003 0304 	and.w	r3, r3, #4
200014f4:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
200014f6:	68fb      	ldr	r3, [r7, #12]
200014f8:	2b00      	cmp	r3, #0
200014fa:	d002      	beq.n	20001502 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
200014fc:	6878      	ldr	r0, [r7, #4]
200014fe:	f7ff fe85 	bl	2000120c <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20001502:	687b      	ldr	r3, [r7, #4]
20001504:	681b      	ldr	r3, [r3, #0]
20001506:	687a      	ldr	r2, [r7, #4]
20001508:	6812      	ldr	r2, [r2, #0]
2000150a:	6812      	ldr	r2, [r2, #0]
2000150c:	f022 0201 	bic.w	r2, r2, #1
20001510:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20001512:	687b      	ldr	r3, [r7, #4]
20001514:	681a      	ldr	r2, [r3, #0]
20001516:	78fb      	ldrb	r3, [r7, #3]
20001518:	6879      	ldr	r1, [r7, #4]
2000151a:	f103 0306 	add.w	r3, r3, #6
2000151e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001522:	440b      	add	r3, r1
20001524:	685b      	ldr	r3, [r3, #4]
20001526:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20001528:	687b      	ldr	r3, [r7, #4]
2000152a:	681a      	ldr	r2, [r3, #0]
2000152c:	78fb      	ldrb	r3, [r7, #3]
2000152e:	6879      	ldr	r1, [r7, #4]
20001530:	f103 0306 	add.w	r3, r3, #6
20001534:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001538:	440b      	add	r3, r1
2000153a:	7a5b      	ldrb	r3, [r3, #9]
2000153c:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
2000153e:	687b      	ldr	r3, [r7, #4]
20001540:	681a      	ldr	r2, [r3, #0]
20001542:	78fb      	ldrb	r3, [r7, #3]
20001544:	6879      	ldr	r1, [r7, #4]
20001546:	f103 0306 	add.w	r3, r3, #6
2000154a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000154e:	440b      	add	r3, r1
20001550:	7a1b      	ldrb	r3, [r3, #8]
20001552:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001554:	687b      	ldr	r3, [r7, #4]
20001556:	681b      	ldr	r3, [r3, #0]
20001558:	687a      	ldr	r2, [r7, #4]
2000155a:	6812      	ldr	r2, [r2, #0]
2000155c:	6812      	ldr	r2, [r2, #0]
2000155e:	f042 0201 	orr.w	r2, r2, #1
20001562:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20001564:	687b      	ldr	r3, [r7, #4]
20001566:	681b      	ldr	r3, [r3, #0]
20001568:	687a      	ldr	r2, [r7, #4]
2000156a:	6812      	ldr	r2, [r2, #0]
2000156c:	69d1      	ldr	r1, [r2, #28]
2000156e:	78fa      	ldrb	r2, [r7, #3]
20001570:	f04f 0001 	mov.w	r0, #1
20001574:	fa00 f202 	lsl.w	r2, r0, r2
20001578:	ea41 0202 	orr.w	r2, r1, r2
2000157c:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
2000157e:	687b      	ldr	r3, [r7, #4]
20001580:	889b      	ldrh	r3, [r3, #4]
20001582:	b21b      	sxth	r3, r3
20001584:	4618      	mov	r0, r3
20001586:	f7ff fd4f 	bl	20001028 <NVIC_EnableIRQ>
}
2000158a:	f107 0710 	add.w	r7, r7, #16
2000158e:	46bd      	mov	sp, r7
20001590:	bd80      	pop	{r7, pc}
20001592:	bf00      	nop

20001594 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20001594:	b580      	push	{r7, lr}
20001596:	b084      	sub	sp, #16
20001598:	af00      	add	r7, sp, #0
2000159a:	6078      	str	r0, [r7, #4]
2000159c:	460b      	mov	r3, r1
2000159e:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200015a0:	687a      	ldr	r2, [r7, #4]
200015a2:	f648 338c 	movw	r3, #35724	; 0x8b8c
200015a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015aa:	429a      	cmp	r2, r3
200015ac:	d007      	beq.n	200015be <MSS_SPI_clear_slave_select+0x2a>
200015ae:	687a      	ldr	r2, [r7, #4]
200015b0:	f648 3308 	movw	r3, #35592	; 0x8b08
200015b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015b8:	429a      	cmp	r2, r3
200015ba:	d000      	beq.n	200015be <MSS_SPI_clear_slave_select+0x2a>
200015bc:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200015be:	687b      	ldr	r3, [r7, #4]
200015c0:	681b      	ldr	r3, [r3, #0]
200015c2:	681b      	ldr	r3, [r3, #0]
200015c4:	f003 0302 	and.w	r3, r3, #2
200015c8:	2b00      	cmp	r3, #0
200015ca:	d100      	bne.n	200015ce <MSS_SPI_clear_slave_select+0x3a>
200015cc:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200015ce:	687b      	ldr	r3, [r7, #4]
200015d0:	889b      	ldrh	r3, [r3, #4]
200015d2:	b21b      	sxth	r3, r3
200015d4:	4618      	mov	r0, r3
200015d6:	f7ff fd43 	bl	20001060 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
200015da:	687b      	ldr	r3, [r7, #4]
200015dc:	681b      	ldr	r3, [r3, #0]
200015de:	689b      	ldr	r3, [r3, #8]
200015e0:	f003 0304 	and.w	r3, r3, #4
200015e4:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
200015e6:	68fb      	ldr	r3, [r7, #12]
200015e8:	2b00      	cmp	r3, #0
200015ea:	d002      	beq.n	200015f2 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
200015ec:	6878      	ldr	r0, [r7, #4]
200015ee:	f7ff fe0d 	bl	2000120c <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
200015f2:	687b      	ldr	r3, [r7, #4]
200015f4:	681b      	ldr	r3, [r3, #0]
200015f6:	687a      	ldr	r2, [r7, #4]
200015f8:	6812      	ldr	r2, [r2, #0]
200015fa:	69d1      	ldr	r1, [r2, #28]
200015fc:	78fa      	ldrb	r2, [r7, #3]
200015fe:	f04f 0001 	mov.w	r0, #1
20001602:	fa00 f202 	lsl.w	r2, r0, r2
20001606:	ea6f 0202 	mvn.w	r2, r2
2000160a:	ea01 0202 	and.w	r2, r1, r2
2000160e:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001610:	687b      	ldr	r3, [r7, #4]
20001612:	889b      	ldrh	r3, [r3, #4]
20001614:	b21b      	sxth	r3, r3
20001616:	4618      	mov	r0, r3
20001618:	f7ff fd06 	bl	20001028 <NVIC_EnableIRQ>
}
2000161c:	f107 0710 	add.w	r7, r7, #16
20001620:	46bd      	mov	sp, r7
20001622:	bd80      	pop	{r7, pc}

20001624 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20001624:	b480      	push	{r7}
20001626:	b087      	sub	sp, #28
20001628:	af00      	add	r7, sp, #0
2000162a:	6078      	str	r0, [r7, #4]
2000162c:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000162e:	687a      	ldr	r2, [r7, #4]
20001630:	f648 338c 	movw	r3, #35724	; 0x8b8c
20001634:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001638:	429a      	cmp	r2, r3
2000163a:	d007      	beq.n	2000164c <MSS_SPI_transfer_frame+0x28>
2000163c:	687a      	ldr	r2, [r7, #4]
2000163e:	f648 3308 	movw	r3, #35592	; 0x8b08
20001642:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001646:	429a      	cmp	r2, r3
20001648:	d000      	beq.n	2000164c <MSS_SPI_transfer_frame+0x28>
2000164a:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
2000164c:	687b      	ldr	r3, [r7, #4]
2000164e:	681b      	ldr	r3, [r3, #0]
20001650:	681b      	ldr	r3, [r3, #0]
20001652:	f003 0302 	and.w	r3, r3, #2
20001656:	2b00      	cmp	r3, #0
20001658:	d100      	bne.n	2000165c <MSS_SPI_transfer_frame+0x38>
2000165a:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
2000165c:	687b      	ldr	r3, [r7, #4]
2000165e:	681a      	ldr	r2, [r3, #0]
20001660:	687b      	ldr	r3, [r7, #4]
20001662:	681b      	ldr	r3, [r3, #0]
20001664:	6819      	ldr	r1, [r3, #0]
20001666:	f240 03ff 	movw	r3, #255	; 0xff
2000166a:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000166e:	ea01 0303 	and.w	r3, r1, r3
20001672:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20001676:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20001678:	687b      	ldr	r3, [r7, #4]
2000167a:	681b      	ldr	r3, [r3, #0]
2000167c:	687a      	ldr	r2, [r7, #4]
2000167e:	6812      	ldr	r2, [r2, #0]
20001680:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20001682:	f042 020c 	orr.w	r2, r2, #12
20001686:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001688:	687b      	ldr	r3, [r7, #4]
2000168a:	681b      	ldr	r3, [r3, #0]
2000168c:	689b      	ldr	r3, [r3, #8]
2000168e:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001692:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20001694:	e00b      	b.n	200016ae <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
20001696:	687b      	ldr	r3, [r7, #4]
20001698:	681b      	ldr	r3, [r3, #0]
2000169a:	691b      	ldr	r3, [r3, #16]
2000169c:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
2000169e:	68bb      	ldr	r3, [r7, #8]
200016a0:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
200016a2:	687b      	ldr	r3, [r7, #4]
200016a4:	681b      	ldr	r3, [r3, #0]
200016a6:	689b      	ldr	r3, [r3, #8]
200016a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200016ac:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
200016ae:	68fb      	ldr	r3, [r7, #12]
200016b0:	2b00      	cmp	r3, #0
200016b2:	d0f0      	beq.n	20001696 <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
200016b4:	687b      	ldr	r3, [r7, #4]
200016b6:	681b      	ldr	r3, [r3, #0]
200016b8:	683a      	ldr	r2, [r7, #0]
200016ba:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
200016bc:	687b      	ldr	r3, [r7, #4]
200016be:	681b      	ldr	r3, [r3, #0]
200016c0:	689b      	ldr	r3, [r3, #8]
200016c2:	f003 0301 	and.w	r3, r3, #1
200016c6:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
200016c8:	e005      	b.n	200016d6 <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
200016ca:	687b      	ldr	r3, [r7, #4]
200016cc:	681b      	ldr	r3, [r3, #0]
200016ce:	689b      	ldr	r3, [r3, #8]
200016d0:	f003 0301 	and.w	r3, r3, #1
200016d4:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
200016d6:	697b      	ldr	r3, [r7, #20]
200016d8:	2b00      	cmp	r3, #0
200016da:	d0f6      	beq.n	200016ca <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
200016dc:	687b      	ldr	r3, [r7, #4]
200016de:	681b      	ldr	r3, [r3, #0]
200016e0:	689b      	ldr	r3, [r3, #8]
200016e2:	f003 0302 	and.w	r3, r3, #2
200016e6:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
200016e8:	e005      	b.n	200016f6 <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
200016ea:	687b      	ldr	r3, [r7, #4]
200016ec:	681b      	ldr	r3, [r3, #0]
200016ee:	689b      	ldr	r3, [r3, #8]
200016f0:	f003 0302 	and.w	r3, r3, #2
200016f4:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
200016f6:	693b      	ldr	r3, [r7, #16]
200016f8:	2b00      	cmp	r3, #0
200016fa:	d0f6      	beq.n	200016ea <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
200016fc:	687b      	ldr	r3, [r7, #4]
200016fe:	681b      	ldr	r3, [r3, #0]
20001700:	691b      	ldr	r3, [r3, #16]
}
20001702:	4618      	mov	r0, r3
20001704:	f107 071c 	add.w	r7, r7, #28
20001708:	46bd      	mov	sp, r7
2000170a:	bc80      	pop	{r7}
2000170c:	4770      	bx	lr
2000170e:	bf00      	nop

20001710 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20001710:	b480      	push	{r7}
20001712:	b085      	sub	sp, #20
20001714:	af00      	add	r7, sp, #0
20001716:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
20001718:	f04f 0300 	mov.w	r3, #0
2000171c:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000171e:	e00e      	b.n	2000173e <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20001720:	687b      	ldr	r3, [r7, #4]
20001722:	681b      	ldr	r3, [r3, #0]
20001724:	687a      	ldr	r2, [r7, #4]
20001726:	6891      	ldr	r1, [r2, #8]
20001728:	687a      	ldr	r2, [r7, #4]
2000172a:	6912      	ldr	r2, [r2, #16]
2000172c:	440a      	add	r2, r1
2000172e:	7812      	ldrb	r2, [r2, #0]
20001730:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20001732:	687b      	ldr	r3, [r7, #4]
20001734:	691b      	ldr	r3, [r3, #16]
20001736:	f103 0201 	add.w	r2, r3, #1
2000173a:	687b      	ldr	r3, [r7, #4]
2000173c:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000173e:	687b      	ldr	r3, [r7, #4]
20001740:	681b      	ldr	r3, [r3, #0]
20001742:	689b      	ldr	r3, [r3, #8]
20001744:	f403 7380 	and.w	r3, r3, #256	; 0x100
20001748:	2b00      	cmp	r3, #0
2000174a:	d105      	bne.n	20001758 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
2000174c:	687b      	ldr	r3, [r7, #4]
2000174e:	691a      	ldr	r2, [r3, #16]
20001750:	687b      	ldr	r3, [r7, #4]
20001752:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001754:	429a      	cmp	r2, r3
20001756:	d3e3      	bcc.n	20001720 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
20001758:	687b      	ldr	r3, [r7, #4]
2000175a:	691a      	ldr	r2, [r3, #16]
2000175c:	687b      	ldr	r3, [r7, #4]
2000175e:	68db      	ldr	r3, [r3, #12]
20001760:	429a      	cmp	r2, r3
20001762:	d31c      	bcc.n	2000179e <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001764:	e00e      	b.n	20001784 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20001766:	687b      	ldr	r3, [r7, #4]
20001768:	681b      	ldr	r3, [r3, #0]
2000176a:	687a      	ldr	r2, [r7, #4]
2000176c:	6951      	ldr	r1, [r2, #20]
2000176e:	687a      	ldr	r2, [r7, #4]
20001770:	69d2      	ldr	r2, [r2, #28]
20001772:	440a      	add	r2, r1
20001774:	7812      	ldrb	r2, [r2, #0]
20001776:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20001778:	687b      	ldr	r3, [r7, #4]
2000177a:	69db      	ldr	r3, [r3, #28]
2000177c:	f103 0201 	add.w	r2, r3, #1
20001780:	687b      	ldr	r3, [r7, #4]
20001782:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001784:	687b      	ldr	r3, [r7, #4]
20001786:	681b      	ldr	r3, [r3, #0]
20001788:	689b      	ldr	r3, [r3, #8]
2000178a:	f403 7380 	and.w	r3, r3, #256	; 0x100
2000178e:	2b00      	cmp	r3, #0
20001790:	d105      	bne.n	2000179e <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20001792:	687b      	ldr	r3, [r7, #4]
20001794:	69da      	ldr	r2, [r3, #28]
20001796:	687b      	ldr	r3, [r7, #4]
20001798:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000179a:	429a      	cmp	r2, r3
2000179c:	d3e3      	bcc.n	20001766 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
2000179e:	687b      	ldr	r3, [r7, #4]
200017a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200017a2:	2b00      	cmp	r3, #0
200017a4:	d01f      	beq.n	200017e6 <fill_slave_tx_fifo+0xd6>
200017a6:	687b      	ldr	r3, [r7, #4]
200017a8:	691a      	ldr	r2, [r3, #16]
200017aa:	687b      	ldr	r3, [r7, #4]
200017ac:	68db      	ldr	r3, [r3, #12]
200017ae:	429a      	cmp	r2, r3
200017b0:	d319      	bcc.n	200017e6 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
200017b2:	687b      	ldr	r3, [r7, #4]
200017b4:	69da      	ldr	r2, [r3, #28]
200017b6:	687b      	ldr	r3, [r7, #4]
200017b8:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
200017ba:	429a      	cmp	r2, r3
200017bc:	d313      	bcc.n	200017e6 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200017be:	e008      	b.n	200017d2 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
200017c0:	687b      	ldr	r3, [r7, #4]
200017c2:	681b      	ldr	r3, [r3, #0]
200017c4:	f04f 0200 	mov.w	r2, #0
200017c8:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
200017ca:	68fb      	ldr	r3, [r7, #12]
200017cc:	f103 0301 	add.w	r3, r3, #1
200017d0:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200017d2:	687b      	ldr	r3, [r7, #4]
200017d4:	681b      	ldr	r3, [r3, #0]
200017d6:	689b      	ldr	r3, [r3, #8]
200017d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
200017dc:	2b00      	cmp	r3, #0
200017de:	d102      	bne.n	200017e6 <fill_slave_tx_fifo+0xd6>
200017e0:	68fb      	ldr	r3, [r7, #12]
200017e2:	2b1f      	cmp	r3, #31
200017e4:	d9ec      	bls.n	200017c0 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
200017e6:	f107 0714 	add.w	r7, r7, #20
200017ea:	46bd      	mov	sp, r7
200017ec:	bc80      	pop	{r7}
200017ee:	4770      	bx	lr

200017f0 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200017f0:	b580      	push	{r7, lr}
200017f2:	b084      	sub	sp, #16
200017f4:	af00      	add	r7, sp, #0
200017f6:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200017f8:	687b      	ldr	r3, [r7, #4]
200017fa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200017fe:	2b02      	cmp	r3, #2
20001800:	d115      	bne.n	2000182e <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001802:	e00c      	b.n	2000181e <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20001804:	687b      	ldr	r3, [r7, #4]
20001806:	681b      	ldr	r3, [r3, #0]
20001808:	691b      	ldr	r3, [r3, #16]
2000180a:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
2000180c:	687b      	ldr	r3, [r7, #4]
2000180e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20001810:	2b00      	cmp	r3, #0
20001812:	d004      	beq.n	2000181e <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20001814:	687b      	ldr	r3, [r7, #4]
20001816:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20001818:	68fa      	ldr	r2, [r7, #12]
2000181a:	4610      	mov	r0, r2
2000181c:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000181e:	687b      	ldr	r3, [r7, #4]
20001820:	681b      	ldr	r3, [r3, #0]
20001822:	689b      	ldr	r3, [r3, #8]
20001824:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001828:	2b00      	cmp	r3, #0
2000182a:	d0eb      	beq.n	20001804 <read_slave_rx_fifo+0x14>
2000182c:	e032      	b.n	20001894 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
2000182e:	687b      	ldr	r3, [r7, #4]
20001830:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001834:	2b01      	cmp	r3, #1
20001836:	d125      	bne.n	20001884 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20001838:	e017      	b.n	2000186a <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000183a:	687b      	ldr	r3, [r7, #4]
2000183c:	681b      	ldr	r3, [r3, #0]
2000183e:	691b      	ldr	r3, [r3, #16]
20001840:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20001842:	687b      	ldr	r3, [r7, #4]
20001844:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001846:	687b      	ldr	r3, [r7, #4]
20001848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000184a:	429a      	cmp	r2, r3
2000184c:	d207      	bcs.n	2000185e <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
2000184e:	687b      	ldr	r3, [r7, #4]
20001850:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20001852:	687b      	ldr	r3, [r7, #4]
20001854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001856:	4413      	add	r3, r2
20001858:	68fa      	ldr	r2, [r7, #12]
2000185a:	b2d2      	uxtb	r2, r2
2000185c:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
2000185e:	687b      	ldr	r3, [r7, #4]
20001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001862:	f103 0201 	add.w	r2, r3, #1
20001866:	687b      	ldr	r3, [r7, #4]
20001868:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000186a:	687b      	ldr	r3, [r7, #4]
2000186c:	681b      	ldr	r3, [r3, #0]
2000186e:	689b      	ldr	r3, [r3, #8]
20001870:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001874:	2b00      	cmp	r3, #0
20001876:	d0e0      	beq.n	2000183a <read_slave_rx_fifo+0x4a>
20001878:	e00c      	b.n	20001894 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000187a:	687b      	ldr	r3, [r7, #4]
2000187c:	681b      	ldr	r3, [r3, #0]
2000187e:	691b      	ldr	r3, [r3, #16]
20001880:	60fb      	str	r3, [r7, #12]
20001882:	e000      	b.n	20001886 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001884:	bf00      	nop
20001886:	687b      	ldr	r3, [r7, #4]
20001888:	681b      	ldr	r3, [r3, #0]
2000188a:	689b      	ldr	r3, [r3, #8]
2000188c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001890:	2b00      	cmp	r3, #0
20001892:	d0f2      	beq.n	2000187a <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20001894:	f107 0710 	add.w	r7, r7, #16
20001898:	46bd      	mov	sp, r7
2000189a:	bd80      	pop	{r7, pc}

2000189c <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
2000189c:	b580      	push	{r7, lr}
2000189e:	b086      	sub	sp, #24
200018a0:	af00      	add	r7, sp, #0
200018a2:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
200018a4:	687b      	ldr	r3, [r7, #4]
200018a6:	681b      	ldr	r3, [r3, #0]
200018a8:	f103 0320 	add.w	r3, r3, #32
200018ac:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200018ae:	687a      	ldr	r2, [r7, #4]
200018b0:	f648 338c 	movw	r3, #35724	; 0x8b8c
200018b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018b8:	429a      	cmp	r2, r3
200018ba:	d007      	beq.n	200018cc <mss_spi_isr+0x30>
200018bc:	687a      	ldr	r2, [r7, #4]
200018be:	f648 3308 	movw	r3, #35592	; 0x8b08
200018c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018c6:	429a      	cmp	r2, r3
200018c8:	d000      	beq.n	200018cc <mss_spi_isr+0x30>
200018ca:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
200018cc:	693b      	ldr	r3, [r7, #16]
200018ce:	681b      	ldr	r3, [r3, #0]
200018d0:	f003 0302 	and.w	r3, r3, #2
200018d4:	2b00      	cmp	r3, #0
200018d6:	d052      	beq.n	2000197e <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200018d8:	687b      	ldr	r3, [r7, #4]
200018da:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200018de:	2b02      	cmp	r3, #2
200018e0:	d115      	bne.n	2000190e <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200018e2:	e00c      	b.n	200018fe <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
200018e4:	687b      	ldr	r3, [r7, #4]
200018e6:	681b      	ldr	r3, [r3, #0]
200018e8:	691b      	ldr	r3, [r3, #16]
200018ea:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
200018ec:	687b      	ldr	r3, [r7, #4]
200018ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200018f0:	2b00      	cmp	r3, #0
200018f2:	d004      	beq.n	200018fe <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
200018f4:	687b      	ldr	r3, [r7, #4]
200018f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200018f8:	68fa      	ldr	r2, [r7, #12]
200018fa:	4610      	mov	r0, r2
200018fc:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200018fe:	687b      	ldr	r3, [r7, #4]
20001900:	681b      	ldr	r3, [r3, #0]
20001902:	689b      	ldr	r3, [r3, #8]
20001904:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001908:	2b00      	cmp	r3, #0
2000190a:	d0eb      	beq.n	200018e4 <mss_spi_isr+0x48>
2000190c:	e032      	b.n	20001974 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
2000190e:	687b      	ldr	r3, [r7, #4]
20001910:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001914:	2b01      	cmp	r3, #1
20001916:	d125      	bne.n	20001964 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20001918:	e017      	b.n	2000194a <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
2000191a:	687b      	ldr	r3, [r7, #4]
2000191c:	681b      	ldr	r3, [r3, #0]
2000191e:	691b      	ldr	r3, [r3, #16]
20001920:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20001922:	687b      	ldr	r3, [r7, #4]
20001924:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001926:	687b      	ldr	r3, [r7, #4]
20001928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000192a:	429a      	cmp	r2, r3
2000192c:	d207      	bcs.n	2000193e <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
2000192e:	687b      	ldr	r3, [r7, #4]
20001930:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20001932:	687b      	ldr	r3, [r7, #4]
20001934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001936:	4413      	add	r3, r2
20001938:	68fa      	ldr	r2, [r7, #12]
2000193a:	b2d2      	uxtb	r2, r2
2000193c:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
2000193e:	687b      	ldr	r3, [r7, #4]
20001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001942:	f103 0201 	add.w	r2, r3, #1
20001946:	687b      	ldr	r3, [r7, #4]
20001948:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000194a:	687b      	ldr	r3, [r7, #4]
2000194c:	681b      	ldr	r3, [r3, #0]
2000194e:	689b      	ldr	r3, [r3, #8]
20001950:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001954:	2b00      	cmp	r3, #0
20001956:	d0e0      	beq.n	2000191a <mss_spi_isr+0x7e>
20001958:	e00c      	b.n	20001974 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
2000195a:	687b      	ldr	r3, [r7, #4]
2000195c:	681b      	ldr	r3, [r3, #0]
2000195e:	691b      	ldr	r3, [r3, #16]
20001960:	60fb      	str	r3, [r7, #12]
20001962:	e000      	b.n	20001966 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001964:	bf00      	nop
20001966:	687b      	ldr	r3, [r7, #4]
20001968:	681b      	ldr	r3, [r3, #0]
2000196a:	689b      	ldr	r3, [r3, #8]
2000196c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001970:	2b00      	cmp	r3, #0
20001972:	d0f2      	beq.n	2000195a <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20001974:	687b      	ldr	r3, [r7, #4]
20001976:	681b      	ldr	r3, [r3, #0]
20001978:	f04f 0202 	mov.w	r2, #2
2000197c:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
2000197e:	693b      	ldr	r3, [r7, #16]
20001980:	681b      	ldr	r3, [r3, #0]
20001982:	f003 0301 	and.w	r3, r3, #1
20001986:	b2db      	uxtb	r3, r3
20001988:	2b00      	cmp	r3, #0
2000198a:	d012      	beq.n	200019b2 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
2000198c:	687b      	ldr	r3, [r7, #4]
2000198e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001992:	2b02      	cmp	r3, #2
20001994:	d105      	bne.n	200019a2 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20001996:	687b      	ldr	r3, [r7, #4]
20001998:	681b      	ldr	r3, [r3, #0]
2000199a:	687a      	ldr	r2, [r7, #4]
2000199c:	6f92      	ldr	r2, [r2, #120]	; 0x78
2000199e:	615a      	str	r2, [r3, #20]
200019a0:	e002      	b.n	200019a8 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
200019a2:	6878      	ldr	r0, [r7, #4]
200019a4:	f7ff feb4 	bl	20001710 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
200019a8:	687b      	ldr	r3, [r7, #4]
200019aa:	681b      	ldr	r3, [r3, #0]
200019ac:	f04f 0201 	mov.w	r2, #1
200019b0:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
200019b2:	693b      	ldr	r3, [r7, #16]
200019b4:	681b      	ldr	r3, [r3, #0]
200019b6:	f003 0310 	and.w	r3, r3, #16
200019ba:	2b00      	cmp	r3, #0
200019bc:	d023      	beq.n	20001a06 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
200019be:	6878      	ldr	r0, [r7, #4]
200019c0:	f7ff ff16 	bl	200017f0 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
200019c4:	687b      	ldr	r3, [r7, #4]
200019c6:	6a1b      	ldr	r3, [r3, #32]
200019c8:	2b00      	cmp	r3, #0
200019ca:	d00b      	beq.n	200019e4 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
200019cc:	687b      	ldr	r3, [r7, #4]
200019ce:	6a1b      	ldr	r3, [r3, #32]
200019d0:	687a      	ldr	r2, [r7, #4]
200019d2:	6a91      	ldr	r1, [r2, #40]	; 0x28
200019d4:	687a      	ldr	r2, [r7, #4]
200019d6:	6b12      	ldr	r2, [r2, #48]	; 0x30
200019d8:	4608      	mov	r0, r1
200019da:	4611      	mov	r1, r2
200019dc:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
200019de:	6878      	ldr	r0, [r7, #4]
200019e0:	f7ff fe96 	bl	20001710 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
200019e4:	687b      	ldr	r3, [r7, #4]
200019e6:	f04f 0201 	mov.w	r2, #1
200019ea:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
200019ec:	687b      	ldr	r3, [r7, #4]
200019ee:	681b      	ldr	r3, [r3, #0]
200019f0:	687a      	ldr	r2, [r7, #4]
200019f2:	6812      	ldr	r2, [r2, #0]
200019f4:	6a92      	ldr	r2, [r2, #40]	; 0x28
200019f6:	f022 0210 	bic.w	r2, r2, #16
200019fa:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
200019fc:	687b      	ldr	r3, [r7, #4]
200019fe:	681b      	ldr	r3, [r3, #0]
20001a00:	f04f 0210 	mov.w	r2, #16
20001a04:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20001a06:	693b      	ldr	r3, [r7, #16]
20001a08:	681b      	ldr	r3, [r3, #0]
20001a0a:	f003 0304 	and.w	r3, r3, #4
20001a0e:	2b00      	cmp	r3, #0
20001a10:	d00f      	beq.n	20001a32 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20001a12:	687b      	ldr	r3, [r7, #4]
20001a14:	681b      	ldr	r3, [r3, #0]
20001a16:	687a      	ldr	r2, [r7, #4]
20001a18:	6812      	ldr	r2, [r2, #0]
20001a1a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20001a1c:	f042 0204 	orr.w	r2, r2, #4
20001a20:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20001a22:	6878      	ldr	r0, [r7, #4]
20001a24:	f7ff fbf2 	bl	2000120c <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20001a28:	687b      	ldr	r3, [r7, #4]
20001a2a:	681b      	ldr	r3, [r3, #0]
20001a2c:	f04f 0204 	mov.w	r2, #4
20001a30:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20001a32:	693b      	ldr	r3, [r7, #16]
20001a34:	681b      	ldr	r3, [r3, #0]
20001a36:	f003 0308 	and.w	r3, r3, #8
20001a3a:	2b00      	cmp	r3, #0
20001a3c:	d031      	beq.n	20001aa2 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20001a3e:	687b      	ldr	r3, [r7, #4]
20001a40:	681b      	ldr	r3, [r3, #0]
20001a42:	687a      	ldr	r2, [r7, #4]
20001a44:	6812      	ldr	r2, [r2, #0]
20001a46:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20001a48:	f042 0208 	orr.w	r2, r2, #8
20001a4c:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20001a4e:	687b      	ldr	r3, [r7, #4]
20001a50:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001a54:	2b02      	cmp	r3, #2
20001a56:	d113      	bne.n	20001a80 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20001a58:	687b      	ldr	r3, [r7, #4]
20001a5a:	681a      	ldr	r2, [r3, #0]
20001a5c:	687b      	ldr	r3, [r7, #4]
20001a5e:	681b      	ldr	r3, [r3, #0]
20001a60:	6819      	ldr	r1, [r3, #0]
20001a62:	f240 03ff 	movw	r3, #255	; 0xff
20001a66:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001a6a:	ea01 0303 	and.w	r3, r1, r3
20001a6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20001a72:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20001a74:	687b      	ldr	r3, [r7, #4]
20001a76:	681b      	ldr	r3, [r3, #0]
20001a78:	687a      	ldr	r2, [r7, #4]
20001a7a:	6f92      	ldr	r2, [r2, #120]	; 0x78
20001a7c:	615a      	str	r2, [r3, #20]
20001a7e:	e00b      	b.n	20001a98 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20001a80:	687b      	ldr	r3, [r7, #4]
20001a82:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001a86:	2b01      	cmp	r3, #1
20001a88:	d106      	bne.n	20001a98 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
20001a8a:	687b      	ldr	r3, [r7, #4]
20001a8c:	f04f 0200 	mov.w	r2, #0
20001a90:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20001a92:	6878      	ldr	r0, [r7, #4]
20001a94:	f7ff fe3c 	bl	20001710 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20001a98:	687b      	ldr	r3, [r7, #4]
20001a9a:	681b      	ldr	r3, [r3, #0]
20001a9c:	f04f 0208 	mov.w	r2, #8
20001aa0:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20001aa2:	693b      	ldr	r3, [r7, #16]
20001aa4:	681b      	ldr	r3, [r3, #0]
20001aa6:	f003 0320 	and.w	r3, r3, #32
20001aaa:	2b00      	cmp	r3, #0
20001aac:	d049      	beq.n	20001b42 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
20001aae:	6878      	ldr	r0, [r7, #4]
20001ab0:	f7ff fe9e 	bl	200017f0 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20001ab4:	687b      	ldr	r3, [r7, #4]
20001ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001ab8:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
20001aba:	687b      	ldr	r3, [r7, #4]
20001abc:	6a1b      	ldr	r3, [r3, #32]
20001abe:	2b00      	cmp	r3, #0
20001ac0:	d01c      	beq.n	20001afc <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
20001ac2:	687b      	ldr	r3, [r7, #4]
20001ac4:	f04f 0200 	mov.w	r2, #0
20001ac8:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
20001aca:	687b      	ldr	r3, [r7, #4]
20001acc:	f04f 0200 	mov.w	r2, #0
20001ad0:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
20001ad2:	687b      	ldr	r3, [r7, #4]
20001ad4:	f04f 0200 	mov.w	r2, #0
20001ad8:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
20001ada:	687b      	ldr	r3, [r7, #4]
20001adc:	f04f 0200 	mov.w	r2, #0
20001ae0:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20001ae2:	687b      	ldr	r3, [r7, #4]
20001ae4:	681b      	ldr	r3, [r3, #0]
20001ae6:	f04f 0210 	mov.w	r2, #16
20001aea:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
20001aec:	687b      	ldr	r3, [r7, #4]
20001aee:	681b      	ldr	r3, [r3, #0]
20001af0:	687a      	ldr	r2, [r7, #4]
20001af2:	6812      	ldr	r2, [r2, #0]
20001af4:	6a92      	ldr	r2, [r2, #40]	; 0x28
20001af6:	f042 0210 	orr.w	r2, r2, #16
20001afa:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
20001afc:	687b      	ldr	r3, [r7, #4]
20001afe:	f04f 0200 	mov.w	r2, #0
20001b02:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20001b04:	687b      	ldr	r3, [r7, #4]
20001b06:	681b      	ldr	r3, [r3, #0]
20001b08:	687a      	ldr	r2, [r7, #4]
20001b0a:	6812      	ldr	r2, [r2, #0]
20001b0c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20001b0e:	f042 020c 	orr.w	r2, r2, #12
20001b12:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20001b14:	6878      	ldr	r0, [r7, #4]
20001b16:	f7ff fdfb 	bl	20001710 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
20001b1a:	687b      	ldr	r3, [r7, #4]
20001b1c:	f04f 0200 	mov.w	r2, #0
20001b20:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20001b22:	687b      	ldr	r3, [r7, #4]
20001b24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20001b26:	2b00      	cmp	r3, #0
20001b28:	d006      	beq.n	20001b38 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20001b2a:	687b      	ldr	r3, [r7, #4]
20001b2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20001b2e:	687a      	ldr	r2, [r7, #4]
20001b30:	6a92      	ldr	r2, [r2, #40]	; 0x28
20001b32:	4610      	mov	r0, r2
20001b34:	6979      	ldr	r1, [r7, #20]
20001b36:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20001b38:	687b      	ldr	r3, [r7, #4]
20001b3a:	681b      	ldr	r3, [r3, #0]
20001b3c:	f04f 0220 	mov.w	r2, #32
20001b40:	60da      	str	r2, [r3, #12]
    }
}
20001b42:	f107 0718 	add.w	r7, r7, #24
20001b46:	46bd      	mov	sp, r7
20001b48:	bd80      	pop	{r7, pc}
20001b4a:	bf00      	nop

20001b4c <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
20001b4c:	4668      	mov	r0, sp
20001b4e:	f020 0107 	bic.w	r1, r0, #7
20001b52:	468d      	mov	sp, r1
20001b54:	b589      	push	{r0, r3, r7, lr}
20001b56:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
20001b58:	f648 308c 	movw	r0, #35724	; 0x8b8c
20001b5c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b60:	f7ff fe9c 	bl	2000189c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20001b64:	f04f 000c 	mov.w	r0, #12
20001b68:	f7ff fa98 	bl	2000109c <NVIC_ClearPendingIRQ>
}
20001b6c:	46bd      	mov	sp, r7
20001b6e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001b72:	4685      	mov	sp, r0
20001b74:	4770      	bx	lr
20001b76:	bf00      	nop

20001b78 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20001b78:	4668      	mov	r0, sp
20001b7a:	f020 0107 	bic.w	r1, r0, #7
20001b7e:	468d      	mov	sp, r1
20001b80:	b589      	push	{r0, r3, r7, lr}
20001b82:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20001b84:	f648 3008 	movw	r0, #35592	; 0x8b08
20001b88:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b8c:	f7ff fe86 	bl	2000189c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20001b90:	f04f 000d 	mov.w	r0, #13
20001b94:	f7ff fa82 	bl	2000109c <NVIC_ClearPendingIRQ>
}
20001b98:	46bd      	mov	sp, r7
20001b9a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001b9e:	4685      	mov	sp, r0
20001ba0:	4770      	bx	lr
20001ba2:	bf00      	nop

20001ba4 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20001ba4:	b480      	push	{r7}
20001ba6:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20001ba8:	46bd      	mov	sp, r7
20001baa:	bc80      	pop	{r7}
20001bac:	4770      	bx	lr
20001bae:	bf00      	nop

20001bb0 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20001bb0:	b580      	push	{r7, lr}
20001bb2:	b08a      	sub	sp, #40	; 0x28
20001bb4:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20001bb6:	f248 2380 	movw	r3, #33408	; 0x8280
20001bba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bbe:	46bc      	mov	ip, r7
20001bc0:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20001bc2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20001bc6:	f242 0300 	movw	r3, #8192	; 0x2000
20001bca:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001bce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20001bd0:	ea4f 0393 	mov.w	r3, r3, lsr #2
20001bd4:	f003 0303 	and.w	r3, r3, #3
20001bd8:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001bdc:	f107 0228 	add.w	r2, r7, #40	; 0x28
20001be0:	4413      	add	r3, r2
20001be2:	f853 3c28 	ldr.w	r3, [r3, #-40]
20001be6:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20001be8:	f242 0300 	movw	r3, #8192	; 0x2000
20001bec:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001bf0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20001bf2:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001bf6:	f003 0303 	and.w	r3, r3, #3
20001bfa:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001bfe:	f107 0228 	add.w	r2, r7, #40	; 0x28
20001c02:	4413      	add	r3, r2
20001c04:	f853 3c28 	ldr.w	r3, [r3, #-40]
20001c08:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20001c0a:	f242 0300 	movw	r3, #8192	; 0x2000
20001c0e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001c12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20001c14:	ea4f 1393 	mov.w	r3, r3, lsr #6
20001c18:	f003 0303 	and.w	r3, r3, #3
20001c1c:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001c20:	f107 0228 	add.w	r2, r7, #40	; 0x28
20001c24:	4413      	add	r3, r2
20001c26:	f853 3c28 	ldr.w	r3, [r3, #-40]
20001c2a:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20001c2c:	f242 0300 	movw	r3, #8192	; 0x2000
20001c30:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001c34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20001c36:	ea4f 2313 	mov.w	r3, r3, lsr #8
20001c3a:	f003 031f 	and.w	r3, r3, #31
20001c3e:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20001c40:	f242 0300 	movw	r3, #8192	; 0x2000
20001c44:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001c48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20001c4a:	ea4f 3353 	mov.w	r3, r3, lsr #13
20001c4e:	f003 0301 	and.w	r3, r3, #1
20001c52:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20001c54:	6a3b      	ldr	r3, [r7, #32]
20001c56:	f103 0301 	add.w	r3, r3, #1
20001c5a:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20001c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20001c5e:	2b00      	cmp	r3, #0
20001c60:	d003      	beq.n	20001c6a <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
20001c62:	69fb      	ldr	r3, [r7, #28]
20001c64:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001c68:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20001c6a:	f000 f849 	bl	20001d00 <GetSystemClock>
20001c6e:	4602      	mov	r2, r0
20001c70:	f248 5310 	movw	r3, #34064	; 0x8510
20001c74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c78:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20001c7a:	f248 5310 	movw	r3, #34064	; 0x8510
20001c7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c82:	681a      	ldr	r2, [r3, #0]
20001c84:	693b      	ldr	r3, [r7, #16]
20001c86:	fbb2 f2f3 	udiv	r2, r2, r3
20001c8a:	f248 5314 	movw	r3, #34068	; 0x8514
20001c8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c92:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20001c94:	f248 5310 	movw	r3, #34064	; 0x8510
20001c98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c9c:	681a      	ldr	r2, [r3, #0]
20001c9e:	697b      	ldr	r3, [r7, #20]
20001ca0:	fbb2 f2f3 	udiv	r2, r2, r3
20001ca4:	f248 5318 	movw	r3, #34072	; 0x8518
20001ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cac:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20001cae:	f248 5310 	movw	r3, #34064	; 0x8510
20001cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cb6:	681a      	ldr	r2, [r3, #0]
20001cb8:	69bb      	ldr	r3, [r7, #24]
20001cba:	fbb2 f2f3 	udiv	r2, r2, r3
20001cbe:	f248 531c 	movw	r3, #34076	; 0x851c
20001cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cc6:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20001cc8:	f248 5310 	movw	r3, #34064	; 0x8510
20001ccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cd0:	681a      	ldr	r2, [r3, #0]
20001cd2:	69fb      	ldr	r3, [r7, #28]
20001cd4:	fbb2 f2f3 	udiv	r2, r2, r3
20001cd8:	f248 5320 	movw	r3, #34080	; 0x8520
20001cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ce0:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20001ce2:	f248 5310 	movw	r3, #34064	; 0x8510
20001ce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cea:	681a      	ldr	r2, [r3, #0]
20001cec:	f248 530c 	movw	r3, #34060	; 0x850c
20001cf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cf4:	601a      	str	r2, [r3, #0]
}
20001cf6:	f107 0728 	add.w	r7, r7, #40	; 0x28
20001cfa:	46bd      	mov	sp, r7
20001cfc:	bd80      	pop	{r7, pc}
20001cfe:	bf00      	nop

20001d00 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20001d00:	b480      	push	{r7}
20001d02:	b08b      	sub	sp, #44	; 0x2c
20001d04:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20001d06:	f04f 0300 	mov.w	r3, #0
20001d0a:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20001d0c:	f640 031c 	movw	r3, #2076	; 0x81c
20001d10:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001d14:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
20001d16:	f240 2330 	movw	r3, #560	; 0x230
20001d1a:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001d1e:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20001d20:	68fb      	ldr	r3, [r7, #12]
20001d22:	681b      	ldr	r3, [r3, #0]
20001d24:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20001d28:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20001d2a:	693a      	ldr	r2, [r7, #16]
20001d2c:	f241 13cf 	movw	r3, #4559	; 0x11cf
20001d30:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20001d34:	429a      	cmp	r2, r3
20001d36:	d108      	bne.n	20001d4a <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20001d38:	f64e 732c 	movw	r3, #61228	; 0xef2c
20001d3c:	f2c6 0301 	movt	r3, #24577	; 0x6001
20001d40:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
20001d42:	697b      	ldr	r3, [r7, #20]
20001d44:	681b      	ldr	r3, [r3, #0]
20001d46:	607b      	str	r3, [r7, #4]
20001d48:	e03d      	b.n	20001dc6 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20001d4a:	68bb      	ldr	r3, [r7, #8]
20001d4c:	681a      	ldr	r2, [r3, #0]
20001d4e:	f244 3341 	movw	r3, #17217	; 0x4341
20001d52:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20001d56:	429a      	cmp	r2, r3
20001d58:	d135      	bne.n	20001dc6 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20001d5a:	f640 0340 	movw	r3, #2112	; 0x840
20001d5e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001d62:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20001d64:	69bb      	ldr	r3, [r7, #24]
20001d66:	681b      	ldr	r3, [r3, #0]
20001d68:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20001d6a:	69fb      	ldr	r3, [r7, #28]
20001d6c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20001d70:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20001d72:	69fa      	ldr	r2, [r7, #28]
20001d74:	f240 3300 	movw	r3, #768	; 0x300
20001d78:	f2c0 0301 	movt	r3, #1
20001d7c:	429a      	cmp	r2, r3
20001d7e:	d922      	bls.n	20001dc6 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20001d80:	69fa      	ldr	r2, [r7, #28]
20001d82:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001d86:	f2c0 0301 	movt	r3, #1
20001d8a:	429a      	cmp	r2, r3
20001d8c:	d808      	bhi.n	20001da0 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20001d8e:	f241 632c 	movw	r3, #5676	; 0x162c
20001d92:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001d96:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20001d98:	6a3b      	ldr	r3, [r7, #32]
20001d9a:	681b      	ldr	r3, [r3, #0]
20001d9c:	607b      	str	r3, [r7, #4]
20001d9e:	e012      	b.n	20001dc6 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20001da0:	69fa      	ldr	r2, [r7, #28]
20001da2:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001da6:	f2c0 0302 	movt	r3, #2
20001daa:	429a      	cmp	r2, r3
20001dac:	d808      	bhi.n	20001dc0 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
20001dae:	f641 63ac 	movw	r3, #7852	; 0x1eac
20001db2:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001db6:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20001db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20001dba:	681b      	ldr	r3, [r3, #0]
20001dbc:	607b      	str	r3, [r7, #4]
20001dbe:	e002      	b.n	20001dc6 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20001dc0:	f04f 0300 	mov.w	r3, #0
20001dc4:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
20001dc6:	687b      	ldr	r3, [r7, #4]
20001dc8:	2b00      	cmp	r3, #0
20001dca:	d105      	bne.n	20001dd8 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20001dcc:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
20001dce:	f647 0340 	movw	r3, #30784	; 0x7840
20001dd2:	f2c0 137d 	movt	r3, #381	; 0x17d
20001dd6:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20001dd8:	687b      	ldr	r3, [r7, #4]
}
20001dda:	4618      	mov	r0, r3
20001ddc:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20001de0:	46bd      	mov	sp, r7
20001de2:	bc80      	pop	{r7}
20001de4:	4770      	bx	lr
20001de6:	bf00      	nop

20001de8 <__libc_init_array>:
20001de8:	b570      	push	{r4, r5, r6, lr}
20001dea:	f248 46f8 	movw	r6, #34040	; 0x84f8
20001dee:	f248 45f8 	movw	r5, #34040	; 0x84f8
20001df2:	f2c2 0600 	movt	r6, #8192	; 0x2000
20001df6:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001dfa:	1b76      	subs	r6, r6, r5
20001dfc:	10b6      	asrs	r6, r6, #2
20001dfe:	d006      	beq.n	20001e0e <__libc_init_array+0x26>
20001e00:	2400      	movs	r4, #0
20001e02:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20001e06:	3401      	adds	r4, #1
20001e08:	4798      	blx	r3
20001e0a:	42a6      	cmp	r6, r4
20001e0c:	d8f9      	bhi.n	20001e02 <__libc_init_array+0x1a>
20001e0e:	f248 45f8 	movw	r5, #34040	; 0x84f8
20001e12:	f248 46fc 	movw	r6, #34044	; 0x84fc
20001e16:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001e1a:	f2c2 0600 	movt	r6, #8192	; 0x2000
20001e1e:	1b76      	subs	r6, r6, r5
20001e20:	f006 fb5e 	bl	200084e0 <_init>
20001e24:	10b6      	asrs	r6, r6, #2
20001e26:	d006      	beq.n	20001e36 <__libc_init_array+0x4e>
20001e28:	2400      	movs	r4, #0
20001e2a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20001e2e:	3401      	adds	r4, #1
20001e30:	4798      	blx	r3
20001e32:	42a6      	cmp	r6, r4
20001e34:	d8f9      	bhi.n	20001e2a <__libc_init_array+0x42>
20001e36:	bd70      	pop	{r4, r5, r6, pc}

20001e38 <free>:
20001e38:	f248 5324 	movw	r3, #34084	; 0x8524
20001e3c:	4601      	mov	r1, r0
20001e3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e42:	6818      	ldr	r0, [r3, #0]
20001e44:	f003 bbbc 	b.w	200055c0 <_free_r>

20001e48 <malloc>:
20001e48:	f248 5324 	movw	r3, #34084	; 0x8524
20001e4c:	4601      	mov	r1, r0
20001e4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e52:	6818      	ldr	r0, [r3, #0]
20001e54:	f000 b800 	b.w	20001e58 <_malloc_r>

20001e58 <_malloc_r>:
20001e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20001e5c:	f101 040b 	add.w	r4, r1, #11
20001e60:	2c16      	cmp	r4, #22
20001e62:	b083      	sub	sp, #12
20001e64:	4606      	mov	r6, r0
20001e66:	d82f      	bhi.n	20001ec8 <_malloc_r+0x70>
20001e68:	2300      	movs	r3, #0
20001e6a:	2410      	movs	r4, #16
20001e6c:	428c      	cmp	r4, r1
20001e6e:	bf2c      	ite	cs
20001e70:	4619      	movcs	r1, r3
20001e72:	f043 0101 	orrcc.w	r1, r3, #1
20001e76:	2900      	cmp	r1, #0
20001e78:	d130      	bne.n	20001edc <_malloc_r+0x84>
20001e7a:	4630      	mov	r0, r6
20001e7c:	f000 fbf0 	bl	20002660 <__malloc_lock>
20001e80:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20001e84:	d22e      	bcs.n	20001ee4 <_malloc_r+0x8c>
20001e86:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20001e8a:	f248 6518 	movw	r5, #34328	; 0x8618
20001e8e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001e92:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20001e96:	68d3      	ldr	r3, [r2, #12]
20001e98:	4293      	cmp	r3, r2
20001e9a:	f000 8206 	beq.w	200022aa <_malloc_r+0x452>
20001e9e:	685a      	ldr	r2, [r3, #4]
20001ea0:	f103 0508 	add.w	r5, r3, #8
20001ea4:	68d9      	ldr	r1, [r3, #12]
20001ea6:	4630      	mov	r0, r6
20001ea8:	f022 0c03 	bic.w	ip, r2, #3
20001eac:	689a      	ldr	r2, [r3, #8]
20001eae:	4463      	add	r3, ip
20001eb0:	685c      	ldr	r4, [r3, #4]
20001eb2:	608a      	str	r2, [r1, #8]
20001eb4:	f044 0401 	orr.w	r4, r4, #1
20001eb8:	60d1      	str	r1, [r2, #12]
20001eba:	605c      	str	r4, [r3, #4]
20001ebc:	f000 fbd2 	bl	20002664 <__malloc_unlock>
20001ec0:	4628      	mov	r0, r5
20001ec2:	b003      	add	sp, #12
20001ec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20001ec8:	f024 0407 	bic.w	r4, r4, #7
20001ecc:	0fe3      	lsrs	r3, r4, #31
20001ece:	428c      	cmp	r4, r1
20001ed0:	bf2c      	ite	cs
20001ed2:	4619      	movcs	r1, r3
20001ed4:	f043 0101 	orrcc.w	r1, r3, #1
20001ed8:	2900      	cmp	r1, #0
20001eda:	d0ce      	beq.n	20001e7a <_malloc_r+0x22>
20001edc:	230c      	movs	r3, #12
20001ede:	2500      	movs	r5, #0
20001ee0:	6033      	str	r3, [r6, #0]
20001ee2:	e7ed      	b.n	20001ec0 <_malloc_r+0x68>
20001ee4:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20001ee8:	bf04      	itt	eq
20001eea:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20001eee:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20001ef2:	f040 8090 	bne.w	20002016 <_malloc_r+0x1be>
20001ef6:	f248 6518 	movw	r5, #34328	; 0x8618
20001efa:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001efe:	1828      	adds	r0, r5, r0
20001f00:	68c3      	ldr	r3, [r0, #12]
20001f02:	4298      	cmp	r0, r3
20001f04:	d106      	bne.n	20001f14 <_malloc_r+0xbc>
20001f06:	e00d      	b.n	20001f24 <_malloc_r+0xcc>
20001f08:	2a00      	cmp	r2, #0
20001f0a:	f280 816f 	bge.w	200021ec <_malloc_r+0x394>
20001f0e:	68db      	ldr	r3, [r3, #12]
20001f10:	4298      	cmp	r0, r3
20001f12:	d007      	beq.n	20001f24 <_malloc_r+0xcc>
20001f14:	6859      	ldr	r1, [r3, #4]
20001f16:	f021 0103 	bic.w	r1, r1, #3
20001f1a:	1b0a      	subs	r2, r1, r4
20001f1c:	2a0f      	cmp	r2, #15
20001f1e:	ddf3      	ble.n	20001f08 <_malloc_r+0xb0>
20001f20:	f10e 3eff 	add.w	lr, lr, #4294967295
20001f24:	f10e 0e01 	add.w	lr, lr, #1
20001f28:	f248 6718 	movw	r7, #34328	; 0x8618
20001f2c:	f2c2 0700 	movt	r7, #8192	; 0x2000
20001f30:	f107 0108 	add.w	r1, r7, #8
20001f34:	688b      	ldr	r3, [r1, #8]
20001f36:	4299      	cmp	r1, r3
20001f38:	bf08      	it	eq
20001f3a:	687a      	ldreq	r2, [r7, #4]
20001f3c:	d026      	beq.n	20001f8c <_malloc_r+0x134>
20001f3e:	685a      	ldr	r2, [r3, #4]
20001f40:	f022 0c03 	bic.w	ip, r2, #3
20001f44:	ebc4 020c 	rsb	r2, r4, ip
20001f48:	2a0f      	cmp	r2, #15
20001f4a:	f300 8194 	bgt.w	20002276 <_malloc_r+0x41e>
20001f4e:	2a00      	cmp	r2, #0
20001f50:	60c9      	str	r1, [r1, #12]
20001f52:	6089      	str	r1, [r1, #8]
20001f54:	f280 8099 	bge.w	2000208a <_malloc_r+0x232>
20001f58:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20001f5c:	f080 8165 	bcs.w	2000222a <_malloc_r+0x3d2>
20001f60:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20001f64:	f04f 0a01 	mov.w	sl, #1
20001f68:	687a      	ldr	r2, [r7, #4]
20001f6a:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20001f6e:	ea4f 0cac 	mov.w	ip, ip, asr #2
20001f72:	fa0a fc0c 	lsl.w	ip, sl, ip
20001f76:	60d8      	str	r0, [r3, #12]
20001f78:	f8d0 8008 	ldr.w	r8, [r0, #8]
20001f7c:	ea4c 0202 	orr.w	r2, ip, r2
20001f80:	607a      	str	r2, [r7, #4]
20001f82:	f8c3 8008 	str.w	r8, [r3, #8]
20001f86:	f8c8 300c 	str.w	r3, [r8, #12]
20001f8a:	6083      	str	r3, [r0, #8]
20001f8c:	f04f 0c01 	mov.w	ip, #1
20001f90:	ea4f 03ae 	mov.w	r3, lr, asr #2
20001f94:	fa0c fc03 	lsl.w	ip, ip, r3
20001f98:	4594      	cmp	ip, r2
20001f9a:	f200 8082 	bhi.w	200020a2 <_malloc_r+0x24a>
20001f9e:	ea12 0f0c 	tst.w	r2, ip
20001fa2:	d108      	bne.n	20001fb6 <_malloc_r+0x15e>
20001fa4:	f02e 0e03 	bic.w	lr, lr, #3
20001fa8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20001fac:	f10e 0e04 	add.w	lr, lr, #4
20001fb0:	ea12 0f0c 	tst.w	r2, ip
20001fb4:	d0f8      	beq.n	20001fa8 <_malloc_r+0x150>
20001fb6:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20001fba:	46f2      	mov	sl, lr
20001fbc:	46c8      	mov	r8, r9
20001fbe:	f8d8 300c 	ldr.w	r3, [r8, #12]
20001fc2:	4598      	cmp	r8, r3
20001fc4:	d107      	bne.n	20001fd6 <_malloc_r+0x17e>
20001fc6:	e168      	b.n	2000229a <_malloc_r+0x442>
20001fc8:	2a00      	cmp	r2, #0
20001fca:	f280 8178 	bge.w	200022be <_malloc_r+0x466>
20001fce:	68db      	ldr	r3, [r3, #12]
20001fd0:	4598      	cmp	r8, r3
20001fd2:	f000 8162 	beq.w	2000229a <_malloc_r+0x442>
20001fd6:	6858      	ldr	r0, [r3, #4]
20001fd8:	f020 0003 	bic.w	r0, r0, #3
20001fdc:	1b02      	subs	r2, r0, r4
20001fde:	2a0f      	cmp	r2, #15
20001fe0:	ddf2      	ble.n	20001fc8 <_malloc_r+0x170>
20001fe2:	461d      	mov	r5, r3
20001fe4:	191f      	adds	r7, r3, r4
20001fe6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20001fea:	f044 0e01 	orr.w	lr, r4, #1
20001fee:	f855 4f08 	ldr.w	r4, [r5, #8]!
20001ff2:	4630      	mov	r0, r6
20001ff4:	50ba      	str	r2, [r7, r2]
20001ff6:	f042 0201 	orr.w	r2, r2, #1
20001ffa:	f8c3 e004 	str.w	lr, [r3, #4]
20001ffe:	f8cc 4008 	str.w	r4, [ip, #8]
20002002:	f8c4 c00c 	str.w	ip, [r4, #12]
20002006:	608f      	str	r7, [r1, #8]
20002008:	60cf      	str	r7, [r1, #12]
2000200a:	607a      	str	r2, [r7, #4]
2000200c:	60b9      	str	r1, [r7, #8]
2000200e:	60f9      	str	r1, [r7, #12]
20002010:	f000 fb28 	bl	20002664 <__malloc_unlock>
20002014:	e754      	b.n	20001ec0 <_malloc_r+0x68>
20002016:	f1be 0f04 	cmp.w	lr, #4
2000201a:	bf9e      	ittt	ls
2000201c:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20002020:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20002024:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20002028:	f67f af65 	bls.w	20001ef6 <_malloc_r+0x9e>
2000202c:	f1be 0f14 	cmp.w	lr, #20
20002030:	bf9c      	itt	ls
20002032:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20002036:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000203a:	f67f af5c 	bls.w	20001ef6 <_malloc_r+0x9e>
2000203e:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20002042:	bf9e      	ittt	ls
20002044:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20002048:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
2000204c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20002050:	f67f af51 	bls.w	20001ef6 <_malloc_r+0x9e>
20002054:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20002058:	bf9e      	ittt	ls
2000205a:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
2000205e:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20002062:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20002066:	f67f af46 	bls.w	20001ef6 <_malloc_r+0x9e>
2000206a:	f240 5354 	movw	r3, #1364	; 0x554
2000206e:	459e      	cmp	lr, r3
20002070:	bf95      	itete	ls
20002072:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20002076:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
2000207a:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
2000207e:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20002082:	bf98      	it	ls
20002084:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20002088:	e735      	b.n	20001ef6 <_malloc_r+0x9e>
2000208a:	eb03 020c 	add.w	r2, r3, ip
2000208e:	f103 0508 	add.w	r5, r3, #8
20002092:	4630      	mov	r0, r6
20002094:	6853      	ldr	r3, [r2, #4]
20002096:	f043 0301 	orr.w	r3, r3, #1
2000209a:	6053      	str	r3, [r2, #4]
2000209c:	f000 fae2 	bl	20002664 <__malloc_unlock>
200020a0:	e70e      	b.n	20001ec0 <_malloc_r+0x68>
200020a2:	f8d7 8008 	ldr.w	r8, [r7, #8]
200020a6:	f8d8 3004 	ldr.w	r3, [r8, #4]
200020aa:	f023 0903 	bic.w	r9, r3, #3
200020ae:	ebc4 0209 	rsb	r2, r4, r9
200020b2:	454c      	cmp	r4, r9
200020b4:	bf94      	ite	ls
200020b6:	2300      	movls	r3, #0
200020b8:	2301      	movhi	r3, #1
200020ba:	2a0f      	cmp	r2, #15
200020bc:	bfd8      	it	le
200020be:	f043 0301 	orrle.w	r3, r3, #1
200020c2:	2b00      	cmp	r3, #0
200020c4:	f000 80a1 	beq.w	2000220a <_malloc_r+0x3b2>
200020c8:	f648 2b7c 	movw	fp, #35452	; 0x8a7c
200020cc:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
200020d0:	f2c2 0b00 	movt	fp, #8192	; 0x2000
200020d4:	f8db 3000 	ldr.w	r3, [fp]
200020d8:	3310      	adds	r3, #16
200020da:	191b      	adds	r3, r3, r4
200020dc:	f1b2 3fff 	cmp.w	r2, #4294967295
200020e0:	d006      	beq.n	200020f0 <_malloc_r+0x298>
200020e2:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
200020e6:	331f      	adds	r3, #31
200020e8:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
200020ec:	f023 031f 	bic.w	r3, r3, #31
200020f0:	4619      	mov	r1, r3
200020f2:	4630      	mov	r0, r6
200020f4:	9301      	str	r3, [sp, #4]
200020f6:	f000 fb2d 	bl	20002754 <_sbrk_r>
200020fa:	9b01      	ldr	r3, [sp, #4]
200020fc:	f1b0 3fff 	cmp.w	r0, #4294967295
20002100:	4682      	mov	sl, r0
20002102:	f000 80f4 	beq.w	200022ee <_malloc_r+0x496>
20002106:	eb08 0109 	add.w	r1, r8, r9
2000210a:	4281      	cmp	r1, r0
2000210c:	f200 80ec 	bhi.w	200022e8 <_malloc_r+0x490>
20002110:	f8db 2004 	ldr.w	r2, [fp, #4]
20002114:	189a      	adds	r2, r3, r2
20002116:	4551      	cmp	r1, sl
20002118:	f8cb 2004 	str.w	r2, [fp, #4]
2000211c:	f000 8145 	beq.w	200023aa <_malloc_r+0x552>
20002120:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20002124:	f248 6018 	movw	r0, #34328	; 0x8618
20002128:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000212c:	f1b5 3fff 	cmp.w	r5, #4294967295
20002130:	bf08      	it	eq
20002132:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20002136:	d003      	beq.n	20002140 <_malloc_r+0x2e8>
20002138:	4452      	add	r2, sl
2000213a:	1a51      	subs	r1, r2, r1
2000213c:	f8cb 1004 	str.w	r1, [fp, #4]
20002140:	f01a 0507 	ands.w	r5, sl, #7
20002144:	4630      	mov	r0, r6
20002146:	bf17      	itett	ne
20002148:	f1c5 0508 	rsbne	r5, r5, #8
2000214c:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20002150:	44aa      	addne	sl, r5
20002152:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20002156:	4453      	add	r3, sl
20002158:	051b      	lsls	r3, r3, #20
2000215a:	0d1b      	lsrs	r3, r3, #20
2000215c:	1aed      	subs	r5, r5, r3
2000215e:	4629      	mov	r1, r5
20002160:	f000 faf8 	bl	20002754 <_sbrk_r>
20002164:	f1b0 3fff 	cmp.w	r0, #4294967295
20002168:	f000 812c 	beq.w	200023c4 <_malloc_r+0x56c>
2000216c:	ebca 0100 	rsb	r1, sl, r0
20002170:	1949      	adds	r1, r1, r5
20002172:	f041 0101 	orr.w	r1, r1, #1
20002176:	f8db 2004 	ldr.w	r2, [fp, #4]
2000217a:	f648 237c 	movw	r3, #35452	; 0x8a7c
2000217e:	f8c7 a008 	str.w	sl, [r7, #8]
20002182:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002186:	18aa      	adds	r2, r5, r2
20002188:	45b8      	cmp	r8, r7
2000218a:	f8cb 2004 	str.w	r2, [fp, #4]
2000218e:	f8ca 1004 	str.w	r1, [sl, #4]
20002192:	d017      	beq.n	200021c4 <_malloc_r+0x36c>
20002194:	f1b9 0f0f 	cmp.w	r9, #15
20002198:	f240 80df 	bls.w	2000235a <_malloc_r+0x502>
2000219c:	f1a9 010c 	sub.w	r1, r9, #12
200021a0:	2505      	movs	r5, #5
200021a2:	f021 0107 	bic.w	r1, r1, #7
200021a6:	eb08 0001 	add.w	r0, r8, r1
200021aa:	290f      	cmp	r1, #15
200021ac:	6085      	str	r5, [r0, #8]
200021ae:	6045      	str	r5, [r0, #4]
200021b0:	f8d8 0004 	ldr.w	r0, [r8, #4]
200021b4:	f000 0001 	and.w	r0, r0, #1
200021b8:	ea41 0000 	orr.w	r0, r1, r0
200021bc:	f8c8 0004 	str.w	r0, [r8, #4]
200021c0:	f200 80ac 	bhi.w	2000231c <_malloc_r+0x4c4>
200021c4:	46d0      	mov	r8, sl
200021c6:	f648 237c 	movw	r3, #35452	; 0x8a7c
200021ca:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
200021ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021d2:	428a      	cmp	r2, r1
200021d4:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
200021d8:	bf88      	it	hi
200021da:	62da      	strhi	r2, [r3, #44]	; 0x2c
200021dc:	f648 237c 	movw	r3, #35452	; 0x8a7c
200021e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021e4:	428a      	cmp	r2, r1
200021e6:	bf88      	it	hi
200021e8:	631a      	strhi	r2, [r3, #48]	; 0x30
200021ea:	e082      	b.n	200022f2 <_malloc_r+0x49a>
200021ec:	185c      	adds	r4, r3, r1
200021ee:	689a      	ldr	r2, [r3, #8]
200021f0:	68d9      	ldr	r1, [r3, #12]
200021f2:	4630      	mov	r0, r6
200021f4:	6866      	ldr	r6, [r4, #4]
200021f6:	f103 0508 	add.w	r5, r3, #8
200021fa:	608a      	str	r2, [r1, #8]
200021fc:	f046 0301 	orr.w	r3, r6, #1
20002200:	60d1      	str	r1, [r2, #12]
20002202:	6063      	str	r3, [r4, #4]
20002204:	f000 fa2e 	bl	20002664 <__malloc_unlock>
20002208:	e65a      	b.n	20001ec0 <_malloc_r+0x68>
2000220a:	eb08 0304 	add.w	r3, r8, r4
2000220e:	f042 0201 	orr.w	r2, r2, #1
20002212:	f044 0401 	orr.w	r4, r4, #1
20002216:	4630      	mov	r0, r6
20002218:	f8c8 4004 	str.w	r4, [r8, #4]
2000221c:	f108 0508 	add.w	r5, r8, #8
20002220:	605a      	str	r2, [r3, #4]
20002222:	60bb      	str	r3, [r7, #8]
20002224:	f000 fa1e 	bl	20002664 <__malloc_unlock>
20002228:	e64a      	b.n	20001ec0 <_malloc_r+0x68>
2000222a:	ea4f 225c 	mov.w	r2, ip, lsr #9
2000222e:	2a04      	cmp	r2, #4
20002230:	d954      	bls.n	200022dc <_malloc_r+0x484>
20002232:	2a14      	cmp	r2, #20
20002234:	f200 8089 	bhi.w	2000234a <_malloc_r+0x4f2>
20002238:	325b      	adds	r2, #91	; 0x5b
2000223a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000223e:	44a8      	add	r8, r5
20002240:	f248 6718 	movw	r7, #34328	; 0x8618
20002244:	f2c2 0700 	movt	r7, #8192	; 0x2000
20002248:	f8d8 0008 	ldr.w	r0, [r8, #8]
2000224c:	4540      	cmp	r0, r8
2000224e:	d103      	bne.n	20002258 <_malloc_r+0x400>
20002250:	e06f      	b.n	20002332 <_malloc_r+0x4da>
20002252:	6880      	ldr	r0, [r0, #8]
20002254:	4580      	cmp	r8, r0
20002256:	d004      	beq.n	20002262 <_malloc_r+0x40a>
20002258:	6842      	ldr	r2, [r0, #4]
2000225a:	f022 0203 	bic.w	r2, r2, #3
2000225e:	4594      	cmp	ip, r2
20002260:	d3f7      	bcc.n	20002252 <_malloc_r+0x3fa>
20002262:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20002266:	f8c3 c00c 	str.w	ip, [r3, #12]
2000226a:	6098      	str	r0, [r3, #8]
2000226c:	687a      	ldr	r2, [r7, #4]
2000226e:	60c3      	str	r3, [r0, #12]
20002270:	f8cc 3008 	str.w	r3, [ip, #8]
20002274:	e68a      	b.n	20001f8c <_malloc_r+0x134>
20002276:	191f      	adds	r7, r3, r4
20002278:	4630      	mov	r0, r6
2000227a:	f044 0401 	orr.w	r4, r4, #1
2000227e:	60cf      	str	r7, [r1, #12]
20002280:	605c      	str	r4, [r3, #4]
20002282:	f103 0508 	add.w	r5, r3, #8
20002286:	50ba      	str	r2, [r7, r2]
20002288:	f042 0201 	orr.w	r2, r2, #1
2000228c:	608f      	str	r7, [r1, #8]
2000228e:	607a      	str	r2, [r7, #4]
20002290:	60b9      	str	r1, [r7, #8]
20002292:	60f9      	str	r1, [r7, #12]
20002294:	f000 f9e6 	bl	20002664 <__malloc_unlock>
20002298:	e612      	b.n	20001ec0 <_malloc_r+0x68>
2000229a:	f10a 0a01 	add.w	sl, sl, #1
2000229e:	f01a 0f03 	tst.w	sl, #3
200022a2:	d05f      	beq.n	20002364 <_malloc_r+0x50c>
200022a4:	f103 0808 	add.w	r8, r3, #8
200022a8:	e689      	b.n	20001fbe <_malloc_r+0x166>
200022aa:	f103 0208 	add.w	r2, r3, #8
200022ae:	68d3      	ldr	r3, [r2, #12]
200022b0:	429a      	cmp	r2, r3
200022b2:	bf08      	it	eq
200022b4:	f10e 0e02 	addeq.w	lr, lr, #2
200022b8:	f43f ae36 	beq.w	20001f28 <_malloc_r+0xd0>
200022bc:	e5ef      	b.n	20001e9e <_malloc_r+0x46>
200022be:	461d      	mov	r5, r3
200022c0:	1819      	adds	r1, r3, r0
200022c2:	68da      	ldr	r2, [r3, #12]
200022c4:	4630      	mov	r0, r6
200022c6:	f855 3f08 	ldr.w	r3, [r5, #8]!
200022ca:	684c      	ldr	r4, [r1, #4]
200022cc:	6093      	str	r3, [r2, #8]
200022ce:	f044 0401 	orr.w	r4, r4, #1
200022d2:	60da      	str	r2, [r3, #12]
200022d4:	604c      	str	r4, [r1, #4]
200022d6:	f000 f9c5 	bl	20002664 <__malloc_unlock>
200022da:	e5f1      	b.n	20001ec0 <_malloc_r+0x68>
200022dc:	ea4f 129c 	mov.w	r2, ip, lsr #6
200022e0:	3238      	adds	r2, #56	; 0x38
200022e2:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200022e6:	e7aa      	b.n	2000223e <_malloc_r+0x3e6>
200022e8:	45b8      	cmp	r8, r7
200022ea:	f43f af11 	beq.w	20002110 <_malloc_r+0x2b8>
200022ee:	f8d7 8008 	ldr.w	r8, [r7, #8]
200022f2:	f8d8 2004 	ldr.w	r2, [r8, #4]
200022f6:	f022 0203 	bic.w	r2, r2, #3
200022fa:	4294      	cmp	r4, r2
200022fc:	bf94      	ite	ls
200022fe:	2300      	movls	r3, #0
20002300:	2301      	movhi	r3, #1
20002302:	1b12      	subs	r2, r2, r4
20002304:	2a0f      	cmp	r2, #15
20002306:	bfd8      	it	le
20002308:	f043 0301 	orrle.w	r3, r3, #1
2000230c:	2b00      	cmp	r3, #0
2000230e:	f43f af7c 	beq.w	2000220a <_malloc_r+0x3b2>
20002312:	4630      	mov	r0, r6
20002314:	2500      	movs	r5, #0
20002316:	f000 f9a5 	bl	20002664 <__malloc_unlock>
2000231a:	e5d1      	b.n	20001ec0 <_malloc_r+0x68>
2000231c:	f108 0108 	add.w	r1, r8, #8
20002320:	4630      	mov	r0, r6
20002322:	9301      	str	r3, [sp, #4]
20002324:	f003 f94c 	bl	200055c0 <_free_r>
20002328:	9b01      	ldr	r3, [sp, #4]
2000232a:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000232e:	685a      	ldr	r2, [r3, #4]
20002330:	e749      	b.n	200021c6 <_malloc_r+0x36e>
20002332:	f04f 0a01 	mov.w	sl, #1
20002336:	f8d7 8004 	ldr.w	r8, [r7, #4]
2000233a:	1092      	asrs	r2, r2, #2
2000233c:	4684      	mov	ip, r0
2000233e:	fa0a f202 	lsl.w	r2, sl, r2
20002342:	ea48 0202 	orr.w	r2, r8, r2
20002346:	607a      	str	r2, [r7, #4]
20002348:	e78d      	b.n	20002266 <_malloc_r+0x40e>
2000234a:	2a54      	cmp	r2, #84	; 0x54
2000234c:	d824      	bhi.n	20002398 <_malloc_r+0x540>
2000234e:	ea4f 321c 	mov.w	r2, ip, lsr #12
20002352:	326e      	adds	r2, #110	; 0x6e
20002354:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20002358:	e771      	b.n	2000223e <_malloc_r+0x3e6>
2000235a:	2301      	movs	r3, #1
2000235c:	46d0      	mov	r8, sl
2000235e:	f8ca 3004 	str.w	r3, [sl, #4]
20002362:	e7c6      	b.n	200022f2 <_malloc_r+0x49a>
20002364:	464a      	mov	r2, r9
20002366:	f01e 0f03 	tst.w	lr, #3
2000236a:	4613      	mov	r3, r2
2000236c:	f10e 3eff 	add.w	lr, lr, #4294967295
20002370:	d033      	beq.n	200023da <_malloc_r+0x582>
20002372:	f853 2908 	ldr.w	r2, [r3], #-8
20002376:	429a      	cmp	r2, r3
20002378:	d0f5      	beq.n	20002366 <_malloc_r+0x50e>
2000237a:	687b      	ldr	r3, [r7, #4]
2000237c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20002380:	459c      	cmp	ip, r3
20002382:	f63f ae8e 	bhi.w	200020a2 <_malloc_r+0x24a>
20002386:	f1bc 0f00 	cmp.w	ip, #0
2000238a:	f43f ae8a 	beq.w	200020a2 <_malloc_r+0x24a>
2000238e:	ea1c 0f03 	tst.w	ip, r3
20002392:	d027      	beq.n	200023e4 <_malloc_r+0x58c>
20002394:	46d6      	mov	lr, sl
20002396:	e60e      	b.n	20001fb6 <_malloc_r+0x15e>
20002398:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
2000239c:	d815      	bhi.n	200023ca <_malloc_r+0x572>
2000239e:	ea4f 32dc 	mov.w	r2, ip, lsr #15
200023a2:	3277      	adds	r2, #119	; 0x77
200023a4:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200023a8:	e749      	b.n	2000223e <_malloc_r+0x3e6>
200023aa:	0508      	lsls	r0, r1, #20
200023ac:	0d00      	lsrs	r0, r0, #20
200023ae:	2800      	cmp	r0, #0
200023b0:	f47f aeb6 	bne.w	20002120 <_malloc_r+0x2c8>
200023b4:	f8d7 8008 	ldr.w	r8, [r7, #8]
200023b8:	444b      	add	r3, r9
200023ba:	f043 0301 	orr.w	r3, r3, #1
200023be:	f8c8 3004 	str.w	r3, [r8, #4]
200023c2:	e700      	b.n	200021c6 <_malloc_r+0x36e>
200023c4:	2101      	movs	r1, #1
200023c6:	2500      	movs	r5, #0
200023c8:	e6d5      	b.n	20002176 <_malloc_r+0x31e>
200023ca:	f240 5054 	movw	r0, #1364	; 0x554
200023ce:	4282      	cmp	r2, r0
200023d0:	d90d      	bls.n	200023ee <_malloc_r+0x596>
200023d2:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
200023d6:	227e      	movs	r2, #126	; 0x7e
200023d8:	e731      	b.n	2000223e <_malloc_r+0x3e6>
200023da:	687b      	ldr	r3, [r7, #4]
200023dc:	ea23 030c 	bic.w	r3, r3, ip
200023e0:	607b      	str	r3, [r7, #4]
200023e2:	e7cb      	b.n	2000237c <_malloc_r+0x524>
200023e4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200023e8:	f10a 0a04 	add.w	sl, sl, #4
200023ec:	e7cf      	b.n	2000238e <_malloc_r+0x536>
200023ee:	ea4f 429c 	mov.w	r2, ip, lsr #18
200023f2:	327c      	adds	r2, #124	; 0x7c
200023f4:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200023f8:	e721      	b.n	2000223e <_malloc_r+0x3e6>
200023fa:	bf00      	nop

200023fc <memcpy>:
200023fc:	2a03      	cmp	r2, #3
200023fe:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20002402:	d80b      	bhi.n	2000241c <memcpy+0x20>
20002404:	b13a      	cbz	r2, 20002416 <memcpy+0x1a>
20002406:	2300      	movs	r3, #0
20002408:	f811 c003 	ldrb.w	ip, [r1, r3]
2000240c:	f800 c003 	strb.w	ip, [r0, r3]
20002410:	3301      	adds	r3, #1
20002412:	4293      	cmp	r3, r2
20002414:	d1f8      	bne.n	20002408 <memcpy+0xc>
20002416:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000241a:	4770      	bx	lr
2000241c:	1882      	adds	r2, r0, r2
2000241e:	460c      	mov	r4, r1
20002420:	4603      	mov	r3, r0
20002422:	e003      	b.n	2000242c <memcpy+0x30>
20002424:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20002428:	f803 1c01 	strb.w	r1, [r3, #-1]
2000242c:	f003 0603 	and.w	r6, r3, #3
20002430:	4619      	mov	r1, r3
20002432:	46a4      	mov	ip, r4
20002434:	3301      	adds	r3, #1
20002436:	3401      	adds	r4, #1
20002438:	2e00      	cmp	r6, #0
2000243a:	d1f3      	bne.n	20002424 <memcpy+0x28>
2000243c:	f01c 0403 	ands.w	r4, ip, #3
20002440:	4663      	mov	r3, ip
20002442:	bf08      	it	eq
20002444:	ebc1 0c02 	rsbeq	ip, r1, r2
20002448:	d068      	beq.n	2000251c <memcpy+0x120>
2000244a:	4265      	negs	r5, r4
2000244c:	f1c4 0a04 	rsb	sl, r4, #4
20002450:	eb0c 0705 	add.w	r7, ip, r5
20002454:	4633      	mov	r3, r6
20002456:	ea4f 0aca 	mov.w	sl, sl, lsl #3
2000245a:	f85c 6005 	ldr.w	r6, [ip, r5]
2000245e:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20002462:	1a55      	subs	r5, r2, r1
20002464:	e008      	b.n	20002478 <memcpy+0x7c>
20002466:	f857 4f04 	ldr.w	r4, [r7, #4]!
2000246a:	4626      	mov	r6, r4
2000246c:	fa04 f40a 	lsl.w	r4, r4, sl
20002470:	ea49 0404 	orr.w	r4, r9, r4
20002474:	50cc      	str	r4, [r1, r3]
20002476:	3304      	adds	r3, #4
20002478:	185c      	adds	r4, r3, r1
2000247a:	2d03      	cmp	r5, #3
2000247c:	fa26 f908 	lsr.w	r9, r6, r8
20002480:	f1a5 0504 	sub.w	r5, r5, #4
20002484:	eb0c 0603 	add.w	r6, ip, r3
20002488:	dced      	bgt.n	20002466 <memcpy+0x6a>
2000248a:	2300      	movs	r3, #0
2000248c:	e002      	b.n	20002494 <memcpy+0x98>
2000248e:	5cf1      	ldrb	r1, [r6, r3]
20002490:	54e1      	strb	r1, [r4, r3]
20002492:	3301      	adds	r3, #1
20002494:	1919      	adds	r1, r3, r4
20002496:	4291      	cmp	r1, r2
20002498:	d3f9      	bcc.n	2000248e <memcpy+0x92>
2000249a:	e7bc      	b.n	20002416 <memcpy+0x1a>
2000249c:	f853 4c40 	ldr.w	r4, [r3, #-64]
200024a0:	f841 4c40 	str.w	r4, [r1, #-64]
200024a4:	f853 4c3c 	ldr.w	r4, [r3, #-60]
200024a8:	f841 4c3c 	str.w	r4, [r1, #-60]
200024ac:	f853 4c38 	ldr.w	r4, [r3, #-56]
200024b0:	f841 4c38 	str.w	r4, [r1, #-56]
200024b4:	f853 4c34 	ldr.w	r4, [r3, #-52]
200024b8:	f841 4c34 	str.w	r4, [r1, #-52]
200024bc:	f853 4c30 	ldr.w	r4, [r3, #-48]
200024c0:	f841 4c30 	str.w	r4, [r1, #-48]
200024c4:	f853 4c2c 	ldr.w	r4, [r3, #-44]
200024c8:	f841 4c2c 	str.w	r4, [r1, #-44]
200024cc:	f853 4c28 	ldr.w	r4, [r3, #-40]
200024d0:	f841 4c28 	str.w	r4, [r1, #-40]
200024d4:	f853 4c24 	ldr.w	r4, [r3, #-36]
200024d8:	f841 4c24 	str.w	r4, [r1, #-36]
200024dc:	f853 4c20 	ldr.w	r4, [r3, #-32]
200024e0:	f841 4c20 	str.w	r4, [r1, #-32]
200024e4:	f853 4c1c 	ldr.w	r4, [r3, #-28]
200024e8:	f841 4c1c 	str.w	r4, [r1, #-28]
200024ec:	f853 4c18 	ldr.w	r4, [r3, #-24]
200024f0:	f841 4c18 	str.w	r4, [r1, #-24]
200024f4:	f853 4c14 	ldr.w	r4, [r3, #-20]
200024f8:	f841 4c14 	str.w	r4, [r1, #-20]
200024fc:	f853 4c10 	ldr.w	r4, [r3, #-16]
20002500:	f841 4c10 	str.w	r4, [r1, #-16]
20002504:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20002508:	f841 4c0c 	str.w	r4, [r1, #-12]
2000250c:	f853 4c08 	ldr.w	r4, [r3, #-8]
20002510:	f841 4c08 	str.w	r4, [r1, #-8]
20002514:	f853 4c04 	ldr.w	r4, [r3, #-4]
20002518:	f841 4c04 	str.w	r4, [r1, #-4]
2000251c:	461c      	mov	r4, r3
2000251e:	460d      	mov	r5, r1
20002520:	3340      	adds	r3, #64	; 0x40
20002522:	3140      	adds	r1, #64	; 0x40
20002524:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20002528:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
2000252c:	dcb6      	bgt.n	2000249c <memcpy+0xa0>
2000252e:	4621      	mov	r1, r4
20002530:	462b      	mov	r3, r5
20002532:	1b54      	subs	r4, r2, r5
20002534:	e00f      	b.n	20002556 <memcpy+0x15a>
20002536:	f851 5c10 	ldr.w	r5, [r1, #-16]
2000253a:	f843 5c10 	str.w	r5, [r3, #-16]
2000253e:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20002542:	f843 5c0c 	str.w	r5, [r3, #-12]
20002546:	f851 5c08 	ldr.w	r5, [r1, #-8]
2000254a:	f843 5c08 	str.w	r5, [r3, #-8]
2000254e:	f851 5c04 	ldr.w	r5, [r1, #-4]
20002552:	f843 5c04 	str.w	r5, [r3, #-4]
20002556:	2c0f      	cmp	r4, #15
20002558:	460d      	mov	r5, r1
2000255a:	469c      	mov	ip, r3
2000255c:	f101 0110 	add.w	r1, r1, #16
20002560:	f103 0310 	add.w	r3, r3, #16
20002564:	f1a4 0410 	sub.w	r4, r4, #16
20002568:	dce5      	bgt.n	20002536 <memcpy+0x13a>
2000256a:	ebcc 0102 	rsb	r1, ip, r2
2000256e:	2300      	movs	r3, #0
20002570:	e003      	b.n	2000257a <memcpy+0x17e>
20002572:	58ec      	ldr	r4, [r5, r3]
20002574:	f84c 4003 	str.w	r4, [ip, r3]
20002578:	3304      	adds	r3, #4
2000257a:	195e      	adds	r6, r3, r5
2000257c:	2903      	cmp	r1, #3
2000257e:	eb03 040c 	add.w	r4, r3, ip
20002582:	f1a1 0104 	sub.w	r1, r1, #4
20002586:	dcf4      	bgt.n	20002572 <memcpy+0x176>
20002588:	e77f      	b.n	2000248a <memcpy+0x8e>
2000258a:	bf00      	nop

2000258c <memset>:
2000258c:	2a03      	cmp	r2, #3
2000258e:	b2c9      	uxtb	r1, r1
20002590:	b430      	push	{r4, r5}
20002592:	d807      	bhi.n	200025a4 <memset+0x18>
20002594:	b122      	cbz	r2, 200025a0 <memset+0x14>
20002596:	2300      	movs	r3, #0
20002598:	54c1      	strb	r1, [r0, r3]
2000259a:	3301      	adds	r3, #1
2000259c:	4293      	cmp	r3, r2
2000259e:	d1fb      	bne.n	20002598 <memset+0xc>
200025a0:	bc30      	pop	{r4, r5}
200025a2:	4770      	bx	lr
200025a4:	eb00 0c02 	add.w	ip, r0, r2
200025a8:	4603      	mov	r3, r0
200025aa:	e001      	b.n	200025b0 <memset+0x24>
200025ac:	f803 1c01 	strb.w	r1, [r3, #-1]
200025b0:	f003 0403 	and.w	r4, r3, #3
200025b4:	461a      	mov	r2, r3
200025b6:	3301      	adds	r3, #1
200025b8:	2c00      	cmp	r4, #0
200025ba:	d1f7      	bne.n	200025ac <memset+0x20>
200025bc:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
200025c0:	ebc2 040c 	rsb	r4, r2, ip
200025c4:	fb03 f301 	mul.w	r3, r3, r1
200025c8:	e01f      	b.n	2000260a <memset+0x7e>
200025ca:	f842 3c40 	str.w	r3, [r2, #-64]
200025ce:	f842 3c3c 	str.w	r3, [r2, #-60]
200025d2:	f842 3c38 	str.w	r3, [r2, #-56]
200025d6:	f842 3c34 	str.w	r3, [r2, #-52]
200025da:	f842 3c30 	str.w	r3, [r2, #-48]
200025de:	f842 3c2c 	str.w	r3, [r2, #-44]
200025e2:	f842 3c28 	str.w	r3, [r2, #-40]
200025e6:	f842 3c24 	str.w	r3, [r2, #-36]
200025ea:	f842 3c20 	str.w	r3, [r2, #-32]
200025ee:	f842 3c1c 	str.w	r3, [r2, #-28]
200025f2:	f842 3c18 	str.w	r3, [r2, #-24]
200025f6:	f842 3c14 	str.w	r3, [r2, #-20]
200025fa:	f842 3c10 	str.w	r3, [r2, #-16]
200025fe:	f842 3c0c 	str.w	r3, [r2, #-12]
20002602:	f842 3c08 	str.w	r3, [r2, #-8]
20002606:	f842 3c04 	str.w	r3, [r2, #-4]
2000260a:	4615      	mov	r5, r2
2000260c:	3240      	adds	r2, #64	; 0x40
2000260e:	2c3f      	cmp	r4, #63	; 0x3f
20002610:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20002614:	dcd9      	bgt.n	200025ca <memset+0x3e>
20002616:	462a      	mov	r2, r5
20002618:	ebc5 040c 	rsb	r4, r5, ip
2000261c:	e007      	b.n	2000262e <memset+0xa2>
2000261e:	f842 3c10 	str.w	r3, [r2, #-16]
20002622:	f842 3c0c 	str.w	r3, [r2, #-12]
20002626:	f842 3c08 	str.w	r3, [r2, #-8]
2000262a:	f842 3c04 	str.w	r3, [r2, #-4]
2000262e:	4615      	mov	r5, r2
20002630:	3210      	adds	r2, #16
20002632:	2c0f      	cmp	r4, #15
20002634:	f1a4 0410 	sub.w	r4, r4, #16
20002638:	dcf1      	bgt.n	2000261e <memset+0x92>
2000263a:	462a      	mov	r2, r5
2000263c:	ebc5 050c 	rsb	r5, r5, ip
20002640:	e001      	b.n	20002646 <memset+0xba>
20002642:	f842 3c04 	str.w	r3, [r2, #-4]
20002646:	4614      	mov	r4, r2
20002648:	3204      	adds	r2, #4
2000264a:	2d03      	cmp	r5, #3
2000264c:	f1a5 0504 	sub.w	r5, r5, #4
20002650:	dcf7      	bgt.n	20002642 <memset+0xb6>
20002652:	e001      	b.n	20002658 <memset+0xcc>
20002654:	f804 1b01 	strb.w	r1, [r4], #1
20002658:	4564      	cmp	r4, ip
2000265a:	d3fb      	bcc.n	20002654 <memset+0xc8>
2000265c:	e7a0      	b.n	200025a0 <memset+0x14>
2000265e:	bf00      	nop

20002660 <__malloc_lock>:
20002660:	4770      	bx	lr
20002662:	bf00      	nop

20002664 <__malloc_unlock>:
20002664:	4770      	bx	lr
20002666:	bf00      	nop

20002668 <printf>:
20002668:	b40f      	push	{r0, r1, r2, r3}
2000266a:	f248 5324 	movw	r3, #34084	; 0x8524
2000266e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002672:	b510      	push	{r4, lr}
20002674:	681c      	ldr	r4, [r3, #0]
20002676:	b082      	sub	sp, #8
20002678:	b124      	cbz	r4, 20002684 <printf+0x1c>
2000267a:	69a3      	ldr	r3, [r4, #24]
2000267c:	b913      	cbnz	r3, 20002684 <printf+0x1c>
2000267e:	4620      	mov	r0, r4
20002680:	f002 ff1a 	bl	200054b8 <__sinit>
20002684:	4620      	mov	r0, r4
20002686:	ac05      	add	r4, sp, #20
20002688:	9a04      	ldr	r2, [sp, #16]
2000268a:	4623      	mov	r3, r4
2000268c:	6881      	ldr	r1, [r0, #8]
2000268e:	9401      	str	r4, [sp, #4]
20002690:	f000 f8b2 	bl	200027f8 <_vfprintf_r>
20002694:	b002      	add	sp, #8
20002696:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
2000269a:	b004      	add	sp, #16
2000269c:	4770      	bx	lr
2000269e:	bf00      	nop

200026a0 <_printf_r>:
200026a0:	b40e      	push	{r1, r2, r3}
200026a2:	b510      	push	{r4, lr}
200026a4:	4604      	mov	r4, r0
200026a6:	b083      	sub	sp, #12
200026a8:	b118      	cbz	r0, 200026b2 <_printf_r+0x12>
200026aa:	6983      	ldr	r3, [r0, #24]
200026ac:	b90b      	cbnz	r3, 200026b2 <_printf_r+0x12>
200026ae:	f002 ff03 	bl	200054b8 <__sinit>
200026b2:	4620      	mov	r0, r4
200026b4:	ac06      	add	r4, sp, #24
200026b6:	9a05      	ldr	r2, [sp, #20]
200026b8:	4623      	mov	r3, r4
200026ba:	6881      	ldr	r1, [r0, #8]
200026bc:	9401      	str	r4, [sp, #4]
200026be:	f000 f89b 	bl	200027f8 <_vfprintf_r>
200026c2:	b003      	add	sp, #12
200026c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200026c8:	b003      	add	sp, #12
200026ca:	4770      	bx	lr

200026cc <_puts_r>:
200026cc:	b530      	push	{r4, r5, lr}
200026ce:	4604      	mov	r4, r0
200026d0:	b089      	sub	sp, #36	; 0x24
200026d2:	4608      	mov	r0, r1
200026d4:	460d      	mov	r5, r1
200026d6:	f000 f851 	bl	2000277c <strlen>
200026da:	f248 2398 	movw	r3, #33432	; 0x8298
200026de:	9501      	str	r5, [sp, #4]
200026e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026e4:	9303      	str	r3, [sp, #12]
200026e6:	9002      	str	r0, [sp, #8]
200026e8:	1c43      	adds	r3, r0, #1
200026ea:	9307      	str	r3, [sp, #28]
200026ec:	2301      	movs	r3, #1
200026ee:	9304      	str	r3, [sp, #16]
200026f0:	ab01      	add	r3, sp, #4
200026f2:	9305      	str	r3, [sp, #20]
200026f4:	2302      	movs	r3, #2
200026f6:	9306      	str	r3, [sp, #24]
200026f8:	b10c      	cbz	r4, 200026fe <_puts_r+0x32>
200026fa:	69a3      	ldr	r3, [r4, #24]
200026fc:	b1eb      	cbz	r3, 2000273a <_puts_r+0x6e>
200026fe:	f248 5324 	movw	r3, #34084	; 0x8524
20002702:	4620      	mov	r0, r4
20002704:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002708:	681b      	ldr	r3, [r3, #0]
2000270a:	689b      	ldr	r3, [r3, #8]
2000270c:	899a      	ldrh	r2, [r3, #12]
2000270e:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20002712:	bf01      	itttt	eq
20002714:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20002718:	819a      	strheq	r2, [r3, #12]
2000271a:	6e59      	ldreq	r1, [r3, #100]	; 0x64
2000271c:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20002720:	68a1      	ldr	r1, [r4, #8]
20002722:	bf08      	it	eq
20002724:	665a      	streq	r2, [r3, #100]	; 0x64
20002726:	aa05      	add	r2, sp, #20
20002728:	f003 f82a 	bl	20005780 <__sfvwrite_r>
2000272c:	2800      	cmp	r0, #0
2000272e:	bf14      	ite	ne
20002730:	f04f 30ff 	movne.w	r0, #4294967295
20002734:	200a      	moveq	r0, #10
20002736:	b009      	add	sp, #36	; 0x24
20002738:	bd30      	pop	{r4, r5, pc}
2000273a:	4620      	mov	r0, r4
2000273c:	f002 febc 	bl	200054b8 <__sinit>
20002740:	e7dd      	b.n	200026fe <_puts_r+0x32>
20002742:	bf00      	nop

20002744 <puts>:
20002744:	f248 5324 	movw	r3, #34084	; 0x8524
20002748:	4601      	mov	r1, r0
2000274a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000274e:	6818      	ldr	r0, [r3, #0]
20002750:	e7bc      	b.n	200026cc <_puts_r>
20002752:	bf00      	nop

20002754 <_sbrk_r>:
20002754:	b538      	push	{r3, r4, r5, lr}
20002756:	f648 4410 	movw	r4, #35856	; 0x8c10
2000275a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000275e:	4605      	mov	r5, r0
20002760:	4608      	mov	r0, r1
20002762:	2300      	movs	r3, #0
20002764:	6023      	str	r3, [r4, #0]
20002766:	f7fe f945 	bl	200009f4 <_sbrk>
2000276a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000276e:	d000      	beq.n	20002772 <_sbrk_r+0x1e>
20002770:	bd38      	pop	{r3, r4, r5, pc}
20002772:	6823      	ldr	r3, [r4, #0]
20002774:	2b00      	cmp	r3, #0
20002776:	d0fb      	beq.n	20002770 <_sbrk_r+0x1c>
20002778:	602b      	str	r3, [r5, #0]
2000277a:	bd38      	pop	{r3, r4, r5, pc}

2000277c <strlen>:
2000277c:	f020 0103 	bic.w	r1, r0, #3
20002780:	f010 0003 	ands.w	r0, r0, #3
20002784:	f1c0 0000 	rsb	r0, r0, #0
20002788:	f851 3b04 	ldr.w	r3, [r1], #4
2000278c:	f100 0c04 	add.w	ip, r0, #4
20002790:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20002794:	f06f 0200 	mvn.w	r2, #0
20002798:	bf1c      	itt	ne
2000279a:	fa22 f20c 	lsrne.w	r2, r2, ip
2000279e:	4313      	orrne	r3, r2
200027a0:	f04f 0c01 	mov.w	ip, #1
200027a4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
200027a8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
200027ac:	eba3 020c 	sub.w	r2, r3, ip
200027b0:	ea22 0203 	bic.w	r2, r2, r3
200027b4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
200027b8:	bf04      	itt	eq
200027ba:	f851 3b04 	ldreq.w	r3, [r1], #4
200027be:	3004      	addeq	r0, #4
200027c0:	d0f4      	beq.n	200027ac <strlen+0x30>
200027c2:	f013 0fff 	tst.w	r3, #255	; 0xff
200027c6:	bf1f      	itttt	ne
200027c8:	3001      	addne	r0, #1
200027ca:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
200027ce:	3001      	addne	r0, #1
200027d0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
200027d4:	bf18      	it	ne
200027d6:	3001      	addne	r0, #1
200027d8:	4770      	bx	lr
200027da:	bf00      	nop

200027dc <__sprint_r>:
200027dc:	6893      	ldr	r3, [r2, #8]
200027de:	b510      	push	{r4, lr}
200027e0:	4614      	mov	r4, r2
200027e2:	b913      	cbnz	r3, 200027ea <__sprint_r+0xe>
200027e4:	6053      	str	r3, [r2, #4]
200027e6:	4618      	mov	r0, r3
200027e8:	bd10      	pop	{r4, pc}
200027ea:	f002 ffc9 	bl	20005780 <__sfvwrite_r>
200027ee:	2300      	movs	r3, #0
200027f0:	6063      	str	r3, [r4, #4]
200027f2:	60a3      	str	r3, [r4, #8]
200027f4:	bd10      	pop	{r4, pc}
200027f6:	bf00      	nop

200027f8 <_vfprintf_r>:
200027f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200027fc:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20002800:	b083      	sub	sp, #12
20002802:	460e      	mov	r6, r1
20002804:	4615      	mov	r5, r2
20002806:	469a      	mov	sl, r3
20002808:	4681      	mov	r9, r0
2000280a:	f003 f9a9 	bl	20005b60 <_localeconv_r>
2000280e:	6800      	ldr	r0, [r0, #0]
20002810:	901d      	str	r0, [sp, #116]	; 0x74
20002812:	f1b9 0f00 	cmp.w	r9, #0
20002816:	d004      	beq.n	20002822 <_vfprintf_r+0x2a>
20002818:	f8d9 3018 	ldr.w	r3, [r9, #24]
2000281c:	2b00      	cmp	r3, #0
2000281e:	f000 815a 	beq.w	20002ad6 <_vfprintf_r+0x2de>
20002822:	f248 3310 	movw	r3, #33552	; 0x8310
20002826:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000282a:	429e      	cmp	r6, r3
2000282c:	bf08      	it	eq
2000282e:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20002832:	d010      	beq.n	20002856 <_vfprintf_r+0x5e>
20002834:	f248 3330 	movw	r3, #33584	; 0x8330
20002838:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000283c:	429e      	cmp	r6, r3
2000283e:	bf08      	it	eq
20002840:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20002844:	d007      	beq.n	20002856 <_vfprintf_r+0x5e>
20002846:	f248 3350 	movw	r3, #33616	; 0x8350
2000284a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000284e:	429e      	cmp	r6, r3
20002850:	bf08      	it	eq
20002852:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20002856:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
2000285a:	fa1f f38c 	uxth.w	r3, ip
2000285e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20002862:	d109      	bne.n	20002878 <_vfprintf_r+0x80>
20002864:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20002868:	6e72      	ldr	r2, [r6, #100]	; 0x64
2000286a:	f8a6 c00c 	strh.w	ip, [r6, #12]
2000286e:	fa1f f38c 	uxth.w	r3, ip
20002872:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20002876:	6672      	str	r2, [r6, #100]	; 0x64
20002878:	f013 0f08 	tst.w	r3, #8
2000287c:	f001 8301 	beq.w	20003e82 <_vfprintf_r+0x168a>
20002880:	6932      	ldr	r2, [r6, #16]
20002882:	2a00      	cmp	r2, #0
20002884:	f001 82fd 	beq.w	20003e82 <_vfprintf_r+0x168a>
20002888:	f003 031a 	and.w	r3, r3, #26
2000288c:	2b0a      	cmp	r3, #10
2000288e:	f000 80e0 	beq.w	20002a52 <_vfprintf_r+0x25a>
20002892:	2200      	movs	r2, #0
20002894:	9212      	str	r2, [sp, #72]	; 0x48
20002896:	921a      	str	r2, [sp, #104]	; 0x68
20002898:	2300      	movs	r3, #0
2000289a:	921c      	str	r2, [sp, #112]	; 0x70
2000289c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200028a0:	9211      	str	r2, [sp, #68]	; 0x44
200028a2:	3404      	adds	r4, #4
200028a4:	9219      	str	r2, [sp, #100]	; 0x64
200028a6:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200028aa:	931b      	str	r3, [sp, #108]	; 0x6c
200028ac:	3204      	adds	r2, #4
200028ae:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
200028b2:	3228      	adds	r2, #40	; 0x28
200028b4:	3303      	adds	r3, #3
200028b6:	9218      	str	r2, [sp, #96]	; 0x60
200028b8:	9307      	str	r3, [sp, #28]
200028ba:	2300      	movs	r3, #0
200028bc:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
200028c0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200028c4:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200028c8:	782b      	ldrb	r3, [r5, #0]
200028ca:	1e1a      	subs	r2, r3, #0
200028cc:	bf18      	it	ne
200028ce:	2201      	movne	r2, #1
200028d0:	2b25      	cmp	r3, #37	; 0x25
200028d2:	bf0c      	ite	eq
200028d4:	2200      	moveq	r2, #0
200028d6:	f002 0201 	andne.w	r2, r2, #1
200028da:	b332      	cbz	r2, 2000292a <_vfprintf_r+0x132>
200028dc:	462f      	mov	r7, r5
200028de:	f817 3f01 	ldrb.w	r3, [r7, #1]!
200028e2:	1e1a      	subs	r2, r3, #0
200028e4:	bf18      	it	ne
200028e6:	2201      	movne	r2, #1
200028e8:	2b25      	cmp	r3, #37	; 0x25
200028ea:	bf0c      	ite	eq
200028ec:	2200      	moveq	r2, #0
200028ee:	f002 0201 	andne.w	r2, r2, #1
200028f2:	2a00      	cmp	r2, #0
200028f4:	d1f3      	bne.n	200028de <_vfprintf_r+0xe6>
200028f6:	ebb7 0805 	subs.w	r8, r7, r5
200028fa:	bf08      	it	eq
200028fc:	463d      	moveq	r5, r7
200028fe:	d014      	beq.n	2000292a <_vfprintf_r+0x132>
20002900:	f8c4 8004 	str.w	r8, [r4, #4]
20002904:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002908:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000290c:	3301      	adds	r3, #1
2000290e:	6025      	str	r5, [r4, #0]
20002910:	2b07      	cmp	r3, #7
20002912:	4442      	add	r2, r8
20002914:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002918:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000291c:	dc78      	bgt.n	20002a10 <_vfprintf_r+0x218>
2000291e:	3408      	adds	r4, #8
20002920:	9811      	ldr	r0, [sp, #68]	; 0x44
20002922:	463d      	mov	r5, r7
20002924:	4440      	add	r0, r8
20002926:	9011      	str	r0, [sp, #68]	; 0x44
20002928:	783b      	ldrb	r3, [r7, #0]
2000292a:	2b00      	cmp	r3, #0
2000292c:	d07c      	beq.n	20002a28 <_vfprintf_r+0x230>
2000292e:	1c6b      	adds	r3, r5, #1
20002930:	f04f 37ff 	mov.w	r7, #4294967295
20002934:	202b      	movs	r0, #43	; 0x2b
20002936:	f04f 0c20 	mov.w	ip, #32
2000293a:	2100      	movs	r1, #0
2000293c:	f04f 0200 	mov.w	r2, #0
20002940:	910f      	str	r1, [sp, #60]	; 0x3c
20002942:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20002946:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
2000294a:	786a      	ldrb	r2, [r5, #1]
2000294c:	910a      	str	r1, [sp, #40]	; 0x28
2000294e:	1c5d      	adds	r5, r3, #1
20002950:	f1a2 0320 	sub.w	r3, r2, #32
20002954:	2b58      	cmp	r3, #88	; 0x58
20002956:	f200 8286 	bhi.w	20002e66 <_vfprintf_r+0x66e>
2000295a:	e8df f013 	tbh	[pc, r3, lsl #1]
2000295e:	0298      	.short	0x0298
20002960:	02840284 	.word	0x02840284
20002964:	028402a4 	.word	0x028402a4
20002968:	02840284 	.word	0x02840284
2000296c:	02840284 	.word	0x02840284
20002970:	02ad0284 	.word	0x02ad0284
20002974:	028402ba 	.word	0x028402ba
20002978:	02ca02c1 	.word	0x02ca02c1
2000297c:	02e70284 	.word	0x02e70284
20002980:	02f002f0 	.word	0x02f002f0
20002984:	02f002f0 	.word	0x02f002f0
20002988:	02f002f0 	.word	0x02f002f0
2000298c:	02f002f0 	.word	0x02f002f0
20002990:	028402f0 	.word	0x028402f0
20002994:	02840284 	.word	0x02840284
20002998:	02840284 	.word	0x02840284
2000299c:	02840284 	.word	0x02840284
200029a0:	02840284 	.word	0x02840284
200029a4:	03040284 	.word	0x03040284
200029a8:	02840326 	.word	0x02840326
200029ac:	02840326 	.word	0x02840326
200029b0:	02840284 	.word	0x02840284
200029b4:	036a0284 	.word	0x036a0284
200029b8:	02840284 	.word	0x02840284
200029bc:	02840481 	.word	0x02840481
200029c0:	02840284 	.word	0x02840284
200029c4:	02840284 	.word	0x02840284
200029c8:	02840414 	.word	0x02840414
200029cc:	042f0284 	.word	0x042f0284
200029d0:	02840284 	.word	0x02840284
200029d4:	02840284 	.word	0x02840284
200029d8:	02840284 	.word	0x02840284
200029dc:	02840284 	.word	0x02840284
200029e0:	02840284 	.word	0x02840284
200029e4:	0465044f 	.word	0x0465044f
200029e8:	03260326 	.word	0x03260326
200029ec:	03730326 	.word	0x03730326
200029f0:	02840465 	.word	0x02840465
200029f4:	03790284 	.word	0x03790284
200029f8:	03850284 	.word	0x03850284
200029fc:	03ad0396 	.word	0x03ad0396
20002a00:	0284040a 	.word	0x0284040a
20002a04:	028403cc 	.word	0x028403cc
20002a08:	028403f4 	.word	0x028403f4
20002a0c:	00c00284 	.word	0x00c00284
20002a10:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20002a14:	4648      	mov	r0, r9
20002a16:	4631      	mov	r1, r6
20002a18:	320c      	adds	r2, #12
20002a1a:	f7ff fedf 	bl	200027dc <__sprint_r>
20002a1e:	b958      	cbnz	r0, 20002a38 <_vfprintf_r+0x240>
20002a20:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20002a24:	3404      	adds	r4, #4
20002a26:	e77b      	b.n	20002920 <_vfprintf_r+0x128>
20002a28:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20002a2c:	2b00      	cmp	r3, #0
20002a2e:	f041 8192 	bne.w	20003d56 <_vfprintf_r+0x155e>
20002a32:	2300      	movs	r3, #0
20002a34:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002a38:	89b3      	ldrh	r3, [r6, #12]
20002a3a:	f013 0f40 	tst.w	r3, #64	; 0x40
20002a3e:	d002      	beq.n	20002a46 <_vfprintf_r+0x24e>
20002a40:	f04f 30ff 	mov.w	r0, #4294967295
20002a44:	9011      	str	r0, [sp, #68]	; 0x44
20002a46:	9811      	ldr	r0, [sp, #68]	; 0x44
20002a48:	b05f      	add	sp, #380	; 0x17c
20002a4a:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20002a4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20002a52:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20002a56:	2b00      	cmp	r3, #0
20002a58:	f6ff af1b 	blt.w	20002892 <_vfprintf_r+0x9a>
20002a5c:	6a37      	ldr	r7, [r6, #32]
20002a5e:	f02c 0c02 	bic.w	ip, ip, #2
20002a62:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20002a66:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20002a6a:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20002a6e:	340c      	adds	r4, #12
20002a70:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20002a74:	462a      	mov	r2, r5
20002a76:	4653      	mov	r3, sl
20002a78:	4648      	mov	r0, r9
20002a7a:	4621      	mov	r1, r4
20002a7c:	ad1f      	add	r5, sp, #124	; 0x7c
20002a7e:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20002a82:	2700      	movs	r7, #0
20002a84:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20002a88:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20002a8c:	f44f 6580 	mov.w	r5, #1024	; 0x400
20002a90:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20002a94:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20002a98:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20002a9c:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20002aa0:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20002aa4:	f7ff fea8 	bl	200027f8 <_vfprintf_r>
20002aa8:	2800      	cmp	r0, #0
20002aaa:	9011      	str	r0, [sp, #68]	; 0x44
20002aac:	db09      	blt.n	20002ac2 <_vfprintf_r+0x2ca>
20002aae:	4621      	mov	r1, r4
20002ab0:	4648      	mov	r0, r9
20002ab2:	f002 fb91 	bl	200051d8 <_fflush_r>
20002ab6:	9911      	ldr	r1, [sp, #68]	; 0x44
20002ab8:	42b8      	cmp	r0, r7
20002aba:	bf18      	it	ne
20002abc:	f04f 31ff 	movne.w	r1, #4294967295
20002ac0:	9111      	str	r1, [sp, #68]	; 0x44
20002ac2:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
20002ac6:	f013 0f40 	tst.w	r3, #64	; 0x40
20002aca:	d0bc      	beq.n	20002a46 <_vfprintf_r+0x24e>
20002acc:	89b3      	ldrh	r3, [r6, #12]
20002ace:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20002ad2:	81b3      	strh	r3, [r6, #12]
20002ad4:	e7b7      	b.n	20002a46 <_vfprintf_r+0x24e>
20002ad6:	4648      	mov	r0, r9
20002ad8:	f002 fcee 	bl	200054b8 <__sinit>
20002adc:	e6a1      	b.n	20002822 <_vfprintf_r+0x2a>
20002ade:	980a      	ldr	r0, [sp, #40]	; 0x28
20002ae0:	f248 2ce0 	movw	ip, #33504	; 0x82e0
20002ae4:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20002ae8:	9216      	str	r2, [sp, #88]	; 0x58
20002aea:	f010 0f20 	tst.w	r0, #32
20002aee:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20002af2:	f000 836e 	beq.w	200031d2 <_vfprintf_r+0x9da>
20002af6:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002af8:	1dcb      	adds	r3, r1, #7
20002afa:	f023 0307 	bic.w	r3, r3, #7
20002afe:	f103 0208 	add.w	r2, r3, #8
20002b02:	920b      	str	r2, [sp, #44]	; 0x2c
20002b04:	e9d3 ab00 	ldrd	sl, fp, [r3]
20002b08:	ea5a 020b 	orrs.w	r2, sl, fp
20002b0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002b0e:	bf0c      	ite	eq
20002b10:	2200      	moveq	r2, #0
20002b12:	2201      	movne	r2, #1
20002b14:	4213      	tst	r3, r2
20002b16:	f040 866b 	bne.w	200037f0 <_vfprintf_r+0xff8>
20002b1a:	2302      	movs	r3, #2
20002b1c:	f04f 0100 	mov.w	r1, #0
20002b20:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20002b24:	2f00      	cmp	r7, #0
20002b26:	bfa2      	ittt	ge
20002b28:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20002b2c:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20002b30:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20002b34:	2f00      	cmp	r7, #0
20002b36:	bf18      	it	ne
20002b38:	f042 0201 	orrne.w	r2, r2, #1
20002b3c:	2a00      	cmp	r2, #0
20002b3e:	f000 841e 	beq.w	2000337e <_vfprintf_r+0xb86>
20002b42:	2b01      	cmp	r3, #1
20002b44:	f000 85de 	beq.w	20003704 <_vfprintf_r+0xf0c>
20002b48:	2b02      	cmp	r3, #2
20002b4a:	f000 85c1 	beq.w	200036d0 <_vfprintf_r+0xed8>
20002b4e:	9918      	ldr	r1, [sp, #96]	; 0x60
20002b50:	9113      	str	r1, [sp, #76]	; 0x4c
20002b52:	ea4f 08da 	mov.w	r8, sl, lsr #3
20002b56:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20002b5a:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20002b5e:	f00a 0007 	and.w	r0, sl, #7
20002b62:	46e3      	mov	fp, ip
20002b64:	46c2      	mov	sl, r8
20002b66:	3030      	adds	r0, #48	; 0x30
20002b68:	ea5a 020b 	orrs.w	r2, sl, fp
20002b6c:	f801 0d01 	strb.w	r0, [r1, #-1]!
20002b70:	d1ef      	bne.n	20002b52 <_vfprintf_r+0x35a>
20002b72:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20002b76:	9113      	str	r1, [sp, #76]	; 0x4c
20002b78:	f01c 0f01 	tst.w	ip, #1
20002b7c:	f040 868c 	bne.w	20003898 <_vfprintf_r+0x10a0>
20002b80:	9818      	ldr	r0, [sp, #96]	; 0x60
20002b82:	1a40      	subs	r0, r0, r1
20002b84:	9010      	str	r0, [sp, #64]	; 0x40
20002b86:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20002b8a:	9a10      	ldr	r2, [sp, #64]	; 0x40
20002b8c:	9717      	str	r7, [sp, #92]	; 0x5c
20002b8e:	42ba      	cmp	r2, r7
20002b90:	bfb8      	it	lt
20002b92:	463a      	movlt	r2, r7
20002b94:	920c      	str	r2, [sp, #48]	; 0x30
20002b96:	b113      	cbz	r3, 20002b9e <_vfprintf_r+0x3a6>
20002b98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20002b9a:	3201      	adds	r2, #1
20002b9c:	920c      	str	r2, [sp, #48]	; 0x30
20002b9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002ba0:	980a      	ldr	r0, [sp, #40]	; 0x28
20002ba2:	f013 0302 	ands.w	r3, r3, #2
20002ba6:	9315      	str	r3, [sp, #84]	; 0x54
20002ba8:	bf1e      	ittt	ne
20002baa:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20002bae:	f10c 0c02 	addne.w	ip, ip, #2
20002bb2:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
20002bb6:	f010 0084 	ands.w	r0, r0, #132	; 0x84
20002bba:	9014      	str	r0, [sp, #80]	; 0x50
20002bbc:	d14d      	bne.n	20002c5a <_vfprintf_r+0x462>
20002bbe:	990f      	ldr	r1, [sp, #60]	; 0x3c
20002bc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20002bc2:	1a8f      	subs	r7, r1, r2
20002bc4:	2f00      	cmp	r7, #0
20002bc6:	dd48      	ble.n	20002c5a <_vfprintf_r+0x462>
20002bc8:	2f10      	cmp	r7, #16
20002bca:	f248 289c 	movw	r8, #33436	; 0x829c
20002bce:	bfd8      	it	le
20002bd0:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20002bd4:	dd30      	ble.n	20002c38 <_vfprintf_r+0x440>
20002bd6:	f2c2 0800 	movt	r8, #8192	; 0x2000
20002bda:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20002bde:	4643      	mov	r3, r8
20002be0:	f04f 0a10 	mov.w	sl, #16
20002be4:	46a8      	mov	r8, r5
20002be6:	f10b 0b0c 	add.w	fp, fp, #12
20002bea:	461d      	mov	r5, r3
20002bec:	e002      	b.n	20002bf4 <_vfprintf_r+0x3fc>
20002bee:	3f10      	subs	r7, #16
20002bf0:	2f10      	cmp	r7, #16
20002bf2:	dd1e      	ble.n	20002c32 <_vfprintf_r+0x43a>
20002bf4:	f8c4 a004 	str.w	sl, [r4, #4]
20002bf8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002bfc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002c00:	3301      	adds	r3, #1
20002c02:	6025      	str	r5, [r4, #0]
20002c04:	3210      	adds	r2, #16
20002c06:	2b07      	cmp	r3, #7
20002c08:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002c0c:	f104 0408 	add.w	r4, r4, #8
20002c10:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002c14:	ddeb      	ble.n	20002bee <_vfprintf_r+0x3f6>
20002c16:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20002c1a:	4648      	mov	r0, r9
20002c1c:	4631      	mov	r1, r6
20002c1e:	465a      	mov	r2, fp
20002c20:	3404      	adds	r4, #4
20002c22:	f7ff fddb 	bl	200027dc <__sprint_r>
20002c26:	2800      	cmp	r0, #0
20002c28:	f47f af06 	bne.w	20002a38 <_vfprintf_r+0x240>
20002c2c:	3f10      	subs	r7, #16
20002c2e:	2f10      	cmp	r7, #16
20002c30:	dce0      	bgt.n	20002bf4 <_vfprintf_r+0x3fc>
20002c32:	462b      	mov	r3, r5
20002c34:	4645      	mov	r5, r8
20002c36:	4698      	mov	r8, r3
20002c38:	6067      	str	r7, [r4, #4]
20002c3a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002c3e:	f8c4 8000 	str.w	r8, [r4]
20002c42:	1c5a      	adds	r2, r3, #1
20002c44:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20002c48:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20002c4c:	19db      	adds	r3, r3, r7
20002c4e:	2a07      	cmp	r2, #7
20002c50:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20002c54:	f300 858a 	bgt.w	2000376c <_vfprintf_r+0xf74>
20002c58:	3408      	adds	r4, #8
20002c5a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20002c5e:	b19b      	cbz	r3, 20002c88 <_vfprintf_r+0x490>
20002c60:	2301      	movs	r3, #1
20002c62:	6063      	str	r3, [r4, #4]
20002c64:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002c68:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20002c6c:	3207      	adds	r2, #7
20002c6e:	6022      	str	r2, [r4, #0]
20002c70:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002c74:	3301      	adds	r3, #1
20002c76:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002c7a:	3201      	adds	r2, #1
20002c7c:	2b07      	cmp	r3, #7
20002c7e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002c82:	f300 84b6 	bgt.w	200035f2 <_vfprintf_r+0xdfa>
20002c86:	3408      	adds	r4, #8
20002c88:	9b15      	ldr	r3, [sp, #84]	; 0x54
20002c8a:	b19b      	cbz	r3, 20002cb4 <_vfprintf_r+0x4bc>
20002c8c:	2302      	movs	r3, #2
20002c8e:	6063      	str	r3, [r4, #4]
20002c90:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002c94:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20002c98:	3204      	adds	r2, #4
20002c9a:	6022      	str	r2, [r4, #0]
20002c9c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002ca0:	3301      	adds	r3, #1
20002ca2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002ca6:	3202      	adds	r2, #2
20002ca8:	2b07      	cmp	r3, #7
20002caa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002cae:	f300 84af 	bgt.w	20003610 <_vfprintf_r+0xe18>
20002cb2:	3408      	adds	r4, #8
20002cb4:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20002cb8:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20002cbc:	f000 8376 	beq.w	200033ac <_vfprintf_r+0xbb4>
20002cc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20002cc2:	9a10      	ldr	r2, [sp, #64]	; 0x40
20002cc4:	1a9f      	subs	r7, r3, r2
20002cc6:	2f00      	cmp	r7, #0
20002cc8:	dd43      	ble.n	20002d52 <_vfprintf_r+0x55a>
20002cca:	2f10      	cmp	r7, #16
20002ccc:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 2000385c <_vfprintf_r+0x1064>
20002cd0:	dd2e      	ble.n	20002d30 <_vfprintf_r+0x538>
20002cd2:	4643      	mov	r3, r8
20002cd4:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20002cd8:	46a8      	mov	r8, r5
20002cda:	f04f 0a10 	mov.w	sl, #16
20002cde:	f10b 0b0c 	add.w	fp, fp, #12
20002ce2:	461d      	mov	r5, r3
20002ce4:	e002      	b.n	20002cec <_vfprintf_r+0x4f4>
20002ce6:	3f10      	subs	r7, #16
20002ce8:	2f10      	cmp	r7, #16
20002cea:	dd1e      	ble.n	20002d2a <_vfprintf_r+0x532>
20002cec:	f8c4 a004 	str.w	sl, [r4, #4]
20002cf0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002cf4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002cf8:	3301      	adds	r3, #1
20002cfa:	6025      	str	r5, [r4, #0]
20002cfc:	3210      	adds	r2, #16
20002cfe:	2b07      	cmp	r3, #7
20002d00:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002d04:	f104 0408 	add.w	r4, r4, #8
20002d08:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002d0c:	ddeb      	ble.n	20002ce6 <_vfprintf_r+0x4ee>
20002d0e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20002d12:	4648      	mov	r0, r9
20002d14:	4631      	mov	r1, r6
20002d16:	465a      	mov	r2, fp
20002d18:	3404      	adds	r4, #4
20002d1a:	f7ff fd5f 	bl	200027dc <__sprint_r>
20002d1e:	2800      	cmp	r0, #0
20002d20:	f47f ae8a 	bne.w	20002a38 <_vfprintf_r+0x240>
20002d24:	3f10      	subs	r7, #16
20002d26:	2f10      	cmp	r7, #16
20002d28:	dce0      	bgt.n	20002cec <_vfprintf_r+0x4f4>
20002d2a:	462b      	mov	r3, r5
20002d2c:	4645      	mov	r5, r8
20002d2e:	4698      	mov	r8, r3
20002d30:	6067      	str	r7, [r4, #4]
20002d32:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002d36:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002d3a:	3301      	adds	r3, #1
20002d3c:	f8c4 8000 	str.w	r8, [r4]
20002d40:	19d2      	adds	r2, r2, r7
20002d42:	2b07      	cmp	r3, #7
20002d44:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002d48:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002d4c:	f300 8442 	bgt.w	200035d4 <_vfprintf_r+0xddc>
20002d50:	3408      	adds	r4, #8
20002d52:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20002d56:	f41c 7f80 	tst.w	ip, #256	; 0x100
20002d5a:	f040 829d 	bne.w	20003298 <_vfprintf_r+0xaa0>
20002d5e:	9810      	ldr	r0, [sp, #64]	; 0x40
20002d60:	9913      	ldr	r1, [sp, #76]	; 0x4c
20002d62:	6060      	str	r0, [r4, #4]
20002d64:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002d68:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002d6c:	3301      	adds	r3, #1
20002d6e:	6021      	str	r1, [r4, #0]
20002d70:	1812      	adds	r2, r2, r0
20002d72:	2b07      	cmp	r3, #7
20002d74:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002d78:	bfd8      	it	le
20002d7a:	f104 0308 	addle.w	r3, r4, #8
20002d7e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002d82:	f300 839b 	bgt.w	200034bc <_vfprintf_r+0xcc4>
20002d86:	990a      	ldr	r1, [sp, #40]	; 0x28
20002d88:	f011 0f04 	tst.w	r1, #4
20002d8c:	d055      	beq.n	20002e3a <_vfprintf_r+0x642>
20002d8e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20002d90:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20002d94:	ebcc 0702 	rsb	r7, ip, r2
20002d98:	2f00      	cmp	r7, #0
20002d9a:	dd4e      	ble.n	20002e3a <_vfprintf_r+0x642>
20002d9c:	2f10      	cmp	r7, #16
20002d9e:	f248 289c 	movw	r8, #33436	; 0x829c
20002da2:	bfd8      	it	le
20002da4:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20002da8:	dd2e      	ble.n	20002e08 <_vfprintf_r+0x610>
20002daa:	f2c2 0800 	movt	r8, #8192	; 0x2000
20002dae:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20002db2:	4642      	mov	r2, r8
20002db4:	2410      	movs	r4, #16
20002db6:	46a8      	mov	r8, r5
20002db8:	f10a 0a0c 	add.w	sl, sl, #12
20002dbc:	4615      	mov	r5, r2
20002dbe:	e002      	b.n	20002dc6 <_vfprintf_r+0x5ce>
20002dc0:	3f10      	subs	r7, #16
20002dc2:	2f10      	cmp	r7, #16
20002dc4:	dd1d      	ble.n	20002e02 <_vfprintf_r+0x60a>
20002dc6:	605c      	str	r4, [r3, #4]
20002dc8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20002dcc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20002dd0:	3201      	adds	r2, #1
20002dd2:	601d      	str	r5, [r3, #0]
20002dd4:	3110      	adds	r1, #16
20002dd6:	2a07      	cmp	r2, #7
20002dd8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20002ddc:	f103 0308 	add.w	r3, r3, #8
20002de0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20002de4:	ddec      	ble.n	20002dc0 <_vfprintf_r+0x5c8>
20002de6:	4648      	mov	r0, r9
20002de8:	4631      	mov	r1, r6
20002dea:	4652      	mov	r2, sl
20002dec:	f7ff fcf6 	bl	200027dc <__sprint_r>
20002df0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20002df4:	3304      	adds	r3, #4
20002df6:	2800      	cmp	r0, #0
20002df8:	f47f ae1e 	bne.w	20002a38 <_vfprintf_r+0x240>
20002dfc:	3f10      	subs	r7, #16
20002dfe:	2f10      	cmp	r7, #16
20002e00:	dce1      	bgt.n	20002dc6 <_vfprintf_r+0x5ce>
20002e02:	462a      	mov	r2, r5
20002e04:	4645      	mov	r5, r8
20002e06:	4690      	mov	r8, r2
20002e08:	605f      	str	r7, [r3, #4]
20002e0a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20002e0e:	f8c3 8000 	str.w	r8, [r3]
20002e12:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20002e16:	3201      	adds	r2, #1
20002e18:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20002e1c:	18fb      	adds	r3, r7, r3
20002e1e:	2a07      	cmp	r2, #7
20002e20:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20002e24:	dd0b      	ble.n	20002e3e <_vfprintf_r+0x646>
20002e26:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20002e2a:	4648      	mov	r0, r9
20002e2c:	4631      	mov	r1, r6
20002e2e:	320c      	adds	r2, #12
20002e30:	f7ff fcd4 	bl	200027dc <__sprint_r>
20002e34:	2800      	cmp	r0, #0
20002e36:	f47f adff 	bne.w	20002a38 <_vfprintf_r+0x240>
20002e3a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20002e3e:	9811      	ldr	r0, [sp, #68]	; 0x44
20002e40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20002e42:	990f      	ldr	r1, [sp, #60]	; 0x3c
20002e44:	428a      	cmp	r2, r1
20002e46:	bfac      	ite	ge
20002e48:	1880      	addge	r0, r0, r2
20002e4a:	1840      	addlt	r0, r0, r1
20002e4c:	9011      	str	r0, [sp, #68]	; 0x44
20002e4e:	2b00      	cmp	r3, #0
20002e50:	f040 8342 	bne.w	200034d8 <_vfprintf_r+0xce0>
20002e54:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20002e58:	2300      	movs	r3, #0
20002e5a:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20002e5e:	3404      	adds	r4, #4
20002e60:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002e64:	e530      	b.n	200028c8 <_vfprintf_r+0xd0>
20002e66:	9216      	str	r2, [sp, #88]	; 0x58
20002e68:	2a00      	cmp	r2, #0
20002e6a:	f43f addd 	beq.w	20002a28 <_vfprintf_r+0x230>
20002e6e:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20002e72:	2301      	movs	r3, #1
20002e74:	f04f 0c00 	mov.w	ip, #0
20002e78:	3004      	adds	r0, #4
20002e7a:	930c      	str	r3, [sp, #48]	; 0x30
20002e7c:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20002e80:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20002e84:	9013      	str	r0, [sp, #76]	; 0x4c
20002e86:	9310      	str	r3, [sp, #64]	; 0x40
20002e88:	2100      	movs	r1, #0
20002e8a:	9117      	str	r1, [sp, #92]	; 0x5c
20002e8c:	e687      	b.n	20002b9e <_vfprintf_r+0x3a6>
20002e8e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20002e92:	2b00      	cmp	r3, #0
20002e94:	f040 852b 	bne.w	200038ee <_vfprintf_r+0x10f6>
20002e98:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002e9a:	462b      	mov	r3, r5
20002e9c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20002ea0:	782a      	ldrb	r2, [r5, #0]
20002ea2:	910b      	str	r1, [sp, #44]	; 0x2c
20002ea4:	e553      	b.n	2000294e <_vfprintf_r+0x156>
20002ea6:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002ea8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002eaa:	f043 0301 	orr.w	r3, r3, #1
20002eae:	930a      	str	r3, [sp, #40]	; 0x28
20002eb0:	462b      	mov	r3, r5
20002eb2:	782a      	ldrb	r2, [r5, #0]
20002eb4:	910b      	str	r1, [sp, #44]	; 0x2c
20002eb6:	e54a      	b.n	2000294e <_vfprintf_r+0x156>
20002eb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002eba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20002ebc:	6809      	ldr	r1, [r1, #0]
20002ebe:	910f      	str	r1, [sp, #60]	; 0x3c
20002ec0:	1d11      	adds	r1, r2, #4
20002ec2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20002ec4:	2b00      	cmp	r3, #0
20002ec6:	f2c0 8780 	blt.w	20003dca <_vfprintf_r+0x15d2>
20002eca:	782a      	ldrb	r2, [r5, #0]
20002ecc:	462b      	mov	r3, r5
20002ece:	910b      	str	r1, [sp, #44]	; 0x2c
20002ed0:	e53d      	b.n	2000294e <_vfprintf_r+0x156>
20002ed2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002ed4:	462b      	mov	r3, r5
20002ed6:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20002eda:	782a      	ldrb	r2, [r5, #0]
20002edc:	910b      	str	r1, [sp, #44]	; 0x2c
20002ede:	e536      	b.n	2000294e <_vfprintf_r+0x156>
20002ee0:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002ee2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002ee4:	f043 0304 	orr.w	r3, r3, #4
20002ee8:	930a      	str	r3, [sp, #40]	; 0x28
20002eea:	462b      	mov	r3, r5
20002eec:	782a      	ldrb	r2, [r5, #0]
20002eee:	910b      	str	r1, [sp, #44]	; 0x2c
20002ef0:	e52d      	b.n	2000294e <_vfprintf_r+0x156>
20002ef2:	462b      	mov	r3, r5
20002ef4:	f813 2b01 	ldrb.w	r2, [r3], #1
20002ef8:	2a2a      	cmp	r2, #42	; 0x2a
20002efa:	f001 80cd 	beq.w	20004098 <_vfprintf_r+0x18a0>
20002efe:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20002f02:	2909      	cmp	r1, #9
20002f04:	f201 8037 	bhi.w	20003f76 <_vfprintf_r+0x177e>
20002f08:	3502      	adds	r5, #2
20002f0a:	2700      	movs	r7, #0
20002f0c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20002f10:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20002f14:	462b      	mov	r3, r5
20002f16:	3501      	adds	r5, #1
20002f18:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20002f1c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20002f20:	2909      	cmp	r1, #9
20002f22:	d9f3      	bls.n	20002f0c <_vfprintf_r+0x714>
20002f24:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20002f28:	461d      	mov	r5, r3
20002f2a:	e511      	b.n	20002950 <_vfprintf_r+0x158>
20002f2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002f2e:	462b      	mov	r3, r5
20002f30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002f32:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20002f36:	920a      	str	r2, [sp, #40]	; 0x28
20002f38:	782a      	ldrb	r2, [r5, #0]
20002f3a:	910b      	str	r1, [sp, #44]	; 0x2c
20002f3c:	e507      	b.n	2000294e <_vfprintf_r+0x156>
20002f3e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20002f42:	f04f 0800 	mov.w	r8, #0
20002f46:	462b      	mov	r3, r5
20002f48:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20002f4c:	f813 2b01 	ldrb.w	r2, [r3], #1
20002f50:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20002f54:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20002f58:	461d      	mov	r5, r3
20002f5a:	2909      	cmp	r1, #9
20002f5c:	d9f3      	bls.n	20002f46 <_vfprintf_r+0x74e>
20002f5e:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20002f62:	461d      	mov	r5, r3
20002f64:	e4f4      	b.n	20002950 <_vfprintf_r+0x158>
20002f66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002f68:	9216      	str	r2, [sp, #88]	; 0x58
20002f6a:	f043 0310 	orr.w	r3, r3, #16
20002f6e:	930a      	str	r3, [sp, #40]	; 0x28
20002f70:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20002f74:	f01c 0f20 	tst.w	ip, #32
20002f78:	f000 815d 	beq.w	20003236 <_vfprintf_r+0xa3e>
20002f7c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20002f7e:	1dc3      	adds	r3, r0, #7
20002f80:	f023 0307 	bic.w	r3, r3, #7
20002f84:	f103 0108 	add.w	r1, r3, #8
20002f88:	910b      	str	r1, [sp, #44]	; 0x2c
20002f8a:	e9d3 ab00 	ldrd	sl, fp, [r3]
20002f8e:	f1ba 0f00 	cmp.w	sl, #0
20002f92:	f17b 0200 	sbcs.w	r2, fp, #0
20002f96:	f2c0 849b 	blt.w	200038d0 <_vfprintf_r+0x10d8>
20002f9a:	ea5a 030b 	orrs.w	r3, sl, fp
20002f9e:	f04f 0301 	mov.w	r3, #1
20002fa2:	bf0c      	ite	eq
20002fa4:	2200      	moveq	r2, #0
20002fa6:	2201      	movne	r2, #1
20002fa8:	e5bc      	b.n	20002b24 <_vfprintf_r+0x32c>
20002faa:	980a      	ldr	r0, [sp, #40]	; 0x28
20002fac:	9216      	str	r2, [sp, #88]	; 0x58
20002fae:	f010 0f08 	tst.w	r0, #8
20002fb2:	f000 84ed 	beq.w	20003990 <_vfprintf_r+0x1198>
20002fb6:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002fb8:	1dcb      	adds	r3, r1, #7
20002fba:	f023 0307 	bic.w	r3, r3, #7
20002fbe:	f103 0208 	add.w	r2, r3, #8
20002fc2:	920b      	str	r2, [sp, #44]	; 0x2c
20002fc4:	f8d3 8004 	ldr.w	r8, [r3, #4]
20002fc8:	f8d3 a000 	ldr.w	sl, [r3]
20002fcc:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20002fd0:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20002fd4:	4650      	mov	r0, sl
20002fd6:	4641      	mov	r1, r8
20002fd8:	f003 fd80 	bl	20006adc <__isinfd>
20002fdc:	4683      	mov	fp, r0
20002fde:	2800      	cmp	r0, #0
20002fe0:	f000 8599 	beq.w	20003b16 <_vfprintf_r+0x131e>
20002fe4:	4650      	mov	r0, sl
20002fe6:	2200      	movs	r2, #0
20002fe8:	2300      	movs	r3, #0
20002fea:	4641      	mov	r1, r8
20002fec:	f004 fd34 	bl	20007a58 <__aeabi_dcmplt>
20002ff0:	2800      	cmp	r0, #0
20002ff2:	f040 850b 	bne.w	20003a0c <_vfprintf_r+0x1214>
20002ff6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20002ffa:	f248 21d4 	movw	r1, #33492	; 0x82d4
20002ffe:	f248 22d0 	movw	r2, #33488	; 0x82d0
20003002:	9816      	ldr	r0, [sp, #88]	; 0x58
20003004:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003008:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000300c:	f04f 0c03 	mov.w	ip, #3
20003010:	2847      	cmp	r0, #71	; 0x47
20003012:	bfd8      	it	le
20003014:	4611      	movle	r1, r2
20003016:	9113      	str	r1, [sp, #76]	; 0x4c
20003018:	990a      	ldr	r1, [sp, #40]	; 0x28
2000301a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000301e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20003022:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20003026:	910a      	str	r1, [sp, #40]	; 0x28
20003028:	f04f 0c00 	mov.w	ip, #0
2000302c:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20003030:	e5b1      	b.n	20002b96 <_vfprintf_r+0x39e>
20003032:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003034:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003036:	f043 0308 	orr.w	r3, r3, #8
2000303a:	930a      	str	r3, [sp, #40]	; 0x28
2000303c:	462b      	mov	r3, r5
2000303e:	782a      	ldrb	r2, [r5, #0]
20003040:	910b      	str	r1, [sp, #44]	; 0x2c
20003042:	e484      	b.n	2000294e <_vfprintf_r+0x156>
20003044:	990a      	ldr	r1, [sp, #40]	; 0x28
20003046:	f041 0140 	orr.w	r1, r1, #64	; 0x40
2000304a:	910a      	str	r1, [sp, #40]	; 0x28
2000304c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000304e:	e73c      	b.n	20002eca <_vfprintf_r+0x6d2>
20003050:	782a      	ldrb	r2, [r5, #0]
20003052:	2a6c      	cmp	r2, #108	; 0x6c
20003054:	f000 8555 	beq.w	20003b02 <_vfprintf_r+0x130a>
20003058:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000305a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000305c:	910b      	str	r1, [sp, #44]	; 0x2c
2000305e:	f043 0310 	orr.w	r3, r3, #16
20003062:	930a      	str	r3, [sp, #40]	; 0x28
20003064:	462b      	mov	r3, r5
20003066:	e472      	b.n	2000294e <_vfprintf_r+0x156>
20003068:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000306a:	f012 0f20 	tst.w	r2, #32
2000306e:	f000 8482 	beq.w	20003976 <_vfprintf_r+0x117e>
20003072:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003074:	9a11      	ldr	r2, [sp, #68]	; 0x44
20003076:	6803      	ldr	r3, [r0, #0]
20003078:	4610      	mov	r0, r2
2000307a:	ea4f 71e0 	mov.w	r1, r0, asr #31
2000307e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003080:	e9c3 0100 	strd	r0, r1, [r3]
20003084:	f102 0a04 	add.w	sl, r2, #4
20003088:	e41e      	b.n	200028c8 <_vfprintf_r+0xd0>
2000308a:	9216      	str	r2, [sp, #88]	; 0x58
2000308c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000308e:	f012 0320 	ands.w	r3, r2, #32
20003092:	f000 80ef 	beq.w	20003274 <_vfprintf_r+0xa7c>
20003096:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20003098:	1dda      	adds	r2, r3, #7
2000309a:	2300      	movs	r3, #0
2000309c:	f022 0207 	bic.w	r2, r2, #7
200030a0:	f102 0c08 	add.w	ip, r2, #8
200030a4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200030a8:	e9d2 ab00 	ldrd	sl, fp, [r2]
200030ac:	ea5a 000b 	orrs.w	r0, sl, fp
200030b0:	bf0c      	ite	eq
200030b2:	2200      	moveq	r2, #0
200030b4:	2201      	movne	r2, #1
200030b6:	e531      	b.n	20002b1c <_vfprintf_r+0x324>
200030b8:	980b      	ldr	r0, [sp, #44]	; 0x2c
200030ba:	2178      	movs	r1, #120	; 0x78
200030bc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200030c0:	9116      	str	r1, [sp, #88]	; 0x58
200030c2:	6803      	ldr	r3, [r0, #0]
200030c4:	f248 20e0 	movw	r0, #33504	; 0x82e0
200030c8:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
200030cc:	2130      	movs	r1, #48	; 0x30
200030ce:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
200030d2:	f04c 0c02 	orr.w	ip, ip, #2
200030d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
200030d8:	1e1a      	subs	r2, r3, #0
200030da:	bf18      	it	ne
200030dc:	2201      	movne	r2, #1
200030de:	f2c2 0000 	movt	r0, #8192	; 0x2000
200030e2:	469a      	mov	sl, r3
200030e4:	f04f 0b00 	mov.w	fp, #0
200030e8:	3104      	adds	r1, #4
200030ea:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
200030ee:	9019      	str	r0, [sp, #100]	; 0x64
200030f0:	2302      	movs	r3, #2
200030f2:	910b      	str	r1, [sp, #44]	; 0x2c
200030f4:	e512      	b.n	20002b1c <_vfprintf_r+0x324>
200030f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200030f8:	9216      	str	r2, [sp, #88]	; 0x58
200030fa:	f04f 0200 	mov.w	r2, #0
200030fe:	1d18      	adds	r0, r3, #4
20003100:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20003104:	681b      	ldr	r3, [r3, #0]
20003106:	900b      	str	r0, [sp, #44]	; 0x2c
20003108:	9313      	str	r3, [sp, #76]	; 0x4c
2000310a:	2b00      	cmp	r3, #0
2000310c:	f000 86c6 	beq.w	20003e9c <_vfprintf_r+0x16a4>
20003110:	2f00      	cmp	r7, #0
20003112:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003114:	f2c0 868f 	blt.w	20003e36 <_vfprintf_r+0x163e>
20003118:	2100      	movs	r1, #0
2000311a:	463a      	mov	r2, r7
2000311c:	f002 fdc2 	bl	20005ca4 <memchr>
20003120:	4603      	mov	r3, r0
20003122:	2800      	cmp	r0, #0
20003124:	f000 86f5 	beq.w	20003f12 <_vfprintf_r+0x171a>
20003128:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000312a:	1a1b      	subs	r3, r3, r0
2000312c:	9310      	str	r3, [sp, #64]	; 0x40
2000312e:	42bb      	cmp	r3, r7
20003130:	f340 85be 	ble.w	20003cb0 <_vfprintf_r+0x14b8>
20003134:	9710      	str	r7, [sp, #64]	; 0x40
20003136:	2100      	movs	r1, #0
20003138:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
2000313c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003140:	970c      	str	r7, [sp, #48]	; 0x30
20003142:	9117      	str	r1, [sp, #92]	; 0x5c
20003144:	e527      	b.n	20002b96 <_vfprintf_r+0x39e>
20003146:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000314a:	9216      	str	r2, [sp, #88]	; 0x58
2000314c:	f01c 0f20 	tst.w	ip, #32
20003150:	d023      	beq.n	2000319a <_vfprintf_r+0x9a2>
20003152:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003154:	2301      	movs	r3, #1
20003156:	1dc2      	adds	r2, r0, #7
20003158:	f022 0207 	bic.w	r2, r2, #7
2000315c:	f102 0108 	add.w	r1, r2, #8
20003160:	910b      	str	r1, [sp, #44]	; 0x2c
20003162:	e9d2 ab00 	ldrd	sl, fp, [r2]
20003166:	ea5a 020b 	orrs.w	r2, sl, fp
2000316a:	bf0c      	ite	eq
2000316c:	2200      	moveq	r2, #0
2000316e:	2201      	movne	r2, #1
20003170:	e4d4      	b.n	20002b1c <_vfprintf_r+0x324>
20003172:	990a      	ldr	r1, [sp, #40]	; 0x28
20003174:	462b      	mov	r3, r5
20003176:	f041 0120 	orr.w	r1, r1, #32
2000317a:	910a      	str	r1, [sp, #40]	; 0x28
2000317c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000317e:	782a      	ldrb	r2, [r5, #0]
20003180:	910b      	str	r1, [sp, #44]	; 0x2c
20003182:	f7ff bbe4 	b.w	2000294e <_vfprintf_r+0x156>
20003186:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003188:	9216      	str	r2, [sp, #88]	; 0x58
2000318a:	f043 0310 	orr.w	r3, r3, #16
2000318e:	930a      	str	r3, [sp, #40]	; 0x28
20003190:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003194:	f01c 0f20 	tst.w	ip, #32
20003198:	d1db      	bne.n	20003152 <_vfprintf_r+0x95a>
2000319a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000319c:	f013 0f10 	tst.w	r3, #16
200031a0:	f000 83d5 	beq.w	2000394e <_vfprintf_r+0x1156>
200031a4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200031a6:	2301      	movs	r3, #1
200031a8:	1d02      	adds	r2, r0, #4
200031aa:	920b      	str	r2, [sp, #44]	; 0x2c
200031ac:	6801      	ldr	r1, [r0, #0]
200031ae:	1e0a      	subs	r2, r1, #0
200031b0:	bf18      	it	ne
200031b2:	2201      	movne	r2, #1
200031b4:	468a      	mov	sl, r1
200031b6:	f04f 0b00 	mov.w	fp, #0
200031ba:	e4af      	b.n	20002b1c <_vfprintf_r+0x324>
200031bc:	980a      	ldr	r0, [sp, #40]	; 0x28
200031be:	9216      	str	r2, [sp, #88]	; 0x58
200031c0:	f248 22bc 	movw	r2, #33468	; 0x82bc
200031c4:	f010 0f20 	tst.w	r0, #32
200031c8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200031cc:	9219      	str	r2, [sp, #100]	; 0x64
200031ce:	f47f ac92 	bne.w	20002af6 <_vfprintf_r+0x2fe>
200031d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200031d4:	f013 0f10 	tst.w	r3, #16
200031d8:	f040 831a 	bne.w	20003810 <_vfprintf_r+0x1018>
200031dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200031de:	f012 0f40 	tst.w	r2, #64	; 0x40
200031e2:	f000 8315 	beq.w	20003810 <_vfprintf_r+0x1018>
200031e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200031e8:	f103 0c04 	add.w	ip, r3, #4
200031ec:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200031f0:	f8b3 a000 	ldrh.w	sl, [r3]
200031f4:	46d2      	mov	sl, sl
200031f6:	f04f 0b00 	mov.w	fp, #0
200031fa:	e485      	b.n	20002b08 <_vfprintf_r+0x310>
200031fc:	9216      	str	r2, [sp, #88]	; 0x58
200031fe:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20003202:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003204:	f04f 0c01 	mov.w	ip, #1
20003208:	f04f 0000 	mov.w	r0, #0
2000320c:	3104      	adds	r1, #4
2000320e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20003212:	6813      	ldr	r3, [r2, #0]
20003214:	3204      	adds	r2, #4
20003216:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000321a:	920b      	str	r2, [sp, #44]	; 0x2c
2000321c:	9113      	str	r1, [sp, #76]	; 0x4c
2000321e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20003222:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
20003226:	e62f      	b.n	20002e88 <_vfprintf_r+0x690>
20003228:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000322c:	9216      	str	r2, [sp, #88]	; 0x58
2000322e:	f01c 0f20 	tst.w	ip, #32
20003232:	f47f aea3 	bne.w	20002f7c <_vfprintf_r+0x784>
20003236:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003238:	f012 0f10 	tst.w	r2, #16
2000323c:	f040 82f1 	bne.w	20003822 <_vfprintf_r+0x102a>
20003240:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003242:	f012 0f40 	tst.w	r2, #64	; 0x40
20003246:	f000 82ec 	beq.w	20003822 <_vfprintf_r+0x102a>
2000324a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000324c:	f103 0c04 	add.w	ip, r3, #4
20003250:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20003254:	f9b3 a000 	ldrsh.w	sl, [r3]
20003258:	46d2      	mov	sl, sl
2000325a:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000325e:	e696      	b.n	20002f8e <_vfprintf_r+0x796>
20003260:	990a      	ldr	r1, [sp, #40]	; 0x28
20003262:	9216      	str	r2, [sp, #88]	; 0x58
20003264:	f041 0110 	orr.w	r1, r1, #16
20003268:	910a      	str	r1, [sp, #40]	; 0x28
2000326a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000326c:	f012 0320 	ands.w	r3, r2, #32
20003270:	f47f af11 	bne.w	20003096 <_vfprintf_r+0x89e>
20003274:	990a      	ldr	r1, [sp, #40]	; 0x28
20003276:	f011 0210 	ands.w	r2, r1, #16
2000327a:	f000 8354 	beq.w	20003926 <_vfprintf_r+0x112e>
2000327e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003280:	f102 0c04 	add.w	ip, r2, #4
20003284:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20003288:	6811      	ldr	r1, [r2, #0]
2000328a:	1e0a      	subs	r2, r1, #0
2000328c:	bf18      	it	ne
2000328e:	2201      	movne	r2, #1
20003290:	468a      	mov	sl, r1
20003292:	f04f 0b00 	mov.w	fp, #0
20003296:	e441      	b.n	20002b1c <_vfprintf_r+0x324>
20003298:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000329a:	2a65      	cmp	r2, #101	; 0x65
2000329c:	f340 8128 	ble.w	200034f0 <_vfprintf_r+0xcf8>
200032a0:	9812      	ldr	r0, [sp, #72]	; 0x48
200032a2:	2200      	movs	r2, #0
200032a4:	2300      	movs	r3, #0
200032a6:	991b      	ldr	r1, [sp, #108]	; 0x6c
200032a8:	f004 fbcc 	bl	20007a44 <__aeabi_dcmpeq>
200032ac:	2800      	cmp	r0, #0
200032ae:	f000 81be 	beq.w	2000362e <_vfprintf_r+0xe36>
200032b2:	2301      	movs	r3, #1
200032b4:	6063      	str	r3, [r4, #4]
200032b6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200032ba:	f248 23fc 	movw	r3, #33532	; 0x82fc
200032be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032c2:	6023      	str	r3, [r4, #0]
200032c4:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200032c8:	3201      	adds	r2, #1
200032ca:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200032ce:	3301      	adds	r3, #1
200032d0:	2a07      	cmp	r2, #7
200032d2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200032d6:	bfd8      	it	le
200032d8:	f104 0308 	addle.w	r3, r4, #8
200032dc:	f300 839b 	bgt.w	20003a16 <_vfprintf_r+0x121e>
200032e0:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200032e4:	981a      	ldr	r0, [sp, #104]	; 0x68
200032e6:	4282      	cmp	r2, r0
200032e8:	db04      	blt.n	200032f4 <_vfprintf_r+0xafc>
200032ea:	990a      	ldr	r1, [sp, #40]	; 0x28
200032ec:	f011 0f01 	tst.w	r1, #1
200032f0:	f43f ad49 	beq.w	20002d86 <_vfprintf_r+0x58e>
200032f4:	2201      	movs	r2, #1
200032f6:	605a      	str	r2, [r3, #4]
200032f8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200032fc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003300:	3201      	adds	r2, #1
20003302:	981d      	ldr	r0, [sp, #116]	; 0x74
20003304:	3101      	adds	r1, #1
20003306:	2a07      	cmp	r2, #7
20003308:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000330c:	6018      	str	r0, [r3, #0]
2000330e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003312:	f300 855f 	bgt.w	20003dd4 <_vfprintf_r+0x15dc>
20003316:	3308      	adds	r3, #8
20003318:	991a      	ldr	r1, [sp, #104]	; 0x68
2000331a:	1e4f      	subs	r7, r1, #1
2000331c:	2f00      	cmp	r7, #0
2000331e:	f77f ad32 	ble.w	20002d86 <_vfprintf_r+0x58e>
20003322:	2f10      	cmp	r7, #16
20003324:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 2000385c <_vfprintf_r+0x1064>
20003328:	f340 82ea 	ble.w	20003900 <_vfprintf_r+0x1108>
2000332c:	4642      	mov	r2, r8
2000332e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20003332:	46a8      	mov	r8, r5
20003334:	2410      	movs	r4, #16
20003336:	f10a 0a0c 	add.w	sl, sl, #12
2000333a:	4615      	mov	r5, r2
2000333c:	e003      	b.n	20003346 <_vfprintf_r+0xb4e>
2000333e:	3f10      	subs	r7, #16
20003340:	2f10      	cmp	r7, #16
20003342:	f340 82da 	ble.w	200038fa <_vfprintf_r+0x1102>
20003346:	605c      	str	r4, [r3, #4]
20003348:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000334c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003350:	3201      	adds	r2, #1
20003352:	601d      	str	r5, [r3, #0]
20003354:	3110      	adds	r1, #16
20003356:	2a07      	cmp	r2, #7
20003358:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000335c:	f103 0308 	add.w	r3, r3, #8
20003360:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003364:	ddeb      	ble.n	2000333e <_vfprintf_r+0xb46>
20003366:	4648      	mov	r0, r9
20003368:	4631      	mov	r1, r6
2000336a:	4652      	mov	r2, sl
2000336c:	f7ff fa36 	bl	200027dc <__sprint_r>
20003370:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003374:	3304      	adds	r3, #4
20003376:	2800      	cmp	r0, #0
20003378:	d0e1      	beq.n	2000333e <_vfprintf_r+0xb46>
2000337a:	f7ff bb5d 	b.w	20002a38 <_vfprintf_r+0x240>
2000337e:	b97b      	cbnz	r3, 200033a0 <_vfprintf_r+0xba8>
20003380:	990a      	ldr	r1, [sp, #40]	; 0x28
20003382:	f011 0f01 	tst.w	r1, #1
20003386:	d00b      	beq.n	200033a0 <_vfprintf_r+0xba8>
20003388:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
2000338c:	2330      	movs	r3, #48	; 0x30
2000338e:	3204      	adds	r2, #4
20003390:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
20003394:	3227      	adds	r2, #39	; 0x27
20003396:	2301      	movs	r3, #1
20003398:	9213      	str	r2, [sp, #76]	; 0x4c
2000339a:	9310      	str	r3, [sp, #64]	; 0x40
2000339c:	f7ff bbf3 	b.w	20002b86 <_vfprintf_r+0x38e>
200033a0:	9818      	ldr	r0, [sp, #96]	; 0x60
200033a2:	2100      	movs	r1, #0
200033a4:	9110      	str	r1, [sp, #64]	; 0x40
200033a6:	9013      	str	r0, [sp, #76]	; 0x4c
200033a8:	f7ff bbed 	b.w	20002b86 <_vfprintf_r+0x38e>
200033ac:	980f      	ldr	r0, [sp, #60]	; 0x3c
200033ae:	990c      	ldr	r1, [sp, #48]	; 0x30
200033b0:	1a47      	subs	r7, r0, r1
200033b2:	2f00      	cmp	r7, #0
200033b4:	f77f ac84 	ble.w	20002cc0 <_vfprintf_r+0x4c8>
200033b8:	2f10      	cmp	r7, #16
200033ba:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 2000385c <_vfprintf_r+0x1064>
200033be:	dd2e      	ble.n	2000341e <_vfprintf_r+0xc26>
200033c0:	4643      	mov	r3, r8
200033c2:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200033c6:	46a8      	mov	r8, r5
200033c8:	f04f 0a10 	mov.w	sl, #16
200033cc:	f10b 0b0c 	add.w	fp, fp, #12
200033d0:	461d      	mov	r5, r3
200033d2:	e002      	b.n	200033da <_vfprintf_r+0xbe2>
200033d4:	3f10      	subs	r7, #16
200033d6:	2f10      	cmp	r7, #16
200033d8:	dd1e      	ble.n	20003418 <_vfprintf_r+0xc20>
200033da:	f8c4 a004 	str.w	sl, [r4, #4]
200033de:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200033e2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200033e6:	3301      	adds	r3, #1
200033e8:	6025      	str	r5, [r4, #0]
200033ea:	3210      	adds	r2, #16
200033ec:	2b07      	cmp	r3, #7
200033ee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200033f2:	f104 0408 	add.w	r4, r4, #8
200033f6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200033fa:	ddeb      	ble.n	200033d4 <_vfprintf_r+0xbdc>
200033fc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003400:	4648      	mov	r0, r9
20003402:	4631      	mov	r1, r6
20003404:	465a      	mov	r2, fp
20003406:	3404      	adds	r4, #4
20003408:	f7ff f9e8 	bl	200027dc <__sprint_r>
2000340c:	2800      	cmp	r0, #0
2000340e:	f47f ab13 	bne.w	20002a38 <_vfprintf_r+0x240>
20003412:	3f10      	subs	r7, #16
20003414:	2f10      	cmp	r7, #16
20003416:	dce0      	bgt.n	200033da <_vfprintf_r+0xbe2>
20003418:	462b      	mov	r3, r5
2000341a:	4645      	mov	r5, r8
2000341c:	4698      	mov	r8, r3
2000341e:	6067      	str	r7, [r4, #4]
20003420:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003424:	f8c4 8000 	str.w	r8, [r4]
20003428:	1c5a      	adds	r2, r3, #1
2000342a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000342e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003432:	19db      	adds	r3, r3, r7
20003434:	2a07      	cmp	r2, #7
20003436:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000343a:	f300 823a 	bgt.w	200038b2 <_vfprintf_r+0x10ba>
2000343e:	3408      	adds	r4, #8
20003440:	e43e      	b.n	20002cc0 <_vfprintf_r+0x4c8>
20003442:	9913      	ldr	r1, [sp, #76]	; 0x4c
20003444:	6063      	str	r3, [r4, #4]
20003446:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000344a:	6021      	str	r1, [r4, #0]
2000344c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003450:	3201      	adds	r2, #1
20003452:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003456:	18cb      	adds	r3, r1, r3
20003458:	2a07      	cmp	r2, #7
2000345a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000345e:	f300 8549 	bgt.w	20003ef4 <_vfprintf_r+0x16fc>
20003462:	3408      	adds	r4, #8
20003464:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20003466:	2301      	movs	r3, #1
20003468:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
2000346c:	6063      	str	r3, [r4, #4]
2000346e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003472:	6022      	str	r2, [r4, #0]
20003474:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003478:	3301      	adds	r3, #1
2000347a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000347e:	3201      	adds	r2, #1
20003480:	2b07      	cmp	r3, #7
20003482:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003486:	bfd8      	it	le
20003488:	f104 0308 	addle.w	r3, r4, #8
2000348c:	f300 8523 	bgt.w	20003ed6 <_vfprintf_r+0x16de>
20003490:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003492:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20003496:	19c7      	adds	r7, r0, r7
20003498:	981a      	ldr	r0, [sp, #104]	; 0x68
2000349a:	601f      	str	r7, [r3, #0]
2000349c:	1a81      	subs	r1, r0, r2
2000349e:	6059      	str	r1, [r3, #4]
200034a0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200034a4:	1a8a      	subs	r2, r1, r2
200034a6:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
200034aa:	1812      	adds	r2, r2, r0
200034ac:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200034b0:	3101      	adds	r1, #1
200034b2:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
200034b6:	2907      	cmp	r1, #7
200034b8:	f340 8232 	ble.w	20003920 <_vfprintf_r+0x1128>
200034bc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200034c0:	4648      	mov	r0, r9
200034c2:	4631      	mov	r1, r6
200034c4:	320c      	adds	r2, #12
200034c6:	f7ff f989 	bl	200027dc <__sprint_r>
200034ca:	2800      	cmp	r0, #0
200034cc:	f47f aab4 	bne.w	20002a38 <_vfprintf_r+0x240>
200034d0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200034d4:	3304      	adds	r3, #4
200034d6:	e456      	b.n	20002d86 <_vfprintf_r+0x58e>
200034d8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200034dc:	4648      	mov	r0, r9
200034de:	4631      	mov	r1, r6
200034e0:	320c      	adds	r2, #12
200034e2:	f7ff f97b 	bl	200027dc <__sprint_r>
200034e6:	2800      	cmp	r0, #0
200034e8:	f43f acb4 	beq.w	20002e54 <_vfprintf_r+0x65c>
200034ec:	f7ff baa4 	b.w	20002a38 <_vfprintf_r+0x240>
200034f0:	991a      	ldr	r1, [sp, #104]	; 0x68
200034f2:	2901      	cmp	r1, #1
200034f4:	dd4c      	ble.n	20003590 <_vfprintf_r+0xd98>
200034f6:	2301      	movs	r3, #1
200034f8:	6063      	str	r3, [r4, #4]
200034fa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200034fe:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003502:	3301      	adds	r3, #1
20003504:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003506:	3201      	adds	r2, #1
20003508:	2b07      	cmp	r3, #7
2000350a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000350e:	6020      	str	r0, [r4, #0]
20003510:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003514:	f300 81b2 	bgt.w	2000387c <_vfprintf_r+0x1084>
20003518:	3408      	adds	r4, #8
2000351a:	2301      	movs	r3, #1
2000351c:	6063      	str	r3, [r4, #4]
2000351e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003522:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003526:	3301      	adds	r3, #1
20003528:	991d      	ldr	r1, [sp, #116]	; 0x74
2000352a:	3201      	adds	r2, #1
2000352c:	2b07      	cmp	r3, #7
2000352e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003532:	6021      	str	r1, [r4, #0]
20003534:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003538:	f300 8192 	bgt.w	20003860 <_vfprintf_r+0x1068>
2000353c:	3408      	adds	r4, #8
2000353e:	9812      	ldr	r0, [sp, #72]	; 0x48
20003540:	2200      	movs	r2, #0
20003542:	2300      	movs	r3, #0
20003544:	991b      	ldr	r1, [sp, #108]	; 0x6c
20003546:	f004 fa7d 	bl	20007a44 <__aeabi_dcmpeq>
2000354a:	2800      	cmp	r0, #0
2000354c:	f040 811d 	bne.w	2000378a <_vfprintf_r+0xf92>
20003550:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20003552:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003554:	1e5a      	subs	r2, r3, #1
20003556:	6062      	str	r2, [r4, #4]
20003558:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000355c:	1c41      	adds	r1, r0, #1
2000355e:	6021      	str	r1, [r4, #0]
20003560:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003564:	3301      	adds	r3, #1
20003566:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000356a:	188a      	adds	r2, r1, r2
2000356c:	2b07      	cmp	r3, #7
2000356e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003572:	dc21      	bgt.n	200035b8 <_vfprintf_r+0xdc0>
20003574:	3408      	adds	r4, #8
20003576:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20003578:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000357c:	981c      	ldr	r0, [sp, #112]	; 0x70
2000357e:	6022      	str	r2, [r4, #0]
20003580:	6063      	str	r3, [r4, #4]
20003582:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003586:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000358a:	3301      	adds	r3, #1
2000358c:	f7ff bbf0 	b.w	20002d70 <_vfprintf_r+0x578>
20003590:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003592:	f012 0f01 	tst.w	r2, #1
20003596:	d1ae      	bne.n	200034f6 <_vfprintf_r+0xcfe>
20003598:	9a13      	ldr	r2, [sp, #76]	; 0x4c
2000359a:	2301      	movs	r3, #1
2000359c:	6063      	str	r3, [r4, #4]
2000359e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200035a2:	6022      	str	r2, [r4, #0]
200035a4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200035a8:	3301      	adds	r3, #1
200035aa:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200035ae:	3201      	adds	r2, #1
200035b0:	2b07      	cmp	r3, #7
200035b2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200035b6:	dddd      	ble.n	20003574 <_vfprintf_r+0xd7c>
200035b8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200035bc:	4648      	mov	r0, r9
200035be:	4631      	mov	r1, r6
200035c0:	320c      	adds	r2, #12
200035c2:	f7ff f90b 	bl	200027dc <__sprint_r>
200035c6:	2800      	cmp	r0, #0
200035c8:	f47f aa36 	bne.w	20002a38 <_vfprintf_r+0x240>
200035cc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200035d0:	3404      	adds	r4, #4
200035d2:	e7d0      	b.n	20003576 <_vfprintf_r+0xd7e>
200035d4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200035d8:	4648      	mov	r0, r9
200035da:	4631      	mov	r1, r6
200035dc:	320c      	adds	r2, #12
200035de:	f7ff f8fd 	bl	200027dc <__sprint_r>
200035e2:	2800      	cmp	r0, #0
200035e4:	f47f aa28 	bne.w	20002a38 <_vfprintf_r+0x240>
200035e8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200035ec:	3404      	adds	r4, #4
200035ee:	f7ff bbb0 	b.w	20002d52 <_vfprintf_r+0x55a>
200035f2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200035f6:	4648      	mov	r0, r9
200035f8:	4631      	mov	r1, r6
200035fa:	320c      	adds	r2, #12
200035fc:	f7ff f8ee 	bl	200027dc <__sprint_r>
20003600:	2800      	cmp	r0, #0
20003602:	f47f aa19 	bne.w	20002a38 <_vfprintf_r+0x240>
20003606:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000360a:	3404      	adds	r4, #4
2000360c:	f7ff bb3c 	b.w	20002c88 <_vfprintf_r+0x490>
20003610:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003614:	4648      	mov	r0, r9
20003616:	4631      	mov	r1, r6
20003618:	320c      	adds	r2, #12
2000361a:	f7ff f8df 	bl	200027dc <__sprint_r>
2000361e:	2800      	cmp	r0, #0
20003620:	f47f aa0a 	bne.w	20002a38 <_vfprintf_r+0x240>
20003624:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003628:	3404      	adds	r4, #4
2000362a:	f7ff bb43 	b.w	20002cb4 <_vfprintf_r+0x4bc>
2000362e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20003632:	2b00      	cmp	r3, #0
20003634:	f340 81fd 	ble.w	20003a32 <_vfprintf_r+0x123a>
20003638:	991a      	ldr	r1, [sp, #104]	; 0x68
2000363a:	428b      	cmp	r3, r1
2000363c:	f6ff af01 	blt.w	20003442 <_vfprintf_r+0xc4a>
20003640:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20003642:	6061      	str	r1, [r4, #4]
20003644:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003648:	6022      	str	r2, [r4, #0]
2000364a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000364e:	3301      	adds	r3, #1
20003650:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003654:	1852      	adds	r2, r2, r1
20003656:	2b07      	cmp	r3, #7
20003658:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000365c:	bfd8      	it	le
2000365e:	f104 0308 	addle.w	r3, r4, #8
20003662:	f300 8429 	bgt.w	20003eb8 <_vfprintf_r+0x16c0>
20003666:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
2000366a:	981a      	ldr	r0, [sp, #104]	; 0x68
2000366c:	1a24      	subs	r4, r4, r0
2000366e:	2c00      	cmp	r4, #0
20003670:	f340 81b3 	ble.w	200039da <_vfprintf_r+0x11e2>
20003674:	2c10      	cmp	r4, #16
20003676:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 2000385c <_vfprintf_r+0x1064>
2000367a:	f340 819d 	ble.w	200039b8 <_vfprintf_r+0x11c0>
2000367e:	4642      	mov	r2, r8
20003680:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20003684:	46a8      	mov	r8, r5
20003686:	2710      	movs	r7, #16
20003688:	f10a 0a0c 	add.w	sl, sl, #12
2000368c:	4615      	mov	r5, r2
2000368e:	e003      	b.n	20003698 <_vfprintf_r+0xea0>
20003690:	3c10      	subs	r4, #16
20003692:	2c10      	cmp	r4, #16
20003694:	f340 818d 	ble.w	200039b2 <_vfprintf_r+0x11ba>
20003698:	605f      	str	r7, [r3, #4]
2000369a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000369e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200036a2:	3201      	adds	r2, #1
200036a4:	601d      	str	r5, [r3, #0]
200036a6:	3110      	adds	r1, #16
200036a8:	2a07      	cmp	r2, #7
200036aa:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200036ae:	f103 0308 	add.w	r3, r3, #8
200036b2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200036b6:	ddeb      	ble.n	20003690 <_vfprintf_r+0xe98>
200036b8:	4648      	mov	r0, r9
200036ba:	4631      	mov	r1, r6
200036bc:	4652      	mov	r2, sl
200036be:	f7ff f88d 	bl	200027dc <__sprint_r>
200036c2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200036c6:	3304      	adds	r3, #4
200036c8:	2800      	cmp	r0, #0
200036ca:	d0e1      	beq.n	20003690 <_vfprintf_r+0xe98>
200036cc:	f7ff b9b4 	b.w	20002a38 <_vfprintf_r+0x240>
200036d0:	9a18      	ldr	r2, [sp, #96]	; 0x60
200036d2:	9819      	ldr	r0, [sp, #100]	; 0x64
200036d4:	4613      	mov	r3, r2
200036d6:	9213      	str	r2, [sp, #76]	; 0x4c
200036d8:	f00a 020f 	and.w	r2, sl, #15
200036dc:	ea4f 111a 	mov.w	r1, sl, lsr #4
200036e0:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
200036e4:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
200036e8:	5c82      	ldrb	r2, [r0, r2]
200036ea:	468a      	mov	sl, r1
200036ec:	46e3      	mov	fp, ip
200036ee:	ea5a 0c0b 	orrs.w	ip, sl, fp
200036f2:	f803 2d01 	strb.w	r2, [r3, #-1]!
200036f6:	d1ef      	bne.n	200036d8 <_vfprintf_r+0xee0>
200036f8:	9818      	ldr	r0, [sp, #96]	; 0x60
200036fa:	9313      	str	r3, [sp, #76]	; 0x4c
200036fc:	1ac0      	subs	r0, r0, r3
200036fe:	9010      	str	r0, [sp, #64]	; 0x40
20003700:	f7ff ba41 	b.w	20002b86 <_vfprintf_r+0x38e>
20003704:	2209      	movs	r2, #9
20003706:	2300      	movs	r3, #0
20003708:	4552      	cmp	r2, sl
2000370a:	eb73 000b 	sbcs.w	r0, r3, fp
2000370e:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20003712:	d21f      	bcs.n	20003754 <_vfprintf_r+0xf5c>
20003714:	4623      	mov	r3, r4
20003716:	4644      	mov	r4, r8
20003718:	46b8      	mov	r8, r7
2000371a:	461f      	mov	r7, r3
2000371c:	4650      	mov	r0, sl
2000371e:	4659      	mov	r1, fp
20003720:	220a      	movs	r2, #10
20003722:	2300      	movs	r3, #0
20003724:	f004 f9e8 	bl	20007af8 <__aeabi_uldivmod>
20003728:	2300      	movs	r3, #0
2000372a:	4650      	mov	r0, sl
2000372c:	4659      	mov	r1, fp
2000372e:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20003732:	220a      	movs	r2, #10
20003734:	f804 cd01 	strb.w	ip, [r4, #-1]!
20003738:	f004 f9de 	bl	20007af8 <__aeabi_uldivmod>
2000373c:	2209      	movs	r2, #9
2000373e:	2300      	movs	r3, #0
20003740:	4682      	mov	sl, r0
20003742:	468b      	mov	fp, r1
20003744:	4552      	cmp	r2, sl
20003746:	eb73 030b 	sbcs.w	r3, r3, fp
2000374a:	d3e7      	bcc.n	2000371c <_vfprintf_r+0xf24>
2000374c:	463b      	mov	r3, r7
2000374e:	4647      	mov	r7, r8
20003750:	46a0      	mov	r8, r4
20003752:	461c      	mov	r4, r3
20003754:	f108 30ff 	add.w	r0, r8, #4294967295
20003758:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
2000375c:	9013      	str	r0, [sp, #76]	; 0x4c
2000375e:	f808 ac01 	strb.w	sl, [r8, #-1]
20003762:	9918      	ldr	r1, [sp, #96]	; 0x60
20003764:	1a09      	subs	r1, r1, r0
20003766:	9110      	str	r1, [sp, #64]	; 0x40
20003768:	f7ff ba0d 	b.w	20002b86 <_vfprintf_r+0x38e>
2000376c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003770:	4648      	mov	r0, r9
20003772:	4631      	mov	r1, r6
20003774:	320c      	adds	r2, #12
20003776:	f7ff f831 	bl	200027dc <__sprint_r>
2000377a:	2800      	cmp	r0, #0
2000377c:	f47f a95c 	bne.w	20002a38 <_vfprintf_r+0x240>
20003780:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003784:	3404      	adds	r4, #4
20003786:	f7ff ba68 	b.w	20002c5a <_vfprintf_r+0x462>
2000378a:	991a      	ldr	r1, [sp, #104]	; 0x68
2000378c:	1e4f      	subs	r7, r1, #1
2000378e:	2f00      	cmp	r7, #0
20003790:	f77f aef1 	ble.w	20003576 <_vfprintf_r+0xd7e>
20003794:	2f10      	cmp	r7, #16
20003796:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 2000385c <_vfprintf_r+0x1064>
2000379a:	dd4e      	ble.n	2000383a <_vfprintf_r+0x1042>
2000379c:	4643      	mov	r3, r8
2000379e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200037a2:	46a8      	mov	r8, r5
200037a4:	f04f 0a10 	mov.w	sl, #16
200037a8:	f10b 0b0c 	add.w	fp, fp, #12
200037ac:	461d      	mov	r5, r3
200037ae:	e002      	b.n	200037b6 <_vfprintf_r+0xfbe>
200037b0:	3f10      	subs	r7, #16
200037b2:	2f10      	cmp	r7, #16
200037b4:	dd3e      	ble.n	20003834 <_vfprintf_r+0x103c>
200037b6:	f8c4 a004 	str.w	sl, [r4, #4]
200037ba:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200037be:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200037c2:	3301      	adds	r3, #1
200037c4:	6025      	str	r5, [r4, #0]
200037c6:	3210      	adds	r2, #16
200037c8:	2b07      	cmp	r3, #7
200037ca:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200037ce:	f104 0408 	add.w	r4, r4, #8
200037d2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200037d6:	ddeb      	ble.n	200037b0 <_vfprintf_r+0xfb8>
200037d8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200037dc:	4648      	mov	r0, r9
200037de:	4631      	mov	r1, r6
200037e0:	465a      	mov	r2, fp
200037e2:	3404      	adds	r4, #4
200037e4:	f7fe fffa 	bl	200027dc <__sprint_r>
200037e8:	2800      	cmp	r0, #0
200037ea:	d0e1      	beq.n	200037b0 <_vfprintf_r+0xfb8>
200037ec:	f7ff b924 	b.w	20002a38 <_vfprintf_r+0x240>
200037f0:	9816      	ldr	r0, [sp, #88]	; 0x58
200037f2:	2130      	movs	r1, #48	; 0x30
200037f4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200037f8:	2201      	movs	r2, #1
200037fa:	2302      	movs	r3, #2
200037fc:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20003800:	f04c 0c02 	orr.w	ip, ip, #2
20003804:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20003808:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
2000380c:	f7ff b986 	b.w	20002b1c <_vfprintf_r+0x324>
20003810:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003812:	1d01      	adds	r1, r0, #4
20003814:	6803      	ldr	r3, [r0, #0]
20003816:	910b      	str	r1, [sp, #44]	; 0x2c
20003818:	469a      	mov	sl, r3
2000381a:	f04f 0b00 	mov.w	fp, #0
2000381e:	f7ff b973 	b.w	20002b08 <_vfprintf_r+0x310>
20003822:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003824:	1d01      	adds	r1, r0, #4
20003826:	6803      	ldr	r3, [r0, #0]
20003828:	910b      	str	r1, [sp, #44]	; 0x2c
2000382a:	469a      	mov	sl, r3
2000382c:	ea4f 7bea 	mov.w	fp, sl, asr #31
20003830:	f7ff bbad 	b.w	20002f8e <_vfprintf_r+0x796>
20003834:	462b      	mov	r3, r5
20003836:	4645      	mov	r5, r8
20003838:	4698      	mov	r8, r3
2000383a:	6067      	str	r7, [r4, #4]
2000383c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003840:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003844:	3301      	adds	r3, #1
20003846:	f8c4 8000 	str.w	r8, [r4]
2000384a:	19d2      	adds	r2, r2, r7
2000384c:	2b07      	cmp	r3, #7
2000384e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003852:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003856:	f77f ae8d 	ble.w	20003574 <_vfprintf_r+0xd7c>
2000385a:	e6ad      	b.n	200035b8 <_vfprintf_r+0xdc0>
2000385c:	200082ac 	.word	0x200082ac
20003860:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003864:	4648      	mov	r0, r9
20003866:	4631      	mov	r1, r6
20003868:	320c      	adds	r2, #12
2000386a:	f7fe ffb7 	bl	200027dc <__sprint_r>
2000386e:	2800      	cmp	r0, #0
20003870:	f47f a8e2 	bne.w	20002a38 <_vfprintf_r+0x240>
20003874:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003878:	3404      	adds	r4, #4
2000387a:	e660      	b.n	2000353e <_vfprintf_r+0xd46>
2000387c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003880:	4648      	mov	r0, r9
20003882:	4631      	mov	r1, r6
20003884:	320c      	adds	r2, #12
20003886:	f7fe ffa9 	bl	200027dc <__sprint_r>
2000388a:	2800      	cmp	r0, #0
2000388c:	f47f a8d4 	bne.w	20002a38 <_vfprintf_r+0x240>
20003890:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003894:	3404      	adds	r4, #4
20003896:	e640      	b.n	2000351a <_vfprintf_r+0xd22>
20003898:	2830      	cmp	r0, #48	; 0x30
2000389a:	f000 82ec 	beq.w	20003e76 <_vfprintf_r+0x167e>
2000389e:	9813      	ldr	r0, [sp, #76]	; 0x4c
200038a0:	2330      	movs	r3, #48	; 0x30
200038a2:	f800 3d01 	strb.w	r3, [r0, #-1]!
200038a6:	9918      	ldr	r1, [sp, #96]	; 0x60
200038a8:	9013      	str	r0, [sp, #76]	; 0x4c
200038aa:	1a09      	subs	r1, r1, r0
200038ac:	9110      	str	r1, [sp, #64]	; 0x40
200038ae:	f7ff b96a 	b.w	20002b86 <_vfprintf_r+0x38e>
200038b2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200038b6:	4648      	mov	r0, r9
200038b8:	4631      	mov	r1, r6
200038ba:	320c      	adds	r2, #12
200038bc:	f7fe ff8e 	bl	200027dc <__sprint_r>
200038c0:	2800      	cmp	r0, #0
200038c2:	f47f a8b9 	bne.w	20002a38 <_vfprintf_r+0x240>
200038c6:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200038ca:	3404      	adds	r4, #4
200038cc:	f7ff b9f8 	b.w	20002cc0 <_vfprintf_r+0x4c8>
200038d0:	f1da 0a00 	rsbs	sl, sl, #0
200038d4:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
200038d8:	232d      	movs	r3, #45	; 0x2d
200038da:	ea5a 0c0b 	orrs.w	ip, sl, fp
200038de:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200038e2:	bf0c      	ite	eq
200038e4:	2200      	moveq	r2, #0
200038e6:	2201      	movne	r2, #1
200038e8:	2301      	movs	r3, #1
200038ea:	f7ff b91b 	b.w	20002b24 <_vfprintf_r+0x32c>
200038ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
200038f0:	462b      	mov	r3, r5
200038f2:	782a      	ldrb	r2, [r5, #0]
200038f4:	910b      	str	r1, [sp, #44]	; 0x2c
200038f6:	f7ff b82a 	b.w	2000294e <_vfprintf_r+0x156>
200038fa:	462a      	mov	r2, r5
200038fc:	4645      	mov	r5, r8
200038fe:	4690      	mov	r8, r2
20003900:	605f      	str	r7, [r3, #4]
20003902:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003906:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000390a:	3201      	adds	r2, #1
2000390c:	f8c3 8000 	str.w	r8, [r3]
20003910:	19c9      	adds	r1, r1, r7
20003912:	2a07      	cmp	r2, #7
20003914:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003918:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000391c:	f73f adce 	bgt.w	200034bc <_vfprintf_r+0xcc4>
20003920:	3308      	adds	r3, #8
20003922:	f7ff ba30 	b.w	20002d86 <_vfprintf_r+0x58e>
20003926:	980a      	ldr	r0, [sp, #40]	; 0x28
20003928:	f010 0340 	ands.w	r3, r0, #64	; 0x40
2000392c:	f000 81ed 	beq.w	20003d0a <_vfprintf_r+0x1512>
20003930:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003932:	4613      	mov	r3, r2
20003934:	1d0a      	adds	r2, r1, #4
20003936:	920b      	str	r2, [sp, #44]	; 0x2c
20003938:	f8b1 a000 	ldrh.w	sl, [r1]
2000393c:	f1ba 0200 	subs.w	r2, sl, #0
20003940:	bf18      	it	ne
20003942:	2201      	movne	r2, #1
20003944:	46d2      	mov	sl, sl
20003946:	f04f 0b00 	mov.w	fp, #0
2000394a:	f7ff b8e7 	b.w	20002b1c <_vfprintf_r+0x324>
2000394e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003950:	f013 0f40 	tst.w	r3, #64	; 0x40
20003954:	f000 81cc 	beq.w	20003cf0 <_vfprintf_r+0x14f8>
20003958:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000395a:	2301      	movs	r3, #1
2000395c:	1d01      	adds	r1, r0, #4
2000395e:	910b      	str	r1, [sp, #44]	; 0x2c
20003960:	f8b0 a000 	ldrh.w	sl, [r0]
20003964:	f1ba 0200 	subs.w	r2, sl, #0
20003968:	bf18      	it	ne
2000396a:	2201      	movne	r2, #1
2000396c:	46d2      	mov	sl, sl
2000396e:	f04f 0b00 	mov.w	fp, #0
20003972:	f7ff b8d3 	b.w	20002b1c <_vfprintf_r+0x324>
20003976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003978:	f013 0f10 	tst.w	r3, #16
2000397c:	f000 81a4 	beq.w	20003cc8 <_vfprintf_r+0x14d0>
20003980:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003982:	9911      	ldr	r1, [sp, #68]	; 0x44
20003984:	f100 0a04 	add.w	sl, r0, #4
20003988:	6803      	ldr	r3, [r0, #0]
2000398a:	6019      	str	r1, [r3, #0]
2000398c:	f7fe bf9c 	b.w	200028c8 <_vfprintf_r+0xd0>
20003990:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003992:	1dc3      	adds	r3, r0, #7
20003994:	f023 0307 	bic.w	r3, r3, #7
20003998:	f103 0108 	add.w	r1, r3, #8
2000399c:	910b      	str	r1, [sp, #44]	; 0x2c
2000399e:	f8d3 8004 	ldr.w	r8, [r3, #4]
200039a2:	f8d3 a000 	ldr.w	sl, [r3]
200039a6:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
200039aa:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
200039ae:	f7ff bb11 	b.w	20002fd4 <_vfprintf_r+0x7dc>
200039b2:	462a      	mov	r2, r5
200039b4:	4645      	mov	r5, r8
200039b6:	4690      	mov	r8, r2
200039b8:	605c      	str	r4, [r3, #4]
200039ba:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200039be:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200039c2:	3201      	adds	r2, #1
200039c4:	f8c3 8000 	str.w	r8, [r3]
200039c8:	1909      	adds	r1, r1, r4
200039ca:	2a07      	cmp	r2, #7
200039cc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200039d0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200039d4:	f300 82ea 	bgt.w	20003fac <_vfprintf_r+0x17b4>
200039d8:	3308      	adds	r3, #8
200039da:	990a      	ldr	r1, [sp, #40]	; 0x28
200039dc:	f011 0f01 	tst.w	r1, #1
200039e0:	f43f a9d1 	beq.w	20002d86 <_vfprintf_r+0x58e>
200039e4:	2201      	movs	r2, #1
200039e6:	605a      	str	r2, [r3, #4]
200039e8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200039ec:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200039f0:	3201      	adds	r2, #1
200039f2:	981d      	ldr	r0, [sp, #116]	; 0x74
200039f4:	3101      	adds	r1, #1
200039f6:	2a07      	cmp	r2, #7
200039f8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200039fc:	6018      	str	r0, [r3, #0]
200039fe:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003a02:	f73f ad5b 	bgt.w	200034bc <_vfprintf_r+0xcc4>
20003a06:	3308      	adds	r3, #8
20003a08:	f7ff b9bd 	b.w	20002d86 <_vfprintf_r+0x58e>
20003a0c:	232d      	movs	r3, #45	; 0x2d
20003a0e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20003a12:	f7ff baf2 	b.w	20002ffa <_vfprintf_r+0x802>
20003a16:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003a1a:	4648      	mov	r0, r9
20003a1c:	4631      	mov	r1, r6
20003a1e:	320c      	adds	r2, #12
20003a20:	f7fe fedc 	bl	200027dc <__sprint_r>
20003a24:	2800      	cmp	r0, #0
20003a26:	f47f a807 	bne.w	20002a38 <_vfprintf_r+0x240>
20003a2a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003a2e:	3304      	adds	r3, #4
20003a30:	e456      	b.n	200032e0 <_vfprintf_r+0xae8>
20003a32:	2301      	movs	r3, #1
20003a34:	6063      	str	r3, [r4, #4]
20003a36:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003a3a:	f248 23fc 	movw	r3, #33532	; 0x82fc
20003a3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a42:	6023      	str	r3, [r4, #0]
20003a44:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003a48:	3201      	adds	r2, #1
20003a4a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003a4e:	3301      	adds	r3, #1
20003a50:	2a07      	cmp	r2, #7
20003a52:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003a56:	bfd8      	it	le
20003a58:	f104 0308 	addle.w	r3, r4, #8
20003a5c:	f300 8187 	bgt.w	20003d6e <_vfprintf_r+0x1576>
20003a60:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20003a64:	b93a      	cbnz	r2, 20003a76 <_vfprintf_r+0x127e>
20003a66:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20003a68:	b92a      	cbnz	r2, 20003a76 <_vfprintf_r+0x127e>
20003a6a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003a6e:	f01c 0f01 	tst.w	ip, #1
20003a72:	f43f a988 	beq.w	20002d86 <_vfprintf_r+0x58e>
20003a76:	2201      	movs	r2, #1
20003a78:	605a      	str	r2, [r3, #4]
20003a7a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003a7e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003a82:	3201      	adds	r2, #1
20003a84:	981d      	ldr	r0, [sp, #116]	; 0x74
20003a86:	3101      	adds	r1, #1
20003a88:	2a07      	cmp	r2, #7
20003a8a:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003a8e:	6018      	str	r0, [r3, #0]
20003a90:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003a94:	f300 8179 	bgt.w	20003d8a <_vfprintf_r+0x1592>
20003a98:	3308      	adds	r3, #8
20003a9a:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20003a9e:	427f      	negs	r7, r7
20003aa0:	2f00      	cmp	r7, #0
20003aa2:	f340 81b3 	ble.w	20003e0c <_vfprintf_r+0x1614>
20003aa6:	2f10      	cmp	r7, #16
20003aa8:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 200040fc <_vfprintf_r+0x1904>
20003aac:	f340 81d2 	ble.w	20003e54 <_vfprintf_r+0x165c>
20003ab0:	4642      	mov	r2, r8
20003ab2:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20003ab6:	46a8      	mov	r8, r5
20003ab8:	2410      	movs	r4, #16
20003aba:	f10a 0a0c 	add.w	sl, sl, #12
20003abe:	4615      	mov	r5, r2
20003ac0:	e003      	b.n	20003aca <_vfprintf_r+0x12d2>
20003ac2:	3f10      	subs	r7, #16
20003ac4:	2f10      	cmp	r7, #16
20003ac6:	f340 81c2 	ble.w	20003e4e <_vfprintf_r+0x1656>
20003aca:	605c      	str	r4, [r3, #4]
20003acc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003ad0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003ad4:	3201      	adds	r2, #1
20003ad6:	601d      	str	r5, [r3, #0]
20003ad8:	3110      	adds	r1, #16
20003ada:	2a07      	cmp	r2, #7
20003adc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003ae0:	f103 0308 	add.w	r3, r3, #8
20003ae4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003ae8:	ddeb      	ble.n	20003ac2 <_vfprintf_r+0x12ca>
20003aea:	4648      	mov	r0, r9
20003aec:	4631      	mov	r1, r6
20003aee:	4652      	mov	r2, sl
20003af0:	f7fe fe74 	bl	200027dc <__sprint_r>
20003af4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003af8:	3304      	adds	r3, #4
20003afa:	2800      	cmp	r0, #0
20003afc:	d0e1      	beq.n	20003ac2 <_vfprintf_r+0x12ca>
20003afe:	f7fe bf9b 	b.w	20002a38 <_vfprintf_r+0x240>
20003b02:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003b04:	1c6b      	adds	r3, r5, #1
20003b06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003b08:	f042 0220 	orr.w	r2, r2, #32
20003b0c:	920a      	str	r2, [sp, #40]	; 0x28
20003b0e:	786a      	ldrb	r2, [r5, #1]
20003b10:	910b      	str	r1, [sp, #44]	; 0x2c
20003b12:	f7fe bf1c 	b.w	2000294e <_vfprintf_r+0x156>
20003b16:	4650      	mov	r0, sl
20003b18:	4641      	mov	r1, r8
20003b1a:	f002 fff1 	bl	20006b00 <__isnand>
20003b1e:	2800      	cmp	r0, #0
20003b20:	f040 80ff 	bne.w	20003d22 <_vfprintf_r+0x152a>
20003b24:	f1b7 3fff 	cmp.w	r7, #4294967295
20003b28:	f000 8251 	beq.w	20003fce <_vfprintf_r+0x17d6>
20003b2c:	9816      	ldr	r0, [sp, #88]	; 0x58
20003b2e:	2867      	cmp	r0, #103	; 0x67
20003b30:	bf14      	ite	ne
20003b32:	2300      	movne	r3, #0
20003b34:	2301      	moveq	r3, #1
20003b36:	2847      	cmp	r0, #71	; 0x47
20003b38:	bf08      	it	eq
20003b3a:	f043 0301 	orreq.w	r3, r3, #1
20003b3e:	b113      	cbz	r3, 20003b46 <_vfprintf_r+0x134e>
20003b40:	2f00      	cmp	r7, #0
20003b42:	bf08      	it	eq
20003b44:	2701      	moveq	r7, #1
20003b46:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20003b4a:	4643      	mov	r3, r8
20003b4c:	4652      	mov	r2, sl
20003b4e:	990a      	ldr	r1, [sp, #40]	; 0x28
20003b50:	e9c0 2300 	strd	r2, r3, [r0]
20003b54:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20003b58:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20003b5c:	910a      	str	r1, [sp, #40]	; 0x28
20003b5e:	2b00      	cmp	r3, #0
20003b60:	f2c0 8264 	blt.w	2000402c <_vfprintf_r+0x1834>
20003b64:	2100      	movs	r1, #0
20003b66:	9117      	str	r1, [sp, #92]	; 0x5c
20003b68:	9816      	ldr	r0, [sp, #88]	; 0x58
20003b6a:	2866      	cmp	r0, #102	; 0x66
20003b6c:	bf14      	ite	ne
20003b6e:	2300      	movne	r3, #0
20003b70:	2301      	moveq	r3, #1
20003b72:	2846      	cmp	r0, #70	; 0x46
20003b74:	bf08      	it	eq
20003b76:	f043 0301 	orreq.w	r3, r3, #1
20003b7a:	9310      	str	r3, [sp, #64]	; 0x40
20003b7c:	2b00      	cmp	r3, #0
20003b7e:	f000 81d1 	beq.w	20003f24 <_vfprintf_r+0x172c>
20003b82:	46bc      	mov	ip, r7
20003b84:	2303      	movs	r3, #3
20003b86:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20003b8a:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20003b8e:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20003b92:	4648      	mov	r0, r9
20003b94:	9300      	str	r3, [sp, #0]
20003b96:	9102      	str	r1, [sp, #8]
20003b98:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20003b9c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20003ba0:	310c      	adds	r1, #12
20003ba2:	f8cd c004 	str.w	ip, [sp, #4]
20003ba6:	9103      	str	r1, [sp, #12]
20003ba8:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20003bac:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20003bb0:	9104      	str	r1, [sp, #16]
20003bb2:	f000 fbc5 	bl	20004340 <_dtoa_r>
20003bb6:	9a16      	ldr	r2, [sp, #88]	; 0x58
20003bb8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20003bbc:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20003bc0:	bf18      	it	ne
20003bc2:	2301      	movne	r3, #1
20003bc4:	2a47      	cmp	r2, #71	; 0x47
20003bc6:	bf0c      	ite	eq
20003bc8:	2300      	moveq	r3, #0
20003bca:	f003 0301 	andne.w	r3, r3, #1
20003bce:	9013      	str	r0, [sp, #76]	; 0x4c
20003bd0:	b933      	cbnz	r3, 20003be0 <_vfprintf_r+0x13e8>
20003bd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003bd4:	f013 0f01 	tst.w	r3, #1
20003bd8:	bf08      	it	eq
20003bda:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20003bde:	d016      	beq.n	20003c0e <_vfprintf_r+0x1416>
20003be0:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003be2:	9910      	ldr	r1, [sp, #64]	; 0x40
20003be4:	eb00 0b0c 	add.w	fp, r0, ip
20003be8:	b131      	cbz	r1, 20003bf8 <_vfprintf_r+0x1400>
20003bea:	7803      	ldrb	r3, [r0, #0]
20003bec:	2b30      	cmp	r3, #48	; 0x30
20003bee:	f000 80da 	beq.w	20003da6 <_vfprintf_r+0x15ae>
20003bf2:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20003bf6:	449b      	add	fp, r3
20003bf8:	4650      	mov	r0, sl
20003bfa:	2200      	movs	r2, #0
20003bfc:	2300      	movs	r3, #0
20003bfe:	4641      	mov	r1, r8
20003c00:	f003 ff20 	bl	20007a44 <__aeabi_dcmpeq>
20003c04:	2800      	cmp	r0, #0
20003c06:	f000 81c2 	beq.w	20003f8e <_vfprintf_r+0x1796>
20003c0a:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20003c0e:	9a16      	ldr	r2, [sp, #88]	; 0x58
20003c10:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003c12:	2a67      	cmp	r2, #103	; 0x67
20003c14:	bf14      	ite	ne
20003c16:	2300      	movne	r3, #0
20003c18:	2301      	moveq	r3, #1
20003c1a:	2a47      	cmp	r2, #71	; 0x47
20003c1c:	bf08      	it	eq
20003c1e:	f043 0301 	orreq.w	r3, r3, #1
20003c22:	ebc0 000b 	rsb	r0, r0, fp
20003c26:	901a      	str	r0, [sp, #104]	; 0x68
20003c28:	2b00      	cmp	r3, #0
20003c2a:	f000 818a 	beq.w	20003f42 <_vfprintf_r+0x174a>
20003c2e:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20003c32:	f111 0f03 	cmn.w	r1, #3
20003c36:	9110      	str	r1, [sp, #64]	; 0x40
20003c38:	db02      	blt.n	20003c40 <_vfprintf_r+0x1448>
20003c3a:	428f      	cmp	r7, r1
20003c3c:	f280 818c 	bge.w	20003f58 <_vfprintf_r+0x1760>
20003c40:	9a16      	ldr	r2, [sp, #88]	; 0x58
20003c42:	3a02      	subs	r2, #2
20003c44:	9216      	str	r2, [sp, #88]	; 0x58
20003c46:	9910      	ldr	r1, [sp, #64]	; 0x40
20003c48:	9a16      	ldr	r2, [sp, #88]	; 0x58
20003c4a:	1e4b      	subs	r3, r1, #1
20003c4c:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20003c50:	2b00      	cmp	r3, #0
20003c52:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20003c56:	f2c0 8234 	blt.w	200040c2 <_vfprintf_r+0x18ca>
20003c5a:	222b      	movs	r2, #43	; 0x2b
20003c5c:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20003c60:	2b09      	cmp	r3, #9
20003c62:	f300 81b6 	bgt.w	20003fd2 <_vfprintf_r+0x17da>
20003c66:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20003c6a:	3330      	adds	r3, #48	; 0x30
20003c6c:	3204      	adds	r2, #4
20003c6e:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20003c72:	2330      	movs	r3, #48	; 0x30
20003c74:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
20003c78:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20003c7c:	981a      	ldr	r0, [sp, #104]	; 0x68
20003c7e:	991a      	ldr	r1, [sp, #104]	; 0x68
20003c80:	1ad3      	subs	r3, r2, r3
20003c82:	1818      	adds	r0, r3, r0
20003c84:	931c      	str	r3, [sp, #112]	; 0x70
20003c86:	2901      	cmp	r1, #1
20003c88:	9010      	str	r0, [sp, #64]	; 0x40
20003c8a:	f340 8210 	ble.w	200040ae <_vfprintf_r+0x18b6>
20003c8e:	9810      	ldr	r0, [sp, #64]	; 0x40
20003c90:	3001      	adds	r0, #1
20003c92:	9010      	str	r0, [sp, #64]	; 0x40
20003c94:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20003c98:	910c      	str	r1, [sp, #48]	; 0x30
20003c9a:	9817      	ldr	r0, [sp, #92]	; 0x5c
20003c9c:	2800      	cmp	r0, #0
20003c9e:	f000 816e 	beq.w	20003f7e <_vfprintf_r+0x1786>
20003ca2:	232d      	movs	r3, #45	; 0x2d
20003ca4:	2100      	movs	r1, #0
20003ca6:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20003caa:	9117      	str	r1, [sp, #92]	; 0x5c
20003cac:	f7fe bf74 	b.w	20002b98 <_vfprintf_r+0x3a0>
20003cb0:	9a10      	ldr	r2, [sp, #64]	; 0x40
20003cb2:	f04f 0c00 	mov.w	ip, #0
20003cb6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003cba:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20003cbe:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20003cc2:	920c      	str	r2, [sp, #48]	; 0x30
20003cc4:	f7fe bf67 	b.w	20002b96 <_vfprintf_r+0x39e>
20003cc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003cca:	f012 0f40 	tst.w	r2, #64	; 0x40
20003cce:	bf17      	itett	ne
20003cd0:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20003cd2:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20003cd4:	9911      	ldrne	r1, [sp, #68]	; 0x44
20003cd6:	f100 0a04 	addne.w	sl, r0, #4
20003cda:	bf11      	iteee	ne
20003cdc:	6803      	ldrne	r3, [r0, #0]
20003cde:	f102 0a04 	addeq.w	sl, r2, #4
20003ce2:	6813      	ldreq	r3, [r2, #0]
20003ce4:	9811      	ldreq	r0, [sp, #68]	; 0x44
20003ce6:	bf14      	ite	ne
20003ce8:	8019      	strhne	r1, [r3, #0]
20003cea:	6018      	streq	r0, [r3, #0]
20003cec:	f7fe bdec 	b.w	200028c8 <_vfprintf_r+0xd0>
20003cf0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003cf2:	1d13      	adds	r3, r2, #4
20003cf4:	930b      	str	r3, [sp, #44]	; 0x2c
20003cf6:	6811      	ldr	r1, [r2, #0]
20003cf8:	2301      	movs	r3, #1
20003cfa:	1e0a      	subs	r2, r1, #0
20003cfc:	bf18      	it	ne
20003cfe:	2201      	movne	r2, #1
20003d00:	468a      	mov	sl, r1
20003d02:	f04f 0b00 	mov.w	fp, #0
20003d06:	f7fe bf09 	b.w	20002b1c <_vfprintf_r+0x324>
20003d0a:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003d0c:	1d02      	adds	r2, r0, #4
20003d0e:	920b      	str	r2, [sp, #44]	; 0x2c
20003d10:	6801      	ldr	r1, [r0, #0]
20003d12:	1e0a      	subs	r2, r1, #0
20003d14:	bf18      	it	ne
20003d16:	2201      	movne	r2, #1
20003d18:	468a      	mov	sl, r1
20003d1a:	f04f 0b00 	mov.w	fp, #0
20003d1e:	f7fe befd 	b.w	20002b1c <_vfprintf_r+0x324>
20003d22:	f248 22dc 	movw	r2, #33500	; 0x82dc
20003d26:	f248 23d8 	movw	r3, #33496	; 0x82d8
20003d2a:	9916      	ldr	r1, [sp, #88]	; 0x58
20003d2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d30:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003d34:	2003      	movs	r0, #3
20003d36:	2947      	cmp	r1, #71	; 0x47
20003d38:	bfd8      	it	le
20003d3a:	461a      	movle	r2, r3
20003d3c:	9213      	str	r2, [sp, #76]	; 0x4c
20003d3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003d40:	900c      	str	r0, [sp, #48]	; 0x30
20003d42:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20003d46:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20003d4a:	920a      	str	r2, [sp, #40]	; 0x28
20003d4c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003d50:	9010      	str	r0, [sp, #64]	; 0x40
20003d52:	f7fe bf20 	b.w	20002b96 <_vfprintf_r+0x39e>
20003d56:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003d5a:	4648      	mov	r0, r9
20003d5c:	4631      	mov	r1, r6
20003d5e:	320c      	adds	r2, #12
20003d60:	f7fe fd3c 	bl	200027dc <__sprint_r>
20003d64:	2800      	cmp	r0, #0
20003d66:	f47e ae67 	bne.w	20002a38 <_vfprintf_r+0x240>
20003d6a:	f7fe be62 	b.w	20002a32 <_vfprintf_r+0x23a>
20003d6e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003d72:	4648      	mov	r0, r9
20003d74:	4631      	mov	r1, r6
20003d76:	320c      	adds	r2, #12
20003d78:	f7fe fd30 	bl	200027dc <__sprint_r>
20003d7c:	2800      	cmp	r0, #0
20003d7e:	f47e ae5b 	bne.w	20002a38 <_vfprintf_r+0x240>
20003d82:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003d86:	3304      	adds	r3, #4
20003d88:	e66a      	b.n	20003a60 <_vfprintf_r+0x1268>
20003d8a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003d8e:	4648      	mov	r0, r9
20003d90:	4631      	mov	r1, r6
20003d92:	320c      	adds	r2, #12
20003d94:	f7fe fd22 	bl	200027dc <__sprint_r>
20003d98:	2800      	cmp	r0, #0
20003d9a:	f47e ae4d 	bne.w	20002a38 <_vfprintf_r+0x240>
20003d9e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003da2:	3304      	adds	r3, #4
20003da4:	e679      	b.n	20003a9a <_vfprintf_r+0x12a2>
20003da6:	4650      	mov	r0, sl
20003da8:	2200      	movs	r2, #0
20003daa:	2300      	movs	r3, #0
20003dac:	4641      	mov	r1, r8
20003dae:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20003db2:	f003 fe47 	bl	20007a44 <__aeabi_dcmpeq>
20003db6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20003dba:	2800      	cmp	r0, #0
20003dbc:	f47f af19 	bne.w	20003bf2 <_vfprintf_r+0x13fa>
20003dc0:	f1cc 0301 	rsb	r3, ip, #1
20003dc4:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20003dc8:	e715      	b.n	20003bf6 <_vfprintf_r+0x13fe>
20003dca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20003dcc:	4252      	negs	r2, r2
20003dce:	920f      	str	r2, [sp, #60]	; 0x3c
20003dd0:	f7ff b887 	b.w	20002ee2 <_vfprintf_r+0x6ea>
20003dd4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003dd8:	4648      	mov	r0, r9
20003dda:	4631      	mov	r1, r6
20003ddc:	320c      	adds	r2, #12
20003dde:	f7fe fcfd 	bl	200027dc <__sprint_r>
20003de2:	2800      	cmp	r0, #0
20003de4:	f47e ae28 	bne.w	20002a38 <_vfprintf_r+0x240>
20003de8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003dec:	3304      	adds	r3, #4
20003dee:	f7ff ba93 	b.w	20003318 <_vfprintf_r+0xb20>
20003df2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003df6:	4648      	mov	r0, r9
20003df8:	4631      	mov	r1, r6
20003dfa:	320c      	adds	r2, #12
20003dfc:	f7fe fcee 	bl	200027dc <__sprint_r>
20003e00:	2800      	cmp	r0, #0
20003e02:	f47e ae19 	bne.w	20002a38 <_vfprintf_r+0x240>
20003e06:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003e0a:	3304      	adds	r3, #4
20003e0c:	991a      	ldr	r1, [sp, #104]	; 0x68
20003e0e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003e10:	6059      	str	r1, [r3, #4]
20003e12:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003e16:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003e1a:	6018      	str	r0, [r3, #0]
20003e1c:	3201      	adds	r2, #1
20003e1e:	981a      	ldr	r0, [sp, #104]	; 0x68
20003e20:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003e24:	1809      	adds	r1, r1, r0
20003e26:	2a07      	cmp	r2, #7
20003e28:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003e2c:	f73f ab46 	bgt.w	200034bc <_vfprintf_r+0xcc4>
20003e30:	3308      	adds	r3, #8
20003e32:	f7fe bfa8 	b.w	20002d86 <_vfprintf_r+0x58e>
20003e36:	2100      	movs	r1, #0
20003e38:	9117      	str	r1, [sp, #92]	; 0x5c
20003e3a:	f7fe fc9f 	bl	2000277c <strlen>
20003e3e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003e42:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20003e46:	9010      	str	r0, [sp, #64]	; 0x40
20003e48:	920c      	str	r2, [sp, #48]	; 0x30
20003e4a:	f7fe bea4 	b.w	20002b96 <_vfprintf_r+0x39e>
20003e4e:	462a      	mov	r2, r5
20003e50:	4645      	mov	r5, r8
20003e52:	4690      	mov	r8, r2
20003e54:	605f      	str	r7, [r3, #4]
20003e56:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003e5a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003e5e:	3201      	adds	r2, #1
20003e60:	f8c3 8000 	str.w	r8, [r3]
20003e64:	19c9      	adds	r1, r1, r7
20003e66:	2a07      	cmp	r2, #7
20003e68:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003e6c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003e70:	dcbf      	bgt.n	20003df2 <_vfprintf_r+0x15fa>
20003e72:	3308      	adds	r3, #8
20003e74:	e7ca      	b.n	20003e0c <_vfprintf_r+0x1614>
20003e76:	9a18      	ldr	r2, [sp, #96]	; 0x60
20003e78:	9913      	ldr	r1, [sp, #76]	; 0x4c
20003e7a:	1a51      	subs	r1, r2, r1
20003e7c:	9110      	str	r1, [sp, #64]	; 0x40
20003e7e:	f7fe be82 	b.w	20002b86 <_vfprintf_r+0x38e>
20003e82:	4648      	mov	r0, r9
20003e84:	4631      	mov	r1, r6
20003e86:	f000 f949 	bl	2000411c <__swsetup_r>
20003e8a:	2800      	cmp	r0, #0
20003e8c:	f47e add8 	bne.w	20002a40 <_vfprintf_r+0x248>
20003e90:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20003e94:	fa1f f38c 	uxth.w	r3, ip
20003e98:	f7fe bcf6 	b.w	20002888 <_vfprintf_r+0x90>
20003e9c:	2f06      	cmp	r7, #6
20003e9e:	bf28      	it	cs
20003ea0:	2706      	movcs	r7, #6
20003ea2:	f248 21f4 	movw	r1, #33524	; 0x82f4
20003ea6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003eaa:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20003eae:	9710      	str	r7, [sp, #64]	; 0x40
20003eb0:	9113      	str	r1, [sp, #76]	; 0x4c
20003eb2:	920c      	str	r2, [sp, #48]	; 0x30
20003eb4:	f7fe bfe8 	b.w	20002e88 <_vfprintf_r+0x690>
20003eb8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003ebc:	4648      	mov	r0, r9
20003ebe:	4631      	mov	r1, r6
20003ec0:	320c      	adds	r2, #12
20003ec2:	f7fe fc8b 	bl	200027dc <__sprint_r>
20003ec6:	2800      	cmp	r0, #0
20003ec8:	f47e adb6 	bne.w	20002a38 <_vfprintf_r+0x240>
20003ecc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003ed0:	3304      	adds	r3, #4
20003ed2:	f7ff bbc8 	b.w	20003666 <_vfprintf_r+0xe6e>
20003ed6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003eda:	4648      	mov	r0, r9
20003edc:	4631      	mov	r1, r6
20003ede:	320c      	adds	r2, #12
20003ee0:	f7fe fc7c 	bl	200027dc <__sprint_r>
20003ee4:	2800      	cmp	r0, #0
20003ee6:	f47e ada7 	bne.w	20002a38 <_vfprintf_r+0x240>
20003eea:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003eee:	3304      	adds	r3, #4
20003ef0:	f7ff bace 	b.w	20003490 <_vfprintf_r+0xc98>
20003ef4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003ef8:	4648      	mov	r0, r9
20003efa:	4631      	mov	r1, r6
20003efc:	320c      	adds	r2, #12
20003efe:	f7fe fc6d 	bl	200027dc <__sprint_r>
20003f02:	2800      	cmp	r0, #0
20003f04:	f47e ad98 	bne.w	20002a38 <_vfprintf_r+0x240>
20003f08:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003f0c:	3404      	adds	r4, #4
20003f0e:	f7ff baa9 	b.w	20003464 <_vfprintf_r+0xc6c>
20003f12:	9710      	str	r7, [sp, #64]	; 0x40
20003f14:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20003f18:	9017      	str	r0, [sp, #92]	; 0x5c
20003f1a:	970c      	str	r7, [sp, #48]	; 0x30
20003f1c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003f20:	f7fe be39 	b.w	20002b96 <_vfprintf_r+0x39e>
20003f24:	9916      	ldr	r1, [sp, #88]	; 0x58
20003f26:	2965      	cmp	r1, #101	; 0x65
20003f28:	bf14      	ite	ne
20003f2a:	2300      	movne	r3, #0
20003f2c:	2301      	moveq	r3, #1
20003f2e:	2945      	cmp	r1, #69	; 0x45
20003f30:	bf08      	it	eq
20003f32:	f043 0301 	orreq.w	r3, r3, #1
20003f36:	2b00      	cmp	r3, #0
20003f38:	d046      	beq.n	20003fc8 <_vfprintf_r+0x17d0>
20003f3a:	f107 0c01 	add.w	ip, r7, #1
20003f3e:	2302      	movs	r3, #2
20003f40:	e621      	b.n	20003b86 <_vfprintf_r+0x138e>
20003f42:	9b16      	ldr	r3, [sp, #88]	; 0x58
20003f44:	2b65      	cmp	r3, #101	; 0x65
20003f46:	dd76      	ble.n	20004036 <_vfprintf_r+0x183e>
20003f48:	9a16      	ldr	r2, [sp, #88]	; 0x58
20003f4a:	2a66      	cmp	r2, #102	; 0x66
20003f4c:	bf1c      	itt	ne
20003f4e:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20003f52:	9310      	strne	r3, [sp, #64]	; 0x40
20003f54:	f000 8083 	beq.w	2000405e <_vfprintf_r+0x1866>
20003f58:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20003f5a:	9810      	ldr	r0, [sp, #64]	; 0x40
20003f5c:	4283      	cmp	r3, r0
20003f5e:	dc6e      	bgt.n	2000403e <_vfprintf_r+0x1846>
20003f60:	990a      	ldr	r1, [sp, #40]	; 0x28
20003f62:	f011 0f01 	tst.w	r1, #1
20003f66:	f040 808e 	bne.w	20004086 <_vfprintf_r+0x188e>
20003f6a:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20003f6e:	2367      	movs	r3, #103	; 0x67
20003f70:	920c      	str	r2, [sp, #48]	; 0x30
20003f72:	9316      	str	r3, [sp, #88]	; 0x58
20003f74:	e691      	b.n	20003c9a <_vfprintf_r+0x14a2>
20003f76:	2700      	movs	r7, #0
20003f78:	461d      	mov	r5, r3
20003f7a:	f7fe bce9 	b.w	20002950 <_vfprintf_r+0x158>
20003f7e:	9910      	ldr	r1, [sp, #64]	; 0x40
20003f80:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003f84:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20003f88:	910c      	str	r1, [sp, #48]	; 0x30
20003f8a:	f7fe be04 	b.w	20002b96 <_vfprintf_r+0x39e>
20003f8e:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20003f92:	459b      	cmp	fp, r3
20003f94:	bf98      	it	ls
20003f96:	469b      	movls	fp, r3
20003f98:	f67f ae39 	bls.w	20003c0e <_vfprintf_r+0x1416>
20003f9c:	2230      	movs	r2, #48	; 0x30
20003f9e:	f803 2b01 	strb.w	r2, [r3], #1
20003fa2:	459b      	cmp	fp, r3
20003fa4:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20003fa8:	d8f9      	bhi.n	20003f9e <_vfprintf_r+0x17a6>
20003faa:	e630      	b.n	20003c0e <_vfprintf_r+0x1416>
20003fac:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003fb0:	4648      	mov	r0, r9
20003fb2:	4631      	mov	r1, r6
20003fb4:	320c      	adds	r2, #12
20003fb6:	f7fe fc11 	bl	200027dc <__sprint_r>
20003fba:	2800      	cmp	r0, #0
20003fbc:	f47e ad3c 	bne.w	20002a38 <_vfprintf_r+0x240>
20003fc0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003fc4:	3304      	adds	r3, #4
20003fc6:	e508      	b.n	200039da <_vfprintf_r+0x11e2>
20003fc8:	46bc      	mov	ip, r7
20003fca:	3302      	adds	r3, #2
20003fcc:	e5db      	b.n	20003b86 <_vfprintf_r+0x138e>
20003fce:	3707      	adds	r7, #7
20003fd0:	e5b9      	b.n	20003b46 <_vfprintf_r+0x134e>
20003fd2:	f246 6c67 	movw	ip, #26215	; 0x6667
20003fd6:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
20003fda:	3103      	adds	r1, #3
20003fdc:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20003fe0:	fb8c 2003 	smull	r2, r0, ip, r3
20003fe4:	17da      	asrs	r2, r3, #31
20003fe6:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
20003fea:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20003fee:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20003ff2:	4613      	mov	r3, r2
20003ff4:	3030      	adds	r0, #48	; 0x30
20003ff6:	2a09      	cmp	r2, #9
20003ff8:	f801 0d01 	strb.w	r0, [r1, #-1]!
20003ffc:	dcf0      	bgt.n	20003fe0 <_vfprintf_r+0x17e8>
20003ffe:	3330      	adds	r3, #48	; 0x30
20004000:	1e48      	subs	r0, r1, #1
20004002:	b2da      	uxtb	r2, r3
20004004:	f801 2c01 	strb.w	r2, [r1, #-1]
20004008:	9b07      	ldr	r3, [sp, #28]
2000400a:	4283      	cmp	r3, r0
2000400c:	d96a      	bls.n	200040e4 <_vfprintf_r+0x18ec>
2000400e:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20004012:	3303      	adds	r3, #3
20004014:	e001      	b.n	2000401a <_vfprintf_r+0x1822>
20004016:	f811 2b01 	ldrb.w	r2, [r1], #1
2000401a:	f803 2c01 	strb.w	r2, [r3, #-1]
2000401e:	461a      	mov	r2, r3
20004020:	f8dd c01c 	ldr.w	ip, [sp, #28]
20004024:	3301      	adds	r3, #1
20004026:	458c      	cmp	ip, r1
20004028:	d8f5      	bhi.n	20004016 <_vfprintf_r+0x181e>
2000402a:	e625      	b.n	20003c78 <_vfprintf_r+0x1480>
2000402c:	222d      	movs	r2, #45	; 0x2d
2000402e:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20004032:	9217      	str	r2, [sp, #92]	; 0x5c
20004034:	e598      	b.n	20003b68 <_vfprintf_r+0x1370>
20004036:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
2000403a:	9010      	str	r0, [sp, #64]	; 0x40
2000403c:	e603      	b.n	20003c46 <_vfprintf_r+0x144e>
2000403e:	9b10      	ldr	r3, [sp, #64]	; 0x40
20004040:	991a      	ldr	r1, [sp, #104]	; 0x68
20004042:	2b00      	cmp	r3, #0
20004044:	bfda      	itte	le
20004046:	9810      	ldrle	r0, [sp, #64]	; 0x40
20004048:	f1c0 0302 	rsble	r3, r0, #2
2000404c:	2301      	movgt	r3, #1
2000404e:	185b      	adds	r3, r3, r1
20004050:	2267      	movs	r2, #103	; 0x67
20004052:	9310      	str	r3, [sp, #64]	; 0x40
20004054:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20004058:	9216      	str	r2, [sp, #88]	; 0x58
2000405a:	930c      	str	r3, [sp, #48]	; 0x30
2000405c:	e61d      	b.n	20003c9a <_vfprintf_r+0x14a2>
2000405e:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20004062:	2800      	cmp	r0, #0
20004064:	9010      	str	r0, [sp, #64]	; 0x40
20004066:	dd31      	ble.n	200040cc <_vfprintf_r+0x18d4>
20004068:	b91f      	cbnz	r7, 20004072 <_vfprintf_r+0x187a>
2000406a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000406c:	f011 0f01 	tst.w	r1, #1
20004070:	d00e      	beq.n	20004090 <_vfprintf_r+0x1898>
20004072:	9810      	ldr	r0, [sp, #64]	; 0x40
20004074:	2166      	movs	r1, #102	; 0x66
20004076:	9116      	str	r1, [sp, #88]	; 0x58
20004078:	1c43      	adds	r3, r0, #1
2000407a:	19db      	adds	r3, r3, r7
2000407c:	9310      	str	r3, [sp, #64]	; 0x40
2000407e:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20004082:	920c      	str	r2, [sp, #48]	; 0x30
20004084:	e609      	b.n	20003c9a <_vfprintf_r+0x14a2>
20004086:	9810      	ldr	r0, [sp, #64]	; 0x40
20004088:	2167      	movs	r1, #103	; 0x67
2000408a:	9116      	str	r1, [sp, #88]	; 0x58
2000408c:	3001      	adds	r0, #1
2000408e:	9010      	str	r0, [sp, #64]	; 0x40
20004090:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20004094:	920c      	str	r2, [sp, #48]	; 0x30
20004096:	e600      	b.n	20003c9a <_vfprintf_r+0x14a2>
20004098:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000409a:	781a      	ldrb	r2, [r3, #0]
2000409c:	680f      	ldr	r7, [r1, #0]
2000409e:	3104      	adds	r1, #4
200040a0:	910b      	str	r1, [sp, #44]	; 0x2c
200040a2:	2f00      	cmp	r7, #0
200040a4:	bfb8      	it	lt
200040a6:	f04f 37ff 	movlt.w	r7, #4294967295
200040aa:	f7fe bc50 	b.w	2000294e <_vfprintf_r+0x156>
200040ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200040b0:	f012 0f01 	tst.w	r2, #1
200040b4:	bf04      	itt	eq
200040b6:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
200040ba:	930c      	streq	r3, [sp, #48]	; 0x30
200040bc:	f43f aded 	beq.w	20003c9a <_vfprintf_r+0x14a2>
200040c0:	e5e5      	b.n	20003c8e <_vfprintf_r+0x1496>
200040c2:	222d      	movs	r2, #45	; 0x2d
200040c4:	425b      	negs	r3, r3
200040c6:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200040ca:	e5c9      	b.n	20003c60 <_vfprintf_r+0x1468>
200040cc:	b977      	cbnz	r7, 200040ec <_vfprintf_r+0x18f4>
200040ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200040d0:	f013 0f01 	tst.w	r3, #1
200040d4:	d10a      	bne.n	200040ec <_vfprintf_r+0x18f4>
200040d6:	f04f 0c01 	mov.w	ip, #1
200040da:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200040de:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200040e2:	e5da      	b.n	20003c9a <_vfprintf_r+0x14a2>
200040e4:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200040e8:	3202      	adds	r2, #2
200040ea:	e5c5      	b.n	20003c78 <_vfprintf_r+0x1480>
200040ec:	3702      	adds	r7, #2
200040ee:	2166      	movs	r1, #102	; 0x66
200040f0:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
200040f4:	9710      	str	r7, [sp, #64]	; 0x40
200040f6:	9116      	str	r1, [sp, #88]	; 0x58
200040f8:	920c      	str	r2, [sp, #48]	; 0x30
200040fa:	e5ce      	b.n	20003c9a <_vfprintf_r+0x14a2>
200040fc:	200082ac 	.word	0x200082ac

20004100 <vfprintf>:
20004100:	b410      	push	{r4}
20004102:	f248 5424 	movw	r4, #34084	; 0x8524
20004106:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000410a:	468c      	mov	ip, r1
2000410c:	4613      	mov	r3, r2
2000410e:	4601      	mov	r1, r0
20004110:	4662      	mov	r2, ip
20004112:	6820      	ldr	r0, [r4, #0]
20004114:	bc10      	pop	{r4}
20004116:	f7fe bb6f 	b.w	200027f8 <_vfprintf_r>
2000411a:	bf00      	nop

2000411c <__swsetup_r>:
2000411c:	b570      	push	{r4, r5, r6, lr}
2000411e:	f248 5524 	movw	r5, #34084	; 0x8524
20004122:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004126:	4606      	mov	r6, r0
20004128:	460c      	mov	r4, r1
2000412a:	6828      	ldr	r0, [r5, #0]
2000412c:	b110      	cbz	r0, 20004134 <__swsetup_r+0x18>
2000412e:	6983      	ldr	r3, [r0, #24]
20004130:	2b00      	cmp	r3, #0
20004132:	d036      	beq.n	200041a2 <__swsetup_r+0x86>
20004134:	f248 3310 	movw	r3, #33552	; 0x8310
20004138:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000413c:	429c      	cmp	r4, r3
2000413e:	d038      	beq.n	200041b2 <__swsetup_r+0x96>
20004140:	f248 3330 	movw	r3, #33584	; 0x8330
20004144:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004148:	429c      	cmp	r4, r3
2000414a:	d041      	beq.n	200041d0 <__swsetup_r+0xb4>
2000414c:	f248 3350 	movw	r3, #33616	; 0x8350
20004150:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004154:	429c      	cmp	r4, r3
20004156:	bf04      	itt	eq
20004158:	682b      	ldreq	r3, [r5, #0]
2000415a:	68dc      	ldreq	r4, [r3, #12]
2000415c:	89a2      	ldrh	r2, [r4, #12]
2000415e:	4611      	mov	r1, r2
20004160:	b293      	uxth	r3, r2
20004162:	f013 0f08 	tst.w	r3, #8
20004166:	4618      	mov	r0, r3
20004168:	bf18      	it	ne
2000416a:	6922      	ldrne	r2, [r4, #16]
2000416c:	d033      	beq.n	200041d6 <__swsetup_r+0xba>
2000416e:	b31a      	cbz	r2, 200041b8 <__swsetup_r+0x9c>
20004170:	f013 0101 	ands.w	r1, r3, #1
20004174:	d007      	beq.n	20004186 <__swsetup_r+0x6a>
20004176:	6963      	ldr	r3, [r4, #20]
20004178:	2100      	movs	r1, #0
2000417a:	60a1      	str	r1, [r4, #8]
2000417c:	425b      	negs	r3, r3
2000417e:	61a3      	str	r3, [r4, #24]
20004180:	b142      	cbz	r2, 20004194 <__swsetup_r+0x78>
20004182:	2000      	movs	r0, #0
20004184:	bd70      	pop	{r4, r5, r6, pc}
20004186:	f013 0f02 	tst.w	r3, #2
2000418a:	bf08      	it	eq
2000418c:	6961      	ldreq	r1, [r4, #20]
2000418e:	60a1      	str	r1, [r4, #8]
20004190:	2a00      	cmp	r2, #0
20004192:	d1f6      	bne.n	20004182 <__swsetup_r+0x66>
20004194:	89a3      	ldrh	r3, [r4, #12]
20004196:	f013 0f80 	tst.w	r3, #128	; 0x80
2000419a:	d0f2      	beq.n	20004182 <__swsetup_r+0x66>
2000419c:	f04f 30ff 	mov.w	r0, #4294967295
200041a0:	bd70      	pop	{r4, r5, r6, pc}
200041a2:	f001 f989 	bl	200054b8 <__sinit>
200041a6:	f248 3310 	movw	r3, #33552	; 0x8310
200041aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200041ae:	429c      	cmp	r4, r3
200041b0:	d1c6      	bne.n	20004140 <__swsetup_r+0x24>
200041b2:	682b      	ldr	r3, [r5, #0]
200041b4:	685c      	ldr	r4, [r3, #4]
200041b6:	e7d1      	b.n	2000415c <__swsetup_r+0x40>
200041b8:	f403 7120 	and.w	r1, r3, #640	; 0x280
200041bc:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
200041c0:	d0d6      	beq.n	20004170 <__swsetup_r+0x54>
200041c2:	4630      	mov	r0, r6
200041c4:	4621      	mov	r1, r4
200041c6:	f001 fcff 	bl	20005bc8 <__smakebuf_r>
200041ca:	89a3      	ldrh	r3, [r4, #12]
200041cc:	6922      	ldr	r2, [r4, #16]
200041ce:	e7cf      	b.n	20004170 <__swsetup_r+0x54>
200041d0:	682b      	ldr	r3, [r5, #0]
200041d2:	689c      	ldr	r4, [r3, #8]
200041d4:	e7c2      	b.n	2000415c <__swsetup_r+0x40>
200041d6:	f013 0f10 	tst.w	r3, #16
200041da:	d0df      	beq.n	2000419c <__swsetup_r+0x80>
200041dc:	f013 0f04 	tst.w	r3, #4
200041e0:	bf08      	it	eq
200041e2:	6922      	ldreq	r2, [r4, #16]
200041e4:	d017      	beq.n	20004216 <__swsetup_r+0xfa>
200041e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
200041e8:	b151      	cbz	r1, 20004200 <__swsetup_r+0xe4>
200041ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
200041ee:	4299      	cmp	r1, r3
200041f0:	d003      	beq.n	200041fa <__swsetup_r+0xde>
200041f2:	4630      	mov	r0, r6
200041f4:	f001 f9e4 	bl	200055c0 <_free_r>
200041f8:	89a2      	ldrh	r2, [r4, #12]
200041fa:	b290      	uxth	r0, r2
200041fc:	2300      	movs	r3, #0
200041fe:	6363      	str	r3, [r4, #52]	; 0x34
20004200:	6922      	ldr	r2, [r4, #16]
20004202:	f64f 71db 	movw	r1, #65499	; 0xffdb
20004206:	f2c0 0100 	movt	r1, #0
2000420a:	2300      	movs	r3, #0
2000420c:	ea00 0101 	and.w	r1, r0, r1
20004210:	6063      	str	r3, [r4, #4]
20004212:	81a1      	strh	r1, [r4, #12]
20004214:	6022      	str	r2, [r4, #0]
20004216:	f041 0308 	orr.w	r3, r1, #8
2000421a:	81a3      	strh	r3, [r4, #12]
2000421c:	b29b      	uxth	r3, r3
2000421e:	e7a6      	b.n	2000416e <__swsetup_r+0x52>

20004220 <quorem>:
20004220:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004224:	6903      	ldr	r3, [r0, #16]
20004226:	690e      	ldr	r6, [r1, #16]
20004228:	4682      	mov	sl, r0
2000422a:	4689      	mov	r9, r1
2000422c:	429e      	cmp	r6, r3
2000422e:	f300 8083 	bgt.w	20004338 <quorem+0x118>
20004232:	1cf2      	adds	r2, r6, #3
20004234:	f101 0514 	add.w	r5, r1, #20
20004238:	f100 0414 	add.w	r4, r0, #20
2000423c:	3e01      	subs	r6, #1
2000423e:	0092      	lsls	r2, r2, #2
20004240:	188b      	adds	r3, r1, r2
20004242:	1812      	adds	r2, r2, r0
20004244:	f103 0804 	add.w	r8, r3, #4
20004248:	6859      	ldr	r1, [r3, #4]
2000424a:	6850      	ldr	r0, [r2, #4]
2000424c:	3101      	adds	r1, #1
2000424e:	f002 fe9b 	bl	20006f88 <__aeabi_uidiv>
20004252:	4607      	mov	r7, r0
20004254:	2800      	cmp	r0, #0
20004256:	d039      	beq.n	200042cc <quorem+0xac>
20004258:	2300      	movs	r3, #0
2000425a:	469c      	mov	ip, r3
2000425c:	461a      	mov	r2, r3
2000425e:	58e9      	ldr	r1, [r5, r3]
20004260:	58e0      	ldr	r0, [r4, r3]
20004262:	fa1f fe81 	uxth.w	lr, r1
20004266:	ea4f 4b11 	mov.w	fp, r1, lsr #16
2000426a:	b281      	uxth	r1, r0
2000426c:	fb0e ce07 	mla	lr, lr, r7, ip
20004270:	1851      	adds	r1, r2, r1
20004272:	fb0b fc07 	mul.w	ip, fp, r7
20004276:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
2000427a:	fa1f fe8e 	uxth.w	lr, lr
2000427e:	ebce 0101 	rsb	r1, lr, r1
20004282:	fa1f f28c 	uxth.w	r2, ip
20004286:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000428a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000428e:	fa1f fe81 	uxth.w	lr, r1
20004292:	eb02 4221 	add.w	r2, r2, r1, asr #16
20004296:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
2000429a:	50e1      	str	r1, [r4, r3]
2000429c:	3304      	adds	r3, #4
2000429e:	1412      	asrs	r2, r2, #16
200042a0:	1959      	adds	r1, r3, r5
200042a2:	4588      	cmp	r8, r1
200042a4:	d2db      	bcs.n	2000425e <quorem+0x3e>
200042a6:	1d32      	adds	r2, r6, #4
200042a8:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200042ac:	6859      	ldr	r1, [r3, #4]
200042ae:	b969      	cbnz	r1, 200042cc <quorem+0xac>
200042b0:	429c      	cmp	r4, r3
200042b2:	d209      	bcs.n	200042c8 <quorem+0xa8>
200042b4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200042b8:	b112      	cbz	r2, 200042c0 <quorem+0xa0>
200042ba:	e005      	b.n	200042c8 <quorem+0xa8>
200042bc:	681a      	ldr	r2, [r3, #0]
200042be:	b91a      	cbnz	r2, 200042c8 <quorem+0xa8>
200042c0:	3b04      	subs	r3, #4
200042c2:	3e01      	subs	r6, #1
200042c4:	429c      	cmp	r4, r3
200042c6:	d3f9      	bcc.n	200042bc <quorem+0x9c>
200042c8:	f8ca 6010 	str.w	r6, [sl, #16]
200042cc:	4649      	mov	r1, r9
200042ce:	4650      	mov	r0, sl
200042d0:	f001 fdd0 	bl	20005e74 <__mcmp>
200042d4:	2800      	cmp	r0, #0
200042d6:	db2c      	blt.n	20004332 <quorem+0x112>
200042d8:	2300      	movs	r3, #0
200042da:	3701      	adds	r7, #1
200042dc:	469c      	mov	ip, r3
200042de:	58ea      	ldr	r2, [r5, r3]
200042e0:	58e0      	ldr	r0, [r4, r3]
200042e2:	b291      	uxth	r1, r2
200042e4:	0c12      	lsrs	r2, r2, #16
200042e6:	fa1f f980 	uxth.w	r9, r0
200042ea:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200042ee:	ebc1 0109 	rsb	r1, r1, r9
200042f2:	4461      	add	r1, ip
200042f4:	eb02 4221 	add.w	r2, r2, r1, asr #16
200042f8:	b289      	uxth	r1, r1
200042fa:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
200042fe:	50e1      	str	r1, [r4, r3]
20004300:	3304      	adds	r3, #4
20004302:	ea4f 4c22 	mov.w	ip, r2, asr #16
20004306:	195a      	adds	r2, r3, r5
20004308:	4590      	cmp	r8, r2
2000430a:	d2e8      	bcs.n	200042de <quorem+0xbe>
2000430c:	1d32      	adds	r2, r6, #4
2000430e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20004312:	6859      	ldr	r1, [r3, #4]
20004314:	b969      	cbnz	r1, 20004332 <quorem+0x112>
20004316:	429c      	cmp	r4, r3
20004318:	d209      	bcs.n	2000432e <quorem+0x10e>
2000431a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
2000431e:	b112      	cbz	r2, 20004326 <quorem+0x106>
20004320:	e005      	b.n	2000432e <quorem+0x10e>
20004322:	681a      	ldr	r2, [r3, #0]
20004324:	b91a      	cbnz	r2, 2000432e <quorem+0x10e>
20004326:	3b04      	subs	r3, #4
20004328:	3e01      	subs	r6, #1
2000432a:	429c      	cmp	r4, r3
2000432c:	d3f9      	bcc.n	20004322 <quorem+0x102>
2000432e:	f8ca 6010 	str.w	r6, [sl, #16]
20004332:	4638      	mov	r0, r7
20004334:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004338:	2000      	movs	r0, #0
2000433a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000433e:	bf00      	nop

20004340 <_dtoa_r>:
20004340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004344:	6a46      	ldr	r6, [r0, #36]	; 0x24
20004346:	b0a1      	sub	sp, #132	; 0x84
20004348:	4604      	mov	r4, r0
2000434a:	4690      	mov	r8, r2
2000434c:	4699      	mov	r9, r3
2000434e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20004350:	2e00      	cmp	r6, #0
20004352:	f000 8423 	beq.w	20004b9c <_dtoa_r+0x85c>
20004356:	6832      	ldr	r2, [r6, #0]
20004358:	b182      	cbz	r2, 2000437c <_dtoa_r+0x3c>
2000435a:	6a61      	ldr	r1, [r4, #36]	; 0x24
2000435c:	f04f 0c01 	mov.w	ip, #1
20004360:	6876      	ldr	r6, [r6, #4]
20004362:	4620      	mov	r0, r4
20004364:	680b      	ldr	r3, [r1, #0]
20004366:	6056      	str	r6, [r2, #4]
20004368:	684a      	ldr	r2, [r1, #4]
2000436a:	4619      	mov	r1, r3
2000436c:	fa0c f202 	lsl.w	r2, ip, r2
20004370:	609a      	str	r2, [r3, #8]
20004372:	f001 feb9 	bl	200060e8 <_Bfree>
20004376:	6a63      	ldr	r3, [r4, #36]	; 0x24
20004378:	2200      	movs	r2, #0
2000437a:	601a      	str	r2, [r3, #0]
2000437c:	f1b9 0600 	subs.w	r6, r9, #0
20004380:	db38      	blt.n	200043f4 <_dtoa_r+0xb4>
20004382:	2300      	movs	r3, #0
20004384:	602b      	str	r3, [r5, #0]
20004386:	f240 0300 	movw	r3, #0
2000438a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
2000438e:	461a      	mov	r2, r3
20004390:	ea06 0303 	and.w	r3, r6, r3
20004394:	4293      	cmp	r3, r2
20004396:	d017      	beq.n	200043c8 <_dtoa_r+0x88>
20004398:	2200      	movs	r2, #0
2000439a:	2300      	movs	r3, #0
2000439c:	4640      	mov	r0, r8
2000439e:	4649      	mov	r1, r9
200043a0:	e9cd 8906 	strd	r8, r9, [sp, #24]
200043a4:	f003 fb4e 	bl	20007a44 <__aeabi_dcmpeq>
200043a8:	2800      	cmp	r0, #0
200043aa:	d029      	beq.n	20004400 <_dtoa_r+0xc0>
200043ac:	982c      	ldr	r0, [sp, #176]	; 0xb0
200043ae:	2301      	movs	r3, #1
200043b0:	992e      	ldr	r1, [sp, #184]	; 0xb8
200043b2:	6003      	str	r3, [r0, #0]
200043b4:	2900      	cmp	r1, #0
200043b6:	f000 80d0 	beq.w	2000455a <_dtoa_r+0x21a>
200043ba:	4b79      	ldr	r3, [pc, #484]	; (200045a0 <_dtoa_r+0x260>)
200043bc:	1e58      	subs	r0, r3, #1
200043be:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200043c0:	6013      	str	r3, [r2, #0]
200043c2:	b021      	add	sp, #132	; 0x84
200043c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200043c8:	982c      	ldr	r0, [sp, #176]	; 0xb0
200043ca:	f242 730f 	movw	r3, #9999	; 0x270f
200043ce:	6003      	str	r3, [r0, #0]
200043d0:	f1b8 0f00 	cmp.w	r8, #0
200043d4:	f000 8095 	beq.w	20004502 <_dtoa_r+0x1c2>
200043d8:	f248 300c 	movw	r0, #33548	; 0x830c
200043dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200043e0:	992e      	ldr	r1, [sp, #184]	; 0xb8
200043e2:	2900      	cmp	r1, #0
200043e4:	d0ed      	beq.n	200043c2 <_dtoa_r+0x82>
200043e6:	78c2      	ldrb	r2, [r0, #3]
200043e8:	1cc3      	adds	r3, r0, #3
200043ea:	2a00      	cmp	r2, #0
200043ec:	d0e7      	beq.n	200043be <_dtoa_r+0x7e>
200043ee:	f100 0308 	add.w	r3, r0, #8
200043f2:	e7e4      	b.n	200043be <_dtoa_r+0x7e>
200043f4:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
200043f8:	2301      	movs	r3, #1
200043fa:	46b1      	mov	r9, r6
200043fc:	602b      	str	r3, [r5, #0]
200043fe:	e7c2      	b.n	20004386 <_dtoa_r+0x46>
20004400:	4620      	mov	r0, r4
20004402:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20004406:	a91e      	add	r1, sp, #120	; 0x78
20004408:	9100      	str	r1, [sp, #0]
2000440a:	a91f      	add	r1, sp, #124	; 0x7c
2000440c:	9101      	str	r1, [sp, #4]
2000440e:	f001 febd 	bl	2000618c <__d2b>
20004412:	f3c6 550a 	ubfx	r5, r6, #20, #11
20004416:	4683      	mov	fp, r0
20004418:	2d00      	cmp	r5, #0
2000441a:	d07e      	beq.n	2000451a <_dtoa_r+0x1da>
2000441c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004420:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20004424:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20004426:	3d07      	subs	r5, #7
20004428:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
2000442c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20004430:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20004434:	2300      	movs	r3, #0
20004436:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
2000443a:	9319      	str	r3, [sp, #100]	; 0x64
2000443c:	f240 0300 	movw	r3, #0
20004440:	2200      	movs	r2, #0
20004442:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20004446:	f002 fee1 	bl	2000720c <__aeabi_dsub>
2000444a:	a34f      	add	r3, pc, #316	; (adr r3, 20004588 <_dtoa_r+0x248>)
2000444c:	e9d3 2300 	ldrd	r2, r3, [r3]
20004450:	f003 f890 	bl	20007574 <__aeabi_dmul>
20004454:	a34e      	add	r3, pc, #312	; (adr r3, 20004590 <_dtoa_r+0x250>)
20004456:	e9d3 2300 	ldrd	r2, r3, [r3]
2000445a:	f002 fed9 	bl	20007210 <__adddf3>
2000445e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20004462:	4628      	mov	r0, r5
20004464:	f003 f820 	bl	200074a8 <__aeabi_i2d>
20004468:	a34b      	add	r3, pc, #300	; (adr r3, 20004598 <_dtoa_r+0x258>)
2000446a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000446e:	f003 f881 	bl	20007574 <__aeabi_dmul>
20004472:	4602      	mov	r2, r0
20004474:	460b      	mov	r3, r1
20004476:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
2000447a:	f002 fec9 	bl	20007210 <__adddf3>
2000447e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20004482:	f003 fb11 	bl	20007aa8 <__aeabi_d2iz>
20004486:	2200      	movs	r2, #0
20004488:	2300      	movs	r3, #0
2000448a:	4606      	mov	r6, r0
2000448c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20004490:	f003 fae2 	bl	20007a58 <__aeabi_dcmplt>
20004494:	b140      	cbz	r0, 200044a8 <_dtoa_r+0x168>
20004496:	4630      	mov	r0, r6
20004498:	f003 f806 	bl	200074a8 <__aeabi_i2d>
2000449c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
200044a0:	f003 fad0 	bl	20007a44 <__aeabi_dcmpeq>
200044a4:	b900      	cbnz	r0, 200044a8 <_dtoa_r+0x168>
200044a6:	3e01      	subs	r6, #1
200044a8:	2e16      	cmp	r6, #22
200044aa:	d95b      	bls.n	20004564 <_dtoa_r+0x224>
200044ac:	2301      	movs	r3, #1
200044ae:	9318      	str	r3, [sp, #96]	; 0x60
200044b0:	3f01      	subs	r7, #1
200044b2:	ebb7 0a05 	subs.w	sl, r7, r5
200044b6:	bf42      	ittt	mi
200044b8:	f1ca 0a00 	rsbmi	sl, sl, #0
200044bc:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
200044c0:	f04f 0a00 	movmi.w	sl, #0
200044c4:	d401      	bmi.n	200044ca <_dtoa_r+0x18a>
200044c6:	2200      	movs	r2, #0
200044c8:	920f      	str	r2, [sp, #60]	; 0x3c
200044ca:	2e00      	cmp	r6, #0
200044cc:	f2c0 8371 	blt.w	20004bb2 <_dtoa_r+0x872>
200044d0:	44b2      	add	sl, r6
200044d2:	2300      	movs	r3, #0
200044d4:	9617      	str	r6, [sp, #92]	; 0x5c
200044d6:	9315      	str	r3, [sp, #84]	; 0x54
200044d8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
200044da:	2b09      	cmp	r3, #9
200044dc:	d862      	bhi.n	200045a4 <_dtoa_r+0x264>
200044de:	2b05      	cmp	r3, #5
200044e0:	f340 8677 	ble.w	200051d2 <_dtoa_r+0xe92>
200044e4:	982a      	ldr	r0, [sp, #168]	; 0xa8
200044e6:	2700      	movs	r7, #0
200044e8:	3804      	subs	r0, #4
200044ea:	902a      	str	r0, [sp, #168]	; 0xa8
200044ec:	992a      	ldr	r1, [sp, #168]	; 0xa8
200044ee:	1e8b      	subs	r3, r1, #2
200044f0:	2b03      	cmp	r3, #3
200044f2:	f200 83dd 	bhi.w	20004cb0 <_dtoa_r+0x970>
200044f6:	e8df f013 	tbh	[pc, r3, lsl #1]
200044fa:	03a5      	.short	0x03a5
200044fc:	03d503d8 	.word	0x03d503d8
20004500:	03c4      	.short	0x03c4
20004502:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20004506:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
2000450a:	2e00      	cmp	r6, #0
2000450c:	f47f af64 	bne.w	200043d8 <_dtoa_r+0x98>
20004510:	f248 3000 	movw	r0, #33536	; 0x8300
20004514:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004518:	e762      	b.n	200043e0 <_dtoa_r+0xa0>
2000451a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000451c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
2000451e:	18fb      	adds	r3, r7, r3
20004520:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20004524:	1c9d      	adds	r5, r3, #2
20004526:	2d20      	cmp	r5, #32
20004528:	bfdc      	itt	le
2000452a:	f1c5 0020 	rsble	r0, r5, #32
2000452e:	fa08 f000 	lslle.w	r0, r8, r0
20004532:	dd08      	ble.n	20004546 <_dtoa_r+0x206>
20004534:	3b1e      	subs	r3, #30
20004536:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
2000453a:	fa16 f202 	lsls.w	r2, r6, r2
2000453e:	fa28 f303 	lsr.w	r3, r8, r3
20004542:	ea42 0003 	orr.w	r0, r2, r3
20004546:	f002 ff9f 	bl	20007488 <__aeabi_ui2d>
2000454a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
2000454e:	2201      	movs	r2, #1
20004550:	3d03      	subs	r5, #3
20004552:	9219      	str	r2, [sp, #100]	; 0x64
20004554:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20004558:	e770      	b.n	2000443c <_dtoa_r+0xfc>
2000455a:	f248 20fc 	movw	r0, #33532	; 0x82fc
2000455e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004562:	e72e      	b.n	200043c2 <_dtoa_r+0x82>
20004564:	f248 33b8 	movw	r3, #33720	; 0x83b8
20004568:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000456c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004570:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20004574:	e9d3 2300 	ldrd	r2, r3, [r3]
20004578:	f003 fa6e 	bl	20007a58 <__aeabi_dcmplt>
2000457c:	2800      	cmp	r0, #0
2000457e:	f040 8320 	bne.w	20004bc2 <_dtoa_r+0x882>
20004582:	9018      	str	r0, [sp, #96]	; 0x60
20004584:	e794      	b.n	200044b0 <_dtoa_r+0x170>
20004586:	bf00      	nop
20004588:	636f4361 	.word	0x636f4361
2000458c:	3fd287a7 	.word	0x3fd287a7
20004590:	8b60c8b3 	.word	0x8b60c8b3
20004594:	3fc68a28 	.word	0x3fc68a28
20004598:	509f79fb 	.word	0x509f79fb
2000459c:	3fd34413 	.word	0x3fd34413
200045a0:	200082fd 	.word	0x200082fd
200045a4:	2300      	movs	r3, #0
200045a6:	f04f 30ff 	mov.w	r0, #4294967295
200045aa:	461f      	mov	r7, r3
200045ac:	2101      	movs	r1, #1
200045ae:	932a      	str	r3, [sp, #168]	; 0xa8
200045b0:	9011      	str	r0, [sp, #68]	; 0x44
200045b2:	9116      	str	r1, [sp, #88]	; 0x58
200045b4:	9008      	str	r0, [sp, #32]
200045b6:	932b      	str	r3, [sp, #172]	; 0xac
200045b8:	6a65      	ldr	r5, [r4, #36]	; 0x24
200045ba:	2300      	movs	r3, #0
200045bc:	606b      	str	r3, [r5, #4]
200045be:	4620      	mov	r0, r4
200045c0:	6869      	ldr	r1, [r5, #4]
200045c2:	f001 fdad 	bl	20006120 <_Balloc>
200045c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
200045c8:	6028      	str	r0, [r5, #0]
200045ca:	681b      	ldr	r3, [r3, #0]
200045cc:	9310      	str	r3, [sp, #64]	; 0x40
200045ce:	2f00      	cmp	r7, #0
200045d0:	f000 815b 	beq.w	2000488a <_dtoa_r+0x54a>
200045d4:	2e00      	cmp	r6, #0
200045d6:	f340 842a 	ble.w	20004e2e <_dtoa_r+0xaee>
200045da:	f248 33b8 	movw	r3, #33720	; 0x83b8
200045de:	f006 020f 	and.w	r2, r6, #15
200045e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200045e6:	1135      	asrs	r5, r6, #4
200045e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
200045ec:	f015 0f10 	tst.w	r5, #16
200045f0:	e9d3 0100 	ldrd	r0, r1, [r3]
200045f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200045f8:	f000 82e7 	beq.w	20004bca <_dtoa_r+0x88a>
200045fc:	f248 4390 	movw	r3, #33936	; 0x8490
20004600:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004604:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004608:	f005 050f 	and.w	r5, r5, #15
2000460c:	f04f 0803 	mov.w	r8, #3
20004610:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20004614:	f003 f8d8 	bl	200077c8 <__aeabi_ddiv>
20004618:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
2000461c:	b1bd      	cbz	r5, 2000464e <_dtoa_r+0x30e>
2000461e:	f248 4790 	movw	r7, #33936	; 0x8490
20004622:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004626:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000462a:	f015 0f01 	tst.w	r5, #1
2000462e:	4610      	mov	r0, r2
20004630:	4619      	mov	r1, r3
20004632:	d007      	beq.n	20004644 <_dtoa_r+0x304>
20004634:	e9d7 2300 	ldrd	r2, r3, [r7]
20004638:	f108 0801 	add.w	r8, r8, #1
2000463c:	f002 ff9a 	bl	20007574 <__aeabi_dmul>
20004640:	4602      	mov	r2, r0
20004642:	460b      	mov	r3, r1
20004644:	3708      	adds	r7, #8
20004646:	106d      	asrs	r5, r5, #1
20004648:	d1ef      	bne.n	2000462a <_dtoa_r+0x2ea>
2000464a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
2000464e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004652:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20004656:	f003 f8b7 	bl	200077c8 <__aeabi_ddiv>
2000465a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000465e:	9918      	ldr	r1, [sp, #96]	; 0x60
20004660:	2900      	cmp	r1, #0
20004662:	f000 80de 	beq.w	20004822 <_dtoa_r+0x4e2>
20004666:	f240 0300 	movw	r3, #0
2000466a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000466e:	2200      	movs	r2, #0
20004670:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20004674:	f04f 0500 	mov.w	r5, #0
20004678:	f003 f9ee 	bl	20007a58 <__aeabi_dcmplt>
2000467c:	b108      	cbz	r0, 20004682 <_dtoa_r+0x342>
2000467e:	f04f 0501 	mov.w	r5, #1
20004682:	9a08      	ldr	r2, [sp, #32]
20004684:	2a00      	cmp	r2, #0
20004686:	bfd4      	ite	le
20004688:	2500      	movle	r5, #0
2000468a:	f005 0501 	andgt.w	r5, r5, #1
2000468e:	2d00      	cmp	r5, #0
20004690:	f000 80c7 	beq.w	20004822 <_dtoa_r+0x4e2>
20004694:	9b11      	ldr	r3, [sp, #68]	; 0x44
20004696:	2b00      	cmp	r3, #0
20004698:	f340 80f5 	ble.w	20004886 <_dtoa_r+0x546>
2000469c:	f240 0300 	movw	r3, #0
200046a0:	2200      	movs	r2, #0
200046a2:	f2c4 0324 	movt	r3, #16420	; 0x4024
200046a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200046aa:	f002 ff63 	bl	20007574 <__aeabi_dmul>
200046ae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200046b2:	f108 0001 	add.w	r0, r8, #1
200046b6:	1e71      	subs	r1, r6, #1
200046b8:	9112      	str	r1, [sp, #72]	; 0x48
200046ba:	f002 fef5 	bl	200074a8 <__aeabi_i2d>
200046be:	4602      	mov	r2, r0
200046c0:	460b      	mov	r3, r1
200046c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200046c6:	f002 ff55 	bl	20007574 <__aeabi_dmul>
200046ca:	f240 0300 	movw	r3, #0
200046ce:	2200      	movs	r2, #0
200046d0:	f2c4 031c 	movt	r3, #16412	; 0x401c
200046d4:	f002 fd9c 	bl	20007210 <__adddf3>
200046d8:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
200046dc:	4680      	mov	r8, r0
200046de:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
200046e2:	9b16      	ldr	r3, [sp, #88]	; 0x58
200046e4:	2b00      	cmp	r3, #0
200046e6:	f000 83ad 	beq.w	20004e44 <_dtoa_r+0xb04>
200046ea:	f248 33b8 	movw	r3, #33720	; 0x83b8
200046ee:	f240 0100 	movw	r1, #0
200046f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200046f6:	2000      	movs	r0, #0
200046f8:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
200046fc:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20004700:	f8cd c00c 	str.w	ip, [sp, #12]
20004704:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20004708:	f003 f85e 	bl	200077c8 <__aeabi_ddiv>
2000470c:	4642      	mov	r2, r8
2000470e:	464b      	mov	r3, r9
20004710:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004712:	f002 fd7b 	bl	2000720c <__aeabi_dsub>
20004716:	4680      	mov	r8, r0
20004718:	4689      	mov	r9, r1
2000471a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000471e:	f003 f9c3 	bl	20007aa8 <__aeabi_d2iz>
20004722:	4607      	mov	r7, r0
20004724:	f002 fec0 	bl	200074a8 <__aeabi_i2d>
20004728:	4602      	mov	r2, r0
2000472a:	460b      	mov	r3, r1
2000472c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004730:	f002 fd6c 	bl	2000720c <__aeabi_dsub>
20004734:	f107 0330 	add.w	r3, r7, #48	; 0x30
20004738:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000473c:	4640      	mov	r0, r8
2000473e:	f805 3b01 	strb.w	r3, [r5], #1
20004742:	4649      	mov	r1, r9
20004744:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004748:	f003 f9a4 	bl	20007a94 <__aeabi_dcmpgt>
2000474c:	2800      	cmp	r0, #0
2000474e:	f040 8213 	bne.w	20004b78 <_dtoa_r+0x838>
20004752:	f240 0100 	movw	r1, #0
20004756:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000475a:	2000      	movs	r0, #0
2000475c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20004760:	f002 fd54 	bl	2000720c <__aeabi_dsub>
20004764:	4602      	mov	r2, r0
20004766:	460b      	mov	r3, r1
20004768:	4640      	mov	r0, r8
2000476a:	4649      	mov	r1, r9
2000476c:	f003 f992 	bl	20007a94 <__aeabi_dcmpgt>
20004770:	f8dd c00c 	ldr.w	ip, [sp, #12]
20004774:	2800      	cmp	r0, #0
20004776:	f040 83e7 	bne.w	20004f48 <_dtoa_r+0xc08>
2000477a:	f1bc 0f01 	cmp.w	ip, #1
2000477e:	f340 8082 	ble.w	20004886 <_dtoa_r+0x546>
20004782:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20004786:	2701      	movs	r7, #1
20004788:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
2000478c:	961d      	str	r6, [sp, #116]	; 0x74
2000478e:	4666      	mov	r6, ip
20004790:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20004794:	940c      	str	r4, [sp, #48]	; 0x30
20004796:	e010      	b.n	200047ba <_dtoa_r+0x47a>
20004798:	f240 0100 	movw	r1, #0
2000479c:	2000      	movs	r0, #0
2000479e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200047a2:	f002 fd33 	bl	2000720c <__aeabi_dsub>
200047a6:	4642      	mov	r2, r8
200047a8:	464b      	mov	r3, r9
200047aa:	f003 f955 	bl	20007a58 <__aeabi_dcmplt>
200047ae:	2800      	cmp	r0, #0
200047b0:	f040 83c7 	bne.w	20004f42 <_dtoa_r+0xc02>
200047b4:	42b7      	cmp	r7, r6
200047b6:	f280 848b 	bge.w	200050d0 <_dtoa_r+0xd90>
200047ba:	f240 0300 	movw	r3, #0
200047be:	4640      	mov	r0, r8
200047c0:	4649      	mov	r1, r9
200047c2:	2200      	movs	r2, #0
200047c4:	f2c4 0324 	movt	r3, #16420	; 0x4024
200047c8:	3501      	adds	r5, #1
200047ca:	f002 fed3 	bl	20007574 <__aeabi_dmul>
200047ce:	f240 0300 	movw	r3, #0
200047d2:	2200      	movs	r2, #0
200047d4:	f2c4 0324 	movt	r3, #16420	; 0x4024
200047d8:	4680      	mov	r8, r0
200047da:	4689      	mov	r9, r1
200047dc:	4650      	mov	r0, sl
200047de:	4659      	mov	r1, fp
200047e0:	f002 fec8 	bl	20007574 <__aeabi_dmul>
200047e4:	468b      	mov	fp, r1
200047e6:	4682      	mov	sl, r0
200047e8:	f003 f95e 	bl	20007aa8 <__aeabi_d2iz>
200047ec:	4604      	mov	r4, r0
200047ee:	f002 fe5b 	bl	200074a8 <__aeabi_i2d>
200047f2:	3430      	adds	r4, #48	; 0x30
200047f4:	4602      	mov	r2, r0
200047f6:	460b      	mov	r3, r1
200047f8:	4650      	mov	r0, sl
200047fa:	4659      	mov	r1, fp
200047fc:	f002 fd06 	bl	2000720c <__aeabi_dsub>
20004800:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004802:	464b      	mov	r3, r9
20004804:	55d4      	strb	r4, [r2, r7]
20004806:	4642      	mov	r2, r8
20004808:	3701      	adds	r7, #1
2000480a:	4682      	mov	sl, r0
2000480c:	468b      	mov	fp, r1
2000480e:	f003 f923 	bl	20007a58 <__aeabi_dcmplt>
20004812:	4652      	mov	r2, sl
20004814:	465b      	mov	r3, fp
20004816:	2800      	cmp	r0, #0
20004818:	d0be      	beq.n	20004798 <_dtoa_r+0x458>
2000481a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000481e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20004820:	e1aa      	b.n	20004b78 <_dtoa_r+0x838>
20004822:	4640      	mov	r0, r8
20004824:	f002 fe40 	bl	200074a8 <__aeabi_i2d>
20004828:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000482c:	f002 fea2 	bl	20007574 <__aeabi_dmul>
20004830:	f240 0300 	movw	r3, #0
20004834:	2200      	movs	r2, #0
20004836:	f2c4 031c 	movt	r3, #16412	; 0x401c
2000483a:	f002 fce9 	bl	20007210 <__adddf3>
2000483e:	9a08      	ldr	r2, [sp, #32]
20004840:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20004844:	4680      	mov	r8, r0
20004846:	46a9      	mov	r9, r5
20004848:	2a00      	cmp	r2, #0
2000484a:	f040 82ec 	bne.w	20004e26 <_dtoa_r+0xae6>
2000484e:	f240 0300 	movw	r3, #0
20004852:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004856:	2200      	movs	r2, #0
20004858:	f2c4 0314 	movt	r3, #16404	; 0x4014
2000485c:	f002 fcd6 	bl	2000720c <__aeabi_dsub>
20004860:	4642      	mov	r2, r8
20004862:	462b      	mov	r3, r5
20004864:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004868:	f003 f914 	bl	20007a94 <__aeabi_dcmpgt>
2000486c:	2800      	cmp	r0, #0
2000486e:	f040 824a 	bne.w	20004d06 <_dtoa_r+0x9c6>
20004872:	4642      	mov	r2, r8
20004874:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004878:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
2000487c:	f003 f8ec 	bl	20007a58 <__aeabi_dcmplt>
20004880:	2800      	cmp	r0, #0
20004882:	f040 81d5 	bne.w	20004c30 <_dtoa_r+0x8f0>
20004886:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
2000488a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
2000488c:	ea6f 0703 	mvn.w	r7, r3
20004890:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20004894:	2e0e      	cmp	r6, #14
20004896:	bfcc      	ite	gt
20004898:	2700      	movgt	r7, #0
2000489a:	f007 0701 	andle.w	r7, r7, #1
2000489e:	2f00      	cmp	r7, #0
200048a0:	f000 80b7 	beq.w	20004a12 <_dtoa_r+0x6d2>
200048a4:	982b      	ldr	r0, [sp, #172]	; 0xac
200048a6:	f248 33b8 	movw	r3, #33720	; 0x83b8
200048aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200048ae:	9908      	ldr	r1, [sp, #32]
200048b0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200048b4:	0fc2      	lsrs	r2, r0, #31
200048b6:	2900      	cmp	r1, #0
200048b8:	bfcc      	ite	gt
200048ba:	2200      	movgt	r2, #0
200048bc:	f002 0201 	andle.w	r2, r2, #1
200048c0:	e9d3 0100 	ldrd	r0, r1, [r3]
200048c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
200048c8:	2a00      	cmp	r2, #0
200048ca:	f040 81a0 	bne.w	20004c0e <_dtoa_r+0x8ce>
200048ce:	4602      	mov	r2, r0
200048d0:	460b      	mov	r3, r1
200048d2:	4640      	mov	r0, r8
200048d4:	4649      	mov	r1, r9
200048d6:	f002 ff77 	bl	200077c8 <__aeabi_ddiv>
200048da:	9d10      	ldr	r5, [sp, #64]	; 0x40
200048dc:	f003 f8e4 	bl	20007aa8 <__aeabi_d2iz>
200048e0:	4682      	mov	sl, r0
200048e2:	f002 fde1 	bl	200074a8 <__aeabi_i2d>
200048e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200048ea:	f002 fe43 	bl	20007574 <__aeabi_dmul>
200048ee:	4602      	mov	r2, r0
200048f0:	460b      	mov	r3, r1
200048f2:	4640      	mov	r0, r8
200048f4:	4649      	mov	r1, r9
200048f6:	f002 fc89 	bl	2000720c <__aeabi_dsub>
200048fa:	f10a 0330 	add.w	r3, sl, #48	; 0x30
200048fe:	f805 3b01 	strb.w	r3, [r5], #1
20004902:	9a08      	ldr	r2, [sp, #32]
20004904:	2a01      	cmp	r2, #1
20004906:	4680      	mov	r8, r0
20004908:	4689      	mov	r9, r1
2000490a:	d052      	beq.n	200049b2 <_dtoa_r+0x672>
2000490c:	f240 0300 	movw	r3, #0
20004910:	2200      	movs	r2, #0
20004912:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004916:	f002 fe2d 	bl	20007574 <__aeabi_dmul>
2000491a:	2200      	movs	r2, #0
2000491c:	2300      	movs	r3, #0
2000491e:	e9cd 0106 	strd	r0, r1, [sp, #24]
20004922:	f003 f88f 	bl	20007a44 <__aeabi_dcmpeq>
20004926:	2800      	cmp	r0, #0
20004928:	f040 81eb 	bne.w	20004d02 <_dtoa_r+0x9c2>
2000492c:	9810      	ldr	r0, [sp, #64]	; 0x40
2000492e:	f04f 0801 	mov.w	r8, #1
20004932:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20004936:	46a3      	mov	fp, r4
20004938:	1c87      	adds	r7, r0, #2
2000493a:	960f      	str	r6, [sp, #60]	; 0x3c
2000493c:	f8dd 9020 	ldr.w	r9, [sp, #32]
20004940:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20004944:	e00a      	b.n	2000495c <_dtoa_r+0x61c>
20004946:	f002 fe15 	bl	20007574 <__aeabi_dmul>
2000494a:	2200      	movs	r2, #0
2000494c:	2300      	movs	r3, #0
2000494e:	4604      	mov	r4, r0
20004950:	460d      	mov	r5, r1
20004952:	f003 f877 	bl	20007a44 <__aeabi_dcmpeq>
20004956:	2800      	cmp	r0, #0
20004958:	f040 81ce 	bne.w	20004cf8 <_dtoa_r+0x9b8>
2000495c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20004960:	4620      	mov	r0, r4
20004962:	4629      	mov	r1, r5
20004964:	f108 0801 	add.w	r8, r8, #1
20004968:	f002 ff2e 	bl	200077c8 <__aeabi_ddiv>
2000496c:	463e      	mov	r6, r7
2000496e:	f003 f89b 	bl	20007aa8 <__aeabi_d2iz>
20004972:	4682      	mov	sl, r0
20004974:	f002 fd98 	bl	200074a8 <__aeabi_i2d>
20004978:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
2000497c:	f002 fdfa 	bl	20007574 <__aeabi_dmul>
20004980:	4602      	mov	r2, r0
20004982:	460b      	mov	r3, r1
20004984:	4620      	mov	r0, r4
20004986:	4629      	mov	r1, r5
20004988:	f002 fc40 	bl	2000720c <__aeabi_dsub>
2000498c:	2200      	movs	r2, #0
2000498e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20004992:	f807 cc01 	strb.w	ip, [r7, #-1]
20004996:	3701      	adds	r7, #1
20004998:	45c1      	cmp	r9, r8
2000499a:	f240 0300 	movw	r3, #0
2000499e:	f2c4 0324 	movt	r3, #16420	; 0x4024
200049a2:	d1d0      	bne.n	20004946 <_dtoa_r+0x606>
200049a4:	4635      	mov	r5, r6
200049a6:	465c      	mov	r4, fp
200049a8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
200049aa:	4680      	mov	r8, r0
200049ac:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
200049b0:	4689      	mov	r9, r1
200049b2:	4642      	mov	r2, r8
200049b4:	464b      	mov	r3, r9
200049b6:	4640      	mov	r0, r8
200049b8:	4649      	mov	r1, r9
200049ba:	f002 fc29 	bl	20007210 <__adddf3>
200049be:	4680      	mov	r8, r0
200049c0:	4689      	mov	r9, r1
200049c2:	4642      	mov	r2, r8
200049c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200049c8:	464b      	mov	r3, r9
200049ca:	f003 f845 	bl	20007a58 <__aeabi_dcmplt>
200049ce:	b960      	cbnz	r0, 200049ea <_dtoa_r+0x6aa>
200049d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200049d4:	4642      	mov	r2, r8
200049d6:	464b      	mov	r3, r9
200049d8:	f003 f834 	bl	20007a44 <__aeabi_dcmpeq>
200049dc:	2800      	cmp	r0, #0
200049de:	f000 8190 	beq.w	20004d02 <_dtoa_r+0x9c2>
200049e2:	f01a 0f01 	tst.w	sl, #1
200049e6:	f000 818c 	beq.w	20004d02 <_dtoa_r+0x9c2>
200049ea:	9910      	ldr	r1, [sp, #64]	; 0x40
200049ec:	e000      	b.n	200049f0 <_dtoa_r+0x6b0>
200049ee:	461d      	mov	r5, r3
200049f0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200049f4:	1e6b      	subs	r3, r5, #1
200049f6:	2a39      	cmp	r2, #57	; 0x39
200049f8:	f040 8367 	bne.w	200050ca <_dtoa_r+0xd8a>
200049fc:	428b      	cmp	r3, r1
200049fe:	d1f6      	bne.n	200049ee <_dtoa_r+0x6ae>
20004a00:	9910      	ldr	r1, [sp, #64]	; 0x40
20004a02:	2330      	movs	r3, #48	; 0x30
20004a04:	3601      	adds	r6, #1
20004a06:	2231      	movs	r2, #49	; 0x31
20004a08:	700b      	strb	r3, [r1, #0]
20004a0a:	9b10      	ldr	r3, [sp, #64]	; 0x40
20004a0c:	701a      	strb	r2, [r3, #0]
20004a0e:	9612      	str	r6, [sp, #72]	; 0x48
20004a10:	e0b2      	b.n	20004b78 <_dtoa_r+0x838>
20004a12:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004a14:	2a00      	cmp	r2, #0
20004a16:	f040 80df 	bne.w	20004bd8 <_dtoa_r+0x898>
20004a1a:	9f15      	ldr	r7, [sp, #84]	; 0x54
20004a1c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004a1e:	920c      	str	r2, [sp, #48]	; 0x30
20004a20:	2d00      	cmp	r5, #0
20004a22:	bfd4      	ite	le
20004a24:	2300      	movle	r3, #0
20004a26:	2301      	movgt	r3, #1
20004a28:	f1ba 0f00 	cmp.w	sl, #0
20004a2c:	bfd4      	ite	le
20004a2e:	2300      	movle	r3, #0
20004a30:	f003 0301 	andgt.w	r3, r3, #1
20004a34:	b14b      	cbz	r3, 20004a4a <_dtoa_r+0x70a>
20004a36:	45aa      	cmp	sl, r5
20004a38:	bfb4      	ite	lt
20004a3a:	4653      	movlt	r3, sl
20004a3c:	462b      	movge	r3, r5
20004a3e:	980f      	ldr	r0, [sp, #60]	; 0x3c
20004a40:	ebc3 0a0a 	rsb	sl, r3, sl
20004a44:	1aed      	subs	r5, r5, r3
20004a46:	1ac0      	subs	r0, r0, r3
20004a48:	900f      	str	r0, [sp, #60]	; 0x3c
20004a4a:	9915      	ldr	r1, [sp, #84]	; 0x54
20004a4c:	2900      	cmp	r1, #0
20004a4e:	dd1c      	ble.n	20004a8a <_dtoa_r+0x74a>
20004a50:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004a52:	2a00      	cmp	r2, #0
20004a54:	f000 82e9 	beq.w	2000502a <_dtoa_r+0xcea>
20004a58:	2f00      	cmp	r7, #0
20004a5a:	dd12      	ble.n	20004a82 <_dtoa_r+0x742>
20004a5c:	990c      	ldr	r1, [sp, #48]	; 0x30
20004a5e:	463a      	mov	r2, r7
20004a60:	4620      	mov	r0, r4
20004a62:	f001 fdbd 	bl	200065e0 <__pow5mult>
20004a66:	465a      	mov	r2, fp
20004a68:	900c      	str	r0, [sp, #48]	; 0x30
20004a6a:	4620      	mov	r0, r4
20004a6c:	990c      	ldr	r1, [sp, #48]	; 0x30
20004a6e:	f001 fccf 	bl	20006410 <__multiply>
20004a72:	4659      	mov	r1, fp
20004a74:	4603      	mov	r3, r0
20004a76:	4620      	mov	r0, r4
20004a78:	9303      	str	r3, [sp, #12]
20004a7a:	f001 fb35 	bl	200060e8 <_Bfree>
20004a7e:	9b03      	ldr	r3, [sp, #12]
20004a80:	469b      	mov	fp, r3
20004a82:	9b15      	ldr	r3, [sp, #84]	; 0x54
20004a84:	1bda      	subs	r2, r3, r7
20004a86:	f040 8311 	bne.w	200050ac <_dtoa_r+0xd6c>
20004a8a:	2101      	movs	r1, #1
20004a8c:	4620      	mov	r0, r4
20004a8e:	f001 fd59 	bl	20006544 <__i2b>
20004a92:	9006      	str	r0, [sp, #24]
20004a94:	9817      	ldr	r0, [sp, #92]	; 0x5c
20004a96:	2800      	cmp	r0, #0
20004a98:	dd05      	ble.n	20004aa6 <_dtoa_r+0x766>
20004a9a:	9906      	ldr	r1, [sp, #24]
20004a9c:	4620      	mov	r0, r4
20004a9e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20004aa0:	f001 fd9e 	bl	200065e0 <__pow5mult>
20004aa4:	9006      	str	r0, [sp, #24]
20004aa6:	992a      	ldr	r1, [sp, #168]	; 0xa8
20004aa8:	2901      	cmp	r1, #1
20004aaa:	f340 810a 	ble.w	20004cc2 <_dtoa_r+0x982>
20004aae:	2700      	movs	r7, #0
20004ab0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20004ab2:	2b00      	cmp	r3, #0
20004ab4:	f040 8261 	bne.w	20004f7a <_dtoa_r+0xc3a>
20004ab8:	2301      	movs	r3, #1
20004aba:	4453      	add	r3, sl
20004abc:	f013 031f 	ands.w	r3, r3, #31
20004ac0:	f040 812a 	bne.w	20004d18 <_dtoa_r+0x9d8>
20004ac4:	231c      	movs	r3, #28
20004ac6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004ac8:	449a      	add	sl, r3
20004aca:	18ed      	adds	r5, r5, r3
20004acc:	18d2      	adds	r2, r2, r3
20004ace:	920f      	str	r2, [sp, #60]	; 0x3c
20004ad0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20004ad2:	2b00      	cmp	r3, #0
20004ad4:	dd05      	ble.n	20004ae2 <_dtoa_r+0x7a2>
20004ad6:	4659      	mov	r1, fp
20004ad8:	461a      	mov	r2, r3
20004ada:	4620      	mov	r0, r4
20004adc:	f001 fc3a 	bl	20006354 <__lshift>
20004ae0:	4683      	mov	fp, r0
20004ae2:	f1ba 0f00 	cmp.w	sl, #0
20004ae6:	dd05      	ble.n	20004af4 <_dtoa_r+0x7b4>
20004ae8:	9906      	ldr	r1, [sp, #24]
20004aea:	4652      	mov	r2, sl
20004aec:	4620      	mov	r0, r4
20004aee:	f001 fc31 	bl	20006354 <__lshift>
20004af2:	9006      	str	r0, [sp, #24]
20004af4:	9818      	ldr	r0, [sp, #96]	; 0x60
20004af6:	2800      	cmp	r0, #0
20004af8:	f040 8229 	bne.w	20004f4e <_dtoa_r+0xc0e>
20004afc:	982a      	ldr	r0, [sp, #168]	; 0xa8
20004afe:	9908      	ldr	r1, [sp, #32]
20004b00:	2802      	cmp	r0, #2
20004b02:	bfd4      	ite	le
20004b04:	2300      	movle	r3, #0
20004b06:	2301      	movgt	r3, #1
20004b08:	2900      	cmp	r1, #0
20004b0a:	bfcc      	ite	gt
20004b0c:	2300      	movgt	r3, #0
20004b0e:	f003 0301 	andle.w	r3, r3, #1
20004b12:	2b00      	cmp	r3, #0
20004b14:	f000 810c 	beq.w	20004d30 <_dtoa_r+0x9f0>
20004b18:	2900      	cmp	r1, #0
20004b1a:	f040 808c 	bne.w	20004c36 <_dtoa_r+0x8f6>
20004b1e:	2205      	movs	r2, #5
20004b20:	9906      	ldr	r1, [sp, #24]
20004b22:	9b08      	ldr	r3, [sp, #32]
20004b24:	4620      	mov	r0, r4
20004b26:	f001 fd17 	bl	20006558 <__multadd>
20004b2a:	9006      	str	r0, [sp, #24]
20004b2c:	4658      	mov	r0, fp
20004b2e:	9906      	ldr	r1, [sp, #24]
20004b30:	f001 f9a0 	bl	20005e74 <__mcmp>
20004b34:	2800      	cmp	r0, #0
20004b36:	dd7e      	ble.n	20004c36 <_dtoa_r+0x8f6>
20004b38:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004b3a:	3601      	adds	r6, #1
20004b3c:	2700      	movs	r7, #0
20004b3e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20004b42:	2331      	movs	r3, #49	; 0x31
20004b44:	f805 3b01 	strb.w	r3, [r5], #1
20004b48:	9906      	ldr	r1, [sp, #24]
20004b4a:	4620      	mov	r0, r4
20004b4c:	f001 facc 	bl	200060e8 <_Bfree>
20004b50:	f1ba 0f00 	cmp.w	sl, #0
20004b54:	f000 80d5 	beq.w	20004d02 <_dtoa_r+0x9c2>
20004b58:	1e3b      	subs	r3, r7, #0
20004b5a:	bf18      	it	ne
20004b5c:	2301      	movne	r3, #1
20004b5e:	4557      	cmp	r7, sl
20004b60:	bf0c      	ite	eq
20004b62:	2300      	moveq	r3, #0
20004b64:	f003 0301 	andne.w	r3, r3, #1
20004b68:	2b00      	cmp	r3, #0
20004b6a:	f040 80d0 	bne.w	20004d0e <_dtoa_r+0x9ce>
20004b6e:	4651      	mov	r1, sl
20004b70:	4620      	mov	r0, r4
20004b72:	f001 fab9 	bl	200060e8 <_Bfree>
20004b76:	9612      	str	r6, [sp, #72]	; 0x48
20004b78:	4620      	mov	r0, r4
20004b7a:	4659      	mov	r1, fp
20004b7c:	f001 fab4 	bl	200060e8 <_Bfree>
20004b80:	9a12      	ldr	r2, [sp, #72]	; 0x48
20004b82:	1c53      	adds	r3, r2, #1
20004b84:	2200      	movs	r2, #0
20004b86:	702a      	strb	r2, [r5, #0]
20004b88:	982c      	ldr	r0, [sp, #176]	; 0xb0
20004b8a:	992e      	ldr	r1, [sp, #184]	; 0xb8
20004b8c:	6003      	str	r3, [r0, #0]
20004b8e:	2900      	cmp	r1, #0
20004b90:	f000 81d4 	beq.w	20004f3c <_dtoa_r+0xbfc>
20004b94:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20004b96:	9810      	ldr	r0, [sp, #64]	; 0x40
20004b98:	6015      	str	r5, [r2, #0]
20004b9a:	e412      	b.n	200043c2 <_dtoa_r+0x82>
20004b9c:	2010      	movs	r0, #16
20004b9e:	f7fd f953 	bl	20001e48 <malloc>
20004ba2:	60c6      	str	r6, [r0, #12]
20004ba4:	6046      	str	r6, [r0, #4]
20004ba6:	6086      	str	r6, [r0, #8]
20004ba8:	6006      	str	r6, [r0, #0]
20004baa:	4606      	mov	r6, r0
20004bac:	6260      	str	r0, [r4, #36]	; 0x24
20004bae:	f7ff bbd2 	b.w	20004356 <_dtoa_r+0x16>
20004bb2:	980f      	ldr	r0, [sp, #60]	; 0x3c
20004bb4:	4271      	negs	r1, r6
20004bb6:	2200      	movs	r2, #0
20004bb8:	9115      	str	r1, [sp, #84]	; 0x54
20004bba:	1b80      	subs	r0, r0, r6
20004bbc:	9217      	str	r2, [sp, #92]	; 0x5c
20004bbe:	900f      	str	r0, [sp, #60]	; 0x3c
20004bc0:	e48a      	b.n	200044d8 <_dtoa_r+0x198>
20004bc2:	2100      	movs	r1, #0
20004bc4:	3e01      	subs	r6, #1
20004bc6:	9118      	str	r1, [sp, #96]	; 0x60
20004bc8:	e472      	b.n	200044b0 <_dtoa_r+0x170>
20004bca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20004bce:	f04f 0802 	mov.w	r8, #2
20004bd2:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
20004bd6:	e521      	b.n	2000461c <_dtoa_r+0x2dc>
20004bd8:	982a      	ldr	r0, [sp, #168]	; 0xa8
20004bda:	2801      	cmp	r0, #1
20004bdc:	f340 826c 	ble.w	200050b8 <_dtoa_r+0xd78>
20004be0:	9a08      	ldr	r2, [sp, #32]
20004be2:	9815      	ldr	r0, [sp, #84]	; 0x54
20004be4:	1e53      	subs	r3, r2, #1
20004be6:	4298      	cmp	r0, r3
20004be8:	f2c0 8258 	blt.w	2000509c <_dtoa_r+0xd5c>
20004bec:	1ac7      	subs	r7, r0, r3
20004bee:	9b08      	ldr	r3, [sp, #32]
20004bf0:	2b00      	cmp	r3, #0
20004bf2:	bfa8      	it	ge
20004bf4:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
20004bf6:	f2c0 8273 	blt.w	200050e0 <_dtoa_r+0xda0>
20004bfa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004bfc:	4620      	mov	r0, r4
20004bfe:	2101      	movs	r1, #1
20004c00:	449a      	add	sl, r3
20004c02:	18d2      	adds	r2, r2, r3
20004c04:	920f      	str	r2, [sp, #60]	; 0x3c
20004c06:	f001 fc9d 	bl	20006544 <__i2b>
20004c0a:	900c      	str	r0, [sp, #48]	; 0x30
20004c0c:	e708      	b.n	20004a20 <_dtoa_r+0x6e0>
20004c0e:	9b08      	ldr	r3, [sp, #32]
20004c10:	b973      	cbnz	r3, 20004c30 <_dtoa_r+0x8f0>
20004c12:	f240 0300 	movw	r3, #0
20004c16:	2200      	movs	r2, #0
20004c18:	f2c4 0314 	movt	r3, #16404	; 0x4014
20004c1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20004c20:	f002 fca8 	bl	20007574 <__aeabi_dmul>
20004c24:	4642      	mov	r2, r8
20004c26:	464b      	mov	r3, r9
20004c28:	f002 ff2a 	bl	20007a80 <__aeabi_dcmpge>
20004c2c:	2800      	cmp	r0, #0
20004c2e:	d06a      	beq.n	20004d06 <_dtoa_r+0x9c6>
20004c30:	2200      	movs	r2, #0
20004c32:	9206      	str	r2, [sp, #24]
20004c34:	920c      	str	r2, [sp, #48]	; 0x30
20004c36:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20004c38:	2700      	movs	r7, #0
20004c3a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20004c3e:	43de      	mvns	r6, r3
20004c40:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004c42:	e781      	b.n	20004b48 <_dtoa_r+0x808>
20004c44:	2100      	movs	r1, #0
20004c46:	9116      	str	r1, [sp, #88]	; 0x58
20004c48:	982b      	ldr	r0, [sp, #172]	; 0xac
20004c4a:	2800      	cmp	r0, #0
20004c4c:	f340 819f 	ble.w	20004f8e <_dtoa_r+0xc4e>
20004c50:	982b      	ldr	r0, [sp, #172]	; 0xac
20004c52:	4601      	mov	r1, r0
20004c54:	9011      	str	r0, [sp, #68]	; 0x44
20004c56:	9008      	str	r0, [sp, #32]
20004c58:	6a65      	ldr	r5, [r4, #36]	; 0x24
20004c5a:	2200      	movs	r2, #0
20004c5c:	2917      	cmp	r1, #23
20004c5e:	606a      	str	r2, [r5, #4]
20004c60:	f240 82ab 	bls.w	200051ba <_dtoa_r+0xe7a>
20004c64:	2304      	movs	r3, #4
20004c66:	005b      	lsls	r3, r3, #1
20004c68:	3201      	adds	r2, #1
20004c6a:	f103 0014 	add.w	r0, r3, #20
20004c6e:	4288      	cmp	r0, r1
20004c70:	d9f9      	bls.n	20004c66 <_dtoa_r+0x926>
20004c72:	9b08      	ldr	r3, [sp, #32]
20004c74:	606a      	str	r2, [r5, #4]
20004c76:	2b0e      	cmp	r3, #14
20004c78:	bf8c      	ite	hi
20004c7a:	2700      	movhi	r7, #0
20004c7c:	f007 0701 	andls.w	r7, r7, #1
20004c80:	e49d      	b.n	200045be <_dtoa_r+0x27e>
20004c82:	2201      	movs	r2, #1
20004c84:	9216      	str	r2, [sp, #88]	; 0x58
20004c86:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20004c88:	18f3      	adds	r3, r6, r3
20004c8a:	9311      	str	r3, [sp, #68]	; 0x44
20004c8c:	1c59      	adds	r1, r3, #1
20004c8e:	2900      	cmp	r1, #0
20004c90:	bfc8      	it	gt
20004c92:	9108      	strgt	r1, [sp, #32]
20004c94:	dce0      	bgt.n	20004c58 <_dtoa_r+0x918>
20004c96:	290e      	cmp	r1, #14
20004c98:	bf8c      	ite	hi
20004c9a:	2700      	movhi	r7, #0
20004c9c:	f007 0701 	andls.w	r7, r7, #1
20004ca0:	9108      	str	r1, [sp, #32]
20004ca2:	e489      	b.n	200045b8 <_dtoa_r+0x278>
20004ca4:	2301      	movs	r3, #1
20004ca6:	9316      	str	r3, [sp, #88]	; 0x58
20004ca8:	e7ce      	b.n	20004c48 <_dtoa_r+0x908>
20004caa:	2200      	movs	r2, #0
20004cac:	9216      	str	r2, [sp, #88]	; 0x58
20004cae:	e7ea      	b.n	20004c86 <_dtoa_r+0x946>
20004cb0:	f04f 33ff 	mov.w	r3, #4294967295
20004cb4:	2700      	movs	r7, #0
20004cb6:	2001      	movs	r0, #1
20004cb8:	9311      	str	r3, [sp, #68]	; 0x44
20004cba:	9016      	str	r0, [sp, #88]	; 0x58
20004cbc:	9308      	str	r3, [sp, #32]
20004cbe:	972b      	str	r7, [sp, #172]	; 0xac
20004cc0:	e47a      	b.n	200045b8 <_dtoa_r+0x278>
20004cc2:	f1b8 0f00 	cmp.w	r8, #0
20004cc6:	f47f aef2 	bne.w	20004aae <_dtoa_r+0x76e>
20004cca:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20004cce:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20004cd2:	2b00      	cmp	r3, #0
20004cd4:	f47f aeeb 	bne.w	20004aae <_dtoa_r+0x76e>
20004cd8:	f240 0300 	movw	r3, #0
20004cdc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20004ce0:	ea09 0303 	and.w	r3, r9, r3
20004ce4:	2b00      	cmp	r3, #0
20004ce6:	f43f aee2 	beq.w	20004aae <_dtoa_r+0x76e>
20004cea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004cec:	f10a 0a01 	add.w	sl, sl, #1
20004cf0:	2701      	movs	r7, #1
20004cf2:	3201      	adds	r2, #1
20004cf4:	920f      	str	r2, [sp, #60]	; 0x3c
20004cf6:	e6db      	b.n	20004ab0 <_dtoa_r+0x770>
20004cf8:	4635      	mov	r5, r6
20004cfa:	465c      	mov	r4, fp
20004cfc:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20004cfe:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20004d02:	9612      	str	r6, [sp, #72]	; 0x48
20004d04:	e738      	b.n	20004b78 <_dtoa_r+0x838>
20004d06:	2000      	movs	r0, #0
20004d08:	9006      	str	r0, [sp, #24]
20004d0a:	900c      	str	r0, [sp, #48]	; 0x30
20004d0c:	e714      	b.n	20004b38 <_dtoa_r+0x7f8>
20004d0e:	4639      	mov	r1, r7
20004d10:	4620      	mov	r0, r4
20004d12:	f001 f9e9 	bl	200060e8 <_Bfree>
20004d16:	e72a      	b.n	20004b6e <_dtoa_r+0x82e>
20004d18:	f1c3 0320 	rsb	r3, r3, #32
20004d1c:	2b04      	cmp	r3, #4
20004d1e:	f340 8254 	ble.w	200051ca <_dtoa_r+0xe8a>
20004d22:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004d24:	3b04      	subs	r3, #4
20004d26:	449a      	add	sl, r3
20004d28:	18ed      	adds	r5, r5, r3
20004d2a:	18c9      	adds	r1, r1, r3
20004d2c:	910f      	str	r1, [sp, #60]	; 0x3c
20004d2e:	e6cf      	b.n	20004ad0 <_dtoa_r+0x790>
20004d30:	9916      	ldr	r1, [sp, #88]	; 0x58
20004d32:	2900      	cmp	r1, #0
20004d34:	f000 8131 	beq.w	20004f9a <_dtoa_r+0xc5a>
20004d38:	2d00      	cmp	r5, #0
20004d3a:	dd05      	ble.n	20004d48 <_dtoa_r+0xa08>
20004d3c:	990c      	ldr	r1, [sp, #48]	; 0x30
20004d3e:	462a      	mov	r2, r5
20004d40:	4620      	mov	r0, r4
20004d42:	f001 fb07 	bl	20006354 <__lshift>
20004d46:	900c      	str	r0, [sp, #48]	; 0x30
20004d48:	2f00      	cmp	r7, #0
20004d4a:	f040 81ea 	bne.w	20005122 <_dtoa_r+0xde2>
20004d4e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20004d52:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004d54:	2301      	movs	r3, #1
20004d56:	f008 0001 	and.w	r0, r8, #1
20004d5a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20004d5c:	9011      	str	r0, [sp, #68]	; 0x44
20004d5e:	950f      	str	r5, [sp, #60]	; 0x3c
20004d60:	461d      	mov	r5, r3
20004d62:	960c      	str	r6, [sp, #48]	; 0x30
20004d64:	9906      	ldr	r1, [sp, #24]
20004d66:	4658      	mov	r0, fp
20004d68:	f7ff fa5a 	bl	20004220 <quorem>
20004d6c:	4639      	mov	r1, r7
20004d6e:	3030      	adds	r0, #48	; 0x30
20004d70:	900b      	str	r0, [sp, #44]	; 0x2c
20004d72:	4658      	mov	r0, fp
20004d74:	f001 f87e 	bl	20005e74 <__mcmp>
20004d78:	9906      	ldr	r1, [sp, #24]
20004d7a:	4652      	mov	r2, sl
20004d7c:	4606      	mov	r6, r0
20004d7e:	4620      	mov	r0, r4
20004d80:	f001 fa6c 	bl	2000625c <__mdiff>
20004d84:	68c3      	ldr	r3, [r0, #12]
20004d86:	4680      	mov	r8, r0
20004d88:	2b00      	cmp	r3, #0
20004d8a:	d03d      	beq.n	20004e08 <_dtoa_r+0xac8>
20004d8c:	f04f 0901 	mov.w	r9, #1
20004d90:	4641      	mov	r1, r8
20004d92:	4620      	mov	r0, r4
20004d94:	f001 f9a8 	bl	200060e8 <_Bfree>
20004d98:	992a      	ldr	r1, [sp, #168]	; 0xa8
20004d9a:	ea59 0101 	orrs.w	r1, r9, r1
20004d9e:	d103      	bne.n	20004da8 <_dtoa_r+0xa68>
20004da0:	9a11      	ldr	r2, [sp, #68]	; 0x44
20004da2:	2a00      	cmp	r2, #0
20004da4:	f000 81eb 	beq.w	2000517e <_dtoa_r+0xe3e>
20004da8:	2e00      	cmp	r6, #0
20004daa:	f2c0 819e 	blt.w	200050ea <_dtoa_r+0xdaa>
20004dae:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20004db0:	4332      	orrs	r2, r6
20004db2:	d103      	bne.n	20004dbc <_dtoa_r+0xa7c>
20004db4:	9b11      	ldr	r3, [sp, #68]	; 0x44
20004db6:	2b00      	cmp	r3, #0
20004db8:	f000 8197 	beq.w	200050ea <_dtoa_r+0xdaa>
20004dbc:	f1b9 0f00 	cmp.w	r9, #0
20004dc0:	f300 81ce 	bgt.w	20005160 <_dtoa_r+0xe20>
20004dc4:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004dc6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004dc8:	f801 2b01 	strb.w	r2, [r1], #1
20004dcc:	9b08      	ldr	r3, [sp, #32]
20004dce:	910f      	str	r1, [sp, #60]	; 0x3c
20004dd0:	429d      	cmp	r5, r3
20004dd2:	f000 81c2 	beq.w	2000515a <_dtoa_r+0xe1a>
20004dd6:	4659      	mov	r1, fp
20004dd8:	220a      	movs	r2, #10
20004dda:	2300      	movs	r3, #0
20004ddc:	4620      	mov	r0, r4
20004dde:	f001 fbbb 	bl	20006558 <__multadd>
20004de2:	4557      	cmp	r7, sl
20004de4:	4639      	mov	r1, r7
20004de6:	4683      	mov	fp, r0
20004de8:	d014      	beq.n	20004e14 <_dtoa_r+0xad4>
20004dea:	220a      	movs	r2, #10
20004dec:	2300      	movs	r3, #0
20004dee:	4620      	mov	r0, r4
20004df0:	3501      	adds	r5, #1
20004df2:	f001 fbb1 	bl	20006558 <__multadd>
20004df6:	4651      	mov	r1, sl
20004df8:	220a      	movs	r2, #10
20004dfa:	2300      	movs	r3, #0
20004dfc:	4607      	mov	r7, r0
20004dfe:	4620      	mov	r0, r4
20004e00:	f001 fbaa 	bl	20006558 <__multadd>
20004e04:	4682      	mov	sl, r0
20004e06:	e7ad      	b.n	20004d64 <_dtoa_r+0xa24>
20004e08:	4658      	mov	r0, fp
20004e0a:	4641      	mov	r1, r8
20004e0c:	f001 f832 	bl	20005e74 <__mcmp>
20004e10:	4681      	mov	r9, r0
20004e12:	e7bd      	b.n	20004d90 <_dtoa_r+0xa50>
20004e14:	4620      	mov	r0, r4
20004e16:	220a      	movs	r2, #10
20004e18:	2300      	movs	r3, #0
20004e1a:	3501      	adds	r5, #1
20004e1c:	f001 fb9c 	bl	20006558 <__multadd>
20004e20:	4607      	mov	r7, r0
20004e22:	4682      	mov	sl, r0
20004e24:	e79e      	b.n	20004d64 <_dtoa_r+0xa24>
20004e26:	9612      	str	r6, [sp, #72]	; 0x48
20004e28:	f8dd c020 	ldr.w	ip, [sp, #32]
20004e2c:	e459      	b.n	200046e2 <_dtoa_r+0x3a2>
20004e2e:	4275      	negs	r5, r6
20004e30:	2d00      	cmp	r5, #0
20004e32:	f040 8101 	bne.w	20005038 <_dtoa_r+0xcf8>
20004e36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004e3a:	f04f 0802 	mov.w	r8, #2
20004e3e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004e42:	e40c      	b.n	2000465e <_dtoa_r+0x31e>
20004e44:	f248 31b8 	movw	r1, #33720	; 0x83b8
20004e48:	4642      	mov	r2, r8
20004e4a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004e4e:	464b      	mov	r3, r9
20004e50:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20004e54:	f8cd c00c 	str.w	ip, [sp, #12]
20004e58:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004e5a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20004e5e:	f002 fb89 	bl	20007574 <__aeabi_dmul>
20004e62:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20004e66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004e6a:	f002 fe1d 	bl	20007aa8 <__aeabi_d2iz>
20004e6e:	4607      	mov	r7, r0
20004e70:	f002 fb1a 	bl	200074a8 <__aeabi_i2d>
20004e74:	460b      	mov	r3, r1
20004e76:	4602      	mov	r2, r0
20004e78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004e7c:	f002 f9c6 	bl	2000720c <__aeabi_dsub>
20004e80:	f107 0330 	add.w	r3, r7, #48	; 0x30
20004e84:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004e88:	f805 3b01 	strb.w	r3, [r5], #1
20004e8c:	f8dd c00c 	ldr.w	ip, [sp, #12]
20004e90:	f1bc 0f01 	cmp.w	ip, #1
20004e94:	d029      	beq.n	20004eea <_dtoa_r+0xbaa>
20004e96:	46d1      	mov	r9, sl
20004e98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004e9c:	46b2      	mov	sl, r6
20004e9e:	9e10      	ldr	r6, [sp, #64]	; 0x40
20004ea0:	951c      	str	r5, [sp, #112]	; 0x70
20004ea2:	2701      	movs	r7, #1
20004ea4:	4665      	mov	r5, ip
20004ea6:	46a0      	mov	r8, r4
20004ea8:	f240 0300 	movw	r3, #0
20004eac:	2200      	movs	r2, #0
20004eae:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004eb2:	f002 fb5f 	bl	20007574 <__aeabi_dmul>
20004eb6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004eba:	f002 fdf5 	bl	20007aa8 <__aeabi_d2iz>
20004ebe:	4604      	mov	r4, r0
20004ec0:	f002 faf2 	bl	200074a8 <__aeabi_i2d>
20004ec4:	3430      	adds	r4, #48	; 0x30
20004ec6:	4602      	mov	r2, r0
20004ec8:	460b      	mov	r3, r1
20004eca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004ece:	f002 f99d 	bl	2000720c <__aeabi_dsub>
20004ed2:	55f4      	strb	r4, [r6, r7]
20004ed4:	3701      	adds	r7, #1
20004ed6:	42af      	cmp	r7, r5
20004ed8:	d1e6      	bne.n	20004ea8 <_dtoa_r+0xb68>
20004eda:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20004edc:	3f01      	subs	r7, #1
20004ede:	4656      	mov	r6, sl
20004ee0:	4644      	mov	r4, r8
20004ee2:	46ca      	mov	sl, r9
20004ee4:	19ed      	adds	r5, r5, r7
20004ee6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004eea:	f240 0300 	movw	r3, #0
20004eee:	2200      	movs	r2, #0
20004ef0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20004ef4:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20004ef8:	f002 f98a 	bl	20007210 <__adddf3>
20004efc:	4602      	mov	r2, r0
20004efe:	460b      	mov	r3, r1
20004f00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004f04:	f002 fdc6 	bl	20007a94 <__aeabi_dcmpgt>
20004f08:	b9f0      	cbnz	r0, 20004f48 <_dtoa_r+0xc08>
20004f0a:	f240 0100 	movw	r1, #0
20004f0e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20004f12:	2000      	movs	r0, #0
20004f14:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20004f18:	f002 f978 	bl	2000720c <__aeabi_dsub>
20004f1c:	4602      	mov	r2, r0
20004f1e:	460b      	mov	r3, r1
20004f20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004f24:	f002 fd98 	bl	20007a58 <__aeabi_dcmplt>
20004f28:	2800      	cmp	r0, #0
20004f2a:	f43f acac 	beq.w	20004886 <_dtoa_r+0x546>
20004f2e:	462b      	mov	r3, r5
20004f30:	461d      	mov	r5, r3
20004f32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20004f36:	2a30      	cmp	r2, #48	; 0x30
20004f38:	d0fa      	beq.n	20004f30 <_dtoa_r+0xbf0>
20004f3a:	e61d      	b.n	20004b78 <_dtoa_r+0x838>
20004f3c:	9810      	ldr	r0, [sp, #64]	; 0x40
20004f3e:	f7ff ba40 	b.w	200043c2 <_dtoa_r+0x82>
20004f42:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20004f46:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20004f48:	9e12      	ldr	r6, [sp, #72]	; 0x48
20004f4a:	9910      	ldr	r1, [sp, #64]	; 0x40
20004f4c:	e550      	b.n	200049f0 <_dtoa_r+0x6b0>
20004f4e:	4658      	mov	r0, fp
20004f50:	9906      	ldr	r1, [sp, #24]
20004f52:	f000 ff8f 	bl	20005e74 <__mcmp>
20004f56:	2800      	cmp	r0, #0
20004f58:	f6bf add0 	bge.w	20004afc <_dtoa_r+0x7bc>
20004f5c:	4659      	mov	r1, fp
20004f5e:	4620      	mov	r0, r4
20004f60:	220a      	movs	r2, #10
20004f62:	2300      	movs	r3, #0
20004f64:	f001 faf8 	bl	20006558 <__multadd>
20004f68:	9916      	ldr	r1, [sp, #88]	; 0x58
20004f6a:	3e01      	subs	r6, #1
20004f6c:	4683      	mov	fp, r0
20004f6e:	2900      	cmp	r1, #0
20004f70:	f040 8119 	bne.w	200051a6 <_dtoa_r+0xe66>
20004f74:	9a11      	ldr	r2, [sp, #68]	; 0x44
20004f76:	9208      	str	r2, [sp, #32]
20004f78:	e5c0      	b.n	20004afc <_dtoa_r+0x7bc>
20004f7a:	9806      	ldr	r0, [sp, #24]
20004f7c:	6903      	ldr	r3, [r0, #16]
20004f7e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20004f82:	6918      	ldr	r0, [r3, #16]
20004f84:	f000 ff24 	bl	20005dd0 <__hi0bits>
20004f88:	f1c0 0320 	rsb	r3, r0, #32
20004f8c:	e595      	b.n	20004aba <_dtoa_r+0x77a>
20004f8e:	2101      	movs	r1, #1
20004f90:	9111      	str	r1, [sp, #68]	; 0x44
20004f92:	9108      	str	r1, [sp, #32]
20004f94:	912b      	str	r1, [sp, #172]	; 0xac
20004f96:	f7ff bb0f 	b.w	200045b8 <_dtoa_r+0x278>
20004f9a:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004f9c:	46b1      	mov	r9, r6
20004f9e:	9f16      	ldr	r7, [sp, #88]	; 0x58
20004fa0:	46aa      	mov	sl, r5
20004fa2:	f8dd 8018 	ldr.w	r8, [sp, #24]
20004fa6:	9e08      	ldr	r6, [sp, #32]
20004fa8:	e002      	b.n	20004fb0 <_dtoa_r+0xc70>
20004faa:	f001 fad5 	bl	20006558 <__multadd>
20004fae:	4683      	mov	fp, r0
20004fb0:	4641      	mov	r1, r8
20004fb2:	4658      	mov	r0, fp
20004fb4:	f7ff f934 	bl	20004220 <quorem>
20004fb8:	3501      	adds	r5, #1
20004fba:	220a      	movs	r2, #10
20004fbc:	2300      	movs	r3, #0
20004fbe:	4659      	mov	r1, fp
20004fc0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
20004fc4:	f80a c007 	strb.w	ip, [sl, r7]
20004fc8:	3701      	adds	r7, #1
20004fca:	4620      	mov	r0, r4
20004fcc:	42be      	cmp	r6, r7
20004fce:	dcec      	bgt.n	20004faa <_dtoa_r+0xc6a>
20004fd0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20004fd4:	464e      	mov	r6, r9
20004fd6:	2700      	movs	r7, #0
20004fd8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004fdc:	4659      	mov	r1, fp
20004fde:	2201      	movs	r2, #1
20004fe0:	4620      	mov	r0, r4
20004fe2:	f001 f9b7 	bl	20006354 <__lshift>
20004fe6:	9906      	ldr	r1, [sp, #24]
20004fe8:	4683      	mov	fp, r0
20004fea:	f000 ff43 	bl	20005e74 <__mcmp>
20004fee:	2800      	cmp	r0, #0
20004ff0:	dd0f      	ble.n	20005012 <_dtoa_r+0xcd2>
20004ff2:	9910      	ldr	r1, [sp, #64]	; 0x40
20004ff4:	e000      	b.n	20004ff8 <_dtoa_r+0xcb8>
20004ff6:	461d      	mov	r5, r3
20004ff8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20004ffc:	1e6b      	subs	r3, r5, #1
20004ffe:	2a39      	cmp	r2, #57	; 0x39
20005000:	f040 808c 	bne.w	2000511c <_dtoa_r+0xddc>
20005004:	428b      	cmp	r3, r1
20005006:	d1f6      	bne.n	20004ff6 <_dtoa_r+0xcb6>
20005008:	9910      	ldr	r1, [sp, #64]	; 0x40
2000500a:	2331      	movs	r3, #49	; 0x31
2000500c:	3601      	adds	r6, #1
2000500e:	700b      	strb	r3, [r1, #0]
20005010:	e59a      	b.n	20004b48 <_dtoa_r+0x808>
20005012:	d103      	bne.n	2000501c <_dtoa_r+0xcdc>
20005014:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005016:	f010 0f01 	tst.w	r0, #1
2000501a:	d1ea      	bne.n	20004ff2 <_dtoa_r+0xcb2>
2000501c:	462b      	mov	r3, r5
2000501e:	461d      	mov	r5, r3
20005020:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20005024:	2a30      	cmp	r2, #48	; 0x30
20005026:	d0fa      	beq.n	2000501e <_dtoa_r+0xcde>
20005028:	e58e      	b.n	20004b48 <_dtoa_r+0x808>
2000502a:	4659      	mov	r1, fp
2000502c:	9a15      	ldr	r2, [sp, #84]	; 0x54
2000502e:	4620      	mov	r0, r4
20005030:	f001 fad6 	bl	200065e0 <__pow5mult>
20005034:	4683      	mov	fp, r0
20005036:	e528      	b.n	20004a8a <_dtoa_r+0x74a>
20005038:	f005 030f 	and.w	r3, r5, #15
2000503c:	f248 32b8 	movw	r2, #33720	; 0x83b8
20005040:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005044:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005048:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
2000504c:	e9d3 2300 	ldrd	r2, r3, [r3]
20005050:	f002 fa90 	bl	20007574 <__aeabi_dmul>
20005054:	112d      	asrs	r5, r5, #4
20005056:	bf08      	it	eq
20005058:	f04f 0802 	moveq.w	r8, #2
2000505c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005060:	f43f aafd 	beq.w	2000465e <_dtoa_r+0x31e>
20005064:	f248 4790 	movw	r7, #33936	; 0x8490
20005068:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000506c:	f04f 0802 	mov.w	r8, #2
20005070:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005074:	f015 0f01 	tst.w	r5, #1
20005078:	4610      	mov	r0, r2
2000507a:	4619      	mov	r1, r3
2000507c:	d007      	beq.n	2000508e <_dtoa_r+0xd4e>
2000507e:	e9d7 2300 	ldrd	r2, r3, [r7]
20005082:	f108 0801 	add.w	r8, r8, #1
20005086:	f002 fa75 	bl	20007574 <__aeabi_dmul>
2000508a:	4602      	mov	r2, r0
2000508c:	460b      	mov	r3, r1
2000508e:	3708      	adds	r7, #8
20005090:	106d      	asrs	r5, r5, #1
20005092:	d1ef      	bne.n	20005074 <_dtoa_r+0xd34>
20005094:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20005098:	f7ff bae1 	b.w	2000465e <_dtoa_r+0x31e>
2000509c:	9915      	ldr	r1, [sp, #84]	; 0x54
2000509e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200050a0:	1a5b      	subs	r3, r3, r1
200050a2:	18c9      	adds	r1, r1, r3
200050a4:	18d2      	adds	r2, r2, r3
200050a6:	9115      	str	r1, [sp, #84]	; 0x54
200050a8:	9217      	str	r2, [sp, #92]	; 0x5c
200050aa:	e5a0      	b.n	20004bee <_dtoa_r+0x8ae>
200050ac:	4659      	mov	r1, fp
200050ae:	4620      	mov	r0, r4
200050b0:	f001 fa96 	bl	200065e0 <__pow5mult>
200050b4:	4683      	mov	fp, r0
200050b6:	e4e8      	b.n	20004a8a <_dtoa_r+0x74a>
200050b8:	9919      	ldr	r1, [sp, #100]	; 0x64
200050ba:	2900      	cmp	r1, #0
200050bc:	d047      	beq.n	2000514e <_dtoa_r+0xe0e>
200050be:	f503 6386 	add.w	r3, r3, #1072	; 0x430
200050c2:	9f15      	ldr	r7, [sp, #84]	; 0x54
200050c4:	3303      	adds	r3, #3
200050c6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200050c8:	e597      	b.n	20004bfa <_dtoa_r+0x8ba>
200050ca:	3201      	adds	r2, #1
200050cc:	b2d2      	uxtb	r2, r2
200050ce:	e49d      	b.n	20004a0c <_dtoa_r+0x6cc>
200050d0:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200050d4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
200050d8:	9e1d      	ldr	r6, [sp, #116]	; 0x74
200050da:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200050dc:	f7ff bbd3 	b.w	20004886 <_dtoa_r+0x546>
200050e0:	990f      	ldr	r1, [sp, #60]	; 0x3c
200050e2:	2300      	movs	r3, #0
200050e4:	9808      	ldr	r0, [sp, #32]
200050e6:	1a0d      	subs	r5, r1, r0
200050e8:	e587      	b.n	20004bfa <_dtoa_r+0x8ba>
200050ea:	f1b9 0f00 	cmp.w	r9, #0
200050ee:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200050f0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200050f2:	dd0f      	ble.n	20005114 <_dtoa_r+0xdd4>
200050f4:	4659      	mov	r1, fp
200050f6:	2201      	movs	r2, #1
200050f8:	4620      	mov	r0, r4
200050fa:	f001 f92b 	bl	20006354 <__lshift>
200050fe:	9906      	ldr	r1, [sp, #24]
20005100:	4683      	mov	fp, r0
20005102:	f000 feb7 	bl	20005e74 <__mcmp>
20005106:	2800      	cmp	r0, #0
20005108:	dd47      	ble.n	2000519a <_dtoa_r+0xe5a>
2000510a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000510c:	2939      	cmp	r1, #57	; 0x39
2000510e:	d031      	beq.n	20005174 <_dtoa_r+0xe34>
20005110:	3101      	adds	r1, #1
20005112:	910b      	str	r1, [sp, #44]	; 0x2c
20005114:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005116:	f805 2b01 	strb.w	r2, [r5], #1
2000511a:	e515      	b.n	20004b48 <_dtoa_r+0x808>
2000511c:	3201      	adds	r2, #1
2000511e:	701a      	strb	r2, [r3, #0]
20005120:	e512      	b.n	20004b48 <_dtoa_r+0x808>
20005122:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20005124:	4620      	mov	r0, r4
20005126:	6851      	ldr	r1, [r2, #4]
20005128:	f000 fffa 	bl	20006120 <_Balloc>
2000512c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
2000512e:	f103 010c 	add.w	r1, r3, #12
20005132:	691a      	ldr	r2, [r3, #16]
20005134:	3202      	adds	r2, #2
20005136:	0092      	lsls	r2, r2, #2
20005138:	4605      	mov	r5, r0
2000513a:	300c      	adds	r0, #12
2000513c:	f7fd f95e 	bl	200023fc <memcpy>
20005140:	4620      	mov	r0, r4
20005142:	4629      	mov	r1, r5
20005144:	2201      	movs	r2, #1
20005146:	f001 f905 	bl	20006354 <__lshift>
2000514a:	4682      	mov	sl, r0
2000514c:	e601      	b.n	20004d52 <_dtoa_r+0xa12>
2000514e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20005150:	9f15      	ldr	r7, [sp, #84]	; 0x54
20005152:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005154:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20005158:	e54f      	b.n	20004bfa <_dtoa_r+0x8ba>
2000515a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000515c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000515e:	e73d      	b.n	20004fdc <_dtoa_r+0xc9c>
20005160:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005162:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005164:	2b39      	cmp	r3, #57	; 0x39
20005166:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20005168:	d004      	beq.n	20005174 <_dtoa_r+0xe34>
2000516a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000516c:	1c43      	adds	r3, r0, #1
2000516e:	f805 3b01 	strb.w	r3, [r5], #1
20005172:	e4e9      	b.n	20004b48 <_dtoa_r+0x808>
20005174:	2339      	movs	r3, #57	; 0x39
20005176:	f805 3b01 	strb.w	r3, [r5], #1
2000517a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000517c:	e73c      	b.n	20004ff8 <_dtoa_r+0xcb8>
2000517e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005180:	4633      	mov	r3, r6
20005182:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005184:	2839      	cmp	r0, #57	; 0x39
20005186:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20005188:	d0f4      	beq.n	20005174 <_dtoa_r+0xe34>
2000518a:	2b00      	cmp	r3, #0
2000518c:	dd01      	ble.n	20005192 <_dtoa_r+0xe52>
2000518e:	3001      	adds	r0, #1
20005190:	900b      	str	r0, [sp, #44]	; 0x2c
20005192:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005194:	f805 1b01 	strb.w	r1, [r5], #1
20005198:	e4d6      	b.n	20004b48 <_dtoa_r+0x808>
2000519a:	d1bb      	bne.n	20005114 <_dtoa_r+0xdd4>
2000519c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000519e:	f010 0f01 	tst.w	r0, #1
200051a2:	d0b7      	beq.n	20005114 <_dtoa_r+0xdd4>
200051a4:	e7b1      	b.n	2000510a <_dtoa_r+0xdca>
200051a6:	2300      	movs	r3, #0
200051a8:	990c      	ldr	r1, [sp, #48]	; 0x30
200051aa:	4620      	mov	r0, r4
200051ac:	220a      	movs	r2, #10
200051ae:	f001 f9d3 	bl	20006558 <__multadd>
200051b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
200051b4:	9308      	str	r3, [sp, #32]
200051b6:	900c      	str	r0, [sp, #48]	; 0x30
200051b8:	e4a0      	b.n	20004afc <_dtoa_r+0x7bc>
200051ba:	9908      	ldr	r1, [sp, #32]
200051bc:	290e      	cmp	r1, #14
200051be:	bf8c      	ite	hi
200051c0:	2700      	movhi	r7, #0
200051c2:	f007 0701 	andls.w	r7, r7, #1
200051c6:	f7ff b9fa 	b.w	200045be <_dtoa_r+0x27e>
200051ca:	f43f ac81 	beq.w	20004ad0 <_dtoa_r+0x790>
200051ce:	331c      	adds	r3, #28
200051d0:	e479      	b.n	20004ac6 <_dtoa_r+0x786>
200051d2:	2701      	movs	r7, #1
200051d4:	f7ff b98a 	b.w	200044ec <_dtoa_r+0x1ac>

200051d8 <_fflush_r>:
200051d8:	690b      	ldr	r3, [r1, #16]
200051da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200051de:	460c      	mov	r4, r1
200051e0:	4680      	mov	r8, r0
200051e2:	2b00      	cmp	r3, #0
200051e4:	d071      	beq.n	200052ca <_fflush_r+0xf2>
200051e6:	b110      	cbz	r0, 200051ee <_fflush_r+0x16>
200051e8:	6983      	ldr	r3, [r0, #24]
200051ea:	2b00      	cmp	r3, #0
200051ec:	d078      	beq.n	200052e0 <_fflush_r+0x108>
200051ee:	f248 3310 	movw	r3, #33552	; 0x8310
200051f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200051f6:	429c      	cmp	r4, r3
200051f8:	bf08      	it	eq
200051fa:	f8d8 4004 	ldreq.w	r4, [r8, #4]
200051fe:	d010      	beq.n	20005222 <_fflush_r+0x4a>
20005200:	f248 3330 	movw	r3, #33584	; 0x8330
20005204:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005208:	429c      	cmp	r4, r3
2000520a:	bf08      	it	eq
2000520c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20005210:	d007      	beq.n	20005222 <_fflush_r+0x4a>
20005212:	f248 3350 	movw	r3, #33616	; 0x8350
20005216:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000521a:	429c      	cmp	r4, r3
2000521c:	bf08      	it	eq
2000521e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20005222:	89a3      	ldrh	r3, [r4, #12]
20005224:	b21a      	sxth	r2, r3
20005226:	f012 0f08 	tst.w	r2, #8
2000522a:	d135      	bne.n	20005298 <_fflush_r+0xc0>
2000522c:	6862      	ldr	r2, [r4, #4]
2000522e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20005232:	81a3      	strh	r3, [r4, #12]
20005234:	2a00      	cmp	r2, #0
20005236:	dd5e      	ble.n	200052f6 <_fflush_r+0x11e>
20005238:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000523a:	2e00      	cmp	r6, #0
2000523c:	d045      	beq.n	200052ca <_fflush_r+0xf2>
2000523e:	b29b      	uxth	r3, r3
20005240:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20005244:	bf18      	it	ne
20005246:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20005248:	d059      	beq.n	200052fe <_fflush_r+0x126>
2000524a:	f013 0f04 	tst.w	r3, #4
2000524e:	d14a      	bne.n	200052e6 <_fflush_r+0x10e>
20005250:	2300      	movs	r3, #0
20005252:	4640      	mov	r0, r8
20005254:	6a21      	ldr	r1, [r4, #32]
20005256:	462a      	mov	r2, r5
20005258:	47b0      	blx	r6
2000525a:	4285      	cmp	r5, r0
2000525c:	d138      	bne.n	200052d0 <_fflush_r+0xf8>
2000525e:	89a1      	ldrh	r1, [r4, #12]
20005260:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20005264:	6922      	ldr	r2, [r4, #16]
20005266:	f2c0 0300 	movt	r3, #0
2000526a:	ea01 0303 	and.w	r3, r1, r3
2000526e:	2100      	movs	r1, #0
20005270:	6061      	str	r1, [r4, #4]
20005272:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20005276:	6b61      	ldr	r1, [r4, #52]	; 0x34
20005278:	81a3      	strh	r3, [r4, #12]
2000527a:	6022      	str	r2, [r4, #0]
2000527c:	bf18      	it	ne
2000527e:	6565      	strne	r5, [r4, #84]	; 0x54
20005280:	b319      	cbz	r1, 200052ca <_fflush_r+0xf2>
20005282:	f104 0344 	add.w	r3, r4, #68	; 0x44
20005286:	4299      	cmp	r1, r3
20005288:	d002      	beq.n	20005290 <_fflush_r+0xb8>
2000528a:	4640      	mov	r0, r8
2000528c:	f000 f998 	bl	200055c0 <_free_r>
20005290:	2000      	movs	r0, #0
20005292:	6360      	str	r0, [r4, #52]	; 0x34
20005294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005298:	6926      	ldr	r6, [r4, #16]
2000529a:	b1b6      	cbz	r6, 200052ca <_fflush_r+0xf2>
2000529c:	6825      	ldr	r5, [r4, #0]
2000529e:	6026      	str	r6, [r4, #0]
200052a0:	1bad      	subs	r5, r5, r6
200052a2:	f012 0f03 	tst.w	r2, #3
200052a6:	bf0c      	ite	eq
200052a8:	6963      	ldreq	r3, [r4, #20]
200052aa:	2300      	movne	r3, #0
200052ac:	60a3      	str	r3, [r4, #8]
200052ae:	e00a      	b.n	200052c6 <_fflush_r+0xee>
200052b0:	4632      	mov	r2, r6
200052b2:	462b      	mov	r3, r5
200052b4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200052b6:	4640      	mov	r0, r8
200052b8:	6a21      	ldr	r1, [r4, #32]
200052ba:	47b8      	blx	r7
200052bc:	2800      	cmp	r0, #0
200052be:	ebc0 0505 	rsb	r5, r0, r5
200052c2:	4406      	add	r6, r0
200052c4:	dd04      	ble.n	200052d0 <_fflush_r+0xf8>
200052c6:	2d00      	cmp	r5, #0
200052c8:	dcf2      	bgt.n	200052b0 <_fflush_r+0xd8>
200052ca:	2000      	movs	r0, #0
200052cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200052d0:	89a3      	ldrh	r3, [r4, #12]
200052d2:	f04f 30ff 	mov.w	r0, #4294967295
200052d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200052da:	81a3      	strh	r3, [r4, #12]
200052dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200052e0:	f000 f8ea 	bl	200054b8 <__sinit>
200052e4:	e783      	b.n	200051ee <_fflush_r+0x16>
200052e6:	6862      	ldr	r2, [r4, #4]
200052e8:	6b63      	ldr	r3, [r4, #52]	; 0x34
200052ea:	1aad      	subs	r5, r5, r2
200052ec:	2b00      	cmp	r3, #0
200052ee:	d0af      	beq.n	20005250 <_fflush_r+0x78>
200052f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
200052f2:	1aed      	subs	r5, r5, r3
200052f4:	e7ac      	b.n	20005250 <_fflush_r+0x78>
200052f6:	6c22      	ldr	r2, [r4, #64]	; 0x40
200052f8:	2a00      	cmp	r2, #0
200052fa:	dc9d      	bgt.n	20005238 <_fflush_r+0x60>
200052fc:	e7e5      	b.n	200052ca <_fflush_r+0xf2>
200052fe:	2301      	movs	r3, #1
20005300:	4640      	mov	r0, r8
20005302:	6a21      	ldr	r1, [r4, #32]
20005304:	47b0      	blx	r6
20005306:	f1b0 3fff 	cmp.w	r0, #4294967295
2000530a:	4605      	mov	r5, r0
2000530c:	d002      	beq.n	20005314 <_fflush_r+0x13c>
2000530e:	89a3      	ldrh	r3, [r4, #12]
20005310:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20005312:	e79a      	b.n	2000524a <_fflush_r+0x72>
20005314:	f8d8 3000 	ldr.w	r3, [r8]
20005318:	2b1d      	cmp	r3, #29
2000531a:	d0d6      	beq.n	200052ca <_fflush_r+0xf2>
2000531c:	89a3      	ldrh	r3, [r4, #12]
2000531e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20005322:	81a3      	strh	r3, [r4, #12]
20005324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20005328 <fflush>:
20005328:	4601      	mov	r1, r0
2000532a:	b128      	cbz	r0, 20005338 <fflush+0x10>
2000532c:	f248 5324 	movw	r3, #34084	; 0x8524
20005330:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005334:	6818      	ldr	r0, [r3, #0]
20005336:	e74f      	b.n	200051d8 <_fflush_r>
20005338:	f248 2390 	movw	r3, #33424	; 0x8290
2000533c:	f245 11d9 	movw	r1, #20953	; 0x51d9
20005340:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005344:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005348:	6818      	ldr	r0, [r3, #0]
2000534a:	f000 bbb3 	b.w	20005ab4 <_fwalk_reent>
2000534e:	bf00      	nop

20005350 <__sfp_lock_acquire>:
20005350:	4770      	bx	lr
20005352:	bf00      	nop

20005354 <__sfp_lock_release>:
20005354:	4770      	bx	lr
20005356:	bf00      	nop

20005358 <__sinit_lock_acquire>:
20005358:	4770      	bx	lr
2000535a:	bf00      	nop

2000535c <__sinit_lock_release>:
2000535c:	4770      	bx	lr
2000535e:	bf00      	nop

20005360 <__fp_lock>:
20005360:	2000      	movs	r0, #0
20005362:	4770      	bx	lr

20005364 <__fp_unlock>:
20005364:	2000      	movs	r0, #0
20005366:	4770      	bx	lr

20005368 <__fp_unlock_all>:
20005368:	f248 5324 	movw	r3, #34084	; 0x8524
2000536c:	f245 3165 	movw	r1, #21349	; 0x5365
20005370:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005374:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005378:	6818      	ldr	r0, [r3, #0]
2000537a:	f000 bbc5 	b.w	20005b08 <_fwalk>
2000537e:	bf00      	nop

20005380 <__fp_lock_all>:
20005380:	f248 5324 	movw	r3, #34084	; 0x8524
20005384:	f245 3161 	movw	r1, #21345	; 0x5361
20005388:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000538c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005390:	6818      	ldr	r0, [r3, #0]
20005392:	f000 bbb9 	b.w	20005b08 <_fwalk>
20005396:	bf00      	nop

20005398 <_cleanup_r>:
20005398:	f646 61c9 	movw	r1, #28361	; 0x6ec9
2000539c:	f2c2 0100 	movt	r1, #8192	; 0x2000
200053a0:	f000 bbb2 	b.w	20005b08 <_fwalk>

200053a4 <_cleanup>:
200053a4:	f248 2390 	movw	r3, #33424	; 0x8290
200053a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200053ac:	6818      	ldr	r0, [r3, #0]
200053ae:	e7f3      	b.n	20005398 <_cleanup_r>

200053b0 <std>:
200053b0:	b510      	push	{r4, lr}
200053b2:	4604      	mov	r4, r0
200053b4:	2300      	movs	r3, #0
200053b6:	305c      	adds	r0, #92	; 0x5c
200053b8:	81a1      	strh	r1, [r4, #12]
200053ba:	4619      	mov	r1, r3
200053bc:	81e2      	strh	r2, [r4, #14]
200053be:	2208      	movs	r2, #8
200053c0:	6023      	str	r3, [r4, #0]
200053c2:	6063      	str	r3, [r4, #4]
200053c4:	60a3      	str	r3, [r4, #8]
200053c6:	6663      	str	r3, [r4, #100]	; 0x64
200053c8:	6123      	str	r3, [r4, #16]
200053ca:	6163      	str	r3, [r4, #20]
200053cc:	61a3      	str	r3, [r4, #24]
200053ce:	f7fd f8dd 	bl	2000258c <memset>
200053d2:	f646 3089 	movw	r0, #27529	; 0x6b89
200053d6:	f646 314d 	movw	r1, #27469	; 0x6b4d
200053da:	f646 3225 	movw	r2, #27429	; 0x6b25
200053de:	f646 331d 	movw	r3, #27421	; 0x6b1d
200053e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200053e6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200053ea:	f2c2 0200 	movt	r2, #8192	; 0x2000
200053ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200053f2:	6260      	str	r0, [r4, #36]	; 0x24
200053f4:	62a1      	str	r1, [r4, #40]	; 0x28
200053f6:	62e2      	str	r2, [r4, #44]	; 0x2c
200053f8:	6323      	str	r3, [r4, #48]	; 0x30
200053fa:	6224      	str	r4, [r4, #32]
200053fc:	bd10      	pop	{r4, pc}
200053fe:	bf00      	nop

20005400 <__sfmoreglue>:
20005400:	b570      	push	{r4, r5, r6, lr}
20005402:	2568      	movs	r5, #104	; 0x68
20005404:	460e      	mov	r6, r1
20005406:	fb05 f501 	mul.w	r5, r5, r1
2000540a:	f105 010c 	add.w	r1, r5, #12
2000540e:	f7fc fd23 	bl	20001e58 <_malloc_r>
20005412:	4604      	mov	r4, r0
20005414:	b148      	cbz	r0, 2000542a <__sfmoreglue+0x2a>
20005416:	f100 030c 	add.w	r3, r0, #12
2000541a:	2100      	movs	r1, #0
2000541c:	6046      	str	r6, [r0, #4]
2000541e:	462a      	mov	r2, r5
20005420:	4618      	mov	r0, r3
20005422:	6021      	str	r1, [r4, #0]
20005424:	60a3      	str	r3, [r4, #8]
20005426:	f7fd f8b1 	bl	2000258c <memset>
2000542a:	4620      	mov	r0, r4
2000542c:	bd70      	pop	{r4, r5, r6, pc}
2000542e:	bf00      	nop

20005430 <__sfp>:
20005430:	f248 2390 	movw	r3, #33424	; 0x8290
20005434:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005438:	b570      	push	{r4, r5, r6, lr}
2000543a:	681d      	ldr	r5, [r3, #0]
2000543c:	4606      	mov	r6, r0
2000543e:	69ab      	ldr	r3, [r5, #24]
20005440:	2b00      	cmp	r3, #0
20005442:	d02a      	beq.n	2000549a <__sfp+0x6a>
20005444:	35d8      	adds	r5, #216	; 0xd8
20005446:	686b      	ldr	r3, [r5, #4]
20005448:	68ac      	ldr	r4, [r5, #8]
2000544a:	3b01      	subs	r3, #1
2000544c:	d503      	bpl.n	20005456 <__sfp+0x26>
2000544e:	e020      	b.n	20005492 <__sfp+0x62>
20005450:	3468      	adds	r4, #104	; 0x68
20005452:	3b01      	subs	r3, #1
20005454:	d41d      	bmi.n	20005492 <__sfp+0x62>
20005456:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
2000545a:	2a00      	cmp	r2, #0
2000545c:	d1f8      	bne.n	20005450 <__sfp+0x20>
2000545e:	2500      	movs	r5, #0
20005460:	f04f 33ff 	mov.w	r3, #4294967295
20005464:	6665      	str	r5, [r4, #100]	; 0x64
20005466:	f104 005c 	add.w	r0, r4, #92	; 0x5c
2000546a:	81e3      	strh	r3, [r4, #14]
2000546c:	4629      	mov	r1, r5
2000546e:	f04f 0301 	mov.w	r3, #1
20005472:	6025      	str	r5, [r4, #0]
20005474:	81a3      	strh	r3, [r4, #12]
20005476:	2208      	movs	r2, #8
20005478:	60a5      	str	r5, [r4, #8]
2000547a:	6065      	str	r5, [r4, #4]
2000547c:	6125      	str	r5, [r4, #16]
2000547e:	6165      	str	r5, [r4, #20]
20005480:	61a5      	str	r5, [r4, #24]
20005482:	f7fd f883 	bl	2000258c <memset>
20005486:	64e5      	str	r5, [r4, #76]	; 0x4c
20005488:	6365      	str	r5, [r4, #52]	; 0x34
2000548a:	63a5      	str	r5, [r4, #56]	; 0x38
2000548c:	64a5      	str	r5, [r4, #72]	; 0x48
2000548e:	4620      	mov	r0, r4
20005490:	bd70      	pop	{r4, r5, r6, pc}
20005492:	6828      	ldr	r0, [r5, #0]
20005494:	b128      	cbz	r0, 200054a2 <__sfp+0x72>
20005496:	4605      	mov	r5, r0
20005498:	e7d5      	b.n	20005446 <__sfp+0x16>
2000549a:	4628      	mov	r0, r5
2000549c:	f000 f80c 	bl	200054b8 <__sinit>
200054a0:	e7d0      	b.n	20005444 <__sfp+0x14>
200054a2:	4630      	mov	r0, r6
200054a4:	2104      	movs	r1, #4
200054a6:	f7ff ffab 	bl	20005400 <__sfmoreglue>
200054aa:	6028      	str	r0, [r5, #0]
200054ac:	2800      	cmp	r0, #0
200054ae:	d1f2      	bne.n	20005496 <__sfp+0x66>
200054b0:	230c      	movs	r3, #12
200054b2:	4604      	mov	r4, r0
200054b4:	6033      	str	r3, [r6, #0]
200054b6:	e7ea      	b.n	2000548e <__sfp+0x5e>

200054b8 <__sinit>:
200054b8:	b570      	push	{r4, r5, r6, lr}
200054ba:	6986      	ldr	r6, [r0, #24]
200054bc:	4604      	mov	r4, r0
200054be:	b106      	cbz	r6, 200054c2 <__sinit+0xa>
200054c0:	bd70      	pop	{r4, r5, r6, pc}
200054c2:	f245 3399 	movw	r3, #21401	; 0x5399
200054c6:	2501      	movs	r5, #1
200054c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200054cc:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
200054d0:	6283      	str	r3, [r0, #40]	; 0x28
200054d2:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
200054d6:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
200054da:	6185      	str	r5, [r0, #24]
200054dc:	f7ff ffa8 	bl	20005430 <__sfp>
200054e0:	6060      	str	r0, [r4, #4]
200054e2:	4620      	mov	r0, r4
200054e4:	f7ff ffa4 	bl	20005430 <__sfp>
200054e8:	60a0      	str	r0, [r4, #8]
200054ea:	4620      	mov	r0, r4
200054ec:	f7ff ffa0 	bl	20005430 <__sfp>
200054f0:	4632      	mov	r2, r6
200054f2:	2104      	movs	r1, #4
200054f4:	4623      	mov	r3, r4
200054f6:	60e0      	str	r0, [r4, #12]
200054f8:	6860      	ldr	r0, [r4, #4]
200054fa:	f7ff ff59 	bl	200053b0 <std>
200054fe:	462a      	mov	r2, r5
20005500:	68a0      	ldr	r0, [r4, #8]
20005502:	2109      	movs	r1, #9
20005504:	4623      	mov	r3, r4
20005506:	f7ff ff53 	bl	200053b0 <std>
2000550a:	4623      	mov	r3, r4
2000550c:	68e0      	ldr	r0, [r4, #12]
2000550e:	2112      	movs	r1, #18
20005510:	2202      	movs	r2, #2
20005512:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20005516:	e74b      	b.n	200053b0 <std>

20005518 <_malloc_trim_r>:
20005518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000551a:	f248 6418 	movw	r4, #34328	; 0x8618
2000551e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005522:	460f      	mov	r7, r1
20005524:	4605      	mov	r5, r0
20005526:	f7fd f89b 	bl	20002660 <__malloc_lock>
2000552a:	68a3      	ldr	r3, [r4, #8]
2000552c:	685e      	ldr	r6, [r3, #4]
2000552e:	f026 0603 	bic.w	r6, r6, #3
20005532:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20005536:	330f      	adds	r3, #15
20005538:	1bdf      	subs	r7, r3, r7
2000553a:	0b3f      	lsrs	r7, r7, #12
2000553c:	3f01      	subs	r7, #1
2000553e:	033f      	lsls	r7, r7, #12
20005540:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20005544:	db07      	blt.n	20005556 <_malloc_trim_r+0x3e>
20005546:	2100      	movs	r1, #0
20005548:	4628      	mov	r0, r5
2000554a:	f7fd f903 	bl	20002754 <_sbrk_r>
2000554e:	68a3      	ldr	r3, [r4, #8]
20005550:	18f3      	adds	r3, r6, r3
20005552:	4283      	cmp	r3, r0
20005554:	d004      	beq.n	20005560 <_malloc_trim_r+0x48>
20005556:	4628      	mov	r0, r5
20005558:	f7fd f884 	bl	20002664 <__malloc_unlock>
2000555c:	2000      	movs	r0, #0
2000555e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20005560:	4279      	negs	r1, r7
20005562:	4628      	mov	r0, r5
20005564:	f7fd f8f6 	bl	20002754 <_sbrk_r>
20005568:	f1b0 3fff 	cmp.w	r0, #4294967295
2000556c:	d010      	beq.n	20005590 <_malloc_trim_r+0x78>
2000556e:	68a2      	ldr	r2, [r4, #8]
20005570:	f648 2380 	movw	r3, #35456	; 0x8a80
20005574:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005578:	1bf6      	subs	r6, r6, r7
2000557a:	f046 0601 	orr.w	r6, r6, #1
2000557e:	4628      	mov	r0, r5
20005580:	6056      	str	r6, [r2, #4]
20005582:	681a      	ldr	r2, [r3, #0]
20005584:	1bd7      	subs	r7, r2, r7
20005586:	601f      	str	r7, [r3, #0]
20005588:	f7fd f86c 	bl	20002664 <__malloc_unlock>
2000558c:	2001      	movs	r0, #1
2000558e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20005590:	2100      	movs	r1, #0
20005592:	4628      	mov	r0, r5
20005594:	f7fd f8de 	bl	20002754 <_sbrk_r>
20005598:	68a3      	ldr	r3, [r4, #8]
2000559a:	1ac2      	subs	r2, r0, r3
2000559c:	2a0f      	cmp	r2, #15
2000559e:	ddda      	ble.n	20005556 <_malloc_trim_r+0x3e>
200055a0:	f648 2420 	movw	r4, #35360	; 0x8a20
200055a4:	f648 2180 	movw	r1, #35456	; 0x8a80
200055a8:	f2c2 0400 	movt	r4, #8192	; 0x2000
200055ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
200055b0:	f042 0201 	orr.w	r2, r2, #1
200055b4:	6824      	ldr	r4, [r4, #0]
200055b6:	1b00      	subs	r0, r0, r4
200055b8:	6008      	str	r0, [r1, #0]
200055ba:	605a      	str	r2, [r3, #4]
200055bc:	e7cb      	b.n	20005556 <_malloc_trim_r+0x3e>
200055be:	bf00      	nop

200055c0 <_free_r>:
200055c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200055c4:	4605      	mov	r5, r0
200055c6:	460c      	mov	r4, r1
200055c8:	2900      	cmp	r1, #0
200055ca:	f000 8088 	beq.w	200056de <_free_r+0x11e>
200055ce:	f7fd f847 	bl	20002660 <__malloc_lock>
200055d2:	f1a4 0208 	sub.w	r2, r4, #8
200055d6:	f248 6018 	movw	r0, #34328	; 0x8618
200055da:	6856      	ldr	r6, [r2, #4]
200055dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200055e0:	f026 0301 	bic.w	r3, r6, #1
200055e4:	f8d0 c008 	ldr.w	ip, [r0, #8]
200055e8:	18d1      	adds	r1, r2, r3
200055ea:	458c      	cmp	ip, r1
200055ec:	684f      	ldr	r7, [r1, #4]
200055ee:	f027 0703 	bic.w	r7, r7, #3
200055f2:	f000 8095 	beq.w	20005720 <_free_r+0x160>
200055f6:	f016 0601 	ands.w	r6, r6, #1
200055fa:	604f      	str	r7, [r1, #4]
200055fc:	d05f      	beq.n	200056be <_free_r+0xfe>
200055fe:	2600      	movs	r6, #0
20005600:	19cc      	adds	r4, r1, r7
20005602:	6864      	ldr	r4, [r4, #4]
20005604:	f014 0f01 	tst.w	r4, #1
20005608:	d106      	bne.n	20005618 <_free_r+0x58>
2000560a:	19db      	adds	r3, r3, r7
2000560c:	2e00      	cmp	r6, #0
2000560e:	d07a      	beq.n	20005706 <_free_r+0x146>
20005610:	688c      	ldr	r4, [r1, #8]
20005612:	68c9      	ldr	r1, [r1, #12]
20005614:	608c      	str	r4, [r1, #8]
20005616:	60e1      	str	r1, [r4, #12]
20005618:	f043 0101 	orr.w	r1, r3, #1
2000561c:	50d3      	str	r3, [r2, r3]
2000561e:	6051      	str	r1, [r2, #4]
20005620:	2e00      	cmp	r6, #0
20005622:	d147      	bne.n	200056b4 <_free_r+0xf4>
20005624:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20005628:	d35b      	bcc.n	200056e2 <_free_r+0x122>
2000562a:	0a59      	lsrs	r1, r3, #9
2000562c:	2904      	cmp	r1, #4
2000562e:	bf9e      	ittt	ls
20005630:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20005634:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20005638:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000563c:	d928      	bls.n	20005690 <_free_r+0xd0>
2000563e:	2914      	cmp	r1, #20
20005640:	bf9c      	itt	ls
20005642:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20005646:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000564a:	d921      	bls.n	20005690 <_free_r+0xd0>
2000564c:	2954      	cmp	r1, #84	; 0x54
2000564e:	bf9e      	ittt	ls
20005650:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20005654:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20005658:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000565c:	d918      	bls.n	20005690 <_free_r+0xd0>
2000565e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20005662:	bf9e      	ittt	ls
20005664:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20005668:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
2000566c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005670:	d90e      	bls.n	20005690 <_free_r+0xd0>
20005672:	f240 5c54 	movw	ip, #1364	; 0x554
20005676:	4561      	cmp	r1, ip
20005678:	bf95      	itete	ls
2000567a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
2000567e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20005682:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20005686:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
2000568a:	bf98      	it	ls
2000568c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005690:	1904      	adds	r4, r0, r4
20005692:	68a1      	ldr	r1, [r4, #8]
20005694:	42a1      	cmp	r1, r4
20005696:	d103      	bne.n	200056a0 <_free_r+0xe0>
20005698:	e064      	b.n	20005764 <_free_r+0x1a4>
2000569a:	6889      	ldr	r1, [r1, #8]
2000569c:	428c      	cmp	r4, r1
2000569e:	d004      	beq.n	200056aa <_free_r+0xea>
200056a0:	6848      	ldr	r0, [r1, #4]
200056a2:	f020 0003 	bic.w	r0, r0, #3
200056a6:	4283      	cmp	r3, r0
200056a8:	d3f7      	bcc.n	2000569a <_free_r+0xda>
200056aa:	68cb      	ldr	r3, [r1, #12]
200056ac:	60d3      	str	r3, [r2, #12]
200056ae:	6091      	str	r1, [r2, #8]
200056b0:	60ca      	str	r2, [r1, #12]
200056b2:	609a      	str	r2, [r3, #8]
200056b4:	4628      	mov	r0, r5
200056b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200056ba:	f7fc bfd3 	b.w	20002664 <__malloc_unlock>
200056be:	f854 4c08 	ldr.w	r4, [r4, #-8]
200056c2:	f100 0c08 	add.w	ip, r0, #8
200056c6:	1b12      	subs	r2, r2, r4
200056c8:	191b      	adds	r3, r3, r4
200056ca:	6894      	ldr	r4, [r2, #8]
200056cc:	4564      	cmp	r4, ip
200056ce:	d047      	beq.n	20005760 <_free_r+0x1a0>
200056d0:	f8d2 c00c 	ldr.w	ip, [r2, #12]
200056d4:	f8cc 4008 	str.w	r4, [ip, #8]
200056d8:	f8c4 c00c 	str.w	ip, [r4, #12]
200056dc:	e790      	b.n	20005600 <_free_r+0x40>
200056de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200056e2:	08db      	lsrs	r3, r3, #3
200056e4:	f04f 0c01 	mov.w	ip, #1
200056e8:	6846      	ldr	r6, [r0, #4]
200056ea:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
200056ee:	109b      	asrs	r3, r3, #2
200056f0:	fa0c f303 	lsl.w	r3, ip, r3
200056f4:	60d1      	str	r1, [r2, #12]
200056f6:	688c      	ldr	r4, [r1, #8]
200056f8:	ea46 0303 	orr.w	r3, r6, r3
200056fc:	6043      	str	r3, [r0, #4]
200056fe:	6094      	str	r4, [r2, #8]
20005700:	60e2      	str	r2, [r4, #12]
20005702:	608a      	str	r2, [r1, #8]
20005704:	e7d6      	b.n	200056b4 <_free_r+0xf4>
20005706:	688c      	ldr	r4, [r1, #8]
20005708:	4f1c      	ldr	r7, [pc, #112]	; (2000577c <_free_r+0x1bc>)
2000570a:	42bc      	cmp	r4, r7
2000570c:	d181      	bne.n	20005612 <_free_r+0x52>
2000570e:	50d3      	str	r3, [r2, r3]
20005710:	f043 0301 	orr.w	r3, r3, #1
20005714:	60e2      	str	r2, [r4, #12]
20005716:	60a2      	str	r2, [r4, #8]
20005718:	6053      	str	r3, [r2, #4]
2000571a:	6094      	str	r4, [r2, #8]
2000571c:	60d4      	str	r4, [r2, #12]
2000571e:	e7c9      	b.n	200056b4 <_free_r+0xf4>
20005720:	18fb      	adds	r3, r7, r3
20005722:	f016 0f01 	tst.w	r6, #1
20005726:	d107      	bne.n	20005738 <_free_r+0x178>
20005728:	f854 1c08 	ldr.w	r1, [r4, #-8]
2000572c:	1a52      	subs	r2, r2, r1
2000572e:	185b      	adds	r3, r3, r1
20005730:	68d4      	ldr	r4, [r2, #12]
20005732:	6891      	ldr	r1, [r2, #8]
20005734:	60a1      	str	r1, [r4, #8]
20005736:	60cc      	str	r4, [r1, #12]
20005738:	f648 2124 	movw	r1, #35364	; 0x8a24
2000573c:	6082      	str	r2, [r0, #8]
2000573e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005742:	f043 0001 	orr.w	r0, r3, #1
20005746:	6050      	str	r0, [r2, #4]
20005748:	680a      	ldr	r2, [r1, #0]
2000574a:	4293      	cmp	r3, r2
2000574c:	d3b2      	bcc.n	200056b4 <_free_r+0xf4>
2000574e:	f648 237c 	movw	r3, #35452	; 0x8a7c
20005752:	4628      	mov	r0, r5
20005754:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005758:	6819      	ldr	r1, [r3, #0]
2000575a:	f7ff fedd 	bl	20005518 <_malloc_trim_r>
2000575e:	e7a9      	b.n	200056b4 <_free_r+0xf4>
20005760:	2601      	movs	r6, #1
20005762:	e74d      	b.n	20005600 <_free_r+0x40>
20005764:	2601      	movs	r6, #1
20005766:	6844      	ldr	r4, [r0, #4]
20005768:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000576c:	460b      	mov	r3, r1
2000576e:	fa06 fc0c 	lsl.w	ip, r6, ip
20005772:	ea44 040c 	orr.w	r4, r4, ip
20005776:	6044      	str	r4, [r0, #4]
20005778:	e798      	b.n	200056ac <_free_r+0xec>
2000577a:	bf00      	nop
2000577c:	20008620 	.word	0x20008620

20005780 <__sfvwrite_r>:
20005780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005784:	6893      	ldr	r3, [r2, #8]
20005786:	b085      	sub	sp, #20
20005788:	4690      	mov	r8, r2
2000578a:	460c      	mov	r4, r1
2000578c:	9003      	str	r0, [sp, #12]
2000578e:	2b00      	cmp	r3, #0
20005790:	d064      	beq.n	2000585c <__sfvwrite_r+0xdc>
20005792:	8988      	ldrh	r0, [r1, #12]
20005794:	fa1f fa80 	uxth.w	sl, r0
20005798:	f01a 0f08 	tst.w	sl, #8
2000579c:	f000 80a0 	beq.w	200058e0 <__sfvwrite_r+0x160>
200057a0:	690b      	ldr	r3, [r1, #16]
200057a2:	2b00      	cmp	r3, #0
200057a4:	f000 809c 	beq.w	200058e0 <__sfvwrite_r+0x160>
200057a8:	f01a 0b02 	ands.w	fp, sl, #2
200057ac:	f8d8 5000 	ldr.w	r5, [r8]
200057b0:	bf1c      	itt	ne
200057b2:	f04f 0a00 	movne.w	sl, #0
200057b6:	4657      	movne	r7, sl
200057b8:	d136      	bne.n	20005828 <__sfvwrite_r+0xa8>
200057ba:	f01a 0a01 	ands.w	sl, sl, #1
200057be:	bf1d      	ittte	ne
200057c0:	46dc      	movne	ip, fp
200057c2:	46d9      	movne	r9, fp
200057c4:	465f      	movne	r7, fp
200057c6:	4656      	moveq	r6, sl
200057c8:	d152      	bne.n	20005870 <__sfvwrite_r+0xf0>
200057ca:	b326      	cbz	r6, 20005816 <__sfvwrite_r+0x96>
200057cc:	b280      	uxth	r0, r0
200057ce:	68a7      	ldr	r7, [r4, #8]
200057d0:	f410 7f00 	tst.w	r0, #512	; 0x200
200057d4:	f000 808f 	beq.w	200058f6 <__sfvwrite_r+0x176>
200057d8:	42be      	cmp	r6, r7
200057da:	46bb      	mov	fp, r7
200057dc:	f080 80a7 	bcs.w	2000592e <__sfvwrite_r+0x1ae>
200057e0:	6820      	ldr	r0, [r4, #0]
200057e2:	4637      	mov	r7, r6
200057e4:	46b3      	mov	fp, r6
200057e6:	465a      	mov	r2, fp
200057e8:	4651      	mov	r1, sl
200057ea:	f000 fa95 	bl	20005d18 <memmove>
200057ee:	68a2      	ldr	r2, [r4, #8]
200057f0:	6823      	ldr	r3, [r4, #0]
200057f2:	46b1      	mov	r9, r6
200057f4:	1bd7      	subs	r7, r2, r7
200057f6:	60a7      	str	r7, [r4, #8]
200057f8:	4637      	mov	r7, r6
200057fa:	445b      	add	r3, fp
200057fc:	6023      	str	r3, [r4, #0]
200057fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
20005802:	ebc9 0606 	rsb	r6, r9, r6
20005806:	44ca      	add	sl, r9
20005808:	1bdf      	subs	r7, r3, r7
2000580a:	f8c8 7008 	str.w	r7, [r8, #8]
2000580e:	b32f      	cbz	r7, 2000585c <__sfvwrite_r+0xdc>
20005810:	89a0      	ldrh	r0, [r4, #12]
20005812:	2e00      	cmp	r6, #0
20005814:	d1da      	bne.n	200057cc <__sfvwrite_r+0x4c>
20005816:	f8d5 a000 	ldr.w	sl, [r5]
2000581a:	686e      	ldr	r6, [r5, #4]
2000581c:	3508      	adds	r5, #8
2000581e:	e7d4      	b.n	200057ca <__sfvwrite_r+0x4a>
20005820:	f8d5 a000 	ldr.w	sl, [r5]
20005824:	686f      	ldr	r7, [r5, #4]
20005826:	3508      	adds	r5, #8
20005828:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
2000582c:	bf34      	ite	cc
2000582e:	463b      	movcc	r3, r7
20005830:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20005834:	4652      	mov	r2, sl
20005836:	9803      	ldr	r0, [sp, #12]
20005838:	2f00      	cmp	r7, #0
2000583a:	d0f1      	beq.n	20005820 <__sfvwrite_r+0xa0>
2000583c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
2000583e:	6a21      	ldr	r1, [r4, #32]
20005840:	47b0      	blx	r6
20005842:	2800      	cmp	r0, #0
20005844:	4482      	add	sl, r0
20005846:	ebc0 0707 	rsb	r7, r0, r7
2000584a:	f340 80ec 	ble.w	20005a26 <__sfvwrite_r+0x2a6>
2000584e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20005852:	1a18      	subs	r0, r3, r0
20005854:	f8c8 0008 	str.w	r0, [r8, #8]
20005858:	2800      	cmp	r0, #0
2000585a:	d1e5      	bne.n	20005828 <__sfvwrite_r+0xa8>
2000585c:	2000      	movs	r0, #0
2000585e:	b005      	add	sp, #20
20005860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005864:	f8d5 9000 	ldr.w	r9, [r5]
20005868:	f04f 0c00 	mov.w	ip, #0
2000586c:	686f      	ldr	r7, [r5, #4]
2000586e:	3508      	adds	r5, #8
20005870:	2f00      	cmp	r7, #0
20005872:	d0f7      	beq.n	20005864 <__sfvwrite_r+0xe4>
20005874:	f1bc 0f00 	cmp.w	ip, #0
20005878:	f000 80b5 	beq.w	200059e6 <__sfvwrite_r+0x266>
2000587c:	6963      	ldr	r3, [r4, #20]
2000587e:	45bb      	cmp	fp, r7
20005880:	bf34      	ite	cc
20005882:	46da      	movcc	sl, fp
20005884:	46ba      	movcs	sl, r7
20005886:	68a6      	ldr	r6, [r4, #8]
20005888:	6820      	ldr	r0, [r4, #0]
2000588a:	6922      	ldr	r2, [r4, #16]
2000588c:	199e      	adds	r6, r3, r6
2000588e:	4290      	cmp	r0, r2
20005890:	bf94      	ite	ls
20005892:	2200      	movls	r2, #0
20005894:	2201      	movhi	r2, #1
20005896:	45b2      	cmp	sl, r6
20005898:	bfd4      	ite	le
2000589a:	2200      	movle	r2, #0
2000589c:	f002 0201 	andgt.w	r2, r2, #1
200058a0:	2a00      	cmp	r2, #0
200058a2:	f040 80ae 	bne.w	20005a02 <__sfvwrite_r+0x282>
200058a6:	459a      	cmp	sl, r3
200058a8:	f2c0 8082 	blt.w	200059b0 <__sfvwrite_r+0x230>
200058ac:	6aa6      	ldr	r6, [r4, #40]	; 0x28
200058ae:	464a      	mov	r2, r9
200058b0:	f8cd c004 	str.w	ip, [sp, #4]
200058b4:	9803      	ldr	r0, [sp, #12]
200058b6:	6a21      	ldr	r1, [r4, #32]
200058b8:	47b0      	blx	r6
200058ba:	f8dd c004 	ldr.w	ip, [sp, #4]
200058be:	1e06      	subs	r6, r0, #0
200058c0:	f340 80b1 	ble.w	20005a26 <__sfvwrite_r+0x2a6>
200058c4:	ebbb 0b06 	subs.w	fp, fp, r6
200058c8:	f000 8086 	beq.w	200059d8 <__sfvwrite_r+0x258>
200058cc:	f8d8 3008 	ldr.w	r3, [r8, #8]
200058d0:	44b1      	add	r9, r6
200058d2:	1bbf      	subs	r7, r7, r6
200058d4:	1b9e      	subs	r6, r3, r6
200058d6:	f8c8 6008 	str.w	r6, [r8, #8]
200058da:	2e00      	cmp	r6, #0
200058dc:	d1c8      	bne.n	20005870 <__sfvwrite_r+0xf0>
200058de:	e7bd      	b.n	2000585c <__sfvwrite_r+0xdc>
200058e0:	9803      	ldr	r0, [sp, #12]
200058e2:	4621      	mov	r1, r4
200058e4:	f7fe fc1a 	bl	2000411c <__swsetup_r>
200058e8:	2800      	cmp	r0, #0
200058ea:	f040 80d4 	bne.w	20005a96 <__sfvwrite_r+0x316>
200058ee:	89a0      	ldrh	r0, [r4, #12]
200058f0:	fa1f fa80 	uxth.w	sl, r0
200058f4:	e758      	b.n	200057a8 <__sfvwrite_r+0x28>
200058f6:	6820      	ldr	r0, [r4, #0]
200058f8:	46b9      	mov	r9, r7
200058fa:	6923      	ldr	r3, [r4, #16]
200058fc:	4298      	cmp	r0, r3
200058fe:	bf94      	ite	ls
20005900:	2300      	movls	r3, #0
20005902:	2301      	movhi	r3, #1
20005904:	42b7      	cmp	r7, r6
20005906:	bf2c      	ite	cs
20005908:	2300      	movcs	r3, #0
2000590a:	f003 0301 	andcc.w	r3, r3, #1
2000590e:	2b00      	cmp	r3, #0
20005910:	f040 809d 	bne.w	20005a4e <__sfvwrite_r+0x2ce>
20005914:	6963      	ldr	r3, [r4, #20]
20005916:	429e      	cmp	r6, r3
20005918:	f0c0 808c 	bcc.w	20005a34 <__sfvwrite_r+0x2b4>
2000591c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
2000591e:	4652      	mov	r2, sl
20005920:	9803      	ldr	r0, [sp, #12]
20005922:	6a21      	ldr	r1, [r4, #32]
20005924:	47b8      	blx	r7
20005926:	1e07      	subs	r7, r0, #0
20005928:	dd7d      	ble.n	20005a26 <__sfvwrite_r+0x2a6>
2000592a:	46b9      	mov	r9, r7
2000592c:	e767      	b.n	200057fe <__sfvwrite_r+0x7e>
2000592e:	f410 6f90 	tst.w	r0, #1152	; 0x480
20005932:	bf08      	it	eq
20005934:	6820      	ldreq	r0, [r4, #0]
20005936:	f43f af56 	beq.w	200057e6 <__sfvwrite_r+0x66>
2000593a:	6962      	ldr	r2, [r4, #20]
2000593c:	6921      	ldr	r1, [r4, #16]
2000593e:	6823      	ldr	r3, [r4, #0]
20005940:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20005944:	1a5b      	subs	r3, r3, r1
20005946:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
2000594a:	f103 0c01 	add.w	ip, r3, #1
2000594e:	44b4      	add	ip, r6
20005950:	ea4f 0969 	mov.w	r9, r9, asr #1
20005954:	45e1      	cmp	r9, ip
20005956:	464a      	mov	r2, r9
20005958:	bf3c      	itt	cc
2000595a:	46e1      	movcc	r9, ip
2000595c:	464a      	movcc	r2, r9
2000595e:	f410 6f80 	tst.w	r0, #1024	; 0x400
20005962:	f000 8083 	beq.w	20005a6c <__sfvwrite_r+0x2ec>
20005966:	4611      	mov	r1, r2
20005968:	9803      	ldr	r0, [sp, #12]
2000596a:	9302      	str	r3, [sp, #8]
2000596c:	f7fc fa74 	bl	20001e58 <_malloc_r>
20005970:	9b02      	ldr	r3, [sp, #8]
20005972:	2800      	cmp	r0, #0
20005974:	f000 8099 	beq.w	20005aaa <__sfvwrite_r+0x32a>
20005978:	461a      	mov	r2, r3
2000597a:	6921      	ldr	r1, [r4, #16]
2000597c:	9302      	str	r3, [sp, #8]
2000597e:	9001      	str	r0, [sp, #4]
20005980:	f7fc fd3c 	bl	200023fc <memcpy>
20005984:	89a2      	ldrh	r2, [r4, #12]
20005986:	9b02      	ldr	r3, [sp, #8]
20005988:	f8dd c004 	ldr.w	ip, [sp, #4]
2000598c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20005990:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20005994:	81a2      	strh	r2, [r4, #12]
20005996:	ebc3 0209 	rsb	r2, r3, r9
2000599a:	eb0c 0003 	add.w	r0, ip, r3
2000599e:	4637      	mov	r7, r6
200059a0:	46b3      	mov	fp, r6
200059a2:	60a2      	str	r2, [r4, #8]
200059a4:	f8c4 c010 	str.w	ip, [r4, #16]
200059a8:	6020      	str	r0, [r4, #0]
200059aa:	f8c4 9014 	str.w	r9, [r4, #20]
200059ae:	e71a      	b.n	200057e6 <__sfvwrite_r+0x66>
200059b0:	4652      	mov	r2, sl
200059b2:	4649      	mov	r1, r9
200059b4:	4656      	mov	r6, sl
200059b6:	f8cd c004 	str.w	ip, [sp, #4]
200059ba:	f000 f9ad 	bl	20005d18 <memmove>
200059be:	68a2      	ldr	r2, [r4, #8]
200059c0:	6823      	ldr	r3, [r4, #0]
200059c2:	ebbb 0b06 	subs.w	fp, fp, r6
200059c6:	ebca 0202 	rsb	r2, sl, r2
200059ca:	f8dd c004 	ldr.w	ip, [sp, #4]
200059ce:	4453      	add	r3, sl
200059d0:	60a2      	str	r2, [r4, #8]
200059d2:	6023      	str	r3, [r4, #0]
200059d4:	f47f af7a 	bne.w	200058cc <__sfvwrite_r+0x14c>
200059d8:	9803      	ldr	r0, [sp, #12]
200059da:	4621      	mov	r1, r4
200059dc:	f7ff fbfc 	bl	200051d8 <_fflush_r>
200059e0:	bb08      	cbnz	r0, 20005a26 <__sfvwrite_r+0x2a6>
200059e2:	46dc      	mov	ip, fp
200059e4:	e772      	b.n	200058cc <__sfvwrite_r+0x14c>
200059e6:	4648      	mov	r0, r9
200059e8:	210a      	movs	r1, #10
200059ea:	463a      	mov	r2, r7
200059ec:	f000 f95a 	bl	20005ca4 <memchr>
200059f0:	2800      	cmp	r0, #0
200059f2:	d04b      	beq.n	20005a8c <__sfvwrite_r+0x30c>
200059f4:	f100 0b01 	add.w	fp, r0, #1
200059f8:	f04f 0c01 	mov.w	ip, #1
200059fc:	ebc9 0b0b 	rsb	fp, r9, fp
20005a00:	e73c      	b.n	2000587c <__sfvwrite_r+0xfc>
20005a02:	4649      	mov	r1, r9
20005a04:	4632      	mov	r2, r6
20005a06:	f8cd c004 	str.w	ip, [sp, #4]
20005a0a:	f000 f985 	bl	20005d18 <memmove>
20005a0e:	6823      	ldr	r3, [r4, #0]
20005a10:	4621      	mov	r1, r4
20005a12:	9803      	ldr	r0, [sp, #12]
20005a14:	199b      	adds	r3, r3, r6
20005a16:	6023      	str	r3, [r4, #0]
20005a18:	f7ff fbde 	bl	200051d8 <_fflush_r>
20005a1c:	f8dd c004 	ldr.w	ip, [sp, #4]
20005a20:	2800      	cmp	r0, #0
20005a22:	f43f af4f 	beq.w	200058c4 <__sfvwrite_r+0x144>
20005a26:	89a3      	ldrh	r3, [r4, #12]
20005a28:	f04f 30ff 	mov.w	r0, #4294967295
20005a2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20005a30:	81a3      	strh	r3, [r4, #12]
20005a32:	e714      	b.n	2000585e <__sfvwrite_r+0xde>
20005a34:	4632      	mov	r2, r6
20005a36:	4651      	mov	r1, sl
20005a38:	f000 f96e 	bl	20005d18 <memmove>
20005a3c:	68a2      	ldr	r2, [r4, #8]
20005a3e:	6823      	ldr	r3, [r4, #0]
20005a40:	4637      	mov	r7, r6
20005a42:	1b92      	subs	r2, r2, r6
20005a44:	46b1      	mov	r9, r6
20005a46:	199b      	adds	r3, r3, r6
20005a48:	60a2      	str	r2, [r4, #8]
20005a4a:	6023      	str	r3, [r4, #0]
20005a4c:	e6d7      	b.n	200057fe <__sfvwrite_r+0x7e>
20005a4e:	4651      	mov	r1, sl
20005a50:	463a      	mov	r2, r7
20005a52:	f000 f961 	bl	20005d18 <memmove>
20005a56:	6823      	ldr	r3, [r4, #0]
20005a58:	9803      	ldr	r0, [sp, #12]
20005a5a:	4621      	mov	r1, r4
20005a5c:	19db      	adds	r3, r3, r7
20005a5e:	6023      	str	r3, [r4, #0]
20005a60:	f7ff fbba 	bl	200051d8 <_fflush_r>
20005a64:	2800      	cmp	r0, #0
20005a66:	f43f aeca 	beq.w	200057fe <__sfvwrite_r+0x7e>
20005a6a:	e7dc      	b.n	20005a26 <__sfvwrite_r+0x2a6>
20005a6c:	9803      	ldr	r0, [sp, #12]
20005a6e:	9302      	str	r3, [sp, #8]
20005a70:	f000 fe5a 	bl	20006728 <_realloc_r>
20005a74:	9b02      	ldr	r3, [sp, #8]
20005a76:	4684      	mov	ip, r0
20005a78:	2800      	cmp	r0, #0
20005a7a:	d18c      	bne.n	20005996 <__sfvwrite_r+0x216>
20005a7c:	6921      	ldr	r1, [r4, #16]
20005a7e:	9803      	ldr	r0, [sp, #12]
20005a80:	f7ff fd9e 	bl	200055c0 <_free_r>
20005a84:	9903      	ldr	r1, [sp, #12]
20005a86:	230c      	movs	r3, #12
20005a88:	600b      	str	r3, [r1, #0]
20005a8a:	e7cc      	b.n	20005a26 <__sfvwrite_r+0x2a6>
20005a8c:	f107 0b01 	add.w	fp, r7, #1
20005a90:	f04f 0c01 	mov.w	ip, #1
20005a94:	e6f2      	b.n	2000587c <__sfvwrite_r+0xfc>
20005a96:	9903      	ldr	r1, [sp, #12]
20005a98:	2209      	movs	r2, #9
20005a9a:	89a3      	ldrh	r3, [r4, #12]
20005a9c:	f04f 30ff 	mov.w	r0, #4294967295
20005aa0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20005aa4:	600a      	str	r2, [r1, #0]
20005aa6:	81a3      	strh	r3, [r4, #12]
20005aa8:	e6d9      	b.n	2000585e <__sfvwrite_r+0xde>
20005aaa:	9a03      	ldr	r2, [sp, #12]
20005aac:	230c      	movs	r3, #12
20005aae:	6013      	str	r3, [r2, #0]
20005ab0:	e7b9      	b.n	20005a26 <__sfvwrite_r+0x2a6>
20005ab2:	bf00      	nop

20005ab4 <_fwalk_reent>:
20005ab4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20005ab8:	4607      	mov	r7, r0
20005aba:	468a      	mov	sl, r1
20005abc:	f7ff fc48 	bl	20005350 <__sfp_lock_acquire>
20005ac0:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20005ac4:	bf08      	it	eq
20005ac6:	46b0      	moveq	r8, r6
20005ac8:	d018      	beq.n	20005afc <_fwalk_reent+0x48>
20005aca:	f04f 0800 	mov.w	r8, #0
20005ace:	6875      	ldr	r5, [r6, #4]
20005ad0:	68b4      	ldr	r4, [r6, #8]
20005ad2:	3d01      	subs	r5, #1
20005ad4:	d40f      	bmi.n	20005af6 <_fwalk_reent+0x42>
20005ad6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20005ada:	b14b      	cbz	r3, 20005af0 <_fwalk_reent+0x3c>
20005adc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20005ae0:	4621      	mov	r1, r4
20005ae2:	4638      	mov	r0, r7
20005ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
20005ae8:	d002      	beq.n	20005af0 <_fwalk_reent+0x3c>
20005aea:	47d0      	blx	sl
20005aec:	ea48 0800 	orr.w	r8, r8, r0
20005af0:	3468      	adds	r4, #104	; 0x68
20005af2:	3d01      	subs	r5, #1
20005af4:	d5ef      	bpl.n	20005ad6 <_fwalk_reent+0x22>
20005af6:	6836      	ldr	r6, [r6, #0]
20005af8:	2e00      	cmp	r6, #0
20005afa:	d1e8      	bne.n	20005ace <_fwalk_reent+0x1a>
20005afc:	f7ff fc2a 	bl	20005354 <__sfp_lock_release>
20005b00:	4640      	mov	r0, r8
20005b02:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20005b06:	bf00      	nop

20005b08 <_fwalk>:
20005b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20005b0c:	4606      	mov	r6, r0
20005b0e:	4688      	mov	r8, r1
20005b10:	f7ff fc1e 	bl	20005350 <__sfp_lock_acquire>
20005b14:	36d8      	adds	r6, #216	; 0xd8
20005b16:	bf08      	it	eq
20005b18:	4637      	moveq	r7, r6
20005b1a:	d015      	beq.n	20005b48 <_fwalk+0x40>
20005b1c:	2700      	movs	r7, #0
20005b1e:	6875      	ldr	r5, [r6, #4]
20005b20:	68b4      	ldr	r4, [r6, #8]
20005b22:	3d01      	subs	r5, #1
20005b24:	d40d      	bmi.n	20005b42 <_fwalk+0x3a>
20005b26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20005b2a:	b13b      	cbz	r3, 20005b3c <_fwalk+0x34>
20005b2c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20005b30:	4620      	mov	r0, r4
20005b32:	f1b3 3fff 	cmp.w	r3, #4294967295
20005b36:	d001      	beq.n	20005b3c <_fwalk+0x34>
20005b38:	47c0      	blx	r8
20005b3a:	4307      	orrs	r7, r0
20005b3c:	3468      	adds	r4, #104	; 0x68
20005b3e:	3d01      	subs	r5, #1
20005b40:	d5f1      	bpl.n	20005b26 <_fwalk+0x1e>
20005b42:	6836      	ldr	r6, [r6, #0]
20005b44:	2e00      	cmp	r6, #0
20005b46:	d1ea      	bne.n	20005b1e <_fwalk+0x16>
20005b48:	f7ff fc04 	bl	20005354 <__sfp_lock_release>
20005b4c:	4638      	mov	r0, r7
20005b4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005b52:	bf00      	nop

20005b54 <__locale_charset>:
20005b54:	f248 3370 	movw	r3, #33648	; 0x8370
20005b58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b5c:	6818      	ldr	r0, [r3, #0]
20005b5e:	4770      	bx	lr

20005b60 <_localeconv_r>:
20005b60:	4800      	ldr	r0, [pc, #0]	; (20005b64 <_localeconv_r+0x4>)
20005b62:	4770      	bx	lr
20005b64:	20008374 	.word	0x20008374

20005b68 <localeconv>:
20005b68:	4800      	ldr	r0, [pc, #0]	; (20005b6c <localeconv+0x4>)
20005b6a:	4770      	bx	lr
20005b6c:	20008374 	.word	0x20008374

20005b70 <_setlocale_r>:
20005b70:	b570      	push	{r4, r5, r6, lr}
20005b72:	4605      	mov	r5, r0
20005b74:	460e      	mov	r6, r1
20005b76:	4614      	mov	r4, r2
20005b78:	b172      	cbz	r2, 20005b98 <_setlocale_r+0x28>
20005b7a:	f248 2194 	movw	r1, #33428	; 0x8294
20005b7e:	4610      	mov	r0, r2
20005b80:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005b84:	f001 f812 	bl	20006bac <strcmp>
20005b88:	b958      	cbnz	r0, 20005ba2 <_setlocale_r+0x32>
20005b8a:	f248 2094 	movw	r0, #33428	; 0x8294
20005b8e:	622c      	str	r4, [r5, #32]
20005b90:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005b94:	61ee      	str	r6, [r5, #28]
20005b96:	bd70      	pop	{r4, r5, r6, pc}
20005b98:	f248 2094 	movw	r0, #33428	; 0x8294
20005b9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005ba0:	bd70      	pop	{r4, r5, r6, pc}
20005ba2:	f248 21cc 	movw	r1, #33484	; 0x82cc
20005ba6:	4620      	mov	r0, r4
20005ba8:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005bac:	f000 fffe 	bl	20006bac <strcmp>
20005bb0:	2800      	cmp	r0, #0
20005bb2:	d0ea      	beq.n	20005b8a <_setlocale_r+0x1a>
20005bb4:	2000      	movs	r0, #0
20005bb6:	bd70      	pop	{r4, r5, r6, pc}

20005bb8 <setlocale>:
20005bb8:	f248 5324 	movw	r3, #34084	; 0x8524
20005bbc:	460a      	mov	r2, r1
20005bbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005bc2:	4601      	mov	r1, r0
20005bc4:	6818      	ldr	r0, [r3, #0]
20005bc6:	e7d3      	b.n	20005b70 <_setlocale_r>

20005bc8 <__smakebuf_r>:
20005bc8:	898b      	ldrh	r3, [r1, #12]
20005bca:	b5f0      	push	{r4, r5, r6, r7, lr}
20005bcc:	460c      	mov	r4, r1
20005bce:	b29a      	uxth	r2, r3
20005bd0:	b091      	sub	sp, #68	; 0x44
20005bd2:	f012 0f02 	tst.w	r2, #2
20005bd6:	4605      	mov	r5, r0
20005bd8:	d141      	bne.n	20005c5e <__smakebuf_r+0x96>
20005bda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20005bde:	2900      	cmp	r1, #0
20005be0:	db18      	blt.n	20005c14 <__smakebuf_r+0x4c>
20005be2:	aa01      	add	r2, sp, #4
20005be4:	f001 f978 	bl	20006ed8 <_fstat_r>
20005be8:	2800      	cmp	r0, #0
20005bea:	db11      	blt.n	20005c10 <__smakebuf_r+0x48>
20005bec:	9b02      	ldr	r3, [sp, #8]
20005bee:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20005bf2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20005bf6:	bf14      	ite	ne
20005bf8:	2700      	movne	r7, #0
20005bfa:	2701      	moveq	r7, #1
20005bfc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20005c00:	d040      	beq.n	20005c84 <__smakebuf_r+0xbc>
20005c02:	89a3      	ldrh	r3, [r4, #12]
20005c04:	f44f 6680 	mov.w	r6, #1024	; 0x400
20005c08:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20005c0c:	81a3      	strh	r3, [r4, #12]
20005c0e:	e00b      	b.n	20005c28 <__smakebuf_r+0x60>
20005c10:	89a3      	ldrh	r3, [r4, #12]
20005c12:	b29a      	uxth	r2, r3
20005c14:	f012 0f80 	tst.w	r2, #128	; 0x80
20005c18:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20005c1c:	bf0c      	ite	eq
20005c1e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20005c22:	2640      	movne	r6, #64	; 0x40
20005c24:	2700      	movs	r7, #0
20005c26:	81a3      	strh	r3, [r4, #12]
20005c28:	4628      	mov	r0, r5
20005c2a:	4631      	mov	r1, r6
20005c2c:	f7fc f914 	bl	20001e58 <_malloc_r>
20005c30:	b170      	cbz	r0, 20005c50 <__smakebuf_r+0x88>
20005c32:	89a1      	ldrh	r1, [r4, #12]
20005c34:	f245 3299 	movw	r2, #21401	; 0x5399
20005c38:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005c3c:	6120      	str	r0, [r4, #16]
20005c3e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20005c42:	6166      	str	r6, [r4, #20]
20005c44:	62aa      	str	r2, [r5, #40]	; 0x28
20005c46:	81a1      	strh	r1, [r4, #12]
20005c48:	6020      	str	r0, [r4, #0]
20005c4a:	b97f      	cbnz	r7, 20005c6c <__smakebuf_r+0xa4>
20005c4c:	b011      	add	sp, #68	; 0x44
20005c4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
20005c50:	89a3      	ldrh	r3, [r4, #12]
20005c52:	f413 7f00 	tst.w	r3, #512	; 0x200
20005c56:	d1f9      	bne.n	20005c4c <__smakebuf_r+0x84>
20005c58:	f043 0302 	orr.w	r3, r3, #2
20005c5c:	81a3      	strh	r3, [r4, #12]
20005c5e:	f104 0347 	add.w	r3, r4, #71	; 0x47
20005c62:	6123      	str	r3, [r4, #16]
20005c64:	6023      	str	r3, [r4, #0]
20005c66:	2301      	movs	r3, #1
20005c68:	6163      	str	r3, [r4, #20]
20005c6a:	e7ef      	b.n	20005c4c <__smakebuf_r+0x84>
20005c6c:	4628      	mov	r0, r5
20005c6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20005c72:	f001 f947 	bl	20006f04 <_isatty_r>
20005c76:	2800      	cmp	r0, #0
20005c78:	d0e8      	beq.n	20005c4c <__smakebuf_r+0x84>
20005c7a:	89a3      	ldrh	r3, [r4, #12]
20005c7c:	f043 0301 	orr.w	r3, r3, #1
20005c80:	81a3      	strh	r3, [r4, #12]
20005c82:	e7e3      	b.n	20005c4c <__smakebuf_r+0x84>
20005c84:	f646 3325 	movw	r3, #27429	; 0x6b25
20005c88:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20005c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c8e:	429a      	cmp	r2, r3
20005c90:	d1b7      	bne.n	20005c02 <__smakebuf_r+0x3a>
20005c92:	89a2      	ldrh	r2, [r4, #12]
20005c94:	f44f 6380 	mov.w	r3, #1024	; 0x400
20005c98:	461e      	mov	r6, r3
20005c9a:	6523      	str	r3, [r4, #80]	; 0x50
20005c9c:	ea42 0303 	orr.w	r3, r2, r3
20005ca0:	81a3      	strh	r3, [r4, #12]
20005ca2:	e7c1      	b.n	20005c28 <__smakebuf_r+0x60>

20005ca4 <memchr>:
20005ca4:	f010 0f03 	tst.w	r0, #3
20005ca8:	b2c9      	uxtb	r1, r1
20005caa:	b410      	push	{r4}
20005cac:	d010      	beq.n	20005cd0 <memchr+0x2c>
20005cae:	2a00      	cmp	r2, #0
20005cb0:	d02f      	beq.n	20005d12 <memchr+0x6e>
20005cb2:	7803      	ldrb	r3, [r0, #0]
20005cb4:	428b      	cmp	r3, r1
20005cb6:	d02a      	beq.n	20005d0e <memchr+0x6a>
20005cb8:	3a01      	subs	r2, #1
20005cba:	e005      	b.n	20005cc8 <memchr+0x24>
20005cbc:	2a00      	cmp	r2, #0
20005cbe:	d028      	beq.n	20005d12 <memchr+0x6e>
20005cc0:	7803      	ldrb	r3, [r0, #0]
20005cc2:	3a01      	subs	r2, #1
20005cc4:	428b      	cmp	r3, r1
20005cc6:	d022      	beq.n	20005d0e <memchr+0x6a>
20005cc8:	3001      	adds	r0, #1
20005cca:	f010 0f03 	tst.w	r0, #3
20005cce:	d1f5      	bne.n	20005cbc <memchr+0x18>
20005cd0:	2a03      	cmp	r2, #3
20005cd2:	d911      	bls.n	20005cf8 <memchr+0x54>
20005cd4:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20005cd8:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20005cdc:	6803      	ldr	r3, [r0, #0]
20005cde:	ea84 0303 	eor.w	r3, r4, r3
20005ce2:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20005ce6:	ea2c 0303 	bic.w	r3, ip, r3
20005cea:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20005cee:	d103      	bne.n	20005cf8 <memchr+0x54>
20005cf0:	3a04      	subs	r2, #4
20005cf2:	3004      	adds	r0, #4
20005cf4:	2a03      	cmp	r2, #3
20005cf6:	d8f1      	bhi.n	20005cdc <memchr+0x38>
20005cf8:	b15a      	cbz	r2, 20005d12 <memchr+0x6e>
20005cfa:	7803      	ldrb	r3, [r0, #0]
20005cfc:	428b      	cmp	r3, r1
20005cfe:	d006      	beq.n	20005d0e <memchr+0x6a>
20005d00:	3a01      	subs	r2, #1
20005d02:	b132      	cbz	r2, 20005d12 <memchr+0x6e>
20005d04:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20005d08:	3a01      	subs	r2, #1
20005d0a:	428b      	cmp	r3, r1
20005d0c:	d1f9      	bne.n	20005d02 <memchr+0x5e>
20005d0e:	bc10      	pop	{r4}
20005d10:	4770      	bx	lr
20005d12:	2000      	movs	r0, #0
20005d14:	e7fb      	b.n	20005d0e <memchr+0x6a>
20005d16:	bf00      	nop

20005d18 <memmove>:
20005d18:	4288      	cmp	r0, r1
20005d1a:	468c      	mov	ip, r1
20005d1c:	b470      	push	{r4, r5, r6}
20005d1e:	4605      	mov	r5, r0
20005d20:	4614      	mov	r4, r2
20005d22:	d90e      	bls.n	20005d42 <memmove+0x2a>
20005d24:	188b      	adds	r3, r1, r2
20005d26:	4298      	cmp	r0, r3
20005d28:	d20b      	bcs.n	20005d42 <memmove+0x2a>
20005d2a:	b142      	cbz	r2, 20005d3e <memmove+0x26>
20005d2c:	ebc2 0c03 	rsb	ip, r2, r3
20005d30:	4601      	mov	r1, r0
20005d32:	1e53      	subs	r3, r2, #1
20005d34:	f81c 2003 	ldrb.w	r2, [ip, r3]
20005d38:	54ca      	strb	r2, [r1, r3]
20005d3a:	3b01      	subs	r3, #1
20005d3c:	d2fa      	bcs.n	20005d34 <memmove+0x1c>
20005d3e:	bc70      	pop	{r4, r5, r6}
20005d40:	4770      	bx	lr
20005d42:	2a0f      	cmp	r2, #15
20005d44:	d809      	bhi.n	20005d5a <memmove+0x42>
20005d46:	2c00      	cmp	r4, #0
20005d48:	d0f9      	beq.n	20005d3e <memmove+0x26>
20005d4a:	2300      	movs	r3, #0
20005d4c:	f81c 2003 	ldrb.w	r2, [ip, r3]
20005d50:	54ea      	strb	r2, [r5, r3]
20005d52:	3301      	adds	r3, #1
20005d54:	42a3      	cmp	r3, r4
20005d56:	d1f9      	bne.n	20005d4c <memmove+0x34>
20005d58:	e7f1      	b.n	20005d3e <memmove+0x26>
20005d5a:	ea41 0300 	orr.w	r3, r1, r0
20005d5e:	f013 0f03 	tst.w	r3, #3
20005d62:	d1f0      	bne.n	20005d46 <memmove+0x2e>
20005d64:	4694      	mov	ip, r2
20005d66:	460c      	mov	r4, r1
20005d68:	4603      	mov	r3, r0
20005d6a:	6825      	ldr	r5, [r4, #0]
20005d6c:	f1ac 0c10 	sub.w	ip, ip, #16
20005d70:	601d      	str	r5, [r3, #0]
20005d72:	6865      	ldr	r5, [r4, #4]
20005d74:	605d      	str	r5, [r3, #4]
20005d76:	68a5      	ldr	r5, [r4, #8]
20005d78:	609d      	str	r5, [r3, #8]
20005d7a:	68e5      	ldr	r5, [r4, #12]
20005d7c:	3410      	adds	r4, #16
20005d7e:	60dd      	str	r5, [r3, #12]
20005d80:	3310      	adds	r3, #16
20005d82:	f1bc 0f0f 	cmp.w	ip, #15
20005d86:	d8f0      	bhi.n	20005d6a <memmove+0x52>
20005d88:	3a10      	subs	r2, #16
20005d8a:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20005d8e:	f10c 0501 	add.w	r5, ip, #1
20005d92:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20005d96:	012d      	lsls	r5, r5, #4
20005d98:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20005d9c:	eb01 0c05 	add.w	ip, r1, r5
20005da0:	1945      	adds	r5, r0, r5
20005da2:	2e03      	cmp	r6, #3
20005da4:	4634      	mov	r4, r6
20005da6:	d9ce      	bls.n	20005d46 <memmove+0x2e>
20005da8:	2300      	movs	r3, #0
20005daa:	f85c 2003 	ldr.w	r2, [ip, r3]
20005dae:	50ea      	str	r2, [r5, r3]
20005db0:	3304      	adds	r3, #4
20005db2:	1af2      	subs	r2, r6, r3
20005db4:	2a03      	cmp	r2, #3
20005db6:	d8f8      	bhi.n	20005daa <memmove+0x92>
20005db8:	3e04      	subs	r6, #4
20005dba:	08b3      	lsrs	r3, r6, #2
20005dbc:	1c5a      	adds	r2, r3, #1
20005dbe:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20005dc2:	0092      	lsls	r2, r2, #2
20005dc4:	4494      	add	ip, r2
20005dc6:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20005dca:	18ad      	adds	r5, r5, r2
20005dcc:	e7bb      	b.n	20005d46 <memmove+0x2e>
20005dce:	bf00      	nop

20005dd0 <__hi0bits>:
20005dd0:	0c02      	lsrs	r2, r0, #16
20005dd2:	4603      	mov	r3, r0
20005dd4:	0412      	lsls	r2, r2, #16
20005dd6:	b1b2      	cbz	r2, 20005e06 <__hi0bits+0x36>
20005dd8:	2000      	movs	r0, #0
20005dda:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20005dde:	d101      	bne.n	20005de4 <__hi0bits+0x14>
20005de0:	3008      	adds	r0, #8
20005de2:	021b      	lsls	r3, r3, #8
20005de4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20005de8:	d101      	bne.n	20005dee <__hi0bits+0x1e>
20005dea:	3004      	adds	r0, #4
20005dec:	011b      	lsls	r3, r3, #4
20005dee:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20005df2:	d101      	bne.n	20005df8 <__hi0bits+0x28>
20005df4:	3002      	adds	r0, #2
20005df6:	009b      	lsls	r3, r3, #2
20005df8:	2b00      	cmp	r3, #0
20005dfa:	db03      	blt.n	20005e04 <__hi0bits+0x34>
20005dfc:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20005e00:	d004      	beq.n	20005e0c <__hi0bits+0x3c>
20005e02:	3001      	adds	r0, #1
20005e04:	4770      	bx	lr
20005e06:	0403      	lsls	r3, r0, #16
20005e08:	2010      	movs	r0, #16
20005e0a:	e7e6      	b.n	20005dda <__hi0bits+0xa>
20005e0c:	2020      	movs	r0, #32
20005e0e:	4770      	bx	lr

20005e10 <__lo0bits>:
20005e10:	6803      	ldr	r3, [r0, #0]
20005e12:	4602      	mov	r2, r0
20005e14:	f013 0007 	ands.w	r0, r3, #7
20005e18:	d009      	beq.n	20005e2e <__lo0bits+0x1e>
20005e1a:	f013 0f01 	tst.w	r3, #1
20005e1e:	d121      	bne.n	20005e64 <__lo0bits+0x54>
20005e20:	f013 0f02 	tst.w	r3, #2
20005e24:	d122      	bne.n	20005e6c <__lo0bits+0x5c>
20005e26:	089b      	lsrs	r3, r3, #2
20005e28:	2002      	movs	r0, #2
20005e2a:	6013      	str	r3, [r2, #0]
20005e2c:	4770      	bx	lr
20005e2e:	b299      	uxth	r1, r3
20005e30:	b909      	cbnz	r1, 20005e36 <__lo0bits+0x26>
20005e32:	0c1b      	lsrs	r3, r3, #16
20005e34:	2010      	movs	r0, #16
20005e36:	f013 0fff 	tst.w	r3, #255	; 0xff
20005e3a:	d101      	bne.n	20005e40 <__lo0bits+0x30>
20005e3c:	3008      	adds	r0, #8
20005e3e:	0a1b      	lsrs	r3, r3, #8
20005e40:	f013 0f0f 	tst.w	r3, #15
20005e44:	d101      	bne.n	20005e4a <__lo0bits+0x3a>
20005e46:	3004      	adds	r0, #4
20005e48:	091b      	lsrs	r3, r3, #4
20005e4a:	f013 0f03 	tst.w	r3, #3
20005e4e:	d101      	bne.n	20005e54 <__lo0bits+0x44>
20005e50:	3002      	adds	r0, #2
20005e52:	089b      	lsrs	r3, r3, #2
20005e54:	f013 0f01 	tst.w	r3, #1
20005e58:	d102      	bne.n	20005e60 <__lo0bits+0x50>
20005e5a:	085b      	lsrs	r3, r3, #1
20005e5c:	d004      	beq.n	20005e68 <__lo0bits+0x58>
20005e5e:	3001      	adds	r0, #1
20005e60:	6013      	str	r3, [r2, #0]
20005e62:	4770      	bx	lr
20005e64:	2000      	movs	r0, #0
20005e66:	4770      	bx	lr
20005e68:	2020      	movs	r0, #32
20005e6a:	4770      	bx	lr
20005e6c:	085b      	lsrs	r3, r3, #1
20005e6e:	2001      	movs	r0, #1
20005e70:	6013      	str	r3, [r2, #0]
20005e72:	4770      	bx	lr

20005e74 <__mcmp>:
20005e74:	4603      	mov	r3, r0
20005e76:	690a      	ldr	r2, [r1, #16]
20005e78:	6900      	ldr	r0, [r0, #16]
20005e7a:	b410      	push	{r4}
20005e7c:	1a80      	subs	r0, r0, r2
20005e7e:	d111      	bne.n	20005ea4 <__mcmp+0x30>
20005e80:	3204      	adds	r2, #4
20005e82:	f103 0c14 	add.w	ip, r3, #20
20005e86:	0092      	lsls	r2, r2, #2
20005e88:	189b      	adds	r3, r3, r2
20005e8a:	1889      	adds	r1, r1, r2
20005e8c:	3104      	adds	r1, #4
20005e8e:	3304      	adds	r3, #4
20005e90:	f853 4c04 	ldr.w	r4, [r3, #-4]
20005e94:	3b04      	subs	r3, #4
20005e96:	f851 2c04 	ldr.w	r2, [r1, #-4]
20005e9a:	3904      	subs	r1, #4
20005e9c:	4294      	cmp	r4, r2
20005e9e:	d103      	bne.n	20005ea8 <__mcmp+0x34>
20005ea0:	459c      	cmp	ip, r3
20005ea2:	d3f5      	bcc.n	20005e90 <__mcmp+0x1c>
20005ea4:	bc10      	pop	{r4}
20005ea6:	4770      	bx	lr
20005ea8:	bf38      	it	cc
20005eaa:	f04f 30ff 	movcc.w	r0, #4294967295
20005eae:	d3f9      	bcc.n	20005ea4 <__mcmp+0x30>
20005eb0:	2001      	movs	r0, #1
20005eb2:	e7f7      	b.n	20005ea4 <__mcmp+0x30>

20005eb4 <__ulp>:
20005eb4:	f240 0300 	movw	r3, #0
20005eb8:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20005ebc:	ea01 0303 	and.w	r3, r1, r3
20005ec0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20005ec4:	2b00      	cmp	r3, #0
20005ec6:	dd02      	ble.n	20005ece <__ulp+0x1a>
20005ec8:	4619      	mov	r1, r3
20005eca:	2000      	movs	r0, #0
20005ecc:	4770      	bx	lr
20005ece:	425b      	negs	r3, r3
20005ed0:	151b      	asrs	r3, r3, #20
20005ed2:	2b13      	cmp	r3, #19
20005ed4:	dd0e      	ble.n	20005ef4 <__ulp+0x40>
20005ed6:	3b14      	subs	r3, #20
20005ed8:	2b1e      	cmp	r3, #30
20005eda:	dd03      	ble.n	20005ee4 <__ulp+0x30>
20005edc:	2301      	movs	r3, #1
20005ede:	2100      	movs	r1, #0
20005ee0:	4618      	mov	r0, r3
20005ee2:	4770      	bx	lr
20005ee4:	2201      	movs	r2, #1
20005ee6:	f1c3 031f 	rsb	r3, r3, #31
20005eea:	2100      	movs	r1, #0
20005eec:	fa12 f303 	lsls.w	r3, r2, r3
20005ef0:	4618      	mov	r0, r3
20005ef2:	4770      	bx	lr
20005ef4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20005ef8:	2000      	movs	r0, #0
20005efa:	fa52 f103 	asrs.w	r1, r2, r3
20005efe:	4770      	bx	lr

20005f00 <__b2d>:
20005f00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20005f04:	6904      	ldr	r4, [r0, #16]
20005f06:	f100 0614 	add.w	r6, r0, #20
20005f0a:	460f      	mov	r7, r1
20005f0c:	3404      	adds	r4, #4
20005f0e:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20005f12:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20005f16:	46a0      	mov	r8, r4
20005f18:	4628      	mov	r0, r5
20005f1a:	f7ff ff59 	bl	20005dd0 <__hi0bits>
20005f1e:	280a      	cmp	r0, #10
20005f20:	f1c0 0320 	rsb	r3, r0, #32
20005f24:	603b      	str	r3, [r7, #0]
20005f26:	dc14      	bgt.n	20005f52 <__b2d+0x52>
20005f28:	42a6      	cmp	r6, r4
20005f2a:	f1c0 030b 	rsb	r3, r0, #11
20005f2e:	d237      	bcs.n	20005fa0 <__b2d+0xa0>
20005f30:	f854 1c04 	ldr.w	r1, [r4, #-4]
20005f34:	40d9      	lsrs	r1, r3
20005f36:	fa25 fc03 	lsr.w	ip, r5, r3
20005f3a:	3015      	adds	r0, #21
20005f3c:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20005f40:	4085      	lsls	r5, r0
20005f42:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20005f46:	ea41 0205 	orr.w	r2, r1, r5
20005f4a:	4610      	mov	r0, r2
20005f4c:	4619      	mov	r1, r3
20005f4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005f52:	42a6      	cmp	r6, r4
20005f54:	d320      	bcc.n	20005f98 <__b2d+0x98>
20005f56:	2100      	movs	r1, #0
20005f58:	380b      	subs	r0, #11
20005f5a:	bf02      	ittt	eq
20005f5c:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20005f60:	460a      	moveq	r2, r1
20005f62:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20005f66:	d0f0      	beq.n	20005f4a <__b2d+0x4a>
20005f68:	42b4      	cmp	r4, r6
20005f6a:	f1c0 0320 	rsb	r3, r0, #32
20005f6e:	d919      	bls.n	20005fa4 <__b2d+0xa4>
20005f70:	f854 4c04 	ldr.w	r4, [r4, #-4]
20005f74:	40dc      	lsrs	r4, r3
20005f76:	4085      	lsls	r5, r0
20005f78:	fa21 fc03 	lsr.w	ip, r1, r3
20005f7c:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20005f80:	fa11 f000 	lsls.w	r0, r1, r0
20005f84:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20005f88:	ea44 0200 	orr.w	r2, r4, r0
20005f8c:	ea45 030c 	orr.w	r3, r5, ip
20005f90:	4610      	mov	r0, r2
20005f92:	4619      	mov	r1, r3
20005f94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005f98:	f854 1c04 	ldr.w	r1, [r4, #-4]
20005f9c:	3c04      	subs	r4, #4
20005f9e:	e7db      	b.n	20005f58 <__b2d+0x58>
20005fa0:	2100      	movs	r1, #0
20005fa2:	e7c8      	b.n	20005f36 <__b2d+0x36>
20005fa4:	2400      	movs	r4, #0
20005fa6:	e7e6      	b.n	20005f76 <__b2d+0x76>

20005fa8 <__ratio>:
20005fa8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20005fac:	b083      	sub	sp, #12
20005fae:	460e      	mov	r6, r1
20005fb0:	a901      	add	r1, sp, #4
20005fb2:	4607      	mov	r7, r0
20005fb4:	f7ff ffa4 	bl	20005f00 <__b2d>
20005fb8:	460d      	mov	r5, r1
20005fba:	4604      	mov	r4, r0
20005fbc:	4669      	mov	r1, sp
20005fbe:	4630      	mov	r0, r6
20005fc0:	f7ff ff9e 	bl	20005f00 <__b2d>
20005fc4:	f8dd c004 	ldr.w	ip, [sp, #4]
20005fc8:	46a9      	mov	r9, r5
20005fca:	46a0      	mov	r8, r4
20005fcc:	460b      	mov	r3, r1
20005fce:	4602      	mov	r2, r0
20005fd0:	6931      	ldr	r1, [r6, #16]
20005fd2:	4616      	mov	r6, r2
20005fd4:	6938      	ldr	r0, [r7, #16]
20005fd6:	461f      	mov	r7, r3
20005fd8:	1a40      	subs	r0, r0, r1
20005fda:	9900      	ldr	r1, [sp, #0]
20005fdc:	ebc1 010c 	rsb	r1, r1, ip
20005fe0:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20005fe4:	2900      	cmp	r1, #0
20005fe6:	bfc9      	itett	gt
20005fe8:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20005fec:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20005ff0:	4624      	movgt	r4, r4
20005ff2:	464d      	movgt	r5, r9
20005ff4:	bfdc      	itt	le
20005ff6:	4612      	movle	r2, r2
20005ff8:	463b      	movle	r3, r7
20005ffa:	4620      	mov	r0, r4
20005ffc:	4629      	mov	r1, r5
20005ffe:	f001 fbe3 	bl	200077c8 <__aeabi_ddiv>
20006002:	b003      	add	sp, #12
20006004:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20006008 <_mprec_log10>:
20006008:	2817      	cmp	r0, #23
2000600a:	b510      	push	{r4, lr}
2000600c:	4604      	mov	r4, r0
2000600e:	dd0e      	ble.n	2000602e <_mprec_log10+0x26>
20006010:	f240 0100 	movw	r1, #0
20006014:	2000      	movs	r0, #0
20006016:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
2000601a:	f240 0300 	movw	r3, #0
2000601e:	2200      	movs	r2, #0
20006020:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006024:	f001 faa6 	bl	20007574 <__aeabi_dmul>
20006028:	3c01      	subs	r4, #1
2000602a:	d1f6      	bne.n	2000601a <_mprec_log10+0x12>
2000602c:	bd10      	pop	{r4, pc}
2000602e:	f248 33b8 	movw	r3, #33720	; 0x83b8
20006032:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006036:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
2000603a:	e9d3 0100 	ldrd	r0, r1, [r3]
2000603e:	bd10      	pop	{r4, pc}

20006040 <__copybits>:
20006040:	6913      	ldr	r3, [r2, #16]
20006042:	3901      	subs	r1, #1
20006044:	f102 0c14 	add.w	ip, r2, #20
20006048:	b410      	push	{r4}
2000604a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
2000604e:	114c      	asrs	r4, r1, #5
20006050:	3214      	adds	r2, #20
20006052:	3401      	adds	r4, #1
20006054:	4594      	cmp	ip, r2
20006056:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000605a:	d20f      	bcs.n	2000607c <__copybits+0x3c>
2000605c:	2300      	movs	r3, #0
2000605e:	f85c 1003 	ldr.w	r1, [ip, r3]
20006062:	50c1      	str	r1, [r0, r3]
20006064:	3304      	adds	r3, #4
20006066:	eb03 010c 	add.w	r1, r3, ip
2000606a:	428a      	cmp	r2, r1
2000606c:	d8f7      	bhi.n	2000605e <__copybits+0x1e>
2000606e:	ea6f 0c0c 	mvn.w	ip, ip
20006072:	4462      	add	r2, ip
20006074:	f022 0203 	bic.w	r2, r2, #3
20006078:	3204      	adds	r2, #4
2000607a:	1880      	adds	r0, r0, r2
2000607c:	4284      	cmp	r4, r0
2000607e:	d904      	bls.n	2000608a <__copybits+0x4a>
20006080:	2300      	movs	r3, #0
20006082:	f840 3b04 	str.w	r3, [r0], #4
20006086:	4284      	cmp	r4, r0
20006088:	d8fb      	bhi.n	20006082 <__copybits+0x42>
2000608a:	bc10      	pop	{r4}
2000608c:	4770      	bx	lr
2000608e:	bf00      	nop

20006090 <__any_on>:
20006090:	6902      	ldr	r2, [r0, #16]
20006092:	114b      	asrs	r3, r1, #5
20006094:	429a      	cmp	r2, r3
20006096:	db10      	blt.n	200060ba <__any_on+0x2a>
20006098:	dd0e      	ble.n	200060b8 <__any_on+0x28>
2000609a:	f011 011f 	ands.w	r1, r1, #31
2000609e:	d00b      	beq.n	200060b8 <__any_on+0x28>
200060a0:	461a      	mov	r2, r3
200060a2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
200060a6:	695b      	ldr	r3, [r3, #20]
200060a8:	fa23 fc01 	lsr.w	ip, r3, r1
200060ac:	fa0c f101 	lsl.w	r1, ip, r1
200060b0:	4299      	cmp	r1, r3
200060b2:	d002      	beq.n	200060ba <__any_on+0x2a>
200060b4:	2001      	movs	r0, #1
200060b6:	4770      	bx	lr
200060b8:	461a      	mov	r2, r3
200060ba:	3204      	adds	r2, #4
200060bc:	f100 0114 	add.w	r1, r0, #20
200060c0:	eb00 0382 	add.w	r3, r0, r2, lsl #2
200060c4:	f103 0c04 	add.w	ip, r3, #4
200060c8:	4561      	cmp	r1, ip
200060ca:	d20b      	bcs.n	200060e4 <__any_on+0x54>
200060cc:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
200060d0:	2a00      	cmp	r2, #0
200060d2:	d1ef      	bne.n	200060b4 <__any_on+0x24>
200060d4:	4299      	cmp	r1, r3
200060d6:	d205      	bcs.n	200060e4 <__any_on+0x54>
200060d8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
200060dc:	2a00      	cmp	r2, #0
200060de:	d1e9      	bne.n	200060b4 <__any_on+0x24>
200060e0:	4299      	cmp	r1, r3
200060e2:	d3f9      	bcc.n	200060d8 <__any_on+0x48>
200060e4:	2000      	movs	r0, #0
200060e6:	4770      	bx	lr

200060e8 <_Bfree>:
200060e8:	b530      	push	{r4, r5, lr}
200060ea:	6a45      	ldr	r5, [r0, #36]	; 0x24
200060ec:	b083      	sub	sp, #12
200060ee:	4604      	mov	r4, r0
200060f0:	b155      	cbz	r5, 20006108 <_Bfree+0x20>
200060f2:	b139      	cbz	r1, 20006104 <_Bfree+0x1c>
200060f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
200060f6:	684a      	ldr	r2, [r1, #4]
200060f8:	68db      	ldr	r3, [r3, #12]
200060fa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
200060fe:	6008      	str	r0, [r1, #0]
20006100:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20006104:	b003      	add	sp, #12
20006106:	bd30      	pop	{r4, r5, pc}
20006108:	2010      	movs	r0, #16
2000610a:	9101      	str	r1, [sp, #4]
2000610c:	f7fb fe9c 	bl	20001e48 <malloc>
20006110:	9901      	ldr	r1, [sp, #4]
20006112:	6260      	str	r0, [r4, #36]	; 0x24
20006114:	60c5      	str	r5, [r0, #12]
20006116:	6045      	str	r5, [r0, #4]
20006118:	6085      	str	r5, [r0, #8]
2000611a:	6005      	str	r5, [r0, #0]
2000611c:	e7e9      	b.n	200060f2 <_Bfree+0xa>
2000611e:	bf00      	nop

20006120 <_Balloc>:
20006120:	b570      	push	{r4, r5, r6, lr}
20006122:	6a44      	ldr	r4, [r0, #36]	; 0x24
20006124:	4606      	mov	r6, r0
20006126:	460d      	mov	r5, r1
20006128:	b164      	cbz	r4, 20006144 <_Balloc+0x24>
2000612a:	68e2      	ldr	r2, [r4, #12]
2000612c:	b1a2      	cbz	r2, 20006158 <_Balloc+0x38>
2000612e:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20006132:	b1eb      	cbz	r3, 20006170 <_Balloc+0x50>
20006134:	6819      	ldr	r1, [r3, #0]
20006136:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
2000613a:	2200      	movs	r2, #0
2000613c:	60da      	str	r2, [r3, #12]
2000613e:	611a      	str	r2, [r3, #16]
20006140:	4618      	mov	r0, r3
20006142:	bd70      	pop	{r4, r5, r6, pc}
20006144:	2010      	movs	r0, #16
20006146:	f7fb fe7f 	bl	20001e48 <malloc>
2000614a:	2300      	movs	r3, #0
2000614c:	4604      	mov	r4, r0
2000614e:	6270      	str	r0, [r6, #36]	; 0x24
20006150:	60c3      	str	r3, [r0, #12]
20006152:	6043      	str	r3, [r0, #4]
20006154:	6083      	str	r3, [r0, #8]
20006156:	6003      	str	r3, [r0, #0]
20006158:	2210      	movs	r2, #16
2000615a:	4630      	mov	r0, r6
2000615c:	2104      	movs	r1, #4
2000615e:	f000 fe13 	bl	20006d88 <_calloc_r>
20006162:	6a73      	ldr	r3, [r6, #36]	; 0x24
20006164:	60e0      	str	r0, [r4, #12]
20006166:	68da      	ldr	r2, [r3, #12]
20006168:	2a00      	cmp	r2, #0
2000616a:	d1e0      	bne.n	2000612e <_Balloc+0xe>
2000616c:	4613      	mov	r3, r2
2000616e:	e7e7      	b.n	20006140 <_Balloc+0x20>
20006170:	2401      	movs	r4, #1
20006172:	4630      	mov	r0, r6
20006174:	4621      	mov	r1, r4
20006176:	40ac      	lsls	r4, r5
20006178:	1d62      	adds	r2, r4, #5
2000617a:	0092      	lsls	r2, r2, #2
2000617c:	f000 fe04 	bl	20006d88 <_calloc_r>
20006180:	4603      	mov	r3, r0
20006182:	2800      	cmp	r0, #0
20006184:	d0dc      	beq.n	20006140 <_Balloc+0x20>
20006186:	6045      	str	r5, [r0, #4]
20006188:	6084      	str	r4, [r0, #8]
2000618a:	e7d6      	b.n	2000613a <_Balloc+0x1a>

2000618c <__d2b>:
2000618c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20006190:	b083      	sub	sp, #12
20006192:	2101      	movs	r1, #1
20006194:	461d      	mov	r5, r3
20006196:	4614      	mov	r4, r2
20006198:	9f0a      	ldr	r7, [sp, #40]	; 0x28
2000619a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
2000619c:	f7ff ffc0 	bl	20006120 <_Balloc>
200061a0:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
200061a4:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
200061a8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200061ac:	4615      	mov	r5, r2
200061ae:	ea5f 5a12 	movs.w	sl, r2, lsr #20
200061b2:	9300      	str	r3, [sp, #0]
200061b4:	bf1c      	itt	ne
200061b6:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
200061ba:	9300      	strne	r3, [sp, #0]
200061bc:	4680      	mov	r8, r0
200061be:	2c00      	cmp	r4, #0
200061c0:	d023      	beq.n	2000620a <__d2b+0x7e>
200061c2:	a802      	add	r0, sp, #8
200061c4:	f840 4d04 	str.w	r4, [r0, #-4]!
200061c8:	f7ff fe22 	bl	20005e10 <__lo0bits>
200061cc:	4603      	mov	r3, r0
200061ce:	2800      	cmp	r0, #0
200061d0:	d137      	bne.n	20006242 <__d2b+0xb6>
200061d2:	9901      	ldr	r1, [sp, #4]
200061d4:	9a00      	ldr	r2, [sp, #0]
200061d6:	f8c8 1014 	str.w	r1, [r8, #20]
200061da:	2a00      	cmp	r2, #0
200061dc:	bf14      	ite	ne
200061de:	2402      	movne	r4, #2
200061e0:	2401      	moveq	r4, #1
200061e2:	f8c8 2018 	str.w	r2, [r8, #24]
200061e6:	f8c8 4010 	str.w	r4, [r8, #16]
200061ea:	f1ba 0f00 	cmp.w	sl, #0
200061ee:	d01b      	beq.n	20006228 <__d2b+0x9c>
200061f0:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
200061f4:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
200061f8:	f1aa 0a03 	sub.w	sl, sl, #3
200061fc:	4453      	add	r3, sl
200061fe:	603b      	str	r3, [r7, #0]
20006200:	6032      	str	r2, [r6, #0]
20006202:	4640      	mov	r0, r8
20006204:	b003      	add	sp, #12
20006206:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000620a:	4668      	mov	r0, sp
2000620c:	f7ff fe00 	bl	20005e10 <__lo0bits>
20006210:	2301      	movs	r3, #1
20006212:	461c      	mov	r4, r3
20006214:	f8c8 3010 	str.w	r3, [r8, #16]
20006218:	9b00      	ldr	r3, [sp, #0]
2000621a:	f8c8 3014 	str.w	r3, [r8, #20]
2000621e:	f100 0320 	add.w	r3, r0, #32
20006222:	f1ba 0f00 	cmp.w	sl, #0
20006226:	d1e3      	bne.n	200061f0 <__d2b+0x64>
20006228:	eb08 0284 	add.w	r2, r8, r4, lsl #2
2000622c:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20006230:	3b02      	subs	r3, #2
20006232:	603b      	str	r3, [r7, #0]
20006234:	6910      	ldr	r0, [r2, #16]
20006236:	f7ff fdcb 	bl	20005dd0 <__hi0bits>
2000623a:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
2000623e:	6030      	str	r0, [r6, #0]
20006240:	e7df      	b.n	20006202 <__d2b+0x76>
20006242:	9a00      	ldr	r2, [sp, #0]
20006244:	f1c0 0120 	rsb	r1, r0, #32
20006248:	fa12 f101 	lsls.w	r1, r2, r1
2000624c:	40c2      	lsrs	r2, r0
2000624e:	9801      	ldr	r0, [sp, #4]
20006250:	4301      	orrs	r1, r0
20006252:	f8c8 1014 	str.w	r1, [r8, #20]
20006256:	9200      	str	r2, [sp, #0]
20006258:	e7bf      	b.n	200061da <__d2b+0x4e>
2000625a:	bf00      	nop

2000625c <__mdiff>:
2000625c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006260:	6913      	ldr	r3, [r2, #16]
20006262:	690f      	ldr	r7, [r1, #16]
20006264:	460c      	mov	r4, r1
20006266:	4615      	mov	r5, r2
20006268:	1aff      	subs	r7, r7, r3
2000626a:	2f00      	cmp	r7, #0
2000626c:	d04f      	beq.n	2000630e <__mdiff+0xb2>
2000626e:	db6a      	blt.n	20006346 <__mdiff+0xea>
20006270:	2700      	movs	r7, #0
20006272:	f101 0614 	add.w	r6, r1, #20
20006276:	6861      	ldr	r1, [r4, #4]
20006278:	f7ff ff52 	bl	20006120 <_Balloc>
2000627c:	f8d5 8010 	ldr.w	r8, [r5, #16]
20006280:	f8d4 c010 	ldr.w	ip, [r4, #16]
20006284:	f105 0114 	add.w	r1, r5, #20
20006288:	2200      	movs	r2, #0
2000628a:	eb05 0588 	add.w	r5, r5, r8, lsl #2
2000628e:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20006292:	f105 0814 	add.w	r8, r5, #20
20006296:	3414      	adds	r4, #20
20006298:	f100 0314 	add.w	r3, r0, #20
2000629c:	60c7      	str	r7, [r0, #12]
2000629e:	f851 7b04 	ldr.w	r7, [r1], #4
200062a2:	f856 5b04 	ldr.w	r5, [r6], #4
200062a6:	46bb      	mov	fp, r7
200062a8:	fa1f fa87 	uxth.w	sl, r7
200062ac:	0c3f      	lsrs	r7, r7, #16
200062ae:	fa1f f985 	uxth.w	r9, r5
200062b2:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
200062b6:	ebca 0a09 	rsb	sl, sl, r9
200062ba:	4452      	add	r2, sl
200062bc:	eb07 4722 	add.w	r7, r7, r2, asr #16
200062c0:	b292      	uxth	r2, r2
200062c2:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
200062c6:	f843 2b04 	str.w	r2, [r3], #4
200062ca:	143a      	asrs	r2, r7, #16
200062cc:	4588      	cmp	r8, r1
200062ce:	d8e6      	bhi.n	2000629e <__mdiff+0x42>
200062d0:	42a6      	cmp	r6, r4
200062d2:	d20e      	bcs.n	200062f2 <__mdiff+0x96>
200062d4:	f856 1b04 	ldr.w	r1, [r6], #4
200062d8:	b28d      	uxth	r5, r1
200062da:	0c09      	lsrs	r1, r1, #16
200062dc:	1952      	adds	r2, r2, r5
200062de:	eb01 4122 	add.w	r1, r1, r2, asr #16
200062e2:	b292      	uxth	r2, r2
200062e4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
200062e8:	f843 2b04 	str.w	r2, [r3], #4
200062ec:	140a      	asrs	r2, r1, #16
200062ee:	42b4      	cmp	r4, r6
200062f0:	d8f0      	bhi.n	200062d4 <__mdiff+0x78>
200062f2:	f853 2c04 	ldr.w	r2, [r3, #-4]
200062f6:	b932      	cbnz	r2, 20006306 <__mdiff+0xaa>
200062f8:	f853 2c08 	ldr.w	r2, [r3, #-8]
200062fc:	f10c 3cff 	add.w	ip, ip, #4294967295
20006300:	3b04      	subs	r3, #4
20006302:	2a00      	cmp	r2, #0
20006304:	d0f8      	beq.n	200062f8 <__mdiff+0x9c>
20006306:	f8c0 c010 	str.w	ip, [r0, #16]
2000630a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000630e:	3304      	adds	r3, #4
20006310:	f101 0614 	add.w	r6, r1, #20
20006314:	009b      	lsls	r3, r3, #2
20006316:	18d2      	adds	r2, r2, r3
20006318:	18cb      	adds	r3, r1, r3
2000631a:	3304      	adds	r3, #4
2000631c:	3204      	adds	r2, #4
2000631e:	f853 cc04 	ldr.w	ip, [r3, #-4]
20006322:	3b04      	subs	r3, #4
20006324:	f852 1c04 	ldr.w	r1, [r2, #-4]
20006328:	3a04      	subs	r2, #4
2000632a:	458c      	cmp	ip, r1
2000632c:	d10a      	bne.n	20006344 <__mdiff+0xe8>
2000632e:	429e      	cmp	r6, r3
20006330:	d3f5      	bcc.n	2000631e <__mdiff+0xc2>
20006332:	2100      	movs	r1, #0
20006334:	f7ff fef4 	bl	20006120 <_Balloc>
20006338:	2301      	movs	r3, #1
2000633a:	6103      	str	r3, [r0, #16]
2000633c:	2300      	movs	r3, #0
2000633e:	6143      	str	r3, [r0, #20]
20006340:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006344:	d297      	bcs.n	20006276 <__mdiff+0x1a>
20006346:	4623      	mov	r3, r4
20006348:	462c      	mov	r4, r5
2000634a:	2701      	movs	r7, #1
2000634c:	461d      	mov	r5, r3
2000634e:	f104 0614 	add.w	r6, r4, #20
20006352:	e790      	b.n	20006276 <__mdiff+0x1a>

20006354 <__lshift>:
20006354:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20006358:	690d      	ldr	r5, [r1, #16]
2000635a:	688b      	ldr	r3, [r1, #8]
2000635c:	1156      	asrs	r6, r2, #5
2000635e:	3501      	adds	r5, #1
20006360:	460c      	mov	r4, r1
20006362:	19ad      	adds	r5, r5, r6
20006364:	4690      	mov	r8, r2
20006366:	429d      	cmp	r5, r3
20006368:	4682      	mov	sl, r0
2000636a:	6849      	ldr	r1, [r1, #4]
2000636c:	dd03      	ble.n	20006376 <__lshift+0x22>
2000636e:	005b      	lsls	r3, r3, #1
20006370:	3101      	adds	r1, #1
20006372:	429d      	cmp	r5, r3
20006374:	dcfb      	bgt.n	2000636e <__lshift+0x1a>
20006376:	4650      	mov	r0, sl
20006378:	f7ff fed2 	bl	20006120 <_Balloc>
2000637c:	2e00      	cmp	r6, #0
2000637e:	4607      	mov	r7, r0
20006380:	f100 0214 	add.w	r2, r0, #20
20006384:	dd0a      	ble.n	2000639c <__lshift+0x48>
20006386:	2300      	movs	r3, #0
20006388:	4619      	mov	r1, r3
2000638a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
2000638e:	3301      	adds	r3, #1
20006390:	42b3      	cmp	r3, r6
20006392:	d1fa      	bne.n	2000638a <__lshift+0x36>
20006394:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20006398:	f103 0214 	add.w	r2, r3, #20
2000639c:	6920      	ldr	r0, [r4, #16]
2000639e:	f104 0314 	add.w	r3, r4, #20
200063a2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
200063a6:	3014      	adds	r0, #20
200063a8:	f018 081f 	ands.w	r8, r8, #31
200063ac:	d01b      	beq.n	200063e6 <__lshift+0x92>
200063ae:	f1c8 0e20 	rsb	lr, r8, #32
200063b2:	2100      	movs	r1, #0
200063b4:	681e      	ldr	r6, [r3, #0]
200063b6:	fa06 fc08 	lsl.w	ip, r6, r8
200063ba:	ea41 010c 	orr.w	r1, r1, ip
200063be:	f842 1b04 	str.w	r1, [r2], #4
200063c2:	f853 1b04 	ldr.w	r1, [r3], #4
200063c6:	4298      	cmp	r0, r3
200063c8:	fa21 f10e 	lsr.w	r1, r1, lr
200063cc:	d8f2      	bhi.n	200063b4 <__lshift+0x60>
200063ce:	6011      	str	r1, [r2, #0]
200063d0:	b101      	cbz	r1, 200063d4 <__lshift+0x80>
200063d2:	3501      	adds	r5, #1
200063d4:	4650      	mov	r0, sl
200063d6:	3d01      	subs	r5, #1
200063d8:	4621      	mov	r1, r4
200063da:	613d      	str	r5, [r7, #16]
200063dc:	f7ff fe84 	bl	200060e8 <_Bfree>
200063e0:	4638      	mov	r0, r7
200063e2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200063e6:	f853 1008 	ldr.w	r1, [r3, r8]
200063ea:	f842 1008 	str.w	r1, [r2, r8]
200063ee:	f108 0804 	add.w	r8, r8, #4
200063f2:	eb08 0103 	add.w	r1, r8, r3
200063f6:	4288      	cmp	r0, r1
200063f8:	d9ec      	bls.n	200063d4 <__lshift+0x80>
200063fa:	f853 1008 	ldr.w	r1, [r3, r8]
200063fe:	f842 1008 	str.w	r1, [r2, r8]
20006402:	f108 0804 	add.w	r8, r8, #4
20006406:	eb08 0103 	add.w	r1, r8, r3
2000640a:	4288      	cmp	r0, r1
2000640c:	d8eb      	bhi.n	200063e6 <__lshift+0x92>
2000640e:	e7e1      	b.n	200063d4 <__lshift+0x80>

20006410 <__multiply>:
20006410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006414:	f8d1 8010 	ldr.w	r8, [r1, #16]
20006418:	6917      	ldr	r7, [r2, #16]
2000641a:	460d      	mov	r5, r1
2000641c:	4616      	mov	r6, r2
2000641e:	b087      	sub	sp, #28
20006420:	45b8      	cmp	r8, r7
20006422:	bfb5      	itete	lt
20006424:	4615      	movlt	r5, r2
20006426:	463b      	movge	r3, r7
20006428:	460b      	movlt	r3, r1
2000642a:	4647      	movge	r7, r8
2000642c:	bfb4      	ite	lt
2000642e:	461e      	movlt	r6, r3
20006430:	4698      	movge	r8, r3
20006432:	68ab      	ldr	r3, [r5, #8]
20006434:	eb08 0407 	add.w	r4, r8, r7
20006438:	6869      	ldr	r1, [r5, #4]
2000643a:	429c      	cmp	r4, r3
2000643c:	bfc8      	it	gt
2000643e:	3101      	addgt	r1, #1
20006440:	f7ff fe6e 	bl	20006120 <_Balloc>
20006444:	eb00 0384 	add.w	r3, r0, r4, lsl #2
20006448:	f100 0b14 	add.w	fp, r0, #20
2000644c:	3314      	adds	r3, #20
2000644e:	9003      	str	r0, [sp, #12]
20006450:	459b      	cmp	fp, r3
20006452:	9304      	str	r3, [sp, #16]
20006454:	d206      	bcs.n	20006464 <__multiply+0x54>
20006456:	9904      	ldr	r1, [sp, #16]
20006458:	465b      	mov	r3, fp
2000645a:	2200      	movs	r2, #0
2000645c:	f843 2b04 	str.w	r2, [r3], #4
20006460:	4299      	cmp	r1, r3
20006462:	d8fb      	bhi.n	2000645c <__multiply+0x4c>
20006464:	eb06 0888 	add.w	r8, r6, r8, lsl #2
20006468:	f106 0914 	add.w	r9, r6, #20
2000646c:	f108 0814 	add.w	r8, r8, #20
20006470:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20006474:	3514      	adds	r5, #20
20006476:	45c1      	cmp	r9, r8
20006478:	f8cd 8004 	str.w	r8, [sp, #4]
2000647c:	f10c 0c14 	add.w	ip, ip, #20
20006480:	9502      	str	r5, [sp, #8]
20006482:	d24b      	bcs.n	2000651c <__multiply+0x10c>
20006484:	f04f 0a00 	mov.w	sl, #0
20006488:	9405      	str	r4, [sp, #20]
2000648a:	f859 400a 	ldr.w	r4, [r9, sl]
2000648e:	eb0a 080b 	add.w	r8, sl, fp
20006492:	b2a0      	uxth	r0, r4
20006494:	b1d8      	cbz	r0, 200064ce <__multiply+0xbe>
20006496:	9a02      	ldr	r2, [sp, #8]
20006498:	4643      	mov	r3, r8
2000649a:	2400      	movs	r4, #0
2000649c:	f852 5b04 	ldr.w	r5, [r2], #4
200064a0:	6819      	ldr	r1, [r3, #0]
200064a2:	b2af      	uxth	r7, r5
200064a4:	0c2d      	lsrs	r5, r5, #16
200064a6:	b28e      	uxth	r6, r1
200064a8:	0c09      	lsrs	r1, r1, #16
200064aa:	fb00 6607 	mla	r6, r0, r7, r6
200064ae:	fb00 1105 	mla	r1, r0, r5, r1
200064b2:	1936      	adds	r6, r6, r4
200064b4:	eb01 4116 	add.w	r1, r1, r6, lsr #16
200064b8:	b2b6      	uxth	r6, r6
200064ba:	0c0c      	lsrs	r4, r1, #16
200064bc:	4594      	cmp	ip, r2
200064be:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
200064c2:	f843 6b04 	str.w	r6, [r3], #4
200064c6:	d8e9      	bhi.n	2000649c <__multiply+0x8c>
200064c8:	601c      	str	r4, [r3, #0]
200064ca:	f859 400a 	ldr.w	r4, [r9, sl]
200064ce:	0c24      	lsrs	r4, r4, #16
200064d0:	d01c      	beq.n	2000650c <__multiply+0xfc>
200064d2:	f85b 200a 	ldr.w	r2, [fp, sl]
200064d6:	4641      	mov	r1, r8
200064d8:	9b02      	ldr	r3, [sp, #8]
200064da:	2500      	movs	r5, #0
200064dc:	4610      	mov	r0, r2
200064de:	881e      	ldrh	r6, [r3, #0]
200064e0:	b297      	uxth	r7, r2
200064e2:	fb06 5504 	mla	r5, r6, r4, r5
200064e6:	eb05 4510 	add.w	r5, r5, r0, lsr #16
200064ea:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
200064ee:	600f      	str	r7, [r1, #0]
200064f0:	f851 0f04 	ldr.w	r0, [r1, #4]!
200064f4:	f853 2b04 	ldr.w	r2, [r3], #4
200064f8:	b286      	uxth	r6, r0
200064fa:	0c12      	lsrs	r2, r2, #16
200064fc:	fb02 6204 	mla	r2, r2, r4, r6
20006500:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20006504:	0c15      	lsrs	r5, r2, #16
20006506:	459c      	cmp	ip, r3
20006508:	d8e9      	bhi.n	200064de <__multiply+0xce>
2000650a:	600a      	str	r2, [r1, #0]
2000650c:	f10a 0a04 	add.w	sl, sl, #4
20006510:	9a01      	ldr	r2, [sp, #4]
20006512:	eb0a 0309 	add.w	r3, sl, r9
20006516:	429a      	cmp	r2, r3
20006518:	d8b7      	bhi.n	2000648a <__multiply+0x7a>
2000651a:	9c05      	ldr	r4, [sp, #20]
2000651c:	2c00      	cmp	r4, #0
2000651e:	dd0b      	ble.n	20006538 <__multiply+0x128>
20006520:	9a04      	ldr	r2, [sp, #16]
20006522:	f852 3c04 	ldr.w	r3, [r2, #-4]
20006526:	b93b      	cbnz	r3, 20006538 <__multiply+0x128>
20006528:	4613      	mov	r3, r2
2000652a:	e003      	b.n	20006534 <__multiply+0x124>
2000652c:	f853 2c08 	ldr.w	r2, [r3, #-8]
20006530:	3b04      	subs	r3, #4
20006532:	b90a      	cbnz	r2, 20006538 <__multiply+0x128>
20006534:	3c01      	subs	r4, #1
20006536:	d1f9      	bne.n	2000652c <__multiply+0x11c>
20006538:	9b03      	ldr	r3, [sp, #12]
2000653a:	4618      	mov	r0, r3
2000653c:	611c      	str	r4, [r3, #16]
2000653e:	b007      	add	sp, #28
20006540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20006544 <__i2b>:
20006544:	b510      	push	{r4, lr}
20006546:	460c      	mov	r4, r1
20006548:	2101      	movs	r1, #1
2000654a:	f7ff fde9 	bl	20006120 <_Balloc>
2000654e:	2201      	movs	r2, #1
20006550:	6144      	str	r4, [r0, #20]
20006552:	6102      	str	r2, [r0, #16]
20006554:	bd10      	pop	{r4, pc}
20006556:	bf00      	nop

20006558 <__multadd>:
20006558:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
2000655c:	460d      	mov	r5, r1
2000655e:	2100      	movs	r1, #0
20006560:	4606      	mov	r6, r0
20006562:	692c      	ldr	r4, [r5, #16]
20006564:	b083      	sub	sp, #12
20006566:	f105 0814 	add.w	r8, r5, #20
2000656a:	4608      	mov	r0, r1
2000656c:	f858 7001 	ldr.w	r7, [r8, r1]
20006570:	3001      	adds	r0, #1
20006572:	fa1f fa87 	uxth.w	sl, r7
20006576:	ea4f 4c17 	mov.w	ip, r7, lsr #16
2000657a:	fb0a 3302 	mla	r3, sl, r2, r3
2000657e:	fb0c fc02 	mul.w	ip, ip, r2
20006582:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
20006586:	b29b      	uxth	r3, r3
20006588:	eb03 430c 	add.w	r3, r3, ip, lsl #16
2000658c:	f848 3001 	str.w	r3, [r8, r1]
20006590:	3104      	adds	r1, #4
20006592:	4284      	cmp	r4, r0
20006594:	ea4f 431c 	mov.w	r3, ip, lsr #16
20006598:	dce8      	bgt.n	2000656c <__multadd+0x14>
2000659a:	b13b      	cbz	r3, 200065ac <__multadd+0x54>
2000659c:	68aa      	ldr	r2, [r5, #8]
2000659e:	4294      	cmp	r4, r2
200065a0:	da08      	bge.n	200065b4 <__multadd+0x5c>
200065a2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
200065a6:	3401      	adds	r4, #1
200065a8:	612c      	str	r4, [r5, #16]
200065aa:	6153      	str	r3, [r2, #20]
200065ac:	4628      	mov	r0, r5
200065ae:	b003      	add	sp, #12
200065b0:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
200065b4:	6869      	ldr	r1, [r5, #4]
200065b6:	4630      	mov	r0, r6
200065b8:	9301      	str	r3, [sp, #4]
200065ba:	3101      	adds	r1, #1
200065bc:	f7ff fdb0 	bl	20006120 <_Balloc>
200065c0:	692a      	ldr	r2, [r5, #16]
200065c2:	f105 010c 	add.w	r1, r5, #12
200065c6:	3202      	adds	r2, #2
200065c8:	0092      	lsls	r2, r2, #2
200065ca:	4607      	mov	r7, r0
200065cc:	300c      	adds	r0, #12
200065ce:	f7fb ff15 	bl	200023fc <memcpy>
200065d2:	4629      	mov	r1, r5
200065d4:	4630      	mov	r0, r6
200065d6:	463d      	mov	r5, r7
200065d8:	f7ff fd86 	bl	200060e8 <_Bfree>
200065dc:	9b01      	ldr	r3, [sp, #4]
200065de:	e7e0      	b.n	200065a2 <__multadd+0x4a>

200065e0 <__pow5mult>:
200065e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200065e4:	4615      	mov	r5, r2
200065e6:	f012 0203 	ands.w	r2, r2, #3
200065ea:	4604      	mov	r4, r0
200065ec:	4688      	mov	r8, r1
200065ee:	d12c      	bne.n	2000664a <__pow5mult+0x6a>
200065f0:	10ad      	asrs	r5, r5, #2
200065f2:	d01e      	beq.n	20006632 <__pow5mult+0x52>
200065f4:	6a66      	ldr	r6, [r4, #36]	; 0x24
200065f6:	2e00      	cmp	r6, #0
200065f8:	d034      	beq.n	20006664 <__pow5mult+0x84>
200065fa:	68b7      	ldr	r7, [r6, #8]
200065fc:	2f00      	cmp	r7, #0
200065fe:	d03b      	beq.n	20006678 <__pow5mult+0x98>
20006600:	f015 0f01 	tst.w	r5, #1
20006604:	d108      	bne.n	20006618 <__pow5mult+0x38>
20006606:	106d      	asrs	r5, r5, #1
20006608:	d013      	beq.n	20006632 <__pow5mult+0x52>
2000660a:	683e      	ldr	r6, [r7, #0]
2000660c:	b1a6      	cbz	r6, 20006638 <__pow5mult+0x58>
2000660e:	4630      	mov	r0, r6
20006610:	4607      	mov	r7, r0
20006612:	f015 0f01 	tst.w	r5, #1
20006616:	d0f6      	beq.n	20006606 <__pow5mult+0x26>
20006618:	4641      	mov	r1, r8
2000661a:	463a      	mov	r2, r7
2000661c:	4620      	mov	r0, r4
2000661e:	f7ff fef7 	bl	20006410 <__multiply>
20006622:	4641      	mov	r1, r8
20006624:	4606      	mov	r6, r0
20006626:	4620      	mov	r0, r4
20006628:	f7ff fd5e 	bl	200060e8 <_Bfree>
2000662c:	106d      	asrs	r5, r5, #1
2000662e:	46b0      	mov	r8, r6
20006630:	d1eb      	bne.n	2000660a <__pow5mult+0x2a>
20006632:	4640      	mov	r0, r8
20006634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006638:	4639      	mov	r1, r7
2000663a:	463a      	mov	r2, r7
2000663c:	4620      	mov	r0, r4
2000663e:	f7ff fee7 	bl	20006410 <__multiply>
20006642:	6038      	str	r0, [r7, #0]
20006644:	4607      	mov	r7, r0
20006646:	6006      	str	r6, [r0, #0]
20006648:	e7e3      	b.n	20006612 <__pow5mult+0x32>
2000664a:	f248 3cb8 	movw	ip, #33720	; 0x83b8
2000664e:	2300      	movs	r3, #0
20006650:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20006654:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20006658:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
2000665c:	f7ff ff7c 	bl	20006558 <__multadd>
20006660:	4680      	mov	r8, r0
20006662:	e7c5      	b.n	200065f0 <__pow5mult+0x10>
20006664:	2010      	movs	r0, #16
20006666:	f7fb fbef 	bl	20001e48 <malloc>
2000666a:	2300      	movs	r3, #0
2000666c:	4606      	mov	r6, r0
2000666e:	6260      	str	r0, [r4, #36]	; 0x24
20006670:	60c3      	str	r3, [r0, #12]
20006672:	6043      	str	r3, [r0, #4]
20006674:	6083      	str	r3, [r0, #8]
20006676:	6003      	str	r3, [r0, #0]
20006678:	4620      	mov	r0, r4
2000667a:	f240 2171 	movw	r1, #625	; 0x271
2000667e:	f7ff ff61 	bl	20006544 <__i2b>
20006682:	2300      	movs	r3, #0
20006684:	60b0      	str	r0, [r6, #8]
20006686:	4607      	mov	r7, r0
20006688:	6003      	str	r3, [r0, #0]
2000668a:	e7b9      	b.n	20006600 <__pow5mult+0x20>

2000668c <__s2b>:
2000668c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20006690:	461e      	mov	r6, r3
20006692:	f648 6339 	movw	r3, #36409	; 0x8e39
20006696:	f106 0c08 	add.w	ip, r6, #8
2000669a:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
2000669e:	4688      	mov	r8, r1
200066a0:	4605      	mov	r5, r0
200066a2:	4617      	mov	r7, r2
200066a4:	fb83 130c 	smull	r1, r3, r3, ip
200066a8:	ea4f 7cec 	mov.w	ip, ip, asr #31
200066ac:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
200066b0:	f1bc 0f01 	cmp.w	ip, #1
200066b4:	dd35      	ble.n	20006722 <__s2b+0x96>
200066b6:	2100      	movs	r1, #0
200066b8:	2201      	movs	r2, #1
200066ba:	0052      	lsls	r2, r2, #1
200066bc:	3101      	adds	r1, #1
200066be:	4594      	cmp	ip, r2
200066c0:	dcfb      	bgt.n	200066ba <__s2b+0x2e>
200066c2:	4628      	mov	r0, r5
200066c4:	f7ff fd2c 	bl	20006120 <_Balloc>
200066c8:	9b08      	ldr	r3, [sp, #32]
200066ca:	6143      	str	r3, [r0, #20]
200066cc:	2301      	movs	r3, #1
200066ce:	2f09      	cmp	r7, #9
200066d0:	6103      	str	r3, [r0, #16]
200066d2:	dd22      	ble.n	2000671a <__s2b+0x8e>
200066d4:	f108 0a09 	add.w	sl, r8, #9
200066d8:	2409      	movs	r4, #9
200066da:	f818 3004 	ldrb.w	r3, [r8, r4]
200066de:	4601      	mov	r1, r0
200066e0:	220a      	movs	r2, #10
200066e2:	3401      	adds	r4, #1
200066e4:	3b30      	subs	r3, #48	; 0x30
200066e6:	4628      	mov	r0, r5
200066e8:	f7ff ff36 	bl	20006558 <__multadd>
200066ec:	42a7      	cmp	r7, r4
200066ee:	dcf4      	bgt.n	200066da <__s2b+0x4e>
200066f0:	eb0a 0807 	add.w	r8, sl, r7
200066f4:	f1a8 0808 	sub.w	r8, r8, #8
200066f8:	42be      	cmp	r6, r7
200066fa:	dd0c      	ble.n	20006716 <__s2b+0x8a>
200066fc:	2400      	movs	r4, #0
200066fe:	f818 3004 	ldrb.w	r3, [r8, r4]
20006702:	4601      	mov	r1, r0
20006704:	3401      	adds	r4, #1
20006706:	220a      	movs	r2, #10
20006708:	3b30      	subs	r3, #48	; 0x30
2000670a:	4628      	mov	r0, r5
2000670c:	f7ff ff24 	bl	20006558 <__multadd>
20006710:	19e3      	adds	r3, r4, r7
20006712:	429e      	cmp	r6, r3
20006714:	dcf3      	bgt.n	200066fe <__s2b+0x72>
20006716:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000671a:	f108 080a 	add.w	r8, r8, #10
2000671e:	2709      	movs	r7, #9
20006720:	e7ea      	b.n	200066f8 <__s2b+0x6c>
20006722:	2100      	movs	r1, #0
20006724:	e7cd      	b.n	200066c2 <__s2b+0x36>
20006726:	bf00      	nop

20006728 <_realloc_r>:
20006728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000672c:	4691      	mov	r9, r2
2000672e:	b083      	sub	sp, #12
20006730:	4607      	mov	r7, r0
20006732:	460e      	mov	r6, r1
20006734:	2900      	cmp	r1, #0
20006736:	f000 813a 	beq.w	200069ae <_realloc_r+0x286>
2000673a:	f1a1 0808 	sub.w	r8, r1, #8
2000673e:	f109 040b 	add.w	r4, r9, #11
20006742:	f7fb ff8d 	bl	20002660 <__malloc_lock>
20006746:	2c16      	cmp	r4, #22
20006748:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000674c:	460b      	mov	r3, r1
2000674e:	f200 80a0 	bhi.w	20006892 <_realloc_r+0x16a>
20006752:	2210      	movs	r2, #16
20006754:	2500      	movs	r5, #0
20006756:	4614      	mov	r4, r2
20006758:	454c      	cmp	r4, r9
2000675a:	bf38      	it	cc
2000675c:	f045 0501 	orrcc.w	r5, r5, #1
20006760:	2d00      	cmp	r5, #0
20006762:	f040 812a 	bne.w	200069ba <_realloc_r+0x292>
20006766:	f021 0a03 	bic.w	sl, r1, #3
2000676a:	4592      	cmp	sl, r2
2000676c:	bfa2      	ittt	ge
2000676e:	4640      	movge	r0, r8
20006770:	4655      	movge	r5, sl
20006772:	f108 0808 	addge.w	r8, r8, #8
20006776:	da75      	bge.n	20006864 <_realloc_r+0x13c>
20006778:	f248 6318 	movw	r3, #34328	; 0x8618
2000677c:	eb08 000a 	add.w	r0, r8, sl
20006780:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006784:	f8d3 e008 	ldr.w	lr, [r3, #8]
20006788:	4586      	cmp	lr, r0
2000678a:	f000 811a 	beq.w	200069c2 <_realloc_r+0x29a>
2000678e:	f8d0 c004 	ldr.w	ip, [r0, #4]
20006792:	f02c 0b01 	bic.w	fp, ip, #1
20006796:	4483      	add	fp, r0
20006798:	f8db b004 	ldr.w	fp, [fp, #4]
2000679c:	f01b 0f01 	tst.w	fp, #1
200067a0:	d07c      	beq.n	2000689c <_realloc_r+0x174>
200067a2:	46ac      	mov	ip, r5
200067a4:	4628      	mov	r0, r5
200067a6:	f011 0f01 	tst.w	r1, #1
200067aa:	f040 809b 	bne.w	200068e4 <_realloc_r+0x1bc>
200067ae:	f856 1c08 	ldr.w	r1, [r6, #-8]
200067b2:	ebc1 0b08 	rsb	fp, r1, r8
200067b6:	f8db 5004 	ldr.w	r5, [fp, #4]
200067ba:	f025 0503 	bic.w	r5, r5, #3
200067be:	2800      	cmp	r0, #0
200067c0:	f000 80dd 	beq.w	2000697e <_realloc_r+0x256>
200067c4:	4570      	cmp	r0, lr
200067c6:	f000 811f 	beq.w	20006a08 <_realloc_r+0x2e0>
200067ca:	eb05 030a 	add.w	r3, r5, sl
200067ce:	eb0c 0503 	add.w	r5, ip, r3
200067d2:	4295      	cmp	r5, r2
200067d4:	bfb8      	it	lt
200067d6:	461d      	movlt	r5, r3
200067d8:	f2c0 80d2 	blt.w	20006980 <_realloc_r+0x258>
200067dc:	6881      	ldr	r1, [r0, #8]
200067de:	465b      	mov	r3, fp
200067e0:	68c0      	ldr	r0, [r0, #12]
200067e2:	f1aa 0204 	sub.w	r2, sl, #4
200067e6:	2a24      	cmp	r2, #36	; 0x24
200067e8:	6081      	str	r1, [r0, #8]
200067ea:	60c8      	str	r0, [r1, #12]
200067ec:	f853 1f08 	ldr.w	r1, [r3, #8]!
200067f0:	f8db 000c 	ldr.w	r0, [fp, #12]
200067f4:	6081      	str	r1, [r0, #8]
200067f6:	60c8      	str	r0, [r1, #12]
200067f8:	f200 80d0 	bhi.w	2000699c <_realloc_r+0x274>
200067fc:	2a13      	cmp	r2, #19
200067fe:	469c      	mov	ip, r3
20006800:	d921      	bls.n	20006846 <_realloc_r+0x11e>
20006802:	4631      	mov	r1, r6
20006804:	f10b 0c10 	add.w	ip, fp, #16
20006808:	f851 0b04 	ldr.w	r0, [r1], #4
2000680c:	f8cb 0008 	str.w	r0, [fp, #8]
20006810:	6870      	ldr	r0, [r6, #4]
20006812:	1d0e      	adds	r6, r1, #4
20006814:	2a1b      	cmp	r2, #27
20006816:	f8cb 000c 	str.w	r0, [fp, #12]
2000681a:	d914      	bls.n	20006846 <_realloc_r+0x11e>
2000681c:	6848      	ldr	r0, [r1, #4]
2000681e:	1d31      	adds	r1, r6, #4
20006820:	f10b 0c18 	add.w	ip, fp, #24
20006824:	f8cb 0010 	str.w	r0, [fp, #16]
20006828:	6870      	ldr	r0, [r6, #4]
2000682a:	1d0e      	adds	r6, r1, #4
2000682c:	2a24      	cmp	r2, #36	; 0x24
2000682e:	f8cb 0014 	str.w	r0, [fp, #20]
20006832:	d108      	bne.n	20006846 <_realloc_r+0x11e>
20006834:	684a      	ldr	r2, [r1, #4]
20006836:	f10b 0c20 	add.w	ip, fp, #32
2000683a:	f8cb 2018 	str.w	r2, [fp, #24]
2000683e:	6872      	ldr	r2, [r6, #4]
20006840:	3608      	adds	r6, #8
20006842:	f8cb 201c 	str.w	r2, [fp, #28]
20006846:	4631      	mov	r1, r6
20006848:	4698      	mov	r8, r3
2000684a:	4662      	mov	r2, ip
2000684c:	4658      	mov	r0, fp
2000684e:	f851 3b04 	ldr.w	r3, [r1], #4
20006852:	f842 3b04 	str.w	r3, [r2], #4
20006856:	6873      	ldr	r3, [r6, #4]
20006858:	f8cc 3004 	str.w	r3, [ip, #4]
2000685c:	684b      	ldr	r3, [r1, #4]
2000685e:	6053      	str	r3, [r2, #4]
20006860:	f8db 3004 	ldr.w	r3, [fp, #4]
20006864:	ebc4 0c05 	rsb	ip, r4, r5
20006868:	f1bc 0f0f 	cmp.w	ip, #15
2000686c:	d826      	bhi.n	200068bc <_realloc_r+0x194>
2000686e:	1942      	adds	r2, r0, r5
20006870:	f003 0301 	and.w	r3, r3, #1
20006874:	ea43 0505 	orr.w	r5, r3, r5
20006878:	6045      	str	r5, [r0, #4]
2000687a:	6853      	ldr	r3, [r2, #4]
2000687c:	f043 0301 	orr.w	r3, r3, #1
20006880:	6053      	str	r3, [r2, #4]
20006882:	4638      	mov	r0, r7
20006884:	4645      	mov	r5, r8
20006886:	f7fb feed 	bl	20002664 <__malloc_unlock>
2000688a:	4628      	mov	r0, r5
2000688c:	b003      	add	sp, #12
2000688e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006892:	f024 0407 	bic.w	r4, r4, #7
20006896:	4622      	mov	r2, r4
20006898:	0fe5      	lsrs	r5, r4, #31
2000689a:	e75d      	b.n	20006758 <_realloc_r+0x30>
2000689c:	f02c 0c03 	bic.w	ip, ip, #3
200068a0:	eb0c 050a 	add.w	r5, ip, sl
200068a4:	4295      	cmp	r5, r2
200068a6:	f6ff af7e 	blt.w	200067a6 <_realloc_r+0x7e>
200068aa:	6882      	ldr	r2, [r0, #8]
200068ac:	460b      	mov	r3, r1
200068ae:	68c1      	ldr	r1, [r0, #12]
200068b0:	4640      	mov	r0, r8
200068b2:	f108 0808 	add.w	r8, r8, #8
200068b6:	608a      	str	r2, [r1, #8]
200068b8:	60d1      	str	r1, [r2, #12]
200068ba:	e7d3      	b.n	20006864 <_realloc_r+0x13c>
200068bc:	1901      	adds	r1, r0, r4
200068be:	f003 0301 	and.w	r3, r3, #1
200068c2:	eb01 020c 	add.w	r2, r1, ip
200068c6:	ea43 0404 	orr.w	r4, r3, r4
200068ca:	f04c 0301 	orr.w	r3, ip, #1
200068ce:	6044      	str	r4, [r0, #4]
200068d0:	604b      	str	r3, [r1, #4]
200068d2:	4638      	mov	r0, r7
200068d4:	6853      	ldr	r3, [r2, #4]
200068d6:	3108      	adds	r1, #8
200068d8:	f043 0301 	orr.w	r3, r3, #1
200068dc:	6053      	str	r3, [r2, #4]
200068de:	f7fe fe6f 	bl	200055c0 <_free_r>
200068e2:	e7ce      	b.n	20006882 <_realloc_r+0x15a>
200068e4:	4649      	mov	r1, r9
200068e6:	4638      	mov	r0, r7
200068e8:	f7fb fab6 	bl	20001e58 <_malloc_r>
200068ec:	4605      	mov	r5, r0
200068ee:	2800      	cmp	r0, #0
200068f0:	d041      	beq.n	20006976 <_realloc_r+0x24e>
200068f2:	f8d8 3004 	ldr.w	r3, [r8, #4]
200068f6:	f1a0 0208 	sub.w	r2, r0, #8
200068fa:	f023 0101 	bic.w	r1, r3, #1
200068fe:	4441      	add	r1, r8
20006900:	428a      	cmp	r2, r1
20006902:	f000 80d7 	beq.w	20006ab4 <_realloc_r+0x38c>
20006906:	f1aa 0204 	sub.w	r2, sl, #4
2000690a:	4631      	mov	r1, r6
2000690c:	2a24      	cmp	r2, #36	; 0x24
2000690e:	d878      	bhi.n	20006a02 <_realloc_r+0x2da>
20006910:	2a13      	cmp	r2, #19
20006912:	4603      	mov	r3, r0
20006914:	d921      	bls.n	2000695a <_realloc_r+0x232>
20006916:	4634      	mov	r4, r6
20006918:	f854 3b04 	ldr.w	r3, [r4], #4
2000691c:	1d21      	adds	r1, r4, #4
2000691e:	f840 3b04 	str.w	r3, [r0], #4
20006922:	1d03      	adds	r3, r0, #4
20006924:	f8d6 c004 	ldr.w	ip, [r6, #4]
20006928:	2a1b      	cmp	r2, #27
2000692a:	f8c5 c004 	str.w	ip, [r5, #4]
2000692e:	d914      	bls.n	2000695a <_realloc_r+0x232>
20006930:	f8d4 e004 	ldr.w	lr, [r4, #4]
20006934:	1d1c      	adds	r4, r3, #4
20006936:	f101 0c04 	add.w	ip, r1, #4
2000693a:	f8c0 e004 	str.w	lr, [r0, #4]
2000693e:	6848      	ldr	r0, [r1, #4]
20006940:	f10c 0104 	add.w	r1, ip, #4
20006944:	6058      	str	r0, [r3, #4]
20006946:	1d23      	adds	r3, r4, #4
20006948:	2a24      	cmp	r2, #36	; 0x24
2000694a:	d106      	bne.n	2000695a <_realloc_r+0x232>
2000694c:	f8dc 2004 	ldr.w	r2, [ip, #4]
20006950:	6062      	str	r2, [r4, #4]
20006952:	684a      	ldr	r2, [r1, #4]
20006954:	3108      	adds	r1, #8
20006956:	605a      	str	r2, [r3, #4]
20006958:	3308      	adds	r3, #8
2000695a:	4608      	mov	r0, r1
2000695c:	461a      	mov	r2, r3
2000695e:	f850 4b04 	ldr.w	r4, [r0], #4
20006962:	f842 4b04 	str.w	r4, [r2], #4
20006966:	6849      	ldr	r1, [r1, #4]
20006968:	6059      	str	r1, [r3, #4]
2000696a:	6843      	ldr	r3, [r0, #4]
2000696c:	6053      	str	r3, [r2, #4]
2000696e:	4631      	mov	r1, r6
20006970:	4638      	mov	r0, r7
20006972:	f7fe fe25 	bl	200055c0 <_free_r>
20006976:	4638      	mov	r0, r7
20006978:	f7fb fe74 	bl	20002664 <__malloc_unlock>
2000697c:	e785      	b.n	2000688a <_realloc_r+0x162>
2000697e:	4455      	add	r5, sl
20006980:	4295      	cmp	r5, r2
20006982:	dbaf      	blt.n	200068e4 <_realloc_r+0x1bc>
20006984:	465b      	mov	r3, fp
20006986:	f8db 000c 	ldr.w	r0, [fp, #12]
2000698a:	f1aa 0204 	sub.w	r2, sl, #4
2000698e:	f853 1f08 	ldr.w	r1, [r3, #8]!
20006992:	2a24      	cmp	r2, #36	; 0x24
20006994:	6081      	str	r1, [r0, #8]
20006996:	60c8      	str	r0, [r1, #12]
20006998:	f67f af30 	bls.w	200067fc <_realloc_r+0xd4>
2000699c:	4618      	mov	r0, r3
2000699e:	4631      	mov	r1, r6
200069a0:	4698      	mov	r8, r3
200069a2:	f7ff f9b9 	bl	20005d18 <memmove>
200069a6:	4658      	mov	r0, fp
200069a8:	f8db 3004 	ldr.w	r3, [fp, #4]
200069ac:	e75a      	b.n	20006864 <_realloc_r+0x13c>
200069ae:	4611      	mov	r1, r2
200069b0:	b003      	add	sp, #12
200069b2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200069b6:	f7fb ba4f 	b.w	20001e58 <_malloc_r>
200069ba:	230c      	movs	r3, #12
200069bc:	2500      	movs	r5, #0
200069be:	603b      	str	r3, [r7, #0]
200069c0:	e763      	b.n	2000688a <_realloc_r+0x162>
200069c2:	f8de 5004 	ldr.w	r5, [lr, #4]
200069c6:	f104 0b10 	add.w	fp, r4, #16
200069ca:	f025 0c03 	bic.w	ip, r5, #3
200069ce:	eb0c 000a 	add.w	r0, ip, sl
200069d2:	4558      	cmp	r0, fp
200069d4:	bfb8      	it	lt
200069d6:	4670      	movlt	r0, lr
200069d8:	f6ff aee5 	blt.w	200067a6 <_realloc_r+0x7e>
200069dc:	eb08 0204 	add.w	r2, r8, r4
200069e0:	1b01      	subs	r1, r0, r4
200069e2:	f041 0101 	orr.w	r1, r1, #1
200069e6:	609a      	str	r2, [r3, #8]
200069e8:	6051      	str	r1, [r2, #4]
200069ea:	4638      	mov	r0, r7
200069ec:	f8d8 1004 	ldr.w	r1, [r8, #4]
200069f0:	4635      	mov	r5, r6
200069f2:	f001 0301 	and.w	r3, r1, #1
200069f6:	431c      	orrs	r4, r3
200069f8:	f8c8 4004 	str.w	r4, [r8, #4]
200069fc:	f7fb fe32 	bl	20002664 <__malloc_unlock>
20006a00:	e743      	b.n	2000688a <_realloc_r+0x162>
20006a02:	f7ff f989 	bl	20005d18 <memmove>
20006a06:	e7b2      	b.n	2000696e <_realloc_r+0x246>
20006a08:	4455      	add	r5, sl
20006a0a:	f104 0110 	add.w	r1, r4, #16
20006a0e:	44ac      	add	ip, r5
20006a10:	458c      	cmp	ip, r1
20006a12:	dbb5      	blt.n	20006980 <_realloc_r+0x258>
20006a14:	465d      	mov	r5, fp
20006a16:	f8db 000c 	ldr.w	r0, [fp, #12]
20006a1a:	f1aa 0204 	sub.w	r2, sl, #4
20006a1e:	f855 1f08 	ldr.w	r1, [r5, #8]!
20006a22:	2a24      	cmp	r2, #36	; 0x24
20006a24:	6081      	str	r1, [r0, #8]
20006a26:	60c8      	str	r0, [r1, #12]
20006a28:	d84c      	bhi.n	20006ac4 <_realloc_r+0x39c>
20006a2a:	2a13      	cmp	r2, #19
20006a2c:	4628      	mov	r0, r5
20006a2e:	d924      	bls.n	20006a7a <_realloc_r+0x352>
20006a30:	4631      	mov	r1, r6
20006a32:	f10b 0010 	add.w	r0, fp, #16
20006a36:	f851 eb04 	ldr.w	lr, [r1], #4
20006a3a:	f8cb e008 	str.w	lr, [fp, #8]
20006a3e:	f8d6 e004 	ldr.w	lr, [r6, #4]
20006a42:	1d0e      	adds	r6, r1, #4
20006a44:	2a1b      	cmp	r2, #27
20006a46:	f8cb e00c 	str.w	lr, [fp, #12]
20006a4a:	d916      	bls.n	20006a7a <_realloc_r+0x352>
20006a4c:	f8d1 e004 	ldr.w	lr, [r1, #4]
20006a50:	1d31      	adds	r1, r6, #4
20006a52:	f10b 0018 	add.w	r0, fp, #24
20006a56:	f8cb e010 	str.w	lr, [fp, #16]
20006a5a:	f8d6 e004 	ldr.w	lr, [r6, #4]
20006a5e:	1d0e      	adds	r6, r1, #4
20006a60:	2a24      	cmp	r2, #36	; 0x24
20006a62:	f8cb e014 	str.w	lr, [fp, #20]
20006a66:	d108      	bne.n	20006a7a <_realloc_r+0x352>
20006a68:	684a      	ldr	r2, [r1, #4]
20006a6a:	f10b 0020 	add.w	r0, fp, #32
20006a6e:	f8cb 2018 	str.w	r2, [fp, #24]
20006a72:	6872      	ldr	r2, [r6, #4]
20006a74:	3608      	adds	r6, #8
20006a76:	f8cb 201c 	str.w	r2, [fp, #28]
20006a7a:	4631      	mov	r1, r6
20006a7c:	4602      	mov	r2, r0
20006a7e:	f851 eb04 	ldr.w	lr, [r1], #4
20006a82:	f842 eb04 	str.w	lr, [r2], #4
20006a86:	6876      	ldr	r6, [r6, #4]
20006a88:	6046      	str	r6, [r0, #4]
20006a8a:	6849      	ldr	r1, [r1, #4]
20006a8c:	6051      	str	r1, [r2, #4]
20006a8e:	eb0b 0204 	add.w	r2, fp, r4
20006a92:	ebc4 010c 	rsb	r1, r4, ip
20006a96:	f041 0101 	orr.w	r1, r1, #1
20006a9a:	609a      	str	r2, [r3, #8]
20006a9c:	6051      	str	r1, [r2, #4]
20006a9e:	4638      	mov	r0, r7
20006aa0:	f8db 1004 	ldr.w	r1, [fp, #4]
20006aa4:	f001 0301 	and.w	r3, r1, #1
20006aa8:	431c      	orrs	r4, r3
20006aaa:	f8cb 4004 	str.w	r4, [fp, #4]
20006aae:	f7fb fdd9 	bl	20002664 <__malloc_unlock>
20006ab2:	e6ea      	b.n	2000688a <_realloc_r+0x162>
20006ab4:	6855      	ldr	r5, [r2, #4]
20006ab6:	4640      	mov	r0, r8
20006ab8:	f108 0808 	add.w	r8, r8, #8
20006abc:	f025 0503 	bic.w	r5, r5, #3
20006ac0:	4455      	add	r5, sl
20006ac2:	e6cf      	b.n	20006864 <_realloc_r+0x13c>
20006ac4:	4631      	mov	r1, r6
20006ac6:	4628      	mov	r0, r5
20006ac8:	9300      	str	r3, [sp, #0]
20006aca:	f8cd c004 	str.w	ip, [sp, #4]
20006ace:	f7ff f923 	bl	20005d18 <memmove>
20006ad2:	f8dd c004 	ldr.w	ip, [sp, #4]
20006ad6:	9b00      	ldr	r3, [sp, #0]
20006ad8:	e7d9      	b.n	20006a8e <_realloc_r+0x366>
20006ada:	bf00      	nop

20006adc <__isinfd>:
20006adc:	4602      	mov	r2, r0
20006ade:	4240      	negs	r0, r0
20006ae0:	ea40 0302 	orr.w	r3, r0, r2
20006ae4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20006ae8:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20006aec:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20006af0:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20006af4:	4258      	negs	r0, r3
20006af6:	ea40 0303 	orr.w	r3, r0, r3
20006afa:	17d8      	asrs	r0, r3, #31
20006afc:	3001      	adds	r0, #1
20006afe:	4770      	bx	lr

20006b00 <__isnand>:
20006b00:	4602      	mov	r2, r0
20006b02:	4240      	negs	r0, r0
20006b04:	4310      	orrs	r0, r2
20006b06:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20006b0a:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
20006b0e:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20006b12:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20006b16:	0fc0      	lsrs	r0, r0, #31
20006b18:	4770      	bx	lr
20006b1a:	bf00      	nop

20006b1c <__sclose>:
20006b1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006b20:	f000 b960 	b.w	20006de4 <_close_r>

20006b24 <__sseek>:
20006b24:	b510      	push	{r4, lr}
20006b26:	460c      	mov	r4, r1
20006b28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006b2c:	f000 f9fe 	bl	20006f2c <_lseek_r>
20006b30:	89a3      	ldrh	r3, [r4, #12]
20006b32:	f1b0 3fff 	cmp.w	r0, #4294967295
20006b36:	bf15      	itete	ne
20006b38:	6560      	strne	r0, [r4, #84]	; 0x54
20006b3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20006b3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20006b42:	81a3      	strheq	r3, [r4, #12]
20006b44:	bf18      	it	ne
20006b46:	81a3      	strhne	r3, [r4, #12]
20006b48:	bd10      	pop	{r4, pc}
20006b4a:	bf00      	nop

20006b4c <__swrite>:
20006b4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006b50:	461d      	mov	r5, r3
20006b52:	898b      	ldrh	r3, [r1, #12]
20006b54:	460c      	mov	r4, r1
20006b56:	4616      	mov	r6, r2
20006b58:	4607      	mov	r7, r0
20006b5a:	f413 7f80 	tst.w	r3, #256	; 0x100
20006b5e:	d006      	beq.n	20006b6e <__swrite+0x22>
20006b60:	2302      	movs	r3, #2
20006b62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006b66:	2200      	movs	r2, #0
20006b68:	f000 f9e0 	bl	20006f2c <_lseek_r>
20006b6c:	89a3      	ldrh	r3, [r4, #12]
20006b6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20006b72:	4638      	mov	r0, r7
20006b74:	81a3      	strh	r3, [r4, #12]
20006b76:	4632      	mov	r2, r6
20006b78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20006b7c:	462b      	mov	r3, r5
20006b7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20006b82:	f7f9 bf09 	b.w	20000998 <_write_r>
20006b86:	bf00      	nop

20006b88 <__sread>:
20006b88:	b510      	push	{r4, lr}
20006b8a:	460c      	mov	r4, r1
20006b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006b90:	f000 f9e2 	bl	20006f58 <_read_r>
20006b94:	2800      	cmp	r0, #0
20006b96:	db03      	blt.n	20006ba0 <__sread+0x18>
20006b98:	6d63      	ldr	r3, [r4, #84]	; 0x54
20006b9a:	181b      	adds	r3, r3, r0
20006b9c:	6563      	str	r3, [r4, #84]	; 0x54
20006b9e:	bd10      	pop	{r4, pc}
20006ba0:	89a3      	ldrh	r3, [r4, #12]
20006ba2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20006ba6:	81a3      	strh	r3, [r4, #12]
20006ba8:	bd10      	pop	{r4, pc}
20006baa:	bf00      	nop

20006bac <strcmp>:
20006bac:	ea80 0201 	eor.w	r2, r0, r1
20006bb0:	f012 0f03 	tst.w	r2, #3
20006bb4:	d13a      	bne.n	20006c2c <strcmp_unaligned>
20006bb6:	f010 0203 	ands.w	r2, r0, #3
20006bba:	f020 0003 	bic.w	r0, r0, #3
20006bbe:	f021 0103 	bic.w	r1, r1, #3
20006bc2:	f850 cb04 	ldr.w	ip, [r0], #4
20006bc6:	bf08      	it	eq
20006bc8:	f851 3b04 	ldreq.w	r3, [r1], #4
20006bcc:	d00d      	beq.n	20006bea <strcmp+0x3e>
20006bce:	f082 0203 	eor.w	r2, r2, #3
20006bd2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20006bd6:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
20006bda:	fa23 f202 	lsr.w	r2, r3, r2
20006bde:	f851 3b04 	ldr.w	r3, [r1], #4
20006be2:	ea4c 0c02 	orr.w	ip, ip, r2
20006be6:	ea43 0302 	orr.w	r3, r3, r2
20006bea:	bf00      	nop
20006bec:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20006bf0:	459c      	cmp	ip, r3
20006bf2:	bf01      	itttt	eq
20006bf4:	ea22 020c 	biceq.w	r2, r2, ip
20006bf8:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20006bfc:	f850 cb04 	ldreq.w	ip, [r0], #4
20006c00:	f851 3b04 	ldreq.w	r3, [r1], #4
20006c04:	d0f2      	beq.n	20006bec <strcmp+0x40>
20006c06:	ea4f 600c 	mov.w	r0, ip, lsl #24
20006c0a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
20006c0e:	2801      	cmp	r0, #1
20006c10:	bf28      	it	cs
20006c12:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20006c16:	bf08      	it	eq
20006c18:	0a1b      	lsreq	r3, r3, #8
20006c1a:	d0f4      	beq.n	20006c06 <strcmp+0x5a>
20006c1c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20006c20:	ea4f 6010 	mov.w	r0, r0, lsr #24
20006c24:	eba0 0003 	sub.w	r0, r0, r3
20006c28:	4770      	bx	lr
20006c2a:	bf00      	nop

20006c2c <strcmp_unaligned>:
20006c2c:	f010 0f03 	tst.w	r0, #3
20006c30:	d00a      	beq.n	20006c48 <strcmp_unaligned+0x1c>
20006c32:	f810 2b01 	ldrb.w	r2, [r0], #1
20006c36:	f811 3b01 	ldrb.w	r3, [r1], #1
20006c3a:	2a01      	cmp	r2, #1
20006c3c:	bf28      	it	cs
20006c3e:	429a      	cmpcs	r2, r3
20006c40:	d0f4      	beq.n	20006c2c <strcmp_unaligned>
20006c42:	eba2 0003 	sub.w	r0, r2, r3
20006c46:	4770      	bx	lr
20006c48:	f84d 5d04 	str.w	r5, [sp, #-4]!
20006c4c:	f84d 4d04 	str.w	r4, [sp, #-4]!
20006c50:	f04f 0201 	mov.w	r2, #1
20006c54:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20006c58:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20006c5c:	f001 0c03 	and.w	ip, r1, #3
20006c60:	f021 0103 	bic.w	r1, r1, #3
20006c64:	f850 4b04 	ldr.w	r4, [r0], #4
20006c68:	f851 5b04 	ldr.w	r5, [r1], #4
20006c6c:	f1bc 0f02 	cmp.w	ip, #2
20006c70:	d026      	beq.n	20006cc0 <strcmp_unaligned+0x94>
20006c72:	d84b      	bhi.n	20006d0c <strcmp_unaligned+0xe0>
20006c74:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20006c78:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
20006c7c:	eba4 0302 	sub.w	r3, r4, r2
20006c80:	ea23 0304 	bic.w	r3, r3, r4
20006c84:	d10d      	bne.n	20006ca2 <strcmp_unaligned+0x76>
20006c86:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20006c8a:	bf08      	it	eq
20006c8c:	f851 5b04 	ldreq.w	r5, [r1], #4
20006c90:	d10a      	bne.n	20006ca8 <strcmp_unaligned+0x7c>
20006c92:	ea8c 0c04 	eor.w	ip, ip, r4
20006c96:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
20006c9a:	d10c      	bne.n	20006cb6 <strcmp_unaligned+0x8a>
20006c9c:	f850 4b04 	ldr.w	r4, [r0], #4
20006ca0:	e7e8      	b.n	20006c74 <strcmp_unaligned+0x48>
20006ca2:	ea4f 2515 	mov.w	r5, r5, lsr #8
20006ca6:	e05c      	b.n	20006d62 <strcmp_unaligned+0x136>
20006ca8:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
20006cac:	d152      	bne.n	20006d54 <strcmp_unaligned+0x128>
20006cae:	780d      	ldrb	r5, [r1, #0]
20006cb0:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20006cb4:	e055      	b.n	20006d62 <strcmp_unaligned+0x136>
20006cb6:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20006cba:	f005 05ff 	and.w	r5, r5, #255	; 0xff
20006cbe:	e050      	b.n	20006d62 <strcmp_unaligned+0x136>
20006cc0:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20006cc4:	eba4 0302 	sub.w	r3, r4, r2
20006cc8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20006ccc:	ea23 0304 	bic.w	r3, r3, r4
20006cd0:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20006cd4:	d117      	bne.n	20006d06 <strcmp_unaligned+0xda>
20006cd6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20006cda:	bf08      	it	eq
20006cdc:	f851 5b04 	ldreq.w	r5, [r1], #4
20006ce0:	d107      	bne.n	20006cf2 <strcmp_unaligned+0xc6>
20006ce2:	ea8c 0c04 	eor.w	ip, ip, r4
20006ce6:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
20006cea:	d108      	bne.n	20006cfe <strcmp_unaligned+0xd2>
20006cec:	f850 4b04 	ldr.w	r4, [r0], #4
20006cf0:	e7e6      	b.n	20006cc0 <strcmp_unaligned+0x94>
20006cf2:	041b      	lsls	r3, r3, #16
20006cf4:	d12e      	bne.n	20006d54 <strcmp_unaligned+0x128>
20006cf6:	880d      	ldrh	r5, [r1, #0]
20006cf8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20006cfc:	e031      	b.n	20006d62 <strcmp_unaligned+0x136>
20006cfe:	ea4f 4505 	mov.w	r5, r5, lsl #16
20006d02:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20006d06:	ea4f 4515 	mov.w	r5, r5, lsr #16
20006d0a:	e02a      	b.n	20006d62 <strcmp_unaligned+0x136>
20006d0c:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20006d10:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20006d14:	eba4 0302 	sub.w	r3, r4, r2
20006d18:	ea23 0304 	bic.w	r3, r3, r4
20006d1c:	d10d      	bne.n	20006d3a <strcmp_unaligned+0x10e>
20006d1e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20006d22:	bf08      	it	eq
20006d24:	f851 5b04 	ldreq.w	r5, [r1], #4
20006d28:	d10a      	bne.n	20006d40 <strcmp_unaligned+0x114>
20006d2a:	ea8c 0c04 	eor.w	ip, ip, r4
20006d2e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20006d32:	d10a      	bne.n	20006d4a <strcmp_unaligned+0x11e>
20006d34:	f850 4b04 	ldr.w	r4, [r0], #4
20006d38:	e7e8      	b.n	20006d0c <strcmp_unaligned+0xe0>
20006d3a:	ea4f 6515 	mov.w	r5, r5, lsr #24
20006d3e:	e010      	b.n	20006d62 <strcmp_unaligned+0x136>
20006d40:	f014 0fff 	tst.w	r4, #255	; 0xff
20006d44:	d006      	beq.n	20006d54 <strcmp_unaligned+0x128>
20006d46:	f851 5b04 	ldr.w	r5, [r1], #4
20006d4a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20006d4e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20006d52:	e006      	b.n	20006d62 <strcmp_unaligned+0x136>
20006d54:	f04f 0000 	mov.w	r0, #0
20006d58:	f85d 4b04 	ldr.w	r4, [sp], #4
20006d5c:	f85d 5b04 	ldr.w	r5, [sp], #4
20006d60:	4770      	bx	lr
20006d62:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20006d66:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20006d6a:	2801      	cmp	r0, #1
20006d6c:	bf28      	it	cs
20006d6e:	4290      	cmpcs	r0, r2
20006d70:	bf04      	itt	eq
20006d72:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20006d76:	0a2d      	lsreq	r5, r5, #8
20006d78:	d0f3      	beq.n	20006d62 <strcmp_unaligned+0x136>
20006d7a:	eba2 0000 	sub.w	r0, r2, r0
20006d7e:	f85d 4b04 	ldr.w	r4, [sp], #4
20006d82:	f85d 5b04 	ldr.w	r5, [sp], #4
20006d86:	4770      	bx	lr

20006d88 <_calloc_r>:
20006d88:	b538      	push	{r3, r4, r5, lr}
20006d8a:	fb01 f102 	mul.w	r1, r1, r2
20006d8e:	f7fb f863 	bl	20001e58 <_malloc_r>
20006d92:	4604      	mov	r4, r0
20006d94:	b1f8      	cbz	r0, 20006dd6 <_calloc_r+0x4e>
20006d96:	f850 2c04 	ldr.w	r2, [r0, #-4]
20006d9a:	f022 0203 	bic.w	r2, r2, #3
20006d9e:	3a04      	subs	r2, #4
20006da0:	2a24      	cmp	r2, #36	; 0x24
20006da2:	d81a      	bhi.n	20006dda <_calloc_r+0x52>
20006da4:	2a13      	cmp	r2, #19
20006da6:	4603      	mov	r3, r0
20006da8:	d90f      	bls.n	20006dca <_calloc_r+0x42>
20006daa:	2100      	movs	r1, #0
20006dac:	f840 1b04 	str.w	r1, [r0], #4
20006db0:	1d03      	adds	r3, r0, #4
20006db2:	2a1b      	cmp	r2, #27
20006db4:	6061      	str	r1, [r4, #4]
20006db6:	d908      	bls.n	20006dca <_calloc_r+0x42>
20006db8:	1d1d      	adds	r5, r3, #4
20006dba:	6041      	str	r1, [r0, #4]
20006dbc:	6059      	str	r1, [r3, #4]
20006dbe:	1d2b      	adds	r3, r5, #4
20006dc0:	2a24      	cmp	r2, #36	; 0x24
20006dc2:	bf02      	ittt	eq
20006dc4:	6069      	streq	r1, [r5, #4]
20006dc6:	6059      	streq	r1, [r3, #4]
20006dc8:	3308      	addeq	r3, #8
20006dca:	461a      	mov	r2, r3
20006dcc:	2100      	movs	r1, #0
20006dce:	f842 1b04 	str.w	r1, [r2], #4
20006dd2:	6059      	str	r1, [r3, #4]
20006dd4:	6051      	str	r1, [r2, #4]
20006dd6:	4620      	mov	r0, r4
20006dd8:	bd38      	pop	{r3, r4, r5, pc}
20006dda:	2100      	movs	r1, #0
20006ddc:	f7fb fbd6 	bl	2000258c <memset>
20006de0:	4620      	mov	r0, r4
20006de2:	bd38      	pop	{r3, r4, r5, pc}

20006de4 <_close_r>:
20006de4:	b538      	push	{r3, r4, r5, lr}
20006de6:	f648 4410 	movw	r4, #35856	; 0x8c10
20006dea:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006dee:	4605      	mov	r5, r0
20006df0:	4608      	mov	r0, r1
20006df2:	2300      	movs	r3, #0
20006df4:	6023      	str	r3, [r4, #0]
20006df6:	f7f9 fd83 	bl	20000900 <_close>
20006dfa:	f1b0 3fff 	cmp.w	r0, #4294967295
20006dfe:	d000      	beq.n	20006e02 <_close_r+0x1e>
20006e00:	bd38      	pop	{r3, r4, r5, pc}
20006e02:	6823      	ldr	r3, [r4, #0]
20006e04:	2b00      	cmp	r3, #0
20006e06:	d0fb      	beq.n	20006e00 <_close_r+0x1c>
20006e08:	602b      	str	r3, [r5, #0]
20006e0a:	bd38      	pop	{r3, r4, r5, pc}

20006e0c <_fclose_r>:
20006e0c:	b570      	push	{r4, r5, r6, lr}
20006e0e:	4605      	mov	r5, r0
20006e10:	460c      	mov	r4, r1
20006e12:	2900      	cmp	r1, #0
20006e14:	d04b      	beq.n	20006eae <_fclose_r+0xa2>
20006e16:	f7fe fa9b 	bl	20005350 <__sfp_lock_acquire>
20006e1a:	b115      	cbz	r5, 20006e22 <_fclose_r+0x16>
20006e1c:	69ab      	ldr	r3, [r5, #24]
20006e1e:	2b00      	cmp	r3, #0
20006e20:	d048      	beq.n	20006eb4 <_fclose_r+0xa8>
20006e22:	f248 3310 	movw	r3, #33552	; 0x8310
20006e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006e2a:	429c      	cmp	r4, r3
20006e2c:	bf08      	it	eq
20006e2e:	686c      	ldreq	r4, [r5, #4]
20006e30:	d00e      	beq.n	20006e50 <_fclose_r+0x44>
20006e32:	f248 3330 	movw	r3, #33584	; 0x8330
20006e36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006e3a:	429c      	cmp	r4, r3
20006e3c:	bf08      	it	eq
20006e3e:	68ac      	ldreq	r4, [r5, #8]
20006e40:	d006      	beq.n	20006e50 <_fclose_r+0x44>
20006e42:	f248 3350 	movw	r3, #33616	; 0x8350
20006e46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006e4a:	429c      	cmp	r4, r3
20006e4c:	bf08      	it	eq
20006e4e:	68ec      	ldreq	r4, [r5, #12]
20006e50:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20006e54:	b33e      	cbz	r6, 20006ea6 <_fclose_r+0x9a>
20006e56:	4628      	mov	r0, r5
20006e58:	4621      	mov	r1, r4
20006e5a:	f7fe f9bd 	bl	200051d8 <_fflush_r>
20006e5e:	6b23      	ldr	r3, [r4, #48]	; 0x30
20006e60:	4606      	mov	r6, r0
20006e62:	b13b      	cbz	r3, 20006e74 <_fclose_r+0x68>
20006e64:	4628      	mov	r0, r5
20006e66:	6a21      	ldr	r1, [r4, #32]
20006e68:	4798      	blx	r3
20006e6a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20006e6e:	bf28      	it	cs
20006e70:	f04f 36ff 	movcs.w	r6, #4294967295
20006e74:	89a3      	ldrh	r3, [r4, #12]
20006e76:	f013 0f80 	tst.w	r3, #128	; 0x80
20006e7a:	d11f      	bne.n	20006ebc <_fclose_r+0xb0>
20006e7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
20006e7e:	b141      	cbz	r1, 20006e92 <_fclose_r+0x86>
20006e80:	f104 0344 	add.w	r3, r4, #68	; 0x44
20006e84:	4299      	cmp	r1, r3
20006e86:	d002      	beq.n	20006e8e <_fclose_r+0x82>
20006e88:	4628      	mov	r0, r5
20006e8a:	f7fe fb99 	bl	200055c0 <_free_r>
20006e8e:	2300      	movs	r3, #0
20006e90:	6363      	str	r3, [r4, #52]	; 0x34
20006e92:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20006e94:	b121      	cbz	r1, 20006ea0 <_fclose_r+0x94>
20006e96:	4628      	mov	r0, r5
20006e98:	f7fe fb92 	bl	200055c0 <_free_r>
20006e9c:	2300      	movs	r3, #0
20006e9e:	64a3      	str	r3, [r4, #72]	; 0x48
20006ea0:	f04f 0300 	mov.w	r3, #0
20006ea4:	81a3      	strh	r3, [r4, #12]
20006ea6:	f7fe fa55 	bl	20005354 <__sfp_lock_release>
20006eaa:	4630      	mov	r0, r6
20006eac:	bd70      	pop	{r4, r5, r6, pc}
20006eae:	460e      	mov	r6, r1
20006eb0:	4630      	mov	r0, r6
20006eb2:	bd70      	pop	{r4, r5, r6, pc}
20006eb4:	4628      	mov	r0, r5
20006eb6:	f7fe faff 	bl	200054b8 <__sinit>
20006eba:	e7b2      	b.n	20006e22 <_fclose_r+0x16>
20006ebc:	4628      	mov	r0, r5
20006ebe:	6921      	ldr	r1, [r4, #16]
20006ec0:	f7fe fb7e 	bl	200055c0 <_free_r>
20006ec4:	e7da      	b.n	20006e7c <_fclose_r+0x70>
20006ec6:	bf00      	nop

20006ec8 <fclose>:
20006ec8:	f248 5324 	movw	r3, #34084	; 0x8524
20006ecc:	4601      	mov	r1, r0
20006ece:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006ed2:	6818      	ldr	r0, [r3, #0]
20006ed4:	e79a      	b.n	20006e0c <_fclose_r>
20006ed6:	bf00      	nop

20006ed8 <_fstat_r>:
20006ed8:	b538      	push	{r3, r4, r5, lr}
20006eda:	f648 4410 	movw	r4, #35856	; 0x8c10
20006ede:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006ee2:	4605      	mov	r5, r0
20006ee4:	4608      	mov	r0, r1
20006ee6:	4611      	mov	r1, r2
20006ee8:	2300      	movs	r3, #0
20006eea:	6023      	str	r3, [r4, #0]
20006eec:	f7f9 fd1a 	bl	20000924 <_fstat>
20006ef0:	f1b0 3fff 	cmp.w	r0, #4294967295
20006ef4:	d000      	beq.n	20006ef8 <_fstat_r+0x20>
20006ef6:	bd38      	pop	{r3, r4, r5, pc}
20006ef8:	6823      	ldr	r3, [r4, #0]
20006efa:	2b00      	cmp	r3, #0
20006efc:	d0fb      	beq.n	20006ef6 <_fstat_r+0x1e>
20006efe:	602b      	str	r3, [r5, #0]
20006f00:	bd38      	pop	{r3, r4, r5, pc}
20006f02:	bf00      	nop

20006f04 <_isatty_r>:
20006f04:	b538      	push	{r3, r4, r5, lr}
20006f06:	f648 4410 	movw	r4, #35856	; 0x8c10
20006f0a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006f0e:	4605      	mov	r5, r0
20006f10:	4608      	mov	r0, r1
20006f12:	2300      	movs	r3, #0
20006f14:	6023      	str	r3, [r4, #0]
20006f16:	f7f9 fd17 	bl	20000948 <_isatty>
20006f1a:	f1b0 3fff 	cmp.w	r0, #4294967295
20006f1e:	d000      	beq.n	20006f22 <_isatty_r+0x1e>
20006f20:	bd38      	pop	{r3, r4, r5, pc}
20006f22:	6823      	ldr	r3, [r4, #0]
20006f24:	2b00      	cmp	r3, #0
20006f26:	d0fb      	beq.n	20006f20 <_isatty_r+0x1c>
20006f28:	602b      	str	r3, [r5, #0]
20006f2a:	bd38      	pop	{r3, r4, r5, pc}

20006f2c <_lseek_r>:
20006f2c:	b538      	push	{r3, r4, r5, lr}
20006f2e:	f648 4410 	movw	r4, #35856	; 0x8c10
20006f32:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006f36:	4605      	mov	r5, r0
20006f38:	4608      	mov	r0, r1
20006f3a:	4611      	mov	r1, r2
20006f3c:	461a      	mov	r2, r3
20006f3e:	2300      	movs	r3, #0
20006f40:	6023      	str	r3, [r4, #0]
20006f42:	f7f9 fd0d 	bl	20000960 <_lseek>
20006f46:	f1b0 3fff 	cmp.w	r0, #4294967295
20006f4a:	d000      	beq.n	20006f4e <_lseek_r+0x22>
20006f4c:	bd38      	pop	{r3, r4, r5, pc}
20006f4e:	6823      	ldr	r3, [r4, #0]
20006f50:	2b00      	cmp	r3, #0
20006f52:	d0fb      	beq.n	20006f4c <_lseek_r+0x20>
20006f54:	602b      	str	r3, [r5, #0]
20006f56:	bd38      	pop	{r3, r4, r5, pc}

20006f58 <_read_r>:
20006f58:	b538      	push	{r3, r4, r5, lr}
20006f5a:	f648 4410 	movw	r4, #35856	; 0x8c10
20006f5e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006f62:	4605      	mov	r5, r0
20006f64:	4608      	mov	r0, r1
20006f66:	4611      	mov	r1, r2
20006f68:	461a      	mov	r2, r3
20006f6a:	2300      	movs	r3, #0
20006f6c:	6023      	str	r3, [r4, #0]
20006f6e:	f7f9 fd05 	bl	2000097c <_read>
20006f72:	f1b0 3fff 	cmp.w	r0, #4294967295
20006f76:	d000      	beq.n	20006f7a <_read_r+0x22>
20006f78:	bd38      	pop	{r3, r4, r5, pc}
20006f7a:	6823      	ldr	r3, [r4, #0]
20006f7c:	2b00      	cmp	r3, #0
20006f7e:	d0fb      	beq.n	20006f78 <_read_r+0x20>
20006f80:	602b      	str	r3, [r5, #0]
20006f82:	bd38      	pop	{r3, r4, r5, pc}
20006f84:	0000      	lsls	r0, r0, #0
	...

20006f88 <__aeabi_uidiv>:
20006f88:	1e4a      	subs	r2, r1, #1
20006f8a:	bf08      	it	eq
20006f8c:	4770      	bxeq	lr
20006f8e:	f0c0 8124 	bcc.w	200071da <__aeabi_uidiv+0x252>
20006f92:	4288      	cmp	r0, r1
20006f94:	f240 8116 	bls.w	200071c4 <__aeabi_uidiv+0x23c>
20006f98:	4211      	tst	r1, r2
20006f9a:	f000 8117 	beq.w	200071cc <__aeabi_uidiv+0x244>
20006f9e:	fab0 f380 	clz	r3, r0
20006fa2:	fab1 f281 	clz	r2, r1
20006fa6:	eba2 0303 	sub.w	r3, r2, r3
20006faa:	f1c3 031f 	rsb	r3, r3, #31
20006fae:	a204      	add	r2, pc, #16	; (adr r2, 20006fc0 <__aeabi_uidiv+0x38>)
20006fb0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20006fb4:	f04f 0200 	mov.w	r2, #0
20006fb8:	469f      	mov	pc, r3
20006fba:	bf00      	nop
20006fbc:	f3af 8000 	nop.w
20006fc0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20006fc4:	bf00      	nop
20006fc6:	eb42 0202 	adc.w	r2, r2, r2
20006fca:	bf28      	it	cs
20006fcc:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20006fd0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20006fd4:	bf00      	nop
20006fd6:	eb42 0202 	adc.w	r2, r2, r2
20006fda:	bf28      	it	cs
20006fdc:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20006fe0:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20006fe4:	bf00      	nop
20006fe6:	eb42 0202 	adc.w	r2, r2, r2
20006fea:	bf28      	it	cs
20006fec:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20006ff0:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20006ff4:	bf00      	nop
20006ff6:	eb42 0202 	adc.w	r2, r2, r2
20006ffa:	bf28      	it	cs
20006ffc:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20007000:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20007004:	bf00      	nop
20007006:	eb42 0202 	adc.w	r2, r2, r2
2000700a:	bf28      	it	cs
2000700c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20007010:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20007014:	bf00      	nop
20007016:	eb42 0202 	adc.w	r2, r2, r2
2000701a:	bf28      	it	cs
2000701c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20007020:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20007024:	bf00      	nop
20007026:	eb42 0202 	adc.w	r2, r2, r2
2000702a:	bf28      	it	cs
2000702c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20007030:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20007034:	bf00      	nop
20007036:	eb42 0202 	adc.w	r2, r2, r2
2000703a:	bf28      	it	cs
2000703c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20007040:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20007044:	bf00      	nop
20007046:	eb42 0202 	adc.w	r2, r2, r2
2000704a:	bf28      	it	cs
2000704c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20007050:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20007054:	bf00      	nop
20007056:	eb42 0202 	adc.w	r2, r2, r2
2000705a:	bf28      	it	cs
2000705c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20007060:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20007064:	bf00      	nop
20007066:	eb42 0202 	adc.w	r2, r2, r2
2000706a:	bf28      	it	cs
2000706c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20007070:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20007074:	bf00      	nop
20007076:	eb42 0202 	adc.w	r2, r2, r2
2000707a:	bf28      	it	cs
2000707c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20007080:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20007084:	bf00      	nop
20007086:	eb42 0202 	adc.w	r2, r2, r2
2000708a:	bf28      	it	cs
2000708c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20007090:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20007094:	bf00      	nop
20007096:	eb42 0202 	adc.w	r2, r2, r2
2000709a:	bf28      	it	cs
2000709c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
200070a0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
200070a4:	bf00      	nop
200070a6:	eb42 0202 	adc.w	r2, r2, r2
200070aa:	bf28      	it	cs
200070ac:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
200070b0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
200070b4:	bf00      	nop
200070b6:	eb42 0202 	adc.w	r2, r2, r2
200070ba:	bf28      	it	cs
200070bc:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
200070c0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
200070c4:	bf00      	nop
200070c6:	eb42 0202 	adc.w	r2, r2, r2
200070ca:	bf28      	it	cs
200070cc:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
200070d0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
200070d4:	bf00      	nop
200070d6:	eb42 0202 	adc.w	r2, r2, r2
200070da:	bf28      	it	cs
200070dc:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
200070e0:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
200070e4:	bf00      	nop
200070e6:	eb42 0202 	adc.w	r2, r2, r2
200070ea:	bf28      	it	cs
200070ec:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
200070f0:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
200070f4:	bf00      	nop
200070f6:	eb42 0202 	adc.w	r2, r2, r2
200070fa:	bf28      	it	cs
200070fc:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20007100:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20007104:	bf00      	nop
20007106:	eb42 0202 	adc.w	r2, r2, r2
2000710a:	bf28      	it	cs
2000710c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20007110:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20007114:	bf00      	nop
20007116:	eb42 0202 	adc.w	r2, r2, r2
2000711a:	bf28      	it	cs
2000711c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20007120:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20007124:	bf00      	nop
20007126:	eb42 0202 	adc.w	r2, r2, r2
2000712a:	bf28      	it	cs
2000712c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20007130:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20007134:	bf00      	nop
20007136:	eb42 0202 	adc.w	r2, r2, r2
2000713a:	bf28      	it	cs
2000713c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20007140:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20007144:	bf00      	nop
20007146:	eb42 0202 	adc.w	r2, r2, r2
2000714a:	bf28      	it	cs
2000714c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20007150:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20007154:	bf00      	nop
20007156:	eb42 0202 	adc.w	r2, r2, r2
2000715a:	bf28      	it	cs
2000715c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20007160:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20007164:	bf00      	nop
20007166:	eb42 0202 	adc.w	r2, r2, r2
2000716a:	bf28      	it	cs
2000716c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20007170:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20007174:	bf00      	nop
20007176:	eb42 0202 	adc.w	r2, r2, r2
2000717a:	bf28      	it	cs
2000717c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20007180:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20007184:	bf00      	nop
20007186:	eb42 0202 	adc.w	r2, r2, r2
2000718a:	bf28      	it	cs
2000718c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20007190:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20007194:	bf00      	nop
20007196:	eb42 0202 	adc.w	r2, r2, r2
2000719a:	bf28      	it	cs
2000719c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
200071a0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
200071a4:	bf00      	nop
200071a6:	eb42 0202 	adc.w	r2, r2, r2
200071aa:	bf28      	it	cs
200071ac:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
200071b0:	ebb0 0f01 	cmp.w	r0, r1
200071b4:	bf00      	nop
200071b6:	eb42 0202 	adc.w	r2, r2, r2
200071ba:	bf28      	it	cs
200071bc:	eba0 0001 	subcs.w	r0, r0, r1
200071c0:	4610      	mov	r0, r2
200071c2:	4770      	bx	lr
200071c4:	bf0c      	ite	eq
200071c6:	2001      	moveq	r0, #1
200071c8:	2000      	movne	r0, #0
200071ca:	4770      	bx	lr
200071cc:	fab1 f281 	clz	r2, r1
200071d0:	f1c2 021f 	rsb	r2, r2, #31
200071d4:	fa20 f002 	lsr.w	r0, r0, r2
200071d8:	4770      	bx	lr
200071da:	b108      	cbz	r0, 200071e0 <__aeabi_uidiv+0x258>
200071dc:	f04f 30ff 	mov.w	r0, #4294967295
200071e0:	f000 b80e 	b.w	20007200 <__aeabi_idiv0>

200071e4 <__aeabi_uidivmod>:
200071e4:	2900      	cmp	r1, #0
200071e6:	d0f8      	beq.n	200071da <__aeabi_uidiv+0x252>
200071e8:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
200071ec:	f7ff fecc 	bl	20006f88 <__aeabi_uidiv>
200071f0:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
200071f4:	fb02 f300 	mul.w	r3, r2, r0
200071f8:	eba1 0103 	sub.w	r1, r1, r3
200071fc:	4770      	bx	lr
200071fe:	bf00      	nop

20007200 <__aeabi_idiv0>:
20007200:	4770      	bx	lr
20007202:	bf00      	nop

20007204 <__aeabi_drsub>:
20007204:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20007208:	e002      	b.n	20007210 <__adddf3>
2000720a:	bf00      	nop

2000720c <__aeabi_dsub>:
2000720c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20007210 <__adddf3>:
20007210:	b530      	push	{r4, r5, lr}
20007212:	ea4f 0441 	mov.w	r4, r1, lsl #1
20007216:	ea4f 0543 	mov.w	r5, r3, lsl #1
2000721a:	ea94 0f05 	teq	r4, r5
2000721e:	bf08      	it	eq
20007220:	ea90 0f02 	teqeq	r0, r2
20007224:	bf1f      	itttt	ne
20007226:	ea54 0c00 	orrsne.w	ip, r4, r0
2000722a:	ea55 0c02 	orrsne.w	ip, r5, r2
2000722e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20007232:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20007236:	f000 80e2 	beq.w	200073fe <__adddf3+0x1ee>
2000723a:	ea4f 5454 	mov.w	r4, r4, lsr #21
2000723e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20007242:	bfb8      	it	lt
20007244:	426d      	neglt	r5, r5
20007246:	dd0c      	ble.n	20007262 <__adddf3+0x52>
20007248:	442c      	add	r4, r5
2000724a:	ea80 0202 	eor.w	r2, r0, r2
2000724e:	ea81 0303 	eor.w	r3, r1, r3
20007252:	ea82 0000 	eor.w	r0, r2, r0
20007256:	ea83 0101 	eor.w	r1, r3, r1
2000725a:	ea80 0202 	eor.w	r2, r0, r2
2000725e:	ea81 0303 	eor.w	r3, r1, r3
20007262:	2d36      	cmp	r5, #54	; 0x36
20007264:	bf88      	it	hi
20007266:	bd30      	pophi	{r4, r5, pc}
20007268:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000726c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20007270:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20007274:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20007278:	d002      	beq.n	20007280 <__adddf3+0x70>
2000727a:	4240      	negs	r0, r0
2000727c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20007280:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20007284:	ea4f 3303 	mov.w	r3, r3, lsl #12
20007288:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
2000728c:	d002      	beq.n	20007294 <__adddf3+0x84>
2000728e:	4252      	negs	r2, r2
20007290:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20007294:	ea94 0f05 	teq	r4, r5
20007298:	f000 80a7 	beq.w	200073ea <__adddf3+0x1da>
2000729c:	f1a4 0401 	sub.w	r4, r4, #1
200072a0:	f1d5 0e20 	rsbs	lr, r5, #32
200072a4:	db0d      	blt.n	200072c2 <__adddf3+0xb2>
200072a6:	fa02 fc0e 	lsl.w	ip, r2, lr
200072aa:	fa22 f205 	lsr.w	r2, r2, r5
200072ae:	1880      	adds	r0, r0, r2
200072b0:	f141 0100 	adc.w	r1, r1, #0
200072b4:	fa03 f20e 	lsl.w	r2, r3, lr
200072b8:	1880      	adds	r0, r0, r2
200072ba:	fa43 f305 	asr.w	r3, r3, r5
200072be:	4159      	adcs	r1, r3
200072c0:	e00e      	b.n	200072e0 <__adddf3+0xd0>
200072c2:	f1a5 0520 	sub.w	r5, r5, #32
200072c6:	f10e 0e20 	add.w	lr, lr, #32
200072ca:	2a01      	cmp	r2, #1
200072cc:	fa03 fc0e 	lsl.w	ip, r3, lr
200072d0:	bf28      	it	cs
200072d2:	f04c 0c02 	orrcs.w	ip, ip, #2
200072d6:	fa43 f305 	asr.w	r3, r3, r5
200072da:	18c0      	adds	r0, r0, r3
200072dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
200072e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200072e4:	d507      	bpl.n	200072f6 <__adddf3+0xe6>
200072e6:	f04f 0e00 	mov.w	lr, #0
200072ea:	f1dc 0c00 	rsbs	ip, ip, #0
200072ee:	eb7e 0000 	sbcs.w	r0, lr, r0
200072f2:	eb6e 0101 	sbc.w	r1, lr, r1
200072f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
200072fa:	d31b      	bcc.n	20007334 <__adddf3+0x124>
200072fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20007300:	d30c      	bcc.n	2000731c <__adddf3+0x10c>
20007302:	0849      	lsrs	r1, r1, #1
20007304:	ea5f 0030 	movs.w	r0, r0, rrx
20007308:	ea4f 0c3c 	mov.w	ip, ip, rrx
2000730c:	f104 0401 	add.w	r4, r4, #1
20007310:	ea4f 5244 	mov.w	r2, r4, lsl #21
20007314:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20007318:	f080 809a 	bcs.w	20007450 <__adddf3+0x240>
2000731c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20007320:	bf08      	it	eq
20007322:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20007326:	f150 0000 	adcs.w	r0, r0, #0
2000732a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000732e:	ea41 0105 	orr.w	r1, r1, r5
20007332:	bd30      	pop	{r4, r5, pc}
20007334:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20007338:	4140      	adcs	r0, r0
2000733a:	eb41 0101 	adc.w	r1, r1, r1
2000733e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20007342:	f1a4 0401 	sub.w	r4, r4, #1
20007346:	d1e9      	bne.n	2000731c <__adddf3+0x10c>
20007348:	f091 0f00 	teq	r1, #0
2000734c:	bf04      	itt	eq
2000734e:	4601      	moveq	r1, r0
20007350:	2000      	moveq	r0, #0
20007352:	fab1 f381 	clz	r3, r1
20007356:	bf08      	it	eq
20007358:	3320      	addeq	r3, #32
2000735a:	f1a3 030b 	sub.w	r3, r3, #11
2000735e:	f1b3 0220 	subs.w	r2, r3, #32
20007362:	da0c      	bge.n	2000737e <__adddf3+0x16e>
20007364:	320c      	adds	r2, #12
20007366:	dd08      	ble.n	2000737a <__adddf3+0x16a>
20007368:	f102 0c14 	add.w	ip, r2, #20
2000736c:	f1c2 020c 	rsb	r2, r2, #12
20007370:	fa01 f00c 	lsl.w	r0, r1, ip
20007374:	fa21 f102 	lsr.w	r1, r1, r2
20007378:	e00c      	b.n	20007394 <__adddf3+0x184>
2000737a:	f102 0214 	add.w	r2, r2, #20
2000737e:	bfd8      	it	le
20007380:	f1c2 0c20 	rsble	ip, r2, #32
20007384:	fa01 f102 	lsl.w	r1, r1, r2
20007388:	fa20 fc0c 	lsr.w	ip, r0, ip
2000738c:	bfdc      	itt	le
2000738e:	ea41 010c 	orrle.w	r1, r1, ip
20007392:	4090      	lslle	r0, r2
20007394:	1ae4      	subs	r4, r4, r3
20007396:	bfa2      	ittt	ge
20007398:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
2000739c:	4329      	orrge	r1, r5
2000739e:	bd30      	popge	{r4, r5, pc}
200073a0:	ea6f 0404 	mvn.w	r4, r4
200073a4:	3c1f      	subs	r4, #31
200073a6:	da1c      	bge.n	200073e2 <__adddf3+0x1d2>
200073a8:	340c      	adds	r4, #12
200073aa:	dc0e      	bgt.n	200073ca <__adddf3+0x1ba>
200073ac:	f104 0414 	add.w	r4, r4, #20
200073b0:	f1c4 0220 	rsb	r2, r4, #32
200073b4:	fa20 f004 	lsr.w	r0, r0, r4
200073b8:	fa01 f302 	lsl.w	r3, r1, r2
200073bc:	ea40 0003 	orr.w	r0, r0, r3
200073c0:	fa21 f304 	lsr.w	r3, r1, r4
200073c4:	ea45 0103 	orr.w	r1, r5, r3
200073c8:	bd30      	pop	{r4, r5, pc}
200073ca:	f1c4 040c 	rsb	r4, r4, #12
200073ce:	f1c4 0220 	rsb	r2, r4, #32
200073d2:	fa20 f002 	lsr.w	r0, r0, r2
200073d6:	fa01 f304 	lsl.w	r3, r1, r4
200073da:	ea40 0003 	orr.w	r0, r0, r3
200073de:	4629      	mov	r1, r5
200073e0:	bd30      	pop	{r4, r5, pc}
200073e2:	fa21 f004 	lsr.w	r0, r1, r4
200073e6:	4629      	mov	r1, r5
200073e8:	bd30      	pop	{r4, r5, pc}
200073ea:	f094 0f00 	teq	r4, #0
200073ee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
200073f2:	bf06      	itte	eq
200073f4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
200073f8:	3401      	addeq	r4, #1
200073fa:	3d01      	subne	r5, #1
200073fc:	e74e      	b.n	2000729c <__adddf3+0x8c>
200073fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20007402:	bf18      	it	ne
20007404:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20007408:	d029      	beq.n	2000745e <__adddf3+0x24e>
2000740a:	ea94 0f05 	teq	r4, r5
2000740e:	bf08      	it	eq
20007410:	ea90 0f02 	teqeq	r0, r2
20007414:	d005      	beq.n	20007422 <__adddf3+0x212>
20007416:	ea54 0c00 	orrs.w	ip, r4, r0
2000741a:	bf04      	itt	eq
2000741c:	4619      	moveq	r1, r3
2000741e:	4610      	moveq	r0, r2
20007420:	bd30      	pop	{r4, r5, pc}
20007422:	ea91 0f03 	teq	r1, r3
20007426:	bf1e      	ittt	ne
20007428:	2100      	movne	r1, #0
2000742a:	2000      	movne	r0, #0
2000742c:	bd30      	popne	{r4, r5, pc}
2000742e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20007432:	d105      	bne.n	20007440 <__adddf3+0x230>
20007434:	0040      	lsls	r0, r0, #1
20007436:	4149      	adcs	r1, r1
20007438:	bf28      	it	cs
2000743a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
2000743e:	bd30      	pop	{r4, r5, pc}
20007440:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20007444:	bf3c      	itt	cc
20007446:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
2000744a:	bd30      	popcc	{r4, r5, pc}
2000744c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20007450:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20007454:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20007458:	f04f 0000 	mov.w	r0, #0
2000745c:	bd30      	pop	{r4, r5, pc}
2000745e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20007462:	bf1a      	itte	ne
20007464:	4619      	movne	r1, r3
20007466:	4610      	movne	r0, r2
20007468:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
2000746c:	bf1c      	itt	ne
2000746e:	460b      	movne	r3, r1
20007470:	4602      	movne	r2, r0
20007472:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20007476:	bf06      	itte	eq
20007478:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
2000747c:	ea91 0f03 	teqeq	r1, r3
20007480:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20007484:	bd30      	pop	{r4, r5, pc}
20007486:	bf00      	nop

20007488 <__aeabi_ui2d>:
20007488:	f090 0f00 	teq	r0, #0
2000748c:	bf04      	itt	eq
2000748e:	2100      	moveq	r1, #0
20007490:	4770      	bxeq	lr
20007492:	b530      	push	{r4, r5, lr}
20007494:	f44f 6480 	mov.w	r4, #1024	; 0x400
20007498:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000749c:	f04f 0500 	mov.w	r5, #0
200074a0:	f04f 0100 	mov.w	r1, #0
200074a4:	e750      	b.n	20007348 <__adddf3+0x138>
200074a6:	bf00      	nop

200074a8 <__aeabi_i2d>:
200074a8:	f090 0f00 	teq	r0, #0
200074ac:	bf04      	itt	eq
200074ae:	2100      	moveq	r1, #0
200074b0:	4770      	bxeq	lr
200074b2:	b530      	push	{r4, r5, lr}
200074b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
200074b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
200074bc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
200074c0:	bf48      	it	mi
200074c2:	4240      	negmi	r0, r0
200074c4:	f04f 0100 	mov.w	r1, #0
200074c8:	e73e      	b.n	20007348 <__adddf3+0x138>
200074ca:	bf00      	nop

200074cc <__aeabi_f2d>:
200074cc:	0042      	lsls	r2, r0, #1
200074ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
200074d2:	ea4f 0131 	mov.w	r1, r1, rrx
200074d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
200074da:	bf1f      	itttt	ne
200074dc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
200074e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200074e4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
200074e8:	4770      	bxne	lr
200074ea:	f092 0f00 	teq	r2, #0
200074ee:	bf14      	ite	ne
200074f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200074f4:	4770      	bxeq	lr
200074f6:	b530      	push	{r4, r5, lr}
200074f8:	f44f 7460 	mov.w	r4, #896	; 0x380
200074fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20007500:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20007504:	e720      	b.n	20007348 <__adddf3+0x138>
20007506:	bf00      	nop

20007508 <__aeabi_ul2d>:
20007508:	ea50 0201 	orrs.w	r2, r0, r1
2000750c:	bf08      	it	eq
2000750e:	4770      	bxeq	lr
20007510:	b530      	push	{r4, r5, lr}
20007512:	f04f 0500 	mov.w	r5, #0
20007516:	e00a      	b.n	2000752e <__aeabi_l2d+0x16>

20007518 <__aeabi_l2d>:
20007518:	ea50 0201 	orrs.w	r2, r0, r1
2000751c:	bf08      	it	eq
2000751e:	4770      	bxeq	lr
20007520:	b530      	push	{r4, r5, lr}
20007522:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20007526:	d502      	bpl.n	2000752e <__aeabi_l2d+0x16>
20007528:	4240      	negs	r0, r0
2000752a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000752e:	f44f 6480 	mov.w	r4, #1024	; 0x400
20007532:	f104 0432 	add.w	r4, r4, #50	; 0x32
20007536:	ea5f 5c91 	movs.w	ip, r1, lsr #22
2000753a:	f43f aedc 	beq.w	200072f6 <__adddf3+0xe6>
2000753e:	f04f 0203 	mov.w	r2, #3
20007542:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20007546:	bf18      	it	ne
20007548:	3203      	addne	r2, #3
2000754a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000754e:	bf18      	it	ne
20007550:	3203      	addne	r2, #3
20007552:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20007556:	f1c2 0320 	rsb	r3, r2, #32
2000755a:	fa00 fc03 	lsl.w	ip, r0, r3
2000755e:	fa20 f002 	lsr.w	r0, r0, r2
20007562:	fa01 fe03 	lsl.w	lr, r1, r3
20007566:	ea40 000e 	orr.w	r0, r0, lr
2000756a:	fa21 f102 	lsr.w	r1, r1, r2
2000756e:	4414      	add	r4, r2
20007570:	e6c1      	b.n	200072f6 <__adddf3+0xe6>
20007572:	bf00      	nop

20007574 <__aeabi_dmul>:
20007574:	b570      	push	{r4, r5, r6, lr}
20007576:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000757a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000757e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20007582:	bf1d      	ittte	ne
20007584:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20007588:	ea94 0f0c 	teqne	r4, ip
2000758c:	ea95 0f0c 	teqne	r5, ip
20007590:	f000 f8de 	bleq	20007750 <__aeabi_dmul+0x1dc>
20007594:	442c      	add	r4, r5
20007596:	ea81 0603 	eor.w	r6, r1, r3
2000759a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
2000759e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
200075a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
200075a6:	bf18      	it	ne
200075a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
200075ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200075b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
200075b4:	d038      	beq.n	20007628 <__aeabi_dmul+0xb4>
200075b6:	fba0 ce02 	umull	ip, lr, r0, r2
200075ba:	f04f 0500 	mov.w	r5, #0
200075be:	fbe1 e502 	umlal	lr, r5, r1, r2
200075c2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
200075c6:	fbe0 e503 	umlal	lr, r5, r0, r3
200075ca:	f04f 0600 	mov.w	r6, #0
200075ce:	fbe1 5603 	umlal	r5, r6, r1, r3
200075d2:	f09c 0f00 	teq	ip, #0
200075d6:	bf18      	it	ne
200075d8:	f04e 0e01 	orrne.w	lr, lr, #1
200075dc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
200075e0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
200075e4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
200075e8:	d204      	bcs.n	200075f4 <__aeabi_dmul+0x80>
200075ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
200075ee:	416d      	adcs	r5, r5
200075f0:	eb46 0606 	adc.w	r6, r6, r6
200075f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
200075f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
200075fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20007600:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20007604:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20007608:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
2000760c:	bf88      	it	hi
2000760e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20007612:	d81e      	bhi.n	20007652 <__aeabi_dmul+0xde>
20007614:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20007618:	bf08      	it	eq
2000761a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
2000761e:	f150 0000 	adcs.w	r0, r0, #0
20007622:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20007626:	bd70      	pop	{r4, r5, r6, pc}
20007628:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
2000762c:	ea46 0101 	orr.w	r1, r6, r1
20007630:	ea40 0002 	orr.w	r0, r0, r2
20007634:	ea81 0103 	eor.w	r1, r1, r3
20007638:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
2000763c:	bfc2      	ittt	gt
2000763e:	ebd4 050c 	rsbsgt	r5, r4, ip
20007642:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20007646:	bd70      	popgt	{r4, r5, r6, pc}
20007648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000764c:	f04f 0e00 	mov.w	lr, #0
20007650:	3c01      	subs	r4, #1
20007652:	f300 80ab 	bgt.w	200077ac <__aeabi_dmul+0x238>
20007656:	f114 0f36 	cmn.w	r4, #54	; 0x36
2000765a:	bfde      	ittt	le
2000765c:	2000      	movle	r0, #0
2000765e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20007662:	bd70      	pople	{r4, r5, r6, pc}
20007664:	f1c4 0400 	rsb	r4, r4, #0
20007668:	3c20      	subs	r4, #32
2000766a:	da35      	bge.n	200076d8 <__aeabi_dmul+0x164>
2000766c:	340c      	adds	r4, #12
2000766e:	dc1b      	bgt.n	200076a8 <__aeabi_dmul+0x134>
20007670:	f104 0414 	add.w	r4, r4, #20
20007674:	f1c4 0520 	rsb	r5, r4, #32
20007678:	fa00 f305 	lsl.w	r3, r0, r5
2000767c:	fa20 f004 	lsr.w	r0, r0, r4
20007680:	fa01 f205 	lsl.w	r2, r1, r5
20007684:	ea40 0002 	orr.w	r0, r0, r2
20007688:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
2000768c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20007690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20007694:	fa21 f604 	lsr.w	r6, r1, r4
20007698:	eb42 0106 	adc.w	r1, r2, r6
2000769c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200076a0:	bf08      	it	eq
200076a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200076a6:	bd70      	pop	{r4, r5, r6, pc}
200076a8:	f1c4 040c 	rsb	r4, r4, #12
200076ac:	f1c4 0520 	rsb	r5, r4, #32
200076b0:	fa00 f304 	lsl.w	r3, r0, r4
200076b4:	fa20 f005 	lsr.w	r0, r0, r5
200076b8:	fa01 f204 	lsl.w	r2, r1, r4
200076bc:	ea40 0002 	orr.w	r0, r0, r2
200076c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200076c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200076c8:	f141 0100 	adc.w	r1, r1, #0
200076cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200076d0:	bf08      	it	eq
200076d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200076d6:	bd70      	pop	{r4, r5, r6, pc}
200076d8:	f1c4 0520 	rsb	r5, r4, #32
200076dc:	fa00 f205 	lsl.w	r2, r0, r5
200076e0:	ea4e 0e02 	orr.w	lr, lr, r2
200076e4:	fa20 f304 	lsr.w	r3, r0, r4
200076e8:	fa01 f205 	lsl.w	r2, r1, r5
200076ec:	ea43 0302 	orr.w	r3, r3, r2
200076f0:	fa21 f004 	lsr.w	r0, r1, r4
200076f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200076f8:	fa21 f204 	lsr.w	r2, r1, r4
200076fc:	ea20 0002 	bic.w	r0, r0, r2
20007700:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20007704:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20007708:	bf08      	it	eq
2000770a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000770e:	bd70      	pop	{r4, r5, r6, pc}
20007710:	f094 0f00 	teq	r4, #0
20007714:	d10f      	bne.n	20007736 <__aeabi_dmul+0x1c2>
20007716:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
2000771a:	0040      	lsls	r0, r0, #1
2000771c:	eb41 0101 	adc.w	r1, r1, r1
20007720:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20007724:	bf08      	it	eq
20007726:	3c01      	subeq	r4, #1
20007728:	d0f7      	beq.n	2000771a <__aeabi_dmul+0x1a6>
2000772a:	ea41 0106 	orr.w	r1, r1, r6
2000772e:	f095 0f00 	teq	r5, #0
20007732:	bf18      	it	ne
20007734:	4770      	bxne	lr
20007736:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
2000773a:	0052      	lsls	r2, r2, #1
2000773c:	eb43 0303 	adc.w	r3, r3, r3
20007740:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20007744:	bf08      	it	eq
20007746:	3d01      	subeq	r5, #1
20007748:	d0f7      	beq.n	2000773a <__aeabi_dmul+0x1c6>
2000774a:	ea43 0306 	orr.w	r3, r3, r6
2000774e:	4770      	bx	lr
20007750:	ea94 0f0c 	teq	r4, ip
20007754:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20007758:	bf18      	it	ne
2000775a:	ea95 0f0c 	teqne	r5, ip
2000775e:	d00c      	beq.n	2000777a <__aeabi_dmul+0x206>
20007760:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20007764:	bf18      	it	ne
20007766:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000776a:	d1d1      	bne.n	20007710 <__aeabi_dmul+0x19c>
2000776c:	ea81 0103 	eor.w	r1, r1, r3
20007770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20007774:	f04f 0000 	mov.w	r0, #0
20007778:	bd70      	pop	{r4, r5, r6, pc}
2000777a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000777e:	bf06      	itte	eq
20007780:	4610      	moveq	r0, r2
20007782:	4619      	moveq	r1, r3
20007784:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20007788:	d019      	beq.n	200077be <__aeabi_dmul+0x24a>
2000778a:	ea94 0f0c 	teq	r4, ip
2000778e:	d102      	bne.n	20007796 <__aeabi_dmul+0x222>
20007790:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20007794:	d113      	bne.n	200077be <__aeabi_dmul+0x24a>
20007796:	ea95 0f0c 	teq	r5, ip
2000779a:	d105      	bne.n	200077a8 <__aeabi_dmul+0x234>
2000779c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
200077a0:	bf1c      	itt	ne
200077a2:	4610      	movne	r0, r2
200077a4:	4619      	movne	r1, r3
200077a6:	d10a      	bne.n	200077be <__aeabi_dmul+0x24a>
200077a8:	ea81 0103 	eor.w	r1, r1, r3
200077ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200077b0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200077b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200077b8:	f04f 0000 	mov.w	r0, #0
200077bc:	bd70      	pop	{r4, r5, r6, pc}
200077be:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200077c2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
200077c6:	bd70      	pop	{r4, r5, r6, pc}

200077c8 <__aeabi_ddiv>:
200077c8:	b570      	push	{r4, r5, r6, lr}
200077ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
200077ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200077d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200077d6:	bf1d      	ittte	ne
200077d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200077dc:	ea94 0f0c 	teqne	r4, ip
200077e0:	ea95 0f0c 	teqne	r5, ip
200077e4:	f000 f8a7 	bleq	20007936 <__aeabi_ddiv+0x16e>
200077e8:	eba4 0405 	sub.w	r4, r4, r5
200077ec:	ea81 0e03 	eor.w	lr, r1, r3
200077f0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200077f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
200077f8:	f000 8088 	beq.w	2000790c <__aeabi_ddiv+0x144>
200077fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
20007800:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20007804:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20007808:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
2000780c:	ea4f 2202 	mov.w	r2, r2, lsl #8
20007810:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20007814:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20007818:	ea4f 2600 	mov.w	r6, r0, lsl #8
2000781c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20007820:	429d      	cmp	r5, r3
20007822:	bf08      	it	eq
20007824:	4296      	cmpeq	r6, r2
20007826:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
2000782a:	f504 7440 	add.w	r4, r4, #768	; 0x300
2000782e:	d202      	bcs.n	20007836 <__aeabi_ddiv+0x6e>
20007830:	085b      	lsrs	r3, r3, #1
20007832:	ea4f 0232 	mov.w	r2, r2, rrx
20007836:	1ab6      	subs	r6, r6, r2
20007838:	eb65 0503 	sbc.w	r5, r5, r3
2000783c:	085b      	lsrs	r3, r3, #1
2000783e:	ea4f 0232 	mov.w	r2, r2, rrx
20007842:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20007846:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
2000784a:	ebb6 0e02 	subs.w	lr, r6, r2
2000784e:	eb75 0e03 	sbcs.w	lr, r5, r3
20007852:	bf22      	ittt	cs
20007854:	1ab6      	subcs	r6, r6, r2
20007856:	4675      	movcs	r5, lr
20007858:	ea40 000c 	orrcs.w	r0, r0, ip
2000785c:	085b      	lsrs	r3, r3, #1
2000785e:	ea4f 0232 	mov.w	r2, r2, rrx
20007862:	ebb6 0e02 	subs.w	lr, r6, r2
20007866:	eb75 0e03 	sbcs.w	lr, r5, r3
2000786a:	bf22      	ittt	cs
2000786c:	1ab6      	subcs	r6, r6, r2
2000786e:	4675      	movcs	r5, lr
20007870:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20007874:	085b      	lsrs	r3, r3, #1
20007876:	ea4f 0232 	mov.w	r2, r2, rrx
2000787a:	ebb6 0e02 	subs.w	lr, r6, r2
2000787e:	eb75 0e03 	sbcs.w	lr, r5, r3
20007882:	bf22      	ittt	cs
20007884:	1ab6      	subcs	r6, r6, r2
20007886:	4675      	movcs	r5, lr
20007888:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
2000788c:	085b      	lsrs	r3, r3, #1
2000788e:	ea4f 0232 	mov.w	r2, r2, rrx
20007892:	ebb6 0e02 	subs.w	lr, r6, r2
20007896:	eb75 0e03 	sbcs.w	lr, r5, r3
2000789a:	bf22      	ittt	cs
2000789c:	1ab6      	subcs	r6, r6, r2
2000789e:	4675      	movcs	r5, lr
200078a0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
200078a4:	ea55 0e06 	orrs.w	lr, r5, r6
200078a8:	d018      	beq.n	200078dc <__aeabi_ddiv+0x114>
200078aa:	ea4f 1505 	mov.w	r5, r5, lsl #4
200078ae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
200078b2:	ea4f 1606 	mov.w	r6, r6, lsl #4
200078b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200078ba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
200078be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200078c2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
200078c6:	d1c0      	bne.n	2000784a <__aeabi_ddiv+0x82>
200078c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200078cc:	d10b      	bne.n	200078e6 <__aeabi_ddiv+0x11e>
200078ce:	ea41 0100 	orr.w	r1, r1, r0
200078d2:	f04f 0000 	mov.w	r0, #0
200078d6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
200078da:	e7b6      	b.n	2000784a <__aeabi_ddiv+0x82>
200078dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200078e0:	bf04      	itt	eq
200078e2:	4301      	orreq	r1, r0
200078e4:	2000      	moveq	r0, #0
200078e6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
200078ea:	bf88      	it	hi
200078ec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
200078f0:	f63f aeaf 	bhi.w	20007652 <__aeabi_dmul+0xde>
200078f4:	ebb5 0c03 	subs.w	ip, r5, r3
200078f8:	bf04      	itt	eq
200078fa:	ebb6 0c02 	subseq.w	ip, r6, r2
200078fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20007902:	f150 0000 	adcs.w	r0, r0, #0
20007906:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000790a:	bd70      	pop	{r4, r5, r6, pc}
2000790c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20007910:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20007914:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20007918:	bfc2      	ittt	gt
2000791a:	ebd4 050c 	rsbsgt	r5, r4, ip
2000791e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20007922:	bd70      	popgt	{r4, r5, r6, pc}
20007924:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20007928:	f04f 0e00 	mov.w	lr, #0
2000792c:	3c01      	subs	r4, #1
2000792e:	e690      	b.n	20007652 <__aeabi_dmul+0xde>
20007930:	ea45 0e06 	orr.w	lr, r5, r6
20007934:	e68d      	b.n	20007652 <__aeabi_dmul+0xde>
20007936:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
2000793a:	ea94 0f0c 	teq	r4, ip
2000793e:	bf08      	it	eq
20007940:	ea95 0f0c 	teqeq	r5, ip
20007944:	f43f af3b 	beq.w	200077be <__aeabi_dmul+0x24a>
20007948:	ea94 0f0c 	teq	r4, ip
2000794c:	d10a      	bne.n	20007964 <__aeabi_ddiv+0x19c>
2000794e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20007952:	f47f af34 	bne.w	200077be <__aeabi_dmul+0x24a>
20007956:	ea95 0f0c 	teq	r5, ip
2000795a:	f47f af25 	bne.w	200077a8 <__aeabi_dmul+0x234>
2000795e:	4610      	mov	r0, r2
20007960:	4619      	mov	r1, r3
20007962:	e72c      	b.n	200077be <__aeabi_dmul+0x24a>
20007964:	ea95 0f0c 	teq	r5, ip
20007968:	d106      	bne.n	20007978 <__aeabi_ddiv+0x1b0>
2000796a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000796e:	f43f aefd 	beq.w	2000776c <__aeabi_dmul+0x1f8>
20007972:	4610      	mov	r0, r2
20007974:	4619      	mov	r1, r3
20007976:	e722      	b.n	200077be <__aeabi_dmul+0x24a>
20007978:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000797c:	bf18      	it	ne
2000797e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20007982:	f47f aec5 	bne.w	20007710 <__aeabi_dmul+0x19c>
20007986:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
2000798a:	f47f af0d 	bne.w	200077a8 <__aeabi_dmul+0x234>
2000798e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20007992:	f47f aeeb 	bne.w	2000776c <__aeabi_dmul+0x1f8>
20007996:	e712      	b.n	200077be <__aeabi_dmul+0x24a>

20007998 <__gedf2>:
20007998:	f04f 3cff 	mov.w	ip, #4294967295
2000799c:	e006      	b.n	200079ac <__cmpdf2+0x4>
2000799e:	bf00      	nop

200079a0 <__ledf2>:
200079a0:	f04f 0c01 	mov.w	ip, #1
200079a4:	e002      	b.n	200079ac <__cmpdf2+0x4>
200079a6:	bf00      	nop

200079a8 <__cmpdf2>:
200079a8:	f04f 0c01 	mov.w	ip, #1
200079ac:	f84d cd04 	str.w	ip, [sp, #-4]!
200079b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
200079b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200079b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
200079bc:	bf18      	it	ne
200079be:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
200079c2:	d01b      	beq.n	200079fc <__cmpdf2+0x54>
200079c4:	b001      	add	sp, #4
200079c6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
200079ca:	bf0c      	ite	eq
200079cc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
200079d0:	ea91 0f03 	teqne	r1, r3
200079d4:	bf02      	ittt	eq
200079d6:	ea90 0f02 	teqeq	r0, r2
200079da:	2000      	moveq	r0, #0
200079dc:	4770      	bxeq	lr
200079de:	f110 0f00 	cmn.w	r0, #0
200079e2:	ea91 0f03 	teq	r1, r3
200079e6:	bf58      	it	pl
200079e8:	4299      	cmppl	r1, r3
200079ea:	bf08      	it	eq
200079ec:	4290      	cmpeq	r0, r2
200079ee:	bf2c      	ite	cs
200079f0:	17d8      	asrcs	r0, r3, #31
200079f2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
200079f6:	f040 0001 	orr.w	r0, r0, #1
200079fa:	4770      	bx	lr
200079fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20007a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20007a04:	d102      	bne.n	20007a0c <__cmpdf2+0x64>
20007a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20007a0a:	d107      	bne.n	20007a1c <__cmpdf2+0x74>
20007a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20007a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20007a14:	d1d6      	bne.n	200079c4 <__cmpdf2+0x1c>
20007a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20007a1a:	d0d3      	beq.n	200079c4 <__cmpdf2+0x1c>
20007a1c:	f85d 0b04 	ldr.w	r0, [sp], #4
20007a20:	4770      	bx	lr
20007a22:	bf00      	nop

20007a24 <__aeabi_cdrcmple>:
20007a24:	4684      	mov	ip, r0
20007a26:	4610      	mov	r0, r2
20007a28:	4662      	mov	r2, ip
20007a2a:	468c      	mov	ip, r1
20007a2c:	4619      	mov	r1, r3
20007a2e:	4663      	mov	r3, ip
20007a30:	e000      	b.n	20007a34 <__aeabi_cdcmpeq>
20007a32:	bf00      	nop

20007a34 <__aeabi_cdcmpeq>:
20007a34:	b501      	push	{r0, lr}
20007a36:	f7ff ffb7 	bl	200079a8 <__cmpdf2>
20007a3a:	2800      	cmp	r0, #0
20007a3c:	bf48      	it	mi
20007a3e:	f110 0f00 	cmnmi.w	r0, #0
20007a42:	bd01      	pop	{r0, pc}

20007a44 <__aeabi_dcmpeq>:
20007a44:	f84d ed08 	str.w	lr, [sp, #-8]!
20007a48:	f7ff fff4 	bl	20007a34 <__aeabi_cdcmpeq>
20007a4c:	bf0c      	ite	eq
20007a4e:	2001      	moveq	r0, #1
20007a50:	2000      	movne	r0, #0
20007a52:	f85d fb08 	ldr.w	pc, [sp], #8
20007a56:	bf00      	nop

20007a58 <__aeabi_dcmplt>:
20007a58:	f84d ed08 	str.w	lr, [sp, #-8]!
20007a5c:	f7ff ffea 	bl	20007a34 <__aeabi_cdcmpeq>
20007a60:	bf34      	ite	cc
20007a62:	2001      	movcc	r0, #1
20007a64:	2000      	movcs	r0, #0
20007a66:	f85d fb08 	ldr.w	pc, [sp], #8
20007a6a:	bf00      	nop

20007a6c <__aeabi_dcmple>:
20007a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
20007a70:	f7ff ffe0 	bl	20007a34 <__aeabi_cdcmpeq>
20007a74:	bf94      	ite	ls
20007a76:	2001      	movls	r0, #1
20007a78:	2000      	movhi	r0, #0
20007a7a:	f85d fb08 	ldr.w	pc, [sp], #8
20007a7e:	bf00      	nop

20007a80 <__aeabi_dcmpge>:
20007a80:	f84d ed08 	str.w	lr, [sp, #-8]!
20007a84:	f7ff ffce 	bl	20007a24 <__aeabi_cdrcmple>
20007a88:	bf94      	ite	ls
20007a8a:	2001      	movls	r0, #1
20007a8c:	2000      	movhi	r0, #0
20007a8e:	f85d fb08 	ldr.w	pc, [sp], #8
20007a92:	bf00      	nop

20007a94 <__aeabi_dcmpgt>:
20007a94:	f84d ed08 	str.w	lr, [sp, #-8]!
20007a98:	f7ff ffc4 	bl	20007a24 <__aeabi_cdrcmple>
20007a9c:	bf34      	ite	cc
20007a9e:	2001      	movcc	r0, #1
20007aa0:	2000      	movcs	r0, #0
20007aa2:	f85d fb08 	ldr.w	pc, [sp], #8
20007aa6:	bf00      	nop

20007aa8 <__aeabi_d2iz>:
20007aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
20007aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20007ab0:	d215      	bcs.n	20007ade <__aeabi_d2iz+0x36>
20007ab2:	d511      	bpl.n	20007ad8 <__aeabi_d2iz+0x30>
20007ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20007ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20007abc:	d912      	bls.n	20007ae4 <__aeabi_d2iz+0x3c>
20007abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20007ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20007ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20007aca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20007ace:	fa23 f002 	lsr.w	r0, r3, r2
20007ad2:	bf18      	it	ne
20007ad4:	4240      	negne	r0, r0
20007ad6:	4770      	bx	lr
20007ad8:	f04f 0000 	mov.w	r0, #0
20007adc:	4770      	bx	lr
20007ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20007ae2:	d105      	bne.n	20007af0 <__aeabi_d2iz+0x48>
20007ae4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20007ae8:	bf08      	it	eq
20007aea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
20007aee:	4770      	bx	lr
20007af0:	f04f 0000 	mov.w	r0, #0
20007af4:	4770      	bx	lr
20007af6:	bf00      	nop

20007af8 <__aeabi_uldivmod>:
20007af8:	b94b      	cbnz	r3, 20007b0e <__aeabi_uldivmod+0x16>
20007afa:	b942      	cbnz	r2, 20007b0e <__aeabi_uldivmod+0x16>
20007afc:	2900      	cmp	r1, #0
20007afe:	bf08      	it	eq
20007b00:	2800      	cmpeq	r0, #0
20007b02:	d002      	beq.n	20007b0a <__aeabi_uldivmod+0x12>
20007b04:	f04f 31ff 	mov.w	r1, #4294967295
20007b08:	4608      	mov	r0, r1
20007b0a:	f7ff bb79 	b.w	20007200 <__aeabi_idiv0>
20007b0e:	b082      	sub	sp, #8
20007b10:	46ec      	mov	ip, sp
20007b12:	e92d 5000 	stmdb	sp!, {ip, lr}
20007b16:	f000 f805 	bl	20007b24 <__gnu_uldivmod_helper>
20007b1a:	f8dd e004 	ldr.w	lr, [sp, #4]
20007b1e:	b002      	add	sp, #8
20007b20:	bc0c      	pop	{r2, r3}
20007b22:	4770      	bx	lr

20007b24 <__gnu_uldivmod_helper>:
20007b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20007b26:	4614      	mov	r4, r2
20007b28:	461d      	mov	r5, r3
20007b2a:	4606      	mov	r6, r0
20007b2c:	460f      	mov	r7, r1
20007b2e:	f000 f9d7 	bl	20007ee0 <__udivdi3>
20007b32:	fb00 f505 	mul.w	r5, r0, r5
20007b36:	fba0 2304 	umull	r2, r3, r0, r4
20007b3a:	fb04 5401 	mla	r4, r4, r1, r5
20007b3e:	18e3      	adds	r3, r4, r3
20007b40:	1ab6      	subs	r6, r6, r2
20007b42:	eb67 0703 	sbc.w	r7, r7, r3
20007b46:	9b06      	ldr	r3, [sp, #24]
20007b48:	e9c3 6700 	strd	r6, r7, [r3]
20007b4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007b4e:	bf00      	nop

20007b50 <__gnu_ldivmod_helper>:
20007b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20007b52:	4614      	mov	r4, r2
20007b54:	461d      	mov	r5, r3
20007b56:	4606      	mov	r6, r0
20007b58:	460f      	mov	r7, r1
20007b5a:	f000 f80f 	bl	20007b7c <__divdi3>
20007b5e:	fb00 f505 	mul.w	r5, r0, r5
20007b62:	fba0 2304 	umull	r2, r3, r0, r4
20007b66:	fb04 5401 	mla	r4, r4, r1, r5
20007b6a:	18e3      	adds	r3, r4, r3
20007b6c:	1ab6      	subs	r6, r6, r2
20007b6e:	eb67 0703 	sbc.w	r7, r7, r3
20007b72:	9b06      	ldr	r3, [sp, #24]
20007b74:	e9c3 6700 	strd	r6, r7, [r3]
20007b78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007b7a:	bf00      	nop

20007b7c <__divdi3>:
20007b7c:	2900      	cmp	r1, #0
20007b7e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007b82:	b085      	sub	sp, #20
20007b84:	f2c0 80c8 	blt.w	20007d18 <__divdi3+0x19c>
20007b88:	2600      	movs	r6, #0
20007b8a:	2b00      	cmp	r3, #0
20007b8c:	f2c0 80bf 	blt.w	20007d0e <__divdi3+0x192>
20007b90:	4689      	mov	r9, r1
20007b92:	4614      	mov	r4, r2
20007b94:	4605      	mov	r5, r0
20007b96:	469b      	mov	fp, r3
20007b98:	2b00      	cmp	r3, #0
20007b9a:	d14a      	bne.n	20007c32 <__divdi3+0xb6>
20007b9c:	428a      	cmp	r2, r1
20007b9e:	d957      	bls.n	20007c50 <__divdi3+0xd4>
20007ba0:	fab2 f382 	clz	r3, r2
20007ba4:	b153      	cbz	r3, 20007bbc <__divdi3+0x40>
20007ba6:	f1c3 0020 	rsb	r0, r3, #32
20007baa:	fa01 f903 	lsl.w	r9, r1, r3
20007bae:	fa25 f800 	lsr.w	r8, r5, r0
20007bb2:	fa12 f403 	lsls.w	r4, r2, r3
20007bb6:	409d      	lsls	r5, r3
20007bb8:	ea48 0909 	orr.w	r9, r8, r9
20007bbc:	0c27      	lsrs	r7, r4, #16
20007bbe:	4648      	mov	r0, r9
20007bc0:	4639      	mov	r1, r7
20007bc2:	fa1f fb84 	uxth.w	fp, r4
20007bc6:	f7ff f9df 	bl	20006f88 <__aeabi_uidiv>
20007bca:	4639      	mov	r1, r7
20007bcc:	4682      	mov	sl, r0
20007bce:	4648      	mov	r0, r9
20007bd0:	f7ff fb08 	bl	200071e4 <__aeabi_uidivmod>
20007bd4:	0c2a      	lsrs	r2, r5, #16
20007bd6:	fb0b f30a 	mul.w	r3, fp, sl
20007bda:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
20007bde:	454b      	cmp	r3, r9
20007be0:	d909      	bls.n	20007bf6 <__divdi3+0x7a>
20007be2:	eb19 0904 	adds.w	r9, r9, r4
20007be6:	f10a 3aff 	add.w	sl, sl, #4294967295
20007bea:	d204      	bcs.n	20007bf6 <__divdi3+0x7a>
20007bec:	454b      	cmp	r3, r9
20007bee:	bf84      	itt	hi
20007bf0:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20007bf4:	44a1      	addhi	r9, r4
20007bf6:	ebc3 0909 	rsb	r9, r3, r9
20007bfa:	4639      	mov	r1, r7
20007bfc:	4648      	mov	r0, r9
20007bfe:	b2ad      	uxth	r5, r5
20007c00:	f7ff f9c2 	bl	20006f88 <__aeabi_uidiv>
20007c04:	4639      	mov	r1, r7
20007c06:	4680      	mov	r8, r0
20007c08:	4648      	mov	r0, r9
20007c0a:	f7ff faeb 	bl	200071e4 <__aeabi_uidivmod>
20007c0e:	fb0b fb08 	mul.w	fp, fp, r8
20007c12:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20007c16:	45ab      	cmp	fp, r5
20007c18:	d907      	bls.n	20007c2a <__divdi3+0xae>
20007c1a:	192d      	adds	r5, r5, r4
20007c1c:	f108 38ff 	add.w	r8, r8, #4294967295
20007c20:	d203      	bcs.n	20007c2a <__divdi3+0xae>
20007c22:	45ab      	cmp	fp, r5
20007c24:	bf88      	it	hi
20007c26:	f108 38ff 	addhi.w	r8, r8, #4294967295
20007c2a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20007c2e:	2700      	movs	r7, #0
20007c30:	e003      	b.n	20007c3a <__divdi3+0xbe>
20007c32:	428b      	cmp	r3, r1
20007c34:	d957      	bls.n	20007ce6 <__divdi3+0x16a>
20007c36:	2700      	movs	r7, #0
20007c38:	46b8      	mov	r8, r7
20007c3a:	4642      	mov	r2, r8
20007c3c:	463b      	mov	r3, r7
20007c3e:	b116      	cbz	r6, 20007c46 <__divdi3+0xca>
20007c40:	4252      	negs	r2, r2
20007c42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20007c46:	4619      	mov	r1, r3
20007c48:	4610      	mov	r0, r2
20007c4a:	b005      	add	sp, #20
20007c4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007c50:	b922      	cbnz	r2, 20007c5c <__divdi3+0xe0>
20007c52:	4611      	mov	r1, r2
20007c54:	2001      	movs	r0, #1
20007c56:	f7ff f997 	bl	20006f88 <__aeabi_uidiv>
20007c5a:	4604      	mov	r4, r0
20007c5c:	fab4 f884 	clz	r8, r4
20007c60:	f1b8 0f00 	cmp.w	r8, #0
20007c64:	d15e      	bne.n	20007d24 <__divdi3+0x1a8>
20007c66:	ebc4 0809 	rsb	r8, r4, r9
20007c6a:	0c27      	lsrs	r7, r4, #16
20007c6c:	fa1f f984 	uxth.w	r9, r4
20007c70:	2101      	movs	r1, #1
20007c72:	9102      	str	r1, [sp, #8]
20007c74:	4639      	mov	r1, r7
20007c76:	4640      	mov	r0, r8
20007c78:	f7ff f986 	bl	20006f88 <__aeabi_uidiv>
20007c7c:	4639      	mov	r1, r7
20007c7e:	4682      	mov	sl, r0
20007c80:	4640      	mov	r0, r8
20007c82:	f7ff faaf 	bl	200071e4 <__aeabi_uidivmod>
20007c86:	ea4f 4815 	mov.w	r8, r5, lsr #16
20007c8a:	fb09 f30a 	mul.w	r3, r9, sl
20007c8e:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
20007c92:	455b      	cmp	r3, fp
20007c94:	d909      	bls.n	20007caa <__divdi3+0x12e>
20007c96:	eb1b 0b04 	adds.w	fp, fp, r4
20007c9a:	f10a 3aff 	add.w	sl, sl, #4294967295
20007c9e:	d204      	bcs.n	20007caa <__divdi3+0x12e>
20007ca0:	455b      	cmp	r3, fp
20007ca2:	bf84      	itt	hi
20007ca4:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20007ca8:	44a3      	addhi	fp, r4
20007caa:	ebc3 0b0b 	rsb	fp, r3, fp
20007cae:	4639      	mov	r1, r7
20007cb0:	4658      	mov	r0, fp
20007cb2:	b2ad      	uxth	r5, r5
20007cb4:	f7ff f968 	bl	20006f88 <__aeabi_uidiv>
20007cb8:	4639      	mov	r1, r7
20007cba:	4680      	mov	r8, r0
20007cbc:	4658      	mov	r0, fp
20007cbe:	f7ff fa91 	bl	200071e4 <__aeabi_uidivmod>
20007cc2:	fb09 f908 	mul.w	r9, r9, r8
20007cc6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20007cca:	45a9      	cmp	r9, r5
20007ccc:	d907      	bls.n	20007cde <__divdi3+0x162>
20007cce:	192d      	adds	r5, r5, r4
20007cd0:	f108 38ff 	add.w	r8, r8, #4294967295
20007cd4:	d203      	bcs.n	20007cde <__divdi3+0x162>
20007cd6:	45a9      	cmp	r9, r5
20007cd8:	bf88      	it	hi
20007cda:	f108 38ff 	addhi.w	r8, r8, #4294967295
20007cde:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20007ce2:	9f02      	ldr	r7, [sp, #8]
20007ce4:	e7a9      	b.n	20007c3a <__divdi3+0xbe>
20007ce6:	fab3 f783 	clz	r7, r3
20007cea:	2f00      	cmp	r7, #0
20007cec:	d168      	bne.n	20007dc0 <__divdi3+0x244>
20007cee:	428b      	cmp	r3, r1
20007cf0:	bf2c      	ite	cs
20007cf2:	f04f 0900 	movcs.w	r9, #0
20007cf6:	f04f 0901 	movcc.w	r9, #1
20007cfa:	4282      	cmp	r2, r0
20007cfc:	bf8c      	ite	hi
20007cfe:	464c      	movhi	r4, r9
20007d00:	f049 0401 	orrls.w	r4, r9, #1
20007d04:	2c00      	cmp	r4, #0
20007d06:	d096      	beq.n	20007c36 <__divdi3+0xba>
20007d08:	f04f 0801 	mov.w	r8, #1
20007d0c:	e795      	b.n	20007c3a <__divdi3+0xbe>
20007d0e:	4252      	negs	r2, r2
20007d10:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20007d14:	43f6      	mvns	r6, r6
20007d16:	e73b      	b.n	20007b90 <__divdi3+0x14>
20007d18:	4240      	negs	r0, r0
20007d1a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20007d1e:	f04f 36ff 	mov.w	r6, #4294967295
20007d22:	e732      	b.n	20007b8a <__divdi3+0xe>
20007d24:	fa04 f408 	lsl.w	r4, r4, r8
20007d28:	f1c8 0720 	rsb	r7, r8, #32
20007d2c:	fa35 f307 	lsrs.w	r3, r5, r7
20007d30:	fa29 fa07 	lsr.w	sl, r9, r7
20007d34:	0c27      	lsrs	r7, r4, #16
20007d36:	fa09 fb08 	lsl.w	fp, r9, r8
20007d3a:	4639      	mov	r1, r7
20007d3c:	4650      	mov	r0, sl
20007d3e:	ea43 020b 	orr.w	r2, r3, fp
20007d42:	9202      	str	r2, [sp, #8]
20007d44:	f7ff f920 	bl	20006f88 <__aeabi_uidiv>
20007d48:	4639      	mov	r1, r7
20007d4a:	fa1f f984 	uxth.w	r9, r4
20007d4e:	4683      	mov	fp, r0
20007d50:	4650      	mov	r0, sl
20007d52:	f7ff fa47 	bl	200071e4 <__aeabi_uidivmod>
20007d56:	9802      	ldr	r0, [sp, #8]
20007d58:	fb09 f20b 	mul.w	r2, r9, fp
20007d5c:	0c03      	lsrs	r3, r0, #16
20007d5e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20007d62:	429a      	cmp	r2, r3
20007d64:	d904      	bls.n	20007d70 <__divdi3+0x1f4>
20007d66:	191b      	adds	r3, r3, r4
20007d68:	f10b 3bff 	add.w	fp, fp, #4294967295
20007d6c:	f0c0 80b1 	bcc.w	20007ed2 <__divdi3+0x356>
20007d70:	1a9b      	subs	r3, r3, r2
20007d72:	4639      	mov	r1, r7
20007d74:	4618      	mov	r0, r3
20007d76:	9301      	str	r3, [sp, #4]
20007d78:	f7ff f906 	bl	20006f88 <__aeabi_uidiv>
20007d7c:	9901      	ldr	r1, [sp, #4]
20007d7e:	4682      	mov	sl, r0
20007d80:	4608      	mov	r0, r1
20007d82:	4639      	mov	r1, r7
20007d84:	f7ff fa2e 	bl	200071e4 <__aeabi_uidivmod>
20007d88:	f8dd c008 	ldr.w	ip, [sp, #8]
20007d8c:	fb09 f30a 	mul.w	r3, r9, sl
20007d90:	fa1f f08c 	uxth.w	r0, ip
20007d94:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20007d98:	4293      	cmp	r3, r2
20007d9a:	d908      	bls.n	20007dae <__divdi3+0x232>
20007d9c:	1912      	adds	r2, r2, r4
20007d9e:	f10a 3aff 	add.w	sl, sl, #4294967295
20007da2:	d204      	bcs.n	20007dae <__divdi3+0x232>
20007da4:	4293      	cmp	r3, r2
20007da6:	bf84      	itt	hi
20007da8:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20007dac:	1912      	addhi	r2, r2, r4
20007dae:	fa05 f508 	lsl.w	r5, r5, r8
20007db2:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20007db6:	ebc3 0802 	rsb	r8, r3, r2
20007dba:	f8cd e008 	str.w	lr, [sp, #8]
20007dbe:	e759      	b.n	20007c74 <__divdi3+0xf8>
20007dc0:	f1c7 0020 	rsb	r0, r7, #32
20007dc4:	fa03 fa07 	lsl.w	sl, r3, r7
20007dc8:	40c2      	lsrs	r2, r0
20007dca:	fa35 f300 	lsrs.w	r3, r5, r0
20007dce:	ea42 0b0a 	orr.w	fp, r2, sl
20007dd2:	fa21 f800 	lsr.w	r8, r1, r0
20007dd6:	fa01 f907 	lsl.w	r9, r1, r7
20007dda:	4640      	mov	r0, r8
20007ddc:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
20007de0:	ea43 0109 	orr.w	r1, r3, r9
20007de4:	9102      	str	r1, [sp, #8]
20007de6:	4651      	mov	r1, sl
20007de8:	fa1f f28b 	uxth.w	r2, fp
20007dec:	9203      	str	r2, [sp, #12]
20007dee:	f7ff f8cb 	bl	20006f88 <__aeabi_uidiv>
20007df2:	4651      	mov	r1, sl
20007df4:	4681      	mov	r9, r0
20007df6:	4640      	mov	r0, r8
20007df8:	f7ff f9f4 	bl	200071e4 <__aeabi_uidivmod>
20007dfc:	9b03      	ldr	r3, [sp, #12]
20007dfe:	f8dd c008 	ldr.w	ip, [sp, #8]
20007e02:	fb03 f209 	mul.w	r2, r3, r9
20007e06:	ea4f 401c 	mov.w	r0, ip, lsr #16
20007e0a:	fa14 f307 	lsls.w	r3, r4, r7
20007e0e:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
20007e12:	42a2      	cmp	r2, r4
20007e14:	d904      	bls.n	20007e20 <__divdi3+0x2a4>
20007e16:	eb14 040b 	adds.w	r4, r4, fp
20007e1a:	f109 39ff 	add.w	r9, r9, #4294967295
20007e1e:	d352      	bcc.n	20007ec6 <__divdi3+0x34a>
20007e20:	1aa4      	subs	r4, r4, r2
20007e22:	4651      	mov	r1, sl
20007e24:	4620      	mov	r0, r4
20007e26:	9301      	str	r3, [sp, #4]
20007e28:	f7ff f8ae 	bl	20006f88 <__aeabi_uidiv>
20007e2c:	4651      	mov	r1, sl
20007e2e:	4680      	mov	r8, r0
20007e30:	4620      	mov	r0, r4
20007e32:	f7ff f9d7 	bl	200071e4 <__aeabi_uidivmod>
20007e36:	9803      	ldr	r0, [sp, #12]
20007e38:	f8dd c008 	ldr.w	ip, [sp, #8]
20007e3c:	fb00 f208 	mul.w	r2, r0, r8
20007e40:	fa1f f38c 	uxth.w	r3, ip
20007e44:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
20007e48:	9b01      	ldr	r3, [sp, #4]
20007e4a:	4282      	cmp	r2, r0
20007e4c:	d904      	bls.n	20007e58 <__divdi3+0x2dc>
20007e4e:	eb10 000b 	adds.w	r0, r0, fp
20007e52:	f108 38ff 	add.w	r8, r8, #4294967295
20007e56:	d330      	bcc.n	20007eba <__divdi3+0x33e>
20007e58:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
20007e5c:	fa1f fc83 	uxth.w	ip, r3
20007e60:	0c1b      	lsrs	r3, r3, #16
20007e62:	1a80      	subs	r0, r0, r2
20007e64:	fa1f fe88 	uxth.w	lr, r8
20007e68:	ea4f 4a18 	mov.w	sl, r8, lsr #16
20007e6c:	fb0c f90e 	mul.w	r9, ip, lr
20007e70:	fb0c fc0a 	mul.w	ip, ip, sl
20007e74:	fb03 c10e 	mla	r1, r3, lr, ip
20007e78:	fb03 f20a 	mul.w	r2, r3, sl
20007e7c:	eb01 4119 	add.w	r1, r1, r9, lsr #16
20007e80:	458c      	cmp	ip, r1
20007e82:	bf88      	it	hi
20007e84:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20007e88:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
20007e8c:	4570      	cmp	r0, lr
20007e8e:	d310      	bcc.n	20007eb2 <__divdi3+0x336>
20007e90:	fa1f f989 	uxth.w	r9, r9
20007e94:	fa05 f707 	lsl.w	r7, r5, r7
20007e98:	eb09 4001 	add.w	r0, r9, r1, lsl #16
20007e9c:	bf14      	ite	ne
20007e9e:	2200      	movne	r2, #0
20007ea0:	2201      	moveq	r2, #1
20007ea2:	4287      	cmp	r7, r0
20007ea4:	bf2c      	ite	cs
20007ea6:	2700      	movcs	r7, #0
20007ea8:	f002 0701 	andcc.w	r7, r2, #1
20007eac:	2f00      	cmp	r7, #0
20007eae:	f43f aec4 	beq.w	20007c3a <__divdi3+0xbe>
20007eb2:	f108 38ff 	add.w	r8, r8, #4294967295
20007eb6:	2700      	movs	r7, #0
20007eb8:	e6bf      	b.n	20007c3a <__divdi3+0xbe>
20007eba:	4282      	cmp	r2, r0
20007ebc:	bf84      	itt	hi
20007ebe:	4458      	addhi	r0, fp
20007ec0:	f108 38ff 	addhi.w	r8, r8, #4294967295
20007ec4:	e7c8      	b.n	20007e58 <__divdi3+0x2dc>
20007ec6:	42a2      	cmp	r2, r4
20007ec8:	bf84      	itt	hi
20007eca:	f109 39ff 	addhi.w	r9, r9, #4294967295
20007ece:	445c      	addhi	r4, fp
20007ed0:	e7a6      	b.n	20007e20 <__divdi3+0x2a4>
20007ed2:	429a      	cmp	r2, r3
20007ed4:	bf84      	itt	hi
20007ed6:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20007eda:	191b      	addhi	r3, r3, r4
20007edc:	e748      	b.n	20007d70 <__divdi3+0x1f4>
20007ede:	bf00      	nop

20007ee0 <__udivdi3>:
20007ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007ee4:	460c      	mov	r4, r1
20007ee6:	b083      	sub	sp, #12
20007ee8:	4680      	mov	r8, r0
20007eea:	4616      	mov	r6, r2
20007eec:	4689      	mov	r9, r1
20007eee:	461f      	mov	r7, r3
20007ef0:	4615      	mov	r5, r2
20007ef2:	468a      	mov	sl, r1
20007ef4:	2b00      	cmp	r3, #0
20007ef6:	d14b      	bne.n	20007f90 <__udivdi3+0xb0>
20007ef8:	428a      	cmp	r2, r1
20007efa:	d95c      	bls.n	20007fb6 <__udivdi3+0xd6>
20007efc:	fab2 f382 	clz	r3, r2
20007f00:	b15b      	cbz	r3, 20007f1a <__udivdi3+0x3a>
20007f02:	f1c3 0020 	rsb	r0, r3, #32
20007f06:	fa01 fa03 	lsl.w	sl, r1, r3
20007f0a:	fa28 f200 	lsr.w	r2, r8, r0
20007f0e:	fa16 f503 	lsls.w	r5, r6, r3
20007f12:	fa08 f803 	lsl.w	r8, r8, r3
20007f16:	ea42 0a0a 	orr.w	sl, r2, sl
20007f1a:	0c2e      	lsrs	r6, r5, #16
20007f1c:	4650      	mov	r0, sl
20007f1e:	4631      	mov	r1, r6
20007f20:	b2af      	uxth	r7, r5
20007f22:	f7ff f831 	bl	20006f88 <__aeabi_uidiv>
20007f26:	4631      	mov	r1, r6
20007f28:	ea4f 4418 	mov.w	r4, r8, lsr #16
20007f2c:	4681      	mov	r9, r0
20007f2e:	4650      	mov	r0, sl
20007f30:	f7ff f958 	bl	200071e4 <__aeabi_uidivmod>
20007f34:	fb07 f309 	mul.w	r3, r7, r9
20007f38:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20007f3c:	4553      	cmp	r3, sl
20007f3e:	d909      	bls.n	20007f54 <__udivdi3+0x74>
20007f40:	eb1a 0a05 	adds.w	sl, sl, r5
20007f44:	f109 39ff 	add.w	r9, r9, #4294967295
20007f48:	d204      	bcs.n	20007f54 <__udivdi3+0x74>
20007f4a:	4553      	cmp	r3, sl
20007f4c:	bf84      	itt	hi
20007f4e:	f109 39ff 	addhi.w	r9, r9, #4294967295
20007f52:	44aa      	addhi	sl, r5
20007f54:	ebc3 0a0a 	rsb	sl, r3, sl
20007f58:	4631      	mov	r1, r6
20007f5a:	4650      	mov	r0, sl
20007f5c:	fa1f f888 	uxth.w	r8, r8
20007f60:	f7ff f812 	bl	20006f88 <__aeabi_uidiv>
20007f64:	4631      	mov	r1, r6
20007f66:	4604      	mov	r4, r0
20007f68:	4650      	mov	r0, sl
20007f6a:	f7ff f93b 	bl	200071e4 <__aeabi_uidivmod>
20007f6e:	fb07 f704 	mul.w	r7, r7, r4
20007f72:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20007f76:	4547      	cmp	r7, r8
20007f78:	d906      	bls.n	20007f88 <__udivdi3+0xa8>
20007f7a:	3c01      	subs	r4, #1
20007f7c:	eb18 0805 	adds.w	r8, r8, r5
20007f80:	d202      	bcs.n	20007f88 <__udivdi3+0xa8>
20007f82:	4547      	cmp	r7, r8
20007f84:	bf88      	it	hi
20007f86:	3c01      	subhi	r4, #1
20007f88:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20007f8c:	2600      	movs	r6, #0
20007f8e:	e05c      	b.n	2000804a <__udivdi3+0x16a>
20007f90:	428b      	cmp	r3, r1
20007f92:	d858      	bhi.n	20008046 <__udivdi3+0x166>
20007f94:	fab3 f683 	clz	r6, r3
20007f98:	2e00      	cmp	r6, #0
20007f9a:	d15b      	bne.n	20008054 <__udivdi3+0x174>
20007f9c:	428b      	cmp	r3, r1
20007f9e:	bf2c      	ite	cs
20007fa0:	2200      	movcs	r2, #0
20007fa2:	2201      	movcc	r2, #1
20007fa4:	4285      	cmp	r5, r0
20007fa6:	bf8c      	ite	hi
20007fa8:	4615      	movhi	r5, r2
20007faa:	f042 0501 	orrls.w	r5, r2, #1
20007fae:	2d00      	cmp	r5, #0
20007fb0:	d049      	beq.n	20008046 <__udivdi3+0x166>
20007fb2:	2401      	movs	r4, #1
20007fb4:	e049      	b.n	2000804a <__udivdi3+0x16a>
20007fb6:	b922      	cbnz	r2, 20007fc2 <__udivdi3+0xe2>
20007fb8:	4611      	mov	r1, r2
20007fba:	2001      	movs	r0, #1
20007fbc:	f7fe ffe4 	bl	20006f88 <__aeabi_uidiv>
20007fc0:	4605      	mov	r5, r0
20007fc2:	fab5 f685 	clz	r6, r5
20007fc6:	2e00      	cmp	r6, #0
20007fc8:	f040 80ba 	bne.w	20008140 <__udivdi3+0x260>
20007fcc:	1b64      	subs	r4, r4, r5
20007fce:	0c2f      	lsrs	r7, r5, #16
20007fd0:	fa1f fa85 	uxth.w	sl, r5
20007fd4:	2601      	movs	r6, #1
20007fd6:	4639      	mov	r1, r7
20007fd8:	4620      	mov	r0, r4
20007fda:	f7fe ffd5 	bl	20006f88 <__aeabi_uidiv>
20007fde:	4639      	mov	r1, r7
20007fe0:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20007fe4:	4681      	mov	r9, r0
20007fe6:	4620      	mov	r0, r4
20007fe8:	f7ff f8fc 	bl	200071e4 <__aeabi_uidivmod>
20007fec:	fb0a f309 	mul.w	r3, sl, r9
20007ff0:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20007ff4:	455b      	cmp	r3, fp
20007ff6:	d909      	bls.n	2000800c <__udivdi3+0x12c>
20007ff8:	eb1b 0b05 	adds.w	fp, fp, r5
20007ffc:	f109 39ff 	add.w	r9, r9, #4294967295
20008000:	d204      	bcs.n	2000800c <__udivdi3+0x12c>
20008002:	455b      	cmp	r3, fp
20008004:	bf84      	itt	hi
20008006:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000800a:	44ab      	addhi	fp, r5
2000800c:	ebc3 0b0b 	rsb	fp, r3, fp
20008010:	4639      	mov	r1, r7
20008012:	4658      	mov	r0, fp
20008014:	fa1f f888 	uxth.w	r8, r8
20008018:	f7fe ffb6 	bl	20006f88 <__aeabi_uidiv>
2000801c:	4639      	mov	r1, r7
2000801e:	4604      	mov	r4, r0
20008020:	4658      	mov	r0, fp
20008022:	f7ff f8df 	bl	200071e4 <__aeabi_uidivmod>
20008026:	fb0a fa04 	mul.w	sl, sl, r4
2000802a:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000802e:	45c2      	cmp	sl, r8
20008030:	d906      	bls.n	20008040 <__udivdi3+0x160>
20008032:	3c01      	subs	r4, #1
20008034:	eb18 0805 	adds.w	r8, r8, r5
20008038:	d202      	bcs.n	20008040 <__udivdi3+0x160>
2000803a:	45c2      	cmp	sl, r8
2000803c:	bf88      	it	hi
2000803e:	3c01      	subhi	r4, #1
20008040:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008044:	e001      	b.n	2000804a <__udivdi3+0x16a>
20008046:	2600      	movs	r6, #0
20008048:	4634      	mov	r4, r6
2000804a:	4631      	mov	r1, r6
2000804c:	4620      	mov	r0, r4
2000804e:	b003      	add	sp, #12
20008050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008054:	f1c6 0020 	rsb	r0, r6, #32
20008058:	40b3      	lsls	r3, r6
2000805a:	fa32 f700 	lsrs.w	r7, r2, r0
2000805e:	fa21 fb00 	lsr.w	fp, r1, r0
20008062:	431f      	orrs	r7, r3
20008064:	fa14 f206 	lsls.w	r2, r4, r6
20008068:	fa28 f100 	lsr.w	r1, r8, r0
2000806c:	4658      	mov	r0, fp
2000806e:	ea4f 4a17 	mov.w	sl, r7, lsr #16
20008072:	4311      	orrs	r1, r2
20008074:	9100      	str	r1, [sp, #0]
20008076:	4651      	mov	r1, sl
20008078:	b2bb      	uxth	r3, r7
2000807a:	9301      	str	r3, [sp, #4]
2000807c:	f7fe ff84 	bl	20006f88 <__aeabi_uidiv>
20008080:	4651      	mov	r1, sl
20008082:	40b5      	lsls	r5, r6
20008084:	4681      	mov	r9, r0
20008086:	4658      	mov	r0, fp
20008088:	f7ff f8ac 	bl	200071e4 <__aeabi_uidivmod>
2000808c:	9c01      	ldr	r4, [sp, #4]
2000808e:	9800      	ldr	r0, [sp, #0]
20008090:	fb04 f309 	mul.w	r3, r4, r9
20008094:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20008098:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000809c:	455b      	cmp	r3, fp
2000809e:	d905      	bls.n	200080ac <__udivdi3+0x1cc>
200080a0:	eb1b 0b07 	adds.w	fp, fp, r7
200080a4:	f109 39ff 	add.w	r9, r9, #4294967295
200080a8:	f0c0 808e 	bcc.w	200081c8 <__udivdi3+0x2e8>
200080ac:	ebc3 0b0b 	rsb	fp, r3, fp
200080b0:	4651      	mov	r1, sl
200080b2:	4658      	mov	r0, fp
200080b4:	f7fe ff68 	bl	20006f88 <__aeabi_uidiv>
200080b8:	4651      	mov	r1, sl
200080ba:	4604      	mov	r4, r0
200080bc:	4658      	mov	r0, fp
200080be:	f7ff f891 	bl	200071e4 <__aeabi_uidivmod>
200080c2:	9801      	ldr	r0, [sp, #4]
200080c4:	9a00      	ldr	r2, [sp, #0]
200080c6:	fb00 f304 	mul.w	r3, r0, r4
200080ca:	fa1f fc82 	uxth.w	ip, r2
200080ce:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
200080d2:	4293      	cmp	r3, r2
200080d4:	d906      	bls.n	200080e4 <__udivdi3+0x204>
200080d6:	3c01      	subs	r4, #1
200080d8:	19d2      	adds	r2, r2, r7
200080da:	d203      	bcs.n	200080e4 <__udivdi3+0x204>
200080dc:	4293      	cmp	r3, r2
200080de:	d901      	bls.n	200080e4 <__udivdi3+0x204>
200080e0:	19d2      	adds	r2, r2, r7
200080e2:	3c01      	subs	r4, #1
200080e4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200080e8:	b2a8      	uxth	r0, r5
200080ea:	1ad2      	subs	r2, r2, r3
200080ec:	0c2d      	lsrs	r5, r5, #16
200080ee:	fa1f fc84 	uxth.w	ip, r4
200080f2:	0c23      	lsrs	r3, r4, #16
200080f4:	fb00 f70c 	mul.w	r7, r0, ip
200080f8:	fb00 fe03 	mul.w	lr, r0, r3
200080fc:	fb05 e10c 	mla	r1, r5, ip, lr
20008100:	fb05 f503 	mul.w	r5, r5, r3
20008104:	eb01 4117 	add.w	r1, r1, r7, lsr #16
20008108:	458e      	cmp	lr, r1
2000810a:	bf88      	it	hi
2000810c:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
20008110:	eb05 4511 	add.w	r5, r5, r1, lsr #16
20008114:	42aa      	cmp	r2, r5
20008116:	d310      	bcc.n	2000813a <__udivdi3+0x25a>
20008118:	b2bf      	uxth	r7, r7
2000811a:	fa08 f606 	lsl.w	r6, r8, r6
2000811e:	eb07 4201 	add.w	r2, r7, r1, lsl #16
20008122:	bf14      	ite	ne
20008124:	f04f 0e00 	movne.w	lr, #0
20008128:	f04f 0e01 	moveq.w	lr, #1
2000812c:	4296      	cmp	r6, r2
2000812e:	bf2c      	ite	cs
20008130:	2600      	movcs	r6, #0
20008132:	f00e 0601 	andcc.w	r6, lr, #1
20008136:	2e00      	cmp	r6, #0
20008138:	d087      	beq.n	2000804a <__udivdi3+0x16a>
2000813a:	3c01      	subs	r4, #1
2000813c:	2600      	movs	r6, #0
2000813e:	e784      	b.n	2000804a <__udivdi3+0x16a>
20008140:	40b5      	lsls	r5, r6
20008142:	f1c6 0120 	rsb	r1, r6, #32
20008146:	fa24 f901 	lsr.w	r9, r4, r1
2000814a:	fa28 f201 	lsr.w	r2, r8, r1
2000814e:	0c2f      	lsrs	r7, r5, #16
20008150:	40b4      	lsls	r4, r6
20008152:	4639      	mov	r1, r7
20008154:	4648      	mov	r0, r9
20008156:	4322      	orrs	r2, r4
20008158:	9200      	str	r2, [sp, #0]
2000815a:	f7fe ff15 	bl	20006f88 <__aeabi_uidiv>
2000815e:	4639      	mov	r1, r7
20008160:	fa1f fa85 	uxth.w	sl, r5
20008164:	4683      	mov	fp, r0
20008166:	4648      	mov	r0, r9
20008168:	f7ff f83c 	bl	200071e4 <__aeabi_uidivmod>
2000816c:	9b00      	ldr	r3, [sp, #0]
2000816e:	0c1a      	lsrs	r2, r3, #16
20008170:	fb0a f30b 	mul.w	r3, sl, fp
20008174:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20008178:	42a3      	cmp	r3, r4
2000817a:	d903      	bls.n	20008184 <__udivdi3+0x2a4>
2000817c:	1964      	adds	r4, r4, r5
2000817e:	f10b 3bff 	add.w	fp, fp, #4294967295
20008182:	d327      	bcc.n	200081d4 <__udivdi3+0x2f4>
20008184:	1ae4      	subs	r4, r4, r3
20008186:	4639      	mov	r1, r7
20008188:	4620      	mov	r0, r4
2000818a:	f7fe fefd 	bl	20006f88 <__aeabi_uidiv>
2000818e:	4639      	mov	r1, r7
20008190:	4681      	mov	r9, r0
20008192:	4620      	mov	r0, r4
20008194:	f7ff f826 	bl	200071e4 <__aeabi_uidivmod>
20008198:	9800      	ldr	r0, [sp, #0]
2000819a:	fb0a f309 	mul.w	r3, sl, r9
2000819e:	fa1f fc80 	uxth.w	ip, r0
200081a2:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
200081a6:	42a3      	cmp	r3, r4
200081a8:	d908      	bls.n	200081bc <__udivdi3+0x2dc>
200081aa:	1964      	adds	r4, r4, r5
200081ac:	f109 39ff 	add.w	r9, r9, #4294967295
200081b0:	d204      	bcs.n	200081bc <__udivdi3+0x2dc>
200081b2:	42a3      	cmp	r3, r4
200081b4:	bf84      	itt	hi
200081b6:	f109 39ff 	addhi.w	r9, r9, #4294967295
200081ba:	1964      	addhi	r4, r4, r5
200081bc:	fa08 f806 	lsl.w	r8, r8, r6
200081c0:	1ae4      	subs	r4, r4, r3
200081c2:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
200081c6:	e706      	b.n	20007fd6 <__udivdi3+0xf6>
200081c8:	455b      	cmp	r3, fp
200081ca:	bf84      	itt	hi
200081cc:	f109 39ff 	addhi.w	r9, r9, #4294967295
200081d0:	44bb      	addhi	fp, r7
200081d2:	e76b      	b.n	200080ac <__udivdi3+0x1cc>
200081d4:	42a3      	cmp	r3, r4
200081d6:	bf84      	itt	hi
200081d8:	f10b 3bff 	addhi.w	fp, fp, #4294967295
200081dc:	1964      	addhi	r4, r4, r5
200081de:	e7d1      	b.n	20008184 <__udivdi3+0x2a4>
200081e0:	72617473 	.word	0x72617473
200081e4:	69702074 	.word	0x69702074
200081e8:	6c207978 	.word	0x6c207978
200081ec:	0d706f6f 	.word	0x0d706f6f
200081f0:	00000000 	.word	0x00000000
200081f4:	6d617266 	.word	0x6d617266
200081f8:	64252065 	.word	0x64252065
200081fc:	00000a0d 	.word	0x00000a0d
20008200:	63656863 	.word	0x63656863
20008204:	6d75736b 	.word	0x6d75736b
20008208:	72726520 	.word	0x72726520
2000820c:	0021726f 	.word	0x0021726f
20008210:	67697309 	.word	0x67697309
20008214:	7574616e 	.word	0x7574616e
20008218:	203a6572 	.word	0x203a6572
2000821c:	0a0d6425 	.word	0x0a0d6425
20008220:	00000000 	.word	0x00000000
20008224:	203a7809 	.word	0x203a7809
20008228:	0a0d6425 	.word	0x0a0d6425
2000822c:	00000000 	.word	0x00000000
20008230:	203a7909 	.word	0x203a7909
20008234:	0a0d6425 	.word	0x0a0d6425
20008238:	00000000 	.word	0x00000000
2000823c:	203a7709 	.word	0x203a7709
20008240:	0a0d6425 	.word	0x0a0d6425
20008244:	00000000 	.word	0x00000000
20008248:	203a6809 	.word	0x203a6809
2000824c:	0a0d6425 	.word	0x0a0d6425
20008250:	00000000 	.word	0x00000000
20008254:	676e6109 	.word	0x676e6109
20008258:	203a656c 	.word	0x203a656c
2000825c:	0a0d6425 	.word	0x0a0d6425
20008260:	00000000 	.word	0x00000000
20008264:	70616548 	.word	0x70616548
20008268:	646e6120 	.word	0x646e6120
2000826c:	61747320 	.word	0x61747320
20008270:	63206b63 	.word	0x63206b63
20008274:	696c6c6f 	.word	0x696c6c6f
20008278:	6e6f6973 	.word	0x6e6f6973
2000827c:	0000000a 	.word	0x0000000a

20008280 <C.18.2576>:
20008280:	00000001 00000002 00000004 00000001     ................

20008290 <_global_impure_ptr>:
20008290:	20008528 00000043 0000000a              (.. C.......

2000829c <blanks.3577>:
2000829c:	20202020 20202020 20202020 20202020                     

200082ac <zeroes.3578>:
200082ac:	30303030 30303030 30303030 30303030     0000000000000000
200082bc:	33323130 37363534 42413938 46454443     0123456789ABCDEF
200082cc:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
200082dc:	006e616e 33323130 37363534 62613938     nan.0123456789ab
200082ec:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
200082fc:	00000030 69666e49 7974696e 00000000     0...Infinity....
2000830c:	004e614e                                NaN.

20008310 <__sf_fake_stdin>:
	...

20008330 <__sf_fake_stdout>:
	...

20008350 <__sf_fake_stderr>:
	...

20008370 <charset>:
20008370:	200083a8                                ... 

20008374 <lconv>:
20008374:	200083a4 200082cc 200082cc 200082cc     ... ... ... ... 
20008384:	200082cc 200082cc 200082cc 200082cc     ... ... ... ... 
20008394:	200082cc 200082cc ffffffff ffffffff     ... ... ........
200083a4:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
200083b4:	00000000                                ....

200083b8 <__mprec_tens>:
200083b8:	00000000 3ff00000 00000000 40240000     .......?......$@
200083c8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
200083d8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
200083e8:	00000000 412e8480 00000000 416312d0     .......A......cA
200083f8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
20008408:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
20008418:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
20008428:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
20008438:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
20008448:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
20008458:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
20008468:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
20008478:	79d99db4 44ea7843                       ...yCx.D

20008480 <p05.2463>:
20008480:	00000005 00000019 0000007d 00000000     ........}.......

20008490 <__mprec_bigtens>:
20008490:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
200084a0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
200084b0:	7f73bf3c 75154fdd                       <.s..O.u

200084b8 <__mprec_tinytens>:
200084b8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
200084c8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
200084d8:	64ac6f43 0ac80628                       Co.d(...

200084e0 <_init>:
200084e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200084e2:	bf00      	nop
200084e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
200084e6:	bc08      	pop	{r3}
200084e8:	469e      	mov	lr, r3
200084ea:	4770      	bx	lr

200084ec <_fini>:
200084ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200084ee:	bf00      	nop
200084f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
200084f2:	bc08      	pop	{r3}
200084f4:	469e      	mov	lr, r3
200084f6:	4770      	bx	lr

200084f8 <__frame_dummy_init_array_entry>:
200084f8:	0485 2000                                   ... 

200084fc <__do_global_dtors_aux_fini_array_entry>:
200084fc:	0471 2000                                   q.. 
