

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_46_3'
================================================================
* Date:           Mon Jan 26 21:02:59 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.385 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_3  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [top.cpp:46]   --->   Operation 6 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln61_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln61"   --->   Operation 8 'read' 'zext_ln61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln46 = store i7 0, i7 %j_1" [top.cpp:46]   --->   Operation 9 'store' 'store_ln46' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = load i7 %j_1" [top.cpp:46]   --->   Operation 12 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.89ns)   --->   "%icmp_ln46 = icmp_eq  i7 %j, i7 64" [top.cpp:46]   --->   Operation 13 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.89ns)   --->   "%add_ln46 = add i7 %j, i7 1" [top.cpp:46]   --->   Operation 14 'add' 'add_ln46' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.body9.split, void %for.end16.exitStub" [top.cpp:46]   --->   Operation 15 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i7 %j" [top.cpp:49]   --->   Operation 16 'zext' 'zext_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.98ns)   --->   "%add_ln49_2 = add i14 %zext_ln61_read, i14 %zext_ln49" [top.cpp:49]   --->   Operation 17 'add' 'add_ln49_2' <Predicate = (!icmp_ln46)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i14 %add_ln49_2" [top.cpp:49]   --->   Operation 18 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i24 %A, i64 0, i64 %zext_ln49_1" [top.cpp:49]   --->   Operation 19 'getelementptr' 'A_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.35ns)   --->   "%A_load = load i14 %A_addr" [top.cpp:49]   --->   Operation 20 'load' 'A_load' <Predicate = (!icmp_ln46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln46 = store i7 %add_ln46, i7 %j_1" [top.cpp:46]   --->   Operation 21 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.48>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_load4 = load i24 %empty"   --->   Operation 40 'load' 'p_load4' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load4"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.38>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:49]   --->   Operation 22 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:48]   --->   Operation 23 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:46]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [top.cpp:46]   --->   Operation 25 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i24 %p_load" [top.cpp:49]   --->   Operation 26 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_load = load i14 %A_addr" [top.cpp:49]   --->   Operation 27 'load' 'A_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i24 %A_load" [top.cpp:49]   --->   Operation 28 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.10ns)   --->   "%add_ln49 = add i24 %A_load, i24 %p_load" [top.cpp:49]   --->   Operation 29 'add' 'add_ln49' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.10ns)   --->   "%add_ln49_1 = add i25 %sext_ln49_1, i25 %sext_ln49" [top.cpp:49]   --->   Operation 30 'add' 'add_ln49_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln49_1, i32 24" [top.cpp:49]   --->   Operation 31 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln49, i32 23" [top.cpp:49]   --->   Operation 32 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%xor_ln49 = xor i1 %tmp_1, i1 1" [top.cpp:49]   --->   Operation 33 'xor' 'xor_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%and_ln49 = and i1 %tmp_12, i1 %xor_ln49" [top.cpp:49]   --->   Operation 34 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%xor_ln49_1 = xor i1 %tmp_1, i1 %tmp_12" [top.cpp:49]   --->   Operation 35 'xor' 'xor_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%select_ln49 = select i1 %and_ln49, i24 8388607, i24 8388608" [top.cpp:49]   --->   Operation 36 'select' 'select_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln49_1 = select i1 %xor_ln49_1, i24 %select_ln49, i24 %add_ln49" [top.cpp:49]   --->   Operation 37 'select' 'select_ln49_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.48ns)   --->   "%store_ln49 = store i24 %select_ln49_1, i24 %empty" [top.cpp:49]   --->   Operation 38 'store' 'store_ln49' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.body9" [top.cpp:46]   --->   Operation 39 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.830ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln46', top.cpp:46) of constant 0 on local variable 'j', top.cpp:46 [8]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:46) on local variable 'j', top.cpp:46 [12]  (0.000 ns)
	'add' operation 14 bit ('add_ln49_2', top.cpp:49) [19]  (0.989 ns)
	'getelementptr' operation 14 bit ('A_addr', top.cpp:49) [21]  (0.000 ns)
	'load' operation 24 bit ('A_load', top.cpp:49) on array 'A' [26]  (1.352 ns)

 <State 2>: 3.385ns
The critical path consists of the following:
	'load' operation 24 bit ('A_load', top.cpp:49) on array 'A' [26]  (1.352 ns)
	'add' operation 24 bit ('add_ln49', top.cpp:49) [28]  (1.110 ns)
	'select' operation 24 bit ('select_ln49_1', top.cpp:49) [36]  (0.435 ns)
	'store' operation 0 bit ('store_ln49', top.cpp:49) of variable 'select_ln49_1', top.cpp:49 on local variable 'empty' [38]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
