

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_volta_islip.icnt # Interconnection network config file
-inct_in_buffer_limit                   64 # in_buffer_limit
-inct_out_buffer_limit                   64 # out_buffer_limit
-inct_subnets                           2 # subnets
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-l1_latency                            28 # L1 Hit Latency
-smem_latency                          19 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      40 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-adaptive_volta_cache_config                    1 # adaptive_volta_cache_config
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-mem_unit_ports                         4 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-sub_core_model                         1 # Sub Core Volta/Pascal model (default = off)
-enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-perf_sim_memcpy                        1 # Fill the L2 cache on memcpy
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:L,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dual_bus_interface                     1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-Seperate_Write_Queue_Enable                    0 # Seperate_Write_Queue_Enable
-Write_Queue_Size                32:28:16 # Write_Queue_Size
-Elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx1080Ti_to_volta.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1455.0:1455.0:1455.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1455000000.000000:1455000000.000000:1455000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000068728522337:0.00000000068728522337:0.00000000068728522337:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 40
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14  15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35  36  37  38  39
GPGPU-Sim uArch:   40  41  42  43  44  45  46  47  48  49
GPGPU-Sim uArch:   50  51  52  53  54  55  56  57  58  59
GPGPU-Sim uArch:   60  61  62  63  64  65  66  67  68  69
GPGPU-Sim uArch:   70  71  72  73  74  75  76  77  78  79
GPGPU-Sim uArch:   80  81  82  83  84  85  86  87  88  89
GPGPU-Sim uArch:   90  91  92  93  94  95  96  97  98  99
GPGPU-Sim uArch:  100 101 102 103
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 40
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14  15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35  36  37  38  39
GPGPU-Sim uArch:   40  41  42  43  44  45  46  47  48  49
GPGPU-Sim uArch:   50  51  52  53  54  55  56  57  58  59
GPGPU-Sim uArch:   60  61  62  63  64  65  66  67  68  69
GPGPU-Sim uArch:   70  71  72  73  74  75  76  77  78  79
GPGPU-Sim uArch:   80  81  82  83  84  85  86  87  88  89
GPGPU-Sim uArch:   90  91  92  93  94  95  96  97  98  99
GPGPU-Sim uArch:  100 101 102 103
165296b46eae36f50f169035f3df9f9e  /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/bfs
Extracting PTX file and ptxas options    1: bfs.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/bfs
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/bfs
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/bfs
Running md5sum using "md5sum /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/bfs "
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/bfs
Extracting specific PTX file named bfs.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401829, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bfs.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bfs.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x4016f9, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949db0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (bfs.1.sm_30.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (bfs.1.sm_30.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (bfs.1.sm_30.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (bfs.1.sm_30.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (bfs.1.sm_30.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (bfs.1.sm_30.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949d9c..

GPGPU-Sim PTX: cudaLaunch for 0x0x401829 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (bfs.1.sm_30.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (bfs.1.sm_30.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (bfs.1.sm_30.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (bfs.1.sm_30.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8414
gpu_sim_insn = 19006348
gpu_ipc =    2258.8958
gpu_tot_sim_cycle = 8414
gpu_tot_sim_insn = 19006348
gpu_tot_ipc =    2258.8958
gpu_tot_issued_cta = 1954
gpu_occupancy = 96.7140% 
gpu_tot_occupancy = 96.7140% 
max_total_param_size = 0
gpu_stall_dramfull = 1104
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7539
partiton_level_parallism_total  =       3.7539
partiton_level_parallism_util =       6.9387
partiton_level_parallism_util_total  =       6.9387
L2_BW  =     179.2234 GB/Sec
L2_BW_total  =     179.2234 GB/Sec
gpu_total_sim_rate=190063

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 343903
	L1I_total_cache_misses = 11521
	L1I_total_cache_miss_rate = 0.0335
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 72746
L1D_cache:
	L1D_cache_core[0]: Access = 824, Miss = 812, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 816, Miss = 816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 848, Miss = 848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 816, Miss = 816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 832, Miss = 832, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 786, Miss = 786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 816, Miss = 816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31274
	L1D_total_cache_misses = 31262
	L1D_total_cache_miss_rate = 0.9996
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 218848
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0234
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23437
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 213728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 332382
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11521
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 72746
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31267
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 218848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 343903

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 72746
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
162, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 
gpgpu_n_tot_thrd_icount = 20008896
gpgpu_n_tot_w_icount = 625278
gpgpu_n_stall_shd_mem = 125340
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31257
gpgpu_n_mem_write_global = 7
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 1000017
gpgpu_n_store_insn = 7
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7003136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:721168	W0_Idle:491545	W0_Scoreboard:736081	W1:82	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:625196
single_issue_nums: WS0:156384	WS1:156302	WS2:156296	WS3:156296	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 250056 {8:31257,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 280 {40:7,}
traffic_breakdown_coretomem[INST_ACC_R] = 1928 {8:241,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1250280 {40:31257,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 56 {8:7,}
traffic_breakdown_memtocore[INST_ACC_R] = 38560 {40:964,}
maxmflatency = 507 
max_icnt2mem_latency = 340 
maxmrqlatency = 134 
max_icnt2sh_latency = 48 
averagemflatency = 293 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 9 
mrq_lat_table:2838 	7023 	6650 	7269 	5853 	1446 	190 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12 	31412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	129 	21318 	9124 	850 	70 	93 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	13814 	15937 	1603 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0        40         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      3194      5596      5928      5911      6656      6885      7856      7928      2176      1983      2207      2075      3518      3549      4562      4492 
dram[1]:      3303      5540      5937      5886      6664      6890      7921      7881      2008      1991      1984      2051      3516      3552      4508      4437 
dram[2]:      5535      5483      5731      5937      6658      6885      7597      7965      2049      2031      2089      2147      3518      3515      4497      4578 
dram[3]:      5483      5495      5738      5899      6664      6878      7590      7970      2060      2043      2032      2104      3525      3522      4513      4585 
dram[4]:      5514      5452      5759      5942      6810      6798      7666      7657      2092      2077      2135      2193      3491      3528      4502      4591 
dram[5]:      5523      5439      5766      5898      6817      6806      7661      7666      2101      2085      2073      2145      3542      3491      4453      4603 
dram[6]:      5322      5367      5692      5945      6952      6926      7688      7570      2003      1984      2043      2091      3528      3530      4508      4566 
dram[7]:      5387      5329      5692      5892      6961      6947      7666      7578      2014      1996      1990      2056      3542      3518      4514      4581 
dram[8]:      5581      5458      5868      5949      6659      6969      7746      7779      1971      1990      2079      2055      3532      3525      4530      4581 
dram[9]:      5588      5464      5875      5896      6644      6979      7755      7798      1983      2003      1996      1976      3540      3534      4490      4562 
dram[10]:      5560      5406      5802      5598      6652      6955      7678      7676      1972      1991      2099      2029      3516      3547      4557      4595 
dram[11]:      5545      5336      5807      5605      6670      6938      7678      7674      1984      2000      2051      1978      3504      3554      4502      4603 
dram[12]:      5576      5560      5810      5954      6740      6757      7856      7657      1995      2014      2140      2051      3511      3542      4544      4615 
dram[13]:      5586      5511      5807      5903      6748      6717      7893      7662      2007      2022      2091      1995      3518      3525      4473      4621 
dram[14]:      5463      5581      5841      5956      6769      6942      7905      7712      2002      1996      2101      2079      3520      3534      4579      4573 
dram[15]:      5459      5589      5850      5904      6774      6950      7916      7715      2015      2012      2002      2003      3492      3542      4586      4554 
dram[16]:      5569      5630      5908      5607      6781      6961      7923      7633      1967      1988      2079      2055      3523      3551      4544      4579 
dram[17]:      5560      5565      5918      5615      6786      6966      7911      7637      1979      1996      2012      1972      3520      3539      4554      4518 
dram[18]:      5584      5464      5939      5654      6704      6651      7757      7638      1964      1983      2109      2020      3515      3534      4562      4597 
dram[19]:      5545      5536      5945      5649      6711      6652      7762      7645      1966      1993      2065      1967      3508      3539      4562      4545 
dram[20]:      5600      5351      5925      5713      6639      6899      7572      7953      2044      2061      2157      2101      3540      3544      4478      4497 
dram[21]:      5545      5358      5932      5733      6646      6966      7566      7958      2053      2070      2109      2043      3508      3501      4485      4496 
dram[22]:      5589      5494      5940      5726      6902      6954      7614      7703      1976      1995      2084      2060      3528      3530      4490      4564 
dram[23]:      5531      5427      5949      5708      6916      6962      7620      7666      1984      2002      2015      1979      3477      3534      4441      4585 
dram[24]:      5603      5560      5511      6029      6825      6973      7775      7933      1972      1991      2082      2029      3532      3540      4585      4579 
dram[25]:      5612      5572      5506      6038      6832      6914      7784      7881      1983      2000      2038      1976      3515      3530      4591      4586 
dram[26]:      5464      5495      5607      6045      6943      6753      7912      7950      2019      2039      2135      2079      3530      3534      4455      4545 
dram[27]:      5475      5459      5577      6053      6971      6752      7876      7960      2031      2048      2087      2020      3518      3549      4466      4542 
dram[28]:      5577      5446      5935      6062      6616      6695      7714      7645      2061      2077      2169      2118      3540      3554      4567      4586 
dram[29]:      5536      5184      5940      6069      6622      6700      7693      7656      2068      2085      2125      2056      3547      3549      4574      4598 
dram[30]:      5583      5607      5939      5731      6868      6748      7810      7674      1978      1996      2080      2034      3558      3546      4561      4574 
dram[31]:      5588      5598      5891      5743      6873      6759      7815      7656      1990      2003      2043      1983      3564      3510      4569      4583 
average row accesses per activate:
dram[0]: 15.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 36.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 50.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 21.666666 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 31270/519 = 60.250481
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        75        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[1]:        72        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        56        48        56        56        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        56        48        56        56        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        50        48        56        56        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        48        48        56        56        65        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
total dram reads = 31270
bank skew: 75/48 = 1.56
chip skew: 987/976 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        982       289       284       289       285       284       291       290       455       289       360       297       290       297       296       291
dram[1]:        271       283       286       284       287       285       299       284       293       297       305       305       289       298       292       290
dram[2]:        309       289       285       288       284       286       293       299       286       289       291       293       290       291       298       292
dram[3]:        300       289       288       284       284       283       290       300       287       289       289       291       292       291       303       290
dram[4]:        289       288       284       283       286       287       290       289       285       289       298       296       285       291       289       290
dram[5]:        294       286       285       288       283       288       287       299       285       290       290       290       290       291       284       292
dram[6]:        291       291       291       287       287       287       287       287       290       288       291       295       291       290       292       293
dram[7]:        289       283       285       284       286       284       285       289       294       296       288       300       292       287       295       295
dram[8]:        294       292       288       287       284       284       287       290       307       321       304       320       291       296       293       293
dram[9]:        298       288       291       291       284       291       285       297       314       323       307       314       295       294       287       287
dram[10]:        299       291       291       289       285       287       308       286       286       286       291       294       288       292       290       298
dram[11]:        296       291       287       289       285       284       314       284       286       286       287       283       287       293       293       298
dram[12]:        299       299       284       283       284       288       297       292       287       286       293       290       283       295       299       305
dram[13]:        299       291       283       282       283       283       305       291       287       287       288       293       287       288       291       308
dram[14]:        292       301       284       289       284       283       290       288       321       313       307       322       289       289       294       296
dram[15]:        288       306       284       286       285       284       289       285       328       321       305       315       287       290       293       294
dram[16]:        287       297       285       292       284       289       292       289       295       305       294       315       293       296       298       288
dram[17]:        291       285       282       285       283       290       300       291       300       308       293       315       290       298       297       285
dram[18]:        289       298       286       293       284       287       286       286       285       285       319       291       292       297       296       298
dram[19]:        286       312       287       288       286       286       287       286       285       285       284       296       296       294       298       288
dram[20]:        300       287       283       288       289       283       290       309       287       290       294       297       289       296       291       291
dram[21]:        285       289       283       293       288       293       285       305       289       293       289       299       287       301       291       296
dram[22]:        291       290       284       293       288       286       289       299       295       301       296       312       298       299       292       315
dram[23]:        289       290       283       289       293       291       289       288       295       306       297       308       294       300       287       328
dram[24]:        293       291       290       288       285       292       285       286       291       299       294       308       288       290       291       304
dram[25]:        293       297       290       287       285       282       289       286       295       303       295       306       287       285       298       305
dram[26]:        291       289       293       284       289       286       298       293       288       291       292       290       289       291       284       315
dram[27]:        289       291       287       283       293       283       288       299       287       291       290       292       287       297       288       314
dram[28]:        300       293       284       284       290       288       285       291       289       291       292       296       292       295       297       308
dram[29]:        287       286       284       282       289       286       282       291       289       297       293       296       295       293       297       315
dram[30]:        305       289       296       291       282       286       286       290       290       295       295       302       297       289       287       292
dram[31]:        311       290       287       291       286       287       289       286       291       300       287       308       300       290       286       295
maximum mf latency per bank:
dram[0]:        375       324       309       315       308       309       325       320       491       312       507       366       327       337       333       342
dram[1]:        349       303       314       322       313       308       336       309       314       324       460       408       320       334       322       321
dram[2]:        363       314       316       312       312       313       323       352       312       313       342       338       330       315       334       319
dram[3]:        344       319       325       331       310       306       319       354       313       311       347       351       330       314       358       317
dram[4]:        317       308       302       311       337       333       311       320       312       309       343       332       314       316       313       316
dram[5]:        336       307       306       327       336       336       305       346       313       311       331       332       337       327       307       315
dram[6]:        331       323       340       309       325       327       322       321       310       304       355       371       331       315       334       320
dram[7]:        315       305       311       309       324       326       304       322       313       321       336       379       336       308       335       331
dram[8]:        319       314       309       310       332       317       311       319       326       343       389       444       332       339       349       329
dram[9]:        331       313       314       335       313       335       309       337       335       374       388       442       342       332       337       326
dram[10]:        336       334       314       376       317       330       358       316       306       314       336       330       326       335       315       335
dram[11]:        329       332       315       355       319       323       355       310       312       317       309       302       323       332       332       348
dram[12]:        339       343       325       309       310       322       357       339       310       314       327       310       315       319       354       365
dram[13]:        330       322       316       312       307       309       341       333       312       317       313       310       318       305       337       363
dram[14]:        312       342       302       322       304       320       317       307       347       339       385       449       316       323       320       336
dram[15]:        313       361       304       331       305       323       321       303       357       346       375       436       330       319       317       326
dram[16]:        317       340       313       315       302       323       319       304       315       323       371       432       329       321       342       322
dram[17]:        316       306       316       316       303       325       312       321       319       329       358       442       319       336       327       311
dram[18]:        324       333       309       358       312       326       302       308       304       313       383       316       321       348       347       365
dram[19]:        305       343       308       342       328       332       301       304       301       317       311       332       325       336       347       331
dram[20]:        346       312       320       336       345       315       320       375       308       317       333       342       319       334       320       345
dram[21]:        315       312       323       344       336       328       305       368       311       317       314       338       308       349       319       334
dram[22]:        314       316       319       332       317       316       314       353       313       323       384       425       322       352       341       385
dram[23]:        318       319       316       330       325       328       315       333       321       331       378       423       341       360       321       404
dram[24]:        339       311       318       324       303       319       302       309       307       320       363       429       330       308       333       332
dram[25]:        340       320       314       327       308       304       320       328       318       323       355       410       317       304       344       340
dram[26]:        326       316       342       317       330       329       352       330       313       317       347       346       321       321       317       385
dram[27]:        319       319       337       320       334       318       331       334       311       316       329       380       320       337       318       392
dram[28]:        352       335       331       319       324       324       318       317       310       318       330       338       342       354       335       347
dram[29]:        325       316       327       313       323       321       300       332       311       318       324       365       350       342       334       352
dram[30]:        350       312       338       333       312       342       312       315       306       318       357       391       343       313       313       333
dram[31]:        346       315       320       341       316       330       319       310       314       320       346       388       339       323       316       329
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3912 n_act=20 n_pre=4 n_ref_event=0 n_req=987 n_rd=987 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2008
n_activity=1931 dram_eff=0.5111
bk0: 75a 4751i bk1: 64a 4854i bk2: 64a 4857i bk3: 64a 4852i bk4: 64a 4852i bk5: 64a 4848i bk6: 56a 4859i bk7: 48a 4865i bk8: 48a 4857i bk9: 56a 4849i bk10: 64a 4858i bk11: 64a 4844i bk12: 64a 4854i bk13: 64a 4848i bk14: 64a 4843i bk15: 64a 4838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979737
Row_Buffer_Locality_read = 0.979737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.385733
Bank_Level_Parallism_Col = 1.383356
Bank_Level_Parallism_Ready = 1.099291
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.383356 

BW Util details:
bwutil = 0.200814 
total_CMD = 4915 
util_bw = 987 
Wasted_Col = 491 
Wasted_Row = 36 
Idle = 3401 

BW Util Bottlenecks: 
RCDc_limit = 175 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 356 
rwq = 0 
CCDLc_limit_alone = 356 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3912 
Read = 987 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 987 
total_req = 987 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 987 
Row_Bus_Util =  0.004883 
CoL_Bus_Util = 0.200814 
Either_Row_CoL_Bus_Util = 0.204069 
Issued_on_Two_Bus_Simul_Util = 0.001628 
issued_two_Eff = 0.007976 
queue_avg = 1.130010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.13001
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3923 n_act=17 n_pre=1 n_ref_event=0 n_req=984 n_rd=984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2002
n_activity=1787 dram_eff=0.5506
bk0: 72a 4823i bk1: 64a 4853i bk2: 64a 4853i bk3: 64a 4848i bk4: 64a 4854i bk5: 64a 4844i bk6: 56a 4849i bk7: 48a 4861i bk8: 48a 4855i bk9: 56a 4837i bk10: 64a 4841i bk11: 64a 4776i bk12: 64a 4853i bk13: 64a 4859i bk14: 64a 4845i bk15: 64a 4844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982724
Row_Buffer_Locality_read = 0.982724
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.518545
Bank_Level_Parallism_Col = 1.507538
Bank_Level_Parallism_Ready = 1.167683
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.507538 

BW Util details:
bwutil = 0.200203 
total_CMD = 4915 
util_bw = 984 
Wasted_Col = 416 
Wasted_Row = 2 
Idle = 3513 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 339 
rwq = 0 
CCDLc_limit_alone = 339 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3923 
Read = 984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 984 
total_req = 984 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 984 
Row_Bus_Util =  0.003662 
CoL_Bus_Util = 0.200203 
Either_Row_CoL_Bus_Util = 0.201831 
Issued_on_Two_Bus_Simul_Util = 0.002035 
issued_two_Eff = 0.010081 
queue_avg = 1.157681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.15768
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3930 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1739 dram_eff=0.5612
bk0: 64a 4843i bk1: 64a 4846i bk2: 64a 4855i bk3: 64a 4846i bk4: 64a 4847i bk5: 64a 4851i bk6: 56a 4854i bk7: 48a 4857i bk8: 48a 4861i bk9: 56a 4851i bk10: 64a 4850i bk11: 64a 4847i bk12: 64a 4857i bk13: 64a 4853i bk14: 64a 4850i bk15: 64a 4842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.412676
Bank_Level_Parallism_Col = 1.407643
Bank_Level_Parallism_Ready = 1.074795
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.407643 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 444 
Wasted_Row = 0 
Idle = 3495 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 356 
rwq = 0 
CCDLc_limit_alone = 356 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3930 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200407 
Issued_on_Two_Bus_Simul_Util = 0.001424 
issued_two_Eff = 0.007107 
queue_avg = 1.038250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.03825
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3930 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1719 dram_eff=0.5678
bk0: 64a 4852i bk1: 64a 4852i bk2: 64a 4849i bk3: 64a 4846i bk4: 64a 4849i bk5: 64a 4851i bk6: 56a 4851i bk7: 48a 4855i bk8: 48a 4858i bk9: 56a 4845i bk10: 64a 4836i bk11: 64a 4816i bk12: 64a 4858i bk13: 64a 4867i bk14: 64a 4851i bk15: 64a 4841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.449183
Bank_Level_Parallism_Col = 1.443255
Bank_Level_Parallism_Ready = 1.105533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.443255 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 431 
Wasted_Row = 0 
Idle = 3508 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 355 
rwq = 0 
CCDLc_limit_alone = 355 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3930 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200407 
Issued_on_Two_Bus_Simul_Util = 0.001424 
issued_two_Eff = 0.007107 
queue_avg = 0.998983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.998983
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3929 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1797 dram_eff=0.5431
bk0: 64a 4851i bk1: 64a 4846i bk2: 64a 4847i bk3: 64a 4849i bk4: 64a 4851i bk5: 64a 4828i bk6: 56a 4859i bk7: 48a 4864i bk8: 48a 4863i bk9: 56a 4850i bk10: 64a 4850i bk11: 64a 4844i bk12: 64a 4859i bk13: 64a 4851i bk14: 64a 4853i bk15: 64a 4841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407563
Bank_Level_Parallism_Col = 1.403237
Bank_Level_Parallism_Ready = 1.113729
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.403237 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 452 
Wasted_Row = 0 
Idle = 3487 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 361 
rwq = 0 
CCDLc_limit_alone = 361 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3929 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200610 
Issued_on_Two_Bus_Simul_Util = 0.001221 
issued_two_Eff = 0.006085 
queue_avg = 0.959715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.959715
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3928 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1791 dram_eff=0.5449
bk0: 64a 4849i bk1: 64a 4851i bk2: 64a 4857i bk3: 64a 4853i bk4: 64a 4856i bk5: 64a 4852i bk6: 56a 4857i bk7: 48a 4852i bk8: 48a 4859i bk9: 56a 4846i bk10: 64a 4839i bk11: 64a 4815i bk12: 64a 4849i bk13: 64a 4854i bk14: 64a 4859i bk15: 64a 4843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.463150
Bank_Level_Parallism_Col = 1.460029
Bank_Level_Parallism_Ready = 1.148566
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.460029 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 408 
Wasted_Row = 0 
Idle = 3531 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 328 
rwq = 0 
CCDLc_limit_alone = 328 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3928 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200814 
Issued_on_Two_Bus_Simul_Util = 0.001017 
issued_two_Eff = 0.005066 
queue_avg = 0.860631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.860631
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3931 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1857 dram_eff=0.5256
bk0: 64a 4853i bk1: 64a 4847i bk2: 64a 4847i bk3: 64a 4848i bk4: 64a 4849i bk5: 64a 4853i bk6: 56a 4868i bk7: 48a 4870i bk8: 48a 4861i bk9: 56a 4848i bk10: 64a 4840i bk11: 64a 4844i bk12: 64a 4862i bk13: 64a 4845i bk14: 64a 4862i bk15: 64a 4853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.361496
Bank_Level_Parallism_Col = 1.354659
Bank_Level_Parallism_Ready = 1.105533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.354659 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 468 
Wasted_Row = 0 
Idle = 3471 

BW Util Bottlenecks: 
RCDc_limit = 121 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 383 
rwq = 0 
CCDLc_limit_alone = 383 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3931 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200203 
Issued_on_Two_Bus_Simul_Util = 0.001628 
issued_two_Eff = 0.008130 
queue_avg = 1.019735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.01974
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3930 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1864 dram_eff=0.5236
bk0: 64a 4854i bk1: 64a 4858i bk2: 64a 4845i bk3: 64a 4852i bk4: 64a 4849i bk5: 64a 4844i bk6: 56a 4858i bk7: 48a 4866i bk8: 48a 4860i bk9: 56a 4839i bk10: 64a 4842i bk11: 64a 4794i bk12: 64a 4858i bk13: 64a 4846i bk14: 64a 4848i bk15: 64a 4843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467237
Bank_Level_Parallism_Col = 1.463135
Bank_Level_Parallism_Ready = 1.160861
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.463135 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 428 
Wasted_Row = 0 
Idle = 3511 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 352 
rwq = 0 
CCDLc_limit_alone = 352 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3930 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200407 
Issued_on_Two_Bus_Simul_Util = 0.001424 
issued_two_Eff = 0.007107 
queue_avg = 0.909664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.909664
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3926 n_act=16 n_pre=0 n_ref_event=0 n_req=984 n_rd=984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2002
n_activity=1859 dram_eff=0.5293
bk0: 64a 4844i bk1: 64a 4850i bk2: 64a 4861i bk3: 64a 4852i bk4: 64a 4857i bk5: 64a 4851i bk6: 56a 4871i bk7: 48a 4872i bk8: 56a 4848i bk9: 56a 4848i bk10: 64a 4837i bk11: 64a 4802i bk12: 64a 4845i bk13: 64a 4846i bk14: 64a 4846i bk15: 64a 4837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983740
Row_Buffer_Locality_read = 0.983740
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.392688
Bank_Level_Parallism_Col = 1.385608
Bank_Level_Parallism_Ready = 1.114837
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.385608 

BW Util details:
bwutil = 0.200203 
total_CMD = 4915 
util_bw = 984 
Wasted_Col = 493 
Wasted_Row = 0 
Idle = 3438 

BW Util Bottlenecks: 
RCDc_limit = 114 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 416 
rwq = 0 
CCDLc_limit_alone = 416 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3926 
Read = 984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 984 
total_req = 984 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 984 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.200203 
Either_Row_CoL_Bus_Util = 0.201221 
Issued_on_Two_Bus_Simul_Util = 0.002238 
issued_two_Eff = 0.011122 
queue_avg = 1.238861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.23886
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3925 n_act=16 n_pre=0 n_ref_event=0 n_req=984 n_rd=984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2002
n_activity=1812 dram_eff=0.543
bk0: 64a 4845i bk1: 64a 4846i bk2: 64a 4853i bk3: 64a 4842i bk4: 64a 4849i bk5: 64a 4850i bk6: 56a 4875i bk7: 48a 4868i bk8: 56a 4857i bk9: 56a 4846i bk10: 64a 4805i bk11: 64a 4743i bk12: 64a 4854i bk13: 64a 4849i bk14: 64a 4856i bk15: 64a 4859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983740
Row_Buffer_Locality_read = 0.983740
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498943
Bank_Level_Parallism_Col = 1.492928
Bank_Level_Parallism_Ready = 1.234756
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.492928 

BW Util details:
bwutil = 0.200203 
total_CMD = 4915 
util_bw = 984 
Wasted_Col = 435 
Wasted_Row = 0 
Idle = 3496 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 371 
rwq = 0 
CCDLc_limit_alone = 371 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3925 
Read = 984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 984 
total_req = 984 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 984 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.200203 
Either_Row_CoL_Bus_Util = 0.201424 
Issued_on_Two_Bus_Simul_Util = 0.002035 
issued_two_Eff = 0.010101 
queue_avg = 1.252085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.25209
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3928 n_act=16 n_pre=0 n_ref_event=0 n_req=978 n_rd=978 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.199
n_activity=1797 dram_eff=0.5442
bk0: 64a 4844i bk1: 64a 4843i bk2: 64a 4852i bk3: 64a 4845i bk4: 64a 4858i bk5: 64a 4852i bk6: 50a 4865i bk7: 48a 4865i bk8: 56a 4852i bk9: 56a 4850i bk10: 64a 4850i bk11: 64a 4843i bk12: 64a 4856i bk13: 64a 4852i bk14: 64a 4855i bk15: 64a 4847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983640
Row_Buffer_Locality_read = 0.983640
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387997
Bank_Level_Parallism_Col = 1.382188
Bank_Level_Parallism_Ready = 1.074642
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.382188 

BW Util details:
bwutil = 0.198983 
total_CMD = 4915 
util_bw = 978 
Wasted_Col = 455 
Wasted_Row = 0 
Idle = 3482 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 372 
rwq = 0 
CCDLc_limit_alone = 372 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3928 
Read = 978 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 978 
total_req = 978 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 978 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198983 
Either_Row_CoL_Bus_Util = 0.200814 
Issued_on_Two_Bus_Simul_Util = 0.001424 
issued_two_Eff = 0.007092 
queue_avg = 1.083215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.08321
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3930 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1824 dram_eff=0.5351
bk0: 64a 4848i bk1: 64a 4854i bk2: 64a 4854i bk3: 64a 4845i bk4: 64a 4850i bk5: 64a 4853i bk6: 48a 4862i bk7: 48a 4859i bk8: 56a 4856i bk9: 56a 4848i bk10: 64a 4850i bk11: 64a 4849i bk12: 64a 4857i bk13: 64a 4851i bk14: 64a 4847i bk15: 64a 4858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.391825
Bank_Level_Parallism_Col = 1.385704
Bank_Level_Parallism_Ready = 1.096311
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.385704 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 443 
Wasted_Row = 0 
Idle = 3496 

BW Util Bottlenecks: 
RCDc_limit = 115 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 374 
rwq = 0 
CCDLc_limit_alone = 374 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3930 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200407 
Issued_on_Two_Bus_Simul_Util = 0.001424 
issued_two_Eff = 0.007107 
queue_avg = 0.907019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.907019
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3934 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1803 dram_eff=0.5413
bk0: 64a 4846i bk1: 64a 4840i bk2: 64a 4851i bk3: 64a 4851i bk4: 64a 4850i bk5: 64a 4857i bk6: 48a 4865i bk7: 48a 4862i bk8: 56a 4853i bk9: 56a 4849i bk10: 64a 4851i bk11: 64a 4848i bk12: 64a 4849i bk13: 64a 4841i bk14: 64a 4845i bk15: 64a 4847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.379287
Bank_Level_Parallism_Col = 1.371134
Bank_Level_Parallism_Ready = 1.071721
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.371134 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 482 
Wasted_Row = 0 
Idle = 3457 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 419 
rwq = 0 
CCDLc_limit_alone = 419 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3934 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.199593 
Issued_on_Two_Bus_Simul_Util = 0.002238 
issued_two_Eff = 0.011213 
queue_avg = 1.019532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.01953
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3930 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1860 dram_eff=0.5247
bk0: 64a 4844i bk1: 64a 4842i bk2: 64a 4854i bk3: 64a 4850i bk4: 64a 4854i bk5: 64a 4855i bk6: 48a 4861i bk7: 48a 4861i bk8: 56a 4856i bk9: 56a 4848i bk10: 64a 4839i bk11: 64a 4841i bk12: 64a 4843i bk13: 64a 4843i bk14: 64a 4825i bk15: 64a 4842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.422253
Bank_Level_Parallism_Col = 1.419041
Bank_Level_Parallism_Ready = 1.110656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419041 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 471 
Wasted_Row = 0 
Idle = 3468 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 376 
rwq = 0 
CCDLc_limit_alone = 376 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3930 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200407 
Issued_on_Two_Bus_Simul_Util = 0.001424 
issued_two_Eff = 0.007107 
queue_avg = 0.910275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.910275
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3932 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1753 dram_eff=0.5568
bk0: 64a 4849i bk1: 64a 4849i bk2: 64a 4855i bk3: 64a 4844i bk4: 64a 4852i bk5: 64a 4848i bk6: 48a 4860i bk7: 48a 4858i bk8: 56a 4861i bk9: 56a 4855i bk10: 64a 4829i bk11: 64a 4825i bk12: 64a 4850i bk13: 64a 4843i bk14: 64a 4850i bk15: 64a 4848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.454027
Bank_Level_Parallism_Col = 1.447783
Bank_Level_Parallism_Ready = 1.087090
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.447783 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 427 
Wasted_Row = 0 
Idle = 3512 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 358 
rwq = 0 
CCDLc_limit_alone = 358 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3932 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200000 
Issued_on_Two_Bus_Simul_Util = 0.001831 
issued_two_Eff = 0.009156 
queue_avg = 1.093998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=1.094
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3927 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1758 dram_eff=0.5552
bk0: 64a 4854i bk1: 64a 4847i bk2: 64a 4853i bk3: 64a 4840i bk4: 64a 4862i bk5: 64a 4852i bk6: 48a 4864i bk7: 48a 4866i bk8: 56a 4851i bk9: 56a 4844i bk10: 64a 4869i bk11: 64a 4858i bk12: 64a 4859i bk13: 64a 4859i bk14: 64a 4851i bk15: 64a 4850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.374734
Bank_Level_Parallism_Col = 1.370000
Bank_Level_Parallism_Ready = 1.088115
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.370000 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 433 
Wasted_Row = 0 
Idle = 3506 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 342 
rwq = 0 
CCDLc_limit_alone = 342 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3927 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.201017 
Issued_on_Two_Bus_Simul_Util = 0.000814 
issued_two_Eff = 0.004049 
queue_avg = 1.070600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=1.0706
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3934 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1778 dram_eff=0.5489
bk0: 64a 4845i bk1: 64a 4841i bk2: 64a 4846i bk3: 64a 4840i bk4: 64a 4856i bk5: 64a 4847i bk6: 48a 4865i bk7: 48a 4860i bk8: 56a 4859i bk9: 56a 4851i bk10: 64a 4848i bk11: 64a 4828i bk12: 64a 4851i bk13: 64a 4843i bk14: 64a 4846i bk15: 64a 4843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.434478
Bank_Level_Parallism_Col = 1.428270
Bank_Level_Parallism_Ready = 1.112705
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.428270 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 451 
Wasted_Row = 0 
Idle = 3488 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 391 
rwq = 0 
CCDLc_limit_alone = 391 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3934 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.199593 
Issued_on_Two_Bus_Simul_Util = 0.002238 
issued_two_Eff = 0.011213 
queue_avg = 1.216887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.21689
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3932 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1842 dram_eff=0.5299
bk0: 64a 4845i bk1: 64a 4845i bk2: 64a 4858i bk3: 64a 4846i bk4: 64a 4854i bk5: 64a 4849i bk6: 48a 4862i bk7: 48a 4860i bk8: 56a 4844i bk9: 56a 4836i bk10: 64a 4840i bk11: 64a 4757i bk12: 64a 4848i bk13: 64a 4840i bk14: 64a 4844i bk15: 64a 4846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495810
Bank_Level_Parallism_Col = 1.488796
Bank_Level_Parallism_Ready = 1.202869
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.488796 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 456 
Wasted_Row = 0 
Idle = 3483 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 402 
rwq = 0 
CCDLc_limit_alone = 402 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3932 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200000 
Issued_on_Two_Bus_Simul_Util = 0.001831 
issued_two_Eff = 0.009156 
queue_avg = 1.134486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.13449
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3929 n_act=18 n_pre=2 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1988
n_activity=1813 dram_eff=0.5389
bk0: 64a 4851i bk1: 64a 4853i bk2: 64a 4857i bk3: 64a 4841i bk4: 64a 4847i bk5: 64a 4845i bk6: 48a 4867i bk7: 48a 4865i bk8: 56a 4856i bk9: 56a 4847i bk10: 65a 4771i bk11: 64a 4841i bk12: 64a 4842i bk13: 64a 4827i bk14: 64a 4851i bk15: 64a 4847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981576
Row_Buffer_Locality_read = 0.981576
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.452479
Bank_Level_Parallism_Col = 1.420651
Bank_Level_Parallism_Ready = 1.100307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.420651 

BW Util details:
bwutil = 0.198779 
total_CMD = 4915 
util_bw = 977 
Wasted_Col = 472 
Wasted_Row = 3 
Idle = 3463 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 393 
rwq = 0 
CCDLc_limit_alone = 393 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3929 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 977 
Row_Bus_Util =  0.004069 
CoL_Bus_Util = 0.198779 
Either_Row_CoL_Bus_Util = 0.200610 
Issued_on_Two_Bus_Simul_Util = 0.002238 
issued_two_Eff = 0.011156 
queue_avg = 1.200814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.20081
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3931 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1797 dram_eff=0.5431
bk0: 64a 4845i bk1: 64a 4839i bk2: 64a 4854i bk3: 64a 4852i bk4: 64a 4849i bk5: 64a 4854i bk6: 48a 4866i bk7: 48a 4867i bk8: 56a 4854i bk9: 56a 4851i bk10: 64a 4852i bk11: 64a 4838i bk12: 64a 4860i bk13: 64a 4858i bk14: 64a 4848i bk15: 64a 4850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424766
Bank_Level_Parallism_Col = 1.417932
Bank_Level_Parallism_Ready = 1.076844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.417932 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 413 
Wasted_Row = 0 
Idle = 3526 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 346 
rwq = 0 
CCDLc_limit_alone = 346 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3931 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200203 
Issued_on_Two_Bus_Simul_Util = 0.001628 
issued_two_Eff = 0.008130 
queue_avg = 0.983316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.983316
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3929 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1805 dram_eff=0.5407
bk0: 64a 4849i bk1: 64a 4854i bk2: 64a 4857i bk3: 64a 4841i bk4: 64a 4837i bk5: 64a 4845i bk6: 48a 4859i bk7: 48a 4857i bk8: 56a 4857i bk9: 56a 4844i bk10: 64a 4855i bk11: 64a 4855i bk12: 64a 4851i bk13: 64a 4843i bk14: 64a 4851i bk15: 64a 4834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.415503
Bank_Level_Parallism_Col = 1.410526
Bank_Level_Parallism_Ready = 1.102459
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.410526 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 456 
Wasted_Row = 0 
Idle = 3483 

BW Util Bottlenecks: 
RCDc_limit = 121 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 375 
rwq = 0 
CCDLc_limit_alone = 375 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3929 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200610 
Issued_on_Two_Bus_Simul_Util = 0.001221 
issued_two_Eff = 0.006085 
queue_avg = 1.098474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.09847
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3932 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1846 dram_eff=0.5287
bk0: 64a 4855i bk1: 64a 4849i bk2: 64a 4850i bk3: 64a 4837i bk4: 64a 4837i bk5: 64a 4845i bk6: 48a 4873i bk7: 48a 4871i bk8: 56a 4852i bk9: 56a 4845i bk10: 64a 4851i bk11: 64a 4828i bk12: 64a 4846i bk13: 64a 4832i bk14: 64a 4850i bk15: 64a 4838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.414718
Bank_Level_Parallism_Col = 1.409530
Bank_Level_Parallism_Ready = 1.157787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.409530 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 3461 

BW Util Bottlenecks: 
RCDc_limit = 124 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 390 
rwq = 0 
CCDLc_limit_alone = 390 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3932 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200000 
Issued_on_Two_Bus_Simul_Util = 0.001831 
issued_two_Eff = 0.009156 
queue_avg = 1.085046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.08505
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3931 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1784 dram_eff=0.5471
bk0: 64a 4851i bk1: 64a 4848i bk2: 64a 4855i bk3: 64a 4841i bk4: 64a 4860i bk5: 64a 4859i bk6: 48a 4860i bk7: 48a 4864i bk8: 56a 4851i bk9: 56a 4845i bk10: 64a 4844i bk11: 64a 4782i bk12: 64a 4848i bk13: 64a 4855i bk14: 64a 4858i bk15: 64a 4844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.481936
Bank_Level_Parallism_Col = 1.475327
Bank_Level_Parallism_Ready = 1.184426
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.475327 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 408 
Wasted_Row = 0 
Idle = 3531 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 326 
rwq = 0 
CCDLc_limit_alone = 326 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3931 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200203 
Issued_on_Two_Bus_Simul_Util = 0.001628 
issued_two_Eff = 0.008130 
queue_avg = 1.116582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.11658
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3932 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1866 dram_eff=0.523
bk0: 64a 4862i bk1: 64a 4857i bk2: 64a 4859i bk3: 64a 4856i bk4: 64a 4851i bk5: 64a 4850i bk6: 48a 4862i bk7: 48a 4868i bk8: 56a 4848i bk9: 56a 4839i bk10: 64a 4816i bk11: 64a 4745i bk12: 64a 4833i bk13: 64a 4855i bk14: 64a 4848i bk15: 64a 4837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.501057
Bank_Level_Parallism_Col = 1.495049
Bank_Level_Parallism_Ready = 1.248975
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.495049 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 443 
Wasted_Row = 0 
Idle = 3496 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 362 
rwq = 0 
CCDLc_limit_alone = 362 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3932 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200000 
Issued_on_Two_Bus_Simul_Util = 0.001831 
issued_two_Eff = 0.009156 
queue_avg = 1.175788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.17579
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3929 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1771 dram_eff=0.5511
bk0: 64a 4849i bk1: 64a 4852i bk2: 64a 4853i bk3: 64a 4850i bk4: 64a 4850i bk5: 64a 4847i bk6: 48a 4864i bk7: 48a 4861i bk8: 56a 4853i bk9: 56a 4844i bk10: 64a 4849i bk11: 64a 4798i bk12: 64a 4845i bk13: 64a 4840i bk14: 64a 4845i bk15: 64a 4844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.460183
Bank_Level_Parallism_Col = 1.456091
Bank_Level_Parallism_Ready = 1.133197
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.456091 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 443 
Wasted_Row = 0 
Idle = 3496 

BW Util Bottlenecks: 
RCDc_limit = 135 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 347 
rwq = 0 
CCDLc_limit_alone = 347 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3929 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200610 
Issued_on_Two_Bus_Simul_Util = 0.001221 
issued_two_Eff = 0.006085 
queue_avg = 1.165819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.16582
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3929 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1774 dram_eff=0.5502
bk0: 64a 4854i bk1: 64a 4856i bk2: 64a 4854i bk3: 64a 4848i bk4: 64a 4850i bk5: 64a 4854i bk6: 48a 4874i bk7: 48a 4860i bk8: 56a 4848i bk9: 56a 4838i bk10: 64a 4834i bk11: 64a 4765i bk12: 64a 4844i bk13: 64a 4845i bk14: 64a 4847i bk15: 64a 4843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.503577
Bank_Level_Parallism_Col = 1.500719
Bank_Level_Parallism_Ready = 1.185451
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500719 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 422 
Wasted_Row = 0 
Idle = 3517 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 336 
rwq = 0 
CCDLc_limit_alone = 336 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3929 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200610 
Issued_on_Two_Bus_Simul_Util = 0.001221 
issued_two_Eff = 0.006085 
queue_avg = 1.125331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.12533
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3932 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1786 dram_eff=0.5465
bk0: 64a 4856i bk1: 64a 4858i bk2: 64a 4855i bk3: 64a 4852i bk4: 64a 4845i bk5: 64a 4850i bk6: 48a 4863i bk7: 48a 4858i bk8: 56a 4855i bk9: 56a 4845i bk10: 64a 4854i bk11: 64a 4852i bk12: 64a 4860i bk13: 64a 4855i bk14: 64a 4858i bk15: 64a 4852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.385491
Bank_Level_Parallism_Col = 1.379286
Bank_Level_Parallism_Ready = 1.075820
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.379286 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 430 
Wasted_Row = 0 
Idle = 3509 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 359 
rwq = 0 
CCDLc_limit_alone = 359 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3932 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200000 
Issued_on_Two_Bus_Simul_Util = 0.001831 
issued_two_Eff = 0.009156 
queue_avg = 1.040081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.04008
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3931 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1888 dram_eff=0.5169
bk0: 64a 4853i bk1: 64a 4853i bk2: 64a 4844i bk3: 64a 4859i bk4: 64a 4851i bk5: 64a 4850i bk6: 48a 4866i bk7: 48a 4864i bk8: 56a 4854i bk9: 56a 4848i bk10: 64a 4847i bk11: 64a 4814i bk12: 64a 4866i bk13: 64a 4854i bk14: 64a 4848i bk15: 64a 4856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.415658
Bank_Level_Parallism_Col = 1.410293
Bank_Level_Parallism_Ready = 1.154713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.410293 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 3510 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 355 
rwq = 0 
CCDLc_limit_alone = 355 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3931 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200203 
Issued_on_Two_Bus_Simul_Util = 0.001628 
issued_two_Eff = 0.008130 
queue_avg = 0.977416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.977416
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3931 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1840 dram_eff=0.5304
bk0: 64a 4849i bk1: 64a 4846i bk2: 64a 4850i bk3: 64a 4847i bk4: 64a 4844i bk5: 64a 4846i bk6: 48a 4861i bk7: 48a 4857i bk8: 56a 4857i bk9: 56a 4849i bk10: 64a 4841i bk11: 64a 4834i bk12: 64a 4865i bk13: 64a 4858i bk14: 64a 4852i bk15: 64a 4845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.367957
Bank_Level_Parallism_Col = 1.362645
Bank_Level_Parallism_Ready = 1.076844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.362645 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 497 
Wasted_Row = 0 
Idle = 3442 

BW Util Bottlenecks: 
RCDc_limit = 141 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 387 
rwq = 0 
CCDLc_limit_alone = 387 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3931 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200203 
Issued_on_Two_Bus_Simul_Util = 0.001628 
issued_two_Eff = 0.008130 
queue_avg = 1.067752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.06775
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3930 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1957 dram_eff=0.4987
bk0: 64a 4850i bk1: 64a 4851i bk2: 64a 4857i bk3: 64a 4848i bk4: 64a 4856i bk5: 64a 4848i bk6: 48a 4862i bk7: 48a 4860i bk8: 56a 4859i bk9: 56a 4846i bk10: 64a 4845i bk11: 64a 4812i bk12: 64a 4860i bk13: 64a 4854i bk14: 64a 4861i bk15: 64a 4852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.357143
Bank_Level_Parallism_Col = 1.350410
Bank_Level_Parallism_Ready = 1.114754
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.350410 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 494 
Wasted_Row = 0 
Idle = 3445 

BW Util Bottlenecks: 
RCDc_limit = 148 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 386 
rwq = 0 
CCDLc_limit_alone = 386 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3930 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200407 
Issued_on_Two_Bus_Simul_Util = 0.001424 
issued_two_Eff = 0.007107 
queue_avg = 1.050254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.05025
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3930 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1807 dram_eff=0.5401
bk0: 64a 4845i bk1: 64a 4840i bk2: 64a 4849i bk3: 64a 4840i bk4: 64a 4867i bk5: 64a 4867i bk6: 48a 4864i bk7: 48a 4863i bk8: 56a 4853i bk9: 56a 4843i bk10: 64a 4838i bk11: 64a 4785i bk12: 64a 4845i bk13: 64a 4842i bk14: 64a 4850i bk15: 64a 4849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.439667
Bank_Level_Parallism_Col = 1.434540
Bank_Level_Parallism_Ready = 1.140369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.434540 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 466 
Wasted_Row = 0 
Idle = 3473 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 379 
rwq = 0 
CCDLc_limit_alone = 379 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3930 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200407 
Issued_on_Two_Bus_Simul_Util = 0.001424 
issued_two_Eff = 0.007107 
queue_avg = 1.274466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.27447
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4915 n_nop=3932 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1986
n_activity=1815 dram_eff=0.5377
bk0: 64a 4843i bk1: 64a 4842i bk2: 64a 4862i bk3: 64a 4855i bk4: 64a 4852i bk5: 64a 4843i bk6: 48a 4861i bk7: 48a 4863i bk8: 56a 4849i bk9: 56a 4841i bk10: 64a 4849i bk11: 64a 4806i bk12: 64a 4852i bk13: 64a 4851i bk14: 64a 4860i bk15: 64a 4852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429073
Bank_Level_Parallism_Col = 1.422833
Bank_Level_Parallism_Ready = 1.159836
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.422833 

BW Util details:
bwutil = 0.198576 
total_CMD = 4915 
util_bw = 976 
Wasted_Col = 448 
Wasted_Row = 0 
Idle = 3491 

BW Util Bottlenecks: 
RCDc_limit = 114 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 387 
rwq = 0 
CCDLc_limit_alone = 387 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4915 
n_nop = 3932 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.198576 
Either_Row_CoL_Bus_Util = 0.200000 
Issued_on_Two_Bus_Simul_Util = 0.001831 
issued_two_Eff = 0.009156 
queue_avg = 1.207325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.20732

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1289, Miss = 499, Miss_rate = 0.387, Pending_hits = 30, Reservation_fails = 461
L2_cache_bank[1]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 812, Miss = 496, Miss_rate = 0.611, Pending_hits = 12, Reservation_fails = 154
L2_cache_bank[3]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 490, Miss = 488, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 497, Miss = 496, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 490, Miss = 488, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 490, Miss = 490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 489, Miss = 488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 489, Miss = 488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 491, Miss = 488, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 489, Miss = 488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 489, Miss = 488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 32388
L2_total_cache_misses = 31270
L2_total_cache_miss_rate = 0.9655
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 615
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23437
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 912
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 452
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31257
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 964
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 452
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.058

icnt_total_pkts_mem_to_simt=32388
icnt_total_pkts_simt_to_mem=31585
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.12477
	minimum = 5
	maximum = 83
Network latency average = 6.92613
	minimum = 5
	maximum = 83
Slowest packet = 79
Flit latency average = 6.92613
	minimum = 5
	maximum = 83
Slowest flit = 79
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0731073
	minimum = 0.0579986 (at node 41)
	maximum = 0.153197 (at node 40)
Accepted packet rate average = 0.0731073
	minimum = 0.0579986 (at node 41)
	maximum = 0.104112 (at node 12)
Injected flit rate average = 0.0731073
	minimum = 0.0579986 (at node 41)
	maximum = 0.153197 (at node 40)
Accepted flit rate average= 0.0731073
	minimum = 0.0579986 (at node 41)
	maximum = 0.104112 (at node 12)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.12477 (1 samples)
	minimum = 5 (1 samples)
	maximum = 83 (1 samples)
Network latency average = 6.92613 (1 samples)
	minimum = 5 (1 samples)
	maximum = 83 (1 samples)
Flit latency average = 6.92613 (1 samples)
	minimum = 5 (1 samples)
	maximum = 83 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0731073 (1 samples)
	minimum = 0.0579986 (1 samples)
	maximum = 0.153197 (1 samples)
Accepted packet rate average = 0.0731073 (1 samples)
	minimum = 0.0579986 (1 samples)
	maximum = 0.104112 (1 samples)
Injected flit rate average = 0.0731073 (1 samples)
	minimum = 0.0579986 (1 samples)
	maximum = 0.153197 (1 samples)
Accepted flit rate average = 0.0731073 (1 samples)
	minimum = 0.0579986 (1 samples)
	maximum = 0.104112 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 40 sec (100 sec)
gpgpu_simulation_rate = 190063 (inst/sec)
gpgpu_simulation_rate = 84 (cycle/sec)
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6608
gpu_sim_insn = 17005406
gpu_ipc =    2573.4573
gpu_tot_sim_cycle = 15022
gpu_tot_sim_insn = 36011754
gpu_tot_ipc =    2397.2676
gpu_tot_issued_cta = 3908
gpu_occupancy = 95.5442% 
gpu_tot_occupancy = 96.1999% 
max_total_param_size = 0
gpu_stall_dramfull = 1590
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.7551
partiton_level_parallism_total  =       4.1943
partiton_level_parallism_util =       7.3347
partiton_level_parallism_util_total  =       7.1307
L2_BW  =     224.7816 GB/Sec
L2_BW_total  =     199.2639 GB/Sec
gpu_total_sim_rate=197866

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 656516
	L1I_total_cache_misses = 19201
	L1I_total_cache_miss_rate = 0.0292
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 1592, Miss = 1580, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1520, Miss = 1520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1616, Miss = 1616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1648, Miss = 1648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1600, Miss = 1600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1632, Miss = 1632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1570, Miss = 1570, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1700, Miss = 1699, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1526, Miss = 1525, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1600, Miss = 1600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1520, Miss = 1520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 62536
	L1D_total_cache_misses = 62521
	L1D_total_cache_miss_rate = 0.9998
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 375168
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0136
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46874
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 370048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 637315
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19201
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62517
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 375168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 656516

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
270, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 
gpgpu_n_tot_thrd_icount = 38015328
gpgpu_n_tot_w_icount = 1187979
gpgpu_n_stall_shd_mem = 125340
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62507
gpgpu_n_mem_write_global = 19
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 2000017
gpgpu_n_store_insn = 19
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12005376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1105263	W0_Idle:814198	W0_Scoreboard:1484744	W1:115	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1187864
single_issue_nums: WS0:297076	WS1:296983	WS2:296960	WS3:296960	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 500056 {8:62507,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 760 {40:19,}
traffic_breakdown_coretomem[INST_ACC_R] = 3208 {8:401,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2500280 {40:62507,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 152 {8:19,}
traffic_breakdown_memtocore[INST_ACC_R] = 64160 {40:1604,}
maxmflatency = 507 
max_icnt2mem_latency = 340 
maxmrqlatency = 134 
max_icnt2sh_latency = 60 
averagemflatency = 296 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 8 
mrq_lat_table:5702 	13720 	12725 	13170 	9003 	7374 	821 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36 	62650 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	169 	42561 	18084 	1930 	156 	106 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29214 	30325 	2985 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        58        64        56        56        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        60        64        56        56        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        56        56        40        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      3194      5596      5928      5911      6656      6885      7856      7928      2176      1983      2207      2075      3518      3549      4562      4492 
dram[1]:      3303      5540      5937      5886      6664      6890      7921      7881      2008      1991      1984      2051      3516      3552      4508      4437 
dram[2]:      5535      5483      5731      5937      6658      6885      7597      7965      2049      2031      2089      2147      3518      3515      4497      4578 
dram[3]:      5483      5495      5738      5899      6664      6878      7590      7970      2060      2043      2032      2104      3525      3522      4513      4585 
dram[4]:      5514      5452      5759      5942      6810      6798      7666      7657      2092      2077      2135      2193      3491      3528      4502      4591 
dram[5]:      5523      5439      5766      5898      6817      6806      7661      7666      2101      2085      2073      2145      3542      3491      4453      4603 
dram[6]:      5322      5367      5692      5945      6952      6926      7688      7570      2003      1984      2043      2091      3528      3530      4508      4566 
dram[7]:      5387      5329      5692      5892      6961      6947      7666      7578      2014      1996      1990      2056      3542      3518      4514      4581 
dram[8]:      5581      5458      5868      5949      6659      6969      7746      7779      1971      1990      2079      2055      3532      3525      4530      4581 
dram[9]:      5588      5464      5875      5896      6644      6979      7755      7798      1983      2003      1996      1976      3540      3534      4490      4562 
dram[10]:      5560      5406      5802      5598      6652      6955      7678      7676      1972      1991      2099      2029      3516      3547      4557      4595 
dram[11]:      5545      5336      5807      5605      6670      6938      7678      7674      1984      2000      2051      1978      3504      3554      4502      4603 
dram[12]:      5576      5560      5810      5954      6740      6757      7856      7657      1995      2014      2140      2051      3511      3542      4544      4615 
dram[13]:      5586      5511      5807      5903      6748      6717      7893      7662      2007      2022      2091      1995      3518      3525      4473      4621 
dram[14]:      5463      5581      5841      5956      6769      6942      7905      7712      2002      1996      2101      2079      3520      3534      4579      4573 
dram[15]:      5459      5589      5850      5904      6774      6950      7916      7715      2015      2012      2002      2003      3492      3542      4586      4554 
dram[16]:      5569      5630      5908      5607      6781      6961      7923      7633      1967      1988      2079      2055      3523      3551      4544      4579 
dram[17]:      5560      5565      5918      5615      6786      6966      7911      7637      1979      1996      2012      1972      3520      3539      4554      4518 
dram[18]:      5584      5464      5939      5654      6704      6651      7757      7638      1964      1983      2109      2020      3515      3534      4562      4597 
dram[19]:      5545      5536      5945      5649      6711      6652      7762      7645      1966      1993      2065      1967      3508      3539      4562      4545 
dram[20]:      5600      5351      5925      5713      6639      6899      7572      7953      2044      2061      2157      2101      3540      3544      4478      4497 
dram[21]:      5545      5358      5932      5733      6646      6966      7566      7958      2053      2070      2109      2043      3508      3501      4485      4496 
dram[22]:      5589      5494      5940      5726      6902      6954      7614      7703      1976      1995      2084      2060      3528      3530      4490      4564 
dram[23]:      5531      5427      5949      5708      6916      6962      7620      7666      1984      2002      2015      1979      3477      3534      4441      4585 
dram[24]:      5603      5560      5511      6029      6825      6973      7775      7933      1972      1991      2082      2029      3532      3540      4585      4579 
dram[25]:      5612      5572      5506      6038      6832      6914      7784      7881      1983      2000      2038      1976      3515      3530      4591      4586 
dram[26]:      5464      5495      5607      6045      6943      6753      7912      7950      2019      2039      2135      2079      3530      3534      4455      4545 
dram[27]:      5475      5459      5577      6053      6971      6752      7876      7960      2031      2048      2087      2020      3518      3549      4466      4542 
dram[28]:      5577      5446      5935      6062      6616      6695      7714      7645      2061      2077      2169      2118      3540      3554      4567      4586 
dram[29]:      5536      5184      5940      6069      6622      6700      7693      7656      2068      2085      2125      2056      3547      3549      4574      4598 
dram[30]:      5583      5607      5939      5731      6868      6748      7810      7674      1978      1996      2080      2034      3558      3546      4561      4574 
dram[31]:      5588      5598      5891      5743      6873      6759      7815      7656      1990      2003      2043      1983      3564      3510      4569      4583 
average row accesses per activate:
dram[0]: 23.166666 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 45.333332 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 45.333332 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 62.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 62.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 45.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 46.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 45.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 32.250000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 62516/1032 = 60.577518
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       139       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[1]:       136       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[2]:       136       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[6]:       128       128       128       128       128       124        96        88       112       120       128       128       128       124       128       128 
dram[7]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[8]:       128       128       128       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[9]:       128       128       128       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[10]:       128       128       128       128       128       128        90        88       120       120       128       128       128       128       128       128 
dram[11]:       128       128       128       128       128       128        92        88       120       120       128       128       128       128       128       128 
dram[12]:       128       128       128       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[13]:       128       128       128       128       128       128        90        88       120       120       128       128       128       128       128       128 
dram[14]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[15]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[16]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[17]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[18]:       128       128       128       128       128       128        88        88       120       120       129       128       128       128       128       128 
dram[19]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[20]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[21]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[22]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[23]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[24]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[25]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[26]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[27]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[28]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[29]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[30]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[31]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
total dram reads = 62516
bank skew: 139/88 = 1.58
chip skew: 1963/1944 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        666       297       291       287       287       290       289       298       387       316       326       296       288       296       299       294
dram[1]:        279       285       287       285       287       288       295       292       296       305       296       302       292       301       293       294
dram[2]:        282       289       289       289       285       287       291       293       318       301       299       300       293       296       297       288
dram[3]:        293       289       296       287       297       288       289       301       295       300       291       293       299       296       300       291
dram[4]:        290       289       296       290       293       290       290       296       295       301       296       296       296       295       294       290
dram[5]:        293       287       297       302       286       288       290       301       295       298       290       292       294       295       286       291
dram[6]:        291       290       293       303       286       293       288       291       300       296       290       292       290       295       291       293
dram[7]:        292       286       293       292       292       290       304       296       299       301       292       303       294       294       294       293
dram[8]:        293       290       290       290       290       290       306       296       306       313       301       316       294       293       294       291
dram[9]:        296       288       292       305       289       295       297       294       304       315       300       304       292       295       297       291
dram[10]:        292       289       291       293       291       287       307       287       292       299       295       294       288       293       301       295
dram[11]:        300       293       307       294       289       289       309       292       305       317       290       291       292       300       305       296
dram[12]:        294       296       307       289       288       288       292       293       309       321       294       295       290       298       305       300
dram[13]:        296       299       290       288       285       284       298       291       294       308       289       296       291       295       297       298
dram[14]:        292       300       304       293       287       285       298       290       310       325       300       305       291       299       300       291
dram[15]:        299       300       296       296       286       289       289       288       309       311       299       304       290       297       300       294
dram[16]:        299       294       296       298       285       290       290       288       295       306       291       304       297       293       307       292
dram[17]:        292       301       290       289       287       288       298       292       308       326       291       303       293       294       300       289
dram[18]:        289       303       290       289       288       287       290       289       305       319       304       291       292       299       301       294
dram[19]:        293       309       306       293       291       287       291       291       295       321       288       295       295       293       296       292
dram[20]:        299       293       302       289       289       286       293       304       296       327       295       298       292       295       290       294
dram[21]:        300       292       300       294       291       293       288       307       291       313       291       298       294       304       296       298
dram[22]:        295       289       287       298       287       290       289       298       294       319       294       303       293       304       293       306
dram[23]:        299       299       288       291       291       293       289       290       297       318       294       303       295       299       289       318
dram[24]:        303       295       291       292       288       291       288       289       294       321       292       305       292       292       290       299
dram[25]:        309       303       291       292       287       292       290       294       299       320       290       303       290       289       294       297
dram[26]:        312       291       295       295       291       293       294       303       298       318       289       291       291       292       286       301
dram[27]:        298       298       289       295       291       289       289       301       301       306       292       292       292       295       296       307
dram[28]:        303       288       285       295       290       293       293       299       303       306       294       296       291       295       293       302
dram[29]:        305       299       290       301       293       291       289       291       298       300       293       295       298       295       292       305
dram[30]:        301       294       299       292       288       288       291       291       299       301       295       299       301       290       288       292
dram[31]:        307       294       287       296       292       289       297       295       303       333       289       300       298       294       290       294
maximum mf latency per bank:
dram[0]:        375       355       343       320       329       340       325       341       491       362       507       366       336       340       346       342
dram[1]:        349       324       321       322       334       358       336       338       331       353       460       408       333       369       340       361
dram[2]:        363       342       337       338       346       349       333       352       466       349       485       338       337       362       346       340
dram[3]:        344       362       341       331       351       333       331       354       336       355       404       351       343       344       358       342
dram[4]:        331       355       338       347       342       333       331       336       340       354       406       345       341       346       337       332
dram[5]:        336       329       344       390       336       369       354       346       335       332       351       332       347       362       331       333
dram[6]:        331       330       340       372       337       357       322       333       333       334       361       371       343       328       334       343
dram[7]:        337       332       349       334       357       332       401       388       332       340       361       379       336       338       335       341
dram[8]:        332       330       331       330       348       334       393       392       332       343       389       444       332       339       349       334
dram[9]:        343       332       330       361       334       349       364       337       335       374       388       442       342       334       370       363
dram[10]:        341       334       328       376       331       330       358       329       332       348       341       337       330       335       370       342
dram[11]:        340       344       392       355       356       342       355       392       363       380       335       336       355       349       370       364
dram[12]:        339       353       397       330       350       339       357       339       363       390       344       341       357       342       361       367
dram[13]:        339       349       350       331       318       333       341       348       340       367       334       331       339       355       344       363
dram[14]:        340       342       382       348       329       332       335       346       347       376       385       449       334       350       356       336
dram[15]:        349       361       348       346       333       343       336       352       357       346       375       436       333       348       367       375
dram[16]:        346       340       347       335       326       350       330       324       332       339       371       432       341       327       370       359
dram[17]:        363       379       335       333       373       325       336       330       357       388       358       442       332       336       352       335
dram[18]:        324       364       332       358       366       326       326       333       365       390       383       323       334       356       347       365
dram[19]:        341       353       360       345       333       358       334       341       331       395       332       335       331       336       348       355
dram[20]:        346       324       355       336       345       374       332       375       332       399       334       344       333       336       329       356
dram[21]:        370       359       364       344       345       357       330       368       333       374       332       338       345       349       353       380
dram[22]:        346       322       323       341       350       350       334       353       331       375       384       425       335       352       362       385
dram[23]:        357       343       330       346       332       350       331       353       337       363       378       423       371       360       333       404
dram[24]:        372       327       328       345       344       336       332       355       332       378       363       429       367       329       333       350
dram[25]:        367       365       335       331       332       368       337       348       340       378       355       410       352       333       369       340
dram[26]:        380       330       342       343       331       382       352       348       346       384       347       346       349       333       371       385
dram[27]:        367       352       337       357       344       359       340       336       354       378       333       380       348       338       371       392
dram[28]:        372       335       331       358       382       390       341       339       358       375       335       338       342       354       335       360
dram[29]:        399       363       336       361       330       340       337       332       338       335       334       365       354       342       352       354
dram[30]:        352       334       353       340       330       347       334       333       339       332       357       391       367       328       364       343
dram[31]:        362       364       320       341       342       332       344       338       334       402       346       388       353       346       339       350
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6778 n_act=36 n_pre=20 n_ref_event=0 n_req=1963 n_rd=1963 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2237
n_activity=3790 dram_eff=0.5179
bk0: 139a 8530i bk1: 128a 8632i bk2: 128a 8641i bk3: 128a 8641i bk4: 128a 8647i bk5: 128a 8640i bk6: 96a 8657i bk7: 88a 8664i bk8: 112a 8629i bk9: 120a 8610i bk10: 128a 8650i bk11: 128a 8628i bk12: 128a 8647i bk13: 128a 8643i bk14: 128a 8636i bk15: 128a 8625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981661
Row_Buffer_Locality_read = 0.981661
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.422394
Bank_Level_Parallism_Col = 1.391228
Bank_Level_Parallism_Ready = 1.086602
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391228 

BW Util details:
bwutil = 0.223704 
total_CMD = 8775 
util_bw = 1963 
Wasted_Col = 905 
Wasted_Row = 115 
Idle = 5792 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 694 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6778 
Read = 1963 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1963 
total_req = 1963 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1963 
Row_Bus_Util =  0.006382 
CoL_Bus_Util = 0.223704 
Either_Row_CoL_Bus_Util = 0.227578 
Issued_on_Two_Bus_Simul_Util = 0.002507 
issued_two_Eff = 0.011017 
queue_avg = 1.590427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=1.59043
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6784 n_act=33 n_pre=17 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2234
n_activity=3690 dram_eff=0.5312
bk0: 136a 8604i bk1: 128a 8630i bk2: 128a 8641i bk3: 128a 8631i bk4: 128a 8638i bk5: 128a 8612i bk6: 96a 8650i bk7: 88a 8664i bk8: 112a 8637i bk9: 120a 8606i bk10: 128a 8630i bk11: 128a 8553i bk12: 128a 8640i bk13: 128a 8633i bk14: 128a 8628i bk15: 128a 8612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983163
Row_Buffer_Locality_read = 0.983163
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.479932
Bank_Level_Parallism_Col = 1.446203
Bank_Level_Parallism_Ready = 1.126531
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.446203 

BW Util details:
bwutil = 0.223362 
total_CMD = 8775 
util_bw = 1960 
Wasted_Col = 899 
Wasted_Row = 81 
Idle = 5835 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 742 
rwq = 0 
CCDLc_limit_alone = 742 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6784 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1960 
Row_Bus_Util =  0.005698 
CoL_Bus_Util = 0.223362 
Either_Row_CoL_Bus_Util = 0.226895 
Issued_on_Two_Bus_Simul_Util = 0.002165 
issued_two_Eff = 0.009543 
queue_avg = 1.476923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=1.47692
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6780 n_act=33 n_pre=17 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2234
n_activity=3791 dram_eff=0.517
bk0: 136a 8597i bk1: 128a 8631i bk2: 128a 8646i bk3: 128a 8636i bk4: 128a 8626i bk5: 128a 8626i bk6: 96a 8657i bk7: 88a 8659i bk8: 112a 8642i bk9: 120a 8625i bk10: 128a 8636i bk11: 128a 8619i bk12: 128a 8639i bk13: 128a 8631i bk14: 128a 8643i bk15: 128a 8626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983163
Row_Buffer_Locality_read = 0.983163
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.411234
Bank_Level_Parallism_Col = 1.388908
Bank_Level_Parallism_Ready = 1.080102
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.388908 

BW Util details:
bwutil = 0.223362 
total_CMD = 8775 
util_bw = 1960 
Wasted_Col = 922 
Wasted_Row = 109 
Idle = 5784 

BW Util Bottlenecks: 
RCDc_limit = 245 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 756 
rwq = 0 
CCDLc_limit_alone = 756 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6780 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1960 
Row_Bus_Util =  0.005698 
CoL_Bus_Util = 0.223362 
Either_Row_CoL_Bus_Util = 0.227350 
Issued_on_Two_Bus_Simul_Util = 0.001709 
issued_two_Eff = 0.007519 
queue_avg = 1.366838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=1.36684
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6794 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3524 dram_eff=0.5539
bk0: 128a 8632i bk1: 128a 8631i bk2: 128a 8632i bk3: 128a 8630i bk4: 128a 8626i bk5: 128a 8633i bk6: 96a 8655i bk7: 88a 8661i bk8: 112a 8645i bk9: 120a 8613i bk10: 128a 8620i bk11: 128a 8595i bk12: 128a 8644i bk13: 128a 8656i bk14: 128a 8628i bk15: 128a 8618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.457645
Bank_Level_Parallism_Col = 1.416755
Bank_Level_Parallism_Ready = 1.087090
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.416755 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 891 
Wasted_Row = 61 
Idle = 5871 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6794 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225755 
Issued_on_Two_Bus_Simul_Util = 0.002165 
issued_two_Eff = 0.009591 
queue_avg = 1.343248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.34325
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6798 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3598 dram_eff=0.5425
bk0: 128a 8635i bk1: 128a 8626i bk2: 128a 8630i bk3: 128a 8636i bk4: 128a 8638i bk5: 128a 8612i bk6: 96a 8661i bk7: 88a 8668i bk8: 112a 8650i bk9: 120a 8619i bk10: 128a 8631i bk11: 128a 8622i bk12: 128a 8649i bk13: 128a 8638i bk14: 128a 8634i bk15: 128a 8620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.446404
Bank_Level_Parallism_Col = 1.408396
Bank_Level_Parallism_Ready = 1.087090
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.408396 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 871 
Wasted_Row = 69 
Idle = 5883 

BW Util Bottlenecks: 
RCDc_limit = 238 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 721 
rwq = 0 
CCDLc_limit_alone = 721 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6798 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225299 
Issued_on_Two_Bus_Simul_Util = 0.002621 
issued_two_Eff = 0.011634 
queue_avg = 1.393390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.39339
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6793 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3626 dram_eff=0.5383
bk0: 128a 8637i bk1: 128a 8635i bk2: 128a 8632i bk3: 128a 8624i bk4: 128a 8639i bk5: 128a 8612i bk6: 96a 8652i bk7: 88a 8651i bk8: 112a 8640i bk9: 120a 8622i bk10: 128a 8618i bk11: 128a 8588i bk12: 128a 8638i bk13: 128a 8642i bk14: 128a 8652i bk15: 128a 8635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467938
Bank_Level_Parallism_Col = 1.445405
Bank_Level_Parallism_Ready = 1.119365
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.445405 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 839 
Wasted_Row = 94 
Idle = 5890 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 686 
rwq = 0 
CCDLc_limit_alone = 686 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6793 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225869 
Issued_on_Two_Bus_Simul_Util = 0.002051 
issued_two_Eff = 0.009082 
queue_avg = 1.330940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.33094
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6804 n_act=32 n_pre=16 n_ref_event=0 n_req=1944 n_rd=1944 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2215
n_activity=3663 dram_eff=0.5307
bk0: 128a 8636i bk1: 128a 8628i bk2: 128a 8627i bk3: 128a 8621i bk4: 128a 8646i bk5: 124a 8639i bk6: 96a 8665i bk7: 88a 8680i bk8: 112a 8647i bk9: 120a 8614i bk10: 128a 8616i bk11: 128a 8621i bk12: 128a 8661i bk13: 124a 8639i bk14: 128a 8642i bk15: 128a 8624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983539
Row_Buffer_Locality_read = 0.983539
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.430349
Bank_Level_Parallism_Col = 1.393162
Bank_Level_Parallism_Ready = 1.107510
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393162 

BW Util details:
bwutil = 0.221538 
total_CMD = 8775 
util_bw = 1944 
Wasted_Col = 877 
Wasted_Row = 72 
Idle = 5882 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 717 
rwq = 0 
CCDLc_limit_alone = 717 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6804 
Read = 1944 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1944 
total_req = 1944 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1944 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.221538 
Either_Row_CoL_Bus_Util = 0.224615 
Issued_on_Two_Bus_Simul_Util = 0.002393 
issued_two_Eff = 0.010654 
queue_avg = 1.166952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.16695
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6796 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3658 dram_eff=0.5336
bk0: 128a 8629i bk1: 128a 8633i bk2: 128a 8624i bk3: 128a 8627i bk4: 128a 8635i bk5: 128a 8629i bk6: 96a 8656i bk7: 88a 8661i bk8: 112a 8640i bk9: 120a 8615i bk10: 128a 8628i bk11: 128a 8575i bk12: 128a 8641i bk13: 128a 8623i bk14: 128a 8630i bk15: 128a 8616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.463664
Bank_Level_Parallism_Col = 1.425815
Bank_Level_Parallism_Ready = 1.110656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.425815 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 914 
Wasted_Row = 65 
Idle = 5844 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 740 
rwq = 0 
CCDLc_limit_alone = 740 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6796 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225527 
Issued_on_Two_Bus_Simul_Util = 0.002393 
issued_two_Eff = 0.010611 
queue_avg = 1.388604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=1.3886
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6796 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2234
n_activity=3710 dram_eff=0.5283
bk0: 128a 8626i bk1: 128a 8621i bk2: 128a 8657i bk3: 128a 8643i bk4: 128a 8640i bk5: 128a 8636i bk6: 96a 8671i bk7: 88a 8675i bk8: 120a 8635i bk9: 120a 8615i bk10: 128a 8614i bk11: 128a 8576i bk12: 128a 8635i bk13: 128a 8622i bk14: 128a 8627i bk15: 128a 8621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.440787
Bank_Level_Parallism_Col = 1.392659
Bank_Level_Parallism_Ready = 1.103061
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392659 

BW Util details:
bwutil = 0.223362 
total_CMD = 8775 
util_bw = 1960 
Wasted_Col = 939 
Wasted_Row = 48 
Idle = 5828 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 779 
rwq = 0 
CCDLc_limit_alone = 779 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6796 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.223362 
Either_Row_CoL_Bus_Util = 0.225527 
Issued_on_Two_Bus_Simul_Util = 0.003305 
issued_two_Eff = 0.014654 
queue_avg = 1.446610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.44661
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6793 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2234
n_activity=3607 dram_eff=0.5434
bk0: 128a 8624i bk1: 128a 8613i bk2: 128a 8631i bk3: 128a 8616i bk4: 128a 8645i bk5: 128a 8636i bk6: 96a 8674i bk7: 88a 8668i bk8: 120a 8634i bk9: 120a 8619i bk10: 128a 8608i bk11: 128a 8537i bk12: 128a 8642i bk13: 128a 8631i bk14: 128a 8642i bk15: 128a 8640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.464578
Bank_Level_Parallism_Col = 1.439774
Bank_Level_Parallism_Ready = 1.155612
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439774 

BW Util details:
bwutil = 0.223362 
total_CMD = 8775 
util_bw = 1960 
Wasted_Col = 884 
Wasted_Row = 92 
Idle = 5839 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 739 
rwq = 0 
CCDLc_limit_alone = 739 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6793 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.223362 
Either_Row_CoL_Bus_Util = 0.225869 
Issued_on_Two_Bus_Simul_Util = 0.002963 
issued_two_Eff = 0.013118 
queue_avg = 1.650826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=1.65083
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6790 n_act=32 n_pre=16 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2227
n_activity=3624 dram_eff=0.5392
bk0: 128a 8615i bk1: 128a 8613i bk2: 128a 8632i bk3: 128a 8621i bk4: 128a 8656i bk5: 128a 8651i bk6: 90a 8671i bk7: 88a 8666i bk8: 120a 8629i bk9: 120a 8617i bk10: 128a 8643i bk11: 128a 8633i bk12: 128a 8645i bk13: 128a 8636i bk14: 128a 8638i bk15: 128a 8626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983623
Row_Buffer_Locality_read = 0.983623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407508
Bank_Level_Parallism_Col = 1.386404
Bank_Level_Parallism_Ready = 1.080348
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386404 

BW Util details:
bwutil = 0.222678 
total_CMD = 8775 
util_bw = 1954 
Wasted_Col = 900 
Wasted_Row = 103 
Idle = 5818 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 728 
rwq = 0 
CCDLc_limit_alone = 728 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6790 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1954 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222678 
Either_Row_CoL_Bus_Util = 0.226211 
Issued_on_Two_Bus_Simul_Util = 0.001937 
issued_two_Eff = 0.008564 
queue_avg = 1.409914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=1.40991
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6791 n_act=32 n_pre=16 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2229
n_activity=3681 dram_eff=0.5314
bk0: 128a 8623i bk1: 128a 8631i bk2: 128a 8630i bk3: 128a 8626i bk4: 128a 8619i bk5: 128a 8632i bk6: 92a 8663i bk7: 88a 8662i bk8: 120a 8626i bk9: 120a 8620i bk10: 128a 8646i bk11: 128a 8637i bk12: 128a 8650i bk13: 128a 8632i bk14: 128a 8628i bk15: 128a 8636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983640
Row_Buffer_Locality_read = 0.983640
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.422034
Bank_Level_Parallism_Col = 1.389356
Bank_Level_Parallism_Ready = 1.085378
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389356 

BW Util details:
bwutil = 0.222906 
total_CMD = 8775 
util_bw = 1956 
Wasted_Col = 915 
Wasted_Row = 79 
Idle = 5825 

BW Util Bottlenecks: 
RCDc_limit = 255 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6791 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1956 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222906 
Either_Row_CoL_Bus_Util = 0.226097 
Issued_on_Two_Bus_Simul_Util = 0.002279 
issued_two_Eff = 0.010081 
queue_avg = 1.827350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.82735
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6794 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2234
n_activity=3650 dram_eff=0.537
bk0: 128a 8632i bk1: 128a 8618i bk2: 128a 8627i bk3: 128a 8632i bk4: 128a 8638i bk5: 128a 8643i bk6: 96a 8660i bk7: 88a 8670i bk8: 120a 8633i bk9: 120a 8606i bk10: 128a 8646i bk11: 128a 8637i bk12: 128a 8636i bk13: 128a 8623i bk14: 128a 8626i bk15: 128a 8626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.423207
Bank_Level_Parallism_Col = 1.390227
Bank_Level_Parallism_Ready = 1.083163
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.390227 

BW Util details:
bwutil = 0.223362 
total_CMD = 8775 
util_bw = 1960 
Wasted_Col = 914 
Wasted_Row = 82 
Idle = 5819 

BW Util Bottlenecks: 
RCDc_limit = 217 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 785 
rwq = 0 
CCDLc_limit_alone = 785 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6794 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.223362 
Either_Row_CoL_Bus_Util = 0.225755 
Issued_on_Two_Bus_Simul_Util = 0.003077 
issued_two_Eff = 0.013629 
queue_avg = 1.770712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.77071
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6795 n_act=32 n_pre=16 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2227
n_activity=3689 dram_eff=0.5297
bk0: 128a 8630i bk1: 128a 8622i bk2: 128a 8631i bk3: 128a 8628i bk4: 128a 8645i bk5: 128a 8644i bk6: 90a 8671i bk7: 88a 8661i bk8: 120a 8632i bk9: 120a 8621i bk10: 128a 8639i bk11: 128a 8628i bk12: 128a 8629i bk13: 128a 8620i bk14: 128a 8614i bk15: 128a 8629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983623
Row_Buffer_Locality_read = 0.983623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419420
Bank_Level_Parallism_Col = 1.385953
Bank_Level_Parallism_Ready = 1.078813
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.385953 

BW Util details:
bwutil = 0.222678 
total_CMD = 8775 
util_bw = 1954 
Wasted_Col = 936 
Wasted_Row = 76 
Idle = 5809 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6795 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1954 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222678 
Either_Row_CoL_Bus_Util = 0.225641 
Issued_on_Two_Bus_Simul_Util = 0.002507 
issued_two_Eff = 0.011111 
queue_avg = 1.406838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=1.40684
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6795 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3603 dram_eff=0.5418
bk0: 128a 8637i bk1: 128a 8631i bk2: 128a 8640i bk3: 128a 8629i bk4: 128a 8642i bk5: 128a 8635i bk6: 88a 8668i bk7: 88a 8657i bk8: 120a 8640i bk9: 120a 8621i bk10: 128a 8626i bk11: 128a 8620i bk12: 128a 8649i bk13: 128a 8633i bk14: 128a 8640i bk15: 128a 8634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.445489
Bank_Level_Parallism_Col = 1.411870
Bank_Level_Parallism_Ready = 1.068648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.411870 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 839 
Wasted_Row = 80 
Idle = 5904 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 707 
rwq = 0 
CCDLc_limit_alone = 707 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6795 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225641 
Issued_on_Two_Bus_Simul_Util = 0.002279 
issued_two_Eff = 0.010101 
queue_avg = 1.659487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.65949
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6792 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3676 dram_eff=0.531
bk0: 128a 8629i bk1: 128a 8623i bk2: 128a 8629i bk3: 128a 8612i bk4: 128a 8645i bk5: 128a 8625i bk6: 88a 8669i bk7: 88a 8671i bk8: 120a 8632i bk9: 120a 8616i bk10: 128a 8652i bk11: 128a 8633i bk12: 128a 8653i bk13: 128a 8645i bk14: 128a 8632i bk15: 128a 8630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.396505
Bank_Level_Parallism_Col = 1.364710
Bank_Level_Parallism_Ready = 1.084016
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.364710 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 944 
Wasted_Row = 80 
Idle = 5799 

BW Util Bottlenecks: 
RCDc_limit = 234 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 768 
rwq = 0 
CCDLc_limit_alone = 768 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6792 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225983 
Issued_on_Two_Bus_Simul_Util = 0.001937 
issued_two_Eff = 0.008573 
queue_avg = 1.480228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.48023
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6801 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3691 dram_eff=0.5289
bk0: 128a 8618i bk1: 128a 8614i bk2: 128a 8626i bk3: 128a 8614i bk4: 128a 8646i bk5: 128a 8619i bk6: 88a 8666i bk7: 88a 8668i bk8: 120a 8635i bk9: 120a 8608i bk10: 128a 8631i bk11: 128a 8603i bk12: 128a 8657i bk13: 128a 8642i bk14: 128a 8619i bk15: 128a 8620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.435397
Bank_Level_Parallism_Col = 1.398616
Bank_Level_Parallism_Ready = 1.111680
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.398616 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 949 
Wasted_Row = 71 
Idle = 5803 

BW Util Bottlenecks: 
RCDc_limit = 218 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 795 
rwq = 0 
CCDLc_limit_alone = 795 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6801 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.224957 
Issued_on_Two_Bus_Simul_Util = 0.002963 
issued_two_Eff = 0.013171 
queue_avg = 1.603989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.60399
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6795 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3701 dram_eff=0.5274
bk0: 128a 8633i bk1: 128a 8631i bk2: 128a 8647i bk3: 128a 8627i bk4: 128a 8639i bk5: 128a 8631i bk6: 88a 8670i bk7: 88a 8664i bk8: 120a 8617i bk9: 120a 8606i bk10: 128a 8637i bk11: 128a 8548i bk12: 128a 8638i bk13: 128a 8626i bk14: 128a 8632i bk15: 128a 8637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.446628
Bank_Level_Parallism_Col = 1.418800
Bank_Level_Parallism_Ready = 1.129611
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418800 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 911 
Wasted_Row = 88 
Idle = 5824 

BW Util Bottlenecks: 
RCDc_limit = 252 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 754 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6795 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225641 
Issued_on_Two_Bus_Simul_Util = 0.002279 
issued_two_Eff = 0.010101 
queue_avg = 1.575954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=1.57595
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6790 n_act=34 n_pre=18 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2226
n_activity=3777 dram_eff=0.5171
bk0: 128a 8641i bk1: 128a 8633i bk2: 128a 8649i bk3: 128a 8625i bk4: 128a 8630i bk5: 128a 8630i bk6: 88a 8671i bk7: 88a 8671i bk8: 120a 8628i bk9: 120a 8610i bk10: 129a 8571i bk11: 128a 8635i bk12: 128a 8627i bk13: 128a 8606i bk14: 128a 8637i bk15: 128a 8636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982591
Row_Buffer_Locality_read = 0.982591
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.391688
Bank_Level_Parallism_Col = 1.366941
Bank_Level_Parallism_Ready = 1.082949
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.366941 

BW Util details:
bwutil = 0.222564 
total_CMD = 8775 
util_bw = 1953 
Wasted_Col = 980 
Wasted_Row = 123 
Idle = 5719 

BW Util Bottlenecks: 
RCDc_limit = 272 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 779 
rwq = 0 
CCDLc_limit_alone = 779 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6790 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1953 
Row_Bus_Util =  0.005926 
CoL_Bus_Util = 0.222564 
Either_Row_CoL_Bus_Util = 0.226211 
Issued_on_Two_Bus_Simul_Util = 0.002279 
issued_two_Eff = 0.010076 
queue_avg = 1.558632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.55863
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6800 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3610 dram_eff=0.5407
bk0: 128a 8624i bk1: 128a 8617i bk2: 128a 8634i bk3: 128a 8632i bk4: 128a 8633i bk5: 128a 8632i bk6: 88a 8667i bk7: 88a 8671i bk8: 120a 8630i bk9: 120a 8610i bk10: 128a 8630i bk11: 128a 8611i bk12: 128a 8650i bk13: 128a 8641i bk14: 128a 8628i bk15: 128a 8630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.461485
Bank_Level_Parallism_Col = 1.424080
Bank_Level_Parallism_Ready = 1.078381
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.424080 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 860 
Wasted_Row = 70 
Idle = 5893 

BW Util Bottlenecks: 
RCDc_limit = 228 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 710 
rwq = 0 
CCDLc_limit_alone = 710 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6800 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225071 
Issued_on_Two_Bus_Simul_Util = 0.002849 
issued_two_Eff = 0.012658 
queue_avg = 1.669288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.66929
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6793 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3697 dram_eff=0.528
bk0: 128a 8626i bk1: 128a 8628i bk2: 128a 8631i bk3: 128a 8617i bk4: 128a 8623i bk5: 128a 8629i bk6: 88a 8654i bk7: 88a 8666i bk8: 120a 8634i bk9: 120a 8602i bk10: 128a 8635i bk11: 128a 8632i bk12: 128a 8646i bk13: 128a 8621i bk14: 128a 8636i bk15: 128a 8613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.458062
Bank_Level_Parallism_Col = 1.424435
Bank_Level_Parallism_Ready = 1.093238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.424435 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 896 
Wasted_Row = 73 
Idle = 5854 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 729 
rwq = 0 
CCDLc_limit_alone = 729 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6793 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225869 
Issued_on_Two_Bus_Simul_Util = 0.002051 
issued_two_Eff = 0.009082 
queue_avg = 1.628490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.62849
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6797 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3717 dram_eff=0.5252
bk0: 128a 8639i bk1: 128a 8641i bk2: 128a 8629i bk3: 128a 8611i bk4: 128a 8618i bk5: 128a 8622i bk6: 88a 8675i bk7: 88a 8668i bk8: 120a 8630i bk9: 120a 8620i bk10: 128a 8629i bk11: 128a 8602i bk12: 128a 8620i bk13: 128a 8605i bk14: 128a 8629i bk15: 128a 8587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.439933
Bank_Level_Parallism_Col = 1.402256
Bank_Level_Parallism_Ready = 1.128586
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.402256 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 988 
Wasted_Row = 65 
Idle = 5770 

BW Util Bottlenecks: 
RCDc_limit = 266 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 794 
rwq = 0 
CCDLc_limit_alone = 794 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6797 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225413 
Issued_on_Two_Bus_Simul_Util = 0.002507 
issued_two_Eff = 0.011122 
queue_avg = 1.730940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=1.73094
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6796 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3700 dram_eff=0.5276
bk0: 128a 8637i bk1: 128a 8641i bk2: 128a 8648i bk3: 128a 8620i bk4: 128a 8648i bk5: 128a 8636i bk6: 88a 8661i bk7: 88a 8665i bk8: 120a 8632i bk9: 120a 8608i bk10: 128a 8624i bk11: 128a 8557i bk12: 128a 8624i bk13: 128a 8627i bk14: 128a 8638i bk15: 128a 8609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466735
Bank_Level_Parallism_Col = 1.433475
Bank_Level_Parallism_Ready = 1.148053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.433475 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 888 
Wasted_Row = 76 
Idle = 5859 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 722 
rwq = 0 
CCDLc_limit_alone = 722 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6796 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225527 
Issued_on_Two_Bus_Simul_Util = 0.002393 
issued_two_Eff = 0.010611 
queue_avg = 1.468262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.46826
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6796 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3696 dram_eff=0.5281
bk0: 128a 8640i bk1: 128a 8633i bk2: 128a 8634i bk3: 128a 8634i bk4: 128a 8639i bk5: 128a 8635i bk6: 88a 8672i bk7: 88a 8670i bk8: 120a 8627i bk9: 120a 8605i bk10: 128a 8598i bk11: 128a 8519i bk12: 128a 8629i bk13: 128a 8645i bk14: 128a 8629i bk15: 128a 8611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.470968
Bank_Level_Parallism_Col = 1.427380
Bank_Level_Parallism_Ready = 1.152664
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.427380 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 935 
Wasted_Row = 58 
Idle = 5830 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 780 
rwq = 0 
CCDLc_limit_alone = 780 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6796 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225527 
Issued_on_Two_Bus_Simul_Util = 0.002393 
issued_two_Eff = 0.010611 
queue_avg = 1.694701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.6947
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6795 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3587 dram_eff=0.5442
bk0: 128a 8635i bk1: 128a 8631i bk2: 128a 8638i bk3: 128a 8634i bk4: 128a 8638i bk5: 128a 8624i bk6: 88a 8664i bk7: 88a 8650i bk8: 120a 8627i bk9: 120a 8594i bk10: 128a 8628i bk11: 128a 8568i bk12: 128a 8650i bk13: 128a 8635i bk14: 128a 8629i bk15: 128a 8616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.483748
Bank_Level_Parallism_Col = 1.438783
Bank_Level_Parallism_Ready = 1.122439
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.438783 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 886 
Wasted_Row = 54 
Idle = 5883 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 727 
rwq = 0 
CCDLc_limit_alone = 727 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6795 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225641 
Issued_on_Two_Bus_Simul_Util = 0.002279 
issued_two_Eff = 0.010101 
queue_avg = 1.595214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=1.59521
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6792 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3601 dram_eff=0.5421
bk0: 128a 8636i bk1: 128a 8640i bk2: 128a 8643i bk3: 128a 8629i bk4: 128a 8630i bk5: 128a 8637i bk6: 88a 8677i bk7: 88a 8664i bk8: 120a 8628i bk9: 120a 8599i bk10: 128a 8616i bk11: 128a 8546i bk12: 128a 8645i bk13: 128a 8642i bk14: 128a 8627i bk15: 128a 8618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.484375
Bank_Level_Parallism_Col = 1.446429
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.446429 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 864 
Wasted_Row = 64 
Idle = 5895 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 708 
rwq = 0 
CCDLc_limit_alone = 708 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6792 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225983 
Issued_on_Two_Bus_Simul_Util = 0.001937 
issued_two_Eff = 0.008573 
queue_avg = 1.690142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.69014
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6794 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3647 dram_eff=0.5352
bk0: 128a 8638i bk1: 128a 8641i bk2: 128a 8645i bk3: 128a 8634i bk4: 128a 8632i bk5: 128a 8627i bk6: 88a 8669i bk7: 88a 8657i bk8: 120a 8630i bk9: 120a 8612i bk10: 128a 8637i bk11: 128a 8635i bk12: 128a 8656i bk13: 128a 8644i bk14: 128a 8642i bk15: 128a 8629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.423542
Bank_Level_Parallism_Col = 1.383250
Bank_Level_Parallism_Ready = 1.072746
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.383250 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 879 
Wasted_Row = 66 
Idle = 5878 

BW Util Bottlenecks: 
RCDc_limit = 234 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 737 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6794 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225755 
Issued_on_Two_Bus_Simul_Util = 0.002165 
issued_two_Eff = 0.009591 
queue_avg = 1.652422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.65242
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6798 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3714 dram_eff=0.5256
bk0: 128a 8629i bk1: 128a 8628i bk2: 128a 8651i bk3: 128a 8658i bk4: 128a 8635i bk5: 128a 8633i bk6: 88a 8668i bk7: 88a 8662i bk8: 120a 8632i bk9: 120a 8618i bk10: 128a 8631i bk11: 128a 8600i bk12: 128a 8647i bk13: 128a 8623i bk14: 128a 8641i bk15: 128a 8648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.413770
Bank_Level_Parallism_Col = 1.370590
Bank_Level_Parallism_Ready = 1.105533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.370590 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 924 
Wasted_Row = 58 
Idle = 5841 

BW Util Bottlenecks: 
RCDc_limit = 238 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 770 
rwq = 0 
CCDLc_limit_alone = 770 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6798 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225299 
Issued_on_Two_Bus_Simul_Util = 0.002621 
issued_two_Eff = 0.011634 
queue_avg = 1.616752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=1.61675
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6797 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3695 dram_eff=0.5283
bk0: 128a 8635i bk1: 128a 8631i bk2: 128a 8660i bk3: 128a 8643i bk4: 128a 8631i bk5: 128a 8611i bk6: 88a 8663i bk7: 88a 8655i bk8: 120a 8643i bk9: 120a 8622i bk10: 128a 8629i bk11: 128a 8621i bk12: 128a 8663i bk13: 128a 8639i bk14: 128a 8647i bk15: 128a 8634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.397358
Bank_Level_Parallism_Col = 1.357342
Bank_Level_Parallism_Ready = 1.073258
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.357342 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 933 
Wasted_Row = 67 
Idle = 5823 

BW Util Bottlenecks: 
RCDc_limit = 263 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 744 
rwq = 0 
CCDLc_limit_alone = 744 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6797 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225413 
Issued_on_Two_Bus_Simul_Util = 0.002507 
issued_two_Eff = 0.011122 
queue_avg = 1.489459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.48946
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6794 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3821 dram_eff=0.5109
bk0: 128a 8632i bk1: 128a 8632i bk2: 128a 8645i bk3: 128a 8625i bk4: 128a 8641i bk5: 128a 8624i bk6: 88a 8670i bk7: 88a 8663i bk8: 120a 8653i bk9: 120a 8636i bk10: 128a 8628i bk11: 128a 8589i bk12: 128a 8637i bk13: 128a 8629i bk14: 128a 8659i bk15: 128a 8643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.385695
Bank_Level_Parallism_Col = 1.355932
Bank_Level_Parallism_Ready = 1.081967
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.355932 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 954 
Wasted_Row = 86 
Idle = 5783 

BW Util Bottlenecks: 
RCDc_limit = 292 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 744 
rwq = 0 
CCDLc_limit_alone = 744 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6794 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225755 
Issued_on_Two_Bus_Simul_Util = 0.002165 
issued_two_Eff = 0.009591 
queue_avg = 1.615271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=1.61527
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6794 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3667 dram_eff=0.5323
bk0: 128a 8627i bk1: 128a 8620i bk2: 128a 8632i bk3: 128a 8629i bk4: 128a 8654i bk5: 128a 8651i bk6: 88a 8672i bk7: 88a 8663i bk8: 120a 8647i bk9: 120a 8634i bk10: 128a 8631i bk11: 128a 8573i bk12: 128a 8630i bk13: 128a 8616i bk14: 128a 8642i bk15: 128a 8633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.433743
Bank_Level_Parallism_Col = 1.403744
Bank_Level_Parallism_Ready = 1.103996
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.403744 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 890 
Wasted_Row = 86 
Idle = 5847 

BW Util Bottlenecks: 
RCDc_limit = 247 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 720 
rwq = 0 
CCDLc_limit_alone = 720 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6794 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225755 
Issued_on_Two_Bus_Simul_Util = 0.002165 
issued_two_Eff = 0.009591 
queue_avg = 1.392593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.39259
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=6794 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2225
n_activity=3655 dram_eff=0.5341
bk0: 128a 8627i bk1: 128a 8628i bk2: 128a 8649i bk3: 128a 8635i bk4: 128a 8643i bk5: 128a 8629i bk6: 88a 8659i bk7: 88a 8671i bk8: 120a 8626i bk9: 120a 8591i bk10: 128a 8638i bk11: 128a 8593i bk12: 128a 8635i bk13: 128a 8632i bk14: 128a 8641i bk15: 128a 8641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.433821
Bank_Level_Parallism_Col = 1.398528
Bank_Level_Parallism_Ready = 1.114754
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.398528 

BW Util details:
bwutil = 0.222450 
total_CMD = 8775 
util_bw = 1952 
Wasted_Col = 912 
Wasted_Row = 75 
Idle = 5836 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 763 
rwq = 0 
CCDLc_limit_alone = 763 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8775 
n_nop = 6794 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.222450 
Either_Row_CoL_Bus_Util = 0.225755 
Issued_on_Two_Bus_Simul_Util = 0.002165 
issued_two_Eff = 0.009591 
queue_avg = 1.740285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=1.74028

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1777, Miss = 987, Miss_rate = 0.555, Pending_hits = 30, Reservation_fails = 461
L2_cache_bank[1]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1300, Miss = 984, Miss_rate = 0.757, Pending_hits = 12, Reservation_fails = 154
L2_cache_bank[3]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1616, Miss = 984, Miss_rate = 0.609, Pending_hits = 24, Reservation_fails = 225
L2_cache_bank[5]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 978, Miss = 976, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 980, Miss = 968, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 986, Miss = 984, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 984, Miss = 984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 980, Miss = 976, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 978, Miss = 978, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 986, Miss = 980, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 984, Miss = 984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 978, Miss = 978, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 978, Miss = 976, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 979, Miss = 976, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 977, Miss = 977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 979, Miss = 976, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 977, Miss = 976, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 977, Miss = 976, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 64290
L2_total_cache_misses = 62516
L2_total_cache_miss_rate = 0.9724
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 840
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46865
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1520
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62507
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1604
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.065

icnt_total_pkts_mem_to_simt=64290
icnt_total_pkts_simt_to_mem=63007
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.46377
	minimum = 5
	maximum = 82
Network latency average = 7.1718
	minimum = 5
	maximum = 82
Slowest packet = 64010
Flit latency average = 7.1718
	minimum = 5
	maximum = 82
Slowest flit = 64010
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0921436
	minimum = 0.0738499 (at node 40)
	maximum = 0.170702 (at node 44)
Accepted packet rate average = 0.0921436
	minimum = 0.0738499 (at node 40)
	maximum = 0.136199 (at node 29)
Injected flit rate average = 0.0921436
	minimum = 0.0738499 (at node 40)
	maximum = 0.170702 (at node 44)
Accepted flit rate average= 0.0921436
	minimum = 0.0738499 (at node 40)
	maximum = 0.136199 (at node 29)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.29427 (2 samples)
	minimum = 5 (2 samples)
	maximum = 82.5 (2 samples)
Network latency average = 7.04896 (2 samples)
	minimum = 5 (2 samples)
	maximum = 82.5 (2 samples)
Flit latency average = 7.04896 (2 samples)
	minimum = 5 (2 samples)
	maximum = 82.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0826254 (2 samples)
	minimum = 0.0659242 (2 samples)
	maximum = 0.16195 (2 samples)
Accepted packet rate average = 0.0826254 (2 samples)
	minimum = 0.0659242 (2 samples)
	maximum = 0.120155 (2 samples)
Injected flit rate average = 0.0826254 (2 samples)
	minimum = 0.0659242 (2 samples)
	maximum = 0.16195 (2 samples)
Accepted flit rate average = 0.0826254 (2 samples)
	minimum = 0.0659242 (2 samples)
	maximum = 0.120155 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 2 sec (182 sec)
gpgpu_simulation_rate = 197866 (inst/sec)
gpgpu_simulation_rate = 82 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949db0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 10346
gpu_sim_insn = 19006833
gpu_ipc =    1837.1189
gpu_tot_sim_cycle = 25368
gpu_tot_sim_insn = 55018587
gpu_tot_ipc =    2168.8186
gpu_tot_issued_cta = 5862
gpu_occupancy = 93.1517% 
gpu_tot_occupancy = 95.3519% 
max_total_param_size = 0
gpu_stall_dramfull = 1590
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0296
partiton_level_parallism_total  =       3.7193
partiton_level_parallism_util =       9.6800
partiton_level_parallism_util_total  =       7.8144
L2_BW  =     141.0841 GB/Sec
L2_BW_total  =     175.5360 GB/Sec
gpu_total_sim_rate=203772

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1000687
	L1I_total_cache_misses = 19203
	L1I_total_cache_miss_rate = 0.0192
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 2451, Miss = 2398, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2352, Miss = 2352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2352, Miss = 2352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2336, Miss = 2336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2308, Miss = 2307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2368, Miss = 2368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2320, Miss = 2320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2336, Miss = 2336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2368, Miss = 2368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2320, Miss = 2320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2320, Miss = 2320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2320, Miss = 2320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2416, Miss = 2416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2432, Miss = 2432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2336, Miss = 2336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 2320, Miss = 2320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 2336, Miss = 2336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2358, Miss = 2329, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2352, Miss = 2352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2306, Miss = 2306, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2320, Miss = 2320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2368, Miss = 2368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2320, Miss = 2320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2368, Miss = 2368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2352, Miss = 2352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2320, Miss = 2320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2416, Miss = 2416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 2354, Miss = 2354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 2468, Miss = 2467, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 2320, Miss = 2320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 2310, Miss = 2309, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 2358, Miss = 2329, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 2352, Miss = 2352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 2384, Miss = 2384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 2352, Miss = 2352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 2336, Miss = 2336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 2352, Miss = 2352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 2320, Miss = 2320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 2288, Miss = 2288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 93969
	L1D_total_cache_misses = 93855
	L1D_total_cache_miss_rate = 0.9988
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 594016
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0086
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 70314
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 588896
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 981484
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19203
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93899
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 594016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 70
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1000687

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
410, 328, 328, 328, 328, 328, 328, 328, 328, 328, 328, 328, 328, 328, 328, 328, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 608, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 
gpgpu_n_tot_thrd_icount = 58040608
gpgpu_n_tot_w_icount = 1813769
gpgpu_n_stall_shd_mem = 125340
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 93798
gpgpu_n_mem_write_global = 70
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 3000149
gpgpu_n_store_insn = 70
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 19008512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1672797	W0_Idle:966023	W0_Scoreboard:1909615	W1:709	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1813060
single_issue_nums: WS0:453732	WS1:453525	WS2:453256	WS3:453256	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 750384 {8:93798,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2800 {40:70,}
traffic_breakdown_coretomem[INST_ACC_R] = 3224 {8:403,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3751920 {40:93798,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 560 {8:70,}
traffic_breakdown_memtocore[INST_ACC_R] = 64480 {40:1612,}
maxmflatency = 507 
max_icnt2mem_latency = 340 
maxmrqlatency = 134 
max_icnt2sh_latency = 60 
averagemflatency = 252 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 8 
mrq_lat_table:5712 	13731 	12725 	13170 	9003 	7374 	821 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30725 	63303 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	171 	51453 	28807 	9831 	3373 	715 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	60282 	30599 	2985 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        58        64        56        56        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        60        64        56        56        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      3194      5596      5928      5911      6656      6885      7856      7928      4184      1983      2207      2075      3518      3549      4562      4492 
dram[1]:      3303      5540      5937      5886      6664      6890      7921      7881      2008      1991      1984      2051      3516      3552      4508      4437 
dram[2]:      5535      5483      5731      5937      6658      6885      7597      7965      2049      2031      8753      2147      3518      3515      4497      4578 
dram[3]:      5483      5495      5738      5899      6664      6878      7590      7970      2060      2043      2032      2104      3525      3522      4513      4585 
dram[4]:      5514      5452      5759      5942      6810      6798      7666      7657      2092      2077      2135      2193      3491      3528      6325      4591 
dram[5]:      5523      5439      5766      5898      6817      6806      7661      7666      2101      4922      2073      2145      3542      3491      4453      4603 
dram[6]:      5322      5367      5692      5945      6952      6926      7688      7570      2003      1984      2043      2091      3528      3530      4508      4566 
dram[7]:      5387      5329      5692      5892      6961      6947      7666      7578      2014      1996      1990      2056      3542      3518      4514      4581 
dram[8]:      5581      5458      5868      5949      6659      6969      7746      7779      1971      1990      2079      2055      3532      3525      4530      4581 
dram[9]:      5588      5464      5875      5896      6644      6979      7755      7798      1983      2003      1996      1976      3540      3534      4490      4562 
dram[10]:      5560      5406      5802      5598      6652      6955      7678      7676      1972      1991      2099      2029      3516      3547      4557      4595 
dram[11]:      5545      5336      5807      5605      6670      6938      7678      7674      1984      2000      2051      1978      3504      3554      4502      4603 
dram[12]:      5576      5560      5810      5954      6740      6757      7856      7657      1995      2014      2140      2051      3511      3542      4544      4615 
dram[13]:      5586      5511      5807      5903      6748      6717      7893      7662      2007      2022      4886      3734      3518      3525      4473      4621 
dram[14]:      5463      5581      5841      5956      6769      6942      7905      7712      2002      1996      2101      2079      3520      3534      4579      4573 
dram[15]:      5459      5589      5850      5904      6774      6950      7916      7715      2015      2012      6111      2003      3492      5910      4586      4554 
dram[16]:      5569      5630      5908      5607      6781      6961      7923      7633      1967      1988      2079      2055      3523      3551      4544      4579 
dram[17]:      5560      5565      5918      5615      6786      6966      7911      7637      1979      1996      2012      1972      3520      3539      4554      4518 
dram[18]:      5584      5464      5939      5654      6704      6651      7757      7638      1964      1983      3557      2020      3515      3534      4562      4597 
dram[19]:      5545      5536      5945      5649      6711      6652      7762      7645      1966      1993      2065      1967      3508      3539      4562      4545 
dram[20]:      5600      5351      5925      5713      6639      6899      7572      7953      2044      2061      2157      2101      3540      3544      4478      4497 
dram[21]:      5545      5358      5932      5733      6646      6966      7566      7958      2053      2070      2109      2043      3508      3501      4485      4496 
dram[22]:      5589      5494      5940      5726      6902      6954      7614      7703      1976      1995      2084      2060      3528      3530      4490      4564 
dram[23]:      5531      5427      5949      5708      6916      6962      7620      7666      1984      2002      2015      1979      3477      3534      4441      4585 
dram[24]:      5603      5560      5511      6029      6825      6973      7775      7933      1972      1991      2082      2029      3532      3540      4585      4579 
dram[25]:      5612      5572      5506      6038      6832      6914      7784      7881      1983      2000      2038      1976      3515      3530      4591      4586 
dram[26]:      5464      5495      5607      6045      6943      6753      7912      7950      2019      2039      2135      2079      3530      3534      5600      4545 
dram[27]:      5475      5459      5577      6053      6971      6752      7876      7960      2031      2048      2087      2020      3518      3549      4466      4542 
dram[28]:      5577      5446      5935      6062      6616      6695      7714      7645      2061      2077      2169      2118      3540      3554      4567      4586 
dram[29]:      5536      5184      5940      6069      6622      6700      7693      7656      2068      2085      3420      2056      3547      3549      4574      4598 
dram[30]:      5583      5607      5939      5731      6868      6748      7810      7674      1978      1996      2080      2034      3558      3546      4561      4574 
dram[31]:      5588      5598      5891      5743      6873      6759      7815      7656      1990      2003      2043      1983      3564      3510      4569      4583 
average row accesses per activate:
dram[0]: 23.166666 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 37.666668 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 45.333332 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 45.333332 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 40.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 62.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 62.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 45.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 46.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 45.000000 44.000000 60.000000 60.000000 43.000000 43.333332 64.000000 64.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 43.000000 64.000000 64.000000 43.000000 64.000000 43.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 26.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[21]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 29.666666 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[26]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 32.750000 64.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 62537/1050 = 59.559048
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       139       128       128       128       128       128        96        88       113       120       128       128       128       128       128       128 
dram[1]:       136       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[2]:       136       128       128       128       128       128        96        88       112       120       129       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       129       128 
dram[5]:       128       128       128       128       128       128        96        88       112       121       128       128       128       128       128       128 
dram[6]:       128       128       128       128       128       124        96        88       112       120       128       128       128       124       128       128 
dram[7]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[8]:       128       128       128       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[9]:       128       128       128       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[10]:       128       128       128       128       128       128        90        88       120       120       128       128       128       128       128       128 
dram[11]:       128       128       128       128       128       128        92        88       120       120       128       128       128       128       128       128 
dram[12]:       128       128       128       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[13]:       129       128       128       128       128       128        90        88       120       120       129       130       128       128       128       128 
dram[14]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[15]:       128       128       128       128       128       128        88        88       120       120       129       128       128       129       128       129 
dram[16]:       128       128       128       128       128       128        88        88       120       120       128       128       128       129       128       128 
dram[17]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[18]:       128       128       128       128       128       128        88        88       120       120       130       128       128       128       128       128 
dram[19]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[20]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[21]:       128       129       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[22]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[23]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[24]:       128       128       128       128       128       128        89        88       120       120       128       128       128       128       128       128 
dram[25]:       128       128       128       128       128       128        89        88       120       120       128       128       128       128       128       128 
dram[26]:       129       128       128       128       128       128        88        88       120       120       128       128       128       128       131       128 
dram[27]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[28]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[29]:       128       128       128       128       128       128        88        88       120       120       129       128       128       128       128       128 
dram[30]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[31]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
total dram reads = 62537
bank skew: 139/88 = 1.58
chip skew: 1964/1944 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        737       379       367       362       364       368       382       382       466       404       426       387       368       374       380       375
dram[1]:        353       364       365       359       364       364       391       377       384       401       388       391       372       379       378       372
dram[2]:        355       371       368       365       360       363       386       384       396       386       394       389       372       379       379       364
dram[3]:        371       368       375       364       372       365       382       393       379       391       381       380       378       377       381       369
dram[4]:        364       368       372       364       372       369       384       378       375       387       395       388       375       373       374       369
dram[5]:        369       366       372       376       364       366       382       384       382       390       381       380       374       374       368       370
dram[6]:        366       365       368       376       364       373       382       380       379       382       387       382       371       378       373       370
dram[7]:        368       364       368       366       368       366       399       383       384       394       383       391       375       371       377       371
dram[8]:        368       368       366       364       368       365       394       389       397       402       393       413       372       374       377       369
dram[9]:        374       366       368       380       365       370       386       387       399       413       389       393       370       375       378       371
dram[10]:        371       364       369       367       365       364       394       368       378       386       384       388       367       371       380       379
dram[11]:        378       372       382       371       363       364       394       373       398       410       376       378       371       379       384       378
dram[12]:        375       377       381       366       362       366       368       376       395       407       383       392       369       377       382       382
dram[13]:        377       377       364       366       360       364       377       375       388       401       375       383       370       377       376       379
dram[14]:        370       377       379       367       361       363       386       374       399       412       388       401       370       378       381       373
dram[15]:        378       379       371       370       362       365       372       372       405       404       385       392       373       379       382       372
dram[16]:        376       371       371       372       361       366       372       378       382       394       383       402       378       374       385       373
dram[17]:        371       379       366       365       366       365       385       380       404       422       379       393       372       374       381       372
dram[18]:        367       380       367       364       363       361       376       372       389       404       393       387       372       382       383       379
dram[19]:        372       385       384       369       366       362       377       377       386       413       375       382       376       372       378       375
dram[20]:        375       375       381       364       366       361       374       391       383       412       384       395       374       376       365       375
dram[21]:        377       372       378       370       366       368       371       391       386       406       377       387       374       384       373       379
dram[22]:        371       367       361       372       361       364       372       385       381       406       383       398       375       385       373       387
dram[23]:        377       376       364       368       367       369       374       376       390       411       382       390       376       378       370       400
dram[24]:        382       369       366       367       362       364       370       378       382       410       385       405       373       375       368       378
dram[25]:        388       378       365       368       363       365       373       384       395       417       380       392       369       372       372       376
dram[26]:        387       367       371       369       366       370       377       389       383       406       380       384       369       372       362       380
dram[27]:        376       378       365       370       366       366       372       385       393       400       379       380       369       374       376       386
dram[28]:        379       365       360       372       366       369       386       382       388       392       388       393       368       374       373       384
dram[29]:        382       380       364       380       368       369       378       377       390       403       382       383       377       377       372       388
dram[30]:        379       380       373       366       366       366       375       378       385       388       388       396       384       375       368       374
dram[31]:        385       379       362       371       368       367       382       383       396       427       380       396       379       377       373       377
maximum mf latency per bank:
dram[0]:        375       355       343       320       329       340       325       341       491       362       507       366       336       340       346       342
dram[1]:        349       324       321       322       334       358       336       338       331       353       460       408       333       369       340       361
dram[2]:        363       342       337       338       346       349       333       352       466       349       485       338       337       362       346       340
dram[3]:        344       362       341       331       351       333       331       354       336       355       404       351       343       344       358       342
dram[4]:        331       355       338       347       342       333       331       336       340       354       406       345       341       346       337       332
dram[5]:        336       329       344       390       336       369       354       346       335       332       351       332       347       362       331       333
dram[6]:        331       330       340       372       337       357       322       333       333       334       361       371       343       328       334       343
dram[7]:        337       332       349       334       357       332       401       388       332       340       361       379       336       338       335       341
dram[8]:        332       330       331       330       348       334       393       392       332       343       389       444       332       339       349       334
dram[9]:        343       332       330       361       334       349       364       337       335       374       388       442       342       334       370       363
dram[10]:        341       334       328       376       331       330       358       329       332       348       341       337       330       335       370       342
dram[11]:        340       344       392       355       356       342       355       392       363       380       335       336       355       349       370       364
dram[12]:        339       353       397       330       350       339       357       339       363       390       344       341       357       342       361       367
dram[13]:        339       349       350       331       318       333       341       348       340       367       334       331       339       355       344       363
dram[14]:        340       342       382       348       329       332       335       346       347       376       385       449       334       350       356       336
dram[15]:        349       361       348       346       333       343       336       352       357       346       375       436       333       348       367       375
dram[16]:        346       340       347       335       326       350       330       324       332       339       371       432       341       327       370       359
dram[17]:        363       379       335       333       373       325       336       330       357       388       358       442       332       336       352       335
dram[18]:        324       364       332       358       366       326       326       333       365       390       383       323       334       356       347       365
dram[19]:        341       353       360       345       333       358       334       341       331       395       332       335       331       336       348       355
dram[20]:        346       324       355       336       345       374       332       375       332       399       334       344       333       336       329       356
dram[21]:        370       359       364       344       345       357       330       368       333       374       332       338       345       349       353       380
dram[22]:        346       322       323       341       350       350       334       353       331       375       384       425       335       352       362       385
dram[23]:        357       343       330       346       332       350       331       353       337       363       378       423       371       360       333       404
dram[24]:        372       327       328       345       344       336       332       355       332       378       363       429       367       329       333       350
dram[25]:        367       365       335       331       332       368       337       348       340       378       355       410       352       333       369       340
dram[26]:        380       330       342       343       331       382       352       348       346       384       347       346       349       333       371       385
dram[27]:        367       352       337       357       344       359       340       336       354       378       333       380       348       338       371       392
dram[28]:        372       335       331       358       382       390       341       339       358       375       335       338       342       354       335       360
dram[29]:        399       363       336       361       330       340       337       332       338       335       334       365       354       342       352       354
dram[30]:        352       334       353       340       330       347       334       333       339       332       357       391       367       328       364       343
dram[31]:        362       364       320       341       342       332       344       338       334       402       346       388       353       346       339       350
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12819 n_act=37 n_pre=21 n_ref_event=0 n_req=1964 n_rd=1964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1325
n_activity=3842 dram_eff=0.5112
bk0: 139a 14574i bk1: 128a 14676i bk2: 128a 14685i bk3: 128a 14685i bk4: 128a 14691i bk5: 128a 14684i bk6: 96a 14701i bk7: 88a 14708i bk8: 113a 14649i bk9: 120a 14654i bk10: 128a 14694i bk11: 128a 14672i bk12: 128a 14691i bk13: 128a 14687i bk14: 128a 14680i bk15: 128a 14669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981161
Row_Buffer_Locality_read = 0.981161
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.418883
Bank_Level_Parallism_Col = 1.389588
Bank_Level_Parallism_Ready = 1.086558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389588 

BW Util details:
bwutil = 0.132533 
total_CMD = 14819 
util_bw = 1964 
Wasted_Col = 917 
Wasted_Row = 127 
Idle = 11811 

BW Util Bottlenecks: 
RCDc_limit = 306 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 694 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12819 
Read = 1964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1964 
total_req = 1964 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1964 
Row_Bus_Util =  0.003914 
CoL_Bus_Util = 0.132533 
Either_Row_CoL_Bus_Util = 0.134962 
Issued_on_Two_Bus_Simul_Util = 0.001485 
issued_two_Eff = 0.011000 
queue_avg = 0.941764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.941764
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12828 n_act=33 n_pre=17 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1323
n_activity=3690 dram_eff=0.5312
bk0: 136a 14648i bk1: 128a 14674i bk2: 128a 14685i bk3: 128a 14675i bk4: 128a 14682i bk5: 128a 14656i bk6: 96a 14694i bk7: 88a 14708i bk8: 112a 14681i bk9: 120a 14650i bk10: 128a 14674i bk11: 128a 14597i bk12: 128a 14684i bk13: 128a 14677i bk14: 128a 14672i bk15: 128a 14656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983163
Row_Buffer_Locality_read = 0.983163
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.479932
Bank_Level_Parallism_Col = 1.446203
Bank_Level_Parallism_Ready = 1.126531
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.446203 

BW Util details:
bwutil = 0.132263 
total_CMD = 14819 
util_bw = 1960 
Wasted_Col = 899 
Wasted_Row = 81 
Idle = 11879 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 742 
rwq = 0 
CCDLc_limit_alone = 742 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12828 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1960 
Row_Bus_Util =  0.003374 
CoL_Bus_Util = 0.132263 
Either_Row_CoL_Bus_Util = 0.134355 
Issued_on_Two_Bus_Simul_Util = 0.001282 
issued_two_Eff = 0.009543 
queue_avg = 0.874553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.874553
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12821 n_act=34 n_pre=18 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1323
n_activity=3843 dram_eff=0.5103
bk0: 136a 14641i bk1: 128a 14675i bk2: 128a 14690i bk3: 128a 14680i bk4: 128a 14670i bk5: 128a 14670i bk6: 96a 14701i bk7: 88a 14703i bk8: 112a 14686i bk9: 120a 14669i bk10: 129a 14656i bk11: 128a 14663i bk12: 128a 14683i bk13: 128a 14675i bk14: 128a 14687i bk15: 128a 14670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982662
Row_Buffer_Locality_read = 0.982662
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407825
Bank_Level_Parallism_Col = 1.387287
Bank_Level_Parallism_Ready = 1.080061
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387287 

BW Util details:
bwutil = 0.132330 
total_CMD = 14819 
util_bw = 1961 
Wasted_Col = 934 
Wasted_Row = 121 
Idle = 11803 

BW Util Bottlenecks: 
RCDc_limit = 257 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 756 
rwq = 0 
CCDLc_limit_alone = 756 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12821 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1961 
Row_Bus_Util =  0.003509 
CoL_Bus_Util = 0.132330 
Either_Row_CoL_Bus_Util = 0.134827 
Issued_on_Two_Bus_Simul_Util = 0.001012 
issued_two_Eff = 0.007508 
queue_avg = 0.809366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.809366
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12838 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1317
n_activity=3524 dram_eff=0.5539
bk0: 128a 14676i bk1: 128a 14675i bk2: 128a 14676i bk3: 128a 14674i bk4: 128a 14670i bk5: 128a 14677i bk6: 96a 14699i bk7: 88a 14705i bk8: 112a 14689i bk9: 120a 14657i bk10: 128a 14664i bk11: 128a 14639i bk12: 128a 14688i bk13: 128a 14700i bk14: 128a 14672i bk15: 128a 14662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.457645
Bank_Level_Parallism_Col = 1.416755
Bank_Level_Parallism_Ready = 1.087090
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.416755 

BW Util details:
bwutil = 0.131723 
total_CMD = 14819 
util_bw = 1952 
Wasted_Col = 891 
Wasted_Row = 61 
Idle = 11915 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12838 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.131723 
Either_Row_CoL_Bus_Util = 0.133680 
Issued_on_Two_Bus_Simul_Util = 0.001282 
issued_two_Eff = 0.009591 
queue_avg = 0.795398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.795398
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12839 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1318
n_activity=3650 dram_eff=0.5351
bk0: 128a 14679i bk1: 128a 14670i bk2: 128a 14674i bk3: 128a 14680i bk4: 128a 14682i bk5: 128a 14656i bk6: 96a 14705i bk7: 88a 14712i bk8: 112a 14694i bk9: 120a 14663i bk10: 128a 14675i bk11: 128a 14666i bk12: 128a 14693i bk13: 128a 14682i bk14: 129a 14654i bk15: 128a 14664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.442578
Bank_Level_Parallism_Col = 1.406660
Bank_Level_Parallism_Ready = 1.087046
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.406660 

BW Util details:
bwutil = 0.131790 
total_CMD = 14819 
util_bw = 1953 
Wasted_Col = 883 
Wasted_Row = 81 
Idle = 11902 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 721 
rwq = 0 
CCDLc_limit_alone = 721 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12839 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.003374 
CoL_Bus_Util = 0.131790 
Either_Row_CoL_Bus_Util = 0.133612 
Issued_on_Two_Bus_Simul_Util = 0.001552 
issued_two_Eff = 0.011616 
queue_avg = 0.825089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.825089
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12834 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1318
n_activity=3678 dram_eff=0.531
bk0: 128a 14681i bk1: 128a 14679i bk2: 128a 14676i bk3: 128a 14668i bk4: 128a 14683i bk5: 128a 14656i bk6: 96a 14696i bk7: 88a 14695i bk8: 112a 14684i bk9: 121a 14642i bk10: 128a 14662i bk11: 128a 14632i bk12: 128a 14682i bk13: 128a 14686i bk14: 128a 14696i bk15: 128a 14679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.463917
Bank_Level_Parallism_Col = 1.443488
Bank_Level_Parallism_Ready = 1.119304
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.443488 

BW Util details:
bwutil = 0.131790 
total_CMD = 14819 
util_bw = 1953 
Wasted_Col = 851 
Wasted_Row = 106 
Idle = 11909 

BW Util Bottlenecks: 
RCDc_limit = 254 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 686 
rwq = 0 
CCDLc_limit_alone = 686 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12834 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.003374 
CoL_Bus_Util = 0.131790 
Either_Row_CoL_Bus_Util = 0.133950 
Issued_on_Two_Bus_Simul_Util = 0.001215 
issued_two_Eff = 0.009068 
queue_avg = 0.788110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.78811
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12848 n_act=32 n_pre=16 n_ref_event=0 n_req=1944 n_rd=1944 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1312
n_activity=3663 dram_eff=0.5307
bk0: 128a 14680i bk1: 128a 14672i bk2: 128a 14671i bk3: 128a 14665i bk4: 128a 14690i bk5: 124a 14683i bk6: 96a 14709i bk7: 88a 14724i bk8: 112a 14691i bk9: 120a 14658i bk10: 128a 14660i bk11: 128a 14665i bk12: 128a 14705i bk13: 124a 14683i bk14: 128a 14686i bk15: 128a 14668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983539
Row_Buffer_Locality_read = 0.983539
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.430349
Bank_Level_Parallism_Col = 1.393162
Bank_Level_Parallism_Ready = 1.107510
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393162 

BW Util details:
bwutil = 0.131183 
total_CMD = 14819 
util_bw = 1944 
Wasted_Col = 877 
Wasted_Row = 72 
Idle = 11926 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 717 
rwq = 0 
CCDLc_limit_alone = 717 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12848 
Read = 1944 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1944 
total_req = 1944 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1944 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.131183 
Either_Row_CoL_Bus_Util = 0.133005 
Issued_on_Two_Bus_Simul_Util = 0.001417 
issued_two_Eff = 0.010654 
queue_avg = 0.691005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.691005
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12840 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1317
n_activity=3658 dram_eff=0.5336
bk0: 128a 14673i bk1: 128a 14677i bk2: 128a 14668i bk3: 128a 14671i bk4: 128a 14679i bk5: 128a 14673i bk6: 96a 14700i bk7: 88a 14705i bk8: 112a 14684i bk9: 120a 14659i bk10: 128a 14672i bk11: 128a 14619i bk12: 128a 14685i bk13: 128a 14667i bk14: 128a 14674i bk15: 128a 14660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.463664
Bank_Level_Parallism_Col = 1.425815
Bank_Level_Parallism_Ready = 1.110656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.425815 

BW Util details:
bwutil = 0.131723 
total_CMD = 14819 
util_bw = 1952 
Wasted_Col = 914 
Wasted_Row = 65 
Idle = 11888 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 740 
rwq = 0 
CCDLc_limit_alone = 740 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12840 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.131723 
Either_Row_CoL_Bus_Util = 0.133545 
Issued_on_Two_Bus_Simul_Util = 0.001417 
issued_two_Eff = 0.010611 
queue_avg = 0.822255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.822255
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12840 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1323
n_activity=3710 dram_eff=0.5283
bk0: 128a 14670i bk1: 128a 14665i bk2: 128a 14701i bk3: 128a 14687i bk4: 128a 14684i bk5: 128a 14680i bk6: 96a 14715i bk7: 88a 14719i bk8: 120a 14679i bk9: 120a 14659i bk10: 128a 14658i bk11: 128a 14620i bk12: 128a 14679i bk13: 128a 14666i bk14: 128a 14671i bk15: 128a 14665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.440787
Bank_Level_Parallism_Col = 1.392659
Bank_Level_Parallism_Ready = 1.103061
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392659 

BW Util details:
bwutil = 0.132263 
total_CMD = 14819 
util_bw = 1960 
Wasted_Col = 939 
Wasted_Row = 48 
Idle = 11872 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 779 
rwq = 0 
CCDLc_limit_alone = 779 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12840 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.132263 
Either_Row_CoL_Bus_Util = 0.133545 
Issued_on_Two_Bus_Simul_Util = 0.001957 
issued_two_Eff = 0.014654 
queue_avg = 0.856603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.856603
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12837 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1323
n_activity=3607 dram_eff=0.5434
bk0: 128a 14668i bk1: 128a 14657i bk2: 128a 14675i bk3: 128a 14660i bk4: 128a 14689i bk5: 128a 14680i bk6: 96a 14718i bk7: 88a 14712i bk8: 120a 14678i bk9: 120a 14663i bk10: 128a 14652i bk11: 128a 14581i bk12: 128a 14686i bk13: 128a 14675i bk14: 128a 14686i bk15: 128a 14684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.464578
Bank_Level_Parallism_Col = 1.439774
Bank_Level_Parallism_Ready = 1.155612
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439774 

BW Util details:
bwutil = 0.132263 
total_CMD = 14819 
util_bw = 1960 
Wasted_Col = 884 
Wasted_Row = 92 
Idle = 11883 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 739 
rwq = 0 
CCDLc_limit_alone = 739 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12837 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.132263 
Either_Row_CoL_Bus_Util = 0.133747 
Issued_on_Two_Bus_Simul_Util = 0.001755 
issued_two_Eff = 0.013118 
queue_avg = 0.977529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.977529
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12834 n_act=32 n_pre=16 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1319
n_activity=3624 dram_eff=0.5392
bk0: 128a 14659i bk1: 128a 14657i bk2: 128a 14676i bk3: 128a 14665i bk4: 128a 14700i bk5: 128a 14695i bk6: 90a 14715i bk7: 88a 14710i bk8: 120a 14673i bk9: 120a 14661i bk10: 128a 14687i bk11: 128a 14677i bk12: 128a 14689i bk13: 128a 14680i bk14: 128a 14682i bk15: 128a 14670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983623
Row_Buffer_Locality_read = 0.983623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407508
Bank_Level_Parallism_Col = 1.386404
Bank_Level_Parallism_Ready = 1.080348
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386404 

BW Util details:
bwutil = 0.131858 
total_CMD = 14819 
util_bw = 1954 
Wasted_Col = 900 
Wasted_Row = 103 
Idle = 11862 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 728 
rwq = 0 
CCDLc_limit_alone = 728 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12834 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1954 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.131858 
Either_Row_CoL_Bus_Util = 0.133950 
Issued_on_Two_Bus_Simul_Util = 0.001147 
issued_two_Eff = 0.008564 
queue_avg = 0.834874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.834874
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12835 n_act=32 n_pre=16 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.132
n_activity=3681 dram_eff=0.5314
bk0: 128a 14667i bk1: 128a 14675i bk2: 128a 14674i bk3: 128a 14670i bk4: 128a 14663i bk5: 128a 14676i bk6: 92a 14707i bk7: 88a 14706i bk8: 120a 14670i bk9: 120a 14664i bk10: 128a 14690i bk11: 128a 14681i bk12: 128a 14694i bk13: 128a 14676i bk14: 128a 14672i bk15: 128a 14680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983640
Row_Buffer_Locality_read = 0.983640
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.422034
Bank_Level_Parallism_Col = 1.389356
Bank_Level_Parallism_Ready = 1.085378
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389356 

BW Util details:
bwutil = 0.131993 
total_CMD = 14819 
util_bw = 1956 
Wasted_Col = 915 
Wasted_Row = 79 
Idle = 11869 

BW Util Bottlenecks: 
RCDc_limit = 255 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12835 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1956 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.131993 
Either_Row_CoL_Bus_Util = 0.133882 
Issued_on_Two_Bus_Simul_Util = 0.001350 
issued_two_Eff = 0.010081 
queue_avg = 1.082057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.08206
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12838 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1323
n_activity=3650 dram_eff=0.537
bk0: 128a 14676i bk1: 128a 14662i bk2: 128a 14671i bk3: 128a 14676i bk4: 128a 14682i bk5: 128a 14687i bk6: 96a 14704i bk7: 88a 14714i bk8: 120a 14677i bk9: 120a 14650i bk10: 128a 14690i bk11: 128a 14681i bk12: 128a 14680i bk13: 128a 14667i bk14: 128a 14670i bk15: 128a 14670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.423207
Bank_Level_Parallism_Col = 1.390227
Bank_Level_Parallism_Ready = 1.083163
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.390227 

BW Util details:
bwutil = 0.132263 
total_CMD = 14819 
util_bw = 1960 
Wasted_Col = 914 
Wasted_Row = 82 
Idle = 11863 

BW Util Bottlenecks: 
RCDc_limit = 217 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 785 
rwq = 0 
CCDLc_limit_alone = 785 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12838 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.132263 
Either_Row_CoL_Bus_Util = 0.133680 
Issued_on_Two_Bus_Simul_Util = 0.001822 
issued_two_Eff = 0.013629 
queue_avg = 1.048519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.04852
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12829 n_act=35 n_pre=19 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1321
n_activity=3858 dram_eff=0.5075
bk0: 129a 14650i bk1: 128a 14666i bk2: 128a 14675i bk3: 128a 14672i bk4: 128a 14689i bk5: 128a 14688i bk6: 90a 14715i bk7: 88a 14705i bk8: 120a 14676i bk9: 120a 14665i bk10: 129a 14659i bk11: 130a 14648i bk12: 128a 14673i bk13: 128a 14664i bk14: 128a 14658i bk15: 128a 14673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982125
Row_Buffer_Locality_read = 0.982125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.408942
Bank_Level_Parallism_Col = 1.381050
Bank_Level_Parallism_Ready = 1.078652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381050 

BW Util details:
bwutil = 0.132128 
total_CMD = 14819 
util_bw = 1958 
Wasted_Col = 972 
Wasted_Row = 112 
Idle = 11777 

BW Util Bottlenecks: 
RCDc_limit = 286 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12829 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1958 
Row_Bus_Util =  0.003644 
CoL_Bus_Util = 0.132128 
Either_Row_CoL_Bus_Util = 0.134287 
Issued_on_Two_Bus_Simul_Util = 0.001485 
issued_two_Eff = 0.011055 
queue_avg = 0.833052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.833052
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12839 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1317
n_activity=3603 dram_eff=0.5418
bk0: 128a 14681i bk1: 128a 14675i bk2: 128a 14684i bk3: 128a 14673i bk4: 128a 14686i bk5: 128a 14679i bk6: 88a 14712i bk7: 88a 14701i bk8: 120a 14684i bk9: 120a 14665i bk10: 128a 14670i bk11: 128a 14664i bk12: 128a 14693i bk13: 128a 14677i bk14: 128a 14684i bk15: 128a 14678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.445489
Bank_Level_Parallism_Col = 1.411870
Bank_Level_Parallism_Ready = 1.068648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.411870 

BW Util details:
bwutil = 0.131723 
total_CMD = 14819 
util_bw = 1952 
Wasted_Col = 839 
Wasted_Row = 80 
Idle = 11948 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 707 
rwq = 0 
CCDLc_limit_alone = 707 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12839 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.131723 
Either_Row_CoL_Bus_Util = 0.133612 
Issued_on_Two_Bus_Simul_Util = 0.001350 
issued_two_Eff = 0.010101 
queue_avg = 0.982657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.982657
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12827 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1319
n_activity=3832 dram_eff=0.5102
bk0: 128a 14673i bk1: 128a 14667i bk2: 128a 14673i bk3: 128a 14656i bk4: 128a 14689i bk5: 128a 14669i bk6: 88a 14713i bk7: 88a 14715i bk8: 120a 14676i bk9: 120a 14660i bk10: 129a 14672i bk11: 128a 14677i bk12: 128a 14697i bk13: 129a 14665i bk14: 128a 14676i bk15: 129a 14650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.386758
Bank_Level_Parallism_Col = 1.360206
Bank_Level_Parallism_Ready = 1.083887
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.360206 

BW Util details:
bwutil = 0.131925 
total_CMD = 14819 
util_bw = 1955 
Wasted_Col = 980 
Wasted_Row = 116 
Idle = 11768 

BW Util Bottlenecks: 
RCDc_limit = 270 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 768 
rwq = 0 
CCDLc_limit_alone = 768 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12827 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.003644 
CoL_Bus_Util = 0.131925 
Either_Row_CoL_Bus_Util = 0.134422 
Issued_on_Two_Bus_Simul_Util = 0.001147 
issued_two_Eff = 0.008534 
queue_avg = 0.876510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.87651
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12842 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1318
n_activity=3743 dram_eff=0.5218
bk0: 128a 14662i bk1: 128a 14658i bk2: 128a 14670i bk3: 128a 14658i bk4: 128a 14690i bk5: 128a 14663i bk6: 88a 14710i bk7: 88a 14712i bk8: 120a 14679i bk9: 120a 14652i bk10: 128a 14675i bk11: 128a 14647i bk12: 128a 14701i bk13: 129a 14662i bk14: 128a 14663i bk15: 128a 14664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.431765
Bank_Level_Parallism_Col = 1.396968
Bank_Level_Parallism_Ready = 1.111623
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.396968 

BW Util details:
bwutil = 0.131790 
total_CMD = 14819 
util_bw = 1953 
Wasted_Col = 961 
Wasted_Row = 83 
Idle = 11822 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 795 
rwq = 0 
CCDLc_limit_alone = 795 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12842 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.003374 
CoL_Bus_Util = 0.131790 
Either_Row_CoL_Bus_Util = 0.133410 
Issued_on_Two_Bus_Simul_Util = 0.001755 
issued_two_Eff = 0.013151 
queue_avg = 0.949794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.949794
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12839 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1317
n_activity=3701 dram_eff=0.5274
bk0: 128a 14677i bk1: 128a 14675i bk2: 128a 14691i bk3: 128a 14671i bk4: 128a 14683i bk5: 128a 14675i bk6: 88a 14714i bk7: 88a 14708i bk8: 120a 14661i bk9: 120a 14650i bk10: 128a 14681i bk11: 128a 14592i bk12: 128a 14682i bk13: 128a 14670i bk14: 128a 14676i bk15: 128a 14681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.446628
Bank_Level_Parallism_Col = 1.418800
Bank_Level_Parallism_Ready = 1.129611
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418800 

BW Util details:
bwutil = 0.131723 
total_CMD = 14819 
util_bw = 1952 
Wasted_Col = 911 
Wasted_Row = 88 
Idle = 11868 

BW Util Bottlenecks: 
RCDc_limit = 252 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 754 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12839 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.131723 
Either_Row_CoL_Bus_Util = 0.133612 
Issued_on_Two_Bus_Simul_Util = 0.001350 
issued_two_Eff = 0.010101 
queue_avg = 0.933194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.933194
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12831 n_act=35 n_pre=19 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1319
n_activity=3829 dram_eff=0.5103
bk0: 128a 14685i bk1: 128a 14677i bk2: 128a 14693i bk3: 128a 14669i bk4: 128a 14674i bk5: 128a 14674i bk6: 88a 14715i bk7: 88a 14715i bk8: 120a 14672i bk9: 120a 14654i bk10: 130a 14591i bk11: 128a 14679i bk12: 128a 14671i bk13: 128a 14650i bk14: 128a 14681i bk15: 128a 14680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982088
Row_Buffer_Locality_read = 0.982088
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388510
Bank_Level_Parallism_Col = 1.365437
Bank_Level_Parallism_Ready = 1.082907
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.365437 

BW Util details:
bwutil = 0.131858 
total_CMD = 14819 
util_bw = 1954 
Wasted_Col = 992 
Wasted_Row = 135 
Idle = 11738 

BW Util Bottlenecks: 
RCDc_limit = 284 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 779 
rwq = 0 
CCDLc_limit_alone = 779 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12831 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1954 
Row_Bus_Util =  0.003644 
CoL_Bus_Util = 0.131858 
Either_Row_CoL_Bus_Util = 0.134152 
Issued_on_Two_Bus_Simul_Util = 0.001350 
issued_two_Eff = 0.010060 
queue_avg = 0.922937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.922937
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12844 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1317
n_activity=3610 dram_eff=0.5407
bk0: 128a 14668i bk1: 128a 14661i bk2: 128a 14678i bk3: 128a 14676i bk4: 128a 14677i bk5: 128a 14676i bk6: 88a 14711i bk7: 88a 14715i bk8: 120a 14674i bk9: 120a 14654i bk10: 128a 14674i bk11: 128a 14655i bk12: 128a 14694i bk13: 128a 14685i bk14: 128a 14672i bk15: 128a 14674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.461485
Bank_Level_Parallism_Col = 1.424080
Bank_Level_Parallism_Ready = 1.078381
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.424080 

BW Util details:
bwutil = 0.131723 
total_CMD = 14819 
util_bw = 1952 
Wasted_Col = 860 
Wasted_Row = 70 
Idle = 11937 

BW Util Bottlenecks: 
RCDc_limit = 228 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 710 
rwq = 0 
CCDLc_limit_alone = 710 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12844 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.131723 
Either_Row_CoL_Bus_Util = 0.133275 
Issued_on_Two_Bus_Simul_Util = 0.001687 
issued_two_Eff = 0.012658 
queue_avg = 0.988461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.988461
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12837 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1317
n_activity=3697 dram_eff=0.528
bk0: 128a 14670i bk1: 128a 14672i bk2: 128a 14675i bk3: 128a 14661i bk4: 128a 14667i bk5: 128a 14673i bk6: 88a 14698i bk7: 88a 14710i bk8: 120a 14678i bk9: 120a 14646i bk10: 128a 14679i bk11: 128a 14676i bk12: 128a 14690i bk13: 128a 14665i bk14: 128a 14680i bk15: 128a 14657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.458062
Bank_Level_Parallism_Col = 1.424435
Bank_Level_Parallism_Ready = 1.093238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.424435 

BW Util details:
bwutil = 0.131723 
total_CMD = 14819 
util_bw = 1952 
Wasted_Col = 896 
Wasted_Row = 73 
Idle = 11898 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 729 
rwq = 0 
CCDLc_limit_alone = 729 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12837 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.131723 
Either_Row_CoL_Bus_Util = 0.133747 
Issued_on_Two_Bus_Simul_Util = 0.001215 
issued_two_Eff = 0.009082 
queue_avg = 0.964303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.964303
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12838 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1318
n_activity=3769 dram_eff=0.5182
bk0: 128a 14683i bk1: 129a 14661i bk2: 128a 14673i bk3: 128a 14655i bk4: 128a 14662i bk5: 128a 14666i bk6: 88a 14719i bk7: 88a 14712i bk8: 120a 14674i bk9: 120a 14664i bk10: 128a 14673i bk11: 128a 14646i bk12: 128a 14664i bk13: 128a 14649i bk14: 128a 14673i bk15: 128a 14631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.436304
Bank_Level_Parallism_Col = 1.400613
Bank_Level_Parallism_Ready = 1.128520
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.400613 

BW Util details:
bwutil = 0.131790 
total_CMD = 14819 
util_bw = 1953 
Wasted_Col = 1000 
Wasted_Row = 77 
Idle = 11789 

BW Util Bottlenecks: 
RCDc_limit = 278 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 794 
rwq = 0 
CCDLc_limit_alone = 794 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12838 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.003374 
CoL_Bus_Util = 0.131790 
Either_Row_CoL_Bus_Util = 0.133680 
Issued_on_Two_Bus_Simul_Util = 0.001485 
issued_two_Eff = 0.011106 
queue_avg = 1.024968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=1.02497
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12840 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1317
n_activity=3700 dram_eff=0.5276
bk0: 128a 14681i bk1: 128a 14685i bk2: 128a 14692i bk3: 128a 14664i bk4: 128a 14692i bk5: 128a 14680i bk6: 88a 14705i bk7: 88a 14709i bk8: 120a 14676i bk9: 120a 14652i bk10: 128a 14668i bk11: 128a 14601i bk12: 128a 14668i bk13: 128a 14671i bk14: 128a 14682i bk15: 128a 14653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466735
Bank_Level_Parallism_Col = 1.433475
Bank_Level_Parallism_Ready = 1.148053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.433475 

BW Util details:
bwutil = 0.131723 
total_CMD = 14819 
util_bw = 1952 
Wasted_Col = 888 
Wasted_Row = 76 
Idle = 11903 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 722 
rwq = 0 
CCDLc_limit_alone = 722 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12840 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.131723 
Either_Row_CoL_Bus_Util = 0.133545 
Issued_on_Two_Bus_Simul_Util = 0.001417 
issued_two_Eff = 0.010611 
queue_avg = 0.869424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.869424
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12840 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1317
n_activity=3696 dram_eff=0.5281
bk0: 128a 14684i bk1: 128a 14677i bk2: 128a 14678i bk3: 128a 14678i bk4: 128a 14683i bk5: 128a 14679i bk6: 88a 14716i bk7: 88a 14714i bk8: 120a 14671i bk9: 120a 14649i bk10: 128a 14642i bk11: 128a 14563i bk12: 128a 14673i bk13: 128a 14689i bk14: 128a 14673i bk15: 128a 14655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.470968
Bank_Level_Parallism_Col = 1.427380
Bank_Level_Parallism_Ready = 1.152664
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.427380 

BW Util details:
bwutil = 0.131723 
total_CMD = 14819 
util_bw = 1952 
Wasted_Col = 935 
Wasted_Row = 58 
Idle = 11874 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 780 
rwq = 0 
CCDLc_limit_alone = 780 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12840 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.131723 
Either_Row_CoL_Bus_Util = 0.133545 
Issued_on_Two_Bus_Simul_Util = 0.001417 
issued_two_Eff = 0.010611 
queue_avg = 1.003509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.00351
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12836 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1318
n_activity=3639 dram_eff=0.5367
bk0: 128a 14679i bk1: 128a 14675i bk2: 128a 14682i bk3: 128a 14678i bk4: 128a 14682i bk5: 128a 14668i bk6: 89a 14684i bk7: 88a 14694i bk8: 120a 14671i bk9: 120a 14638i bk10: 128a 14672i bk11: 128a 14612i bk12: 128a 14694i bk13: 128a 14679i bk14: 128a 14673i bk15: 128a 14660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.479602
Bank_Level_Parallism_Col = 1.436927
Bank_Level_Parallism_Ready = 1.122376
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.436927 

BW Util details:
bwutil = 0.131790 
total_CMD = 14819 
util_bw = 1953 
Wasted_Col = 898 
Wasted_Row = 66 
Idle = 11902 

BW Util Bottlenecks: 
RCDc_limit = 253 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 727 
rwq = 0 
CCDLc_limit_alone = 727 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12836 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.003374 
CoL_Bus_Util = 0.131790 
Either_Row_CoL_Bus_Util = 0.133815 
Issued_on_Two_Bus_Simul_Util = 0.001350 
issued_two_Eff = 0.010086 
queue_avg = 0.944598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.944598
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12835 n_act=32 n_pre=16 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1318
n_activity=3614 dram_eff=0.5404
bk0: 128a 14680i bk1: 128a 14684i bk2: 128a 14687i bk3: 128a 14673i bk4: 128a 14674i bk5: 128a 14681i bk6: 89a 14721i bk7: 88a 14708i bk8: 120a 14672i bk9: 120a 14643i bk10: 128a 14660i bk11: 128a 14590i bk12: 128a 14689i bk13: 128a 14686i bk14: 128a 14671i bk15: 128a 14662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983615
Row_Buffer_Locality_read = 0.983615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.484207
Bank_Level_Parallism_Col = 1.446269
Bank_Level_Parallism_Ready = 1.124936
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.446269 

BW Util details:
bwutil = 0.131790 
total_CMD = 14819 
util_bw = 1953 
Wasted_Col = 864 
Wasted_Row = 64 
Idle = 11938 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 708 
rwq = 0 
CCDLc_limit_alone = 708 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12835 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1953 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.131790 
Either_Row_CoL_Bus_Util = 0.133882 
Issued_on_Two_Bus_Simul_Util = 0.001147 
issued_two_Eff = 0.008569 
queue_avg = 1.000810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.00081
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12828 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.132
n_activity=3816 dram_eff=0.5126
bk0: 129a 14658i bk1: 128a 14685i bk2: 128a 14689i bk3: 128a 14678i bk4: 128a 14676i bk5: 128a 14671i bk6: 88a 14713i bk7: 88a 14701i bk8: 120a 14674i bk9: 120a 14656i bk10: 128a 14681i bk11: 128a 14679i bk12: 128a 14700i bk13: 128a 14688i bk14: 131a 14638i bk15: 128a 14673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.412714
Bank_Level_Parallism_Col = 1.378284
Bank_Level_Parallism_Ready = 1.072597
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.378284 

BW Util details:
bwutil = 0.131993 
total_CMD = 14819 
util_bw = 1956 
Wasted_Col = 915 
Wasted_Row = 102 
Idle = 11846 

BW Util Bottlenecks: 
RCDc_limit = 270 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 737 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12828 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.003644 
CoL_Bus_Util = 0.131993 
Either_Row_CoL_Bus_Util = 0.134355 
Issued_on_Two_Bus_Simul_Util = 0.001282 
issued_two_Eff = 0.009543 
queue_avg = 0.978474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.978474
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12842 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1317
n_activity=3714 dram_eff=0.5256
bk0: 128a 14673i bk1: 128a 14672i bk2: 128a 14695i bk3: 128a 14702i bk4: 128a 14679i bk5: 128a 14677i bk6: 88a 14712i bk7: 88a 14706i bk8: 120a 14676i bk9: 120a 14662i bk10: 128a 14675i bk11: 128a 14644i bk12: 128a 14691i bk13: 128a 14667i bk14: 128a 14685i bk15: 128a 14692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.413770
Bank_Level_Parallism_Col = 1.370590
Bank_Level_Parallism_Ready = 1.105533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.370590 

BW Util details:
bwutil = 0.131723 
total_CMD = 14819 
util_bw = 1952 
Wasted_Col = 924 
Wasted_Row = 58 
Idle = 11885 

BW Util Bottlenecks: 
RCDc_limit = 238 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 770 
rwq = 0 
CCDLc_limit_alone = 770 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12842 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.131723 
Either_Row_CoL_Bus_Util = 0.133410 
Issued_on_Two_Bus_Simul_Util = 0.001552 
issued_two_Eff = 0.011634 
queue_avg = 0.957352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.957352
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12841 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1317
n_activity=3695 dram_eff=0.5283
bk0: 128a 14679i bk1: 128a 14675i bk2: 128a 14704i bk3: 128a 14687i bk4: 128a 14675i bk5: 128a 14655i bk6: 88a 14707i bk7: 88a 14699i bk8: 120a 14687i bk9: 120a 14666i bk10: 128a 14673i bk11: 128a 14665i bk12: 128a 14707i bk13: 128a 14683i bk14: 128a 14691i bk15: 128a 14678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.397358
Bank_Level_Parallism_Col = 1.357342
Bank_Level_Parallism_Ready = 1.073258
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.357342 

BW Util details:
bwutil = 0.131723 
total_CMD = 14819 
util_bw = 1952 
Wasted_Col = 933 
Wasted_Row = 67 
Idle = 11867 

BW Util Bottlenecks: 
RCDc_limit = 263 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 744 
rwq = 0 
CCDLc_limit_alone = 744 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12841 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.131723 
Either_Row_CoL_Bus_Util = 0.133477 
Issued_on_Two_Bus_Simul_Util = 0.001485 
issued_two_Eff = 0.011122 
queue_avg = 0.881976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.881976
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12835 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1318
n_activity=3873 dram_eff=0.5043
bk0: 128a 14676i bk1: 128a 14676i bk2: 128a 14689i bk3: 128a 14669i bk4: 128a 14685i bk5: 128a 14668i bk6: 88a 14714i bk7: 88a 14707i bk8: 120a 14697i bk9: 120a 14680i bk10: 129a 14648i bk11: 128a 14633i bk12: 128a 14681i bk13: 128a 14673i bk14: 128a 14703i bk15: 128a 14687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.382499
Bank_Level_Parallism_Col = 1.354461
Bank_Level_Parallism_Ready = 1.081925
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.354461 

BW Util details:
bwutil = 0.131790 
total_CMD = 14819 
util_bw = 1953 
Wasted_Col = 966 
Wasted_Row = 98 
Idle = 11802 

BW Util Bottlenecks: 
RCDc_limit = 304 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 744 
rwq = 0 
CCDLc_limit_alone = 744 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12835 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.003374 
CoL_Bus_Util = 0.131790 
Either_Row_CoL_Bus_Util = 0.133882 
Issued_on_Two_Bus_Simul_Util = 0.001282 
issued_two_Eff = 0.009577 
queue_avg = 0.956475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.956475
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12838 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1317
n_activity=3667 dram_eff=0.5323
bk0: 128a 14671i bk1: 128a 14664i bk2: 128a 14676i bk3: 128a 14673i bk4: 128a 14698i bk5: 128a 14695i bk6: 88a 14716i bk7: 88a 14707i bk8: 120a 14691i bk9: 120a 14678i bk10: 128a 14675i bk11: 128a 14617i bk12: 128a 14674i bk13: 128a 14660i bk14: 128a 14686i bk15: 128a 14677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.433743
Bank_Level_Parallism_Col = 1.403744
Bank_Level_Parallism_Ready = 1.103996
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.403744 

BW Util details:
bwutil = 0.131723 
total_CMD = 14819 
util_bw = 1952 
Wasted_Col = 890 
Wasted_Row = 86 
Idle = 11891 

BW Util Bottlenecks: 
RCDc_limit = 247 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 720 
rwq = 0 
CCDLc_limit_alone = 720 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12838 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.131723 
Either_Row_CoL_Bus_Util = 0.133680 
Issued_on_Two_Bus_Simul_Util = 0.001282 
issued_two_Eff = 0.009591 
queue_avg = 0.824617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.824617
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14819 n_nop=12838 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1317
n_activity=3655 dram_eff=0.5341
bk0: 128a 14671i bk1: 128a 14672i bk2: 128a 14693i bk3: 128a 14679i bk4: 128a 14687i bk5: 128a 14673i bk6: 88a 14703i bk7: 88a 14715i bk8: 120a 14670i bk9: 120a 14635i bk10: 128a 14682i bk11: 128a 14637i bk12: 128a 14679i bk13: 128a 14676i bk14: 128a 14685i bk15: 128a 14685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.433821
Bank_Level_Parallism_Col = 1.398528
Bank_Level_Parallism_Ready = 1.114754
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.398528 

BW Util details:
bwutil = 0.131723 
total_CMD = 14819 
util_bw = 1952 
Wasted_Col = 912 
Wasted_Row = 75 
Idle = 11880 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 763 
rwq = 0 
CCDLc_limit_alone = 763 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14819 
n_nop = 12838 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.131723 
Either_Row_CoL_Bus_Util = 0.133680 
Issued_on_Two_Bus_Simul_Util = 0.001282 
issued_two_Eff = 0.009591 
queue_avg = 1.030501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=1.0305

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2267, Miss = 988, Miss_rate = 0.436, Pending_hits = 30, Reservation_fails = 461
L2_cache_bank[1]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1797, Miss = 984, Miss_rate = 0.548, Pending_hits = 12, Reservation_fails = 154
L2_cache_bank[3]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2106, Miss = 985, Miss_rate = 0.468, Pending_hits = 24, Reservation_fails = 225
L2_cache_bank[5]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1468, Miss = 976, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1472, Miss = 968, Miss_rate = 0.658, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1484, Miss = 984, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1481, Miss = 984, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1471, Miss = 976, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1470, Miss = 978, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1466, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1475, Miss = 980, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1466, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1473, Miss = 984, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1466, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1468, Miss = 980, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1470, Miss = 978, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1470, Miss = 976, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1468, Miss = 977, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1467, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1471, Miss = 976, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1467, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1466, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1468, Miss = 976, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1472, Miss = 980, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 1473, Miss = 976, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1471, Miss = 976, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 95640
L2_total_cache_misses = 62537
L2_total_cache_miss_rate = 0.6539
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 840
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31287
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15643
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46868
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1528
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93798
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 70
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1612
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=95640
icnt_total_pkts_simt_to_mem=94351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.2898
	minimum = 5
	maximum = 163
Network latency average = 9.38648
	minimum = 5
	maximum = 100
Slowest packet = 127352
Flit latency average = 9.38648
	minimum = 5
	maximum = 100
Slowest flit = 132412
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0582667
	minimum = 0.047168 (at node 41)
	maximum = 0.0793543 (at node 0)
Accepted packet rate average = 0.0582667
	minimum = 0.047168 (at node 41)
	maximum = 0.0793543 (at node 0)
Injected flit rate average = 0.0582667
	minimum = 0.047168 (at node 41)
	maximum = 0.0793543 (at node 0)
Accepted flit rate average= 0.0582667
	minimum = 0.047168 (at node 41)
	maximum = 0.0793543 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.95944 (3 samples)
	minimum = 5 (3 samples)
	maximum = 109.333 (3 samples)
Network latency average = 7.82813 (3 samples)
	minimum = 5 (3 samples)
	maximum = 88.3333 (3 samples)
Flit latency average = 7.82813 (3 samples)
	minimum = 5 (3 samples)
	maximum = 88.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0745058 (3 samples)
	minimum = 0.0596721 (3 samples)
	maximum = 0.134418 (3 samples)
Accepted packet rate average = 0.0745058 (3 samples)
	minimum = 0.0596721 (3 samples)
	maximum = 0.106555 (3 samples)
Injected flit rate average = 0.0745058 (3 samples)
	minimum = 0.0596721 (3 samples)
	maximum = 0.134418 (3 samples)
Accepted flit rate average = 0.0745058 (3 samples)
	minimum = 0.0596721 (3 samples)
	maximum = 0.106555 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 30 sec (270 sec)
gpgpu_simulation_rate = 203772 (inst/sec)
gpgpu_simulation_rate = 93 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949d9c..

GPGPU-Sim PTX: cudaLaunch for 0x0x401829 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 4824
gpu_sim_insn = 17005616
gpu_ipc =    3525.2107
gpu_tot_sim_cycle = 30192
gpu_tot_sim_insn = 72024203
gpu_tot_ipc =    2385.5393
gpu_tot_issued_cta = 7816
gpu_occupancy = 94.0874% 
gpu_tot_occupancy = 95.1127% 
max_total_param_size = 0
gpu_stall_dramfull = 1590
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.4963
partiton_level_parallism_total  =       4.1630
partiton_level_parallism_util =       9.0026
partiton_level_parallism_util_total  =       8.0803
L2_BW  =     302.4663 GB/Sec
L2_BW_total  =     195.8166 GB/Sec
gpu_total_sim_rate=209372

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1313395
	L1I_total_cache_misses = 19203
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 3271, Miss = 3217, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 3120, Miss = 3120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 3152, Miss = 3152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 3092, Miss = 3091, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3096, Miss = 3094, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3104, Miss = 3104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 3104, Miss = 3104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 3112, Miss = 3110, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3152, Miss = 3152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 3120, Miss = 3120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 3076, Miss = 3075, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 3124, Miss = 3123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 3216, Miss = 3216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3204, Miss = 3203, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 3120, Miss = 3120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 3120, Miss = 3120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 3088, Miss = 3088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 3158, Miss = 3129, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 3136, Miss = 3136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 3106, Miss = 3106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 3108, Miss = 3107, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 3104, Miss = 3104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 3120, Miss = 3120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 3168, Miss = 3168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 3140, Miss = 3139, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 3094, Miss = 3093, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 3192, Miss = 3190, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 3092, Miss = 3091, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 3122, Miss = 3122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 3256, Miss = 3254, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 3120, Miss = 3120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 3066, Miss = 3064, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 3130, Miss = 3100, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 3132, Miss = 3129, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3184, Miss = 3184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 3152, Miss = 3152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 3092, Miss = 3091, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 3152, Miss = 3152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 3124, Miss = 3123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 3088, Miss = 3088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 125307
	L1D_total_cache_misses = 125171
	L1D_total_cache_miss_rate = 0.9989
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 750336
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 93751
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 745216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1294192
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19203
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125149
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 750336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1313395

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
536, 454, 454, 454, 454, 454, 454, 454, 454, 454, 454, 454, 454, 454, 454, 454, 494, 494, 494, 494, 494, 494, 494, 494, 494, 494, 494, 494, 494, 734, 494, 494, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 
gpgpu_n_tot_thrd_icount = 76053728
gpgpu_n_tot_w_icount = 2376679
gpgpu_n_stall_shd_mem = 125340
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 125048
gpgpu_n_mem_write_global = 158
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 4000149
gpgpu_n_store_insn = 166
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24010752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2036368	W0_Idle:1088896	W0_Scoreboard:2344685	W1:929	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2375728
single_issue_nums: WS0:594523	WS1:594239	WS2:593964	WS3:593953	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1000384 {8:125048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6320 {40:158,}
traffic_breakdown_coretomem[INST_ACC_R] = 3224 {8:403,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5001920 {40:125048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1264 {8:158,}
traffic_breakdown_memtocore[INST_ACC_R] = 64480 {40:1612,}
maxmflatency = 507 
max_icnt2mem_latency = 340 
maxmrqlatency = 134 
max_icnt2sh_latency = 60 
averagemflatency = 230 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 8 
mrq_lat_table:5712 	13731 	12725 	13170 	9003 	7374 	821 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61541 	63825 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	171 	64085 	38134 	15600 	6482 	1216 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	91620 	30599 	2985 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        58        64        56        56        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        60        64        56        56        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      3194      5596      5928      5911      6656      6885      7856      7928      4184      1983      2207      2075      3518      3549      4562      4492 
dram[1]:      3303      5540      5937      5886      6664      6890      7921      7881      2008      1991      1984      2051      3516      3552      4508      4437 
dram[2]:      5535      5483      5731      5937      6658      6885      7597      7965      2049      2031      8753      2147      3518      3515      4497      4578 
dram[3]:      5483      5495      5738      5899      6664      6878      7590      7970      2060      2043      2032      2104      3525      3522      4513      4585 
dram[4]:      5514      5452      5759      5942      6810      6798      7666      7657      2092      2077      2135      2193      3491      3528      6325      4591 
dram[5]:      5523      5439      5766      5898      6817      6806      7661      7666      2101      4922      2073      2145      3542      3491      4453      4603 
dram[6]:      5322      5367      5692      5945      6952      6926      7688      7570      2003      1984      2043      2091      3528      3530      4508      4566 
dram[7]:      5387      5329      5692      5892      6961      6947      7666      7578      2014      1996      1990      2056      3542      3518      4514      4581 
dram[8]:      5581      5458      5868      5949      6659      6969      7746      7779      1971      1990      2079      2055      3532      3525      4530      4581 
dram[9]:      5588      5464      5875      5896      6644      6979      7755      7798      1983      2003      1996      1976      3540      3534      4490      4562 
dram[10]:      5560      5406      5802      5598      6652      6955      7678      7676      1972      1991      2099      2029      3516      3547      4557      4595 
dram[11]:      5545      5336      5807      5605      6670      6938      7678      7674      1984      2000      2051      1978      3504      3554      4502      4603 
dram[12]:      5576      5560      5810      5954      6740      6757      7856      7657      1995      2014      2140      2051      3511      3542      4544      4615 
dram[13]:      5586      5511      5807      5903      6748      6717      7893      7662      2007      2022      4886      3734      3518      3525      4473      4621 
dram[14]:      5463      5581      5841      5956      6769      6942      7905      7712      2002      1996      2101      2079      3520      3534      4579      4573 
dram[15]:      5459      5589      5850      5904      6774      6950      7916      7715      2015      2012      6111      2003      3492      5910      4586      4554 
dram[16]:      5569      5630      5908      5607      6781      6961      7923      7633      1967      1988      2079      2055      3523      3551      4544      4579 
dram[17]:      5560      5565      5918      5615      6786      6966      7911      7637      1979      1996      2012      1972      3520      3539      4554      4518 
dram[18]:      5584      5464      5939      5654      6704      6651      7757      7638      1964      1983      3557      2020      3515      3534      4562      4597 
dram[19]:      5545      5536      5945      5649      6711      6652      7762      7645      1966      1993      2065      1967      3508      3539      4562      4545 
dram[20]:      5600      5351      5925      5713      6639      6899      7572      7953      2044      2061      2157      2101      3540      3544      4478      4497 
dram[21]:      5545      5358      5932      5733      6646      6966      7566      7958      2053      2070      2109      2043      3508      3501      4485      4496 
dram[22]:      5589      5494      5940      5726      6902      6954      7614      7703      1976      1995      2084      2060      3528      3530      4490      4564 
dram[23]:      5531      5427      5949      5708      6916      6962      7620      7666      1984      2002      2015      1979      3477      3534      4441      4585 
dram[24]:      5603      5560      5511      6029      6825      6973      7775      7933      1972      1991      2082      2029      3532      3540      4585      4579 
dram[25]:      5612      5572      5506      6038      6832      6914      7784      7881      1983      2000      2038      1976      3515      3530      4591      4586 
dram[26]:      5464      5495      5607      6045      6943      6753      7912      7950      2019      2039      2135      2079      3530      3534      5600      4545 
dram[27]:      5475      5459      5577      6053      6971      6752      7876      7960      2031      2048      2087      2020      3518      3549      4466      4542 
dram[28]:      5577      5446      5935      6062      6616      6695      7714      7645      2061      2077      2169      2118      3540      3554      4567      4586 
dram[29]:      5536      5184      5940      6069      6622      6700      7693      7656      2068      2085      3420      2056      3547      3549      4574      4598 
dram[30]:      5583      5607      5939      5731      6868      6748      7810      7674      1978      1996      2080      2034      3558      3546      4561      4574 
dram[31]:      5588      5598      5891      5743      6873      6759      7815      7656      1990      2003      2043      1983      3564      3510      4569      4583 
average row accesses per activate:
dram[0]: 23.166666 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 37.666668 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 45.333332 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 45.333332 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 40.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 62.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 62.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 45.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 46.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 45.000000 44.000000 60.000000 60.000000 43.000000 43.333332 64.000000 64.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 43.000000 64.000000 64.000000 43.000000 64.000000 43.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 26.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[21]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 29.666666 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[26]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 32.750000 64.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 62537/1050 = 59.559048
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       139       128       128       128       128       128        96        88       113       120       128       128       128       128       128       128 
dram[1]:       136       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[2]:       136       128       128       128       128       128        96        88       112       120       129       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       129       128 
dram[5]:       128       128       128       128       128       128        96        88       112       121       128       128       128       128       128       128 
dram[6]:       128       128       128       128       128       124        96        88       112       120       128       128       128       124       128       128 
dram[7]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[8]:       128       128       128       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[9]:       128       128       128       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[10]:       128       128       128       128       128       128        90        88       120       120       128       128       128       128       128       128 
dram[11]:       128       128       128       128       128       128        92        88       120       120       128       128       128       128       128       128 
dram[12]:       128       128       128       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[13]:       129       128       128       128       128       128        90        88       120       120       129       130       128       128       128       128 
dram[14]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[15]:       128       128       128       128       128       128        88        88       120       120       129       128       128       129       128       129 
dram[16]:       128       128       128       128       128       128        88        88       120       120       128       128       128       129       128       128 
dram[17]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[18]:       128       128       128       128       128       128        88        88       120       120       130       128       128       128       128       128 
dram[19]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[20]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[21]:       128       129       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[22]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[23]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[24]:       128       128       128       128       128       128        89        88       120       120       128       128       128       128       128       128 
dram[25]:       128       128       128       128       128       128        89        88       120       120       128       128       128       128       128       128 
dram[26]:       129       128       128       128       128       128        88        88       120       120       128       128       128       128       131       128 
dram[27]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[28]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[29]:       128       128       128       128       128       128        88        88       120       120       129       128       128       128       128       128 
dram[30]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[31]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
total dram reads = 62537
bank skew: 139/88 = 1.58
chip skew: 1964/1944 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        805       457       439       435       436       441       445       452       585       517       511       469       445       450       460       453
dram[1]:        428       441       437       433       437       436       453       444       500       511       471       467       452       456       460       448
dram[2]:        429       450       440       439       434       436       449       455       511       497       478       467       450       455       457       442
dram[3]:        449       443       447       439       447       439       443       462       502       509       468       461       460       455       460       446
dram[4]:        442       444       445       439       445       442       447       450       498       507       478       469       454       449       452       447
dram[5]:        444       441       445       448       437       440       442       452       499       501       464       463       449       449       448       446
dram[6]:        441       442       441       449       438       451       444       451       496       492       471       467       446       459       451       447
dram[7]:        446       439       442       440       445       440       460       453       501       506       467       466       452       448       460       448
dram[8]:        446       444       440       438       444       437       456       462       507       514       475       492       448       450       457       448
dram[9]:        453       442       444       452       439       443       448       458       506       521       472       472       447       450       463       449
dram[10]:        448       440       447       440       439       439       463       442       485       494       468       470       444       447       460       458
dram[11]:        453       446       456       444       435       439       475       442       509       528       454       462       449       458       462       458
dram[12]:        452       452       455       439       435       442       447       447       507       519       465       476       445       454       461       464
dram[13]:        452       452       435       441       434       439       449       442       506       530       451       460       446       457       455       458
dram[14]:        445       452       451       442       435       436       463       444       521       534       468       482       447       457       460       451
dram[15]:        455       452       445       445       435       438       440       440       517       521       464       473       451       458       457       451
dram[16]:        454       445       444       446       435       439       443       448       497       507       466       488       454       451       461       452
dram[17]:        449       455       438       437       440       437       452       448       513       537       455       470       452       450       455       448
dram[18]:        443       457       441       437       437       433       446       442       499       514       472       466       450       460       458       455
dram[19]:        448       460       456       443       440       435       448       446       503       539       448       461       453       448       455       451
dram[20]:        452       451       456       439       439       434       449       464       502       532       461       476       451       451       443       451
dram[21]:        453       445       451       443       439       440       444       458       496       522       453       465       452       460       451       458
dram[22]:        449       441       435       445       434       436       447       455       492       517       462       479       452       461       449       467
dram[23]:        453       454       437       441       443       443       443       448       501       529       464       469       454       455       449       477
dram[24]:        458       448       439       442       437       438       442       452       493       522       467       484       451       453       447       456
dram[25]:        464       451       439       440       434       437       441       452       503       530       459       470       447       450       446       452
dram[26]:        463       442       469       441       438       444       447       459       491       515       464       464       446       450       436       456
dram[27]:        451       454       438       446       439       439       440       452       505       517       454       456       449       453       452       465
dram[28]:        454       442       433       447       439       442       457       452       501       505       465       472       446       451       449       467
dram[29]:        458       457       437       453       441       441       447       448       511       531       458       464       455       455       450       470
dram[30]:        455       457       446       441       438       438       448       451       507       510       469       477       460       452       448       454
dram[31]:        463       452       434       443       441       439       449       450       510       545       458       477       455       456       450       457
maximum mf latency per bank:
dram[0]:        375       355       343       320       329       340       325       341       491       362       507       366       336       340       346       342
dram[1]:        349       324       321       322       334       358       336       338       331       353       460       408       333       369       340       361
dram[2]:        363       342       337       338       346       349       333       352       466       349       485       338       337       362       346       340
dram[3]:        344       362       341       331       351       333       331       354       336       355       404       351       343       344       358       342
dram[4]:        331       355       338       347       342       333       331       336       340       354       406       345       341       346       337       332
dram[5]:        336       329       344       390       336       369       354       346       335       332       351       332       347       362       331       333
dram[6]:        331       330       340       372       337       357       322       333       333       334       361       371       343       328       334       343
dram[7]:        337       332       349       334       357       332       401       388       332       340       361       379       336       338       335       341
dram[8]:        332       330       331       330       348       334       393       392       332       343       389       444       332       339       349       334
dram[9]:        343       332       330       361       334       349       364       337       335       374       388       442       342       334       370       363
dram[10]:        341       334       328       376       331       330       358       329       332       348       341       337       330       335       370       342
dram[11]:        340       344       392       355       356       342       355       392       363       380       335       336       355       349       370       364
dram[12]:        339       353       397       330       350       339       357       339       363       390       344       341       357       342       361       367
dram[13]:        339       349       350       331       318       333       341       348       340       367       334       331       339       355       344       363
dram[14]:        340       342       382       348       329       332       335       346       347       376       385       449       334       350       356       336
dram[15]:        349       361       348       346       333       343       336       352       357       346       375       436       333       348       367       375
dram[16]:        346       340       347       335       326       350       330       324       332       339       371       432       341       327       370       359
dram[17]:        363       379       335       333       373       325       336       330       357       388       358       442       332       336       352       335
dram[18]:        324       364       332       358       366       326       326       333       365       390       383       323       334       356       347       365
dram[19]:        341       353       360       345       333       358       334       341       331       395       332       335       331       336       348       355
dram[20]:        346       324       355       336       345       374       332       375       332       399       334       344       333       336       329       356
dram[21]:        370       359       364       344       345       357       330       368       333       374       332       338       345       349       353       380
dram[22]:        346       322       323       341       350       350       334       353       331       375       384       425       335       352       362       385
dram[23]:        357       343       330       346       332       350       331       353       337       363       378       423       371       360       333       404
dram[24]:        372       327       328       345       344       336       332       355       332       378       363       429       367       329       333       350
dram[25]:        367       365       335       331       332       368       337       348       340       378       355       410       352       333       369       340
dram[26]:        380       330       342       343       331       382       352       348       346       384       347       346       349       333       371       385
dram[27]:        367       352       337       357       344       359       340       336       354       378       333       380       348       338       371       392
dram[28]:        372       335       331       358       382       390       341       339       358       375       335       338       342       354       335       360
dram[29]:        399       363       336       361       330       340       337       332       338       335       334       365       354       342       352       354
dram[30]:        352       334       353       340       330       347       334       333       339       332       357       391       367       328       364       343
dram[31]:        362       364       320       341       342       332       344       338       334       402       346       388       353       346       339       350
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15637 n_act=37 n_pre=21 n_ref_event=0 n_req=1964 n_rd=1964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1114
n_activity=3842 dram_eff=0.5112
bk0: 139a 17392i bk1: 128a 17494i bk2: 128a 17503i bk3: 128a 17503i bk4: 128a 17509i bk5: 128a 17502i bk6: 96a 17519i bk7: 88a 17526i bk8: 113a 17467i bk9: 120a 17472i bk10: 128a 17512i bk11: 128a 17490i bk12: 128a 17509i bk13: 128a 17505i bk14: 128a 17498i bk15: 128a 17487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981161
Row_Buffer_Locality_read = 0.981161
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.418883
Bank_Level_Parallism_Col = 1.389588
Bank_Level_Parallism_Ready = 1.086558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389588 

BW Util details:
bwutil = 0.111357 
total_CMD = 17637 
util_bw = 1964 
Wasted_Col = 917 
Wasted_Row = 127 
Idle = 14629 

BW Util Bottlenecks: 
RCDc_limit = 306 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 694 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15637 
Read = 1964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1964 
total_req = 1964 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1964 
Row_Bus_Util =  0.003289 
CoL_Bus_Util = 0.111357 
Either_Row_CoL_Bus_Util = 0.113398 
Issued_on_Two_Bus_Simul_Util = 0.001247 
issued_two_Eff = 0.011000 
queue_avg = 0.791291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.791291
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15646 n_act=33 n_pre=17 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1111
n_activity=3690 dram_eff=0.5312
bk0: 136a 17466i bk1: 128a 17492i bk2: 128a 17503i bk3: 128a 17493i bk4: 128a 17500i bk5: 128a 17474i bk6: 96a 17512i bk7: 88a 17526i bk8: 112a 17499i bk9: 120a 17468i bk10: 128a 17492i bk11: 128a 17415i bk12: 128a 17502i bk13: 128a 17495i bk14: 128a 17490i bk15: 128a 17474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983163
Row_Buffer_Locality_read = 0.983163
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.479932
Bank_Level_Parallism_Col = 1.446203
Bank_Level_Parallism_Ready = 1.126531
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.446203 

BW Util details:
bwutil = 0.111130 
total_CMD = 17637 
util_bw = 1960 
Wasted_Col = 899 
Wasted_Row = 81 
Idle = 14697 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 742 
rwq = 0 
CCDLc_limit_alone = 742 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15646 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1960 
Row_Bus_Util =  0.002835 
CoL_Bus_Util = 0.111130 
Either_Row_CoL_Bus_Util = 0.112888 
Issued_on_Two_Bus_Simul_Util = 0.001077 
issued_two_Eff = 0.009543 
queue_avg = 0.734819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.734819
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15639 n_act=34 n_pre=18 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1112
n_activity=3843 dram_eff=0.5103
bk0: 136a 17459i bk1: 128a 17493i bk2: 128a 17508i bk3: 128a 17498i bk4: 128a 17488i bk5: 128a 17488i bk6: 96a 17519i bk7: 88a 17521i bk8: 112a 17504i bk9: 120a 17487i bk10: 129a 17474i bk11: 128a 17481i bk12: 128a 17501i bk13: 128a 17493i bk14: 128a 17505i bk15: 128a 17488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982662
Row_Buffer_Locality_read = 0.982662
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407825
Bank_Level_Parallism_Col = 1.387287
Bank_Level_Parallism_Ready = 1.080061
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387287 

BW Util details:
bwutil = 0.111187 
total_CMD = 17637 
util_bw = 1961 
Wasted_Col = 934 
Wasted_Row = 121 
Idle = 14621 

BW Util Bottlenecks: 
RCDc_limit = 257 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 756 
rwq = 0 
CCDLc_limit_alone = 756 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15639 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1961 
Row_Bus_Util =  0.002948 
CoL_Bus_Util = 0.111187 
Either_Row_CoL_Bus_Util = 0.113285 
Issued_on_Two_Bus_Simul_Util = 0.000850 
issued_two_Eff = 0.007508 
queue_avg = 0.680048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.680048
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15656 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1107
n_activity=3524 dram_eff=0.5539
bk0: 128a 17494i bk1: 128a 17493i bk2: 128a 17494i bk3: 128a 17492i bk4: 128a 17488i bk5: 128a 17495i bk6: 96a 17517i bk7: 88a 17523i bk8: 112a 17507i bk9: 120a 17475i bk10: 128a 17482i bk11: 128a 17457i bk12: 128a 17506i bk13: 128a 17518i bk14: 128a 17490i bk15: 128a 17480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.457645
Bank_Level_Parallism_Col = 1.416755
Bank_Level_Parallism_Ready = 1.087090
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.416755 

BW Util details:
bwutil = 0.110676 
total_CMD = 17637 
util_bw = 1952 
Wasted_Col = 891 
Wasted_Row = 61 
Idle = 14733 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15656 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.110676 
Either_Row_CoL_Bus_Util = 0.112321 
Issued_on_Two_Bus_Simul_Util = 0.001077 
issued_two_Eff = 0.009591 
queue_avg = 0.668311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.668311
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15657 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1107
n_activity=3650 dram_eff=0.5351
bk0: 128a 17497i bk1: 128a 17488i bk2: 128a 17492i bk3: 128a 17498i bk4: 128a 17500i bk5: 128a 17474i bk6: 96a 17523i bk7: 88a 17530i bk8: 112a 17512i bk9: 120a 17481i bk10: 128a 17493i bk11: 128a 17484i bk12: 128a 17511i bk13: 128a 17500i bk14: 129a 17472i bk15: 128a 17482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.442578
Bank_Level_Parallism_Col = 1.406660
Bank_Level_Parallism_Ready = 1.087046
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.406660 

BW Util details:
bwutil = 0.110733 
total_CMD = 17637 
util_bw = 1953 
Wasted_Col = 883 
Wasted_Row = 81 
Idle = 14720 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 721 
rwq = 0 
CCDLc_limit_alone = 721 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15657 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002835 
CoL_Bus_Util = 0.110733 
Either_Row_CoL_Bus_Util = 0.112264 
Issued_on_Two_Bus_Simul_Util = 0.001304 
issued_two_Eff = 0.011616 
queue_avg = 0.693258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.693258
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15652 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1107
n_activity=3678 dram_eff=0.531
bk0: 128a 17499i bk1: 128a 17497i bk2: 128a 17494i bk3: 128a 17486i bk4: 128a 17501i bk5: 128a 17474i bk6: 96a 17514i bk7: 88a 17513i bk8: 112a 17502i bk9: 121a 17460i bk10: 128a 17480i bk11: 128a 17450i bk12: 128a 17500i bk13: 128a 17504i bk14: 128a 17514i bk15: 128a 17497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.463917
Bank_Level_Parallism_Col = 1.443488
Bank_Level_Parallism_Ready = 1.119304
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.443488 

BW Util details:
bwutil = 0.110733 
total_CMD = 17637 
util_bw = 1953 
Wasted_Col = 851 
Wasted_Row = 106 
Idle = 14727 

BW Util Bottlenecks: 
RCDc_limit = 254 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 686 
rwq = 0 
CCDLc_limit_alone = 686 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15652 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002835 
CoL_Bus_Util = 0.110733 
Either_Row_CoL_Bus_Util = 0.112547 
Issued_on_Two_Bus_Simul_Util = 0.001021 
issued_two_Eff = 0.009068 
queue_avg = 0.662187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.662187
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15666 n_act=32 n_pre=16 n_ref_event=0 n_req=1944 n_rd=1944 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1102
n_activity=3663 dram_eff=0.5307
bk0: 128a 17498i bk1: 128a 17490i bk2: 128a 17489i bk3: 128a 17483i bk4: 128a 17508i bk5: 124a 17501i bk6: 96a 17527i bk7: 88a 17542i bk8: 112a 17509i bk9: 120a 17476i bk10: 128a 17478i bk11: 128a 17483i bk12: 128a 17523i bk13: 124a 17501i bk14: 128a 17504i bk15: 128a 17486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983539
Row_Buffer_Locality_read = 0.983539
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.430349
Bank_Level_Parallism_Col = 1.393162
Bank_Level_Parallism_Ready = 1.107510
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393162 

BW Util details:
bwutil = 0.110223 
total_CMD = 17637 
util_bw = 1944 
Wasted_Col = 877 
Wasted_Row = 72 
Idle = 14744 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 717 
rwq = 0 
CCDLc_limit_alone = 717 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15666 
Read = 1944 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1944 
total_req = 1944 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1944 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.110223 
Either_Row_CoL_Bus_Util = 0.111754 
Issued_on_Two_Bus_Simul_Util = 0.001191 
issued_two_Eff = 0.010654 
queue_avg = 0.580598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.580598
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15658 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1107
n_activity=3658 dram_eff=0.5336
bk0: 128a 17491i bk1: 128a 17495i bk2: 128a 17486i bk3: 128a 17489i bk4: 128a 17497i bk5: 128a 17491i bk6: 96a 17518i bk7: 88a 17523i bk8: 112a 17502i bk9: 120a 17477i bk10: 128a 17490i bk11: 128a 17437i bk12: 128a 17503i bk13: 128a 17485i bk14: 128a 17492i bk15: 128a 17478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.463664
Bank_Level_Parallism_Col = 1.425815
Bank_Level_Parallism_Ready = 1.110656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.425815 

BW Util details:
bwutil = 0.110676 
total_CMD = 17637 
util_bw = 1952 
Wasted_Col = 914 
Wasted_Row = 65 
Idle = 14706 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 740 
rwq = 0 
CCDLc_limit_alone = 740 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15658 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.110676 
Either_Row_CoL_Bus_Util = 0.112207 
Issued_on_Two_Bus_Simul_Util = 0.001191 
issued_two_Eff = 0.010611 
queue_avg = 0.690877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.690877
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15658 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1111
n_activity=3710 dram_eff=0.5283
bk0: 128a 17488i bk1: 128a 17483i bk2: 128a 17519i bk3: 128a 17505i bk4: 128a 17502i bk5: 128a 17498i bk6: 96a 17533i bk7: 88a 17537i bk8: 120a 17497i bk9: 120a 17477i bk10: 128a 17476i bk11: 128a 17438i bk12: 128a 17497i bk13: 128a 17484i bk14: 128a 17489i bk15: 128a 17483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.440787
Bank_Level_Parallism_Col = 1.392659
Bank_Level_Parallism_Ready = 1.103061
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392659 

BW Util details:
bwutil = 0.111130 
total_CMD = 17637 
util_bw = 1960 
Wasted_Col = 939 
Wasted_Row = 48 
Idle = 14690 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 779 
rwq = 0 
CCDLc_limit_alone = 779 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15658 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.111130 
Either_Row_CoL_Bus_Util = 0.112207 
Issued_on_Two_Bus_Simul_Util = 0.001644 
issued_two_Eff = 0.014654 
queue_avg = 0.719737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.719737
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15655 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1111
n_activity=3607 dram_eff=0.5434
bk0: 128a 17486i bk1: 128a 17475i bk2: 128a 17493i bk3: 128a 17478i bk4: 128a 17507i bk5: 128a 17498i bk6: 96a 17536i bk7: 88a 17530i bk8: 120a 17496i bk9: 120a 17481i bk10: 128a 17470i bk11: 128a 17399i bk12: 128a 17504i bk13: 128a 17493i bk14: 128a 17504i bk15: 128a 17502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.464578
Bank_Level_Parallism_Col = 1.439774
Bank_Level_Parallism_Ready = 1.155612
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439774 

BW Util details:
bwutil = 0.111130 
total_CMD = 17637 
util_bw = 1960 
Wasted_Col = 884 
Wasted_Row = 92 
Idle = 14701 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 739 
rwq = 0 
CCDLc_limit_alone = 739 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15655 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.111130 
Either_Row_CoL_Bus_Util = 0.112377 
Issued_on_Two_Bus_Simul_Util = 0.001474 
issued_two_Eff = 0.013118 
queue_avg = 0.821342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.821342
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15652 n_act=32 n_pre=16 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1108
n_activity=3624 dram_eff=0.5392
bk0: 128a 17477i bk1: 128a 17475i bk2: 128a 17494i bk3: 128a 17483i bk4: 128a 17518i bk5: 128a 17513i bk6: 90a 17533i bk7: 88a 17528i bk8: 120a 17491i bk9: 120a 17479i bk10: 128a 17505i bk11: 128a 17495i bk12: 128a 17507i bk13: 128a 17498i bk14: 128a 17500i bk15: 128a 17488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983623
Row_Buffer_Locality_read = 0.983623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407508
Bank_Level_Parallism_Col = 1.386404
Bank_Level_Parallism_Ready = 1.080348
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386404 

BW Util details:
bwutil = 0.110790 
total_CMD = 17637 
util_bw = 1954 
Wasted_Col = 900 
Wasted_Row = 103 
Idle = 14680 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 728 
rwq = 0 
CCDLc_limit_alone = 728 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15652 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1954 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.110790 
Either_Row_CoL_Bus_Util = 0.112547 
Issued_on_Two_Bus_Simul_Util = 0.000964 
issued_two_Eff = 0.008564 
queue_avg = 0.701480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.70148
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15653 n_act=32 n_pre=16 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1109
n_activity=3681 dram_eff=0.5314
bk0: 128a 17485i bk1: 128a 17493i bk2: 128a 17492i bk3: 128a 17488i bk4: 128a 17481i bk5: 128a 17494i bk6: 92a 17525i bk7: 88a 17524i bk8: 120a 17488i bk9: 120a 17482i bk10: 128a 17508i bk11: 128a 17499i bk12: 128a 17512i bk13: 128a 17494i bk14: 128a 17490i bk15: 128a 17498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983640
Row_Buffer_Locality_read = 0.983640
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.422034
Bank_Level_Parallism_Col = 1.389356
Bank_Level_Parallism_Ready = 1.085378
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389356 

BW Util details:
bwutil = 0.110903 
total_CMD = 17637 
util_bw = 1956 
Wasted_Col = 915 
Wasted_Row = 79 
Idle = 14687 

BW Util Bottlenecks: 
RCDc_limit = 255 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15653 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1956 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.110903 
Either_Row_CoL_Bus_Util = 0.112491 
Issued_on_Two_Bus_Simul_Util = 0.001134 
issued_two_Eff = 0.010081 
queue_avg = 0.909168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.909168
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15656 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1111
n_activity=3650 dram_eff=0.537
bk0: 128a 17494i bk1: 128a 17480i bk2: 128a 17489i bk3: 128a 17494i bk4: 128a 17500i bk5: 128a 17505i bk6: 96a 17522i bk7: 88a 17532i bk8: 120a 17495i bk9: 120a 17468i bk10: 128a 17508i bk11: 128a 17499i bk12: 128a 17498i bk13: 128a 17485i bk14: 128a 17488i bk15: 128a 17488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.423207
Bank_Level_Parallism_Col = 1.390227
Bank_Level_Parallism_Ready = 1.083163
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.390227 

BW Util details:
bwutil = 0.111130 
total_CMD = 17637 
util_bw = 1960 
Wasted_Col = 914 
Wasted_Row = 82 
Idle = 14681 

BW Util Bottlenecks: 
RCDc_limit = 217 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 785 
rwq = 0 
CCDLc_limit_alone = 785 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15656 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.111130 
Either_Row_CoL_Bus_Util = 0.112321 
Issued_on_Two_Bus_Simul_Util = 0.001531 
issued_two_Eff = 0.013629 
queue_avg = 0.880989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.880989
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15647 n_act=35 n_pre=19 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.111
n_activity=3858 dram_eff=0.5075
bk0: 129a 17468i bk1: 128a 17484i bk2: 128a 17493i bk3: 128a 17490i bk4: 128a 17507i bk5: 128a 17506i bk6: 90a 17533i bk7: 88a 17523i bk8: 120a 17494i bk9: 120a 17483i bk10: 129a 17477i bk11: 130a 17466i bk12: 128a 17491i bk13: 128a 17482i bk14: 128a 17476i bk15: 128a 17491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982125
Row_Buffer_Locality_read = 0.982125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.408942
Bank_Level_Parallism_Col = 1.381050
Bank_Level_Parallism_Ready = 1.078652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381050 

BW Util details:
bwutil = 0.111017 
total_CMD = 17637 
util_bw = 1958 
Wasted_Col = 972 
Wasted_Row = 112 
Idle = 14595 

BW Util Bottlenecks: 
RCDc_limit = 286 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15647 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1958 
Row_Bus_Util =  0.003062 
CoL_Bus_Util = 0.111017 
Either_Row_CoL_Bus_Util = 0.112831 
Issued_on_Two_Bus_Simul_Util = 0.001247 
issued_two_Eff = 0.011055 
queue_avg = 0.699949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.699949
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15657 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1107
n_activity=3603 dram_eff=0.5418
bk0: 128a 17499i bk1: 128a 17493i bk2: 128a 17502i bk3: 128a 17491i bk4: 128a 17504i bk5: 128a 17497i bk6: 88a 17530i bk7: 88a 17519i bk8: 120a 17502i bk9: 120a 17483i bk10: 128a 17488i bk11: 128a 17482i bk12: 128a 17511i bk13: 128a 17495i bk14: 128a 17502i bk15: 128a 17496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.445489
Bank_Level_Parallism_Col = 1.411870
Bank_Level_Parallism_Ready = 1.068648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.411870 

BW Util details:
bwutil = 0.110676 
total_CMD = 17637 
util_bw = 1952 
Wasted_Col = 839 
Wasted_Row = 80 
Idle = 14766 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 707 
rwq = 0 
CCDLc_limit_alone = 707 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15657 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.110676 
Either_Row_CoL_Bus_Util = 0.112264 
Issued_on_Two_Bus_Simul_Util = 0.001134 
issued_two_Eff = 0.010101 
queue_avg = 0.825651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.825651
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15645 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1108
n_activity=3832 dram_eff=0.5102
bk0: 128a 17491i bk1: 128a 17485i bk2: 128a 17491i bk3: 128a 17474i bk4: 128a 17507i bk5: 128a 17487i bk6: 88a 17531i bk7: 88a 17533i bk8: 120a 17494i bk9: 120a 17478i bk10: 129a 17490i bk11: 128a 17495i bk12: 128a 17515i bk13: 129a 17483i bk14: 128a 17494i bk15: 129a 17468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.386758
Bank_Level_Parallism_Col = 1.360206
Bank_Level_Parallism_Ready = 1.083887
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.360206 

BW Util details:
bwutil = 0.110847 
total_CMD = 17637 
util_bw = 1955 
Wasted_Col = 980 
Wasted_Row = 116 
Idle = 14586 

BW Util Bottlenecks: 
RCDc_limit = 270 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 768 
rwq = 0 
CCDLc_limit_alone = 768 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15645 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.003062 
CoL_Bus_Util = 0.110847 
Either_Row_CoL_Bus_Util = 0.112944 
Issued_on_Two_Bus_Simul_Util = 0.000964 
issued_two_Eff = 0.008534 
queue_avg = 0.736463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.736463
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15660 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1107
n_activity=3743 dram_eff=0.5218
bk0: 128a 17480i bk1: 128a 17476i bk2: 128a 17488i bk3: 128a 17476i bk4: 128a 17508i bk5: 128a 17481i bk6: 88a 17528i bk7: 88a 17530i bk8: 120a 17497i bk9: 120a 17470i bk10: 128a 17493i bk11: 128a 17465i bk12: 128a 17519i bk13: 129a 17480i bk14: 128a 17481i bk15: 128a 17482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.431765
Bank_Level_Parallism_Col = 1.396968
Bank_Level_Parallism_Ready = 1.111623
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.396968 

BW Util details:
bwutil = 0.110733 
total_CMD = 17637 
util_bw = 1953 
Wasted_Col = 961 
Wasted_Row = 83 
Idle = 14640 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 795 
rwq = 0 
CCDLc_limit_alone = 795 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15660 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002835 
CoL_Bus_Util = 0.110733 
Either_Row_CoL_Bus_Util = 0.112094 
Issued_on_Two_Bus_Simul_Util = 0.001474 
issued_two_Eff = 0.013151 
queue_avg = 0.798038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.798038
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15657 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1107
n_activity=3701 dram_eff=0.5274
bk0: 128a 17495i bk1: 128a 17493i bk2: 128a 17509i bk3: 128a 17489i bk4: 128a 17501i bk5: 128a 17493i bk6: 88a 17532i bk7: 88a 17526i bk8: 120a 17479i bk9: 120a 17468i bk10: 128a 17499i bk11: 128a 17410i bk12: 128a 17500i bk13: 128a 17488i bk14: 128a 17494i bk15: 128a 17499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.446628
Bank_Level_Parallism_Col = 1.418800
Bank_Level_Parallism_Ready = 1.129611
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418800 

BW Util details:
bwutil = 0.110676 
total_CMD = 17637 
util_bw = 1952 
Wasted_Col = 911 
Wasted_Row = 88 
Idle = 14686 

BW Util Bottlenecks: 
RCDc_limit = 252 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 754 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15657 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.110676 
Either_Row_CoL_Bus_Util = 0.112264 
Issued_on_Two_Bus_Simul_Util = 0.001134 
issued_two_Eff = 0.010101 
queue_avg = 0.784090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.78409
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15649 n_act=35 n_pre=19 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1108
n_activity=3829 dram_eff=0.5103
bk0: 128a 17503i bk1: 128a 17495i bk2: 128a 17511i bk3: 128a 17487i bk4: 128a 17492i bk5: 128a 17492i bk6: 88a 17533i bk7: 88a 17533i bk8: 120a 17490i bk9: 120a 17472i bk10: 130a 17409i bk11: 128a 17497i bk12: 128a 17489i bk13: 128a 17468i bk14: 128a 17499i bk15: 128a 17498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982088
Row_Buffer_Locality_read = 0.982088
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388510
Bank_Level_Parallism_Col = 1.365437
Bank_Level_Parallism_Ready = 1.082907
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.365437 

BW Util details:
bwutil = 0.110790 
total_CMD = 17637 
util_bw = 1954 
Wasted_Col = 992 
Wasted_Row = 135 
Idle = 14556 

BW Util Bottlenecks: 
RCDc_limit = 284 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 779 
rwq = 0 
CCDLc_limit_alone = 779 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15649 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1954 
Row_Bus_Util =  0.003062 
CoL_Bus_Util = 0.110790 
Either_Row_CoL_Bus_Util = 0.112718 
Issued_on_Two_Bus_Simul_Util = 0.001134 
issued_two_Eff = 0.010060 
queue_avg = 0.775472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.775472
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15662 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1107
n_activity=3610 dram_eff=0.5407
bk0: 128a 17486i bk1: 128a 17479i bk2: 128a 17496i bk3: 128a 17494i bk4: 128a 17495i bk5: 128a 17494i bk6: 88a 17529i bk7: 88a 17533i bk8: 120a 17492i bk9: 120a 17472i bk10: 128a 17492i bk11: 128a 17473i bk12: 128a 17512i bk13: 128a 17503i bk14: 128a 17490i bk15: 128a 17492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.461485
Bank_Level_Parallism_Col = 1.424080
Bank_Level_Parallism_Ready = 1.078381
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.424080 

BW Util details:
bwutil = 0.110676 
total_CMD = 17637 
util_bw = 1952 
Wasted_Col = 860 
Wasted_Row = 70 
Idle = 14755 

BW Util Bottlenecks: 
RCDc_limit = 228 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 710 
rwq = 0 
CCDLc_limit_alone = 710 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15662 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.110676 
Either_Row_CoL_Bus_Util = 0.111980 
Issued_on_Two_Bus_Simul_Util = 0.001417 
issued_two_Eff = 0.012658 
queue_avg = 0.830527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.830527
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15655 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1107
n_activity=3697 dram_eff=0.528
bk0: 128a 17488i bk1: 128a 17490i bk2: 128a 17493i bk3: 128a 17479i bk4: 128a 17485i bk5: 128a 17491i bk6: 88a 17516i bk7: 88a 17528i bk8: 120a 17496i bk9: 120a 17464i bk10: 128a 17497i bk11: 128a 17494i bk12: 128a 17508i bk13: 128a 17483i bk14: 128a 17498i bk15: 128a 17475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.458062
Bank_Level_Parallism_Col = 1.424435
Bank_Level_Parallism_Ready = 1.093238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.424435 

BW Util details:
bwutil = 0.110676 
total_CMD = 17637 
util_bw = 1952 
Wasted_Col = 896 
Wasted_Row = 73 
Idle = 14716 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 729 
rwq = 0 
CCDLc_limit_alone = 729 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15655 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.110676 
Either_Row_CoL_Bus_Util = 0.112377 
Issued_on_Two_Bus_Simul_Util = 0.001021 
issued_two_Eff = 0.009082 
queue_avg = 0.810229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.810229
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15656 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1107
n_activity=3769 dram_eff=0.5182
bk0: 128a 17501i bk1: 129a 17479i bk2: 128a 17491i bk3: 128a 17473i bk4: 128a 17480i bk5: 128a 17484i bk6: 88a 17537i bk7: 88a 17530i bk8: 120a 17492i bk9: 120a 17482i bk10: 128a 17491i bk11: 128a 17464i bk12: 128a 17482i bk13: 128a 17467i bk14: 128a 17491i bk15: 128a 17449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.436304
Bank_Level_Parallism_Col = 1.400613
Bank_Level_Parallism_Ready = 1.128520
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.400613 

BW Util details:
bwutil = 0.110733 
total_CMD = 17637 
util_bw = 1953 
Wasted_Col = 1000 
Wasted_Row = 77 
Idle = 14607 

BW Util Bottlenecks: 
RCDc_limit = 278 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 794 
rwq = 0 
CCDLc_limit_alone = 794 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15656 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002835 
CoL_Bus_Util = 0.110733 
Either_Row_CoL_Bus_Util = 0.112321 
Issued_on_Two_Bus_Simul_Util = 0.001247 
issued_two_Eff = 0.011106 
queue_avg = 0.861201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.861201
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15658 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1107
n_activity=3700 dram_eff=0.5276
bk0: 128a 17499i bk1: 128a 17503i bk2: 128a 17510i bk3: 128a 17482i bk4: 128a 17510i bk5: 128a 17498i bk6: 88a 17523i bk7: 88a 17527i bk8: 120a 17494i bk9: 120a 17470i bk10: 128a 17486i bk11: 128a 17419i bk12: 128a 17486i bk13: 128a 17489i bk14: 128a 17500i bk15: 128a 17471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466735
Bank_Level_Parallism_Col = 1.433475
Bank_Level_Parallism_Ready = 1.148053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.433475 

BW Util details:
bwutil = 0.110676 
total_CMD = 17637 
util_bw = 1952 
Wasted_Col = 888 
Wasted_Row = 76 
Idle = 14721 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 722 
rwq = 0 
CCDLc_limit_alone = 722 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15658 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.110676 
Either_Row_CoL_Bus_Util = 0.112207 
Issued_on_Two_Bus_Simul_Util = 0.001191 
issued_two_Eff = 0.010611 
queue_avg = 0.730510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.73051
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15658 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1107
n_activity=3696 dram_eff=0.5281
bk0: 128a 17502i bk1: 128a 17495i bk2: 128a 17496i bk3: 128a 17496i bk4: 128a 17501i bk5: 128a 17497i bk6: 88a 17534i bk7: 88a 17532i bk8: 120a 17489i bk9: 120a 17467i bk10: 128a 17460i bk11: 128a 17381i bk12: 128a 17491i bk13: 128a 17507i bk14: 128a 17491i bk15: 128a 17473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.470968
Bank_Level_Parallism_Col = 1.427380
Bank_Level_Parallism_Ready = 1.152664
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.427380 

BW Util details:
bwutil = 0.110676 
total_CMD = 17637 
util_bw = 1952 
Wasted_Col = 935 
Wasted_Row = 58 
Idle = 14692 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 780 
rwq = 0 
CCDLc_limit_alone = 780 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15658 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.110676 
Either_Row_CoL_Bus_Util = 0.112207 
Issued_on_Two_Bus_Simul_Util = 0.001191 
issued_two_Eff = 0.010611 
queue_avg = 0.843171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.843171
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15654 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1107
n_activity=3639 dram_eff=0.5367
bk0: 128a 17497i bk1: 128a 17493i bk2: 128a 17500i bk3: 128a 17496i bk4: 128a 17500i bk5: 128a 17486i bk6: 89a 17502i bk7: 88a 17512i bk8: 120a 17489i bk9: 120a 17456i bk10: 128a 17490i bk11: 128a 17430i bk12: 128a 17512i bk13: 128a 17497i bk14: 128a 17491i bk15: 128a 17478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.479602
Bank_Level_Parallism_Col = 1.436927
Bank_Level_Parallism_Ready = 1.122376
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.436927 

BW Util details:
bwutil = 0.110733 
total_CMD = 17637 
util_bw = 1953 
Wasted_Col = 898 
Wasted_Row = 66 
Idle = 14720 

BW Util Bottlenecks: 
RCDc_limit = 253 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 727 
rwq = 0 
CCDLc_limit_alone = 727 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15654 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002835 
CoL_Bus_Util = 0.110733 
Either_Row_CoL_Bus_Util = 0.112434 
Issued_on_Two_Bus_Simul_Util = 0.001134 
issued_two_Eff = 0.010086 
queue_avg = 0.793672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.793672
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15653 n_act=32 n_pre=16 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1107
n_activity=3614 dram_eff=0.5404
bk0: 128a 17498i bk1: 128a 17502i bk2: 128a 17505i bk3: 128a 17491i bk4: 128a 17492i bk5: 128a 17499i bk6: 89a 17539i bk7: 88a 17526i bk8: 120a 17490i bk9: 120a 17461i bk10: 128a 17478i bk11: 128a 17408i bk12: 128a 17507i bk13: 128a 17504i bk14: 128a 17489i bk15: 128a 17480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983615
Row_Buffer_Locality_read = 0.983615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.484207
Bank_Level_Parallism_Col = 1.446269
Bank_Level_Parallism_Ready = 1.124936
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.446269 

BW Util details:
bwutil = 0.110733 
total_CMD = 17637 
util_bw = 1953 
Wasted_Col = 864 
Wasted_Row = 64 
Idle = 14756 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 708 
rwq = 0 
CCDLc_limit_alone = 708 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15653 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1953 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.110733 
Either_Row_CoL_Bus_Util = 0.112491 
Issued_on_Two_Bus_Simul_Util = 0.000964 
issued_two_Eff = 0.008569 
queue_avg = 0.840903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.840903
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15646 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1109
n_activity=3816 dram_eff=0.5126
bk0: 129a 17476i bk1: 128a 17503i bk2: 128a 17507i bk3: 128a 17496i bk4: 128a 17494i bk5: 128a 17489i bk6: 88a 17531i bk7: 88a 17519i bk8: 120a 17492i bk9: 120a 17474i bk10: 128a 17499i bk11: 128a 17497i bk12: 128a 17518i bk13: 128a 17506i bk14: 131a 17456i bk15: 128a 17491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.412714
Bank_Level_Parallism_Col = 1.378284
Bank_Level_Parallism_Ready = 1.072597
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.378284 

BW Util details:
bwutil = 0.110903 
total_CMD = 17637 
util_bw = 1956 
Wasted_Col = 915 
Wasted_Row = 102 
Idle = 14664 

BW Util Bottlenecks: 
RCDc_limit = 270 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 737 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15646 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.003062 
CoL_Bus_Util = 0.110903 
Either_Row_CoL_Bus_Util = 0.112888 
Issued_on_Two_Bus_Simul_Util = 0.001077 
issued_two_Eff = 0.009543 
queue_avg = 0.822135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.822135
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15660 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1107
n_activity=3714 dram_eff=0.5256
bk0: 128a 17491i bk1: 128a 17490i bk2: 128a 17513i bk3: 128a 17520i bk4: 128a 17497i bk5: 128a 17495i bk6: 88a 17530i bk7: 88a 17524i bk8: 120a 17494i bk9: 120a 17480i bk10: 128a 17493i bk11: 128a 17462i bk12: 128a 17509i bk13: 128a 17485i bk14: 128a 17503i bk15: 128a 17510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.413770
Bank_Level_Parallism_Col = 1.370590
Bank_Level_Parallism_Ready = 1.105533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.370590 

BW Util details:
bwutil = 0.110676 
total_CMD = 17637 
util_bw = 1952 
Wasted_Col = 924 
Wasted_Row = 58 
Idle = 14703 

BW Util Bottlenecks: 
RCDc_limit = 238 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 770 
rwq = 0 
CCDLc_limit_alone = 770 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15660 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.110676 
Either_Row_CoL_Bus_Util = 0.112094 
Issued_on_Two_Bus_Simul_Util = 0.001304 
issued_two_Eff = 0.011634 
queue_avg = 0.804389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.804389
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15659 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1107
n_activity=3695 dram_eff=0.5283
bk0: 128a 17497i bk1: 128a 17493i bk2: 128a 17522i bk3: 128a 17505i bk4: 128a 17493i bk5: 128a 17473i bk6: 88a 17525i bk7: 88a 17517i bk8: 120a 17505i bk9: 120a 17484i bk10: 128a 17491i bk11: 128a 17483i bk12: 128a 17525i bk13: 128a 17501i bk14: 128a 17509i bk15: 128a 17496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.397358
Bank_Level_Parallism_Col = 1.357342
Bank_Level_Parallism_Ready = 1.073258
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.357342 

BW Util details:
bwutil = 0.110676 
total_CMD = 17637 
util_bw = 1952 
Wasted_Col = 933 
Wasted_Row = 67 
Idle = 14685 

BW Util Bottlenecks: 
RCDc_limit = 263 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 744 
rwq = 0 
CCDLc_limit_alone = 744 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15659 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.110676 
Either_Row_CoL_Bus_Util = 0.112151 
Issued_on_Two_Bus_Simul_Util = 0.001247 
issued_two_Eff = 0.011122 
queue_avg = 0.741056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.741056
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15653 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1107
n_activity=3873 dram_eff=0.5043
bk0: 128a 17494i bk1: 128a 17494i bk2: 128a 17507i bk3: 128a 17487i bk4: 128a 17503i bk5: 128a 17486i bk6: 88a 17532i bk7: 88a 17525i bk8: 120a 17515i bk9: 120a 17498i bk10: 129a 17466i bk11: 128a 17451i bk12: 128a 17499i bk13: 128a 17491i bk14: 128a 17521i bk15: 128a 17505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.382499
Bank_Level_Parallism_Col = 1.354461
Bank_Level_Parallism_Ready = 1.081925
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.354461 

BW Util details:
bwutil = 0.110733 
total_CMD = 17637 
util_bw = 1953 
Wasted_Col = 966 
Wasted_Row = 98 
Idle = 14620 

BW Util Bottlenecks: 
RCDc_limit = 304 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 744 
rwq = 0 
CCDLc_limit_alone = 744 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15653 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002835 
CoL_Bus_Util = 0.110733 
Either_Row_CoL_Bus_Util = 0.112491 
Issued_on_Two_Bus_Simul_Util = 0.001077 
issued_two_Eff = 0.009577 
queue_avg = 0.803651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.803651
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15656 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1107
n_activity=3667 dram_eff=0.5323
bk0: 128a 17489i bk1: 128a 17482i bk2: 128a 17494i bk3: 128a 17491i bk4: 128a 17516i bk5: 128a 17513i bk6: 88a 17534i bk7: 88a 17525i bk8: 120a 17509i bk9: 120a 17496i bk10: 128a 17493i bk11: 128a 17435i bk12: 128a 17492i bk13: 128a 17478i bk14: 128a 17504i bk15: 128a 17495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.433743
Bank_Level_Parallism_Col = 1.403744
Bank_Level_Parallism_Ready = 1.103996
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.403744 

BW Util details:
bwutil = 0.110676 
total_CMD = 17637 
util_bw = 1952 
Wasted_Col = 890 
Wasted_Row = 86 
Idle = 14709 

BW Util Bottlenecks: 
RCDc_limit = 247 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 720 
rwq = 0 
CCDLc_limit_alone = 720 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15656 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.110676 
Either_Row_CoL_Bus_Util = 0.112321 
Issued_on_Two_Bus_Simul_Util = 0.001077 
issued_two_Eff = 0.009591 
queue_avg = 0.692862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.692862
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17637 n_nop=15656 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1107
n_activity=3655 dram_eff=0.5341
bk0: 128a 17489i bk1: 128a 17490i bk2: 128a 17511i bk3: 128a 17497i bk4: 128a 17505i bk5: 128a 17491i bk6: 88a 17521i bk7: 88a 17533i bk8: 120a 17488i bk9: 120a 17453i bk10: 128a 17500i bk11: 128a 17455i bk12: 128a 17497i bk13: 128a 17494i bk14: 128a 17503i bk15: 128a 17503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.433821
Bank_Level_Parallism_Col = 1.398528
Bank_Level_Parallism_Ready = 1.114754
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.398528 

BW Util details:
bwutil = 0.110676 
total_CMD = 17637 
util_bw = 1952 
Wasted_Col = 912 
Wasted_Row = 75 
Idle = 14698 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 763 
rwq = 0 
CCDLc_limit_alone = 763 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17637 
n_nop = 15656 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.110676 
Either_Row_CoL_Bus_Util = 0.112321 
Issued_on_Two_Bus_Simul_Util = 0.001077 
issued_two_Eff = 0.009591 
queue_avg = 0.865850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.86585

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2756, Miss = 988, Miss_rate = 0.358, Pending_hits = 30, Reservation_fails = 461
L2_cache_bank[1]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2286, Miss = 984, Miss_rate = 0.430, Pending_hits = 12, Reservation_fails = 154
L2_cache_bank[3]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2595, Miss = 985, Miss_rate = 0.380, Pending_hits = 24, Reservation_fails = 225
L2_cache_bank[5]: Access = 1954, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1954, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1958, Miss = 976, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1954, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1955, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1954, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1962, Miss = 968, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1954, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1954, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1973, Miss = 984, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1954, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1971, Miss = 984, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1963, Miss = 976, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1960, Miss = 978, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1957, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1972, Miss = 980, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1955, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1970, Miss = 984, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1956, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1960, Miss = 980, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1961, Miss = 978, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1960, Miss = 976, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1957, Miss = 977, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1958, Miss = 978, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1954, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1960, Miss = 976, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1955, Miss = 978, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1954, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1956, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1954, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1955, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1958, Miss = 976, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1954, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1984, Miss = 980, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 1962, Miss = 976, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1960, Miss = 976, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 126978
L2_total_cache_misses = 62537
L2_total_cache_miss_rate = 0.4925
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 840
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62537
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15643
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46868
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 158
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1528
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125048
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1612
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=126978
icnt_total_pkts_simt_to_mem=125689
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.815
	minimum = 5
	maximum = 188
Network latency average = 8.7193
	minimum = 5
	maximum = 125
Slowest packet = 190011
Flit latency average = 8.7193
	minimum = 5
	maximum = 125
Slowest flit = 195092
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.124928
	minimum = 0.101161 (at node 41)
	maximum = 0.169983 (at node 0)
Accepted packet rate average = 0.124928
	minimum = 0.101161 (at node 41)
	maximum = 0.169983 (at node 0)
Injected flit rate average = 0.124928
	minimum = 0.101161 (at node 41)
	maximum = 0.169983 (at node 0)
Accepted flit rate average= 0.124928
	minimum = 0.101161 (at node 41)
	maximum = 0.169983 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9233 (4 samples)
	minimum = 5 (4 samples)
	maximum = 129 (4 samples)
Network latency average = 8.05093 (4 samples)
	minimum = 5 (4 samples)
	maximum = 97.5 (4 samples)
Flit latency average = 8.05093 (4 samples)
	minimum = 5 (4 samples)
	maximum = 97.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0871114 (4 samples)
	minimum = 0.0700443 (4 samples)
	maximum = 0.143309 (4 samples)
Accepted packet rate average = 0.0871114 (4 samples)
	minimum = 0.0700443 (4 samples)
	maximum = 0.122412 (4 samples)
Injected flit rate average = 0.0871114 (4 samples)
	minimum = 0.0700443 (4 samples)
	maximum = 0.143309 (4 samples)
Accepted flit rate average = 0.0871114 (4 samples)
	minimum = 0.0700443 (4 samples)
	maximum = 0.122412 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 44 sec (344 sec)
gpgpu_simulation_rate = 209372 (inst/sec)
gpgpu_simulation_rate = 87 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949db0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 9019
gpu_sim_insn = 19009600
gpu_ipc =    2107.7280
gpu_tot_sim_cycle = 39211
gpu_tot_sim_insn = 91033803
gpu_tot_ipc =    2321.6394
gpu_tot_issued_cta = 9770
gpu_occupancy = 85.6775% 
gpu_tot_occupancy = 93.2844% 
max_total_param_size = 0
gpu_stall_dramfull = 1590
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.5273
partiton_level_parallism_total  =       4.0168
partiton_level_parallism_util =       8.0295
partiton_level_parallism_util_total  =       8.0700
L2_BW  =     164.5423 GB/Sec
L2_BW_total  =     188.6232 GB/Sec
gpu_total_sim_rate=211706

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1658992
	L1I_total_cache_misses = 19223
	L1I_total_cache_miss_rate = 0.0116
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 4055, Miss = 4001, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 3920, Miss = 3920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 3936, Miss = 3936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 3876, Miss = 3875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3880, Miss = 3878, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3949, Miss = 3916, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 3903, Miss = 3878, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 3880, Miss = 3878, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3952, Miss = 3952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 3937, Miss = 3920, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 3876, Miss = 3875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 3908, Miss = 3907, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4002, Miss = 4002, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4051, Miss = 4026, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 3920, Miss = 3920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 3964, Miss = 3932, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 3973, Miss = 3919, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 3926, Miss = 3897, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 3988, Miss = 3951, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 3912, Miss = 3883, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 3923, Miss = 3896, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 3936, Miss = 3913, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 3920, Miss = 3920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 3992, Miss = 3970, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 3940, Miss = 3939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 3878, Miss = 3877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 3984, Miss = 3961, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 3876, Miss = 3875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 3906, Miss = 3906, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 4071, Miss = 4044, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 3904, Miss = 3904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 3850, Miss = 3848, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 3954, Miss = 3902, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 3940, Miss = 3916, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3984, Miss = 3984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 4044, Miss = 3985, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 3876, Miss = 3875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 3944, Miss = 3922, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 3972, Miss = 3928, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 3896, Miss = 3874, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 157598
	L1D_total_cache_misses = 156905
	L1D_total_cache_miss_rate = 0.9956
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 969184
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0053
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 117200
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 964064
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1639769
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19223
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 157150
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 969184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1658992

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
656, 574, 574, 574, 574, 574, 574, 574, 574, 574, 574, 574, 574, 574, 574, 574, 614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 854, 614, 614, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 
gpgpu_n_tot_thrd_icount = 96167104
gpgpu_n_tot_w_icount = 3005222
gpgpu_n_stall_shd_mem = 125372
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156551
gpgpu_n_mem_write_global = 448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 5000915
gpgpu_n_store_insn = 458
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31013888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2597077	W0_Idle:1330349	W0_Scoreboard:2799884	W1:4089	W2:209	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3000924
single_issue_nums: WS0:752467	WS1:751133	WS2:750842	WS3:750780	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1252408 {8:156551,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17920 {40:448,}
traffic_breakdown_coretomem[INST_ACC_R] = 3384 {8:423,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6262040 {40:156551,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3584 {8:448,}
traffic_breakdown_memtocore[INST_ACC_R] = 67680 {40:1692,}
maxmflatency = 507 
max_icnt2mem_latency = 340 
maxmrqlatency = 134 
max_icnt2sh_latency = 60 
averagemflatency = 215 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 7 
mrq_lat_table:5778 	13781 	12726 	13170 	9003 	7374 	821 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	92933 	64226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	191 	76308 	47712 	21935 	9882 	1473 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	123132 	30880 	2985 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        58        64        56        56        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        60        64        56        56        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      3194      5596      5928      5911      6656      6885      7856      7928      4184      6290      5618      2075      3518      3549      4562      4492 
dram[1]:      3303      5540      5937      5886      6664      6890      7921      7881      2008      1991      4312      3379      5884      3552      4508      4437 
dram[2]:      5535      5483      5731      5937      6658      6885      7597      7965      2049      2031      8753      2147      3518      4234      4497      4578 
dram[3]:      5483      5495      5738      5899      6664      6878      7590      7970      2060      6746      2032      5612      3525      3522      4513      4585 
dram[4]:      5514      5452      5759      5942      6810      6798      7666      7657      2092      2077      2135      2193      3491      3528      6325      4591 
dram[5]:      5523      5439      5766      5898      6817      6806      7661      7666      2101      4922      2073      2145      3542      3491      4453      4603 
dram[6]:      5322      5367      5692      5945      6952      6926      7688      7570      2898      2547      2043      2091      3528      3530      4508      4566 
dram[7]:      5387      5329      5692      5892      6961      6947      7666      7578      5843      1996      1990      2056      3542      3518      4514      4581 
dram[8]:      5581      5458      5868      5949      6659      6969      7746      7779      1971      1990      4777      2055      3532      3525      4530      4581 
dram[9]:      5588      5464      5875      5896      6644      6979      7755      7798      4369      2003      4639      1976      3540      3534      4490      4562 
dram[10]:      5560      5406      5802      5598      6652      6955      7678      7676      1972      1991      2099      2029      3516      3547      4557      4595 
dram[11]:      5545      5336      5807      5605      6670      6938      7678      7674      1984      2000      2051      1978      3504      3554      4502      4603 
dram[12]:      5576      5560      5810      5954      6740      6757      7856      7657      5698      4597      2140      2051      3511      3542      4544      4615 
dram[13]:      5586      5511      5807      5903      6748      6717      7893      7662      2007      2022      4886      3734      3518      5067      4473      4621 
dram[14]:      5463      5581      5841      5956      6769      6942      7905      7712      2002      1996      2101      2079      3520      3534      4579      4573 
dram[15]:      5459      5589      5850      5904      6774      6950      7916      7715      2015      2884      6111      2003      3492      5910      4586      4554 
dram[16]:      5569      5630      5908      5607      6781      6961      7923      7633      1967      1988      2079      4110      3523      3551      4544      4579 
dram[17]:      5560      5565      5918      5615      6786      6966      7911      7637      1979      1996      2012      1972      3520      3539      4554      4518 
dram[18]:      5584      5464      5939      5654      6704      6651      7757      7638      1964      1983      3557      2020      3515      3534      4562      4597 
dram[19]:      5545      5536      5945      5649      6711      6652      7762      7645      4127      1993      2065      3363      3508      3539      5372      4545 
dram[20]:      5600      5351      5925      5713      6639      6899      7572      7953      2044      2158      2157      2101      3540      3544      4478      4497 
dram[21]:      5545      5358      5932      5733      6646      6966      7566      7958      2053      6224      2109      2043      4355      3501      4485      4496 
dram[22]:      5589      5494      5940      5726      6902      6954      7614      7703      1976      1995      2084      2060      3973      3530      4490      4564 
dram[23]:      5531      5427      5949      5708      6916      6962      7620      7666      1984      2002      2015      1979      3477      3534      4441      4585 
dram[24]:      5603      5560      5511      6029      6825      6973      7775      7933      1972      1991      2082      2029      3532      6227      4585      4579 
dram[25]:      5612      5572      5506      6038      6832      6914      7784      7881      1983      5221      2038      1976      3515      3530      4591      4586 
dram[26]:      5464      5495      5607      6045      6943      6753      7912      7950      2019      2039      2135      2079      3530      3534      5600      4545 
dram[27]:      5475      5459      5577      6053      6971      6752      7876      7960      2031      2048      2087      2020      3518      3549      4466      4542 
dram[28]:      5577      5446      5935      6062      6616      6695      7714      7645      2061      2077      2169      3348      3540      3554      4567      4586 
dram[29]:      5536      5184      5940      6069      6622      6700      7693      7656      2068      2085      3420      2056      3547      3549      4574      4598 
dram[30]:      5583      5607      5939      5731      6868      6748      7810      7674      1978      1996      2080      2034      3558      3766      4561      4574 
dram[31]:      5588      5598      5891      5743      6873      6759      7815      7656      6405      2003      2043      2572      3564      3510      4569      4583 
average row accesses per activate:
dram[0]: 20.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 37.666668 40.333332 43.000000 64.000000 64.000000 43.333332 64.000000 43.000000 
dram[1]: 45.333332 64.000000 64.000000 64.000000 64.000000 64.000000 32.666668 44.000000 56.000000 60.000000 43.000000 43.000000 43.000000 64.000000 64.000000 64.000000 
dram[2]: 34.250000 43.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 43.000000 64.000000 64.000000 43.000000 64.000000 43.000000 
dram[3]: 64.000000 32.500000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 40.333332 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.500000 44.500000 56.000000 60.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 
dram[5]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 32.666668 44.500000 56.000000 40.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 62.000000 48.000000 44.000000 37.666668 30.750000 64.000000 64.000000 64.000000 62.000000 64.000000 64.000000 
dram[7]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 37.666668 60.000000 64.000000 64.000000 64.000000 64.000000 43.333332 64.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 43.333332 64.000000 64.000000 64.000000 43.000000 64.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 40.333332 60.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 45.000000 44.000000 60.000000 60.000000 64.000000 64.000000 43.000000 64.000000 43.333332 64.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 46.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 30.000000 40.333332 40.333332 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 
dram[13]: 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 45.000000 44.000000 60.000000 60.000000 43.000000 43.666668 43.000000 43.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 30.000000 44.000000 60.000000 40.666668 43.333332 64.000000 64.000000 43.000000 64.000000 43.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 43.000000 64.000000 43.000000 64.000000 43.000000 
dram[17]: 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 60.000000 60.000000 26.200001 64.000000 64.000000 64.000000 43.000000 64.000000 
dram[19]: 64.000000 64.000000 43.000000 43.000000 64.000000 64.000000 44.000000 44.000000 40.333332 60.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 
dram[20]: 64.000000 64.000000 43.000000 43.333332 64.000000 64.000000 44.000000 44.000000 60.000000 40.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[21]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 44.000000 30.000000 60.000000 40.333332 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 40.333332 40.666668 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[24]: 64.000000 64.000000 43.000000 64.000000 43.000000 64.000000 29.666666 44.000000 40.333332 60.000000 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 60.000000 40.333332 64.000000 64.000000 64.000000 64.000000 64.000000 32.500000 
dram[26]: 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 22.166666 43.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 22.500000 60.000000 60.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 
dram[28]: 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 44.000000 29.666666 60.000000 60.000000 64.000000 32.500000 64.000000 64.000000 64.000000 64.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 29.666666 60.000000 60.000000 43.333332 43.000000 43.000000 64.000000 64.000000 64.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 40.333332 60.000000 43.000000 32.500000 64.000000 43.000000 64.000000 64.000000 
average row locality = 62654/1143 = 54.815399
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       140       128       128       128       128       128        96        88       113       121       129       128       128       130       128       129 
dram[1]:       136       128       128       128       128       128        98        88       112       120       129       129       129       128       128       128 
dram[2]:       137       129       128       128       128       128        96        88       112       120       129       128       128       129       128       129 
dram[3]:       128       130       128       128       128       128        96        88       112       121       128       129       128       128       128       128 
dram[4]:       128       128       128       128       128       128        97        89       112       120       128       129       128       128       129       128 
dram[5]:       128       128       129       128       128       128        98        89       112       122       128       128       128       128       128       128 
dram[6]:       128       128       128       128       128       124        96        88       113       123       128       128       128       124       128       128 
dram[7]:       128       129       128       128       128       128        96        88       113       120       128       128       128       128       130       128 
dram[8]:       128       128       128       128       128       128        96        88       120       120       130       128       128       128       129       128 
dram[9]:       128       128       128       128       128       128        96        88       121       120       129       128       128       128       128       128 
dram[10]:       128       128       128       128       128       128        90        88       120       120       128       128       129       128       130       128 
dram[11]:       128       128       128       128       129       128        92        88       120       120       128       128       128       128       128       128 
dram[12]:       129       128       128       128       128       128        96        90       121       121       129       128       129       128       128       128 
dram[13]:       130       128       128       128       128       128        90        88       120       120       129       131       129       129       128       128 
dram[14]:       128       128       128       128       128       129        88        88       120       120       128       128       128       128       128       128 
dram[15]:       129       128       128       128       128       128        90        88       120       122       130       128       128       129       128       129 
dram[16]:       128       128       128       128       128       128        88        88       120       120       128       129       128       129       128       129 
dram[17]:       128       129       128       128       128       129        88        88       120       120       128       128       128       128       128       128 
dram[18]:       128       128       128       128       128       128        89        88       120       120       131       128       128       128       129       128 
dram[19]:       128       128       129       129       128       128        88        88       121       120       128       129       128       128       129       128 
dram[20]:       128       128       129       130       128       128        88        88       120       121       128       128       128       128       128       128 
dram[21]:       128       129       128       128       128       128        88        90       120       121       128       128       129       128       128       128 
dram[22]:       128       128       128       128       128       128        88        88       121       122       128       128       129       128       128       128 
dram[23]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[24]:       128       128       129       128       129       128        89        88       121       120       128       128       128       129       129       128 
dram[25]:       128       128       128       128       128       128        89        88       120       121       128       128       128       128       128       130 
dram[26]:       129       128       128       129       128       128        88        88       120       120       128       128       128       128       133       129 
dram[27]:       128       128       128       128       128       128        89        90       120       120       128       129       128       128       128       128 
dram[28]:       129       128       128       128       128       129        88        89       120       120       128       130       128       128       128       128 
dram[29]:       128       128       128       128       128       128        88        89       120       120       130       129       129       128       128       128 
dram[30]:       128       128       128       128       128       128        88        88       120       120       128       128       128       129       128       128 
dram[31]:       128       128       128       128       128       128        88        88       121       120       129       130       128       129       128       128 
total dram reads = 62654
bank skew: 140/88 = 1.59
chip skew: 1970/1948 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        870       536       515       509       509       514       532       532       663       599       603       562       525       523       543       534
dram[1]:        497       518       513       508       512       509       537       525       586       602       557       552       528       535       544       531
dram[2]:        501       525       515       513       509       516       539       543       591       587       574       557       528       534       543       520
dram[3]:        528       518       527       515       522       515       532       548       588       600       557       547       539       536       545       528
dram[4]:        515       522       524       522       523       515       541       532       577       593       574       557       530       531       531       532
dram[5]:        516       519       520       526       513       514       537       530       583       590       553       549       526       528       527       526
dram[6]:        519       519       514       525       514       530       533       532       571       570       570       557       529       545       528       529
dram[7]:        525       513       517       516       520       516       549       532       584       598       561       553       532       528       535       530
dram[8]:        523       526       515       517       522       512       546       542       599       602       560       585       530       531       532       528
dram[9]:        532       523       523       525       517       528       534       539       596       621       560       565       526       530       543       533
dram[10]:        523       517       524       514       516       517       542       527       570       580       559       566       523       526       534       537
dram[11]:        528       522       529       524       510       512       556       529       602       621       540       548       527       537       540       538
dram[12]:        528       529       528       512       510       515       524       525       591       603       555       570       525       533       539       551
dram[13]:        526       532       508       519       508       516       529       524       601       624       538       544       526       539       535       540
dram[14]:        521       534       525       516       512       507       555       524       610       618       557       574       526       536       536       532
dram[15]:        535       530       519       519       515       511       515       522       609       606       551       561       534       536       536       532
dram[16]:        530       522       518       524       509       514       523       536       583       592       553       578       538       536       549       530
dram[17]:        526       531       513       513       516       509       539       533       604       628       540       555       532       532       537       530
dram[18]:        522       533       514       511       512       506       524       524       586       601       558       562       534       541       536       537
dram[19]:        525       535       528       516       515       509       527       529       595       633       533       546       533       528       536       531
dram[20]:        529       527       533       507       514       508       528       545       586       615       549       569       531       530       521       528
dram[21]:        533       522       529       515       517       516       522       537       587       612       540       551       532       540       533       542
dram[22]:        533       519       507       517       509       512       531       536       577       599       553       571       533       542       528       546
dram[23]:        535       534       516       514       523       520       526       531       593       621       551       557       535       534       532       558
dram[24]:        536       528       511       515       511       511       522       534       579       609       558       575       528       533       522       533
dram[25]:        542       528       517       517       514       511       522       532       595       621       545       555       524       531       526       529
dram[26]:        546       517       542       514       511       519       532       541       577       603       554       558       531       530       512       538
dram[27]:        534       530       511       522       512       514       522       530       597       609       541       540       530       533       529       544
dram[28]:        526       516       508       521       515       516       539       535       586       592       562       561       529       532       529       550
dram[29]:        533       532       512       526       516       516       527       533       604       640       545       555       535       537       531       549
dram[30]:        532       537       522       515       511       514       532       530       590       595       557       569       538       530       528       537
dram[31]:        541       529       512       516       515       515       534       530       597       636       541       565       535       535       535       538
maximum mf latency per bank:
dram[0]:        375       355       343       320       329       340       325       341       491       362       507       366       336       340       346       342
dram[1]:        349       324       321       322       334       358       336       338       331       353       460       408       333       369       340       361
dram[2]:        363       342       337       338       346       349       333       352       466       349       485       338       337       362       346       340
dram[3]:        344       362       341       331       351       333       331       354       336       355       404       351       343       344       358       342
dram[4]:        331       355       338       347       342       333       331       336       340       354       406       345       341       346       337       332
dram[5]:        336       329       344       390       336       369       354       346       335       332       351       332       347       362       331       333
dram[6]:        331       330       340       372       337       357       322       333       333       334       361       371       343       328       334       343
dram[7]:        337       332       349       334       357       332       401       388       332       340       361       379       336       338       335       341
dram[8]:        332       330       331       330       348       334       393       392       332       343       389       444       332       339       349       334
dram[9]:        343       332       330       361       334       349       364       337       335       374       388       442       342       334       370       363
dram[10]:        341       334       328       376       331       330       358       329       332       348       341       337       330       335       370       342
dram[11]:        340       344       392       355       356       342       355       392       363       380       335       336       355       349       370       364
dram[12]:        339       353       397       330       350       339       357       339       363       390       344       341       357       342       361       367
dram[13]:        339       349       350       331       318       333       341       348       340       367       334       331       339       355       344       363
dram[14]:        340       342       382       348       329       332       335       346       347       376       385       449       334       350       356       336
dram[15]:        349       361       348       346       333       343       336       352       357       346       375       436       333       348       367       375
dram[16]:        346       340       347       335       326       350       330       324       332       339       371       432       341       327       370       359
dram[17]:        363       379       335       333       373       325       336       330       357       388       358       442       332       336       352       335
dram[18]:        324       364       332       358       366       326       326       333       365       390       383       323       334       356       347       365
dram[19]:        341       353       360       345       333       358       334       341       331       395       332       335       331       336       348       355
dram[20]:        346       324       355       336       345       374       332       375       332       399       334       344       333       336       329       356
dram[21]:        370       359       364       344       345       357       330       368       333       374       332       338       345       349       353       380
dram[22]:        346       322       323       341       350       350       334       353       331       375       384       425       335       352       362       385
dram[23]:        357       343       330       346       332       350       331       353       337       363       378       423       371       360       333       404
dram[24]:        372       327       328       345       344       336       332       355       332       378       363       429       367       329       333       350
dram[25]:        367       365       335       331       332       368       337       348       340       378       355       410       352       333       369       340
dram[26]:        380       330       342       343       331       382       352       348       346       384       347       346       349       333       371       385
dram[27]:        367       352       337       357       344       359       340       336       354       378       333       380       348       338       371       392
dram[28]:        372       335       331       358       382       390       341       339       358       375       335       338       342       354       335       360
dram[29]:        399       363       336       361       330       340       337       332       338       335       334       365       354       342       352       354
dram[30]:        352       334       353       340       330       347       334       333       339       332       357       391       367       328       364       343
dram[31]:        362       364       320       341       342       332       344       338       334       402       346       388       353       346       339       350
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20890 n_act=42 n_pre=26 n_ref_event=0 n_req=1970 n_rd=1970 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.086
n_activity=4115 dram_eff=0.4787
bk0: 140a 22637i bk1: 128a 22763i bk2: 128a 22772i bk3: 128a 22772i bk4: 128a 22778i bk5: 128a 22771i bk6: 96a 22788i bk7: 88a 22795i bk8: 113a 22736i bk9: 121a 22717i bk10: 129a 22757i bk11: 128a 22759i bk12: 128a 22778i bk13: 130a 22750i bk14: 128a 22767i bk15: 129a 22732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978680
Row_Buffer_Locality_read = 0.978680
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.402042
Bank_Level_Parallism_Col = 1.381457
Bank_Level_Parallism_Ready = 1.086294
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381457 

BW Util details:
bwutil = 0.086004 
total_CMD = 22906 
util_bw = 1970 
Wasted_Col = 977 
Wasted_Row = 187 
Idle = 19772 

BW Util Bottlenecks: 
RCDc_limit = 366 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 694 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20890 
Read = 1970 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 26 
n_ref = 0 
n_req = 1970 
total_req = 1970 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 1970 
Row_Bus_Util =  0.002969 
CoL_Bus_Util = 0.086004 
Either_Row_CoL_Bus_Util = 0.088012 
Issued_on_Two_Bus_Simul_Util = 0.000960 
issued_two_Eff = 0.010913 
queue_avg = 0.609273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.609273
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20902 n_act=37 n_pre=21 n_ref_event=0 n_req=1965 n_rd=1965 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08579
n_activity=3886 dram_eff=0.5057
bk0: 136a 22735i bk1: 128a 22761i bk2: 128a 22772i bk3: 128a 22762i bk4: 128a 22769i bk5: 128a 22743i bk6: 98a 22757i bk7: 88a 22795i bk8: 112a 22768i bk9: 120a 22737i bk10: 129a 22737i bk11: 129a 22660i bk12: 129a 22747i bk13: 128a 22764i bk14: 128a 22759i bk15: 128a 22743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981170
Row_Buffer_Locality_read = 0.981170
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.463992
Bank_Level_Parallism_Col = 1.438645
Bank_Level_Parallism_Ready = 1.126209
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.438645 

BW Util details:
bwutil = 0.085785 
total_CMD = 22906 
util_bw = 1965 
Wasted_Col = 947 
Wasted_Row = 129 
Idle = 19865 

BW Util Bottlenecks: 
RCDc_limit = 288 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 742 
rwq = 0 
CCDLc_limit_alone = 742 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20902 
Read = 1965 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1965 
total_req = 1965 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1965 
Row_Bus_Util =  0.002532 
CoL_Bus_Util = 0.085785 
Either_Row_CoL_Bus_Util = 0.087488 
Issued_on_Two_Bus_Simul_Util = 0.000829 
issued_two_Eff = 0.009481 
queue_avg = 0.565791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.565791
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20896 n_act=38 n_pre=22 n_ref_event=0 n_req=1965 n_rd=1965 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08579
n_activity=4034 dram_eff=0.4871
bk0: 137a 22704i bk1: 129a 22738i bk2: 128a 22777i bk3: 128a 22767i bk4: 128a 22757i bk5: 128a 22757i bk6: 96a 22788i bk7: 88a 22790i bk8: 112a 22773i bk9: 120a 22756i bk10: 129a 22743i bk11: 128a 22750i bk12: 128a 22770i bk13: 129a 22738i bk14: 128a 22774i bk15: 129a 22733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980662
Row_Buffer_Locality_read = 0.980662
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.394737
Bank_Level_Parallism_Col = 1.380936
Bank_Level_Parallism_Ready = 1.079898
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.380936 

BW Util details:
bwutil = 0.085785 
total_CMD = 22906 
util_bw = 1965 
Wasted_Col = 982 
Wasted_Row = 169 
Idle = 19790 

BW Util Bottlenecks: 
RCDc_limit = 305 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 756 
rwq = 0 
CCDLc_limit_alone = 756 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20896 
Read = 1965 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1965 
total_req = 1965 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1965 
Row_Bus_Util =  0.002619 
CoL_Bus_Util = 0.085785 
Either_Row_CoL_Bus_Util = 0.087750 
Issued_on_Two_Bus_Simul_Util = 0.000655 
issued_two_Eff = 0.007463 
queue_avg = 0.523618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.523618
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20913 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08539
n_activity=3683 dram_eff=0.5311
bk0: 128a 22763i bk1: 130a 22714i bk2: 128a 22763i bk3: 128a 22761i bk4: 128a 22757i bk5: 128a 22764i bk6: 96a 22786i bk7: 88a 22792i bk8: 112a 22776i bk9: 121a 22718i bk10: 128a 22751i bk11: 129a 22702i bk12: 128a 22775i bk13: 128a 22787i bk14: 128a 22759i bk15: 128a 22749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.453722
Bank_Level_Parallism_Col = 1.414226
Bank_Level_Parallism_Ready = 1.086912
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.414226 

BW Util details:
bwutil = 0.085392 
total_CMD = 22906 
util_bw = 1956 
Wasted_Col = 929 
Wasted_Row = 97 
Idle = 19924 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20913 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.002445 
CoL_Bus_Util = 0.085392 
Either_Row_CoL_Bus_Util = 0.087008 
Issued_on_Two_Bus_Simul_Util = 0.000829 
issued_two_Eff = 0.009533 
queue_avg = 0.514581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.514581
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20921 n_act=34 n_pre=18 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08539
n_activity=3728 dram_eff=0.5247
bk0: 128a 22766i bk1: 128a 22757i bk2: 128a 22761i bk3: 128a 22767i bk4: 128a 22769i bk5: 128a 22743i bk6: 97a 22792i bk7: 89a 22799i bk8: 112a 22781i bk9: 120a 22750i bk10: 128a 22762i bk11: 129a 22729i bk12: 128a 22780i bk13: 128a 22769i bk14: 129a 22741i bk15: 128a 22751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982618
Row_Buffer_Locality_read = 0.982618
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.438519
Bank_Level_Parallism_Col = 1.404653
Bank_Level_Parallism_Ready = 1.086912
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.404653 

BW Util details:
bwutil = 0.085392 
total_CMD = 22906 
util_bw = 1956 
Wasted_Col = 895 
Wasted_Row = 93 
Idle = 19962 

BW Util Bottlenecks: 
RCDc_limit = 262 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 721 
rwq = 0 
CCDLc_limit_alone = 721 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20921 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1956 
Row_Bus_Util =  0.002270 
CoL_Bus_Util = 0.085392 
Either_Row_CoL_Bus_Util = 0.086659 
Issued_on_Two_Bus_Simul_Util = 0.001004 
issued_two_Eff = 0.011587 
queue_avg = 0.533790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.53379
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20912 n_act=35 n_pre=19 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08548
n_activity=3821 dram_eff=0.5124
bk0: 128a 22768i bk1: 128a 22766i bk2: 129a 22739i bk3: 128a 22755i bk4: 128a 22770i bk5: 128a 22743i bk6: 98a 22759i bk7: 89a 22782i bk8: 112a 22771i bk9: 122a 22729i bk10: 128a 22749i bk11: 128a 22719i bk12: 128a 22769i bk13: 128a 22773i bk14: 128a 22783i bk15: 128a 22766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982125
Row_Buffer_Locality_read = 0.982125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.455619
Bank_Level_Parallism_Col = 1.439232
Bank_Level_Parallism_Ready = 1.118999
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439232 

BW Util details:
bwutil = 0.085480 
total_CMD = 22906 
util_bw = 1958 
Wasted_Col = 875 
Wasted_Row = 130 
Idle = 19943 

BW Util Bottlenecks: 
RCDc_limit = 278 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 686 
rwq = 0 
CCDLc_limit_alone = 686 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20912 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1958 
Row_Bus_Util =  0.002357 
CoL_Bus_Util = 0.085480 
Either_Row_CoL_Bus_Util = 0.087051 
Issued_on_Two_Bus_Simul_Util = 0.000786 
issued_two_Eff = 0.009027 
queue_avg = 0.509866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.509866
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20925 n_act=35 n_pre=19 n_ref_event=0 n_req=1948 n_rd=1948 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08504
n_activity=3832 dram_eff=0.5084
bk0: 128a 22767i bk1: 128a 22759i bk2: 128a 22758i bk3: 128a 22752i bk4: 128a 22777i bk5: 124a 22770i bk6: 96a 22796i bk7: 88a 22811i bk8: 113a 22754i bk9: 123a 22697i bk10: 128a 22747i bk11: 128a 22752i bk12: 128a 22792i bk13: 124a 22770i bk14: 128a 22773i bk15: 128a 22755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982033
Row_Buffer_Locality_read = 0.982033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419333
Bank_Level_Parallism_Col = 1.388049
Bank_Level_Parallism_Ready = 1.107290
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.388049 

BW Util details:
bwutil = 0.085043 
total_CMD = 22906 
util_bw = 1948 
Wasted_Col = 913 
Wasted_Row = 108 
Idle = 19937 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 717 
rwq = 0 
CCDLc_limit_alone = 717 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20925 
Read = 1948 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1948 
total_req = 1948 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1948 
Row_Bus_Util =  0.002357 
CoL_Bus_Util = 0.085043 
Either_Row_CoL_Bus_Util = 0.086484 
Issued_on_Two_Bus_Simul_Util = 0.000917 
issued_two_Eff = 0.010601 
queue_avg = 0.447044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.447044
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20917 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08539
n_activity=3827 dram_eff=0.5111
bk0: 128a 22760i bk1: 129a 22740i bk2: 128a 22755i bk3: 128a 22758i bk4: 128a 22766i bk5: 128a 22760i bk6: 96a 22787i bk7: 88a 22792i bk8: 113a 22747i bk9: 120a 22746i bk10: 128a 22759i bk11: 128a 22706i bk12: 128a 22772i bk13: 128a 22754i bk14: 130a 22737i bk15: 128a 22747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.451945
Bank_Level_Parallism_Col = 1.420360
Bank_Level_Parallism_Ready = 1.110429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.420360 

BW Util details:
bwutil = 0.085392 
total_CMD = 22906 
util_bw = 1956 
Wasted_Col = 950 
Wasted_Row = 101 
Idle = 19899 

BW Util Bottlenecks: 
RCDc_limit = 286 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 740 
rwq = 0 
CCDLc_limit_alone = 740 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20917 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.002357 
CoL_Bus_Util = 0.085392 
Either_Row_CoL_Bus_Util = 0.086833 
Issued_on_Two_Bus_Simul_Util = 0.000917 
issued_two_Eff = 0.010558 
queue_avg = 0.531957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.531957
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20920 n_act=34 n_pre=18 n_ref_event=0 n_req=1963 n_rd=1963 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0857
n_activity=3785 dram_eff=0.5186
bk0: 128a 22757i bk1: 128a 22752i bk2: 128a 22788i bk3: 128a 22774i bk4: 128a 22771i bk5: 128a 22767i bk6: 96a 22802i bk7: 88a 22806i bk8: 120a 22766i bk9: 120a 22746i bk10: 130a 22721i bk11: 128a 22707i bk12: 128a 22766i bk13: 128a 22753i bk14: 129a 22734i bk15: 128a 22752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982680
Row_Buffer_Locality_read = 0.982680
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.440496
Bank_Level_Parallism_Col = 1.390244
Bank_Level_Parallism_Ready = 1.102904
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389557 

BW Util details:
bwutil = 0.085698 
total_CMD = 22906 
util_bw = 1963 
Wasted_Col = 960 
Wasted_Row = 60 
Idle = 19923 

BW Util Bottlenecks: 
RCDc_limit = 255 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 780 
rwq = 0 
CCDLc_limit_alone = 780 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20920 
Read = 1963 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1963 
total_req = 1963 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1963 
Row_Bus_Util =  0.002270 
CoL_Bus_Util = 0.085698 
Either_Row_CoL_Bus_Util = 0.086702 
Issued_on_Two_Bus_Simul_Util = 0.001266 
issued_two_Eff = 0.014602 
queue_avg = 0.554178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.554178
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20918 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08565
n_activity=3711 dram_eff=0.5287
bk0: 128a 22755i bk1: 128a 22744i bk2: 128a 22762i bk3: 128a 22747i bk4: 128a 22776i bk5: 128a 22767i bk6: 96a 22805i bk7: 88a 22799i bk8: 121a 22741i bk9: 120a 22750i bk10: 129a 22715i bk11: 128a 22668i bk12: 128a 22773i bk13: 128a 22762i bk14: 128a 22773i bk15: 128a 22771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.456798
Bank_Level_Parallism_Col = 1.436077
Bank_Level_Parallism_Ready = 1.155454
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.436077 

BW Util details:
bwutil = 0.085654 
total_CMD = 22906 
util_bw = 1962 
Wasted_Col = 908 
Wasted_Row = 116 
Idle = 19920 

BW Util Bottlenecks: 
RCDc_limit = 253 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 739 
rwq = 0 
CCDLc_limit_alone = 739 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20918 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.002270 
CoL_Bus_Util = 0.085654 
Either_Row_CoL_Bus_Util = 0.086789 
Issued_on_Two_Bus_Simul_Util = 0.001135 
issued_two_Eff = 0.013078 
queue_avg = 0.632411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.632411
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20914 n_act=34 n_pre=18 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08544
n_activity=3741 dram_eff=0.5231
bk0: 128a 22746i bk1: 128a 22744i bk2: 128a 22763i bk3: 128a 22752i bk4: 128a 22787i bk5: 128a 22782i bk6: 90a 22802i bk7: 88a 22797i bk8: 120a 22760i bk9: 120a 22748i bk10: 128a 22774i bk11: 128a 22764i bk12: 129a 22752i bk13: 128a 22767i bk14: 130a 22745i bk15: 128a 22757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982626
Row_Buffer_Locality_read = 0.982626
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.400598
Bank_Level_Parallism_Col = 1.383031
Bank_Level_Parallism_Ready = 1.080225
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.383031 

BW Util details:
bwutil = 0.085436 
total_CMD = 22906 
util_bw = 1957 
Wasted_Col = 924 
Wasted_Row = 127 
Idle = 19898 

BW Util Bottlenecks: 
RCDc_limit = 274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 728 
rwq = 0 
CCDLc_limit_alone = 728 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20914 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1957 
Row_Bus_Util =  0.002270 
CoL_Bus_Util = 0.085436 
Either_Row_CoL_Bus_Util = 0.086964 
Issued_on_Two_Bus_Simul_Util = 0.000742 
issued_two_Eff = 0.008534 
queue_avg = 0.540120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.54012
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20919 n_act=33 n_pre=17 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08544
n_activity=3733 dram_eff=0.5242
bk0: 128a 22754i bk1: 128a 22762i bk2: 128a 22761i bk3: 128a 22757i bk4: 129a 22726i bk5: 128a 22763i bk6: 92a 22794i bk7: 88a 22793i bk8: 120a 22757i bk9: 120a 22751i bk10: 128a 22777i bk11: 128a 22768i bk12: 128a 22781i bk13: 128a 22763i bk14: 128a 22759i bk15: 128a 22767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983137
Row_Buffer_Locality_read = 0.983137
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.418487
Bank_Level_Parallism_Col = 1.387727
Bank_Level_Parallism_Ready = 1.085335
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387727 

BW Util details:
bwutil = 0.085436 
total_CMD = 22906 
util_bw = 1957 
Wasted_Col = 927 
Wasted_Row = 91 
Idle = 19931 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20919 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1957 
Row_Bus_Util =  0.002183 
CoL_Bus_Util = 0.085436 
Either_Row_CoL_Bus_Util = 0.086746 
Issued_on_Two_Bus_Simul_Util = 0.000873 
issued_two_Eff = 0.010065 
queue_avg = 0.700035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.700035
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20906 n_act=38 n_pre=22 n_ref_event=0 n_req=1967 n_rd=1967 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08587
n_activity=3961 dram_eff=0.4966
bk0: 129a 22739i bk1: 128a 22749i bk2: 128a 22758i bk3: 128a 22763i bk4: 128a 22769i bk5: 128a 22774i bk6: 96a 22791i bk7: 90a 22777i bk8: 121a 22740i bk9: 121a 22713i bk10: 129a 22753i bk11: 128a 22768i bk12: 129a 22743i bk13: 128a 22754i bk14: 128a 22757i bk15: 128a 22757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980681
Row_Buffer_Locality_read = 0.980681
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.402639
Bank_Level_Parallism_Col = 1.380531
Bank_Level_Parallism_Ready = 1.082867
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.380531 

BW Util details:
bwutil = 0.085873 
total_CMD = 22906 
util_bw = 1967 
Wasted_Col = 986 
Wasted_Row = 154 
Idle = 19799 

BW Util Bottlenecks: 
RCDc_limit = 289 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 785 
rwq = 0 
CCDLc_limit_alone = 785 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20906 
Read = 1967 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1967 
total_req = 1967 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1967 
Row_Bus_Util =  0.002619 
CoL_Bus_Util = 0.085873 
Either_Row_CoL_Bus_Util = 0.087313 
Issued_on_Two_Bus_Simul_Util = 0.001179 
issued_two_Eff = 0.013500 
queue_avg = 0.678338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.678338
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20908 n_act=37 n_pre=21 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08565
n_activity=3988 dram_eff=0.492
bk0: 130a 22737i bk1: 128a 22753i bk2: 128a 22762i bk3: 128a 22759i bk4: 128a 22776i bk5: 128a 22775i bk6: 90a 22802i bk7: 88a 22792i bk8: 120a 22763i bk9: 120a 22752i bk10: 129a 22746i bk11: 131a 22735i bk12: 129a 22736i bk13: 129a 22727i bk14: 128a 22745i bk15: 128a 22760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981142
Row_Buffer_Locality_read = 0.981142
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.402068
Bank_Level_Parallism_Col = 1.377679
Bank_Level_Parallism_Ready = 1.078491
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.377679 

BW Util details:
bwutil = 0.085654 
total_CMD = 22906 
util_bw = 1962 
Wasted_Col = 996 
Wasted_Row = 136 
Idle = 19812 

BW Util Bottlenecks: 
RCDc_limit = 310 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20908 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1962 
Row_Bus_Util =  0.002532 
CoL_Bus_Util = 0.085654 
Either_Row_CoL_Bus_Util = 0.087226 
Issued_on_Two_Bus_Simul_Util = 0.000960 
issued_two_Eff = 0.011011 
queue_avg = 0.538942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.538942
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20923 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08526
n_activity=3655 dram_eff=0.5343
bk0: 128a 22768i bk1: 128a 22762i bk2: 128a 22771i bk3: 128a 22760i bk4: 128a 22773i bk5: 129a 22742i bk6: 88a 22799i bk7: 88a 22788i bk8: 120a 22771i bk9: 120a 22752i bk10: 128a 22757i bk11: 128a 22751i bk12: 128a 22780i bk13: 128a 22764i bk14: 128a 22771i bk15: 128a 22765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.441644
Bank_Level_Parallism_Col = 1.410100
Bank_Level_Parallism_Ready = 1.068612
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.410100 

BW Util details:
bwutil = 0.085262 
total_CMD = 22906 
util_bw = 1953 
Wasted_Col = 851 
Wasted_Row = 92 
Idle = 20010 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 707 
rwq = 0 
CCDLc_limit_alone = 707 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20923 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002183 
CoL_Bus_Util = 0.085262 
Either_Row_CoL_Bus_Util = 0.086571 
Issued_on_Two_Bus_Simul_Util = 0.000873 
issued_two_Eff = 0.010086 
queue_avg = 0.635729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.635729
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20902 n_act=38 n_pre=22 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08561
n_activity=4021 dram_eff=0.4877
bk0: 129a 22736i bk1: 128a 22754i bk2: 128a 22760i bk3: 128a 22743i bk4: 128a 22776i bk5: 128a 22756i bk6: 90a 22776i bk7: 88a 22802i bk8: 120a 22763i bk9: 122a 22723i bk10: 130a 22759i bk11: 128a 22764i bk12: 128a 22784i bk13: 129a 22752i bk14: 128a 22763i bk15: 129a 22737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980622
Row_Buffer_Locality_read = 0.980622
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.377117
Bank_Level_Parallism_Col = 1.355450
Bank_Level_Parallism_Ready = 1.083631
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.355450 

BW Util details:
bwutil = 0.085611 
total_CMD = 22906 
util_bw = 1961 
Wasted_Col = 1016 
Wasted_Row = 152 
Idle = 19777 

BW Util Bottlenecks: 
RCDc_limit = 306 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 768 
rwq = 0 
CCDLc_limit_alone = 768 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20902 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1961 
Row_Bus_Util =  0.002619 
CoL_Bus_Util = 0.085611 
Either_Row_CoL_Bus_Util = 0.087488 
Issued_on_Two_Bus_Simul_Util = 0.000742 
issued_two_Eff = 0.008483 
queue_avg = 0.567057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.567057
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20923 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08535
n_activity=3847 dram_eff=0.5082
bk0: 128a 22749i bk1: 128a 22745i bk2: 128a 22757i bk3: 128a 22745i bk4: 128a 22777i bk5: 128a 22750i bk6: 88a 22797i bk7: 88a 22799i bk8: 120a 22766i bk9: 120a 22739i bk10: 128a 22762i bk11: 129a 22710i bk12: 128a 22788i bk13: 129a 22749i bk14: 128a 22750i bk15: 129a 22727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424680
Bank_Level_Parallism_Col = 1.393712
Bank_Level_Parallism_Ready = 1.111509
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393712 

BW Util details:
bwutil = 0.085349 
total_CMD = 22906 
util_bw = 1955 
Wasted_Col = 985 
Wasted_Row = 107 
Idle = 19859 

BW Util Bottlenecks: 
RCDc_limit = 254 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 795 
rwq = 0 
CCDLc_limit_alone = 795 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20923 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.002357 
CoL_Bus_Util = 0.085349 
Either_Row_CoL_Bus_Util = 0.086571 
Issued_on_Two_Bus_Simul_Util = 0.001135 
issued_two_Eff = 0.013111 
queue_avg = 0.614468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.614468
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20920 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08531
n_activity=3805 dram_eff=0.5135
bk0: 128a 22764i bk1: 129a 22738i bk2: 128a 22778i bk3: 128a 22758i bk4: 128a 22770i bk5: 129a 22738i bk6: 88a 22801i bk7: 88a 22795i bk8: 120a 22748i bk9: 120a 22737i bk10: 128a 22768i bk11: 128a 22679i bk12: 128a 22769i bk13: 128a 22757i bk14: 128a 22763i bk15: 128a 22768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.439187
Bank_Level_Parallism_Col = 1.415304
Bank_Level_Parallism_Ready = 1.129478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.415304 

BW Util details:
bwutil = 0.085305 
total_CMD = 22906 
util_bw = 1954 
Wasted_Col = 935 
Wasted_Row = 112 
Idle = 19905 

BW Util Bottlenecks: 
RCDc_limit = 276 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 754 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20920 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002270 
CoL_Bus_Util = 0.085305 
Either_Row_CoL_Bus_Util = 0.086702 
Issued_on_Two_Bus_Simul_Util = 0.000873 
issued_two_Eff = 0.010070 
queue_avg = 0.603728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.603728
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20913 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08544
n_activity=3907 dram_eff=0.5009
bk0: 128a 22772i bk1: 128a 22764i bk2: 128a 22780i bk3: 128a 22756i bk4: 128a 22761i bk5: 128a 22761i bk6: 89a 22802i bk7: 88a 22802i bk8: 120a 22759i bk9: 120a 22741i bk10: 131a 22678i bk11: 128a 22766i bk12: 128a 22758i bk13: 128a 22737i bk14: 129a 22744i bk15: 128a 22767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.385135
Bank_Level_Parallism_Col = 1.363698
Bank_Level_Parallism_Ready = 1.082780
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.363698 

BW Util details:
bwutil = 0.085436 
total_CMD = 22906 
util_bw = 1957 
Wasted_Col = 1004 
Wasted_Row = 147 
Idle = 19798 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 779 
rwq = 0 
CCDLc_limit_alone = 779 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20913 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.002445 
CoL_Bus_Util = 0.085436 
Either_Row_CoL_Bus_Util = 0.087008 
Issued_on_Two_Bus_Simul_Util = 0.000873 
issued_two_Eff = 0.010035 
queue_avg = 0.597092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.597092
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20916 n_act=37 n_pre=21 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08544
n_activity=3825 dram_eff=0.5116
bk0: 128a 22755i bk1: 128a 22748i bk2: 129a 22741i bk3: 129a 22739i bk4: 128a 22764i bk5: 128a 22763i bk6: 88a 22798i bk7: 88a 22802i bk8: 121a 22737i bk9: 120a 22741i bk10: 128a 22761i bk11: 129a 22718i bk12: 128a 22781i bk13: 128a 22772i bk14: 129a 22735i bk15: 128a 22761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981094
Row_Buffer_Locality_read = 0.981094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.450987
Bank_Level_Parallism_Col = 1.417659
Bank_Level_Parallism_Ready = 1.078181
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.417659 

BW Util details:
bwutil = 0.085436 
total_CMD = 22906 
util_bw = 1957 
Wasted_Col = 914 
Wasted_Row = 118 
Idle = 19917 

BW Util Bottlenecks: 
RCDc_limit = 287 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 710 
rwq = 0 
CCDLc_limit_alone = 710 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20916 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1957 
Row_Bus_Util =  0.002532 
CoL_Bus_Util = 0.085436 
Either_Row_CoL_Bus_Util = 0.086877 
Issued_on_Two_Bus_Simul_Util = 0.001091 
issued_two_Eff = 0.012563 
queue_avg = 0.639483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.639483
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20914 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08539
n_activity=3853 dram_eff=0.5077
bk0: 128a 22757i bk1: 128a 22759i bk2: 129a 22738i bk3: 130a 22723i bk4: 128a 22754i bk5: 128a 22760i bk6: 88a 22785i bk7: 88a 22797i bk8: 120a 22765i bk9: 121a 22709i bk10: 128a 22766i bk11: 128a 22763i bk12: 128a 22777i bk13: 128a 22752i bk14: 128a 22767i bk15: 128a 22744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.446298
Bank_Level_Parallism_Col = 1.418815
Bank_Level_Parallism_Ready = 1.093047
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418815 

BW Util details:
bwutil = 0.085392 
total_CMD = 22906 
util_bw = 1956 
Wasted_Col = 933 
Wasted_Row = 109 
Idle = 19908 

BW Util Bottlenecks: 
RCDc_limit = 278 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 730 
rwq = 0 
CCDLc_limit_alone = 730 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20914 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.002357 
CoL_Bus_Util = 0.085392 
Either_Row_CoL_Bus_Util = 0.086964 
Issued_on_Two_Bus_Simul_Util = 0.000786 
issued_two_Eff = 0.009036 
queue_avg = 0.623941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.623941
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20915 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08544
n_activity=3938 dram_eff=0.497
bk0: 128a 22770i bk1: 129a 22748i bk2: 128a 22760i bk3: 128a 22742i bk4: 128a 22749i bk5: 128a 22753i bk6: 88a 22806i bk7: 90a 22775i bk8: 120a 22761i bk9: 121a 22727i bk10: 128a 22760i bk11: 128a 22733i bk12: 129a 22727i bk13: 128a 22736i bk14: 128a 22760i bk15: 128a 22718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.425628
Bank_Level_Parallism_Col = 1.395630
Bank_Level_Parallism_Ready = 1.128258
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.395630 

BW Util details:
bwutil = 0.085436 
total_CMD = 22906 
util_bw = 1957 
Wasted_Col = 1036 
Wasted_Row = 113 
Idle = 19800 

BW Util Bottlenecks: 
RCDc_limit = 314 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 794 
rwq = 0 
CCDLc_limit_alone = 794 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20915 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.002445 
CoL_Bus_Util = 0.085436 
Either_Row_CoL_Bus_Util = 0.086920 
Issued_on_Two_Bus_Simul_Util = 0.000960 
issued_two_Eff = 0.011050 
queue_avg = 0.663101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.663101
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20917 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08539
n_activity=3869 dram_eff=0.5056
bk0: 128a 22768i bk1: 128a 22772i bk2: 128a 22779i bk3: 128a 22751i bk4: 128a 22779i bk5: 128a 22767i bk6: 88a 22792i bk7: 88a 22796i bk8: 121a 22739i bk9: 122a 22715i bk10: 128a 22755i GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949d9c..

GPGPU-Sim PTX: cudaLaunch for 0x0x401829 (mode=performance simulation) on stream 0
bk11: 128a 22688i bk12: 129a 22731i bk13: 128a 22758i bk14: 128a 22769i bk15: 128a 22740i 

------------------------------------------------------------------------
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.454880
Bank_Level_Parallism_Col = 1.427873
Bank_Level_Parallism_Ready = 1.147750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.427873 

BW Util details:
bwutil = 0.085392 
total_CMD = 22906 
util_bw = 1956 
Wasted_Col = 924 
Wasted_Row = 112 
Idle = 19914 

BW Util Bottlenecks: 
RCDc_limit = 273 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 722 
rwq = 0 
CCDLc_limit_alone = 722 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20917 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.002357 
CoL_Bus_Util = 0.085392 
Either_Row_CoL_Bus_Util = 0.086833 
Issued_on_Two_Bus_Simul_Util = 0.000917 
issued_two_Eff = 0.010558 
queue_avg = 0.562473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.562473
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20927 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08522
n_activity=3696 dram_eff=0.5281
bk0: 128a 22771i bk1: 128a 22764i bk2: 128a 22765i bk3: 128a 22765i bk4: 128a 22770i bk5: 128a 22766i bk6: 88a 22803i bk7: 88a 22801i bk8: 120a 22758i bk9: 120a 22736i bk10: 128a 22729i bk11: 128a 22650i bk12: 128a 22760i bk13: 128a 22776i bk14: 128a 22760i bk15: 128a 22742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.470968
Bank_Level_Parallism_Col = 1.427380
Bank_Level_Parallism_Ready = 1.152664
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.427380 

BW Util details:
bwutil = 0.085218 
total_CMD = 22906 
util_bw = 1952 
Wasted_Col = 935 
Wasted_Row = 58 
Idle = 19961 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 780 
rwq = 0 
CCDLc_limit_alone = 780 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20927 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002096 
CoL_Bus_Util = 0.085218 
Either_Row_CoL_Bus_Util = 0.086397 
Issued_on_Two_Bus_Simul_Util = 0.000917 
issued_two_Eff = 0.010611 
queue_avg = 0.649219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.649219
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20908 n_act=38 n_pre=22 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08548
n_activity=3899 dram_eff=0.5022
bk0: 128a 22766i bk1: 128a 22762i bk2: 129a 22745i bk3: 128a 22765i bk4: 129a 22745i bk5: 128a 22755i bk6: 89a 22771i bk7: 88a 22781i bk8: 121a 22734i bk9: 120a 22725i bk10: 128a 22759i bk11: 128a 22699i bk12: 128a 22781i bk13: 129a 22742i bk14: 129a 22736i bk15: 128a 22747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980592
Row_Buffer_Locality_read = 0.980592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.459895
Bank_Level_Parallism_Col = 1.427881
Bank_Level_Parallism_Ready = 1.122063
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.427881 

BW Util details:
bwutil = 0.085480 
total_CMD = 22906 
util_bw = 1958 
Wasted_Col = 958 
Wasted_Row = 126 
Idle = 19864 

BW Util Bottlenecks: 
RCDc_limit = 313 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 727 
rwq = 0 
CCDLc_limit_alone = 727 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20908 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1958 
Row_Bus_Util =  0.002619 
CoL_Bus_Util = 0.085480 
Either_Row_CoL_Bus_Util = 0.087226 
Issued_on_Two_Bus_Simul_Util = 0.000873 
issued_two_Eff = 0.010010 
queue_avg = 0.611106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.611106
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20913 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08539
n_activity=3745 dram_eff=0.5223
bk0: 128a 22767i bk1: 128a 22771i bk2: 128a 22774i bk3: 128a 22760i bk4: 128a 22761i bk5: 128a 22768i bk6: 89a 22808i bk7: 88a 22795i bk8: 120a 22759i bk9: 121a 22706i bk10: 128a 22747i bk11: 128a 22677i bk12: 128a 22776i bk13: 128a 22773i bk14: 128a 22758i bk15: 130a 22701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.471922
Bank_Level_Parallism_Col = 1.440606
Bank_Level_Parallism_Ready = 1.124744
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.440606 

BW Util details:
bwutil = 0.085392 
total_CMD = 22906 
util_bw = 1956 
Wasted_Col = 900 
Wasted_Row = 100 
Idle = 19950 

BW Util Bottlenecks: 
RCDc_limit = 284 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 708 
rwq = 0 
CCDLc_limit_alone = 708 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20913 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.002357 
CoL_Bus_Util = 0.085392 
Either_Row_CoL_Bus_Util = 0.087008 
Issued_on_Two_Bus_Simul_Util = 0.000742 
issued_two_Eff = 0.008530 
queue_avg = 0.647472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.647472
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20903 n_act=39 n_pre=23 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08557
n_activity=4024 dram_eff=0.4871
bk0: 129a 22745i bk1: 128a 22772i bk2: 128a 22776i bk3: 129a 22741i bk4: 128a 22763i bk5: 128a 22758i bk6: 88a 22800i bk7: 88a 22788i bk8: 120a 22761i bk9: 120a 22743i bk10: 128a 22768i bk11: 128a 22766i bk12: 128a 22787i bk13: 128a 22775i bk14: 133a 22677i bk15: 129a 22736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980102
Row_Buffer_Locality_read = 0.980102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.399284
Bank_Level_Parallism_Col = 1.372029
Bank_Level_Parallism_Ready = 1.072449
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372029 

BW Util details:
bwutil = 0.085567 
total_CMD = 22906 
util_bw = 1960 
Wasted_Col = 963 
Wasted_Row = 150 
Idle = 19833 

BW Util Bottlenecks: 
RCDc_limit = 318 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 737 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20903 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1960 
Row_Bus_Util =  0.002707 
CoL_Bus_Util = 0.085567 
Either_Row_CoL_Bus_Util = 0.087444 
Issued_on_Two_Bus_Simul_Util = 0.000829 
issued_two_Eff = 0.009486 
queue_avg = 0.633022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.633022
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20919 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08539
n_activity=3883 dram_eff=0.5037
bk0: 128a 22760i bk1: 128a 22759i bk2: 128a 22782i bk3: 128a 22789i bk4: 128a 22766i bk5: 128a 22764i bk6: 89a 22799i bk7: 90a 22745i bk8: 120a 22763i bk9: 120a 22749i bk10: 128a 22762i bk11: 129a 22707i bk12: 128a 22778i bk13: 128a 22754i bk14: 128a 22772i bk15: 128a 22779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403322
Bank_Level_Parallism_Col = 1.365862
Bank_Level_Parallism_Ready = 1.105317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.365862 

BW Util details:
bwutil = 0.085392 
total_CMD = 22906 
util_bw = 1956 
Wasted_Col = 960 
Wasted_Row = 94 
Idle = 19896 

BW Util Bottlenecks: 
RCDc_limit = 274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 770 
rwq = 0 
CCDLc_limit_alone = 770 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20919 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.002357 
CoL_Bus_Util = 0.085392 
Either_Row_CoL_Bus_Util = 0.086746 
Issued_on_Two_Bus_Simul_Util = 0.001004 
issued_two_Eff = 0.011575 
queue_avg = 0.619357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.619357
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20913 n_act=37 n_pre=21 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08544
n_activity=3955 dram_eff=0.4948
bk0: 129a 22742i bk1: 128a 22762i bk2: 128a 22791i bk3: 128a 22774i bk4: 128a 22762i bk5: 129a 22718i bk6: 88a 22794i bk7: 89a 22762i bk8: 120a 22774i bk9: 120a 22753i bk10: 128a 22760i bk11: 130a 22704i bk12: 128a 22794i bk13: 128a 22770i bk14: 128a 22778i bk15: 128a 22765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981094
Row_Buffer_Locality_read = 0.981094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.381215
Bank_Level_Parallism_Col = 1.350034
Bank_Level_Parallism_Ready = 1.073071
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.350034 

BW Util details:
bwutil = 0.085436 
total_CMD = 22906 
util_bw = 1957 
Wasted_Col = 993 
Wasted_Row = 127 
Idle = 19829 

BW Util Bottlenecks: 
RCDc_limit = 323 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 744 
rwq = 0 
CCDLc_limit_alone = 744 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20913 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1957 
Row_Bus_Util =  0.002532 
CoL_Bus_Util = 0.085436 
Either_Row_CoL_Bus_Util = 0.087008 
Issued_on_Two_Bus_Simul_Util = 0.000960 
issued_two_Eff = 0.011039 
queue_avg = 0.570593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.570593
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20912 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08544
n_activity=4042 dram_eff=0.4842
bk0: 128a 22763i bk1: 128a 22763i bk2: 128a 22776i bk3: 128a 22756i bk4: 128a 22772i bk5: 128a 22755i bk6: 88a 22801i bk7: 89a 22770i bk8: 120a 22784i bk9: 120a 22767i bk10: 130a 22735i bk11: 129a 22696i bk12: 129a 22744i bk13: 128a 22760i bk14: 128a 22790i bk15: 128a 22774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.373101
Bank_Level_Parallism_Col = 1.350000
Bank_Level_Parallism_Ready = 1.081758
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.350000 

BW Util details:
bwutil = 0.085436 
total_CMD = 22906 
util_bw = 1957 
Wasted_Col = 1002 
Wasted_Row = 134 
Idle = 19813 

BW Util Bottlenecks: 
RCDc_limit = 340 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 744 
rwq = 0 
CCDLc_limit_alone = 744 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20912 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.002445 
CoL_Bus_Util = 0.085436 
Either_Row_CoL_Bus_Util = 0.087051 
Issued_on_Two_Bus_Simul_Util = 0.000829 
issued_two_Eff = 0.009529 
queue_avg = 0.618790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.61879
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20922 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08526
n_activity=3719 dram_eff=0.5251
bk0: 128a 22758i bk1: 128a 22751i bk2: 128a 22763i bk3: 128a 22760i bk4: 128a 22785i bk5: 128a 22782i bk6: 88a 22803i bk7: 88a 22794i bk8: 120a 22778i bk9: 120a 22765i bk10: 128a 22762i bk11: 128a 22704i bk12: 128a 22761i bk13: 129a 22723i bk14: 128a 22773i bk15: 128a 22764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.430071
Bank_Level_Parallism_Col = 1.402040
Bank_Level_Parallism_Ready = 1.103943
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.402040 

BW Util details:
bwutil = 0.085262 
total_CMD = 22906 
util_bw = 1953 
Wasted_Col = 902 
Wasted_Row = 98 
Idle = 19953 

BW Util Bottlenecks: 
RCDc_limit = 259 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 720 
rwq = 0 
CCDLc_limit_alone = 720 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20922 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002183 
CoL_Bus_Util = 0.085262 
Either_Row_CoL_Bus_Util = 0.086615 
Issued_on_Two_Bus_Simul_Util = 0.000829 
issued_two_Eff = 0.009577 
queue_avg = 0.533485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.533485
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22906 n_nop=20910 n_act=37 n_pre=21 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08544
n_activity=3915 dram_eff=0.4999
bk0: 128a 22758i bk1: 128a 22759i bk2: 128a 22780i bk3: 128a 22766i bk4: 128a 22774i bk5: 128a 22760i bk6: 88a 22790i bk7: 88a 22802i bk8: 121a 22733i bk9: 120a 22722i bk10: 129a 22745i bk11: 130a 22676i bk12: 128a 22766i bk13: 129a 22739i bk14: 128a 22772i bk15: 128a 22772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981094
Row_Buffer_Locality_read = 0.981094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.416123
Bank_Level_Parallism_Col = 1.390319
Bank_Level_Parallism_Ready = 1.114461
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.390319 

BW Util details:
bwutil = 0.085436 
total_CMD = 22906 
util_bw = 1957 
Wasted_Col = 972 
Wasted_Row = 135 
Idle = 19842 

BW Util Bottlenecks: 
RCDc_limit = 300 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 763 
rwq = 0 
CCDLc_limit_alone = 763 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22906 
n_nop = 20910 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1957 
Row_Bus_Util =  0.002532 
CoL_Bus_Util = 0.085436 
Either_Row_CoL_Bus_Util = 0.087139 
Issued_on_Two_Bus_Simul_Util = 0.000829 
issued_two_Eff = 0.009519 
queue_avg = 0.666681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.666681

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3251, Miss = 990, Miss_rate = 0.305, Pending_hits = 30, Reservation_fails = 461
L2_cache_bank[1]: Access = 2449, Miss = 980, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2863, Miss = 988, Miss_rate = 0.345, Pending_hits = 12, Reservation_fails = 154
L2_cache_bank[3]: Access = 2443, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3092, Miss = 986, Miss_rate = 0.319, Pending_hits = 24, Reservation_fails = 225
L2_cache_bank[5]: Access = 2452, Miss = 979, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2451, Miss = 976, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2454, Miss = 980, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2447, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2452, Miss = 978, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2445, Miss = 979, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2450, Miss = 979, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2448, Miss = 977, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2460, Miss = 971, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2449, Miss = 979, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2445, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2480, Miss = 987, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2453, Miss = 976, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2476, Miss = 986, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2477, Miss = 976, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2460, Miss = 981, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2453, Miss = 976, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2465, Miss = 981, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2451, Miss = 976, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2469, Miss = 988, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2452, Miss = 979, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2453, Miss = 982, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2467, Miss = 980, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2464, Miss = 976, Miss_rate = 0.396, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2443, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2466, Miss = 981, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2457, Miss = 980, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2444, Miss = 976, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 2452, Miss = 979, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 2454, Miss = 976, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 2444, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 2450, Miss = 981, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 2445, Miss = 976, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 2447, Miss = 979, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 2443, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 2450, Miss = 977, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 2443, Miss = 979, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2447, Miss = 977, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 2449, Miss = 980, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 2453, Miss = 978, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 2446, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 2464, Miss = 976, Miss_rate = 0.396, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 2445, Miss = 976, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 2448, Miss = 981, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 2445, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 2447, Miss = 977, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 2446, Miss = 979, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 2488, Miss = 982, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 2448, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 2442, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 2447, Miss = 979, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 2452, Miss = 977, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 2452, Miss = 980, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 2448, Miss = 979, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 2475, Miss = 978, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 2442, Miss = 976, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 2447, Miss = 977, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 2449, Miss = 978, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 2462, Miss = 979, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 158851
L2_total_cache_misses = 62654
L2_total_cache_miss_rate = 0.3944
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 840
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 93923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15746
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46882
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1608
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 156551
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1692
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=158851
icnt_total_pkts_simt_to_mem=157502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7245
	minimum = 5
	maximum = 138
Network latency average = 8.76645
	minimum = 5
	maximum = 75
Slowest packet = 252769
Flit latency average = 8.76645
	minimum = 5
	maximum = 75
Slowest flit = 257545
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0678973
	minimum = 0.0543297 (at node 94)
	maximum = 0.0931367 (at node 35)
Accepted packet rate average = 0.0678973
	minimum = 0.0543297 (at node 94)
	maximum = 0.0934693 (at node 16)
Injected flit rate average = 0.0678973
	minimum = 0.0543297 (at node 94)
	maximum = 0.0931367 (at node 35)
Accepted flit rate average= 0.0678973
	minimum = 0.0543297 (at node 94)
	maximum = 0.0934693 (at node 16)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.4836 (5 samples)
	minimum = 5 (5 samples)
	maximum = 130.8 (5 samples)
Network latency average = 8.19403 (5 samples)
	minimum = 5 (5 samples)
	maximum = 93 (5 samples)
Flit latency average = 8.19403 (5 samples)
	minimum = 5 (5 samples)
	maximum = 93 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0832686 (5 samples)
	minimum = 0.0669014 (5 samples)
	maximum = 0.133275 (5 samples)
Accepted packet rate average = 0.0832686 (5 samples)
	minimum = 0.0669014 (5 samples)
	maximum = 0.116624 (5 samples)
Injected flit rate average = 0.0832686 (5 samples)
	minimum = 0.0669014 (5 samples)
	maximum = 0.133275 (5 samples)
Accepted flit rate average = 0.0832686 (5 samples)
	minimum = 0.0669014 (5 samples)
	maximum = 0.116624 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 10 sec (430 sec)
gpgpu_simulation_rate = 211706 (inst/sec)
gpgpu_simulation_rate = 91 (cycle/sec)
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 5019
gpu_sim_insn = 17006716
gpu_ipc =    3388.4670
gpu_tot_sim_cycle = 44230
gpu_tot_sim_insn = 108040519
gpu_tot_ipc =    2442.6978
gpu_tot_issued_cta = 11724
gpu_occupancy = 92.9063% 
gpu_tot_occupancy = 93.2340% 
max_total_param_size = 0
gpu_stall_dramfull = 1590
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.3172
partiton_level_parallism_total  =       4.2778
partiton_level_parallism_util =       8.6676
partiton_level_parallism_util_total  =       8.1643
L2_BW  =     294.1286 GB/Sec
L2_BW_total  =     200.5954 GB/Sec
gpu_total_sim_rate=215220

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1972160
	L1I_total_cache_misses = 19223
	L1I_total_cache_miss_rate = 0.0097
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 4863, Miss = 4807, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4712, Miss = 4710, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4712, Miss = 4710, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 4660, Miss = 4655, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4664, Miss = 4658, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4737, Miss = 4699, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 4683, Miss = 4655, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4672, Miss = 4664, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4748, Miss = 4745, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4733, Miss = 4713, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4692, Miss = 4687, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4704, Miss = 4700, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4790, Miss = 4785, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4815, Miss = 4787, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4732, Miss = 4729, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4756, Miss = 4722, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 4769, Miss = 4712, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4734, Miss = 4703, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4756, Miss = 4719, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4732, Miss = 4698, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 4711, Miss = 4683, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 4722, Miss = 4695, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 4744, Miss = 4742, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 4768, Miss = 4740, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 4740, Miss = 4735, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4682, Miss = 4680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 4772, Miss = 4748, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 4676, Miss = 4675, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 4698, Miss = 4696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 4891, Miss = 4863, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 4688, Miss = 4684, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 4626, Miss = 4622, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 4754, Miss = 4698, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 4732, Miss = 4706, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 4776, Miss = 4774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 4808, Miss = 4746, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 4668, Miss = 4665, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 4720, Miss = 4696, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 4760, Miss = 4711, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 4704, Miss = 4680, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 189304
	L1D_total_cache_misses = 188497
	L1D_total_cache_miss_rate = 0.9957
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 1125504
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0045
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47164
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 140637
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1120384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1952937
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19223
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 188400
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1125504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1972160

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
782, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 722, 722, 722, 722, 722, 722, 722, 722, 722, 722, 722, 722, 733, 962, 722, 722, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 715, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 
gpgpu_n_tot_thrd_icount = 114212608
gpgpu_n_tot_w_icount = 3569144
gpgpu_n_stall_shd_mem = 125372
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 187801
gpgpu_n_mem_write_global = 904
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 6000915
gpgpu_n_store_insn = 994
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 36016128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2960465	W0_Idle:1460384	W0_Scoreboard:3238503	W1:5123	W2:429	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3563592
single_issue_nums: WS0:893489	WS1:892067	WS2:891847	WS3:891741	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1502408 {8:187801,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 36160 {40:904,}
traffic_breakdown_coretomem[INST_ACC_R] = 3384 {8:423,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7512040 {40:187801,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7232 {8:904,}
traffic_breakdown_memtocore[INST_ACC_R] = 67680 {40:1692,}
maxmflatency = 507 
max_icnt2mem_latency = 340 
maxmrqlatency = 134 
max_icnt2sh_latency = 60 
averagemflatency = 205 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 7 
mrq_lat_table:5778 	13781 	12726 	13170 	9003 	7374 	821 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	124159 	64706 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	191 	91503 	56363 	26229 	13003 	1918 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	154838 	30880 	2985 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	56 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        58        64        56        56        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        60        64        56        56        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      3194      5596      5928      5911      6656      6885      7856      7928      4184      6290      5618      2075      3518      3549      4562      4492 
dram[1]:      3303      5540      5937      5886      6664      6890      7921      7881      2008      1991      4312      3379      5884      3552      4508      4437 
dram[2]:      5535      5483      5731      5937      6658      6885      7597      7965      2049      2031      8753      2147      3518      4234      4497      4578 
dram[3]:      5483      5495      5738      5899      6664      6878      7590      7970      2060      6746      2032      5612      3525      3522      4513      4585 
dram[4]:      5514      5452      5759      5942      6810      6798      7666      7657      2092      2077      2135      2193      3491      3528      6325      4591 
dram[5]:      5523      5439      5766      5898      6817      6806      7661      7666      2101      4922      2073      2145      3542      3491      4453      4603 
dram[6]:      5322      5367      5692      5945      6952      6926      7688      7570      2898      2547      2043      2091      3528      3530      4508      4566 
dram[7]:      5387      5329      5692      5892      6961      6947      7666      7578      5843      1996      1990      2056      3542      3518      4514      4581 
dram[8]:      5581      5458      5868      5949      6659      6969      7746      7779      1971      1990      4777      2055      3532      3525      4530      4581 
dram[9]:      5588      5464      5875      5896      6644      6979      7755      7798      4369      2003      4639      1976      3540      3534      4490      4562 
dram[10]:      5560      5406      5802      5598      6652      6955      7678      7676      1972      1991      2099      2029      3516      3547      4557      4595 
dram[11]:      5545      5336      5807      5605      6670      6938      7678      7674      1984      2000      2051      1978      3504      3554      4502      4603 
dram[12]:      5576      5560      5810      5954      6740      6757      7856      7657      5698      4597      2140      2051      3511      3542      4544      4615 
dram[13]:      5586      5511      5807      5903      6748      6717      7893      7662      2007      2022      4886      3734      3518      5067      4473      4621 
dram[14]:      5463      5581      5841      5956      6769      6942      7905      7712      2002      1996      2101      2079      3520      3534      4579      4573 
dram[15]:      5459      5589      5850      5904      6774      6950      7916      7715      2015      2884      6111      2003      3492      5910      4586      4554 
dram[16]:      5569      5630      5908      5607      6781      6961      7923      7633      1967      1988      2079      4110      3523      3551      4544      4579 
dram[17]:      5560      5565      5918      5615      6786      6966      7911      7637      1979      1996      2012      1972      3520      3539      4554      4518 
dram[18]:      5584      5464      5939      5654      6704      6651      7757      7638      1964      1983      3557      2020      3515      3534      4562      4597 
dram[19]:      5545      5536      5945      5649      6711      6652      7762      7645      4127      1993      2065      3363      3508      3539      5372      4545 
dram[20]:      5600      5351      5925      5713      6639      6899      7572      7953      2044      2158      2157      2101      3540      3544      4478      4497 
dram[21]:      5545      5358      5932      5733      6646      6966      7566      7958      2053      6224      2109      2043      4355      3501      4485      4496 
dram[22]:      5589      5494      5940      5726      6902      6954      7614      7703      1976      1995      2084      2060      3973      3530      4490      4564 
dram[23]:      5531      5427      5949      5708      6916      6962      7620      7666      1984      2002      2015      1979      3477      3534      4441      4585 
dram[24]:      5603      5560      5511      6029      6825      6973      7775      7933      1972      1991      2082      2029      3532      6227      4585      4579 
dram[25]:      5612      5572      5506      6038      6832      6914      7784      7881      1983      5221      2038      1976      3515      3530      4591      4586 
dram[26]:      5464      5495      5607      6045      6943      6753      7912      7950      2019      2039      2135      2079      3530      3534      5600      4545 
dram[27]:      5475      5459      5577      6053      6971      6752      7876      7960      2031      2048      2087      2020      3518      3549      4466      4542 
dram[28]:      5577      5446      5935      6062      6616      6695      7714      7645      2061      2077      2169      3348      3540      3554      4567      4586 
dram[29]:      5536      5184      5940      6069      6622      6700      7693      7656      2068      2085      3420      2056      3547      3549      4574      4598 
dram[30]:      5583      5607      5939      5731      6868      6748      7810      7674      1978      1996      2080      2034      3558      3766      4561      4574 
dram[31]:      5588      5598      5891      5743      6873      6759      7815      7656      6405      2003      2043      2572      3564      3510      4569      4583 
average row accesses per activate:
dram[0]: 20.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 37.666668 40.333332 43.000000 64.000000 64.000000 43.333332 64.000000 43.000000 
dram[1]: 45.333332 64.000000 64.000000 64.000000 64.000000 64.000000 32.666668 44.000000 56.000000 60.000000 43.000000 43.000000 43.000000 64.000000 64.000000 64.000000 
dram[2]: 34.250000 43.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 43.000000 64.000000 64.000000 43.000000 64.000000 43.000000 
dram[3]: 64.000000 32.500000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 40.333332 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.500000 44.500000 56.000000 60.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 
dram[5]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 32.666668 44.500000 56.000000 40.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 62.000000 48.000000 44.000000 37.666668 30.750000 64.000000 64.000000 64.000000 62.000000 64.000000 64.000000 
dram[7]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 37.666668 60.000000 64.000000 64.000000 64.000000 64.000000 43.333332 64.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 43.333332 64.000000 64.000000 64.000000 43.000000 64.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 40.333332 60.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 45.000000 44.000000 60.000000 60.000000 64.000000 64.000000 43.000000 64.000000 43.333332 64.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 46.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 30.000000 40.333332 40.333332 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 
dram[13]: 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 45.000000 44.000000 60.000000 60.000000 43.000000 43.666668 43.000000 43.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 30.000000 44.000000 60.000000 40.666668 43.333332 64.000000 64.000000 43.000000 64.000000 43.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 43.000000 64.000000 43.000000 64.000000 43.000000 
dram[17]: 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 60.000000 60.000000 26.200001 64.000000 64.000000 64.000000 43.000000 64.000000 
dram[19]: 64.000000 64.000000 43.000000 43.000000 64.000000 64.000000 44.000000 44.000000 40.333332 60.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 
dram[20]: 64.000000 64.000000 43.000000 43.333332 64.000000 64.000000 44.000000 44.000000 60.000000 40.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[21]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 44.000000 30.000000 60.000000 40.333332 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 40.333332 40.666668 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[24]: 64.000000 64.000000 43.000000 64.000000 43.000000 64.000000 29.666666 44.000000 40.333332 60.000000 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 60.000000 40.333332 64.000000 64.000000 64.000000 64.000000 64.000000 32.500000 
dram[26]: 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 22.166666 43.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 22.500000 60.000000 60.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 
dram[28]: 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 44.000000 29.666666 60.000000 60.000000 64.000000 32.500000 64.000000 64.000000 64.000000 64.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 29.666666 60.000000 60.000000 43.333332 43.000000 43.000000 64.000000 64.000000 64.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 40.333332 60.000000 43.000000 32.500000 64.000000 43.000000 64.000000 64.000000 
average row locality = 62654/1143 = 54.815399
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       140       128       128       128       128       128        96        88       113       121       129       128       128       130       128       129 
dram[1]:       136       128       128       128       128       128        98        88       112       120       129       129       129       128       128       128 
dram[2]:       137       129       128       128       128       128        96        88       112       120       129       128       128       129       128       129 
dram[3]:       128       130       128       128       128       128        96        88       112       121       128       129       128       128       128       128 
dram[4]:       128       128       128       128       128       128        97        89       112       120       128       129       128       128       129       128 
dram[5]:       128       128       129       128       128       128        98        89       112       122       128       128       128       128       128       128 
dram[6]:       128       128       128       128       128       124        96        88       113       123       128       128       128       124       128       128 
dram[7]:       128       129       128       128       128       128        96        88       113       120       128       128       128       128       130       128 
dram[8]:       128       128       128       128       128       128        96        88       120       120       130       128       128       128       129       128 
dram[9]:       128       128       128       128       128       128        96        88       121       120       129       128       128       128       128       128 
dram[10]:       128       128       128       128       128       128        90        88       120       120       128       128       129       128       130       128 
dram[11]:       128       128       128       128       129       128        92        88       120       120       128       128       128       128       128       128 
dram[12]:       129       128       128       128       128       128        96        90       121       121       129       128       129       128       128       128 
dram[13]:       130       128       128       128       128       128        90        88       120       120       129       131       129       129       128       128 
dram[14]:       128       128       128       128       128       129        88        88       120       120       128       128       128       128       128       128 
dram[15]:       129       128       128       128       128       128        90        88       120       122       130       128       128       129       128       129 
dram[16]:       128       128       128       128       128       128        88        88       120       120       128       129       128       129       128       129 
dram[17]:       128       129       128       128       128       129        88        88       120       120       128       128       128       128       128       128 
dram[18]:       128       128       128       128       128       128        89        88       120       120       131       128       128       128       129       128 
dram[19]:       128       128       129       129       128       128        88        88       121       120       128       129       128       128       129       128 
dram[20]:       128       128       129       130       128       128        88        88       120       121       128       128       128       128       128       128 
dram[21]:       128       129       128       128       128       128        88        90       120       121       128       128       129       128       128       128 
dram[22]:       128       128       128       128       128       128        88        88       121       122       128       128       129       128       128       128 
dram[23]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[24]:       128       128       129       128       129       128        89        88       121       120       128       128       128       129       129       128 
dram[25]:       128       128       128       128       128       128        89        88       120       121       128       128       128       128       128       130 
dram[26]:       129       128       128       129       128       128        88        88       120       120       128       128       128       128       133       129 
dram[27]:       128       128       128       128       128       128        89        90       120       120       128       129       128       128       128       128 
dram[28]:       129       128       128       128       128       129        88        89       120       120       128       130       128       128       128       128 
dram[29]:       128       128       128       128       128       128        88        89       120       120       130       129       129       128       128       128 
dram[30]:       128       128       128       128       128       128        88        88       120       120       128       128       128       129       128       128 
dram[31]:       128       128       128       128       128       128        88        88       121       120       129       130       128       129       128       128 
total dram reads = 62654
bank skew: 140/88 = 1.59
chip skew: 1970/1948 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        939       610       587       581       582       587       593       603       780       710       686       646       604       601       621       608
dram[1]:        565       592       585       580       584       582       597       594       706       715       640       633       604       613       622       604
dram[2]:        572       598       589       585       582       592       603       616       709       701       655       640       603       611       621       593
dram[3]:        604       591       599       587       597       588       596       618       706       713       645       621       617       615       622       604
dram[4]:        590       598       596       594       597       587       606       604       696       705       659       634       607       609       607       609
dram[5]:        589       594       593       601       588       588       599       600       705       707       638       627       607       606       607       600
dram[6]:        592       594       587       598       590       606       599       604       692       684       658       636       609       627       606       603
dram[7]:        599       587       591       589       592       592       611       601       704       712       644       631       609       605       612       604
dram[8]:        597       602       587       592       597       584       612       614       712       717       639       666       606       607       610       602
dram[9]:        606       598       597       596       591       601       596       607       705       733       643       648       606       606       616       610
dram[10]:        596       595       597       586       590       595       609       597       678       691       644       649       600       603       607       613
dram[11]:        600       595       601       596       584       584       639       597       715       741       617       629       607       613       619       614
dram[12]:        602       603       600       584       584       587       603       594       706       720       636       653       600       609       616       628
dram[13]:        600       609       581       596       580       591       600       592       715       744       613       621       602       619       613       619
dram[14]:        593       610       597       590       588       581       629       593       724       732       635       654       602       612       613       608
dram[15]:        609       604       592       593       587       582       585       590       720       720       628       640       613       613       611       610
dram[16]:        604       596       592       599       583       586       595       607       694       703       631       660       615       613       625       608
dram[17]:        599       604       587       587       589       580       609       601       715       744       619       632       610       612       610       609
dram[18]:        596       609       588       583       583       578       598       594       698       715       638       642       611       618       610       616
dram[19]:        599       608       601       590       588       583       597       596       707       752       611       625       610       606       614       605
dram[20]:        603       601       608       582       588       580       602       617       699       727       628       654       606       607       599       604
dram[21]:        606       596       602       588       591       587       591       605       705       734       617       627       610       615       610       617
dram[22]:        606       593       580       591       583       585       602       608       694       715       634       651       609       617       602       622
dram[23]:        610       607       588       589       598       593       596       598       705       740       628       638       610       610       614       635
dram[24]:        611       601       584       589       584       585       596       606       692       725       637       657       602       608       602       610
dram[25]:        615       602       591       592       586       584       591       602       706       737       626       629       603       612       602       606
dram[26]:        620       592       744       587       585       592       603       612       688       716       636       634       609       610       591       616
dram[27]:        608       604       583       595       586       588       592       598       712       729       624       619       606       611       605       621
dram[28]:        603       589       582       596       587       590       614       604       700       707       649       642       604       609       605       627
dram[29]:        605       607       586       600       588       588       597       600       719       760       622       633       616       612       609       627
dram[30]:        605       612       594       590       584       586       605       600       706       711       633       651       615       606       604       616
dram[31]:        615       606       583       589       589       589       602       597       712       751       619       645       615       615       611       615
maximum mf latency per bank:
dram[0]:        375       355       343       320       329       340       325       341       491       362       507       366       336       340       346       342
dram[1]:        349       324       321       322       334       358       336       338       331       353       460       408       333       369       340       361
dram[2]:        363       342       337       338       346       349       333       352       466       349       485       338       337       362       346       340
dram[3]:        344       362       341       331       351       333       331       354       336       355       404       351       343       344       358       342
dram[4]:        331       355       338       347       342       333       331       336       340       354       406       345       341       346       337       332
dram[5]:        336       329       344       390       336       369       354       346       335       332       351       332       347       362       331       333
dram[6]:        331       330       340       372       337       357       322       333       333       334       361       371       343       328       334       343
dram[7]:        337       332       349       334       357       332       401       388       332       340       361       379       336       338       335       341
dram[8]:        332       330       331       330       348       334       393       392       332       343       389       444       332       339       349       334
dram[9]:        343       332       330       361       334       349       364       337       335       374       388       442       342       334       370       363
dram[10]:        341       334       328       376       331       330       358       329       332       348       341       337       330       335       370       342
dram[11]:        340       344       392       355       356       342       355       392       363       380       335       336       355       349       370       364
dram[12]:        339       353       397       330       350       339       357       339       363       390       344       341       357       342       361       367
dram[13]:        339       349       350       331       318       333       341       348       340       367       334       331       339       355       344       363
dram[14]:        340       342       382       348       329       332       335       346       347       376       385       449       334       350       356       336
dram[15]:        349       361       348       346       333       343       336       352       357       346       375       436       333       348       367       375
dram[16]:        346       340       347       335       326       350       330       324       332       339       371       432       341       327       370       359
dram[17]:        363       379       335       333       373       325       336       330       357       388       358       442       332       336       352       335
dram[18]:        324       364       332       358       366       326       326       333       365       390       383       323       334       356       347       365
dram[19]:        341       353       360       345       333       358       334       341       331       395       332       335       331       336       348       355
dram[20]:        346       324       355       336       345       374       332       375       332       399       334       344       333       336       329       356
dram[21]:        370       359       364       344       345       357       330       368       333       374       332       338       345       349       353       380
dram[22]:        346       322       323       341       350       350       334       353       331       375       384       425       335       352       362       385
dram[23]:        357       343       330       346       332       350       331       353       337       363       378       423       371       360       333       404
dram[24]:        372       327       328       345       344       336       332       355       332       378       363       429       367       329       333       350
dram[25]:        367       365       335       331       332       368       337       348       340       378       355       410       352       333       369       340
dram[26]:        380       330       342       343       331       382       352       348       346       384       347       346       349       333       371       385
dram[27]:        367       352       337       357       344       359       340       336       354       378       333       380       348       338       371       392
dram[28]:        372       335       331       358       382       390       341       339       358       375       335       338       342       354       335       360
dram[29]:        399       363       336       361       330       340       337       332       338       335       334       365       354       342       352       354
dram[30]:        352       334       353       340       330       347       334       333       339       332       357       391       367       328       364       343
dram[31]:        362       364       320       341       342       332       344       338       334       402       346       388       353       346       339       350
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23822 n_act=42 n_pre=26 n_ref_event=0 n_req=1970 n_rd=1970 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07624
n_activity=4115 dram_eff=0.4787
bk0: 140a 25569i bk1: 128a 25695i bk2: 128a 25704i bk3: 128a 25704i bk4: 128a 25710i bk5: 128a 25703i bk6: 96a 25720i bk7: 88a 25727i bk8: 113a 25668i bk9: 121a 25649i bk10: 129a 25689i bk11: 128a 25691i bk12: 128a 25710i bk13: 130a 25682i bk14: 128a 25699i bk15: 129a 25664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978680
Row_Buffer_Locality_read = 0.978680
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.402042
Bank_Level_Parallism_Col = 1.381457
Bank_Level_Parallism_Ready = 1.086294
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381457 

BW Util details:
bwutil = 0.076244 
total_CMD = 25838 
util_bw = 1970 
Wasted_Col = 977 
Wasted_Row = 187 
Idle = 22704 

BW Util Bottlenecks: 
RCDc_limit = 366 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 694 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23822 
Read = 1970 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 26 
n_ref = 0 
n_req = 1970 
total_req = 1970 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 1970 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.076244 
Either_Row_CoL_Bus_Util = 0.078025 
Issued_on_Two_Bus_Simul_Util = 0.000851 
issued_two_Eff = 0.010913 
queue_avg = 0.540135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.540135
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23834 n_act=37 n_pre=21 n_ref_event=0 n_req=1965 n_rd=1965 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07605
n_activity=3886 dram_eff=0.5057
bk0: 136a 25667i bk1: 128a 25693i bk2: 128a 25704i bk3: 128a 25694i bk4: 128a 25701i bk5: 128a 25675i bk6: 98a 25689i bk7: 88a 25727i bk8: 112a 25700i bk9: 120a 25669i bk10: 129a 25669i bk11: 129a 25592i bk12: 129a 25679i bk13: 128a 25696i bk14: 128a 25691i bk15: 128a 25675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981170
Row_Buffer_Locality_read = 0.981170
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.463992
Bank_Level_Parallism_Col = 1.438645
Bank_Level_Parallism_Ready = 1.126209
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.438645 

BW Util details:
bwutil = 0.076051 
total_CMD = 25838 
util_bw = 1965 
Wasted_Col = 947 
Wasted_Row = 129 
Idle = 22797 

BW Util Bottlenecks: 
RCDc_limit = 288 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 742 
rwq = 0 
CCDLc_limit_alone = 742 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23834 
Read = 1965 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1965 
total_req = 1965 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1965 
Row_Bus_Util =  0.002245 
CoL_Bus_Util = 0.076051 
Either_Row_CoL_Bus_Util = 0.077560 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.009481 
queue_avg = 0.501587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.501587
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23828 n_act=38 n_pre=22 n_ref_event=0 n_req=1965 n_rd=1965 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07605
n_activity=4034 dram_eff=0.4871
bk0: 137a 25636i bk1: 129a 25670i bk2: 128a 25709i bk3: 128a 25699i bk4: 128a 25689i bk5: 128a 25689i bk6: 96a 25720i bk7: 88a 25722i bk8: 112a 25705i bk9: 120a 25688i bk10: 129a 25675i bk11: 128a 25682i bk12: 128a 25702i bk13: 129a 25670i bk14: 128a 25706i bk15: 129a 25665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980662
Row_Buffer_Locality_read = 0.980662
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.394737
Bank_Level_Parallism_Col = 1.380936
Bank_Level_Parallism_Ready = 1.079898
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.380936 

BW Util details:
bwutil = 0.076051 
total_CMD = 25838 
util_bw = 1965 
Wasted_Col = 982 
Wasted_Row = 169 
Idle = 22722 

BW Util Bottlenecks: 
RCDc_limit = 305 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 756 
rwq = 0 
CCDLc_limit_alone = 756 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23828 
Read = 1965 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1965 
total_req = 1965 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1965 
Row_Bus_Util =  0.002322 
CoL_Bus_Util = 0.076051 
Either_Row_CoL_Bus_Util = 0.077792 
Issued_on_Two_Bus_Simul_Util = 0.000581 
issued_two_Eff = 0.007463 
queue_avg = 0.464200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.4642
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23845 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0757
n_activity=3683 dram_eff=0.5311
bk0: 128a 25695i bk1: 130a 25646i bk2: 128a 25695i bk3: 128a 25693i bk4: 128a 25689i bk5: 128a 25696i bk6: 96a 25718i bk7: 88a 25724i bk8: 112a 25708i bk9: 121a 25650i bk10: 128a 25683i bk11: 129a 25634i bk12: 128a 25707i bk13: 128a 25719i bk14: 128a 25691i bk15: 128a 25681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.453722
Bank_Level_Parallism_Col = 1.414226
Bank_Level_Parallism_Ready = 1.086912
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.414226 

BW Util details:
bwutil = 0.075702 
total_CMD = 25838 
util_bw = 1956 
Wasted_Col = 929 
Wasted_Row = 97 
Idle = 22856 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23845 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.002167 
CoL_Bus_Util = 0.075702 
Either_Row_CoL_Bus_Util = 0.077134 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.009533 
queue_avg = 0.456189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.456189
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23853 n_act=34 n_pre=18 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0757
n_activity=3728 dram_eff=0.5247
bk0: 128a 25698i bk1: 128a 25689i bk2: 128a 25693i bk3: 128a 25699i bk4: 128a 25701i bk5: 128a 25675i bk6: 97a 25724i bk7: 89a 25731i bk8: 112a 25713i bk9: 120a 25682i bk10: 128a 25694i bk11: 129a 25661i bk12: 128a 25712i bk13: 128a 25701i bk14: 129a 25673i bk15: 128a 25683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982618
Row_Buffer_Locality_read = 0.982618
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.438519
Bank_Level_Parallism_Col = 1.404653
Bank_Level_Parallism_Ready = 1.086912
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.404653 

BW Util details:
bwutil = 0.075702 
total_CMD = 25838 
util_bw = 1956 
Wasted_Col = 895 
Wasted_Row = 93 
Idle = 22894 

BW Util Bottlenecks: 
RCDc_limit = 262 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 721 
rwq = 0 
CCDLc_limit_alone = 721 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23853 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1956 
Row_Bus_Util =  0.002013 
CoL_Bus_Util = 0.075702 
Either_Row_CoL_Bus_Util = 0.076825 
Issued_on_Two_Bus_Simul_Util = 0.000890 
issued_two_Eff = 0.011587 
queue_avg = 0.473218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.473218
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23844 n_act=35 n_pre=19 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07578
n_activity=3821 dram_eff=0.5124
bk0: 128a 25700i bk1: 128a 25698i bk2: 129a 25671i bk3: 128a 25687i bk4: 128a 25702i bk5: 128a 25675i bk6: 98a 25691i bk7: 89a 25714i bk8: 112a 25703i bk9: 122a 25661i bk10: 128a 25681i bk11: 128a 25651i bk12: 128a 25701i bk13: 128a 25705i bk14: 128a 25715i bk15: 128a 25698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982125
Row_Buffer_Locality_read = 0.982125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.455619
Bank_Level_Parallism_Col = 1.439232
Bank_Level_Parallism_Ready = 1.118999
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439232 

BW Util details:
bwutil = 0.075780 
total_CMD = 25838 
util_bw = 1958 
Wasted_Col = 875 
Wasted_Row = 130 
Idle = 22875 

BW Util Bottlenecks: 
RCDc_limit = 278 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 686 
rwq = 0 
CCDLc_limit_alone = 686 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23844 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1958 
Row_Bus_Util =  0.002090 
CoL_Bus_Util = 0.075780 
Either_Row_CoL_Bus_Util = 0.077173 
Issued_on_Two_Bus_Simul_Util = 0.000697 
issued_two_Eff = 0.009027 
queue_avg = 0.452009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.452009
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23857 n_act=35 n_pre=19 n_ref_event=0 n_req=1948 n_rd=1948 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07539
n_activity=3832 dram_eff=0.5084
bk0: 128a 25699i bk1: 128a 25691i bk2: 128a 25690i bk3: 128a 25684i bk4: 128a 25709i bk5: 124a 25702i bk6: 96a 25728i bk7: 88a 25743i bk8: 113a 25686i bk9: 123a 25629i bk10: 128a 25679i bk11: 128a 25684i bk12: 128a 25724i bk13: 124a 25702i bk14: 128a 25705i bk15: 128a 25687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982033
Row_Buffer_Locality_read = 0.982033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419333
Bank_Level_Parallism_Col = 1.388049
Bank_Level_Parallism_Ready = 1.107290
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.388049 

BW Util details:
bwutil = 0.075393 
total_CMD = 25838 
util_bw = 1948 
Wasted_Col = 913 
Wasted_Row = 108 
Idle = 22869 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 717 
rwq = 0 
CCDLc_limit_alone = 717 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23857 
Read = 1948 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1948 
total_req = 1948 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1948 
Row_Bus_Util =  0.002090 
CoL_Bus_Util = 0.075393 
Either_Row_CoL_Bus_Util = 0.076670 
Issued_on_Two_Bus_Simul_Util = 0.000813 
issued_two_Eff = 0.010601 
queue_avg = 0.396316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.396316
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23849 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0757
n_activity=3827 dram_eff=0.5111
bk0: 128a 25692i bk1: 129a 25672i bk2: 128a 25687i bk3: 128a 25690i bk4: 128a 25698i bk5: 128a 25692i bk6: 96a 25719i bk7: 88a 25724i bk8: 113a 25679i bk9: 120a 25678i bk10: 128a 25691i bk11: 128a 25638i bk12: 128a 25704i bk13: 128a 25686i bk14: 130a 25669i bk15: 128a 25679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.451945
Bank_Level_Parallism_Col = 1.420360
Bank_Level_Parallism_Ready = 1.110429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.420360 

BW Util details:
bwutil = 0.075702 
total_CMD = 25838 
util_bw = 1956 
Wasted_Col = 950 
Wasted_Row = 101 
Idle = 22831 

BW Util Bottlenecks: 
RCDc_limit = 286 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 740 
rwq = 0 
CCDLc_limit_alone = 740 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23849 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.002090 
CoL_Bus_Util = 0.075702 
Either_Row_CoL_Bus_Util = 0.076980 
Issued_on_Two_Bus_Simul_Util = 0.000813 
issued_two_Eff = 0.010558 
queue_avg = 0.471592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.471592
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23852 n_act=34 n_pre=18 n_ref_event=0 n_req=1963 n_rd=1963 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07597
n_activity=3785 dram_eff=0.5186
bk0: 128a 25689i bk1: 128a 25684i bk2: 128a 25720i bk3: 128a 25706i bk4: 128a 25703i bk5: 128a 25699i bk6: 96a 25734i bk7: 88a 25738i bk8: 120a 25698i bk9: 120a 25678i bk10: 130a 25653i bk11: 128a 25639i bk12: 128a 25698i bk13: 128a 25685i bk14: 129a 25666i bk15: 128a 25684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982680
Row_Buffer_Locality_read = 0.982680
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.440496
Bank_Level_Parallism_Col = 1.390244
Bank_Level_Parallism_Ready = 1.102904
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389557 

BW Util details:
bwutil = 0.075973 
total_CMD = 25838 
util_bw = 1963 
Wasted_Col = 960 
Wasted_Row = 60 
Idle = 22855 

BW Util Bottlenecks: 
RCDc_limit = 255 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 780 
rwq = 0 
CCDLc_limit_alone = 780 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23852 
Read = 1963 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1963 
total_req = 1963 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1963 
Row_Bus_Util =  0.002013 
CoL_Bus_Util = 0.075973 
Either_Row_CoL_Bus_Util = 0.076864 
Issued_on_Two_Bus_Simul_Util = 0.001122 
issued_two_Eff = 0.014602 
queue_avg = 0.491292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.491292
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23850 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07593
n_activity=3711 dram_eff=0.5287
bk0: 128a 25687i bk1: 128a 25676i bk2: 128a 25694i bk3: 128a 25679i bk4: 128a 25708i bk5: 128a 25699i bk6: 96a 25737i bk7: 88a 25731i bk8: 121a 25673i bk9: 120a 25682i bk10: 129a 25647i bk11: 128a 25600i bk12: 128a 25705i bk13: 128a 25694i bk14: 128a 25705i bk15: 128a 25703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.456798
Bank_Level_Parallism_Col = 1.436077
Bank_Level_Parallism_Ready = 1.155454
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.436077 

BW Util details:
bwutil = 0.075935 
total_CMD = 25838 
util_bw = 1962 
Wasted_Col = 908 
Wasted_Row = 116 
Idle = 22852 

BW Util Bottlenecks: 
RCDc_limit = 253 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 739 
rwq = 0 
CCDLc_limit_alone = 739 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23850 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.002013 
CoL_Bus_Util = 0.075935 
Either_Row_CoL_Bus_Util = 0.076941 
Issued_on_Two_Bus_Simul_Util = 0.001006 
issued_two_Eff = 0.013078 
queue_avg = 0.560647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.560647
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23846 n_act=34 n_pre=18 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07574
n_activity=3741 dram_eff=0.5231
bk0: 128a 25678i bk1: 128a 25676i bk2: 128a 25695i bk3: 128a 25684i bk4: 128a 25719i bk5: 128a 25714i bk6: 90a 25734i bk7: 88a 25729i bk8: 120a 25692i bk9: 120a 25680i bk10: 128a 25706i bk11: 128a 25696i bk12: 129a 25684i bk13: 128a 25699i bk14: 130a 25677i bk15: 128a 25689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982626
Row_Buffer_Locality_read = 0.982626
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.400598
Bank_Level_Parallism_Col = 1.383031
Bank_Level_Parallism_Ready = 1.080225
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.383031 

BW Util details:
bwutil = 0.075741 
total_CMD = 25838 
util_bw = 1957 
Wasted_Col = 924 
Wasted_Row = 127 
Idle = 22830 

BW Util Bottlenecks: 
RCDc_limit = 274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 728 
rwq = 0 
CCDLc_limit_alone = 728 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23846 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1957 
Row_Bus_Util =  0.002013 
CoL_Bus_Util = 0.075741 
Either_Row_CoL_Bus_Util = 0.077096 
Issued_on_Two_Bus_Simul_Util = 0.000658 
issued_two_Eff = 0.008534 
queue_avg = 0.478830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.47883
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23851 n_act=33 n_pre=17 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07574
n_activity=3733 dram_eff=0.5242
bk0: 128a 25686i bk1: 128a 25694i bk2: 128a 25693i bk3: 128a 25689i bk4: 129a 25658i bk5: 128a 25695i bk6: 92a 25726i bk7: 88a 25725i bk8: 120a 25689i bk9: 120a 25683i bk10: 128a 25709i bk11: 128a 25700i bk12: 128a 25713i bk13: 128a 25695i bk14: 128a 25691i bk15: 128a 25699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983137
Row_Buffer_Locality_read = 0.983137
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.418487
Bank_Level_Parallism_Col = 1.387727
Bank_Level_Parallism_Ready = 1.085335
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387727 

BW Util details:
bwutil = 0.075741 
total_CMD = 25838 
util_bw = 1957 
Wasted_Col = 927 
Wasted_Row = 91 
Idle = 22863 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23851 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1957 
Row_Bus_Util =  0.001935 
CoL_Bus_Util = 0.075741 
Either_Row_CoL_Bus_Util = 0.076902 
Issued_on_Two_Bus_Simul_Util = 0.000774 
issued_two_Eff = 0.010065 
queue_avg = 0.620598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.620598
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23838 n_act=38 n_pre=22 n_ref_event=0 n_req=1967 n_rd=1967 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07613
n_activity=3961 dram_eff=0.4966
bk0: 129a 25671i bk1: 128a 25681i bk2: 128a 25690i bk3: 128a 25695i bk4: 128a 25701i bk5: 128a 25706i bk6: 96a 25723i bk7: 90a 25709i bk8: 121a 25672i bk9: 121a 25645i bk10: 129a 25685i bk11: 128a 25700i bk12: 129a 25675i bk13: 128a 25686i bk14: 128a 25689i bk15: 128a 25689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980681
Row_Buffer_Locality_read = 0.980681
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.402639
Bank_Level_Parallism_Col = 1.380531
Bank_Level_Parallism_Ready = 1.082867
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.380531 

BW Util details:
bwutil = 0.076128 
total_CMD = 25838 
util_bw = 1967 
Wasted_Col = 986 
Wasted_Row = 154 
Idle = 22731 

BW Util Bottlenecks: 
RCDc_limit = 289 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 785 
rwq = 0 
CCDLc_limit_alone = 785 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23838 
Read = 1967 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1967 
total_req = 1967 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1967 
Row_Bus_Util =  0.002322 
CoL_Bus_Util = 0.076128 
Either_Row_CoL_Bus_Util = 0.077405 
Issued_on_Two_Bus_Simul_Util = 0.001045 
issued_two_Eff = 0.013500 
queue_avg = 0.601362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.601362
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23840 n_act=37 n_pre=21 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07593
n_activity=3988 dram_eff=0.492
bk0: 130a 25669i bk1: 128a 25685i bk2: 128a 25694i bk3: 128a 25691i bk4: 128a 25708i bk5: 128a 25707i bk6: 90a 25734i bk7: 88a 25724i bk8: 120a 25695i bk9: 120a 25684i bk10: 129a 25678i bk11: 131a 25667i bk12: 129a 25668i bk13: 129a 25659i bk14: 128a 25677i bk15: 128a 25692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981142
Row_Buffer_Locality_read = 0.981142
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.402068
Bank_Level_Parallism_Col = 1.377679
Bank_Level_Parallism_Ready = 1.078491
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.377679 

BW Util details:
bwutil = 0.075935 
total_CMD = 25838 
util_bw = 1962 
Wasted_Col = 996 
Wasted_Row = 136 
Idle = 22744 

BW Util Bottlenecks: 
RCDc_limit = 310 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23840 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1962 
Row_Bus_Util =  0.002245 
CoL_Bus_Util = 0.075935 
Either_Row_CoL_Bus_Util = 0.077328 
Issued_on_Two_Bus_Simul_Util = 0.000851 
issued_two_Eff = 0.011011 
queue_avg = 0.477785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.477785
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23855 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07559
n_activity=3655 dram_eff=0.5343
bk0: 128a 25700i bk1: 128a 25694i bk2: 128a 25703i bk3: 128a 25692i bk4: 128a 25705i bk5: 129a 25674i bk6: 88a 25731i bk7: 88a 25720i bk8: 120a 25703i bk9: 120a 25684i bk10: 128a 25689i bk11: 128a 25683i bk12: 128a 25712i bk13: 128a 25696i bk14: 128a 25703i bk15: 128a 25697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.441644
Bank_Level_Parallism_Col = 1.410100
Bank_Level_Parallism_Ready = 1.068612
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.410100 

BW Util details:
bwutil = 0.075586 
total_CMD = 25838 
util_bw = 1953 
Wasted_Col = 851 
Wasted_Row = 92 
Idle = 22942 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 707 
rwq = 0 
CCDLc_limit_alone = 707 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23855 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001935 
CoL_Bus_Util = 0.075586 
Either_Row_CoL_Bus_Util = 0.076747 
Issued_on_Two_Bus_Simul_Util = 0.000774 
issued_two_Eff = 0.010086 
queue_avg = 0.563589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.563589
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23834 n_act=38 n_pre=22 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0759
n_activity=4021 dram_eff=0.4877
bk0: 129a 25668i bk1: 128a 25686i bk2: 128a 25692i bk3: 128a 25675i bk4: 128a 25708i bk5: 128a 25688i bk6: 90a 25708i bk7: 88a 25734i bk8: 120a 25695i bk9: 122a 25655i bk10: 130a 25691i bk11: 128a 25696i bk12: 128a 25716i bk13: 129a 25684i bk14: 128a 25695i bk15: 129a 25669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980622
Row_Buffer_Locality_read = 0.980622
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.377117
Bank_Level_Parallism_Col = 1.355450
Bank_Level_Parallism_Ready = 1.083631
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.355450 

BW Util details:
bwutil = 0.075896 
total_CMD = 25838 
util_bw = 1961 
Wasted_Col = 1016 
Wasted_Row = 152 
Idle = 22709 

BW Util Bottlenecks: 
RCDc_limit = 306 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 768 
rwq = 0 
CCDLc_limit_alone = 768 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23834 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1961 
Row_Bus_Util =  0.002322 
CoL_Bus_Util = 0.075896 
Either_Row_CoL_Bus_Util = 0.077560 
Issued_on_Two_Bus_Simul_Util = 0.000658 
issued_two_Eff = 0.008483 
queue_avg = 0.502709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.502709
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23855 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07566
n_activity=3847 dram_eff=0.5082
bk0: 128a 25681i bk1: 128a 25677i bk2: 128a 25689i bk3: 128a 25677i bk4: 128a 25709i bk5: 128a 25682i bk6: 88a 25729i bk7: 88a 25731i bk8: 120a 25698i bk9: 120a 25671i bk10: 128a 25694i bk11: 129a 25642i bk12: 128a 25720i bk13: 129a 25681i bk14: 128a 25682i bk15: 129a 25659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424680
Bank_Level_Parallism_Col = 1.393712
Bank_Level_Parallism_Ready = 1.111509
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393712 

BW Util details:
bwutil = 0.075664 
total_CMD = 25838 
util_bw = 1955 
Wasted_Col = 985 
Wasted_Row = 107 
Idle = 22791 

BW Util Bottlenecks: 
RCDc_limit = 254 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 795 
rwq = 0 
CCDLc_limit_alone = 795 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23855 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.002090 
CoL_Bus_Util = 0.075664 
Either_Row_CoL_Bus_Util = 0.076747 
Issued_on_Two_Bus_Simul_Util = 0.001006 
issued_two_Eff = 0.013111 
queue_avg = 0.544740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.54474
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23852 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07563
n_activity=3805 dram_eff=0.5135
bk0: 128a 25696i bk1: 129a 25670i bk2: 128a 25710i bk3: 128a 25690i bk4: 128a 25702i bk5: 129a 25670i bk6: 88a 25733i bk7: 88a 25727i bk8: 120a 25680i bk9: 120a 25669i bk10: 128a 25700i bk11: 128a 25611i bk12: 128a 25701i bk13: 128a 25689i bk14: 128a 25695i bk15: 128a 25700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.439187
Bank_Level_Parallism_Col = 1.415304
Bank_Level_Parallism_Ready = 1.129478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.415304 

BW Util details:
bwutil = 0.075625 
total_CMD = 25838 
util_bw = 1954 
Wasted_Col = 935 
Wasted_Row = 112 
Idle = 22837 

BW Util Bottlenecks: 
RCDc_limit = 276 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 754 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23852 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002013 
CoL_Bus_Util = 0.075625 
Either_Row_CoL_Bus_Util = 0.076864 
Issued_on_Two_Bus_Simul_Util = 0.000774 
issued_two_Eff = 0.010070 
queue_avg = 0.535219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.535219
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23845 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07574
n_activity=3907 dram_eff=0.5009
bk0: 128a 25704i bk1: 128a 25696i bk2: 128a 25712i bk3: 128a 25688i bk4: 128a 25693i bk5: 128a 25693i bk6: 89a 25734i bk7: 88a 25734i bk8: 120a 25691i bk9: 120a 25673i bk10: 131a 25610i bk11: 128a 25698i bk12: 128a 25690i bk13: 128a 25669i bk14: 129a 25676i bk15: 128a 25699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.385135
Bank_Level_Parallism_Col = 1.363698
Bank_Level_Parallism_Ready = 1.082780
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.363698 

BW Util details:
bwutil = 0.075741 
total_CMD = 25838 
util_bw = 1957 
Wasted_Col = 1004 
Wasted_Row = 147 
Idle = 22730 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 779 
rwq = 0 
CCDLc_limit_alone = 779 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23845 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.002167 
CoL_Bus_Util = 0.075741 
Either_Row_CoL_Bus_Util = 0.077134 
Issued_on_Two_Bus_Simul_Util = 0.000774 
issued_two_Eff = 0.010035 
queue_avg = 0.529337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.529337
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23848 n_act=37 n_pre=21 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07574
n_activity=3825 dram_eff=0.5116
bk0: 128a 25687i bk1: 128a 25680i bk2: 129a 25673i bk3: 129a 25671i bk4: 128a 25696i bk5: 128a 25695i bk6: 88a 25730i bk7: 88a 25734i bk8: 121a 25669i bk9: 120a 25673i bk10: 128a 25693i bk11: 129a 25650i bk12: 128a 25713i bk13: 128a 25704i bk14: 129a 25667i bk15: 128a 25693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981094
Row_Buffer_Locality_read = 0.981094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.450987
Bank_Level_Parallism_Col = 1.417659
Bank_Level_Parallism_Ready = 1.078181
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.417659 

BW Util details:
bwutil = 0.075741 
total_CMD = 25838 
util_bw = 1957 
Wasted_Col = 914 
Wasted_Row = 118 
Idle = 22849 

BW Util Bottlenecks: 
RCDc_limit = 287 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 710 
rwq = 0 
CCDLc_limit_alone = 710 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23848 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1957 
Row_Bus_Util =  0.002245 
CoL_Bus_Util = 0.075741 
Either_Row_CoL_Bus_Util = 0.077018 
Issued_on_Two_Bus_Simul_Util = 0.000968 
issued_two_Eff = 0.012563 
queue_avg = 0.566917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.566917
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23846 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0757
n_activity=3853 dram_eff=0.5077
bk0: 128a 25689i bk1: 128a 25691i bk2: 129a 25670i bk3: 130a 25655i bk4: 128a 25686i bk5: 128a 25692i bk6: 88a 25717i bk7: 88a 25729i bk8: 120a 25697i bk9: 121a 25641i bk10: 128a 25698i bk11: 128a 25695i bk12: 128a 25709i bk13: 128a 25684i bk14: 128a 25699i bk15: 128a 25676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.446298
Bank_Level_Parallism_Col = 1.418815
Bank_Level_Parallism_Ready = 1.093047
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418815 

BW Util details:
bwutil = 0.075702 
total_CMD = 25838 
util_bw = 1956 
Wasted_Col = 933 
Wasted_Row = 109 
Idle = 22840 

BW Util Bottlenecks: 
RCDc_limit = 278 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 730 
rwq = 0 
CCDLc_limit_alone = 730 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23846 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.002090 
CoL_Bus_Util = 0.075702 
Either_Row_CoL_Bus_Util = 0.077096 
Issued_on_Two_Bus_Simul_Util = 0.000697 
issued_two_Eff = 0.009036 
queue_avg = 0.553139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.553139
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23847 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07574
n_activity=3938 dram_eff=0.497
bk0: 128a 25702i bk1: 129a 25680i bk2: 128a 25692i bk3: 128a 25674i bk4: 128a 25681i bk5: 128a 25685i bk6: 88a 25738i bk7: 90a 25707i bk8: 120a 25693i bk9: 121a 25659i bk10: 128a 25692i bk11: 128a 25665i bk12: 129a 25659i bk13: 128a 25668i bk14: 128a 25692i bk15: 128a 25650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.425628
Bank_Level_Parallism_Col = 1.395630
Bank_Level_Parallism_Ready = 1.128258
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.395630 

BW Util details:
bwutil = 0.075741 
total_CMD = 25838 
util_bw = 1957 
Wasted_Col = 1036 
Wasted_Row = 113 
Idle = 22732 

BW Util Bottlenecks: 
RCDc_limit = 314 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 794 
rwq = 0 
CCDLc_limit_alone = 794 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23847 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.002167 
CoL_Bus_Util = 0.075741 
Either_Row_CoL_Bus_Util = 0.077057 
Issued_on_Two_Bus_Simul_Util = 0.000851 
issued_two_Eff = 0.011050 
queue_avg = 0.587855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.587855
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23849 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0757
n_activity=3869 dram_eff=0.5056
bk0: 128a 25700i bk1: 128a 25704i bk2: 128a 25711i bk3: 128a 25683i bk4: 128a 25711i bk5: 128a 25699i bk6: 88a 25724i bk7: 88a 25728i bk8: 121a 25671i bk9: 122a 25647i bk10: 128a 25687i bk11: 128a 25620i bk12: 129a 25663i bk13: 128a 25690i bk14: 128a 25701i bk15: 128a 25672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.454880
Bank_Level_Parallism_Col = 1.427873
Bank_Level_Parallism_Ready = 1.147750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.427873 

BW Util details:
bwutil = 0.075702 
total_CMD = 25838 
util_bw = 1956 
Wasted_Col = 924 
Wasted_Row = 112 
Idle = 22846 

BW Util Bottlenecks: 
RCDc_limit = 273 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 722 
rwq = 0 
CCDLc_limit_alone = 722 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23849 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.002090 
CoL_Bus_Util = 0.075702 
Either_Row_CoL_Bus_Util = 0.076980 
Issued_on_Two_Bus_Simul_Util = 0.000813 
issued_two_Eff = 0.010558 
queue_avg = 0.498645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.498645
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23859 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07555
n_activity=3696 dram_eff=0.5281
bk0: 128a 25703i bk1: 128a 25696i bk2: 128a 25697i bk3: 128a 25697i bk4: 128a 25702i bk5: 128a 25698i bk6: 88a 25735i bk7: 88a 25733i bk8: 120a 25690i bk9: 120a 25668i bk10: 128a 25661i bk11: 128a 25582i bk12: 128a 25692i bk13: 128a 25708i bk14: 128a 25692i bk15: 128a 25674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.470968
Bank_Level_Parallism_Col = 1.427380
Bank_Level_Parallism_Ready = 1.152664
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.427380 

BW Util details:
bwutil = 0.075548 
total_CMD = 25838 
util_bw = 1952 
Wasted_Col = 935 
Wasted_Row = 58 
Idle = 22893 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 780 
rwq = 0 
CCDLc_limit_alone = 780 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23859 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001858 
CoL_Bus_Util = 0.075548 
Either_Row_CoL_Bus_Util = 0.076593 
Issued_on_Two_Bus_Simul_Util = 0.000813 
issued_two_Eff = 0.010611 
queue_avg = 0.575548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.575548
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23840 n_act=38 n_pre=22 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07578
n_activity=3899 dram_eff=0.5022
bk0: 128a 25698i bk1: 128a 25694i bk2: 129a 25677i bk3: 128a 25697i bk4: 129a 25677i bk5: 128a 25687i bk6: 89a 25703i bk7: 88a 25713i bk8: 121a 25666i bk9: 120a 25657i bk10: 128a 25691i bk11: 128a 25631i bk12: 128a 25713i bk13: 129a 25674i bk14: 129a 25668i bk15: 128a 25679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980592
Row_Buffer_Locality_read = 0.980592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.459895
Bank_Level_Parallism_Col = 1.427881
Bank_Level_Parallism_Ready = 1.122063
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.427881 

BW Util details:
bwutil = 0.075780 
total_CMD = 25838 
util_bw = 1958 
Wasted_Col = 958 
Wasted_Row = 126 
Idle = 22796 

BW Util Bottlenecks: 
RCDc_limit = 313 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 727 
rwq = 0 
CCDLc_limit_alone = 727 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23840 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1958 
Row_Bus_Util =  0.002322 
CoL_Bus_Util = 0.075780 
Either_Row_CoL_Bus_Util = 0.077328 
Issued_on_Two_Bus_Simul_Util = 0.000774 
issued_two_Eff = 0.010010 
queue_avg = 0.541760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.54176
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23845 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0757
n_activity=3745 dram_eff=0.5223
bk0: 128a 25699i bk1: 128a 25703i bk2: 128a 25706i bk3: 128a 25692i bk4: 128a 25693i bk5: 128a 25700i bk6: 89a 25740i bk7: 88a 25727i bk8: 120a 25691i bk9: 121a 25638i bk10: 128a 25679i bk11: 128a 25609i bk12: 128a 25708i bk13: 128a 25705i bk14: 128a 25690i bk15: 130a 25633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.471922
Bank_Level_Parallism_Col = 1.440606
Bank_Level_Parallism_Ready = 1.124744
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.440606 

BW Util details:
bwutil = 0.075702 
total_CMD = 25838 
util_bw = 1956 
Wasted_Col = 900 
Wasted_Row = 100 
Idle = 22882 

BW Util Bottlenecks: 
RCDc_limit = 284 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 708 
rwq = 0 
CCDLc_limit_alone = 708 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23845 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.002090 
CoL_Bus_Util = 0.075702 
Either_Row_CoL_Bus_Util = 0.077134 
Issued_on_Two_Bus_Simul_Util = 0.000658 
issued_two_Eff = 0.008530 
queue_avg = 0.574000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.574
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23835 n_act=39 n_pre=23 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07586
n_activity=4024 dram_eff=0.4871
bk0: 129a 25677i bk1: 128a 25704i bk2: 128a 25708i bk3: 129a 25673i bk4: 128a 25695i bk5: 128a 25690i bk6: 88a 25732i bk7: 88a 25720i bk8: 120a 25693i bk9: 120a 25675i bk10: 128a 25700i bk11: 128a 25698i bk12: 128a 25719i bk13: 128a 25707i bk14: 133a 25609i bk15: 129a 25668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980102
Row_Buffer_Locality_read = 0.980102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.399284
Bank_Level_Parallism_Col = 1.372029
Bank_Level_Parallism_Ready = 1.072449
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372029 

BW Util details:
bwutil = 0.075857 
total_CMD = 25838 
util_bw = 1960 
Wasted_Col = 963 
Wasted_Row = 150 
Idle = 22765 

BW Util Bottlenecks: 
RCDc_limit = 318 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 737 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23835 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1960 
Row_Bus_Util =  0.002400 
CoL_Bus_Util = 0.075857 
Either_Row_CoL_Bus_Util = 0.077521 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.009486 
queue_avg = 0.561189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.561189
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23851 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0757
n_activity=3883 dram_eff=0.5037
bk0: 128a 25692i bk1: 128a 25691i bk2: 128a 25714i bk3: 128a 25721i bk4: 128a 25698i bk5: 128a 25696i bk6: 89a 25731i bk7: 90a 25677i bk8: 120a 25695i bk9: 120a 25681i bk10: 128a 25694i bk11: 129a 25639i bk12: 128a 25710i bk13: 128a 25686i bk14: 128a 25704i bk15: 128a 25711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403322
Bank_Level_Parallism_Col = 1.365862
Bank_Level_Parallism_Ready = 1.105317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.365862 

BW Util details:
bwutil = 0.075702 
total_CMD = 25838 
util_bw = 1956 
Wasted_Col = 960 
Wasted_Row = 94 
Idle = 22828 

BW Util Bottlenecks: 
RCDc_limit = 274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 770 
rwq = 0 
CCDLc_limit_alone = 770 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23851 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.002090 
CoL_Bus_Util = 0.075702 
Either_Row_CoL_Bus_Util = 0.076902 
Issued_on_Two_Bus_Simul_Util = 0.000890 
issued_two_Eff = 0.011575 
queue_avg = 0.549075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.549075
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23845 n_act=37 n_pre=21 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07574
n_activity=3955 dram_eff=0.4948
bk0: 129a 25674i bk1: 128a 25694i bk2: 128a 25723i bk3: 128a 25706i bk4: 128a 25694i bk5: 129a 25650i bk6: 88a 25726i bk7: 89a 25694i bk8: 120a 25706i bk9: 120a 25685i bk10: 128a 25692i bk11: 130a 25636i bk12: 128a 25726i bk13: 128a 25702i bk14: 128a 25710i bk15: 128a 25697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981094
Row_Buffer_Locality_read = 0.981094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.381215
Bank_Level_Parallism_Col = 1.350034
Bank_Level_Parallism_Ready = 1.073071
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.350034 

BW Util details:
bwutil = 0.075741 
total_CMD = 25838 
util_bw = 1957 
Wasted_Col = 993 
Wasted_Row = 127 
Idle = 22761 

BW Util Bottlenecks: 
RCDc_limit = 323 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 744 
rwq = 0 
CCDLc_limit_alone = 744 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23845 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1957 
Row_Bus_Util =  0.002245 
CoL_Bus_Util = 0.075741 
Either_Row_CoL_Bus_Util = 0.077134 
Issued_on_Two_Bus_Simul_Util = 0.000851 
issued_two_Eff = 0.011039 
queue_avg = 0.505844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.505844
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23844 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07574
n_activity=4042 dram_eff=0.4842
bk0: 128a 25695i bk1: 128a 25695i bk2: 128a 25708i bk3: 128a 25688i bk4: 128a 25704i bk5: 128a 25687i bk6: 88a 25733i bk7: 89a 25702i bk8: 120a 25716i bk9: 120a 25699i bk10: 130a 25667i bk11: 129a 25628i bk12: 129a 25676i bk13: 128a 25692i bk14: 128a 25722i bk15: 128a 25706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.373101
Bank_Level_Parallism_Col = 1.350000
Bank_Level_Parallism_Ready = 1.081758
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.350000 

BW Util details:
bwutil = 0.075741 
total_CMD = 25838 
util_bw = 1957 
Wasted_Col = 1002 
Wasted_Row = 134 
Idle = 22745 

BW Util Bottlenecks: 
RCDc_limit = 340 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 744 
rwq = 0 
CCDLc_limit_alone = 744 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23844 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.002167 
CoL_Bus_Util = 0.075741 
Either_Row_CoL_Bus_Util = 0.077173 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.009529 
queue_avg = 0.548572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.548572
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23854 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07559
n_activity=3719 dram_eff=0.5251
bk0: 128a 25690i bk1: 128a 25683i bk2: 128a 25695i bk3: 128a 25692i bk4: 128a 25717i bk5: 128a 25714i bk6: 88a 25735i bk7: 88a 25726i bk8: 120a 25710i bk9: 120a 25697i bk10: 128a 25694i bk11: 128a 25636i bk12: 128a 25693i bk13: 129a 25655i bk14: 128a 25705i bk15: 128a 25696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.430071
Bank_Level_Parallism_Col = 1.402040
Bank_Level_Parallism_Ready = 1.103943
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.402040 

BW Util details:
bwutil = 0.075586 
total_CMD = 25838 
util_bw = 1953 
Wasted_Col = 902 
Wasted_Row = 98 
Idle = 22885 

BW Util Bottlenecks: 
RCDc_limit = 259 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 720 
rwq = 0 
CCDLc_limit_alone = 720 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23854 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001935 
CoL_Bus_Util = 0.075586 
Either_Row_CoL_Bus_Util = 0.076786 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.009577 
queue_avg = 0.472947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.472947
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25838 n_nop=23842 n_act=37 n_pre=21 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07574
n_activity=3915 dram_eff=0.4999
bk0: 128a 25690i bk1: 128a 25691i bk2: 128a 25712i bk3: 128a 25698i bk4: 128a 25706i bk5: 128a 25692i bk6: 88a 25722i bk7: 88a 25734i bk8: 121a 25665i bk9: 120a 25654i bk10: 129a 25677i bk11: 130a 25608i bk12: 128a 25698i bk13: 129a 25671i bk14: 128a 25704i bk15: 128a 25704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981094
Row_Buffer_Locality_read = 0.981094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.416123
Bank_Level_Parallism_Col = 1.390319
Bank_Level_Parallism_Ready = 1.114461
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.390319 

BW Util details:
bwutil = 0.075741 
total_CMD = 25838 
util_bw = 1957 
Wasted_Col = 972 
Wasted_Row = 135 
Idle = 22774 

BW Util Bottlenecks: 
RCDc_limit = 300 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 763 
rwq = 0 
CCDLc_limit_alone = 763 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25838 
n_nop = 23842 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1957 
Row_Bus_Util =  0.002245 
CoL_Bus_Util = 0.075741 
Either_Row_CoL_Bus_Util = 0.077251 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.009519 
queue_avg = 0.591029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.591029

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3743, Miss = 990, Miss_rate = 0.264, Pending_hits = 30, Reservation_fails = 461
L2_cache_bank[1]: Access = 2944, Miss = 980, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3357, Miss = 988, Miss_rate = 0.294, Pending_hits = 12, Reservation_fails = 154
L2_cache_bank[3]: Access = 2934, Miss = 977, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3585, Miss = 986, Miss_rate = 0.275, Pending_hits = 24, Reservation_fails = 225
L2_cache_bank[5]: Access = 2949, Miss = 979, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2943, Miss = 976, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2949, Miss = 980, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2938, Miss = 978, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2943, Miss = 978, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2937, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2944, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2942, Miss = 977, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2953, Miss = 971, Miss_rate = 0.329, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2942, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2939, Miss = 977, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2974, Miss = 987, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2944, Miss = 976, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2973, Miss = 986, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2972, Miss = 976, Miss_rate = 0.328, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2952, Miss = 981, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2951, Miss = 976, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2965, Miss = 981, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2941, Miss = 976, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2972, Miss = 988, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2943, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2950, Miss = 982, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2967, Miss = 980, Miss_rate = 0.330, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2956, Miss = 976, Miss_rate = 0.330, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2934, Miss = 977, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2960, Miss = 981, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2949, Miss = 980, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2936, Miss = 976, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 2947, Miss = 979, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 2944, Miss = 976, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 2935, Miss = 978, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 2943, Miss = 981, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 2937, Miss = 976, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 2940, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 2937, Miss = 978, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 2944, Miss = 977, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 2937, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2940, Miss = 977, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 2943, Miss = 980, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 2944, Miss = 978, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 2938, Miss = 978, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 2958, Miss = 976, Miss_rate = 0.330, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 2937, Miss = 976, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 2940, Miss = 981, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 2938, Miss = 977, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 2939, Miss = 977, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 2941, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 3099, Miss = 982, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 2943, Miss = 978, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 2932, Miss = 977, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 2941, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 2947, Miss = 977, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 2945, Miss = 980, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 2944, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 2967, Miss = 978, Miss_rate = 0.330, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 2933, Miss = 976, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 2941, Miss = 977, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 2946, Miss = 978, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 2956, Miss = 979, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 190557
L2_total_cache_misses = 62654
L2_total_cache_miss_rate = 0.3288
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 840
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15746
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46882
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 904
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1608
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 187801
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 904
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1692
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=190557
icnt_total_pkts_simt_to_mem=189208
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.7977
	minimum = 5
	maximum = 146
Network latency average = 8.62446
	minimum = 5
	maximum = 83
Slowest packet = 316363
Flit latency average = 8.62446
	minimum = 5
	maximum = 83
Slowest flit = 320323
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.121485
	minimum = 0.097629 (at node 63)
	maximum = 0.164176 (at node 22)
Accepted packet rate average = 0.121485
	minimum = 0.097629 (at node 63)
	maximum = 0.164176 (at node 22)
Injected flit rate average = 0.121485
	minimum = 0.097629 (at node 63)
	maximum = 0.164176 (at node 22)
Accepted flit rate average= 0.121485
	minimum = 0.097629 (at node 63)
	maximum = 0.164176 (at node 22)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.7026 (6 samples)
	minimum = 5 (6 samples)
	maximum = 133.333 (6 samples)
Network latency average = 8.26577 (6 samples)
	minimum = 5 (6 samples)
	maximum = 91.3333 (6 samples)
Flit latency average = 8.26577 (6 samples)
	minimum = 5 (6 samples)
	maximum = 91.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0896379 (6 samples)
	minimum = 0.0720227 (6 samples)
	maximum = 0.138425 (6 samples)
Accepted packet rate average = 0.0896379 (6 samples)
	minimum = 0.0720227 (6 samples)
	maximum = 0.124549 (6 samples)
Injected flit rate average = 0.0896379 (6 samples)
	minimum = 0.0720227 (6 samples)
	maximum = 0.138425 (6 samples)
Accepted flit rate average = 0.0896379 (6 samples)
	minimum = 0.0720227 (6 samples)
	maximum = 0.124549 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 22 sec (502 sec)
gpgpu_simulation_rate = 215220 (inst/sec)
gpgpu_simulation_rate = 88 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949db0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 47 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 10353
gpu_sim_insn = 19025870
gpu_ipc =    1837.7157
gpu_tot_sim_cycle = 54583
gpu_tot_sim_insn = 127066389
gpu_tot_ipc =    2327.9480
gpu_tot_issued_cta = 13678
gpu_occupancy = 63.7708% 
gpu_tot_occupancy = 88.0718% 
max_total_param_size = 0
gpu_stall_dramfull = 1590
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.3280
partiton_level_parallism_total  =       4.0977
partiton_level_parallism_util =       5.7791
partiton_level_parallism_util_total  =       7.6763
L2_BW  =     155.5193 GB/Sec
L2_BW_total  =     192.0456 GB/Sec
gpu_total_sim_rate=212841

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2325633
	L1I_total_cache_misses = 19268
	L1I_total_cache_miss_rate = 0.0083
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 5763, Miss = 5628, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5655, Miss = 5586, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5629, Miss = 5573, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5691, Miss = 5546, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5668, Miss = 5517, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5715, Miss = 5589, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5633, Miss = 5534, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5628, Miss = 5520, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 5639, Miss = 5587, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 5566, Miss = 5529, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 5555, Miss = 5525, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5551, Miss = 5522, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5784, Miss = 5683, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5704, Miss = 5612, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5730, Miss = 5634, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 5750, Miss = 5609, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5707, Miss = 5533, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 5733, Miss = 5602, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5715, Miss = 5610, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 5623, Miss = 5491, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 5556, Miss = 5495, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 5696, Miss = 5565, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 5693, Miss = 5592, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 5718, Miss = 5618, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 5758, Miss = 5610, Miss_rate = 0.974, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 5631, Miss = 5532, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5687, Miss = 5593, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 5523, Miss = 5496, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 5592, Miss = 5539, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 5853, Miss = 5727, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 5635, Miss = 5553, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 5489, Miss = 5452, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 5634, Miss = 5536, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 5721, Miss = 5584, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 5624, Miss = 5622, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 5857, Miss = 5631, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 5784, Miss = 5613, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 5610, Miss = 5520, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 5599, Miss = 5503, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 5532, Miss = 5386, Miss_rate = 0.974, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 226631
	L1D_total_cache_misses = 222597
	L1D_total_cache_miss_rate = 0.9822
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 1344352
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164149
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1339232
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2306365
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19268
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 224015
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1344352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2616
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2325633

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
922, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 842, 842, 842, 842, 842, 842, 842, 842, 842, 842, 842, 842, 853, 1082, 842, 842, 824, 824, 824, 824, 824, 824, 824, 824, 824, 824, 824, 824, 824, 824, 835, 824, 824, 824, 824, 824, 824, 824, 824, 824, 824, 824, 824, 824, 824, 824, 824, 824, 
gpgpu_n_tot_thrd_icount = 134812512
gpgpu_n_tot_w_icount = 4212891
gpgpu_n_stall_shd_mem = 125802
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 220502
gpgpu_n_mem_write_global = 2616
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 7005446
gpgpu_n_store_insn = 2726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 43019264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 462
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3519436	W0_Idle:1998662	W0_Scoreboard:3882699	W1:21426	W2:2677	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4188788
single_issue_nums: WS0:1054936	WS1:1052216	WS2:1053313	WS3:1052426	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1764016 {8:220502,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 104640 {40:2616,}
traffic_breakdown_coretomem[INST_ACC_R] = 3720 {8:465,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8820080 {40:220502,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20928 {8:2616,}
traffic_breakdown_memtocore[INST_ACC_R] = 74400 {40:1860,}
maxmflatency = 507 
max_icnt2mem_latency = 340 
maxmrqlatency = 134 
max_icnt2sh_latency = 60 
averagemflatency = 198 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 7 
mrq_lat_table:6133 	14145 	12726 	13170 	9003 	7375 	821 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	157279 	65999 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	227 	110136 	64507 	30503 	15823 	2466 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	187933 	32187 	2996 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        60        64        56        56        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      3194      5596      5928      5911      6656      6885      7856      7928      4184      6290      5618      2075      5610      3549      4562      4492 
dram[1]:      3303      5540      5937      5886      6664      6890      7921      7881      6106      6683      4312      3379      5884      4645      4508      4437 
dram[2]:      5535      5483      5731      5937      6658      6885      7597      7965      5613      6587      8753      2147      4867      4234      4497      4578 
dram[3]:      5483      5495      5738      5899      6664      6878      7590      7970      3926      6746      2806      5612      3596      3522      4513      4585 
dram[4]:      5514      5452      5759      5942      6810      6798      7666      7657      2092      4746      4962      3491      5195      3572      6325      4591 
dram[5]:      5523      5439      5766      5898      6817      6806      7661      7666      6091      4922      2073      2723      3542      3491      4453      4603 
dram[6]:      5322      5367      5692      5945      6952      6926      7688      7570      2898      2547      2043      3217      3528      3530      4508      4566 
dram[7]:      5387      5329      5692      5892      6961      6947      7666      7578      5843      1996      7583      2056      3542      3518      4514      4581 
dram[8]:      5581      5458      5868      5949      6659      6969      7746      7779      1971      2178      4777      2055      3532      3525      4530      4581 
dram[9]:      5588      5464      5875      5896      6644      6979      7755      7798      4369      2003      4639      1976      3540      3534      5345      5776 
dram[10]:      5560      5406      5802      5598      6652      6955      7678      7676      4059      6484      4247      3591      3516      3547      4557      4595 
dram[11]:      5545      5336      5807      5605      6670      6938      7678      7674      1984      2000      5012      1978      3504      3554      4502      4603 
dram[12]:      5576      5560      5810      5954      6740      6757      7856      7657      5698      4597      2140      3865      3511      3588      4544      4615 
dram[13]:      5586      5511      5807      5903      6748      6717      7893      7662      2918      4684      4886      3734      3518      5067      4473      4621 
dram[14]:      5463      5581      5841      5956      6769      6942      7905      7712      7529      4870      3196      3775      3520      3534      4579      4573 
dram[15]:      5459      5589      5850      5904      6774      6950      7916      7715      2015      2884      6111      2867      3492      5910      4586      4554 
dram[16]:      5569      5630      5908      5607      6781      6961      7923      7633      1967      3992      3873      4110      3523      3551      4544      4579 
dram[17]:      5560      5565      5918      5615      6786      6966      7911      7637      2883      7524      2800      1972      3520      6013      4554      4518 
dram[18]:      5584      5464      5939      5654      6704      6651      7757      7638      4650      7661      4023      2020      3515      3534      4562      4597 
dram[19]:      5545      5536      5945      5649      6711      6652      7762      7645      4127      6063      2187      3363      3508      5683      5372      4545 
dram[20]:      5600      5351      5925      5713      6639      6899      7572      7953      3498      2158      2794      3724      3540      3544      4478      4497 
dram[21]:      5545      5358      5932      5733      6646      6966      7566      7958      2053      6224      2155      3458      4355      4329      4485      4496 
dram[22]:      5589      5494      5940      5726      6902      6954      7614      7703      1976      3497      2940      2881      3973      3530      4490      4564 
dram[23]:      5531      5427      5949      5708      6916      6962      7620      7666      3879      2002      2015      1979      3477      3534      4441      4585 
dram[24]:      5603      5560      5511      6029      6825      6973      7775      7933      4448      1991      2082      6915      3532      6227      4585      4579 
dram[25]:      5612      5572      5506      6038      6832      6914      7784      7881      7370      5221      2038      3468      3515      4518      4591      4586 
dram[26]:      5464      5495      5607      6045      6943      6753      7912      7950      2019      4702      8593      2210      4347      3534      5600      4545 
dram[27]:      5475      5459      5577      6053      6971      6752      7876      7960      6203      2048      6549      3682      4132      3549      4466      4542 
dram[28]:      5577      5446      5935      6062      6616      6695      7714      7645      6551      2077      2169      4289      3540      3554      4567      4586 
dram[29]:      5536      5184      5940      6069      6622      6700      7693      7656      4224      2085      3420      3560      3547      3549      4574      4598 
dram[30]:      5583      5607      5939      5731      6868      6748      7810      7674      4631      3411      4182      3831      3558      3766      4561      4574 
dram[31]:      5588      5598      5891      5743      6873      6759      7815      7656      6405      4405      2611      2572      3564      3510      4569      4583 
average row accesses per activate:
dram[0]: 17.875000 43.000000 32.750000 43.000000 43.000000 43.000000 48.500000 44.500000 23.000000 40.333332 43.666668 43.666668 43.000000 26.799999 43.000000 43.333332 
dram[1]: 27.799999 43.000000 64.000000 64.000000 64.000000 64.000000 25.000000 44.500000 28.750000 40.333332 44.000000 43.666668 32.500000 32.750000 43.000000 43.333332 
dram[2]: 34.500000 43.333332 64.000000 64.000000 64.000000 43.000000 32.333332 44.000000 38.000000 40.333332 43.000000 64.000000 43.333332 26.200001 43.333332 43.666668 
dram[3]: 43.333332 22.166666 64.000000 43.333332 43.000000 64.000000 24.500000 44.000000 28.750000 40.666668 26.200001 26.600000 43.000000 43.000000 64.000000 43.000000 
dram[4]: 64.000000 26.200001 43.000000 43.333332 64.000000 43.333332 49.000000 44.500000 56.000000 30.750000 43.333332 32.500000 43.000000 43.333332 43.000000 64.000000 
dram[5]: 64.000000 32.750000 43.000000 43.000000 32.750000 64.000000 20.000000 45.000000 37.666668 24.799999 64.000000 26.200001 43.333332 43.666668 26.200001 64.000000 
dram[6]: 43.333332 43.333332 64.000000 64.000000 64.000000 62.000000 48.000000 22.500000 29.000000 18.000000 64.000000 32.500000 64.000000 42.666668 64.000000 64.000000 
dram[7]: 43.000000 43.000000 64.000000 43.000000 43.333332 43.000000 48.000000 44.000000 37.666668 60.000000 43.000000 44.333332 26.400000 43.000000 26.600000 43.000000 
dram[8]: 32.750000 43.000000 64.000000 64.000000 64.000000 64.000000 48.500000 44.500000 60.000000 31.000000 22.166666 32.750000 43.000000 64.000000 43.666668 43.000000 
dram[9]: 32.500000 43.000000 32.500000 43.000000 43.000000 43.000000 48.000000 44.000000 24.799999 60.000000 43.666668 43.333332 64.000000 64.000000 32.500000 43.000000 
dram[10]: 43.333332 26.200001 43.000000 43.000000 64.000000 43.000000 45.500000 45.500000 41.000000 40.666668 43.333332 43.333332 22.166666 43.000000 33.000000 32.500000 
dram[11]: 32.750000 64.000000 43.000000 64.000000 26.200001 64.000000 47.000000 44.000000 60.000000 60.000000 43.000000 64.000000 43.000000 64.000000 43.000000 43.000000 
dram[12]: 26.600000 43.000000 43.000000 64.000000 64.000000 64.000000 48.000000 13.428572 40.333332 41.333332 43.000000 32.750000 43.333332 43.333332 43.000000 43.000000 
dram[13]: 43.666668 43.000000 64.000000 43.000000 64.000000 43.333332 45.500000 23.000000 40.666668 40.333332 26.400000 19.285715 43.333332 43.666668 43.000000 43.000000 
dram[14]: 43.000000 32.750000 26.400000 43.000000 64.000000 43.666668 22.500000 18.200001 40.333332 41.333332 43.000000 32.500000 43.666668 43.000000 43.000000 43.000000 
dram[15]: 43.333332 32.750000 43.000000 43.000000 64.000000 43.333332 15.500000 45.000000 60.000000 24.799999 43.666668 26.200001 33.000000 32.500000 64.000000 32.500000 
dram[16]: 43.000000 43.000000 64.000000 43.333332 64.000000 64.000000 44.000000 22.750000 60.000000 24.600000 32.500000 43.333332 43.333332 43.666668 43.000000 32.750000 
dram[17]: 32.750000 22.166666 43.333332 64.000000 64.000000 43.000000 29.666666 44.500000 20.833334 40.333332 43.000000 32.750000 43.000000 43.000000 32.750000 43.333332 
dram[18]: 64.000000 43.333332 43.000000 43.000000 64.000000 64.000000 30.000000 29.666666 30.750000 40.333332 15.000000 64.000000 44.000000 43.333332 43.333332 64.000000 
dram[19]: 64.000000 43.000000 43.666668 43.000000 26.400000 64.000000 45.000000 18.200001 30.500000 30.750000 43.000000 43.333332 32.750000 43.000000 19.000000 33.000000 
dram[20]: 32.500000 43.000000 43.666668 43.666668 64.000000 43.000000 45.500000 44.500000 20.666666 31.250000 32.500000 43.333332 43.000000 43.000000 32.750000 32.500000 
dram[21]: 32.500000 43.000000 64.000000 43.000000 64.000000 64.000000 44.000000 30.333334 60.000000 40.666668 33.000000 43.333332 44.000000 43.333332 43.333332 43.333332 
dram[22]: 32.750000 22.000000 26.200001 43.000000 43.333332 43.000000 44.500000 44.500000 40.666668 31.000000 32.500000 32.500000 32.500000 43.333332 32.500000 43.000000 
dram[23]: 43.333332 43.000000 43.000000 64.000000 43.000000 64.000000 29.666666 45.000000 25.000000 60.000000 64.000000 33.000000 26.200001 64.000000 43.333332 43.000000 
dram[24]: 32.500000 43.000000 17.000000 64.000000 43.000000 43.000000  9.600000 44.000000 25.200001 60.000000 64.000000 43.000000 64.000000 43.333332 26.400000 64.000000 
dram[25]: 32.500000 43.000000 43.000000 64.000000 64.000000 64.000000 44.500000 44.000000 30.500000 20.666666 64.000000 43.000000 64.000000 43.000000 43.333332 26.200001 
dram[26]: 43.000000 43.333332 64.000000 26.600000 43.000000 64.000000 44.000000 22.500000 60.000000 40.666668 32.500000 32.500000 43.333332 43.000000 13.800000 43.333332 
dram[27]: 43.000000 33.250000 43.000000 64.000000 64.000000 64.000000 45.000000 18.200001 40.333332 40.666668 43.000000 26.400000 43.333332 64.000000 43.000000 43.333332 
dram[28]: 43.666668 43.000000 43.000000 64.000000 64.000000 43.000000 15.333333 22.500000 40.333332 60.000000 64.000000 22.000000 43.333332 64.000000 64.000000 43.000000 
dram[29]: 43.000000 32.500000 64.000000 32.750000 43.000000 64.000000 15.333333 29.666666 41.000000 60.000000 32.750000 22.000000 43.333332 64.000000 22.166666 43.000000 
dram[30]: 43.000000 43.000000 64.000000 64.000000 64.000000 64.000000 29.666666 44.500000 40.333332 30.750000 43.333332 43.666668 43.333332 32.500000 43.000000 43.000000 
dram[31]: 32.500000 26.200001 64.000000 64.000000 43.333332 64.000000 22.500000 18.200001 41.000000 40.333332 22.333334 26.600000 64.000000 43.333332 64.000000 43.000000 
average row locality = 63374/1623 = 39.047443
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       143       129       131       129       129       129        97        89       115       121       131       131       129       134       129       130 
dram[1]:       139       129       128       128       128       128       100        89       115       121       132       131       130       131       129       130 
dram[2]:       138       130       128       128       128       129        97        88       114       121       129       128       130       131       130       131 
dram[3]:       130       133       128       130       129       128        98        88       115       122       131       133       129       129       128       129 
dram[4]:       128       131       129       130       128       130        98        89       112       123       130       130       129       130       129       128 
dram[5]:       128       131       129       129       131       128       100        90       113       124       128       131       130       131       131       128 
dram[6]:       130       130       128       128       128       124        96        90       116       126       128       130       128       128       128       128 
dram[7]:       129       129       128       129       130       129        96        88       113       120       129       133       132       129       133       129 
dram[8]:       131       129       128       128       128       128        97        89       120       124       133       131       129       128       131       129 
dram[9]:       130       129       130       129       129       129        96        88       124       120       131       130       128       128       130       129 
dram[10]:       130       131       129       129       128       129        91        91       123       122       130       130       133       129       132       130 
dram[11]:       131       128       129       128       131       128        94        88       120       120       129       128       129       128       129       129 
dram[12]:       133       129       129       128       128       128        96        94       121       124       129       131       130       130       129       129 
dram[13]:       131       129       128       129       128       130        91        92       122       121       132       135       130       131       129       129 
dram[14]:       129       131       132       129       128       131        90        91       121       124       129       130       131       129       129       129 
dram[15]:       130       131       129       129       128       130        93        90       120       124       131       131       132       130       128       130 
dram[16]:       129       129       128       130       128       128        88        91       120       123       130       130       130       131       129       131 
dram[17]:       131       133       130       128       128       129        89        89       125       121       129       131       129       129       131       130 
dram[18]:       128       130       129       129       128       128        90        89       123       121       135       128       132       130       130       128 
dram[19]:       128       129       131       129       132       128        90        91       122       123       129       130       131       129       133       132 
dram[20]:       130       129       131       131       128       129        91        89       124       125       130       130       129       129       131       130 
dram[21]:       130       129       128       129       128       128        88        91       120       122       132       130       132       130       130       130 
dram[22]:       131       132       131       129       130       129        89        89       122       124       130       130       130       130       130       129 
dram[23]:       130       129       129       128       129       128        89        90       125       120       128       132       131       128       130       129 
dram[24]:       130       129       136       128       129       129        96        88       126       120       128       129       128       130       132       128 
dram[25]:       130       129       129       128       128       128        89        88       122       124       128       129       128       129       130       131 
dram[26]:       129       130       128       133       129       128        88        90       120       122       130       130       130       129       138       130 
dram[27]:       129       133       129       128       128       128        90        91       121       122       129       132       130       128       129       130 
dram[28]:       131       129       129       128       128       129        92        90       121       120       128       132       130       128       128       129 
dram[29]:       129       130       128       131       129       128        92        89       123       120       131       132       130       128       133       129 
dram[30]:       129       129       128       128       128       128        89        89       121       123       130       131       130       130       129       129 
dram[31]:       130       131       128       128       130       128        90        91       123       121       134       133       128       130       128       129 
total dram reads = 63374
bank skew: 143/88 = 1.62
chip skew: 1996/1966 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        998       691       652       653       653       662       680       680       862       805       788       740       678       675       694       685
dram[1]:        636       671       660       656       661       661       680       672       793       811       725       720       681       688       696       678
dram[2]:        645       671       664       665       661       675       691       704       787       792       761       738       677       685       698       674
dram[3]:        682       662       679       663       672       668       675       702       782       809       731       700       694       695       712       687
dram[4]:        671       668       673       671       679       662       688       684       778       784       747       724       689       690       687       688
dram[5]:        668       664       669       686       658       666       686       683       788       793       728       707       687       677       677       680
dram[6]:        669       668       665       675       670       688       690       677       761       761       761       723       697       705       683       683
dram[7]:        672       662       671       666       660       670       698       686       802       807       743       707       679       684       681       683
dram[8]:        668       677       666       693       676       667       704       687       809       793       722       750       682       692       683       673
dram[9]:        680       672       676       668       666       681       681       693       785       837       725       747       685       692       701       688
dram[10]:        673       665       678       659       666       674       689       665       753       771       729       748       673       687       680       689
dram[11]:        670       674       676       680       658       670       718       678       810       843       702       721       689       693       696       694
dram[12]:        678       680       674       665       660       664       677       660       797       802       734       742       688       683       686       709
dram[13]:        678       689       657       687       656       667       677       660       811       839       700       704       683       702       688       695
dram[14]:        667       691       662       670       669       652       711       661       822       804       725       746       670       685       695       685
dram[15]:        688       675       665       666       669       650       657       674       818       807       719       725       685       696       703       690
dram[16]:        675       669       669       677       663       667       676       681       787       782       718       764       696       692       706       687
dram[17]:        665       673       658       666       671       657       690       678       802       840       708       717       689       688       691       681
dram[18]:        679       684       662       658       661       656       682       672       777       803       718       746       681       693       686       696
dram[19]:        674       689       670       670       651       661       669       665       808       843       697       714       678       683       689       669
dram[20]:        676       674       693       658       670       654       671       697       773       801       713       744       686       681       674       676
dram[21]:        679       676       685       664       677       664       675       684       800       828       693       708       684       687       690       696
dram[22]:        679       655       651       666       650       659       680       683       782       801       718       739       688       689       675       698
dram[23]:        680       683       671       671       684       669       671       673       780       836       718       711       687       691       693       716
dram[24]:        683       681       641       666       660       661       655       691       768       814       730       749       689       686       674       688
dram[25]:        686       673       671       674       669       658       677       685       792       821       717       715       688       687       679       689
dram[26]:        701       667       827       651       663       667       682       691       780       800       730       722       691       686       661       692
dram[27]:        682       670       657       673       664       667       669       685       798       815       710       700       679       694       679       694
dram[28]:        674       670       662       679       670       665       689       695       789       798       759       737       679       689       692       703
dram[29]:        681       692       664       667       663       663       662       697       809       876       713       721       701       695       678       703
dram[30]:        687       690       674       664       662       662       682       679       791       790       718       742       693       684       681       693
dram[31]:        688       676       659       665       663       671       684       664       801       842       695       734       696       697       694       691
maximum mf latency per bank:
dram[0]:        375       355       343       320       329       340       325       341       491       362       507       366       336       340       346       342
dram[1]:        349       324       321       322       334       358       336       338       331       353       460       408       333       369       340       361
dram[2]:        363       342       337       338       346       349       333       352       466       349       485       338       337       362       346       340
dram[3]:        344       362       341       331       351       333       331       354       336       355       404       351       343       344       358       342
dram[4]:        331       355       338       347       342       333       331       336       340       354       406       345       341       346       337       332
dram[5]:        336       329       344       390       336       369       354       346       335       332       351       332       347       362       331       333
dram[6]:        331       330       340       372       337       357       322       333       333       334       361       371       343       328       334       343
dram[7]:        337       332       349       334       357       332       401       388       332       340       361       379       336       338       335       341
dram[8]:        332       330       331       330       348       334       393       392       332       343       389       444       332       339       349       334
dram[9]:        343       332       330       361       334       349       364       337       335       374       388       442       342       334       370       363
dram[10]:        341       334       328       376       331       330       358       329       332       348       341       337       330       335       370       342
dram[11]:        340       344       392       355       379       342       355       392       363       380       335       336       355       349       370       364
dram[12]:        375       353       397       330       350       339       357       339       363       390       344       341       357       342       361       367
dram[13]:        339       349       350       331       318       333       341       348       340       367       334       331       339       355       344       363
dram[14]:        340       342       382       348       329       332       335       346       347       376       385       449       334       350       356       336
dram[15]:        349       361       348       346       333       343       336       352       357       346       375       436       333       348       367       375
dram[16]:        346       340       347       335       326       350       330       328       332       339       371       432       341       327       370       359
dram[17]:        363       379       335       333       373       325       336       330       357       388       358       442       332       336       352       335
dram[18]:        324       364       332       358       366       326       326       333       365       390       383       323       334       356       347       365
dram[19]:        341       353       360       345       333       358       334       344       331       395       332       335       331       336       348       355
dram[20]:        346       324       355       336       345       374       332       375       332       399       334       344       333       336       329       356
dram[21]:        370       359       364       344       345       357       330       368       333       374       332       338       345       349       353       380
dram[22]:        346       322       323       341       350       350       334       353       331       375       384       425       335       352       362       385
dram[23]:        357       343       330       346       332       350       331       353       337       363       378       423       371       360       333       404
dram[24]:        372       327       328       345       344       336       332       355       332       378       363       429       367       329       333       350
dram[25]:        367       365       335       331       332       368       337       348       340       378       355       410       352       333       369       340
dram[26]:        380       330       342       343       331       382       352       348       346       384       347       346       349       333       371       385
dram[27]:        367       352       337       357       344       359       340       336       354       378       333       380       348       338       371       392
dram[28]:        372       335       331       358       382       390       341       339       358       375       335       338       342       354       335       360
dram[29]:        399       363       336       361       330       340       337       332       338       335       334       365       354       342       352       354
dram[30]:        352       334       353       340       330       347       334       333       339       332       357       391       367       328       364       343
dram[31]:        362       364       320       341       342       332       344       338       334       402       346       388       353       346       339       350
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29816 n_act=56 n_pre=40 n_ref_event=0 n_req=1996 n_rd=1996 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0626
n_activity=4948 dram_eff=0.4034
bk0: 143a 31593i bk1: 129a 31719i bk2: 131a 31704i bk3: 129a 31728i bk4: 129a 31734i bk5: 129a 31727i bk6: 97a 31768i bk7: 89a 31775i bk8: 115a 31668i bk9: 121a 31697i bk10: 131a 31737i bk11: 131a 31715i bk12: 129a 31734i bk13: 134a 31682i bk14: 129a 31723i bk15: 130a 31712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971944
Row_Buffer_Locality_read = 0.971944
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360801
Bank_Level_Parallism_Col = 1.359330
Bank_Level_Parallism_Ready = 1.085170
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359330 

BW Util details:
bwutil = 0.062598 
total_CMD = 31886 
util_bw = 1996 
Wasted_Col = 1145 
Wasted_Row = 354 
Idle = 28391 

BW Util Bottlenecks: 
RCDc_limit = 534 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 694 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29816 
Read = 1996 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1996 
total_req = 1996 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1996 
Row_Bus_Util =  0.003011 
CoL_Bus_Util = 0.062598 
Either_Row_CoL_Bus_Util = 0.064919 
Issued_on_Two_Bus_Simul_Util = 0.000690 
issued_two_Eff = 0.010628 
queue_avg = 0.437684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.437684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29835 n_act=49 n_pre=33 n_ref_event=0 n_req=1988 n_rd=1988 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06235
n_activity=4524 dram_eff=0.4394
bk0: 139a 31652i bk1: 129a 31717i bk2: 128a 31752i bk3: 128a 31742i bk4: 128a 31749i bk5: 128a 31723i bk6: 100a 31713i bk7: 89a 31775i bk8: 115a 31700i bk9: 121a 31693i bk10: 132a 31717i bk11: 131a 31639i bk12: 130a 31703i bk13: 131a 31696i bk14: 129a 31713i bk15: 130a 31699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975352
Row_Buffer_Locality_read = 0.975352
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.434013
Bank_Level_Parallism_Col = 1.420395
Bank_Level_Parallism_Ready = 1.124748
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.420395 

BW Util details:
bwutil = 0.062347 
total_CMD = 31886 
util_bw = 1988 
Wasted_Col = 1082 
Wasted_Row = 264 
Idle = 28552 

BW Util Bottlenecks: 
RCDc_limit = 431 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 743 
rwq = 0 
CCDLc_limit_alone = 743 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29835 
Read = 1988 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1988 
total_req = 1988 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1988 
Row_Bus_Util =  0.002572 
CoL_Bus_Util = 0.062347 
Either_Row_CoL_Bus_Util = 0.064323 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.009264 
queue_avg = 0.406448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.406448
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29845 n_act=46 n_pre=30 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0621
n_activity=4528 dram_eff=0.4373
bk0: 138a 31684i bk1: 130a 31718i bk2: 128a 31757i bk3: 128a 31747i bk4: 128a 31737i bk5: 129a 31713i bk6: 97a 31744i bk7: 88a 31770i bk8: 114a 31729i bk9: 121a 31712i bk10: 129a 31723i bk11: 128a 31730i bk12: 130a 31726i bk13: 131a 31670i bk14: 130a 31730i bk15: 131a 31713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976768
Row_Buffer_Locality_read = 0.976768
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.370560
Bank_Level_Parallism_Col = 1.368438
Bank_Level_Parallism_Ready = 1.079293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.368438 

BW Util details:
bwutil = 0.062096 
total_CMD = 31886 
util_bw = 1980 
Wasted_Col = 1077 
Wasted_Row = 265 
Idle = 28564 

BW Util Bottlenecks: 
RCDc_limit = 400 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 756 
rwq = 0 
CCDLc_limit_alone = 756 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29845 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 1980 
Row_Bus_Util =  0.002383 
CoL_Bus_Util = 0.062096 
Either_Row_CoL_Bus_Util = 0.064009 
Issued_on_Two_Bus_Simul_Util = 0.000470 
issued_two_Eff = 0.007349 
queue_avg = 0.376153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.376153
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29835 n_act=53 n_pre=37 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0621
n_activity=4545 dram_eff=0.4356
bk0: 130a 31719i bk1: 133a 31646i bk2: 128a 31743i bk3: 130a 31717i bk4: 129a 31713i bk5: 128a 31744i bk6: 98a 31718i bk7: 88a 31772i bk8: 115a 31708i bk9: 122a 31698i bk10: 131a 31657i bk11: 133a 31634i bk12: 129a 31731i bk13: 129a 31743i bk14: 128a 31739i bk15: 129a 31705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973232
Row_Buffer_Locality_read = 0.973232
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403060
Bank_Level_Parallism_Col = 1.386290
Bank_Level_Parallism_Ready = 1.085859
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386290 

BW Util details:
bwutil = 0.062096 
total_CMD = 31886 
util_bw = 1980 
Wasted_Col = 1132 
Wasted_Row = 287 
Idle = 28487 

BW Util Bottlenecks: 
RCDc_limit = 499 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29835 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 37 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 90 
issued_total_col = 1980 
Row_Bus_Util =  0.002823 
CoL_Bus_Util = 0.062096 
Either_Row_CoL_Bus_Util = 0.064323 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.009264 
queue_avg = 0.369661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.369661
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29859 n_act=46 n_pre=30 n_ref_event=0 n_req=1974 n_rd=1974 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06191
n_activity=4322 dram_eff=0.4567
bk0: 128a 31746i bk1: 131a 31665i bk2: 129a 31717i bk3: 130a 31723i bk4: 128a 31749i bk5: 130a 31699i bk6: 98a 31772i bk7: 89a 31779i bk8: 112a 31761i bk9: 123a 31682i bk10: 130a 31718i bk11: 130a 31685i bk12: 129a 31736i bk13: 130a 31725i bk14: 129a 31721i bk15: 128a 31731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976697
Row_Buffer_Locality_read = 0.976697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403709
Bank_Level_Parallism_Col = 1.384796
Bank_Level_Parallism_Ready = 1.086120
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.384796 

BW Util details:
bwutil = 0.061908 
total_CMD = 31886 
util_bw = 1974 
Wasted_Col = 1038 
Wasted_Row = 223 
Idle = 28651 

BW Util Bottlenecks: 
RCDc_limit = 405 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 721 
rwq = 0 
CCDLc_limit_alone = 721 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29859 
Read = 1974 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 1974 
total_req = 1974 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 1974 
Row_Bus_Util =  0.002383 
CoL_Bus_Util = 0.061908 
Either_Row_CoL_Bus_Util = 0.063570 
Issued_on_Two_Bus_Simul_Util = 0.000721 
issued_two_Eff = 0.011347 
queue_avg = 0.383460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.38346
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29832 n_act=53 n_pre=37 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06216
n_activity=4762 dram_eff=0.4162
bk0: 128a 31748i bk1: 131a 31698i bk2: 129a 31719i bk3: 129a 31711i bk4: 131a 31702i bk5: 128a 31723i bk6: 100a 31691i bk7: 90a 31762i bk8: 113a 31727i bk9: 124a 31661i bk10: 128a 31729i bk11: 131a 31627i bk12: 130a 31725i bk13: 131a 31729i bk14: 131a 31691i bk15: 128a 31746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973259
Row_Buffer_Locality_read = 0.973259
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.395669
Bank_Level_Parallism_Col = 1.407578
Bank_Level_Parallism_Ready = 1.117558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.407578 

BW Util details:
bwutil = 0.062159 
total_CMD = 31886 
util_bw = 1982 
Wasted_Col = 1090 
Wasted_Row = 345 
Idle = 28469 

BW Util Bottlenecks: 
RCDc_limit = 493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 686 
rwq = 0 
CCDLc_limit_alone = 686 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29832 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 37 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 90 
issued_total_col = 1982 
Row_Bus_Util =  0.002823 
CoL_Bus_Util = 0.062159 
Either_Row_CoL_Bus_Util = 0.064417 
Issued_on_Two_Bus_Simul_Util = 0.000565 
issued_two_Eff = 0.008763 
queue_avg = 0.366274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.366274
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29865 n_act=46 n_pre=30 n_ref_event=0 n_req=1966 n_rd=1966 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06166
n_activity=4430 dram_eff=0.4438
bk0: 130a 31723i bk1: 130a 31715i bk2: 128a 31738i bk3: 128a 31732i bk4: 128a 31757i bk5: 124a 31750i bk6: 96a 31776i bk7: 90a 31743i bk8: 116a 31709i bk9: 126a 31605i bk10: 128a 31727i bk11: 130a 31684i bk12: 128a 31772i bk13: 128a 31726i bk14: 128a 31753i bk15: 128a 31735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976602
Row_Buffer_Locality_read = 0.976602
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.385824
Bank_Level_Parallism_Col = 1.369849
Bank_Level_Parallism_Ready = 1.106307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.369849 

BW Util details:
bwutil = 0.061657 
total_CMD = 31886 
util_bw = 1966 
Wasted_Col = 1046 
Wasted_Row = 233 
Idle = 28641 

BW Util Bottlenecks: 
RCDc_limit = 399 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 718 
rwq = 0 
CCDLc_limit_alone = 718 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29865 
Read = 1966 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 1966 
total_req = 1966 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 1966 
Row_Bus_Util =  0.002383 
CoL_Bus_Util = 0.061657 
Either_Row_CoL_Bus_Util = 0.063382 
Issued_on_Two_Bus_Simul_Util = 0.000659 
issued_two_Eff = 0.010391 
queue_avg = 0.321144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.321144
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29851 n_act=48 n_pre=32 n_ref_event=0 n_req=1976 n_rd=1976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06197
n_activity=4545 dram_eff=0.4348
bk0: 129a 31716i bk1: 129a 31720i bk2: 128a 31735i bk3: 129a 31714i bk4: 130a 31722i bk5: 129a 31716i bk6: 96a 31767i bk7: 88a 31772i bk8: 113a 31727i bk9: 120a 31726i bk10: 129a 31715i bk11: 133a 31662i bk12: 132a 31680i bk13: 129a 31710i bk14: 133a 31669i bk15: 129a 31703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975708
Row_Buffer_Locality_read = 0.975708
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407008
Bank_Level_Parallism_Col = 1.397902
Bank_Level_Parallism_Ready = 1.109312
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.397902 

BW Util details:
bwutil = 0.061971 
total_CMD = 31886 
util_bw = 1976 
Wasted_Col = 1106 
Wasted_Row = 257 
Idle = 28547 

BW Util Bottlenecks: 
RCDc_limit = 442 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 740 
rwq = 0 
CCDLc_limit_alone = 740 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29851 
Read = 1976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1976 
total_req = 1976 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1976 
Row_Bus_Util =  0.002509 
CoL_Bus_Util = 0.061971 
Either_Row_CoL_Bus_Util = 0.063821 
Issued_on_Two_Bus_Simul_Util = 0.000659 
issued_two_Eff = 0.010319 
queue_avg = 0.382143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.382143
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29856 n_act=46 n_pre=30 n_ref_event=0 n_req=1983 n_rd=1983 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06219
n_activity=4464 dram_eff=0.4442
bk0: 131a 31689i bk1: 129a 31708i bk2: 128a 31768i bk3: 128a 31754i bk4: 128a 31751i bk5: 128a 31747i bk6: 97a 31782i bk7: 89a 31786i bk8: 120a 31746i bk9: 124a 31678i bk10: 133a 31629i bk11: 131a 31639i bk12: 129a 31722i bk13: 128a 31733i bk14: 131a 31714i bk15: 129a 31708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976803
Row_Buffer_Locality_read = 0.976803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.406107
Bank_Level_Parallism_Col = 1.372222
Bank_Level_Parallism_Ready = 1.101866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.371569 

BW Util details:
bwutil = 0.062190 
total_CMD = 31886 
util_bw = 1983 
Wasted_Col = 1100 
Wasted_Row = 192 
Idle = 28611 

BW Util Bottlenecks: 
RCDc_limit = 398 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 780 
rwq = 0 
CCDLc_limit_alone = 780 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29856 
Read = 1983 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 1983 
total_req = 1983 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 1983 
Row_Bus_Util =  0.002383 
CoL_Bus_Util = 0.062190 
Either_Row_CoL_Bus_Util = 0.063664 
Issued_on_Two_Bus_Simul_Util = 0.000909 
issued_two_Eff = 0.014286 
queue_avg = 0.398106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.398106
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29852 n_act=48 n_pre=32 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0621
n_activity=4491 dram_eff=0.4409
bk0: 130a 31687i bk1: 129a 31700i bk2: 130a 31694i bk3: 129a 31703i bk4: 129a 31732i bk5: 129a 31723i bk6: 96a 31785i bk7: 88a 31779i bk8: 124a 31673i bk9: 120a 31730i bk10: 131a 31695i bk11: 130a 31624i bk12: 128a 31753i bk13: 128a 31742i bk14: 130a 31705i bk15: 129a 31727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975758
Row_Buffer_Locality_read = 0.975758
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.408383
Bank_Level_Parallism_Col = 1.411298
Bank_Level_Parallism_Ready = 1.154040
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.411298 

BW Util details:
bwutil = 0.062096 
total_CMD = 31886 
util_bw = 1980 
Wasted_Col = 1076 
Wasted_Row = 284 
Idle = 28546 

BW Util Bottlenecks: 
RCDc_limit = 421 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 739 
rwq = 0 
CCDLc_limit_alone = 739 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29852 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1980 
Row_Bus_Util =  0.002509 
CoL_Bus_Util = 0.062096 
Either_Row_CoL_Bus_Util = 0.063790 
Issued_on_Two_Bus_Simul_Util = 0.000815 
issued_two_Eff = 0.012783 
queue_avg = 0.454306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.454306
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29828 n_act=52 n_pre=36 n_ref_event=0 n_req=1987 n_rd=1987 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06232
n_activity=4700 dram_eff=0.4228
bk0: 130a 31702i bk1: 131a 31652i bk2: 129a 31719i bk3: 129a 31708i bk4: 128a 31767i bk5: 129a 31738i bk6: 91a 31782i bk7: 91a 31777i bk8: 123a 31716i bk9: 122a 31704i bk10: 130a 31730i bk11: 130a 31720i bk12: 133a 31659i bk13: 129a 31723i bk14: 132a 31701i bk15: 130a 31689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973830
Row_Buffer_Locality_read = 0.973830
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358513
Bank_Level_Parallism_Col = 1.356865
Bank_Level_Parallism_Ready = 1.079014
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.356865 

BW Util details:
bwutil = 0.062316 
total_CMD = 31886 
util_bw = 1987 
Wasted_Col = 1135 
Wasted_Row = 320 
Idle = 28444 

BW Util Bottlenecks: 
RCDc_limit = 488 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 729 
rwq = 0 
CCDLc_limit_alone = 729 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29828 
Read = 1987 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1987 
total_req = 1987 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1987 
Row_Bus_Util =  0.002760 
CoL_Bus_Util = 0.062316 
Either_Row_CoL_Bus_Util = 0.064542 
Issued_on_Two_Bus_Simul_Util = 0.000533 
issued_two_Eff = 0.008260 
queue_avg = 0.388760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.38876
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29869 n_act=42 n_pre=26 n_ref_event=0 n_req=1969 n_rd=1969 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06175
n_activity=4213 dram_eff=0.4674
bk0: 131a 31686i bk1: 128a 31742i bk2: 129a 31717i bk3: 128a 31737i bk4: 131a 31658i bk5: 128a 31743i bk6: 94a 31774i bk7: 88a 31773i bk8: 120a 31737i bk9: 120a 31731i bk10: 129a 31733i bk11: 128a 31748i bk12: 129a 31737i bk13: 128a 31743i bk14: 129a 31715i bk15: 129a 31723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978669
Row_Buffer_Locality_read = 0.978669
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388698
Bank_Level_Parallism_Col = 1.373280
Bank_Level_Parallism_Ready = 1.084815
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373280 

BW Util details:
bwutil = 0.061751 
total_CMD = 31886 
util_bw = 1969 
Wasted_Col = 1035 
Wasted_Row = 199 
Idle = 28683 

BW Util Bottlenecks: 
RCDc_limit = 375 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29869 
Read = 1969 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 26 
n_ref = 0 
n_req = 1969 
total_req = 1969 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 1969 
Row_Bus_Util =  0.002133 
CoL_Bus_Util = 0.061751 
Either_Row_CoL_Bus_Util = 0.063257 
Issued_on_Two_Bus_Simul_Util = 0.000627 
issued_two_Eff = 0.009916 
queue_avg = 0.502885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.502885
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29840 n_act=51 n_pre=35 n_ref_event=0 n_req=1988 n_rd=1988 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06235
n_activity=4617 dram_eff=0.4306
bk0: 133a 31671i bk1: 129a 31705i bk2: 129a 31714i bk3: 128a 31743i bk4: 128a 31749i bk5: 128a 31754i bk6: 96a 31771i bk7: 94a 31661i bk8: 121a 31720i bk9: 124a 31693i bk10: 129a 31733i bk11: 131a 31700i bk12: 130a 31723i bk13: 130a 31710i bk14: 129a 31713i bk15: 129a 31710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974346
Row_Buffer_Locality_read = 0.974346
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.372113
Bank_Level_Parallism_Col = 1.362609
Bank_Level_Parallism_Ready = 1.081992
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.362609 

BW Util details:
bwutil = 0.062347 
total_CMD = 31886 
util_bw = 1988 
Wasted_Col = 1136 
Wasted_Row = 297 
Idle = 28465 

BW Util Bottlenecks: 
RCDc_limit = 444 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 785 
rwq = 0 
CCDLc_limit_alone = 785 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29840 
Read = 1988 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 35 
n_ref = 0 
n_req = 1988 
total_req = 1988 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 1988 
Row_Bus_Util =  0.002697 
CoL_Bus_Util = 0.062347 
Either_Row_CoL_Bus_Util = 0.064166 
Issued_on_Two_Bus_Simul_Util = 0.000878 
issued_two_Eff = 0.013685 
queue_avg = 0.487298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.487298
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29833 n_act=52 n_pre=36 n_ref_event=0 n_req=1987 n_rd=1987 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06232
n_activity=4749 dram_eff=0.4184
bk0: 131a 31717i bk1: 129a 31709i bk2: 128a 31742i bk3: 129a 31715i bk4: 128a 31756i bk5: 130a 31731i bk6: 91a 31782i bk7: 92a 31724i bk8: 122a 31719i bk9: 121a 31707i bk10: 132a 31678i bk11: 135a 31619i bk12: 130a 31716i bk13: 131a 31707i bk14: 129a 31701i bk15: 129a 31716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973830
Row_Buffer_Locality_read = 0.973830
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.369672
Bank_Level_Parallism_Col = 1.359089
Bank_Level_Parallism_Ready = 1.077504
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359089 

BW Util details:
bwutil = 0.062316 
total_CMD = 31886 
util_bw = 1987 
Wasted_Col = 1165 
Wasted_Row = 297 
Idle = 28437 

BW Util Bottlenecks: 
RCDc_limit = 488 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29833 
Read = 1987 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1987 
total_req = 1987 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1987 
Row_Bus_Util =  0.002760 
CoL_Bus_Util = 0.062316 
Either_Row_CoL_Bus_Util = 0.064386 
Issued_on_Two_Bus_Simul_Util = 0.000690 
issued_two_Eff = 0.010716 
queue_avg = 0.387161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.387161
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29833 n_act=54 n_pre=38 n_ref_event=0 n_req=1983 n_rd=1983 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06219
n_activity=4685 dram_eff=0.4233
bk0: 129a 31724i bk1: 131a 31694i bk2: 132a 31679i bk3: 129a 31716i bk4: 128a 31753i bk5: 131a 31722i bk6: 90a 31729i bk7: 91a 31696i bk8: 121a 31727i bk9: 124a 31708i bk10: 129a 31713i bk11: 130a 31683i bk12: 131a 31736i bk13: 129a 31720i bk14: 129a 31727i bk15: 129a 31721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972769
Row_Buffer_Locality_read = 0.972769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.383554
Bank_Level_Parallism_Col = 1.379560
Bank_Level_Parallism_Ready = 1.067574
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.379560 

BW Util details:
bwutil = 0.062190 
total_CMD = 31886 
util_bw = 1983 
Wasted_Col = 1092 
Wasted_Row = 330 
Idle = 28481 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 707 
rwq = 0 
CCDLc_limit_alone = 707 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29833 
Read = 1983 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1983 
total_req = 1983 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1983 
Row_Bus_Util =  0.002885 
CoL_Bus_Util = 0.062190 
Either_Row_CoL_Bus_Util = 0.064386 
Issued_on_Two_Bus_Simul_Util = 0.000690 
issued_two_Eff = 0.010716 
queue_avg = 0.456689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.456689
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29823 n_act=55 n_pre=39 n_ref_event=0 n_req=1986 n_rd=1986 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06228
n_activity=4930 dram_eff=0.4028
bk0: 130a 31716i bk1: 131a 31686i bk2: 129a 31716i bk3: 129a 31699i bk4: 128a 31756i bk5: 130a 31710i bk6: 93a 31684i bk7: 90a 31782i bk8: 120a 31743i bk9: 124a 31655i bk10: 131a 31739i bk11: 131a 31672i bk12: 132a 31716i bk13: 130a 31708i bk14: 128a 31743i bk15: 130a 31693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972306
Row_Buffer_Locality_read = 0.972306
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.340113
Bank_Level_Parallism_Col = 1.335445
Bank_Level_Parallism_Ready = 1.082578
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.335445 

BW Util details:
bwutil = 0.062284 
total_CMD = 31886 
util_bw = 1986 
Wasted_Col = 1210 
Wasted_Row = 344 
Idle = 28346 

BW Util Bottlenecks: 
RCDc_limit = 509 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 768 
rwq = 0 
CCDLc_limit_alone = 768 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29823 
Read = 1986 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 1986 
total_req = 1986 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 1986 
Row_Bus_Util =  0.002948 
CoL_Bus_Util = 0.062284 
Either_Row_CoL_Bus_Util = 0.064699 
Issued_on_Two_Bus_Simul_Util = 0.000533 
issued_two_Eff = 0.008240 
queue_avg = 0.407357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.407357
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29857 n_act=48 n_pre=32 n_ref_event=0 n_req=1975 n_rd=1975 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06194
n_activity=4551 dram_eff=0.434
bk0: 129a 31705i bk1: 129a 31701i bk2: 128a 31737i bk3: 130a 31701i bk4: 128a 31757i bk5: 128a 31730i bk6: 88a 31777i bk7: 91a 31731i bk8: 120a 31746i bk9: 123a 31647i bk10: 130a 31694i bk11: 130a 31690i bk12: 130a 31744i bk13: 131a 31729i bk14: 129a 31706i bk15: 131a 31683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975696
Row_Buffer_Locality_read = 0.975696
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.382954
Bank_Level_Parallism_Col = 1.372936
Bank_Level_Parallism_Ready = 1.110380
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372936 

BW Util details:
bwutil = 0.061939 
total_CMD = 31886 
util_bw = 1975 
Wasted_Col = 1141 
Wasted_Row = 263 
Idle = 28507 

BW Util Bottlenecks: 
RCDc_limit = 410 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 795 
rwq = 0 
CCDLc_limit_alone = 795 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29857 
Read = 1975 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1975 
total_req = 1975 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1975 
Row_Bus_Util =  0.002509 
CoL_Bus_Util = 0.061939 
Either_Row_CoL_Bus_Util = 0.063633 
Issued_on_Two_Bus_Simul_Util = 0.000815 
issued_two_Eff = 0.012814 
queue_avg = 0.441416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.441416
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29832 n_act=54 n_pre=38 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06216
n_activity=4769 dram_eff=0.4156
bk0: 131a 31696i bk1: 133a 31645i bk2: 130a 31734i bk3: 128a 31738i bk4: 128a 31750i bk5: 129a 31718i bk6: 89a 31757i bk7: 89a 31775i bk8: 125a 31622i bk9: 121a 31693i bk10: 129a 31724i bk11: 131a 31611i bk12: 129a 31725i bk13: 129a 31713i bk14: 131a 31695i bk15: 130a 31724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972755
Row_Buffer_Locality_read = 0.972755
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.392631
Bank_Level_Parallism_Col = 1.386320
Bank_Level_Parallism_Ready = 1.127649
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386320 

BW Util details:
bwutil = 0.062159 
total_CMD = 31886 
util_bw = 1982 
Wasted_Col = 1165 
Wasted_Row = 327 
Idle = 28412 

BW Util Bottlenecks: 
RCDc_limit = 515 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 754 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29832 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1982 
Row_Bus_Util =  0.002885 
CoL_Bus_Util = 0.062159 
Either_Row_CoL_Bus_Util = 0.064417 
Issued_on_Two_Bus_Simul_Util = 0.000627 
issued_two_Eff = 0.009737 
queue_avg = 0.433701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.433701
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29844 n_act=50 n_pre=34 n_ref_event=0 n_req=1978 n_rd=1978 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06203
n_activity=4610 dram_eff=0.4291
bk0: 128a 31752i bk1: 130a 31720i bk2: 129a 31736i bk3: 129a 31712i bk4: 128a 31741i bk5: 128a 31741i bk6: 90a 31758i bk7: 89a 31758i bk8: 123a 31691i bk9: 121a 31697i bk10: 135a 31562i bk11: 128a 31746i bk12: 132a 31714i bk13: 130a 31693i bk14: 130a 31724i bk15: 128a 31747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974722
Row_Buffer_Locality_read = 0.974722
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.361565
Bank_Level_Parallism_Col = 1.349774
Bank_Level_Parallism_Ready = 1.081901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.349774 

BW Util details:
bwutil = 0.062033 
total_CMD = 31886 
util_bw = 1978 
Wasted_Col = 1155 
Wasted_Row = 291 
Idle = 28462 

BW Util Bottlenecks: 
RCDc_limit = 461 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 779 
rwq = 0 
CCDLc_limit_alone = 779 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29844 
Read = 1978 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 1978 
total_req = 1978 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 1978 
Row_Bus_Util =  0.002634 
CoL_Bus_Util = 0.062033 
Either_Row_CoL_Bus_Util = 0.064041 
Issued_on_Two_Bus_Simul_Util = 0.000627 
issued_two_Eff = 0.009794 
queue_avg = 0.428934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.428934
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29826 n_act=57 n_pre=41 n_ref_event=0 n_req=1987 n_rd=1987 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06232
n_activity=4830 dram_eff=0.4114
bk0: 128a 31735i bk1: 129a 31704i bk2: 131a 31721i bk3: 129a 31719i bk4: 132a 31672i bk5: 128a 31743i bk6: 90a 31778i bk7: 91a 31710i bk8: 122a 31693i bk9: 123a 31673i bk10: 129a 31717i bk11: 130a 31698i bk12: 131a 31713i bk13: 129a 31728i bk14: 133a 31619i bk15: 132a 31693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971314
Row_Buffer_Locality_read = 0.971314
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.400462
Bank_Level_Parallism_Col = 1.384467
Bank_Level_Parallism_Ready = 1.077000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.384467 

BW Util details:
bwutil = 0.062316 
total_CMD = 31886 
util_bw = 1987 
Wasted_Col = 1152 
Wasted_Row = 322 
Idle = 28425 

BW Util Bottlenecks: 
RCDc_limit = 526 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 711 
rwq = 0 
CCDLc_limit_alone = 711 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29826 
Read = 1987 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1987 
total_req = 1987 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1987 
Row_Bus_Util =  0.003073 
CoL_Bus_Util = 0.062316 
Either_Row_CoL_Bus_Util = 0.064605 
Issued_on_Two_Bus_Simul_Util = 0.000784 
issued_two_Eff = 0.012136 
queue_avg = 0.459387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.459387
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29829 n_act=53 n_pre=37 n_ref_event=0 n_req=1986 n_rd=1986 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06228
n_activity=4739 dram_eff=0.4191
bk0: 130a 31689i bk1: 129a 31715i bk2: 131a 31718i bk3: 131a 31703i bk4: 128a 31734i bk5: 129a 31716i bk6: 91a 31765i bk7: 89a 31777i bk8: 124a 31649i bk9: 125a 31665i bk10: 130a 31698i bk11: 130a 31719i bk12: 129a 31733i bk13: 129a 31708i bk14: 131a 31699i bk15: 130a 31676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973313
Row_Buffer_Locality_read = 0.973313
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.402514
Bank_Level_Parallism_Col = 1.393389
Bank_Level_Parallism_Ready = 1.091642
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393389 

BW Util details:
bwutil = 0.062284 
total_CMD = 31886 
util_bw = 1986 
Wasted_Col = 1135 
Wasted_Row = 300 
Idle = 28465 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 730 
rwq = 0 
CCDLc_limit_alone = 730 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29829 
Read = 1986 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 37 
n_ref = 0 
n_req = 1986 
total_req = 1986 

Dual Bus Interface Util: 
issued_total_row = 90 
issued_total_col = 1986 
Row_Bus_Util =  0.002823 
CoL_Bus_Util = 0.062284 
Either_Row_CoL_Bus_Util = 0.064511 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.009237 
queue_avg = 0.448222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.448222
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29857 n_act=45 n_pre=29 n_ref_event=0 n_req=1977 n_rd=1977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.062
n_activity=4549 dram_eff=0.4346
bk0: 130a 31702i bk1: 129a 31728i bk2: 128a 31740i bk3: 129a 31698i bk4: 128a 31729i bk5: 128a 31733i bk6: 88a 31786i bk7: 91a 31755i bk8: 120a 31741i bk9: 122a 31707i bk10: 132a 31692i bk11: 130a 31689i bk12: 132a 31707i bk13: 130a 31692i bk14: 130a 31716i bk15: 130a 31674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977238
Row_Buffer_Locality_read = 0.977238
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.395571
Bank_Level_Parallism_Col = 1.380414
Bank_Level_Parallism_Ready = 1.126960
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.380414 

BW Util details:
bwutil = 0.062002 
total_CMD = 31886 
util_bw = 1977 
Wasted_Col = 1144 
Wasted_Row = 221 
Idle = 28544 

BW Util Bottlenecks: 
RCDc_limit = 422 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 794 
rwq = 0 
CCDLc_limit_alone = 794 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29857 
Read = 1977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 29 
n_ref = 0 
n_req = 1977 
total_req = 1977 

Dual Bus Interface Util: 
issued_total_row = 74 
issued_total_col = 1977 
Row_Bus_Util =  0.002321 
CoL_Bus_Util = 0.062002 
Either_Row_CoL_Bus_Util = 0.063633 
Issued_on_Two_Bus_Simul_Util = 0.000690 
issued_two_Eff = 0.010843 
queue_avg = 0.476353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.476353
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29824 n_act=57 n_pre=41 n_ref_event=0 n_req=1985 n_rd=1985 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06225
n_activity=4931 dram_eff=0.4026
bk0: 131a 31700i bk1: 132a 31656i bk2: 131a 31687i bk3: 129a 31707i bk4: 130a 31735i bk5: 129a 31723i bk6: 89a 31772i bk7: 89a 31776i bk8: 122a 31719i bk9: 124a 31671i bk10: 130a 31687i bk11: 130a 31620i bk12: 130a 31687i bk13: 130a 31714i bk14: 130a 31701i bk15: 129a 31696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971285
Row_Buffer_Locality_read = 0.971285
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.396473
Bank_Level_Parallism_Col = 1.393988
Bank_Level_Parallism_Ready = 1.145592
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393988 

BW Util details:
bwutil = 0.062253 
total_CMD = 31886 
util_bw = 1985 
Wasted_Col = 1180 
Wasted_Row = 351 
Idle = 28370 

BW Util Bottlenecks: 
RCDc_limit = 536 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 722 
rwq = 0 
CCDLc_limit_alone = 722 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29824 
Read = 1985 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1985 
total_req = 1985 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1985 
Row_Bus_Util =  0.003073 
CoL_Bus_Util = 0.062253 
Either_Row_CoL_Bus_Util = 0.064668 
Issued_on_Two_Bus_Simul_Util = 0.000659 
issued_two_Eff = 0.010184 
queue_avg = 0.404064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.404064
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29854 n_act=47 n_pre=31 n_ref_event=0 n_req=1975 n_rd=1975 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06194
n_activity=4565 dram_eff=0.4326
bk0: 130a 31726i bk1: 129a 31720i bk2: 129a 31721i bk3: 128a 31745i bk4: 129a 31726i bk5: 128a 31746i bk6: 89a 31759i bk7: 90a 31781i bk8: 125a 31666i bk9: 120a 31716i bk10: 128a 31709i bk11: 132a 31582i bk12: 131a 31668i bk13: 128a 31756i bk14: 130a 31716i bk15: 129a 31698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976203
Row_Buffer_Locality_read = 0.976203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.416642
Bank_Level_Parallism_Col = 1.401043
Bank_Level_Parallism_Ready = 1.150886
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.401043 

BW Util details:
bwutil = 0.061939 
total_CMD = 31886 
util_bw = 1975 
Wasted_Col = 1116 
Wasted_Row = 238 
Idle = 28557 

BW Util Bottlenecks: 
RCDc_limit = 429 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 781 
rwq = 0 
CCDLc_limit_alone = 781 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29854 
Read = 1975 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 1975 
total_req = 1975 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 1975 
Row_Bus_Util =  0.002446 
CoL_Bus_Util = 0.061939 
Either_Row_CoL_Bus_Util = 0.063727 
Issued_on_Two_Bus_Simul_Util = 0.000659 
issued_two_Eff = 0.010335 
queue_avg = 0.466380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.46638
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29818 n_act=59 n_pre=43 n_ref_event=0 n_req=1986 n_rd=1986 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06228
n_activity=4989 dram_eff=0.3981
bk0: 130a 31698i bk1: 129a 31718i bk2: 136a 31601i bk3: 128a 31745i bk4: 129a 31725i bk5: 129a 31711i bk6: 96a 31583i bk7: 88a 31761i bk8: 126a 31666i bk9: 120a 31705i bk10: 128a 31739i bk11: 129a 31655i bk12: 128a 31761i bk13: 130a 31722i bk14: 132a 31668i bk15: 128a 31727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970292
Row_Buffer_Locality_read = 0.970292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.393337
Bank_Level_Parallism_Col = 1.392778
Bank_Level_Parallism_Ready = 1.120342
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392778 

BW Util details:
bwutil = 0.062284 
total_CMD = 31886 
util_bw = 1986 
Wasted_Col = 1210 
Wasted_Row = 376 
Idle = 28314 

BW Util Bottlenecks: 
RCDc_limit = 565 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 727 
rwq = 0 
CCDLc_limit_alone = 727 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29818 
Read = 1986 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 59 
n_pre = 43 
n_ref = 0 
n_req = 1986 
total_req = 1986 

Dual Bus Interface Util: 
issued_total_row = 102 
issued_total_col = 1986 
Row_Bus_Util =  0.003199 
CoL_Bus_Util = 0.062284 
Either_Row_CoL_Bus_Util = 0.064856 
Issued_on_Two_Bus_Simul_Util = 0.000627 
issued_two_Eff = 0.009671 
queue_avg = 0.439001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.439001
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29853 n_act=48 n_pre=32 n_ref_event=0 n_req=1970 n_rd=1970 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06178
n_activity=4430 dram_eff=0.4447
bk0: 130a 31699i bk1: 129a 31727i bk2: 129a 31730i bk3: 128a 31740i bk4: 128a 31741i bk5: 128a 31748i bk6: 89a 31788i bk7: 88a 31775i bk8: 122a 31691i bk9: 124a 31614i bk10: 128a 31727i bk11: 129a 31633i bk12: 128a 31756i bk13: 129a 31729i bk14: 130a 31714i bk15: 131a 31657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975635
Row_Buffer_Locality_read = 0.975635
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.425046
Bank_Level_Parallism_Col = 1.417502
Bank_Level_Parallism_Ready = 1.123858
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.417502 

BW Util details:
bwutil = 0.061783 
total_CMD = 31886 
util_bw = 1970 
Wasted_Col = 1056 
Wasted_Row = 256 
Idle = 28604 

BW Util Bottlenecks: 
RCDc_limit = 440 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 708 
rwq = 0 
CCDLc_limit_alone = 708 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29853 
Read = 1970 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1970 
total_req = 1970 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1970 
Row_Bus_Util =  0.002509 
CoL_Bus_Util = 0.061783 
Either_Row_CoL_Bus_Util = 0.063758 
Issued_on_Two_Bus_Simul_Util = 0.000533 
issued_two_Eff = 0.008362 
queue_avg = 0.465126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.465126
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29825 n_act=56 n_pre=40 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06222
n_activity=4974 dram_eff=0.3989
bk0: 129a 31725i bk1: 130a 31728i bk2: 128a 31756i bk3: 133a 31673i bk4: 129a 31719i bk5: 128a 31738i bk6: 88a 31780i bk7: 90a 31720i bk8: 120a 31741i bk9: 122a 31699i bk10: 130a 31700i bk11: 130a 31698i bk12: 130a 31743i bk13: 129a 31731i bk14: 138a 31561i bk15: 130a 31716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971774
Row_Buffer_Locality_read = 0.971774
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.350071
Bank_Level_Parallism_Col = 1.346821
Bank_Level_Parallism_Ready = 1.071573
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.346821 

BW Util details:
bwutil = 0.062222 
total_CMD = 31886 
util_bw = 1984 
Wasted_Col = 1167 
Wasted_Row = 354 
Idle = 28381 

BW Util Bottlenecks: 
RCDc_limit = 522 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 737 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29825 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1984 
Row_Bus_Util =  0.003011 
CoL_Bus_Util = 0.062222 
Either_Row_CoL_Bus_Util = 0.064637 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.009219 
queue_avg = 0.454745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.454745
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29852 n_act=48 n_pre=32 n_ref_event=0 n_req=1977 n_rd=1977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.062
n_activity=4566 dram_eff=0.433
bk0: 129a 31716i bk1: 133a 31691i bk2: 129a 31738i bk3: 128a 31769i bk4: 128a 31746i bk5: 128a 31744i bk6: 90a 31779i bk7: 91a 31701i bk8: 121a 31719i bk9: 122a 31705i bk10: 129a 31718i bk11: 132a 31639i bk12: 130a 31734i bk13: 128a 31734i bk14: 129a 31727i bk15: 130a 31735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975721
Row_Buffer_Locality_read = 0.975721
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.373305
Bank_Level_Parallism_Col = 1.350688
Bank_Level_Parallism_Ready = 1.104198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.350688 

BW Util details:
bwutil = 0.062002 
total_CMD = 31886 
util_bw = 1977 
Wasted_Col = 1105 
Wasted_Row = 237 
Idle = 28567 

BW Util Bottlenecks: 
RCDc_limit = 428 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 770 
rwq = 0 
CCDLc_limit_alone = 770 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29852 
Read = 1977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1977 
total_req = 1977 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1977 
Row_Bus_Util =  0.002509 
CoL_Bus_Util = 0.062002 
Either_Row_CoL_Bus_Util = 0.063790 
Issued_on_Two_Bus_Simul_Util = 0.000721 
issued_two_Eff = 0.011308 
queue_avg = 0.444929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.444929
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29854 n_act=49 n_pre=33 n_ref_event=0 n_req=1972 n_rd=1972 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06185
n_activity=4585 dram_eff=0.4301
bk0: 131a 31721i bk1: 129a 31718i bk2: 129a 31747i bk3: 128a 31754i bk4: 128a 31742i bk5: 129a 31698i bk6: 92a 31678i bk7: 90a 31718i bk8: 121a 31730i bk9: 120a 31733i bk10: 128a 31740i bk11: 132a 31636i bk12: 130a 31750i bk13: 128a 31750i bk14: 128a 31758i bk15: 129a 31721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975152
Row_Buffer_Locality_read = 0.975152
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.346939
Bank_Level_Parallism_Col = 1.333225
Bank_Level_Parallism_Ready = 1.072515
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333225 

BW Util details:
bwutil = 0.061845 
total_CMD = 31886 
util_bw = 1972 
Wasted_Col = 1138 
Wasted_Row = 271 
Idle = 28505 

BW Util Bottlenecks: 
RCDc_limit = 467 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 745 
rwq = 0 
CCDLc_limit_alone = 745 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29854 
Read = 1972 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1972 
total_req = 1972 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1972 
Row_Bus_Util =  0.002572 
CoL_Bus_Util = 0.061845 
Either_Row_CoL_Bus_Util = 0.063727 
Issued_on_Two_Bus_Simul_Util = 0.000690 
issued_two_Eff = 0.010827 
queue_avg = 0.409898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.409898
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29827 n_act=56 n_pre=40 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06216
n_activity=5051 dram_eff=0.3924
bk0: 129a 31719i bk1: 130a 31695i bk2: 128a 31756i bk3: 131a 31688i bk4: 129a 31728i bk5: 128a 31735i bk6: 92a 31685i bk7: 89a 31750i bk8: 123a 31740i bk9: 120a 31747i bk10: 131a 31691i bk11: 132a 31604i bk12: 130a 31724i bk13: 128a 31740i bk14: 133a 31674i bk15: 129a 31730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971746
Row_Buffer_Locality_read = 0.971746
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.328116
Bank_Level_Parallism_Col = 1.323492
Bank_Level_Parallism_Ready = 1.080727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.323492 

BW Util details:
bwutil = 0.062159 
total_CMD = 31886 
util_bw = 1982 
Wasted_Col = 1240 
Wasted_Row = 356 
Idle = 28308 

BW Util Bottlenecks: 
RCDc_limit = 579 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 744 
rwq = 0 
CCDLc_limit_alone = 744 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29827 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1982 
Row_Bus_Util =  0.003011 
CoL_Bus_Util = 0.062159 
Either_Row_CoL_Bus_Util = 0.064574 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.009228 
queue_avg = 0.444521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.444521
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29860 n_act=45 n_pre=29 n_ref_event=0 n_req=1971 n_rd=1971 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06181
n_activity=4421 dram_eff=0.4458
bk0: 129a 31714i bk1: 129a 31707i bk2: 128a 31743i bk3: 128a 31740i bk4: 128a 31765i bk5: 128a 31762i bk6: 89a 31759i bk7: 89a 31774i bk8: 121a 31734i bk9: 123a 31697i bk10: 130a 31718i bk11: 131a 31660i bk12: 130a 31717i bk13: 130a 31679i bk14: 129a 31729i bk15: 129a 31720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977169
Row_Buffer_Locality_read = 0.977169
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.389690
Bank_Level_Parallism_Col = 1.381891
Bank_Level_Parallism_Ready = 1.102993
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381891 

BW Util details:
bwutil = 0.061814 
total_CMD = 31886 
util_bw = 1971 
Wasted_Col = 1046 
Wasted_Row = 242 
Idle = 28627 

BW Util Bottlenecks: 
RCDc_limit = 403 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 720 
rwq = 0 
CCDLc_limit_alone = 720 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29860 
Read = 1971 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 29 
n_ref = 0 
n_req = 1971 
total_req = 1971 

Dual Bus Interface Util: 
issued_total_row = 74 
issued_total_col = 1971 
Row_Bus_Util =  0.002321 
CoL_Bus_Util = 0.061814 
Either_Row_CoL_Bus_Util = 0.063539 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.009378 
queue_avg = 0.383240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.38324
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31886 n_nop=29831 n_act=54 n_pre=38 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06216
n_activity=4826 dram_eff=0.4107
bk0: 130a 31690i bk1: 131a 31667i bk2: 128a 31760i bk3: 128a 31746i bk4: 130a 31730i bk5: 128a 31740i bk6: 90a 31722i bk7: 91a 31710i bk8: 123a 31713i bk9: 121a 31678i bk10: 134a 31653i bk11: 133a 31631i bk12: 128a 31746i bk13: 130a 31719i bk14: 128a 31752i bk15: 129a 31728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972755
Row_Buffer_Locality_read = 0.972755
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.365275
Bank_Level_Parallism_Col = 1.363724
Bank_Level_Parallism_Ready = 1.113017
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.363724 

BW Util details:
bwutil = 0.062159 
total_CMD = 31886 
util_bw = 1982 
Wasted_Col = 1177 
Wasted_Row = 337 
Idle = 28390 

BW Util Bottlenecks: 
RCDc_limit = 504 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31886 
n_nop = 29831 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1982 
Row_Bus_Util =  0.002885 
CoL_Bus_Util = 0.062159 
Either_Row_CoL_Bus_Util = 0.064448 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.009246 
queue_avg = 0.478925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.478925

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4277, Miss = 1004, Miss_rate = 0.235, Pending_hits = 30, Reservation_fails = 461
L2_cache_bank[1]: Access = 3482, Miss = 992, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4061, Miss = 1001, Miss_rate = 0.246, Pending_hits = 12, Reservation_fails = 154
L2_cache_bank[3]: Access = 3461, Miss = 987, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4117, Miss = 994, Miss_rate = 0.241, Pending_hits = 24, Reservation_fails = 225
L2_cache_bank[5]: Access = 3490, Miss = 986, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3481, Miss = 988, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3486, Miss = 992, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3470, Miss = 983, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3481, Miss = 991, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3463, Miss = 990, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3481, Miss = 992, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3472, Miss = 982, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3485, Miss = 984, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 3476, Miss = 990, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 3469, Miss = 987, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 3521, Miss = 997, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3491, Miss = 986, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 3520, Miss = 998, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3520, Miss = 982, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 3489, Miss = 996, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3494, Miss = 991, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 3499, Miss = 992, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3478, Miss = 977, Miss_rate = 0.281, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 3504, Miss = 995, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3478, Miss = 993, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 3486, Miss = 991, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3530, Miss = 996, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 3508, Miss = 989, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3472, Miss = 994, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 3516, Miss = 991, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 3494, Miss = 995, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 3462, Miss = 982, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 3502, Miss = 993, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 3488, Miss = 992, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3464, Miss = 990, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 3487, Miss = 995, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3455, Miss = 983, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 3473, Miss = 996, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3462, Miss = 991, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 3494, Miss = 994, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3471, Miss = 992, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 3483, Miss = 988, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3481, Miss = 989, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 3474, Miss = 993, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3466, Miss = 992, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 3513, Miss = 991, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3469, Miss = 984, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 3485, Miss = 1005, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 3462, Miss = 981, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 3474, Miss = 984, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 3463, Miss = 986, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 3655, Miss = 992, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 3477, Miss = 992, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 3449, Miss = 985, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 3481, Miss = 993, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 3502, Miss = 987, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 3479, Miss = 985, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 3486, Miss = 995, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 3523, Miss = 987, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 3459, Miss = 984, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 3471, Miss = 987, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 3482, Miss = 991, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 3494, Miss = 991, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 225138
L2_total_cache_misses = 63376
L2_total_cache_miss_rate = 0.2815
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 840
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 157154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46978
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2614
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1776
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 220502
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2616
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1860
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=225138
icnt_total_pkts_simt_to_mem=223663
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.9895
	minimum = 5
	maximum = 183
Network latency average = 8.27099
	minimum = 5
	maximum = 120
Slowest packet = 379797
Flit latency average = 8.27099
	minimum = 5
	maximum = 120
Slowest flit = 384871
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0641174
	minimum = 0.0499372 (at node 94)
	maximum = 0.0927267 (at node 36)
Accepted packet rate average = 0.0641174
	minimum = 0.0499372 (at node 94)
	maximum = 0.0933063 (at node 36)
Injected flit rate average = 0.0641174
	minimum = 0.0499372 (at node 94)
	maximum = 0.0927267 (at node 36)
Accepted flit rate average= 0.0641174
	minimum = 0.0499372 (at node 94)
	maximum = 0.0933063 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.7436 (7 samples)
	minimum = 5 (7 samples)
	maximum = 140.429 (7 samples)
Network latency average = 8.26651 (7 samples)
	minimum = 5 (7 samples)
	maximum = 95.4286 (7 samples)
Flit latency average = 8.26651 (7 samples)
	minimum = 5 (7 samples)
	maximum = 95.4286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0859921 (7 samples)
	minimum = 0.0688676 (7 samples)
	maximum = 0.131897 (7 samples)
Accepted packet rate average = 0.0859921 (7 samples)
	minimum = 0.0688676 (7 samples)
	maximum = 0.120086 (7 samples)
Injected flit rate average = 0.0859921 (7 samples)
	minimum = 0.0688676 (7 samples)
	maximum = 0.131897 (7 samples)
Accepted flit rate average = 0.0859921 (7 samples)
	minimum = 0.0688676 (7 samples)
	maximum = 0.120086 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 57 sec (597 sec)
gpgpu_simulation_rate = 212841 (inst/sec)
gpgpu_simulation_rate = 91 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949d9c..

GPGPU-Sim PTX: cudaLaunch for 0x0x401829 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 66 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 5419
gpu_sim_insn = 17013366
gpu_ipc =    3139.5767
gpu_tot_sim_cycle = 60002
gpu_tot_sim_insn = 144079755
gpu_tot_ipc =    2401.2493
gpu_tot_issued_cta = 15632
gpu_occupancy = 85.5216% 
gpu_tot_occupancy = 87.8086% 
max_total_param_size = 0
gpu_stall_dramfull = 1590
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.2753
partiton_level_parallism_total  =       4.2943
partiton_level_parallism_util =       7.7410
partiton_level_parallism_util_total  =       7.6847
L2_BW  =     292.1793 GB/Sec
L2_BW_total  =     201.0890 GB/Sec
gpu_total_sim_rate=213451

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2641676
	L1I_total_cache_misses = 19268
	L1I_total_cache_miss_rate = 0.0073
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 6643, Miss = 6488, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 6463, Miss = 6380, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 6461, Miss = 6389, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 6515, Miss = 6352, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 6524, Miss = 6359, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 6571, Miss = 6427, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 6429, Miss = 6319, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 6448, Miss = 6327, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 6471, Miss = 6403, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 6430, Miss = 6373, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 6403, Miss = 6353, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 6379, Miss = 6331, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 6660, Miss = 6540, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 6526, Miss = 6417, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 6586, Miss = 6468, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 6626, Miss = 6478, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 6531, Miss = 6339, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 6589, Miss = 6444, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 6551, Miss = 6433, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 6463, Miss = 6309, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 6388, Miss = 6311, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 6500, Miss = 6360, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 6565, Miss = 6446, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 6578, Miss = 6463, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 6638, Miss = 6466, Miss_rate = 0.974, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 6507, Miss = 6389, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 6507, Miss = 6396, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 6359, Miss = 6319, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 6448, Miss = 6377, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 6737, Miss = 6594, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 6487, Miss = 6384, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 6373, Miss = 6315, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 6498, Miss = 6380, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 6585, Miss = 6428, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 6500, Miss = 6475, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 6733, Miss = 6488, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 6656, Miss = 6463, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 6494, Miss = 6387, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 6439, Miss = 6325, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 6376, Miss = 6219, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 260637
	L1D_total_cache_misses = 255914
	L1D_total_cache_miss_rate = 0.9819
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 1500672
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0034
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 187586
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1495552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2622408
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19268
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 255265
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1500672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5372
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2641676

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1048, 977, 966, 966, 966, 966, 977, 966, 966, 966, 966, 966, 966, 966, 966, 966, 968, 968, 968, 968, 968, 968, 979, 968, 968, 968, 968, 968, 990, 1208, 968, 968, 961, 961, 950, 950, 950, 950, 950, 950, 950, 950, 950, 950, 950, 950, 961, 950, 932, 943, 932, 943, 932, 932, 932, 932, 943, 932, 932, 932, 932, 932, 932, 932, 
gpgpu_n_tot_thrd_icount = 153060416
gpgpu_n_tot_w_icount = 4783138
gpgpu_n_stall_shd_mem = 125802
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251752
gpgpu_n_mem_write_global = 5372
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 8005446
gpgpu_n_store_insn = 5922
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 48021504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 462
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3882751	W0_Idle:2164021	W0_Scoreboard:4350086	W1:27806	W2:3865	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4751456
single_issue_nums: WS0:1197465	WS1:1194866	WS2:1195814	WS3:1194993	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2014016 {8:251752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 214880 {40:5372,}
traffic_breakdown_coretomem[INST_ACC_R] = 3720 {8:465,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10070080 {40:251752,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 42976 {8:5372,}
traffic_breakdown_memtocore[INST_ACC_R] = 74400 {40:1860,}
maxmflatency = 507 
max_icnt2mem_latency = 340 
maxmrqlatency = 134 
max_icnt2sh_latency = 60 
averagemflatency = 193 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 7 
mrq_lat_table:6133 	14145 	12726 	13170 	9003 	7375 	821 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	190848 	66436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	227 	129330 	73323 	33555 	18345 	2888 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	221939 	32187 	2996 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	86 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        60        64        56        56        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      3194      5596      5928      5911      6656      6885      7856      7928      4184      6290      5618      2075      5610      3549      4562      4492 
dram[1]:      3303      5540      5937      5886      6664      6890      7921      7881      6106      6683      4312      3379      5884      4645      4508      4437 
dram[2]:      5535      5483      5731      5937      6658      6885      7597      7965      5613      6587      8753      2147      4867      4234      4497      4578 
dram[3]:      5483      5495      5738      5899      6664      6878      7590      7970      3926      6746      2806      5612      3596      3522      4513      4585 
dram[4]:      5514      5452      5759      5942      6810      6798      7666      7657      2092      4746      4962      3491      5195      3572      6325      4591 
dram[5]:      5523      5439      5766      5898      6817      6806      7661      7666      6091      4922      2073      2723      3542      3491      4453      4603 
dram[6]:      5322      5367      5692      5945      6952      6926      7688      7570      2898      2547      2043      3217      3528      3530      4508      4566 
dram[7]:      5387      5329      5692      5892      6961      6947      7666      7578      5843      1996      7583      2056      3542      3518      4514      4581 
dram[8]:      5581      5458      5868      5949      6659      6969      7746      7779      1971      2178      4777      2055      3532      3525      4530      4581 
dram[9]:      5588      5464      5875      5896      6644      6979      7755      7798      4369      2003      4639      1976      3540      3534      5345      5776 
dram[10]:      5560      5406      5802      5598      6652      6955      7678      7676      4059      6484      4247      3591      3516      3547      4557      4595 
dram[11]:      5545      5336      5807      5605      6670      6938      7678      7674      1984      2000      5012      1978      3504      3554      4502      4603 
dram[12]:      5576      5560      5810      5954      6740      6757      7856      7657      5698      4597      2140      3865      3511      3588      4544      4615 
dram[13]:      5586      5511      5807      5903      6748      6717      7893      7662      2918      4684      4886      3734      3518      5067      4473      4621 
dram[14]:      5463      5581      5841      5956      6769      6942      7905      7712      7529      4870      3196      3775      3520      3534      4579      4573 
dram[15]:      5459      5589      5850      5904      6774      6950      7916      7715      2015      2884      6111      2867      3492      5910      4586      4554 
dram[16]:      5569      5630      5908      5607      6781      6961      7923      7633      1967      3992      3873      4110      3523      3551      4544      4579 
dram[17]:      5560      5565      5918      5615      6786      6966      7911      7637      2883      7524      2800      1972      3520      6013      4554      4518 
dram[18]:      5584      5464      5939      5654      6704      6651      7757      7638      4650      7661      4023      2020      3515      3534      4562      4597 
dram[19]:      5545      5536      5945      5649      6711      6652      7762      7645      4127      6063      2187      3363      3508      5683      5372      4545 
dram[20]:      5600      5351      5925      5713      6639      6899      7572      7953      3498      2158      2794      3724      3540      3544      4478      4497 
dram[21]:      5545      5358      5932      5733      6646      6966      7566      7958      2053      6224      2155      3458      4355      4329      4485      4496 
dram[22]:      5589      5494      5940      5726      6902      6954      7614      7703      1976      3497      2940      2881      3973      3530      4490      4564 
dram[23]:      5531      5427      5949      5708      6916      6962      7620      7666      3879      2002      2015      1979      3477      3534      4441      4585 
dram[24]:      5603      5560      5511      6029      6825      6973      7775      7933      4448      1991      2082      6915      3532      6227      4585      4579 
dram[25]:      5612      5572      5506      6038      6832      6914      7784      7881      7370      5221      2038      3468      3515      4518      4591      4586 
dram[26]:      5464      5495      5607      6045      6943      6753      7912      7950      2019      4702      8593      2210      4347      3534      5600      4545 
dram[27]:      5475      5459      5577      6053      6971      6752      7876      7960      6203      2048      6549      3682      4132      3549      4466      4542 
dram[28]:      5577      5446      5935      6062      6616      6695      7714      7645      6551      2077      2169      4289      3540      3554      4567      4586 
dram[29]:      5536      5184      5940      6069      6622      6700      7693      7656      4224      2085      3420      3560      3547      3549      4574      4598 
dram[30]:      5583      5607      5939      5731      6868      6748      7810      7674      4631      3411      4182      3831      3558      3766      4561      4574 
dram[31]:      5588      5598      5891      5743      6873      6759      7815      7656      6405      4405      2611      2572      3564      3510      4569      4583 
average row accesses per activate:
dram[0]: 17.875000 43.000000 32.750000 43.000000 43.000000 43.000000 48.500000 44.500000 23.000000 40.333332 43.666668 43.666668 43.000000 26.799999 43.000000 43.333332 
dram[1]: 27.799999 43.000000 64.000000 64.000000 64.000000 64.000000 25.000000 44.500000 28.750000 40.333332 44.000000 43.666668 32.500000 32.750000 43.000000 43.333332 
dram[2]: 34.500000 43.333332 64.000000 64.000000 64.000000 43.000000 32.333332 44.000000 38.000000 40.333332 43.000000 64.000000 43.333332 26.200001 43.333332 43.666668 
dram[3]: 43.333332 22.166666 64.000000 43.333332 43.000000 64.000000 24.500000 44.000000 28.750000 40.666668 26.200001 26.600000 43.000000 43.000000 64.000000 43.000000 
dram[4]: 64.000000 26.200001 43.000000 43.333332 64.000000 43.333332 49.000000 44.500000 56.000000 30.750000 43.333332 32.500000 43.000000 43.333332 43.000000 64.000000 
dram[5]: 64.000000 32.750000 43.000000 43.000000 32.750000 64.000000 20.000000 45.000000 37.666668 24.799999 64.000000 26.200001 43.333332 43.666668 26.200001 64.000000 
dram[6]: 43.333332 43.333332 64.000000 64.000000 64.000000 62.000000 48.000000 22.500000 29.000000 18.000000 64.000000 32.500000 64.000000 42.666668 64.000000 64.000000 
dram[7]: 43.000000 43.000000 64.000000 43.000000 43.333332 43.000000 48.000000 44.000000 37.666668 60.000000 43.000000 44.333332 26.400000 43.000000 26.600000 43.000000 
dram[8]: 32.750000 43.000000 64.000000 64.000000 64.000000 64.000000 48.500000 44.500000 60.000000 31.000000 22.166666 32.750000 43.000000 64.000000 43.666668 43.000000 
dram[9]: 32.500000 43.000000 32.500000 43.000000 43.000000 43.000000 48.000000 44.000000 24.799999 60.000000 43.666668 43.333332 64.000000 64.000000 32.500000 43.000000 
dram[10]: 43.333332 26.200001 43.000000 43.000000 64.000000 43.000000 45.500000 45.500000 41.000000 40.666668 43.333332 43.333332 22.166666 43.000000 33.000000 32.500000 
dram[11]: 32.750000 64.000000 43.000000 64.000000 26.200001 64.000000 47.000000 44.000000 60.000000 60.000000 43.000000 64.000000 43.000000 64.000000 43.000000 43.000000 
dram[12]: 26.600000 43.000000 43.000000 64.000000 64.000000 64.000000 48.000000 13.428572 40.333332 41.333332 43.000000 32.750000 43.333332 43.333332 43.000000 43.000000 
dram[13]: 43.666668 43.000000 64.000000 43.000000 64.000000 43.333332 45.500000 23.000000 40.666668 40.333332 26.400000 19.285715 43.333332 43.666668 43.000000 43.000000 
dram[14]: 43.000000 32.750000 26.400000 43.000000 64.000000 43.666668 22.500000 18.200001 40.333332 41.333332 43.000000 32.500000 43.666668 43.000000 43.000000 43.000000 
dram[15]: 43.333332 32.750000 43.000000 43.000000 64.000000 43.333332 15.500000 45.000000 60.000000 24.799999 43.666668 26.200001 33.000000 32.500000 64.000000 32.500000 
dram[16]: 43.000000 43.000000 64.000000 43.333332 64.000000 64.000000 44.000000 22.750000 60.000000 24.600000 32.500000 43.333332 43.333332 43.666668 43.000000 32.750000 
dram[17]: 32.750000 22.166666 43.333332 64.000000 64.000000 43.000000 29.666666 44.500000 20.833334 40.333332 43.000000 32.750000 43.000000 43.000000 32.750000 43.333332 
dram[18]: 64.000000 43.333332 43.000000 43.000000 64.000000 64.000000 30.000000 29.666666 30.750000 40.333332 15.000000 64.000000 44.000000 43.333332 43.333332 64.000000 
dram[19]: 64.000000 43.000000 43.666668 43.000000 26.400000 64.000000 45.000000 18.200001 30.500000 30.750000 43.000000 43.333332 32.750000 43.000000 19.000000 33.000000 
dram[20]: 32.500000 43.000000 43.666668 43.666668 64.000000 43.000000 45.500000 44.500000 20.666666 31.250000 32.500000 43.333332 43.000000 43.000000 32.750000 32.500000 
dram[21]: 32.500000 43.000000 64.000000 43.000000 64.000000 64.000000 44.000000 30.333334 60.000000 40.666668 33.000000 43.333332 44.000000 43.333332 43.333332 43.333332 
dram[22]: 32.750000 22.000000 26.200001 43.000000 43.333332 43.000000 44.500000 44.500000 40.666668 31.000000 32.500000 32.500000 32.500000 43.333332 32.500000 43.000000 
dram[23]: 43.333332 43.000000 43.000000 64.000000 43.000000 64.000000 29.666666 45.000000 25.000000 60.000000 64.000000 33.000000 26.200001 64.000000 43.333332 43.000000 
dram[24]: 32.500000 43.000000 17.000000 64.000000 43.000000 43.000000  9.600000 44.000000 25.200001 60.000000 64.000000 43.000000 64.000000 43.333332 26.400000 64.000000 
dram[25]: 32.500000 43.000000 43.000000 64.000000 64.000000 64.000000 44.500000 44.000000 30.500000 20.666666 64.000000 43.000000 64.000000 43.000000 43.333332 26.200001 
dram[26]: 43.000000 43.333332 64.000000 26.600000 43.000000 64.000000 44.000000 22.500000 60.000000 40.666668 32.500000 32.500000 43.333332 43.000000 13.800000 43.333332 
dram[27]: 43.000000 33.250000 43.000000 64.000000 64.000000 64.000000 45.000000 18.200001 40.333332 40.666668 43.000000 26.400000 43.333332 64.000000 43.000000 43.333332 
dram[28]: 43.666668 43.000000 43.000000 64.000000 64.000000 43.000000 15.333333 22.500000 40.333332 60.000000 64.000000 22.000000 43.333332 64.000000 64.000000 43.000000 
dram[29]: 43.000000 32.500000 64.000000 32.750000 43.000000 64.000000 15.333333 29.666666 41.000000 60.000000 32.750000 22.000000 43.333332 64.000000 22.166666 43.000000 
dram[30]: 43.000000 43.000000 64.000000 64.000000 64.000000 64.000000 29.666666 44.500000 40.333332 30.750000 43.333332 43.666668 43.333332 32.500000 43.000000 43.000000 
dram[31]: 32.500000 26.200001 64.000000 64.000000 43.333332 64.000000 22.500000 18.200001 41.000000 40.333332 22.333334 26.600000 64.000000 43.333332 64.000000 43.000000 
average row locality = 63374/1623 = 39.047443
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       143       129       131       129       129       129        97        89       115       121       131       131       129       134       129       130 
dram[1]:       139       129       128       128       128       128       100        89       115       121       132       131       130       131       129       130 
dram[2]:       138       130       128       128       128       129        97        88       114       121       129       128       130       131       130       131 
dram[3]:       130       133       128       130       129       128        98        88       115       122       131       133       129       129       128       129 
dram[4]:       128       131       129       130       128       130        98        89       112       123       130       130       129       130       129       128 
dram[5]:       128       131       129       129       131       128       100        90       113       124       128       131       130       131       131       128 
dram[6]:       130       130       128       128       128       124        96        90       116       126       128       130       128       128       128       128 
dram[7]:       129       129       128       129       130       129        96        88       113       120       129       133       132       129       133       129 
dram[8]:       131       129       128       128       128       128        97        89       120       124       133       131       129       128       131       129 
dram[9]:       130       129       130       129       129       129        96        88       124       120       131       130       128       128       130       129 
dram[10]:       130       131       129       129       128       129        91        91       123       122       130       130       133       129       132       130 
dram[11]:       131       128       129       128       131       128        94        88       120       120       129       128       129       128       129       129 
dram[12]:       133       129       129       128       128       128        96        94       121       124       129       131       130       130       129       129 
dram[13]:       131       129       128       129       128       130        91        92       122       121       132       135       130       131       129       129 
dram[14]:       129       131       132       129       128       131        90        91       121       124       129       130       131       129       129       129 
dram[15]:       130       131       129       129       128       130        93        90       120       124       131       131       132       130       128       130 
dram[16]:       129       129       128       130       128       128        88        91       120       123       130       130       130       131       129       131 
dram[17]:       131       133       130       128       128       129        89        89       125       121       129       131       129       129       131       130 
dram[18]:       128       130       129       129       128       128        90        89       123       121       135       128       132       130       130       128 
dram[19]:       128       129       131       129       132       128        90        91       122       123       129       130       131       129       133       132 
dram[20]:       130       129       131       131       128       129        91        89       124       125       130       130       129       129       131       130 
dram[21]:       130       129       128       129       128       128        88        91       120       122       132       130       132       130       130       130 
dram[22]:       131       132       131       129       130       129        89        89       122       124       130       130       130       130       130       129 
dram[23]:       130       129       129       128       129       128        89        90       125       120       128       132       131       128       130       129 
dram[24]:       130       129       136       128       129       129        96        88       126       120       128       129       128       130       132       128 
dram[25]:       130       129       129       128       128       128        89        88       122       124       128       129       128       129       130       131 
dram[26]:       129       130       128       133       129       128        88        90       120       122       130       130       130       129       138       130 
dram[27]:       129       133       129       128       128       128        90        91       121       122       129       132       130       128       129       130 
dram[28]:       131       129       129       128       128       129        92        90       121       120       128       132       130       128       128       129 
dram[29]:       129       130       128       131       129       128        92        89       123       120       131       132       130       128       133       129 
dram[30]:       129       129       128       128       128       128        89        89       121       123       130       131       130       130       129       129 
dram[31]:       130       131       128       128       130       128        90        91       123       121       134       133       128       130       128       129 
total dram reads = 63374
bank skew: 143/88 = 1.62
chip skew: 1996/1966 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1066       768       727       729       731       739       749       752       981       923       872       828       753       756       773       766
dram[1]:        709       747       734       730       735       742       739       743       912       923       811       793       757       771       776       754
dram[2]:        718       746       739       744       737       753       758       783       908       908       841       817       753       763       774       755
dram[3]:        761       739       753       738       751       746       744       771       899       924       815       775       770       776       788       762
dram[4]:        749       743       750       743       754       743       755       757       903       901       834       805       769       773       766       763
dram[5]:        743       738       747       764       735       745       753       753       903       899       810       783       761       753       753       756
dram[6]:        750       746       743       751       748       769       762       750       872       865       844       800       771       785       757       762
dram[7]:        747       736       752       744       733       750       760       758       926       925       829       786       756       763       757       761
dram[8]:        744       755       744       774       758       745       775       760       923       906       799       827       755       770       763       747
dram[9]:        760       748       754       743       744       757       746       768       895       955       812       826       760       768       779       767
dram[10]:        752       739       753       738       745       758       762       743       866       888       814       825       750       767       753       767
dram[11]:        745       751       754       760       732       748       806       747       923       963       783       798       763       769       775       772
dram[12]:        757       756       751       740       736       742       759       728       910       919       813       819       766       759       764       787
dram[13]:        754       764       732       768       736       743       750       730       925       955       778       782       759       781       766       772
dram[14]:        746       766       738       751       749       729       786       730       943       921       801       822       747       760       774       763
dram[15]:        765       751       741       743       744       728       728       744       932       926       797       800       770       772       783       767
dram[16]:        750       745       746       757       742       747       750       750       904       900       796       843       776       766       787       764
dram[17]:        743       746       733       744       750       734       764       748       916       960       784       797       768       767       767       757
dram[18]:        757       760       737       735       738       731       759       744       887       915       795       824       762       772       764       773
dram[19]:        749       766       747       749       726       740       741       731       920       966       773       790       750       758       765       742
dram[20]:        752       752       769       743       751       731       748       770       887       918       788       823       761       757       757       751
dram[21]:        756       754       762       744       759       740       747       755       909       941       771       786       762       762       768       774
dram[22]:        754       728       728       743       721       736       752       756       892       909       793       816       763       761       752       773
dram[23]:        755       762       746       753       764       742       742       746       889       953       799       790       764       765       776       795
dram[24]:        761       763       717       743       736       742       727       766       879       930       810       835       765       760       753       764
dram[25]:        762       747       747       749       742       730       746       755       907       942       798       793       763       763       752       765
dram[26]:        778       748      1681       728       740       741       754       764       897       916       809       802       773       763       739       769
dram[27]:        762       749       733       748       747       746       740       754       910       930       792       782       756       772       758       768
dram[28]:        754       744       737       754       749       739       760       769       905       910       841       815       752       768       771       779
dram[29]:        756       771       742       739       737       739       733       767       921       996       791       799       785       771       751       779
dram[30]:        763       771       749       738       741       740       760       749       904       905       797       826       772       759       758       771
dram[31]:        764       747       735       741       742       745       755       735       922       965       773       813       776       775       777       771
maximum mf latency per bank:
dram[0]:        375       355       343       320       329       340       325       341       491       362       507       366       336       340       346       342
dram[1]:        349       324       321       322       334       358       336       338       331       353       460       408       333       369       340       361
dram[2]:        363       342       337       338       346       349       333       352       466       349       485       338       337       362       346       340
dram[3]:        344       362       341       331       351       333       331       354       336       355       404       351       343       344       358       342
dram[4]:        331       355       338       347       342       333       331       336       340       354       406       345       341       346       337       332
dram[5]:        336       329       344       390       336       369       354       346       335       332       351       332       347       362       331       333
dram[6]:        331       330       340       372       337       357       322       333       333       334       361       371       343       328       334       343
dram[7]:        337       332       349       334       357       332       401       388       332       340       361       379       336       338       335       341
dram[8]:        332       330       331       330       348       334       393       392       332       343       389       444       332       339       349       334
dram[9]:        343       332       330       361       334       349       364       337       335       374       388       442       342       334       370       363
dram[10]:        341       334       328       376       331       330       358       329       332       348       341       337       330       335       370       342
dram[11]:        340       344       392       355       379       342       355       392       363       380       335       336       355       349       370       364
dram[12]:        375       353       397       330       350       339       357       339       363       390       344       341       357       342       361       367
dram[13]:        339       349       350       331       318       333       341       348       340       367       334       331       339       355       344       363
dram[14]:        340       342       382       348       329       332       335       346       347       376       385       449       334       350       356       336
dram[15]:        349       361       348       346       333       343       336       352       357       346       375       436       333       348       367       375
dram[16]:        346       340       347       335       326       350       330       328       332       339       371       432       341       327       370       359
dram[17]:        363       379       335       333       373       325       336       330       357       388       358       442       332       336       352       335
dram[18]:        324       364       332       358       366       326       326       333       365       390       383       323       334       356       347       365
dram[19]:        341       353       360       345       333       358       334       344       331       395       332       335       331       336       348       355
dram[20]:        346       324       355       336       345       374       332       375       332       399       334       344       333       336       329       356
dram[21]:        370       359       364       344       345       357       330       368       333       374       332       338       345       349       353       380
dram[22]:        346       322       323       341       350       350       334       353       331       375       384       425       335       352       362       385
dram[23]:        357       343       330       346       332       350       331       353       337       363       378       423       371       360       333       404
dram[24]:        372       327       328       345       344       336       332       355       332       378       363       429       367       329       333       350
dram[25]:        367       365       335       331       332       368       337       348       340       378       355       410       352       333       369       340
dram[26]:        380       330       342       343       331       382       352       348       346       384       347       346       349       333       371       385
dram[27]:        367       352       337       357       344       359       340       336       354       378       333       380       348       338       371       392
dram[28]:        372       335       331       358       382       390       341       339       358       375       335       338       342       354       335       360
dram[29]:        399       363       336       361       330       340       337       332       338       335       334       365       354       342       352       354
dram[30]:        352       334       353       340       330       347       334       333       339       332       357       391       367       328       364       343
dram[31]:        362       364       320       341       342       332       344       338       334       402       346       388       353       346       339       350
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=32982 n_act=56 n_pre=40 n_ref_event=0 n_req=1996 n_rd=1996 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05694
n_activity=4948 dram_eff=0.4034
bk0: 143a 34759i bk1: 129a 34885i bk2: 131a 34870i bk3: 129a 34894i bk4: 129a 34900i bk5: 129a 34893i bk6: 97a 34934i bk7: 89a 34941i bk8: 115a 34834i bk9: 121a 34863i bk10: 131a 34903i bk11: 131a 34881i bk12: 129a 34900i bk13: 134a 34848i bk14: 129a 34889i bk15: 130a 34878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971944
Row_Buffer_Locality_read = 0.971944
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360801
Bank_Level_Parallism_Col = 1.359330
Bank_Level_Parallism_Ready = 1.085170
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359330 

BW Util details:
bwutil = 0.056944 
total_CMD = 35052 
util_bw = 1996 
Wasted_Col = 1145 
Wasted_Row = 354 
Idle = 31557 

BW Util Bottlenecks: 
RCDc_limit = 534 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 694 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 32982 
Read = 1996 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1996 
total_req = 1996 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1996 
Row_Bus_Util =  0.002739 
CoL_Bus_Util = 0.056944 
Either_Row_CoL_Bus_Util = 0.059055 
Issued_on_Two_Bus_Simul_Util = 0.000628 
issued_two_Eff = 0.010628 
queue_avg = 0.398151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.398151
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=33001 n_act=49 n_pre=33 n_ref_event=0 n_req=1988 n_rd=1988 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05672
n_activity=4524 dram_eff=0.4394
bk0: 139a 34818i bk1: 129a 34883i bk2: 128a 34918i bk3: 128a 34908i bk4: 128a 34915i bk5: 128a 34889i bk6: 100a 34879i bk7: 89a 34941i bk8: 115a 34866i bk9: 121a 34859i bk10: 132a 34883i bk11: 131a 34805i bk12: 130a 34869i bk13: 131a 34862i bk14: 129a 34879i bk15: 130a 34865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975352
Row_Buffer_Locality_read = 0.975352
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.434013
Bank_Level_Parallism_Col = 1.420395
Bank_Level_Parallism_Ready = 1.124748
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.420395 

BW Util details:
bwutil = 0.056716 
total_CMD = 35052 
util_bw = 1988 
Wasted_Col = 1082 
Wasted_Row = 264 
Idle = 31718 

BW Util Bottlenecks: 
RCDc_limit = 431 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 743 
rwq = 0 
CCDLc_limit_alone = 743 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 33001 
Read = 1988 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1988 
total_req = 1988 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1988 
Row_Bus_Util =  0.002339 
CoL_Bus_Util = 0.056716 
Either_Row_CoL_Bus_Util = 0.058513 
Issued_on_Two_Bus_Simul_Util = 0.000542 
issued_two_Eff = 0.009264 
queue_avg = 0.369736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.369736
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=33011 n_act=46 n_pre=30 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05649
n_activity=4528 dram_eff=0.4373
bk0: 138a 34850i bk1: 130a 34884i bk2: 128a 34923i bk3: 128a 34913i bk4: 128a 34903i bk5: 129a 34879i bk6: 97a 34910i bk7: 88a 34936i bk8: 114a 34895i bk9: 121a 34878i bk10: 129a 34889i bk11: 128a 34896i bk12: 130a 34892i bk13: 131a 34836i bk14: 130a 34896i bk15: 131a 34879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976768
Row_Buffer_Locality_read = 0.976768
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.370560
Bank_Level_Parallism_Col = 1.368438
Bank_Level_Parallism_Ready = 1.079293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.368438 

BW Util details:
bwutil = 0.056488 
total_CMD = 35052 
util_bw = 1980 
Wasted_Col = 1077 
Wasted_Row = 265 
Idle = 31730 

BW Util Bottlenecks: 
RCDc_limit = 400 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 756 
rwq = 0 
CCDLc_limit_alone = 756 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 33011 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 1980 
Row_Bus_Util =  0.002168 
CoL_Bus_Util = 0.056488 
Either_Row_CoL_Bus_Util = 0.058228 
Issued_on_Two_Bus_Simul_Util = 0.000428 
issued_two_Eff = 0.007349 
queue_avg = 0.342177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.342177
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=33001 n_act=53 n_pre=37 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05649
n_activity=4545 dram_eff=0.4356
bk0: 130a 34885i bk1: 133a 34812i bk2: 128a 34909i bk3: 130a 34883i bk4: 129a 34879i bk5: 128a 34910i bk6: 98a 34884i bk7: 88a 34938i bk8: 115a 34874i bk9: 122a 34864i bk10: 131a 34823i bk11: 133a 34800i bk12: 129a 34897i bk13: 129a 34909i bk14: 128a 34905i bk15: 129a 34871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973232
Row_Buffer_Locality_read = 0.973232
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403060
Bank_Level_Parallism_Col = 1.386290
Bank_Level_Parallism_Ready = 1.085859
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386290 

BW Util details:
bwutil = 0.056488 
total_CMD = 35052 
util_bw = 1980 
Wasted_Col = 1132 
Wasted_Row = 287 
Idle = 31653 

BW Util Bottlenecks: 
RCDc_limit = 499 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 33001 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 37 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 90 
issued_total_col = 1980 
Row_Bus_Util =  0.002568 
CoL_Bus_Util = 0.056488 
Either_Row_CoL_Bus_Util = 0.058513 
Issued_on_Two_Bus_Simul_Util = 0.000542 
issued_two_Eff = 0.009264 
queue_avg = 0.336272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.336272
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=33025 n_act=46 n_pre=30 n_ref_event=0 n_req=1974 n_rd=1974 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05632
n_activity=4322 dram_eff=0.4567
bk0: 128a 34912i bk1: 131a 34831i bk2: 129a 34883i bk3: 130a 34889i bk4: 128a 34915i bk5: 130a 34865i bk6: 98a 34938i bk7: 89a 34945i bk8: 112a 34927i bk9: 123a 34848i bk10: 130a 34884i bk11: 130a 34851i bk12: 129a 34902i bk13: 130a 34891i bk14: 129a 34887i bk15: 128a 34897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976697
Row_Buffer_Locality_read = 0.976697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403709
Bank_Level_Parallism_Col = 1.384796
Bank_Level_Parallism_Ready = 1.086120
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.384796 

BW Util details:
bwutil = 0.056316 
total_CMD = 35052 
util_bw = 1974 
Wasted_Col = 1038 
Wasted_Row = 223 
Idle = 31817 

BW Util Bottlenecks: 
RCDc_limit = 405 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 721 
rwq = 0 
CCDLc_limit_alone = 721 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 33025 
Read = 1974 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 1974 
total_req = 1974 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 1974 
Row_Bus_Util =  0.002168 
CoL_Bus_Util = 0.056316 
Either_Row_CoL_Bus_Util = 0.057828 
Issued_on_Two_Bus_Simul_Util = 0.000656 
issued_two_Eff = 0.011347 
queue_avg = 0.348825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.348825
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=32998 n_act=53 n_pre=37 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05654
n_activity=4762 dram_eff=0.4162
bk0: 128a 34914i bk1: 131a 34864i bk2: 129a 34885i bk3: 129a 34877i bk4: 131a 34868i bk5: 128a 34889i bk6: 100a 34857i bk7: 90a 34928i bk8: 113a 34893i bk9: 124a 34827i bk10: 128a 34895i bk11: 131a 34793i bk12: 130a 34891i bk13: 131a 34895i bk14: 131a 34857i bk15: 128a 34912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973259
Row_Buffer_Locality_read = 0.973259
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.395669
Bank_Level_Parallism_Col = 1.407578
Bank_Level_Parallism_Ready = 1.117558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.407578 

BW Util details:
bwutil = 0.056545 
total_CMD = 35052 
util_bw = 1982 
Wasted_Col = 1090 
Wasted_Row = 345 
Idle = 31635 

BW Util Bottlenecks: 
RCDc_limit = 493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 686 
rwq = 0 
CCDLc_limit_alone = 686 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 32998 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 37 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 90 
issued_total_col = 1982 
Row_Bus_Util =  0.002568 
CoL_Bus_Util = 0.056545 
Either_Row_CoL_Bus_Util = 0.058599 
Issued_on_Two_Bus_Simul_Util = 0.000514 
issued_two_Eff = 0.008763 
queue_avg = 0.333191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.333191
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=33031 n_act=46 n_pre=30 n_ref_event=0 n_req=1966 n_rd=1966 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05609
n_activity=4430 dram_eff=0.4438
bk0: 130a 34889i bk1: 130a 34881i bk2: 128a 34904i bk3: 128a 34898i bk4: 128a 34923i bk5: 124a 34916i bk6: 96a 34942i bk7: 90a 34909i bk8: 116a 34875i bk9: 126a 34771i bk10: 128a 34893i bk11: 130a 34850i bk12: 128a 34938i bk13: 128a 34892i bk14: 128a 34919i bk15: 128a 34901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976602
Row_Buffer_Locality_read = 0.976602
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.385824
Bank_Level_Parallism_Col = 1.369849
Bank_Level_Parallism_Ready = 1.106307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.369849 

BW Util details:
bwutil = 0.056088 
total_CMD = 35052 
util_bw = 1966 
Wasted_Col = 1046 
Wasted_Row = 233 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 399 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 718 
rwq = 0 
CCDLc_limit_alone = 718 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 33031 
Read = 1966 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 1966 
total_req = 1966 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 1966 
Row_Bus_Util =  0.002168 
CoL_Bus_Util = 0.056088 
Either_Row_CoL_Bus_Util = 0.057657 
Issued_on_Two_Bus_Simul_Util = 0.000599 
issued_two_Eff = 0.010391 
queue_avg = 0.292137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.292137
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=33017 n_act=48 n_pre=32 n_ref_event=0 n_req=1976 n_rd=1976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05637
n_activity=4545 dram_eff=0.4348
bk0: 129a 34882i bk1: 129a 34886i bk2: 128a 34901i bk3: 129a 34880i bk4: 130a 34888i bk5: 129a 34882i bk6: 96a 34933i bk7: 88a 34938i bk8: 113a 34893i bk9: 120a 34892i bk10: 129a 34881i bk11: 133a 34828i bk12: 132a 34846i bk13: 129a 34876i bk14: 133a 34835i bk15: 129a 34869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975708
Row_Buffer_Locality_read = 0.975708
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407008
Bank_Level_Parallism_Col = 1.397902
Bank_Level_Parallism_Ready = 1.109312
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.397902 

BW Util details:
bwutil = 0.056373 
total_CMD = 35052 
util_bw = 1976 
Wasted_Col = 1106 
Wasted_Row = 257 
Idle = 31713 

BW Util Bottlenecks: 
RCDc_limit = 442 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 740 
rwq = 0 
CCDLc_limit_alone = 740 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 33017 
Read = 1976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1976 
total_req = 1976 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1976 
Row_Bus_Util =  0.002282 
CoL_Bus_Util = 0.056373 
Either_Row_CoL_Bus_Util = 0.058057 
Issued_on_Two_Bus_Simul_Util = 0.000599 
issued_two_Eff = 0.010319 
queue_avg = 0.347626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.347626
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=33022 n_act=46 n_pre=30 n_ref_event=0 n_req=1983 n_rd=1983 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05657
n_activity=4464 dram_eff=0.4442
bk0: 131a 34855i bk1: 129a 34874i bk2: 128a 34934i bk3: 128a 34920i bk4: 128a 34917i bk5: 128a 34913i bk6: 97a 34948i bk7: 89a 34952i bk8: 120a 34912i bk9: 124a 34844i bk10: 133a 34795i bk11: 131a 34805i bk12: 129a 34888i bk13: 128a 34899i bk14: 131a 34880i bk15: 129a 34874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976803
Row_Buffer_Locality_read = 0.976803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.406107
Bank_Level_Parallism_Col = 1.372222
Bank_Level_Parallism_Ready = 1.101866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.371569 

BW Util details:
bwutil = 0.056573 
total_CMD = 35052 
util_bw = 1983 
Wasted_Col = 1100 
Wasted_Row = 192 
Idle = 31777 

BW Util Bottlenecks: 
RCDc_limit = 398 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 780 
rwq = 0 
CCDLc_limit_alone = 780 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 33022 
Read = 1983 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 1983 
total_req = 1983 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 1983 
Row_Bus_Util =  0.002168 
CoL_Bus_Util = 0.056573 
Either_Row_CoL_Bus_Util = 0.057914 
Issued_on_Two_Bus_Simul_Util = 0.000827 
issued_two_Eff = 0.014286 
queue_avg = 0.362148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.362148
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=33018 n_act=48 n_pre=32 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05649
n_activity=4491 dram_eff=0.4409
bk0: 130a 34853i bk1: 129a 34866i bk2: 130a 34860i bk3: 129a 34869i bk4: 129a 34898i bk5: 129a 34889i bk6: 96a 34951i bk7: 88a 34945i bk8: 124a 34839i bk9: 120a 34896i bk10: 131a 34861i bk11: 130a 34790i bk12: 128a 34919i bk13: 128a 34908i bk14: 130a 34871i bk15: 129a 34893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975758
Row_Buffer_Locality_read = 0.975758
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.408383
Bank_Level_Parallism_Col = 1.411298
Bank_Level_Parallism_Ready = 1.154040
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.411298 

BW Util details:
bwutil = 0.056488 
total_CMD = 35052 
util_bw = 1980 
Wasted_Col = 1076 
Wasted_Row = 284 
Idle = 31712 

BW Util Bottlenecks: 
RCDc_limit = 421 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 739 
rwq = 0 
CCDLc_limit_alone = 739 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 33018 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1980 
Row_Bus_Util =  0.002282 
CoL_Bus_Util = 0.056488 
Either_Row_CoL_Bus_Util = 0.058028 
Issued_on_Two_Bus_Simul_Util = 0.000742 
issued_two_Eff = 0.012783 
queue_avg = 0.413272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.413272
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=32994 n_act=52 n_pre=36 n_ref_event=0 n_req=1987 n_rd=1987 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05669
n_activity=4700 dram_eff=0.4228
bk0: 130a 34868i bk1: 131a 34818i bk2: 129a 34885i bk3: 129a 34874i bk4: 128a 34933i bk5: 129a 34904i bk6: 91a 34948i bk7: 91a 34943i bk8: 123a 34882i bk9: 122a 34870i bk10: 130a 34896i bk11: 130a 34886i bk12: 133a 34825i bk13: 129a 34889i bk14: 132a 34867i bk15: 130a 34855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973830
Row_Buffer_Locality_read = 0.973830
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358513
Bank_Level_Parallism_Col = 1.356865
Bank_Level_Parallism_Ready = 1.079014
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.356865 

BW Util details:
bwutil = 0.056687 
total_CMD = 35052 
util_bw = 1987 
Wasted_Col = 1135 
Wasted_Row = 320 
Idle = 31610 

BW Util Bottlenecks: 
RCDc_limit = 488 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 729 
rwq = 0 
CCDLc_limit_alone = 729 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 32994 
Read = 1987 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1987 
total_req = 1987 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1987 
Row_Bus_Util =  0.002511 
CoL_Bus_Util = 0.056687 
Either_Row_CoL_Bus_Util = 0.058713 
Issued_on_Two_Bus_Simul_Util = 0.000485 
issued_two_Eff = 0.008260 
queue_avg = 0.353646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.353646
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=33035 n_act=42 n_pre=26 n_ref_event=0 n_req=1969 n_rd=1969 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05617
n_activity=4213 dram_eff=0.4674
bk0: 131a 34852i bk1: 128a 34908i bk2: 129a 34883i bk3: 128a 34903i bk4: 131a 34824i bk5: 128a 34909i bk6: 94a 34940i bk7: 88a 34939i bk8: 120a 34903i bk9: 120a 34897i bk10: 129a 34899i bk11: 128a 34914i bk12: 129a 34903i bk13: 128a 34909i bk14: 129a 34881i bk15: 129a 34889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978669
Row_Buffer_Locality_read = 0.978669
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388698
Bank_Level_Parallism_Col = 1.373280
Bank_Level_Parallism_Ready = 1.084815
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373280 

BW Util details:
bwutil = 0.056174 
total_CMD = 35052 
util_bw = 1969 
Wasted_Col = 1035 
Wasted_Row = 199 
Idle = 31849 

BW Util Bottlenecks: 
RCDc_limit = 375 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 33035 
Read = 1969 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 26 
n_ref = 0 
n_req = 1969 
total_req = 1969 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 1969 
Row_Bus_Util =  0.001940 
CoL_Bus_Util = 0.056174 
Either_Row_CoL_Bus_Util = 0.057543 
Issued_on_Two_Bus_Simul_Util = 0.000571 
issued_two_Eff = 0.009916 
queue_avg = 0.457463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.457463
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=33006 n_act=51 n_pre=35 n_ref_event=0 n_req=1988 n_rd=1988 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05672
n_activity=4617 dram_eff=0.4306
bk0: 133a 34837i bk1: 129a 34871i bk2: 129a 34880i bk3: 128a 34909i bk4: 128a 34915i bk5: 128a 34920i bk6: 96a 34937i bk7: 94a 34827i bk8: 121a 34886i bk9: 124a 34859i bk10: 129a 34899i bk11: 131a 34866i bk12: 130a 34889i bk13: 130a 34876i bk14: 129a 34879i bk15: 129a 34876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974346
Row_Buffer_Locality_read = 0.974346
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.372113
Bank_Level_Parallism_Col = 1.362609
Bank_Level_Parallism_Ready = 1.081992
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.362609 

BW Util details:
bwutil = 0.056716 
total_CMD = 35052 
util_bw = 1988 
Wasted_Col = 1136 
Wasted_Row = 297 
Idle = 31631 

BW Util Bottlenecks: 
RCDc_limit = 444 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 785 
rwq = 0 
CCDLc_limit_alone = 785 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 33006 
Read = 1988 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 35 
n_ref = 0 
n_req = 1988 
total_req = 1988 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 1988 
Row_Bus_Util =  0.002453 
CoL_Bus_Util = 0.056716 
Either_Row_CoL_Bus_Util = 0.058370 
Issued_on_Two_Bus_Simul_Util = 0.000799 
issued_two_Eff = 0.013685 
queue_avg = 0.443284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.443284
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=32999 n_act=52 n_pre=36 n_ref_event=0 n_req=1987 n_rd=1987 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05669
n_activity=4749 dram_eff=0.4184
bk0: 131a 34883i bk1: 129a 34875i bk2: 128a 34908i bk3: 129a 34881i bk4: 128a 34922i bk5: 130a 34897i bk6: 91a 34948i bk7: 92a 34890i bk8: 122a 34885i bk9: 121a 34873i bk10: 132a 34844i bk11: 135a 34785i bk12: 130a 34882i bk13: 131a 34873i bk14: 129a 34867i bk15: 129a 34882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973830
Row_Buffer_Locality_read = 0.973830
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.369672
Bank_Level_Parallism_Col = 1.359089
Bank_Level_Parallism_Ready = 1.077504
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359089 

BW Util details:
bwutil = 0.056687 
total_CMD = 35052 
util_bw = 1987 
Wasted_Col = 1165 
Wasted_Row = 297 
Idle = 31603 

BW Util Bottlenecks: 
RCDc_limit = 488 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 32999 
Read = 1987 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1987 
total_req = 1987 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1987 
Row_Bus_Util =  0.002511 
CoL_Bus_Util = 0.056687 
Either_Row_CoL_Bus_Util = 0.058570 
Issued_on_Two_Bus_Simul_Util = 0.000628 
issued_two_Eff = 0.010716 
queue_avg = 0.352191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.352191
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=32999 n_act=54 n_pre=38 n_ref_event=0 n_req=1983 n_rd=1983 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05657
n_activity=4685 dram_eff=0.4233
bk0: 129a 34890i bk1: 131a 34860i bk2: 132a 34845i bk3: 129a 34882i bk4: 128a 34919i bk5: 131a 34888i bk6: 90a 34895i bk7: 91a 34862i bk8: 121a 34893i bk9: 124a 34874i bk10: 129a 34879i bk11: 130a 34849i bk12: 131a 34902i bk13: 129a 34886i bk14: 129a 34893i bk15: 129a 34887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972769
Row_Buffer_Locality_read = 0.972769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.383554
Bank_Level_Parallism_Col = 1.379560
Bank_Level_Parallism_Ready = 1.067574
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.379560 

BW Util details:
bwutil = 0.056573 
total_CMD = 35052 
util_bw = 1983 
Wasted_Col = 1092 
Wasted_Row = 330 
Idle = 31647 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 707 
rwq = 0 
CCDLc_limit_alone = 707 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 32999 
Read = 1983 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1983 
total_req = 1983 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1983 
Row_Bus_Util =  0.002625 
CoL_Bus_Util = 0.056573 
Either_Row_CoL_Bus_Util = 0.058570 
Issued_on_Two_Bus_Simul_Util = 0.000628 
issued_two_Eff = 0.010716 
queue_avg = 0.415440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.41544
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=32989 n_act=55 n_pre=39 n_ref_event=0 n_req=1986 n_rd=1986 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05666
n_activity=4930 dram_eff=0.4028
bk0: 130a 34882i bk1: 131a 34852i bk2: 129a 34882i bk3: 129a 34865i bk4: 128a 34922i bk5: 130a 34876i bk6: 93a 34850i bk7: 90a 34948i bk8: 120a 34909i bk9: 124a 34821i bk10: 131a 34905i bk11: 131a 34838i bk12: 132a 34882i bk13: 130a 34874i bk14: 128a 34909i bk15: 130a 34859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972306
Row_Buffer_Locality_read = 0.972306
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.340113
Bank_Level_Parallism_Col = 1.335445
Bank_Level_Parallism_Ready = 1.082578
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.335445 

BW Util details:
bwutil = 0.056659 
total_CMD = 35052 
util_bw = 1986 
Wasted_Col = 1210 
Wasted_Row = 344 
Idle = 31512 

BW Util Bottlenecks: 
RCDc_limit = 509 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 768 
rwq = 0 
CCDLc_limit_alone = 768 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 32989 
Read = 1986 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 1986 
total_req = 1986 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 1986 
Row_Bus_Util =  0.002682 
CoL_Bus_Util = 0.056659 
Either_Row_CoL_Bus_Util = 0.058855 
Issued_on_Two_Bus_Simul_Util = 0.000485 
issued_two_Eff = 0.008240 
queue_avg = 0.370564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.370564
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=33023 n_act=48 n_pre=32 n_ref_event=0 n_req=1975 n_rd=1975 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05634
n_activity=4551 dram_eff=0.434
bk0: 129a 34871i bk1: 129a 34867i bk2: 128a 34903i bk3: 130a 34867i bk4: 128a 34923i bk5: 128a 34896i bk6: 88a 34943i bk7: 91a 34897i bk8: 120a 34912i bk9: 123a 34813i bk10: 130a 34860i bk11: 130a 34856i bk12: 130a 34910i bk13: 131a 34895i bk14: 129a 34872i bk15: 131a 34849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975696
Row_Buffer_Locality_read = 0.975696
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.382954
Bank_Level_Parallism_Col = 1.372936
Bank_Level_Parallism_Ready = 1.110380
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372936 

BW Util details:
bwutil = 0.056345 
total_CMD = 35052 
util_bw = 1975 
Wasted_Col = 1141 
Wasted_Row = 263 
Idle = 31673 

BW Util Bottlenecks: 
RCDc_limit = 410 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 795 
rwq = 0 
CCDLc_limit_alone = 795 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 33023 
Read = 1975 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1975 
total_req = 1975 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1975 
Row_Bus_Util =  0.002282 
CoL_Bus_Util = 0.056345 
Either_Row_CoL_Bus_Util = 0.057885 
Issued_on_Two_Bus_Simul_Util = 0.000742 
issued_two_Eff = 0.012814 
queue_avg = 0.401546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.401546
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=32998 n_act=54 n_pre=38 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05654
n_activity=4769 dram_eff=0.4156
bk0: 131a 34862i bk1: 133a 34811i bk2: 130a 34900i bk3: 128a 34904i bk4: 128a 34916i bk5: 129a 34884i bk6: 89a 34923i bk7: 89a 34941i bk8: 125a 34788i bk9: 121a 34859i bk10: 129a 34890i bk11: 131a 34777i bk12: 129a 34891i bk13: 129a 34879i bk14: 131a 34861i bk15: 130a 34890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972755
Row_Buffer_Locality_read = 0.972755
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.392631
Bank_Level_Parallism_Col = 1.386320
Bank_Level_Parallism_Ready = 1.127649
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386320 

BW Util details:
bwutil = 0.056545 
total_CMD = 35052 
util_bw = 1982 
Wasted_Col = 1165 
Wasted_Row = 327 
Idle = 31578 

BW Util Bottlenecks: 
RCDc_limit = 515 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 754 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 32998 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1982 
Row_Bus_Util =  0.002625 
CoL_Bus_Util = 0.056545 
Either_Row_CoL_Bus_Util = 0.058599 
Issued_on_Two_Bus_Simul_Util = 0.000571 
issued_two_Eff = 0.009737 
queue_avg = 0.394528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.394528
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=33010 n_act=50 n_pre=34 n_ref_event=0 n_req=1978 n_rd=1978 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05643
n_activity=4610 dram_eff=0.4291
bk0: 128a 34918i bk1: 130a 34886i bk2: 129a 34902i bk3: 129a 34878i bk4: 128a 34907i bk5: 128a 34907i bk6: 90a 34924i bk7: 89a 34924i bk8: 123a 34857i bk9: 121a 34863i bk10: 135a 34728i bk11: 128a 34912i bk12: 132a 34880i bk13: 130a 34859i bk14: 130a 34890i bk15: 128a 34913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974722
Row_Buffer_Locality_read = 0.974722
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.361565
Bank_Level_Parallism_Col = 1.349774
Bank_Level_Parallism_Ready = 1.081901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.349774 

BW Util details:
bwutil = 0.056430 
total_CMD = 35052 
util_bw = 1978 
Wasted_Col = 1155 
Wasted_Row = 291 
Idle = 31628 

BW Util Bottlenecks: 
RCDc_limit = 461 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 779 
rwq = 0 
CCDLc_limit_alone = 779 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 33010 
Read = 1978 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 1978 
total_req = 1978 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 1978 
Row_Bus_Util =  0.002396 
CoL_Bus_Util = 0.056430 
Either_Row_CoL_Bus_Util = 0.058256 
Issued_on_Two_Bus_Simul_Util = 0.000571 
issued_two_Eff = 0.009794 
queue_avg = 0.390192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.390192
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=32992 n_act=57 n_pre=41 n_ref_event=0 n_req=1987 n_rd=1987 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05669
n_activity=4830 dram_eff=0.4114
bk0: 128a 34901i bk1: 129a 34870i bk2: 131a 34887i bk3: 129a 34885i bk4: 132a 34838i bk5: 128a 34909i bk6: 90a 34944i bk7: 91a 34876i bk8: 122a 34859i bk9: 123a 34839i bk10: 129a 34883i bk11: 130a 34864i bk12: 131a 34879i bk13: 129a 34894i bk14: 133a 34785i bk15: 132a 34859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971314
Row_Buffer_Locality_read = 0.971314
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.400462
Bank_Level_Parallism_Col = 1.384467
Bank_Level_Parallism_Ready = 1.077000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.384467 

BW Util details:
bwutil = 0.056687 
total_CMD = 35052 
util_bw = 1987 
Wasted_Col = 1152 
Wasted_Row = 322 
Idle = 31591 

BW Util Bottlenecks: 
RCDc_limit = 526 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 711 
rwq = 0 
CCDLc_limit_alone = 711 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 32992 
Read = 1987 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1987 
total_req = 1987 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1987 
Row_Bus_Util =  0.002796 
CoL_Bus_Util = 0.056687 
Either_Row_CoL_Bus_Util = 0.058770 
Issued_on_Two_Bus_Simul_Util = 0.000713 
issued_two_Eff = 0.012136 
queue_avg = 0.417893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.417893
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=32995 n_act=53 n_pre=37 n_ref_event=0 n_req=1986 n_rd=1986 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05666
n_activity=4739 dram_eff=0.4191
bk0: 130a 34855i bk1: 129a 34881i bk2: 131a 34884i bk3: 131a 34869i bk4: 128a 34900i bk5: 129a 34882i bk6: 91a 34931i bk7: 89a 34943i bk8: 124a 34815i bk9: 125a 34831i bk10: 130a 34864i bk11: 130a 34885i bk12: 129a 34899i bk13: 129a 34874i bk14: 131a 34865i bk15: 130a 34842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973313
Row_Buffer_Locality_read = 0.973313
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.402514
Bank_Level_Parallism_Col = 1.393389
Bank_Level_Parallism_Ready = 1.091642
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393389 

BW Util details:
bwutil = 0.056659 
total_CMD = 35052 
util_bw = 1986 
Wasted_Col = 1135 
Wasted_Row = 300 
Idle = 31631 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 730 
rwq = 0 
CCDLc_limit_alone = 730 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 32995 
Read = 1986 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 37 
n_ref = 0 
n_req = 1986 
total_req = 1986 

Dual Bus Interface Util: 
issued_total_row = 90 
issued_total_col = 1986 
Row_Bus_Util =  0.002568 
CoL_Bus_Util = 0.056659 
Either_Row_CoL_Bus_Util = 0.058684 
Issued_on_Two_Bus_Simul_Util = 0.000542 
issued_two_Eff = 0.009237 
queue_avg = 0.407737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.407737
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=33023 n_act=45 n_pre=29 n_ref_event=0 n_req=1977 n_rd=1977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0564
n_activity=4549 dram_eff=0.4346
bk0: 130a 34868i bk1: 129a 34894i bk2: 128a 34906i bk3: 129a 34864i bk4: 128a 34895i bk5: 128a 34899i bk6: 88a 34952i bk7: 91a 34921i bk8: 120a 34907i bk9: 122a 34873i bk10: 132a 34858i bk11: 130a 34855i bk12: 132a 34873i bk13: 130a 34858i bk14: 130a 34882i bk15: 130a 34840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977238
Row_Buffer_Locality_read = 0.977238
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.395571
Bank_Level_Parallism_Col = 1.380414
Bank_Level_Parallism_Ready = 1.126960
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.380414 

BW Util details:
bwutil = 0.056402 
total_CMD = 35052 
util_bw = 1977 
Wasted_Col = 1144 
Wasted_Row = 221 
Idle = 31710 

BW Util Bottlenecks: 
RCDc_limit = 422 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 794 
rwq = 0 
CCDLc_limit_alone = 794 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 33023 
Read = 1977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 29 
n_ref = 0 
n_req = 1977 
total_req = 1977 

Dual Bus Interface Util: 
issued_total_row = 74 
issued_total_col = 1977 
Row_Bus_Util =  0.002111 
CoL_Bus_Util = 0.056402 
Either_Row_CoL_Bus_Util = 0.057885 
Issued_on_Two_Bus_Simul_Util = 0.000628 
issued_two_Eff = 0.010843 
queue_avg = 0.433328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.433328
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=32990 n_act=57 n_pre=41 n_ref_event=0 n_req=1985 n_rd=1985 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05663
n_activity=4931 dram_eff=0.4026
bk0: 131a 34866i bk1: 132a 34822i bk2: 131a 34853i bk3: 129a 34873i bk4: 130a 34901i bk5: 129a 34889i bk6: 89a 34938i bk7: 89a 34942i bk8: 122a 34885i bk9: 124a 34837i bk10: 130a 34853i bk11: 130a 34786i bk12: 130a 34853i bk13: 130a 34880i bk14: 130a 34867i bk15: 129a 34862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971285
Row_Buffer_Locality_read = 0.971285
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.396473
Bank_Level_Parallism_Col = 1.393988
Bank_Level_Parallism_Ready = 1.145592
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393988 

BW Util details:
bwutil = 0.056630 
total_CMD = 35052 
util_bw = 1985 
Wasted_Col = 1180 
Wasted_Row = 351 
Idle = 31536 

BW Util Bottlenecks: 
RCDc_limit = 536 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 722 
rwq = 0 
CCDLc_limit_alone = 722 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 32990 
Read = 1985 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1985 
total_req = 1985 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1985 
Row_Bus_Util =  0.002796 
CoL_Bus_Util = 0.056630 
Either_Row_CoL_Bus_Util = 0.058827 
Issued_on_Two_Bus_Simul_Util = 0.000599 
issued_two_Eff = 0.010184 
queue_avg = 0.367568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.367568
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=33020 n_act=47 n_pre=31 n_ref_event=0 n_req=1975 n_rd=1975 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05634
n_activity=4565 dram_eff=0.4326
bk0: 130a 34892i bk1: 129a 34886i bk2: 129a 34887i bk3: 128a 34911i bk4: 129a 34892i bk5: 128a 34912i bk6: 89a 34925i bk7: 90a 34947i bk8: 125a 34832i bk9: 120a 34882i bk10: 128a 34875i bk11: 132a 34748i bk12: 131a 34834i bk13: 128a 34922i bk14: 130a 34882i bk15: 129a 34864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976203
Row_Buffer_Locality_read = 0.976203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.416642
Bank_Level_Parallism_Col = 1.401043
Bank_Level_Parallism_Ready = 1.150886
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.401043 

BW Util details:
bwutil = 0.056345 
total_CMD = 35052 
util_bw = 1975 
Wasted_Col = 1116 
Wasted_Row = 238 
Idle = 31723 

BW Util Bottlenecks: 
RCDc_limit = 429 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 781 
rwq = 0 
CCDLc_limit_alone = 781 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 33020 
Read = 1975 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 1975 
total_req = 1975 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 1975 
Row_Bus_Util =  0.002225 
CoL_Bus_Util = 0.056345 
Either_Row_CoL_Bus_Util = 0.057971 
Issued_on_Two_Bus_Simul_Util = 0.000599 
issued_two_Eff = 0.010335 
queue_avg = 0.424255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.424255
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=32984 n_act=59 n_pre=43 n_ref_event=0 n_req=1986 n_rd=1986 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05666
n_activity=4989 dram_eff=0.3981
bk0: 130a 34864i bk1: 129a 34884i bk2: 136a 34767i bk3: 128a 34911i bk4: 129a 34891i bk5: 129a 34877i bk6: 96a 34749i bk7: 88a 34927i bk8: 126a 34832i bk9: 120a 34871i bk10: 128a 34905i bk11: 129a 34821i bk12: 128a 34927i bk13: 130a 34888i bk14: 132a 34834i bk15: 128a 34893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970292
Row_Buffer_Locality_read = 0.970292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.393337
Bank_Level_Parallism_Col = 1.392778
Bank_Level_Parallism_Ready = 1.120342
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392778 

BW Util details:
bwutil = 0.056659 
total_CMD = 35052 
util_bw = 1986 
Wasted_Col = 1210 
Wasted_Row = 376 
Idle = 31480 

BW Util Bottlenecks: 
RCDc_limit = 565 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 727 
rwq = 0 
CCDLc_limit_alone = 727 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 32984 
Read = 1986 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 59 
n_pre = 43 
n_ref = 0 
n_req = 1986 
total_req = 1986 

Dual Bus Interface Util: 
issued_total_row = 102 
issued_total_col = 1986 
Row_Bus_Util =  0.002910 
CoL_Bus_Util = 0.056659 
Either_Row_CoL_Bus_Util = 0.058998 
Issued_on_Two_Bus_Simul_Util = 0.000571 
issued_two_Eff = 0.009671 
queue_avg = 0.399350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.39935
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=33019 n_act=48 n_pre=32 n_ref_event=0 n_req=1970 n_rd=1970 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0562
n_activity=4430 dram_eff=0.4447
bk0: 130a 34865i bk1: 129a 34893i bk2: 129a 34896i bk3: 128a 34906i bk4: 128a 34907i bk5: 128a 34914i bk6: 89a 34954i bk7: 88a 34941i bk8: 122a 34857i bk9: 124a 34780i bk10: 128a 34893i bk11: 129a 34799i bk12: 128a 34922i bk13: 129a 34895i bk14: 130a 34880i bk15: 131a 34823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975635
Row_Buffer_Locality_read = 0.975635
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.425046
Bank_Level_Parallism_Col = 1.417502
Bank_Level_Parallism_Ready = 1.123858
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.417502 

BW Util details:
bwutil = 0.056202 
total_CMD = 35052 
util_bw = 1970 
Wasted_Col = 1056 
Wasted_Row = 256 
Idle = 31770 

BW Util Bottlenecks: 
RCDc_limit = 440 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 708 
rwq = 0 
CCDLc_limit_alone = 708 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 33019 
Read = 1970 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1970 
total_req = 1970 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1970 
Row_Bus_Util =  0.002282 
CoL_Bus_Util = 0.056202 
Either_Row_CoL_Bus_Util = 0.058000 
Issued_on_Two_Bus_Simul_Util = 0.000485 
issued_two_Eff = 0.008362 
queue_avg = 0.423114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.423114
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=32991 n_act=56 n_pre=40 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0566
n_activity=4974 dram_eff=0.3989
bk0: 129a 34891i bk1: 130a 34894i bk2: 128a 34922i bk3: 133a 34839i bk4: 129a 34885i bk5: 128a 34904i bk6: 88a 34946i bk7: 90a 34886i bk8: 120a 34907i bk9: 122a 34865i bk10: 130a 34866i bk11: 130a 34864i bk12: 130a 34909i bk13: 129a 34897i bk14: 138a 34727i bk15: 130a 34882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971774
Row_Buffer_Locality_read = 0.971774
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.350071
Bank_Level_Parallism_Col = 1.346821
Bank_Level_Parallism_Ready = 1.071573
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.346821 

BW Util details:
bwutil = 0.056602 
total_CMD = 35052 
util_bw = 1984 
Wasted_Col = 1167 
Wasted_Row = 354 
Idle = 31547 

BW Util Bottlenecks: 
RCDc_limit = 522 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 737 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 32991 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1984 
Row_Bus_Util =  0.002739 
CoL_Bus_Util = 0.056602 
Either_Row_CoL_Bus_Util = 0.058798 
Issued_on_Two_Bus_Simul_Util = 0.000542 
issued_two_Eff = 0.009219 
queue_avg = 0.413671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.413671
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=33018 n_act=48 n_pre=32 n_ref_event=0 n_req=1977 n_rd=1977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0564
n_activity=4566 dram_eff=0.433
bk0: 129a 34882i bk1: 133a 34857i bk2: 129a 34904i bk3: 128a 34935i bk4: 128a 34912i bk5: 128a 34910i bk6: 90a 34945i bk7: 91a 34867i bk8: 121a 34885i bk9: 122a 34871i bk10: 129a 34884i bk11: 132a 34805i bk12: 130a 34900i bk13: 128a 34900i bk14: 129a 34893i bk15: 130a 34901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975721
Row_Buffer_Locality_read = 0.975721
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.373305
Bank_Level_Parallism_Col = 1.350688
Bank_Level_Parallism_Ready = 1.104198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.350688 

BW Util details:
bwutil = 0.056402 
total_CMD = 35052 
util_bw = 1977 
Wasted_Col = 1105 
Wasted_Row = 237 
Idle = 31733 

BW Util Bottlenecks: 
RCDc_limit = 428 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 770 
rwq = 0 
CCDLc_limit_alone = 770 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 33018 
Read = 1977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1977 
total_req = 1977 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1977 
Row_Bus_Util =  0.002282 
CoL_Bus_Util = 0.056402 
Either_Row_CoL_Bus_Util = 0.058028 
Issued_on_Two_Bus_Simul_Util = 0.000656 
issued_two_Eff = 0.011308 
queue_avg = 0.404742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.404742
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=33020 n_act=49 n_pre=33 n_ref_event=0 n_req=1972 n_rd=1972 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05626
n_activity=4585 dram_eff=0.4301
bk0: 131a 34887i bk1: 129a 34884i bk2: 129a 34913i bk3: 128a 34920i bk4: 128a 34908i bk5: 129a 34864i bk6: 92a 34844i bk7: 90a 34884i bk8: 121a 34896i bk9: 120a 34899i bk10: 128a 34906i bk11: 132a 34802i bk12: 130a 34916i bk13: 128a 34916i bk14: 128a 34924i bk15: 129a 34887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975152
Row_Buffer_Locality_read = 0.975152
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.346939
Bank_Level_Parallism_Col = 1.333225
Bank_Level_Parallism_Ready = 1.072515
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333225 

BW Util details:
bwutil = 0.056259 
total_CMD = 35052 
util_bw = 1972 
Wasted_Col = 1138 
Wasted_Row = 271 
Idle = 31671 

BW Util Bottlenecks: 
RCDc_limit = 467 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 745 
rwq = 0 
CCDLc_limit_alone = 745 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 33020 
Read = 1972 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1972 
total_req = 1972 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1972 
Row_Bus_Util =  0.002339 
CoL_Bus_Util = 0.056259 
Either_Row_CoL_Bus_Util = 0.057971 
Issued_on_Two_Bus_Simul_Util = 0.000628 
issued_two_Eff = 0.010827 
queue_avg = 0.372875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.372875
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=32993 n_act=56 n_pre=40 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05654
n_activity=5051 dram_eff=0.3924
bk0: 129a 34885i bk1: 130a 34861i bk2: 128a 34922i bk3: 131a 34854i bk4: 129a 34894i bk5: 128a 34901i bk6: 92a 34851i bk7: 89a 34916i bk8: 123a 34906i bk9: 120a 34913i bk10: 131a 34857i bk11: 132a 34770i bk12: 130a 34890i bk13: 128a 34906i bk14: 133a 34840i bk15: 129a 34896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971746
Row_Buffer_Locality_read = 0.971746
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.328116
Bank_Level_Parallism_Col = 1.323492
Bank_Level_Parallism_Ready = 1.080727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.323492 

BW Util details:
bwutil = 0.056545 
total_CMD = 35052 
util_bw = 1982 
Wasted_Col = 1240 
Wasted_Row = 356 
Idle = 31474 

BW Util Bottlenecks: 
RCDc_limit = 579 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 744 
rwq = 0 
CCDLc_limit_alone = 744 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 32993 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1982 
Row_Bus_Util =  0.002739 
CoL_Bus_Util = 0.056545 
Either_Row_CoL_Bus_Util = 0.058741 
Issued_on_Two_Bus_Simul_Util = 0.000542 
issued_two_Eff = 0.009228 
queue_avg = 0.404371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.404371
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=33026 n_act=45 n_pre=29 n_ref_event=0 n_req=1971 n_rd=1971 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05623
n_activity=4421 dram_eff=0.4458
bk0: 129a 34880i bk1: 129a 34873i bk2: 128a 34909i bk3: 128a 34906i bk4: 128a 34931i bk5: 128a 34928i bk6: 89a 34925i bk7: 89a 34940i bk8: 121a 34900i bk9: 123a 34863i bk10: 130a 34884i bk11: 131a 34826i bk12: 130a 34883i bk13: 130a 34845i bk14: 129a 34895i bk15: 129a 34886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977169
Row_Buffer_Locality_read = 0.977169
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.389690
Bank_Level_Parallism_Col = 1.381891
Bank_Level_Parallism_Ready = 1.102993
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381891 

BW Util details:
bwutil = 0.056231 
total_CMD = 35052 
util_bw = 1971 
Wasted_Col = 1046 
Wasted_Row = 242 
Idle = 31793 

BW Util Bottlenecks: 
RCDc_limit = 403 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 720 
rwq = 0 
CCDLc_limit_alone = 720 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 33026 
Read = 1971 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 29 
n_ref = 0 
n_req = 1971 
total_req = 1971 

Dual Bus Interface Util: 
issued_total_row = 74 
issued_total_col = 1971 
Row_Bus_Util =  0.002111 
CoL_Bus_Util = 0.056231 
Either_Row_CoL_Bus_Util = 0.057800 
Issued_on_Two_Bus_Simul_Util = 0.000542 
issued_two_Eff = 0.009378 
queue_avg = 0.348625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.348625
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35052 n_nop=32997 n_act=54 n_pre=38 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05654
n_activity=4826 dram_eff=0.4107
bk0: 130a 34856i bk1: 131a 34833i bk2: 128a 34926i bk3: 128a 34912i bk4: 130a 34896i bk5: 128a 34906i bk6: 90a 34888i bk7: 91a 34876i bk8: 123a 34879i bk9: 121a 34844i bk10: 134a 34819i bk11: 133a 34797i bk12: 128a 34912i bk13: 130a 34885i bk14: 128a 34918i bk15: 129a 34894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972755
Row_Buffer_Locality_read = 0.972755
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.365275
Bank_Level_Parallism_Col = 1.363724
Bank_Level_Parallism_Ready = 1.113017
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.363724 

BW Util details:
bwutil = 0.056545 
total_CMD = 35052 
util_bw = 1982 
Wasted_Col = 1177 
Wasted_Row = 337 
Idle = 31556 

BW Util Bottlenecks: 
RCDc_limit = 504 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35052 
n_nop = 32997 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1982 
Row_Bus_Util =  0.002625 
CoL_Bus_Util = 0.056545 
Either_Row_CoL_Bus_Util = 0.058627 
Issued_on_Two_Bus_Simul_Util = 0.000542 
issued_two_Eff = 0.009246 
queue_avg = 0.435667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.435667

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4791, Miss = 1004, Miss_rate = 0.210, Pending_hits = 30, Reservation_fails = 461
L2_cache_bank[1]: Access = 4008, Miss = 992, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4579, Miss = 1001, Miss_rate = 0.219, Pending_hits = 12, Reservation_fails = 154
L2_cache_bank[3]: Access = 3979, Miss = 987, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4631, Miss = 994, Miss_rate = 0.215, Pending_hits = 24, Reservation_fails = 225
L2_cache_bank[5]: Access = 4019, Miss = 986, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3994, Miss = 988, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4005, Miss = 992, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3990, Miss = 983, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4002, Miss = 991, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3979, Miss = 990, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4001, Miss = 992, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3987, Miss = 982, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4008, Miss = 984, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 3997, Miss = 990, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 3993, Miss = 987, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4045, Miss = 997, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4008, Miss = 986, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4043, Miss = 998, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4041, Miss = 982, Miss_rate = 0.243, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4012, Miss = 996, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4024, Miss = 991, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4033, Miss = 992, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3994, Miss = 977, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4035, Miss = 995, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3995, Miss = 993, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4011, Miss = 991, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4058, Miss = 996, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4038, Miss = 989, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3999, Miss = 994, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4043, Miss = 991, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4011, Miss = 995, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 3979, Miss = 982, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4024, Miss = 993, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4015, Miss = 992, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3985, Miss = 990, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4013, Miss = 995, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3971, Miss = 983, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 3987, Miss = 996, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3979, Miss = 991, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4022, Miss = 994, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3998, Miss = 992, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4010, Miss = 988, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4003, Miss = 989, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 3983, Miss = 993, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3974, Miss = 992, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4035, Miss = 991, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3986, Miss = 984, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 4009, Miss = 1005, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 3982, Miss = 981, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 3985, Miss = 984, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 3973, Miss = 986, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4868, Miss = 992, Miss_rate = 0.204, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 3998, Miss = 992, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 3970, Miss = 985, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4002, Miss = 993, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4020, Miss = 987, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 3987, Miss = 985, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4008, Miss = 995, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4036, Miss = 987, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 3977, Miss = 984, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 3994, Miss = 987, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4010, Miss = 991, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4008, Miss = 991, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 259144
L2_total_cache_misses = 63376
L2_total_cache_miss_rate = 0.2446
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 840
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 188404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46978
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1776
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251752
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5372
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1860
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=259144
icnt_total_pkts_simt_to_mem=257669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.9608
	minimum = 5
	maximum = 162
Network latency average = 7.84844
	minimum = 5
	maximum = 99
Slowest packet = 448802
Flit latency average = 7.84844
	minimum = 5
	maximum = 99
Slowest flit = 453915
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.120679
	minimum = 0.0937442 (at node 85)
	maximum = 0.223842 (at node 92)
Accepted packet rate average = 0.120679
	minimum = 0.0937442 (at node 85)
	maximum = 0.223842 (at node 92)
Injected flit rate average = 0.120679
	minimum = 0.0937442 (at node 85)
	maximum = 0.223842 (at node 92)
Accepted flit rate average= 0.120679
	minimum = 0.0937442 (at node 85)
	maximum = 0.223842 (at node 92)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.6457 (8 samples)
	minimum = 5 (8 samples)
	maximum = 143.125 (8 samples)
Network latency average = 8.21425 (8 samples)
	minimum = 5 (8 samples)
	maximum = 95.875 (8 samples)
Flit latency average = 8.21425 (8 samples)
	minimum = 5 (8 samples)
	maximum = 95.875 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.090328 (8 samples)
	minimum = 0.0719772 (8 samples)
	maximum = 0.14339 (8 samples)
Accepted packet rate average = 0.090328 (8 samples)
	minimum = 0.0719772 (8 samples)
	maximum = 0.133055 (8 samples)
Injected flit rate average = 0.090328 (8 samples)
	minimum = 0.0719772 (8 samples)
	maximum = 0.14339 (8 samples)
Accepted flit rate average = 0.090328 (8 samples)
	minimum = 0.0719772 (8 samples)
	maximum = 0.133055 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 15 sec (675 sec)
gpgpu_simulation_rate = 213451 (inst/sec)
gpgpu_simulation_rate = 88 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949db0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 13869
gpu_sim_insn = 19119427
gpu_ipc =    1378.5729
gpu_tot_sim_cycle = 73871
gpu_tot_sim_insn = 163199182
gpu_tot_ipc =    2209.2456
gpu_tot_issued_cta = 17586
gpu_occupancy = 33.8621% 
gpu_tot_occupancy = 76.9743% 
max_total_param_size = 0
gpu_stall_dramfull = 1590
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.5771
partiton_level_parallism_total  =       4.1597
partiton_level_parallism_util =       4.6741
partiton_level_parallism_util_total  =       6.9609
L2_BW  =     166.7015 GB/Sec
L2_BW_total  =     194.6329 GB/Sec
gpu_total_sim_rate=204766

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3041800
	L1I_total_cache_misses = 19289
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 8152, Miss = 7587, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 8200, Miss = 7623, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8047, Miss = 7557, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8210, Miss = 7617, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8123, Miss = 7550, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8292, Miss = 7645, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8015, Miss = 7410, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 7980, Miss = 7514, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8150, Miss = 7625, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8144, Miss = 7620, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8160, Miss = 7569, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8044, Miss = 7585, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8237, Miss = 7680, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8220, Miss = 7609, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8229, Miss = 7621, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 8300, Miss = 7687, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 8204, Miss = 7518, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 8345, Miss = 7697, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 8275, Miss = 7680, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 8200, Miss = 7523, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 8012, Miss = 7486, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 8359, Miss = 7720, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 7899, Miss = 7433, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 8274, Miss = 7632, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 8162, Miss = 7562, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 8131, Miss = 7452, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 7916, Miss = 7513, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 7998, Miss = 7479, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 8155, Miss = 7535, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 8482, Miss = 7877, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 8080, Miss = 7591, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 7999, Miss = 7436, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 8296, Miss = 7675, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 8281, Miss = 7596, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 8076, Miss = 7639, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 8346, Miss = 7679, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 8353, Miss = 7628, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 8208, Miss = 7606, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 8396, Miss = 7703, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 8010, Miss = 7480, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 326960
	L1D_total_cache_misses = 303639
	L1D_total_cache_miss_rate = 0.9287
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1719520
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 79981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 211537
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1714400
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11963
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3022511
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 311755
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1719520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15205
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3041800

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1148, 1077, 1066, 1159, 1066, 1222, 1077, 1066, 1066, 1066, 1066, 1066, 1066, 1066, 1066, 1066, 1048, 1048, 1048, 1048, 1246, 1048, 1059, 1048, 1048, 1048, 1048, 1048, 1289, 1288, 1048, 1048, 1141, 1141, 1130, 1130, 1130, 1130, 1328, 1130, 1130, 1130, 1130, 1130, 1130, 1130, 1141, 1130, 1112, 1123, 1112, 1123, 1112, 1112, 1112, 1112, 1279, 1112, 1112, 1112, 1112, 1112, 1247, 1112, 
gpgpu_n_tot_thrd_icount = 176541792
gpgpu_n_tot_w_icount = 5516931
gpgpu_n_stall_shd_mem = 127946
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291515
gpgpu_n_mem_write_global = 15205
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 9031536
gpgpu_n_store_insn = 15877
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 55024640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2606
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4408829	W0_Idle:3018299	W0_Scoreboard:6050449	W1:124932	W2:15274	W3:73	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5376652
single_issue_nums: WS0:1380254	WS1:1378786	WS2:1379501	WS3:1378390	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2332120 {8:291515,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 608200 {40:15205,}
traffic_breakdown_coretomem[INST_ACC_R] = 3840 {8:480,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11660600 {40:291515,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121640 {8:15205,}
traffic_breakdown_memtocore[INST_ACC_R] = 76800 {40:1920,}
maxmflatency = 507 
max_icnt2mem_latency = 340 
maxmrqlatency = 134 
max_icnt2sh_latency = 60 
averagemflatency = 188 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 7 
mrq_lat_table:8387 	16250 	12729 	13190 	9037 	7425 	822 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	235456 	71424 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	240 	168014 	79576 	35214 	20851 	3384 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	268924 	34797 	2997 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	113 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        60        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      3194      5596      5928      5911      6656      6885      7856      7928      5226      6728      5618      2968      5610      6936      4562      4492 
dram[1]:      3433      5540      5937      5886      6664      6890      7921      7881      6106      6683      4312      4681      5884      6497      4508      4437 
dram[2]:      5535      5483      5731      5937      6658      6885      7597      7965      5613      6587      8753      4322      4867      4234      4497      4578 
dram[3]:      5873      5495      5738      5899      6664      6878      7590      7970      3926      6746      2806      6438      3596      3522      4513      4585 
dram[4]:      5514      5452      6100      5942      6810      6798      7666      7657      2963      4746      4962      3932      5195      5147      6325      4591 
dram[5]:      5523      5439      5766      5898      6817      6806      7661      7666      6091      4922      3933      2723      3542      3491      4453      4603 
dram[6]:      5322      5367      5692      5945      6952      6926      7688      7570      2898      2582      4474      3217      3528      3530      4508      4566 
dram[7]:      5387      5329      5692      5892      6961      6947      7666      7578      5843      2043      7583      2056      3542      3518      4514      4581 
dram[8]:      5581      5458      5868      5949      6659      6969      7746      7779      3827      2178      4777      4169      3779      6410      4530      4581 
dram[9]:      5588      5464      5875      5896      6644      6979      7755      7798      4369      2494      4639      1976      6231      3534      5345      5776 
dram[10]:      5560      5406      5802      5598      6652      6955      7678      7676      4059      6484      4778      3591      3516      3547      4557      4595 
dram[11]:      5545      5336      5807      5605      6670      6938      7678      7674      1984      4195      5012      2050      3504      3554      4502      4603 
dram[12]:      5576      5560      5810      5954      6740      6757      7856      7657      5698      4597      5440      3865      3511      3588      4544      4615 
dram[13]:      5586      5511      5807      7678      6748      6717      7893      7662      2918      5291      4886      3734      3518      5067      4473      4621 
dram[14]:      5463      5581      5841      5956      6769      6942      7905      7712      7529      5059      4602      3775      3520      3534      4579      4573 
dram[15]:      5459      6394      5850      5904      6774      6950      7916      7715      2187      2884      6111      2950      3492      5910      4586      4554 
dram[16]:      5569      5630      5908      5607      6781      6961      7923      7633      3884      3992      3873      5493      3523      3551      4544      4579 
dram[17]:      5560      5565      5918      7359      6786      6966      7911      7637      4514      7524      3609      2759      3520      6013      4554      4518 
dram[18]:      5584      5464      5939      5654      6704      6651      7757      7638      4650      7661      4023      3961      3515      3534      4562      4597 
dram[19]:      5545      5536      5945      5649      6711      6652      7762      7645      4127      6063      4197      3363      3508      5683      5372      4545 
dram[20]:      5600      5351      5925      5713      6639      6899      7572      7953      3498      7272      3078      3724      3540      3936      4478      4497 
dram[21]:      5545      5358      5932      5733      6646      6966      7566      7958      6236      6224      4139      3458      4355      4329      4485      4496 
dram[22]:      5589      5494      5940      5726      6902      6954      7614      7703      6092      3497      3415      2881      3973      3998      4490      4564 
dram[23]:      5531      5427      5949      5708      6916      6962      7620      7666      3879      3717      4346      1979      3477      3534      4441      4585 
dram[24]:      5603      5560      5511      6029      6825      6973      7775      7933      4448      2121      4010      6915      3532      6227      4585      4579 
dram[25]:      5612      5572      5506      6038      6832      6914      7784      7881      7370      5221      2316      3468      3515      4518      4591      4586 
dram[26]:      5464      5495      5607      6045      6943      6753      7912      7950      2686      4702      8593      4331      4347      3534      5600      4545 
dram[27]:      5475      5459      5577      6053      6971      6752      7876      7960      6203      4702      6549      3682      4132      4757      4466      4542 
dram[28]:      5577      5446      5935      6062      6616      6695      7714      7645      6551      2273      2935      4289      5435      3554      4567      4586 
dram[29]:      5536      5184      5940      6069      6622      6700      7693      7656      5618      2854      3420      4453      3547      3549      4574      4598 
dram[30]:      5583      5607      5939      5731      6868      6748      7810      7674      4631      3411      4182      3831      3558      3766      4561      4574 
dram[31]:      5588      5598      5891      5743      6873      6759      7815      7656      6405      4405      2611      2572      3564      3510      4569      4583 
average row accesses per activate:
dram[0]: 10.200000 10.923077 14.000000 27.600000 12.818182 15.333333 25.000000 12.250000 13.888889 21.333334 28.400000 19.571428 17.000000 14.600000 17.000000 32.750000 
dram[1]: 12.500000 15.000000  9.125000 16.875000 22.166666 15.222222  7.857143 16.166666 11.636364 11.000000 15.888889 23.500000 27.400000 17.625000 27.799999 20.142857 
dram[2]: 18.375000 27.600000 12.636364 19.142857 22.333334 11.750000 10.700000 29.666666 17.142857 15.875000 13.700000 15.444445 15.222222 12.545455 19.571428 19.714285 
dram[3]: 17.000000 11.076923 22.000000 15.444445 19.571428 26.400000 13.375000 47.000000 15.375000 18.428572 14.200000 15.777778  8.055555 17.625000 22.500000 11.307693 
dram[4]: 44.333332 17.000000 22.833334 19.571428 26.600000 14.000000 10.800000 15.833333 20.166666 12.454545 27.000000 13.900000 19.571428 17.375000 14.000000 10.071428 
dram[5]: 27.200001 12.909091 19.571428 17.000000 12.727273 19.142857 11.666667 16.000000 20.166666  8.500000 15.333333 14.100000 27.400000 17.750000 11.076923 19.285715 
dram[6]: 15.666667 17.125000 17.000000 22.333334 22.833334 18.714285 15.000000 23.750000 15.500000 11.750000 16.000000 13.181818 12.000000 22.333334 11.666667 43.000000 
dram[7]: 14.300000 15.666667 13.700000 32.750000 17.250000 44.333332 11.666667 18.600000 39.666668 16.000000 17.250000 27.600000 12.083333 13.900000 10.285714 11.000000 
dram[8]: 17.750000 27.799999 22.166666 23.166666 43.333332 22.333334 11.666667 13.714286 21.166666 12.363636 10.923077 15.555555 17.125000 33.000000 15.222222 10.846154 
dram[9]: 10.846154 23.166666 17.250000 10.071428 19.000000 33.500000 24.750000 10.666667  9.133333 13.200000 17.625000  9.600000 19.857143 46.000000 22.500000 20.000000 
dram[10]: 27.799999 10.071428 22.833334 17.000000 15.111111 32.750000 16.000000 14.428572 43.333332 42.333332 11.750000 19.571428  9.250000 45.333332 14.300000 22.666666 
dram[11]: 14.000000 43.666668 26.400000 19.857143 19.571428 27.200001 14.714286 24.250000 22.000000 13.700000 15.777778 18.000000 26.400000 17.000000 33.250000 17.250000 
dram[12]: 27.400000 22.500000 16.875000 10.846154 19.571428 22.000000 25.500000  8.000000 15.000000  9.785714 23.166666  9.733334  9.533334 17.375000 22.666666 15.111111 
dram[13]: 15.444445 28.000000 15.111111 22.000000 19.428572 15.555555 14.000000 12.375000 14.555555 18.285715 20.000000  8.105263 15.333333 19.714285 20.000000 43.666668 
dram[14]: 45.000000 11.916667 23.000000 11.666667 22.333334 19.571428  9.700000 11.875000 14.777778 15.000000 27.600000 14.000000 11.307693 12.333333 22.333334 22.833334 
dram[15]: 15.666667 15.333333 17.125000 19.428572 17.125000 12.727273  7.846154 16.166666 16.250000 14.666667 28.400000 12.000000 14.600000 15.111111 22.333334 19.714285 
dram[16]: 12.818182 46.000000 22.166666 12.727273 45.333332 15.333333 13.857142  9.090909 16.250000 11.909091 11.916667 12.727273 46.000000 10.428572 12.727273 13.800000 
dram[17]: 14.000000 10.923077 17.250000 26.200001 17.000000 13.700000 14.285714 23.250000 11.166667 10.384615 13.900000 15.444445 27.000000 12.636364 14.200000 15.111111 
dram[18]: 19.571428 17.250000 15.000000 17.000000 33.500000 19.142857 11.111111 23.500000 12.272727 26.000000  8.222222 10.357142 23.666666 20.142857 22.500000 27.200001 
dram[19]: 19.571428 17.125000 26.600000 19.142857 11.000000 19.142857 18.799999 13.428572 25.400000 11.083333 19.428572 17.000000 13.700000 19.571428 12.727273 13.900000 
dram[20]: 12.909091 33.250000 15.777778 22.500000 17.125000  9.125000 13.857142 47.000000 15.875000 18.285715 13.900000 15.555555 46.000000 12.818182 19.714285 13.800000 
dram[21]:  9.466666 19.428572 15.111111 27.000000 15.222222 27.000000 45.500000 10.000000 21.166666 22.500000 23.166666 13.272727 27.799999 45.333332 23.000000 12.000000 
dram[22]: 20.000000  9.533334 13.900000 19.428572 12.818182 19.428572  9.000000 13.857142 16.750000 12.909091 17.375000 19.285715 27.400000 17.375000 13.800000  9.600000 
dram[23]: 19.714285 17.000000 13.800000 13.700000 17.500000 32.750000 23.750000 11.222222  8.176471 18.142857 17.875000 13.090909 14.000000 19.857143 13.000000 19.000000 
dram[24]: 15.111111 15.333333 12.166667 27.200001 19.142857 14.000000  5.142857 13.571428 15.000000 16.250000 17.125000 13.090909 15.333333 20.428572 15.333333 15.222222 
dram[25]: 13.900000 15.666667 13.700000 27.400000 22.333334 32.500000 12.125000 31.333334 12.000000  8.176471  9.400000 12.818182 15.333333 26.799999 22.666666 12.909091 
dram[26]:  9.250000 15.555555 16.750000 14.000000 19.142857 15.666667 13.428572  9.700000 16.375000 11.166667 35.250000 14.300000 27.000000 12.909091  8.705882 22.666666 
dram[27]:  9.666667 17.625000 26.799999 12.545455 26.400000 19.428572 49.000000  8.909091 14.222222 25.600000 23.333334 20.000000 27.000000 27.400000 10.769231 23.000000 
dram[28]: 17.375000 12.818182 22.666666 26.799999 26.600000 13.600000 10.777778 15.666667 42.666668 18.142857 17.125000 10.846154 15.555555 34.000000 43.666668 34.250000 
dram[29]: 11.666667 14.200000 32.750000 10.769231 22.166666 16.875000  8.166667 12.000000 25.400000 42.333332 19.714285 13.090909 12.000000 12.818182  9.312500 11.833333 
dram[30]: 15.777778 23.000000 15.000000 19.285715 22.333334 27.200001 12.500000 15.666667 14.888889 22.333334 15.777778 11.076923 45.000000 11.000000 22.833334 14.000000 
dram[31]: 19.285715 12.818182 26.600000 15.111111 15.222222 26.600000 13.571428  9.700000 32.500000 12.000000 11.076923 11.538462 17.500000 12.909091 23.000000 19.857143 
average row locality = 67841/4245 = 15.981390
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       153       142       140       138       141       138       100        98       125       128       142       137       136       146       136       131 
dram[1]:       150       135       146       135       133       137       110        97       128       132       143       141       137       141       139       141 
dram[2]:       147       138       139       134       134       141       107        89       120       127       137       139       137       138       137       138 
dram[3]:       136       144       132       139       137       132       107        94       123       129       142       142       145       141       135       147 
dram[4]:       133       136       137       137       133       140       108        95       121       137       135       139       137       139       140       141 
dram[5]:       136       142       137       136       140       134       105        96       121       136       138       141       137       142       144       135 
dram[6]:       141       137       136       134       137       131       105        95       124       141       144       145       144       134       140       129 
dram[7]:       143       141       137       131       138       133       105        93       119       128       138       138       145       139       144       143 
dram[8]:       142       139       133       139       130       134       105        96       127       136       142       140       137       132       137       141 
dram[9]:       141       139       138       141       133       134        99        96       137       132       141       144       139       138       135       140 
dram[10]:       139       141       137       136       136       131        96       101       130       127       141       137       148       136       143       136 
dram[11]:       140       131       132       139       137       136       103        97       132       137       142       144       132       136       133       138 
dram[12]:       137       135       135       141       137       132       102       104       135       137       139       146       143       139       136       136 
dram[13]:       139       140       136       132       136       140        98        99       131       128       140       154       138       138       140       131 
dram[14]:       135       143       138       140       134       137        97        95       133       135       138       140       147       148       134       137 
dram[15]:       141       138       137       136       137       140       102        97       130       132       142       144       146       136       134       138 
dram[16]:       141       138       133       140       136       138        97       100       130       131       143       140       138       146       140       138 
dram[17]:       140       142       138       131       136       137       100        93       134       135       139       139       135       139       142       136 
dram[18]:       137       138       135       136       134       134       100        94       135       130       148       145       142       141       135       136 
dram[19]:       137       137       133       134       143       134        94        94       127       133       136       136       137       137       140       139 
dram[20]:       142       133       142       135       137       146        97        94       127       128       139       140       138       141       138       138 
dram[21]:       142       136       136       135       137       135        91       100       127       135       139       146       139       136       138       144 
dram[22]:       140       143       139       136       141       136        99        97       134       142       139       135       137       139       138       144 
dram[23]:       138       136       138       137       140       131        95       101       139       127       143       144       140       139       143       133 
dram[24]:       136       138       146       136       134       140       108        95       135       130       137       144       138       143       138       137 
dram[25]:       139       141       137       137       134       130        97        94       132       139       141       141       138       134       136       142 
dram[26]:       148       140       134       140       134       141        94        97       131       134       141       143       135       142       148       136 
dram[27]:       145       141       134       138       132       136        98        98       128       128       140       140       135       137       140       138 
dram[28]:       139       141       136       134       133       136        97        94       128       127       137       141       140       136       131       137 
dram[29]:       140       142       131       140       133       135        98        96       127       127       138       144       144       141       149       142 
dram[30]:       142       138       135       135       134       136       100        94       134       134       142       144       135       143       137       140 
dram[31]:       135       141       133       136       137       133        95        97       130       132       144       150       140       142       138       139 
total dram reads = 67841
bank skew: 154/89 = 1.73
chip skew: 2145/2087 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1089       821       793       787       781       800       851       808      1039      1007       946       923       820       826       840       871
dram[1]:        772       829       763       809       827       802       804       809       958       980       870       854       825       830       843       816
dram[2]:        790       811       788       818       821       819       841       876       993       984       925       890       820       827       850       840
dram[3]:        848       797       851       798       823       822       812       834       956      1002       884       861       809       835       869       798
dram[4]:        831       818       826       816       846       815       819       823       952       938       931       880       841       844       828       804
dram[5]:        811       786       828       852       800       824       853       843       961       955       883       853       831       799       794       823
dram[6]:        807       821       815       814       813       837       825       841       928       893       886       848       807       858       814       867
dram[7]:        786       782       822       851       795       830       815       847      1015       990       915       875       805       820       810       811
dram[8]:        803       811       823       854       852       835       845       820      1007       962       887       914       808       844       843       792
dram[9]:        816       806       842       797       825       837       837       851       957      1025       884       908       815       833       863       826
dram[10]:        819       799       819       805       827       849       829       798       935       968       881       927       792       839       807       844
dram[11]:        814       831       846       821       819       826       866       793       976       988       843       850       856       830       848       843
dram[12]:        849       830       832       797       805       817       814       792       945       973       889       880       825       813       830       859
dram[13]:        827       825       795       883       813       803       822       801      1001      1049       869       831       822       860       829       860
dram[14]:        819       826       819       814       847       811       868       817      1031       987       866       887       776       778       855       826
dram[15]:        825       820       809       814       808       789       784       838      1010       995       860       857       826       864       868       849
dram[16]:        799       799       826       834       801       812       817       821       953       964       851       926       837       818       845       852
dram[17]:        804       814       810       825       814       801       818       825       991      1002       858       871       843       840       855       831
dram[18]:        831       834       818       798       813       812       838       818       932       977       849       873       836       826       845       839
dram[19]:        809       825       836       837       787       816       823       810      1026      1044       850       875       831       812       847       804
dram[20]:        803       836       846       838       828       767       823       864       984      1019       874       905       817       814       833       821
dram[21]:        809       825       835       825       824       822       839       816       984       988       847       834       849       834       841       827
dram[22]:        822       786       806       824       771       801       805       817       936       943       865       909       824       823       819       813
dram[23]:        824       834       816       830       826       831       815       802       926      1027       861       844       833       831       835       874
dram[24]:        827       831       784       812       817       799       788       834       950       986       883       899       814       803       826       825
dram[25]:        821       791       826       831       835       816       823       830       984       987       863       854       818       828       828       828
dram[26]:        806       820      1716       798       846       792       816       847       963       972       873       862       858       815       817       860
dram[27]:        803       820       807       810       826       824       805       839       992      1014       852       858       828       838       813       830
dram[28]:        825       799       815       828       820       809       844       872       975       984       941       897       809       832       870       843
dram[29]:        802       820       845       801       820       818       807       845      1037      1099       868       862       843       814       792       825
dram[30]:        815       835       840       811       812       800       803       826       947       955       849       894       847       816       835       823
dram[31]:        838       805       806       808       819       825       846       803      1005      1011       845       857       816       838       835       824
maximum mf latency per bank:
dram[0]:        375       369       343       320       329       381       325       341       491       362       507       366       336       340       346       342
dram[1]:        349       324       321       322       334       358       336       338       331       353       460       408       333       369       340       361
dram[2]:        363       342       337       338       346       349       333       352       466       349       485       338       337       362       346       340
dram[3]:        344       362       341       360       351       333       350       354       336       355       404       351       343       344       358       342
dram[4]:        331       355       338       347       342       333       331       336       340       354       406       345       341       348       354       332
dram[5]:        336       329       344       390       336       369       354       346       335       382       351       332       347       362       331       333
dram[6]:        331       330       340       372       337       357       328       333       333       334       361       371       343       328       334       343
dram[7]:        337       332       349       334       357       332       401       388       332       340       361       379       336       338       343       341
dram[8]:        332       330       331       330       348       334       393       392       332       367       389       444       332       339       349       351
dram[9]:        343       332       330       373       334       349       364       337       335       374       388       442       342       334       370       363
dram[10]:        341       334       328       376       355       330       358       329       332       348       341       337       368       335       370       342
dram[11]:        340       344       392       355       379       342       355       392       363       380       335       336       355       349       370       364
dram[12]:        375       353       397       331       364       339       357       339       363       390       344       371       378       342       361       372
dram[13]:        339       349       350       331       318       333       341       348       340       367       334       331       339       355       356       363
dram[14]:        340       342       382       348       329       332       335       346       347       376       385       449       334       350       356       336
dram[15]:        349       362       348       346       333       343       336       352       357       346       375       436       333       348       367       375
dram[16]:        381       340       347       335       326       372       330       377       381       339       375       432       341       327       370       359
dram[17]:        363       379       335       333       373       325       336       330       357       388       358       442       332       336       352       335
dram[18]:        324       364       332       358       366       326       326       333       365       390       383       366       334       356       347       365
dram[19]:        341       353       360       345       333       358       334       344       331       395       332       335       364       336       348       355
dram[20]:        346       324       355       336       345       374       332       375       332       399       334       344       333       336       329       356
dram[21]:        370       359       364       344       376       357       330       368       333       374       332       338       345       349       353       380
dram[22]:        346       322       323       341       350       350       353       353       331       375       384       425       335       352       376       385
dram[23]:        357       343       330       346       332       350       331       353       337       363       378       423       371       360       333       404
dram[24]:        372       327       328       345       363       336       370       355       332       378       363       429       368       329       333       350
dram[25]:        367       365       369       331       332       368       337       348       340       378       355       410       352       333       369       340
dram[26]:        380       330       342       343       331       382       352       348       346       384       347       346       349       371       371       385
dram[27]:        379       352       337       357       344       359       340       336       354       378       333       380       348       338       371       392
dram[28]:        372       372       331       358       382       390       341       339       358       375       335       338       342       354       335       360
dram[29]:        399       363       336       361       330       340       337       332       338       335       334       365       354       362       352       354
dram[30]:        352       334       353       340       330       347       334       333       339       332       357       391       367       378       364       343
dram[31]:        362       376       320       341       342       332       344       338       334       402       367       388       353       346       339       350
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40800 n_act=132 n_pre=116 n_ref_event=0 n_req=2131 n_rd=2131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04938
n_activity=8127 dram_eff=0.2622
bk0: 153a 42692i bk1: 142a 42731i bk2: 140a 42828i bk3: 138a 42948i bk4: 141a 42808i bk5: 138a 42834i bk6: 100a 42988i bk7: 98a 42899i bk8: 125a 42837i bk9: 128a 42893i bk10: 142a 42957i bk11: 137a 42885i bk12: 136a 42869i bk13: 146a 42830i bk14: 136a 42871i bk15: 131a 42956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938057
Row_Buffer_Locality_read = 0.938057
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282008
Bank_Level_Parallism_Col = 1.285467
Bank_Level_Parallism_Ready = 1.080244
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.285219 

BW Util details:
bwutil = 0.049381 
total_CMD = 43154 
util_bw = 2131 
Wasted_Col = 2013 
Wasted_Row = 1136 
Idle = 37874 

BW Util Bottlenecks: 
RCDc_limit = 1430 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 696 
rwq = 0 
CCDLc_limit_alone = 696 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40800 
Read = 2131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 132 
n_pre = 116 
n_ref = 0 
n_req = 2131 
total_req = 2131 

Dual Bus Interface Util: 
issued_total_row = 248 
issued_total_col = 2131 
Row_Bus_Util =  0.005747 
CoL_Bus_Util = 0.049381 
Either_Row_CoL_Bus_Util = 0.054549 
Issued_on_Two_Bus_Simul_Util = 0.000579 
issued_two_Eff = 0.010620 
queue_avg = 0.325254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.325254
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40759 n_act=143 n_pre=127 n_ref_event=0 n_req=2145 n_rd=2145 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04971
n_activity=8179 dram_eff=0.2623
bk0: 150a 42752i bk1: 135a 42838i bk2: 146a 42682i bk3: 135a 42865i bk4: 133a 42919i bk5: 137a 42823i bk6: 110a 42739i bk7: 97a 42944i bk8: 128a 42791i bk9: 132a 42745i bk10: 143a 42841i bk11: 141a 42835i bk12: 137a 42946i bk13: 141a 42868i bk14: 139a 42933i bk15: 141a 42871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.376240
Bank_Level_Parallism_Col = 1.346276
Bank_Level_Parallism_Ready = 1.115618
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.341880 

BW Util details:
bwutil = 0.049706 
total_CMD = 43154 
util_bw = 2145 
Wasted_Col = 2053 
Wasted_Row = 1046 
Idle = 37910 

BW Util Bottlenecks: 
RCDc_limit = 1526 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 753 
rwq = 0 
CCDLc_limit_alone = 753 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40759 
Read = 2145 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 143 
n_pre = 127 
n_ref = 0 
n_req = 2145 
total_req = 2145 

Dual Bus Interface Util: 
issued_total_row = 270 
issued_total_col = 2145 
Row_Bus_Util =  0.006257 
CoL_Bus_Util = 0.049706 
Either_Row_CoL_Bus_Util = 0.055499 
Issued_on_Two_Bus_Simul_Util = 0.000463 
issued_two_Eff = 0.008351 
queue_avg = 0.301757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.301757
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40823 n_act=130 n_pre=114 n_ref_event=0 n_req=2102 n_rd=2102 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04871
n_activity=7843 dram_eff=0.268
bk0: 147a 42856i bk1: 138a 42938i bk2: 139a 42809i bk3: 134a 42891i bk4: 134a 42909i bk5: 141a 42758i bk6: 107a 42843i bk7: 89a 43014i bk8: 120a 42901i bk9: 127a 42860i bk10: 137a 42808i bk11: 139a 42828i bk12: 137a 42846i bk13: 138a 42792i bk14: 137a 42902i bk15: 138a 42885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938154
Row_Buffer_Locality_read = 0.938154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.326627
Bank_Level_Parallism_Col = 1.310214
Bank_Level_Parallism_Ready = 1.075642
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.306179 

BW Util details:
bwutil = 0.048709 
total_CMD = 43154 
util_bw = 2102 
Wasted_Col = 1958 
Wasted_Row = 1010 
Idle = 38084 

BW Util Bottlenecks: 
RCDc_limit = 1385 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 761 
rwq = 0 
CCDLc_limit_alone = 761 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40823 
Read = 2102 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 130 
n_pre = 114 
n_ref = 0 
n_req = 2102 
total_req = 2102 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 2102 
Row_Bus_Util =  0.005654 
CoL_Bus_Util = 0.048709 
Either_Row_CoL_Bus_Util = 0.054016 
Issued_on_Two_Bus_Simul_Util = 0.000348 
issued_two_Eff = 0.006435 
queue_avg = 0.278584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.278584
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40795 n_act=137 n_pre=121 n_ref_event=0 n_req=2125 n_rd=2125 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04924
n_activity=8109 dram_eff=0.2621
bk0: 136a 42866i bk1: 144a 42746i bk2: 132a 42915i bk3: 139a 42820i bk4: 137a 42884i bk5: 132a 42940i bk6: 107a 42875i bk7: 94a 43040i bk8: 123a 42880i bk9: 129a 42859i bk10: 142a 42805i bk11: 142a 42805i bk12: 145a 42629i bk13: 141a 42890i bk14: 135a 42911i bk15: 147a 42715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935529
Row_Buffer_Locality_read = 0.935529
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316739
Bank_Level_Parallism_Col = 1.304911
Bank_Level_Parallism_Ready = 1.080000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.303445 

BW Util details:
bwutil = 0.049242 
total_CMD = 43154 
util_bw = 2125 
Wasted_Col = 2072 
Wasted_Row = 1126 
Idle = 37831 

BW Util Bottlenecks: 
RCDc_limit = 1485 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 746 
rwq = 0 
CCDLc_limit_alone = 746 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40795 
Read = 2125 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 137 
n_pre = 121 
n_ref = 0 
n_req = 2125 
total_req = 2125 

Dual Bus Interface Util: 
issued_total_row = 258 
issued_total_col = 2125 
Row_Bus_Util =  0.005979 
CoL_Bus_Util = 0.049242 
Either_Row_CoL_Bus_Util = 0.054665 
Issued_on_Two_Bus_Simul_Util = 0.000556 
issued_two_Eff = 0.010174 
queue_avg = 0.275177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.275177
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40834 n_act=126 n_pre=110 n_ref_event=0 n_req=2108 n_rd=2108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04885
n_activity=7619 dram_eff=0.2767
bk0: 133a 42990i bk1: 136a 42860i bk2: 137a 42913i bk3: 137a 42895i bk4: 133a 42945i bk5: 140a 42799i bk6: 108a 42846i bk7: 95a 42951i bk8: 121a 42933i bk9: 137a 42780i bk10: 135a 42938i bk11: 139a 42807i bk12: 137a 42907i bk13: 139a 42858i bk14: 140a 42806i bk15: 141a 42705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940228
Row_Buffer_Locality_read = 0.940228
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.328331
Bank_Level_Parallism_Col = 1.312373
Bank_Level_Parallism_Ready = 1.081120
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.311100 

BW Util details:
bwutil = 0.048848 
total_CMD = 43154 
util_bw = 2108 
Wasted_Col = 1914 
Wasted_Row = 976 
Idle = 38156 

BW Util Bottlenecks: 
RCDc_limit = 1346 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 727 
rwq = 0 
CCDLc_limit_alone = 727 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40834 
Read = 2108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 126 
n_pre = 110 
n_ref = 0 
n_req = 2108 
total_req = 2108 

Dual Bus Interface Util: 
issued_total_row = 236 
issued_total_col = 2108 
Row_Bus_Util =  0.005469 
CoL_Bus_Util = 0.048848 
Either_Row_CoL_Bus_Util = 0.053761 
Issued_on_Two_Bus_Simul_Util = 0.000556 
issued_two_Eff = 0.010345 
queue_avg = 0.284307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.284307
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40794 n_act=138 n_pre=122 n_ref_event=0 n_req=2120 n_rd=2120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04913
n_activity=8085 dram_eff=0.2622
bk0: 136a 42942i bk1: 142a 42796i bk2: 137a 42891i bk3: 136a 42859i bk4: 140a 42802i bk5: 134a 42871i bk6: 105a 42863i bk7: 96a 42921i bk8: 121a 42923i bk9: 136a 42648i bk10: 138a 42828i bk11: 141a 42775i bk12: 137a 42944i bk13: 142a 42877i bk14: 144a 42754i bk15: 135a 42894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934906
Row_Buffer_Locality_read = 0.934906
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.337156
Bank_Level_Parallism_Col = 1.340436
Bank_Level_Parallism_Ready = 1.110377
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333417 

BW Util details:
bwutil = 0.049126 
total_CMD = 43154 
util_bw = 2120 
Wasted_Col = 1975 
Wasted_Row = 1137 
Idle = 37922 

BW Util Bottlenecks: 
RCDc_limit = 1480 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 694 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40794 
Read = 2120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 2120 
total_req = 2120 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 2120 
Row_Bus_Util =  0.006025 
CoL_Bus_Util = 0.049126 
Either_Row_CoL_Bus_Util = 0.054688 
Issued_on_Two_Bus_Simul_Util = 0.000463 
issued_two_Eff = 0.008475 
queue_avg = 0.271192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.271192
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40818 n_act=128 n_pre=112 n_ref_event=0 n_req=2117 n_rd=2117 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04906
n_activity=7970 dram_eff=0.2656
bk0: 141a 42847i bk1: 137a 42860i bk2: 136a 42861i bk3: 134a 42903i bk4: 137a 42928i bk5: 131a 42896i bk6: 105a 42915i bk7: 95a 43011i bk8: 124a 42881i bk9: 141a 42740i bk10: 144a 42827i bk11: 145a 42784i bk12: 144a 42800i bk13: 134a 42922i bk14: 140a 42767i bk15: 129a 42979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939537
Row_Buffer_Locality_read = 0.939537
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.313350
Bank_Level_Parallism_Col = 1.294769
Bank_Level_Parallism_Ready = 1.100142
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.287223 

BW Util details:
bwutil = 0.049057 
total_CMD = 43154 
util_bw = 2117 
Wasted_Col = 1954 
Wasted_Row = 1000 
Idle = 38083 

BW Util Bottlenecks: 
RCDc_limit = 1366 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 728 
rwq = 0 
CCDLc_limit_alone = 728 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40818 
Read = 2117 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 2117 
total_req = 2117 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 2117 
Row_Bus_Util =  0.005561 
CoL_Bus_Util = 0.049057 
Either_Row_CoL_Bus_Util = 0.054132 
Issued_on_Two_Bus_Simul_Util = 0.000487 
issued_two_Eff = 0.008990 
queue_avg = 0.237823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.237823
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40816 n_act=131 n_pre=115 n_ref_event=0 n_req=2115 n_rd=2115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04901
n_activity=7824 dram_eff=0.2703
bk0: 143a 42814i bk1: 141a 42843i bk2: 137a 42810i bk3: 131a 42958i bk4: 138a 42869i bk5: 133a 42984i bk6: 105a 42863i bk7: 93a 42968i bk8: 119a 42995i bk9: 128a 42835i bk10: 138a 42862i bk11: 138a 42881i bk12: 145a 42780i bk13: 139a 42809i bk14: 144a 42704i bk15: 143a 42730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938061
Row_Buffer_Locality_read = 0.938061
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.354750
Bank_Level_Parallism_Col = 1.333417
Bank_Level_Parallism_Ready = 1.103073
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.324399 

BW Util details:
bwutil = 0.049011 
total_CMD = 43154 
util_bw = 2115 
Wasted_Col = 1973 
Wasted_Row = 986 
Idle = 38080 

BW Util Bottlenecks: 
RCDc_limit = 1411 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 749 
rwq = 0 
CCDLc_limit_alone = 749 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40816 
Read = 2115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 131 
n_pre = 115 
n_ref = 0 
n_req = 2115 
total_req = 2115 

Dual Bus Interface Util: 
issued_total_row = 246 
issued_total_col = 2115 
Row_Bus_Util =  0.005701 
CoL_Bus_Util = 0.049011 
Either_Row_CoL_Bus_Util = 0.054178 
Issued_on_Two_Bus_Simul_Util = 0.000533 
issued_two_Eff = 0.009837 
queue_avg = 0.283821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.283821
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40845 n_act=123 n_pre=107 n_ref_event=0 n_req=2110 n_rd=2110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04889
n_activity=7791 dram_eff=0.2708
bk0: 142a 42860i bk1: 139a 42926i bk2: 133a 42939i bk3: 139a 42926i bk4: 130a 42994i bk5: 134a 42919i bk6: 105a 42879i bk7: 96a 42933i bk8: 127a 42917i bk9: 136a 42761i bk10: 142a 42729i bk11: 140a 42786i bk12: 137a 42864i bk13: 132a 42953i bk14: 137a 42838i bk15: 141a 42720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941706
Row_Buffer_Locality_read = 0.941706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.317829
Bank_Level_Parallism_Col = 1.301484
Bank_Level_Parallism_Ready = 1.096209
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.298466 

BW Util details:
bwutil = 0.048895 
total_CMD = 43154 
util_bw = 2110 
Wasted_Col = 1957 
Wasted_Row = 964 
Idle = 38123 

BW Util Bottlenecks: 
RCDc_limit = 1307 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 784 
rwq = 0 
CCDLc_limit_alone = 784 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40845 
Read = 2110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 123 
n_pre = 107 
n_ref = 0 
n_req = 2110 
total_req = 2110 

Dual Bus Interface Util: 
issued_total_row = 230 
issued_total_col = 2110 
Row_Bus_Util =  0.005330 
CoL_Bus_Util = 0.048895 
Either_Row_CoL_Bus_Util = 0.053506 
Issued_on_Two_Bus_Simul_Util = 0.000718 
issued_two_Eff = 0.013426 
queue_avg = 0.295291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.295291
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40802 n_act=136 n_pre=120 n_ref_event=0 n_req=2127 n_rd=2127 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04929
n_activity=8100 dram_eff=0.2626
bk0: 141a 42739i bk1: 139a 42896i bk2: 138a 42866i bk3: 141a 42692i bk4: 133a 42904i bk5: 134a 42967i bk6: 99a 43005i bk7: 96a 42876i bk8: 137a 42701i bk9: 132a 42805i bk10: 141a 42828i bk11: 144a 42600i bk12: 139a 42901i bk13: 138a 42986i bk14: 135a 42925i bk15: 140a 42898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936060
Row_Buffer_Locality_read = 0.936060
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.332699
Bank_Level_Parallism_Col = 1.333994
Bank_Level_Parallism_Ready = 1.143394
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.326566 

BW Util details:
bwutil = 0.049289 
total_CMD = 43154 
util_bw = 2127 
Wasted_Col = 2014 
Wasted_Row = 1113 
Idle = 37900 

BW Util Bottlenecks: 
RCDc_limit = 1451 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 748 
rwq = 0 
CCDLc_limit_alone = 748 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40802 
Read = 2127 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 2127 
total_req = 2127 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 2127 
Row_Bus_Util =  0.005932 
CoL_Bus_Util = 0.049289 
Either_Row_CoL_Bus_Util = 0.054502 
Issued_on_Two_Bus_Simul_Util = 0.000718 
issued_two_Eff = 0.013180 
queue_avg = 0.336724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.336724
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40835 n_act=119 n_pre=103 n_ref_event=0 n_req=2115 n_rd=2115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04901
n_activity=7912 dram_eff=0.2673
bk0: 139a 42922i bk1: 141a 42701i bk2: 137a 42915i bk3: 136a 42856i bk4: 136a 42851i bk5: 131a 42982i bk6: 96a 42954i bk7: 101a 42924i bk8: 130a 42984i bk9: 127a 42972i bk10: 141a 42763i bk11: 137a 42892i bk12: 148a 42672i bk13: 136a 42991i bk14: 143a 42823i bk15: 136a 42909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943735
Row_Buffer_Locality_read = 0.943735
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.276243
Bank_Level_Parallism_Col = 1.282923
Bank_Level_Parallism_Ready = 1.074232
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.282669 

BW Util details:
bwutil = 0.049011 
total_CMD = 43154 
util_bw = 2115 
Wasted_Col = 1924 
Wasted_Row = 1029 
Idle = 38086 

BW Util Bottlenecks: 
RCDc_limit = 1287 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 731 
rwq = 0 
CCDLc_limit_alone = 731 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40835 
Read = 2115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 2115 
total_req = 2115 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 2115 
Row_Bus_Util =  0.005144 
CoL_Bus_Util = 0.049011 
Either_Row_CoL_Bus_Util = 0.053738 
Issued_on_Two_Bus_Simul_Util = 0.000417 
issued_two_Eff = 0.007762 
queue_avg = 0.287899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.287899
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40870 n_act=106 n_pre=90 n_ref_event=0 n_req=2109 n_rd=2109 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04887
n_activity=7397 dram_eff=0.2851
bk0: 140a 42810i bk1: 131a 42986i bk2: 132a 42937i bk3: 139a 42871i bk4: 137a 42878i bk5: 136a 42939i bk6: 103a 42920i bk7: 97a 42993i bk8: 132a 42908i bk9: 137a 42807i bk10: 142a 42857i bk11: 144a 42871i bk12: 132a 42957i bk13: 136a 42867i bk14: 133a 42959i bk15: 138a 42871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949739
Row_Buffer_Locality_read = 0.949739
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300169
Bank_Level_Parallism_Col = 1.303510
Bank_Level_Parallism_Ready = 1.079659
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.303510 

BW Util details:
bwutil = 0.048871 
total_CMD = 43154 
util_bw = 2109 
Wasted_Col = 1763 
Wasted_Row = 852 
Idle = 38430 

BW Util Bottlenecks: 
RCDc_limit = 1134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 738 
rwq = 0 
CCDLc_limit_alone = 738 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40870 
Read = 2109 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 2109 
total_req = 2109 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 2109 
Row_Bus_Util =  0.004542 
CoL_Bus_Util = 0.048871 
Either_Row_CoL_Bus_Util = 0.052927 
Issued_on_Two_Bus_Simul_Util = 0.000487 
issued_two_Eff = 0.009194 
queue_avg = 0.372341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.372341
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40776 n_act=144 n_pre=128 n_ref_event=0 n_req=2134 n_rd=2134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04945
n_activity=8481 dram_eff=0.2516
bk0: 137a 42939i bk1: 135a 42899i bk2: 135a 42862i bk3: 141a 42736i bk4: 137a 42881i bk5: 132a 42926i bk6: 102a 42991i bk7: 104a 42784i bk8: 135a 42842i bk9: 137a 42667i bk10: 139a 42929i bk11: 146a 42688i bk12: 143a 42666i bk13: 139a 42858i bk14: 136a 42909i bk15: 136a 42834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932521
Row_Buffer_Locality_read = 0.932521
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.305778
Bank_Level_Parallism_Col = 1.288788
Bank_Level_Parallism_Ready = 1.076382
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.286158 

BW Util details:
bwutil = 0.049451 
total_CMD = 43154 
util_bw = 2134 
Wasted_Col = 2155 
Wasted_Row = 1215 
Idle = 37650 

BW Util Bottlenecks: 
RCDc_limit = 1535 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 790 
rwq = 0 
CCDLc_limit_alone = 790 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40776 
Read = 2134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 2134 
total_req = 2134 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 2134 
Row_Bus_Util =  0.006303 
CoL_Bus_Util = 0.049451 
Either_Row_CoL_Bus_Util = 0.055105 
Issued_on_Two_Bus_Simul_Util = 0.000649 
issued_two_Eff = 0.011775 
queue_avg = 0.362863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.362863
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40817 n_act=128 n_pre=112 n_ref_event=0 n_req=2120 n_rd=2120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04913
n_activity=8016 dram_eff=0.2645
bk0: 139a 42841i bk1: 140a 42928i bk2: 136a 42840i bk3: 132a 42911i bk4: 136a 42904i bk5: 140a 42854i bk6: 98a 42930i bk7: 99a 42895i bk8: 131a 42843i bk9: 128a 42879i bk10: 140a 42898i bk11: 154a 42599i bk12: 138a 42840i bk13: 138a 42879i bk14: 140a 42858i bk15: 131a 42984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939623
Row_Buffer_Locality_read = 0.939623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297889
Bank_Level_Parallism_Col = 1.293198
Bank_Level_Parallism_Ready = 1.073113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.291708 

BW Util details:
bwutil = 0.049126 
total_CMD = 43154 
util_bw = 2120 
Wasted_Col = 2008 
Wasted_Row = 1035 
Idle = 37991 

BW Util Bottlenecks: 
RCDc_limit = 1376 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 767 
rwq = 0 
CCDLc_limit_alone = 767 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40817 
Read = 2120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 2120 
total_req = 2120 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 2120 
Row_Bus_Util =  0.005561 
CoL_Bus_Util = 0.049126 
Either_Row_CoL_Bus_Util = 0.054155 
Issued_on_Two_Bus_Simul_Util = 0.000533 
issued_two_Eff = 0.009842 
queue_avg = 0.286300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.2863
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40795 n_act=134 n_pre=118 n_ref_event=0 n_req=2131 n_rd=2131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04938
n_activity=7875 dram_eff=0.2706
bk0: 135a 42991i bk1: 143a 42765i bk2: 138a 42923i bk3: 140a 42765i bk4: 134a 42925i bk5: 137a 42894i bk6: 97a 42853i bk7: 95a 42890i bk8: 133a 42849i bk9: 135a 42832i bk10: 138a 42933i bk11: 140a 42803i bk12: 147a 42751i bk13: 148a 42771i bk14: 134a 42923i bk15: 137a 42917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937119
Row_Buffer_Locality_read = 0.937119
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.363636
Bank_Level_Parallism_Col = 1.335973
Bank_Level_Parallism_Ready = 1.063820
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.329842 

BW Util details:
bwutil = 0.049381 
total_CMD = 43154 
util_bw = 2131 
Wasted_Col = 1873 
Wasted_Row = 990 
Idle = 38160 

BW Util Bottlenecks: 
RCDc_limit = 1418 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 712 
rwq = 0 
CCDLc_limit_alone = 712 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40795 
Read = 2131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 2131 
total_req = 2131 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 2131 
Row_Bus_Util =  0.005840 
CoL_Bus_Util = 0.049381 
Either_Row_CoL_Bus_Util = 0.054665 
Issued_on_Two_Bus_Simul_Util = 0.000556 
issued_two_Eff = 0.010174 
queue_avg = 0.337443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.337443
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40785 n_act=137 n_pre=121 n_ref_event=0 n_req=2130 n_rd=2130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04936
n_activity=8491 dram_eff=0.2509
bk0: 141a 42838i bk1: 138a 42834i bk2: 137a 42863i bk3: 136a 42871i bk4: 137a 42880i bk5: 140a 42786i bk6: 102a 42782i bk7: 97a 42954i bk8: 130a 42865i bk9: 132a 42827i bk10: 142a 42959i bk11: 144a 42772i bk12: 146a 42839i bk13: 136a 42856i bk14: 134a 42915i bk15: 138a 42889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935681
Row_Buffer_Locality_read = 0.935681
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.272997
Bank_Level_Parallism_Col = 1.271125
Bank_Level_Parallism_Ready = 1.076995
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266538 

BW Util details:
bwutil = 0.049358 
total_CMD = 43154 
util_bw = 2130 
Wasted_Col = 2121 
Wasted_Row = 1141 
Idle = 37762 

BW Util Bottlenecks: 
RCDc_limit = 1471 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 775 
rwq = 0 
CCDLc_limit_alone = 775 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40785 
Read = 2130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 137 
n_pre = 121 
n_ref = 0 
n_req = 2130 
total_req = 2130 

Dual Bus Interface Util: 
issued_total_row = 258 
issued_total_col = 2130 
Row_Bus_Util =  0.005979 
CoL_Bus_Util = 0.049358 
Either_Row_CoL_Bus_Util = 0.054896 
Issued_on_Two_Bus_Simul_Util = 0.000440 
issued_two_Eff = 0.008020 
queue_avg = 0.302336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.302336
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40787 n_act=141 n_pre=125 n_ref_event=0 n_req=2129 n_rd=2129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04933
n_activity=8105 dram_eff=0.2627
bk0: 141a 42751i bk1: 138a 42969i bk2: 133a 42909i bk3: 140a 42777i bk4: 136a 43001i bk5: 138a 42813i bk6: 97a 42916i bk7: 100a 42814i bk8: 130a 42853i bk9: 131a 42771i bk10: 143a 42755i bk11: 140a 42766i bk12: 138a 43012i bk13: 146a 42732i bk14: 140a 42780i bk15: 138a 42792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933772
Row_Buffer_Locality_read = 0.933772
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.317315
Bank_Level_Parallism_Col = 1.299856
Bank_Level_Parallism_Ready = 1.102865
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.294104 

BW Util details:
bwutil = 0.049335 
total_CMD = 43154 
util_bw = 2129 
Wasted_Col = 2148 
Wasted_Row = 1175 
Idle = 37702 

BW Util Bottlenecks: 
RCDc_limit = 1506 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 803 
rwq = 0 
CCDLc_limit_alone = 803 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40787 
Read = 2129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 2129 
total_req = 2129 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 2129 
Row_Bus_Util =  0.006164 
CoL_Bus_Util = 0.049335 
Either_Row_CoL_Bus_Util = 0.054850 
Issued_on_Two_Bus_Simul_Util = 0.000649 
issued_two_Eff = 0.011829 
queue_avg = 0.331557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.331557
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40788 n_act=144 n_pre=128 n_ref_event=0 n_req=2116 n_rd=2116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04903
n_activity=8359 dram_eff=0.2531
bk0: 140a 42820i bk1: 142a 42745i bk2: 138a 42879i bk3: 131a 42934i bk4: 136a 42858i bk5: 137a 42818i bk6: 100a 42929i bk7: 93a 42995i bk8: 134a 42746i bk9: 135a 42704i bk10: 139a 42818i bk11: 139a 42759i bk12: 135a 42945i bk13: 139a 42786i bk14: 142a 42818i bk15: 136a 42843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931947
Row_Buffer_Locality_read = 0.931947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.332406
Bank_Level_Parallism_Col = 1.311191
Bank_Level_Parallism_Ready = 1.120510
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.307341 

BW Util details:
bwutil = 0.049034 
total_CMD = 43154 
util_bw = 2116 
Wasted_Col = 2145 
Wasted_Row = 1130 
Idle = 37763 

BW Util Bottlenecks: 
RCDc_limit = 1574 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 766 
rwq = 0 
CCDLc_limit_alone = 766 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40788 
Read = 2116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 2116 
total_req = 2116 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 2116 
Row_Bus_Util =  0.006303 
CoL_Bus_Util = 0.049034 
Either_Row_CoL_Bus_Util = 0.054827 
Issued_on_Two_Bus_Simul_Util = 0.000510 
issued_two_Eff = 0.009298 
queue_avg = 0.322635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.322635
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40815 n_act=128 n_pre=112 n_ref_event=0 n_req=2120 n_rd=2120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04913
n_activity=8017 dram_eff=0.2644
bk0: 137a 42900i bk1: 138a 42868i bk2: 135a 42859i bk3: 136a 42860i bk4: 134a 42961i bk5: 134a 42889i bk6: 100a 42881i bk7: 94a 43001i bk8: 135a 42791i bk9: 130a 42917i bk10: 148a 42611i bk11: 145a 42700i bk12: 142a 42910i bk13: 141a 42865i bk14: 135a 42920i bk15: 136a 42940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939623
Row_Buffer_Locality_read = 0.939623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.289090
Bank_Level_Parallism_Col = 1.280148
Bank_Level_Parallism_Ready = 1.076887
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.279655 

BW Util details:
bwutil = 0.049126 
total_CMD = 43154 
util_bw = 2120 
Wasted_Col = 2035 
Wasted_Row = 1051 
Idle = 37948 

BW Util Bottlenecks: 
RCDc_limit = 1380 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 784 
rwq = 0 
CCDLc_limit_alone = 784 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40815 
Read = 2120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 2120 
total_req = 2120 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 2120 
Row_Bus_Util =  0.005561 
CoL_Bus_Util = 0.049126 
Either_Row_CoL_Bus_Util = 0.054201 
Issued_on_Two_Bus_Simul_Util = 0.000487 
issued_two_Eff = 0.008978 
queue_avg = 0.317815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.317815
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40846 n_act=129 n_pre=113 n_ref_event=0 n_req=2091 n_rd=2091 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04845
n_activity=7880 dram_eff=0.2654
bk0: 137a 42883i bk1: 137a 42852i bk2: 133a 42941i bk3: 134a 42890i bk4: 143a 42745i bk5: 134a 42891i bk6: 94a 42974i bk7: 94a 42930i bk8: 127a 42936i bk9: 133a 42749i bk10: 136a 42889i bk11: 136a 42846i bk12: 137a 42821i bk13: 137a 42897i bk14: 140a 42791i bk15: 139a 42812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938307
Row_Buffer_Locality_read = 0.938307
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.335723
Bank_Level_Parallism_Col = 1.321710
Bank_Level_Parallism_Ready = 1.073649
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.316365 

BW Util details:
bwutil = 0.048454 
total_CMD = 43154 
util_bw = 2091 
Wasted_Col = 1933 
Wasted_Row = 998 
Idle = 38132 

BW Util Bottlenecks: 
RCDc_limit = 1371 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 716 
rwq = 0 
CCDLc_limit_alone = 716 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40846 
Read = 2091 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 129 
n_pre = 113 
n_ref = 0 
n_req = 2091 
total_req = 2091 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 2091 
Row_Bus_Util =  0.005608 
CoL_Bus_Util = 0.048454 
Either_Row_CoL_Bus_Util = 0.053483 
Issued_on_Two_Bus_Simul_Util = 0.000579 
issued_two_Eff = 0.010832 
queue_avg = 0.339783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.339783
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40822 n_act=128 n_pre=112 n_ref_event=0 n_req=2115 n_rd=2115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04901
n_activity=7970 dram_eff=0.2654
bk0: 142a 42788i bk1: 133a 42958i bk2: 142a 42842i bk3: 135a 42899i bk4: 137a 42858i bk5: 146a 42671i bk6: 97a 42911i bk7: 94a 43045i bk8: 127a 42866i bk9: 128a 42861i bk10: 139a 42822i bk11: 140a 42843i bk12: 138a 43001i bk13: 141a 42784i bk14: 138a 42895i bk15: 138a 42800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939480
Row_Buffer_Locality_read = 0.939480
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.319812
Bank_Level_Parallism_Col = 1.323019
Bank_Level_Parallism_Ready = 1.086998
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.322516 

BW Util details:
bwutil = 0.049011 
total_CMD = 43154 
util_bw = 2115 
Wasted_Col = 1959 
Wasted_Row = 1029 
Idle = 38051 

BW Util Bottlenecks: 
RCDc_limit = 1371 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40822 
Read = 2115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 2115 
total_req = 2115 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 2115 
Row_Bus_Util =  0.005561 
CoL_Bus_Util = 0.049011 
Either_Row_CoL_Bus_Util = 0.054039 
Issued_on_Two_Bus_Simul_Util = 0.000533 
issued_two_Eff = 0.009863 
queue_avg = 0.331974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.331974
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40844 n_act=117 n_pre=101 n_ref_event=0 n_req=2116 n_rd=2116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04903
n_activity=7805 dram_eff=0.2711
bk0: 142a 42706i bk1: 136a 42898i bk2: 136a 42840i bk3: 135a 42918i bk4: 137a 42814i bk5: 135a 42927i bk6: 91a 43054i bk7: 100a 42854i bk8: 127a 42913i bk9: 135a 42903i bk10: 139a 42912i bk11: 146a 42764i bk12: 139a 42926i bk13: 136a 42960i bk14: 138a 42910i bk15: 144a 42695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944707
Row_Buffer_Locality_read = 0.944707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.319311
Bank_Level_Parallism_Col = 1.311665
Bank_Level_Parallism_Ready = 1.119093
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.309650 

BW Util details:
bwutil = 0.049034 
total_CMD = 43154 
util_bw = 2116 
Wasted_Col = 1940 
Wasted_Row = 936 
Idle = 38162 

BW Util Bottlenecks: 
RCDc_limit = 1271 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 798 
rwq = 0 
CCDLc_limit_alone = 798 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40844 
Read = 2116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 117 
n_pre = 101 
n_ref = 0 
n_req = 2116 
total_req = 2116 

Dual Bus Interface Util: 
issued_total_row = 218 
issued_total_col = 2116 
Row_Bus_Util =  0.005052 
CoL_Bus_Util = 0.049034 
Either_Row_CoL_Bus_Util = 0.053529 
Issued_on_Two_Bus_Simul_Util = 0.000556 
issued_two_Eff = 0.010390 
queue_avg = 0.353942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.353942
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40760 n_act=147 n_pre=131 n_ref_event=0 n_req=2139 n_rd=2139 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04957
n_activity=8465 dram_eff=0.2527
bk0: 140a 42895i bk1: 143a 42706i bk2: 139a 42835i bk3: 136a 42879i bk4: 141a 42797i bk5: 136a 42894i bk6: 99a 42807i bk7: 97a 42924i bk8: 134a 42867i bk9: 142a 42771i bk10: 139a 42859i bk11: 135a 42816i bk12: 137a 42931i bk13: 139a 42862i bk14: 138a 42810i bk15: 144a 42652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931276
Row_Buffer_Locality_read = 0.931276
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.343520
Bank_Level_Parallism_Col = 1.327387
Bank_Level_Parallism_Ready = 1.135110
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.323529 

BW Util details:
bwutil = 0.049567 
total_CMD = 43154 
util_bw = 2139 
Wasted_Col = 2117 
Wasted_Row = 1176 
Idle = 37722 

BW Util Bottlenecks: 
RCDc_limit = 1586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 729 
rwq = 0 
CCDLc_limit_alone = 729 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40760 
Read = 2139 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 147 
n_pre = 131 
n_ref = 0 
n_req = 2139 
total_req = 2139 

Dual Bus Interface Util: 
issued_total_row = 278 
issued_total_col = 2139 
Row_Bus_Util =  0.006442 
CoL_Bus_Util = 0.049567 
Either_Row_CoL_Bus_Util = 0.055476 
Issued_on_Two_Bus_Simul_Util = 0.000533 
issued_two_Eff = 0.009607 
queue_avg = 0.300806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.300806
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40792 n_act=138 n_pre=122 n_ref_event=0 n_req=2124 n_rd=2124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04922
n_activity=8164 dram_eff=0.2602
bk0: 138a 42898i bk1: 136a 42866i bk2: 138a 42820i bk3: 137a 42821i bk4: 140a 42872i bk5: 131a 42962i bk6: 95a 43003i bk7: 101a 42880i bk8: 139a 42646i bk9: 127a 42862i bk10: 143a 42832i bk11: 144a 42681i bk12: 140a 42816i bk13: 139a 42904i bk14: 143a 42788i bk15: 133a 42870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935028
Row_Buffer_Locality_read = 0.935028
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.354610
Bank_Level_Parallism_Col = 1.325955
Bank_Level_Parallism_Ready = 1.140301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.318414 

BW Util details:
bwutil = 0.049219 
total_CMD = 43154 
util_bw = 2124 
Wasted_Col = 2083 
Wasted_Row = 1010 
Idle = 37937 

BW Util Bottlenecks: 
RCDc_limit = 1488 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 793 
rwq = 0 
CCDLc_limit_alone = 793 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40792 
Read = 2124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 2124 
total_req = 2124 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 2124 
Row_Bus_Util =  0.006025 
CoL_Bus_Util = 0.049219 
Either_Row_CoL_Bus_Util = 0.054734 
Issued_on_Two_Bus_Simul_Util = 0.000510 
issued_two_Eff = 0.009314 
queue_avg = 0.345437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.345437
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40759 n_act=150 n_pre=134 n_ref_event=0 n_req=2135 n_rd=2135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04947
n_activity=8683 dram_eff=0.2459
bk0: 136a 42846i bk1: 138a 42842i bk2: 146a 42773i bk3: 136a 42941i bk4: 134a 42881i bk5: 140a 42811i bk6: 108a 42569i bk7: 95a 42905i bk8: 135a 42837i bk9: 130a 42829i bk10: 137a 42862i bk11: 144a 42730i bk12: 138a 42847i bk13: 143a 42894i bk14: 138a 42840i bk15: 137a 42825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929742
Row_Buffer_Locality_read = 0.929742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.307597
Bank_Level_Parallism_Col = 1.314394
Bank_Level_Parallism_Ready = 1.112412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.313447 

BW Util details:
bwutil = 0.049474 
total_CMD = 43154 
util_bw = 2135 
Wasted_Col = 2209 
Wasted_Row = 1290 
Idle = 37520 

BW Util Bottlenecks: 
RCDc_limit = 1638 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 734 
rwq = 0 
CCDLc_limit_alone = 734 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40759 
Read = 2135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 150 
n_pre = 134 
n_ref = 0 
n_req = 2135 
total_req = 2135 

Dual Bus Interface Util: 
issued_total_row = 284 
issued_total_col = 2135 
Row_Bus_Util =  0.006581 
CoL_Bus_Util = 0.049474 
Either_Row_CoL_Bus_Util = 0.055499 
Issued_on_Two_Bus_Simul_Util = 0.000556 
issued_two_Eff = 0.010021 
queue_avg = 0.326853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.326853
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40797 n_act=140 n_pre=124 n_ref_event=0 n_req=2112 n_rd=2112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04894
n_activity=8063 dram_eff=0.2619
bk0: 139a 42823i bk1: 141a 42851i bk2: 137a 42815i bk3: 137a 42935i bk4: 134a 42913i bk5: 130a 42968i bk6: 97a 42910i bk7: 94a 43019i bk8: 132a 42790i bk9: 139a 42615i bk10: 141a 42668i bk11: 141a 42709i bk12: 138a 42856i bk13: 134a 42949i bk14: 136a 42910i bk15: 142a 42781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933712
Row_Buffer_Locality_read = 0.933712
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.334341
Bank_Level_Parallism_Col = 1.322320
Bank_Level_Parallism_Ready = 1.116477
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.316691 

BW Util details:
bwutil = 0.048941 
total_CMD = 43154 
util_bw = 2112 
Wasted_Col = 2083 
Wasted_Row = 1099 
Idle = 37860 

BW Util Bottlenecks: 
RCDc_limit = 1521 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 718 
rwq = 0 
CCDLc_limit_alone = 718 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40797 
Read = 2112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 2112 
total_req = 2112 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 2112 
Row_Bus_Util =  0.006118 
CoL_Bus_Util = 0.048941 
Either_Row_CoL_Bus_Util = 0.054618 
Issued_on_Two_Bus_Simul_Util = 0.000440 
issued_two_Eff = 0.008061 
queue_avg = 0.344649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.344649
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40755 n_act=149 n_pre=133 n_ref_event=0 n_req=2138 n_rd=2138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04954
n_activity=8935 dram_eff=0.2393
bk0: 148a 42680i bk1: 140a 42852i bk2: 134a 42875i bk3: 140a 42821i bk4: 134a 42891i bk5: 141a 42837i bk6: 94a 42928i bk7: 97a 42844i bk8: 131a 42865i bk9: 134a 42736i bk10: 141a 42968i bk11: 143a 42822i bk12: 135a 42963i bk13: 142a 42789i bk14: 148a 42660i bk15: 136a 42912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930309
Row_Buffer_Locality_read = 0.930309
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.284356
Bank_Level_Parallism_Col = 1.277461
Bank_Level_Parallism_Ready = 1.066885
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.274370 

BW Util details:
bwutil = 0.049543 
total_CMD = 43154 
util_bw = 2138 
Wasted_Col = 2186 
Wasted_Row = 1250 
Idle = 37580 

BW Util Bottlenecks: 
RCDc_limit = 1612 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 744 
rwq = 0 
CCDLc_limit_alone = 744 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40755 
Read = 2138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 149 
n_pre = 133 
n_ref = 0 
n_req = 2138 
total_req = 2138 

Dual Bus Interface Util: 
issued_total_row = 282 
issued_total_col = 2138 
Row_Bus_Util =  0.006535 
CoL_Bus_Util = 0.049543 
Either_Row_CoL_Bus_Util = 0.055592 
Issued_on_Two_Bus_Simul_Util = 0.000487 
issued_two_Eff = 0.008754 
queue_avg = 0.336794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.336794
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40845 n_act=120 n_pre=104 n_ref_event=0 n_req=2108 n_rd=2108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04885
n_activity=7764 dram_eff=0.2715
bk0: 145a 42667i bk1: 141a 42863i bk2: 134a 42958i bk3: 138a 42821i bk4: 132a 42942i bk5: 136a 42877i bk6: 98a 43047i bk7: 98a 42825i bk8: 128a 42841i bk9: 128a 42925i bk10: 140a 42914i bk11: 140a 42859i bk12: 135a 42954i bk13: 137a 42930i bk14: 140a 42755i bk15: 138a 42931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943074
Row_Buffer_Locality_read = 0.943074
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.291825
Bank_Level_Parallism_Col = 1.287427
Bank_Level_Parallism_Ready = 1.097723
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.286662 

BW Util details:
bwutil = 0.048848 
total_CMD = 43154 
util_bw = 2108 
Wasted_Col = 1904 
Wasted_Row = 991 
Idle = 38151 

BW Util Bottlenecks: 
RCDc_limit = 1276 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 772 
rwq = 0 
CCDLc_limit_alone = 772 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40845 
Read = 2108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 2108 
total_req = 2108 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 2108 
Row_Bus_Util =  0.005191 
CoL_Bus_Util = 0.048848 
Either_Row_CoL_Bus_Util = 0.053506 
Issued_on_Two_Bus_Simul_Util = 0.000533 
issued_two_Eff = 0.009961 
queue_avg = 0.329471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.329471
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40885 n_act=111 n_pre=95 n_ref_event=0 n_req=2087 n_rd=2087 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04836
n_activity=7441 dram_eff=0.2805
bk0: 139a 42869i bk1: 141a 42764i bk2: 136a 42943i bk3: 134a 42950i bk4: 133a 42936i bk5: 136a 42783i bk6: 97a 42874i bk7: 94a 42938i bk8: 128a 42998i bk9: 127a 42879i bk10: 137a 42863i bk11: 141a 42736i bk12: 140a 42874i bk13: 136a 42970i bk14: 131a 43002i bk15: 137a 42965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946814
Row_Buffer_Locality_read = 0.946814
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.275062
Bank_Level_Parallism_Col = 1.278197
Bank_Level_Parallism_Ready = 1.068519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.275853 

BW Util details:
bwutil = 0.048362 
total_CMD = 43154 
util_bw = 2087 
Wasted_Col = 1834 
Wasted_Row = 947 
Idle = 38286 

BW Util Bottlenecks: 
RCDc_limit = 1199 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 749 
rwq = 0 
CCDLc_limit_alone = 749 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40885 
Read = 2087 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 111 
n_pre = 95 
n_ref = 0 
n_req = 2087 
total_req = 2087 

Dual Bus Interface Util: 
issued_total_row = 206 
issued_total_col = 2087 
Row_Bus_Util =  0.004774 
CoL_Bus_Util = 0.048362 
Either_Row_CoL_Bus_Util = 0.052579 
Issued_on_Two_Bus_Simul_Util = 0.000556 
issued_two_Eff = 0.010577 
queue_avg = 0.303912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.303912
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40763 n_act=150 n_pre=134 n_ref_event=0 n_req=2127 n_rd=2127 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04929
n_activity=8751 dram_eff=0.2431
bk0: 140a 42771i bk1: 142a 42818i bk2: 131a 42975i bk3: 140a 42738i bk4: 133a 42924i bk5: 135a 42859i bk6: 98a 42806i bk7: 96a 42898i bk8: 127a 42960i bk9: 127a 42991i bk10: 138a 42887i bk11: 144a 42751i bk12: 144a 42767i bk13: 141a 42776i bk14: 149a 42702i bk15: 142a 42781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929478
Row_Buffer_Locality_read = 0.929478
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.286840
Bank_Level_Parallism_Col = 1.265244
Bank_Level_Parallism_Ready = 1.075223
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.260084 

BW Util details:
bwutil = 0.049289 
total_CMD = 43154 
util_bw = 2127 
Wasted_Col = 2251 
Wasted_Row = 1207 
Idle = 37569 

BW Util Bottlenecks: 
RCDc_limit = 1678 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 751 
rwq = 0 
CCDLc_limit_alone = 751 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40763 
Read = 2127 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 150 
n_pre = 134 
n_ref = 0 
n_req = 2127 
total_req = 2127 

Dual Bus Interface Util: 
issued_total_row = 284 
issued_total_col = 2127 
Row_Bus_Util =  0.006581 
CoL_Bus_Util = 0.049289 
Either_Row_CoL_Bus_Util = 0.055406 
Issued_on_Two_Bus_Simul_Util = 0.000463 
issued_two_Eff = 0.008365 
queue_avg = 0.328753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.328753
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40820 n_act=125 n_pre=109 n_ref_event=0 n_req=2123 n_rd=2123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0492
n_activity=7804 dram_eff=0.272
bk0: 142a 42838i bk1: 138a 42903i bk2: 135a 42840i bk3: 135a 42888i bk4: 134a 42936i bk5: 136a 42958i bk6: 100a 42907i bk7: 94a 42946i bk8: 134a 42857i bk9: 134a 42917i bk10: 142a 42825i bk11: 144a 42687i bk12: 135a 42985i bk13: 143a 42716i bk14: 137a 42910i bk15: 140a 42819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941121
Row_Buffer_Locality_read = 0.941121
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.342546
Bank_Level_Parallism_Col = 1.318541
Bank_Level_Parallism_Ready = 1.096090
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.310890 

BW Util details:
bwutil = 0.049196 
total_CMD = 43154 
util_bw = 2123 
Wasted_Col = 1885 
Wasted_Row = 949 
Idle = 38197 

BW Util Bottlenecks: 
RCDc_limit = 1336 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 728 
rwq = 0 
CCDLc_limit_alone = 728 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40820 
Read = 2123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 125 
n_pre = 109 
n_ref = 0 
n_req = 2123 
total_req = 2123 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 2123 
Row_Bus_Util =  0.005422 
CoL_Bus_Util = 0.049196 
Either_Row_CoL_Bus_Util = 0.054085 
Issued_on_Two_Bus_Simul_Util = 0.000533 
issued_two_Eff = 0.009854 
queue_avg = 0.283867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.283867
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43154 n_nop=40797 n_act=136 n_pre=120 n_ref_event=0 n_req=2122 n_rd=2122 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04917
n_activity=8532 dram_eff=0.2487
bk0: 135a 42884i bk1: 141a 42776i bk2: 133a 42956i bk3: 136a 42846i bk4: 137a 42854i bk5: 133a 42936i bk6: 95a 42918i bk7: 97a 42858i bk8: 130a 42957i bk9: 132a 42749i bk10: 144a 42738i bk11: 150a 42707i bk12: 140a 42869i bk13: 142a 42794i bk14: 138a 42924i bk15: 139a 42900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935910
Row_Buffer_Locality_read = 0.935910
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.274636
Bank_Level_Parallism_Col = 1.292742
Bank_Level_Parallism_Ready = 1.106503
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.287871 

BW Util details:
bwutil = 0.049173 
total_CMD = 43154 
util_bw = 2122 
Wasted_Col = 2089 
Wasted_Row = 1218 
Idle = 37725 

BW Util Bottlenecks: 
RCDc_limit = 1466 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 770 
rwq = 0 
CCDLc_limit_alone = 770 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43154 
n_nop = 40797 
Read = 2122 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 2122 
total_req = 2122 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 2122 
Row_Bus_Util =  0.005932 
CoL_Bus_Util = 0.049173 
Either_Row_CoL_Bus_Util = 0.054618 
Issued_on_Two_Bus_Simul_Util = 0.000487 
issued_two_Eff = 0.008910 
queue_avg = 0.355332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.355332

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5546, Miss = 1077, Miss_rate = 0.194, Pending_hits = 30, Reservation_fails = 461
L2_cache_bank[1]: Access = 4800, Miss = 1059, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5432, Miss = 1089, Miss_rate = 0.200, Pending_hits = 12, Reservation_fails = 154
L2_cache_bank[3]: Access = 4742, Miss = 1061, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5416, Miss = 1060, Miss_rate = 0.196, Pending_hits = 24, Reservation_fails = 225
L2_cache_bank[5]: Access = 4770, Miss = 1046, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4785, Miss = 1057, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4770, Miss = 1069, Miss_rate = 0.224, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 4771, Miss = 1046, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4762, Miss = 1067, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4746, Miss = 1061, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4765, Miss = 1065, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4760, Miss = 1075, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4748, Miss = 1047, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4770, Miss = 1073, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4742, Miss = 1048, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4810, Miss = 1056, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4787, Miss = 1058, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4832, Miss = 1072, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4875, Miss = 1067, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4774, Miss = 1075, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4778, Miss = 1047, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4805, Miss = 1052, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4776, Miss = 1061, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4804, Miss = 1066, Miss_rate = 0.222, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 4761, Miss = 1076, Miss_rate = 0.226, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 4792, Miss = 1059, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4868, Miss = 1062, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4850, Miss = 1056, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4784, Miss = 1077, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4844, Miss = 1073, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4810, Miss = 1062, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4717, Miss = 1062, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4840, Miss = 1074, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4824, Miss = 1069, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4733, Miss = 1053, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4808, Miss = 1070, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4724, Miss = 1059, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4742, Miss = 1053, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4701, Miss = 1048, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4822, Miss = 1062, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4791, Miss = 1055, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4777, Miss = 1052, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4797, Miss = 1071, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4730, Miss = 1068, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4750, Miss = 1077, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4840, Miss = 1078, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4750, Miss = 1051, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 4762, Miss = 1074, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4753, Miss = 1065, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4777, Miss = 1058, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4734, Miss = 1060, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 5683, Miss = 1071, Miss_rate = 0.188, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4815, Miss = 1078, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 4709, Miss = 1052, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4779, Miss = 1059, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4789, Miss = 1041, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4736, Miss = 1051, Miss_rate = 0.222, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[58]: Access = 4785, Miss = 1062, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4825, Miss = 1069, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4749, Miss = 1062, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4759, Miss = 1064, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4757, Miss = 1058, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4767, Miss = 1071, Miss_rate = 0.225, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 308800
L2_total_cache_misses = 68016
L2_total_cache_miss_rate = 0.2203
L2_total_cache_pending_hits = 71
L2_total_cache_reservation_fails = 840
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 223695
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 47965
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15030
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291515
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15205
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=308800
icnt_total_pkts_simt_to_mem=307280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.66414
	minimum = 5
	maximum = 177
Network latency average = 6.80354
	minimum = 5
	maximum = 114
Slowest packet = 516815
Flit latency average = 6.80354
	minimum = 5
	maximum = 114
Slowest flit = 521909
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0688219
	minimum = 0.0520585 (at node 79)
	maximum = 0.103829 (at node 38)
Accepted packet rate average = 0.0688219
	minimum = 0.0520585 (at node 79)
	maximum = 0.104045 (at node 38)
Injected flit rate average = 0.0688219
	minimum = 0.0520585 (at node 79)
	maximum = 0.103829 (at node 38)
Accepted flit rate average= 0.0688219
	minimum = 0.0520585 (at node 79)
	maximum = 0.104045 (at node 38)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3144 (9 samples)
	minimum = 5 (9 samples)
	maximum = 146.889 (9 samples)
Network latency average = 8.05751 (9 samples)
	minimum = 5 (9 samples)
	maximum = 97.8889 (9 samples)
Flit latency average = 8.05751 (9 samples)
	minimum = 5 (9 samples)
	maximum = 97.8889 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0879385 (9 samples)
	minimum = 0.069764 (9 samples)
	maximum = 0.138994 (9 samples)
Accepted packet rate average = 0.0879385 (9 samples)
	minimum = 0.069764 (9 samples)
	maximum = 0.129832 (9 samples)
Injected flit rate average = 0.0879385 (9 samples)
	minimum = 0.069764 (9 samples)
	maximum = 0.138994 (9 samples)
Accepted flit rate average = 0.0879385 (9 samples)
	minimum = 0.069764 (9 samples)
	maximum = 0.129832 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 17 sec (797 sec)
gpgpu_simulation_rate = 204766 (inst/sec)
gpgpu_simulation_rate = 92 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949d9c..

GPGPU-Sim PTX: cudaLaunch for 0x0x401829 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 6129
gpu_sim_insn = 17051086
gpu_ipc =    2782.0339
gpu_tot_sim_cycle = 80000
gpu_tot_sim_insn = 180250268
gpu_tot_ipc =    2253.1284
gpu_tot_issued_cta = 19540
gpu_occupancy = 72.3370% 
gpu_tot_occupancy = 76.5628% 
max_total_param_size = 0
gpu_stall_dramfull = 1590
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.5278
partiton_level_parallism_total  =       4.4177
partiton_level_parallism_util =       8.5647
partiton_level_parallism_util_total  =       7.1353
L2_BW  =     350.4952 GB/Sec
L2_BW_total  =     206.5739 GB/Sec
gpu_total_sim_rate=205296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3373008
	L1I_total_cache_misses = 19289
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 9328, Miss = 8681, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 9352, Miss = 8675, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 9227, Miss = 8646, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 9286, Miss = 8608, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 9163, Miss = 8510, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 9452, Miss = 8707, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 9123, Miss = 8429, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 9052, Miss = 8514, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 9262, Miss = 8639, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 9316, Miss = 8695, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 9336, Miss = 8635, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 9168, Miss = 8624, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 9353, Miss = 8709, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 9336, Miss = 8634, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 9429, Miss = 8721, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 9452, Miss = 8743, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 9456, Miss = 8661, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 9529, Miss = 8793, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 9443, Miss = 8740, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 9332, Miss = 8568, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 9180, Miss = 8554, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 9527, Miss = 8800, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 9019, Miss = 8461, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 9462, Miss = 8727, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 9394, Miss = 8686, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 9315, Miss = 8536, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 9072, Miss = 8572, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 9138, Miss = 8530, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 9243, Miss = 8543, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 9634, Miss = 8937, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 9220, Miss = 8638, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 9143, Miss = 8498, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 9432, Miss = 8711, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 9493, Miss = 8713, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 9234, Miss = 8708, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 9454, Miss = 8702, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 9421, Miss = 8625, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 9432, Miss = 8732, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 9656, Miss = 8856, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 9234, Miss = 8594, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 373098
	L1D_total_cache_misses = 346055
	L1D_total_cache_miss_rate = 0.9275
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1875840
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0027
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 87794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 234974
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1870720
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3353719
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 343005
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1875840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30093
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3373008

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1267, 1185, 1185, 1267, 1174, 1352, 1207, 1185, 1185, 1174, 1174, 1174, 1174, 1174, 1185, 1174, 1156, 1178, 1178, 1156, 1365, 1156, 1167, 1156, 1167, 1156, 1167, 1156, 1408, 1407, 1156, 1156, 1267, 1267, 1256, 1256, 1267, 1256, 1476, 1278, 1256, 1256, 1289, 1289, 1267, 1278, 1267, 1256, 1220, 1231, 1220, 1242, 1220, 1242, 1220, 1231, 1398, 1231, 1220, 1242, 1231, 1242, 1366, 1231, 
gpgpu_n_tot_thrd_icount = 195857312
gpgpu_n_tot_w_icount = 6120541
gpgpu_n_stall_shd_mem = 127946
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 322765
gpgpu_n_mem_write_global = 30093
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 10031536
gpgpu_n_store_insn = 34161
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 60026880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2606
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4770165	W0_Idle:3260723	W0_Scoreboard:6692599	W1:157239	W2:23260	W3:667	W4:55	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5939320
single_issue_nums: WS0:1531011	WS1:1529840	WS2:1530230	WS3:1529460	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2582120 {8:322765,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1203720 {40:30093,}
traffic_breakdown_coretomem[INST_ACC_R] = 3840 {8:480,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12910600 {40:322765,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 240744 {8:30093,}
traffic_breakdown_memtocore[INST_ACC_R] = 76800 {40:1920,}
maxmflatency = 645 
max_icnt2mem_latency = 516 
maxmrqlatency = 134 
max_icnt2sh_latency = 60 
averagemflatency = 186 
avg_icnt2mem_latency = 28 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 7 
mrq_lat_table:8387 	16250 	12729 	13190 	9037 	7425 	822 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	277702 	75043 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	240 	185308 	93160 	41211 	26271 	6032 	1192 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	315062 	34797 	2997 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	124 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        60        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      3194      5596      5928      5911      6656      6885      7856      7928      5226      6728      5618      2968      5610      6936      4562      4492 
dram[1]:      3433      5540      5937      5886      6664      6890      7921      7881      6106      6683      4312      4681      5884      6497      4508      4437 
dram[2]:      5535      5483      5731      5937      6658      6885      7597      7965      5613      6587      8753      4322      4867      4234      4497      4578 
dram[3]:      5873      5495      5738      5899      6664      6878      7590      7970      3926      6746      2806      6438      3596      3522      4513      4585 
dram[4]:      5514      5452      6100      5942      6810      6798      7666      7657      2963      4746      4962      3932      5195      5147      6325      4591 
dram[5]:      5523      5439      5766      5898      6817      6806      7661      7666      6091      4922      3933      2723      3542      3491      4453      4603 
dram[6]:      5322      5367      5692      5945      6952      6926      7688      7570      2898      2582      4474      3217      3528      3530      4508      4566 
dram[7]:      5387      5329      5692      5892      6961      6947      7666      7578      5843      2043      7583      2056      3542      3518      4514      4581 
dram[8]:      5581      5458      5868      5949      6659      6969      7746      7779      3827      2178      4777      4169      3779      6410      4530      4581 
dram[9]:      5588      5464      5875      5896      6644      6979      7755      7798      4369      2494      4639      1976      6231      3534      5345      5776 
dram[10]:      5560      5406      5802      5598      6652      6955      7678      7676      4059      6484      4778      3591      3516      3547      4557      4595 
dram[11]:      5545      5336      5807      5605      6670      6938      7678      7674      1984      4195      5012      2050      3504      3554      4502      4603 
dram[12]:      5576      5560      5810      5954      6740      6757      7856      7657      5698      4597      5440      3865      3511      3588      4544      4615 
dram[13]:      5586      5511      5807      7678      6748      6717      7893      7662      2918      5291      4886      3734      3518      5067      4473      4621 
dram[14]:      5463      5581      5841      5956      6769      6942      7905      7712      7529      5059      4602      3775      3520      3534      4579      4573 
dram[15]:      5459      6394      5850      5904      6774      6950      7916      7715      2187      2884      6111      2950      3492      5910      4586      4554 
dram[16]:      5569      5630      5908      5607      6781      6961      7923      7633      3884      3992      3873      5493      3523      3551      4544      4579 
dram[17]:      5560      5565      5918      7359      6786      6966      7911      7637      4514      7524      3609      2759      3520      6013      4554      4518 
dram[18]:      5584      5464      5939      5654      6704      6651      7757      7638      4650      7661      4023      3961      3515      3534      4562      4597 
dram[19]:      5545      5536      5945      5649      6711      6652      7762      7645      4127      6063      4197      3363      3508      5683      5372      4545 
dram[20]:      5600      5351      5925      5713      6639      6899      7572      7953      3498      7272      3078      3724      3540      3936      4478      4497 
dram[21]:      5545      5358      5932      5733      6646      6966      7566      7958      6236      6224      4139      3458      4355      4329      4485      4496 
dram[22]:      5589      5494      5940      5726      6902      6954      7614      7703      6092      3497      3415      2881      3973      3998      4490      4564 
dram[23]:      5531      5427      5949      5708      6916      6962      7620      7666      3879      3717      4346      1979      3477      3534      4441      4585 
dram[24]:      5603      5560      5511      6029      6825      6973      7775      7933      4448      2121      4010      6915      3532      6227      4585      4579 
dram[25]:      5612      5572      5506      6038      6832      6914      7784      7881      7370      5221      2316      3468      3515      4518      4591      4586 
dram[26]:      5464      5495      5607      6045      6943      6753      7912      7950      2686      4702      8593      4331      4347      3534      5600      4545 
dram[27]:      5475      5459      5577      6053      6971      6752      7876      7960      6203      4702      6549      3682      4132      4757      4466      4542 
dram[28]:      5577      5446      5935      6062      6616      6695      7714      7645      6551      2273      2935      4289      5435      3554      4567      4586 
dram[29]:      5536      5184      5940      6069      6622      6700      7693      7656      5618      2854      3420      4453      3547      3549      4574      4598 
dram[30]:      5583      5607      5939      5731      6868      6748      7810      7674      4631      3411      4182      3831      3558      3766      4561      4574 
dram[31]:      5588      5598      5891      5743      6873      6759      7815      7656      6405      4405      2611      2572      3564      3510      4569      4583 
average row accesses per activate:
dram[0]: 10.200000 10.923077 14.000000 27.600000 12.818182 15.333333 25.000000 12.250000 13.888889 21.333334 28.400000 19.571428 17.000000 14.600000 17.000000 32.750000 
dram[1]: 12.500000 15.000000  9.125000 16.875000 22.166666 15.222222  7.857143 16.166666 11.636364 11.000000 15.888889 23.500000 27.400000 17.625000 27.799999 20.142857 
dram[2]: 18.375000 27.600000 12.636364 19.142857 22.333334 11.750000 10.700000 29.666666 17.142857 15.875000 13.700000 15.444445 15.222222 12.545455 19.571428 19.714285 
dram[3]: 17.000000 11.076923 22.000000 15.444445 19.571428 26.400000 13.375000 47.000000 15.375000 18.428572 14.200000 15.777778  8.055555 17.625000 22.500000 11.307693 
dram[4]: 44.333332 17.000000 22.833334 19.571428 26.600000 14.000000 10.800000 15.833333 20.166666 12.454545 27.000000 13.900000 19.571428 17.375000 14.000000 10.071428 
dram[5]: 27.200001 12.909091 19.571428 17.000000 12.727273 19.142857 11.666667 16.000000 20.166666  8.500000 15.333333 14.100000 27.400000 17.750000 11.076923 19.285715 
dram[6]: 15.666667 17.125000 17.000000 22.333334 22.833334 18.714285 15.000000 23.750000 15.500000 11.750000 16.000000 13.181818 12.000000 22.333334 11.666667 43.000000 
dram[7]: 14.300000 15.666667 13.700000 32.750000 17.250000 44.333332 11.666667 18.600000 39.666668 16.000000 17.250000 27.600000 12.083333 13.900000 10.285714 11.000000 
dram[8]: 17.750000 27.799999 22.166666 23.166666 43.333332 22.333334 11.666667 13.714286 21.166666 12.363636 10.923077 15.555555 17.125000 33.000000 15.222222 10.846154 
dram[9]: 10.846154 23.166666 17.250000 10.071428 19.000000 33.500000 24.750000 10.666667  9.133333 13.200000 17.625000  9.600000 19.857143 46.000000 22.500000 20.000000 
dram[10]: 27.799999 10.071428 22.833334 17.000000 15.111111 32.750000 16.000000 14.428572 43.333332 42.333332 11.750000 19.571428  9.250000 45.333332 14.300000 22.666666 
dram[11]: 14.000000 43.666668 26.400000 19.857143 19.571428 27.200001 14.714286 24.250000 22.000000 13.700000 15.777778 18.000000 26.400000 17.000000 33.250000 17.250000 
dram[12]: 27.400000 22.500000 16.875000 10.846154 19.571428 22.000000 25.500000  8.000000 15.000000  9.785714 23.166666  9.733334  9.533334 17.375000 22.666666 15.111111 
dram[13]: 15.444445 28.000000 15.111111 22.000000 19.428572 15.555555 14.000000 12.375000 14.555555 18.285715 20.000000  8.105263 15.333333 19.714285 20.000000 43.666668 
dram[14]: 45.000000 11.916667 23.000000 11.666667 22.333334 19.571428  9.700000 11.875000 14.777778 15.000000 27.600000 14.000000 11.307693 12.333333 22.333334 22.833334 
dram[15]: 15.666667 15.333333 17.125000 19.428572 17.125000 12.727273  7.846154 16.166666 16.250000 14.666667 28.400000 12.000000 14.600000 15.111111 22.333334 19.714285 
dram[16]: 12.818182 46.000000 22.166666 12.727273 45.333332 15.333333 13.857142  9.090909 16.250000 11.909091 11.916667 12.727273 46.000000 10.428572 12.727273 13.800000 
dram[17]: 14.000000 10.923077 17.250000 26.200001 17.000000 13.700000 14.285714 23.250000 11.166667 10.384615 13.900000 15.444445 27.000000 12.636364 14.200000 15.111111 
dram[18]: 19.571428 17.250000 15.000000 17.000000 33.500000 19.142857 11.111111 23.500000 12.272727 26.000000  8.222222 10.357142 23.666666 20.142857 22.500000 27.200001 
dram[19]: 19.571428 17.125000 26.600000 19.142857 11.000000 19.142857 18.799999 13.428572 25.400000 11.083333 19.428572 17.000000 13.700000 19.571428 12.727273 13.900000 
dram[20]: 12.909091 33.250000 15.777778 22.500000 17.125000  9.125000 13.857142 47.000000 15.875000 18.285715 13.900000 15.555555 46.000000 12.818182 19.714285 13.800000 
dram[21]:  9.466666 19.428572 15.111111 27.000000 15.222222 27.000000 45.500000 10.000000 21.166666 22.500000 23.166666 13.272727 27.799999 45.333332 23.000000 12.000000 
dram[22]: 20.000000  9.533334 13.900000 19.428572 12.818182 19.428572  9.000000 13.857142 16.750000 12.909091 17.375000 19.285715 27.400000 17.375000 13.800000  9.600000 
dram[23]: 19.714285 17.000000 13.800000 13.700000 17.500000 32.750000 23.750000 11.222222  8.176471 18.142857 17.875000 13.090909 14.000000 19.857143 13.000000 19.000000 
dram[24]: 15.111111 15.333333 12.166667 27.200001 19.142857 14.000000  5.142857 13.571428 15.000000 16.250000 17.125000 13.090909 15.333333 20.428572 15.333333 15.222222 
dram[25]: 13.900000 15.666667 13.700000 27.400000 22.333334 32.500000 12.125000 31.333334 12.000000  8.176471  9.400000 12.818182 15.333333 26.799999 22.666666 12.909091 
dram[26]:  9.250000 15.555555 16.750000 14.000000 19.142857 15.666667 13.428572  9.700000 16.375000 11.166667 35.250000 14.300000 27.000000 12.909091  8.705882 22.666666 
dram[27]:  9.666667 17.625000 26.799999 12.545455 26.400000 19.428572 49.000000  8.909091 14.222222 25.600000 23.333334 20.000000 27.000000 27.400000 10.769231 23.000000 
dram[28]: 17.375000 12.818182 22.666666 26.799999 26.600000 13.600000 10.777778 15.666667 42.666668 18.142857 17.125000 10.846154 15.555555 34.000000 43.666668 34.250000 
dram[29]: 11.666667 14.200000 32.750000 10.769231 22.166666 16.875000  8.166667 12.000000 25.400000 42.333332 19.714285 13.090909 12.000000 12.818182  9.312500 11.833333 
dram[30]: 15.777778 23.000000 15.000000 19.285715 22.333334 27.200001 12.500000 15.666667 14.888889 22.333334 15.777778 11.076923 45.000000 11.000000 22.833334 14.000000 
dram[31]: 19.285715 12.818182 26.600000 15.111111 15.222222 26.600000 13.571428  9.700000 32.500000 12.000000 11.076923 11.538462 17.500000 12.909091 23.000000 19.857143 
average row locality = 67841/4245 = 15.981390
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       153       142       140       138       141       138       100        98       125       128       142       137       136       146       136       131 
dram[1]:       150       135       146       135       133       137       110        97       128       132       143       141       137       141       139       141 
dram[2]:       147       138       139       134       134       141       107        89       120       127       137       139       137       138       137       138 
dram[3]:       136       144       132       139       137       132       107        94       123       129       142       142       145       141       135       147 
dram[4]:       133       136       137       137       133       140       108        95       121       137       135       139       137       139       140       141 
dram[5]:       136       142       137       136       140       134       105        96       121       136       138       141       137       142       144       135 
dram[6]:       141       137       136       134       137       131       105        95       124       141       144       145       144       134       140       129 
dram[7]:       143       141       137       131       138       133       105        93       119       128       138       138       145       139       144       143 
dram[8]:       142       139       133       139       130       134       105        96       127       136       142       140       137       132       137       141 
dram[9]:       141       139       138       141       133       134        99        96       137       132       141       144       139       138       135       140 
dram[10]:       139       141       137       136       136       131        96       101       130       127       141       137       148       136       143       136 
dram[11]:       140       131       132       139       137       136       103        97       132       137       142       144       132       136       133       138 
dram[12]:       137       135       135       141       137       132       102       104       135       137       139       146       143       139       136       136 
dram[13]:       139       140       136       132       136       140        98        99       131       128       140       154       138       138       140       131 
dram[14]:       135       143       138       140       134       137        97        95       133       135       138       140       147       148       134       137 
dram[15]:       141       138       137       136       137       140       102        97       130       132       142       144       146       136       134       138 
dram[16]:       141       138       133       140       136       138        97       100       130       131       143       140       138       146       140       138 
dram[17]:       140       142       138       131       136       137       100        93       134       135       139       139       135       139       142       136 
dram[18]:       137       138       135       136       134       134       100        94       135       130       148       145       142       141       135       136 
dram[19]:       137       137       133       134       143       134        94        94       127       133       136       136       137       137       140       139 
dram[20]:       142       133       142       135       137       146        97        94       127       128       139       140       138       141       138       138 
dram[21]:       142       136       136       135       137       135        91       100       127       135       139       146       139       136       138       144 
dram[22]:       140       143       139       136       141       136        99        97       134       142       139       135       137       139       138       144 
dram[23]:       138       136       138       137       140       131        95       101       139       127       143       144       140       139       143       133 
dram[24]:       136       138       146       136       134       140       108        95       135       130       137       144       138       143       138       137 
dram[25]:       139       141       137       137       134       130        97        94       132       139       141       141       138       134       136       142 
dram[26]:       148       140       134       140       134       141        94        97       131       134       141       143       135       142       148       136 
dram[27]:       145       141       134       138       132       136        98        98       128       128       140       140       135       137       140       138 
dram[28]:       139       141       136       134       133       136        97        94       128       127       137       141       140       136       131       137 
dram[29]:       140       142       131       140       133       135        98        96       127       127       138       144       144       141       149       142 
dram[30]:       142       138       135       135       134       136       100        94       134       134       142       144       135       143       137       140 
dram[31]:       135       141       133       136       137       133        95        97       130       132       144       150       140       142       138       139 
total dram reads = 67841
bank skew: 154/89 = 1.73
chip skew: 2145/2087 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1167       906       882       886       882       899       950       912      1224      1152      1062      1073       928       939       943       967
dram[1]:        857       917       855       903       922       902       881       918      1124      1132      1001       960       931       934       946       912
dram[2]:        881       905       876       922       916       915       928       984      1138      1149      1040      1005       935       922       942       937
dram[3]:        946       888       939       891       927       922       914       927      1101      1173      1020       973       909       952       965       889
dram[4]:        932       904       924       900       943       922       907       914      1129      1076      1072       992       952       960       928       895
dram[5]:        905       875       925       949       894       932       937       949      1108      1112      1023      1015       926       897       881       917
dram[6]:        906       917       910       906       911       936       921       941      1069      1047      1038      1003       902       961       901       973
dram[7]:        876       863       922       948       896       937       897       941      1193      1140      1056       993       906       929       905       901
dram[8]:        890       905       922       951       961       950       935       917      1158      1132      1027      1051       902       957       938       884
dram[9]:        904       898       942       886       926       928       932       942      1097      1182      1023      1051       911       946       962       921
dram[10]:        916       883       912       900       934       952       927       903      1098      1118      1009      1069       887       956       903       938
dram[11]:        901       928       947       914       924       930       962       893      1153      1165      1010      1007       956       931       947       942
dram[12]:        940       921       929       886       909       911       917       878      1098      1127      1059      1039       933       906       932       957
dram[13]:        921       911       885       984       918       894       929       892      1142      1195      1003       943       918       955       926       959
dram[14]:        911       915       918       904       949       906       986       905      1205      1154       997       996       871       875       951       928
dram[15]:        917       915       900       900       907       880       863       945      1176      1165       989      1001       930       978       962       947
dram[16]:        888       887       920       929       897       907       912       916      1098      1112       980      1070       935       911       938       944
dram[17]:        896       897       903       917       912       896       942       926      1140      1155       993      1004       941       949       948       923
dram[18]:        923       926       908       890       912       924       933       920      1080      1153       981      1004       929       932       937       945
dram[19]:        894       916       932       942       875       913       911       906      1165      1217      1005      1010       923       907       939       895
dram[20]:        893       927       940       937       933       863       930       983      1121      1162      1034      1033       920       912       931       916
dram[21]:        889       917       931       925       923       935       931       905      1139      1151       966       970       964       953       936       926
dram[22]:        912       878       896       922       861       899       891       910      1078      1104       980      1047       937       926       909       904
dram[23]:        922       928       906       942       926       934       914       909      1052      1163      1008       979       935       934       930       963
dram[24]:        909       929       882       913       906       901       892       952      1100      1125      1026      1042       922       904       919       919
dram[25]:        905       879       914       924       930       912       907       918      1142      1135       995       985       925       927       927       927
dram[26]:        893       915      7147       893       959       890       921       930      1111      1116      1018      1008       978       913       916       952
dram[27]:        900       915       899       905       938       925       929       948      1154      1178       986      1003       936       948       903       926
dram[28]:        914       882       906       919       932       897       952       980      1139      1134      1066      1026       908       939       962       936
dram[29]:        883       907       963       885       916       914       895       948      1194      1275       992       986       956       919       888       919
dram[30]:        908       930       932       904       910       903       915       927      1100      1123       987      1030       959       919       935       916
dram[31]:        927       899       902       890       913       919       941       898      1175      1173       960       950       918       940       927       915
maximum mf latency per bank:
dram[0]:        375       369       343       320       329       381       358       341       524       548       526       519       336       340       346       342
dram[1]:        349       324       321       322       334       358       336       338       509       575       558       408       333       369       340       361
dram[2]:        363       342       337       338       346       349       333       352       566       556       485       362       337       362       346       340
dram[3]:        344       362       341       360       351       333       445       354       613       562       404       351       343       359       358       342
dram[4]:        331       355       338       347       342       333       331       336       613       536       639       484       341       359       354       332
dram[5]:        336       329       344       390       336       369       354       390       577       502       630       639       347       362       331       333
dram[6]:        331       330       340       372       337       357       328       397       571       570       504       510       343       328       334       343
dram[7]:        337       332       349       334       357       332       411       388       599       493       626       379       336       338       343       341
dram[8]:        332       330       331       330       348       334       394       392       638       640       617       444       332       339       349       351
dram[9]:        343       332       330       373       334       349       442       337       495       537       507       494       342       349       370       363
dram[10]:        341       334       328       376       355       330       358       411       633       531       455       496       368       349       370       342
dram[11]:        340       344       392       355       379       342       355       443       626       641       567       529       355       349       370       364
dram[12]:        375       353       397       331       364       339       357       339       495       479       557       471       378       342       361       372
dram[13]:        339       349       350       331       318       333       341       348       558       552       426       405       339       355       356       363
dram[14]:        340       342       382       348       329       332       429       346       571       531       480       449       334       350       356       336
dram[15]:        349       362       348       346       333       343       336       352       590       534       538       550       333       348       367       375
dram[16]:        381       340       347       335       326       372       330       377       524       567       441       505       341       364       370       359
dram[17]:        363       379       335       333       373       325       534       417       589       520       491       527       332       365       352       335
dram[18]:        324       364       332       358       366       326       326       333       586       573       429       569       334       356       347       365
dram[19]:        341       353       360       345       333       358       444       344       488       571       509       560       364       336       348       355
dram[20]:        346       324       355       336       345       374       332       375       597       612       511       495       333       367       329       356
dram[21]:        370       359       364       344       376       357       445       368       625       564       492       444       370       366       353       380
dram[22]:        346       322       323       341       350       350       353       353       570       568       453       475       370       362       376       385
dram[23]:        357       343       330       346       332       350       363       412       635       570       453       456       371       360       333       404
dram[24]:        372       327       328       345       363       336       537       355       641       599       398       487       368       329       333       350
dram[25]:        367       365       369       331       332       368       337       383       483       566       480       487       363       333       369       340
dram[26]:        380       330       645       343       331       382       352       348       630       507       524       497       371       371       371       385
dram[27]:        379       352       337       357       344       359       443       528       635       574       532       504       348       338       371       392
dram[28]:        372       372       331       358       382       390       341       366       527       575       464       573       342       354       335       360
dram[29]:        399       363       336       361       330       340       337       453       561       490       402       425       354       362       352       354
dram[30]:        352       334       353       340       330       347       334       333       555       556       482       456       367       378       364       343
dram[31]:        362       376       320       341       342       332       344       338       569       585       411       388       353       346       339       350
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44380 n_act=132 n_pre=116 n_ref_event=0 n_req=2131 n_rd=2131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0456
n_activity=8127 dram_eff=0.2622
bk0: 153a 46272i bk1: 142a 46311i bk2: 140a 46408i bk3: 138a 46528i bk4: 141a 46388i bk5: 138a 46414i bk6: 100a 46568i bk7: 98a 46479i bk8: 125a 46417i bk9: 128a 46473i bk10: 142a 46537i bk11: 137a 46465i bk12: 136a 46449i bk13: 146a 46410i bk14: 136a 46451i bk15: 131a 46536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938057
Row_Buffer_Locality_read = 0.938057
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282008
Bank_Level_Parallism_Col = 1.285467
Bank_Level_Parallism_Ready = 1.080244
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.285219 

BW Util details:
bwutil = 0.045598 
total_CMD = 46734 
util_bw = 2131 
Wasted_Col = 2013 
Wasted_Row = 1136 
Idle = 41454 

BW Util Bottlenecks: 
RCDc_limit = 1430 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 696 
rwq = 0 
CCDLc_limit_alone = 696 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44380 
Read = 2131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 132 
n_pre = 116 
n_ref = 0 
n_req = 2131 
total_req = 2131 

Dual Bus Interface Util: 
issued_total_row = 248 
issued_total_col = 2131 
Row_Bus_Util =  0.005307 
CoL_Bus_Util = 0.045598 
Either_Row_CoL_Bus_Util = 0.050370 
Issued_on_Two_Bus_Simul_Util = 0.000535 
issued_two_Eff = 0.010620 
queue_avg = 0.300338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.300338
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44339 n_act=143 n_pre=127 n_ref_event=0 n_req=2145 n_rd=2145 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0459
n_activity=8179 dram_eff=0.2623
bk0: 150a 46332i bk1: 135a 46418i bk2: 146a 46262i bk3: 135a 46445i bk4: 133a 46499i bk5: 137a 46403i bk6: 110a 46319i bk7: 97a 46524i bk8: 128a 46371i bk9: 132a 46325i bk10: 143a 46421i bk11: 141a 46415i bk12: 137a 46526i bk13: 141a 46448i bk14: 139a 46513i bk15: 141a 46451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.376240
Bank_Level_Parallism_Col = 1.346276
Bank_Level_Parallism_Ready = 1.115618
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.341880 

BW Util details:
bwutil = 0.045898 
total_CMD = 46734 
util_bw = 2145 
Wasted_Col = 2053 
Wasted_Row = 1046 
Idle = 41490 

BW Util Bottlenecks: 
RCDc_limit = 1526 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 753 
rwq = 0 
CCDLc_limit_alone = 753 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44339 
Read = 2145 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 143 
n_pre = 127 
n_ref = 0 
n_req = 2145 
total_req = 2145 

Dual Bus Interface Util: 
issued_total_row = 270 
issued_total_col = 2145 
Row_Bus_Util =  0.005777 
CoL_Bus_Util = 0.045898 
Either_Row_CoL_Bus_Util = 0.051247 
Issued_on_Two_Bus_Simul_Util = 0.000428 
issued_two_Eff = 0.008351 
queue_avg = 0.278641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.278641
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44403 n_act=130 n_pre=114 n_ref_event=0 n_req=2102 n_rd=2102 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04498
n_activity=7843 dram_eff=0.268
bk0: 147a 46436i bk1: 138a 46518i bk2: 139a 46389i bk3: 134a 46471i bk4: 134a 46489i bk5: 141a 46338i bk6: 107a 46423i bk7: 89a 46594i bk8: 120a 46481i bk9: 127a 46440i bk10: 137a 46388i bk11: 139a 46408i bk12: 137a 46426i bk13: 138a 46372i bk14: 137a 46482i bk15: 138a 46465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938154
Row_Buffer_Locality_read = 0.938154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.326627
Bank_Level_Parallism_Col = 1.310214
Bank_Level_Parallism_Ready = 1.075642
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.306179 

BW Util details:
bwutil = 0.044978 
total_CMD = 46734 
util_bw = 2102 
Wasted_Col = 1958 
Wasted_Row = 1010 
Idle = 41664 

BW Util Bottlenecks: 
RCDc_limit = 1385 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 761 
rwq = 0 
CCDLc_limit_alone = 761 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44403 
Read = 2102 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 130 
n_pre = 114 
n_ref = 0 
n_req = 2102 
total_req = 2102 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 2102 
Row_Bus_Util =  0.005221 
CoL_Bus_Util = 0.044978 
Either_Row_CoL_Bus_Util = 0.049878 
Issued_on_Two_Bus_Simul_Util = 0.000321 
issued_two_Eff = 0.006435 
queue_avg = 0.257243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.257243
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44375 n_act=137 n_pre=121 n_ref_event=0 n_req=2125 n_rd=2125 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04547
n_activity=8109 dram_eff=0.2621
bk0: 136a 46446i bk1: 144a 46326i bk2: 132a 46495i bk3: 139a 46400i bk4: 137a 46464i bk5: 132a 46520i bk6: 107a 46455i bk7: 94a 46620i bk8: 123a 46460i bk9: 129a 46439i bk10: 142a 46385i bk11: 142a 46385i bk12: 145a 46209i bk13: 141a 46470i bk14: 135a 46491i bk15: 147a 46295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935529
Row_Buffer_Locality_read = 0.935529
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316739
Bank_Level_Parallism_Col = 1.304911
Bank_Level_Parallism_Ready = 1.080000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.303445 

BW Util details:
bwutil = 0.045470 
total_CMD = 46734 
util_bw = 2125 
Wasted_Col = 2072 
Wasted_Row = 1126 
Idle = 41411 

BW Util Bottlenecks: 
RCDc_limit = 1485 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 746 
rwq = 0 
CCDLc_limit_alone = 746 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44375 
Read = 2125 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 137 
n_pre = 121 
n_ref = 0 
n_req = 2125 
total_req = 2125 

Dual Bus Interface Util: 
issued_total_row = 258 
issued_total_col = 2125 
Row_Bus_Util =  0.005521 
CoL_Bus_Util = 0.045470 
Either_Row_CoL_Bus_Util = 0.050477 
Issued_on_Two_Bus_Simul_Util = 0.000514 
issued_two_Eff = 0.010174 
queue_avg = 0.254098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.254098
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44414 n_act=126 n_pre=110 n_ref_event=0 n_req=2108 n_rd=2108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04511
n_activity=7619 dram_eff=0.2767
bk0: 133a 46570i bk1: 136a 46440i bk2: 137a 46493i bk3: 137a 46475i bk4: 133a 46525i bk5: 140a 46379i bk6: 108a 46426i bk7: 95a 46531i bk8: 121a 46513i bk9: 137a 46360i bk10: 135a 46518i bk11: 139a 46387i bk12: 137a 46487i bk13: 139a 46438i bk14: 140a 46386i bk15: 141a 46285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940228
Row_Buffer_Locality_read = 0.940228
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.328331
Bank_Level_Parallism_Col = 1.312373
Bank_Level_Parallism_Ready = 1.081120
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.311100 

BW Util details:
bwutil = 0.045106 
total_CMD = 46734 
util_bw = 2108 
Wasted_Col = 1914 
Wasted_Row = 976 
Idle = 41736 

BW Util Bottlenecks: 
RCDc_limit = 1346 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 727 
rwq = 0 
CCDLc_limit_alone = 727 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44414 
Read = 2108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 126 
n_pre = 110 
n_ref = 0 
n_req = 2108 
total_req = 2108 

Dual Bus Interface Util: 
issued_total_row = 236 
issued_total_col = 2108 
Row_Bus_Util =  0.005050 
CoL_Bus_Util = 0.045106 
Either_Row_CoL_Bus_Util = 0.049643 
Issued_on_Two_Bus_Simul_Util = 0.000514 
issued_two_Eff = 0.010345 
queue_avg = 0.262528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.262528
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44374 n_act=138 n_pre=122 n_ref_event=0 n_req=2120 n_rd=2120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04536
n_activity=8085 dram_eff=0.2622
bk0: 136a 46522i bk1: 142a 46376i bk2: 137a 46471i bk3: 136a 46439i bk4: 140a 46382i bk5: 134a 46451i bk6: 105a 46443i bk7: 96a 46501i bk8: 121a 46503i bk9: 136a 46228i bk10: 138a 46408i bk11: 141a 46355i bk12: 137a 46524i bk13: 142a 46457i bk14: 144a 46334i bk15: 135a 46474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934906
Row_Buffer_Locality_read = 0.934906
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.337156
Bank_Level_Parallism_Col = 1.340436
Bank_Level_Parallism_Ready = 1.110377
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333417 

BW Util details:
bwutil = 0.045363 
total_CMD = 46734 
util_bw = 2120 
Wasted_Col = 1975 
Wasted_Row = 1137 
Idle = 41502 

BW Util Bottlenecks: 
RCDc_limit = 1480 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 694 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44374 
Read = 2120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 2120 
total_req = 2120 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 2120 
Row_Bus_Util =  0.005563 
CoL_Bus_Util = 0.045363 
Either_Row_CoL_Bus_Util = 0.050499 
Issued_on_Two_Bus_Simul_Util = 0.000428 
issued_two_Eff = 0.008475 
queue_avg = 0.250417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.250417
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44398 n_act=128 n_pre=112 n_ref_event=0 n_req=2117 n_rd=2117 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0453
n_activity=7970 dram_eff=0.2656
bk0: 141a 46427i bk1: 137a 46440i bk2: 136a 46441i bk3: 134a 46483i bk4: 137a 46508i bk5: 131a 46476i bk6: 105a 46495i bk7: 95a 46591i bk8: 124a 46461i bk9: 141a 46320i bk10: 144a 46407i bk11: 145a 46364i bk12: 144a 46380i bk13: 134a 46502i bk14: 140a 46347i bk15: 129a 46559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939537
Row_Buffer_Locality_read = 0.939537
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.313350
Bank_Level_Parallism_Col = 1.294769
Bank_Level_Parallism_Ready = 1.100142
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.287223 

BW Util details:
bwutil = 0.045299 
total_CMD = 46734 
util_bw = 2117 
Wasted_Col = 1954 
Wasted_Row = 1000 
Idle = 41663 

BW Util Bottlenecks: 
RCDc_limit = 1366 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 728 
rwq = 0 
CCDLc_limit_alone = 728 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44398 
Read = 2117 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 2117 
total_req = 2117 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 2117 
Row_Bus_Util =  0.005135 
CoL_Bus_Util = 0.045299 
Either_Row_CoL_Bus_Util = 0.049985 
Issued_on_Two_Bus_Simul_Util = 0.000449 
issued_two_Eff = 0.008990 
queue_avg = 0.219605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.219605
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44396 n_act=131 n_pre=115 n_ref_event=0 n_req=2115 n_rd=2115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04526
n_activity=7824 dram_eff=0.2703
bk0: 143a 46394i bk1: 141a 46423i bk2: 137a 46390i bk3: 131a 46538i bk4: 138a 46449i bk5: 133a 46564i bk6: 105a 46443i bk7: 93a 46548i bk8: 119a 46575i bk9: 128a 46415i bk10: 138a 46442i bk11: 138a 46461i bk12: 145a 46360i bk13: 139a 46389i bk14: 144a 46284i bk15: 143a 46310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938061
Row_Buffer_Locality_read = 0.938061
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.354750
Bank_Level_Parallism_Col = 1.333417
Bank_Level_Parallism_Ready = 1.103073
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.324399 

BW Util details:
bwutil = 0.045256 
total_CMD = 46734 
util_bw = 2115 
Wasted_Col = 1973 
Wasted_Row = 986 
Idle = 41660 

BW Util Bottlenecks: 
RCDc_limit = 1411 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 749 
rwq = 0 
CCDLc_limit_alone = 749 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44396 
Read = 2115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 131 
n_pre = 115 
n_ref = 0 
n_req = 2115 
total_req = 2115 

Dual Bus Interface Util: 
issued_total_row = 246 
issued_total_col = 2115 
Row_Bus_Util =  0.005264 
CoL_Bus_Util = 0.045256 
Either_Row_CoL_Bus_Util = 0.050028 
Issued_on_Two_Bus_Simul_Util = 0.000492 
issued_two_Eff = 0.009837 
queue_avg = 0.262079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.262079
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44425 n_act=123 n_pre=107 n_ref_event=0 n_req=2110 n_rd=2110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04515
n_activity=7791 dram_eff=0.2708
bk0: 142a 46440i bk1: 139a 46506i bk2: 133a 46519i bk3: 139a 46506i bk4: 130a 46574i bk5: 134a 46499i bk6: 105a 46459i bk7: 96a 46513i bk8: 127a 46497i bk9: 136a 46341i bk10: 142a 46309i bk11: 140a 46366i bk12: 137a 46444i bk13: 132a 46533i bk14: 137a 46418i bk15: 141a 46300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941706
Row_Buffer_Locality_read = 0.941706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.317829
Bank_Level_Parallism_Col = 1.301484
Bank_Level_Parallism_Ready = 1.096209
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.298466 

BW Util details:
bwutil = 0.045149 
total_CMD = 46734 
util_bw = 2110 
Wasted_Col = 1957 
Wasted_Row = 964 
Idle = 41703 

BW Util Bottlenecks: 
RCDc_limit = 1307 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 784 
rwq = 0 
CCDLc_limit_alone = 784 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44425 
Read = 2110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 123 
n_pre = 107 
n_ref = 0 
n_req = 2110 
total_req = 2110 

Dual Bus Interface Util: 
issued_total_row = 230 
issued_total_col = 2110 
Row_Bus_Util =  0.004921 
CoL_Bus_Util = 0.045149 
Either_Row_CoL_Bus_Util = 0.049407 
Issued_on_Two_Bus_Simul_Util = 0.000663 
issued_two_Eff = 0.013426 
queue_avg = 0.272671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.272671
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44382 n_act=136 n_pre=120 n_ref_event=0 n_req=2127 n_rd=2127 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04551
n_activity=8100 dram_eff=0.2626
bk0: 141a 46319i bk1: 139a 46476i bk2: 138a 46446i bk3: 141a 46272i bk4: 133a 46484i bk5: 134a 46547i bk6: 99a 46585i bk7: 96a 46456i bk8: 137a 46281i bk9: 132a 46385i bk10: 141a 46408i bk11: 144a 46180i bk12: 139a 46481i bk13: 138a 46566i bk14: 135a 46505i bk15: 140a 46478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936060
Row_Buffer_Locality_read = 0.936060
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.332699
Bank_Level_Parallism_Col = 1.333994
Bank_Level_Parallism_Ready = 1.143394
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.326566 

BW Util details:
bwutil = 0.045513 
total_CMD = 46734 
util_bw = 2127 
Wasted_Col = 2014 
Wasted_Row = 1113 
Idle = 41480 

BW Util Bottlenecks: 
RCDc_limit = 1451 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 748 
rwq = 0 
CCDLc_limit_alone = 748 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44382 
Read = 2127 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 2127 
total_req = 2127 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 2127 
Row_Bus_Util =  0.005478 
CoL_Bus_Util = 0.045513 
Either_Row_CoL_Bus_Util = 0.050327 
Issued_on_Two_Bus_Simul_Util = 0.000663 
issued_two_Eff = 0.013180 
queue_avg = 0.310930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.31093
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44415 n_act=119 n_pre=103 n_ref_event=0 n_req=2115 n_rd=2115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04526
n_activity=7912 dram_eff=0.2673
bk0: 139a 46502i bk1: 141a 46281i bk2: 137a 46495i bk3: 136a 46436i bk4: 136a 46431i bk5: 131a 46562i bk6: 96a 46534i bk7: 101a 46504i bk8: 130a 46564i bk9: 127a 46552i bk10: 141a 46343i bk11: 137a 46472i bk12: 148a 46252i bk13: 136a 46571i bk14: 143a 46403i bk15: 136a 46489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943735
Row_Buffer_Locality_read = 0.943735
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.276243
Bank_Level_Parallism_Col = 1.282923
Bank_Level_Parallism_Ready = 1.074232
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.282669 

BW Util details:
bwutil = 0.045256 
total_CMD = 46734 
util_bw = 2115 
Wasted_Col = 1924 
Wasted_Row = 1029 
Idle = 41666 

BW Util Bottlenecks: 
RCDc_limit = 1287 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 731 
rwq = 0 
CCDLc_limit_alone = 731 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44415 
Read = 2115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 2115 
total_req = 2115 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 2115 
Row_Bus_Util =  0.004750 
CoL_Bus_Util = 0.045256 
Either_Row_CoL_Bus_Util = 0.049621 
Issued_on_Two_Bus_Simul_Util = 0.000385 
issued_two_Eff = 0.007762 
queue_avg = 0.265845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.265845
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44450 n_act=106 n_pre=90 n_ref_event=0 n_req=2109 n_rd=2109 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04513
n_activity=7397 dram_eff=0.2851
bk0: 140a 46390i bk1: 131a 46566i bk2: 132a 46517i bk3: 139a 46451i bk4: 137a 46458i bk5: 136a 46519i bk6: 103a 46500i bk7: 97a 46573i bk8: 132a 46488i bk9: 137a 46387i bk10: 142a 46437i bk11: 144a 46451i bk12: 132a 46537i bk13: 136a 46447i bk14: 133a 46539i bk15: 138a 46451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949739
Row_Buffer_Locality_read = 0.949739
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300169
Bank_Level_Parallism_Col = 1.303510
Bank_Level_Parallism_Ready = 1.079659
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.303510 

BW Util details:
bwutil = 0.045128 
total_CMD = 46734 
util_bw = 2109 
Wasted_Col = 1763 
Wasted_Row = 852 
Idle = 42010 

BW Util Bottlenecks: 
RCDc_limit = 1134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 738 
rwq = 0 
CCDLc_limit_alone = 738 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44450 
Read = 2109 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 2109 
total_req = 2109 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 2109 
Row_Bus_Util =  0.004194 
CoL_Bus_Util = 0.045128 
Either_Row_CoL_Bus_Util = 0.048872 
Issued_on_Two_Bus_Simul_Util = 0.000449 
issued_two_Eff = 0.009194 
queue_avg = 0.343818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.343818
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44356 n_act=144 n_pre=128 n_ref_event=0 n_req=2134 n_rd=2134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04566
n_activity=8481 dram_eff=0.2516
bk0: 137a 46519i bk1: 135a 46479i bk2: 135a 46442i bk3: 141a 46316i bk4: 137a 46461i bk5: 132a 46506i bk6: 102a 46571i bk7: 104a 46364i bk8: 135a 46422i bk9: 137a 46247i bk10: 139a 46509i bk11: 146a 46268i bk12: 143a 46246i bk13: 139a 46438i bk14: 136a 46489i bk15: 136a 46414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932521
Row_Buffer_Locality_read = 0.932521
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.305778
Bank_Level_Parallism_Col = 1.288788
Bank_Level_Parallism_Ready = 1.076382
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.286158 

BW Util details:
bwutil = 0.045663 
total_CMD = 46734 
util_bw = 2134 
Wasted_Col = 2155 
Wasted_Row = 1215 
Idle = 41230 

BW Util Bottlenecks: 
RCDc_limit = 1535 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 790 
rwq = 0 
CCDLc_limit_alone = 790 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44356 
Read = 2134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 2134 
total_req = 2134 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 2134 
Row_Bus_Util =  0.005820 
CoL_Bus_Util = 0.045663 
Either_Row_CoL_Bus_Util = 0.050884 
Issued_on_Two_Bus_Simul_Util = 0.000599 
issued_two_Eff = 0.011775 
queue_avg = 0.335067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.335067
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44397 n_act=128 n_pre=112 n_ref_event=0 n_req=2120 n_rd=2120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04536
n_activity=8016 dram_eff=0.2645
bk0: 139a 46421i bk1: 140a 46508i bk2: 136a 46420i bk3: 132a 46491i bk4: 136a 46484i bk5: 140a 46434i bk6: 98a 46510i bk7: 99a 46475i bk8: 131a 46423i bk9: 128a 46459i bk10: 140a 46478i bk11: 154a 46179i bk12: 138a 46420i bk13: 138a 46459i bk14: 140a 46438i bk15: 131a 46564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939623
Row_Buffer_Locality_read = 0.939623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297889
Bank_Level_Parallism_Col = 1.293198
Bank_Level_Parallism_Ready = 1.073113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.291708 

BW Util details:
bwutil = 0.045363 
total_CMD = 46734 
util_bw = 2120 
Wasted_Col = 2008 
Wasted_Row = 1035 
Idle = 41571 

BW Util Bottlenecks: 
RCDc_limit = 1376 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 767 
rwq = 0 
CCDLc_limit_alone = 767 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44397 
Read = 2120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 2120 
total_req = 2120 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 2120 
Row_Bus_Util =  0.005135 
CoL_Bus_Util = 0.045363 
Either_Row_CoL_Bus_Util = 0.050006 
Issued_on_Two_Bus_Simul_Util = 0.000492 
issued_two_Eff = 0.009842 
queue_avg = 0.264369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.264369
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44375 n_act=134 n_pre=118 n_ref_event=0 n_req=2131 n_rd=2131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0456
n_activity=7875 dram_eff=0.2706
bk0: 135a 46571i bk1: 143a 46345i bk2: 138a 46503i bk3: 140a 46345i bk4: 134a 46505i bk5: 137a 46474i bk6: 97a 46433i bk7: 95a 46470i bk8: 133a 46429i bk9: 135a 46412i bk10: 138a 46513i bk11: 140a 46383i bk12: 147a 46331i bk13: 148a 46351i bk14: 134a 46503i bk15: 137a 46497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937119
Row_Buffer_Locality_read = 0.937119
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.363636
Bank_Level_Parallism_Col = 1.335973
Bank_Level_Parallism_Ready = 1.063820
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.329842 

BW Util details:
bwutil = 0.045598 
total_CMD = 46734 
util_bw = 2131 
Wasted_Col = 1873 
Wasted_Row = 990 
Idle = 41740 

BW Util Bottlenecks: 
RCDc_limit = 1418 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 712 
rwq = 0 
CCDLc_limit_alone = 712 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44375 
Read = 2131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 2131 
total_req = 2131 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 2131 
Row_Bus_Util =  0.005392 
CoL_Bus_Util = 0.045598 
Either_Row_CoL_Bus_Util = 0.050477 
Issued_on_Two_Bus_Simul_Util = 0.000514 
issued_two_Eff = 0.010174 
queue_avg = 0.311593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.311593
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44365 n_act=137 n_pre=121 n_ref_event=0 n_req=2130 n_rd=2130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04558
n_activity=8491 dram_eff=0.2509
bk0: 141a 46418i bk1: 138a 46414i bk2: 137a 46443i bk3: 136a 46451i bk4: 137a 46460i bk5: 140a 46366i bk6: 102a 46362i bk7: 97a 46534i bk8: 130a 46445i bk9: 132a 46407i bk10: 142a 46539i bk11: 144a 46352i bk12: 146a 46419i bk13: 136a 46436i bk14: 134a 46495i bk15: 138a 46469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935681
Row_Buffer_Locality_read = 0.935681
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.272997
Bank_Level_Parallism_Col = 1.271125
Bank_Level_Parallism_Ready = 1.076995
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266538 

BW Util details:
bwutil = 0.045577 
total_CMD = 46734 
util_bw = 2130 
Wasted_Col = 2121 
Wasted_Row = 1141 
Idle = 41342 

BW Util Bottlenecks: 
RCDc_limit = 1471 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 775 
rwq = 0 
CCDLc_limit_alone = 775 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44365 
Read = 2130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 137 
n_pre = 121 
n_ref = 0 
n_req = 2130 
total_req = 2130 

Dual Bus Interface Util: 
issued_total_row = 258 
issued_total_col = 2130 
Row_Bus_Util =  0.005521 
CoL_Bus_Util = 0.045577 
Either_Row_CoL_Bus_Util = 0.050691 
Issued_on_Two_Bus_Simul_Util = 0.000407 
issued_two_Eff = 0.008020 
queue_avg = 0.279176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.279176
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44367 n_act=141 n_pre=125 n_ref_event=0 n_req=2129 n_rd=2129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04556
n_activity=8105 dram_eff=0.2627
bk0: 141a 46331i bk1: 138a 46549i bk2: 133a 46489i bk3: 140a 46357i bk4: 136a 46581i bk5: 138a 46393i bk6: 97a 46496i bk7: 100a 46394i bk8: 130a 46433i bk9: 131a 46351i bk10: 143a 46335i bk11: 140a 46346i bk12: 138a 46592i bk13: 146a 46312i bk14: 140a 46360i bk15: 138a 46372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933772
Row_Buffer_Locality_read = 0.933772
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.317315
Bank_Level_Parallism_Col = 1.299856
Bank_Level_Parallism_Ready = 1.102865
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.294104 

BW Util details:
bwutil = 0.045556 
total_CMD = 46734 
util_bw = 2129 
Wasted_Col = 2148 
Wasted_Row = 1175 
Idle = 41282 

BW Util Bottlenecks: 
RCDc_limit = 1506 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 803 
rwq = 0 
CCDLc_limit_alone = 803 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44367 
Read = 2129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 2129 
total_req = 2129 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 2129 
Row_Bus_Util =  0.005692 
CoL_Bus_Util = 0.045556 
Either_Row_CoL_Bus_Util = 0.050648 
Issued_on_Two_Bus_Simul_Util = 0.000599 
issued_two_Eff = 0.011829 
queue_avg = 0.306158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.306158
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44368 n_act=144 n_pre=128 n_ref_event=0 n_req=2116 n_rd=2116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04528
n_activity=8359 dram_eff=0.2531
bk0: 140a 46400i bk1: 142a 46325i bk2: 138a 46459i bk3: 131a 46514i bk4: 136a 46438i bk5: 137a 46398i bk6: 100a 46509i bk7: 93a 46575i bk8: 134a 46326i bk9: 135a 46284i bk10: 139a 46398i bk11: 139a 46339i bk12: 135a 46525i bk13: 139a 46366i bk14: 142a 46398i bk15: 136a 46423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931947
Row_Buffer_Locality_read = 0.931947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.332406
Bank_Level_Parallism_Col = 1.311191
Bank_Level_Parallism_Ready = 1.120510
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.307341 

BW Util details:
bwutil = 0.045278 
total_CMD = 46734 
util_bw = 2116 
Wasted_Col = 2145 
Wasted_Row = 1130 
Idle = 41343 

BW Util Bottlenecks: 
RCDc_limit = 1574 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 766 
rwq = 0 
CCDLc_limit_alone = 766 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44368 
Read = 2116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 2116 
total_req = 2116 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 2116 
Row_Bus_Util =  0.005820 
CoL_Bus_Util = 0.045278 
Either_Row_CoL_Bus_Util = 0.050627 
Issued_on_Two_Bus_Simul_Util = 0.000471 
issued_two_Eff = 0.009298 
queue_avg = 0.297920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.29792
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44395 n_act=128 n_pre=112 n_ref_event=0 n_req=2120 n_rd=2120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04536
n_activity=8017 dram_eff=0.2644
bk0: 137a 46480i bk1: 138a 46448i bk2: 135a 46439i bk3: 136a 46440i bk4: 134a 46541i bk5: 134a 46469i bk6: 100a 46461i bk7: 94a 46581i bk8: 135a 46371i bk9: 130a 46497i bk10: 148a 46191i bk11: 145a 46280i bk12: 142a 46490i bk13: 141a 46445i bk14: 135a 46500i bk15: 136a 46520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939623
Row_Buffer_Locality_read = 0.939623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.289090
Bank_Level_Parallism_Col = 1.280148
Bank_Level_Parallism_Ready = 1.076887
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.279655 

BW Util details:
bwutil = 0.045363 
total_CMD = 46734 
util_bw = 2120 
Wasted_Col = 2035 
Wasted_Row = 1051 
Idle = 41528 

BW Util Bottlenecks: 
RCDc_limit = 1380 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 784 
rwq = 0 
CCDLc_limit_alone = 784 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44395 
Read = 2120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 2120 
total_req = 2120 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 2120 
Row_Bus_Util =  0.005135 
CoL_Bus_Util = 0.045363 
Either_Row_CoL_Bus_Util = 0.050049 
Issued_on_Two_Bus_Simul_Util = 0.000449 
issued_two_Eff = 0.008978 
queue_avg = 0.293469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.293469
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44426 n_act=129 n_pre=113 n_ref_event=0 n_req=2091 n_rd=2091 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04474
n_activity=7880 dram_eff=0.2654
bk0: 137a 46463i bk1: 137a 46432i bk2: 133a 46521i bk3: 134a 46470i bk4: 143a 46325i bk5: 134a 46471i bk6: 94a 46554i bk7: 94a 46510i bk8: 127a 46516i bk9: 133a 46329i bk10: 136a 46469i bk11: 136a 46426i bk12: 137a 46401i bk13: 137a 46477i bk14: 140a 46371i bk15: 139a 46392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938307
Row_Buffer_Locality_read = 0.938307
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.335723
Bank_Level_Parallism_Col = 1.321710
Bank_Level_Parallism_Ready = 1.073649
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.316365 

BW Util details:
bwutil = 0.044743 
total_CMD = 46734 
util_bw = 2091 
Wasted_Col = 1933 
Wasted_Row = 998 
Idle = 41712 

BW Util Bottlenecks: 
RCDc_limit = 1371 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 716 
rwq = 0 
CCDLc_limit_alone = 716 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44426 
Read = 2091 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 129 
n_pre = 113 
n_ref = 0 
n_req = 2091 
total_req = 2091 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 2091 
Row_Bus_Util =  0.005178 
CoL_Bus_Util = 0.044743 
Either_Row_CoL_Bus_Util = 0.049386 
Issued_on_Two_Bus_Simul_Util = 0.000535 
issued_two_Eff = 0.010832 
queue_avg = 0.313754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.313754
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44402 n_act=128 n_pre=112 n_ref_event=0 n_req=2115 n_rd=2115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04526
n_activity=7970 dram_eff=0.2654
bk0: 142a 46368i bk1: 133a 46538i bk2: 142a 46422i bk3: 135a 46479i bk4: 137a 46438i bk5: 146a 46251i bk6: 97a 46491i bk7: 94a 46625i bk8: 127a 46446i bk9: 128a 46441i bk10: 139a 46402i bk11: 140a 46423i bk12: 138a 46581i bk13: 141a 46364i bk14: 138a 46475i bk15: 138a 46380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939480
Row_Buffer_Locality_read = 0.939480
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.319812
Bank_Level_Parallism_Col = 1.323019
Bank_Level_Parallism_Ready = 1.086998
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.322516 

BW Util details:
bwutil = 0.045256 
total_CMD = 46734 
util_bw = 2115 
Wasted_Col = 1959 
Wasted_Row = 1029 
Idle = 41631 

BW Util Bottlenecks: 
RCDc_limit = 1371 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44402 
Read = 2115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 2115 
total_req = 2115 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 2115 
Row_Bus_Util =  0.005135 
CoL_Bus_Util = 0.045256 
Either_Row_CoL_Bus_Util = 0.049899 
Issued_on_Two_Bus_Simul_Util = 0.000492 
issued_two_Eff = 0.009863 
queue_avg = 0.306543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.306543
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44424 n_act=117 n_pre=101 n_ref_event=0 n_req=2116 n_rd=2116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04528
n_activity=7805 dram_eff=0.2711
bk0: 142a 46286i bk1: 136a 46478i bk2: 136a 46420i bk3: 135a 46498i bk4: 137a 46394i bk5: 135a 46507i bk6: 91a 46634i bk7: 100a 46434i bk8: 127a 46493i bk9: 135a 46483i bk10: 139a 46492i bk11: 146a 46344i bk12: 139a 46506i bk13: 136a 46540i bk14: 138a 46490i bk15: 144a 46275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944707
Row_Buffer_Locality_read = 0.944707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.319311
Bank_Level_Parallism_Col = 1.311665
Bank_Level_Parallism_Ready = 1.119093
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.309650 

BW Util details:
bwutil = 0.045278 
total_CMD = 46734 
util_bw = 2116 
Wasted_Col = 1940 
Wasted_Row = 936 
Idle = 41742 

BW Util Bottlenecks: 
RCDc_limit = 1271 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 798 
rwq = 0 
CCDLc_limit_alone = 798 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44424 
Read = 2116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 117 
n_pre = 101 
n_ref = 0 
n_req = 2116 
total_req = 2116 

Dual Bus Interface Util: 
issued_total_row = 218 
issued_total_col = 2116 
Row_Bus_Util =  0.004665 
CoL_Bus_Util = 0.045278 
Either_Row_CoL_Bus_Util = 0.049429 
Issued_on_Two_Bus_Simul_Util = 0.000514 
issued_two_Eff = 0.010390 
queue_avg = 0.326828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.326828
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44340 n_act=147 n_pre=131 n_ref_event=0 n_req=2139 n_rd=2139 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04577
n_activity=8465 dram_eff=0.2527
bk0: 140a 46475i bk1: 143a 46286i bk2: 139a 46415i bk3: 136a 46459i bk4: 141a 46377i bk5: 136a 46474i bk6: 99a 46387i bk7: 97a 46504i bk8: 134a 46447i bk9: 142a 46351i bk10: 139a 46439i bk11: 135a 46396i bk12: 137a 46511i bk13: 139a 46442i bk14: 138a 46390i bk15: 144a 46232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931276
Row_Buffer_Locality_read = 0.931276
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.343520
Bank_Level_Parallism_Col = 1.327387
Bank_Level_Parallism_Ready = 1.135110
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.323529 

BW Util details:
bwutil = 0.045770 
total_CMD = 46734 
util_bw = 2139 
Wasted_Col = 2117 
Wasted_Row = 1176 
Idle = 41302 

BW Util Bottlenecks: 
RCDc_limit = 1586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 729 
rwq = 0 
CCDLc_limit_alone = 729 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44340 
Read = 2139 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 147 
n_pre = 131 
n_ref = 0 
n_req = 2139 
total_req = 2139 

Dual Bus Interface Util: 
issued_total_row = 278 
issued_total_col = 2139 
Row_Bus_Util =  0.005949 
CoL_Bus_Util = 0.045770 
Either_Row_CoL_Bus_Util = 0.051226 
Issued_on_Two_Bus_Simul_Util = 0.000492 
issued_two_Eff = 0.009607 
queue_avg = 0.277764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.277764
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44372 n_act=138 n_pre=122 n_ref_event=0 n_req=2124 n_rd=2124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04545
n_activity=8164 dram_eff=0.2602
bk0: 138a 46478i bk1: 136a 46446i bk2: 138a 46400i bk3: 137a 46401i bk4: 140a 46452i bk5: 131a 46542i bk6: 95a 46583i bk7: 101a 46460i bk8: 139a 46226i bk9: 127a 46442i bk10: 143a 46412i bk11: 144a 46261i bk12: 140a 46396i bk13: 139a 46484i bk14: 143a 46368i bk15: 133a 46450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935028
Row_Buffer_Locality_read = 0.935028
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.354610
Bank_Level_Parallism_Col = 1.325955
Bank_Level_Parallism_Ready = 1.140301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.318414 

BW Util details:
bwutil = 0.045449 
total_CMD = 46734 
util_bw = 2124 
Wasted_Col = 2083 
Wasted_Row = 1010 
Idle = 41517 

BW Util Bottlenecks: 
RCDc_limit = 1488 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 793 
rwq = 0 
CCDLc_limit_alone = 793 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44372 
Read = 2124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 2124 
total_req = 2124 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 2124 
Row_Bus_Util =  0.005563 
CoL_Bus_Util = 0.045449 
Either_Row_CoL_Bus_Util = 0.050541 
Issued_on_Two_Bus_Simul_Util = 0.000471 
issued_two_Eff = 0.009314 
queue_avg = 0.318975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.318975
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44339 n_act=150 n_pre=134 n_ref_event=0 n_req=2135 n_rd=2135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04568
n_activity=8683 dram_eff=0.2459
bk0: 136a 46426i bk1: 138a 46422i bk2: 146a 46353i bk3: 136a 46521i bk4: 134a 46461i bk5: 140a 46391i bk6: 108a 46149i bk7: 95a 46485i bk8: 135a 46417i bk9: 130a 46409i bk10: 137a 46442i bk11: 144a 46310i bk12: 138a 46427i bk13: 143a 46474i bk14: 138a 46420i bk15: 137a 46405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929742
Row_Buffer_Locality_read = 0.929742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.307597
Bank_Level_Parallism_Col = 1.314394
Bank_Level_Parallism_Ready = 1.112412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.313447 

BW Util details:
bwutil = 0.045684 
total_CMD = 46734 
util_bw = 2135 
Wasted_Col = 2209 
Wasted_Row = 1290 
Idle = 41100 

BW Util Bottlenecks: 
RCDc_limit = 1638 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 734 
rwq = 0 
CCDLc_limit_alone = 734 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44339 
Read = 2135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 150 
n_pre = 134 
n_ref = 0 
n_req = 2135 
total_req = 2135 

Dual Bus Interface Util: 
issued_total_row = 284 
issued_total_col = 2135 
Row_Bus_Util =  0.006077 
CoL_Bus_Util = 0.045684 
Either_Row_CoL_Bus_Util = 0.051247 
Issued_on_Two_Bus_Simul_Util = 0.000514 
issued_two_Eff = 0.010021 
queue_avg = 0.301815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.301815
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44377 n_act=140 n_pre=124 n_ref_event=0 n_req=2112 n_rd=2112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04519
n_activity=8063 dram_eff=0.2619
bk0: 139a 46403i bk1: 141a 46431i bk2: 137a 46395i bk3: 137a 46515i bk4: 134a 46493i bk5: 130a 46548i bk6: 97a 46490i bk7: 94a 46599i bk8: 132a 46370i bk9: 139a 46195i bk10: 141a 46248i bk11: 141a 46289i bk12: 138a 46436i bk13: 134a 46529i bk14: 136a 46490i bk15: 142a 46361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933712
Row_Buffer_Locality_read = 0.933712
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.334341
Bank_Level_Parallism_Col = 1.322320
Bank_Level_Parallism_Ready = 1.116477
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.316691 

BW Util details:
bwutil = 0.045192 
total_CMD = 46734 
util_bw = 2112 
Wasted_Col = 2083 
Wasted_Row = 1099 
Idle = 41440 

BW Util Bottlenecks: 
RCDc_limit = 1521 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 718 
rwq = 0 
CCDLc_limit_alone = 718 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44377 
Read = 2112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 2112 
total_req = 2112 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 2112 
Row_Bus_Util =  0.005649 
CoL_Bus_Util = 0.045192 
Either_Row_CoL_Bus_Util = 0.050434 
Issued_on_Two_Bus_Simul_Util = 0.000407 
issued_two_Eff = 0.008061 
queue_avg = 0.318248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.318248
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44335 n_act=149 n_pre=133 n_ref_event=0 n_req=2138 n_rd=2138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04575
n_activity=8935 dram_eff=0.2393
bk0: 148a 46260i bk1: 140a 46432i bk2: 134a 46455i bk3: 140a 46401i bk4: 134a 46471i bk5: 141a 46417i bk6: 94a 46508i bk7: 97a 46424i bk8: 131a 46445i bk9: 134a 46316i bk10: 141a 46548i bk11: 143a 46402i bk12: 135a 46543i bk13: 142a 46369i bk14: 148a 46240i bk15: 136a 46492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930309
Row_Buffer_Locality_read = 0.930309
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.284356
Bank_Level_Parallism_Col = 1.277461
Bank_Level_Parallism_Ready = 1.066885
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.274370 

BW Util details:
bwutil = 0.045748 
total_CMD = 46734 
util_bw = 2138 
Wasted_Col = 2186 
Wasted_Row = 1250 
Idle = 41160 

BW Util Bottlenecks: 
RCDc_limit = 1612 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 744 
rwq = 0 
CCDLc_limit_alone = 744 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44335 
Read = 2138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 149 
n_pre = 133 
n_ref = 0 
n_req = 2138 
total_req = 2138 

Dual Bus Interface Util: 
issued_total_row = 282 
issued_total_col = 2138 
Row_Bus_Util =  0.006034 
CoL_Bus_Util = 0.045748 
Either_Row_CoL_Bus_Util = 0.051333 
Issued_on_Two_Bus_Simul_Util = 0.000449 
issued_two_Eff = 0.008754 
queue_avg = 0.310994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.310994
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44425 n_act=120 n_pre=104 n_ref_event=0 n_req=2108 n_rd=2108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04511
n_activity=7764 dram_eff=0.2715
bk0: 145a 46247i bk1: 141a 46443i bk2: 134a 46538i bk3: 138a 46401i bk4: 132a 46522i bk5: 136a 46457i bk6: 98a 46627i bk7: 98a 46405i bk8: 128a 46421i bk9: 128a 46505i bk10: 140a 46494i bk11: 140a 46439i bk12: 135a 46534i bk13: 137a 46510i bk14: 140a 46335i bk15: 138a 46511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943074
Row_Buffer_Locality_read = 0.943074
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.291825
Bank_Level_Parallism_Col = 1.287427
Bank_Level_Parallism_Ready = 1.097723
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.286662 

BW Util details:
bwutil = 0.045106 
total_CMD = 46734 
util_bw = 2108 
Wasted_Col = 1904 
Wasted_Row = 991 
Idle = 41731 

BW Util Bottlenecks: 
RCDc_limit = 1276 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 772 
rwq = 0 
CCDLc_limit_alone = 772 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44425 
Read = 2108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 2108 
total_req = 2108 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 2108 
Row_Bus_Util =  0.004793 
CoL_Bus_Util = 0.045106 
Either_Row_CoL_Bus_Util = 0.049407 
Issued_on_Two_Bus_Simul_Util = 0.000492 
issued_two_Eff = 0.009961 
queue_avg = 0.304232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.304232
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44465 n_act=111 n_pre=95 n_ref_event=0 n_req=2087 n_rd=2087 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04466
n_activity=7441 dram_eff=0.2805
bk0: 139a 46449i bk1: 141a 46344i bk2: 136a 46523i bk3: 134a 46530i bk4: 133a 46516i bk5: 136a 46363i bk6: 97a 46454i bk7: 94a 46518i bk8: 128a 46578i bk9: 127a 46459i bk10: 137a 46443i bk11: 141a 46316i bk12: 140a 46454i bk13: 136a 46550i bk14: 131a 46582i bk15: 137a 46545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946814
Row_Buffer_Locality_read = 0.946814
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.275062
Bank_Level_Parallism_Col = 1.278197
Bank_Level_Parallism_Ready = 1.068519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.275853 

BW Util details:
bwutil = 0.044657 
total_CMD = 46734 
util_bw = 2087 
Wasted_Col = 1834 
Wasted_Row = 947 
Idle = 41866 

BW Util Bottlenecks: 
RCDc_limit = 1199 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 749 
rwq = 0 
CCDLc_limit_alone = 749 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44465 
Read = 2087 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 111 
n_pre = 95 
n_ref = 0 
n_req = 2087 
total_req = 2087 

Dual Bus Interface Util: 
issued_total_row = 206 
issued_total_col = 2087 
Row_Bus_Util =  0.004408 
CoL_Bus_Util = 0.044657 
Either_Row_CoL_Bus_Util = 0.048551 
Issued_on_Two_Bus_Simul_Util = 0.000514 
issued_two_Eff = 0.010577 
queue_avg = 0.280631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.280631
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44343 n_act=150 n_pre=134 n_ref_event=0 n_req=2127 n_rd=2127 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04551
n_activity=8751 dram_eff=0.2431
bk0: 140a 46351i bk1: 142a 46398i bk2: 131a 46555i bk3: 140a 46318i bk4: 133a 46504i bk5: 135a 46439i bk6: 98a 46386i bk7: 96a 46478i bk8: 127a 46540i bk9: 127a 46571i bk10: 138a 46467i bk11: 144a 46331i bk12: 144a 46347i bk13: 141a 46356i bk14: 149a 46282i bk15: 142a 46361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929478
Row_Buffer_Locality_read = 0.929478
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.286840
Bank_Level_Parallism_Col = 1.265244
Bank_Level_Parallism_Ready = 1.075223
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.260084 

BW Util details:
bwutil = 0.045513 
total_CMD = 46734 
util_bw = 2127 
Wasted_Col = 2251 
Wasted_Row = 1207 
Idle = 41149 

BW Util Bottlenecks: 
RCDc_limit = 1678 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 751 
rwq = 0 
CCDLc_limit_alone = 751 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44343 
Read = 2127 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 150 
n_pre = 134 
n_ref = 0 
n_req = 2127 
total_req = 2127 

Dual Bus Interface Util: 
issued_total_row = 284 
issued_total_col = 2127 
Row_Bus_Util =  0.006077 
CoL_Bus_Util = 0.045513 
Either_Row_CoL_Bus_Util = 0.051162 
Issued_on_Two_Bus_Simul_Util = 0.000428 
issued_two_Eff = 0.008365 
queue_avg = 0.303569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.303569
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44400 n_act=125 n_pre=109 n_ref_event=0 n_req=2123 n_rd=2123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04543
n_activity=7804 dram_eff=0.272
bk0: 142a 46418i bk1: 138a 46483i bk2: 135a 46420i bk3: 135a 46468i bk4: 134a 46516i bk5: 136a 46538i bk6: 100a 46487i bk7: 94a 46526i bk8: 134a 46437i bk9: 134a 46497i bk10: 142a 46405i bk11: 144a 46267i bk12: 135a 46565i bk13: 143a 46296i bk14: 137a 46490i bk15: 140a 46399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941121
Row_Buffer_Locality_read = 0.941121
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.342546
Bank_Level_Parallism_Col = 1.318541
Bank_Level_Parallism_Ready = 1.096090
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.310890 

BW Util details:
bwutil = 0.045427 
total_CMD = 46734 
util_bw = 2123 
Wasted_Col = 1885 
Wasted_Row = 949 
Idle = 41777 

BW Util Bottlenecks: 
RCDc_limit = 1336 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 728 
rwq = 0 
CCDLc_limit_alone = 728 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44400 
Read = 2123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 125 
n_pre = 109 
n_ref = 0 
n_req = 2123 
total_req = 2123 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 2123 
Row_Bus_Util =  0.005007 
CoL_Bus_Util = 0.045427 
Either_Row_CoL_Bus_Util = 0.049942 
Issued_on_Two_Bus_Simul_Util = 0.000492 
issued_two_Eff = 0.009854 
queue_avg = 0.262122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.262122
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46734 n_nop=44377 n_act=136 n_pre=120 n_ref_event=0 n_req=2122 n_rd=2122 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04541
n_activity=8532 dram_eff=0.2487
bk0: 135a 46464i bk1: 141a 46356i bk2: 133a 46536i bk3: 136a 46426i bk4: 137a 46434i bk5: 133a 46516i bk6: 95a 46498i bk7: 97a 46438i bk8: 130a 46537i bk9: 132a 46329i bk10: 144a 46318i bk11: 150a 46287i bk12: 140a 46449i bk13: 142a 46374i bk14: 138a 46504i bk15: 139a 46480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935910
Row_Buffer_Locality_read = 0.935910
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.274636
Bank_Level_Parallism_Col = 1.292742
Bank_Level_Parallism_Ready = 1.106503
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.287871 

BW Util details:
bwutil = 0.045406 
total_CMD = 46734 
util_bw = 2122 
Wasted_Col = 2089 
Wasted_Row = 1218 
Idle = 41305 

BW Util Bottlenecks: 
RCDc_limit = 1466 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 770 
rwq = 0 
CCDLc_limit_alone = 770 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46734 
n_nop = 44377 
Read = 2122 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 2122 
total_req = 2122 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 2122 
Row_Bus_Util =  0.005478 
CoL_Bus_Util = 0.045406 
Either_Row_CoL_Bus_Util = 0.050434 
Issued_on_Two_Bus_Simul_Util = 0.000449 
issued_two_Eff = 0.008910 
queue_avg = 0.328112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.328112

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6219, Miss = 1077, Miss_rate = 0.173, Pending_hits = 30, Reservation_fails = 461
L2_cache_bank[1]: Access = 5467, Miss = 1059, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6102, Miss = 1089, Miss_rate = 0.178, Pending_hits = 12, Reservation_fails = 154
L2_cache_bank[3]: Access = 5398, Miss = 1061, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6055, Miss = 1060, Miss_rate = 0.175, Pending_hits = 24, Reservation_fails = 225
L2_cache_bank[5]: Access = 5432, Miss = 1046, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5450, Miss = 1057, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5440, Miss = 1069, Miss_rate = 0.197, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 5447, Miss = 1046, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5406, Miss = 1067, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5390, Miss = 1061, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5451, Miss = 1065, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5437, Miss = 1075, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5410, Miss = 1047, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5443, Miss = 1073, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5395, Miss = 1048, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5463, Miss = 1056, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5479, Miss = 1058, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5507, Miss = 1072, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5532, Miss = 1067, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5456, Miss = 1075, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5436, Miss = 1047, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5477, Miss = 1052, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5454, Miss = 1061, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 5491, Miss = 1066, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 5413, Miss = 1076, Miss_rate = 0.199, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 5455, Miss = 1059, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5514, Miss = 1062, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 5530, Miss = 1056, Miss_rate = 0.191, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5442, Miss = 1077, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 5515, Miss = 1073, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5485, Miss = 1062, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 5369, Miss = 1062, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 5485, Miss = 1074, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 5501, Miss = 1069, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 5381, Miss = 1053, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 5464, Miss = 1070, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 5416, Miss = 1059, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 5370, Miss = 1053, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 5353, Miss = 1048, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 5502, Miss = 1062, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 5449, Miss = 1055, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 5430, Miss = 1052, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 5492, Miss = 1071, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 5367, Miss = 1068, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 5410, Miss = 1077, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 5511, Miss = 1078, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 5415, Miss = 1051, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 5422, Miss = 1074, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 5437, Miss = 1065, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 5412, Miss = 1058, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 5386, Miss = 1060, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 10070, Miss = 1071, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 5484, Miss = 1078, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 5378, Miss = 1052, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 5454, Miss = 1059, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 5425, Miss = 1041, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 5367, Miss = 1051, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[58]: Access = 5450, Miss = 1062, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 5483, Miss = 1069, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 5415, Miss = 1062, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 5436, Miss = 1064, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 5402, Miss = 1058, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 5411, Miss = 1071, Miss_rate = 0.198, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 354938
L2_total_cache_misses = 68016
L2_total_cache_miss_rate = 0.1916
L2_total_cache_pending_hits = 71
L2_total_cache_reservation_fails = 840
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 254945
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 47965
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29918
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 322765
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30093
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=354938
icnt_total_pkts_simt_to_mem=353418
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.5307
	minimum = 5
	maximum = 507
Network latency average = 19.1575
	minimum = 5
	maximum = 507
Slowest packet = 628112
Flit latency average = 19.1575
	minimum = 5
	maximum = 507
Slowest flit = 628112
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.144766
	minimum = 0.102464 (at node 78)
	maximum = 0.715777 (at node 92)
Accepted packet rate average = 0.144766
	minimum = 0.102464 (at node 78)
	maximum = 0.715777 (at node 92)
Injected flit rate average = 0.144766
	minimum = 0.102464 (at node 78)
	maximum = 0.715777 (at node 92)
Accepted flit rate average= 0.144766
	minimum = 0.102464 (at node 78)
	maximum = 0.715777 (at node 92)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3361 (10 samples)
	minimum = 5 (10 samples)
	maximum = 182.9 (10 samples)
Network latency average = 9.16751 (10 samples)
	minimum = 5 (10 samples)
	maximum = 138.8 (10 samples)
Flit latency average = 9.16751 (10 samples)
	minimum = 5 (10 samples)
	maximum = 138.8 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0936212 (10 samples)
	minimum = 0.073034 (10 samples)
	maximum = 0.196672 (10 samples)
Accepted packet rate average = 0.0936212 (10 samples)
	minimum = 0.073034 (10 samples)
	maximum = 0.188426 (10 samples)
Injected flit rate average = 0.0936212 (10 samples)
	minimum = 0.073034 (10 samples)
	maximum = 0.196672 (10 samples)
Accepted flit rate average = 0.0936212 (10 samples)
	minimum = 0.073034 (10 samples)
	maximum = 0.188426 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 38 sec (878 sec)
gpgpu_simulation_rate = 205296 (inst/sec)
gpgpu_simulation_rate = 91 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949db0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 70 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 73 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 27339
gpu_sim_insn = 19645908
gpu_ipc =     718.6038
gpu_tot_sim_cycle = 107339
gpu_tot_sim_insn = 199896176
gpu_tot_ipc =    1862.2885
gpu_tot_issued_cta = 21494
gpu_occupancy = 22.1998% 
gpu_tot_occupancy = 61.4024% 
max_total_param_size = 0
gpu_stall_dramfull = 1590
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.8929
partiton_level_parallism_total  =       4.5387
partiton_level_parallism_util =       5.5141
partiton_level_parallism_util_total  =       6.6023
L2_BW  =     227.8117 GB/Sec
L2_BW_total  =     211.9831 GB/Sec
gpu_total_sim_rate=185089

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4021647
	L1I_total_cache_misses = 19289
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 14973, Miss = 11732, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 14944, Miss = 11722, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 15020, Miss = 11808, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 14926, Miss = 11680, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14857, Miss = 11600, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 15412, Miss = 11921, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 14638, Miss = 11474, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 14517, Miss = 11471, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 14562, Miss = 11547, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 15339, Miss = 11935, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 15058, Miss = 11733, Miss_rate = 0.779, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14998, Miss = 11721, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 14900, Miss = 11731, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 14782, Miss = 11601, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 15802, Miss = 12111, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 14881, Miss = 11708, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 15079, Miss = 11724, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 14860, Miss = 11725, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 14915, Miss = 11723, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 15150, Miss = 11671, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 14687, Miss = 11590, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 15049, Miss = 11768, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 14339, Miss = 11394, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 15368, Miss = 11956, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 14957, Miss = 11721, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 14767, Miss = 11552, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 14802, Miss = 11653, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 15121, Miss = 11746, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 15005, Miss = 11644, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 15400, Miss = 12044, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 15408, Miss = 11946, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 14968, Miss = 11647, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 14850, Miss = 11653, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 15752, Miss = 12014, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 14794, Miss = 11750, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 15239, Miss = 11816, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 15275, Miss = 11756, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 15208, Miss = 11848, Miss_rate = 0.779, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 15477, Miss = 11984, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 14817, Miss = 11587, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 600896
	L1D_total_cache_misses = 469407
	L1D_total_cache_miss_rate = 0.7812
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 2094688
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 139627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 262152
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2089568
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 888
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4002358
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516019
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2094688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 84877
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4021647

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1585, 1305, 1305, 1678, 1294, 1607, 1327, 1482, 1305, 1408, 1294, 1585, 1294, 1678, 1492, 1294, 1410, 1724, 1474, 1296, 1505, 1296, 1307, 1431, 1307, 1617, 1307, 1473, 1548, 1547, 1296, 1452, 1760, 1387, 1595, 1376, 1387, 1521, 1752, 1554, 1511, 1376, 1639, 1544, 1511, 1398, 1387, 1572, 1360, 1371, 1651, 1715, 1360, 1496, 1474, 1620, 1538, 1558, 1579, 1506, 1371, 1569, 1641, 1548, 
gpgpu_n_tot_thrd_icount = 234693056
gpgpu_n_tot_w_icount = 7334158
gpgpu_n_stall_shd_mem = 145907
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 401747
gpgpu_n_mem_write_global = 84877
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 11178778
gpgpu_n_store_insn = 90212
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 67030016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20567
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5297098	W0_Idle:4375501	W0_Scoreboard:11897151	W1:660845	W2:102627	W3:5710	W4:460	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6564516
single_issue_nums: WS0:1833497	WS1:1833786	WS2:1831962	WS3:1834913	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3213976 {8:401747,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3395080 {40:84877,}
traffic_breakdown_coretomem[INST_ACC_R] = 3840 {8:480,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16069880 {40:401747,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 679016 {8:84877,}
traffic_breakdown_memtocore[INST_ACC_R] = 76800 {40:1920,}
maxmflatency = 645 
max_icnt2mem_latency = 516 
maxmrqlatency = 182 
max_icnt2sh_latency = 60 
averagemflatency = 183 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 7 
mrq_lat_table:18940 	27321 	12902 	13485 	9607 	8885 	997 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	387735 	98775 	274 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	240 	304341 	103480 	42701 	28837 	6389 	1192 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	441461 	42159 	3002 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	178 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        60        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      3194      5596      5928      5911      6656      6885      7856      7928      5226      6728      5618      3349      5610      6936      4562      6463 
dram[1]:      4746      5540      7149      5886      6664      6890      7921      7881      6106      6683      4312      4681      5884      6497      6087      4437 
dram[2]:      5535      5483      5731      5937      6658      6885      7597      7965      5701      7163      8753      4322      4867      4234      5825      5315 
dram[3]:      5873      5495      5738      5899      6664      6878      7590     12015      3926      6746      3165      6438      3596      5322      4513      4585 
dram[4]:      5514      5696      6100      5942      6810      6798      7666      7657      2963      4746      4962      3932      5195      5147      7794      4591 
dram[5]:      5523      5439      5766      5898      6817      6806      7661      7666      6091      8988      3933      3835      4271      3491      4453      4603 
dram[6]:      5322      5367      5692      5945      6952      6926      7688      7570      5797      2582      4474      3217      3528      3530      5227      4566 
dram[7]:      5387      5329      5692      5892      6961      6947      7666      7578      5843      4211      7583      4146      3542      3518      4514      4581 
dram[8]:      5581      8153      5868      6143      6659      6969      7746      7779      3827      9110      5356      4169      4243      6410      4530      4581 
dram[9]:      5588      5464      5875      5896      6644      6979      7755      7798      4459      2494      4639      1976      6231      3810      8605      5776 
dram[10]:      5560      5406      5802      5598      6652      6955      7678      7676      4959      6484      4778      3591      3516      3601      5456      4595 
dram[11]:      5545      5336      5807      5605      6670     11671      7678      7674      2631      4866      5012      3462      3504      3554      5303      4603 
dram[12]:      5576      5560      5810      5954      6740      6757      7856      7657      5698      7412      5440      3865      3511      5253      4544      7680 
dram[13]:      5586      5511      5807      7678      6748      6717      7893      7662      3225      5291      4886      3734      3518      5067      4473      4621 
dram[14]:      5463      5581      5841      5956      6769      6942      7905      7712      7529      5059      4602      3775      3636      3534      4579      4863 
dram[15]:      5459      6394      5850      5904      6774      6950      7916      7715      2187      2963      6111      4009      5563      5910      4586      4554 
dram[16]:      5569      5630      5908      5607      6781      6961      7923      7633      3884      3992      3873      7600      3523      4568      4544      4579 
dram[17]:      5560      5565      5918      7359      6786      6966      7911      7637      4514      7524      3609      3870      3520      6013      4554      4518 
dram[18]:      5584      5464      5939      5654      6704      6651      7757      7638      4650      7661      4023      3961      5141      3534      5307      5796 
dram[19]:      5545      5536      5945      5649      6711      6652      7762      7645      4127      6063      4197      3363      3508      7601      5372      4545 
dram[20]:      5600      6912      5925      5713      6639      6899      7572      7953      3498      7272      6107      3724      3540      3936      4478      4497 
dram[21]:      5545      5358      5932      5733      6646      6966      7566      7958      6236      6224      5251      4110      4355      5546      4485      6928 
dram[22]:      5589      8812      6200      5726      6902      6954      7614      7703      6092      3497      3415      6082      9302      3998      4490      6820 
dram[23]:      5531      5427      5949      5708      6916      6962      7620      7666      3879      3717      6159      2199      4013      4598      4441      4585 
dram[24]:      5603      5560      5511      6029      6825      6973      7775      7933      7371      7131      4010      6915      4245      6227      4585      4579 
dram[25]:      5612      5572      5506      6038      6832      6914      7784      7881      7370      5221      2989      3468      3515      4518      4591      5077 
dram[26]:      5464      5495      5607      6045      7227      6753      7912      7950      2686      4702      8593      4331      4347      3534      5802      4545 
dram[27]:      5475      5459      5577      6053      6971      6752      7876      7960      6203      4702      6549      5087      5064      4757      4466      4542 
dram[28]:      5577      5759      7148      6062      6616      6695      7714      7645      6551      2273      2988      4289      5435      3925      8140      4586 
dram[29]:      5536      5184      5940      6069      9104      6700      7693      7656      5618      2854      3918      5091      3547      3549      4574      4598 
dram[30]:      5583      5607      5939      8117      6868      6748      7810      7674      6081      3411      4182      6033      3558      3766      4561      6093 
dram[31]:      5588      5598      5891      5743      6873      6759      7815      7656      6405      4405      3895      2726      5554      3510      4569      4583 
average row accesses per activate:
dram[0]:  4.382979  4.000000  5.656250  6.068965  4.794872  6.200000  4.323529  4.303030  5.354839  5.593750  6.923077  5.454545  5.277778  6.233333  4.500000  5.800000 
dram[1]:  5.102564  4.756757  4.769231  4.763158  4.355556  4.020833  3.192982  4.181818  3.725490  4.000000  4.945946  5.838710  4.894737  6.206897  5.718750  5.171429 
dram[2]:  5.937500  7.434783  4.260870  4.891892  5.562500  5.625000  3.562500  5.280000  6.115385  4.475000  4.600000  5.194445  3.666667  4.239130  6.321429  7.409091 
dram[3]:  3.860000  4.900000  4.923077  5.081081  4.512195  5.806452  4.486486  6.631579  4.333333  4.285714  4.020000  4.619048  3.306452  4.864865  5.750000  4.060000 
dram[4]:  5.866667  6.034483  4.789474  4.650000  5.485714  4.756757  3.853658  3.700000  4.166667  4.244444  4.173913  4.972973  5.171429  6.034483  6.133333  4.130435 
dram[5]:  8.095238  4.369565  5.342857  4.350000  3.920000  4.700000  3.203704  4.655172  4.971428  4.435897  4.891892  4.125000  7.280000  4.333333  4.145833  5.500000 
dram[6]:  4.476191  6.310345  4.972973  5.437500  4.418605  5.800000  4.000000  3.971429  4.941176  4.536585  4.000000  4.850000  4.756098  5.900000  5.933333  4.944445 
dram[7]:  5.363636  6.310345  4.736842  7.040000  5.500000  6.840000  4.636364  3.710526  6.185185  5.896552  5.382353  5.393939  4.707317  5.437500  4.780488  5.342857 
dram[8]:  6.000000  7.416667  6.370370  6.846154  6.392857  4.888889  3.750000  4.052631  5.058824  5.212121  5.323529  4.738095  5.138889  6.032258  6.142857  4.431818 
dram[9]:  4.395349  5.205883  4.454545  3.803571  5.406250  6.807693  3.318182  3.222222  4.523809  4.285714  4.707317  3.491803  5.314286  8.476191  8.600000  4.627907 
dram[10]:  3.826923  5.000000  4.842105  4.523809  4.642857  4.914286  3.700000  3.833333  5.500000  6.296296  4.500000  4.488372  3.611111  6.344828  5.428571  5.114286 
dram[11]:  4.850000  5.677419  6.444445  4.700000  7.652174 11.533334  3.534884  3.925000  4.088889  5.896552  4.020000  5.257143  4.743590  4.250000  6.884615  6.428571 
dram[12]:  4.921052  5.903226  4.875000  4.700000  4.355556  5.724138  3.829268  3.763158  5.600000  4.789474  5.333333  3.959184  3.860000  6.592593  5.967742  5.363636 
dram[13]:  5.285714  7.333333  6.033333  4.605263  5.081081  4.973684  3.254902  5.000000  5.222222  5.709677  4.595238  4.038462  3.918367  5.342857  5.277778  4.837838 
dram[14]:  5.870968  4.304348  4.756757  5.451613  5.210526  6.093750  3.260870  3.941176  5.228571  4.200000  4.395349  4.944445  5.406250  4.363636  4.763158  6.259259 
dram[15]:  5.285714  4.837838  5.135135  5.235294  5.027778  4.511628  3.550000  3.842105  3.937500  4.805555  5.588235  4.428571  5.500000  4.340909  5.176471  6.178571 
dram[16]:  4.266667  6.066667  5.387097  4.450000  7.521739  4.595238  5.107143  3.477273  6.480000  3.615385  4.707317  5.870968  5.606061  5.750000  4.500000  6.615385 
dram[17]:  4.825000  4.244444  3.571429  6.296296  5.687500  4.140000  4.222222  4.586207  4.266667  3.803921  4.512195  4.809524  6.000000  4.891892  4.234043  4.861111 
dram[18]:  6.033333  4.465117  5.774194  5.027778  5.625000  6.960000  3.428571  7.312500  3.705882  5.176471  3.959184  4.666667  5.529412  5.081081  5.606061  5.371428 
dram[19]:  4.926829  5.085714  6.576923  4.552631  5.210526  4.511628  3.783784  3.942857  4.238095  3.720000  5.741935  4.340909  5.264706  5.843750  5.083333  4.575000 
dram[20]:  4.170213  6.275862  3.980000  4.971428  6.000000  4.488372  3.972222  5.103448  4.736842  4.375000  4.842105  4.272727  6.629630  4.062500  4.302326  4.431818 
dram[21]:  5.000000  5.393939  4.538462  7.125000  4.361702  5.147059  4.125000  4.250000  3.977778  5.575758  6.535714  5.216216  4.609756  7.458333  6.344828  5.264706 
dram[22]:  4.846154  5.305555  4.925000  6.880000  4.659091  3.980392  3.391304  3.789474  4.195652  5.382353  4.395349  5.696970  7.782609  5.666667  4.395349  6.034483 
dram[23]:  6.692307  6.461538  3.958333  5.333333  5.866667  4.857143  4.081081  3.783784  4.133333  5.655172  5.250000  4.825000  4.040816  5.903226  4.173913  4.585366 
dram[24]:  5.352941  5.545455  4.511111  5.382353  4.731707  5.645161  3.019231  3.340425  4.650000  5.406250  4.020000  4.208333  4.428571  5.054054  4.512195  7.391304 
dram[25]:  4.255319  4.800000  6.000000  6.137931  4.312500  6.066667  4.814815  3.842105  4.155556  3.840000  4.239130  4.020000  4.534883  6.961538  7.041667  4.130435 
dram[26]:  4.340425  4.395349  5.468750  5.750000  5.428571  4.878049  4.000000  3.244898  5.264706  3.836735  5.138889  5.636364  5.428571  4.295455  4.641026  4.266667 
dram[27]:  3.571429  4.571429  5.593750  4.625000  4.815790  4.558139  4.928571  4.151515  4.736842  3.916667  6.571429  5.625000  5.264706  5.111111  4.191489  6.137931 
dram[28]:  5.812500  5.558824  7.250000  5.612903  7.782609  4.973684  3.945946  5.208333  6.769231  3.627451  4.585366  4.386364  4.717949  5.575758 10.058824  6.100000 
dram[29]:  4.106383  4.894737  5.612903  3.780000  6.137931  3.814815  3.377778  4.400000  7.565217  4.404762  5.900000  6.034483  4.585366  4.846154  4.040816  4.020408 
dram[30]:  4.409091  6.000000  5.281250  6.840000  5.966667  8.850000  3.523809  5.200000  7.478261  5.142857  5.000000  5.428571  5.709677  4.511628  5.027027  5.000000 
dram[31]:  5.222222  7.000000  6.407407  5.676471  4.452381  5.612903  3.707317  3.682927  4.888889  4.152174  4.130435  4.369565  6.206897  4.642857  5.935484  4.170213 
average row locality = 92146/18972 = 4.856947
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       205       194       180       176       186       184       145       140       165       176       178       175       190       186       174       171 
dram[1]:       197       174       185       180       193       192       179       136       183       177       181       181       185       179       183       181 
dram[2]:       189       171       196       181       176       178       166       132       156       176       180       187       185       194       176       163 
dram[3]:       190       196       191       187       183       179       164       125       165       178       197       192       203       179       180       201 
dram[4]:       170       175       180       185       190       176       157       148       174       188       189       180       181       175       184       190 
dram[5]:       169       199       185       174       195       187       167       132       170       173       176       195       181       194       197       186 
dram[6]:       187       182       181       172       186       174       142       136       164       185       197       189       193       177       177       176 
dram[7]:       177       183       179       175       186       170       152       141       166       171       182       176       193       174       196       187 
dram[8]:       186       178       171       176       177       176       148       152       169       171       178       197       183       187       172       193 
dram[9]:       187       177       193       204       171       177       144       137       190       178       191       201       183       178       172       199 
dram[10]:       196       195       180       189       191       172       144       158       170       167       197       189       189       183       188       177 
dram[11]:       194       176       172       188       176       171       148       154       182       170       196       182       184       187       178       179 
dram[12]:       186       182       193       187       195       165       154       142       167       180       171       192       192       178       184       175 
dram[13]:       184       176       180       174       185       189       162       133       183       175       188       208       190       187       189       176 
dram[14]:       181       197       175       169       195       192       147       134       179       181       188       178       173       189       181       168 
dram[15]:       185       176       188       178       178       193       141       145       185       171       186       184       186       188       173       172 
dram[16]:       190       180       166       177       173       192       141       151       161       181       189       179       183       184       188       172 
dram[17]:       191       188       197       169       181       203       148       129       189       192       181       201       173       178       195       171 
dram[18]:       180       192       178       180       178       172       141       117       186       172       193       195       187       185       183       188 
dram[19]:       202       177       171       173       196       192       138       137       171       183       178       189       176       183       183       181 
dram[20]:       195       179       197       172       172       191       143       144       175       172       178       184       175       191       183       191 
dram[21]:       189       176       175       171       200       175       131       136       174       183       182       192       189       178       182       179 
dram[22]:       187       187       197       172       204       199       156       143       190       182       183       188       176       186       186       174 
dram[23]:       172       167       186       176       174       170       146       140       184       164       185       192       196       183       191       187 
dram[24]:       182       183       202       183       194       175       155       154       184       172       197       200       184       187       181       169 
dram[25]:       199       191       180       178       202       180       130       142       182       189       194       197       193       180       169       190 
dram[26]:       202       188       175       184       187       196       147       154       173       182       183       183       188       186       180       188 
dram[27]:       198       187       177       185       181       194       136       136       177       182       183       178       174       182       197       177 
dram[28]:       186       188       171       173       179       186       145       125       176       179       188       192       184       181       171       183 
dram[29]:       192       183       173       188       175       200       150       132       174       177       174       174       185       186       196       196 
dram[30]:       194       185       168       170       179       177       147       129       171       176       186       190       177       191       184       185 
dram[31]:       185       181       172       191       187       171       151       148       175       186       188       198       178       192       184       189 
total dram reads = 91183
bank skew: 208/117 = 1.78
chip skew: 2910/2806 = 1.04
number of total write accesses:
dram[0]:         1         2         1         0         1         2         2         2         1         3         2         5         0         1         6         3 
dram[1]:         2         2         1         1         3         1         3         2         7         3         2         0         1         1         0         0 
dram[2]:         1         0         0         0         2         2         5         0         3         3         4         0         2         1         1         0 
dram[3]:         3         0         1         1         2         1         2         1         4         2         4         2         2         1         4         2 
dram[4]:         6         0         2         1         2         0         1         0         1         3         3         4         0         0         0         0 
dram[5]:         1         2         2         0         1         1         6         3         4         0         5         3         1         1         2         1 
dram[6]:         1         1         3         2         4         0         2         3         4         1         3         5         2         0         1         2 
dram[7]:         0         0         1         1         1         1         1         0         1         0         1         2         0         0         0         0 
dram[8]:         0         0         1         2         2         0         2         2         3         1         3         2         2         0         0         2 
dram[9]:         2         0         3         9         2         0         2         8         0         2         2        12         3         0         0         0 
dram[10]:         3         0         4         1         4         0         4         3         6         3         1         4         6         1         2         2 
dram[11]:         0         0         2         0         0         2         4         3         2         1         5         2         1         0         1         1 
dram[12]:         1         1         2         1         1         1         3         1         1         2         5         2         1         0         1         2 
dram[13]:         1         0         1         1         3         0         4         2         5         2         5         2         2         0         1         3 
dram[14]:         1         1         1         0         3         3         3         0         4         8         1         0         0         3         0         1 
dram[15]:         0         3         2         0         3         1         1         1         4         2         4         2         1         3         3         1 
dram[16]:         2         2         1         1         0         1         2         2         1         7         4         3         2         0         1         0 
dram[17]:         2         3         3         1         1         4         4         4         3         2         4         1         1         3         4         4 
dram[18]:         1         0         1         1         2         2         3         0         3         4         1         1         1         3         2         0 
dram[19]:         0         1         0         0         2         2         2         1         7         3         0         2         3         4         0         2 
dram[20]:         1         3         2         2         2         2         0         4         5         3         6         4         4         4         2         4 
dram[21]:         1         2         2         0         5         0         1         0         5         1         1         1         0         1         2         0 
dram[22]:         2         4         0         0         1         4         0         1         3         1         6         0         3         1         3         1 
dram[23]:         2         1         4         0         2         0         5         0         2         0         4         1         2         0         1         1 
dram[24]:         0         0         1         0         0         0         2         3         2         1         4         2         2         0         4         1 
dram[25]:         1         1         0         0         5         2         0         4         5         3         1         4         2         1         0         0 
dram[26]:         2         1         0         0         3         4         1         5         6         6         2         3         2         3         1         4 
dram[27]:         2         5         2         0         2         2         2         1         3         6         1         2         5         2         0         1 
dram[28]:         0         1         3         1         0         3         1         0         0         6         0         1         0         3         0         0 
dram[29]:         1         3         1         1         3         6         2         0         0         8         3         1         3         3         2         1 
dram[30]:         0         1         1         1         0         0         1         1         1         4         4         0         0         3         2         0 
dram[31]:         3         1         1         2         0         3         1         3         1         5         2         3         2         3         0         7 
total dram writes = 963
min_bank_accesses = 0!
chip skew: 48/9 = 5.33
average mf latency per bank:
dram[0]:       1073       922       946       919       895       892       900       904      1200      1099      1098      1098       905       994       963       984
dram[1]:        889       948       896       928       890       871       782       912      1021      1087      1031       991       917       974       993       953
dram[2]:        919       974       859       934       927       960       865       915      1143      1070      1012      1011       950       881       967      1080
dram[3]:        932       913       913       879       937       900       838       939      1049      1105       972       980       878      1011       956       878
dram[4]:        963       928       953       903       918       977       889       840      1043      1034      1017       996       986      1000       964       902
dram[5]:        970       864       944      1004       884       913       826       949      1026      1141      1034       974       950       899       863       916
dram[6]:        915       953       933       925       908       937       940       931      1038      1026       991       999       897       978       968       971
dram[7]:        936       915       960       992       891       936       840       917      1128      1103      1051      1045       929       966       913       940
dram[8]:        919       957       969      1003       934       979       900       816      1125      1151      1073      1008       905       916       987       874
dram[9]:        906       945       927       826       975       916       893       888      1077      1147      1019       971       925       986      1007       925
dram[10]:        907       878       906       888       903       975       855       826      1066      1076       980      1037       905       955       924       956
dram[11]:        910       925       976       924       959       959       927       790      1082      1201       975      1047       926       921       942       946
dram[12]:        947       926       903       905       886       950       814       933      1123      1114      1084      1050       944       929       931       985
dram[13]:        953       979       895      1004       901       887       813       903      1067      1155       998       934       919       952       938       947
dram[14]:        919       903       944      1002       906       878       916       915      1173      1118       986      1043       957       921       964      1001
dram[15]:        972       948       896       936       921       876       869       917      1094      1138       974      1047       992       960       983      1020
dram[16]:        908       897       990       971       935       892       910       889      1106      1005       979      1100       934       976       933      1003
dram[17]:        888       907       868       934       903       827       900       906      1066      1069       995       933       979       995       961       984
dram[18]:        958       933       933       904       917       956       920       989      1024      1119       991      1013       953       962       942       942
dram[19]:        848       936       981       990       861       846       869       889      1107      1162      1029       986       949       885       977       897
dram[20]:        889       935       933       986       971       880       919       920      1052      1105      1022      1029       955       902       960       904
dram[21]:        890       957       971       989       842       973       902       926      1073      1111       981      1001      1003       956       941       991
dram[22]:        923       911       884       989       809       828       839       909       991      1119       979      1015       941       944       921       981
dram[23]:        979      1006       912       994       969       961       838       932      1021      1142      1015       991       925       972       958       922
dram[24]:        916       946       868       942       868       944       870       824      1080      1103       946      1017       909       920       910       980
dram[25]:        882       888       937       978       836       868       960       838      1067      1089       980       941       894       929      1008       960
dram[26]:        885       956      5740       924       940       853       870       848      1078      1055      1038      1033       946       928       996       920
dram[27]:        908       935       905       925       916       891       930       932      1099      1070      1008      1026       941       953       900       975
dram[28]:        941       896       935       941       899       882       913      1022      1081      1041      1047       998       926       945       995       941
dram[29]:        863       922       990       904       922       834       849       956      1175      1148      1006      1050       989       921       894       924
dram[30]:        919       942      1011       970       905       932       883       928      1111      1101       981      1075       974       942       931       939
dram[31]:        887       934       913       871       922       933       865       831      1169      1064       990       951       958       940       931       879
maximum mf latency per bank:
dram[0]:        375       369       343       374       381       381       358       341       524       548       526       519       346       340       369       357
dram[1]:        389       359       332       349       410       358       375       358       509       575       558       408       373       428       381       381
dram[2]:        363       356       370       367       376       381       371       382       566       556       485       386       379       421       346       340
dram[3]:        379       382       360       374       354       364       445       354       613       562       417       351       373       383       373       377
dram[4]:        361       355       382       347       423       333       338       369       613       536       639       484       341       379       354       375
dram[5]:        336       370       355       390       402       372       389       390       577       502       630       639       347       370       370       386
dram[6]:        343       344       379       379       416       368       376       397       571       570       504       510       379       360       367       388
dram[7]:        337       365       373       334       382       343       411       388       599       493       626       379       399       349       353       370
dram[8]:        395       330       384       330       366       360       457       392       638       640       617       444       367       380       349       372
dram[9]:        343       369       377       398       365       383       442       374       495       537       507       494       342       349       370       421
dram[10]:        384       334       338       389       515       370       360       411       633       531       455       496       368       349       370       372
dram[11]:        362       390       392       355       379       342       383       443       626       641       567       529       356       370       376       364
dram[12]:        375       364       397       337       396       339       376       365       495       479       557       471       386       370       364       372
dram[13]:        339       373       353       331       356       405       341       348       558       552       426       405       370       378       356       363
dram[14]:        375       364       382       348       380       332       429       346       571       531       480       449       395       350       371       369
dram[15]:        374       362       360       346       375       392       336       449       590       534       538       550       378       402       388       375
dram[16]:        382       340       376       372       337       373       350       377       524       567       441       505       371       364       370       359
dram[17]:        364       379       376       344       373       393       534       417       589       520       491       527       362       365       366       335
dram[18]:        376       364       407       367       366       384       375       333       586       573       429       569       379       367       376       365
dram[19]:        380       358       373       358       373       425       444       344       488       571       509       560       374       339       381       355
dram[20]:        418       374       362       420       345       374       372       378       597       612       511       495       369       371       330       431
dram[21]:        426       359       377       374       376       375       445       368       625       564       492       444       370       372       356       380
dram[22]:        346       333       399       341       369       383       385       367       570       568       453       475       370       363       377       385
dram[23]:        357       343       366       362       369       350       363       412       635       570       453       456       380       360       333       404
dram[24]:        372       327       376       345       363       362       537       364       641       599       398       487       368       362       351       350
dram[25]:        442       365       387       331       394       419       381       396       483       566       480       487       363       351       369       367
dram[26]:        430       374       645       343       349       382       400       430       630       507       524       497       371       374       387       385
dram[27]:        398       352       372       357       382       359       443       528       635       574       532       504       357       350       381       392
dram[28]:        372       381       375       358       382       390       379       366       527       575       464       573       374       375       351       386
dram[29]:        399       371       360       379       330       380       418       453       561       490       402       425       389       367       364       387
dram[30]:        379       359       363       350       366       347       395       373       555       556       482       456       367       378       367       351
dram[31]:        381       383       337       364       396       356       371       357       569       585       411       466       353       346       378       405
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58817 n_act=551 n_pre=535 n_ref_event=0 n_req=2857 n_rd=2825 n_rd_L2_A=0 n_write=0 n_wr_bk=34 bw_util=0.04559
n_activity=19390 dram_eff=0.1474
bk0: 205a 61420i bk1: 194a 61366i bk2: 180a 61842i bk3: 176a 61864i bk4: 186a 61617i bk5: 184a 61812i bk6: 145a 61780i bk7: 140a 61824i bk8: 165a 61842i bk9: 176a 61732i bk10: 178a 61968i bk11: 175a 61747i bk12: 190a 61693i bk13: 186a 61885i bk14: 174a 61563i bk15: 171a 61871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807140
Row_Buffer_Locality_read = 0.815575
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 1.428761
Bank_Level_Parallism_Col = 1.256115
Bank_Level_Parallism_Ready = 1.065757
write_to_read_ratio_blp_rw_average = 0.049761
GrpLevelPara = 1.231190 

BW Util details:
bwutil = 0.045594 
total_CMD = 62705 
util_bw = 2859 
Wasted_Col = 6103 
Wasted_Row = 3854 
Idle = 49889 

BW Util Bottlenecks: 
RCDc_limit = 5856 
RCDWRc_limit = 255 
WTRc_limit = 53 
RTWc_limit = 378 
CCDLc_limit = 804 
rwq = 0 
CCDLc_limit_alone = 787 
WTRc_limit_alone = 51 
RTWc_limit_alone = 363 

Commands details: 
total_CMD = 62705 
n_nop = 58817 
Read = 2825 
Write = 0 
L2_Alloc = 0 
L2_WB = 34 
n_act = 551 
n_pre = 535 
n_ref = 0 
n_req = 2857 
total_req = 2859 

Dual Bus Interface Util: 
issued_total_row = 1086 
issued_total_col = 2859 
Row_Bus_Util =  0.017319 
CoL_Bus_Util = 0.045594 
Either_Row_CoL_Bus_Util = 0.062005 
Issued_on_Two_Bus_Simul_Util = 0.000909 
issued_two_Eff = 0.014660 
queue_avg = 0.242006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.242006
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58596 n_act=634 n_pre=618 n_ref_event=0 n_req=2915 n_rd=2886 n_rd_L2_A=0 n_write=0 n_wr_bk=33 bw_util=0.04655
n_activity=20412 dram_eff=0.143
bk0: 197a 61602i bk1: 174a 61659i bk2: 185a 61644i bk3: 180a 61644i bk4: 193a 61412i bk5: 192a 61384i bk6: 179a 61165i bk7: 136a 61805i bk8: 183a 61236i bk9: 177a 61403i bk10: 181a 61665i bk11: 181a 61764i bk12: 185a 61624i bk13: 179a 61850i bk14: 183a 61798i bk15: 181a 61656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782504
Row_Buffer_Locality_read = 0.789674
Row_Buffer_Locality_write = 0.068966
Bank_Level_Parallism = 1.492247
Bank_Level_Parallism_Col = 1.288103
Bank_Level_Parallism_Ready = 1.090099
write_to_read_ratio_blp_rw_average = 0.037995
GrpLevelPara = 1.248948 

BW Util details:
bwutil = 0.046551 
total_CMD = 62705 
util_bw = 2919 
Wasted_Col = 6759 
Wasted_Row = 4317 
Idle = 48710 

BW Util Bottlenecks: 
RCDc_limit = 6770 
RCDWRc_limit = 228 
WTRc_limit = 71 
RTWc_limit = 297 
CCDLc_limit = 905 
rwq = 0 
CCDLc_limit_alone = 887 
WTRc_limit_alone = 70 
RTWc_limit_alone = 280 

Commands details: 
total_CMD = 62705 
n_nop = 58596 
Read = 2886 
Write = 0 
L2_Alloc = 0 
L2_WB = 33 
n_act = 634 
n_pre = 618 
n_ref = 0 
n_req = 2915 
total_req = 2919 

Dual Bus Interface Util: 
issued_total_row = 1252 
issued_total_col = 2919 
Row_Bus_Util =  0.019967 
CoL_Bus_Util = 0.046551 
Either_Row_CoL_Bus_Util = 0.065529 
Issued_on_Two_Bus_Simul_Util = 0.000989 
issued_two_Eff = 0.015089 
queue_avg = 0.240443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.240443
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58805 n_act=564 n_pre=548 n_ref_event=0 n_req=2830 n_rd=2806 n_rd_L2_A=0 n_write=0 n_wr_bk=25 bw_util=0.04515
n_activity=19726 dram_eff=0.1435
bk0: 189a 61801i bk1: 171a 62035i bk2: 196a 61430i bk3: 181a 61680i bk4: 176a 61716i bk5: 178a 61796i bk6: 166a 61360i bk7: 132a 61970i bk8: 156a 61935i bk9: 176a 61579i bk10: 180a 61594i bk11: 187a 61675i bk12: 185a 61250i bk13: 194a 61385i bk14: 176a 61933i bk15: 163a 62075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800707
Row_Buffer_Locality_read = 0.807199
Row_Buffer_Locality_write = 0.041667
Bank_Level_Parallism = 1.450749
Bank_Level_Parallism_Col = 1.267978
Bank_Level_Parallism_Ready = 1.061462
write_to_read_ratio_blp_rw_average = 0.038040
GrpLevelPara = 1.229113 

BW Util details:
bwutil = 0.045148 
total_CMD = 62705 
util_bw = 2831 
Wasted_Col = 6129 
Wasted_Row = 4065 
Idle = 49680 

BW Util Bottlenecks: 
RCDc_limit = 6044 
RCDWRc_limit = 193 
WTRc_limit = 46 
RTWc_limit = 270 
CCDLc_limit = 873 
rwq = 0 
CCDLc_limit_alone = 862 
WTRc_limit_alone = 43 
RTWc_limit_alone = 262 

Commands details: 
total_CMD = 62705 
n_nop = 58805 
Read = 2806 
Write = 0 
L2_Alloc = 0 
L2_WB = 25 
n_act = 564 
n_pre = 548 
n_ref = 0 
n_req = 2830 
total_req = 2831 

Dual Bus Interface Util: 
issued_total_row = 1112 
issued_total_col = 2831 
Row_Bus_Util =  0.017734 
CoL_Bus_Util = 0.045148 
Either_Row_CoL_Bus_Util = 0.062196 
Issued_on_Two_Bus_Simul_Util = 0.000686 
issued_two_Eff = 0.011026 
queue_avg = 0.213731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.213731
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58546 n_act=648 n_pre=632 n_ref_event=0 n_req=2942 n_rd=2910 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.04697
n_activity=20018 dram_eff=0.1471
bk0: 190a 61267i bk1: 196a 61603i bk2: 191a 61626i bk3: 187a 61644i bk4: 183a 61531i bk5: 179a 61824i bk6: 164a 61652i bk7: 125a 62154i bk8: 165a 61558i bk9: 178a 61484i bk10: 197a 61254i bk11: 192a 61493i bk12: 203a 60969i bk13: 179a 61659i bk14: 180a 61760i bk15: 201a 61285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779742
Row_Buffer_Locality_read = 0.787629
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 1.549051
Bank_Level_Parallism_Col = 1.309401
Bank_Level_Parallism_Ready = 1.066553
write_to_read_ratio_blp_rw_average = 0.044498
GrpLevelPara = 1.260349 

BW Util details:
bwutil = 0.046966 
total_CMD = 62705 
util_bw = 2945 
Wasted_Col = 6731 
Wasted_Row = 4177 
Idle = 48852 

BW Util Bottlenecks: 
RCDc_limit = 6861 
RCDWRc_limit = 248 
WTRc_limit = 121 
RTWc_limit = 409 
CCDLc_limit = 903 
rwq = 0 
CCDLc_limit_alone = 874 
WTRc_limit_alone = 113 
RTWc_limit_alone = 388 

Commands details: 
total_CMD = 62705 
n_nop = 58546 
Read = 2910 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 648 
n_pre = 632 
n_ref = 0 
n_req = 2942 
total_req = 2945 

Dual Bus Interface Util: 
issued_total_row = 1280 
issued_total_col = 2945 
Row_Bus_Util =  0.020413 
CoL_Bus_Util = 0.046966 
Either_Row_CoL_Bus_Util = 0.066326 
Issued_on_Two_Bus_Simul_Util = 0.001053 
issued_two_Eff = 0.015869 
queue_avg = 0.220381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.220381
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58717 n_act=600 n_pre=584 n_ref_event=0 n_req=2865 n_rd=2842 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.04571
n_activity=19327 dram_eff=0.1483
bk0: 170a 61751i bk1: 175a 61881i bk2: 180a 61610i bk3: 185a 61618i bk4: 190a 61677i bk5: 176a 61685i bk6: 157a 61589i bk7: 148a 61623i bk8: 174a 61553i bk9: 188a 61416i bk10: 189a 61426i bk11: 180a 61614i bk12: 181a 61741i bk13: 175a 61870i bk14: 184a 61843i bk15: 190a 61456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790576
Row_Buffer_Locality_read = 0.796622
Row_Buffer_Locality_write = 0.043478
Bank_Level_Parallism = 1.506699
Bank_Level_Parallism_Col = 1.301596
Bank_Level_Parallism_Ready = 1.068039
write_to_read_ratio_blp_rw_average = 0.030582
GrpLevelPara = 1.257241 

BW Util details:
bwutil = 0.045706 
total_CMD = 62705 
util_bw = 2866 
Wasted_Col = 6284 
Wasted_Row = 3986 
Idle = 49569 

BW Util Bottlenecks: 
RCDc_limit = 6430 
RCDWRc_limit = 184 
WTRc_limit = 55 
RTWc_limit = 278 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 860 
WTRc_limit_alone = 52 
RTWc_limit_alone = 261 

Commands details: 
total_CMD = 62705 
n_nop = 58717 
Read = 2842 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 600 
n_pre = 584 
n_ref = 0 
n_req = 2865 
total_req = 2866 

Dual Bus Interface Util: 
issued_total_row = 1184 
issued_total_col = 2866 
Row_Bus_Util =  0.018882 
CoL_Bus_Util = 0.045706 
Either_Row_CoL_Bus_Util = 0.063599 
Issued_on_Two_Bus_Simul_Util = 0.000989 
issued_two_Eff = 0.015547 
queue_avg = 0.218978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.218978
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58599 n_act=626 n_pre=610 n_ref_event=0 n_req=2913 n_rd=2880 n_rd_L2_A=0 n_write=0 n_wr_bk=42 bw_util=0.0466
n_activity=20100 dram_eff=0.1454
bk0: 169a 62099i bk1: 199a 61426i bk2: 185a 61728i bk3: 174a 61618i bk4: 195a 61298i bk5: 187a 61585i bk6: 167a 61173i bk7: 132a 61884i bk8: 170a 61735i bk9: 173a 61579i bk10: 176a 61662i bk11: 195a 61318i bk12: 181a 61985i bk13: 194a 61460i bk14: 197a 61388i bk15: 186a 61746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785101
Row_Buffer_Locality_read = 0.793403
Row_Buffer_Locality_write = 0.060606
Bank_Level_Parallism = 1.476211
Bank_Level_Parallism_Col = 1.275443
Bank_Level_Parallism_Ready = 1.084189
write_to_read_ratio_blp_rw_average = 0.036222
GrpLevelPara = 1.245458 

BW Util details:
bwutil = 0.046599 
total_CMD = 62705 
util_bw = 2922 
Wasted_Col = 6635 
Wasted_Row = 4336 
Idle = 48812 

BW Util Bottlenecks: 
RCDc_limit = 6659 
RCDWRc_limit = 265 
WTRc_limit = 69 
RTWc_limit = 213 
CCDLc_limit = 822 
rwq = 0 
CCDLc_limit_alone = 812 
WTRc_limit_alone = 66 
RTWc_limit_alone = 206 

Commands details: 
total_CMD = 62705 
n_nop = 58599 
Read = 2880 
Write = 0 
L2_Alloc = 0 
L2_WB = 42 
n_act = 626 
n_pre = 610 
n_ref = 0 
n_req = 2913 
total_req = 2922 

Dual Bus Interface Util: 
issued_total_row = 1236 
issued_total_col = 2922 
Row_Bus_Util =  0.019711 
CoL_Bus_Util = 0.046599 
Either_Row_CoL_Bus_Util = 0.065481 
Issued_on_Two_Bus_Simul_Util = 0.000829 
issued_two_Eff = 0.012664 
queue_avg = 0.215868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.215868
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58753 n_act=586 n_pre=570 n_ref_event=0 n_req=2852 n_rd=2818 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.04556
n_activity=19639 dram_eff=0.1455
bk0: 187a 61541i bk1: 182a 61839i bk2: 181a 61639i bk3: 172a 61732i bk4: 186a 61415i bk5: 174a 61860i bk6: 142a 61735i bk7: 136a 61747i bk8: 164a 61684i bk9: 185a 61539i bk10: 197a 61350i bk11: 189a 61587i bk12: 193a 61567i bk13: 177a 61855i bk14: 177a 61842i bk15: 176a 61657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794530
Row_Buffer_Locality_read = 0.803407
Row_Buffer_Locality_write = 0.058824
Bank_Level_Parallism = 1.503655
Bank_Level_Parallism_Col = 1.282107
Bank_Level_Parallism_Ready = 1.080504
write_to_read_ratio_blp_rw_average = 0.046542
GrpLevelPara = 1.241431 

BW Util details:
bwutil = 0.045563 
total_CMD = 62705 
util_bw = 2857 
Wasted_Col = 6263 
Wasted_Row = 3877 
Idle = 49708 

BW Util Bottlenecks: 
RCDc_limit = 6180 
RCDWRc_limit = 270 
WTRc_limit = 85 
RTWc_limit = 377 
CCDLc_limit = 868 
rwq = 0 
CCDLc_limit_alone = 847 
WTRc_limit_alone = 80 
RTWc_limit_alone = 361 

Commands details: 
total_CMD = 62705 
n_nop = 58753 
Read = 2818 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 586 
n_pre = 570 
n_ref = 0 
n_req = 2852 
total_req = 2857 

Dual Bus Interface Util: 
issued_total_row = 1156 
issued_total_col = 2857 
Row_Bus_Util =  0.018436 
CoL_Bus_Util = 0.045563 
Either_Row_CoL_Bus_Util = 0.063025 
Issued_on_Two_Bus_Simul_Util = 0.000973 
issued_two_Eff = 0.015435 
queue_avg = 0.193414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.193414
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58893 n_act=527 n_pre=511 n_ref_event=0 n_req=2817 n_rd=2808 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.04497
n_activity=19070 dram_eff=0.1479
bk0: 177a 61796i bk1: 183a 61881i bk2: 179a 61602i bk3: 175a 61997i bk4: 186a 61742i bk5: 170a 61976i bk6: 152a 61774i bk7: 141a 61661i bk8: 166a 61954i bk9: 171a 61866i bk10: 182a 61741i bk11: 176a 61703i bk12: 193a 61589i bk13: 174a 61813i bk14: 196a 61579i bk15: 187a 61721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812922
Row_Buffer_Locality_read = 0.815171
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 1.413333
Bank_Level_Parallism_Col = 1.253993
Bank_Level_Parallism_Ready = 1.080142
write_to_read_ratio_blp_rw_average = 0.011168
GrpLevelPara = 1.235139 

BW Util details:
bwutil = 0.044972 
total_CMD = 62705 
util_bw = 2820 
Wasted_Col = 5873 
Wasted_Row = 3832 
Idle = 50180 

BW Util Bottlenecks: 
RCDc_limit = 5836 
RCDWRc_limit = 69 
WTRc_limit = 8 
RTWc_limit = 49 
CCDLc_limit = 835 
rwq = 0 
CCDLc_limit_alone = 833 
WTRc_limit_alone = 8 
RTWc_limit_alone = 47 

Commands details: 
total_CMD = 62705 
n_nop = 58893 
Read = 2808 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 527 
n_pre = 511 
n_ref = 0 
n_req = 2817 
total_req = 2820 

Dual Bus Interface Util: 
issued_total_row = 1038 
issued_total_col = 2820 
Row_Bus_Util =  0.016554 
CoL_Bus_Util = 0.044972 
Either_Row_CoL_Bus_Util = 0.060793 
Issued_on_Two_Bus_Simul_Util = 0.000734 
issued_two_Eff = 0.012067 
queue_avg = 0.216139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.216139
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58875 n_act=532 n_pre=516 n_ref_event=0 n_req=2836 n_rd=2814 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.04532
n_activity=19033 dram_eff=0.1493
bk0: 186a 61788i bk1: 178a 62009i bk2: 171a 61960i bk3: 176a 61973i bk4: 177a 61867i bk5: 176a 61714i bk6: 148a 61584i bk7: 152a 61681i bk8: 169a 61753i bk9: 171a 61753i bk10: 178a 61727i bk11: 197a 61500i bk12: 183a 61711i bk13: 187a 61779i bk14: 172a 61908i bk15: 193a 61438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812412
Row_Buffer_Locality_read = 0.818408
Row_Buffer_Locality_write = 0.045455
Bank_Level_Parallism = 1.431952
Bank_Level_Parallism_Col = 1.266977
Bank_Level_Parallism_Ready = 1.077058
write_to_read_ratio_blp_rw_average = 0.037316
GrpLevelPara = 1.236424 

BW Util details:
bwutil = 0.045323 
total_CMD = 62705 
util_bw = 2842 
Wasted_Col = 5887 
Wasted_Row = 3821 
Idle = 50155 

BW Util Bottlenecks: 
RCDc_limit = 5679 
RCDWRc_limit = 185 
WTRc_limit = 17 
RTWc_limit = 199 
CCDLc_limit = 914 
rwq = 0 
CCDLc_limit_alone = 892 
WTRc_limit_alone = 17 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 62705 
n_nop = 58875 
Read = 2814 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 532 
n_pre = 516 
n_ref = 0 
n_req = 2836 
total_req = 2842 

Dual Bus Interface Util: 
issued_total_row = 1048 
issued_total_col = 2842 
Row_Bus_Util =  0.016713 
CoL_Bus_Util = 0.045323 
Either_Row_CoL_Bus_Util = 0.061080 
Issued_on_Two_Bus_Simul_Util = 0.000957 
issued_two_Eff = 0.015666 
queue_avg = 0.225150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.22515
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58591 n_act=629 n_pre=613 n_ref_event=0 n_req=2927 n_rd=2882 n_rd_L2_A=0 n_write=0 n_wr_bk=52 bw_util=0.04679
n_activity=20429 dram_eff=0.1436
bk0: 187a 61541i bk1: 177a 61737i bk2: 193a 61461i bk3: 204a 61039i bk4: 171a 61802i bk5: 177a 61963i bk6: 144a 61507i bk7: 137a 61427i bk8: 190a 61532i bk9: 178a 61470i bk10: 191a 61519i bk11: 201a 60919i bk12: 183a 61751i bk13: 178a 62096i bk14: 172a 62127i bk15: 199a 61519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785104
Row_Buffer_Locality_read = 0.797363
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.488264
Bank_Level_Parallism_Col = 1.298600
Bank_Level_Parallism_Ready = 1.113497
write_to_read_ratio_blp_rw_average = 0.059979
GrpLevelPara = 1.247911 

BW Util details:
bwutil = 0.046791 
total_CMD = 62705 
util_bw = 2934 
Wasted_Col = 6685 
Wasted_Row = 4355 
Idle = 48731 

BW Util Bottlenecks: 
RCDc_limit = 6504 
RCDWRc_limit = 377 
WTRc_limit = 130 
RTWc_limit = 455 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 882 
WTRc_limit_alone = 119 
RTWc_limit_alone = 427 

Commands details: 
total_CMD = 62705 
n_nop = 58591 
Read = 2882 
Write = 0 
L2_Alloc = 0 
L2_WB = 52 
n_act = 629 
n_pre = 613 
n_ref = 0 
n_req = 2927 
total_req = 2934 

Dual Bus Interface Util: 
issued_total_row = 1242 
issued_total_col = 2934 
Row_Bus_Util =  0.019807 
CoL_Bus_Util = 0.046791 
Either_Row_CoL_Bus_Util = 0.065609 
Issued_on_Two_Bus_Simul_Util = 0.000989 
issued_two_Eff = 0.015070 
queue_avg = 0.266709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.266709
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58603 n_act=629 n_pre=613 n_ref_event=0 n_req=2929 n_rd=2885 n_rd_L2_A=0 n_write=0 n_wr_bk=49 bw_util=0.04679
n_activity=19858 dram_eff=0.1477
bk0: 196a 61171i bk1: 195a 61634i bk2: 180a 61607i bk3: 189a 61510i bk4: 191a 61473i bk5: 172a 61741i bk6: 144a 61608i bk7: 158a 61564i bk8: 170a 61770i bk9: 167a 61894i bk10: 197a 61496i bk11: 189a 61522i bk12: 189a 61205i bk13: 183a 61876i bk14: 188a 61772i bk15: 177a 61709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785251
Row_Buffer_Locality_read = 0.796534
Row_Buffer_Locality_write = 0.045455
Bank_Level_Parallism = 1.535380
Bank_Level_Parallism_Col = 1.287025
Bank_Level_Parallism_Ready = 1.061691
write_to_read_ratio_blp_rw_average = 0.052459
GrpLevelPara = 1.240607 

BW Util details:
bwutil = 0.046791 
total_CMD = 62705 
util_bw = 2934 
Wasted_Col = 6611 
Wasted_Row = 3909 
Idle = 49251 

BW Util Bottlenecks: 
RCDc_limit = 6566 
RCDWRc_limit = 341 
WTRc_limit = 112 
RTWc_limit = 405 
CCDLc_limit = 890 
rwq = 0 
CCDLc_limit_alone = 863 
WTRc_limit_alone = 105 
RTWc_limit_alone = 385 

Commands details: 
total_CMD = 62705 
n_nop = 58603 
Read = 2885 
Write = 0 
L2_Alloc = 0 
L2_WB = 49 
n_act = 629 
n_pre = 613 
n_ref = 0 
n_req = 2929 
total_req = 2934 

Dual Bus Interface Util: 
issued_total_row = 1242 
issued_total_col = 2934 
Row_Bus_Util =  0.019807 
CoL_Bus_Util = 0.046791 
Either_Row_CoL_Bus_Util = 0.065417 
Issued_on_Two_Bus_Simul_Util = 0.001180 
issued_two_Eff = 0.018040 
queue_avg = 0.231465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.231465
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58795 n_act=555 n_pre=539 n_ref_event=0 n_req=2861 n_rd=2837 n_rd_L2_A=0 n_write=0 n_wr_bk=26 bw_util=0.04566
n_activity=18797 dram_eff=0.1523
bk0: 194a 61598i bk1: 176a 61799i bk2: 172a 61890i bk3: 188a 61598i bk4: 176a 62035i bk5: 171a 62234i bk6: 148a 61514i bk7: 154a 61523i bk8: 182a 61446i bk9: 170a 61875i bk10: 196a 61300i bk11: 182a 61684i bk12: 184a 61657i bk13: 187a 61472i bk14: 178a 61936i bk15: 179a 61939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806012
Row_Buffer_Locality_read = 0.812478
Row_Buffer_Locality_write = 0.041667
Bank_Level_Parallism = 1.465372
Bank_Level_Parallism_Col = 1.266115
Bank_Level_Parallism_Ready = 1.065665
write_to_read_ratio_blp_rw_average = 0.033811
GrpLevelPara = 1.230563 

BW Util details:
bwutil = 0.045658 
total_CMD = 62705 
util_bw = 2863 
Wasted_Col = 6075 
Wasted_Row = 3783 
Idle = 49984 

BW Util Bottlenecks: 
RCDc_limit = 5974 
RCDWRc_limit = 194 
WTRc_limit = 66 
RTWc_limit = 233 
CCDLc_limit = 867 
rwq = 0 
CCDLc_limit_alone = 847 
WTRc_limit_alone = 60 
RTWc_limit_alone = 219 

Commands details: 
total_CMD = 62705 
n_nop = 58795 
Read = 2837 
Write = 0 
L2_Alloc = 0 
L2_WB = 26 
n_act = 555 
n_pre = 539 
n_ref = 0 
n_req = 2861 
total_req = 2863 

Dual Bus Interface Util: 
issued_total_row = 1094 
issued_total_col = 2863 
Row_Bus_Util =  0.017447 
CoL_Bus_Util = 0.045658 
Either_Row_CoL_Bus_Util = 0.062355 
Issued_on_Two_Bus_Simul_Util = 0.000750 
issued_two_Eff = 0.012020 
queue_avg = 0.284459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.284459
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58733 n_act=593 n_pre=577 n_ref_event=0 n_req=2868 n_rd=2843 n_rd_L2_A=0 n_write=0 n_wr_bk=29 bw_util=0.0458
n_activity=20051 dram_eff=0.1432
bk0: 186a 61609i bk1: 182a 61780i bk2: 193a 61550i bk3: 187a 61605i bk4: 195a 61446i bk5: 165a 61919i bk6: 154a 61543i bk7: 142a 61685i bk8: 167a 61852i bk9: 180a 61611i bk10: 171a 61780i bk11: 192a 61315i bk12: 192a 61310i bk13: 178a 61898i bk14: 184a 61798i bk15: 175a 61745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793236
Row_Buffer_Locality_read = 0.799859
Row_Buffer_Locality_write = 0.040000
Bank_Level_Parallism = 1.480797
Bank_Level_Parallism_Col = 1.269503
Bank_Level_Parallism_Ready = 1.062674
write_to_read_ratio_blp_rw_average = 0.036340
GrpLevelPara = 1.228870 

BW Util details:
bwutil = 0.045802 
total_CMD = 62705 
util_bw = 2872 
Wasted_Col = 6419 
Wasted_Row = 4014 
Idle = 49400 

BW Util Bottlenecks: 
RCDc_limit = 6349 
RCDWRc_limit = 205 
WTRc_limit = 54 
RTWc_limit = 305 
CCDLc_limit = 941 
rwq = 0 
CCDLc_limit_alone = 916 
WTRc_limit_alone = 51 
RTWc_limit_alone = 283 

Commands details: 
total_CMD = 62705 
n_nop = 58733 
Read = 2843 
Write = 0 
L2_Alloc = 0 
L2_WB = 29 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 2868 
total_req = 2872 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 2872 
Row_Bus_Util =  0.018659 
CoL_Bus_Util = 0.045802 
Either_Row_CoL_Bus_Util = 0.063344 
Issued_on_Two_Bus_Simul_Util = 0.001116 
issued_two_Eff = 0.017623 
queue_avg = 0.275177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.275177
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58664 n_act=598 n_pre=582 n_ref_event=0 n_req=2911 n_rd=2879 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.04654
n_activity=19994 dram_eff=0.1459
bk0: 184a 61743i bk1: 176a 61983i bk2: 180a 61861i bk3: 174a 61684i bk4: 185a 61678i bk5: 189a 61638i bk6: 162a 61385i bk7: 133a 61968i bk8: 183a 61704i bk9: 175a 61782i bk10: 188a 61539i bk11: 208a 61340i bk12: 190a 61365i bk13: 187a 61648i bk14: 189a 61671i bk15: 176a 61679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794572
Row_Buffer_Locality_read = 0.802362
Row_Buffer_Locality_write = 0.093750
Bank_Level_Parallism = 1.448294
Bank_Level_Parallism_Col = 1.256845
Bank_Level_Parallism_Ready = 1.060315
write_to_read_ratio_blp_rw_average = 0.037561
GrpLevelPara = 1.226139 

BW Util details:
bwutil = 0.046535 
total_CMD = 62705 
util_bw = 2918 
Wasted_Col = 6510 
Wasted_Row = 4052 
Idle = 49225 

BW Util Bottlenecks: 
RCDc_limit = 6376 
RCDWRc_limit = 252 
WTRc_limit = 72 
RTWc_limit = 229 
CCDLc_limit = 897 
rwq = 0 
CCDLc_limit_alone = 879 
WTRc_limit_alone = 71 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 62705 
n_nop = 58664 
Read = 2879 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 598 
n_pre = 582 
n_ref = 0 
n_req = 2911 
total_req = 2918 

Dual Bus Interface Util: 
issued_total_row = 1180 
issued_total_col = 2918 
Row_Bus_Util =  0.018818 
CoL_Bus_Util = 0.046535 
Either_Row_CoL_Bus_Util = 0.064445 
Issued_on_Two_Bus_Simul_Util = 0.000909 
issued_two_Eff = 0.014105 
queue_avg = 0.216633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.216633
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58728 n_act=595 n_pre=579 n_ref_event=0 n_req=2856 n_rd=2827 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.04566
n_activity=19495 dram_eff=0.1469
bk0: 181a 61820i bk1: 197a 61448i bk2: 175a 61670i bk3: 169a 61837i bk4: 195a 61633i bk5: 192a 61801i bk6: 147a 61489i bk7: 134a 61794i bk8: 179a 61633i bk9: 181a 61332i bk10: 188a 61475i bk11: 178a 61673i bk12: 173a 61808i bk13: 189a 61515i bk14: 181a 61645i bk15: 168a 61937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.799080
Row_Buffer_Locality_write = 0.068966
Bank_Level_Parallism = 1.518335
Bank_Level_Parallism_Col = 1.305527
Bank_Level_Parallism_Ready = 1.055536
write_to_read_ratio_blp_rw_average = 0.049882
GrpLevelPara = 1.262616 

BW Util details:
bwutil = 0.045658 
total_CMD = 62705 
util_bw = 2863 
Wasted_Col = 6247 
Wasted_Row = 3816 
Idle = 49779 

BW Util Bottlenecks: 
RCDc_limit = 6325 
RCDWRc_limit = 228 
WTRc_limit = 92 
RTWc_limit = 403 
CCDLc_limit = 856 
rwq = 0 
CCDLc_limit_alone = 824 
WTRc_limit_alone = 89 
RTWc_limit_alone = 374 

Commands details: 
total_CMD = 62705 
n_nop = 58728 
Read = 2827 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 2856 
total_req = 2863 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 2863 
Row_Bus_Util =  0.018723 
CoL_Bus_Util = 0.045658 
Either_Row_CoL_Bus_Util = 0.063424 
Issued_on_Two_Bus_Simul_Util = 0.000957 
issued_two_Eff = 0.015087 
queue_avg = 0.258767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.258767
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58704 n_act=600 n_pre=584 n_ref_event=0 n_req=2860 n_rd=2829 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.04569
n_activity=20476 dram_eff=0.1399
bk0: 185a 61702i bk1: 176a 61669i bk2: 188a 61650i bk3: 178a 61736i bk4: 178a 61707i bk5: 193a 61464i bk6: 141a 61664i bk7: 145a 61620i bk8: 185a 61380i bk9: 171a 61692i bk10: 186a 61720i bk11: 184a 61564i bk12: 186a 61754i bk13: 188a 61485i bk14: 173a 61738i bk15: 172a 61915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790210
Row_Buffer_Locality_read = 0.797808
Row_Buffer_Locality_write = 0.096774
Bank_Level_Parallism = 1.445677
Bank_Level_Parallism_Col = 1.247723
Bank_Level_Parallism_Ready = 1.062129
write_to_read_ratio_blp_rw_average = 0.035714
GrpLevelPara = 1.213952 

BW Util details:
bwutil = 0.045690 
total_CMD = 62705 
util_bw = 2865 
Wasted_Col = 6539 
Wasted_Row = 4209 
Idle = 49092 

BW Util Bottlenecks: 
RCDc_limit = 6414 
RCDWRc_limit = 245 
WTRc_limit = 72 
RTWc_limit = 179 
CCDLc_limit = 904 
rwq = 0 
CCDLc_limit_alone = 893 
WTRc_limit_alone = 70 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 62705 
n_nop = 58704 
Read = 2829 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 600 
n_pre = 584 
n_ref = 0 
n_req = 2860 
total_req = 2865 

Dual Bus Interface Util: 
issued_total_row = 1184 
issued_total_col = 2865 
Row_Bus_Util =  0.018882 
CoL_Bus_Util = 0.045690 
Either_Row_CoL_Bus_Util = 0.063807 
Issued_on_Two_Bus_Simul_Util = 0.000765 
issued_two_Eff = 0.011997 
queue_avg = 0.236137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.236137
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58796 n_act=565 n_pre=549 n_ref_event=0 n_req=2836 n_rd=2807 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.04532
n_activity=19267 dram_eff=0.1475
bk0: 190a 61371i bk1: 180a 61840i bk2: 166a 61763i bk3: 177a 61583i bk4: 173a 62046i bk5: 192a 61473i bk6: 141a 61903i bk7: 151a 61488i bk8: 161a 61968i bk9: 181a 61250i bk10: 189a 61530i bk11: 179a 61806i bk12: 183a 61770i bk13: 184a 61846i bk14: 188a 61550i bk15: 172a 61955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800776
Row_Buffer_Locality_read = 0.808336
Row_Buffer_Locality_write = 0.068966
Bank_Level_Parallism = 1.437533
Bank_Level_Parallism_Col = 1.258256
Bank_Level_Parallism_Ready = 1.084096
write_to_read_ratio_blp_rw_average = 0.041976
GrpLevelPara = 1.225574 

BW Util details:
bwutil = 0.045323 
total_CMD = 62705 
util_bw = 2842 
Wasted_Col = 6286 
Wasted_Row = 4071 
Idle = 49506 

BW Util Bottlenecks: 
RCDc_limit = 6012 
RCDWRc_limit = 232 
WTRc_limit = 51 
RTWc_limit = 248 
CCDLc_limit = 935 
rwq = 0 
CCDLc_limit_alone = 911 
WTRc_limit_alone = 46 
RTWc_limit_alone = 229 

Commands details: 
total_CMD = 62705 
n_nop = 58796 
Read = 2807 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 565 
n_pre = 549 
n_ref = 0 
n_req = 2836 
total_req = 2842 

Dual Bus Interface Util: 
issued_total_row = 1114 
issued_total_col = 2842 
Row_Bus_Util =  0.017766 
CoL_Bus_Util = 0.045323 
Either_Row_CoL_Bus_Util = 0.062340 
Issued_on_Two_Bus_Simul_Util = 0.000750 
issued_two_Eff = 0.012024 
queue_avg = 0.248880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.24888
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58565 n_act=643 n_pre=627 n_ref_event=0 n_req=2930 n_rd=2886 n_rd_L2_A=0 n_write=0 n_wr_bk=52 bw_util=0.04685
n_activity=20833 dram_eff=0.141
bk0: 191a 61580i bk1: 188a 61474i bk2: 197a 61139i bk3: 169a 61931i bk4: 181a 61772i bk5: 203a 61203i bk6: 148a 61682i bk7: 129a 61889i bk8: 189a 61479i bk9: 192a 61308i bk10: 181a 61539i bk11: 201a 61419i bk12: 173a 61850i bk13: 178a 61695i bk14: 195a 61349i bk15: 171a 61706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780546
Row_Buffer_Locality_read = 0.792446
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.494605
Bank_Level_Parallism_Col = 1.281976
Bank_Level_Parallism_Ready = 1.095643
write_to_read_ratio_blp_rw_average = 0.062559
GrpLevelPara = 1.238255 

BW Util details:
bwutil = 0.046854 
total_CMD = 62705 
util_bw = 2938 
Wasted_Col = 6985 
Wasted_Row = 4258 
Idle = 48524 

BW Util Bottlenecks: 
RCDc_limit = 6719 
RCDWRc_limit = 376 
WTRc_limit = 137 
RTWc_limit = 556 
CCDLc_limit = 951 
rwq = 0 
CCDLc_limit_alone = 918 
WTRc_limit_alone = 134 
RTWc_limit_alone = 526 

Commands details: 
total_CMD = 62705 
n_nop = 58565 
Read = 2886 
Write = 0 
L2_Alloc = 0 
L2_WB = 52 
n_act = 643 
n_pre = 627 
n_ref = 0 
n_req = 2930 
total_req = 2938 

Dual Bus Interface Util: 
issued_total_row = 1270 
issued_total_col = 2938 
Row_Bus_Util =  0.020254 
CoL_Bus_Util = 0.046854 
Either_Row_CoL_Bus_Util = 0.066023 
Issued_on_Two_Bus_Simul_Util = 0.001084 
issued_two_Eff = 0.016425 
queue_avg = 0.258943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.258943
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58784 n_act=570 n_pre=554 n_ref_event=0 n_req=2852 n_rd=2827 n_rd_L2_A=0 n_write=0 n_wr_bk=30 bw_util=0.04556
n_activity=19446 dram_eff=0.1469
bk0: 180a 61867i bk1: 192a 61555i bk2: 178a 61833i bk3: 180a 61658i bk4: 178a 61783i bk5: 172a 61934i bk6: 141a 61549i bk7: 117a 62259i bk8: 186a 61246i bk9: 172a 61705i bk10: 193a 61347i bk11: 195a 61513i bk12: 187a 61699i bk13: 185a 61660i bk14: 183a 61778i bk15: 188a 61725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800140
Row_Buffer_Locality_read = 0.806862
Row_Buffer_Locality_write = 0.040000
Bank_Level_Parallism = 1.460458
Bank_Level_Parallism_Col = 1.267097
Bank_Level_Parallism_Ready = 1.064403
write_to_read_ratio_blp_rw_average = 0.037359
GrpLevelPara = 1.239351 

BW Util details:
bwutil = 0.045563 
total_CMD = 62705 
util_bw = 2857 
Wasted_Col = 6205 
Wasted_Row = 3962 
Idle = 49681 

BW Util Bottlenecks: 
RCDc_limit = 6085 
RCDWRc_limit = 205 
WTRc_limit = 45 
RTWc_limit = 300 
CCDLc_limit = 902 
rwq = 0 
CCDLc_limit_alone = 891 
WTRc_limit_alone = 44 
RTWc_limit_alone = 290 

Commands details: 
total_CMD = 62705 
n_nop = 58784 
Read = 2827 
Write = 0 
L2_Alloc = 0 
L2_WB = 30 
n_act = 570 
n_pre = 554 
n_ref = 0 
n_req = 2852 
total_req = 2857 

Dual Bus Interface Util: 
issued_total_row = 1124 
issued_total_col = 2857 
Row_Bus_Util =  0.017925 
CoL_Bus_Util = 0.045563 
Either_Row_CoL_Bus_Util = 0.062531 
Issued_on_Two_Bus_Simul_Util = 0.000957 
issued_two_Eff = 0.015302 
queue_avg = 0.240427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.240427
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58710 n_act=602 n_pre=586 n_ref_event=0 n_req=2859 n_rd=2830 n_rd_L2_A=0 n_write=0 n_wr_bk=34 bw_util=0.04567
n_activity=19823 dram_eff=0.1445
bk0: 202a 61533i bk1: 177a 61721i bk2: 171a 61936i bk3: 173a 61645i bk4: 196a 61650i bk5: 192a 61493i bk6: 138a 61720i bk7: 137a 61803i bk8: 171a 61396i bk9: 183a 61335i bk10: 178a 61859i bk11: 189a 61393i bk12: 176a 61768i bk13: 183a 61811i bk14: 183a 61675i bk15: 181a 61587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789437
Row_Buffer_Locality_read = 0.797173
Row_Buffer_Locality_write = 0.034483
Bank_Level_Parallism = 1.485419
Bank_Level_Parallism_Col = 1.285795
Bank_Level_Parallism_Ready = 1.057263
write_to_read_ratio_blp_rw_average = 0.045544
GrpLevelPara = 1.239492 

BW Util details:
bwutil = 0.045674 
total_CMD = 62705 
util_bw = 2864 
Wasted_Col = 6422 
Wasted_Row = 4053 
Idle = 49366 

BW Util Bottlenecks: 
RCDc_limit = 6402 
RCDWRc_limit = 239 
WTRc_limit = 53 
RTWc_limit = 347 
CCDLc_limit = 869 
rwq = 0 
CCDLc_limit_alone = 843 
WTRc_limit_alone = 50 
RTWc_limit_alone = 324 

Commands details: 
total_CMD = 62705 
n_nop = 58710 
Read = 2830 
Write = 0 
L2_Alloc = 0 
L2_WB = 34 
n_act = 602 
n_pre = 586 
n_ref = 0 
n_req = 2859 
total_req = 2864 

Dual Bus Interface Util: 
issued_total_row = 1188 
issued_total_col = 2864 
Row_Bus_Util =  0.018946 
CoL_Bus_Util = 0.045674 
Either_Row_CoL_Bus_Util = 0.063711 
Issued_on_Two_Bus_Simul_Util = 0.000909 
issued_two_Eff = 0.014268 
queue_avg = 0.259963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.259963
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58646 n_act=620 n_pre=604 n_ref_event=0 n_req=2890 n_rd=2842 n_rd_L2_A=0 n_write=0 n_wr_bk=55 bw_util=0.0462
n_activity=20122 dram_eff=0.144
bk0: 195a 61412i bk1: 179a 61810i bk2: 197a 61361i bk3: 172a 61646i bk4: 172a 61879i bk5: 191a 61553i bk6: 143a 61713i bk7: 144a 61892i bk8: 175a 61651i bk9: 172a 61499i bk10: 178a 61664i bk11: 184a 61495i bk12: 175a 61888i bk13: 191a 61425i bk14: 183a 61542i bk15: 191a 61350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785467
Row_Buffer_Locality_read = 0.797326
Row_Buffer_Locality_write = 0.083333
Bank_Level_Parallism = 1.504464
Bank_Level_Parallism_Col = 1.298717
Bank_Level_Parallism_Ready = 1.071108
write_to_read_ratio_blp_rw_average = 0.058121
GrpLevelPara = 1.253705 

BW Util details:
bwutil = 0.046200 
total_CMD = 62705 
util_bw = 2897 
Wasted_Col = 6535 
Wasted_Row = 4121 
Idle = 49152 

BW Util Bottlenecks: 
RCDc_limit = 6420 
RCDWRc_limit = 369 
WTRc_limit = 108 
RTWc_limit = 384 
CCDLc_limit = 904 
rwq = 0 
CCDLc_limit_alone = 879 
WTRc_limit_alone = 105 
RTWc_limit_alone = 362 

Commands details: 
total_CMD = 62705 
n_nop = 58646 
Read = 2842 
Write = 0 
L2_Alloc = 0 
L2_WB = 55 
n_act = 620 
n_pre = 604 
n_ref = 0 
n_req = 2890 
total_req = 2897 

Dual Bus Interface Util: 
issued_total_row = 1224 
issued_total_col = 2897 
Row_Bus_Util =  0.019520 
CoL_Bus_Util = 0.046200 
Either_Row_CoL_Bus_Util = 0.064732 
Issued_on_Two_Bus_Simul_Util = 0.000989 
issued_two_Eff = 0.015275 
queue_avg = 0.258097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.258097
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58831 n_act=550 n_pre=534 n_ref_event=0 n_req=2834 n_rd=2812 n_rd_L2_A=0 n_write=0 n_wr_bk=27 bw_util=0.04528
n_activity=19189 dram_eff=0.1479
bk0: 189a 61657i bk1: 176a 61801i bk2: 175a 61572i bk3: 171a 61974i bk4: 200a 61380i bk5: 175a 61754i bk6: 131a 61846i bk7: 136a 61849i bk8: 174a 61381i bk9: 183a 61796i bk10: 182a 61892i bk11: 192a 61640i bk12: 189a 61609i bk13: 178a 61952i bk14: 182a 61878i bk15: 179a 61685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805928
Row_Buffer_Locality_read = 0.811878
Row_Buffer_Locality_write = 0.045455
Bank_Level_Parallism = 1.453171
Bank_Level_Parallism_Col = 1.270661
Bank_Level_Parallism_Ready = 1.097217
write_to_read_ratio_blp_rw_average = 0.030643
GrpLevelPara = 1.236042 

BW Util details:
bwutil = 0.045275 
total_CMD = 62705 
util_bw = 2839 
Wasted_Col = 6100 
Wasted_Row = 3756 
Idle = 50010 

BW Util Bottlenecks: 
RCDc_limit = 5949 
RCDWRc_limit = 183 
WTRc_limit = 58 
RTWc_limit = 224 
CCDLc_limit = 923 
rwq = 0 
CCDLc_limit_alone = 911 
WTRc_limit_alone = 56 
RTWc_limit_alone = 214 

Commands details: 
total_CMD = 62705 
n_nop = 58831 
Read = 2812 
Write = 0 
L2_Alloc = 0 
L2_WB = 27 
n_act = 550 
n_pre = 534 
n_ref = 0 
n_req = 2834 
total_req = 2839 

Dual Bus Interface Util: 
issued_total_row = 1084 
issued_total_col = 2839 
Row_Bus_Util =  0.017287 
CoL_Bus_Util = 0.045275 
Either_Row_CoL_Bus_Util = 0.061781 
Issued_on_Two_Bus_Simul_Util = 0.000781 
issued_two_Eff = 0.012648 
queue_avg = 0.267235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.267235
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58620 n_act=603 n_pre=587 n_ref_event=0 n_req=2940 n_rd=2910 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.04698
n_activity=20147 dram_eff=0.1462
bk0: 187a 61602i bk1: 187a 61707i bk2: 197a 61605i bk3: 172a 61980i bk4: 204a 61469i bk5: 199a 61219i bk6: 156a 61430i bk7: 143a 61642i bk8: 190a 61401i bk9: 182a 61713i bk10: 183a 61465i bk11: 188a 61701i bk12: 176a 62004i bk13: 186a 61739i bk14: 186a 61499i bk15: 174a 61859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794898
Row_Buffer_Locality_read = 0.802749
Row_Buffer_Locality_write = 0.033333
Bank_Level_Parallism = 1.510175
Bank_Level_Parallism_Col = 1.295670
Bank_Level_Parallism_Ready = 1.105227
write_to_read_ratio_blp_rw_average = 0.044352
GrpLevelPara = 1.255149 

BW Util details:
bwutil = 0.046982 
total_CMD = 62705 
util_bw = 2946 
Wasted_Col = 6421 
Wasted_Row = 3999 
Idle = 49339 

BW Util Bottlenecks: 
RCDc_limit = 6382 
RCDWRc_limit = 244 
WTRc_limit = 102 
RTWc_limit = 345 
CCDLc_limit = 892 
rwq = 0 
CCDLc_limit_alone = 872 
WTRc_limit_alone = 97 
RTWc_limit_alone = 330 

Commands details: 
total_CMD = 62705 
n_nop = 58620 
Read = 2910 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 2940 
total_req = 2946 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 2946 
Row_Bus_Util =  0.018978 
CoL_Bus_Util = 0.046982 
Either_Row_CoL_Bus_Util = 0.065146 
Issued_on_Two_Bus_Simul_Util = 0.000813 
issued_two_Eff = 0.012485 
queue_avg = 0.236728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.236728
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58761 n_act=589 n_pre=573 n_ref_event=0 n_req=2838 n_rd=2813 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.04531
n_activity=19944 dram_eff=0.1424
bk0: 172a 61976i bk1: 167a 61948i bk2: 186a 61382i bk3: 176a 61788i bk4: 174a 61828i bk5: 170a 61741i bk6: 146a 61687i bk7: 140a 61721i bk8: 184a 61472i bk9: 164a 61858i bk10: 185a 61640i bk11: 192a 61467i bk12: 196a 61362i bk13: 183a 61850i bk14: 191a 61462i bk15: 187a 61536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792459
Row_Buffer_Locality_read = 0.799147
Row_Buffer_Locality_write = 0.040000
Bank_Level_Parallism = 1.468473
Bank_Level_Parallism_Col = 1.277091
Bank_Level_Parallism_Ready = 1.111228
write_to_read_ratio_blp_rw_average = 0.036871
GrpLevelPara = 1.234038 

BW Util details:
bwutil = 0.045307 
total_CMD = 62705 
util_bw = 2841 
Wasted_Col = 6441 
Wasted_Row = 3929 
Idle = 49494 

BW Util Bottlenecks: 
RCDc_limit = 6336 
RCDWRc_limit = 207 
WTRc_limit = 51 
RTWc_limit = 294 
CCDLc_limit = 922 
rwq = 0 
CCDLc_limit_alone = 902 
WTRc_limit_alone = 48 
RTWc_limit_alone = 277 

Commands details: 
total_CMD = 62705 
n_nop = 58761 
Read = 2813 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 589 
n_pre = 573 
n_ref = 0 
n_req = 2838 
total_req = 2841 

Dual Bus Interface Util: 
issued_total_row = 1162 
issued_total_col = 2841 
Row_Bus_Util =  0.018531 
CoL_Bus_Util = 0.045307 
Either_Row_CoL_Bus_Util = 0.062898 
Issued_on_Two_Bus_Simul_Util = 0.000941 
issued_two_Eff = 0.014959 
queue_avg = 0.253648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.253648
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58583 n_act=630 n_pre=614 n_ref_event=0 n_req=2924 n_rd=2902 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.04673
n_activity=20717 dram_eff=0.1414
bk0: 182a 61740i bk1: 183a 61809i bk2: 202a 61448i bk3: 183a 61777i bk4: 194a 61576i bk5: 175a 61815i bk6: 155a 61334i bk7: 154a 61432i bk8: 184a 61595i bk9: 172a 61754i bk10: 197a 61343i bk11: 200a 61343i bk12: 184a 61559i bk13: 187a 61673i bk14: 181a 61526i bk15: 169a 62034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784542
Row_Buffer_Locality_read = 0.790145
Row_Buffer_Locality_write = 0.045455
Bank_Level_Parallism = 1.466820
Bank_Level_Parallism_Col = 1.279922
Bank_Level_Parallism_Ready = 1.088055
write_to_read_ratio_blp_rw_average = 0.026404
GrpLevelPara = 1.246856 

BW Util details:
bwutil = 0.046727 
total_CMD = 62705 
util_bw = 2930 
Wasted_Col = 6709 
Wasted_Row = 4300 
Idle = 48766 

BW Util Bottlenecks: 
RCDc_limit = 6807 
RCDWRc_limit = 179 
WTRc_limit = 43 
RTWc_limit = 205 
CCDLc_limit = 870 
rwq = 0 
CCDLc_limit_alone = 857 
WTRc_limit_alone = 39 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 62705 
n_nop = 58583 
Read = 2902 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 630 
n_pre = 614 
n_ref = 0 
n_req = 2924 
total_req = 2930 

Dual Bus Interface Util: 
issued_total_row = 1244 
issued_total_col = 2930 
Row_Bus_Util =  0.019839 
CoL_Bus_Util = 0.046727 
Either_Row_CoL_Bus_Util = 0.065736 
Issued_on_Two_Bus_Simul_Util = 0.000829 
issued_two_Eff = 0.012615 
queue_avg = 0.245626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.245626
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58611 n_act=619 n_pre=603 n_ref_event=0 n_req=2925 n_rd=2896 n_rd_L2_A=0 n_write=0 n_wr_bk=33 bw_util=0.04671
n_activity=20014 dram_eff=0.1463
bk0: 199a 61386i bk1: 191a 61649i bk2: 180a 61817i bk3: 178a 61900i bk4: 202a 61304i bk5: 180a 61843i bk6: 130a 61985i bk7: 142a 61597i bk8: 182a 61374i bk9: 189a 61337i bk10: 194a 61387i bk11: 197a 61178i bk12: 193a 61480i bk13: 180a 61955i bk14: 169a 62006i bk15: 190a 61426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788376
Row_Buffer_Locality_read = 0.795925
Row_Buffer_Locality_write = 0.034483
Bank_Level_Parallism = 1.485349
Bank_Level_Parallism_Col = 1.273239
Bank_Level_Parallism_Ready = 1.091157
write_to_read_ratio_blp_rw_average = 0.039879
GrpLevelPara = 1.241387 

BW Util details:
bwutil = 0.046711 
total_CMD = 62705 
util_bw = 2929 
Wasted_Col = 6706 
Wasted_Row = 4221 
Idle = 48849 

BW Util Bottlenecks: 
RCDc_limit = 6635 
RCDWRc_limit = 237 
WTRc_limit = 112 
RTWc_limit = 324 
CCDLc_limit = 856 
rwq = 0 
CCDLc_limit_alone = 832 
WTRc_limit_alone = 104 
RTWc_limit_alone = 308 

Commands details: 
total_CMD = 62705 
n_nop = 58611 
Read = 2896 
Write = 0 
L2_Alloc = 0 
L2_WB = 33 
n_act = 619 
n_pre = 603 
n_ref = 0 
n_req = 2925 
total_req = 2929 

Dual Bus Interface Util: 
issued_total_row = 1222 
issued_total_col = 2929 
Row_Bus_Util =  0.019488 
CoL_Bus_Util = 0.046711 
Either_Row_CoL_Bus_Util = 0.065290 
Issued_on_Two_Bus_Simul_Util = 0.000909 
issued_two_Eff = 0.013923 
queue_avg = 0.267682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.267682
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58585 n_act=631 n_pre=615 n_ref_event=0 n_req=2939 n_rd=2896 n_rd_L2_A=0 n_write=0 n_wr_bk=49 bw_util=0.04697
n_activity=20802 dram_eff=0.1416
bk0: 202a 61358i bk1: 188a 61503i bk2: 175a 61810i bk3: 184a 61829i bk4: 187a 61664i bk5: 196a 61441i bk6: 147a 61679i bk7: 154a 61296i bk8: 173a 61750i bk9: 182a 61178i bk10: 183a 61702i bk11: 183a 61753i bk12: 188a 61749i bk13: 186a 61440i bk14: 180a 61664i bk15: 188a 61498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785301
Row_Buffer_Locality_read = 0.796271
Row_Buffer_Locality_write = 0.046512
Bank_Level_Parallism = 1.491723
Bank_Level_Parallism_Col = 1.279940
Bank_Level_Parallism_Ready = 1.053311
write_to_read_ratio_blp_rw_average = 0.059385
GrpLevelPara = 1.236938 

BW Util details:
bwutil = 0.046966 
total_CMD = 62705 
util_bw = 2945 
Wasted_Col = 6762 
Wasted_Row = 4307 
Idle = 48691 

BW Util Bottlenecks: 
RCDc_limit = 6600 
RCDWRc_limit = 338 
WTRc_limit = 111 
RTWc_limit = 521 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 886 
WTRc_limit_alone = 104 
RTWc_limit_alone = 493 

Commands details: 
total_CMD = 62705 
n_nop = 58585 
Read = 2896 
Write = 0 
L2_Alloc = 0 
L2_WB = 49 
n_act = 631 
n_pre = 615 
n_ref = 0 
n_req = 2939 
total_req = 2945 

Dual Bus Interface Util: 
issued_total_row = 1246 
issued_total_col = 2945 
Row_Bus_Util =  0.019871 
CoL_Bus_Util = 0.046966 
Either_Row_CoL_Bus_Util = 0.065704 
Issued_on_Two_Bus_Simul_Util = 0.001132 
issued_two_Eff = 0.017233 
queue_avg = 0.275273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.275273
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58687 n_act=604 n_pre=588 n_ref_event=0 n_req=2880 n_rd=2844 n_rd_L2_A=0 n_write=0 n_wr_bk=38 bw_util=0.04596
n_activity=19846 dram_eff=0.1452
bk0: 198a 61165i bk1: 187a 61511i bk2: 177a 61822i bk3: 185a 61646i bk4: 181a 61633i bk5: 194a 61506i bk6: 136a 61931i bk7: 136a 61818i bk8: 177a 61622i bk9: 182a 61344i bk10: 183a 61935i bk11: 178a 61810i bk12: 174a 61707i bk13: 182a 61675i bk14: 197a 61429i bk15: 177a 61896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790278
Row_Buffer_Locality_read = 0.799226
Row_Buffer_Locality_write = 0.083333
Bank_Level_Parallism = 1.463143
Bank_Level_Parallism_Col = 1.258297
Bank_Level_Parallism_Ready = 1.079459
write_to_read_ratio_blp_rw_average = 0.041005
GrpLevelPara = 1.221001 

BW Util details:
bwutil = 0.045961 
total_CMD = 62705 
util_bw = 2882 
Wasted_Col = 6526 
Wasted_Row = 4063 
Idle = 49234 

BW Util Bottlenecks: 
RCDc_limit = 6404 
RCDWRc_limit = 281 
WTRc_limit = 104 
RTWc_limit = 267 
CCDLc_limit = 920 
rwq = 0 
CCDLc_limit_alone = 904 
WTRc_limit_alone = 99 
RTWc_limit_alone = 256 

Commands details: 
total_CMD = 62705 
n_nop = 58687 
Read = 2844 
Write = 0 
L2_Alloc = 0 
L2_WB = 38 
n_act = 604 
n_pre = 588 
n_ref = 0 
n_req = 2880 
total_req = 2882 

Dual Bus Interface Util: 
issued_total_row = 1192 
issued_total_col = 2882 
Row_Bus_Util =  0.019010 
CoL_Bus_Util = 0.045961 
Either_Row_CoL_Bus_Util = 0.064078 
Issued_on_Two_Bus_Simul_Util = 0.000893 
issued_two_Eff = 0.013937 
queue_avg = 0.258464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.258464
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58890 n_act=524 n_pre=508 n_ref_event=0 n_req=2826 n_rd=2807 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.0451
n_activity=18816 dram_eff=0.1503
bk0: 186a 61810i bk1: 188a 61735i bk2: 171a 61989i bk3: 173a 61842i bk4: 179a 62011i bk5: 186a 61594i bk6: 145a 61688i bk7: 125a 62031i bk8: 176a 61963i bk9: 179a 61262i bk10: 188a 61573i bk11: 192a 61519i bk12: 184a 61675i bk13: 181a 61747i bk14: 171a 62169i bk15: 183a 61860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814579
Row_Buffer_Locality_read = 0.819736
Row_Buffer_Locality_write = 0.052632
Bank_Level_Parallism = 1.426446
Bank_Level_Parallism_Col = 1.246816
Bank_Level_Parallism_Ready = 1.056577
write_to_read_ratio_blp_rw_average = 0.029811
GrpLevelPara = 1.214732 

BW Util details:
bwutil = 0.045100 
total_CMD = 62705 
util_bw = 2828 
Wasted_Col = 5834 
Wasted_Row = 3703 
Idle = 50340 

BW Util Bottlenecks: 
RCDc_limit = 5661 
RCDWRc_limit = 152 
WTRc_limit = 53 
RTWc_limit = 164 
CCDLc_limit = 884 
rwq = 0 
CCDLc_limit_alone = 868 
WTRc_limit_alone = 50 
RTWc_limit_alone = 151 

Commands details: 
total_CMD = 62705 
n_nop = 58890 
Read = 2807 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 2826 
total_req = 2828 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 2828 
Row_Bus_Util =  0.016458 
CoL_Bus_Util = 0.045100 
Either_Row_CoL_Bus_Util = 0.060840 
Issued_on_Two_Bus_Simul_Util = 0.000718 
issued_two_Eff = 0.011796 
queue_avg = 0.232661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.232661
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58625 n_act=626 n_pre=610 n_ref_event=0 n_req=2893 n_rd=2855 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.04623
n_activity=20614 dram_eff=0.1406
bk0: 192a 61444i bk1: 183a 61639i bk2: 173a 61838i bk3: 188a 61345i bk4: 175a 61879i bk5: 200a 61178i bk6: 150a 61477i bk7: 132a 61884i bk8: 174a 62073i bk9: 177a 61494i bk10: 174a 61827i bk11: 174a 61827i bk12: 185a 61566i bk13: 186a 61550i bk14: 196a 61398i bk15: 196a 61358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783616
Row_Buffer_Locality_read = 0.793695
Row_Buffer_Locality_write = 0.026316
Bank_Level_Parallism = 1.477864
Bank_Level_Parallism_Col = 1.275356
Bank_Level_Parallism_Ready = 1.063815
write_to_read_ratio_blp_rw_average = 0.051283
GrpLevelPara = 1.225242 

BW Util details:
bwutil = 0.046232 
total_CMD = 62705 
util_bw = 2899 
Wasted_Col = 6704 
Wasted_Row = 4198 
Idle = 48904 

BW Util Bottlenecks: 
RCDc_limit = 6642 
RCDWRc_limit = 320 
WTRc_limit = 98 
RTWc_limit = 441 
CCDLc_limit = 909 
rwq = 0 
CCDLc_limit_alone = 878 
WTRc_limit_alone = 94 
RTWc_limit_alone = 414 

Commands details: 
total_CMD = 62705 
n_nop = 58625 
Read = 2855 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 626 
n_pre = 610 
n_ref = 0 
n_req = 2893 
total_req = 2899 

Dual Bus Interface Util: 
issued_total_row = 1236 
issued_total_col = 2899 
Row_Bus_Util =  0.019711 
CoL_Bus_Util = 0.046232 
Either_Row_CoL_Bus_Util = 0.065067 
Issued_on_Two_Bus_Simul_Util = 0.000877 
issued_two_Eff = 0.013480 
queue_avg = 0.257842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.257842
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58883 n_act=528 n_pre=512 n_ref_event=0 n_req=2828 n_rd=2809 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.04513
n_activity=19038 dram_eff=0.1487
bk0: 194a 61461i bk1: 185a 61817i bk2: 168a 61767i bk3: 170a 61982i bk4: 179a 61886i bk5: 177a 62135i bk6: 147a 61568i bk7: 129a 61997i bk8: 171a 62043i bk9: 176a 61656i bk10: 186a 61655i bk11: 190a 61689i bk12: 177a 61829i bk13: 191a 61511i bk14: 184a 61648i bk15: 185a 61680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813296
Row_Buffer_Locality_read = 0.818441
Row_Buffer_Locality_write = 0.052632
Bank_Level_Parallism = 1.448326
Bank_Level_Parallism_Col = 1.280079
Bank_Level_Parallism_Ready = 1.078445
write_to_read_ratio_blp_rw_average = 0.023043
GrpLevelPara = 1.248372 

BW Util details:
bwutil = 0.045132 
total_CMD = 62705 
util_bw = 2830 
Wasted_Col = 5651 
Wasted_Row = 3798 
Idle = 50426 

BW Util Bottlenecks: 
RCDc_limit = 5672 
RCDWRc_limit = 160 
WTRc_limit = 54 
RTWc_limit = 106 
CCDLc_limit = 849 
rwq = 0 
CCDLc_limit_alone = 844 
WTRc_limit_alone = 53 
RTWc_limit_alone = 102 

Commands details: 
total_CMD = 62705 
n_nop = 58883 
Read = 2809 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 528 
n_pre = 512 
n_ref = 0 
n_req = 2828 
total_req = 2830 

Dual Bus Interface Util: 
issued_total_row = 1040 
issued_total_col = 2830 
Row_Bus_Util =  0.016586 
CoL_Bus_Util = 0.045132 
Either_Row_CoL_Bus_Util = 0.060952 
Issued_on_Two_Bus_Simul_Util = 0.000765 
issued_two_Eff = 0.012559 
queue_avg = 0.214146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.214146
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62705 n_nop=58655 n_act=601 n_pre=585 n_ref_event=0 n_req=2913 n_rd=2876 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.04655
n_activity=20197 dram_eff=0.1445
bk0: 185a 61661i bk1: 181a 61944i bk2: 172a 61958i bk3: 191a 61696i bk4: 187a 61537i bk5: 171a 61799i bk6: 151a 61590i bk7: 148a 61608i bk8: 175a 61693i bk9: 186a 61340i bk10: 188a 61443i bk11: 198a 61315i bk12: 178a 61863i bk13: 192a 61575i bk14: 184a 61831i bk15: 189a 61326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793683
Row_Buffer_Locality_read = 0.802851
Row_Buffer_Locality_write = 0.081081
Bank_Level_Parallism = 1.475741
Bank_Level_Parallism_Col = 1.271695
Bank_Level_Parallism_Ready = 1.082563
write_to_read_ratio_blp_rw_average = 0.047155
GrpLevelPara = 1.235417 

BW Util details:
bwutil = 0.046551 
total_CMD = 62705 
util_bw = 2919 
Wasted_Col = 6538 
Wasted_Row = 4105 
Idle = 49143 

BW Util Bottlenecks: 
RCDc_limit = 6325 
RCDWRc_limit = 280 
WTRc_limit = 63 
RTWc_limit = 413 
CCDLc_limit = 918 
rwq = 0 
CCDLc_limit_alone = 901 
WTRc_limit_alone = 63 
RTWc_limit_alone = 396 

Commands details: 
total_CMD = 62705 
n_nop = 58655 
Read = 2876 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 601 
n_pre = 585 
n_ref = 0 
n_req = 2913 
total_req = 2919 

Dual Bus Interface Util: 
issued_total_row = 1186 
issued_total_col = 2919 
Row_Bus_Util =  0.018914 
CoL_Bus_Util = 0.046551 
Either_Row_CoL_Bus_Util = 0.064588 
Issued_on_Two_Bus_Simul_Util = 0.000877 
issued_two_Eff = 0.013580 
queue_avg = 0.274635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.274635

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8285, Miss = 1544, Miss_rate = 0.186, Pending_hits = 31, Reservation_fails = 461
L2_cache_bank[1]: Access = 7615, Miss = 1529, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8247, Miss = 1607, Miss_rate = 0.195, Pending_hits = 14, Reservation_fails = 154
L2_cache_bank[3]: Access = 7412, Miss = 1515, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 8152, Miss = 1532, Miss_rate = 0.188, Pending_hits = 26, Reservation_fails = 225
L2_cache_bank[5]: Access = 7479, Miss = 1489, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 7577, Miss = 1599, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 7498, Miss = 1536, Miss_rate = 0.205, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 7627, Miss = 1549, Miss_rate = 0.203, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7404, Miss = 1542, Miss_rate = 0.208, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7485, Miss = 1584, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 7581, Miss = 1556, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 7520, Miss = 1540, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 7457, Miss = 1498, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 7482, Miss = 1543, Miss_rate = 0.206, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 7451, Miss = 1477, Miss_rate = 0.198, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 7499, Miss = 1502, Miss_rate = 0.200, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 7563, Miss = 1556, Miss_rate = 0.206, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 7679, Miss = 1549, Miss_rate = 0.202, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 7686, Miss = 1595, Miss_rate = 0.208, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 7572, Miss = 1599, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 7499, Miss = 1528, Miss_rate = 0.204, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 7577, Miss = 1562, Miss_rate = 0.206, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7432, Miss = 1505, Miss_rate = 0.203, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[24]: Access = 7554, Miss = 1539, Miss_rate = 0.204, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 7482, Miss = 1522, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 7629, Miss = 1608, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 7596, Miss = 1513, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 7635, Miss = 1550, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 7582, Miss = 1536, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 7648, Miss = 1519, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 7608, Miss = 1503, Miss_rate = 0.198, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[32]: Access = 7396, Miss = 1517, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 7571, Miss = 1531, Miss_rate = 0.202, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[34]: Access = 7655, Miss = 1579, Miss_rate = 0.206, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[35]: Access = 7458, Miss = 1549, Miss_rate = 0.208, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[36]: Access = 7571, Miss = 1536, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[37]: Access = 7541, Miss = 1515, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[38]: Access = 7446, Miss = 1534, Miss_rate = 0.206, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 7362, Miss = 1523, Miss_rate = 0.207, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[40]: Access = 7636, Miss = 1526, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 7586, Miss = 1558, Miss_rate = 0.205, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[42]: Access = 7502, Miss = 1541, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 7587, Miss = 1489, Miss_rate = 0.196, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[44]: Access = 7448, Miss = 1598, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 7558, Miss = 1525, Miss_rate = 0.202, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 7641, Miss = 1576, Miss_rate = 0.206, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 7474, Miss = 1479, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 7474, Miss = 1601, Miss_rate = 0.214, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[49]: Access = 7485, Miss = 1538, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[50]: Access = 7523, Miss = 1536, Miss_rate = 0.204, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 7477, Miss = 1580, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 12248, Miss = 1578, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 7642, Miss = 1596, Miss_rate = 0.209, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 7470, Miss = 1542, Miss_rate = 0.206, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[55]: Access = 7569, Miss = 1529, Miss_rate = 0.202, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[56]: Access = 7434, Miss = 1489, Miss_rate = 0.200, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 7392, Miss = 1521, Miss_rate = 0.206, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[58]: Access = 7528, Miss = 1526, Miss_rate = 0.203, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 7555, Miss = 1570, Miss_rate = 0.208, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 7448, Miss = 1519, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[61]: Access = 7592, Miss = 1527, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 7459, Miss = 1522, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[63]: Access = 7463, Miss = 1610, Miss_rate = 0.216, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 488704
L2_total_cache_misses = 98686
L2_total_cache_miss_rate = 0.2019
L2_total_cache_pending_hits = 121
L2_total_cache_reservation_fails = 840
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 310536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 54
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31828
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 59329
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 77373
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5841
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1662
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 401747
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 84877
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=488704
icnt_total_pkts_simt_to_mem=487184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.3666
	minimum = 5
	maximum = 185
Network latency average = 5.65151
	minimum = 5
	maximum = 122
Slowest packet = 708386
Flit latency average = 5.65151
	minimum = 5
	maximum = 122
Slowest flit = 713474
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0940935
	minimum = 0.0723509 (at node 63)
	maximum = 0.135045 (at node 14)
Accepted packet rate average = 0.0940935
	minimum = 0.0723509 (at node 63)
	maximum = 0.135045 (at node 14)
Injected flit rate average = 0.0940935
	minimum = 0.0723509 (at node 63)
	maximum = 0.135045 (at node 14)
Accepted flit rate average= 0.0940935
	minimum = 0.0723509 (at node 63)
	maximum = 0.135045 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.7934 (11 samples)
	minimum = 5 (11 samples)
	maximum = 183.091 (11 samples)
Network latency average = 8.84788 (11 samples)
	minimum = 5 (11 samples)
	maximum = 137.273 (11 samples)
Flit latency average = 8.84788 (11 samples)
	minimum = 5 (11 samples)
	maximum = 137.273 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0936641 (11 samples)
	minimum = 0.0729719 (11 samples)
	maximum = 0.19107 (11 samples)
Accepted packet rate average = 0.0936641 (11 samples)
	minimum = 0.0729719 (11 samples)
	maximum = 0.183574 (11 samples)
Injected flit rate average = 0.0936641 (11 samples)
	minimum = 0.0729719 (11 samples)
	maximum = 0.19107 (11 samples)
Accepted flit rate average = 0.0936641 (11 samples)
	minimum = 0.0729719 (11 samples)
	maximum = 0.183574 (11 samples)
Injected packet size average = 1 (11 samples)
Accepted packet size average = 1 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 0 sec (1080 sec)
gpgpu_simulation_rate = 185089 (inst/sec)
gpgpu_simulation_rate = 99 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949d9c..

GPGPU-Sim PTX: cudaLaunch for 0x0x401829 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 30 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 18437
gpu_sim_insn = 17259646
gpu_ipc =     936.1418
gpu_tot_sim_cycle = 125776
gpu_tot_sim_insn = 217155822
gpu_tot_ipc =    1726.5283
gpu_tot_issued_cta = 23448
gpu_occupancy = 64.8706% 
gpu_tot_occupancy = 61.9795% 
max_total_param_size = 0
gpu_stall_dramfull = 1590
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.1634
partiton_level_parallism_total  =       4.6303
partiton_level_parallism_util =       5.4762
partiton_level_parallism_util_total  =       6.3876
L2_BW  =     240.4089 GB/Sec
L2_BW_total  =     216.1500 GB/Sec
gpu_total_sim_rate=174702

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4414180
	L1I_total_cache_misses = 19289
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 17417, Miss = 13765, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17316, Miss = 13689, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17320, Miss = 13721, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17174, Miss = 13546, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17249, Miss = 13594, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17816, Miss = 13920, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17026, Miss = 13465, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16897, Miss = 13456, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17066, Miss = 13629, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17867, Miss = 14051, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17450, Miss = 13727, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17474, Miss = 13786, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17308, Miss = 13737, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17150, Miss = 13577, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 18130, Miss = 14045, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17165, Miss = 13605, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17591, Miss = 13816, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17232, Miss = 13696, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17275, Miss = 13685, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17734, Miss = 13825, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 16983, Miss = 13500, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17489, Miss = 13794, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16695, Miss = 13353, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17724, Miss = 13923, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 17209, Miss = 13602, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 17155, Miss = 13535, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 17122, Miss = 13585, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 17435, Miss = 13662, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 17341, Miss = 13588, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 17872, Miss = 14102, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 17636, Miss = 13805, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 17256, Miss = 13551, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 17326, Miss = 13710, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 18176, Miss = 14032, Miss_rate = 0.772, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 17162, Miss = 13722, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 17675, Miss = 13839, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 17611, Miss = 13696, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 17512, Miss = 13764, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 17789, Miss = 13902, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 17269, Miss = 13618, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 696094
	L1D_total_cache_misses = 548618
	L1D_total_cache_miss_rate = 0.7881
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 2251008
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 147440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 285589
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2245888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 114701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 888
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4394891
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 547269
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2251008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 148825
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4414180

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1715, 1457, 1446, 1830, 1424, 1759, 1479, 1612, 1457, 1571, 1468, 1715, 1424, 1808, 1633, 1446, 1562, 1854, 1604, 1448, 1657, 1437, 1459, 1561, 1459, 1758, 1448, 1603, 1711, 1666, 1470, 1593, 1901, 1539, 1758, 1517, 1539, 1673, 1915, 1684, 1663, 1539, 1780, 1696, 1663, 1550, 1528, 1713, 1523, 1512, 1781, 1856, 1501, 1648, 1626, 1772, 1679, 1688, 1720, 1636, 1534, 1710, 1793, 1678, 
gpgpu_n_tot_thrd_icount = 258325856
gpgpu_n_tot_w_icount = 8072683
gpgpu_n_stall_shd_mem = 145907
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 432997
gpgpu_n_mem_write_global = 148825
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 12178778
gpgpu_n_store_insn = 191920
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 72032256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20567
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5635079	W0_Idle:5478099	W0_Scoreboard:15487983	W1:762925	W2:153612	W3:22650	W4:5146	W5:968	W6:143	W7:55	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7127184
single_issue_nums: WS0:2018508	WS1:2017950	WS2:2017264	WS3:2018961	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3463976 {8:432997,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5953000 {40:148825,}
traffic_breakdown_coretomem[INST_ACC_R] = 3840 {8:480,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17319880 {40:432997,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1190600 {8:148825,}
traffic_breakdown_memtocore[INST_ACC_R] = 76800 {40:1920,}
maxmflatency = 2865 
max_icnt2mem_latency = 2688 
maxmrqlatency = 182 
max_icnt2sh_latency = 386 
averagemflatency = 315 
avg_icnt2mem_latency = 157 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 12 
mrq_lat_table:19384 	27868 	13009 	13504 	9623 	9579 	1032 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	396976 	108452 	32302 	41476 	2776 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	240 	305915 	105182 	45123 	32998 	10765 	14072 	35667 	30819 	1601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	503709 	57966 	4487 	1768 	3258 	4346 	6448 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	180 	29 	10 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        60        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      3194      5596      5928      5911      6656      6885      7856      7928     10501      6728      5618      3349      5610      6936      4562      6463 
dram[1]:      4746      5540      7149      9215      9603      6890      7921      7881      6106      6683      4312      4681      5884      6497      6087      7791 
dram[2]:      5696      5483      5731      5937      6658      6885     16389      7965      5701      7163      8753      4322      4867      4234      5825      5315 
dram[3]:      5873      5495     10142      5899      6664      6878      7590     12015      3926      6746      6118      6438      3596      9596      4513      4585 
dram[4]:      5514      5696      6100      5942     14041      6798      7666     13564      2963      4746      4962      3932      5195      5147      7794      4591 
dram[5]:      5523      5439      5766      5898     14588      6806      7661      7666      6091      8988      3933      3835      4271      3491     11394      4603 
dram[6]:      6320      5367      5692      5945     12190      6926      7688      7570      5797      6265      4474      3217      3877      3530      5227      4967 
dram[7]:      5387      5329      5692      5892      6961      6947     13994     13151      5843      4211      7583      4146      3542      3518      4514      4581 
dram[8]:      5581      8153      5868      6143      6659      6969      7746     12909      3827      9110      5356      4169      7046      9312      4530      4581 
dram[9]:      5588      5464      5875      8111      6644      6979      7755      7798      4459      2494      4639      1976      9117      3810      8605      5776 
dram[10]:      5560      5406      5802      5598     14770      6955      7678     15628      4959      6484      4778      5587      3572      4229      5456      5594 
dram[11]:      5545      5336      5807      5605      6670     11671      7678      7674      2631      4866      5012      3462      4476      3554      5303      4603 
dram[12]:      5576      5560      5810      5954      6740      6757      7856      7657      5698      7412      5440      3865      3582      5253      4544      7680 
dram[13]:      6712      5511      5807      7678      9440      6717      8535     15898      4247      5291      4886      3734      3518      5067      4473      4621 
dram[14]:      5463      9234      5841      9663      6769      6942      7905      7712      7529      5059      4602      3775      3636      6142      4579      4863 
dram[15]:      5459      9644      5850      5904      8382      6950      7916      7715      2187      2963      6111      8933      5563      9312      4586      4554 
dram[16]:      5569      8030      5908      5607      6781     13877      7923      7633      3884     14515      3873      7600      3633      5371      6003      4579 
dram[17]:      5560      5565      5918      7359      6786      6966      7911      7637      4514      7524      3609      3870      3520      6013      4554      4518 
dram[18]:      5584      5464      5939      5654      6704      6651      7757      7638      4650      7661      4023      3961      5141      3534      5307      5796 
dram[19]:      5702      5536      5945      5649      6711     14289      7762      7645      4127      6063      7348      3363      4454      7804      5372      8810 
dram[20]:      5600      6912      8117      5713      6639      6899      7572      7953     11662      7272      8860      3724      3540      5276      4478      4497 
dram[21]:      5545      5358      5932      5733     12805      6966      7566      7958      6236      6224      5251      4110      4355      5546      4485      6928 
dram[22]:     12707      8812      6200      5726      6902      7572      7614      7703      6092      3497      3415      6082      9302      3998      7367      6820 
dram[23]:      5531      5427      5949      5708      6916      6962      7620      7666      4487      3717      6159      2199      4013      4598      6827      4585 
dram[24]:     14509      5560      5511      6029      6825      6973      7775      7933      7371      7131      4010      6915     10226      6227      6602      4579 
dram[25]:      5612      5572      5506      8225      6832      6914      7784      7881      7370      5221      2989      3468      3515      4518      4591      5077 
dram[26]:      9679      5495      5607     11437      7227      6753      7912     13496      2686     12832      9555      4331      4349      3534      5802      4545 
dram[27]:      5573      5459      8524      7525      6971     12348      7876      7960      6203      4702      6549      7640      5064      4757      4466      4542 
dram[28]:      5577      5759      7148      6062      6616      6695      7714      7645      6551     14904      3346      4289      5435      3925      8140      4586 
dram[29]:      5536      5184      5940      6069      9104      8923      7693      7656      5618     15604      3918      5091      3547      5558      4574      4598 
dram[30]:      5583      5607      8315      8117      6868      6748      7810      7674      6081      3411      4182      6033      4465      4692      4561      6093 
dram[31]:      5588      5598      5891      5743      6873     13786      7815      7656      6405      4405      3895      2726      5554      3710      4569      4583 
average row accesses per activate:
dram[0]:  4.479167  3.882353  5.515152  5.900000  4.794872  6.129032  4.323529  4.200000  5.303030  5.257143  6.923077  5.352941  5.162162  5.848485  4.500000  5.741935 
dram[1]:  5.000000  4.736842  4.769231  4.756098  4.276596  4.020833  3.155172  4.176471  3.730769  3.934783  4.945946  5.781250  4.894737  5.967742  5.718750  4.842105 
dram[2]:  5.628572  7.434783  4.340425  4.891892  5.562500  5.606061  3.480000  5.230769  5.925926  4.325582  4.900000  5.194445  3.615385  4.170213  6.321429  7.409091 
dram[3]:  3.960784  4.714286  4.902439  5.081081  4.500000  5.781250  4.500000  6.631579  4.325000  4.279070  4.038462  4.604651  3.306452  4.846154  5.297297  4.000000 
dram[4]:  5.806452  6.034483  4.789474  4.634146  5.432433  4.657895  3.853658  3.738095  4.093023  4.244444  4.173913  4.769231  5.138889  6.034483  6.133333  4.062500 
dram[5]:  8.095238  4.369565  5.416667  4.350000  3.865385  4.700000  3.277778  4.655172  4.972973  4.435897  4.692307  4.125000  7.280000  4.260870  4.020000  5.500000 
dram[6]:  4.318182  6.133333  4.947369  5.437500  4.333333  5.500000  4.111111  3.972222  4.702703  4.636364  4.000000  4.756098  4.651163  5.967742  5.870968  4.815790 
dram[7]:  5.323529  6.310345  4.641026  7.040000  5.500000  6.840000  4.628572  3.650000  5.931035  5.896552  5.257143  5.393939  4.619048  5.393939  4.761905  5.222222 
dram[8]:  5.843750  7.480000  6.285714  6.740741  6.206897  4.888889  3.682927  3.902439  4.942857  5.212121  5.166667  4.744186  4.897436  5.571429  6.206897  4.355556 
dram[9]:  4.395349  5.055555  4.454545  3.931035  5.363636  6.703704  3.266667  3.191489  4.431818  4.209302  4.707317  3.564516  5.162162  8.272727  8.380953  4.673913 
dram[10]:  3.792453  5.000000  4.650000  4.441861  4.478261  4.914286  3.634146  3.777778  5.285714  6.214286  4.413043  4.333333  3.724138  5.818182  5.416667  4.972973 
dram[11]:  4.829268  5.677419  6.357143  4.609756  7.120000 11.533334  3.488889  3.925000  4.021276  5.733333  3.905660  5.333333  4.731707  4.177778  6.884615  6.066667 
dram[12]:  4.800000  5.558824  4.853659  4.780488  4.355556  5.645161  3.761905  3.769231  5.600000  4.789474  5.363636  3.921569  3.750000  6.785714  5.967742  4.868421 
dram[13]:  5.135135  7.200000  5.870968  4.605263  4.850000  4.850000  3.203704  4.827586  4.975000  5.562500  4.534883  4.038462  3.862745  5.222222  5.102564  4.837838 
dram[14]:  5.870968  4.312500  4.657895  5.147059  5.512821  5.939394  3.260870  3.941176  5.108108  4.282609  4.395349  4.837838  5.272727  4.145833  4.666667  5.833333 
dram[15]:  5.285714  4.536585  5.135135  5.200000  4.717949  4.413043  3.487805  3.846154  4.183673  4.891892  5.457143  4.266667  5.500000  4.191489  5.000000  5.833333 
dram[16]:  4.266667  5.794117  5.343750  4.439024  7.250000  4.500000  5.107143  3.434783  6.480000  3.722222  4.707317  5.718750  5.428571  5.527778  4.333333  6.407407 
dram[17]:  4.714286  4.239130  3.491525  6.214286  5.636364  4.137255  4.222222  4.724138  4.266667  3.722222  4.428571  4.790698  5.833333  4.675000  4.229167  4.783784 
dram[18]:  6.033333  4.465117  5.625000  5.027778  5.428571  6.730769  3.441860  7.117647  3.679245  5.142857  3.900000  4.666667  5.529412  4.850000  5.606061  5.371428 
dram[19]:  4.750000  4.921052  6.576923  4.538462  5.179487  4.422222  3.783784  3.942857  4.255814  3.740000  5.454545  4.340909  4.918919  5.428571  4.868421  4.404762 
dram[20]:  4.166667  6.133333  3.923077  4.971428  5.933333  4.477273  3.891892  4.966667  4.550000  4.560976  4.731707  4.272727  6.241379  4.020000  4.086957  4.511111 
dram[21]:  4.974359  5.393939  4.538462  7.125000  4.367347  5.147059  4.029412  4.250000  3.978261  5.529412  6.344828  5.216216  4.523809  7.200000  6.620690  5.264706 
dram[22]:  4.658536  5.378378  4.902439  6.880000  4.617021  3.785714  3.478261  3.789474  4.208333  5.333333  4.477273  5.696970  7.037037  5.666667  4.239130  5.866667 
dram[23]:  6.481482  6.370370  3.958333  5.205883  5.806452  4.750000  4.078948  3.783784  4.000000  5.272727  5.351351  4.804878  4.040000  5.903226  4.060000  4.666667 
dram[24]:  5.027027  5.400000  4.434783  5.138889  4.809524  5.645161  2.981132  3.340425  4.547619  5.235294  4.019608  4.208333  4.212766  5.054054  4.333333  7.000000 
dram[25]:  4.255319  4.707317  6.000000  5.750000  4.306122  6.161290  4.814815  3.846154  4.020833  3.730769  4.170213  3.960784  4.454545  6.740741  7.041667  4.063830 
dram[26]:  4.220000  4.318182  5.424242  5.470588  5.500000  4.952381  3.921053  3.215686  4.945946  3.725490  5.000000  5.500000  5.486486  4.234043  4.550000  4.260870 
dram[27]:  3.551724  4.488372  5.529412  4.441861  4.743590  4.466667  5.071429  4.151515  4.736842  3.916667  6.300000  5.352941  4.894737  4.800000  4.191489  5.966667 
dram[28]:  5.812500  5.270270  7.291667  5.612903  7.782609  5.153846  3.868421  5.208333  6.666667  3.584906  4.409091  4.311111  4.717949  5.270270 10.058824  6.100000 
dram[29]:  4.041667  4.682927  5.612903  3.784314  5.966667  3.857143  3.377778  4.387097  7.291667  4.195652  5.838710  6.034483  4.585366  4.756098  3.980000  4.020408 
dram[30]:  4.409091  5.875000  5.352941  6.840000  5.966667  8.619047  3.488372  5.200000  7.478261  5.142857  5.282051  5.270270  5.515152  4.304348  4.947369  4.973684 
dram[31]:  5.189189  6.777778  6.407407  5.657143  4.441861  5.575758  3.707317  3.619048  4.888889  4.085106  4.000000  4.291667  5.529412  4.555555  5.636364  3.924528 
average row locality = 94010/19622 = 4.791051
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       213       194       180       176       186       188       145       144       173       180       178       175       190       190       182       175 
dram[1]:       197       178       185       192       197       192       179       140       187       177       181       185       185       183       183       181 
dram[2]:       193       171       204       181       176       182       166       136       156       180       192       187       185       194       176       163 
dram[3]:       198       196       199       187       187       183       168       125       169       182       205       196       203       187       188       205 
dram[4]:       174       175       180       189       198       176       157       156       174       188       189       180       185       175       184       194 
dram[5]:       169       199       193       174       199       187       171       132       178       173       176       195       181       194       197       186 
dram[6]:       187       182       185       172       190       174       146       140       168       201       197       189       197       185       181       180 
dram[7]:       181       183       179       175       186       170       160       145       170       171       182       176       193       178       200       187 
dram[8]:       186       186       175       180       177       176       148       156       169       171       182       201       187       191       180       193 
dram[9]:       187       181       193       216       175       181       144       141       194       178       191       209       187       182       176       211 
dram[10]:       196       195       180       189       199       172       144       166       178       171       201       189       205       187       192       181 
dram[11]:       198       176       176       188       176       171       152       154       186       170       200       190       192       187       178       179 
dram[12]:       190       186       197       195       195       173       154       146       167       180       171       196       192       190       184       179 
dram[13]:       188       180       180       174       189       193       166       137       191       175       188       208       194       187       197       176 
dram[14]:       181       205       175       173       211       192       147       134       183       189       188       178       173       193       181       172 
dram[15]:       185       180       188       182       178       201       141       149       201       179       186       188       186       192       181       172 
dram[16]:       190       192       170       181       173       196       141       155       161       193       189       179       187       196       192       172 
dram[17]:       195       192       201       173       185       207       148       133       189       196       181       205       173       182       199       171 
dram[18]:       180       192       178       180       186       172       145       121       190       176       193       195       187       189       183       188 
dram[19]:       206       185       171       177       200       196       138       137       175       183       178       189       176       183       183       181 
dram[20]:       199       179       201       172       176       195       143       144       175       184       186       184       175       195       183       199 
dram[21]:       193       176       175       171       208       175       135       136       178       187       182       192       189       178       190       179 
dram[22]:       187       195       201       172       212       203       160       143       198       190       191       188       184       186       190       174 
dram[23]:       172       171       186       176       178       170       150       140       188       172       193       196       200       183       199       195 
dram[24]:       182       187       202       183       202       175       155       154       188       176       201       200       192       187       189       173 
dram[25]:       199       191       180       182       206       188       130       146       186       189       194       197       193       180       169       190 
dram[26]:       206       188       179       184       195       204       147       158       173       182       187       183       200       194       180       192 
dram[27]:       202       187       185       189       181       198       140       136       177       182       187       178       178       186       197       177 
dram[28]:       186       192       171       173       179       198       145       125       180       183       192       192       184       189       171       183 
dram[29]:       192       187       173       192       175       208       150       136       174       181       178       174       185       190       196       196 
dram[30]:       194       185       180       170       179       181       147       129       171       176       202       194       181       191       184       189 
dram[31]:       189       181       172       195       191       179       151       148       175       186       192       202       182       200       184       197 
total dram reads = 92595
bank skew: 216/121 = 1.79
chip skew: 2978/2836 = 1.05
number of total write accesses:
dram[0]:         2         4         2         1         1         2         2         3         2         4         2         7         1         3         7         3 
dram[1]:         3         2         1         3         4         1         4         2         7         4         2         0         1         2         0         3 
dram[2]:         4         0         0         0         2         3         8         0         4         6         4         0         3         2         1         0 
dram[3]:         4         2         2         1         2         2         3         1         4         2         5         2         2         2         8         3 
dram[4]:         6         0         2         1         3         1         1         1         2         3         3         6         0         0         0         1 
dram[5]:         1         2         2         0         2         1         6         3         6         0         7         3         1         2         4         1 
dram[6]:         3         2         3         2         5         2         2         3         6         3         3         6         3         0         1         3 
dram[7]:         0         0         2         1         1         1         2         1         2         0         2         2         1         0         0         1 
dram[8]:         1         1         1         2         3         0         3         4         4         1         4         3         4         4         0         3 
dram[9]:         2         1         3        12         2         0         3         9         1         3         2        12         4         0         0         4 
dram[10]:         5         0         6         2         7         0         5         4         7         3         2         6        11         5         3         3 
dram[11]:         0         0         2         1         2         2         5         3         3         2         7         2         2         1         1         3 
dram[12]:         2         3         2         1         1         2         4         1         1         2         6         4         3         0         1         6 
dram[13]:         2         0         2         1         5         1         7         3         8         3         7         2         3         1         2         3 
dram[14]:         1         2         2         2         4         4         3         0         6         8         1         1         1         6         1         3 
dram[15]:         0         6         2         0         6         2         2         1         4         2         5         4         1         5         4         3 
dram[16]:         2         5         1         1         1         2         2         3         1         8         4         4         3         3         3         1 
dram[17]:         3         3         5         1         1         4         4         4         3         5         5         1         2         5         4         6 
dram[18]:         1         0         2         1         4         3         3         0         5         4         2         1         1         5         2         0 
dram[19]:         3         2         0         0         2         3         2         1         8         4         2         2         6         7         2         4 
dram[20]:         1         5         3         2         2         2         1         5         7         3         8         4         6         6         5         4 
dram[21]:         1         2         2         0         6         0         2         0         5         1         2         1         1         2         2         0 
dram[22]:         4         4         0         0         5         9         0         1         4         2         6         0         6         1         5         2 
dram[23]:         3         1         4         1         2         1         5         0         4         2         5         1         2         0         4         1 
dram[24]:         4         2         2         2         0         0         3         3         3         2         4         2         6         0         6         2 
dram[25]:         1         2         0         2         5         3         0         4         7         5         2         5         3         2         0         1 
dram[26]:         5         2         0         2         3         4         2         6        10         8         3         4         3         5         2         4 
dram[27]:         4         6         3         2         4         3         2         1         3         6         2         4         8         6         0         2 
dram[28]:         0         3         4         1         0         3         2         0         0         7         2         2         0         6         0         0 
dram[29]:         2         5         1         1         4         8         2         0         1        12         3         1         3         5         3         1 
dram[30]:         0         3         2         1         0         0         3         1         1         4         4         1         1         7         4         0 
dram[31]:         3         2         1         3         0         5         1         4         1         6         4         4         6         5         2        11 
total dram writes = 1415
min_bank_accesses = 0!
chip skew: 69/16 = 4.31
average mf latency per bank:
dram[0]:       1877      1788      1863      1853      1726      1768      1482      1407      1924      1671      1873      1955      1649      1763      1702      1740
dram[1]:       1692      1931      1705      1573      1762      1736      1323      1359      1787      1810      1794      1752      1621      1731      1879      1642
dram[2]:       1726      1925      1675      1758      1815      1825      1348      1398      2014      1677      1561      1864      1647      1594      1834      2156
dram[3]:       1757      1699      1772      1755      1819      1708      1356      1553      1754      1687      1628      1676      1541      1640      1799      1663
dram[4]:       1849      1877      1806      1765      1768      1841      1414      1233      1830      1698      1776      1711      1712      1798      1944      1649
dram[5]:       2003      1698      1724      1929      1692      1759      1304      1519      1710      1851      1715      1729      1771      1744      1678      1851
dram[6]:       1777      1854      1836      1888      1741      1845      1544      1337      1749      1453      1693      1692      1599      1711      1880      1965
dram[7]:       1783      1867      1931      2006      1689      1826      1396      1417      1917      1892      1761      1885      1773      1757      1737      2015
dram[8]:       1846      1869      1926      1869      1837      1904      1505      1315      1917      1963      1710      1790      1656      1750      1703      1754
dram[9]:       1776      1725      1894      1473      1996      1702      1481      1439      1642      1834      1708      1536      1640      1944      2032      1566
dram[10]:       1701      1575      1765      1751      1667      1811      1503      1287      1791      1837      1659      1741      1546      1807      1830      1828
dram[11]:       1720      1856      1863      1756      1895      1819      1546      1322      1853      2127      1753      1802      1529      1650      1614      1828
dram[12]:       1834      1887      1804      1677      1896      1654      1306      1409      1778      1779      1968      1658      1711      1621      1601      1794
dram[13]:       1843      1886      1731      1865      1686      1637      1317      1395      1649      1903      1685      1502      1722      1810      1601      1951
dram[14]:       1803      1658      1775      1831      1551      1699      1524      1458      1862      1816      1747      1821      1713      1644      1824      1948
dram[15]:       1945      1744      1774      1864      1675      1635      1413      1443      1529      1726      1657      1709      1852      1666      1904      2068
dram[16]:       1818      1630      1924      1760      1777      1702      1482      1454      1698      1480      1615      1894      1673      1600      1745      2017
dram[17]:       1655      1689      1691      1728      1710      1578      1398      1459      1732      1674      1636      1573      1750      1754      1709      1946
dram[18]:       1815      1739      2027      1714      1719      1831      1407      1603      1544      1826      1632      1738      1722      1774      1937      1932
dram[19]:       1486      1756      2066      1835      1674      1617      1389      1490      1773      1838      1853      1668      1703      1752      1900      1764
dram[20]:       1584      1846      1769      1799      1873      1711      1505      1473      1711      1570      1683      1684      1793      1755      1797      1668
dram[21]:       1684      1758      2000      1873      1593      2009      1397      1515      1824      1812      1700      1690      1808      1917      1744      1771
dram[22]:       1839      1554      1814      1846      1499      1636      1277      1485      1648      1762      1751      1770      1685      1794      1733      1880
dram[23]:       2033      1904      1799      2003      1895      1821      1378      1552      1642      1618      1831      1690      1766      1803      1766      1698
dram[24]:       1664      1833      1713      1901      1676      1795      1373      1407      1716      1712      1632      1690      1729      1708      1657      1819
dram[25]:       1787      1748      1875      1801      1613      1627      1665      1314      1855      1813      1687      1656      1753      1813      2028      1856
dram[26]:       1975      1939    120668      1729      2080      1545      1651      1273      1825      1694      1925      1827      1925      1721      2095      1720
dram[27]:       1729      1797      1704      1680      1776      1691      1444      1560      1875      1751      1752      1943      1727      1697      1687      1969
dram[28]:       1816      1691      1760      1785      1801      1654      1400      1639      1822      1702      1706      1836      1754      1692      1909      1822
dram[29]:       1786      1736      2103      1798      1759      1559      1460      1508      2017      1912      1777      1813      2022      1702      1648      1751
dram[30]:       1776      1780      1812      1930      1753      1906      1441      1521      1899      1935      1582      1781      1895      1643      1633      1848
dram[31]:       1676      1849      1831      1677      1763      1672      1424      1268      1881      1793      1636      1555      1782      1593      1660      1623
maximum mf latency per bank:
dram[0]:       2063      1763      2098      1748      1535      1757      1491      2448      2490      2490      2296      2090      1734      2090      1779      2178
dram[1]:       1787      1843      1714      1747      1888      1843      1791      1532      2647      2721      2211      1837      2032      1778      1772      1845
dram[2]:       1789      1831      2049      1400      1797      1908      1791      2541      2590      2588      2278      1811      2035      1778      1862      1846
dram[3]:       2067      2003      1844      1714      1716      1739      1687      2408      2474      2372      2278      2062      2039      2177      1952      1761
dram[4]:       2067      2006      1639      1783      1787      1769      1686      1513      2528      2473      2620      2240      2064      1838      1976      1764
dram[5]:       1789      1813      1757      1871      1818      1634      1530      2540      2431      2368      2509      2243      2133      1847      2184      1887
dram[6]:       1789      1664      1842      1889      1817      1634      2171      2027      2462      2519      2509      2104      2204      2066      2179      1930
dram[7]:       1777      1788      1586      2086      1783      1513      1572      1713      2653      2620      2694      2668      2256      1880      1578      1994
dram[8]:       1766      1788      1614      2120      1781      1513      2169      1484      2652      2651      2695      2079      2256      1875      1601      2016
dram[9]:       1920      1916      2098      1846      1620      1802      2447      2498      2440      2608      2257      2080      1948      1905      1855      1841
dram[10]:       1924      1916      2100      1871      1792      1802      1662      1305      2654      2711      2601      1907      2107      1985      2002      1887
dram[11]:       1936      1766      1934      2050      1897      1799      2274      1686      2695      2620      2032      2754      1974      2091      1927      1995
dram[12]:       1936      1803      1934      1680      1894      1799      1504      2220      2560      2545      2032      2426      1880      2090      1939      1667
dram[13]:       1760      1800      1951      1688      1757      1878      2470      1547      2651      2720      2019      1795      1712      1861      1790      1999
dram[14]:       1617      1758      1953      1754      1757      1878      1954      1547      2699      2782      1922      2155      1715      1632      1578      1999
dram[15]:       1855      2244      1644      1838      2050      1739      1608      1581      2548      2595      1698      1937      1865      1898      2265      2141
dram[16]:       1877      2132      1658      1838      2053      1819      1608      1408      2590      2218      1782      1774      1780      1935      2089      2140
dram[17]:       1796      1688      1851      1575      1643      1878      2047      1807      2368      2749      1990      2145      1880      1740      1710      1877
dram[18]:       1796      1514      1868      1468      1593      1877      2069      2354      2384      2601      1986      2347      1880      1857      1799      1877
dram[19]:       2065      1948      1908      1428      1843      1922      2049      1497      2510      2466      2690      2197      1777      2091      1855      1818
dram[20]:       2066      1893      1889      1473      1774      1918      2048      1479      2512      2500      2689      2286      1773      2267      1865      2301
dram[21]:       1872      1801      1685      1552      1812      1790      2069      2583      2587      2523      2017      2352      2229      1879      2199      2306
dram[22]:       1872      1758      1707      1552      1662      1819      1947      1341      2589      2530      2149      2237      2229      1879      2195      1770
dram[23]:       1959      1568      1842      1663      1891      1709      1683      2474      2659      2695      2145      2392      2061      1907      2324      2353
dram[24]:       1958      1641      1881      1667      1932      1671      1690      1407      2576      2676      2548      1745      1942      1907      2069      2358
dram[25]:       1984      1946      1880      1595      1733      2060      2431      1789      2613      2811      2083      2017      2395      2031      2007      1627
dram[26]:       2358      1763      2865      1838      2325      1927      2465      1789      2804      2811      2316      1968      2801      2293      2033      1818
dram[27]:       1826      1718      1911      1448      1677      2062      1419      1686      2501      2547      2235      2140      2123      2298      1786      2001
dram[28]:       1824      1944      1910      2039      1618      2062      1420      1463      2570      2686      2164      2092      2259      2014      1789      1995
dram[29]:       1853      1742      1962      1860      1881      1835      1426      1871      2722      2715      2164      1984      2315      1676      2203      1962
dram[30]:       1853      1760      1961      1685      1847      1948      1473      1685      2752      2720      2128      1821      2093      1680      1725      1962
dram[31]:       1822      2063      1652      2111      1621      1732      2536      1415      2501      2407      2092      1821      2123      1622      1773      1937
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69487 n_act=572 n_pre=556 n_ref_event=0 n_req=2915 n_rd=2869 n_rd_L2_A=0 n_write=0 n_wr_bk=50 bw_util=0.03973
n_activity=20280 dram_eff=0.1439
bk0: 213a 72143i bk1: 194a 72090i bk2: 180a 72592i bk3: 176a 72614i bk4: 186a 72388i bk5: 188a 72556i bk6: 145a 72551i bk7: 144a 72547i bk8: 173a 72553i bk9: 180a 72411i bk10: 178a 72739i bk11: 175a 72495i bk12: 190a 72443i bk13: 190a 72586i bk14: 182a 72283i bk15: 175a 72615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803774
Row_Buffer_Locality_read = 0.815615
Row_Buffer_Locality_write = 0.065217
Bank_Level_Parallism = 1.420583
Bank_Level_Parallism_Col = 1.250141
Bank_Level_Parallism_Ready = 1.064406
write_to_read_ratio_blp_rw_average = 0.063887
GrpLevelPara = 1.224012 

BW Util details:
bwutil = 0.039727 
total_CMD = 73476 
util_bw = 2919 
Wasted_Col = 6354 
Wasted_Row = 4049 
Idle = 60154 

BW Util Bottlenecks: 
RCDc_limit = 5951 
RCDWRc_limit = 367 
WTRc_limit = 58 
RTWc_limit = 420 
CCDLc_limit = 846 
rwq = 0 
CCDLc_limit_alone = 821 
WTRc_limit_alone = 56 
RTWc_limit_alone = 397 

Commands details: 
total_CMD = 73476 
n_nop = 69487 
Read = 2869 
Write = 0 
L2_Alloc = 0 
L2_WB = 50 
n_act = 572 
n_pre = 556 
n_ref = 0 
n_req = 2915 
total_req = 2919 

Dual Bus Interface Util: 
issued_total_row = 1128 
issued_total_col = 2919 
Row_Bus_Util =  0.015352 
CoL_Bus_Util = 0.039727 
Either_Row_CoL_Bus_Util = 0.054290 
Issued_on_Two_Bus_Simul_Util = 0.000789 
issued_two_Eff = 0.014540 
queue_avg = 0.214369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.214369
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69285 n_act=651 n_pre=635 n_ref_event=0 n_req=2961 n_rd=2922 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.04038
n_activity=21291 dram_eff=0.1394
bk0: 197a 72352i bk1: 178a 72403i bk2: 185a 72415i bk3: 192a 72341i bk4: 197a 72133i bk5: 192a 72155i bk6: 179a 71913i bk7: 140a 72550i bk8: 187a 71980i bk9: 177a 72153i bk10: 181a 72436i bk11: 185a 72508i bk12: 185a 72395i bk13: 183a 72573i bk14: 183a 72569i bk15: 181a 72343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780142
Row_Buffer_Locality_read = 0.789870
Row_Buffer_Locality_write = 0.051282
Bank_Level_Parallism = 1.479188
Bank_Level_Parallism_Col = 1.282529
Bank_Level_Parallism_Ready = 1.088979
write_to_read_ratio_blp_rw_average = 0.048149
GrpLevelPara = 1.242769 

BW Util details:
bwutil = 0.040381 
total_CMD = 73476 
util_bw = 2967 
Wasted_Col = 6963 
Wasted_Row = 4509 
Idle = 59037 

BW Util Bottlenecks: 
RCDc_limit = 6854 
RCDWRc_limit = 318 
WTRc_limit = 71 
RTWc_limit = 312 
CCDLc_limit = 936 
rwq = 0 
CCDLc_limit_alone = 914 
WTRc_limit_alone = 70 
RTWc_limit_alone = 291 

Commands details: 
total_CMD = 73476 
n_nop = 69285 
Read = 2922 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 651 
n_pre = 635 
n_ref = 0 
n_req = 2961 
total_req = 2967 

Dual Bus Interface Util: 
issued_total_row = 1286 
issued_total_col = 2967 
Row_Bus_Util =  0.017502 
CoL_Bus_Util = 0.040381 
Either_Row_CoL_Bus_Util = 0.057039 
Issued_on_Two_Bus_Simul_Util = 0.000844 
issued_two_Eff = 0.014794 
queue_avg = 0.211783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.211783
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69498 n_act=578 n_pre=562 n_ref_event=0 n_req=2879 n_rd=2842 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.03921
n_activity=20489 dram_eff=0.1406
bk0: 193a 72503i bk1: 171a 72806i bk2: 204a 72171i bk3: 181a 72451i bk4: 176a 72487i bk5: 182a 72544i bk6: 166a 72087i bk7: 136a 72714i bk8: 156a 72685i bk9: 180a 72281i bk10: 192a 72356i bk11: 187a 72446i bk12: 185a 72000i bk13: 194a 72135i bk14: 176a 72704i bk15: 163a 72846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799236
Row_Buffer_Locality_read = 0.808234
Row_Buffer_Locality_write = 0.108108
Bank_Level_Parallism = 1.439483
Bank_Level_Parallism_Col = 1.262140
Bank_Level_Parallism_Ready = 1.060396
write_to_read_ratio_blp_rw_average = 0.047756
GrpLevelPara = 1.223928 

BW Util details:
bwutil = 0.039210 
total_CMD = 73476 
util_bw = 2881 
Wasted_Col = 6291 
Wasted_Row = 4221 
Idle = 60083 

BW Util Bottlenecks: 
RCDc_limit = 6092 
RCDWRc_limit = 282 
WTRc_limit = 46 
RTWc_limit = 270 
CCDLc_limit = 901 
rwq = 0 
CCDLc_limit_alone = 890 
WTRc_limit_alone = 43 
RTWc_limit_alone = 262 

Commands details: 
total_CMD = 73476 
n_nop = 69498 
Read = 2842 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 578 
n_pre = 562 
n_ref = 0 
n_req = 2879 
total_req = 2881 

Dual Bus Interface Util: 
issued_total_row = 1140 
issued_total_col = 2881 
Row_Bus_Util =  0.015515 
CoL_Bus_Util = 0.039210 
Either_Row_CoL_Bus_Util = 0.054140 
Issued_on_Two_Bus_Simul_Util = 0.000585 
issued_two_Eff = 0.010809 
queue_avg = 0.186537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.186537
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69188 n_act=670 n_pre=654 n_ref_event=0 n_req=3023 n_rd=2978 n_rd_L2_A=0 n_write=0 n_wr_bk=53 bw_util=0.04125
n_activity=21062 dram_eff=0.1439
bk0: 198a 72010i bk1: 196a 72330i bk2: 199a 72346i bk3: 187a 72415i bk4: 187a 72275i bk5: 183a 72563i bk6: 168a 72399i bk7: 125a 72925i bk8: 169a 72302i bk9: 182a 72228i bk10: 205a 71975i bk11: 196a 72237i bk12: 203a 71740i bk13: 187a 72365i bk14: 188a 72381i bk15: 205a 72008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778366
Row_Buffer_Locality_read = 0.789120
Row_Buffer_Locality_write = 0.066667
Bank_Level_Parallism = 1.529322
Bank_Level_Parallism_Col = 1.298847
Bank_Level_Parallism_Ready = 1.065325
write_to_read_ratio_blp_rw_average = 0.056276
GrpLevelPara = 1.250961 

BW Util details:
bwutil = 0.041252 
total_CMD = 73476 
util_bw = 3031 
Wasted_Col = 7017 
Wasted_Row = 4429 
Idle = 58999 

BW Util Bottlenecks: 
RCDc_limit = 6981 
RCDWRc_limit = 355 
WTRc_limit = 121 
RTWc_limit = 428 
CCDLc_limit = 956 
rwq = 0 
CCDLc_limit_alone = 925 
WTRc_limit_alone = 113 
RTWc_limit_alone = 405 

Commands details: 
total_CMD = 73476 
n_nop = 69188 
Read = 2978 
Write = 0 
L2_Alloc = 0 
L2_WB = 53 
n_act = 670 
n_pre = 654 
n_ref = 0 
n_req = 3023 
total_req = 3031 

Dual Bus Interface Util: 
issued_total_row = 1324 
issued_total_col = 3031 
Row_Bus_Util =  0.018019 
CoL_Bus_Util = 0.041252 
Either_Row_CoL_Bus_Util = 0.058359 
Issued_on_Two_Bus_Simul_Util = 0.000912 
issued_two_Eff = 0.015625 
queue_avg = 0.198201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.198201
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69423 n_act=613 n_pre=597 n_ref_event=0 n_req=2904 n_rd=2874 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.03954
n_activity=19969 dram_eff=0.1455
bk0: 174a 72495i bk1: 175a 72652i bk2: 180a 72381i bk3: 189a 72362i bk4: 198a 72397i bk5: 176a 72435i bk6: 157a 72360i bk7: 156a 72342i bk8: 174a 72303i bk9: 188a 72187i bk10: 189a 72197i bk11: 180a 72343i bk12: 185a 72485i bk13: 175a 72641i bk14: 184a 72614i bk15: 194a 72177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788912
Row_Buffer_Locality_read = 0.796799
Row_Buffer_Locality_write = 0.033333
Bank_Level_Parallism = 1.495620
Bank_Level_Parallism_Col = 1.296201
Bank_Level_Parallism_Ready = 1.067126
write_to_read_ratio_blp_rw_average = 0.036335
GrpLevelPara = 1.252067 

BW Util details:
bwutil = 0.039537 
total_CMD = 73476 
util_bw = 2905 
Wasted_Col = 6437 
Wasted_Row = 4130 
Idle = 60004 

BW Util Bottlenecks: 
RCDc_limit = 6502 
RCDWRc_limit = 246 
WTRc_limit = 55 
RTWc_limit = 278 
CCDLc_limit = 906 
rwq = 0 
CCDLc_limit_alone = 886 
WTRc_limit_alone = 52 
RTWc_limit_alone = 261 

Commands details: 
total_CMD = 73476 
n_nop = 69423 
Read = 2874 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 613 
n_pre = 597 
n_ref = 0 
n_req = 2904 
total_req = 2905 

Dual Bus Interface Util: 
issued_total_row = 1210 
issued_total_col = 2905 
Row_Bus_Util =  0.016468 
CoL_Bus_Util = 0.039537 
Either_Row_CoL_Bus_Util = 0.055161 
Issued_on_Two_Bus_Simul_Util = 0.000844 
issued_two_Eff = 0.015297 
queue_avg = 0.194417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.194417
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69317 n_act=636 n_pre=620 n_ref_event=0 n_req=2945 n_rd=2904 n_rd_L2_A=0 n_write=0 n_wr_bk=51 bw_util=0.04022
n_activity=20662 dram_eff=0.143
bk0: 169a 72870i bk1: 199a 72197i bk2: 193a 72472i bk3: 174a 72389i bk4: 199a 72013i bk5: 187a 72356i bk6: 171a 71942i bk7: 132a 72655i bk8: 178a 72457i bk9: 173a 72350i bk10: 176a 72391i bk11: 195a 72089i bk12: 181a 72756i bk13: 194a 72210i bk14: 197a 72097i bk15: 186a 72517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784041
Row_Buffer_Locality_read = 0.794421
Row_Buffer_Locality_write = 0.048780
Bank_Level_Parallism = 1.469965
Bank_Level_Parallism_Col = 1.272992
Bank_Level_Parallism_Ready = 1.083587
write_to_read_ratio_blp_rw_average = 0.044906
GrpLevelPara = 1.241833 

BW Util details:
bwutil = 0.040217 
total_CMD = 73476 
util_bw = 2955 
Wasted_Col = 6748 
Wasted_Row = 4447 
Idle = 59326 

BW Util Bottlenecks: 
RCDc_limit = 6683 
RCDWRc_limit = 337 
WTRc_limit = 69 
RTWc_limit = 228 
CCDLc_limit = 840 
rwq = 0 
CCDLc_limit_alone = 826 
WTRc_limit_alone = 66 
RTWc_limit_alone = 217 

Commands details: 
total_CMD = 73476 
n_nop = 69317 
Read = 2904 
Write = 0 
L2_Alloc = 0 
L2_WB = 51 
n_act = 636 
n_pre = 620 
n_ref = 0 
n_req = 2945 
total_req = 2955 

Dual Bus Interface Util: 
issued_total_row = 1256 
issued_total_col = 2955 
Row_Bus_Util =  0.017094 
CoL_Bus_Util = 0.040217 
Either_Row_CoL_Bus_Util = 0.056604 
Issued_on_Two_Bus_Simul_Util = 0.000708 
issued_two_Eff = 0.012503 
queue_avg = 0.186224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.186224
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69413 n_act=608 n_pre=592 n_ref_event=0 n_req=2921 n_rd=2874 n_rd_L2_A=0 n_write=0 n_wr_bk=53 bw_util=0.03984
n_activity=20607 dram_eff=0.142
bk0: 187a 72270i bk1: 182a 72589i bk2: 185a 72383i bk3: 172a 72503i bk4: 190a 72138i bk5: 174a 72568i bk6: 146a 72503i bk7: 140a 72492i bk8: 168a 72363i bk9: 201a 72233i bk10: 197a 72121i bk11: 189a 72316i bk12: 197a 72252i bk13: 185a 72597i bk14: 181a 72586i bk15: 180a 72380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791852
Row_Buffer_Locality_read = 0.804106
Row_Buffer_Locality_write = 0.042553
Bank_Level_Parallism = 1.493177
Bank_Level_Parallism_Col = 1.279208
Bank_Level_Parallism_Ready = 1.079604
write_to_read_ratio_blp_rw_average = 0.064613
GrpLevelPara = 1.233443 

BW Util details:
bwutil = 0.039836 
total_CMD = 73476 
util_bw = 2927 
Wasted_Col = 6548 
Wasted_Row = 4082 
Idle = 59919 

BW Util Bottlenecks: 
RCDc_limit = 6285 
RCDWRc_limit = 387 
WTRc_limit = 85 
RTWc_limit = 460 
CCDLc_limit = 924 
rwq = 0 
CCDLc_limit_alone = 887 
WTRc_limit_alone = 80 
RTWc_limit_alone = 428 

Commands details: 
total_CMD = 73476 
n_nop = 69413 
Read = 2874 
Write = 0 
L2_Alloc = 0 
L2_WB = 53 
n_act = 608 
n_pre = 592 
n_ref = 0 
n_req = 2921 
total_req = 2927 

Dual Bus Interface Util: 
issued_total_row = 1200 
issued_total_col = 2927 
Row_Bus_Util =  0.016332 
CoL_Bus_Util = 0.039836 
Either_Row_CoL_Bus_Util = 0.055297 
Issued_on_Two_Bus_Simul_Util = 0.000871 
issued_two_Eff = 0.015752 
queue_avg = 0.173131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.173131
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69601 n_act=540 n_pre=524 n_ref_event=0 n_req=2852 n_rd=2836 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.03888
n_activity=19715 dram_eff=0.1449
bk0: 181a 72540i bk1: 183a 72652i bk2: 179a 72352i bk3: 175a 72768i bk4: 186a 72513i bk5: 170a 72747i bk6: 160a 72492i bk7: 145a 72384i bk8: 170a 72677i bk9: 171a 72637i bk10: 182a 72491i bk11: 176a 72474i bk12: 193a 72337i bk13: 178a 72557i bk14: 200a 72323i bk15: 187a 72471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810659
Row_Buffer_Locality_read = 0.814880
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 1.403592
Bank_Level_Parallism_Col = 1.248707
Bank_Level_Parallism_Ready = 1.079104
write_to_read_ratio_blp_rw_average = 0.018688
GrpLevelPara = 1.230254 

BW Util details:
bwutil = 0.038883 
total_CMD = 73476 
util_bw = 2857 
Wasted_Col = 6029 
Wasted_Row = 3976 
Idle = 60614 

BW Util Bottlenecks: 
RCDc_limit = 5908 
RCDWRc_limit = 131 
WTRc_limit = 8 
RTWc_limit = 49 
CCDLc_limit = 858 
rwq = 0 
CCDLc_limit_alone = 856 
WTRc_limit_alone = 8 
RTWc_limit_alone = 47 

Commands details: 
total_CMD = 73476 
n_nop = 69601 
Read = 2836 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 540 
n_pre = 524 
n_ref = 0 
n_req = 2852 
total_req = 2857 

Dual Bus Interface Util: 
issued_total_row = 1064 
issued_total_col = 2857 
Row_Bus_Util =  0.014481 
CoL_Bus_Util = 0.038883 
Either_Row_CoL_Bus_Util = 0.052738 
Issued_on_Two_Bus_Simul_Util = 0.000626 
issued_two_Eff = 0.011871 
queue_avg = 0.190552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.190552
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69536 n_act=554 n_pre=538 n_ref_event=0 n_req=2896 n_rd=2858 n_rd_L2_A=0 n_write=0 n_wr_bk=50 bw_util=0.03958
n_activity=20097 dram_eff=0.1447
bk0: 186a 72536i bk1: 186a 72747i bk2: 175a 72704i bk3: 180a 72717i bk4: 177a 72613i bk5: 176a 72485i bk6: 148a 72334i bk7: 156a 72369i bk8: 169a 72481i bk9: 171a 72524i bk10: 182a 72429i bk11: 201a 72241i bk12: 187a 72409i bk13: 191a 72448i bk14: 180a 72650i bk15: 193a 72188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808702
Row_Buffer_Locality_read = 0.819104
Row_Buffer_Locality_write = 0.026316
Bank_Level_Parallism = 1.420611
Bank_Level_Parallism_Col = 1.261995
Bank_Level_Parallism_Ready = 1.075997
write_to_read_ratio_blp_rw_average = 0.057607
GrpLevelPara = 1.227937 

BW Util details:
bwutil = 0.039578 
total_CMD = 73476 
util_bw = 2908 
Wasted_Col = 6152 
Wasted_Row = 4059 
Idle = 60357 

BW Util Bottlenecks: 
RCDc_limit = 5753 
RCDWRc_limit = 326 
WTRc_limit = 22 
RTWc_limit = 244 
CCDLc_limit = 962 
rwq = 0 
CCDLc_limit_alone = 927 
WTRc_limit_alone = 21 
RTWc_limit_alone = 210 

Commands details: 
total_CMD = 73476 
n_nop = 69536 
Read = 2858 
Write = 0 
L2_Alloc = 0 
L2_WB = 50 
n_act = 554 
n_pre = 538 
n_ref = 0 
n_req = 2896 
total_req = 2908 

Dual Bus Interface Util: 
issued_total_row = 1092 
issued_total_col = 2908 
Row_Bus_Util =  0.014862 
CoL_Bus_Util = 0.039578 
Either_Row_CoL_Bus_Util = 0.053623 
Issued_on_Two_Bus_Simul_Util = 0.000817 
issued_two_Eff = 0.015228 
queue_avg = 0.199058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.199058
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69245 n_act=649 n_pre=633 n_ref_event=0 n_req=3004 n_rd=2946 n_rd_L2_A=0 n_write=0 n_wr_bk=65 bw_util=0.04098
n_activity=21412 dram_eff=0.1406
bk0: 187a 72312i bk1: 181a 72439i bk2: 193a 72232i bk3: 216a 71757i bk4: 175a 72546i bk5: 181a 72707i bk6: 144a 72257i bk7: 141a 72150i bk8: 194a 72255i bk9: 178a 72220i bk10: 191a 72290i bk11: 209a 71659i bk12: 187a 72453i bk13: 182a 72840i bk14: 176a 72871i bk15: 211a 72200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783955
Row_Buffer_Locality_read = 0.798371
Row_Buffer_Locality_write = 0.051724
Bank_Level_Parallism = 1.476135
Bank_Level_Parallism_Col = 1.293279
Bank_Level_Parallism_Ready = 1.111591
write_to_read_ratio_blp_rw_average = 0.071258
GrpLevelPara = 1.239593 

BW Util details:
bwutil = 0.040979 
total_CMD = 73476 
util_bw = 3011 
Wasted_Col = 6949 
Wasted_Row = 4559 
Idle = 58957 

BW Util Bottlenecks: 
RCDc_limit = 6623 
RCDWRc_limit = 467 
WTRc_limit = 135 
RTWc_limit = 500 
CCDLc_limit = 979 
rwq = 0 
CCDLc_limit_alone = 928 
WTRc_limit_alone = 124 
RTWc_limit_alone = 460 

Commands details: 
total_CMD = 73476 
n_nop = 69245 
Read = 2946 
Write = 0 
L2_Alloc = 0 
L2_WB = 65 
n_act = 649 
n_pre = 633 
n_ref = 0 
n_req = 3004 
total_req = 3011 

Dual Bus Interface Util: 
issued_total_row = 1282 
issued_total_col = 3011 
Row_Bus_Util =  0.017448 
CoL_Bus_Util = 0.040979 
Either_Row_CoL_Bus_Util = 0.057583 
Issued_on_Two_Bus_Simul_Util = 0.000844 
issued_two_Eff = 0.014654 
queue_avg = 0.238894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.238894
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69224 n_act=660 n_pre=644 n_ref_event=0 n_req=3014 n_rd=2945 n_rd_L2_A=0 n_write=0 n_wr_bk=81 bw_util=0.04118
n_activity=21135 dram_eff=0.1432
bk0: 196a 71921i bk1: 195a 72405i bk2: 180a 72328i bk3: 189a 72260i bk4: 199a 72126i bk5: 172a 72512i bk6: 144a 72356i bk7: 166a 72233i bk8: 178a 72436i bk9: 171a 72638i bk10: 201a 72210i bk11: 189a 72230i bk12: 205a 71873i bk13: 187a 72529i bk14: 192a 72518i bk15: 181a 72432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781022
Row_Buffer_Locality_read = 0.797623
Row_Buffer_Locality_write = 0.072464
Bank_Level_Parallism = 1.518149
Bank_Level_Parallism_Col = 1.282445
Bank_Level_Parallism_Ready = 1.060476
write_to_read_ratio_blp_rw_average = 0.074990
GrpLevelPara = 1.236050 

BW Util details:
bwutil = 0.041184 
total_CMD = 73476 
util_bw = 3026 
Wasted_Col = 6958 
Wasted_Row = 4259 
Idle = 59233 

BW Util Bottlenecks: 
RCDc_limit = 6672 
RCDWRc_limit = 529 
WTRc_limit = 117 
RTWc_limit = 470 
CCDLc_limit = 948 
rwq = 0 
CCDLc_limit_alone = 916 
WTRc_limit_alone = 109 
RTWc_limit_alone = 446 

Commands details: 
total_CMD = 73476 
n_nop = 69224 
Read = 2945 
Write = 0 
L2_Alloc = 0 
L2_WB = 81 
n_act = 660 
n_pre = 644 
n_ref = 0 
n_req = 3014 
total_req = 3026 

Dual Bus Interface Util: 
issued_total_row = 1304 
issued_total_col = 3026 
Row_Bus_Util =  0.017747 
CoL_Bus_Util = 0.041184 
Either_Row_CoL_Bus_Util = 0.057869 
Issued_on_Two_Bus_Simul_Util = 0.001062 
issued_two_Eff = 0.018344 
queue_avg = 0.211130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.21113
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69477 n_act=574 n_pre=558 n_ref_event=0 n_req=2909 n_rd=2873 n_rd_L2_A=0 n_write=0 n_wr_bk=41 bw_util=0.03966
n_activity=19593 dram_eff=0.1487
bk0: 198a 72342i bk1: 176a 72570i bk2: 176a 72634i bk3: 188a 72334i bk4: 176a 72715i bk5: 171a 73005i bk6: 152a 72235i bk7: 154a 72294i bk8: 186a 72167i bk9: 170a 72625i bk10: 200a 71984i bk11: 190a 72428i bk12: 192a 72376i bk13: 187a 72222i bk14: 178a 72707i bk15: 179a 72647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802681
Row_Buffer_Locality_read = 0.812391
Row_Buffer_Locality_write = 0.027778
Bank_Level_Parallism = 1.456583
Bank_Level_Parallism_Col = 1.263948
Bank_Level_Parallism_Ready = 1.065546
write_to_read_ratio_blp_rw_average = 0.051397
GrpLevelPara = 1.223402 

BW Util details:
bwutil = 0.039659 
total_CMD = 73476 
util_bw = 2914 
Wasted_Col = 6315 
Wasted_Row = 3980 
Idle = 60267 

BW Util Bottlenecks: 
RCDc_limit = 6058 
RCDWRc_limit = 301 
WTRc_limit = 66 
RTWc_limit = 304 
CCDLc_limit = 911 
rwq = 0 
CCDLc_limit_alone = 874 
WTRc_limit_alone = 60 
RTWc_limit_alone = 273 

Commands details: 
total_CMD = 73476 
n_nop = 69477 
Read = 2873 
Write = 0 
L2_Alloc = 0 
L2_WB = 41 
n_act = 574 
n_pre = 558 
n_ref = 0 
n_req = 2909 
total_req = 2914 

Dual Bus Interface Util: 
issued_total_row = 1132 
issued_total_col = 2914 
Row_Bus_Util =  0.015406 
CoL_Bus_Util = 0.039659 
Either_Row_CoL_Bus_Util = 0.054426 
Issued_on_Two_Bus_Simul_Util = 0.000640 
issued_two_Eff = 0.011753 
queue_avg = 0.252110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.25211
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69393 n_act=614 n_pre=598 n_ref_event=0 n_req=2934 n_rd=2895 n_rd_L2_A=0 n_write=0 n_wr_bk=46 bw_util=0.04003
n_activity=21018 dram_eff=0.1399
bk0: 190a 72313i bk1: 186a 72459i bk2: 197a 72294i bk3: 195a 72347i bk4: 195a 72217i bk5: 173a 72618i bk6: 154a 72272i bk7: 146a 72429i bk8: 167a 72623i bk9: 180a 72382i bk10: 171a 72551i bk11: 196a 72015i bk12: 192a 72039i bk13: 190a 72636i bk14: 184a 72569i bk15: 179a 72397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790729
Row_Buffer_Locality_read = 0.800345
Row_Buffer_Locality_write = 0.076923
Bank_Level_Parallism = 1.470325
Bank_Level_Parallism_Col = 1.266659
Bank_Level_Parallism_Ready = 1.062564
write_to_read_ratio_blp_rw_average = 0.052633
GrpLevelPara = 1.220934 

BW Util details:
bwutil = 0.040027 
total_CMD = 73476 
util_bw = 2941 
Wasted_Col = 6687 
Wasted_Row = 4239 
Idle = 59609 

BW Util Bottlenecks: 
RCDc_limit = 6457 
RCDWRc_limit = 313 
WTRc_limit = 54 
RTWc_limit = 365 
CCDLc_limit = 997 
rwq = 0 
CCDLc_limit_alone = 956 
WTRc_limit_alone = 51 
RTWc_limit_alone = 327 

Commands details: 
total_CMD = 73476 
n_nop = 69393 
Read = 2895 
Write = 0 
L2_Alloc = 0 
L2_WB = 46 
n_act = 614 
n_pre = 598 
n_ref = 0 
n_req = 2934 
total_req = 2941 

Dual Bus Interface Util: 
issued_total_row = 1212 
issued_total_col = 2941 
Row_Bus_Util =  0.016495 
CoL_Bus_Util = 0.040027 
Either_Row_CoL_Bus_Util = 0.055569 
Issued_on_Two_Bus_Simul_Util = 0.000953 
issued_two_Eff = 0.017144 
queue_avg = 0.244570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.24457
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69320 n_act=624 n_pre=608 n_ref_event=0 n_req=2973 n_rd=2923 n_rd_L2_A=0 n_write=0 n_wr_bk=58 bw_util=0.04057
n_activity=21078 dram_eff=0.1414
bk0: 188a 72466i bk1: 180a 72727i bk2: 180a 72611i bk3: 174a 72455i bk4: 189a 72359i bk5: 193a 72352i bk6: 166a 72064i bk7: 137a 72691i bk8: 191a 72379i bk9: 175a 72511i bk10: 188a 72289i bk11: 208a 72111i bk12: 194a 72079i bk13: 187a 72398i bk14: 197a 72354i bk15: 176a 72450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790111
Row_Buffer_Locality_read = 0.801916
Row_Buffer_Locality_write = 0.100000
Bank_Level_Parallism = 1.437181
Bank_Level_Parallism_Col = 1.252135
Bank_Level_Parallism_Ready = 1.060047
write_to_read_ratio_blp_rw_average = 0.055650
GrpLevelPara = 1.217763 

BW Util details:
bwutil = 0.040571 
total_CMD = 73476 
util_bw = 2981 
Wasted_Col = 6817 
Wasted_Row = 4322 
Idle = 59356 

BW Util Bottlenecks: 
RCDc_limit = 6496 
RCDWRc_limit = 396 
WTRc_limit = 76 
RTWc_limit = 274 
CCDLc_limit = 943 
rwq = 0 
CCDLc_limit_alone = 913 
WTRc_limit_alone = 75 
RTWc_limit_alone = 245 

Commands details: 
total_CMD = 73476 
n_nop = 69320 
Read = 2923 
Write = 0 
L2_Alloc = 0 
L2_WB = 58 
n_act = 624 
n_pre = 608 
n_ref = 0 
n_req = 2973 
total_req = 2981 

Dual Bus Interface Util: 
issued_total_row = 1232 
issued_total_col = 2981 
Row_Bus_Util =  0.016767 
CoL_Bus_Util = 0.040571 
Either_Row_CoL_Bus_Util = 0.056563 
Issued_on_Two_Bus_Simul_Util = 0.000776 
issued_two_Eff = 0.013715 
queue_avg = 0.195805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.195805
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69392 n_act=616 n_pre=600 n_ref_event=0 n_req=2920 n_rd=2875 n_rd_L2_A=0 n_write=0 n_wr_bk=53 bw_util=0.03985
n_activity=20439 dram_eff=0.1433
bk0: 181a 72591i bk1: 205a 72167i bk2: 175a 72420i bk3: 173a 72537i bk4: 211a 72369i bk5: 192a 72551i bk6: 147a 72260i bk7: 134a 72565i bk8: 183a 72355i bk9: 189a 72072i bk10: 188a 72246i bk11: 178a 72402i bk12: 173a 72558i bk13: 193a 72188i bk14: 181a 72395i bk15: 172a 72620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789041
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.088889
Bank_Level_Parallism = 1.506176
Bank_Level_Parallism_Col = 1.301133
Bank_Level_Parallism_Ready = 1.054986
write_to_read_ratio_blp_rw_average = 0.063004
GrpLevelPara = 1.257384 

BW Util details:
bwutil = 0.039850 
total_CMD = 73476 
util_bw = 2928 
Wasted_Col = 6466 
Wasted_Row = 4044 
Idle = 60038 

BW Util Bottlenecks: 
RCDc_limit = 6404 
RCDWRc_limit = 351 
WTRc_limit = 96 
RTWc_limit = 418 
CCDLc_limit = 892 
rwq = 0 
CCDLc_limit_alone = 856 
WTRc_limit_alone = 93 
RTWc_limit_alone = 385 

Commands details: 
total_CMD = 73476 
n_nop = 69392 
Read = 2875 
Write = 0 
L2_Alloc = 0 
L2_WB = 53 
n_act = 616 
n_pre = 600 
n_ref = 0 
n_req = 2920 
total_req = 2928 

Dual Bus Interface Util: 
issued_total_row = 1216 
issued_total_col = 2928 
Row_Bus_Util =  0.016550 
CoL_Bus_Util = 0.039850 
Either_Row_CoL_Bus_Util = 0.055583 
Issued_on_Two_Bus_Simul_Util = 0.000817 
issued_two_Eff = 0.014691 
queue_avg = 0.229095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.229095
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69343 n_act=627 n_pre=611 n_ref_event=0 n_req=2936 n_rd=2889 n_rd_L2_A=0 n_write=0 n_wr_bk=54 bw_util=0.04005
n_activity=21513 dram_eff=0.1368
bk0: 185a 72473i bk1: 180a 72266i bk2: 188a 72421i bk3: 182a 72474i bk4: 178a 72392i bk5: 201a 72133i bk6: 141a 72393i bk7: 149a 72364i bk8: 201a 72117i bk9: 179a 72435i bk10: 186a 72465i bk11: 188a 72264i bk12: 186a 72525i bk13: 192a 72176i bk14: 181a 72425i bk15: 172a 72642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786444
Row_Buffer_Locality_read = 0.798200
Row_Buffer_Locality_write = 0.063830
Bank_Level_Parallism = 1.439852
Bank_Level_Parallism_Col = 1.248427
Bank_Level_Parallism_Ready = 1.062521
write_to_read_ratio_blp_rw_average = 0.053915
GrpLevelPara = 1.210683 

BW Util details:
bwutil = 0.040054 
total_CMD = 73476 
util_bw = 2943 
Wasted_Col = 6858 
Wasted_Row = 4497 
Idle = 59178 

BW Util Bottlenecks: 
RCDc_limit = 6546 
RCDWRc_limit = 383 
WTRc_limit = 77 
RTWc_limit = 286 
CCDLc_limit = 961 
rwq = 0 
CCDLc_limit_alone = 937 
WTRc_limit_alone = 74 
RTWc_limit_alone = 265 

Commands details: 
total_CMD = 73476 
n_nop = 69343 
Read = 2889 
Write = 0 
L2_Alloc = 0 
L2_WB = 54 
n_act = 627 
n_pre = 611 
n_ref = 0 
n_req = 2936 
total_req = 2943 

Dual Bus Interface Util: 
issued_total_row = 1238 
issued_total_col = 2943 
Row_Bus_Util =  0.016849 
CoL_Bus_Util = 0.040054 
Either_Row_CoL_Bus_Util = 0.056250 
Issued_on_Two_Bus_Simul_Util = 0.000653 
issued_two_Eff = 0.011614 
queue_avg = 0.217010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.21701
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69445 n_act=589 n_pre=573 n_ref_event=0 n_req=2911 n_rd=2867 n_rd_L2_A=0 n_write=0 n_wr_bk=50 bw_util=0.0397
n_activity=20398 dram_eff=0.143
bk0: 190a 72142i bk1: 192a 72508i bk2: 170a 72507i bk3: 181a 72327i bk4: 173a 72796i bk5: 196a 72196i bk6: 141a 72674i bk7: 155a 72190i bk8: 161a 72739i bk9: 193a 71946i bk10: 189a 72301i bk11: 179a 72556i bk12: 187a 72493i bk13: 196a 72494i bk14: 192a 72252i bk15: 172a 72705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797664
Row_Buffer_Locality_read = 0.809208
Row_Buffer_Locality_write = 0.045455
Bank_Level_Parallism = 1.423174
Bank_Level_Parallism_Col = 1.251787
Bank_Level_Parallism_Ready = 1.082619
write_to_read_ratio_blp_rw_average = 0.057761
GrpLevelPara = 1.217042 

BW Util details:
bwutil = 0.039700 
total_CMD = 73476 
util_bw = 2917 
Wasted_Col = 6576 
Wasted_Row = 4350 
Idle = 59633 

BW Util Bottlenecks: 
RCDc_limit = 6120 
RCDWRc_limit = 366 
WTRc_limit = 51 
RTWc_limit = 278 
CCDLc_limit = 985 
rwq = 0 
CCDLc_limit_alone = 953 
WTRc_limit_alone = 46 
RTWc_limit_alone = 251 

Commands details: 
total_CMD = 73476 
n_nop = 69445 
Read = 2867 
Write = 0 
L2_Alloc = 0 
L2_WB = 50 
n_act = 589 
n_pre = 573 
n_ref = 0 
n_req = 2911 
total_req = 2917 

Dual Bus Interface Util: 
issued_total_row = 1162 
issued_total_col = 2917 
Row_Bus_Util =  0.015815 
CoL_Bus_Util = 0.039700 
Either_Row_CoL_Bus_Util = 0.054861 
Issued_on_Two_Bus_Simul_Util = 0.000653 
issued_two_Eff = 0.011908 
queue_avg = 0.223202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.223202
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69235 n_act=663 n_pre=647 n_ref_event=0 n_req=2986 n_rd=2930 n_rd_L2_A=0 n_write=0 n_wr_bk=69 bw_util=0.04082
n_activity=21797 dram_eff=0.1376
bk0: 195a 72294i bk1: 192a 72218i bk2: 201a 71818i bk3: 173a 72675i bk4: 185a 72516i bk5: 207a 71947i bk6: 148a 72453i bk7: 133a 72657i bk8: 189a 72250i bk9: 196a 72006i bk10: 181a 72289i bk11: 205a 72163i bk12: 173a 72600i bk13: 182a 72393i bk14: 199a 72093i bk15: 171a 72456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777964
Row_Buffer_Locality_read = 0.792150
Row_Buffer_Locality_write = 0.035714
Bank_Level_Parallism = 1.478208
Bank_Level_Parallism_Col = 1.275082
Bank_Level_Parallism_Ready = 1.094031
write_to_read_ratio_blp_rw_average = 0.072262
GrpLevelPara = 1.231138 

BW Util details:
bwutil = 0.040816 
total_CMD = 73476 
util_bw = 2999 
Wasted_Col = 7236 
Wasted_Row = 4495 
Idle = 58746 

BW Util Bottlenecks: 
RCDc_limit = 6839 
RCDWRc_limit = 466 
WTRc_limit = 137 
RTWc_limit = 571 
CCDLc_limit = 993 
rwq = 0 
CCDLc_limit_alone = 956 
WTRc_limit_alone = 134 
RTWc_limit_alone = 537 

Commands details: 
total_CMD = 73476 
n_nop = 69235 
Read = 2930 
Write = 0 
L2_Alloc = 0 
L2_WB = 69 
n_act = 663 
n_pre = 647 
n_ref = 0 
n_req = 2986 
total_req = 2999 

Dual Bus Interface Util: 
issued_total_row = 1310 
issued_total_col = 2999 
Row_Bus_Util =  0.017829 
CoL_Bus_Util = 0.040816 
Either_Row_CoL_Bus_Util = 0.057720 
Issued_on_Two_Bus_Simul_Util = 0.000925 
issued_two_Eff = 0.016034 
queue_avg = 0.231001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.231001
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69487 n_act=584 n_pre=568 n_ref_event=0 n_req=2889 n_rd=2855 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.03944
n_activity=19990 dram_eff=0.145
bk0: 180a 72638i bk1: 192a 72326i bk2: 178a 72583i bk3: 180a 72429i bk4: 186a 72482i bk5: 172a 72682i bk6: 145a 72293i bk7: 121a 73002i bk8: 190a 71963i bk9: 176a 72449i bk10: 193a 72075i bk11: 195a 72284i bk12: 187a 72470i bk13: 189a 72343i bk14: 183a 72549i bk15: 188a 72496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797854
Row_Buffer_Locality_read = 0.806655
Row_Buffer_Locality_write = 0.058824
Bank_Level_Parallism = 1.456146
Bank_Level_Parallism_Col = 1.265366
Bank_Level_Parallism_Ready = 1.063492
write_to_read_ratio_blp_rw_average = 0.046634
GrpLevelPara = 1.236833 

BW Util details:
bwutil = 0.039441 
total_CMD = 73476 
util_bw = 2898 
Wasted_Col = 6356 
Wasted_Row = 4097 
Idle = 60125 

BW Util Bottlenecks: 
RCDc_limit = 6154 
RCDWRc_limit = 275 
WTRc_limit = 50 
RTWc_limit = 314 
CCDLc_limit = 923 
rwq = 0 
CCDLc_limit_alone = 911 
WTRc_limit_alone = 49 
RTWc_limit_alone = 303 

Commands details: 
total_CMD = 73476 
n_nop = 69487 
Read = 2855 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 584 
n_pre = 568 
n_ref = 0 
n_req = 2889 
total_req = 2898 

Dual Bus Interface Util: 
issued_total_row = 1152 
issued_total_col = 2898 
Row_Bus_Util =  0.015679 
CoL_Bus_Util = 0.039441 
Either_Row_CoL_Bus_Util = 0.054290 
Issued_on_Two_Bus_Simul_Util = 0.000830 
issued_two_Eff = 0.015292 
queue_avg = 0.212178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.212178
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69387 n_act=625 n_pre=609 n_ref_event=0 n_req=2906 n_rd=2858 n_rd_L2_A=0 n_write=0 n_wr_bk=54 bw_util=0.03963
n_activity=20856 dram_eff=0.1396
bk0: 206a 72233i bk1: 185a 72398i bk2: 171a 72707i bk3: 177a 72390i bk4: 200a 72394i bk5: 196a 72216i bk6: 138a 72491i bk7: 137a 72574i bk8: 175a 72144i bk9: 183a 72106i bk10: 178a 72588i bk11: 189a 72164i bk12: 176a 72455i bk13: 183a 72498i bk14: 183a 72404i bk15: 181a 72301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784928
Row_Buffer_Locality_read = 0.797061
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 1.474098
Bank_Level_Parallism_Col = 1.282272
Bank_Level_Parallism_Ready = 1.057349
write_to_read_ratio_blp_rw_average = 0.063972
GrpLevelPara = 1.233101 

BW Util details:
bwutil = 0.039632 
total_CMD = 73476 
util_bw = 2912 
Wasted_Col = 6667 
Wasted_Row = 4300 
Idle = 59597 

BW Util Bottlenecks: 
RCDc_limit = 6474 
RCDWRc_limit = 390 
WTRc_limit = 55 
RTWc_limit = 389 
CCDLc_limit = 895 
rwq = 0 
CCDLc_limit_alone = 860 
WTRc_limit_alone = 52 
RTWc_limit_alone = 357 

Commands details: 
total_CMD = 73476 
n_nop = 69387 
Read = 2858 
Write = 0 
L2_Alloc = 0 
L2_WB = 54 
n_act = 625 
n_pre = 609 
n_ref = 0 
n_req = 2906 
total_req = 2912 

Dual Bus Interface Util: 
issued_total_row = 1234 
issued_total_col = 2912 
Row_Bus_Util =  0.016795 
CoL_Bus_Util = 0.039632 
Either_Row_CoL_Bus_Util = 0.055651 
Issued_on_Two_Bus_Simul_Util = 0.000776 
issued_two_Eff = 0.013940 
queue_avg = 0.227340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.22734
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69306 n_act=642 n_pre=626 n_ref_event=0 n_req=2954 n_rd=2890 n_rd_L2_A=0 n_write=0 n_wr_bk=74 bw_util=0.04034
n_activity=21166 dram_eff=0.14
bk0: 199a 72156i bk1: 179a 72558i bk2: 201a 72084i bk3: 172a 72417i bk4: 176a 72623i bk5: 195a 72297i bk6: 143a 72443i bk7: 144a 72642i bk8: 175a 72378i bk9: 184a 72235i bk10: 186a 72342i bk11: 184a 72266i bk12: 175a 72615i bk13: 195a 72111i bk14: 183a 72250i bk15: 199a 72091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782668
Row_Buffer_Locality_read = 0.797924
Row_Buffer_Locality_write = 0.093750
Bank_Level_Parallism = 1.492171
Bank_Level_Parallism_Col = 1.295022
Bank_Level_Parallism_Ready = 1.070513
write_to_read_ratio_blp_rw_average = 0.074988
GrpLevelPara = 1.245033 

BW Util details:
bwutil = 0.040340 
total_CMD = 73476 
util_bw = 2964 
Wasted_Col = 6807 
Wasted_Row = 4344 
Idle = 59361 

BW Util Bottlenecks: 
RCDc_limit = 6516 
RCDWRc_limit = 495 
WTRc_limit = 108 
RTWc_limit = 437 
CCDLc_limit = 965 
rwq = 0 
CCDLc_limit_alone = 920 
WTRc_limit_alone = 105 
RTWc_limit_alone = 395 

Commands details: 
total_CMD = 73476 
n_nop = 69306 
Read = 2890 
Write = 0 
L2_Alloc = 0 
L2_WB = 74 
n_act = 642 
n_pre = 626 
n_ref = 0 
n_req = 2954 
total_req = 2964 

Dual Bus Interface Util: 
issued_total_row = 1268 
issued_total_col = 2964 
Row_Bus_Util =  0.017257 
CoL_Bus_Util = 0.040340 
Either_Row_CoL_Bus_Util = 0.056753 
Issued_on_Two_Bus_Simul_Util = 0.000844 
issued_two_Eff = 0.014868 
queue_avg = 0.230796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.230796
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69545 n_act=560 n_pre=544 n_ref_event=0 n_req=2871 n_rd=2844 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.03914
n_activity=19695 dram_eff=0.146
bk0: 193a 72401i bk1: 176a 72572i bk2: 175a 72343i bk3: 171a 72745i bk4: 208a 72100i bk5: 175a 72525i bk6: 135a 72550i bk7: 136a 72620i bk8: 178a 72125i bk9: 187a 72540i bk10: 182a 72642i bk11: 192a 72411i bk12: 189a 72359i bk13: 178a 72702i bk14: 190a 72644i bk15: 179a 72456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804946
Row_Buffer_Locality_read = 0.812236
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.444128
Bank_Level_Parallism_Col = 1.266033
Bank_Level_Parallism_Ready = 1.095967
write_to_read_ratio_blp_rw_average = 0.035259
GrpLevelPara = 1.232020 

BW Util details:
bwutil = 0.039142 
total_CMD = 73476 
util_bw = 2876 
Wasted_Col = 6225 
Wasted_Row = 3884 
Idle = 60491 

BW Util Bottlenecks: 
RCDc_limit = 6008 
RCDWRc_limit = 228 
WTRc_limit = 58 
RTWc_limit = 224 
CCDLc_limit = 945 
rwq = 0 
CCDLc_limit_alone = 933 
WTRc_limit_alone = 56 
RTWc_limit_alone = 214 

Commands details: 
total_CMD = 73476 
n_nop = 69545 
Read = 2844 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 560 
n_pre = 544 
n_ref = 0 
n_req = 2871 
total_req = 2876 

Dual Bus Interface Util: 
issued_total_row = 1104 
issued_total_col = 2876 
Row_Bus_Util =  0.015025 
CoL_Bus_Util = 0.039142 
Either_Row_CoL_Bus_Util = 0.053500 
Issued_on_Two_Bus_Simul_Util = 0.000667 
issued_two_Eff = 0.012465 
queue_avg = 0.234049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.234049
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69253 n_act=628 n_pre=612 n_ref_event=0 n_req=3023 n_rd=2974 n_rd_L2_A=0 n_write=0 n_wr_bk=60 bw_util=0.04129
n_activity=21379 dram_eff=0.1419
bk0: 187a 72323i bk1: 195a 72449i bk2: 201a 72349i bk3: 172a 72751i bk4: 212a 72164i bk5: 203a 71847i bk6: 160a 72199i bk7: 143a 72413i bk8: 198a 72123i bk9: 190a 72433i bk10: 191a 72206i bk11: 188a 72472i bk12: 184a 72670i bk13: 186a 72510i bk14: 190a 72193i bk15: 174a 72609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792259
Row_Buffer_Locality_read = 0.803968
Row_Buffer_Locality_write = 0.081633
Bank_Level_Parallism = 1.490068
Bank_Level_Parallism_Col = 1.287183
Bank_Level_Parallism_Ready = 1.102835
write_to_read_ratio_blp_rw_average = 0.060597
GrpLevelPara = 1.246493 

BW Util details:
bwutil = 0.041292 
total_CMD = 73476 
util_bw = 3034 
Wasted_Col = 6712 
Wasted_Row = 4299 
Idle = 59431 

BW Util Bottlenecks: 
RCDc_limit = 6485 
RCDWRc_limit = 387 
WTRc_limit = 102 
RTWc_limit = 360 
CCDLc_limit = 944 
rwq = 0 
CCDLc_limit_alone = 920 
WTRc_limit_alone = 97 
RTWc_limit_alone = 341 

Commands details: 
total_CMD = 73476 
n_nop = 69253 
Read = 2974 
Write = 0 
L2_Alloc = 0 
L2_WB = 60 
n_act = 628 
n_pre = 612 
n_ref = 0 
n_req = 3023 
total_req = 3034 

Dual Bus Interface Util: 
issued_total_row = 1240 
issued_total_col = 3034 
Row_Bus_Util =  0.016876 
CoL_Bus_Util = 0.041292 
Either_Row_CoL_Bus_Util = 0.057475 
Issued_on_Two_Bus_Simul_Util = 0.000694 
issued_two_Eff = 0.012077 
queue_avg = 0.212668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.212668
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69421 n_act=610 n_pre=594 n_ref_event=0 n_req=2905 n_rd=2869 n_rd_L2_A=0 n_write=0 n_wr_bk=41 bw_util=0.0396
n_activity=20891 dram_eff=0.1393
bk0: 172a 72705i bk1: 171a 72692i bk2: 186a 72153i bk3: 176a 72517i bk4: 178a 72572i bk5: 170a 72470i bk6: 150a 72431i bk7: 140a 72492i bk8: 188a 72174i bk9: 172a 72506i bk10: 193a 72380i bk11: 196a 72211i bk12: 200a 72106i bk13: 183a 72621i bk14: 199a 72140i bk15: 195a 72277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790017
Row_Buffer_Locality_read = 0.799582
Row_Buffer_Locality_write = 0.027778
Bank_Level_Parallism = 1.456643
Bank_Level_Parallism_Col = 1.272264
Bank_Level_Parallism_Ready = 1.109622
write_to_read_ratio_blp_rw_average = 0.050494
GrpLevelPara = 1.225838 

BW Util details:
bwutil = 0.039605 
total_CMD = 73476 
util_bw = 2910 
Wasted_Col = 6713 
Wasted_Row = 4158 
Idle = 59695 

BW Util Bottlenecks: 
RCDc_limit = 6456 
RCDWRc_limit = 306 
WTRc_limit = 51 
RTWc_limit = 339 
CCDLc_limit = 978 
rwq = 0 
CCDLc_limit_alone = 946 
WTRc_limit_alone = 48 
RTWc_limit_alone = 310 

Commands details: 
total_CMD = 73476 
n_nop = 69421 
Read = 2869 
Write = 0 
L2_Alloc = 0 
L2_WB = 41 
n_act = 610 
n_pre = 594 
n_ref = 0 
n_req = 2905 
total_req = 2910 

Dual Bus Interface Util: 
issued_total_row = 1204 
issued_total_col = 2910 
Row_Bus_Util =  0.016386 
CoL_Bus_Util = 0.039605 
Either_Row_CoL_Bus_Util = 0.055188 
Issued_on_Two_Bus_Simul_Util = 0.000803 
issued_two_Eff = 0.014550 
queue_avg = 0.228238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.228238
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69238 n_act=656 n_pre=640 n_ref_event=0 n_req=2987 n_rd=2946 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=0.04075
n_activity=21942 dram_eff=0.1365
bk0: 182a 72440i bk1: 187a 72514i bk2: 202a 72198i bk3: 183a 72506i bk4: 202a 72318i bk5: 175a 72586i bk6: 155a 72082i bk7: 154a 72203i bk8: 188a 72318i bk9: 176a 72477i bk10: 201a 72087i bk11: 200a 72114i bk12: 192a 72213i bk13: 187a 72444i bk14: 189a 72182i bk15: 173a 72757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780382
Row_Buffer_Locality_read = 0.790224
Row_Buffer_Locality_write = 0.073171
Bank_Level_Parallism = 1.449391
Bank_Level_Parallism_Col = 1.272080
Bank_Level_Parallism_Ready = 1.086506
write_to_read_ratio_blp_rw_average = 0.042806
GrpLevelPara = 1.238594 

BW Util details:
bwutil = 0.040748 
total_CMD = 73476 
util_bw = 2994 
Wasted_Col = 7001 
Wasted_Row = 4607 
Idle = 58874 

BW Util Bottlenecks: 
RCDc_limit = 6915 
RCDWRc_limit = 331 
WTRc_limit = 43 
RTWc_limit = 220 
CCDLc_limit = 906 
rwq = 0 
CCDLc_limit_alone = 889 
WTRc_limit_alone = 39 
RTWc_limit_alone = 207 

Commands details: 
total_CMD = 73476 
n_nop = 69238 
Read = 2946 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 656 
n_pre = 640 
n_ref = 0 
n_req = 2987 
total_req = 2994 

Dual Bus Interface Util: 
issued_total_row = 1296 
issued_total_col = 2994 
Row_Bus_Util =  0.017638 
CoL_Bus_Util = 0.040748 
Either_Row_CoL_Bus_Util = 0.057679 
Issued_on_Two_Bus_Simul_Util = 0.000708 
issued_two_Eff = 0.012270 
queue_avg = 0.218847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.218847
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69312 n_act=636 n_pre=620 n_ref_event=0 n_req=2962 n_rd=2920 n_rd_L2_A=0 n_write=0 n_wr_bk=46 bw_util=0.04037
n_activity=20796 dram_eff=0.1426
bk0: 199a 72157i bk1: 191a 72391i bk2: 180a 72588i bk3: 182a 72593i bk4: 206a 72049i bk5: 188a 72589i bk6: 130a 72756i bk7: 146a 72341i bk8: 186a 72076i bk9: 189a 72066i bk10: 194a 72137i bk11: 197a 71907i bk12: 193a 72230i bk13: 180a 72705i bk14: 169a 72777i bk15: 190a 72176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785280
Row_Buffer_Locality_read = 0.796233
Row_Buffer_Locality_write = 0.023810
Bank_Level_Parallism = 1.475249
Bank_Level_Parallism_Col = 1.269459
Bank_Level_Parallism_Ready = 1.090357
write_to_read_ratio_blp_rw_average = 0.052236
GrpLevelPara = 1.236691 

BW Util details:
bwutil = 0.040367 
total_CMD = 73476 
util_bw = 2966 
Wasted_Col = 6884 
Wasted_Row = 4412 
Idle = 59214 

BW Util Bottlenecks: 
RCDc_limit = 6683 
RCDWRc_limit = 353 
WTRc_limit = 112 
RTWc_limit = 339 
CCDLc_limit = 875 
rwq = 0 
CCDLc_limit_alone = 847 
WTRc_limit_alone = 104 
RTWc_limit_alone = 319 

Commands details: 
total_CMD = 73476 
n_nop = 69312 
Read = 2920 
Write = 0 
L2_Alloc = 0 
L2_WB = 46 
n_act = 636 
n_pre = 620 
n_ref = 0 
n_req = 2962 
total_req = 2966 

Dual Bus Interface Util: 
issued_total_row = 1256 
issued_total_col = 2966 
Row_Bus_Util =  0.017094 
CoL_Bus_Util = 0.040367 
Either_Row_CoL_Bus_Util = 0.056672 
Issued_on_Two_Bus_Simul_Util = 0.000789 
issued_two_Eff = 0.013929 
queue_avg = 0.231940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.23194
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69226 n_act=658 n_pre=642 n_ref_event=0 n_req=3015 n_rd=2952 n_rd_L2_A=0 n_write=0 n_wr_bk=69 bw_util=0.04112
n_activity=22133 dram_eff=0.1365
bk0: 206a 72032i bk1: 188a 72253i bk2: 179a 72556i bk3: 184a 72537i bk4: 195a 72410i bk5: 204a 72182i bk6: 147a 72429i bk7: 158a 72019i bk8: 173a 72458i bk9: 182a 71886i bk10: 187a 72410i bk11: 183a 72503i bk12: 200a 72474i bk13: 194a 72120i bk14: 180a 72414i bk15: 192a 72242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781758
Row_Buffer_Locality_read = 0.797087
Row_Buffer_Locality_write = 0.063492
Bank_Level_Parallism = 1.481234
Bank_Level_Parallism_Col = 1.275955
Bank_Level_Parallism_Ready = 1.053294
write_to_read_ratio_blp_rw_average = 0.078708
GrpLevelPara = 1.228134 

BW Util details:
bwutil = 0.041115 
total_CMD = 73476 
util_bw = 3021 
Wasted_Col = 7066 
Wasted_Row = 4567 
Idle = 58822 

BW Util Bottlenecks: 
RCDc_limit = 6708 
RCDWRc_limit = 498 
WTRc_limit = 111 
RTWc_limit = 589 
CCDLc_limit = 958 
rwq = 0 
CCDLc_limit_alone = 910 
WTRc_limit_alone = 104 
RTWc_limit_alone = 548 

Commands details: 
total_CMD = 73476 
n_nop = 69226 
Read = 2952 
Write = 0 
L2_Alloc = 0 
L2_WB = 69 
n_act = 658 
n_pre = 642 
n_ref = 0 
n_req = 3015 
total_req = 3021 

Dual Bus Interface Util: 
issued_total_row = 1300 
issued_total_col = 3021 
Row_Bus_Util =  0.017693 
CoL_Bus_Util = 0.041115 
Either_Row_CoL_Bus_Util = 0.057842 
Issued_on_Two_Bus_Simul_Util = 0.000966 
issued_two_Eff = 0.016706 
queue_avg = 0.240337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.240337
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69349 n_act=628 n_pre=612 n_ref_event=0 n_req=2936 n_rd=2880 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.04007
n_activity=21009 dram_eff=0.1401
bk0: 202a 71892i bk1: 187a 72259i bk2: 185a 72544i bk3: 189a 72346i bk4: 181a 72365i bk5: 198a 72229i bk6: 140a 72699i bk7: 136a 72589i bk8: 177a 72393i bk9: 182a 72115i bk10: 187a 72658i bk11: 178a 72514i bk12: 178a 72371i bk13: 186a 72352i bk14: 197a 72200i bk15: 177a 72646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786104
Row_Buffer_Locality_read = 0.799653
Row_Buffer_Locality_write = 0.089286
Bank_Level_Parallism = 1.446827
Bank_Level_Parallism_Col = 1.251769
Bank_Level_Parallism_Ready = 1.078125
write_to_read_ratio_blp_rw_average = 0.061271
GrpLevelPara = 1.213596 

BW Util details:
bwutil = 0.040068 
total_CMD = 73476 
util_bw = 2944 
Wasted_Col = 6803 
Wasted_Row = 4339 
Idle = 59390 

BW Util Bottlenecks: 
RCDc_limit = 6476 
RCDWRc_limit = 442 
WTRc_limit = 104 
RTWc_limit = 297 
CCDLc_limit = 957 
rwq = 0 
CCDLc_limit_alone = 933 
WTRc_limit_alone = 99 
RTWc_limit_alone = 278 

Commands details: 
total_CMD = 73476 
n_nop = 69349 
Read = 2880 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 628 
n_pre = 612 
n_ref = 0 
n_req = 2936 
total_req = 2944 

Dual Bus Interface Util: 
issued_total_row = 1240 
issued_total_col = 2944 
Row_Bus_Util =  0.016876 
CoL_Bus_Util = 0.040068 
Either_Row_CoL_Bus_Util = 0.056168 
Issued_on_Two_Bus_Simul_Util = 0.000776 
issued_two_Eff = 0.013811 
queue_avg = 0.225815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.225815
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69580 n_act=540 n_pre=524 n_ref_event=0 n_req=2873 n_rd=2843 n_rd_L2_A=0 n_write=0 n_wr_bk=34 bw_util=0.03916
n_activity=19587 dram_eff=0.1469
bk0: 186a 72581i bk1: 192a 72416i bk2: 171a 72760i bk3: 173a 72613i bk4: 179a 72782i bk5: 198a 72333i bk6: 145a 72438i bk7: 125a 72802i bk8: 180a 72707i bk9: 183a 71977i bk10: 192a 72266i bk11: 192a 72269i bk12: 184a 72446i bk13: 189a 72402i bk14: 171a 72940i bk15: 183a 72631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812043
Row_Buffer_Locality_read = 0.819909
Row_Buffer_Locality_write = 0.066667
Bank_Level_Parallism = 1.416647
Bank_Level_Parallism_Col = 1.243500
Bank_Level_Parallism_Ready = 1.055961
write_to_read_ratio_blp_rw_average = 0.041530
GrpLevelPara = 1.210471 

BW Util details:
bwutil = 0.039156 
total_CMD = 73476 
util_bw = 2877 
Wasted_Col = 6015 
Wasted_Row = 3903 
Idle = 60681 

BW Util Bottlenecks: 
RCDc_limit = 5729 
RCDWRc_limit = 242 
WTRc_limit = 53 
RTWc_limit = 179 
CCDLc_limit = 915 
rwq = 0 
CCDLc_limit_alone = 895 
WTRc_limit_alone = 50 
RTWc_limit_alone = 162 

Commands details: 
total_CMD = 73476 
n_nop = 69580 
Read = 2843 
Write = 0 
L2_Alloc = 0 
L2_WB = 34 
n_act = 540 
n_pre = 524 
n_ref = 0 
n_req = 2873 
total_req = 2877 

Dual Bus Interface Util: 
issued_total_row = 1064 
issued_total_col = 2877 
Row_Bus_Util =  0.014481 
CoL_Bus_Util = 0.039156 
Either_Row_CoL_Bus_Util = 0.053024 
Issued_on_Two_Bus_Simul_Util = 0.000612 
issued_two_Eff = 0.011550 
queue_avg = 0.206054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.206054
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69313 n_act=644 n_pre=628 n_ref_event=0 n_req=2939 n_rd=2887 n_rd_L2_A=0 n_write=0 n_wr_bk=59 bw_util=0.04009
n_activity=21529 dram_eff=0.1368
bk0: 192a 72194i bk1: 187a 72339i bk2: 173a 72609i bk3: 192a 72089i bk4: 175a 72629i bk5: 208a 71900i bk6: 150a 72248i bk7: 136a 72628i bk8: 174a 72823i bk9: 181a 72164i bk10: 178a 72571i bk11: 174a 72598i bk12: 185a 72337i bk13: 190a 72273i bk14: 196a 72148i bk15: 196a 72129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780878
Row_Buffer_Locality_read = 0.793557
Row_Buffer_Locality_write = 0.076923
Bank_Level_Parallism = 1.464058
Bank_Level_Parallism_Col = 1.269545
Bank_Level_Parallism_Ready = 1.062797
write_to_read_ratio_blp_rw_average = 0.060332
GrpLevelPara = 1.219794 

BW Util details:
bwutil = 0.040095 
total_CMD = 73476 
util_bw = 2946 
Wasted_Col = 6902 
Wasted_Row = 4411 
Idle = 59217 

BW Util Bottlenecks: 
RCDc_limit = 6726 
RCDWRc_limit = 417 
WTRc_limit = 98 
RTWc_limit = 441 
CCDLc_limit = 934 
rwq = 0 
CCDLc_limit_alone = 903 
WTRc_limit_alone = 94 
RTWc_limit_alone = 414 

Commands details: 
total_CMD = 73476 
n_nop = 69313 
Read = 2887 
Write = 0 
L2_Alloc = 0 
L2_WB = 59 
n_act = 644 
n_pre = 628 
n_ref = 0 
n_req = 2939 
total_req = 2946 

Dual Bus Interface Util: 
issued_total_row = 1272 
issued_total_col = 2946 
Row_Bus_Util =  0.017312 
CoL_Bus_Util = 0.040095 
Either_Row_CoL_Bus_Util = 0.056658 
Issued_on_Two_Bus_Simul_Util = 0.000749 
issued_two_Eff = 0.013212 
queue_avg = 0.226155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.226155
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69562 n_act=543 n_pre=527 n_ref_event=0 n_req=2885 n_rd=2853 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.03936
n_activity=19811 dram_eff=0.146
bk0: 194a 72232i bk1: 185a 72567i bk2: 180a 72480i bk3: 170a 72753i bk4: 179a 72657i bk5: 181a 72879i bk6: 147a 72318i bk7: 129a 72768i bk8: 171a 72814i bk9: 176a 72427i bk10: 202a 72380i bk11: 194a 72409i bk12: 181a 72552i bk13: 191a 72212i bk14: 184a 72394i bk15: 189a 72424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811785
Row_Buffer_Locality_read = 0.819138
Row_Buffer_Locality_write = 0.156250
Bank_Level_Parallism = 1.436279
Bank_Level_Parallism_Col = 1.273422
Bank_Level_Parallism_Ready = 1.077455
write_to_read_ratio_blp_rw_average = 0.033675
GrpLevelPara = 1.241198 

BW Util details:
bwutil = 0.039360 
total_CMD = 73476 
util_bw = 2892 
Wasted_Col = 5845 
Wasted_Row = 3959 
Idle = 60780 

BW Util Bottlenecks: 
RCDc_limit = 5744 
RCDWRc_limit = 241 
WTRc_limit = 60 
RTWc_limit = 118 
CCDLc_limit = 893 
rwq = 0 
CCDLc_limit_alone = 886 
WTRc_limit_alone = 57 
RTWc_limit_alone = 114 

Commands details: 
total_CMD = 73476 
n_nop = 69562 
Read = 2853 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 543 
n_pre = 527 
n_ref = 0 
n_req = 2885 
total_req = 2892 

Dual Bus Interface Util: 
issued_total_row = 1070 
issued_total_col = 2892 
Row_Bus_Util =  0.014563 
CoL_Bus_Util = 0.039360 
Either_Row_CoL_Bus_Util = 0.053269 
Issued_on_Two_Bus_Simul_Util = 0.000653 
issued_two_Eff = 0.012264 
queue_avg = 0.190579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.190579
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73476 n_nop=69296 n_act=630 n_pre=614 n_ref_event=0 n_req=2982 n_rd=2924 n_rd_L2_A=0 n_write=0 n_wr_bk=70 bw_util=0.04075
n_activity=21545 dram_eff=0.139
bk0: 189a 72405i bk1: 181a 72686i bk2: 172a 72729i bk3: 195a 72440i bk4: 191a 72281i bk5: 179a 72516i bk6: 151a 72361i bk7: 148a 72358i bk8: 175a 72464i bk9: 186a 72090i bk10: 192a 72134i bk11: 202a 72036i bk12: 182a 72523i bk13: 200a 72273i bk14: 184a 72560i bk15: 197a 71927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788732
Row_Buffer_Locality_read = 0.802668
Row_Buffer_Locality_write = 0.086207
Bank_Level_Parallism = 1.455594
Bank_Level_Parallism_Col = 1.263398
Bank_Level_Parallism_Ready = 1.080828
write_to_read_ratio_blp_rw_average = 0.065574
GrpLevelPara = 1.226965 

BW Util details:
bwutil = 0.040748 
total_CMD = 73476 
util_bw = 2994 
Wasted_Col = 6862 
Wasted_Row = 4444 
Idle = 59176 

BW Util Bottlenecks: 
RCDc_limit = 6444 
RCDWRc_limit = 449 
WTRc_limit = 68 
RTWc_limit = 431 
CCDLc_limit = 962 
rwq = 0 
CCDLc_limit_alone = 941 
WTRc_limit_alone = 68 
RTWc_limit_alone = 410 

Commands details: 
total_CMD = 73476 
n_nop = 69296 
Read = 2924 
Write = 0 
L2_Alloc = 0 
L2_WB = 70 
n_act = 630 
n_pre = 614 
n_ref = 0 
n_req = 2982 
total_req = 2994 

Dual Bus Interface Util: 
issued_total_row = 1244 
issued_total_col = 2994 
Row_Bus_Util =  0.016931 
CoL_Bus_Util = 0.040748 
Either_Row_CoL_Bus_Util = 0.056889 
Issued_on_Two_Bus_Simul_Util = 0.000789 
issued_two_Eff = 0.013876 
queue_avg = 0.244774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.244774

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9547, Miss = 1589, Miss_rate = 0.166, Pending_hits = 31, Reservation_fails = 461
L2_cache_bank[1]: Access = 8845, Miss = 1569, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 9518, Miss = 1641, Miss_rate = 0.172, Pending_hits = 14, Reservation_fails = 154
L2_cache_bank[3]: Access = 8589, Miss = 1554, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 9348, Miss = 1584, Miss_rate = 0.169, Pending_hits = 26, Reservation_fails = 225
L2_cache_bank[5]: Access = 8746, Miss = 1523, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8841, Miss = 1670, Miss_rate = 0.189, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8734, Miss = 1572, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 8879, Miss = 1576, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8622, Miss = 1578, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8703, Miss = 1623, Miss_rate = 0.186, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 8858, Miss = 1562, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 8795, Miss = 1585, Miss_rate = 0.180, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 8676, Miss = 1555, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8725, Miss = 1581, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 8688, Miss = 1493, Miss_rate = 0.172, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 8721, Miss = 1538, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 8831, Miss = 1592, Miss_rate = 0.180, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 8949, Miss = 1581, Miss_rate = 0.177, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 8906, Miss = 1679, Miss_rate = 0.189, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 8818, Miss = 1681, Miss_rate = 0.191, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 8736, Miss = 1571, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 8804, Miss = 1606, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 8670, Miss = 1526, Miss_rate = 0.176, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[24]: Access = 8821, Miss = 1562, Miss_rate = 0.177, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 8692, Miss = 1579, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 8856, Miss = 1684, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 8812, Miss = 1541, Miss_rate = 0.175, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8865, Miss = 1587, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 8802, Miss = 1595, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 8892, Miss = 1557, Miss_rate = 0.175, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 8854, Miss = 1561, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[32]: Access = 8610, Miss = 1544, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 8807, Miss = 1613, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[34]: Access = 8866, Miss = 1615, Miss_rate = 0.182, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[35]: Access = 8655, Miss = 1594, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[36]: Access = 8812, Miss = 1575, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[37]: Access = 8803, Miss = 1539, Miss_rate = 0.175, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[38]: Access = 8661, Miss = 1572, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 8634, Miss = 1560, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[40]: Access = 8868, Miss = 1577, Miss_rate = 0.178, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 8801, Miss = 1616, Miss_rate = 0.184, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[42]: Access = 8733, Miss = 1593, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 8849, Miss = 1499, Miss_rate = 0.169, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[44]: Access = 8712, Miss = 1678, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 8830, Miss = 1559, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 8875, Miss = 1632, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 8689, Miss = 1513, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 8704, Miss = 1659, Miss_rate = 0.191, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[49]: Access = 8736, Miss = 1567, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[50]: Access = 8766, Miss = 1565, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 8737, Miss = 1620, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 29488, Miss = 17632, Miss_rate = 0.598, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 8888, Miss = 1650, Miss_rate = 0.186, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 8668, Miss = 1591, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[55]: Access = 8828, Miss = 1577, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[56]: Access = 8676, Miss = 1509, Miss_rate = 0.174, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 8600, Miss = 1572, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[58]: Access = 8777, Miss = 1542, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 8801, Miss = 1631, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 8637, Miss = 1562, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[61]: Access = 8878, Miss = 1564, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 8691, Miss = 1558, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[63]: Access = 8679, Miss = 1678, Miss_rate = 0.193, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 583902
L2_total_cache_misses = 117451
L2_total_cache_miss_rate = 0.2011
L2_total_cache_pending_hits = 121
L2_total_cache_reservation_fails = 840
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 340374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 54
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32037
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 60532
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 123968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6502
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 18354
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 432997
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 148825
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=583902
icnt_total_pkts_simt_to_mem=582382
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 430.477
	minimum = 5
	maximum = 2679
Network latency average = 425.625
	minimum = 5
	maximum = 2613
Slowest packet = 993433
Flit latency average = 425.625
	minimum = 5
	maximum = 2613
Slowest flit = 997619
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0992966
	minimum = 0.063839 (at node 43)
	maximum = 0.935076 (at node 92)
Accepted packet rate average = 0.0992966
	minimum = 0.063839 (at node 43)
	maximum = 0.935076 (at node 92)
Injected flit rate average = 0.0992966
	minimum = 0.063839 (at node 43)
	maximum = 0.935076 (at node 92)
Accepted flit rate average= 0.0992966
	minimum = 0.063839 (at node 43)
	maximum = 0.935076 (at node 92)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 46.6837 (12 samples)
	minimum = 5 (12 samples)
	maximum = 391.083 (12 samples)
Network latency average = 43.5793 (12 samples)
	minimum = 5 (12 samples)
	maximum = 343.583 (12 samples)
Flit latency average = 43.5793 (12 samples)
	minimum = 5 (12 samples)
	maximum = 343.583 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0941335 (12 samples)
	minimum = 0.0722108 (12 samples)
	maximum = 0.253071 (12 samples)
Accepted packet rate average = 0.0941335 (12 samples)
	minimum = 0.0722108 (12 samples)
	maximum = 0.246199 (12 samples)
Injected flit rate average = 0.0941335 (12 samples)
	minimum = 0.0722108 (12 samples)
	maximum = 0.253071 (12 samples)
Accepted flit rate average = 0.0941335 (12 samples)
	minimum = 0.0722108 (12 samples)
	maximum = 0.246199 (12 samples)
Injected packet size average = 1 (12 samples)
Accepted packet size average = 1 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 43 sec (1243 sec)
gpgpu_simulation_rate = 174702 (inst/sec)
gpgpu_simulation_rate = 101 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949db0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 56 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 59 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 40720
gpu_sim_insn = 22547686
gpu_ipc =     553.7251
gpu_tot_sim_cycle = 166496
gpu_tot_sim_insn = 239703508
gpu_tot_ipc =    1439.6953
gpu_tot_issued_cta = 25402
gpu_occupancy = 43.4340% 
gpu_tot_occupancy = 57.1278% 
max_total_param_size = 0
gpu_stall_dramfull = 1590
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      14.0428
partiton_level_parallism_total  =       6.9323
partiton_level_parallism_util =      14.9531
partiton_level_parallism_util_total  =       8.9186
L2_BW  =     653.8318 GB/Sec
L2_BW_total  =     323.1940 GB/Sec
gpu_total_sim_rate=148791

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6125942
	L1I_total_cache_misses = 19289
	L1I_total_cache_miss_rate = 0.0031
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 44330, Miss = 26711, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 44738, Miss = 26904, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 43170, Miss = 26179, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 44038, Miss = 26547, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 42668, Miss = 25880, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 44684, Miss = 26873, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 43337, Miss = 26140, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 43277, Miss = 26138, Miss_rate = 0.604, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 42585, Miss = 25950, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 45737, Miss = 27451, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 45581, Miss = 27335, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 44951, Miss = 27049, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 46535, Miss = 27778, Miss_rate = 0.597, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 44615, Miss = 26799, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 44361, Miss = 26736, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 47259, Miss = 28051, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 44781, Miss = 26952, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 42950, Miss = 26088, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 42310, Miss = 25771, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 45068, Miss = 26978, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 43466, Miss = 26225, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 44544, Miss = 26815, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 44492, Miss = 26710, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 42980, Miss = 26128, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 43134, Miss = 26091, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 45357, Miss = 27089, Miss_rate = 0.597, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 44834, Miss = 26994, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 46986, Miss = 27853, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 43208, Miss = 26095, Miss_rate = 0.604, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 45453, Miss = 27395, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 44826, Miss = 26963, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44888, Miss = 26872, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 44288, Miss = 26666, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 45837, Miss = 27298, Miss_rate = 0.596, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 42032, Miss = 25694, Miss_rate = 0.611, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 44535, Miss = 26774, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 45205, Miss = 26993, Miss_rate = 0.597, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 45379, Miss = 27169, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 44577, Miss = 26864, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 43028, Miss = 26079, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1776024
	L1D_total_cache_misses = 1069077
	L1D_total_cache_miss_rate = 0.6019
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 2469856
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 622069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 378842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 340914
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2464736
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 344955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4366
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6106653
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1341825
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2469856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 434199
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6125942

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2345, 1899, 2045, 2116, 1845, 3056, 2150, 2481, 2161, 2544, 1921, 2949, 2073, 2427, 2210, 1889, 2306, 2619, 2234, 2024, 1954, 2108, 2245, 1837, 2046, 2367, 2151, 2452, 2476, 2390, 2422, 2317, 2706, 2187, 2554, 2333, 2230, 1813, 2470, 2282, 2937, 1991, 2638, 2262, 2043, 1918, 2022, 2196, 2372, 1965, 2420, 2589, 2026, 2256, 2370, 2444, 2183, 2443, 2265, 2620, 2299, 2037, 2465, 1975, 
gpgpu_n_tot_thrd_icount = 362855808
gpgpu_n_tot_w_icount = 11339244
gpgpu_n_stall_shd_mem = 388342
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 719445
gpgpu_n_mem_write_global = 434199
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 13991376
gpgpu_n_store_insn = 498683
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 79035392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 263002
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6174550	W0_Idle:5849478	W0_Scoreboard:23594656	W1:2562847	W2:777956	W3:191708	W4:44506	W5:8303	W6:1101	W7:443	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752380
single_issue_nums: WS0:2838107	WS1:2828438	WS2:2842737	WS3:2829962	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5755560 {8:719445,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17367960 {40:434199,}
traffic_breakdown_coretomem[INST_ACC_R] = 3840 {8:480,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28777800 {40:719445,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3473592 {8:434199,}
traffic_breakdown_memtocore[INST_ACC_R] = 76800 {40:1920,}
maxmflatency = 2865 
max_icnt2mem_latency = 2688 
maxmrqlatency = 1098 
max_icnt2sh_latency = 386 
averagemflatency = 258 
avg_icnt2mem_latency = 87 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 10 
mrq_lat_table:45098 	67634 	18657 	19331 	21757 	39807 	31015 	24947 	9382 	935 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	839889 	224673 	44887 	41579 	2776 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	240 	648244 	324106 	52111 	36013 	11331 	14072 	35667 	30819 	1601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	876166 	251559 	10136 	1891 	3258 	4346 	6448 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	255 	34 	10 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        60        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      3194      5596      5928      5911      6656      6885      7856      7928     10501      6728      5618      3349      5610      6936      4562      6463 
dram[1]:      4746      5540      7149      9215      9603      6890      7921      7881      6106      6683      4312      4681      5884      6497      6087      7791 
dram[2]:      5696      5483      5731      5937      6658      6885     16389      7965      5701      7163      8753      4322      4867      4234      5825      5315 
dram[3]:      5873      5495     10142      5899      6664      6878      7590     12015      3926      6746      6118      6438      3596      9596      4513      4585 
dram[4]:      5514      5696      6100      5942     14041      6798      7666     13564      2963      4746      4962      3932      5195      5147      7794      4591 
dram[5]:      5523      5439      5766      5898     14588      6806      7661      7666      6091      8988      3933      3835      4271      3491     11394      4603 
dram[6]:      6320      5367      5692      5945     12190      6926      7688      7570      5797      6265      4474      3217      3877      3530      5227      4967 
dram[7]:      5387      5329      5692      5892      6961      6947     13994     13151      5843      4211      7583      4146      3542      3518      4514      4581 
dram[8]:      5581      8153      5868      6143      6659      6969      7746     12909      3827      9110      5356      4169      7046      9312      4530      4581 
dram[9]:      5588      5464      5875      8111      6644      6979      7755      7798      4459      2494      4639      1976      9117      3810      8605      5776 
dram[10]:      5560      5406      5802      5598     14770      6955      7678     15628      4959      6484      4778      5587      3572      4229      5456      5594 
dram[11]:      5545      5336      5807      5605      6670     11671      7678      7674      2631      4866      5012      3462      4476      3554      5303      4603 
dram[12]:      5576      5560      5810      5954      6740      6757      7856      7657      5698      7412      5440      3865      3582      5253      4544      7680 
dram[13]:      6712      5511      5807      7678      9440      6717      8535     15898      4247      5291      4886      3734      3518      5067      4473      4621 
dram[14]:      5463      9234      5841      9663      6769      6942      7905      7712      7529      5059      4602      3775      3636      6142      4579      4863 
dram[15]:      5459      9644      5850      5904      8382      6950      7916      7715      2187      2963      6111      8933      5563      9312      4586      4554 
dram[16]:      5569      8030      5908      5607      6781     13877      7923      7633      3884     14515      3873      7600      3633      5371      6003      4579 
dram[17]:      5560      5565      5918      7359      6786      6966      7911      7637      4514      7524      3609      3870      3520      6013      4554      4518 
dram[18]:      5584      5464      5939      5654      6704      6651      7757      7638      4650      7661      4023      3961      5141      3534      5307      5796 
dram[19]:      5702      5536      5945      5649      6711     14289      7762      7645      4127      6063      7348      3363      4454      7804      5372      8810 
dram[20]:      5600      6912      8117      5713      6639      6899      7572      7953     11662      7272      8860      3724      3540      5276      4478      4497 
dram[21]:      5545      5358      5932      5733     12805      6966      7566      7958      6236      6224      5251      4110      4355      5546      4485      6928 
dram[22]:     12707      8812      6200      5726      6902      7572      7614      7703      6092      3497      3415      6082      9302      3998      7367      6820 
dram[23]:      5531      5427      5949      5708      6916      6962      7620      7666      4487      3717      6159      2199      4013      4598      6827      4585 
dram[24]:     14509      5560      5511      6029      6825      6973      7775      7933      7371      7131      4010      6915     10226      6227      6602      4579 
dram[25]:      5612      5572      5506      8225      6832      6914      7784      7881      7370      5221      2989      3468      3515      4518      4591      5077 
dram[26]:      9679      5495      5607     11437      7227      6753      7912     13496      2686     12832      9555      4331      4349      3534      5802      4545 
dram[27]:      5573      5459      8524      7525      6971     12348      7876      7960      6203      4702      6549      7640      5064      4757      4466      4542 
dram[28]:      5577      5759      7148      6062      6616      6695      7714      7645      6551     14904      3346      4289      5435      3925      8140      4586 
dram[29]:      5536      5184      5940      6069      9104      8923      7693      7656      5618     15604      3918      5091      3547      5558      4574      4598 
dram[30]:      5583      5607      8315      8117      6868      6748      7810      7674      6081      3411      4182      6033      4465      4692      4561      6093 
dram[31]:      5588      5598      5891      5743      6873     13786      7815      7656      6405      4405      3895      2726      5554      3710      4569      4583 
average row accesses per activate:
dram[0]:  2.308880  2.188612  2.287356  2.127907  2.250000  2.399103  2.187500  2.234742  2.165877  2.115226  2.288288  2.112000  2.247748  2.311966  2.243802  2.269388 
dram[1]:  2.355372  2.181132  2.290598  2.242424  2.240816  2.215909  2.085106  2.068085  2.060729  1.988550  2.121849  2.237903  2.122951  2.167331  2.318725  2.214559 
dram[2]:  2.383673  2.279835  2.161290  2.226191  2.232932  2.462222  2.068345  2.082192  2.055556  2.136000  2.026316  2.172566  2.156863  2.110320  2.163498  2.304167 
dram[3]:  2.193548  2.214008  2.377953  2.291829  2.214815  2.376744  2.253333  2.167401  2.057851  2.081301  2.055944  2.319635  2.114391  2.162791  2.388664  2.147260 
dram[4]:  2.209486  2.168000  2.339056  2.248092  2.257028  2.208333  2.083004  2.103448  1.996109  2.142857  2.096234  2.195833  2.189300  2.011450  2.283898  2.167808 
dram[5]:  2.301724  2.311476  2.246094  2.204000  2.284000  2.268723  1.985402  2.136986  2.106122  2.031674  1.992727  2.015686  2.339286  2.120755  2.132353  2.173913 
dram[6]:  2.174721  2.260870  2.251908  2.212928  2.262097  2.266949  2.103896  2.110169  2.046413  2.186992  1.960317  2.109023  2.187500  2.310924  2.123188  2.134058 
dram[7]:  2.280488  2.320611  2.264591  2.417778  2.269388  2.356164  2.268182  2.044843  2.091304  2.065502  2.176471  2.084746  2.257143  2.170732  2.289062  2.283951 
dram[8]:  2.165414  2.373333  2.436364  2.324786  2.234043  2.371681  2.199152  2.129310  2.029851  2.029661  2.012000  2.046332  2.141176  2.267281  2.413146  2.183453 
dram[9]:  2.164234  2.232824  2.206642  2.427451  2.409756  2.377990  2.004115  2.007752  1.975177  2.061476  2.175299  2.143860  2.222222  2.287554  2.394495  2.374074 
dram[10]:  2.191919  2.352000  2.325000  2.294355  2.327068  2.224066  2.091703  2.062762  2.056604  2.149780  2.175299  1.989170  2.106761  2.130081  2.375000  2.270916 
dram[11]:  2.301158  2.114391  2.327731  2.274194  2.383929  2.399083  2.012295  2.170306  1.935849  2.038627  2.102767  2.184874  2.174905  2.099631  2.316964  2.221774 
dram[12]:  2.264493  2.187023  2.427351  2.341270  2.127413  2.325792  2.025210  2.088106  2.011905  2.101215  2.218182  2.011583  2.003268  2.254464  2.300429  2.311203 
dram[13]:  2.348548  2.245059  2.334746  2.157895  2.431193  2.286344  2.007874  2.201878  2.369668  2.296296  2.142241  2.154762  2.116105  2.145749  2.280000  2.150376 
dram[14]:  2.231061  2.286232  2.134146  2.300448  2.689655  2.384615  2.063025  2.021459  2.172000  2.279352  2.185185  2.044715  2.200000  2.199248  2.209677  2.268293 
dram[15]:  2.243028  2.188889  2.162362  2.323276  2.243363  2.372470  2.103139  2.051282  2.063830  2.054852  2.117391  2.259740  2.148289  2.120567  2.144531  2.261411 
dram[16]:  2.319231  2.256604  2.175573  2.181467  2.514706  2.255639  2.225961  1.942529  2.028340  2.059441  2.084291  2.166667  2.092937  2.145522  2.238461  2.465116 
dram[17]:  2.303279  2.143382  2.081911  2.310484  2.336323  2.269784  1.988848  2.147982  2.048000  1.937282  2.015504  2.113636  2.175000  2.228814  2.226277  2.106761 
dram[18]:  2.344681  2.198529  2.228000  2.226496  2.387665  2.365741  2.088983  2.134259  2.107807  1.944030  2.044776  2.100840  2.082090  2.076336  2.320158  2.224900 
dram[19]:  2.329502  2.164234  2.190114  2.126437  2.344681  2.318367  2.034335  2.119266  2.190871  2.018727  2.066406  1.989286  2.310757  2.225000  2.268775  2.119133 
dram[20]:  2.214789  2.373984  2.166065  2.308696  2.348624  2.222222  2.189320  2.181435  2.142857  2.108949  2.074219  2.138889  2.268908  2.138577  2.258824  2.250000 
dram[21]:  2.197026  2.235294  2.131474  2.308333  2.427948  2.285714  2.066946  2.156682  2.007874  2.212121  2.159817  2.036290  2.199187  2.238739  2.380734  2.149425 
dram[22]:  2.269962  2.170370  2.262238  2.307054  2.285141  2.327801  2.042636  2.032258  2.077491  2.281938  2.128000  2.122449  2.359307  2.244898  2.130742  2.112360 
dram[23]:  2.228916  2.133080  2.295276  2.223938  2.348214  2.191489  2.064103  1.991803  2.052000  2.161017  2.188235  2.090535  1.958621  2.265487  2.224265  2.125000 
dram[24]:  2.193916  2.338843  2.144444  2.247012  2.214844  2.287671  1.969349  2.085366  2.207031  2.031250  1.992647  2.108108  2.082707  2.119231  2.170370  2.406114 
dram[25]:  2.205575  2.314394  2.299145  2.410480  2.357723  2.472727  2.062780  2.030702  2.054688  2.111111  2.017606  2.170732  2.162791  2.297071  2.312757  2.211111 
dram[26]:  2.182836  2.281955  2.262548  2.356557  2.406639  2.312000  2.117117  2.174603  2.196850  2.048951  2.244240  2.122363  2.362500  2.195205  2.271186  2.254902 
dram[27]:  2.166667  2.345528  2.318777  2.105263  2.268595  2.345833  2.087336  2.161435  2.136000  2.079681  2.330396  2.092664  2.068702  2.243697  2.238806  2.271255 
dram[28]:  2.140288  2.352000  2.345291  2.248031  2.407035  2.426724  2.208145  1.995816  2.151659  2.121951  2.154762  2.100386  2.245059  2.125490  2.513889  2.279694 
dram[29]:  2.095406  2.212245  2.451923  2.088435  2.242424  2.388664  2.039130  2.069869  2.236967  2.164706  2.107438  2.181035  2.243028  2.174242  2.264822  2.187266 
dram[30]:  2.179775  2.184502  2.303797  2.389610  2.376623  2.468182  2.078512  2.148325  2.193237  2.124000  2.225108  2.303318  2.306452  2.149306  2.429204  2.283333 
dram[31]:  2.231373  2.202290  2.257642  2.500000  2.272358  2.304878  2.097046  2.008265  2.048583  2.130612  2.080460  2.256757  2.203390  2.240602  2.286290  2.020134 
average row locality = 278566/126899 = 2.195179
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       475       482       468       437       438       447       396       380       364       399       391       407       398       427       424       431 
dram[1]:       448       459       434       474       457       490       483       389       406       409       397       436       401       426       454       453 
dram[2]:       456       443       489       457       457       451       460       365       364       405       418       385       433       472       433       429 
dram[3]:       472       450       477       464       495       428       408       390       384       410       468       395       456       438       462       501 
dram[4]:       429       419       437       476       462       427       424       390       408       413       400       411       416       410       416       508 
dram[5]:       421       447       451       428       475       427       427       367       400       356       424       396       412       443       462       465 
dram[6]:       456       429       472       460       467       437       376       390       376       429       391       428       443       437       451       453 
dram[7]:       440       478       460       443       458       429       399       363       376       372       438       391       438       418       465       443 
dram[8]:       436       409       427       433       426       450       410       387       428       375       399       428       427       382       409       478 
dram[9]:       462       456       480       494       409       420       389       403       456       395       434       486       457       418       403       505 
dram[10]:       508       460       445       454       511       458       377       383       412       378       447       449       458       410       417       443 
dram[11]:       480       446       444       452       434       427       393       399       412       365       428       405       457       450       395       435 
dram[12]:       474       446       451       473       444       428       376       385       398       406       379       412       483       394       424       424 
dram[13]:       444       446       443       437       436       435       406       363       403       379       383       436       455       422       457       444 
dram[14]:       468       499       412       402       448       481       386       370       424       433       425       401       378       459       432       437 
dram[15]:       425       465       473       439       418       476       385       389       473       381       385       422       440       467       429       428 
dram[16]:       483       467       457       458       416       495       372       405       388       471       424       377       443       443       460       407 
dram[17]:       449       446       491       450       428       528       422       378       401       443       404       458       409       408       481       458 
dram[18]:       426       461       440       421       452       419       391       357       446       409       431       395       426       421       455       445 
dram[19]:       477       450       445       438       449       469       382       365       403       420       419       440       444       408       451       453 
dram[20]:       498       449       482       424       407       449       355       409       412       426       405       428       417       445       456       473 
dram[21]:       466       447       421       446       463       417       388       369       395       393       372       394       431       388       413       434 
dram[22]:       470       450       523       450       479       472       422       395       454       416       406       400       416       428       467       438 
dram[23]:       434       444       466       453       435       430       369       381       415       398       440       407       446       395       485       441 
dram[24]:       445       457       461       451       473       415       405       404       442       409       429       431       437       434       473       427 
dram[25]:       501       487       430       439       494       448       353       372       404       440       454       431       437       432       437       477 
dram[26]:       461       480       474       453       480       482       368       429       435       464       389       385       445       495       429       452 
dram[27]:       504       460       432       447       449       473       381       372       423       410       421       422       408       414       485       437 
dram[28]:       459       458       415       456       395       466       387       372       352       414       426       430       451       417       432       470 
dram[29]:       473       421       399       488       418       493       376       372       368       430       413       397       448       450       459       458 
dram[30]:       459       456       441       439       461       449       399       356       353       419       416       377       457       485       443       426 
dram[31]:       451       439       414       480       475       462       395       377       398       417       435       395       396       466       439       458 
total dram reads = 220796
bank skew: 528/352 = 1.50
chip skew: 7121/6637 = 1.07
number of total write accesses:
dram[0]:       123       133       129       112        84        88        94        96        93       115       117       121       101       114       119       125 
dram[1]:       122       119       102       118        92        95       105        97       103       112       108       119       117       118       128       125 
dram[2]:       128       111       114       104        99       103       115        91       117       129       121       106       117       121       136       124 
dram[3]:       140       119       127       125       103        83        99       102       114       102       120       113       117       120       128       126 
dram[4]:       130       123       108       113       100       103       103        98       105        97       101       116       116       117       123       125 
dram[5]:       113       117       124       123        96        88       117       101       116        93       124       118       112       119       118       135 
dram[6]:       129       143       118       122        94        98       110       108       109       109       103       133       117       113       135       136 
dram[7]:       121       130       122       101        98        87       100        93       105       101       117       101       115       116       121       112 
dram[8]:       140       125       109       111        99        86       109       107       116       104       104       102       119       110       105       129 
dram[9]:       131       129       118       125        85        77        98       115       101       108       112       125       123       115       119       136 
dram[10]:       143       128       113       115       108        78       102       110       133       110        99       102       134       114       115       127 
dram[11]:       116       127       110       112       100        96        98        98       101       110       104       115       115       119       124       116 
dram[12]:       151       127       117       117       107        86       106        89       109       113       109       109       130       111       112       133 
dram[13]:       122       122       108        96        94        84       104       106        97       117       114       107       110       108       113       128 
dram[14]:       121       132       113       111        98       108       105       101       119       130       106       102       106       126       116       121 
dram[15]:       138       126       113       100        89       110        84        91       109       106       102       100       125       131       120       117 
dram[16]:       120       131       113       107        97       105        91       102       113       118       120       104       120       132       122       123 
dram[17]:       113       137       119       123        93       103       113       101       111       113       116       100       113       118       129       134 
dram[18]:       125       137       117       100        90        92       102       104       121       112       117       105       132       123       132       109 
dram[19]:       131       143       131       117       102        99        92        97       125       119       110       117       136       126       123       134 
dram[20]:       131       135       118       107       105        91        96       108       113       116       126       111       123       126       120       130 
dram[21]:       125       123       114       108        93        95       106        99       115       118       101       111       110       109       106       127 
dram[22]:       127       136       124       106        90        89       105       109       109       102       126       120       129       122       136       126 
dram[23]:       121       117       117       123        91        85       114       105        98       112       118       101       122       117       120       120 
dram[24]:       132       109       118       113        94        86       109       109       123       111       113       115       117       117       113       124 
dram[25]:       132       124       108       113        86        96       107        91       122       111       119       103       121       117       125       120 
dram[26]:       124       127       112       122       100        96       102       119       123       122        98       118       122       146       107       123 
dram[27]:       120       117        99       113       100        90        97       110       111       112       108       120       134       120       115       124 
dram[28]:       136       130       108       115        84        97       101       105       102       108       117       114       117       125       111       125 
dram[29]:       120       121       111       126       100        97        93       102       104       122        97       109       115       124       114       126 
dram[30]:       123       136       105       113        88        94       104        93       101       112        98       109       115       134       106       122 
dram[31]:       118       138       103       110        84       105       102       109       108       105       108       106       124       130       128       144 
total dram writes = 57770
bank skew: 151/77 = 1.96
chip skew: 1902/1730 = 1.10
average mf latency per bank:
dram[0]:       1056       998       990       999      1025      1021       842       849      1194      1030      1099      1116      1056      1045      1025       953
dram[1]:       1002      1009       976       912      1035       962       799       788      1116      1046      1092       996       976       996      1007       923
dram[2]:        990      1006       969       969       972      1007       800       815      1099       988       976      1154       991       925       953      1071
dram[3]:        954       998       977       948       969      1018       825       805      1027      1021       996      1099       950       962      1003       955
dram[4]:       1008       995      1019       968      1026      1018       807       786      1074      1085      1100      1028      1015       998      1073       917
dram[5]:       1070      1003       964      1007       989      1041       775       867      1037      1163       999      1088      1036      1027       973       986
dram[6]:        994       995       992       967      1000      1008       858       812      1091       948      1123      1023       976      1008       978      1010
dram[7]:        978       962      1013      1066       952      1010       825       856      1153      1129       989      1120      1048       997      1027      1106
dram[8]:        992      1047      1045      1038      1029      1060       814       832      1044      1157      1059      1099      1011      1082      1019       972
dram[9]:        956       943      1012       935      1127      1021       852       823      1020      1107      1056       971       950      1093      1117       925
dram[10]:        914       916      1001      1002       934       994       855       805      1025      1094      1045      1039       990      1072      1103       996
dram[11]:        978       972      1013      1006      1030      1021       894       820      1114      1230      1095      1093       921       942       979      1008
dram[12]:        955      1028      1035       971      1052       978       798       830      1018      1066      1145      1065       955      1014       952       999
dram[13]:       1029      1005       968      1034      1001      1000       820       806      1072      1104      1099      1002       996      1063       989      1010
dram[14]:        961       934      1001      1027       998       954       853       829      1092      1062      1049      1105      1057       990      1028      1036
dram[15]:       1051       941       980      1024      1012       956       845       848       937      1073      1090      1085      1032       954      1035      1094
dram[16]:        982       932      1015       970      1008       969       878       838       977       891       991      1193       988       944       972      1068
dram[17]:        988       954       939       932      1009       897       782       813      1090      1043      1004       990      1014      1027       969       995
dram[18]:       1022       948      1058      1010      1006      1024       810       814       940      1060      1022      1096      1005      1047       997      1056
dram[19]:        889       932      1022       985       986       943       806       850      1034      1074      1079       995       951      1022      1022       938
dram[20]:        894       970       982      1017      1059      1015       906       854      1038       956      1031      1012      1012      1035       984       959
dram[21]:        939       950      1057       985       977      1082       762       841      1073      1102      1108      1082      1056      1111      1051       963
dram[22]:        977       929       946       995       936       985       768       825       992      1096      1060      1072       990      1019       977      1021
dram[23]:       1057       996       984      1026      1054      1009       835       845      1036       966      1077      1070      1034      1058       986       983
dram[24]:        916      1023       983      1028       971      1037       804       794       996      1023      1026      1031      1024       995       949       991
dram[25]:        950       942      1032      1020       982       960       881       798      1092      1050       988      1044      1026      1037      1047      1009
dram[26]:       1101      1033     37270       963      1091       940       917       756      1017       946      1203      1100      1108       915      1143       985
dram[27]:        965      1022      1018       956       982      1005       830       826      1053      1054      1064      1071       998      1025       946      1047
dram[28]:        962       954       988       940      1074       960       844       832      1175      1035      1031      1082       972      1023      1016       957
dram[29]:        973      1024      1129       936      1002       935       867       827      1199      1090      1078      1065      1088       973       956       988
dram[30]:        987       970       990      1031       963      1033       813       858      1151      1083      1047      1162      1003       919       960      1064
dram[31]:        944       987      1008       952      1010       935       823       792      1085      1081      1009      1073      1067       944       939       942
maximum mf latency per bank:
dram[0]:       2063      1763      2098      1748      1535      1757      1491      2448      2490      2490      2296      2090      1734      2090      1779      2178
dram[1]:       1787      1843      1714      1747      1888      1843      1791      1532      2647      2721      2211      1837      2032      1778      1772      1845
dram[2]:       1789      1831      2049      1400      1797      1908      1791      2541      2590      2588      2278      1811      2035      1778      1862      1846
dram[3]:       2067      2003      1844      1714      1716      1739      1687      2408      2474      2372      2278      2062      2039      2177      1952      1761
dram[4]:       2067      2006      1639      1783      1787      1769      1686      1513      2528      2473      2620      2240      2064      1838      1976      1764
dram[5]:       1789      1813      1757      1871      1818      1634      1530      2540      2431      2368      2509      2243      2133      1847      2184      1887
dram[6]:       1789      1664      1842      1889      1817      1634      2171      2027      2462      2519      2509      2104      2204      2066      2179      1930
dram[7]:       1777      1788      1586      2086      1783      1513      1572      1713      2653      2620      2694      2668      2256      1880      1578      1994
dram[8]:       1766      1788      1614      2120      1781      1513      2169      1484      2652      2651      2695      2079      2256      1875      1601      2016
dram[9]:       1920      1916      2098      1846      1620      1802      2447      2498      2440      2608      2257      2080      1948      1905      1855      1841
dram[10]:       1924      1916      2100      1871      1792      1802      1662      1305      2654      2711      2601      1907      2107      1985      2002      1887
dram[11]:       1936      1766      1934      2050      1897      1799      2274      1686      2695      2620      2032      2754      1974      2091      1927      1995
dram[12]:       1936      1803      1934      1680      1894      1799      1504      2220      2560      2545      2032      2426      1880      2090      1939      1667
dram[13]:       1760      1800      1951      1688      1757      1878      2470      1547      2651      2720      2019      1795      1712      1861      1790      1999
dram[14]:       1617      1758      1953      1754      1757      1878      1954      1547      2699      2782      1922      2155      1715      1632      1578      1999
dram[15]:       1855      2244      1644      1838      2050      1739      1608      1581      2548      2595      1698      1937      1865      1898      2265      2141
dram[16]:       1877      2132      1658      1838      2053      1819      1608      1408      2590      2218      1782      1774      1780      1935      2089      2140
dram[17]:       1796      1688      1851      1575      1643      1878      2047      1807      2368      2749      1990      2145      1880      1740      1710      1877
dram[18]:       1796      1514      1868      1468      1593      1877      2069      2354      2384      2601      1986      2347      1880      1857      1799      1877
dram[19]:       2065      1948      1908      1428      1843      1922      2049      1497      2510      2466      2690      2197      1777      2091      1855      1818
dram[20]:       2066      1893      1889      1473      1774      1918      2048      1479      2512      2500      2689      2286      1773      2267      1865      2301
dram[21]:       1872      1801      1685      1552      1812      1790      2069      2583      2587      2523      2017      2352      2229      1879      2199      2306
dram[22]:       1872      1758      1707      1552      1662      1819      1947      1341      2589      2530      2149      2237      2229      1879      2195      1770
dram[23]:       1959      1568      1842      1663      1891      1709      1683      2474      2659      2695      2145      2392      2061      1907      2324      2353
dram[24]:       1958      1641      1881      1667      1932      1671      1690      1407      2576      2676      2548      1745      1942      1907      2069      2358
dram[25]:       1984      1946      1880      1595      1733      2060      2431      1789      2613      2811      2083      2017      2395      2031      2007      1627
dram[26]:       2358      1763      2865      1838      2325      1927      2465      1789      2804      2811      2316      1968      2801      2293      2033      1818
dram[27]:       1826      1718      1911      1448      1677      2062      1419      1686      2501      2547      2235      2140      2123      2298      1786      2001
dram[28]:       1824      1944      1910      2039      1618      2062      1420      1463      2570      2686      2164      2092      2259      2014      1789      1995
dram[29]:       1853      1742      1962      1860      1881      1835      1426      1871      2722      2715      2164      1984      2315      1676      2203      1962
dram[30]:       1853      1760      1961      1685      1847      1948      1473      1685      2752      2720      2128      1821      2093      1680      1725      1962
dram[31]:       1822      2063      1652      2111      1621      1732      2536      1415      2501      2407      2092      1821      2123      1622      1773      1937
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81837 n_act=3820 n_pre=3804 n_ref_event=0 n_req=8528 n_rd=6764 n_rd_L2_A=0 n_write=0 n_wr_bk=3267 bw_util=0.1031
n_activity=41867 dram_eff=0.2396
bk0: 475a 85073i bk1: 482a 84552i bk2: 468a 85306i bk3: 437a 86081i bk4: 438a 87642i bk5: 447a 87464i bk6: 396a 88090i bk7: 380a 88177i bk8: 364a 88292i bk9: 399a 86725i bk10: 391a 87227i bk11: 407a 86274i bk12: 398a 87816i bk13: 427a 87274i bk14: 424a 87058i bk15: 431a 86569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552064
Row_Buffer_Locality_read = 0.655529
Row_Buffer_Locality_write = 0.155329
Bank_Level_Parallism = 5.095787
Bank_Level_Parallism_Col = 3.360483
Bank_Level_Parallism_Ready = 1.583591
write_to_read_ratio_blp_rw_average = 0.404003
GrpLevelPara = 2.254383 

BW Util details:
bwutil = 0.103132 
total_CMD = 97264 
util_bw = 10031 
Wasted_Col = 19294 
Wasted_Row = 5043 
Idle = 62896 

BW Util Bottlenecks: 
RCDc_limit = 20393 
RCDWRc_limit = 8845 
WTRc_limit = 6615 
RTWc_limit = 30215 
CCDLc_limit = 5708 
rwq = 0 
CCDLc_limit_alone = 3512 
WTRc_limit_alone = 6057 
RTWc_limit_alone = 28577 

Commands details: 
total_CMD = 97264 
n_nop = 81837 
Read = 6764 
Write = 0 
L2_Alloc = 0 
L2_WB = 3267 
n_act = 3820 
n_pre = 3804 
n_ref = 0 
n_req = 8528 
total_req = 10031 

Dual Bus Interface Util: 
issued_total_row = 7624 
issued_total_col = 10031 
Row_Bus_Util =  0.078385 
CoL_Bus_Util = 0.103132 
Either_Row_CoL_Bus_Util = 0.158610 
Issued_on_Two_Bus_Simul_Util = 0.022907 
issued_two_Eff = 0.144422 
queue_avg = 2.489277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48928
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81169 n_act=4033 n_pre=4017 n_ref_event=0 n_req=8796 n_rd=7016 n_rd_L2_A=0 n_write=0 n_wr_bk=3322 bw_util=0.1063
n_activity=43012 dram_eff=0.2404
bk0: 448a 85781i bk1: 459a 85744i bk2: 434a 87748i bk3: 474a 85908i bk4: 457a 87307i bk5: 490a 86360i bk6: 483a 84998i bk7: 389a 87162i bk8: 406a 87306i bk9: 409a 86277i bk10: 397a 87014i bk11: 436a 85948i bk12: 401a 86726i bk13: 426a 86365i bk14: 454a 85638i bk15: 453a 85638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.541496
Row_Buffer_Locality_read = 0.636830
Row_Buffer_Locality_write = 0.165730
Bank_Level_Parallism = 5.108960
Bank_Level_Parallism_Col = 3.318667
Bank_Level_Parallism_Ready = 1.566357
write_to_read_ratio_blp_rw_average = 0.387253
GrpLevelPara = 2.241344 

BW Util details:
bwutil = 0.106288 
total_CMD = 97264 
util_bw = 10338 
Wasted_Col = 20191 
Wasted_Row = 5310 
Idle = 61425 

BW Util Bottlenecks: 
RCDc_limit = 22016 
RCDWRc_limit = 8802 
WTRc_limit = 6688 
RTWc_limit = 29820 
CCDLc_limit = 5573 
rwq = 0 
CCDLc_limit_alone = 3616 
WTRc_limit_alone = 6165 
RTWc_limit_alone = 28386 

Commands details: 
total_CMD = 97264 
n_nop = 81169 
Read = 7016 
Write = 0 
L2_Alloc = 0 
L2_WB = 3322 
n_act = 4033 
n_pre = 4017 
n_ref = 0 
n_req = 8796 
total_req = 10338 

Dual Bus Interface Util: 
issued_total_row = 8050 
issued_total_col = 10338 
Row_Bus_Util =  0.082764 
CoL_Bus_Util = 0.106288 
Either_Row_CoL_Bus_Util = 0.165477 
Issued_on_Two_Bus_Simul_Util = 0.023575 
issued_two_Eff = 0.142467 
queue_avg = 2.563878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56388
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81313 n_act=4005 n_pre=3989 n_ref_event=0 n_req=8753 n_rd=6917 n_rd_L2_A=0 n_write=0 n_wr_bk=3402 bw_util=0.1061
n_activity=42220 dram_eff=0.2444
bk0: 456a 86111i bk1: 443a 86966i bk2: 489a 85385i bk3: 457a 86479i bk4: 457a 86648i bk5: 451a 87215i bk6: 460a 85288i bk7: 365a 88090i bk8: 364a 86969i bk9: 405a 86028i bk10: 418a 85320i bk11: 385a 87105i bk12: 433a 85504i bk13: 472a 85130i bk14: 433a 85177i bk15: 429a 86042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542443
Row_Buffer_Locality_read = 0.642620
Row_Buffer_Locality_write = 0.165033
Bank_Level_Parallism = 5.335174
Bank_Level_Parallism_Col = 3.467854
Bank_Level_Parallism_Ready = 1.536389
write_to_read_ratio_blp_rw_average = 0.410165
GrpLevelPara = 2.304555 

BW Util details:
bwutil = 0.106093 
total_CMD = 97264 
util_bw = 10319 
Wasted_Col = 19519 
Wasted_Row = 4935 
Idle = 62491 

BW Util Bottlenecks: 
RCDc_limit = 21234 
RCDWRc_limit = 8866 
WTRc_limit = 6743 
RTWc_limit = 32405 
CCDLc_limit = 5751 
rwq = 0 
CCDLc_limit_alone = 3528 
WTRc_limit_alone = 6185 
RTWc_limit_alone = 30740 

Commands details: 
total_CMD = 97264 
n_nop = 81313 
Read = 6917 
Write = 0 
L2_Alloc = 0 
L2_WB = 3402 
n_act = 4005 
n_pre = 3989 
n_ref = 0 
n_req = 8753 
total_req = 10319 

Dual Bus Interface Util: 
issued_total_row = 7994 
issued_total_col = 10319 
Row_Bus_Util =  0.082189 
CoL_Bus_Util = 0.106093 
Either_Row_CoL_Bus_Util = 0.163997 
Issued_on_Two_Bus_Simul_Util = 0.024284 
issued_two_Eff = 0.148078 
queue_avg = 2.619068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61907
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81037 n_act=4045 n_pre=4029 n_ref_event=0 n_req=8936 n_rd=7098 n_rd_L2_A=0 n_write=0 n_wr_bk=3458 bw_util=0.1085
n_activity=43191 dram_eff=0.2444
bk0: 472a 85255i bk1: 450a 86390i bk2: 477a 85960i bk3: 464a 86177i bk4: 495a 85792i bk5: 428a 87995i bk6: 408a 88102i bk7: 390a 87210i bk8: 384a 86941i bk9: 410a 87416i bk10: 468a 85096i bk11: 395a 87873i bk12: 456a 85852i bk13: 438a 86031i bk14: 462a 86407i bk15: 501a 84877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547337
Row_Buffer_Locality_read = 0.642434
Row_Buffer_Locality_write = 0.180087
Bank_Level_Parallism = 5.035763
Bank_Level_Parallism_Col = 3.277072
Bank_Level_Parallism_Ready = 1.567734
write_to_read_ratio_blp_rw_average = 0.387563
GrpLevelPara = 2.239333 

BW Util details:
bwutil = 0.108529 
total_CMD = 97264 
util_bw = 10556 
Wasted_Col = 20239 
Wasted_Row = 5304 
Idle = 61165 

BW Util Bottlenecks: 
RCDc_limit = 21730 
RCDWRc_limit = 8829 
WTRc_limit = 7314 
RTWc_limit = 28751 
CCDLc_limit = 5780 
rwq = 0 
CCDLc_limit_alone = 3656 
WTRc_limit_alone = 6699 
RTWc_limit_alone = 27242 

Commands details: 
total_CMD = 97264 
n_nop = 81037 
Read = 7098 
Write = 0 
L2_Alloc = 0 
L2_WB = 3458 
n_act = 4045 
n_pre = 4029 
n_ref = 0 
n_req = 8936 
total_req = 10556 

Dual Bus Interface Util: 
issued_total_row = 8074 
issued_total_col = 10556 
Row_Bus_Util =  0.083011 
CoL_Bus_Util = 0.108529 
Either_Row_CoL_Bus_Util = 0.166835 
Issued_on_Two_Bus_Simul_Util = 0.024706 
issued_two_Eff = 0.148087 
queue_avg = 2.512132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51213
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81369 n_act=3979 n_pre=3963 n_ref_event=0 n_req=8624 n_rd=6846 n_rd_L2_A=0 n_write=0 n_wr_bk=3373 bw_util=0.1051
n_activity=41569 dram_eff=0.2458
bk0: 429a 85830i bk1: 419a 86300i bk2: 437a 87586i bk3: 476a 86082i bk4: 462a 86966i bk5: 427a 87529i bk6: 424a 86618i bk7: 390a 87699i bk8: 408a 85992i bk9: 413a 87272i bk10: 400a 87158i bk11: 411a 87312i bk12: 416a 86393i bk13: 410a 86087i bk14: 416a 86828i bk15: 508a 84760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538613
Row_Buffer_Locality_read = 0.641542
Row_Buffer_Locality_write = 0.142295
Bank_Level_Parallism = 5.147440
Bank_Level_Parallism_Col = 3.302800
Bank_Level_Parallism_Ready = 1.508171
write_to_read_ratio_blp_rw_average = 0.395910
GrpLevelPara = 2.246564 

BW Util details:
bwutil = 0.105065 
total_CMD = 97264 
util_bw = 10219 
Wasted_Col = 19597 
Wasted_Row = 4849 
Idle = 62599 

BW Util Bottlenecks: 
RCDc_limit = 21179 
RCDWRc_limit = 8988 
WTRc_limit = 7406 
RTWc_limit = 28887 
CCDLc_limit = 5825 
rwq = 0 
CCDLc_limit_alone = 3752 
WTRc_limit_alone = 6798 
RTWc_limit_alone = 27422 

Commands details: 
total_CMD = 97264 
n_nop = 81369 
Read = 6846 
Write = 0 
L2_Alloc = 0 
L2_WB = 3373 
n_act = 3979 
n_pre = 3963 
n_ref = 0 
n_req = 8624 
total_req = 10219 

Dual Bus Interface Util: 
issued_total_row = 7942 
issued_total_col = 10219 
Row_Bus_Util =  0.081654 
CoL_Bus_Util = 0.105065 
Either_Row_CoL_Bus_Util = 0.163421 
Issued_on_Two_Bus_Simul_Util = 0.023297 
issued_two_Eff = 0.142561 
queue_avg = 2.402688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40269
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81405 n_act=3985 n_pre=3969 n_ref_event=0 n_req=8615 n_rd=6801 n_rd_L2_A=0 n_write=0 n_wr_bk=3371 bw_util=0.1046
n_activity=42533 dram_eff=0.2392
bk0: 421a 87307i bk1: 447a 86482i bk2: 451a 86100i bk3: 428a 86032i bk4: 475a 86842i bk5: 427a 88182i bk6: 427a 85424i bk7: 367a 87025i bk8: 400a 86739i bk9: 356a 87615i bk10: 424a 85527i bk11: 396a 86749i bk12: 412a 87716i bk13: 443a 86381i bk14: 462a 85740i bk15: 465a 85027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537435
Row_Buffer_Locality_read = 0.637553
Row_Buffer_Locality_write = 0.162073
Bank_Level_Parallism = 5.065618
Bank_Level_Parallism_Col = 3.315631
Bank_Level_Parallism_Ready = 1.549155
write_to_read_ratio_blp_rw_average = 0.391038
GrpLevelPara = 2.225944 

BW Util details:
bwutil = 0.104581 
total_CMD = 97264 
util_bw = 10172 
Wasted_Col = 19922 
Wasted_Row = 5430 
Idle = 61740 

BW Util Bottlenecks: 
RCDc_limit = 21488 
RCDWRc_limit = 8929 
WTRc_limit = 7048 
RTWc_limit = 29400 
CCDLc_limit = 5542 
rwq = 0 
CCDLc_limit_alone = 3396 
WTRc_limit_alone = 6464 
RTWc_limit_alone = 27838 

Commands details: 
total_CMD = 97264 
n_nop = 81405 
Read = 6801 
Write = 0 
L2_Alloc = 0 
L2_WB = 3371 
n_act = 3985 
n_pre = 3969 
n_ref = 0 
n_req = 8615 
total_req = 10172 

Dual Bus Interface Util: 
issued_total_row = 7954 
issued_total_col = 10172 
Row_Bus_Util =  0.081777 
CoL_Bus_Util = 0.104581 
Either_Row_CoL_Bus_Util = 0.163051 
Issued_on_Two_Bus_Simul_Util = 0.023308 
issued_two_Eff = 0.142947 
queue_avg = 2.364390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36439
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81158 n_act=4045 n_pre=4029 n_ref_event=0 n_req=8772 n_rd=6895 n_rd_L2_A=0 n_write=0 n_wr_bk=3455 bw_util=0.1064
n_activity=42666 dram_eff=0.2426
bk0: 456a 85686i bk1: 429a 85529i bk2: 472a 86372i bk3: 460a 86127i bk4: 467a 87582i bk5: 437a 87262i bk6: 376a 87607i bk7: 390a 86820i bk8: 376a 86938i bk9: 429a 86831i bk10: 391a 86958i bk11: 428a 84959i bk12: 443a 86085i bk13: 437a 86201i bk14: 451a 85361i bk15: 453a 84815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538874
Row_Buffer_Locality_read = 0.640754
Row_Buffer_Locality_write = 0.164624
Bank_Level_Parallism = 5.228134
Bank_Level_Parallism_Col = 3.373407
Bank_Level_Parallism_Ready = 1.574783
write_to_read_ratio_blp_rw_average = 0.400990
GrpLevelPara = 2.254634 

BW Util details:
bwutil = 0.106411 
total_CMD = 97264 
util_bw = 10350 
Wasted_Col = 19827 
Wasted_Row = 4991 
Idle = 62096 

BW Util Bottlenecks: 
RCDc_limit = 21276 
RCDWRc_limit = 9291 
WTRc_limit = 7187 
RTWc_limit = 30231 
CCDLc_limit = 6037 
rwq = 0 
CCDLc_limit_alone = 3822 
WTRc_limit_alone = 6570 
RTWc_limit_alone = 28633 

Commands details: 
total_CMD = 97264 
n_nop = 81158 
Read = 6895 
Write = 0 
L2_Alloc = 0 
L2_WB = 3455 
n_act = 4045 
n_pre = 4029 
n_ref = 0 
n_req = 8772 
total_req = 10350 

Dual Bus Interface Util: 
issued_total_row = 8074 
issued_total_col = 10350 
Row_Bus_Util =  0.083011 
CoL_Bus_Util = 0.106411 
Either_Row_CoL_Bus_Util = 0.165591 
Issued_on_Two_Bus_Simul_Util = 0.023832 
issued_two_Eff = 0.143922 
queue_avg = 2.790837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.79084
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81787 n_act=3837 n_pre=3821 n_ref_event=0 n_req=8551 n_rd=6811 n_rd_L2_A=0 n_write=0 n_wr_bk=3207 bw_util=0.103
n_activity=41470 dram_eff=0.2416
bk0: 440a 86728i bk1: 478a 85677i bk2: 460a 86190i bk3: 443a 87848i bk4: 458a 87096i bk5: 429a 88139i bk6: 399a 88002i bk7: 363a 87902i bk8: 376a 87140i bk9: 372a 87890i bk10: 438a 86224i bk11: 391a 87181i bk12: 438a 86129i bk13: 418a 86226i bk14: 465a 86039i bk15: 443a 86891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551281
Row_Buffer_Locality_read = 0.646454
Row_Buffer_Locality_write = 0.178736
Bank_Level_Parallism = 5.081820
Bank_Level_Parallism_Col = 3.297042
Bank_Level_Parallism_Ready = 1.536734
write_to_read_ratio_blp_rw_average = 0.387171
GrpLevelPara = 2.229882 

BW Util details:
bwutil = 0.102998 
total_CMD = 97264 
util_bw = 10018 
Wasted_Col = 19258 
Wasted_Row = 4860 
Idle = 63128 

BW Util Bottlenecks: 
RCDc_limit = 21039 
RCDWRc_limit = 8239 
WTRc_limit = 6512 
RTWc_limit = 28082 
CCDLc_limit = 5842 
rwq = 0 
CCDLc_limit_alone = 3720 
WTRc_limit_alone = 5993 
RTWc_limit_alone = 26479 

Commands details: 
total_CMD = 97264 
n_nop = 81787 
Read = 6811 
Write = 0 
L2_Alloc = 0 
L2_WB = 3207 
n_act = 3837 
n_pre = 3821 
n_ref = 0 
n_req = 8551 
total_req = 10018 

Dual Bus Interface Util: 
issued_total_row = 7658 
issued_total_col = 10018 
Row_Bus_Util =  0.078734 
CoL_Bus_Util = 0.102998 
Either_Row_CoL_Bus_Util = 0.159124 
Issued_on_Two_Bus_Simul_Util = 0.022609 
issued_two_Eff = 0.142082 
queue_avg = 2.658476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65848
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81780 n_act=3849 n_pre=3834 n_ref_event=0 n_req=8479 n_rd=6704 n_rd_L2_A=0 n_write=0 n_wr_bk=3228 bw_util=0.1021
n_activity=41956 dram_eff=0.2367
bk0: 436a 85282i bk1: 409a 87430i bk2: 427a 88153i bk3: 433a 87935i bk4: 426a 87355i bk5: 450a 87854i bk6: 410a 87085i bk7: 387a 87062i bk8: 428a 86168i bk9: 375a 87336i bk10: 399a 86899i bk11: 428a 86576i bk12: 427a 86288i bk13: 382a 87815i bk14: 409a 87834i bk15: 478a 85788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545937
Row_Buffer_Locality_read = 0.649761
Row_Buffer_Locality_write = 0.153803
Bank_Level_Parallism = 4.963089
Bank_Level_Parallism_Col = 3.200069
Bank_Level_Parallism_Ready = 1.544402
write_to_read_ratio_blp_rw_average = 0.401810
GrpLevelPara = 2.177423 

BW Util details:
bwutil = 0.102114 
total_CMD = 97264 
util_bw = 9932 
Wasted_Col = 19732 
Wasted_Row = 4960 
Idle = 62640 

BW Util Bottlenecks: 
RCDc_limit = 20604 
RCDWRc_limit = 9094 
WTRc_limit = 5986 
RTWc_limit = 28643 
CCDLc_limit = 5693 
rwq = 0 
CCDLc_limit_alone = 3641 
WTRc_limit_alone = 5542 
RTWc_limit_alone = 27035 

Commands details: 
total_CMD = 97264 
n_nop = 81780 
Read = 6704 
Write = 0 
L2_Alloc = 0 
L2_WB = 3228 
n_act = 3849 
n_pre = 3834 
n_ref = 0 
n_req = 8479 
total_req = 9932 

Dual Bus Interface Util: 
issued_total_row = 7683 
issued_total_col = 9932 
Row_Bus_Util =  0.078991 
CoL_Bus_Util = 0.102114 
Either_Row_CoL_Bus_Util = 0.159196 
Issued_on_Two_Bus_Simul_Util = 0.021909 
issued_two_Eff = 0.137626 
queue_avg = 2.306280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30628
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81109 n_act=4021 n_pre=4005 n_ref_event=0 n_req=8884 n_rd=7067 n_rd_L2_A=0 n_write=0 n_wr_bk=3419 bw_util=0.1078
n_activity=43311 dram_eff=0.2421
bk0: 462a 85281i bk1: 456a 85528i bk2: 480a 85462i bk3: 494a 85578i bk4: 409a 88373i bk5: 420a 88467i bk6: 389a 86816i bk7: 403a 86205i bk8: 456a 85267i bk9: 395a 86500i bk10: 434a 85815i bk11: 486a 85087i bk12: 457a 86171i bk13: 418a 86990i bk14: 403a 86907i bk15: 505a 85594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547389
Row_Buffer_Locality_read = 0.646243
Row_Buffer_Locality_write = 0.162906
Bank_Level_Parallism = 5.142179
Bank_Level_Parallism_Col = 3.390042
Bank_Level_Parallism_Ready = 1.576292
write_to_read_ratio_blp_rw_average = 0.397824
GrpLevelPara = 2.248852 

BW Util details:
bwutil = 0.107810 
total_CMD = 97264 
util_bw = 10486 
Wasted_Col = 20125 
Wasted_Row = 5379 
Idle = 61274 

BW Util Bottlenecks: 
RCDc_limit = 21507 
RCDWRc_limit = 8949 
WTRc_limit = 7222 
RTWc_limit = 31044 
CCDLc_limit = 5982 
rwq = 0 
CCDLc_limit_alone = 3759 
WTRc_limit_alone = 6630 
RTWc_limit_alone = 29413 

Commands details: 
total_CMD = 97264 
n_nop = 81109 
Read = 7067 
Write = 0 
L2_Alloc = 0 
L2_WB = 3419 
n_act = 4021 
n_pre = 4005 
n_ref = 0 
n_req = 8884 
total_req = 10486 

Dual Bus Interface Util: 
issued_total_row = 8026 
issued_total_col = 10486 
Row_Bus_Util =  0.082518 
CoL_Bus_Util = 0.107810 
Either_Row_CoL_Bus_Util = 0.166094 
Issued_on_Two_Bus_Simul_Util = 0.024233 
issued_two_Eff = 0.145899 
queue_avg = 2.698439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.69844
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81187 n_act=4032 n_pre=4016 n_ref_event=0 n_req=8841 n_rd=7010 n_rd_L2_A=0 n_write=0 n_wr_bk=3392 bw_util=0.1069
n_activity=42933 dram_eff=0.2423
bk0: 508a 83831i bk1: 460a 85817i bk2: 445a 86361i bk3: 454a 86088i bk4: 511a 86339i bk5: 458a 87247i bk6: 377a 87831i bk7: 383a 87361i bk8: 412a 85922i bk9: 378a 86899i bk10: 447a 86478i bk11: 449a 86069i bk12: 458a 84929i bk13: 410a 86025i bk14: 417a 87091i bk15: 443a 85963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543943
Row_Buffer_Locality_read = 0.640942
Row_Buffer_Locality_write = 0.172583
Bank_Level_Parallism = 5.202950
Bank_Level_Parallism_Col = 3.359368
Bank_Level_Parallism_Ready = 1.542876
write_to_read_ratio_blp_rw_average = 0.395498
GrpLevelPara = 2.230533 

BW Util details:
bwutil = 0.106946 
total_CMD = 97264 
util_bw = 10402 
Wasted_Col = 20070 
Wasted_Row = 5049 
Idle = 61743 

BW Util Bottlenecks: 
RCDc_limit = 21885 
RCDWRc_limit = 8706 
WTRc_limit = 7218 
RTWc_limit = 29986 
CCDLc_limit = 5832 
rwq = 0 
CCDLc_limit_alone = 3537 
WTRc_limit_alone = 6576 
RTWc_limit_alone = 28333 

Commands details: 
total_CMD = 97264 
n_nop = 81187 
Read = 7010 
Write = 0 
L2_Alloc = 0 
L2_WB = 3392 
n_act = 4032 
n_pre = 4016 
n_ref = 0 
n_req = 8841 
total_req = 10402 

Dual Bus Interface Util: 
issued_total_row = 8048 
issued_total_col = 10402 
Row_Bus_Util =  0.082744 
CoL_Bus_Util = 0.106946 
Either_Row_CoL_Bus_Util = 0.165292 
Issued_on_Two_Bus_Simul_Util = 0.024398 
issued_two_Eff = 0.147602 
queue_avg = 2.848721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.84872
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81640 n_act=3926 n_pre=3910 n_ref_event=0 n_req=8583 n_rd=6822 n_rd_L2_A=0 n_write=0 n_wr_bk=3183 bw_util=0.1029
n_activity=41414 dram_eff=0.2416
bk0: 480a 86644i bk1: 446a 85324i bk2: 444a 86648i bk3: 452a 86707i bk4: 434a 87150i bk5: 427a 87621i bk6: 393a 86834i bk7: 399a 87911i bk8: 412a 86451i bk9: 365a 86735i bk10: 428a 86595i bk11: 405a 86894i bk12: 457a 85966i bk13: 450a 85689i bk14: 395a 86866i bk15: 435a 86383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542584
Row_Buffer_Locality_read = 0.641308
Row_Buffer_Locality_write = 0.160136
Bank_Level_Parallism = 5.154113
Bank_Level_Parallism_Col = 3.315130
Bank_Level_Parallism_Ready = 1.518641
write_to_read_ratio_blp_rw_average = 0.399413
GrpLevelPara = 2.243900 

BW Util details:
bwutil = 0.102864 
total_CMD = 97264 
util_bw = 10005 
Wasted_Col = 19916 
Wasted_Row = 4690 
Idle = 62653 

BW Util Bottlenecks: 
RCDc_limit = 21475 
RCDWRc_limit = 8650 
WTRc_limit = 6665 
RTWc_limit = 30669 
CCDLc_limit = 5799 
rwq = 0 
CCDLc_limit_alone = 3587 
WTRc_limit_alone = 6131 
RTWc_limit_alone = 28991 

Commands details: 
total_CMD = 97264 
n_nop = 81640 
Read = 6822 
Write = 0 
L2_Alloc = 0 
L2_WB = 3183 
n_act = 3926 
n_pre = 3910 
n_ref = 0 
n_req = 8583 
total_req = 10005 

Dual Bus Interface Util: 
issued_total_row = 7836 
issued_total_col = 10005 
Row_Bus_Util =  0.080564 
CoL_Bus_Util = 0.102864 
Either_Row_CoL_Bus_Util = 0.160635 
Issued_on_Two_Bus_Simul_Util = 0.022794 
issued_two_Eff = 0.141897 
queue_avg = 2.407818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40782
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81428 n_act=3951 n_pre=3935 n_ref_event=0 n_req=8623 n_rd=6797 n_rd_L2_A=0 n_write=0 n_wr_bk=3412 bw_util=0.105
n_activity=42716 dram_eff=0.239
bk0: 474a 85256i bk1: 446a 85164i bk2: 451a 86698i bk3: 473a 86177i bk4: 444a 85968i bk5: 428a 88060i bk6: 376a 87217i bk7: 385a 87997i bk8: 398a 86747i bk9: 406a 86889i bk10: 379a 87632i bk11: 412a 86634i bk12: 483a 84041i bk13: 394a 87448i bk14: 424a 87432i bk15: 424a 85910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.541807
Row_Buffer_Locality_read = 0.640282
Row_Buffer_Locality_write = 0.175246
Bank_Level_Parallism = 5.105100
Bank_Level_Parallism_Col = 3.306399
Bank_Level_Parallism_Ready = 1.559310
write_to_read_ratio_blp_rw_average = 0.396778
GrpLevelPara = 2.215472 

BW Util details:
bwutil = 0.104962 
total_CMD = 97264 
util_bw = 10209 
Wasted_Col = 19934 
Wasted_Row = 5033 
Idle = 62088 

BW Util Bottlenecks: 
RCDc_limit = 21122 
RCDWRc_limit = 8912 
WTRc_limit = 6924 
RTWc_limit = 29866 
CCDLc_limit = 5865 
rwq = 0 
CCDLc_limit_alone = 3682 
WTRc_limit_alone = 6378 
RTWc_limit_alone = 28229 

Commands details: 
total_CMD = 97264 
n_nop = 81428 
Read = 6797 
Write = 0 
L2_Alloc = 0 
L2_WB = 3412 
n_act = 3951 
n_pre = 3935 
n_ref = 0 
n_req = 8623 
total_req = 10209 

Dual Bus Interface Util: 
issued_total_row = 7886 
issued_total_col = 10209 
Row_Bus_Util =  0.081078 
CoL_Bus_Util = 0.104962 
Either_Row_CoL_Bus_Util = 0.162815 
Issued_on_Two_Bus_Simul_Util = 0.023225 
issued_two_Eff = 0.142650 
queue_avg = 2.484804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=2.4848
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81730 n_act=3830 n_pre=3814 n_ref_event=0 n_req=8519 n_rd=6789 n_rd_L2_A=0 n_write=0 n_wr_bk=3188 bw_util=0.1026
n_activity=42670 dram_eff=0.2338
bk0: 444a 86850i bk1: 446a 86067i bk2: 443a 87442i bk3: 437a 87187i bk4: 436a 88129i bk5: 435a 87996i bk6: 406a 86961i bk7: 363a 88195i bk8: 403a 88629i bk9: 379a 87748i bk10: 383a 87725i bk11: 436a 87138i bk12: 455a 85928i bk13: 422a 86987i bk14: 457a 86779i bk15: 444a 85707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550417
Row_Buffer_Locality_read = 0.649138
Row_Buffer_Locality_write = 0.163006
Bank_Level_Parallism = 4.788543
Bank_Level_Parallism_Col = 3.102731
Bank_Level_Parallism_Ready = 1.486719
write_to_read_ratio_blp_rw_average = 0.393041
GrpLevelPara = 2.162667 

BW Util details:
bwutil = 0.102576 
total_CMD = 97264 
util_bw = 9977 
Wasted_Col = 20172 
Wasted_Row = 5201 
Idle = 61914 

BW Util Bottlenecks: 
RCDc_limit = 20961 
RCDWRc_limit = 8671 
WTRc_limit = 6363 
RTWc_limit = 27820 
CCDLc_limit = 5409 
rwq = 0 
CCDLc_limit_alone = 3414 
WTRc_limit_alone = 5852 
RTWc_limit_alone = 26336 

Commands details: 
total_CMD = 97264 
n_nop = 81730 
Read = 6789 
Write = 0 
L2_Alloc = 0 
L2_WB = 3188 
n_act = 3830 
n_pre = 3814 
n_ref = 0 
n_req = 8519 
total_req = 9977 

Dual Bus Interface Util: 
issued_total_row = 7644 
issued_total_col = 9977 
Row_Bus_Util =  0.078590 
CoL_Bus_Util = 0.102576 
Either_Row_CoL_Bus_Util = 0.159710 
Issued_on_Two_Bus_Simul_Util = 0.021457 
issued_two_Eff = 0.134350 
queue_avg = 2.171872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=2.17187
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81524 n_act=3896 n_pre=3880 n_ref_event=0 n_req=8670 n_rd=6855 n_rd_L2_A=0 n_write=0 n_wr_bk=3348 bw_util=0.1049
n_activity=42189 dram_eff=0.2418
bk0: 468a 86140i bk1: 499a 85238i bk2: 412a 86916i bk3: 402a 87864i bk4: 448a 88734i bk5: 481a 86988i bk6: 386a 87500i bk7: 370a 87239i bk8: 424a 86478i bk9: 433a 85986i bk10: 425a 86684i bk11: 401a 86945i bk12: 378a 87659i bk13: 459a 85830i bk14: 432a 86768i bk15: 437a 86438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550634
Row_Buffer_Locality_read = 0.649161
Row_Buffer_Locality_write = 0.178512
Bank_Level_Parallism = 5.049405
Bank_Level_Parallism_Col = 3.259833
Bank_Level_Parallism_Ready = 1.530138
write_to_read_ratio_blp_rw_average = 0.397587
GrpLevelPara = 2.225994 

BW Util details:
bwutil = 0.104900 
total_CMD = 97264 
util_bw = 10203 
Wasted_Col = 19624 
Wasted_Row = 4927 
Idle = 62510 

BW Util Bottlenecks: 
RCDc_limit = 20827 
RCDWRc_limit = 8913 
WTRc_limit = 6913 
RTWc_limit = 28633 
CCDLc_limit = 5639 
rwq = 0 
CCDLc_limit_alone = 3533 
WTRc_limit_alone = 6288 
RTWc_limit_alone = 27152 

Commands details: 
total_CMD = 97264 
n_nop = 81524 
Read = 6855 
Write = 0 
L2_Alloc = 0 
L2_WB = 3348 
n_act = 3896 
n_pre = 3880 
n_ref = 0 
n_req = 8670 
total_req = 10203 

Dual Bus Interface Util: 
issued_total_row = 7776 
issued_total_col = 10203 
Row_Bus_Util =  0.079947 
CoL_Bus_Util = 0.104900 
Either_Row_CoL_Bus_Util = 0.161828 
Issued_on_Two_Bus_Simul_Util = 0.023020 
issued_two_Eff = 0.142249 
queue_avg = 2.500617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50062
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81343 n_act=3976 n_pre=3960 n_ref_event=0 n_req=8656 n_rd=6895 n_rd_L2_A=0 n_write=0 n_wr_bk=3246 bw_util=0.1043
n_activity=43058 dram_eff=0.2355
bk0: 425a 84875i bk1: 465a 85115i bk2: 473a 85816i bk3: 439a 87149i bk4: 418a 88087i bk5: 476a 85976i bk6: 385a 87686i bk7: 389a 88083i bk8: 473a 85774i bk9: 381a 87121i bk10: 385a 87265i bk11: 422a 87199i bk12: 440a 85485i bk13: 467a 85317i bk14: 429a 87034i bk15: 428a 86660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540665
Row_Buffer_Locality_read = 0.636403
Row_Buffer_Locality_write = 0.165815
Bank_Level_Parallism = 5.077556
Bank_Level_Parallism_Col = 3.301975
Bank_Level_Parallism_Ready = 1.520363
write_to_read_ratio_blp_rw_average = 0.393030
GrpLevelPara = 2.225509 

BW Util details:
bwutil = 0.104263 
total_CMD = 97264 
util_bw = 10141 
Wasted_Col = 20200 
Wasted_Row = 5156 
Idle = 61767 

BW Util Bottlenecks: 
RCDc_limit = 21964 
RCDWRc_limit = 8823 
WTRc_limit = 6594 
RTWc_limit = 30856 
CCDLc_limit = 5870 
rwq = 0 
CCDLc_limit_alone = 3642 
WTRc_limit_alone = 6050 
RTWc_limit_alone = 29172 

Commands details: 
total_CMD = 97264 
n_nop = 81343 
Read = 6895 
Write = 0 
L2_Alloc = 0 
L2_WB = 3246 
n_act = 3976 
n_pre = 3960 
n_ref = 0 
n_req = 8656 
total_req = 10141 

Dual Bus Interface Util: 
issued_total_row = 7936 
issued_total_col = 10141 
Row_Bus_Util =  0.081592 
CoL_Bus_Util = 0.104263 
Either_Row_CoL_Bus_Util = 0.163689 
Issued_on_Two_Bus_Simul_Util = 0.022166 
issued_two_Eff = 0.135419 
queue_avg = 2.510312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51031
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81285 n_act=4013 n_pre=3997 n_ref_event=0 n_req=8784 n_rd=6966 n_rd_L2_A=0 n_write=0 n_wr_bk=3417 bw_util=0.1068
n_activity=42333 dram_eff=0.2453
bk0: 483a 86159i bk1: 467a 85315i bk2: 457a 85269i bk3: 458a 86309i bk4: 416a 88449i bk5: 495a 86102i bk6: 372a 87874i bk7: 405a 86103i bk8: 388a 86503i bk9: 471a 85221i bk10: 424a 85718i bk11: 377a 88091i bk12: 443a 85497i bk13: 443a 85451i bk14: 460a 86195i bk15: 407a 87091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543147
Row_Buffer_Locality_read = 0.641401
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 5.196237
Bank_Level_Parallism_Col = 3.406131
Bank_Level_Parallism_Ready = 1.563614
write_to_read_ratio_blp_rw_average = 0.399529
GrpLevelPara = 2.275176 

BW Util details:
bwutil = 0.106751 
total_CMD = 97264 
util_bw = 10383 
Wasted_Col = 19763 
Wasted_Row = 5199 
Idle = 61919 

BW Util Bottlenecks: 
RCDc_limit = 21407 
RCDWRc_limit = 8853 
WTRc_limit = 6937 
RTWc_limit = 30614 
CCDLc_limit = 5727 
rwq = 0 
CCDLc_limit_alone = 3538 
WTRc_limit_alone = 6386 
RTWc_limit_alone = 28976 

Commands details: 
total_CMD = 97264 
n_nop = 81285 
Read = 6966 
Write = 0 
L2_Alloc = 0 
L2_WB = 3417 
n_act = 4013 
n_pre = 3997 
n_ref = 0 
n_req = 8784 
total_req = 10383 

Dual Bus Interface Util: 
issued_total_row = 8010 
issued_total_col = 10383 
Row_Bus_Util =  0.082353 
CoL_Bus_Util = 0.106751 
Either_Row_CoL_Bus_Util = 0.164285 
Issued_on_Two_Bus_Simul_Util = 0.024819 
issued_two_Eff = 0.151073 
queue_avg = 2.732388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.73239
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=80978 n_act=4140 n_pre=4124 n_ref_event=0 n_req=8890 n_rd=7054 n_rd_L2_A=0 n_write=0 n_wr_bk=3377 bw_util=0.1072
n_activity=43569 dram_eff=0.2394
bk0: 449a 86774i bk1: 446a 85610i bk2: 491a 85033i bk3: 450a 85760i bk4: 428a 88161i bk5: 528a 85379i bk6: 422a 85618i bk7: 378a 87956i bk8: 401a 86344i bk9: 443a 84928i bk10: 404a 86153i bk11: 458a 86363i bk12: 409a 86742i bk13: 408a 86372i bk14: 481a 85239i bk15: 458a 85099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534308
Row_Buffer_Locality_read = 0.634250
Row_Buffer_Locality_write = 0.150327
Bank_Level_Parallism = 5.183999
Bank_Level_Parallism_Col = 3.343792
Bank_Level_Parallism_Ready = 1.561404
write_to_read_ratio_blp_rw_average = 0.399380
GrpLevelPara = 2.272742 

BW Util details:
bwutil = 0.107244 
total_CMD = 97264 
util_bw = 10431 
Wasted_Col = 20474 
Wasted_Row = 5280 
Idle = 61079 

BW Util Bottlenecks: 
RCDc_limit = 22200 
RCDWRc_limit = 9176 
WTRc_limit = 6746 
RTWc_limit = 31494 
CCDLc_limit = 5842 
rwq = 0 
CCDLc_limit_alone = 3657 
WTRc_limit_alone = 6234 
RTWc_limit_alone = 29821 

Commands details: 
total_CMD = 97264 
n_nop = 80978 
Read = 7054 
Write = 0 
L2_Alloc = 0 
L2_WB = 3377 
n_act = 4140 
n_pre = 4124 
n_ref = 0 
n_req = 8890 
total_req = 10431 

Dual Bus Interface Util: 
issued_total_row = 8264 
issued_total_col = 10431 
Row_Bus_Util =  0.084965 
CoL_Bus_Util = 0.107244 
Either_Row_CoL_Bus_Util = 0.167441 
Issued_on_Two_Bus_Simul_Util = 0.024768 
issued_two_Eff = 0.147918 
queue_avg = 2.493913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49391
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81462 n_act=3961 n_pre=3945 n_ref_event=0 n_req=8613 n_rd=6795 n_rd_L2_A=0 n_write=0 n_wr_bk=3415 bw_util=0.105
n_activity=41840 dram_eff=0.244
bk0: 426a 86400i bk1: 461a 85116i bk2: 440a 86953i bk3: 421a 86988i bk4: 452a 88114i bk5: 419a 88050i bk6: 391a 87027i bk7: 357a 87989i bk8: 446a 85470i bk9: 409a 86184i bk10: 431a 85300i bk11: 395a 86986i bk12: 426a 85839i bk13: 421a 86005i bk14: 455a 85813i bk15: 445a 86727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540114
Row_Buffer_Locality_read = 0.646063
Row_Buffer_Locality_write = 0.144114
Bank_Level_Parallism = 5.180462
Bank_Level_Parallism_Col = 3.347176
Bank_Level_Parallism_Ready = 1.522233
write_to_read_ratio_blp_rw_average = 0.408482
GrpLevelPara = 2.258657 

BW Util details:
bwutil = 0.104972 
total_CMD = 97264 
util_bw = 10210 
Wasted_Col = 19575 
Wasted_Row = 4937 
Idle = 62542 

BW Util Bottlenecks: 
RCDc_limit = 20865 
RCDWRc_limit = 8970 
WTRc_limit = 6797 
RTWc_limit = 30231 
CCDLc_limit = 5918 
rwq = 0 
CCDLc_limit_alone = 3765 
WTRc_limit_alone = 6321 
RTWc_limit_alone = 28554 

Commands details: 
total_CMD = 97264 
n_nop = 81462 
Read = 6795 
Write = 0 
L2_Alloc = 0 
L2_WB = 3415 
n_act = 3961 
n_pre = 3945 
n_ref = 0 
n_req = 8613 
total_req = 10210 

Dual Bus Interface Util: 
issued_total_row = 7906 
issued_total_col = 10210 
Row_Bus_Util =  0.081284 
CoL_Bus_Util = 0.104972 
Either_Row_CoL_Bus_Util = 0.162465 
Issued_on_Two_Bus_Simul_Util = 0.023791 
issued_two_Eff = 0.146437 
queue_avg = 2.480054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48005
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81085 n_act=4055 n_pre=4039 n_ref_event=0 n_req=8815 n_rd=6913 n_rd_L2_A=0 n_write=0 n_wr_bk=3543 bw_util=0.1075
n_activity=42661 dram_eff=0.2451
bk0: 477a 85720i bk1: 450a 85121i bk2: 445a 85059i bk3: 438a 86458i bk4: 449a 87448i bk5: 469a 87097i bk6: 382a 87262i bk7: 365a 87680i bk8: 403a 86848i bk9: 420a 85833i bk10: 419a 85877i bk11: 440a 85101i bk12: 444a 85822i bk13: 408a 86925i bk14: 451a 85677i bk15: 453a 85064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539989
Row_Buffer_Locality_read = 0.642847
Row_Buffer_Locality_write = 0.166141
Bank_Level_Parallism = 5.266574
Bank_Level_Parallism_Col = 3.431301
Bank_Level_Parallism_Ready = 1.589518
write_to_read_ratio_blp_rw_average = 0.410390
GrpLevelPara = 2.279269 

BW Util details:
bwutil = 0.107501 
total_CMD = 97264 
util_bw = 10456 
Wasted_Col = 19783 
Wasted_Row = 5087 
Idle = 61938 

BW Util Bottlenecks: 
RCDc_limit = 21163 
RCDWRc_limit = 9256 
WTRc_limit = 6859 
RTWc_limit = 31598 
CCDLc_limit = 5606 
rwq = 0 
CCDLc_limit_alone = 3448 
WTRc_limit_alone = 6319 
RTWc_limit_alone = 29980 

Commands details: 
total_CMD = 97264 
n_nop = 81085 
Read = 6913 
Write = 0 
L2_Alloc = 0 
L2_WB = 3543 
n_act = 4055 
n_pre = 4039 
n_ref = 0 
n_req = 8815 
total_req = 10456 

Dual Bus Interface Util: 
issued_total_row = 8094 
issued_total_col = 10456 
Row_Bus_Util =  0.083217 
CoL_Bus_Util = 0.107501 
Either_Row_CoL_Bus_Util = 0.166341 
Issued_on_Two_Bus_Simul_Util = 0.024377 
issued_two_Eff = 0.146548 
queue_avg = 2.740222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74022
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81291 n_act=3979 n_pre=3963 n_ref_event=0 n_req=8791 n_rd=6935 n_rd_L2_A=0 n_write=0 n_wr_bk=3432 bw_util=0.1066
n_activity=42793 dram_eff=0.2423
bk0: 498a 84917i bk1: 449a 86264i bk2: 482a 85850i bk3: 424a 86780i bk4: 407a 88050i bk5: 449a 86971i bk6: 355a 88367i bk7: 409a 87084i bk8: 412a 86399i bk9: 426a 86121i bk10: 405a 85919i bk11: 428a 86174i bk12: 417a 86311i bk13: 445a 85021i bk14: 456a 86197i bk15: 473a 85878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547378
Row_Buffer_Locality_read = 0.647152
Row_Buffer_Locality_write = 0.174569
Bank_Level_Parallism = 5.166903
Bank_Level_Parallism_Col = 3.387094
Bank_Level_Parallism_Ready = 1.587344
write_to_read_ratio_blp_rw_average = 0.408766
GrpLevelPara = 2.250076 

BW Util details:
bwutil = 0.106586 
total_CMD = 97264 
util_bw = 10367 
Wasted_Col = 19916 
Wasted_Row = 5079 
Idle = 61902 

BW Util Bottlenecks: 
RCDc_limit = 21185 
RCDWRc_limit = 8849 
WTRc_limit = 6830 
RTWc_limit = 30250 
CCDLc_limit = 6066 
rwq = 0 
CCDLc_limit_alone = 3810 
WTRc_limit_alone = 6239 
RTWc_limit_alone = 28585 

Commands details: 
total_CMD = 97264 
n_nop = 81291 
Read = 6935 
Write = 0 
L2_Alloc = 0 
L2_WB = 3432 
n_act = 3979 
n_pre = 3963 
n_ref = 0 
n_req = 8791 
total_req = 10367 

Dual Bus Interface Util: 
issued_total_row = 7942 
issued_total_col = 10367 
Row_Bus_Util =  0.081654 
CoL_Bus_Util = 0.106586 
Either_Row_CoL_Bus_Util = 0.164223 
Issued_on_Two_Bus_Simul_Util = 0.024017 
issued_two_Eff = 0.146247 
queue_avg = 2.686749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68675
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81866 n_act=3823 n_pre=3807 n_ref_event=0 n_req=8397 n_rd=6637 n_rd_L2_A=0 n_write=0 n_wr_bk=3229 bw_util=0.1014
n_activity=41573 dram_eff=0.2373
bk0: 466a 85830i bk1: 447a 86467i bk2: 421a 87220i bk3: 446a 87153i bk4: 463a 88093i bk5: 417a 88396i bk6: 388a 87454i bk7: 369a 87522i bk8: 395a 86203i bk9: 393a 87331i bk10: 372a 88367i bk11: 394a 87013i bk12: 431a 86806i bk13: 388a 87566i bk14: 413a 87561i bk15: 434a 86142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544718
Row_Buffer_Locality_read = 0.644418
Row_Buffer_Locality_write = 0.168750
Bank_Level_Parallism = 4.937429
Bank_Level_Parallism_Col = 3.171494
Bank_Level_Parallism_Ready = 1.507196
write_to_read_ratio_blp_rw_average = 0.389341
GrpLevelPara = 2.178138 

BW Util details:
bwutil = 0.101435 
total_CMD = 97264 
util_bw = 9866 
Wasted_Col = 19541 
Wasted_Row = 4922 
Idle = 62935 

BW Util Bottlenecks: 
RCDc_limit = 20645 
RCDWRc_limit = 8830 
WTRc_limit = 7131 
RTWc_limit = 27218 
CCDLc_limit = 5644 
rwq = 0 
CCDLc_limit_alone = 3625 
WTRc_limit_alone = 6528 
RTWc_limit_alone = 25802 

Commands details: 
total_CMD = 97264 
n_nop = 81866 
Read = 6637 
Write = 0 
L2_Alloc = 0 
L2_WB = 3229 
n_act = 3823 
n_pre = 3807 
n_ref = 0 
n_req = 8397 
total_req = 9866 

Dual Bus Interface Util: 
issued_total_row = 7630 
issued_total_col = 9866 
Row_Bus_Util =  0.078446 
CoL_Bus_Util = 0.101435 
Either_Row_CoL_Bus_Util = 0.158311 
Issued_on_Two_Bus_Simul_Util = 0.021570 
issued_two_Eff = 0.136251 
queue_avg = 2.170783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.17078
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=80943 n_act=4075 n_pre=4059 n_ref_event=0 n_req=8942 n_rd=7086 n_rd_L2_A=0 n_write=0 n_wr_bk=3484 bw_util=0.1087
n_activity=43271 dram_eff=0.2443
bk0: 470a 85817i bk1: 450a 85071i bk2: 523a 85008i bk3: 450a 86517i bk4: 479a 87235i bk5: 472a 87744i bk6: 422a 87090i bk7: 395a 86637i bk8: 454a 86141i bk9: 416a 87242i bk10: 406a 86290i bk11: 400a 86185i bk12: 416a 86898i bk13: 428a 86407i bk14: 467a 84696i bk15: 438a 84969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544285
Row_Buffer_Locality_read = 0.641264
Row_Buffer_Locality_write = 0.174030
Bank_Level_Parallism = 5.208340
Bank_Level_Parallism_Col = 3.367589
Bank_Level_Parallism_Ready = 1.553926
write_to_read_ratio_blp_rw_average = 0.396322
GrpLevelPara = 2.264656 

BW Util details:
bwutil = 0.108673 
total_CMD = 97264 
util_bw = 10570 
Wasted_Col = 19919 
Wasted_Row = 5073 
Idle = 61702 

BW Util Bottlenecks: 
RCDc_limit = 21891 
RCDWRc_limit = 8960 
WTRc_limit = 6943 
RTWc_limit = 30137 
CCDLc_limit = 5970 
rwq = 0 
CCDLc_limit_alone = 3726 
WTRc_limit_alone = 6373 
RTWc_limit_alone = 28463 

Commands details: 
total_CMD = 97264 
n_nop = 80943 
Read = 7086 
Write = 0 
L2_Alloc = 0 
L2_WB = 3484 
n_act = 4075 
n_pre = 4059 
n_ref = 0 
n_req = 8942 
total_req = 10570 

Dual Bus Interface Util: 
issued_total_row = 8134 
issued_total_col = 10570 
Row_Bus_Util =  0.083628 
CoL_Bus_Util = 0.108673 
Either_Row_CoL_Bus_Util = 0.167801 
Issued_on_Two_Bus_Simul_Util = 0.024500 
issued_two_Eff = 0.146008 
queue_avg = 2.648411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64841
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81422 n_act=3998 n_pre=3982 n_ref_event=0 n_req=8620 n_rd=6839 n_rd_L2_A=0 n_write=0 n_wr_bk=3304 bw_util=0.1043
n_activity=42873 dram_eff=0.2366
bk0: 434a 86574i bk1: 444a 85813i bk2: 466a 86535i bk3: 453a 85768i bk4: 435a 86977i bk5: 430a 87308i bk6: 369a 86964i bk7: 381a 86539i bk8: 415a 87227i bk9: 398a 86759i bk10: 440a 86008i bk11: 407a 86887i bk12: 446a 85122i bk13: 395a 87518i bk14: 485a 86112i bk15: 441a 85694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536195
Row_Buffer_Locality_read = 0.633718
Row_Buffer_Locality_write = 0.161707
Bank_Level_Parallism = 5.127567
Bank_Level_Parallism_Col = 3.332760
Bank_Level_Parallism_Ready = 1.581978
write_to_read_ratio_blp_rw_average = 0.389668
GrpLevelPara = 2.229099 

BW Util details:
bwutil = 0.104283 
total_CMD = 97264 
util_bw = 10143 
Wasted_Col = 20059 
Wasted_Row = 5105 
Idle = 61957 

BW Util Bottlenecks: 
RCDc_limit = 21875 
RCDWRc_limit = 8905 
WTRc_limit = 6460 
RTWc_limit = 29987 
CCDLc_limit = 5812 
rwq = 0 
CCDLc_limit_alone = 3653 
WTRc_limit_alone = 5991 
RTWc_limit_alone = 28297 

Commands details: 
total_CMD = 97264 
n_nop = 81422 
Read = 6839 
Write = 0 
L2_Alloc = 0 
L2_WB = 3304 
n_act = 3998 
n_pre = 3982 
n_ref = 0 
n_req = 8620 
total_req = 10143 

Dual Bus Interface Util: 
issued_total_row = 7980 
issued_total_col = 10143 
Row_Bus_Util =  0.082045 
CoL_Bus_Util = 0.104283 
Either_Row_CoL_Bus_Util = 0.162876 
Issued_on_Two_Bus_Simul_Util = 0.023452 
issued_two_Eff = 0.143984 
queue_avg = 2.478307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47831
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81089 n_act=4076 n_pre=4060 n_ref_event=0 n_req=8796 n_rd=6993 n_rd_L2_A=0 n_write=0 n_wr_bk=3381 bw_util=0.1067
n_activity=43829 dram_eff=0.2367
bk0: 445a 85654i bk1: 457a 86738i bk2: 461a 85768i bk3: 451a 86346i bk4: 473a 86951i bk5: 415a 87902i bk6: 405a 86396i bk7: 404a 86899i bk8: 442a 86452i bk9: 409a 85989i bk10: 429a 86038i bk11: 431a 86320i bk12: 437a 86107i bk13: 434a 85720i bk14: 473a 86041i bk15: 427a 87250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536608
Row_Buffer_Locality_read = 0.633491
Row_Buffer_Locality_write = 0.160843
Bank_Level_Parallism = 5.055389
Bank_Level_Parallism_Col = 3.292443
Bank_Level_Parallism_Ready = 1.548390
write_to_read_ratio_blp_rw_average = 0.387010
GrpLevelPara = 2.237635 

BW Util details:
bwutil = 0.106658 
total_CMD = 97264 
util_bw = 10374 
Wasted_Col = 20289 
Wasted_Row = 5427 
Idle = 61174 

BW Util Bottlenecks: 
RCDc_limit = 22113 
RCDWRc_limit = 8946 
WTRc_limit = 6551 
RTWc_limit = 29788 
CCDLc_limit = 5766 
rwq = 0 
CCDLc_limit_alone = 3632 
WTRc_limit_alone = 6024 
RTWc_limit_alone = 28181 

Commands details: 
total_CMD = 97264 
n_nop = 81089 
Read = 6993 
Write = 0 
L2_Alloc = 0 
L2_WB = 3381 
n_act = 4076 
n_pre = 4060 
n_ref = 0 
n_req = 8796 
total_req = 10374 

Dual Bus Interface Util: 
issued_total_row = 8136 
issued_total_col = 10374 
Row_Bus_Util =  0.083649 
CoL_Bus_Util = 0.106658 
Either_Row_CoL_Bus_Util = 0.166300 
Issued_on_Two_Bus_Simul_Util = 0.024007 
issued_two_Eff = 0.144359 
queue_avg = 2.388232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=2.38823
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81210 n_act=3988 n_pre=3972 n_ref_event=0 n_req=8831 n_rd=7036 n_rd_L2_A=0 n_write=0 n_wr_bk=3340 bw_util=0.1067
n_activity=42807 dram_eff=0.2424
bk0: 501a 84271i bk1: 487a 85672i bk2: 430a 86863i bk3: 439a 86879i bk4: 494a 87083i bk5: 448a 87800i bk6: 353a 87343i bk7: 372a 87475i bk8: 404a 86505i bk9: 440a 86430i bk10: 454a 84943i bk11: 431a 86666i bk12: 437a 85978i bk13: 432a 86474i bk14: 437a 85769i bk15: 477a 85717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548409
Row_Buffer_Locality_read = 0.644258
Row_Buffer_Locality_write = 0.172702
Bank_Level_Parallism = 5.127697
Bank_Level_Parallism_Col = 3.369616
Bank_Level_Parallism_Ready = 1.592907
write_to_read_ratio_blp_rw_average = 0.392230
GrpLevelPara = 2.244910 

BW Util details:
bwutil = 0.106679 
total_CMD = 97264 
util_bw = 10376 
Wasted_Col = 19945 
Wasted_Row = 5404 
Idle = 61539 

BW Util Bottlenecks: 
RCDc_limit = 21518 
RCDWRc_limit = 8647 
WTRc_limit = 6642 
RTWc_limit = 30055 
CCDLc_limit = 5675 
rwq = 0 
CCDLc_limit_alone = 3528 
WTRc_limit_alone = 6090 
RTWc_limit_alone = 28460 

Commands details: 
total_CMD = 97264 
n_nop = 81210 
Read = 7036 
Write = 0 
L2_Alloc = 0 
L2_WB = 3340 
n_act = 3988 
n_pre = 3972 
n_ref = 0 
n_req = 8831 
total_req = 10376 

Dual Bus Interface Util: 
issued_total_row = 7960 
issued_total_col = 10376 
Row_Bus_Util =  0.081839 
CoL_Bus_Util = 0.106679 
Either_Row_CoL_Bus_Util = 0.165056 
Issued_on_Two_Bus_Simul_Util = 0.023462 
issued_two_Eff = 0.142145 
queue_avg = 2.612642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61264
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81014 n_act=4019 n_pre=4003 n_ref_event=0 n_req=8982 n_rd=7121 n_rd_L2_A=0 n_write=0 n_wr_bk=3531 bw_util=0.1095
n_activity=43880 dram_eff=0.2428
bk0: 461a 85699i bk1: 480a 85690i bk2: 474a 85550i bk3: 453a 86326i bk4: 480a 86646i bk5: 482a 87057i bk6: 368a 87242i bk7: 429a 86753i bk8: 435a 85455i bk9: 464a 85233i bk10: 389a 87863i bk11: 385a 87151i bk12: 445a 86496i bk13: 495a 84224i bk14: 429a 86859i bk15: 452a 86340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552550
Row_Buffer_Locality_read = 0.652717
Row_Buffer_Locality_write = 0.169264
Bank_Level_Parallism = 5.109795
Bank_Level_Parallism_Col = 3.378525
Bank_Level_Parallism_Ready = 1.565528
write_to_read_ratio_blp_rw_average = 0.399799
GrpLevelPara = 2.224335 

BW Util details:
bwutil = 0.109516 
total_CMD = 97264 
util_bw = 10652 
Wasted_Col = 20041 
Wasted_Row = 5438 
Idle = 61133 

BW Util Bottlenecks: 
RCDc_limit = 21347 
RCDWRc_limit = 8770 
WTRc_limit = 6843 
RTWc_limit = 30730 
CCDLc_limit = 6166 
rwq = 0 
CCDLc_limit_alone = 3821 
WTRc_limit_alone = 6217 
RTWc_limit_alone = 29011 

Commands details: 
total_CMD = 97264 
n_nop = 81014 
Read = 7121 
Write = 0 
L2_Alloc = 0 
L2_WB = 3531 
n_act = 4019 
n_pre = 4003 
n_ref = 0 
n_req = 8982 
total_req = 10652 

Dual Bus Interface Util: 
issued_total_row = 8022 
issued_total_col = 10652 
Row_Bus_Util =  0.082477 
CoL_Bus_Util = 0.109516 
Either_Row_CoL_Bus_Util = 0.167071 
Issued_on_Two_Bus_Simul_Util = 0.024922 
issued_two_Eff = 0.149169 
queue_avg = 2.820273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.82027
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81449 n_act=3965 n_pre=3949 n_ref_event=0 n_req=8728 n_rd=6938 n_rd_L2_A=0 n_write=0 n_wr_bk=3254 bw_util=0.1048
n_activity=42730 dram_eff=0.2385
bk0: 504a 84963i bk1: 460a 86294i bk2: 432a 87729i bk3: 447a 86078i bk4: 449a 87020i bk5: 473a 87175i bk6: 381a 87292i bk7: 372a 87440i bk8: 423a 86469i bk9: 410a 86234i bk10: 421a 87426i bk11: 422a 85829i bk12: 408a 85536i bk13: 414a 86516i bk14: 485a 85862i bk15: 437a 86093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545715
Row_Buffer_Locality_read = 0.648170
Row_Buffer_Locality_write = 0.148603
Bank_Level_Parallism = 5.132600
Bank_Level_Parallism_Col = 3.349333
Bank_Level_Parallism_Ready = 1.538952
write_to_read_ratio_blp_rw_average = 0.402332
GrpLevelPara = 2.248459 

BW Util details:
bwutil = 0.104787 
total_CMD = 97264 
util_bw = 10192 
Wasted_Col = 19869 
Wasted_Row = 5203 
Idle = 62000 

BW Util Bottlenecks: 
RCDc_limit = 21261 
RCDWRc_limit = 8980 
WTRc_limit = 6459 
RTWc_limit = 31140 
CCDLc_limit = 5825 
rwq = 0 
CCDLc_limit_alone = 3702 
WTRc_limit_alone = 5917 
RTWc_limit_alone = 29559 

Commands details: 
total_CMD = 97264 
n_nop = 81449 
Read = 6938 
Write = 0 
L2_Alloc = 0 
L2_WB = 3254 
n_act = 3965 
n_pre = 3949 
n_ref = 0 
n_req = 8728 
total_req = 10192 

Dual Bus Interface Util: 
issued_total_row = 7914 
issued_total_col = 10192 
Row_Bus_Util =  0.081366 
CoL_Bus_Util = 0.104787 
Either_Row_CoL_Bus_Util = 0.162599 
Issued_on_Two_Bus_Simul_Util = 0.023554 
issued_two_Eff = 0.144862 
queue_avg = 2.585520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58552
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81630 n_act=3849 n_pre=3833 n_ref_event=0 n_req=8595 n_rd=6800 n_rd_L2_A=0 n_write=0 n_wr_bk=3347 bw_util=0.1043
n_activity=41535 dram_eff=0.2443
bk0: 459a 85155i bk1: 458a 86549i bk2: 415a 87660i bk3: 456a 86420i bk4: 395a 89284i bk5: 466a 87656i bk6: 387a 87279i bk7: 372a 86827i bk8: 352a 88097i bk9: 414a 86677i bk10: 426a 86540i bk11: 430a 86067i bk12: 451a 86617i bk13: 417a 86080i bk14: 432a 87639i bk15: 470a 85982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552181
Row_Buffer_Locality_read = 0.650147
Row_Buffer_Locality_write = 0.181058
Bank_Level_Parallism = 5.069664
Bank_Level_Parallism_Col = 3.280879
Bank_Level_Parallism_Ready = 1.520154
write_to_read_ratio_blp_rw_average = 0.410078
GrpLevelPara = 2.230769 

BW Util details:
bwutil = 0.104324 
total_CMD = 97264 
util_bw = 10147 
Wasted_Col = 19608 
Wasted_Row = 4624 
Idle = 62885 

BW Util Bottlenecks: 
RCDc_limit = 20726 
RCDWRc_limit = 8748 
WTRc_limit = 5974 
RTWc_limit = 30591 
CCDLc_limit = 5758 
rwq = 0 
CCDLc_limit_alone = 3705 
WTRc_limit_alone = 5500 
RTWc_limit_alone = 29012 

Commands details: 
total_CMD = 97264 
n_nop = 81630 
Read = 6800 
Write = 0 
L2_Alloc = 0 
L2_WB = 3347 
n_act = 3849 
n_pre = 3833 
n_ref = 0 
n_req = 8595 
total_req = 10147 

Dual Bus Interface Util: 
issued_total_row = 7682 
issued_total_col = 10147 
Row_Bus_Util =  0.078981 
CoL_Bus_Util = 0.104324 
Either_Row_CoL_Bus_Util = 0.160738 
Issued_on_Two_Bus_Simul_Util = 0.022567 
issued_two_Eff = 0.140399 
queue_avg = 2.294970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29497
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81445 n_act=3942 n_pre=3926 n_ref_event=0 n_req=8644 n_rd=6863 n_rd_L2_A=0 n_write=0 n_wr_bk=3310 bw_util=0.1046
n_activity=43180 dram_eff=0.2356
bk0: 473a 85561i bk1: 421a 86139i bk2: 399a 88204i bk3: 488a 85431i bk4: 418a 87753i bk5: 493a 87107i bk6: 376a 88035i bk7: 372a 87657i bk8: 368a 87671i bk9: 430a 86330i bk10: 413a 87133i bk11: 397a 86837i bk12: 448a 86361i bk13: 450a 85730i bk14: 459a 86319i bk15: 458a 85427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543961
Row_Buffer_Locality_read = 0.642430
Row_Buffer_Locality_write = 0.164514
Bank_Level_Parallism = 4.975093
Bank_Level_Parallism_Col = 3.268178
Bank_Level_Parallism_Ready = 1.535240
write_to_read_ratio_blp_rw_average = 0.394395
GrpLevelPara = 2.209794 

BW Util details:
bwutil = 0.104592 
total_CMD = 97264 
util_bw = 10173 
Wasted_Col = 20119 
Wasted_Row = 5320 
Idle = 61652 

BW Util Bottlenecks: 
RCDc_limit = 21469 
RCDWRc_limit = 8740 
WTRc_limit = 6231 
RTWc_limit = 29671 
CCDLc_limit = 5533 
rwq = 0 
CCDLc_limit_alone = 3498 
WTRc_limit_alone = 5738 
RTWc_limit_alone = 28129 

Commands details: 
total_CMD = 97264 
n_nop = 81445 
Read = 6863 
Write = 0 
L2_Alloc = 0 
L2_WB = 3310 
n_act = 3942 
n_pre = 3926 
n_ref = 0 
n_req = 8644 
total_req = 10173 

Dual Bus Interface Util: 
issued_total_row = 7868 
issued_total_col = 10173 
Row_Bus_Util =  0.080893 
CoL_Bus_Util = 0.104592 
Either_Row_CoL_Bus_Util = 0.162640 
Issued_on_Two_Bus_Simul_Util = 0.022845 
issued_two_Eff = 0.140464 
queue_avg = 2.424237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42424
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81708 n_act=3809 n_pre=3793 n_ref_event=0 n_req=8589 n_rd=6836 n_rd_L2_A=0 n_write=0 n_wr_bk=3266 bw_util=0.1039
n_activity=41651 dram_eff=0.2425
bk0: 459a 85627i bk1: 456a 84880i bk2: 441a 87190i bk3: 439a 86947i bk4: 461a 87510i bk5: 449a 88003i bk6: 399a 87013i bk7: 356a 88528i bk8: 353a 88143i bk9: 419a 86823i bk10: 416a 87341i bk11: 377a 88044i bk12: 457a 86743i bk13: 485a 84359i bk14: 443a 87467i bk15: 426a 86875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556526
Row_Buffer_Locality_read = 0.657987
Row_Buffer_Locality_write = 0.160867
Bank_Level_Parallism = 5.087920
Bank_Level_Parallism_Col = 3.315285
Bank_Level_Parallism_Ready = 1.516927
write_to_read_ratio_blp_rw_average = 0.400550
GrpLevelPara = 2.257343 

BW Util details:
bwutil = 0.103862 
total_CMD = 97264 
util_bw = 10102 
Wasted_Col = 19091 
Wasted_Row = 4872 
Idle = 63199 

BW Util Bottlenecks: 
RCDc_limit = 20238 
RCDWRc_limit = 8636 
WTRc_limit = 6718 
RTWc_limit = 28613 
CCDLc_limit = 5582 
rwq = 0 
CCDLc_limit_alone = 3537 
WTRc_limit_alone = 6161 
RTWc_limit_alone = 27125 

Commands details: 
total_CMD = 97264 
n_nop = 81708 
Read = 6836 
Write = 0 
L2_Alloc = 0 
L2_WB = 3266 
n_act = 3809 
n_pre = 3793 
n_ref = 0 
n_req = 8589 
total_req = 10102 

Dual Bus Interface Util: 
issued_total_row = 7602 
issued_total_col = 10102 
Row_Bus_Util =  0.078158 
CoL_Bus_Util = 0.103862 
Either_Row_CoL_Bus_Util = 0.159936 
Issued_on_Two_Bus_Simul_Util = 0.022084 
issued_two_Eff = 0.138082 
queue_avg = 2.487251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48725
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97264 n_nop=81292 n_act=3976 n_pre=3960 n_ref_event=0 n_req=8719 n_rd=6897 n_rd_L2_A=0 n_write=0 n_wr_bk=3431 bw_util=0.1062
n_activity=43307 dram_eff=0.2385
bk0: 451a 85971i bk1: 439a 85586i bk2: 414a 87442i bk3: 480a 86730i bk4: 475a 87019i bk5: 462a 86693i bk6: 395a 87207i bk7: 377a 86788i bk8: 398a 86400i bk9: 417a 87076i bk10: 435a 86503i bk11: 395a 87552i bk12: 396a 86925i bk13: 466a 85224i bk14: 439a 86090i bk15: 458a 84632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543984
Row_Buffer_Locality_read = 0.646658
Row_Buffer_Locality_write = 0.155324
Bank_Level_Parallism = 5.073680
Bank_Level_Parallism_Col = 3.325144
Bank_Level_Parallism_Ready = 1.553253
write_to_read_ratio_blp_rw_average = 0.408209
GrpLevelPara = 2.227911 

BW Util details:
bwutil = 0.106185 
total_CMD = 97264 
util_bw = 10328 
Wasted_Col = 20169 
Wasted_Row = 5198 
Idle = 61569 

BW Util Bottlenecks: 
RCDc_limit = 21197 
RCDWRc_limit = 9123 
WTRc_limit = 6258 
RTWc_limit = 30782 
CCDLc_limit = 5880 
rwq = 0 
CCDLc_limit_alone = 3627 
WTRc_limit_alone = 5774 
RTWc_limit_alone = 29013 

Commands details: 
total_CMD = 97264 
n_nop = 81292 
Read = 6897 
Write = 0 
L2_Alloc = 0 
L2_WB = 3431 
n_act = 3976 
n_pre = 3960 
n_ref = 0 
n_req = 8719 
total_req = 10328 

Dual Bus Interface Util: 
issued_total_row = 7936 
issued_total_col = 10328 
Row_Bus_Util =  0.081592 
CoL_Bus_Util = 0.106185 
Either_Row_CoL_Bus_Util = 0.164213 
Issued_on_Two_Bus_Simul_Util = 0.023565 
issued_two_Eff = 0.143501 
queue_avg = 2.443741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44374

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18530, Miss = 5373, Miss_rate = 0.290, Pending_hits = 39, Reservation_fails = 461
L2_cache_bank[1]: Access = 17926, Miss = 5412, Miss_rate = 0.302, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[2]: Access = 18405, Miss = 5393, Miss_rate = 0.293, Pending_hits = 22, Reservation_fails = 154
L2_cache_bank[3]: Access = 17478, Miss = 5443, Miss_rate = 0.311, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[4]: Access = 18221, Miss = 5507, Miss_rate = 0.302, Pending_hits = 35, Reservation_fails = 225
L2_cache_bank[5]: Access = 17649, Miss = 5300, Miss_rate = 0.300, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[6]: Access = 17823, Miss = 5646, Miss_rate = 0.317, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 17682, Miss = 5364, Miss_rate = 0.303, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[8]: Access = 17833, Miss = 5339, Miss_rate = 0.299, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 17507, Miss = 5468, Miss_rate = 0.312, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[10]: Access = 17616, Miss = 5350, Miss_rate = 0.304, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[11]: Access = 17755, Miss = 5324, Miss_rate = 0.300, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[12]: Access = 17879, Miss = 5399, Miss_rate = 0.302, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[13]: Access = 17619, Miss = 5511, Miss_rate = 0.313, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 17630, Miss = 5495, Miss_rate = 0.312, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[15]: Access = 17508, Miss = 5198, Miss_rate = 0.297, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[16]: Access = 17626, Miss = 5316, Miss_rate = 0.302, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[17]: Access = 17770, Miss = 5299, Miss_rate = 0.298, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[18]: Access = 18112, Miss = 5529, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[19]: Access = 18067, Miss = 5622, Miss_rate = 0.311, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[20]: Access = 17969, Miss = 5726, Miss_rate = 0.319, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 17502, Miss = 5305, Miss_rate = 0.303, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[22]: Access = 17786, Miss = 5328, Miss_rate = 0.300, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 17695, Miss = 5259, Miss_rate = 0.297, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[24]: Access = 17712, Miss = 5404, Miss_rate = 0.305, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[25]: Access = 17604, Miss = 5271, Miss_rate = 0.299, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[26]: Access = 17787, Miss = 5415, Miss_rate = 0.304, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[27]: Access = 17647, Miss = 5197, Miss_rate = 0.294, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[28]: Access = 17944, Miss = 5234, Miss_rate = 0.292, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 17964, Miss = 5391, Miss_rate = 0.300, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[30]: Access = 17829, Miss = 5264, Miss_rate = 0.295, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[31]: Access = 17846, Miss = 5342, Miss_rate = 0.299, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[32]: Access = 17566, Miss = 5468, Miss_rate = 0.311, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[33]: Access = 17774, Miss = 5566, Miss_rate = 0.313, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[34]: Access = 17871, Miss = 5519, Miss_rate = 0.309, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[35]: Access = 17616, Miss = 5588, Miss_rate = 0.317, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[36]: Access = 17777, Miss = 5537, Miss_rate = 0.311, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[37]: Access = 17622, Miss = 5307, Miss_rate = 0.301, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[38]: Access = 17521, Miss = 5573, Miss_rate = 0.318, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[39]: Access = 17456, Miss = 5505, Miss_rate = 0.315, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[40]: Access = 17806, Miss = 5403, Miss_rate = 0.303, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[41]: Access = 17837, Miss = 5451, Miss_rate = 0.306, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[42]: Access = 17449, Miss = 5184, Miss_rate = 0.297, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[43]: Access = 17629, Miss = 5293, Miss_rate = 0.300, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[44]: Access = 17665, Miss = 5613, Miss_rate = 0.318, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[45]: Access = 17927, Miss = 5446, Miss_rate = 0.304, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[46]: Access = 17860, Miss = 5406, Miss_rate = 0.303, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[47]: Access = 17422, Miss = 5229, Miss_rate = 0.300, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[48]: Access = 17570, Miss = 5682, Miss_rate = 0.323, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[49]: Access = 17593, Miss = 5380, Miss_rate = 0.306, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[50]: Access = 17745, Miss = 5559, Miss_rate = 0.313, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[51]: Access = 17770, Miss = 5298, Miss_rate = 0.298, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[52]: Access = 38493, Miss = 21468, Miss_rate = 0.558, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[53]: Access = 17951, Miss = 5762, Miss_rate = 0.321, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[54]: Access = 17679, Miss = 5483, Miss_rate = 0.310, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[55]: Access = 17693, Miss = 5318, Miss_rate = 0.301, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[56]: Access = 17571, Miss = 5192, Miss_rate = 0.295, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[57]: Access = 17471, Miss = 5412, Miss_rate = 0.310, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[58]: Access = 17537, Miss = 5277, Miss_rate = 0.301, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[59]: Access = 17667, Miss = 5455, Miss_rate = 0.309, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[60]: Access = 17197, Miss = 5263, Miss_rate = 0.306, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[61]: Access = 17976, Miss = 5420, Miss_rate = 0.302, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[62]: Access = 17478, Miss = 5315, Miss_rate = 0.304, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[63]: Access = 17614, Miss = 5628, Miss_rate = 0.320, Pending_hits = 17, Reservation_fails = 0
L2_total_cache_accesses = 1155724
L2_total_cache_misses = 362424
L2_total_cache_miss_rate = 0.3136
L2_total_cache_pending_hits = 745
L2_total_cache_reservation_fails = 840
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 498077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 91415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 129355
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292490
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48842
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 92786
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 719445
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 434199
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=1155724
icnt_total_pkts_simt_to_mem=1154204
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.81011
	minimum = 5
	maximum = 192
Network latency average = 6.24265
	minimum = 5
	maximum = 129
Slowest packet = 1166314
Flit latency average = 6.24265
	minimum = 5
	maximum = 129
Slowest flit = 1171398
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.270053
	minimum = 0.210216 (at node 100)
	maximum = 0.389047 (at node 15)
Accepted packet rate average = 0.270053
	minimum = 0.210216 (at node 100)
	maximum = 0.389047 (at node 15)
Injected flit rate average = 0.270053
	minimum = 0.210216 (at node 100)
	maximum = 0.389047 (at node 15)
Accepted flit rate average= 0.270053
	minimum = 0.210216 (at node 100)
	maximum = 0.389047 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.6165 (13 samples)
	minimum = 5 (13 samples)
	maximum = 375.769 (13 samples)
Network latency average = 40.7072 (13 samples)
	minimum = 5 (13 samples)
	maximum = 327.077 (13 samples)
Flit latency average = 40.7072 (13 samples)
	minimum = 5 (13 samples)
	maximum = 327.077 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.107666 (13 samples)
	minimum = 0.0828266 (13 samples)
	maximum = 0.26353 (13 samples)
Accepted packet rate average = 0.107666 (13 samples)
	minimum = 0.0828266 (13 samples)
	maximum = 0.257187 (13 samples)
Injected flit rate average = 0.107666 (13 samples)
	minimum = 0.0828266 (13 samples)
	maximum = 0.26353 (13 samples)
Accepted flit rate average = 0.107666 (13 samples)
	minimum = 0.0828266 (13 samples)
	maximum = 0.257187 (13 samples)
Injected packet size average = 1 (13 samples)
Accepted packet size average = 1 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 51 sec (1611 sec)
gpgpu_simulation_rate = 148791 (inst/sec)
gpgpu_simulation_rate = 103 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949d9c..

GPGPU-Sim PTX: cudaLaunch for 0x0x401829 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 34073
gpu_sim_insn = 18317986
gpu_ipc =     537.6100
gpu_tot_sim_cycle = 200569
gpu_tot_sim_insn = 258021494
gpu_tot_ipc =    1286.4475
gpu_tot_issued_cta = 27356
gpu_occupancy = 81.2467% 
gpu_tot_occupancy = 61.6016% 
max_total_param_size = 0
gpu_stall_dramfull = 1715
gpu_stall_icnt2sh    = 30
partiton_level_parallism =       4.5184
partiton_level_parallism_total  =       6.5222
partiton_level_parallism_util =       4.6901
partiton_level_parallism_util_total  =       8.0631
L2_BW  =     210.3747 GB/Sec
L2_BW_total  =     304.0281 GB/Sec
gpu_total_sim_rate=137758

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6591920
	L1I_total_cache_misses = 19289
	L1I_total_cache_miss_rate = 0.0029
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 48114, Miss = 29741, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 48722, Miss = 30096, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 46968, Miss = 29220, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 47746, Miss = 29516, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 46604, Miss = 29032, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 48460, Miss = 29897, Miss_rate = 0.617, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 47221, Miss = 29249, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 47073, Miss = 29177, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 46361, Miss = 28974, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 49541, Miss = 30496, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 49361, Miss = 30362, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 48803, Miss = 30134, Miss_rate = 0.617, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 50563, Miss = 31003, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48479, Miss = 29893, Miss_rate = 0.617, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 48225, Miss = 29830, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 51123, Miss = 31145, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 48561, Miss = 29979, Miss_rate = 0.617, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 46870, Miss = 29228, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 46202, Miss = 28886, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 49008, Miss = 30133, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 47430, Miss = 29398, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 48256, Miss = 29787, Miss_rate = 0.617, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 48188, Miss = 29670, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 46916, Miss = 29280, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 46918, Miss = 29121, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 49305, Miss = 30250, Miss_rate = 0.614, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 48782, Miss = 30155, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 50854, Miss = 30950, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 47232, Miss = 29317, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 49297, Miss = 30474, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 48682, Miss = 30051, Miss_rate = 0.617, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 48524, Miss = 29783, Miss_rate = 0.614, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 48144, Miss = 29754, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 49713, Miss = 30401, Miss_rate = 0.612, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 45896, Miss = 28788, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 48523, Miss = 29969, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 48973, Miss = 30011, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 49095, Miss = 30144, Miss_rate = 0.614, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 48429, Miss = 29949, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 46816, Miss = 29112, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1929978
	L1D_total_cache_misses = 1192355
	L1D_total_cache_miss_rate = 0.6178
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 2626176
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 622069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 386655
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 364351
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2621056
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 115554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 436983
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4366
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6572631
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1373075
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2626176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 556903
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6591920

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2519, 2073, 2219, 2290, 2019, 3230, 2324, 2655, 2335, 2718, 2084, 3123, 2247, 2601, 2384, 2063, 2480, 2793, 2408, 2198, 2128, 2282, 2419, 2011, 2220, 2541, 2325, 2626, 2650, 2564, 2596, 2491, 2880, 2361, 2728, 2507, 2404, 1987, 2644, 2456, 3111, 2165, 2812, 2436, 2217, 2092, 2196, 2370, 2546, 2139, 2594, 2763, 2200, 2430, 2544, 2618, 2357, 2606, 2439, 2794, 2473, 2211, 2639, 2149, 
gpgpu_n_tot_thrd_icount = 391659136
gpgpu_n_tot_w_icount = 12239348
gpgpu_n_stall_shd_mem = 388342
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 750695
gpgpu_n_mem_write_global = 556903
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 14991376
gpgpu_n_store_insn = 1023727
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84037632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 263002
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6513919	W0_Idle:8542389	W0_Scoreboard:30355456	W1:2584770	W2:822957	W3:252439	W4:110869	W5:64931	W6:41636	W7:25457	W8:12540	W9:5731	W10:2079	W11:627	W12:176	W13:77	W14:11	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8315048
single_issue_nums: WS0:3063279	WS1:3053390	WS2:3067683	WS3:3054996	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6005560 {8:750695,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22276120 {40:556903,}
traffic_breakdown_coretomem[INST_ACC_R] = 3840 {8:480,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30027800 {40:750695,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4455224 {8:556903,}
traffic_breakdown_memtocore[INST_ACC_R] = 76800 {40:1920,}
maxmflatency = 5328 
max_icnt2mem_latency = 5096 
maxmrqlatency = 1098 
max_icnt2sh_latency = 524 
averagemflatency = 462 
avg_icnt2mem_latency = 287 
avg_mrq_latency = 48 
avg_icnt2sh_latency = 17 
mrq_lat_table:48654 	72499 	20485 	19905 	22239 	43385 	31182 	24957 	9382 	935 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	846302 	231416 	57415 	95924 	73022 	3679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	240 	649862 	325676 	54111 	39689 	14159 	19054 	50352 	95727 	56537 	2751 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	973259 	275637 	12404 	3124 	6647 	11451 	21197 	4039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	257 	36 	12 	43 	41 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        60        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6442      8124      5928      5911     11720      6885      8767      7928     15214     14045      8260     16996     14279      6936     14237      6592 
dram[1]:      7484      7324     17048     13629      9603     13045      7921      8510     18191      7990     12840     15994      7376     21267      7716      7791 
dram[2]:      8379     14776      7639      8213      8298      8343     16389      9100     11133     10305     13695      5585     11655      7679      7002      5315 
dram[3]:      7780      8242     10142      7341      7881     12659      7851     12015      8127     15355      8136      9841      8981      9596      4513      7175 
dram[4]:     14872     10180      7659      7532     14041     10380      9985     13564     24272     15425      8842      6966      7513     12173      7794      7642 
dram[5]:      5787     11497      6140      5939     14588     10082      7807      7666      9016     14841      5617      8902      9221      5967     11394     11846 
dram[6]:      8896      8630      5692      8982     16318      9031     16404      7664      8422      6265     14055      4976     10684      9722      5227      7940 
dram[7]:      7810     10541      9074      6746      6961      6947     20988     14919      9014      6153     14877     11987      5934     13564      6582      9243 
dram[8]:      9228      8153      5868      7370     13245     16797      7793     12909     13333     15981      8030     10553     10352     19634      8122      7417 
dram[9]:      9203      5622      9436      9592      8595      6979     11871     12280      7354     15751      8744      5275     11515     10430      8605      7412 
dram[10]:     15733      9639      7823      9030     14770      6955     10496     15628      6218     13780      4778      7304     10345      8931      5456     10043 
dram[11]:      8221      8828      6204      7803      7400     11671      7678      9866      8659     21572      7256      9584      7530     13166      5303      8759 
dram[12]:      6556      9572     10033      5954      6740     10618      7856      8391     11381     16600      8204     11689     17892     14483      5565     10612 
dram[13]:      7837      6944      6734      8536      9440      8701     28639     15898      7415     16232      5534      6811      6581     16445      7858      6585 
dram[14]:     11335     16148      8888      9663      8560      9960      9415      8783      8806      8739     10076     17439      8771      6142      5225     11849 
dram[15]:     13250      9644      6439      5904      8382      6950     15582      7768     13540      9715      6111      8933      7986      9312      9817      8196 
dram[16]:     10545      8030      5908     10120     21013     13877     10771     13392      7840     15844      6895      7989      6702      9938      6606      4579 
dram[17]:      8304     11394      8491      7359      6786      6966      7911      9604     18221     12025      3609      8396     10294      9655      5250      9526 
dram[18]:      8597      5464      6174      6765     10190      7506      8035     14461     18453      8657      5958      8568      7026      9442      7000      5796 
dram[19]:     13054      8661      5945      7387      6711     16785      8594      8036      4127     18766     13634      8848      7603      7804     10689     10175 
dram[20]:      6842     16396     16475      6938      9664     10063     16195      8754     16164      8592      9404     16380      9413      5276      5155     12220 
dram[21]:      5545      6336      7719      8616     12805      8567      9938     16232      8177      8276      5271      6596      6941     10855      5258      8082 
dram[22]:     12707      8812      7413      7570      9519      7572     11111     19540      7250     14707      8648      9332     16813     10921      8410      6820 
dram[23]:     10144      9052     11627      7562     10427      8717     13440     21417      9626     11302      9324      8408      7821     12916     11166      9870 
dram[24]:     14509      7619      5950      8143     22316      9390      9040     14882      7371     10358     12429      6915     10226      8841      6602      4942 
dram[25]:      5716      6572     12875      8225      6832      6914     11595      9748     16107     20605      8723      8488     11591      8819      5430      5077 
dram[26]:      9679     10504      9419     11437      7489      6753     10888     13496     10486     12832     12605      6424      4349      6627      5802      7248 
dram[27]:      7122     13060      8524      7525      6971     12348      7876      7960     10790     10905      6549     12352      9810      4906      6076      4542 
dram[28]:      9934      7238      9172      9093      7126      8047     14713      7645      9009     14904      6473     10852      7281      5941      8140      6236 
dram[29]:      7732     14358      8723      6069      9104      9227      7693     14378     12917     17533      6311      5091      3881      9075      6825      8016 
dram[30]:      5583      8273      8315      8164      9982      8139      9287     10881     10207      9154     10658      8665      7953      6549      9696      7981 
dram[31]:      7388      5645      6460      6014      9067     13786      8623     15523     13355      7209      6075      6831      8949      7169     10961     11165 
average row accesses per activate:
dram[0]:  2.375479  2.211073  2.344203  2.207407  2.326360  2.444915  2.212121  2.274775  2.182648  2.165992  2.371681  2.178988  2.306667  2.358025  2.304878  2.294355 
dram[1]:  2.370968  2.195572  2.331950  2.324723  2.278431  2.281022  2.082474  2.058091  2.134387  2.018518  2.163934  2.346457  2.265060  2.244094  2.349810  2.249071 
dram[2]:  2.387352  2.324111  2.205575  2.280769  2.220930  2.527897  2.097222  2.074561  2.150628  2.236434  2.130111  2.255411  2.189923  2.111864  2.261194  2.375510 
dram[3]:  2.266667  2.229323  2.404494  2.384615  2.281690  2.400901  2.268085  2.188285  2.055336  2.156000  2.100694  2.345133  2.179856  2.203065  2.446215  2.185431 
dram[4]:  2.247148  2.285156  2.344262  2.352941  2.361868  2.319838  2.120155  2.107884  2.045455  2.169355  2.168033  2.208000  2.217391  2.077778  2.392562  2.217391 
dram[5]:  2.305785  2.350394  2.274131  2.254753  2.303502  2.310924  2.017668  2.142222  2.214286  2.061674  2.024648  2.053232  2.418803  2.170370  2.179211  2.303571 
dram[6]:  2.205776  2.329545  2.266423  2.266667  2.316406  2.302419  2.133047  2.119835  2.089069  2.266932  2.011583  2.196364  2.257692  2.371428  2.216312  2.198581 
dram[7]:  2.416000  2.366667  2.313208  2.434599  2.317647  2.395745  2.265487  2.087719  2.182979  2.089362  2.335907  2.133333  2.291339  2.231076  2.283582  2.286853 
dram[8]:  2.255396  2.425532  2.424242  2.366255  2.265060  2.394850  2.200000  2.139241  2.117647  2.095833  2.047619  2.094697  2.148289  2.342342  2.412844  2.250000 
dram[9]:  2.221053  2.305970  2.302158  2.433962  2.457547  2.346847  2.044000  2.064151  1.982699  2.129921  2.225191  2.187500  2.288389  2.320833  2.395555  2.446043 
dram[10]:  2.266447  2.339695  2.369478  2.298450  2.327273  2.250000  2.151261  2.072581  2.142336  2.303030  2.246032  2.021201  2.173611  2.196787  2.400000  2.350194 
dram[11]:  2.280899  2.164875  2.329365  2.245136  2.414530  2.469027  2.031496  2.182979  1.959854  2.108787  2.176923  2.264463  2.237918  2.136691  2.313044  2.227451 
dram[12]:  2.378947  2.211679  2.440816  2.357692  2.185874  2.416667  2.032389  2.124481  2.054264  2.178571  2.251101  2.060377  2.055016  2.288793  2.349593  2.367347 
dram[13]:  2.444898  2.286260  2.294821  2.148438  2.513274  2.295833  2.081712  2.239819  2.453704  2.391892  2.207627  2.216535  2.216912  2.205534  2.332016  2.203704 
dram[14]:  2.253676  2.335689  2.173913  2.344681  2.620370  2.488189  2.109756  2.032922  2.260700  2.356863  2.192000  2.144578  2.265487  2.253676  2.205426  2.340000 
dram[15]:  2.254826  2.250896  2.181495  2.333333  2.340425  2.423077  2.139738  2.086066  2.076389  2.110656  2.101695  2.258333  2.179487  2.222222  2.223077  2.278688 
dram[16]:  2.377358  2.359259  2.237037  2.224719  2.652381  2.346715  2.196262  1.955056  2.111554  2.181507  2.154412  2.243363  2.176895  2.232727  2.289474  2.486486 
dram[17]:  2.287938  2.217082  2.160000  2.392996  2.394850  2.341463  1.989286  2.147826  2.085603  1.976027  2.083650  2.125926  2.222672  2.283951  2.262411  2.152249 
dram[18]:  2.397541  2.289286  2.252918  2.241803  2.444444  2.440529  2.138776  2.207207  2.193431  2.010753  2.142857  2.176229  2.170909  2.107407  2.348659  2.254826 
dram[19]:  2.378277  2.196429  2.298893  2.175183  2.438524  2.363636  2.037037  2.121739  2.265306  2.101818  2.129771  2.034843  2.392308  2.309237  2.339768  2.249110 
dram[20]:  2.289116  2.451613  2.245552  2.348739  2.407080  2.268775  2.206573  2.208163  2.160643  2.180451  2.152091  2.225681  2.321138  2.166667  2.272031  2.285714 
dram[21]:  2.193548  2.219331  2.164706  2.346774  2.497872  2.382609  2.092742  2.265766  2.119691  2.275000  2.217778  2.138889  2.266932  2.307359  2.400000  2.225926 
dram[22]:  2.317518  2.215054  2.262626  2.378486  2.328125  2.362550  2.066915  2.114625  2.148015  2.334764  2.250000  2.167331  2.451064  2.280156  2.167808  2.114695 
dram[23]:  2.276680  2.148699  2.334601  2.276119  2.428571  2.220000  2.079167  2.080645  2.129412  2.224066  2.212355  2.130952  2.061017  2.350427  2.255396  2.197026 
dram[24]:  2.260223  2.306773  2.248201  2.330739  2.316602  2.323009  2.033708  2.110672  2.240602  2.109848  2.042857  2.189394  2.133333  2.168539  2.219780  2.455696 
dram[25]:  2.280000  2.286765  2.340164  2.429167  2.351351  2.459574  2.098291  2.046610  2.114943  2.176692  2.034014  2.196850  2.253788  2.293173  2.349206  2.243636 
dram[26]:  2.229391  2.364286  2.338403  2.426877  2.420635  2.454545  2.174673  2.235521  2.277992  2.070946  2.313636  2.204918  2.437247  2.294915  2.265306  2.320611 
dram[27]:  2.207483  2.346457  2.326271  2.108303  2.313953  2.376000  2.140425  2.238095  2.250000  2.121094  2.375000  2.164179  2.141791  2.333333  2.296029  2.337349 
dram[28]:  2.174825  2.396078  2.337662  2.353846  2.444976  2.445833  2.261062  2.032129  2.211982  2.205534  2.181467  2.197719  2.361538  2.187023  2.552036  2.312268 
dram[29]:  2.148276  2.239044  2.553991  2.187500  2.245902  2.351145  2.012295  2.059072  2.325581  2.218391  2.169355  2.246862  2.313725  2.208179  2.286822  2.261029 
dram[30]:  2.239130  2.252707  2.313008  2.438016  2.364372  2.452586  2.100402  2.214953  2.303318  2.222656  2.246914  2.383178  2.345098  2.210702  2.474359  2.284000 
dram[31]:  2.317829  2.235955  2.295359  2.504065  2.320312  2.409449  2.122449  2.072581  2.149606  2.163347  2.149254  2.273504  2.268595  2.318681  2.342412  2.088816 
average row locality = 293626/130768 = 2.245396
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       495       498       504       473       462       475       408       400       376       415       415       435       414       451       444       439 
dram[1]:       460       471       454       506       477       518       491       393       430       425       413       472       441       450       478       473 
dram[2]:       468       467       513       481       465       479       480       373       392       441       450       409       445       492       465       453 
dram[3]:       500       466       505       492       531       444       424       410       396       434       484       411       484       454       482       525 
dram[4]:       453       455       453       520       498       463       440       402       428       429       424       427       436       438       452       532 
dram[5]:       437       471       463       460       487       451       447       375       436       368       444       416       444       463       482       505 
dram[6]:       476       461       492       484       487       461       384       398       396       453       411       464       467       461       483       477 
dram[7]:       476       502       484       463       482       461       407       379       404       384       482       407       458       438       481       455 
dram[8]:       476       437       439       457       450       466       422       395       456       395       411       444       439       406       417       506 
dram[9]:       490       484       512       510       429       428       405       427       464       423       462       502       481       434       415       537 
dram[10]:       540       476       469       470       523       478       401       395       444       418       467       465       486       430       441       471 
dram[11]:       484       470       464       456       454       451       409       407       428       389       456       429       481       466       403       447 
dram[12]:       518       470       471       489       468       456       388       409       414       430       395       432       503       414       456       444 
dram[13]:       472       470       455       445       464       451       430       383       427       407       403       452       487       446       473       460 
dram[14]:       484       523       432       430       456       517       406       382       456       461       437       429       402       483       444       461 
dram[15]:       441       493       489       459       450       504       401       409       481       401       385       434       460       503       453       436 
dram[16]:       503       503       481       482       452       527       372       413       412       511       456       397       475       475       480       423 
dram[17]:       465       478       523       486       452       556       434       386       417       459       428       470       429       432       501       482 
dram[18]:       454       497       456       437       472       447       415       381       474       437       463       419       458       437       475       465 
dram[19]:       497       466       485       470       481       493       394       381       427       452       443       460       476       440       479       493 
dram[20]:       534       469       510       444       431       473       367       425       420       454       433       456       441       461       468       489 
dram[21]:       478       463       433       466       487       441       404       401       427       421       392       422       455       416       429       466 
dram[22]:       498       474       539       482       499       492       442       423       478       436       446       420       444       456       487       454 
dram[23]:       450       456       490       477       459       454       381       409       439       418       452       427       482       427       501       465 
dram[24]:       469       461       497       479       501       431       429       416       462       437       453       459       453       458       489       451 
dram[25]:       537       491       454       459       510       468       373       384       424       464       470       447       469       444       461       493 
dram[26]:       489       524       498       485       500       518       388       453       463       480       405       413       473       527       441       480 
dram[27]:       524       472       444       463       481       493       401       400       459       426       437       454       436       442       513       457 
dram[28]:       479       478       423       492       415       478       403       392       372       442       442       458       491       441       448       490 
dram[29]:       497       433       427       528       434       505       384       380       392       450       437       421       472       466       471       486 
dram[30]:       487       484       457       467       481       461       411       376       381       451       440       397       477       517       467       442 
dram[31]:       475       455       434       496       499       494       411       401       430       433       459       415       420       494       467       486 
total dram reads = 232100
bank skew: 556/367 = 1.51
chip skew: 7537/7001 = 1.08
number of total write accesses:
dram[0]:       125       141       143       123        94       102       103       105       102       120       121       125       105       122       123       130 
dram[1]:       128       124       108       124       104       107       115       103       110       120       115       124       123       120       140       132 
dram[2]:       136       121       120       112       108       110       124       100       122       136       123       112       120       131       141       129 
dram[3]:       146       127       137       128       117        89       109       113       124       105       121       119       122       121       132       135 
dram[4]:       138       130       119       120       109       110       107       106       112       109       105       125       125       123       127       131 
dram[5]:       121       126       126       133       105        99       124       107       122       100       131       124       122       123       126       140 
dram[6]:       135       154       129       128       106       110       113       115       120       116       110       140       120       120       142       143 
dram[7]:       128       137       129       114       109       102       105        97       109       107       123       105       124       122       131       119 
dram[8]:       151       133       121       118       114        92       117       112       120       108       105       109       126       114       109       133 
dram[9]:       143       134       128       135        92        93       106       120       109       118       121       128       130       123       124       143 
dram[10]:       149       137       121       123       117        89       111       119       143       114        99       107       140       117       123       133 
dram[11]:       125       134       123       121       111       107       107       106       109       115       110       119       121       128       129       121 
dram[12]:       160       136       127       124       120        95       114       103       116       119       116       114       132       117       122       136 
dram[13]:       127       129       121       105       104       100       105       112       103       124       118       111       116       112       117       135 
dram[14]:       129       138       118       121       110       115       113       112       125       140       111       105       110       130       125       124 
dram[15]:       143       135       124       108       100       126        89       100       117       114       111       108       135       137       125       120 
dram[16]:       127       134       123       112       105       116        98       109       118       126       130       110       128       139       129       129 
dram[17]:       123       145       125       129       106       116       123       108       119       118       120       104       120       123       137       140 
dram[18]:       131       144       123       110       100       107       109       109       127       124       122       112       139       132       138       119 
dram[19]:       138       149       138       126       114       105       101       107       128       126       115       124       146       135       127       139 
dram[20]:       139       139       121       115       113       101       103       116       118       126       133       116       130       137       125       135 
dram[21]:       134       134       119       116       100       107       115       102       122       125       107       117       114       117       111       135 
dram[22]:       137       144       133       115        97       101       114       112       117       108       130       124       132       130       146       136 
dram[23]:       126       122       124       133       102       101       118       107       104       118       121       110       126       123       126       126 
dram[24]:       139       118       128       120        99        94       114       118       134       120       119       119       123       121       117       131 
dram[25]:       147       131       117       124        99       110       118        99       128       115       128       111       126       127       131       124 
dram[26]:       133       138       117       129       110       103       110       126       127       133       104       125       129       150       114       128 
dram[27]:       125       124       105       121       116       101       102       117       117       117       114       126       138       125       123       125 
dram[28]:       143       133       117       120        96       109       108       114       108       116       123       120       123       132       116       132 
dram[29]:       126       129       117       137       114       111       107       108       108       129       101       116       118       128       119       129 
dram[30]:       131       140       112       123       103       108       112        98       105       118       106       113       121       144       112       129 
dram[31]:       123       142       110       120        95       118       109       113       116       110       117       117       129       139       135       149 
total dram writes = 61526
bank skew: 160/89 = 1.80
chip skew: 2018/1839 = 1.10
average mf latency per bank:
dram[0]:       1812      1773      1696      1754      1820      1913      1362      1415      1858      1817      1788      1775      1999      1775      1907      1893
dram[1]:       1788      1831      1749      1670      1820      1828      1306      1319      1754      1738      1814      1666      1853      1740      1852      1763
dram[2]:       1777      1836      1697      1741      1800      1813      1280      1353      1827      1610      1679      1866      1879      1548      1729      1908
dram[3]:       1719      1768      1752      1726      1662      1845      1306      1382      1658      1723      1638      1764      1764      1752      1736      1693
dram[4]:       1751      1725      1866      1725      1722      1747      1362      1233      1730      1796      1953      1759      1878      1753      1894      1630
dram[5]:       1857      1796      1779      1795      1740      1841      1309      1411      1784      1984      1641      1789      1820      1756      1803      1758
dram[6]:       1722      1773      1776      1689      1800      1875      1421      1373      1691      1609      1855      1589      1792      1760      1708      1759
dram[7]:       1664      1703      1785      1885      1753      1820      1448      1357      1978      1950      1602      1828      1874      1716      1823      1920
dram[8]:       1679      1823      1845      1884      1855      1856      1370      1278      1776      1908      1747      1785      1833      1933      1960      1714
dram[9]:       1705      1696      1743      1676      2027      1915      1323      1305      1580      1784      1723      1541      1727      1853      2069      1589
dram[10]:       1567      1657      1773      1779      1653      1794      1390      1310      1761      1866      1757      1626      1690      1839      1942      1751
dram[11]:       1745      1734      1754      1851      1826      1843      1487      1396      1949      1989      1749      1815      1606      1717      1854      1872
dram[12]:       1601      1776      1792      1781      1893      1808      1299      1317      1695      1828      1817      1727      1587      1840      1777      1844
dram[13]:       1787      1767      1816      1929      1893      1870      1344      1452      1786      1967      1849      1599      1770      1910      1783      1823
dram[14]:       1732      1651      1880      1906      1840      1717      1347      1386      1729      1704      1775      1827      1951      1720      1904      1893
dram[15]:       1901      1682      1767      1912      1810      1684      1321      1364      1605      1876      1861      1808      1792      1634      1924      1989
dram[16]:       1757      1635      1707      1764      1886      1690      1381      1429      1749      1564      1636      1923      1749      1705      1736      1906
dram[17]:       1775      1645      1607      1677      1826      1575      1304      1386      1718      1719      1701      1630      1791      1875      1679      1680
dram[18]:       1795      1655      1910      1821      1800      1862      1302      1329      1527      1753      1668      1882      1684      1798      1758      1853
dram[19]:       1566      1758      1815      1700      1766      1793      1317      1405      1794      1761      1692      1634      1721      1763      1776      1689
dram[20]:       1574      1804      1746      1853      1861      1834      1366      1307      1669      1595      1757      1650      1839      1845      1777      1730
dram[21]:       1797      1694      1898      1808      1776      1935      1291      1376      1826      1884      1837      1753      1830      1873      1955      1781
dram[22]:       1710      1683      1639      1762      1793      1794      1224      1354      1647      1727      1673      1670      1841      1699      1855      1821
dram[23]:       1970      1805      1815      1805      1984      1898      1352      1306      1745      1745      1818      1689      1879      1878      1900      1837
dram[24]:       1715      1728      1732      1804      1744      1923      1308      1372      1709      1730      1741      1680      1766      1814      1704      1849
dram[25]:       1610      1598      1893      1871      1702      1735      1441      1370      1752      1716      1627      1611      1805      1832      1828      1813
dram[26]:       2105      1682    158773      1767      2128      1699      1583      1204      1774      1582      2155      1749      2011      1665      2312      1781
dram[27]:       1703      1837      1889      1804      1746      1770      1518      1375      1759      1823      1746      1663      1801      1868      1773      1856
dram[28]:       1682      1732      1907      1692      1923      1726      1421      1361      1890      1680      1803      1663      1748      1861      1912      1699
dram[29]:       1759      1870      2082      1643      1872      1692      1342      1441      2111      1713      1932      1722      1932      1829      1889      1762
dram[30]:       1710      1700      1812      1807      1789      1891      1329      1371      1960      1738      1790      1929      1793      1643      1722      1839
dram[31]:       1747      1820      1851      1744      1785      1688      1314      1250      1810      1816      1635      1771      1899      1718      1671      1608
maximum mf latency per bank:
dram[0]:       3970      3758      3116      3918      2905      3464      3939      4521      4766      4728      3673      4162      3638      3694      4072      4342
dram[1]:       3773      3618      3524      2893      3483      3662      4551      3961      4717      4803      4536      4494      3569      3777      4479      3310
dram[2]:       3747      3711      3718      2873      3102      3503      4209      4074      4750      4807      4178      3685      3599      4039      4431      4286
dram[3]:       3687      3485      2839      3180      3189      3262      2615      4396      4672      4672      4376      3797      4547      3814      3969      3922
dram[4]:       3681      3080      3261      3408      3045      3348      4501      3707      4668      4672      4900      4088      4541      4064      4254      4164
dram[5]:       3450      3864      2897      3366      2801      3184      4667      3251      4772      4667      3780      4444      3445      4413      4076      4224
dram[6]:       3479      3726      3172      2981      2859      3380      3254      4531      4758      4664      4148      4684      4181      3985      4193      3815
dram[7]:       3527      3603      2951      3193      3008      3682      3675      4596      5099      4734      5163      4484      3832      3450      4424      4398
dram[8]:       3318      3699      2981      3330      2897      3217      4601      3440      5116      5127      4662      4406      3459      4157      4407      4416
dram[9]:       3787      4058      3019      3031      3280      3775      3909      4007      4521      5226      4987      3913      4544      3914      4257      3480
dram[10]:       3914      3888      3068      3033      3119      3797      3699      4515      5028      5218      3924      4643      3794      4188      4301      3454
dram[11]:       3334      3697      2873      3103      2993      3054      3848      4399      4627      4979      4277      4393      3793      4398      3374      4397
dram[12]:       3701      3504      2924      3178      3154      3510      3547      4463      4635      4845      3804      3802      3443      4345      3827      4397
dram[13]:       3130      3218      3718      3565      3146      3696      4401      4842      5112      5049      3842      4269      3586      3912      3926      4157
dram[14]:       3008      3429      3718      3700      3117      3187      4598      4730      5046      5086      4157      4418      3352      3445      3529      3526
dram[15]:       3808      3525      3064      3918      3242      3054      4150      4033      4404      4696      3790      4178      3847      4463      4474      3931
dram[16]:       3460      3193      3096      3920      3263      2924      3216      4791      4773      5017      4346      3993      4137      4035      4540      4406
dram[17]:       3188      3535      3219      3229      2891      2914      4498      4432      4916      4797      3866      3679      3757      3914      4188      3663
dram[18]:       3466      3651      3148      3380      3101      3234      4437      4318      4803      4684      4117      4630      3904      4049      4291      3522
dram[19]:       3448      3562      3691      2915      3101      3196      3776      4378      4746      4748      3413      3914      4400      4023      4397      4546
dram[20]:       3626      3697      3145      3464      3067      3174      3447      3512      4744      4748      4324      4597      4264      4202      3937      4549
dram[21]:       4019      3317      3349      3371      3060      2829      4218      3517      4777      4728      4034      4890      3821      3395      4075      3602
dram[22]:       3813      3378      3092      3370      3134      3118      3959      3943      4763      4646      4216      3756      4149      3512      4058      3460
dram[23]:       4018      3907      3258      3164      3264      3430      3896      4403      5129      5107      4305      3369      4260      4150      4406      4135
dram[24]:       4147      3907      3266      3100      3264      2913      4597      4983      4951      5162      4010      3823      3812      3736      3612      4262
dram[25]:       3704      3260      2946      3684      3041      3494      4888      4619      5226      5048      4625      4039      4202      3478      4257      4070
dram[26]:       3847      3533      5328      3545      3797      3547      4058      5044      5133      5221      4926      3794      4988      4473      4770      4531
dram[27]:       3439      3886      3465      3079      3551      3378      4360      4594      4797      5001      4005      3955      4441      4049      4122      4005
dram[28]:       3308      3107      3062      3143      3540      3086      4355      4299      4840      4760      4260      3844      4157      3389      4278      4205
dram[29]:       3205      3641      3523      3368      3649      3825      3005      4892      5101      4897      4627      3707      4498      4355      4023      3577
dram[30]:       3261      4084      3718      3192      3685      3651      3616      4743      5107      4939      3421      4439      4563      4310      4023      3444
dram[31]:       3755      3838      3920      3463      3105      2877      3863      3817      4769      4756      3489      3733      3814      4136      4354      3922
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100931 n_act=3935 n_pre=3919 n_ref_event=0 n_req=8988 n_rd=7104 n_rd_L2_A=0 n_write=0 n_wr_bk=3516 bw_util=0.09064
n_activity=47418 dram_eff=0.224
bk0: 495a 104915i bk1: 498a 104243i bk2: 504a 104789i bk3: 473a 105676i bk4: 462a 107333i bk5: 475a 106944i bk6: 408a 107795i bk7: 400a 107804i bk8: 376a 107974i bk9: 415a 106525i bk10: 415a 107015i bk11: 435a 105974i bk12: 414a 107637i bk13: 451a 106919i bk14: 444a 106815i bk15: 439a 106370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562194
Row_Buffer_Locality_read = 0.668356
Row_Buffer_Locality_write = 0.161890
Bank_Level_Parallism = 4.761707
Bank_Level_Parallism_Col = 3.216359
Bank_Level_Parallism_Ready = 1.552166
write_to_read_ratio_blp_rw_average = 0.417424
GrpLevelPara = 2.177783 

BW Util details:
bwutil = 0.090638 
total_CMD = 117169 
util_bw = 10620 
Wasted_Col = 20794 
Wasted_Row = 6170 
Idle = 79585 

BW Util Bottlenecks: 
RCDc_limit = 20686 
RCDWRc_limit = 9619 
WTRc_limit = 6641 
RTWc_limit = 30448 
CCDLc_limit = 6126 
rwq = 0 
CCDLc_limit_alone = 3896 
WTRc_limit_alone = 6080 
RTWc_limit_alone = 28779 

Commands details: 
total_CMD = 117169 
n_nop = 100931 
Read = 7104 
Write = 0 
L2_Alloc = 0 
L2_WB = 3516 
n_act = 3935 
n_pre = 3919 
n_ref = 0 
n_req = 8988 
total_req = 10620 

Dual Bus Interface Util: 
issued_total_row = 7854 
issued_total_col = 10620 
Row_Bus_Util =  0.067031 
CoL_Bus_Util = 0.090638 
Either_Row_CoL_Bus_Util = 0.138586 
Issued_on_Two_Bus_Simul_Util = 0.019084 
issued_two_Eff = 0.137702 
queue_avg = 2.096476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09648
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100283 n_act=4148 n_pre=4132 n_ref_event=0 n_req=9249 n_rd=7352 n_rd_L2_A=0 n_write=0 n_wr_bk=3556 bw_util=0.0931
n_activity=48842 dram_eff=0.2233
bk0: 460a 105539i bk1: 471a 105495i bk2: 454a 107467i bk3: 506a 105620i bk4: 477a 106910i bk5: 518a 105971i bk6: 491a 104661i bk7: 393a 106894i bk8: 430a 107047i bk9: 425a 105992i bk10: 413a 106763i bk11: 472a 105684i bk12: 441a 106464i bk13: 450a 106185i bk14: 478a 105238i bk15: 473a 105342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551519
Row_Buffer_Locality_read = 0.649891
Row_Buffer_Locality_write = 0.170269
Bank_Level_Parallism = 4.781421
Bank_Level_Parallism_Col = 3.184721
Bank_Level_Parallism_Ready = 1.537404
write_to_read_ratio_blp_rw_average = 0.398287
GrpLevelPara = 2.170353 

BW Util details:
bwutil = 0.093096 
total_CMD = 117169 
util_bw = 10908 
Wasted_Col = 21618 
Wasted_Row = 6517 
Idle = 78126 

BW Util Bottlenecks: 
RCDc_limit = 22314 
RCDWRc_limit = 9579 
WTRc_limit = 6708 
RTWc_limit = 29943 
CCDLc_limit = 5927 
rwq = 0 
CCDLc_limit_alone = 3966 
WTRc_limit_alone = 6183 
RTWc_limit_alone = 28507 

Commands details: 
total_CMD = 117169 
n_nop = 100283 
Read = 7352 
Write = 0 
L2_Alloc = 0 
L2_WB = 3556 
n_act = 4148 
n_pre = 4132 
n_ref = 0 
n_req = 9249 
total_req = 10908 

Dual Bus Interface Util: 
issued_total_row = 8280 
issued_total_col = 10908 
Row_Bus_Util =  0.070667 
CoL_Bus_Util = 0.093096 
Either_Row_CoL_Bus_Util = 0.144117 
Issued_on_Two_Bus_Simul_Util = 0.019647 
issued_two_Eff = 0.136326 
queue_avg = 2.153752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15375
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100418 n_act=4123 n_pre=4107 n_ref_event=0 n_req=9218 n_rd=7273 n_rd_L2_A=0 n_write=0 n_wr_bk=3620 bw_util=0.09297
n_activity=47905 dram_eff=0.2274
bk0: 468a 105817i bk1: 467a 106565i bk2: 513a 105047i bk3: 481a 106123i bk4: 465a 106300i bk5: 479a 106895i bk6: 480a 104936i bk7: 373a 107748i bk8: 392a 106743i bk9: 441a 105719i bk10: 450a 105105i bk11: 409a 106859i bk12: 445a 105335i bk13: 492a 104652i bk14: 465a 104937i bk15: 453a 105776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552723
Row_Buffer_Locality_read = 0.656538
Row_Buffer_Locality_write = 0.164524
Bank_Level_Parallism = 4.976610
Bank_Level_Parallism_Col = 3.325683
Bank_Level_Parallism_Ready = 1.510787
write_to_read_ratio_blp_rw_average = 0.420639
GrpLevelPara = 2.231035 

BW Util details:
bwutil = 0.092968 
total_CMD = 117169 
util_bw = 10893 
Wasted_Col = 20939 
Wasted_Row = 6219 
Idle = 79118 

BW Util Bottlenecks: 
RCDc_limit = 21521 
RCDWRc_limit = 9659 
WTRc_limit = 6764 
RTWc_limit = 32577 
CCDLc_limit = 6079 
rwq = 0 
CCDLc_limit_alone = 3844 
WTRc_limit_alone = 6204 
RTWc_limit_alone = 30902 

Commands details: 
total_CMD = 117169 
n_nop = 100418 
Read = 7273 
Write = 0 
L2_Alloc = 0 
L2_WB = 3620 
n_act = 4123 
n_pre = 4107 
n_ref = 0 
n_req = 9218 
total_req = 10893 

Dual Bus Interface Util: 
issued_total_row = 8230 
issued_total_col = 10893 
Row_Bus_Util =  0.070240 
CoL_Bus_Util = 0.092968 
Either_Row_CoL_Bus_Util = 0.142964 
Issued_on_Two_Bus_Simul_Util = 0.020244 
issued_two_Eff = 0.141603 
queue_avg = 2.202007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20201
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100149 n_act=4167 n_pre=4151 n_ref_event=0 n_req=9387 n_rd=7442 n_rd_L2_A=0 n_write=0 n_wr_bk=3670 bw_util=0.09484
n_activity=49001 dram_eff=0.2268
bk0: 500a 105006i bk1: 466a 106080i bk2: 505a 105511i bk3: 492a 105971i bk4: 531a 105304i bk5: 444a 107721i bk6: 424a 107729i bk7: 410a 106791i bk8: 396a 106559i bk9: 434a 107188i bk10: 484a 104942i bk11: 411a 107576i bk12: 484a 105570i bk13: 454a 105856i bk14: 482a 106195i bk15: 525a 104504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556088
Row_Buffer_Locality_read = 0.655066
Row_Buffer_Locality_write = 0.177378
Bank_Level_Parallism = 4.726551
Bank_Level_Parallism_Col = 3.152995
Bank_Level_Parallism_Ready = 1.540947
write_to_read_ratio_blp_rw_average = 0.397892
GrpLevelPara = 2.173526 

BW Util details:
bwutil = 0.094837 
total_CMD = 117169 
util_bw = 11112 
Wasted_Col = 21644 
Wasted_Row = 6509 
Idle = 77904 

BW Util Bottlenecks: 
RCDc_limit = 22055 
RCDWRc_limit = 9606 
WTRc_limit = 7338 
RTWc_limit = 28962 
CCDLc_limit = 6118 
rwq = 0 
CCDLc_limit_alone = 3979 
WTRc_limit_alone = 6720 
RTWc_limit_alone = 27441 

Commands details: 
total_CMD = 117169 
n_nop = 100149 
Read = 7442 
Write = 0 
L2_Alloc = 0 
L2_WB = 3670 
n_act = 4167 
n_pre = 4151 
n_ref = 0 
n_req = 9387 
total_req = 11112 

Dual Bus Interface Util: 
issued_total_row = 8318 
issued_total_col = 11112 
Row_Bus_Util =  0.070991 
CoL_Bus_Util = 0.094837 
Either_Row_CoL_Bus_Util = 0.145260 
Issued_on_Two_Bus_Simul_Util = 0.020569 
issued_two_Eff = 0.141598 
queue_avg = 2.114066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11407
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100394 n_act=4108 n_pre=4092 n_ref_event=0 n_req=9146 n_rd=7250 n_rd_L2_A=0 n_write=0 n_wr_bk=3610 bw_util=0.09269
n_activity=47444 dram_eff=0.2289
bk0: 453a 105460i bk1: 455a 106026i bk2: 453a 107203i bk3: 520a 105693i bk4: 498a 106642i bk5: 463a 107218i bk6: 440a 106360i bk7: 402a 107352i bk8: 428a 105678i bk9: 429a 106838i bk10: 424a 106927i bk11: 427a 106870i bk12: 436a 106028i bk13: 438a 105778i bk14: 452a 106562i bk15: 532a 104460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550842
Row_Buffer_Locality_read = 0.657379
Row_Buffer_Locality_write = 0.143460
Bank_Level_Parallism = 4.792191
Bank_Level_Parallism_Col = 3.157920
Bank_Level_Parallism_Ready = 1.480387
write_to_read_ratio_blp_rw_average = 0.407160
GrpLevelPara = 2.168352 

BW Util details:
bwutil = 0.092687 
total_CMD = 117169 
util_bw = 10860 
Wasted_Col = 21173 
Wasted_Row = 6103 
Idle = 79033 

BW Util Bottlenecks: 
RCDc_limit = 21502 
RCDWRc_limit = 9829 
WTRc_limit = 7453 
RTWc_limit = 29092 
CCDLc_limit = 6277 
rwq = 0 
CCDLc_limit_alone = 4169 
WTRc_limit_alone = 6839 
RTWc_limit_alone = 27598 

Commands details: 
total_CMD = 117169 
n_nop = 100394 
Read = 7250 
Write = 0 
L2_Alloc = 0 
L2_WB = 3610 
n_act = 4108 
n_pre = 4092 
n_ref = 0 
n_req = 9146 
total_req = 10860 

Dual Bus Interface Util: 
issued_total_row = 8200 
issued_total_col = 10860 
Row_Bus_Util =  0.069984 
CoL_Bus_Util = 0.092687 
Either_Row_CoL_Bus_Util = 0.143169 
Issued_on_Two_Bus_Simul_Util = 0.019502 
issued_two_Eff = 0.136215 
queue_avg = 2.029760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02976
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100489 n_act=4110 n_pre=4094 n_ref_event=0 n_req=9078 n_rd=7149 n_rd_L2_A=0 n_write=0 n_wr_bk=3602 bw_util=0.09176
n_activity=48492 dram_eff=0.2217
bk0: 437a 106935i bk1: 471a 106116i bk2: 463a 105927i bk3: 460a 105582i bk4: 487a 106553i bk5: 451a 107801i bk6: 447a 105079i bk7: 375a 106757i bk8: 436a 106453i bk9: 368a 107354i bk10: 444a 105192i bk11: 416a 106451i bk12: 444a 107334i bk13: 463a 106157i bk14: 482a 105467i bk15: 505a 104815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547257
Row_Buffer_Locality_read = 0.651280
Row_Buffer_Locality_write = 0.161742
Bank_Level_Parallism = 4.727111
Bank_Level_Parallism_Col = 3.179595
Bank_Level_Parallism_Ready = 1.520417
write_to_read_ratio_blp_rw_average = 0.401421
GrpLevelPara = 2.154375 

BW Util details:
bwutil = 0.091756 
total_CMD = 117169 
util_bw = 10751 
Wasted_Col = 21367 
Wasted_Row = 6766 
Idle = 78285 

BW Util Bottlenecks: 
RCDc_limit = 21805 
RCDWRc_limit = 9768 
WTRc_limit = 7068 
RTWc_limit = 29482 
CCDLc_limit = 5904 
rwq = 0 
CCDLc_limit_alone = 3754 
WTRc_limit_alone = 6482 
RTWc_limit_alone = 27918 

Commands details: 
total_CMD = 117169 
n_nop = 100489 
Read = 7149 
Write = 0 
L2_Alloc = 0 
L2_WB = 3602 
n_act = 4110 
n_pre = 4094 
n_ref = 0 
n_req = 9078 
total_req = 10751 

Dual Bus Interface Util: 
issued_total_row = 8204 
issued_total_col = 10751 
Row_Bus_Util =  0.070019 
CoL_Bus_Util = 0.091756 
Either_Row_CoL_Bus_Util = 0.142358 
Issued_on_Two_Bus_Simul_Util = 0.019416 
issued_two_Eff = 0.136391 
queue_avg = 1.986558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98656
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100215 n_act=4165 n_pre=4149 n_ref_event=0 n_req=9256 n_rd=7255 n_rd_L2_A=0 n_write=0 n_wr_bk=3712 bw_util=0.0936
n_activity=48049 dram_eff=0.2282
bk0: 476a 105395i bk1: 461a 105103i bk2: 492a 105863i bk3: 484a 105832i bk4: 487a 107258i bk5: 461a 106838i bk6: 384a 107449i bk7: 398a 106552i bk8: 396a 106584i bk9: 453a 106562i bk10: 411a 106644i bk11: 464a 104579i bk12: 467a 105878i bk13: 461a 105919i bk14: 483a 105093i bk15: 477a 104558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550022
Row_Buffer_Locality_read = 0.654721
Row_Buffer_Locality_write = 0.170415
Bank_Level_Parallism = 4.901067
Bank_Level_Parallism_Col = 3.235090
Bank_Level_Parallism_Ready = 1.544816
write_to_read_ratio_blp_rw_average = 0.413755
GrpLevelPara = 2.183153 

BW Util details:
bwutil = 0.093600 
total_CMD = 117169 
util_bw = 10967 
Wasted_Col = 21306 
Wasted_Row = 6056 
Idle = 78840 

BW Util Bottlenecks: 
RCDc_limit = 21592 
RCDWRc_limit = 10076 
WTRc_limit = 7207 
RTWc_limit = 30487 
CCDLc_limit = 6458 
rwq = 0 
CCDLc_limit_alone = 4208 
WTRc_limit_alone = 6590 
RTWc_limit_alone = 28854 

Commands details: 
total_CMD = 117169 
n_nop = 100215 
Read = 7255 
Write = 0 
L2_Alloc = 0 
L2_WB = 3712 
n_act = 4165 
n_pre = 4149 
n_ref = 0 
n_req = 9256 
total_req = 10967 

Dual Bus Interface Util: 
issued_total_row = 8314 
issued_total_col = 10967 
Row_Bus_Util =  0.070957 
CoL_Bus_Util = 0.093600 
Either_Row_CoL_Bus_Util = 0.144697 
Issued_on_Two_Bus_Simul_Util = 0.019860 
issued_two_Eff = 0.137254 
queue_avg = 2.344349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100854 n_act=3959 n_pre=3943 n_ref_event=0 n_req=9024 n_rd=7163 n_rd_L2_A=0 n_write=0 n_wr_bk=3456 bw_util=0.09063
n_activity=47225 dram_eff=0.2249
bk0: 476a 106498i bk1: 502a 105364i bk2: 484a 105864i bk3: 463a 107443i bk4: 482a 106723i bk5: 461a 107589i bk6: 407a 107734i bk7: 379a 107661i bk8: 404a 106903i bk9: 384a 107622i bk10: 482a 105945i bk11: 407a 106946i bk12: 458a 105761i bk13: 438a 106002i bk14: 481a 105555i bk15: 455a 106584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.561281
Row_Buffer_Locality_read = 0.660338
Row_Buffer_Locality_write = 0.180011
Bank_Level_Parallism = 4.748041
Bank_Level_Parallism_Col = 3.158466
Bank_Level_Parallism_Ready = 1.507675
write_to_read_ratio_blp_rw_average = 0.402143
GrpLevelPara = 2.156095 

BW Util details:
bwutil = 0.090630 
total_CMD = 117169 
util_bw = 10619 
Wasted_Col = 20774 
Wasted_Row = 5998 
Idle = 79778 

BW Util Bottlenecks: 
RCDc_limit = 21319 
RCDWRc_limit = 9056 
WTRc_limit = 6550 
RTWc_limit = 28402 
CCDLc_limit = 6264 
rwq = 0 
CCDLc_limit_alone = 4108 
WTRc_limit_alone = 6026 
RTWc_limit_alone = 26770 

Commands details: 
total_CMD = 117169 
n_nop = 100854 
Read = 7163 
Write = 0 
L2_Alloc = 0 
L2_WB = 3456 
n_act = 3959 
n_pre = 3943 
n_ref = 0 
n_req = 9024 
total_req = 10619 

Dual Bus Interface Util: 
issued_total_row = 7902 
issued_total_col = 10619 
Row_Bus_Util =  0.067441 
CoL_Bus_Util = 0.090630 
Either_Row_CoL_Bus_Util = 0.139243 
Issued_on_Two_Bus_Simul_Util = 0.018828 
issued_two_Eff = 0.135213 
queue_avg = 2.234909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23491
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100938 n_act=3966 n_pre=3950 n_ref_event=0 n_req=8898 n_rd=7016 n_rd_L2_A=0 n_write=0 n_wr_bk=3440 bw_util=0.08924
n_activity=47527 dram_eff=0.22
bk0: 476a 104864i bk1: 437a 107033i bk2: 439a 107783i bk3: 457a 107605i bk4: 450a 106893i bk5: 466a 107552i bk6: 422a 106759i bk7: 395a 106835i bk8: 456a 105957i bk9: 395a 107129i bk10: 411a 106751i bk11: 444a 106330i bk12: 439a 106004i bk13: 406a 107567i bk14: 417a 107616i bk15: 506a 105526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554282
Row_Buffer_Locality_read = 0.661060
Row_Buffer_Locality_write = 0.156217
Bank_Level_Parallism = 4.653084
Bank_Level_Parallism_Col = 3.080409
Bank_Level_Parallism_Ready = 1.517884
write_to_read_ratio_blp_rw_average = 0.409654
GrpLevelPara = 2.113595 

BW Util details:
bwutil = 0.089239 
total_CMD = 117169 
util_bw = 10456 
Wasted_Col = 21078 
Wasted_Row = 6161 
Idle = 79474 

BW Util Bottlenecks: 
RCDc_limit = 20946 
RCDWRc_limit = 9841 
WTRc_limit = 5992 
RTWc_limit = 28720 
CCDLc_limit = 6033 
rwq = 0 
CCDLc_limit_alone = 3979 
WTRc_limit_alone = 5546 
RTWc_limit_alone = 27112 

Commands details: 
total_CMD = 117169 
n_nop = 100938 
Read = 7016 
Write = 0 
L2_Alloc = 0 
L2_WB = 3440 
n_act = 3966 
n_pre = 3950 
n_ref = 0 
n_req = 8898 
total_req = 10456 

Dual Bus Interface Util: 
issued_total_row = 7916 
issued_total_col = 10456 
Row_Bus_Util =  0.067561 
CoL_Bus_Util = 0.089239 
Either_Row_CoL_Bus_Util = 0.138526 
Issued_on_Two_Bus_Simul_Util = 0.018273 
issued_two_Eff = 0.131908 
queue_avg = 1.948493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94849
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100168 n_act=4148 n_pre=4132 n_ref_event=0 n_req=9350 n_rd=7403 n_rd_L2_A=0 n_write=0 n_wr_bk=3687 bw_util=0.09465
n_activity=49266 dram_eff=0.2251
bk0: 490a 104877i bk1: 484a 105229i bk2: 512a 105159i bk3: 510a 105185i bk4: 429a 108083i bk5: 428a 108017i bk6: 405a 106523i bk7: 427a 105936i bk8: 464a 104999i bk9: 423a 106102i bk10: 462a 105411i bk11: 502a 104904i bk12: 481a 105914i bk13: 434a 106715i bk14: 415a 106635i bk15: 537a 105246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556364
Row_Buffer_Locality_read = 0.658652
Row_Buffer_Locality_write = 0.167437
Bank_Level_Parallism = 4.804730
Bank_Level_Parallism_Col = 3.248799
Bank_Level_Parallism_Ready = 1.545987
write_to_read_ratio_blp_rw_average = 0.410750
GrpLevelPara = 2.175878 

BW Util details:
bwutil = 0.094650 
total_CMD = 117169 
util_bw = 11090 
Wasted_Col = 21618 
Wasted_Row = 6653 
Idle = 77808 

BW Util Bottlenecks: 
RCDc_limit = 21809 
RCDWRc_limit = 9811 
WTRc_limit = 7245 
RTWc_limit = 31198 
CCDLc_limit = 6375 
rwq = 0 
CCDLc_limit_alone = 4138 
WTRc_limit_alone = 6652 
RTWc_limit_alone = 29554 

Commands details: 
total_CMD = 117169 
n_nop = 100168 
Read = 7403 
Write = 0 
L2_Alloc = 0 
L2_WB = 3687 
n_act = 4148 
n_pre = 4132 
n_ref = 0 
n_req = 9350 
total_req = 11090 

Dual Bus Interface Util: 
issued_total_row = 8280 
issued_total_col = 11090 
Row_Bus_Util =  0.070667 
CoL_Bus_Util = 0.094650 
Either_Row_CoL_Bus_Util = 0.145098 
Issued_on_Two_Bus_Simul_Util = 0.020219 
issued_two_Eff = 0.139345 
queue_avg = 2.270344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27034
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100280 n_act=4155 n_pre=4139 n_ref_event=0 n_req=9316 n_rd=7374 n_rd_L2_A=0 n_write=0 n_wr_bk=3605 bw_util=0.0937
n_activity=48444 dram_eff=0.2266
bk0: 540a 103514i bk1: 476a 105400i bk2: 469a 106020i bk3: 470a 105726i bk4: 523a 105983i bk5: 478a 106882i bk6: 401a 107483i bk7: 395a 107036i bk8: 444a 105593i bk9: 418a 106621i bk10: 467a 106344i bk11: 465a 105811i bk12: 486a 104642i bk13: 430a 105823i bk14: 441a 106713i bk15: 471a 105707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553993
Row_Buffer_Locality_read = 0.655004
Row_Buffer_Locality_write = 0.170443
Bank_Level_Parallism = 4.890438
Bank_Level_Parallism_Col = 3.233106
Bank_Level_Parallism_Ready = 1.517716
write_to_read_ratio_blp_rw_average = 0.406080
GrpLevelPara = 2.166819 

BW Util details:
bwutil = 0.093702 
total_CMD = 117169 
util_bw = 10979 
Wasted_Col = 21438 
Wasted_Row = 6173 
Idle = 78579 

BW Util Bottlenecks: 
RCDc_limit = 22171 
RCDWRc_limit = 9530 
WTRc_limit = 7234 
RTWc_limit = 30128 
CCDLc_limit = 6174 
rwq = 0 
CCDLc_limit_alone = 3867 
WTRc_limit_alone = 6592 
RTWc_limit_alone = 28463 

Commands details: 
total_CMD = 117169 
n_nop = 100280 
Read = 7374 
Write = 0 
L2_Alloc = 0 
L2_WB = 3605 
n_act = 4155 
n_pre = 4139 
n_ref = 0 
n_req = 9316 
total_req = 10979 

Dual Bus Interface Util: 
issued_total_row = 8294 
issued_total_col = 10979 
Row_Bus_Util =  0.070787 
CoL_Bus_Util = 0.093702 
Either_Row_CoL_Bus_Util = 0.144142 
Issued_on_Two_Bus_Simul_Util = 0.020347 
issued_two_Eff = 0.141157 
queue_avg = 2.400285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40029
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100773 n_act=4051 n_pre=4035 n_ref_event=0 n_req=8980 n_rd=7094 n_rd_L2_A=0 n_write=0 n_wr_bk=3444 bw_util=0.08994
n_activity=46831 dram_eff=0.225
bk0: 484a 106338i bk1: 470a 105001i bk2: 464a 106150i bk3: 456a 106393i bk4: 454a 106789i bk5: 451a 107310i bk6: 409a 106467i bk7: 407a 107667i bk8: 428a 106095i bk9: 389a 106479i bk10: 456a 106298i bk11: 429a 106690i bk12: 481a 105710i bk13: 466a 105349i bk14: 403a 106625i bk15: 447a 106113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548886
Row_Buffer_Locality_read = 0.651818
Row_Buffer_Locality_write = 0.161718
Bank_Level_Parallism = 4.841761
Bank_Level_Parallism_Col = 3.191386
Bank_Level_Parallism_Ready = 1.494781
write_to_read_ratio_blp_rw_average = 0.414606
GrpLevelPara = 2.177682 

BW Util details:
bwutil = 0.089938 
total_CMD = 117169 
util_bw = 10538 
Wasted_Col = 21283 
Wasted_Row = 5812 
Idle = 79536 

BW Util Bottlenecks: 
RCDc_limit = 21735 
RCDWRc_limit = 9522 
WTRc_limit = 6682 
RTWc_limit = 30830 
CCDLc_limit = 6151 
rwq = 0 
CCDLc_limit_alone = 3898 
WTRc_limit_alone = 6145 
RTWc_limit_alone = 29114 

Commands details: 
total_CMD = 117169 
n_nop = 100773 
Read = 7094 
Write = 0 
L2_Alloc = 0 
L2_WB = 3444 
n_act = 4051 
n_pre = 4035 
n_ref = 0 
n_req = 8980 
total_req = 10538 

Dual Bus Interface Util: 
issued_total_row = 8086 
issued_total_col = 10538 
Row_Bus_Util =  0.069011 
CoL_Bus_Util = 0.089938 
Either_Row_CoL_Bus_Util = 0.139935 
Issued_on_Two_Bus_Simul_Util = 0.019015 
issued_two_Eff = 0.135887 
queue_avg = 2.019468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01947
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100487 n_act=4083 n_pre=4067 n_ref_event=0 n_req=9108 n_rd=7157 n_rd_L2_A=0 n_write=0 n_wr_bk=3648 bw_util=0.09222
n_activity=48390 dram_eff=0.2233
bk0: 518a 104864i bk1: 470a 104761i bk2: 471a 106300i bk3: 489a 105863i bk4: 468a 105587i bk5: 456a 107728i bk6: 388a 106897i bk7: 409a 107531i bk8: 414a 106499i bk9: 430a 106656i bk10: 395a 107348i bk11: 432a 106360i bk12: 503a 103868i bk13: 414a 107158i bk14: 456a 106982i bk15: 444a 105667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551713
Row_Buffer_Locality_read = 0.654464
Row_Buffer_Locality_write = 0.174782
Bank_Level_Parallism = 4.773537
Bank_Level_Parallism_Col = 3.167488
Bank_Level_Parallism_Ready = 1.529384
write_to_read_ratio_blp_rw_average = 0.408670
GrpLevelPara = 2.142875 

BW Util details:
bwutil = 0.092217 
total_CMD = 117169 
util_bw = 10805 
Wasted_Col = 21463 
Wasted_Row = 6224 
Idle = 78677 

BW Util Bottlenecks: 
RCDc_limit = 21438 
RCDWRc_limit = 9802 
WTRc_limit = 6966 
RTWc_limit = 30045 
CCDLc_limit = 6249 
rwq = 0 
CCDLc_limit_alone = 4052 
WTRc_limit_alone = 6414 
RTWc_limit_alone = 28400 

Commands details: 
total_CMD = 117169 
n_nop = 100487 
Read = 7157 
Write = 0 
L2_Alloc = 0 
L2_WB = 3648 
n_act = 4083 
n_pre = 4067 
n_ref = 0 
n_req = 9108 
total_req = 10805 

Dual Bus Interface Util: 
issued_total_row = 8150 
issued_total_col = 10805 
Row_Bus_Util =  0.069558 
CoL_Bus_Util = 0.092217 
Either_Row_CoL_Bus_Util = 0.142376 
Issued_on_Two_Bus_Simul_Util = 0.019399 
issued_two_Eff = 0.136255 
queue_avg = 2.092627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=2.09263
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100881 n_act=3934 n_pre=3918 n_ref_event=0 n_req=8964 n_rd=7125 n_rd_L2_A=0 n_write=0 n_wr_bk=3410 bw_util=0.08991
n_activity=47880 dram_eff=0.22
bk0: 472a 106571i bk1: 470a 105724i bk2: 455a 106980i bk3: 445a 106856i bk4: 464a 107800i bk5: 451a 107536i bk6: 430a 106762i bk7: 383a 107897i bk8: 427a 108394i bk9: 407a 107460i bk10: 403a 107520i bk11: 452a 106976i bk12: 487a 105680i bk13: 446a 106723i bk14: 473a 106601i bk15: 460a 105497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.561133
Row_Buffer_Locality_read = 0.662316
Row_Buffer_Locality_write = 0.169114
Bank_Level_Parallism = 4.517041
Bank_Level_Parallism_Col = 2.993073
Bank_Level_Parallism_Ready = 1.463503
write_to_read_ratio_blp_rw_average = 0.403293
GrpLevelPara = 2.103291 

BW Util details:
bwutil = 0.089913 
total_CMD = 117169 
util_bw = 10535 
Wasted_Col = 21448 
Wasted_Row = 6248 
Idle = 78938 

BW Util Bottlenecks: 
RCDc_limit = 21232 
RCDWRc_limit = 9363 
WTRc_limit = 6381 
RTWc_limit = 27966 
CCDLc_limit = 5719 
rwq = 0 
CCDLc_limit_alone = 3716 
WTRc_limit_alone = 5868 
RTWc_limit_alone = 26476 

Commands details: 
total_CMD = 117169 
n_nop = 100881 
Read = 7125 
Write = 0 
L2_Alloc = 0 
L2_WB = 3410 
n_act = 3934 
n_pre = 3918 
n_ref = 0 
n_req = 8964 
total_req = 10535 

Dual Bus Interface Util: 
issued_total_row = 7852 
issued_total_col = 10535 
Row_Bus_Util =  0.067014 
CoL_Bus_Util = 0.089913 
Either_Row_CoL_Bus_Util = 0.139013 
Issued_on_Two_Bus_Simul_Util = 0.017914 
issued_two_Eff = 0.128868 
queue_avg = 1.828692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=1.82869
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100609 n_act=4019 n_pre=4003 n_ref_event=0 n_req=9129 n_rd=7203 n_rd_L2_A=0 n_write=0 n_wr_bk=3587 bw_util=0.09209
n_activity=47682 dram_eff=0.2263
bk0: 484a 105764i bk1: 523a 104957i bk2: 432a 106640i bk3: 430a 107395i bk4: 456a 108284i bk5: 517a 106681i bk6: 406a 107207i bk7: 382a 106889i bk8: 456a 106184i bk9: 461a 105649i bk10: 437a 106353i bk11: 429a 106724i bk12: 402a 107405i bk13: 483a 105581i bk14: 444a 106417i bk15: 461a 106231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559755
Row_Buffer_Locality_read = 0.661946
Row_Buffer_Locality_write = 0.177570
Bank_Level_Parallism = 4.722450
Bank_Level_Parallism_Col = 3.127865
Bank_Level_Parallism_Ready = 1.504263
write_to_read_ratio_blp_rw_average = 0.409107
GrpLevelPara = 2.154205 

BW Util details:
bwutil = 0.092089 
total_CMD = 117169 
util_bw = 10790 
Wasted_Col = 21105 
Wasted_Row = 6109 
Idle = 79165 

BW Util Bottlenecks: 
RCDc_limit = 21161 
RCDWRc_limit = 9715 
WTRc_limit = 6929 
RTWc_limit = 28840 
CCDLc_limit = 6043 
rwq = 0 
CCDLc_limit_alone = 3900 
WTRc_limit_alone = 6304 
RTWc_limit_alone = 27322 

Commands details: 
total_CMD = 117169 
n_nop = 100609 
Read = 7203 
Write = 0 
L2_Alloc = 0 
L2_WB = 3587 
n_act = 4019 
n_pre = 4003 
n_ref = 0 
n_req = 9129 
total_req = 10790 

Dual Bus Interface Util: 
issued_total_row = 8022 
issued_total_col = 10790 
Row_Bus_Util =  0.068465 
CoL_Bus_Util = 0.092089 
Either_Row_CoL_Bus_Util = 0.141334 
Issued_on_Two_Bus_Simul_Util = 0.019220 
issued_two_Eff = 0.135990 
queue_avg = 2.110558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11056
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100433 n_act=4103 n_pre=4087 n_ref_event=0 n_req=9091 n_rd=7199 n_rd_L2_A=0 n_write=0 n_wr_bk=3511 bw_util=0.09141
n_activity=49101 dram_eff=0.2181
bk0: 441a 104581i bk1: 493a 104764i bk2: 489a 105461i bk3: 459a 106783i bk4: 450a 107728i bk5: 504a 105482i bk6: 401a 107437i bk7: 409a 107736i bk8: 481a 105530i bk9: 401a 106838i bk10: 385a 107025i bk11: 434a 106875i bk12: 460a 105139i bk13: 503a 105042i bk14: 453a 106827i bk15: 436a 106489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548675
Row_Buffer_Locality_read = 0.648007
Row_Buffer_Locality_write = 0.170719
Bank_Level_Parallism = 4.734976
Bank_Level_Parallism_Col = 3.164925
Bank_Level_Parallism_Ready = 1.493091
write_to_read_ratio_blp_rw_average = 0.406568
GrpLevelPara = 2.152461 

BW Util details:
bwutil = 0.091406 
total_CMD = 117169 
util_bw = 10710 
Wasted_Col = 21696 
Wasted_Row = 6466 
Idle = 78297 

BW Util Bottlenecks: 
RCDc_limit = 22269 
RCDWRc_limit = 9690 
WTRc_limit = 6606 
RTWc_limit = 30933 
CCDLc_limit = 6239 
rwq = 0 
CCDLc_limit_alone = 4004 
WTRc_limit_alone = 6062 
RTWc_limit_alone = 29242 

Commands details: 
total_CMD = 117169 
n_nop = 100433 
Read = 7199 
Write = 0 
L2_Alloc = 0 
L2_WB = 3511 
n_act = 4103 
n_pre = 4087 
n_ref = 0 
n_req = 9091 
total_req = 10710 

Dual Bus Interface Util: 
issued_total_row = 8190 
issued_total_col = 10710 
Row_Bus_Util =  0.069899 
CoL_Bus_Util = 0.091406 
Either_Row_CoL_Bus_Util = 0.142836 
Issued_on_Two_Bus_Simul_Util = 0.018469 
issued_two_Eff = 0.129302 
queue_avg = 2.108117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10812
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100359 n_act=4118 n_pre=4102 n_ref_event=0 n_req=9295 n_rd=7362 n_rd_L2_A=0 n_write=0 n_wr_bk=3660 bw_util=0.09407
n_activity=47600 dram_eff=0.2316
bk0: 503a 105914i bk1: 503a 105071i bk2: 481a 104932i bk3: 482a 105981i bk4: 452a 108175i bk5: 527a 105712i bk6: 372a 107623i bk7: 413a 105866i bk8: 412a 106301i bk9: 511a 104949i bk10: 456a 105337i bk11: 397a 107870i bk12: 475a 105178i bk13: 475a 105152i bk14: 480a 105852i bk15: 423a 106808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556966
Row_Buffer_Locality_read = 0.657702
Row_Buffer_Locality_write = 0.173306
Bank_Level_Parallism = 4.889382
Bank_Level_Parallism_Col = 3.272880
Bank_Level_Parallism_Ready = 1.532571
write_to_read_ratio_blp_rw_average = 0.408038
GrpLevelPara = 2.205208 

BW Util details:
bwutil = 0.094069 
total_CMD = 117169 
util_bw = 11022 
Wasted_Col = 21075 
Wasted_Row = 6206 
Idle = 78866 

BW Util Bottlenecks: 
RCDc_limit = 21652 
RCDWRc_limit = 9551 
WTRc_limit = 6965 
RTWc_limit = 30750 
CCDLc_limit = 6163 
rwq = 0 
CCDLc_limit_alone = 3947 
WTRc_limit_alone = 6412 
RTWc_limit_alone = 29087 

Commands details: 
total_CMD = 117169 
n_nop = 100359 
Read = 7362 
Write = 0 
L2_Alloc = 0 
L2_WB = 3660 
n_act = 4118 
n_pre = 4102 
n_ref = 0 
n_req = 9295 
total_req = 11022 

Dual Bus Interface Util: 
issued_total_row = 8220 
issued_total_col = 11022 
Row_Bus_Util =  0.070155 
CoL_Bus_Util = 0.094069 
Either_Row_CoL_Bus_Util = 0.143468 
Issued_on_Two_Bus_Simul_Util = 0.020756 
issued_two_Eff = 0.144676 
queue_avg = 2.298799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2988
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100047 n_act=4268 n_pre=4252 n_ref_event=0 n_req=9354 n_rd=7398 n_rd_L2_A=0 n_write=0 n_wr_bk=3620 bw_util=0.09404
n_activity=49596 dram_eff=0.2222
bk0: 465a 106362i bk1: 478a 105282i bk2: 523a 104742i bk3: 486a 105373i bk4: 452a 107792i bk5: 556a 105048i bk6: 434a 105246i bk7: 386a 107661i bk8: 417a 106058i bk9: 459a 104699i bk10: 428a 105915i bk11: 470a 106069i bk12: 429a 106469i bk13: 432a 106069i bk14: 501a 104910i bk15: 482a 104765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543725
Row_Buffer_Locality_read = 0.646796
Row_Buffer_Locality_write = 0.153885
Bank_Level_Parallism = 4.840900
Bank_Level_Parallism_Col = 3.201319
Bank_Level_Parallism_Ready = 1.531857
write_to_read_ratio_blp_rw_average = 0.410543
GrpLevelPara = 2.195678 

BW Util details:
bwutil = 0.094035 
total_CMD = 117169 
util_bw = 11018 
Wasted_Col = 22055 
Wasted_Row = 6506 
Idle = 77590 

BW Util Bottlenecks: 
RCDc_limit = 22591 
RCDWRc_limit = 9991 
WTRc_limit = 6764 
RTWc_limit = 31699 
CCDLc_limit = 6225 
rwq = 0 
CCDLc_limit_alone = 4025 
WTRc_limit_alone = 6250 
RTWc_limit_alone = 30013 

Commands details: 
total_CMD = 117169 
n_nop = 100047 
Read = 7398 
Write = 0 
L2_Alloc = 0 
L2_WB = 3620 
n_act = 4268 
n_pre = 4252 
n_ref = 0 
n_req = 9354 
total_req = 11018 

Dual Bus Interface Util: 
issued_total_row = 8520 
issued_total_col = 11018 
Row_Bus_Util =  0.072715 
CoL_Bus_Util = 0.094035 
Either_Row_CoL_Bus_Util = 0.146131 
Issued_on_Two_Bus_Simul_Util = 0.020620 
issued_two_Eff = 0.141105 
queue_avg = 2.100991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10099
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100467 n_act=4088 n_pre=4072 n_ref_event=0 n_req=9133 n_rd=7187 n_rd_L2_A=0 n_write=0 n_wr_bk=3678 bw_util=0.09273
n_activity=47901 dram_eff=0.2268
bk0: 454a 106054i bk1: 497a 104799i bk2: 456a 106667i bk3: 437a 106622i bk4: 472a 107793i bk5: 447a 107604i bk6: 415a 106694i bk7: 381a 107737i bk8: 474a 105229i bk9: 437a 105765i bk10: 463a 105041i bk11: 419a 106745i bk12: 458a 105559i bk13: 437a 105707i bk14: 475a 105512i bk15: 465a 106352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552392
Row_Buffer_Locality_read = 0.661611
Row_Buffer_Locality_write = 0.149024
Bank_Level_Parallism = 4.819160
Bank_Level_Parallism_Col = 3.197788
Bank_Level_Parallism_Ready = 1.492591
write_to_read_ratio_blp_rw_average = 0.419628
GrpLevelPara = 2.179973 

BW Util details:
bwutil = 0.092729 
total_CMD = 117169 
util_bw = 10865 
Wasted_Col = 21118 
Wasted_Row = 6189 
Idle = 78997 

BW Util Bottlenecks: 
RCDc_limit = 21170 
RCDWRc_limit = 9832 
WTRc_limit = 6823 
RTWc_limit = 30353 
CCDLc_limit = 6330 
rwq = 0 
CCDLc_limit_alone = 4164 
WTRc_limit_alone = 6346 
RTWc_limit_alone = 28664 

Commands details: 
total_CMD = 117169 
n_nop = 100467 
Read = 7187 
Write = 0 
L2_Alloc = 0 
L2_WB = 3678 
n_act = 4088 
n_pre = 4072 
n_ref = 0 
n_req = 9133 
total_req = 10865 

Dual Bus Interface Util: 
issued_total_row = 8160 
issued_total_col = 10865 
Row_Bus_Util =  0.069643 
CoL_Bus_Util = 0.092729 
Either_Row_CoL_Bus_Util = 0.142546 
Issued_on_Two_Bus_Simul_Util = 0.019826 
issued_two_Eff = 0.139085 
queue_avg = 2.092200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0922
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100103 n_act=4180 n_pre=4164 n_ref_event=0 n_req=9355 n_rd=7337 n_rd_L2_A=0 n_write=0 n_wr_bk=3767 bw_util=0.09477
n_activity=48566 dram_eff=0.2286
bk0: 497a 105458i bk1: 466a 104866i bk2: 485a 104716i bk3: 470a 105978i bk4: 481a 107107i bk5: 493a 106794i bk6: 394a 106904i bk7: 381a 107298i bk8: 427a 106641i bk9: 452a 105504i bk10: 443a 105632i bk11: 460a 104799i bk12: 476a 105492i bk13: 440a 106589i bk14: 479a 105420i bk15: 493a 104838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553180
Row_Buffer_Locality_read = 0.659534
Row_Buffer_Locality_write = 0.166501
Bank_Level_Parallism = 4.915108
Bank_Level_Parallism_Col = 3.281875
Bank_Level_Parallism_Ready = 1.555746
write_to_read_ratio_blp_rw_average = 0.418508
GrpLevelPara = 2.202656 

BW Util details:
bwutil = 0.094769 
total_CMD = 117169 
util_bw = 11104 
Wasted_Col = 21289 
Wasted_Row = 6268 
Idle = 78508 

BW Util Bottlenecks: 
RCDc_limit = 21489 
RCDWRc_limit = 10088 
WTRc_limit = 6882 
RTWc_limit = 31728 
CCDLc_limit = 6006 
rwq = 0 
CCDLc_limit_alone = 3837 
WTRc_limit_alone = 6341 
RTWc_limit_alone = 30100 

Commands details: 
total_CMD = 117169 
n_nop = 100103 
Read = 7337 
Write = 0 
L2_Alloc = 0 
L2_WB = 3767 
n_act = 4180 
n_pre = 4164 
n_ref = 0 
n_req = 9355 
total_req = 11104 

Dual Bus Interface Util: 
issued_total_row = 8344 
issued_total_col = 11104 
Row_Bus_Util =  0.071213 
CoL_Bus_Util = 0.094769 
Either_Row_CoL_Bus_Util = 0.145653 
Issued_on_Two_Bus_Simul_Util = 0.020330 
issued_two_Eff = 0.139576 
queue_avg = 2.318318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31832
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100419 n_act=4089 n_pre=4073 n_ref_event=0 n_req=9242 n_rd=7275 n_rd_L2_A=0 n_write=0 n_wr_bk=3659 bw_util=0.09332
n_activity=48484 dram_eff=0.2255
bk0: 534a 104540i bk1: 469a 106098i bk2: 510a 105641i bk3: 444a 106469i bk4: 431a 107744i bk5: 473a 106604i bk6: 367a 108088i bk7: 425a 106724i bk8: 420a 106194i bk9: 454a 105788i bk10: 433a 105631i bk11: 456a 105918i bk12: 441a 105992i bk13: 461a 104691i bk14: 468a 105932i bk15: 489a 105651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557563
Row_Buffer_Locality_read = 0.660069
Row_Buffer_Locality_write = 0.178444
Bank_Level_Parallism = 4.835796
Bank_Level_Parallism_Col = 3.248823
Bank_Level_Parallism_Ready = 1.557527
write_to_read_ratio_blp_rw_average = 0.417317
GrpLevelPara = 2.178448 

BW Util details:
bwutil = 0.093318 
total_CMD = 117169 
util_bw = 10934 
Wasted_Col = 21337 
Wasted_Row = 6242 
Idle = 78656 

BW Util Bottlenecks: 
RCDc_limit = 21488 
RCDWRc_limit = 9583 
WTRc_limit = 6837 
RTWc_limit = 30379 
CCDLc_limit = 6442 
rwq = 0 
CCDLc_limit_alone = 4178 
WTRc_limit_alone = 6246 
RTWc_limit_alone = 28706 

Commands details: 
total_CMD = 117169 
n_nop = 100419 
Read = 7275 
Write = 0 
L2_Alloc = 0 
L2_WB = 3659 
n_act = 4089 
n_pre = 4073 
n_ref = 0 
n_req = 9242 
total_req = 10934 

Dual Bus Interface Util: 
issued_total_row = 8162 
issued_total_col = 10934 
Row_Bus_Util =  0.069660 
CoL_Bus_Util = 0.093318 
Either_Row_CoL_Bus_Util = 0.142956 
Issued_on_Two_Bus_Simul_Util = 0.020022 
issued_two_Eff = 0.140060 
queue_avg = 2.257355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25735
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100967 n_act=3939 n_pre=3923 n_ref_event=0 n_req=8876 n_rd=7001 n_rd_L2_A=0 n_write=0 n_wr_bk=3450 bw_util=0.0892
n_activity=47215 dram_eff=0.2213
bk0: 478a 105482i bk1: 463a 106013i bk2: 433a 107007i bk3: 466a 106866i bk4: 487a 107841i bk5: 441a 108114i bk6: 404a 107115i bk7: 401a 107283i bk8: 427a 105938i bk9: 421a 106956i bk10: 392a 108106i bk11: 422a 106789i bk12: 455a 106578i bk13: 416a 107232i bk14: 429a 107279i bk15: 466a 105797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556219
Row_Buffer_Locality_read = 0.658906
Row_Buffer_Locality_write = 0.172800
Bank_Level_Parallism = 4.614180
Bank_Level_Parallism_Col = 3.045365
Bank_Level_Parallism_Ready = 1.479667
write_to_read_ratio_blp_rw_average = 0.399824
GrpLevelPara = 2.110830 

BW Util details:
bwutil = 0.089196 
total_CMD = 117169 
util_bw = 10451 
Wasted_Col = 20951 
Wasted_Row = 6131 
Idle = 79636 

BW Util Bottlenecks: 
RCDc_limit = 20961 
RCDWRc_limit = 9588 
WTRc_limit = 7136 
RTWc_limit = 27386 
CCDLc_limit = 6000 
rwq = 0 
CCDLc_limit_alone = 3967 
WTRc_limit_alone = 6533 
RTWc_limit_alone = 25956 

Commands details: 
total_CMD = 117169 
n_nop = 100967 
Read = 7001 
Write = 0 
L2_Alloc = 0 
L2_WB = 3450 
n_act = 3939 
n_pre = 3923 
n_ref = 0 
n_req = 8876 
total_req = 10451 

Dual Bus Interface Util: 
issued_total_row = 7862 
issued_total_col = 10451 
Row_Bus_Util =  0.067100 
CoL_Bus_Util = 0.089196 
Either_Row_CoL_Bus_Util = 0.138279 
Issued_on_Two_Bus_Simul_Util = 0.018017 
issued_two_Eff = 0.130293 
queue_avg = 1.838515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83852
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=99964 n_act=4210 n_pre=4194 n_ref_event=0 n_req=9446 n_rd=7470 n_rd_L2_A=0 n_write=0 n_wr_bk=3724 bw_util=0.09554
n_activity=49237 dram_eff=0.2273
bk0: 498a 105421i bk1: 474a 104726i bk2: 539a 104610i bk3: 482a 106156i bk4: 499a 106950i bk5: 492a 107373i bk6: 442a 106669i bk7: 423a 106392i bk8: 478a 105859i bk9: 436a 106944i bk10: 446a 106030i bk11: 420a 105918i bk12: 444a 106674i bk13: 456a 106007i bk14: 487a 104328i bk15: 454a 104497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554309
Row_Buffer_Locality_read = 0.655422
Row_Buffer_Locality_write = 0.172065
Bank_Level_Parallism = 4.847515
Bank_Level_Parallism_Col = 3.222430
Bank_Level_Parallism_Ready = 1.527157
write_to_read_ratio_blp_rw_average = 0.407622
GrpLevelPara = 2.188102 

BW Util details:
bwutil = 0.095537 
total_CMD = 117169 
util_bw = 11194 
Wasted_Col = 21505 
Wasted_Row = 6413 
Idle = 78057 

BW Util Bottlenecks: 
RCDc_limit = 22253 
RCDWRc_limit = 9836 
WTRc_limit = 6960 
RTWc_limit = 30335 
CCDLc_limit = 6386 
rwq = 0 
CCDLc_limit_alone = 4113 
WTRc_limit_alone = 6390 
RTWc_limit_alone = 28632 

Commands details: 
total_CMD = 117169 
n_nop = 99964 
Read = 7470 
Write = 0 
L2_Alloc = 0 
L2_WB = 3724 
n_act = 4210 
n_pre = 4194 
n_ref = 0 
n_req = 9446 
total_req = 11194 

Dual Bus Interface Util: 
issued_total_row = 8404 
issued_total_col = 11194 
Row_Bus_Util =  0.071725 
CoL_Bus_Util = 0.095537 
Either_Row_CoL_Bus_Util = 0.146839 
Issued_on_Two_Bus_Simul_Util = 0.020423 
issued_two_Eff = 0.139087 
queue_avg = 2.236598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2366
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100560 n_act=4105 n_pre=4089 n_ref_event=0 n_req=9074 n_rd=7187 n_rd_L2_A=0 n_write=0 n_wr_bk=3516 bw_util=0.09135
n_activity=48437 dram_eff=0.221
bk0: 450a 106368i bk1: 456a 105565i bk2: 490a 106198i bk3: 477a 105432i bk4: 459a 106691i bk5: 454a 106840i bk6: 381a 106682i bk7: 409a 106327i bk8: 439a 106967i bk9: 418a 106525i bk10: 452a 105817i bk11: 427a 106543i bk12: 482a 104879i bk13: 427a 107219i bk14: 501a 105869i bk15: 465a 105448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547609
Row_Buffer_Locality_read = 0.648115
Row_Buffer_Locality_write = 0.164812
Bank_Level_Parallism = 4.814076
Bank_Level_Parallism_Col = 3.202261
Bank_Level_Parallism_Ready = 1.552182
write_to_read_ratio_blp_rw_average = 0.399587
GrpLevelPara = 2.160748 

BW Util details:
bwutil = 0.091347 
total_CMD = 117169 
util_bw = 10703 
Wasted_Col = 21414 
Wasted_Row = 6189 
Idle = 78863 

BW Util Bottlenecks: 
RCDc_limit = 22149 
RCDWRc_limit = 9638 
WTRc_limit = 6481 
RTWc_limit = 30091 
CCDLc_limit = 6167 
rwq = 0 
CCDLc_limit_alone = 3996 
WTRc_limit_alone = 6012 
RTWc_limit_alone = 28389 

Commands details: 
total_CMD = 117169 
n_nop = 100560 
Read = 7187 
Write = 0 
L2_Alloc = 0 
L2_WB = 3516 
n_act = 4105 
n_pre = 4089 
n_ref = 0 
n_req = 9074 
total_req = 10703 

Dual Bus Interface Util: 
issued_total_row = 8194 
issued_total_col = 10703 
Row_Bus_Util =  0.069933 
CoL_Bus_Util = 0.091347 
Either_Row_CoL_Bus_Util = 0.141753 
Issued_on_Two_Bus_Simul_Util = 0.019527 
issued_two_Eff = 0.137757 
queue_avg = 2.080653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08065
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100220 n_act=4181 n_pre=4165 n_ref_event=0 n_req=9259 n_rd=7345 n_rd_L2_A=0 n_write=0 n_wr_bk=3606 bw_util=0.09346
n_activity=48804 dram_eff=0.2244
bk0: 469a 105371i bk1: 461a 106388i bk2: 497a 105439i bk3: 479a 106054i bk4: 501a 106758i bk5: 431a 107603i bk6: 429a 106134i bk7: 416a 106627i bk8: 462a 106037i bk9: 437a 105673i bk10: 453a 105735i bk11: 459a 106060i bk12: 453a 105901i bk13: 458a 105445i bk14: 489a 105849i bk15: 451a 106922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548439
Row_Buffer_Locality_read = 0.647515
Row_Buffer_Locality_write = 0.168234
Bank_Level_Parallism = 4.773403
Bank_Level_Parallism_Col = 3.172713
Bank_Level_Parallism_Ready = 1.522692
write_to_read_ratio_blp_rw_average = 0.397226
GrpLevelPara = 2.172839 

BW Util details:
bwutil = 0.093463 
total_CMD = 117169 
util_bw = 10951 
Wasted_Col = 21582 
Wasted_Row = 6426 
Idle = 78210 

BW Util Bottlenecks: 
RCDc_limit = 22403 
RCDWRc_limit = 9619 
WTRc_limit = 6557 
RTWc_limit = 29963 
CCDLc_limit = 6150 
rwq = 0 
CCDLc_limit_alone = 3984 
WTRc_limit_alone = 6028 
RTWc_limit_alone = 28326 

Commands details: 
total_CMD = 117169 
n_nop = 100220 
Read = 7345 
Write = 0 
L2_Alloc = 0 
L2_WB = 3606 
n_act = 4181 
n_pre = 4165 
n_ref = 0 
n_req = 9259 
total_req = 10951 

Dual Bus Interface Util: 
issued_total_row = 8346 
issued_total_col = 10951 
Row_Bus_Util =  0.071230 
CoL_Bus_Util = 0.093463 
Either_Row_CoL_Bus_Util = 0.144654 
Issued_on_Two_Bus_Simul_Util = 0.020039 
issued_two_Eff = 0.138533 
queue_avg = 2.013331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=2.01333
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100234 n_act=4135 n_pre=4119 n_ref_event=0 n_req=9283 n_rd=7348 n_rd_L2_A=0 n_write=0 n_wr_bk=3627 bw_util=0.09367
n_activity=49399 dram_eff=0.2222
bk0: 537a 103816i bk1: 491a 105365i bk2: 454a 106494i bk3: 459a 106488i bk4: 510a 106642i bk5: 468a 107319i bk6: 373a 106957i bk7: 384a 107173i bk8: 424a 106257i bk9: 464a 106183i bk10: 470a 104574i bk11: 447a 106362i bk12: 469a 105704i bk13: 444a 106119i bk14: 461a 105437i bk15: 493a 105490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554562
Row_Buffer_Locality_read = 0.654872
Row_Buffer_Locality_write = 0.173643
Bank_Level_Parallism = 4.755684
Bank_Level_Parallism_Col = 3.218475
Bank_Level_Parallism_Ready = 1.561822
write_to_read_ratio_blp_rw_average = 0.407870
GrpLevelPara = 2.167633 

BW Util details:
bwutil = 0.093668 
total_CMD = 117169 
util_bw = 10975 
Wasted_Col = 21602 
Wasted_Row = 6872 
Idle = 77720 

BW Util Bottlenecks: 
RCDc_limit = 21880 
RCDWRc_limit = 9633 
WTRc_limit = 6665 
RTWc_limit = 30181 
CCDLc_limit = 6038 
rwq = 0 
CCDLc_limit_alone = 3883 
WTRc_limit_alone = 6113 
RTWc_limit_alone = 28578 

Commands details: 
total_CMD = 117169 
n_nop = 100234 
Read = 7348 
Write = 0 
L2_Alloc = 0 
L2_WB = 3627 
n_act = 4135 
n_pre = 4119 
n_ref = 0 
n_req = 9283 
total_req = 10975 

Dual Bus Interface Util: 
issued_total_row = 8254 
issued_total_col = 10975 
Row_Bus_Util =  0.070445 
CoL_Bus_Util = 0.093668 
Either_Row_CoL_Bus_Util = 0.144535 
Issued_on_Two_Bus_Simul_Util = 0.019579 
issued_two_Eff = 0.135459 
queue_avg = 2.195401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1954
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100037 n_act=4136 n_pre=4120 n_ref_event=0 n_req=9513 n_rd=7537 n_rd_L2_A=0 n_write=0 n_wr_bk=3770 bw_util=0.0965
n_activity=50518 dram_eff=0.2238
bk0: 489a 105312i bk1: 524a 105207i bk2: 498a 105327i bk3: 485a 105948i bk4: 500a 106274i bk5: 518a 106789i bk6: 388a 106947i bk7: 453a 106459i bk8: 463a 105226i bk9: 480a 104811i bk10: 405a 107684i bk11: 413a 106821i bk12: 473a 106212i bk13: 527a 104029i bk14: 441a 106541i bk15: 480a 106026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.565227
Row_Buffer_Locality_read = 0.668170
Row_Buffer_Locality_write = 0.172571
Bank_Level_Parallism = 4.759242
Bank_Level_Parallism_Col = 3.229376
Bank_Level_Parallism_Ready = 1.533298
write_to_read_ratio_blp_rw_average = 0.411378
GrpLevelPara = 2.147903 

BW Util details:
bwutil = 0.096502 
total_CMD = 117169 
util_bw = 11307 
Wasted_Col = 21598 
Wasted_Row = 6724 
Idle = 77540 

BW Util Bottlenecks: 
RCDc_limit = 21667 
RCDWRc_limit = 9542 
WTRc_limit = 6890 
RTWc_limit = 31066 
CCDLc_limit = 6507 
rwq = 0 
CCDLc_limit_alone = 4131 
WTRc_limit_alone = 6264 
RTWc_limit_alone = 29316 

Commands details: 
total_CMD = 117169 
n_nop = 100037 
Read = 7537 
Write = 0 
L2_Alloc = 0 
L2_WB = 3770 
n_act = 4136 
n_pre = 4120 
n_ref = 0 
n_req = 9513 
total_req = 11307 

Dual Bus Interface Util: 
issued_total_row = 8256 
issued_total_col = 11307 
Row_Bus_Util =  0.070462 
CoL_Bus_Util = 0.096502 
Either_Row_CoL_Bus_Util = 0.146216 
Issued_on_Two_Bus_Simul_Util = 0.020748 
issued_two_Eff = 0.141898 
queue_avg = 2.364755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36476
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100528 n_act=4084 n_pre=4068 n_ref_event=0 n_req=9198 n_rd=7302 n_rd_L2_A=0 n_write=0 n_wr_bk=3487 bw_util=0.09208
n_activity=48510 dram_eff=0.2224
bk0: 524a 104704i bk1: 472a 105994i bk2: 444a 107455i bk3: 463a 105691i bk4: 481a 106498i bk5: 493a 106820i bk6: 401a 107033i bk7: 400a 107107i bk8: 459a 106180i bk9: 426a 105978i bk10: 437a 107165i bk11: 454a 105475i bk12: 436a 105277i bk13: 442a 106277i bk14: 513a 105460i bk15: 457a 105938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555990
Row_Buffer_Locality_read = 0.661189
Row_Buffer_Locality_write = 0.150844
Bank_Level_Parallism = 4.789108
Bank_Level_Parallism_Col = 3.208549
Bank_Level_Parallism_Ready = 1.511076
write_to_read_ratio_blp_rw_average = 0.412358
GrpLevelPara = 2.175864 

BW Util details:
bwutil = 0.092081 
total_CMD = 117169 
util_bw = 10789 
Wasted_Col = 21364 
Wasted_Row = 6445 
Idle = 78571 

BW Util Bottlenecks: 
RCDc_limit = 21639 
RCDWRc_limit = 9726 
WTRc_limit = 6465 
RTWc_limit = 31307 
CCDLc_limit = 6202 
rwq = 0 
CCDLc_limit_alone = 4057 
WTRc_limit_alone = 5923 
RTWc_limit_alone = 29704 

Commands details: 
total_CMD = 117169 
n_nop = 100528 
Read = 7302 
Write = 0 
L2_Alloc = 0 
L2_WB = 3487 
n_act = 4084 
n_pre = 4068 
n_ref = 0 
n_req = 9198 
total_req = 10789 

Dual Bus Interface Util: 
issued_total_row = 8152 
issued_total_col = 10789 
Row_Bus_Util =  0.069575 
CoL_Bus_Util = 0.092081 
Either_Row_CoL_Bus_Util = 0.142026 
Issued_on_Two_Bus_Simul_Util = 0.019630 
issued_two_Eff = 0.138213 
queue_avg = 2.185416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18542
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100752 n_act=3960 n_pre=3944 n_ref_event=0 n_req=9054 n_rd=7144 n_rd_L2_A=0 n_write=0 n_wr_bk=3575 bw_util=0.09148
n_activity=47057 dram_eff=0.2278
bk0: 479a 104843i bk1: 478a 106326i bk2: 423a 107362i bk3: 492a 106149i bk4: 415a 108899i bk5: 478a 107347i bk6: 403a 107032i bk7: 392a 106480i bk8: 372a 107840i bk9: 442a 106390i bk10: 442a 106267i bk11: 458a 105839i bk12: 491a 106338i bk13: 441a 105784i bk14: 448a 107400i bk15: 490a 105679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562624
Row_Buffer_Locality_read = 0.663494
Row_Buffer_Locality_write = 0.185340
Bank_Level_Parallism = 4.756608
Bank_Level_Parallism_Col = 3.153747
Bank_Level_Parallism_Ready = 1.493330
write_to_read_ratio_blp_rw_average = 0.419732
GrpLevelPara = 2.163139 

BW Util details:
bwutil = 0.091483 
total_CMD = 117169 
util_bw = 10719 
Wasted_Col = 20944 
Wasted_Row = 5713 
Idle = 79793 

BW Util Bottlenecks: 
RCDc_limit = 20997 
RCDWRc_limit = 9494 
WTRc_limit = 5993 
RTWc_limit = 30677 
CCDLc_limit = 6106 
rwq = 0 
CCDLc_limit_alone = 4046 
WTRc_limit_alone = 5517 
RTWc_limit_alone = 29093 

Commands details: 
total_CMD = 117169 
n_nop = 100752 
Read = 7144 
Write = 0 
L2_Alloc = 0 
L2_WB = 3575 
n_act = 3960 
n_pre = 3944 
n_ref = 0 
n_req = 9054 
total_req = 10719 

Dual Bus Interface Util: 
issued_total_row = 7904 
issued_total_col = 10719 
Row_Bus_Util =  0.067458 
CoL_Bus_Util = 0.091483 
Either_Row_CoL_Bus_Util = 0.140114 
Issued_on_Two_Bus_Simul_Util = 0.018828 
issued_two_Eff = 0.134373 
queue_avg = 1.927131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92713
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100573 n_act=4062 n_pre=4046 n_ref_event=0 n_req=9080 n_rd=7183 n_rd_L2_A=0 n_write=0 n_wr_bk=3538 bw_util=0.0915
n_activity=48965 dram_eff=0.219
bk0: 497a 105271i bk1: 433a 105875i bk2: 427a 107962i bk3: 528a 105024i bk4: 434a 107259i bk5: 505a 106590i bk6: 384a 107552i bk7: 380a 107374i bk8: 392a 107445i bk9: 450a 106060i bk10: 437a 106840i bk11: 421a 106560i bk12: 472a 106150i bk13: 466a 105506i bk14: 471a 106102i bk15: 486a 105187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552643
Row_Buffer_Locality_read = 0.654880
Row_Buffer_Locality_write = 0.165525
Bank_Level_Parallism = 4.651618
Bank_Level_Parallism_Col = 3.135214
Bank_Level_Parallism_Ready = 1.508441
write_to_read_ratio_blp_rw_average = 0.409261
GrpLevelPara = 2.140514 

BW Util details:
bwutil = 0.091500 
total_CMD = 117169 
util_bw = 10721 
Wasted_Col = 21639 
Wasted_Row = 6557 
Idle = 78252 

BW Util Bottlenecks: 
RCDc_limit = 21749 
RCDWRc_limit = 9559 
WTRc_limit = 6247 
RTWc_limit = 29954 
CCDLc_limit = 5878 
rwq = 0 
CCDLc_limit_alone = 3829 
WTRc_limit_alone = 5754 
RTWc_limit_alone = 28398 

Commands details: 
total_CMD = 117169 
n_nop = 100573 
Read = 7183 
Write = 0 
L2_Alloc = 0 
L2_WB = 3538 
n_act = 4062 
n_pre = 4046 
n_ref = 0 
n_req = 9080 
total_req = 10721 

Dual Bus Interface Util: 
issued_total_row = 8108 
issued_total_col = 10721 
Row_Bus_Util =  0.069199 
CoL_Bus_Util = 0.091500 
Either_Row_CoL_Bus_Util = 0.141642 
Issued_on_Two_Bus_Simul_Util = 0.019058 
issued_two_Eff = 0.134550 
queue_avg = 2.036272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03627
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100739 n_act=3945 n_pre=3929 n_ref_event=0 n_req=9071 n_rd=7196 n_rd_L2_A=0 n_write=0 n_wr_bk=3519 bw_util=0.09145
n_activity=47913 dram_eff=0.2236
bk0: 487a 105276i bk1: 484a 104607i bk2: 457a 106873i bk3: 467a 106558i bk4: 481a 106970i bk5: 461a 107579i bk6: 411a 106741i bk7: 376a 108296i bk8: 381a 107924i bk9: 451a 106545i bk10: 440a 106928i bk11: 397a 107863i bk12: 477a 106462i bk13: 517a 103938i bk14: 467a 107155i bk15: 442a 106512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.565098
Row_Buffer_Locality_read = 0.670789
Row_Buffer_Locality_write = 0.159467
Bank_Level_Parallism = 4.710996
Bank_Level_Parallism_Col = 3.165720
Bank_Level_Parallism_Ready = 1.489127
write_to_read_ratio_blp_rw_average = 0.412870
GrpLevelPara = 2.177475 

BW Util details:
bwutil = 0.091449 
total_CMD = 117169 
util_bw = 10715 
Wasted_Col = 20684 
Wasted_Row = 6289 
Idle = 79481 

BW Util Bottlenecks: 
RCDc_limit = 20583 
RCDWRc_limit = 9539 
WTRc_limit = 6755 
RTWc_limit = 28744 
CCDLc_limit = 5955 
rwq = 0 
CCDLc_limit_alone = 3905 
WTRc_limit_alone = 6195 
RTWc_limit_alone = 27254 

Commands details: 
total_CMD = 117169 
n_nop = 100739 
Read = 7196 
Write = 0 
L2_Alloc = 0 
L2_WB = 3519 
n_act = 3945 
n_pre = 3929 
n_ref = 0 
n_req = 9071 
total_req = 10715 

Dual Bus Interface Util: 
issued_total_row = 7874 
issued_total_col = 10715 
Row_Bus_Util =  0.067202 
CoL_Bus_Util = 0.091449 
Either_Row_CoL_Bus_Util = 0.140225 
Issued_on_Two_Bus_Simul_Util = 0.018426 
issued_two_Eff = 0.131406 
queue_avg = 2.097517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09752
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117169 n_nop=100350 n_act=4094 n_pre=4078 n_ref_event=0 n_req=9211 n_rd=7269 n_rd_L2_A=0 n_write=0 n_wr_bk=3681 bw_util=0.09345
n_activity=49374 dram_eff=0.2218
bk0: 475a 105777i bk1: 455a 105354i bk2: 434a 107150i bk3: 496a 106380i bk4: 499a 106575i bk5: 494a 106332i bk6: 411a 106911i bk7: 401a 106541i bk8: 430a 106077i bk9: 433a 106801i bk10: 459a 106214i bk11: 415a 107147i bk12: 420a 106659i bk13: 494a 104927i bk14: 467a 105704i bk15: 486a 104367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555531
Row_Buffer_Locality_read = 0.661714
Row_Buffer_Locality_write = 0.158084
Bank_Level_Parallism = 4.735550
Bank_Level_Parallism_Col = 3.180603
Bank_Level_Parallism_Ready = 1.522466
write_to_read_ratio_blp_rw_average = 0.421450
GrpLevelPara = 2.151783 

BW Util details:
bwutil = 0.093455 
total_CMD = 117169 
util_bw = 10950 
Wasted_Col = 21714 
Wasted_Row = 6402 
Idle = 78103 

BW Util Bottlenecks: 
RCDc_limit = 21441 
RCDWRc_limit = 9961 
WTRc_limit = 6285 
RTWc_limit = 31027 
CCDLc_limit = 6282 
rwq = 0 
CCDLc_limit_alone = 3998 
WTRc_limit_alone = 5796 
RTWc_limit_alone = 29232 

Commands details: 
total_CMD = 117169 
n_nop = 100350 
Read = 7269 
Write = 0 
L2_Alloc = 0 
L2_WB = 3681 
n_act = 4094 
n_pre = 4078 
n_ref = 0 
n_req = 9211 
total_req = 10950 

Dual Bus Interface Util: 
issued_total_row = 8172 
issued_total_col = 10950 
Row_Bus_Util =  0.069745 
CoL_Bus_Util = 0.093455 
Either_Row_CoL_Bus_Util = 0.143545 
Issued_on_Two_Bus_Simul_Util = 0.019655 
issued_two_Eff = 0.136928 
queue_avg = 2.050090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05009

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20450, Miss = 5956, Miss_rate = 0.291, Pending_hits = 39, Reservation_fails = 461
L2_cache_bank[1]: Access = 19855, Miss = 6024, Miss_rate = 0.303, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[2]: Access = 20327, Miss = 6004, Miss_rate = 0.295, Pending_hits = 22, Reservation_fails = 154
L2_cache_bank[3]: Access = 19404, Miss = 6053, Miss_rate = 0.312, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[4]: Access = 20139, Miss = 6091, Miss_rate = 0.302, Pending_hits = 35, Reservation_fails = 225
L2_cache_bank[5]: Access = 19572, Miss = 5919, Miss_rate = 0.302, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[6]: Access = 19743, Miss = 6279, Miss_rate = 0.318, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 19606, Miss = 5955, Miss_rate = 0.304, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[8]: Access = 19757, Miss = 5961, Miss_rate = 0.302, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 19430, Miss = 6109, Miss_rate = 0.314, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[10]: Access = 19538, Miss = 5926, Miss_rate = 0.303, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[11]: Access = 19682, Miss = 5936, Miss_rate = 0.302, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[12]: Access = 19805, Miss = 6009, Miss_rate = 0.303, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[13]: Access = 19545, Miss = 6152, Miss_rate = 0.315, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 19553, Miss = 6121, Miss_rate = 0.313, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[15]: Access = 19429, Miss = 5788, Miss_rate = 0.298, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[16]: Access = 19559, Miss = 5930, Miss_rate = 0.303, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[17]: Access = 19703, Miss = 5892, Miss_rate = 0.299, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[18]: Access = 20039, Miss = 6140, Miss_rate = 0.306, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[19]: Access = 19994, Miss = 6235, Miss_rate = 0.312, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[20]: Access = 19895, Miss = 6375, Miss_rate = 0.320, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 19423, Miss = 5913, Miss_rate = 0.304, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[22]: Access = 19729, Miss = 5901, Miss_rate = 0.299, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 19628, Miss = 5827, Miss_rate = 0.297, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[24]: Access = 19648, Miss = 6037, Miss_rate = 0.307, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[25]: Access = 19535, Miss = 5898, Miss_rate = 0.302, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[26]: Access = 19721, Miss = 6027, Miss_rate = 0.306, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[27]: Access = 19572, Miss = 5792, Miss_rate = 0.296, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[28]: Access = 19884, Miss = 5808, Miss_rate = 0.292, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 19895, Miss = 6027, Miss_rate = 0.303, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[30]: Access = 19759, Miss = 5829, Miss_rate = 0.295, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[31]: Access = 19779, Miss = 5954, Miss_rate = 0.301, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[32]: Access = 19494, Miss = 6107, Miss_rate = 0.313, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[33]: Access = 19701, Miss = 6215, Miss_rate = 0.315, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[34]: Access = 19795, Miss = 6137, Miss_rate = 0.310, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[35]: Access = 19542, Miss = 6214, Miss_rate = 0.318, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[36]: Access = 19703, Miss = 6163, Miss_rate = 0.313, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[37]: Access = 19556, Miss = 5932, Miss_rate = 0.303, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[38]: Access = 19450, Miss = 6241, Miss_rate = 0.321, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[39]: Access = 19386, Miss = 6170, Miss_rate = 0.318, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[40]: Access = 19730, Miss = 5996, Miss_rate = 0.304, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[41]: Access = 19767, Miss = 6045, Miss_rate = 0.306, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[42]: Access = 19370, Miss = 5762, Miss_rate = 0.297, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[43]: Access = 19564, Miss = 5929, Miss_rate = 0.303, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[44]: Access = 19594, Miss = 6245, Miss_rate = 0.319, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[45]: Access = 19852, Miss = 6077, Miss_rate = 0.306, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[46]: Access = 19784, Miss = 5984, Miss_rate = 0.302, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[47]: Access = 19350, Miss = 5849, Miss_rate = 0.302, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[48]: Access = 19491, Miss = 6300, Miss_rate = 0.323, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[49]: Access = 19523, Miss = 5969, Miss_rate = 0.306, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[50]: Access = 19667, Miss = 6195, Miss_rate = 0.315, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[51]: Access = 19689, Miss = 5869, Miss_rate = 0.298, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[52]: Access = 71098, Miss = 52747, Miss_rate = 0.742, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[53]: Access = 19882, Miss = 6449, Miss_rate = 0.324, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[54]: Access = 19602, Miss = 6096, Miss_rate = 0.311, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[55]: Access = 19619, Miss = 5906, Miss_rate = 0.301, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[56]: Access = 19491, Miss = 5788, Miss_rate = 0.297, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[57]: Access = 19380, Miss = 6033, Miss_rate = 0.311, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[58]: Access = 19468, Miss = 5883, Miss_rate = 0.302, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[59]: Access = 19586, Miss = 6064, Miss_rate = 0.310, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[60]: Access = 19126, Miss = 5881, Miss_rate = 0.307, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[61]: Access = 19901, Miss = 6049, Miss_rate = 0.304, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[62]: Access = 19389, Miss = 5927, Miss_rate = 0.306, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[63]: Access = 19530, Miss = 6244, Miss_rate = 0.320, Pending_hits = 17, Reservation_fails = 0
L2_total_cache_accesses = 1309678
L2_total_cache_misses = 432334
L2_total_cache_miss_rate = 0.3301
L2_total_cache_pending_hits = 745
L2_total_cache_reservation_fails = 840
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 518023
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 91623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 140451
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 356588
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 144625
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 750695
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 556903
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1309678
icnt_total_pkts_simt_to_mem=1308158
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 918.912
	minimum = 5
	maximum = 5087
Network latency average = 850.323
	minimum = 5
	maximum = 3634
Slowest packet = 2330776
Flit latency average = 850.323
	minimum = 5
	maximum = 3634
Slowest flit = 2339192
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0868915
	minimum = 0.0560268 (at node 97)
	maximum = 0.956916 (at node 92)
Accepted packet rate average = 0.0868915
	minimum = 0.0560268 (at node 97)
	maximum = 0.956916 (at node 92)
Injected flit rate average = 0.0868915
	minimum = 0.0560268 (at node 97)
	maximum = 0.956916 (at node 92)
Accepted flit rate average= 0.0868915
	minimum = 0.0560268 (at node 97)
	maximum = 0.956916 (at node 92)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 106.138 (14 samples)
	minimum = 5 (14 samples)
	maximum = 712.286 (14 samples)
Network latency average = 98.537 (14 samples)
	minimum = 5 (14 samples)
	maximum = 563.286 (14 samples)
Flit latency average = 98.537 (14 samples)
	minimum = 5 (14 samples)
	maximum = 563.286 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.106182 (14 samples)
	minimum = 0.0809123 (14 samples)
	maximum = 0.313058 (14 samples)
Accepted packet rate average = 0.106182 (14 samples)
	minimum = 0.0809123 (14 samples)
	maximum = 0.307168 (14 samples)
Injected flit rate average = 0.106182 (14 samples)
	minimum = 0.0809123 (14 samples)
	maximum = 0.313058 (14 samples)
Accepted flit rate average = 0.106182 (14 samples)
	minimum = 0.0809123 (14 samples)
	maximum = 0.307168 (14 samples)
Injected packet size average = 1 (14 samples)
Accepted packet size average = 1 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 13 sec (1873 sec)
gpgpu_simulation_rate = 137758 (inst/sec)
gpgpu_simulation_rate = 107 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949db0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 111276
gpu_sim_insn = 36390672
gpu_ipc =     327.0307
gpu_tot_sim_cycle = 311845
gpu_tot_sim_insn = 294412166
gpu_tot_ipc =     944.0977
gpu_tot_issued_cta = 29310
gpu_occupancy = 78.6897% 
gpu_tot_occupancy = 68.0098% 
max_total_param_size = 0
gpu_stall_dramfull = 1065731
gpu_stall_icnt2sh    = 2313
partiton_level_parallism =      20.8989
partiton_level_parallism_total  =      11.6523
partiton_level_parallism_util =      21.3547
partiton_level_parallism_util_total  =      13.4015
L2_BW  =     973.0549 GB/Sec
L2_BW_total  =     542.7577 GB/Sec
gpu_total_sim_rate=95962

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10036411
	L1I_total_cache_misses = 19289
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 164537, Miss = 84834, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 161313, Miss = 83511, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157684, Miss = 81772, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 161091, Miss = 83453, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 165170, Miss = 85427, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 160556, Miss = 83014, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 160259, Miss = 82990, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 162426, Miss = 83893, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 157263, Miss = 81698, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 161295, Miss = 83578, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 159694, Miss = 82615, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 167118, Miss = 86273, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 158930, Miss = 82389, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 162287, Miss = 83754, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 163847, Miss = 84712, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 165266, Miss = 85346, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 163682, Miss = 84594, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 158078, Miss = 81971, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 155628, Miss = 80746, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 161216, Miss = 83528, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 164455, Miss = 84872, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 161265, Miss = 83482, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 161107, Miss = 83365, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 161459, Miss = 83669, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 167874, Miss = 86595, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 164410, Miss = 84852, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 166081, Miss = 85930, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 165439, Miss = 85292, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 164321, Miss = 84860, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 159306, Miss = 82794, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 162630, Miss = 84065, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 159388, Miss = 82330, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[32]: Access = 160079, Miss = 82665, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 161726, Miss = 83501, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 157846, Miss = 81937, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 164685, Miss = 85012, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 162114, Miss = 83729, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 162896, Miss = 84086, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 158860, Miss = 82321, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 161584, Miss = 83624, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6474865
	L1D_total_cache_misses = 3349079
	L1D_total_cache_miss_rate = 0.5172
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 9
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 2845024
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2837252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1395606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 551968
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2839904
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1388256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 13249
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10017122
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4784826
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2845024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1690039
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10036411

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3847, 3347, 3515, 3630, 3325, 4673, 3537, 3836, 3537, 3951, 3445, 4493, 3597, 3899, 3671, 3433, 4140, 4056, 3650, 3586, 3600, 3806, 3786, 3315, 3754, 3994, 3830, 4171, 3768, 4101, 4216, 3983, 4208, 3772, 3787, 3897, 3615, 3335, 3940, 3795, 4470, 3460, 4025, 3774, 3526, 3106, 3305, 3606, 4091, 3674, 3805, 4299, 3567, 3922, 3744, 4018, 3821, 3900, 3776, 4338, 3840, 3768, 4018, 3621, 
gpgpu_n_tot_thrd_icount = 603298976
gpgpu_n_tot_w_icount = 18853093
gpgpu_n_stall_shd_mem = 3039901
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1943110
gpgpu_n_mem_write_global = 1690039
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 19898296
gpgpu_n_store_insn = 2424312
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 91040768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2914561
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7053799	W0_Idle:8885775	W0_Scoreboard:57448197	W1:4047085	W2:2080736	W3:1368291	W4:997197	W5:658073	W6:391741	W7:211084	W8:96898	W9:41573	W10:14380	W11:4038	W12:1194	W13:485	W14:74	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8940244
single_issue_nums: WS0:4717361	WS1:4703844	WS2:4726701	WS3:4705187	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15544880 {8:1943110,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67601560 {40:1690039,}
traffic_breakdown_coretomem[INST_ACC_R] = 3840 {8:480,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77724400 {40:1943110,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13520312 {8:1690039,}
traffic_breakdown_memtocore[INST_ACC_R] = 76800 {40:1920,}
maxmflatency = 5328 
max_icnt2mem_latency = 5096 
maxmrqlatency = 2523 
max_icnt2sh_latency = 1196 
averagemflatency = 521 
avg_icnt2mem_latency = 195 
avg_mrq_latency = 143 
avg_icnt2sh_latency = 65 
mrq_lat_table:90762 	142360 	37307 	38779 	54122 	118617 	122469 	167714 	156342 	49037 	1950 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1492200 	1005618 	669128 	353715 	108906 	3742 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	240 	849063 	832170 	366695 	369084 	507490 	457980 	91455 	100233 	56548 	2751 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1333969 	816550 	346644 	315335 	294323 	259418 	180699 	81610 	4761 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	271 	131 	101 	60 	48 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        60        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6442      8124      5928      5911     11720      6885      8767      7928     15214     14045      8260     16996     14279      6936     14237      6592 
dram[1]:      7484      7324     17048     13629      9603     13045      7921      8510     18191      7990     12840     15994      7376     21267      7716      7791 
dram[2]:      8379     14776      7639      8213      8298      8343     16389      9100     11133     10305     13695      5585     11655      7679      7002      5315 
dram[3]:      7780      8242     10142      7341      7881     12659      7851     12015      8127     15355      8136      9841      8981      9596      4513      7175 
dram[4]:     14872     10180      7659      7532     14041     10380      9985     13564     24272     15425      8842      6966      7513     12173      7794      7642 
dram[5]:      5787     11497      6140      5939     14588     10082      7807      7666      9016     14841      5617      8902      9221      5967     11394     11846 
dram[6]:      8896      8630      5692      8982     16318      9031     16404      7664      8422      6265     14055      4976     10684      9722      5227      7940 
dram[7]:      7810     10541      9074      6746      6961      6947     20988     14919      9014      6153     14877     11987      5934     13564      6582      9243 
dram[8]:      9228      8153      5868      7370     13245     16797      7793     12909     13333     15981      8030     10553     10352     19634      8122      7417 
dram[9]:      9203      5622      9436      9592      8595      6979     11871     12280      7354     15751      8744      5275     11515     10430      8605      7412 
dram[10]:     15733      9639      7823      9030     14770      6955     10496     15628      6218     13780      4778      7304     10345      8931      5456     10043 
dram[11]:      8221      8828      6204      7803      7400     11671      7678      9866      8659     21572      7256      9584      7530     13166      5303      8759 
dram[12]:      6556      9572     10033      5954      6740     10618      7856      8391     11381     16600      8204     11689     17892     14483      5565     10612 
dram[13]:      7837      6944      6734      8536      9440      8701     28639     15898      7415     16232      5534      6811      6581     16445      7858      6585 
dram[14]:     11335     16148      8888      9663      8560      9960      9415      8783      8806      8739     10076     17439      8771      6142      5225     11849 
dram[15]:     13250      9644      6439      5904      8382      6950     15582      7768     13540      9715      6111      8933      7986      9312      9817      8196 
dram[16]:     10545      8030      5908     10120     21013     13877     10771     13392      7840     15844      6895      7989      6702      9938      6606      4579 
dram[17]:      8304     11394      8491      7359      6786      6966      7911      9604     18221     12025      3609      8396     10294      9655      5250      9526 
dram[18]:      8597      5464      6174      6765     10190      7506      8035     14461     18453      8657      5958      8568      7026      9442      7000      5796 
dram[19]:     13054      8661      5945      7387      6711     16785      8594      8036      4127     18766     13634      8848      7603      7804     10689     10175 
dram[20]:      6842     16396     16475      6938      9664     10063     16195      8754     16164      8592      9404     16380      9413      5276      5155     12220 
dram[21]:      5545      6336      7719      8616     12805      8567      9938     16232      8177      8276      5271      6596      6941     10855      5258      8082 
dram[22]:     12707      8812      7413      7570      9519      7572     11111     19540      7250     14707      8648      9332     16813     10921      8410      6820 
dram[23]:     10144      9052     11627      7562     10427      8717     13440     21417      9626     11302      9324      8408      7821     12916     11166      9870 
dram[24]:     14509      7619      5950      8143     22316      9390      9040     14882      7371     10358     12429      6915     10226      8841      6602      4942 
dram[25]:      5716      6572     12875      8225      6832      6914     11595      9748     16107     20605      8723      8488     11591      8819      5430      5077 
dram[26]:      9679     10504      9419     11437      7489      6753     10888     13496     10486     12832     12605      6424      4349      6627      5802      7248 
dram[27]:      7122     13060      8524      7525      6971     12348      7876      7960     10790     10905      6549     12352      9810      4906      6076      4542 
dram[28]:      9934      7238      9172      9093      7126      8047     14713      7645      9009     14904      6473     10852      7281      5941      8140      6236 
dram[29]:      7732     14358      8723      6069      9104      9227      7693     14378     12917     17533      6311      5091      3881      9075      6825      8016 
dram[30]:      5583      8273      8315      8164      9982      8139      9287     10881     10207      9154     10658      8665      7953      6549      9696      7981 
dram[31]:      7388      5645      6460      6014      9067     13786      8623     15523     13355      7209      6075      6831      8949      7169     10961     11165 
average row accesses per activate:
dram[0]:  2.334123  2.258242  2.290805  2.185355  2.190073  2.233668  2.239295  2.237204  2.216766  2.239571  2.308913  2.298329  2.232779  2.236364  2.163822  2.253555 
dram[1]:  2.328605  2.239734  2.258103  2.299766  2.288832  2.301102  2.256977  2.200726  2.258362  2.259770  2.272838  2.322654  2.219883  2.319809  2.363850  2.233256 
dram[2]:  2.289720  2.218097  2.272830  2.324826  2.219363  2.350502  2.296167  2.253247  2.203310  2.248555  2.279907  2.262765  2.190639  2.272827  2.307868  2.296743 
dram[3]:  2.230176  2.252583  2.313609  2.342995  2.310714  2.319534  2.352490  2.285714  2.164937  2.276471  2.182807  2.318912  2.266515  2.313380  2.311628  2.210870 
dram[4]:  2.300464  2.202965  2.304240  2.339736  2.297297  2.244898  2.245192  2.181934  2.173516  2.204598  2.263603  2.203488  2.252304  2.308585  2.271084  2.293729 
dram[5]:  2.319857  2.260163  2.175644  2.264601  2.232078  2.262679  2.144860  2.253521  2.223516  2.145783  2.139588  2.280723  2.280846  2.217934  2.323598  2.256757 
dram[6]:  2.239865  2.251168  2.206459  2.346154  2.248175  2.273399  2.123786  2.180049  2.197216  2.258718  2.220418  2.334507  2.225058  2.297329  2.236524  2.204082 
dram[7]:  2.377539  2.276018  2.291274  2.279518  2.217810  2.185230  2.252874  2.174242  2.196407  2.226950  2.338012  2.209467  2.159516  2.269412  2.218079  2.211913 
dram[8]:  2.268238  2.268675  2.324324  2.331368  2.215328  2.270472  2.239234  2.193705  2.213974  2.251773  2.154651  2.196035  2.208904  2.239183  2.255814  2.282511 
dram[9]:  2.304850  2.214677  2.244186  2.387654  2.292047  2.218670  2.218204  2.271290  2.167579  2.269596  2.325117  2.326087  2.322733  2.209220  2.316121  2.339907 
dram[10]:  2.242718  2.243428  2.371108  2.313107  2.305125  2.242236  2.237913  2.158596  2.190909  2.288757  2.354293  2.240678  2.215921  2.288018  2.352868  2.347826 
dram[11]:  2.297727  2.176923  2.228743  2.180667  2.296296  2.343909  2.160934  2.292624  2.264947  2.263840  2.180899  2.228438  2.186740  2.244199  2.205988  2.230679 
dram[12]:  2.233738  2.213024  2.334158  2.283995  2.222485  2.226601  2.145885  2.199011  2.218715  2.239773  2.255648  2.143182  2.188482  2.166102  2.293478  2.270883 
dram[13]:  2.365196  2.297798  2.327586  2.238323  2.313998  2.274112  2.069476  2.252830  2.247904  2.357054  2.204406  2.296296  2.261161  2.271028  2.330944  2.194670 
dram[14]:  2.299435  2.224026  2.210836  2.267588  2.404925  2.380774  2.233291  2.209332  2.275740  2.234539  2.339120  2.257109  2.228196  2.281324  2.218079  2.320823 
dram[15]:  2.278106  2.278351  2.179138  2.258333  2.345953  2.289053  2.250308  2.216912  2.230601  2.157710  2.227833  2.280430  2.274600  2.289386  2.225029  2.312876 
dram[16]:  2.293454  2.242291  2.307962  2.243437  2.353090  2.279907  2.213198  2.241855  2.232346  2.301695  2.292824  2.316229  2.187500  2.217536  2.241784  2.307028 
dram[17]:  2.287544  2.213571  2.224605  2.353717  2.285897  2.349078  2.158333  2.276675  2.196591  2.203090  2.134831  2.271147  2.271327  2.211516  2.291295  2.258718 
dram[18]:  2.332176  2.289116  2.213686  2.314322  2.332056  2.265743  2.236679  2.277419  2.297175  2.141573  2.280285  2.187209  2.235362  2.164994  2.278027  2.293632 
dram[19]:  2.269624  2.205658  2.314049  2.268830  2.257143  2.283654  2.264441  2.233668  2.223898  2.148959  2.212644  2.214831  2.298627  2.271605  2.295082  2.275029 
dram[20]:  2.274595  2.236095  2.267735  2.266904  2.267176  2.225061  2.184957  2.244630  2.179342  2.236032  2.184211  2.273373  2.258248  2.234091  2.246328  2.220605 
dram[21]:  2.248268  2.180932  2.154472  2.251773  2.302031  2.213333  2.273063  2.251541  2.195205  2.227376  2.249383  2.267292  2.236721  2.227848  2.260483  2.246014 
dram[22]:  2.289593  2.230601  2.241111  2.326969  2.276215  2.250000  2.221687  2.279099  2.184211  2.341920  2.229412  2.218160  2.330588  2.295294  2.216854  2.202235 
dram[23]:  2.285877  2.168502  2.352300  2.293001  2.258262  2.204057  2.223881  2.210336  2.179724  2.156109  2.198404  2.285047  2.181330  2.281589  2.192179  2.225143 
dram[24]:  2.172264  2.322807  2.242459  2.251765  2.236062  2.228869  2.185493  2.192355  2.242117  2.204059  2.153084  2.220690  2.212088  2.228999  2.253986  2.246377 
dram[25]:  2.274617  2.234899  2.316377  2.314320  2.219194  2.336375  2.239691  2.296010  2.183765  2.209357  2.212695  2.243931  2.258315  2.287260  2.284337  2.243243 
dram[26]:  2.231121  2.371524  2.259604  2.375469  2.327649  2.318238  2.229899  2.295285  2.227790  2.241266  2.211864  2.261406  2.298144  2.275974  2.271493  2.275274 
dram[27]:  2.276404  2.259861  2.312201  2.171296  2.271122  2.262765  2.243542  2.186503  2.204289  2.202864  2.175926  2.261168  2.120977  2.223543  2.224080  2.214366 
dram[28]:  2.260626  2.247768  2.304516  2.372064  2.296296  2.282116  2.287742  2.192741  2.243114  2.265018  2.336239  2.278688  2.330673  2.203661  2.290361  2.256709 
dram[29]:  2.282022  2.250896  2.369987  2.265766  2.169598  2.203550  2.169975  2.139364  2.256659  2.246479  2.274738  2.266748  2.281723  2.263687  2.262314  2.249139 
dram[30]:  2.239642  2.197309  2.221420  2.310302  2.297164  2.356868  2.142857  2.314767  2.290482  2.292572  2.216981  2.390306  2.336854  2.233584  2.193435  2.321033 
dram[31]:  2.217733  2.311476  2.228049  2.314251  2.265625  2.281707  2.199023  2.239264  2.182832  2.210773  2.268708  2.295082  2.223624  2.248606  2.243114  2.101293 
average row locality = 979470/434772 = 2.252836
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1416      1507      1482      1412      1376      1346      1315      1292      1318      1335      1371      1384      1347      1394      1349      1356 
dram[1]:      1422      1478      1388      1456      1334      1436      1426      1318      1440      1432      1352      1493      1363      1380      1467      1406 
dram[2]:      1418      1371      1499      1503      1382      1432      1459      1246      1330      1401      1414      1316      1370      1503      1445      1353 
dram[3]:      1466      1409      1431      1442      1504      1356      1347      1331      1330      1421      1460      1339      1435      1428      1426      1490 
dram[4]:      1443      1381      1351      1467      1425      1413      1378      1228      1360      1400      1370      1379      1387      1436      1342      1522 
dram[5]:      1409      1404      1360      1408      1402      1300      1348      1271      1382      1273      1355      1365      1384      1405      1439      1443 
dram[6]:      1428      1364      1403      1460      1405      1406      1255      1295      1346      1461      1379      1450      1369      1436      1455      1404 
dram[7]:      1446      1446      1431      1404      1394      1373      1264      1231      1304      1352      1473      1345      1417      1355      1391      1388 
dram[8]:      1439      1330      1389      1463      1364      1393      1379      1301      1475      1377      1345      1463      1385      1315      1319      1487 
dram[9]:      1444      1461      1428      1428      1332      1315      1292      1366      1460      1400      1434      1498      1421      1349      1303      1476 
dram[10]:      1497      1423      1420      1404      1490      1384      1287      1274      1346      1387      1436      1465      1453      1422      1354      1439 
dram[11]:      1492      1425      1369      1375      1349      1394      1273      1381      1409      1383      1415      1362      1442      1453      1288      1362 
dram[12]:      1446      1444      1373      1399      1415      1371      1222      1290      1438      1422      1374      1357      1514      1349      1357      1351 
dram[13]:      1380      1437      1402      1388      1400      1349      1323      1295      1358      1356      1260      1447      1475      1394      1422      1352 
dram[14]:      1473      1489      1359      1327      1333      1441      1273      1262      1377      1365      1479      1396      1317      1392      1405      1390 
dram[15]:      1360      1447      1427      1424      1352      1413      1340      1321      1505      1336      1284      1380      1414      1489      1404      1383 
dram[16]:      1482      1457      1454      1401      1398      1518      1263      1315      1417      1495      1440      1409      1436      1435      1371      1326 
dram[17]:      1428      1437      1463      1463      1342      1562      1315      1328      1393      1446      1370      1426      1375      1326      1474      1445 
dram[18]:      1464      1442      1363      1336      1382      1362      1302      1267      1470      1388      1396      1360      1374      1387      1459      1401 
dram[19]:      1438      1465      1437      1444      1380      1446      1298      1271      1377      1412      1389      1489      1440      1448      1413      1418 
dram[20]:      1545      1409      1453      1434      1338      1386      1267      1368      1380      1419      1438      1394      1413      1404      1417      1430 
dram[21]:      1384      1446      1361      1417      1379      1369      1347      1320      1375      1397      1292      1391      1389      1378      1259      1415 
dram[22]:      1465      1477      1503      1462      1347      1400      1355      1310      1454      1462      1350      1360      1419      1370      1421      1419 
dram[23]:      1437      1421      1438      1418      1405      1406      1284      1337      1363      1348      1397      1444      1466      1336      1423      1397 
dram[24]:      1442      1442      1413      1420      1441      1289      1327      1282      1430      1420      1422      1404      1438      1410      1436      1319 
dram[25]:      1492      1462      1372      1411      1442      1349      1261      1298      1384      1364      1465      1414      1471      1357      1360      1442 
dram[26]:      1402      1574      1440      1402      1465      1454      1274      1352      1412      1492      1314      1304      1438      1512      1469      1354 
dram[27]:      1487      1411      1447      1385      1352      1397      1315      1272      1411      1319      1357      1429      1347      1338      1439      1413 
dram[28]:      1476      1444      1300      1447      1306      1368      1301      1265      1356      1396      1357      1430      1489      1361      1377      1402 
dram[29]:      1493      1344      1321      1497      1292      1422      1272      1245      1329      1381      1438      1343      1406      1446      1438      1413 
dram[30]:      1445      1404      1362      1367      1415      1398      1294      1295      1324      1463      1366      1355      1441      1494      1355      1362 
dram[31]:      1427      1426      1338      1400      1463      1424      1291      1327      1411      1368      1466      1304      1362      1452      1327      1401 
total dram reads = 713183
bank skew: 1574/1222 = 1.29
chip skew: 22658/21919 = 1.03
number of total write accesses:
dram[0]:       554       548       511       498       433       432       463       500       533       544       520       542       533       574       553       546 
dram[1]:       548       540       493       508       449       444       515       502       518       534       514       537       535       564       547       528 
dram[2]:       542       541       517       501       429       439       518       489       534       544       549       501       549       563       579       551 
dram[3]:       559       553       524       498       437       437       495       509       547       514       546       537       555       543       562       544 
dram[4]:       540       551       497       482       445       457       490       487       544       518       502       516       568       554       543       563 
dram[5]:       542       542       498       492       435       440       488       489       528       508       515       528       557       549       550       561 
dram[6]:       561       563       510       492       443       440       495       497       548       547       535       539       549       542       578       540 
dram[7]:       544       566       512       488       449       432       500       491       530       532       526       522       546       574       572       543 
dram[8]:       582       553       503       514       457       437       493       511       553       528       508       531       550       548       524       549 
dram[9]:       552       561       502       506       426       420       487       501       519       511       547       535       551       520       536       541 
dram[10]:       582       540       484       502       444       421       472       509       582       547       511       518       579       564       533       559 
dram[11]:       530       556       492       520       449       453       486       515       523       539       526       550       537       578       554       543 
dram[12]:       580       561       513       499       463       437       499       489       530       549       523       529       576       568       542       552 
dram[13]:       550       546       488       481       435       443       494       496       519       532       541       537       551       550       529       542 
dram[14]:       562       566       518       478       425       466       498       490       546       550       542       509       548       538       558       527 
dram[15]:       565       542       495       473       445       448       485       488       536       511       525       531       574       560       534       539 
dram[16]:       550       579       517       479       468       445       481       474       543       542       541       532       559       563       539       545 
dram[17]:       537       553       508       500       441       477       498       507       540       550       530       534       542       556       579       563 
dram[18]:       551       577       481       490       444       437       503       498       563       518       524       521       573       555       573       544 
dram[19]:       557       562       523       514       437       454       466       507       540       550       536       542       569       576       547       559 
dram[20]:       559       561       529       477       444       443       505       513       540       542       554       527       572       562       571       553 
dram[21]:       563       567       494       488       435       457       501       506       548       572       530       543       548       558       520       557 
dram[22]:       559       564       514       488       433       445       489       511       538       538       545       521       562       581       552       552 
dram[23]:       570       548       505       515       440       441       504       502       529       558       531       512       567       560       539       550 
dram[24]:       563       544       520       494       444       425       511       496       561       535       533       528       575       527       543       541 
dram[25]:       587       536       495       496       431       443       477       486       553       525       522       527       566       546       536       550 
dram[26]:       548       558       501       496       446       440       501       498       544       561       513       530       543       591       539       514 
dram[27]:       539       537       486       491       449       420       509       510       542       527       523       545       564       532       556       560 
dram[28]:       545       570       486       472       430       444       472       487       517       527       519       516       555       565       524       532 
dram[29]:       538       540       511       515       435       440       477       505       535       533       516       518       554       580       537       546 
dram[30]:       555       556       484       472       448       438       491       492       529       543       514       519       550       581       516       525 
dram[31]:       549       548       489       500       422       447       510       498       547       520       535       516       577       565       546       549 
total dram writes = 266287
bank skew: 591/420 = 1.41
chip skew: 8452/8161 = 1.04
average mf latency per bank:
dram[0]:       1768      1662      1779      1596      1723      1694      1489      1492      1643      1642      1743      1659      1774      1669      1724      1720
dram[1]:       1829      1971      1806      1950      1832      1924      1548      1789      1804      1938      1898      1904      1914      1966      1856      1991
dram[2]:       1936      1719      1920      1666      1835      1609      1602      1486      1887      1595      1913      1726      1998      1669      1967      1728
dram[3]:       1967      2033      2002      1965      1874      1895      1649      1707      1831      1927      1830      1990      1931      1988      1907      1955
dram[4]:       2017      1731      2086      1666      1939      1612      1757      1463      2072      1640      2198      1720      2132      1705      2175      1640
dram[5]:       1969      1753      1952      1793      1883      1738      1636      1549      1879      1755      1852      1774      1863      1717      1863      1733
dram[6]:       1864      2068      1859      1944      1836      1991      1645      1839      1770      1929      1883      2019      1845      2096      1753      2053
dram[7]:       1715      1694      1771      1713      1656      1693      1548      1492      1774      1651      1646      1724      1741      1680      1753      1725
dram[8]:       1898      1868      1926      1828      1866      1775      1639      1566      1850      1782      1962      1762      1996      1839      1975      1782
dram[9]:       1878      1750      1854      1769      1925      1827      1680      1608      1796      1843      1856      1774      1887      1932      1992      1818
dram[10]:       1828      1836      1964      1947      1874      1854      1744      1601      1811      1792      1852      1762      1809      1790      1905      1798
dram[11]:       2044      1969      2039      1983      1994      1941      1855      1707      2013      2022      1969      1967      1927      1921      1978      1993
dram[12]:       1695      1595      1753      1631      1736      1563      1573      1410      1709      1559      1774      1615      1690      1627      1787      1660
dram[13]:       1759      1724      1784      1767      1754      1681      1512      1483      1735      1655      1805      1609      1717      1762      1747      1691
dram[14]:       1776      1746      1799      1922      1813      1772      1655      1594      1813      1753      1832      1800      1900      1815      1796      1805
dram[15]:       1886      1786      1866      1821      1860      1718      1671      1609      1817      1879      1946      1865      1859      1804      1904      1934
dram[16]:       1954      1685      2004      1768      2016      1632      1760      1573      1870      1568      1950      1752      1979      1720      1970      1809
dram[17]:       1819      2026      1721      2104      1762      1913      1527      1815      1685      2019      1753      1978      1770      2096      1741      1996
dram[18]:       1949      1831      2032      1930      1836      1768      1586      1573      1677      1768      1875      1881      1930      1914      1859      1976
dram[19]:       1749      2280      1819      2270      1782      2214      1627      2125      1794      2428      1772      2363      1820      2377      1811      2419
dram[20]:       1848      2075      1990      2151      1959      2030      1735      1782      1938      1949      1950      2064      1945      2103      1931      2008
dram[21]:       1837      1808      1851      1858      1756      1822      1529      1592      1739      1773      1840      1803      1825      1856      1913      1826
dram[22]:       1944      2079      1906      2081      1858      2082      1610      1890      1814      2052      1929      2115      2012      2111      2081      2162
dram[23]:       1968      2030      2044      2005      1987      1962      1717      1710      1901      1868      1895      2000      1885      2129      1923      2098
dram[24]:       1865      2005      1949      2040      1819      1952      1633      1687      1820      1830      1965      1943      1934      2027      1907      2065
dram[25]:       1778      1850      1860      1882      1743      1784      1677      1590      1820      1812      1820      1767      1813      1907      1902      1839
dram[26]:       1996      1942     51599      2019      1929      1959      1713      1704      1811      1889      2073      2106      2057      1965      1986      2012
dram[27]:       1704      1916      1719      1992      1678      1916      1504      1674      1603      1882      1644      1799      1704      1925      1676      1845
dram[28]:       1836      1758      1950      1758      1936      1731      1748      1588      1926      1748      1943      1752      1838      1819      1870      1762
dram[29]:       1782      1958      1903      1759      1866      1827      1608      1631      1877      1827      1836      1870      1801      1877      1802      1832
dram[30]:       1681      2054      1709      2092      1657      1991      1455      1778      1706      1969      1704      2141      1702      2016      1644      2150
dram[31]:       1711      1871      1789      1803      1655      1802      1457      1553      1625      1784      1651      1841      1791      1806      1766      1751
maximum mf latency per bank:
dram[0]:       3970      3758      3355      3918      3563      3464      3939      4521      4766      4728      3818      4162      3638      3694      4072      4342
dram[1]:       3773      3652      3524      3895      3483      3744      4551      3961      4717      4803      4536      4494      3569      4530      4479      4014
dram[2]:       3747      3711      3718      3259      3437      3503      4209      4074      4750      4807      4269      3685      3599      4039      4431      4286
dram[3]:       3687      3485      3112      3288      3458      3297      3011      4396      4672      4672      4376      3797      4547      3814      3969      3922
dram[4]:       4234      3128      4071      3408      3731      3348      4501      3707      4668      4672      4900      4088      4541      4064      4254      4164
dram[5]:       3450      3864      3087      3485      3403      3487      4667      3601      4772      4667      3780      4444      3445      4413      4076      4224
dram[6]:       3534      3922      3251      3906      2979      4163      3254      4531      4758      4664      4148      4684      4181      3985      4193      3945
dram[7]:       3527      3672      3504      3193      3304      3682      3675      4596      5099      4734      5163      4484      3832      3891      4424      4398
dram[8]:       3387      3699      3556      3535      3404      3454      4601      3708      5116      5127      4662      4406      3936      4157      4407      4416
dram[9]:       3787      4058      3042      3581      3280      3775      3909      4059      4521      5226      4987      3972      4544      3914      4257      3769
dram[10]:       3924      3888      3507      3177      3273      3797      3699      4515      5028      5218      3924      4643      3794      4188      4301      3454
dram[11]:       3334      3697      3219      3223      3186      3134      3848      4399      4627      4979      4277      4393      3793      4398      3374      4397
dram[12]:       3701      3514      3732      3585      3663      3510      3637      4463      4635      4845      4093      3802      4084      4345      3827      4397
dram[13]:       3153      3218      3718      3565      3418      3696      4401      4842      5112      5049      3842      4269      3731      3912      3926      4157
dram[14]:       3092      3589      3718      3700      3117      3427      4598      4730      5046      5086      4157      4418      3352      4037      3529      3528
dram[15]:       3808      3615      3542      3918      3242      3493      4150      4033      4404      4696      3994      4178      3847      4463      4474      3931
dram[16]:       3460      3412      3096      3920      3263      3287      3216      4791      4773      5017      4346      3993      4137      4035      4540      4406
dram[17]:       3188      3535      3277      3537      3105      3397      4498      4432      4916      4797      3866      3679      3757      3914      4188      3663
dram[18]:       3466      3651      3148      3380      3101      3489      4437      4318      4803      4684      4117      4630      3904      4049      4291      3522
dram[19]:       3448      3864      3691      3883      3101      3819      4030      4378      4746      4748      3413      3951      4400      4023      4397      4595
dram[20]:       4088      3697      4068      3464      3833      3561      3768      3512      4744      4748      4324      4597      4264      4202      4221      4549
dram[21]:       4019      3485      3349      3502      3060      3303      4218      3517      4777      4728      4034      4890      3821      3725      4075      3602
dram[22]:       3813      3730      3683      3795      3134      3821      3959      3943      4763      4646      4216      3756      4149      3559      4058      3770
dram[23]:       4018      3907      3480      3164      3264      3430      3896      4403      5129      5107      4305      3872      4260      4150      4406      4135
dram[24]:       4147      3907      3266      3478      3264      3283      4597      4983      4951      5162      4010      3823      3812      3736      3612      4262
dram[25]:       3704      3366      3693      3684      3350      3494      4888      4619      5226      5048      4625      4039      4202      3570      4257      4070
dram[26]:       3847      3533      5328      3545      3797      3547      4058      5044      5133      5221      4926      3794      4988      4473      4770      4531
dram[27]:       3439      3886      3465      3079      3551      3378      4360      4594      4797      5001      4005      3955      4441      4049      4122      4005
dram[28]:       3340      3107      3524      3363      3540      3086      4355      4299      4840      4760      4260      3844      4157      3389      4278      4205
dram[29]:       3608      3641      3672      3368      3739      3825      3167      4892      5101      4897      4627      3707      4498      4355      4023      3577
dram[30]:       3434      4084      3718      3319      3685      3651      3625      4743      5107      4939      3728      4439      4563      4310      4023      3800
dram[31]:       3755      3838      3920      3463      3136      3072      3863      3817      4769      4756      3489      3733      3814      4136      4354      3922
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=126205 n_act=13491 n_pre=13475 n_ref_event=0 n_req=30284 n_rd=22000 n_rd_L2_A=0 n_write=0 n_wr_bk=19371 bw_util=0.2271
n_activity=110155 dram_eff=0.3756
bk0: 1416a 132911i bk1: 1507a 132726i bk2: 1482a 134413i bk3: 1412a 134701i bk4: 1376a 137829i bk5: 1346a 139322i bk6: 1315a 137968i bk7: 1292a 137453i bk8: 1318a 136152i bk9: 1335a 134901i bk10: 1371a 134764i bk11: 1384a 134851i bk12: 1347a 136136i bk13: 1394a 133424i bk14: 1349a 134050i bk15: 1356a 134123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554517
Row_Buffer_Locality_read = 0.669136
Row_Buffer_Locality_write = 0.250121
Bank_Level_Parallism = 7.867637
Bank_Level_Parallism_Col = 5.357662
Bank_Level_Parallism_Ready = 2.492640
write_to_read_ratio_blp_rw_average = 0.508867
GrpLevelPara = 2.795984 

BW Util details:
bwutil = 0.227094 
total_CMD = 182176 
util_bw = 41371 
Wasted_Col = 48839 
Wasted_Row = 8851 
Idle = 83115 

BW Util Bottlenecks: 
RCDc_limit = 50774 
RCDWRc_limit = 28262 
WTRc_limit = 30701 
RTWc_limit = 114217 
CCDLc_limit = 21350 
rwq = 0 
CCDLc_limit_alone = 11424 
WTRc_limit_alone = 27881 
RTWc_limit_alone = 107111 

Commands details: 
total_CMD = 182176 
n_nop = 126205 
Read = 22000 
Write = 0 
L2_Alloc = 0 
L2_WB = 19371 
n_act = 13491 
n_pre = 13475 
n_ref = 0 
n_req = 30284 
total_req = 41371 

Dual Bus Interface Util: 
issued_total_row = 26966 
issued_total_col = 41371 
Row_Bus_Util =  0.148022 
CoL_Bus_Util = 0.227094 
Either_Row_CoL_Bus_Util = 0.307236 
Issued_on_Two_Bus_Simul_Util = 0.067879 
issued_two_Eff = 0.220936 
queue_avg = 13.581877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5819
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125385 n_act=13560 n_pre=13544 n_ref_event=0 n_req=30867 n_rd=22591 n_rd_L2_A=0 n_write=0 n_wr_bk=19513 bw_util=0.2311
n_activity=111198 dram_eff=0.3786
bk0: 1422a 133291i bk1: 1478a 133019i bk2: 1388a 137115i bk3: 1456a 134635i bk4: 1334a 139226i bk5: 1436a 137933i bk6: 1426a 134443i bk7: 1318a 135224i bk8: 1440a 134715i bk9: 1432a 134333i bk10: 1352a 135103i bk11: 1493a 132158i bk12: 1363a 134893i bk13: 1380a 133735i bk14: 1467a 133936i bk15: 1406a 133681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.560696
Row_Buffer_Locality_read = 0.669647
Row_Buffer_Locality_write = 0.263291
Bank_Level_Parallism = 7.848759
Bank_Level_Parallism_Col = 5.372908
Bank_Level_Parallism_Ready = 2.454636
write_to_read_ratio_blp_rw_average = 0.500776
GrpLevelPara = 2.794944 

BW Util details:
bwutil = 0.231117 
total_CMD = 182176 
util_bw = 42104 
Wasted_Col = 49070 
Wasted_Row = 9255 
Idle = 81747 

BW Util Bottlenecks: 
RCDc_limit = 51684 
RCDWRc_limit = 27463 
WTRc_limit = 30010 
RTWc_limit = 114118 
CCDLc_limit = 22110 
rwq = 0 
CCDLc_limit_alone = 12043 
WTRc_limit_alone = 27175 
RTWc_limit_alone = 106886 

Commands details: 
total_CMD = 182176 
n_nop = 125385 
Read = 22591 
Write = 0 
L2_Alloc = 0 
L2_WB = 19513 
n_act = 13560 
n_pre = 13544 
n_ref = 0 
n_req = 30867 
total_req = 42104 

Dual Bus Interface Util: 
issued_total_row = 27104 
issued_total_col = 42104 
Row_Bus_Util =  0.148779 
CoL_Bus_Util = 0.231117 
Either_Row_CoL_Bus_Util = 0.311737 
Issued_on_Two_Bus_Simul_Util = 0.068159 
issued_two_Eff = 0.218644 
queue_avg = 14.355272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3553
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125727 n_act=13576 n_pre=13560 n_ref_event=0 n_req=30788 n_rd=22442 n_rd_L2_A=0 n_write=0 n_wr_bk=19504 bw_util=0.2302
n_activity=110360 dram_eff=0.3801
bk0: 1418a 134553i bk1: 1371a 135366i bk2: 1499a 133530i bk3: 1503a 135067i bk4: 1382a 137874i bk5: 1432a 138885i bk6: 1459a 133811i bk7: 1246a 137814i bk8: 1330a 136097i bk9: 1401a 134942i bk10: 1414a 133255i bk11: 1316a 137436i bk12: 1370a 133164i bk13: 1503a 131105i bk14: 1445a 131060i bk15: 1353a 134426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559049
Row_Buffer_Locality_read = 0.669949
Row_Buffer_Locality_write = 0.260844
Bank_Level_Parallism = 7.928642
Bank_Level_Parallism_Col = 5.402492
Bank_Level_Parallism_Ready = 2.456468
write_to_read_ratio_blp_rw_average = 0.508374
GrpLevelPara = 2.808146 

BW Util details:
bwutil = 0.230250 
total_CMD = 182176 
util_bw = 41946 
Wasted_Col = 48191 
Wasted_Row = 9151 
Idle = 82888 

BW Util Bottlenecks: 
RCDc_limit = 50452 
RCDWRc_limit = 27347 
WTRc_limit = 30115 
RTWc_limit = 112905 
CCDLc_limit = 21199 
rwq = 0 
CCDLc_limit_alone = 11497 
WTRc_limit_alone = 27138 
RTWc_limit_alone = 106180 

Commands details: 
total_CMD = 182176 
n_nop = 125727 
Read = 22442 
Write = 0 
L2_Alloc = 0 
L2_WB = 19504 
n_act = 13576 
n_pre = 13560 
n_ref = 0 
n_req = 30788 
total_req = 41946 

Dual Bus Interface Util: 
issued_total_row = 27136 
issued_total_col = 41946 
Row_Bus_Util =  0.148955 
CoL_Bus_Util = 0.230250 
Either_Row_CoL_Bus_Util = 0.309860 
Issued_on_Two_Bus_Simul_Util = 0.069345 
issued_two_Eff = 0.223795 
queue_avg = 13.797619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7976
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125360 n_act=13608 n_pre=13592 n_ref_event=0 n_req=30975 n_rd=22615 n_rd_L2_A=0 n_write=0 n_wr_bk=19621 bw_util=0.2318
n_activity=111670 dram_eff=0.3782
bk0: 1466a 132517i bk1: 1409a 134742i bk2: 1431a 135406i bk3: 1442a 136790i bk4: 1504a 136251i bk5: 1356a 140961i bk6: 1347a 137876i bk7: 1331a 136084i bk8: 1330a 134324i bk9: 1421a 135309i bk10: 1460a 132084i bk11: 1339a 135682i bk12: 1435a 132795i bk13: 1428a 133777i bk14: 1426a 133317i bk15: 1490a 132595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.560678
Row_Buffer_Locality_read = 0.669423
Row_Buffer_Locality_write = 0.266507
Bank_Level_Parallism = 7.796984
Bank_Level_Parallism_Col = 5.338625
Bank_Level_Parallism_Ready = 2.503978
write_to_read_ratio_blp_rw_average = 0.497558
GrpLevelPara = 2.783537 

BW Util details:
bwutil = 0.231842 
total_CMD = 182176 
util_bw = 42236 
Wasted_Col = 49009 
Wasted_Row = 9471 
Idle = 81460 

BW Util Bottlenecks: 
RCDc_limit = 51134 
RCDWRc_limit = 27643 
WTRc_limit = 31032 
RTWc_limit = 110309 
CCDLc_limit = 21329 
rwq = 0 
CCDLc_limit_alone = 11410 
WTRc_limit_alone = 28120 
RTWc_limit_alone = 103302 

Commands details: 
total_CMD = 182176 
n_nop = 125360 
Read = 22615 
Write = 0 
L2_Alloc = 0 
L2_WB = 19621 
n_act = 13608 
n_pre = 13592 
n_ref = 0 
n_req = 30975 
total_req = 42236 

Dual Bus Interface Util: 
issued_total_row = 27200 
issued_total_col = 42236 
Row_Bus_Util =  0.149306 
CoL_Bus_Util = 0.231842 
Either_Row_CoL_Bus_Util = 0.311874 
Issued_on_Two_Bus_Simul_Util = 0.069274 
issued_two_Eff = 0.222121 
queue_avg = 14.217218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2172
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125770 n_act=13541 n_pre=13525 n_ref_event=0 n_req=30539 n_rd=22282 n_rd_L2_A=0 n_write=0 n_wr_bk=19368 bw_util=0.2286
n_activity=109975 dram_eff=0.3787
bk0: 1443a 134419i bk1: 1381a 134014i bk2: 1351a 136831i bk3: 1467a 135999i bk4: 1425a 137976i bk5: 1413a 137776i bk6: 1378a 137072i bk7: 1228a 139059i bk8: 1360a 133563i bk9: 1400a 134816i bk10: 1370a 136101i bk11: 1379a 136315i bk12: 1387a 133171i bk13: 1436a 133437i bk14: 1342a 134946i bk15: 1522a 131299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556600
Row_Buffer_Locality_read = 0.669823
Row_Buffer_Locality_write = 0.251060
Bank_Level_Parallism = 7.817348
Bank_Level_Parallism_Col = 5.305365
Bank_Level_Parallism_Ready = 2.429700
write_to_read_ratio_blp_rw_average = 0.505544
GrpLevelPara = 2.780907 

BW Util details:
bwutil = 0.228625 
total_CMD = 182176 
util_bw = 41650 
Wasted_Col = 48965 
Wasted_Row = 8979 
Idle = 82582 

BW Util Bottlenecks: 
RCDc_limit = 51046 
RCDWRc_limit = 27726 
WTRc_limit = 30774 
RTWc_limit = 112021 
CCDLc_limit = 22037 
rwq = 0 
CCDLc_limit_alone = 11995 
WTRc_limit_alone = 27819 
RTWc_limit_alone = 104934 

Commands details: 
total_CMD = 182176 
n_nop = 125770 
Read = 22282 
Write = 0 
L2_Alloc = 0 
L2_WB = 19368 
n_act = 13541 
n_pre = 13525 
n_ref = 0 
n_req = 30539 
total_req = 41650 

Dual Bus Interface Util: 
issued_total_row = 27066 
issued_total_col = 41650 
Row_Bus_Util =  0.148571 
CoL_Bus_Util = 0.228625 
Either_Row_CoL_Bus_Util = 0.309624 
Issued_on_Two_Bus_Simul_Util = 0.067572 
issued_two_Eff = 0.218239 
queue_avg = 13.857495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8575
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=126233 n_act=13493 n_pre=13477 n_ref_event=0 n_req=30170 n_rd=21948 n_rd_L2_A=0 n_write=0 n_wr_bk=19452 bw_util=0.2273
n_activity=111089 dram_eff=0.3727
bk0: 1409a 134511i bk1: 1404a 134135i bk2: 1360a 135793i bk3: 1408a 135922i bk4: 1402a 138747i bk5: 1300a 140233i bk6: 1348a 135588i bk7: 1271a 137267i bk8: 1382a 135977i bk9: 1273a 135607i bk10: 1355a 134293i bk11: 1365a 135822i bk12: 1384a 134838i bk13: 1405a 133196i bk14: 1439a 134820i bk15: 1443a 133203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552768
Row_Buffer_Locality_read = 0.666257
Row_Buffer_Locality_write = 0.249818
Bank_Level_Parallism = 7.729239
Bank_Level_Parallism_Col = 5.297863
Bank_Level_Parallism_Ready = 2.477536
write_to_read_ratio_blp_rw_average = 0.499092
GrpLevelPara = 2.763896 

BW Util details:
bwutil = 0.227253 
total_CMD = 182176 
util_bw = 41400 
Wasted_Col = 48894 
Wasted_Row = 9979 
Idle = 81903 

BW Util Bottlenecks: 
RCDc_limit = 50782 
RCDWRc_limit = 27809 
WTRc_limit = 29697 
RTWc_limit = 110051 
CCDLc_limit = 21026 
rwq = 0 
CCDLc_limit_alone = 11337 
WTRc_limit_alone = 26909 
RTWc_limit_alone = 103150 

Commands details: 
total_CMD = 182176 
n_nop = 126233 
Read = 21948 
Write = 0 
L2_Alloc = 0 
L2_WB = 19452 
n_act = 13493 
n_pre = 13477 
n_ref = 0 
n_req = 30170 
total_req = 41400 

Dual Bus Interface Util: 
issued_total_row = 26970 
issued_total_col = 41400 
Row_Bus_Util =  0.148044 
CoL_Bus_Util = 0.227253 
Either_Row_CoL_Bus_Util = 0.307082 
Issued_on_Two_Bus_Simul_Util = 0.068214 
issued_two_Eff = 0.222137 
queue_avg = 13.797591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7976
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125343 n_act=13702 n_pre=13686 n_ref_event=0 n_req=30695 n_rd=22316 n_rd_L2_A=0 n_write=0 n_wr_bk=19670 bw_util=0.2305
n_activity=110820 dram_eff=0.3789
bk0: 1428a 132804i bk1: 1364a 134075i bk2: 1403a 134876i bk3: 1460a 136083i bk4: 1405a 138678i bk5: 1406a 138673i bk6: 1255a 137625i bk7: 1295a 137116i bk8: 1346a 134650i bk9: 1461a 132572i bk10: 1379a 134235i bk11: 1450a 132318i bk12: 1369a 133508i bk13: 1436a 132214i bk14: 1455a 131381i bk15: 1404a 132485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553608
Row_Buffer_Locality_read = 0.664501
Row_Buffer_Locality_write = 0.258265
Bank_Level_Parallism = 7.918458
Bank_Level_Parallism_Col = 5.377292
Bank_Level_Parallism_Ready = 2.484781
write_to_read_ratio_blp_rw_average = 0.508667
GrpLevelPara = 2.795666 

BW Util details:
bwutil = 0.230469 
total_CMD = 182176 
util_bw = 41986 
Wasted_Col = 49224 
Wasted_Row = 8837 
Idle = 82129 

BW Util Bottlenecks: 
RCDc_limit = 51464 
RCDWRc_limit = 28275 
WTRc_limit = 31825 
RTWc_limit = 113959 
CCDLc_limit = 22551 
rwq = 0 
CCDLc_limit_alone = 12258 
WTRc_limit_alone = 28721 
RTWc_limit_alone = 106770 

Commands details: 
total_CMD = 182176 
n_nop = 125343 
Read = 22316 
Write = 0 
L2_Alloc = 0 
L2_WB = 19670 
n_act = 13702 
n_pre = 13686 
n_ref = 0 
n_req = 30695 
total_req = 41986 

Dual Bus Interface Util: 
issued_total_row = 27388 
issued_total_col = 41986 
Row_Bus_Util =  0.150338 
CoL_Bus_Util = 0.230469 
Either_Row_CoL_Bus_Util = 0.311968 
Issued_on_Two_Bus_Simul_Util = 0.068840 
issued_two_Eff = 0.220664 
queue_avg = 14.282600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2826
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125952 n_act=13529 n_pre=13513 n_ref_event=0 n_req=30341 n_rd=22014 n_rd_L2_A=0 n_write=0 n_wr_bk=19561 bw_util=0.2282
n_activity=110259 dram_eff=0.3771
bk0: 1446a 134940i bk1: 1446a 133011i bk2: 1431a 134595i bk3: 1404a 137931i bk4: 1394a 137694i bk5: 1373a 137887i bk6: 1264a 137859i bk7: 1231a 137534i bk8: 1304a 135705i bk9: 1352a 134935i bk10: 1473a 135382i bk11: 1345a 135075i bk12: 1417a 132919i bk13: 1355a 133654i bk14: 1391a 132740i bk15: 1388a 134872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554102
Row_Buffer_Locality_read = 0.665576
Row_Buffer_Locality_write = 0.259397
Bank_Level_Parallism = 7.826503
Bank_Level_Parallism_Col = 5.316321
Bank_Level_Parallism_Ready = 2.492628
write_to_read_ratio_blp_rw_average = 0.504462
GrpLevelPara = 2.765079 

BW Util details:
bwutil = 0.228213 
total_CMD = 182176 
util_bw = 41575 
Wasted_Col = 49049 
Wasted_Row = 8836 
Idle = 82716 

BW Util Bottlenecks: 
RCDc_limit = 51058 
RCDWRc_limit = 27467 
WTRc_limit = 29918 
RTWc_limit = 110005 
CCDLc_limit = 21670 
rwq = 0 
CCDLc_limit_alone = 11745 
WTRc_limit_alone = 27089 
RTWc_limit_alone = 102909 

Commands details: 
total_CMD = 182176 
n_nop = 125952 
Read = 22014 
Write = 0 
L2_Alloc = 0 
L2_WB = 19561 
n_act = 13529 
n_pre = 13513 
n_ref = 0 
n_req = 30341 
total_req = 41575 

Dual Bus Interface Util: 
issued_total_row = 27042 
issued_total_col = 41575 
Row_Bus_Util =  0.148439 
CoL_Bus_Util = 0.228213 
Either_Row_CoL_Bus_Util = 0.308625 
Issued_on_Two_Bus_Simul_Util = 0.068028 
issued_two_Eff = 0.220422 
queue_avg = 13.769212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7692
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125832 n_act=13620 n_pre=13604 n_ref_event=0 n_req=30565 n_rd=22224 n_rd_L2_A=0 n_write=0 n_wr_bk=19570 bw_util=0.2294
n_activity=110144 dram_eff=0.3794
bk0: 1439a 131820i bk1: 1330a 135809i bk2: 1389a 136557i bk3: 1463a 137579i bk4: 1364a 137048i bk5: 1393a 138586i bk6: 1379a 135680i bk7: 1301a 136729i bk8: 1475a 132633i bk9: 1377a 133922i bk10: 1345a 133468i bk11: 1463a 131737i bk12: 1385a 133874i bk13: 1315a 135678i bk14: 1319a 135926i bk15: 1487a 132310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554392
Row_Buffer_Locality_read = 0.665857
Row_Buffer_Locality_write = 0.257403
Bank_Level_Parallism = 7.915659
Bank_Level_Parallism_Col = 5.375549
Bank_Level_Parallism_Ready = 2.505312
write_to_read_ratio_blp_rw_average = 0.504343
GrpLevelPara = 2.777718 

BW Util details:
bwutil = 0.229416 
total_CMD = 182176 
util_bw = 41794 
Wasted_Col = 48702 
Wasted_Row = 8804 
Idle = 82876 

BW Util Bottlenecks: 
RCDc_limit = 50743 
RCDWRc_limit = 27977 
WTRc_limit = 29382 
RTWc_limit = 110943 
CCDLc_limit = 22118 
rwq = 0 
CCDLc_limit_alone = 11974 
WTRc_limit_alone = 26494 
RTWc_limit_alone = 103687 

Commands details: 
total_CMD = 182176 
n_nop = 125832 
Read = 22224 
Write = 0 
L2_Alloc = 0 
L2_WB = 19570 
n_act = 13620 
n_pre = 13604 
n_ref = 0 
n_req = 30565 
total_req = 41794 

Dual Bus Interface Util: 
issued_total_row = 27224 
issued_total_col = 41794 
Row_Bus_Util =  0.149438 
CoL_Bus_Util = 0.229416 
Either_Row_CoL_Bus_Util = 0.309283 
Issued_on_Two_Bus_Simul_Util = 0.069570 
issued_two_Eff = 0.224940 
queue_avg = 14.023049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.023
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125820 n_act=13454 n_pre=13438 n_ref_event=0 n_req=30622 n_rd=22407 n_rd_L2_A=0 n_write=0 n_wr_bk=19476 bw_util=0.2299
n_activity=111726 dram_eff=0.3749
bk0: 1444a 132078i bk1: 1461a 131523i bk2: 1428a 134155i bk3: 1428a 135217i bk4: 1332a 140404i bk5: 1315a 139720i bk6: 1292a 137302i bk7: 1366a 135482i bk8: 1460a 132805i bk9: 1400a 133771i bk10: 1434a 134373i bk11: 1498a 133016i bk12: 1421a 133848i bk13: 1349a 135058i bk14: 1303a 135356i bk15: 1476a 132851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.560643
Row_Buffer_Locality_read = 0.671844
Row_Buffer_Locality_write = 0.257334
Bank_Level_Parallism = 7.828037
Bank_Level_Parallism_Col = 5.408491
Bank_Level_Parallism_Ready = 2.530740
write_to_read_ratio_blp_rw_average = 0.511585
GrpLevelPara = 2.784133 

BW Util details:
bwutil = 0.229904 
total_CMD = 182176 
util_bw = 41883 
Wasted_Col = 49276 
Wasted_Row = 9566 
Idle = 81451 

BW Util Bottlenecks: 
RCDc_limit = 50643 
RCDWRc_limit = 27401 
WTRc_limit = 30041 
RTWc_limit = 117639 
CCDLc_limit = 21820 
rwq = 0 
CCDLc_limit_alone = 11650 
WTRc_limit_alone = 27236 
RTWc_limit_alone = 110274 

Commands details: 
total_CMD = 182176 
n_nop = 125820 
Read = 22407 
Write = 0 
L2_Alloc = 0 
L2_WB = 19476 
n_act = 13454 
n_pre = 13438 
n_ref = 0 
n_req = 30622 
total_req = 41883 

Dual Bus Interface Util: 
issued_total_row = 26892 
issued_total_col = 41883 
Row_Bus_Util =  0.147615 
CoL_Bus_Util = 0.229904 
Either_Row_CoL_Bus_Util = 0.309349 
Issued_on_Two_Bus_Simul_Util = 0.068170 
issued_two_Eff = 0.220367 
queue_avg = 13.892851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8929
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125613 n_act=13560 n_pre=13544 n_ref_event=0 n_req=30828 n_rd=22481 n_rd_L2_A=0 n_write=0 n_wr_bk=19640 bw_util=0.2312
n_activity=111012 dram_eff=0.3794
bk0: 1497a 130471i bk1: 1423a 133149i bk2: 1420a 136008i bk3: 1404a 133585i bk4: 1490a 136788i bk5: 1384a 139177i bk6: 1287a 138428i bk7: 1274a 136281i bk8: 1346a 132677i bk9: 1387a 132445i bk10: 1436a 135136i bk11: 1465a 133775i bk12: 1453a 131391i bk13: 1422a 131687i bk14: 1354a 134779i bk15: 1439a 133284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.560140
Row_Buffer_Locality_read = 0.671500
Row_Buffer_Locality_write = 0.260213
Bank_Level_Parallism = 7.970134
Bank_Level_Parallism_Col = 5.474758
Bank_Level_Parallism_Ready = 2.527480
write_to_read_ratio_blp_rw_average = 0.503956
GrpLevelPara = 2.791586 

BW Util details:
bwutil = 0.231210 
total_CMD = 182176 
util_bw = 42121 
Wasted_Col = 48626 
Wasted_Row = 9199 
Idle = 82230 

BW Util Bottlenecks: 
RCDc_limit = 50793 
RCDWRc_limit = 27278 
WTRc_limit = 30097 
RTWc_limit = 114674 
CCDLc_limit = 22143 
rwq = 0 
CCDLc_limit_alone = 11588 
WTRc_limit_alone = 27241 
RTWc_limit_alone = 106975 

Commands details: 
total_CMD = 182176 
n_nop = 125613 
Read = 22481 
Write = 0 
L2_Alloc = 0 
L2_WB = 19640 
n_act = 13560 
n_pre = 13544 
n_ref = 0 
n_req = 30828 
total_req = 42121 

Dual Bus Interface Util: 
issued_total_row = 27104 
issued_total_col = 42121 
Row_Bus_Util =  0.148779 
CoL_Bus_Util = 0.231210 
Either_Row_CoL_Bus_Util = 0.310485 
Issued_on_Two_Bus_Simul_Util = 0.069504 
issued_two_Eff = 0.223857 
queue_avg = 14.341022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.341
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125759 n_act=13655 n_pre=13639 n_ref_event=0 n_req=30523 n_rd=22172 n_rd_L2_A=0 n_write=0 n_wr_bk=19600 bw_util=0.2293
n_activity=109488 dram_eff=0.3815
bk0: 1492a 133131i bk1: 1425a 132174i bk2: 1369a 135948i bk3: 1375a 135176i bk4: 1349a 138933i bk5: 1394a 138537i bk6: 1273a 135702i bk7: 1381a 136178i bk8: 1409a 134372i bk9: 1383a 132882i bk10: 1415a 134064i bk11: 1362a 133729i bk12: 1442a 132169i bk13: 1453a 131774i bk14: 1288a 134628i bk15: 1362a 134194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552632
Row_Buffer_Locality_read = 0.666381
Row_Buffer_Locality_write = 0.250629
Bank_Level_Parallism = 7.964230
Bank_Level_Parallism_Col = 5.410048
Bank_Level_Parallism_Ready = 2.497295
write_to_read_ratio_blp_rw_average = 0.510065
GrpLevelPara = 2.802785 

BW Util details:
bwutil = 0.229295 
total_CMD = 182176 
util_bw = 41772 
Wasted_Col = 48942 
Wasted_Row = 8699 
Idle = 82763 

BW Util Bottlenecks: 
RCDc_limit = 50880 
RCDWRc_limit = 27955 
WTRc_limit = 30506 
RTWc_limit = 115899 
CCDLc_limit = 21821 
rwq = 0 
CCDLc_limit_alone = 11587 
WTRc_limit_alone = 27646 
RTWc_limit_alone = 108525 

Commands details: 
total_CMD = 182176 
n_nop = 125759 
Read = 22172 
Write = 0 
L2_Alloc = 0 
L2_WB = 19600 
n_act = 13655 
n_pre = 13639 
n_ref = 0 
n_req = 30523 
total_req = 41772 

Dual Bus Interface Util: 
issued_total_row = 27294 
issued_total_col = 41772 
Row_Bus_Util =  0.149822 
CoL_Bus_Util = 0.229295 
Either_Row_CoL_Bus_Util = 0.309684 
Issued_on_Two_Bus_Simul_Util = 0.069433 
issued_two_Eff = 0.224205 
queue_avg = 14.104305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.1043
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125535 n_act=13714 n_pre=13698 n_ref_event=0 n_req=30532 n_rd=22122 n_rd_L2_A=0 n_write=0 n_wr_bk=19637 bw_util=0.2292
n_activity=111056 dram_eff=0.376
bk0: 1446a 132797i bk1: 1444a 132081i bk2: 1373a 137339i bk3: 1399a 136068i bk4: 1415a 135125i bk5: 1371a 138577i bk6: 1222a 137408i bk7: 1290a 138856i bk8: 1438a 133453i bk9: 1422a 133335i bk10: 1374a 135921i bk11: 1357a 134631i bk12: 1514a 129765i bk13: 1349a 132107i bk14: 1357a 135586i bk15: 1351a 134853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550832
Row_Buffer_Locality_read = 0.662192
Row_Buffer_Locality_write = 0.257907
Bank_Level_Parallism = 7.857409
Bank_Level_Parallism_Col = 5.312690
Bank_Level_Parallism_Ready = 2.478268
write_to_read_ratio_blp_rw_average = 0.502722
GrpLevelPara = 2.770753 

BW Util details:
bwutil = 0.229223 
total_CMD = 182176 
util_bw = 41759 
Wasted_Col = 49569 
Wasted_Row = 8889 
Idle = 81959 

BW Util Bottlenecks: 
RCDc_limit = 51521 
RCDWRc_limit = 28537 
WTRc_limit = 31381 
RTWc_limit = 112311 
CCDLc_limit = 21734 
rwq = 0 
CCDLc_limit_alone = 11762 
WTRc_limit_alone = 28355 
RTWc_limit_alone = 105365 

Commands details: 
total_CMD = 182176 
n_nop = 125535 
Read = 22122 
Write = 0 
L2_Alloc = 0 
L2_WB = 19637 
n_act = 13714 
n_pre = 13698 
n_ref = 0 
n_req = 30532 
total_req = 41759 

Dual Bus Interface Util: 
issued_total_row = 27412 
issued_total_col = 41759 
Row_Bus_Util =  0.150470 
CoL_Bus_Util = 0.229223 
Either_Row_CoL_Bus_Util = 0.310914 
Issued_on_Two_Bus_Simul_Util = 0.068780 
issued_two_Eff = 0.221218 
queue_avg = 13.679963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.68
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=126262 n_act=13349 n_pre=13333 n_ref_event=0 n_req=30272 n_rd=22038 n_rd_L2_A=0 n_write=0 n_wr_bk=19428 bw_util=0.2276
n_activity=110498 dram_eff=0.3753
bk0: 1380a 136015i bk1: 1437a 134219i bk2: 1402a 136955i bk3: 1388a 135559i bk4: 1400a 139358i bk5: 1349a 139006i bk6: 1323a 134954i bk7: 1295a 136259i bk8: 1358a 135558i bk9: 1356a 136067i bk10: 1260a 136691i bk11: 1447a 134614i bk12: 1475a 131679i bk13: 1394a 134047i bk14: 1422a 134753i bk15: 1352a 134336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559031
Row_Buffer_Locality_read = 0.669117
Row_Buffer_Locality_write = 0.264392
Bank_Level_Parallism = 7.777947
Bank_Level_Parallism_Col = 5.338289
Bank_Level_Parallism_Ready = 2.529060
write_to_read_ratio_blp_rw_average = 0.507476
GrpLevelPara = 2.772536 

BW Util details:
bwutil = 0.227615 
total_CMD = 182176 
util_bw = 41466 
Wasted_Col = 49147 
Wasted_Row = 9030 
Idle = 82533 

BW Util Bottlenecks: 
RCDc_limit = 50662 
RCDWRc_limit = 27058 
WTRc_limit = 28962 
RTWc_limit = 112037 
CCDLc_limit = 20851 
rwq = 0 
CCDLc_limit_alone = 11096 
WTRc_limit_alone = 26168 
RTWc_limit_alone = 105076 

Commands details: 
total_CMD = 182176 
n_nop = 126262 
Read = 22038 
Write = 0 
L2_Alloc = 0 
L2_WB = 19428 
n_act = 13349 
n_pre = 13333 
n_ref = 0 
n_req = 30272 
total_req = 41466 

Dual Bus Interface Util: 
issued_total_row = 26682 
issued_total_col = 41466 
Row_Bus_Util =  0.146463 
CoL_Bus_Util = 0.227615 
Either_Row_CoL_Bus_Util = 0.306923 
Issued_on_Two_Bus_Simul_Util = 0.067155 
issued_two_Eff = 0.218800 
queue_avg = 13.670440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6704
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=126148 n_act=13376 n_pre=13360 n_ref_event=0 n_req=30399 n_rd=22078 n_rd_L2_A=0 n_write=0 n_wr_bk=19465 bw_util=0.228
n_activity=110122 dram_eff=0.3772
bk0: 1473a 133000i bk1: 1489a 132394i bk2: 1359a 135883i bk3: 1327a 138276i bk4: 1333a 141507i bk5: 1441a 138659i bk6: 1273a 137509i bk7: 1262a 138449i bk8: 1377a 134676i bk9: 1365a 134163i bk10: 1479a 134213i bk11: 1396a 135527i bk12: 1317a 135323i bk13: 1392a 134961i bk14: 1405a 135258i bk15: 1390a 135235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559986
Row_Buffer_Locality_read = 0.670215
Row_Buffer_Locality_write = 0.267516
Bank_Level_Parallism = 7.749089
Bank_Level_Parallism_Col = 5.299173
Bank_Level_Parallism_Ready = 2.492550
write_to_read_ratio_blp_rw_average = 0.503167
GrpLevelPara = 2.764419 

BW Util details:
bwutil = 0.228038 
total_CMD = 182176 
util_bw = 41543 
Wasted_Col = 48715 
Wasted_Row = 9132 
Idle = 82786 

BW Util Bottlenecks: 
RCDc_limit = 50382 
RCDWRc_limit = 27641 
WTRc_limit = 29799 
RTWc_limit = 108567 
CCDLc_limit = 21533 
rwq = 0 
CCDLc_limit_alone = 11665 
WTRc_limit_alone = 26896 
RTWc_limit_alone = 101602 

Commands details: 
total_CMD = 182176 
n_nop = 126148 
Read = 22078 
Write = 0 
L2_Alloc = 0 
L2_WB = 19465 
n_act = 13376 
n_pre = 13360 
n_ref = 0 
n_req = 30399 
total_req = 41543 

Dual Bus Interface Util: 
issued_total_row = 26736 
issued_total_col = 41543 
Row_Bus_Util =  0.146759 
CoL_Bus_Util = 0.228038 
Either_Row_CoL_Bus_Util = 0.307549 
Issued_on_Two_Bus_Simul_Util = 0.067248 
issued_two_Eff = 0.218659 
queue_avg = 13.765903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7659
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125876 n_act=13538 n_pre=13522 n_ref_event=0 n_req=30530 n_rd=22279 n_rd_L2_A=0 n_write=0 n_wr_bk=19397 bw_util=0.2288
n_activity=111628 dram_eff=0.3733
bk0: 1360a 132745i bk1: 1447a 132994i bk2: 1427a 135190i bk3: 1424a 135679i bk4: 1352a 139585i bk5: 1413a 137945i bk6: 1340a 136030i bk7: 1321a 138151i bk8: 1505a 132076i bk9: 1336a 136120i bk10: 1284a 135962i bk11: 1380a 134687i bk12: 1414a 134118i bk13: 1489a 133640i bk14: 1404a 134068i bk15: 1383a 134137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556567
Row_Buffer_Locality_read = 0.665515
Row_Buffer_Locality_write = 0.262392
Bank_Level_Parallism = 7.806810
Bank_Level_Parallism_Col = 5.337759
Bank_Level_Parallism_Ready = 2.483324
write_to_read_ratio_blp_rw_average = 0.499023
GrpLevelPara = 2.782931 

BW Util details:
bwutil = 0.228768 
total_CMD = 182176 
util_bw = 41676 
Wasted_Col = 48963 
Wasted_Row = 9558 
Idle = 81979 

BW Util Bottlenecks: 
RCDc_limit = 51348 
RCDWRc_limit = 27591 
WTRc_limit = 31302 
RTWc_limit = 111769 
CCDLc_limit = 21633 
rwq = 0 
CCDLc_limit_alone = 11680 
WTRc_limit_alone = 28360 
RTWc_limit_alone = 104758 

Commands details: 
total_CMD = 182176 
n_nop = 125876 
Read = 22279 
Write = 0 
L2_Alloc = 0 
L2_WB = 19397 
n_act = 13538 
n_pre = 13522 
n_ref = 0 
n_req = 30530 
total_req = 41676 

Dual Bus Interface Util: 
issued_total_row = 27060 
issued_total_col = 41676 
Row_Bus_Util =  0.148538 
CoL_Bus_Util = 0.228768 
Either_Row_CoL_Bus_Util = 0.309042 
Issued_on_Two_Bus_Simul_Util = 0.068264 
issued_two_Eff = 0.220888 
queue_avg = 13.905031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.905
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125391 n_act=13667 n_pre=13651 n_ref_event=0 n_req=30974 n_rd=22617 n_rd_L2_A=0 n_write=0 n_wr_bk=19696 bw_util=0.2323
n_activity=110291 dram_eff=0.3836
bk0: 1482a 133434i bk1: 1457a 131370i bk2: 1454a 132792i bk3: 1401a 136645i bk4: 1398a 137814i bk5: 1518a 136778i bk6: 1263a 138005i bk7: 1315a 136918i bk8: 1417a 134211i bk9: 1495a 132688i bk10: 1440a 133873i bk11: 1409a 135204i bk12: 1436a 131080i bk13: 1435a 132092i bk14: 1371a 134662i bk15: 1326a 134810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558759
Row_Buffer_Locality_read = 0.668966
Row_Buffer_Locality_write = 0.260500
Bank_Level_Parallism = 7.934061
Bank_Level_Parallism_Col = 5.412718
Bank_Level_Parallism_Ready = 2.527096
write_to_read_ratio_blp_rw_average = 0.500183
GrpLevelPara = 2.794519 

BW Util details:
bwutil = 0.232264 
total_CMD = 182176 
util_bw = 42313 
Wasted_Col = 48654 
Wasted_Row = 9034 
Idle = 82175 

BW Util Bottlenecks: 
RCDc_limit = 50915 
RCDWRc_limit = 27500 
WTRc_limit = 30227 
RTWc_limit = 111358 
CCDLc_limit = 21299 
rwq = 0 
CCDLc_limit_alone = 11380 
WTRc_limit_alone = 27253 
RTWc_limit_alone = 104413 

Commands details: 
total_CMD = 182176 
n_nop = 125391 
Read = 22617 
Write = 0 
L2_Alloc = 0 
L2_WB = 19696 
n_act = 13667 
n_pre = 13651 
n_ref = 0 
n_req = 30974 
total_req = 42313 

Dual Bus Interface Util: 
issued_total_row = 27318 
issued_total_col = 42313 
Row_Bus_Util =  0.149954 
CoL_Bus_Util = 0.232264 
Either_Row_CoL_Bus_Util = 0.311704 
Issued_on_Two_Bus_Simul_Util = 0.070514 
issued_two_Eff = 0.226222 
queue_avg = 13.981106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9811
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125150 n_act=13791 n_pre=13775 n_ref_event=0 n_req=31008 n_rd=22593 n_rd_L2_A=0 n_write=0 n_wr_bk=19662 bw_util=0.2319
n_activity=112280 dram_eff=0.3763
bk0: 1428a 134211i bk1: 1437a 132063i bk2: 1463a 132373i bk3: 1463a 134765i bk4: 1342a 140599i bk5: 1562a 134325i bk6: 1315a 135196i bk7: 1328a 136453i bk8: 1393a 132519i bk9: 1446a 131111i bk10: 1370a 133469i bk11: 1426a 133804i bk12: 1375a 133954i bk13: 1326a 132304i bk14: 1474a 130509i bk15: 1445a 131519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555244
Row_Buffer_Locality_read = 0.667375
Row_Buffer_Locality_write = 0.254189
Bank_Level_Parallism = 7.970929
Bank_Level_Parallism_Col = 5.468515
Bank_Level_Parallism_Ready = 2.547604
write_to_read_ratio_blp_rw_average = 0.510087
GrpLevelPara = 2.811849 

BW Util details:
bwutil = 0.231946 
total_CMD = 182176 
util_bw = 42255 
Wasted_Col = 49525 
Wasted_Row = 9419 
Idle = 80977 

BW Util Bottlenecks: 
RCDc_limit = 51818 
RCDWRc_limit = 28162 
WTRc_limit = 29830 
RTWc_limit = 120097 
CCDLc_limit = 22403 
rwq = 0 
CCDLc_limit_alone = 11919 
WTRc_limit_alone = 26960 
RTWc_limit_alone = 112483 

Commands details: 
total_CMD = 182176 
n_nop = 125150 
Read = 22593 
Write = 0 
L2_Alloc = 0 
L2_WB = 19662 
n_act = 13791 
n_pre = 13775 
n_ref = 0 
n_req = 31008 
total_req = 42255 

Dual Bus Interface Util: 
issued_total_row = 27566 
issued_total_col = 42255 
Row_Bus_Util =  0.151315 
CoL_Bus_Util = 0.231946 
Either_Row_CoL_Bus_Util = 0.313027 
Issued_on_Two_Bus_Simul_Util = 0.070234 
issued_two_Eff = 0.224371 
queue_avg = 14.399860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3999
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125849 n_act=13512 n_pre=13496 n_ref_event=0 n_req=30505 n_rd=22153 n_rd_L2_A=0 n_write=0 n_wr_bk=19579 bw_util=0.2291
n_activity=110501 dram_eff=0.3777
bk0: 1464a 133455i bk1: 1442a 131418i bk2: 1363a 137176i bk3: 1336a 136376i bk4: 1382a 139824i bk5: 1362a 139020i bk6: 1302a 136630i bk7: 1267a 138507i bk8: 1470a 132058i bk9: 1388a 133251i bk10: 1396a 134844i bk11: 1360a 134649i bk12: 1374a 131421i bk13: 1387a 132660i bk14: 1459a 132023i bk15: 1401a 134265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557056
Row_Buffer_Locality_read = 0.670158
Row_Buffer_Locality_write = 0.257064
Bank_Level_Parallism = 7.911380
Bank_Level_Parallism_Col = 5.426587
Bank_Level_Parallism_Ready = 2.488642
write_to_read_ratio_blp_rw_average = 0.510014
GrpLevelPara = 2.803114 

BW Util details:
bwutil = 0.229075 
total_CMD = 182176 
util_bw = 41732 
Wasted_Col = 48659 
Wasted_Row = 9180 
Idle = 82605 

BW Util Bottlenecks: 
RCDc_limit = 50616 
RCDWRc_limit = 27993 
WTRc_limit = 31225 
RTWc_limit = 114992 
CCDLc_limit = 22185 
rwq = 0 
CCDLc_limit_alone = 11968 
WTRc_limit_alone = 28293 
RTWc_limit_alone = 107707 

Commands details: 
total_CMD = 182176 
n_nop = 125849 
Read = 22153 
Write = 0 
L2_Alloc = 0 
L2_WB = 19579 
n_act = 13512 
n_pre = 13496 
n_ref = 0 
n_req = 30505 
total_req = 41732 

Dual Bus Interface Util: 
issued_total_row = 27008 
issued_total_col = 41732 
Row_Bus_Util =  0.148252 
CoL_Bus_Util = 0.229075 
Either_Row_CoL_Bus_Util = 0.309190 
Issued_on_Two_Bus_Simul_Util = 0.068137 
issued_two_Eff = 0.220374 
queue_avg = 13.977132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9771
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=124928 n_act=13770 n_pre=13754 n_ref_event=0 n_req=31004 n_rd=22565 n_rd_L2_A=0 n_write=0 n_wr_bk=19882 bw_util=0.233
n_activity=111034 dram_eff=0.3823
bk0: 1438a 134507i bk1: 1465a 131817i bk2: 1437a 133827i bk3: 1444a 135545i bk4: 1380a 138169i bk5: 1446a 136841i bk6: 1298a 139587i bk7: 1271a 136916i bk8: 1377a 134121i bk9: 1412a 132375i bk10: 1389a 133824i bk11: 1489a 131972i bk12: 1440a 132837i bk13: 1448a 132637i bk14: 1413a 133019i bk15: 1418a 133858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555864
Row_Buffer_Locality_read = 0.668026
Row_Buffer_Locality_write = 0.255955
Bank_Level_Parallism = 7.934126
Bank_Level_Parallism_Col = 5.371576
Bank_Level_Parallism_Ready = 2.493156
write_to_read_ratio_blp_rw_average = 0.503662
GrpLevelPara = 2.793973 

BW Util details:
bwutil = 0.233000 
total_CMD = 182176 
util_bw = 42447 
Wasted_Col = 48924 
Wasted_Row = 8699 
Idle = 82106 

BW Util Bottlenecks: 
RCDc_limit = 51036 
RCDWRc_limit = 28164 
WTRc_limit = 31792 
RTWc_limit = 112047 
CCDLc_limit = 21548 
rwq = 0 
CCDLc_limit_alone = 11594 
WTRc_limit_alone = 28740 
RTWc_limit_alone = 105145 

Commands details: 
total_CMD = 182176 
n_nop = 124928 
Read = 22565 
Write = 0 
L2_Alloc = 0 
L2_WB = 19882 
n_act = 13770 
n_pre = 13754 
n_ref = 0 
n_req = 31004 
total_req = 42447 

Dual Bus Interface Util: 
issued_total_row = 27524 
issued_total_col = 42447 
Row_Bus_Util =  0.151085 
CoL_Bus_Util = 0.233000 
Either_Row_CoL_Bus_Util = 0.314246 
Issued_on_Two_Bus_Simul_Util = 0.069839 
issued_two_Eff = 0.222244 
queue_avg = 14.285218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2852
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125026 n_act=13832 n_pre=13816 n_ref_event=0 n_req=30947 n_rd=22495 n_rd_L2_A=0 n_write=0 n_wr_bk=19871 bw_util=0.2326
n_activity=111122 dram_eff=0.3813
bk0: 1545a 130061i bk1: 1409a 131973i bk2: 1453a 132790i bk3: 1434a 134628i bk4: 1338a 139299i bk5: 1386a 137357i bk6: 1267a 137762i bk7: 1368a 134344i bk8: 1380a 132316i bk9: 1419a 132602i bk10: 1438a 132277i bk11: 1394a 133460i bk12: 1413a 131738i bk13: 1404a 131728i bk14: 1417a 131595i bk15: 1430a 133077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553042
Row_Buffer_Locality_read = 0.664681
Row_Buffer_Locality_write = 0.255916
Bank_Level_Parallism = 8.055499
Bank_Level_Parallism_Col = 5.494334
Bank_Level_Parallism_Ready = 2.496011
write_to_read_ratio_blp_rw_average = 0.509176
GrpLevelPara = 2.815627 

BW Util details:
bwutil = 0.232555 
total_CMD = 182176 
util_bw = 42366 
Wasted_Col = 49152 
Wasted_Row = 8880 
Idle = 81778 

BW Util Bottlenecks: 
RCDc_limit = 51644 
RCDWRc_limit = 28366 
WTRc_limit = 32232 
RTWc_limit = 118416 
CCDLc_limit = 23164 
rwq = 0 
CCDLc_limit_alone = 12160 
WTRc_limit_alone = 28958 
RTWc_limit_alone = 110686 

Commands details: 
total_CMD = 182176 
n_nop = 125026 
Read = 22495 
Write = 0 
L2_Alloc = 0 
L2_WB = 19871 
n_act = 13832 
n_pre = 13816 
n_ref = 0 
n_req = 30947 
total_req = 42366 

Dual Bus Interface Util: 
issued_total_row = 27648 
issued_total_col = 42366 
Row_Bus_Util =  0.151765 
CoL_Bus_Util = 0.232555 
Either_Row_CoL_Bus_Util = 0.313708 
Issued_on_Two_Bus_Simul_Util = 0.070613 
issued_two_Eff = 0.225092 
queue_avg = 14.493040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.493
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=126118 n_act=13556 n_pre=13540 n_ref_event=0 n_req=30306 n_rd=21919 n_rd_L2_A=0 n_write=0 n_wr_bk=19431 bw_util=0.227
n_activity=109758 dram_eff=0.3767
bk0: 1384a 133615i bk1: 1446a 131718i bk2: 1361a 135960i bk3: 1417a 135583i bk4: 1379a 140011i bk5: 1369a 138813i bk6: 1347a 136778i bk7: 1320a 136146i bk8: 1375a 132939i bk9: 1397a 133962i bk10: 1292a 137549i bk11: 1391a 135053i bk12: 1389a 133856i bk13: 1378a 133396i bk14: 1259a 136433i bk15: 1415a 133802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552696
Row_Buffer_Locality_read = 0.665724
Row_Buffer_Locality_write = 0.257303
Bank_Level_Parallism = 7.875091
Bank_Level_Parallism_Col = 5.347879
Bank_Level_Parallism_Ready = 2.492382
write_to_read_ratio_blp_rw_average = 0.501911
GrpLevelPara = 2.784779 

BW Util details:
bwutil = 0.226978 
total_CMD = 182176 
util_bw = 41350 
Wasted_Col = 48537 
Wasted_Row = 9097 
Idle = 83192 

BW Util Bottlenecks: 
RCDc_limit = 50900 
RCDWRc_limit = 28240 
WTRc_limit = 31020 
RTWc_limit = 110717 
CCDLc_limit = 21330 
rwq = 0 
CCDLc_limit_alone = 11558 
WTRc_limit_alone = 28066 
RTWc_limit_alone = 103899 

Commands details: 
total_CMD = 182176 
n_nop = 126118 
Read = 21919 
Write = 0 
L2_Alloc = 0 
L2_WB = 19431 
n_act = 13556 
n_pre = 13540 
n_ref = 0 
n_req = 30306 
total_req = 41350 

Dual Bus Interface Util: 
issued_total_row = 27096 
issued_total_col = 41350 
Row_Bus_Util =  0.148735 
CoL_Bus_Util = 0.226978 
Either_Row_CoL_Bus_Util = 0.307713 
Issued_on_Two_Bus_Simul_Util = 0.068000 
issued_two_Eff = 0.220985 
queue_avg = 13.690080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6901
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125240 n_act=13717 n_pre=13701 n_ref_event=0 n_req=30966 n_rd=22574 n_rd_L2_A=0 n_write=0 n_wr_bk=19720 bw_util=0.2322
n_activity=111951 dram_eff=0.3778
bk0: 1465a 132971i bk1: 1477a 131284i bk2: 1503a 133384i bk3: 1462a 135086i bk4: 1347a 140308i bk5: 1400a 137610i bk6: 1355a 137194i bk7: 1310a 136470i bk8: 1454a 132700i bk9: 1462a 134087i bk10: 1350a 134702i bk11: 1360a 135144i bk12: 1419a 134099i bk13: 1370a 134275i bk14: 1421a 133094i bk15: 1419a 132221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557030
Row_Buffer_Locality_read = 0.667139
Row_Buffer_Locality_write = 0.260844
Bank_Level_Parallism = 7.842827
Bank_Level_Parallism_Col = 5.358397
Bank_Level_Parallism_Ready = 2.485955
write_to_read_ratio_blp_rw_average = 0.501253
GrpLevelPara = 2.783897 

BW Util details:
bwutil = 0.232160 
total_CMD = 182176 
util_bw = 42294 
Wasted_Col = 49227 
Wasted_Row = 9355 
Idle = 81300 

BW Util Bottlenecks: 
RCDc_limit = 51691 
RCDWRc_limit = 27611 
WTRc_limit = 30685 
RTWc_limit = 111840 
CCDLc_limit = 21765 
rwq = 0 
CCDLc_limit_alone = 11580 
WTRc_limit_alone = 27774 
RTWc_limit_alone = 104566 

Commands details: 
total_CMD = 182176 
n_nop = 125240 
Read = 22574 
Write = 0 
L2_Alloc = 0 
L2_WB = 19720 
n_act = 13717 
n_pre = 13701 
n_ref = 0 
n_req = 30966 
total_req = 42294 

Dual Bus Interface Util: 
issued_total_row = 27418 
issued_total_col = 42294 
Row_Bus_Util =  0.150503 
CoL_Bus_Util = 0.232160 
Either_Row_CoL_Bus_Util = 0.312533 
Issued_on_Two_Bus_Simul_Util = 0.070130 
issued_two_Eff = 0.224392 
queue_avg = 14.288298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2883
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125510 n_act=13764 n_pre=13748 n_ref_event=0 n_req=30691 n_rd=22320 n_rd_L2_A=0 n_write=0 n_wr_bk=19648 bw_util=0.2304
n_activity=110958 dram_eff=0.3782
bk0: 1437a 133035i bk1: 1421a 131650i bk2: 1438a 136153i bk3: 1418a 135459i bk4: 1405a 137068i bk5: 1406a 137330i bk6: 1284a 135493i bk7: 1337a 134855i bk8: 1363a 135001i bk9: 1348a 132589i bk10: 1397a 134295i bk11: 1444a 134460i bk12: 1466a 131565i bk13: 1336a 134585i bk14: 1423a 133497i bk15: 1397a 132732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551530
Row_Buffer_Locality_read = 0.662500
Row_Buffer_Locality_write = 0.255645
Bank_Level_Parallism = 7.968157
Bank_Level_Parallism_Col = 5.405044
Bank_Level_Parallism_Ready = 2.516393
write_to_read_ratio_blp_rw_average = 0.501715
GrpLevelPara = 2.795380 

BW Util details:
bwutil = 0.230371 
total_CMD = 182176 
util_bw = 41968 
Wasted_Col = 49101 
Wasted_Row = 8796 
Idle = 82311 

BW Util Bottlenecks: 
RCDc_limit = 51795 
RCDWRc_limit = 28066 
WTRc_limit = 31084 
RTWc_limit = 113788 
CCDLc_limit = 22125 
rwq = 0 
CCDLc_limit_alone = 11744 
WTRc_limit_alone = 28053 
RTWc_limit_alone = 106438 

Commands details: 
total_CMD = 182176 
n_nop = 125510 
Read = 22320 
Write = 0 
L2_Alloc = 0 
L2_WB = 19648 
n_act = 13764 
n_pre = 13748 
n_ref = 0 
n_req = 30691 
total_req = 41968 

Dual Bus Interface Util: 
issued_total_row = 27512 
issued_total_col = 41968 
Row_Bus_Util =  0.151019 
CoL_Bus_Util = 0.230371 
Either_Row_CoL_Bus_Util = 0.311051 
Issued_on_Two_Bus_Simul_Util = 0.070339 
issued_two_Eff = 0.226132 
queue_avg = 14.330993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.331
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125371 n_act=13792 n_pre=13776 n_ref_event=0 n_req=30675 n_rd=22335 n_rd_L2_A=0 n_write=0 n_wr_bk=19561 bw_util=0.23
n_activity=111304 dram_eff=0.3764
bk0: 1442a 131670i bk1: 1442a 132932i bk2: 1413a 133787i bk3: 1420a 135985i bk4: 1441a 137898i bk5: 1289a 140547i bk6: 1327a 136135i bk7: 1282a 137393i bk8: 1430a 133328i bk9: 1420a 133301i bk10: 1422a 133401i bk11: 1404a 133803i bk12: 1438a 131363i bk13: 1410a 133167i bk14: 1436a 132855i bk15: 1319a 134910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550383
Row_Buffer_Locality_read = 0.661563
Row_Buffer_Locality_write = 0.252638
Bank_Level_Parallism = 7.906283
Bank_Level_Parallism_Col = 5.377342
Bank_Level_Parallism_Ready = 2.484056
write_to_read_ratio_blp_rw_average = 0.502045
GrpLevelPara = 2.800800 

BW Util details:
bwutil = 0.229975 
total_CMD = 182176 
util_bw = 41896 
Wasted_Col = 49100 
Wasted_Row = 9306 
Idle = 81874 

BW Util Bottlenecks: 
RCDc_limit = 52075 
RCDWRc_limit = 28089 
WTRc_limit = 30003 
RTWc_limit = 114614 
CCDLc_limit = 21704 
rwq = 0 
CCDLc_limit_alone = 11588 
WTRc_limit_alone = 27243 
RTWc_limit_alone = 107258 

Commands details: 
total_CMD = 182176 
n_nop = 125371 
Read = 22335 
Write = 0 
L2_Alloc = 0 
L2_WB = 19561 
n_act = 13792 
n_pre = 13776 
n_ref = 0 
n_req = 30675 
total_req = 41896 

Dual Bus Interface Util: 
issued_total_row = 27568 
issued_total_col = 41896 
Row_Bus_Util =  0.151326 
CoL_Bus_Util = 0.229975 
Either_Row_CoL_Bus_Util = 0.311814 
Issued_on_Two_Bus_Simul_Util = 0.069488 
issued_two_Eff = 0.222850 
queue_avg = 13.598212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5982
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125705 n_act=13559 n_pre=13543 n_ref_event=0 n_req=30620 n_rd=22344 n_rd_L2_A=0 n_write=0 n_wr_bk=19378 bw_util=0.229
n_activity=112001 dram_eff=0.3725
bk0: 1492a 130750i bk1: 1462a 133242i bk2: 1372a 136124i bk3: 1411a 136695i bk4: 1442a 139018i bk5: 1349a 140557i bk6: 1261a 139925i bk7: 1298a 138062i bk8: 1384a 133425i bk9: 1364a 134649i bk10: 1465a 132245i bk11: 1414a 133866i bk12: 1471a 132446i bk13: 1357a 134018i bk14: 1360a 134124i bk15: 1442a 134104i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557185
Row_Buffer_Locality_read = 0.667069
Row_Buffer_Locality_write = 0.260512
Bank_Level_Parallism = 7.744646
Bank_Level_Parallism_Col = 5.312457
Bank_Level_Parallism_Ready = 2.482120
write_to_read_ratio_blp_rw_average = 0.504008
GrpLevelPara = 2.776440 

BW Util details:
bwutil = 0.229020 
total_CMD = 182176 
util_bw = 41722 
Wasted_Col = 49595 
Wasted_Row = 9680 
Idle = 81179 

BW Util Bottlenecks: 
RCDc_limit = 51607 
RCDWRc_limit = 27882 
WTRc_limit = 29513 
RTWc_limit = 112510 
CCDLc_limit = 21272 
rwq = 0 
CCDLc_limit_alone = 11524 
WTRc_limit_alone = 26824 
RTWc_limit_alone = 105451 

Commands details: 
total_CMD = 182176 
n_nop = 125705 
Read = 22344 
Write = 0 
L2_Alloc = 0 
L2_WB = 19378 
n_act = 13559 
n_pre = 13543 
n_ref = 0 
n_req = 30620 
total_req = 41722 

Dual Bus Interface Util: 
issued_total_row = 27102 
issued_total_col = 41722 
Row_Bus_Util =  0.148768 
CoL_Bus_Util = 0.229020 
Either_Row_CoL_Bus_Util = 0.309980 
Issued_on_Two_Bus_Simul_Util = 0.067808 
issued_two_Eff = 0.218749 
queue_avg = 13.953540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9535
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125322 n_act=13593 n_pre=13577 n_ref_event=0 n_req=30981 n_rd=22658 n_rd_L2_A=0 n_write=0 n_wr_bk=19673 bw_util=0.2324
n_activity=113059 dram_eff=0.3744
bk0: 1402a 133992i bk1: 1574a 131654i bk2: 1440a 133836i bk3: 1402a 134870i bk4: 1465a 137542i bk5: 1454a 137893i bk6: 1274a 136436i bk7: 1352a 136461i bk8: 1412a 131015i bk9: 1492a 130592i bk10: 1314a 136710i bk11: 1304a 135431i bk12: 1438a 133526i bk13: 1512a 131033i bk14: 1469a 132847i bk15: 1354a 135981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.561247
Row_Buffer_Locality_read = 0.671330
Row_Buffer_Locality_write = 0.261564
Bank_Level_Parallism = 7.868505
Bank_Level_Parallism_Col = 5.419782
Bank_Level_Parallism_Ready = 2.490066
write_to_read_ratio_blp_rw_average = 0.504709
GrpLevelPara = 2.782196 

BW Util details:
bwutil = 0.232363 
total_CMD = 182176 
util_bw = 42331 
Wasted_Col = 49304 
Wasted_Row = 9525 
Idle = 81016 

BW Util Bottlenecks: 
RCDc_limit = 51430 
RCDWRc_limit = 27063 
WTRc_limit = 31201 
RTWc_limit = 115535 
CCDLc_limit = 22742 
rwq = 0 
CCDLc_limit_alone = 12051 
WTRc_limit_alone = 28123 
RTWc_limit_alone = 107922 

Commands details: 
total_CMD = 182176 
n_nop = 125322 
Read = 22658 
Write = 0 
L2_Alloc = 0 
L2_WB = 19673 
n_act = 13593 
n_pre = 13577 
n_ref = 0 
n_req = 30981 
total_req = 42331 

Dual Bus Interface Util: 
issued_total_row = 27170 
issued_total_col = 42331 
Row_Bus_Util =  0.149141 
CoL_Bus_Util = 0.232363 
Either_Row_CoL_Bus_Util = 0.312083 
Issued_on_Two_Bus_Simul_Util = 0.069422 
issued_two_Eff = 0.222447 
queue_avg = 14.164956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.165
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125891 n_act=13667 n_pre=13651 n_ref_event=0 n_req=30409 n_rd=22119 n_rd_L2_A=0 n_write=0 n_wr_bk=19380 bw_util=0.2278
n_activity=111106 dram_eff=0.3735
bk0: 1487a 133005i bk1: 1411a 135442i bk2: 1447a 135588i bk3: 1385a 135018i bk4: 1352a 139398i bk5: 1397a 139752i bk6: 1315a 137387i bk7: 1272a 136485i bk8: 1411a 133897i bk9: 1319a 136379i bk10: 1357a 135250i bk11: 1429a 133323i bk12: 1347a 132465i bk13: 1338a 134157i bk14: 1439a 132764i bk15: 1413a 132840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550561
Row_Buffer_Locality_read = 0.664225
Row_Buffer_Locality_write = 0.247286
Bank_Level_Parallism = 7.802181
Bank_Level_Parallism_Col = 5.307712
Bank_Level_Parallism_Ready = 2.486518
write_to_read_ratio_blp_rw_average = 0.506572
GrpLevelPara = 2.771724 

BW Util details:
bwutil = 0.227796 
total_CMD = 182176 
util_bw = 41499 
Wasted_Col = 49342 
Wasted_Row = 9397 
Idle = 81938 

BW Util Bottlenecks: 
RCDc_limit = 51309 
RCDWRc_limit = 28156 
WTRc_limit = 29017 
RTWc_limit = 113189 
CCDLc_limit = 21538 
rwq = 0 
CCDLc_limit_alone = 11505 
WTRc_limit_alone = 26196 
RTWc_limit_alone = 105977 

Commands details: 
total_CMD = 182176 
n_nop = 125891 
Read = 22119 
Write = 0 
L2_Alloc = 0 
L2_WB = 19380 
n_act = 13667 
n_pre = 13651 
n_ref = 0 
n_req = 30409 
total_req = 41499 

Dual Bus Interface Util: 
issued_total_row = 27318 
issued_total_col = 41499 
Row_Bus_Util =  0.149954 
CoL_Bus_Util = 0.227796 
Either_Row_CoL_Bus_Util = 0.308959 
Issued_on_Two_Bus_Simul_Util = 0.068791 
issued_two_Eff = 0.222653 
queue_avg = 13.538359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5384
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=126519 n_act=13277 n_pre=13261 n_ref_event=0 n_req=30236 n_rd=22075 n_rd_L2_A=0 n_write=0 n_wr_bk=19194 bw_util=0.2265
n_activity=109422 dram_eff=0.3772
bk0: 1476a 133269i bk1: 1444a 132995i bk2: 1300a 137620i bk3: 1447a 137834i bk4: 1306a 141837i bk5: 1368a 138250i bk6: 1301a 139060i bk7: 1265a 137672i bk8: 1356a 135759i bk9: 1396a 133929i bk10: 1357a 135974i bk11: 1430a 135262i bk12: 1489a 132709i bk13: 1361a 132731i bk14: 1377a 135694i bk15: 1402a 134379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.560888
Row_Buffer_Locality_read = 0.669853
Row_Buffer_Locality_write = 0.266144
Bank_Level_Parallism = 7.824326
Bank_Level_Parallism_Col = 5.356740
Bank_Level_Parallism_Ready = 2.465022
write_to_read_ratio_blp_rw_average = 0.505316
GrpLevelPara = 2.779276 

BW Util details:
bwutil = 0.226534 
total_CMD = 182176 
util_bw = 41269 
Wasted_Col = 48265 
Wasted_Row = 8887 
Idle = 83755 

BW Util Bottlenecks: 
RCDc_limit = 50589 
RCDWRc_limit = 27065 
WTRc_limit = 29430 
RTWc_limit = 111558 
CCDLc_limit = 21676 
rwq = 0 
CCDLc_limit_alone = 11759 
WTRc_limit_alone = 26690 
RTWc_limit_alone = 104381 

Commands details: 
total_CMD = 182176 
n_nop = 126519 
Read = 22075 
Write = 0 
L2_Alloc = 0 
L2_WB = 19194 
n_act = 13277 
n_pre = 13261 
n_ref = 0 
n_req = 30236 
total_req = 41269 

Dual Bus Interface Util: 
issued_total_row = 26538 
issued_total_col = 41269 
Row_Bus_Util =  0.145672 
CoL_Bus_Util = 0.226534 
Either_Row_CoL_Bus_Util = 0.305512 
Issued_on_Two_Bus_Simul_Util = 0.066694 
issued_two_Eff = 0.218301 
queue_avg = 13.551390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5514
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=126146 n_act=13509 n_pre=13493 n_ref_event=0 n_req=30360 n_rd=22080 n_rd_L2_A=0 n_write=0 n_wr_bk=19408 bw_util=0.2277
n_activity=111522 dram_eff=0.372
bk0: 1493a 134151i bk1: 1344a 133573i bk2: 1321a 138199i bk3: 1497a 134876i bk4: 1292a 140494i bk5: 1422a 136388i bk6: 1272a 138147i bk7: 1245a 137275i bk8: 1329a 135304i bk9: 1381a 135585i bk10: 1438a 134809i bk11: 1343a 137020i bk12: 1406a 134591i bk13: 1446a 131860i bk14: 1438a 133644i bk15: 1413a 133038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555040
Row_Buffer_Locality_read = 0.668569
Row_Buffer_Locality_write = 0.252295
Bank_Level_Parallism = 7.739080
Bank_Level_Parallism_Col = 5.303575
Bank_Level_Parallism_Ready = 2.485683
write_to_read_ratio_blp_rw_average = 0.502189
GrpLevelPara = 2.759087 

BW Util details:
bwutil = 0.227736 
total_CMD = 182176 
util_bw = 41488 
Wasted_Col = 49363 
Wasted_Row = 9448 
Idle = 81877 

BW Util Bottlenecks: 
RCDc_limit = 50655 
RCDWRc_limit = 28015 
WTRc_limit = 30351 
RTWc_limit = 109664 
CCDLc_limit = 21100 
rwq = 0 
CCDLc_limit_alone = 11532 
WTRc_limit_alone = 27448 
RTWc_limit_alone = 102999 

Commands details: 
total_CMD = 182176 
n_nop = 126146 
Read = 22080 
Write = 0 
L2_Alloc = 0 
L2_WB = 19408 
n_act = 13509 
n_pre = 13493 
n_ref = 0 
n_req = 30360 
total_req = 41488 

Dual Bus Interface Util: 
issued_total_row = 27002 
issued_total_col = 41488 
Row_Bus_Util =  0.148219 
CoL_Bus_Util = 0.227736 
Either_Row_CoL_Bus_Util = 0.307560 
Issued_on_Two_Bus_Simul_Util = 0.068395 
issued_two_Eff = 0.222381 
queue_avg = 13.681698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6817
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=126047 n_act=13370 n_pre=13354 n_ref_event=0 n_req=30353 n_rd=22140 n_rd_L2_A=0 n_write=0 n_wr_bk=19414 bw_util=0.2281
n_activity=110372 dram_eff=0.3765
bk0: 1445a 132794i bk1: 1404a 132057i bk2: 1362a 137288i bk3: 1367a 137579i bk4: 1415a 137573i bk5: 1398a 139753i bk6: 1294a 137448i bk7: 1295a 138629i bk8: 1324a 135292i bk9: 1463a 132858i bk10: 1366a 135293i bk11: 1355a 136145i bk12: 1441a 133012i bk13: 1494a 129348i bk14: 1355a 136143i bk15: 1362a 136114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559516
Row_Buffer_Locality_read = 0.670416
Row_Buffer_Locality_write = 0.260563
Bank_Level_Parallism = 7.855810
Bank_Level_Parallism_Col = 5.382710
Bank_Level_Parallism_Ready = 2.494272
write_to_read_ratio_blp_rw_average = 0.508908
GrpLevelPara = 2.795842 

BW Util details:
bwutil = 0.228098 
total_CMD = 182176 
util_bw = 41554 
Wasted_Col = 48449 
Wasted_Row = 9012 
Idle = 83161 

BW Util Bottlenecks: 
RCDc_limit = 50476 
RCDWRc_limit = 27654 
WTRc_limit = 30582 
RTWc_limit = 112899 
CCDLc_limit = 21979 
rwq = 0 
CCDLc_limit_alone = 11771 
WTRc_limit_alone = 27654 
RTWc_limit_alone = 105619 

Commands details: 
total_CMD = 182176 
n_nop = 126047 
Read = 22140 
Write = 0 
L2_Alloc = 0 
L2_WB = 19414 
n_act = 13370 
n_pre = 13354 
n_ref = 0 
n_req = 30353 
total_req = 41554 

Dual Bus Interface Util: 
issued_total_row = 26724 
issued_total_col = 41554 
Row_Bus_Util =  0.146693 
CoL_Bus_Util = 0.228098 
Either_Row_CoL_Bus_Util = 0.308103 
Issued_on_Two_Bus_Simul_Util = 0.066688 
issued_two_Eff = 0.216448 
queue_avg = 13.900541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9005
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=182176 n_nop=125793 n_act=13630 n_pre=13614 n_ref_event=0 n_req=30505 n_rd=22187 n_rd_L2_A=0 n_write=0 n_wr_bk=19492 bw_util=0.2288
n_activity=111838 dram_eff=0.3727
bk0: 1427a 133146i bk1: 1426a 134332i bk2: 1338a 136269i bk3: 1400a 137217i bk4: 1463a 137145i bk5: 1424a 137494i bk6: 1291a 137786i bk7: 1327a 137079i bk8: 1411a 132507i bk9: 1368a 135035i bk10: 1466a 133957i bk11: 1304a 136539i bk12: 1362a 132851i bk13: 1452a 133057i bk14: 1327a 135735i bk15: 1401a 132188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553188
Row_Buffer_Locality_read = 0.666156
Row_Buffer_Locality_write = 0.251863
Bank_Level_Parallism = 7.815226
Bank_Level_Parallism_Col = 5.327702
Bank_Level_Parallism_Ready = 2.485856
write_to_read_ratio_blp_rw_average = 0.507512
GrpLevelPara = 2.776353 

BW Util details:
bwutil = 0.228784 
total_CMD = 182176 
util_bw = 41679 
Wasted_Col = 49189 
Wasted_Row = 9319 
Idle = 81989 

BW Util Bottlenecks: 
RCDc_limit = 51056 
RCDWRc_limit = 28069 
WTRc_limit = 29499 
RTWc_limit = 113242 
CCDLc_limit = 21963 
rwq = 0 
CCDLc_limit_alone = 11746 
WTRc_limit_alone = 26671 
RTWc_limit_alone = 105853 

Commands details: 
total_CMD = 182176 
n_nop = 125793 
Read = 22187 
Write = 0 
L2_Alloc = 0 
L2_WB = 19492 
n_act = 13630 
n_pre = 13614 
n_ref = 0 
n_req = 30505 
total_req = 41679 

Dual Bus Interface Util: 
issued_total_row = 27244 
issued_total_col = 41679 
Row_Bus_Util =  0.149548 
CoL_Bus_Util = 0.228784 
Either_Row_CoL_Bus_Util = 0.309497 
Issued_on_Two_Bus_Simul_Util = 0.068835 
issued_two_Eff = 0.222407 
queue_avg = 13.631373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6314

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56606, Miss = 27020, Miss_rate = 0.477, Pending_hits = 145, Reservation_fails = 461
L2_cache_bank[1]: Access = 56303, Miss = 26982, Miss_rate = 0.479, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[2]: Access = 56661, Miss = 27399, Miss_rate = 0.484, Pending_hits = 175, Reservation_fails = 154
L2_cache_bank[3]: Access = 55674, Miss = 27467, Miss_rate = 0.493, Pending_hits = 184, Reservation_fails = 327
L2_cache_bank[4]: Access = 56385, Miss = 27132, Miss_rate = 0.481, Pending_hits = 181, Reservation_fails = 922
L2_cache_bank[5]: Access = 55632, Miss = 26924, Miss_rate = 0.484, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 55971, Miss = 27384, Miss_rate = 0.489, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 56105, Miss = 27431, Miss_rate = 0.489, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[8]: Access = 56045, Miss = 27108, Miss_rate = 0.484, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[9]: Access = 55472, Miss = 27276, Miss_rate = 0.492, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[10]: Access = 55790, Miss = 27018, Miss_rate = 0.484, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[11]: Access = 56049, Miss = 27099, Miss_rate = 0.483, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[12]: Access = 56185, Miss = 27269, Miss_rate = 0.485, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[13]: Access = 55938, Miss = 27512, Miss_rate = 0.492, Pending_hits = 150, Reservation_fails = 264
L2_cache_bank[14]: Access = 55907, Miss = 27229, Miss_rate = 0.487, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 55643, Miss = 26864, Miss_rate = 0.483, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[16]: Access = 55858, Miss = 27280, Miss_rate = 0.488, Pending_hits = 148, Reservation_fails = 81
L2_cache_bank[17]: Access = 56179, Miss = 27302, Miss_rate = 0.486, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[18]: Access = 56258, Miss = 27285, Miss_rate = 0.485, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 56344, Miss = 27092, Miss_rate = 0.481, Pending_hits = 151, Reservation_fails = 150
L2_cache_bank[20]: Access = 56397, Miss = 27365, Miss_rate = 0.485, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 55795, Miss = 27010, Miss_rate = 0.484, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[22]: Access = 56322, Miss = 27333, Miss_rate = 0.485, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[23]: Access = 56211, Miss = 27171, Miss_rate = 0.483, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[24]: Access = 55910, Miss = 27401, Miss_rate = 0.490, Pending_hits = 154, Reservation_fails = 566
L2_cache_bank[25]: Access = 55784, Miss = 27251, Miss_rate = 0.489, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[26]: Access = 56017, Miss = 27220, Miss_rate = 0.486, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[27]: Access = 55863, Miss = 26588, Miss_rate = 0.476, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[28]: Access = 56519, Miss = 26713, Miss_rate = 0.473, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[29]: Access = 55992, Miss = 26860, Miss_rate = 0.480, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[30]: Access = 56322, Miss = 26973, Miss_rate = 0.479, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[31]: Access = 56043, Miss = 27344, Miss_rate = 0.488, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[32]: Access = 56319, Miss = 27761, Miss_rate = 0.493, Pending_hits = 144, Reservation_fails = 698
L2_cache_bank[33]: Access = 56123, Miss = 27657, Miss_rate = 0.493, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[34]: Access = 55942, Miss = 27081, Miss_rate = 0.484, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[35]: Access = 56113, Miss = 27742, Miss_rate = 0.494, Pending_hits = 181, Reservation_fails = 26
L2_cache_bank[36]: Access = 56451, Miss = 27188, Miss_rate = 0.482, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[37]: Access = 55567, Miss = 26870, Miss_rate = 0.484, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[38]: Access = 55838, Miss = 27355, Miss_rate = 0.490, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[39]: Access = 55815, Miss = 27645, Miss_rate = 0.495, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[40]: Access = 56203, Miss = 27717, Miss_rate = 0.493, Pending_hits = 186, Reservation_fails = 213
L2_cache_bank[41]: Access = 55951, Miss = 26950, Miss_rate = 0.482, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[42]: Access = 55297, Miss = 26354, Miss_rate = 0.477, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[43]: Access = 55991, Miss = 26966, Miss_rate = 0.482, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[44]: Access = 55584, Miss = 27293, Miss_rate = 0.491, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[45]: Access = 56267, Miss = 27473, Miss_rate = 0.488, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[46]: Access = 56079, Miss = 27043, Miss_rate = 0.482, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[47]: Access = 55288, Miss = 26882, Miss_rate = 0.486, Pending_hits = 163, Reservation_fails = 374
L2_cache_bank[48]: Access = 55985, Miss = 27649, Miss_rate = 0.494, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[49]: Access = 56171, Miss = 26814, Miss_rate = 0.477, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[50]: Access = 55703, Miss = 27251, Miss_rate = 0.489, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[51]: Access = 56347, Miss = 26871, Miss_rate = 0.477, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[52]: Access = 107718, Miss = 73870, Miss_rate = 0.686, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[53]: Access = 56233, Miss = 27472, Miss_rate = 0.489, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[54]: Access = 55931, Miss = 26863, Miss_rate = 0.480, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[55]: Access = 56080, Miss = 26589, Miss_rate = 0.474, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[56]: Access = 55861, Miss = 26784, Miss_rate = 0.479, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[57]: Access = 55567, Miss = 26865, Miss_rate = 0.483, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[58]: Access = 55796, Miss = 27089, Miss_rate = 0.486, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[59]: Access = 55743, Miss = 27080, Miss_rate = 0.486, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[60]: Access = 55316, Miss = 27259, Miss_rate = 0.493, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[61]: Access = 56292, Miss = 27160, Miss_rate = 0.482, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[62]: Access = 55670, Miss = 27115, Miss_rate = 0.487, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[63]: Access = 55808, Miss = 26909, Miss_rate = 0.482, Pending_hits = 111, Reservation_fails = 0
L2_total_cache_accesses = 3635229
L2_total_cache_misses = 1784919
L2_total_cache_miss_rate = 0.4910
L2_total_cache_pending_hits = 9294
L2_total_cache_reservation_fails = 4236
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1222065
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 309824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 403333
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 616963
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 228920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 842816
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1943110
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1690039
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3396
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.104
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=3635229
icnt_total_pkts_simt_to_mem=3633709
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 97.9441
	minimum = 5
	maximum = 1194
Network latency average = 90.6771
	minimum = 5
	maximum = 704
Slowest packet = 2617845
Flit latency average = 90.6771
	minimum = 5
	maximum = 704
Slowest flit = 4813897
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.401903
	minimum = 0.322864 (at node 82)
	maximum = 0.55756 (at node 24)
Accepted packet rate average = 0.401903
	minimum = 0.322864 (at node 82)
	maximum = 0.55756 (at node 24)
Injected flit rate average = 0.401903
	minimum = 0.322864 (at node 82)
	maximum = 0.55756 (at node 24)
Accepted flit rate average= 0.401903
	minimum = 0.322864 (at node 82)
	maximum = 0.55756 (at node 24)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 105.591 (15 samples)
	minimum = 5 (15 samples)
	maximum = 744.4 (15 samples)
Network latency average = 98.013 (15 samples)
	minimum = 5 (15 samples)
	maximum = 572.667 (15 samples)
Flit latency average = 98.013 (15 samples)
	minimum = 5 (15 samples)
	maximum = 572.667 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.125897 (15 samples)
	minimum = 0.0970424 (15 samples)
	maximum = 0.329358 (15 samples)
Accepted packet rate average = 0.125897 (15 samples)
	minimum = 0.0970424 (15 samples)
	maximum = 0.323861 (15 samples)
Injected flit rate average = 0.125897 (15 samples)
	minimum = 0.0970424 (15 samples)
	maximum = 0.329358 (15 samples)
Accepted flit rate average = 0.125897 (15 samples)
	minimum = 0.0970424 (15 samples)
	maximum = 0.323861 (15 samples)
Injected packet size average = 1 (15 samples)
Accepted packet size average = 1 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 8 sec (3068 sec)
gpgpu_simulation_rate = 95962 (inst/sec)
gpgpu_simulation_rate = 101 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949d9c..

GPGPU-Sim PTX: cudaLaunch for 0x0x401829 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 32 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 34 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 35083
gpu_sim_insn = 21513876
gpu_ipc =     613.2280
gpu_tot_sim_cycle = 346928
gpu_tot_sim_insn = 315926042
gpu_tot_ipc =     910.6387
gpu_tot_issued_cta = 31264
gpu_occupancy = 85.2803% 
gpu_tot_occupancy = 69.8537% 
max_total_param_size = 0
gpu_stall_dramfull = 1066115
gpu_stall_icnt2sh    = 2723
partiton_level_parallism =       4.4537
partiton_level_parallism_total  =      10.9243
partiton_level_parallism_util =       4.6244
partiton_level_parallism_util_total  =      12.4290
L2_BW  =     207.3654 GB/Sec
L2_BW_total  =     508.8412 GB/Sec
gpu_total_sim_rate=94306

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10505259
	L1I_total_cache_misses = 19289
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 168537, Miss = 88034, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165073, Miss = 86519, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 161604, Miss = 84908, Miss_rate = 0.525, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 164851, Miss = 86461, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 169010, Miss = 88499, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 164556, Miss = 86214, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 164099, Miss = 86062, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 166426, Miss = 87093, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 161343, Miss = 84962, Miss_rate = 0.527, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 165055, Miss = 86586, Miss_rate = 0.525, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 163614, Miss = 85751, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 171278, Miss = 89601, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 162850, Miss = 85525, Miss_rate = 0.525, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 166127, Miss = 86826, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 167767, Miss = 87848, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 169026, Miss = 88354, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 167442, Miss = 87602, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 161838, Miss = 84979, Miss_rate = 0.525, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 159628, Miss = 83946, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 165056, Miss = 86600, Miss_rate = 0.525, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 168375, Miss = 88008, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 165105, Miss = 86554, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 165027, Miss = 86501, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 165379, Miss = 86805, Miss_rate = 0.525, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 171794, Miss = 89731, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 168250, Miss = 87924, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 170161, Miss = 89194, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 169359, Miss = 88428, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 168081, Miss = 87868, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 163226, Miss = 85930, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 166630, Miss = 87265, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 163228, Miss = 85402, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[32]: Access = 164079, Miss = 85865, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 165726, Miss = 86701, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 161846, Miss = 85137, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 168605, Miss = 88148, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 166044, Miss = 86873, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 166736, Miss = 87158, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 162700, Miss = 85393, Miss_rate = 0.525, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 165584, Miss = 86824, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6631115
	L1D_total_cache_misses = 3474079
	L1D_total_cache_miss_rate = 0.5239
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 9
	L1D_cache_data_port_util = 0.031
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 3001344
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2837252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1403419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 575405
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2996224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 319784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1482006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 13249
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10485970
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4816076
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3001344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1815039
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10505259

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4050, 3550, 3718, 3833, 3528, 4876, 3740, 4039, 3740, 4154, 3648, 4696, 3800, 4102, 3874, 3636, 4343, 4259, 3853, 3789, 3803, 4009, 3989, 3518, 3957, 4197, 4033, 4374, 3971, 4304, 4419, 4186, 4382, 3946, 3961, 4071, 3789, 3509, 4114, 3969, 4644, 3634, 4199, 3948, 3700, 3280, 3479, 3780, 4265, 3848, 3979, 4473, 3741, 4096, 3918, 4192, 3995, 4074, 3950, 4512, 4014, 3942, 4192, 3795, 
gpgpu_n_tot_thrd_icount = 632304352
gpgpu_n_tot_w_icount = 19759511
gpgpu_n_stall_shd_mem = 3039901
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1974360
gpgpu_n_mem_write_global = 1815039
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 20898296
gpgpu_n_store_insn = 4227712
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 96043008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2914561
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7393842	W0_Idle:11149524	W0_Scoreboard:64963175	W1:4047085	W2:2080736	W3:1368302	W4:997197	W5:658073	W6:391972	W7:211744	W8:99087	W9:47205	W10:26887	W11:25400	W12:35965	W13:45981	W14:53215	W15:52393	W16:44242	W17:31746	W18:20493	W19:11330	W20:4631	W21:2167	W22:583	W23:143	W24:11	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9502912
single_issue_nums: WS0:4943974	WS1:4930457	WS2:4953297	WS3:4931783	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15794880 {8:1974360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 72601560 {40:1815039,}
traffic_breakdown_coretomem[INST_ACC_R] = 3840 {8:480,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78974400 {40:1974360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14520312 {8:1815039,}
traffic_breakdown_memtocore[INST_ACC_R] = 76800 {40:1920,}
maxmflatency = 5437 
max_icnt2mem_latency = 5096 
maxmrqlatency = 2523 
max_icnt2sh_latency = 1196 
averagemflatency = 583 
avg_icnt2mem_latency = 260 
avg_mrq_latency = 139 
avg_icnt2sh_latency = 66 
mrq_lat_table:96350 	150634 	42918 	42241 	55864 	128208 	123368 	167764 	156342 	49037 	1950 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1495515 	1017177 	686121 	404288 	177205 	9253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	240 	851062 	833832 	368878 	373020 	511457 	465726 	110484 	156241 	113088 	5931 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1427289 	844277 	348604 	315477 	299266 	264350 	188849 	96686 	4761 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	272 	133 	104 	89 	82 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        60        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     13767      9520      7896      5911     11720     10685      8767     10435     15214     14045     11253     16996     14279      8079     14237      6592 
dram[1]:      7843      7324     17048     13764      9603     13596      8231     13911     18191      9502     16183     15994      7917     21267      7716     10546 
dram[2]:     10822     14776     11978     10595     13820      9491     16389     12122     11133     10305     13695     16599     11655     12888      9423      8790 
dram[3]:      8819      8999     17460     11301     18263     16130      7851     12015     14667     15355     11224      9841      8981      9596      6329      8085 
dram[4]:     14872     13850     14097     10357     14041     15570      9988     17157     24272     15425      8842      7477      8301     12173      8172      9493 
dram[5]:      9257     11497      7408     12772     14588     16018     11564     12505     21990     14841      8888      8902      9259      5967     11394     11846 
dram[6]:      8896      8630      8366      8982     16318      9031     16404      9313     16175     11220     14055      8830     10684      9722      5227      9408 
dram[7]:      7810     10541     14967      6746      6961      8735     20988     14919     19565     14492     14877     11987      5934     13564      6983      9277 
dram[8]:      9228      8153      6388     13679     13245     16797     12836     12909     14069     15981      9068     10553     10352     19634     15535      8080 
dram[9]:      9203      8653     11326      9592     14567      9029     11871     12280     10802     15751     10633      8474     11515     10430      8605      8034 
dram[10]:     15733      9639      8544     15120     14770     14362     12783     15628     16647     13780     11991      8528     10345      8931     13494     10043 
dram[11]:      8221     13090     20430      9840     15771     15363     13798     12833      8659     21572      9347      9849     13630     13166      5628      8759 
dram[12]:     15683      9572     10033      9978      6740     10618      7856     17399     11693     16600      8862     11689     17892     14483      8646     10612 
dram[13]:      9715      6944     14559      8925     16123      8701     28639     15898      8177     17375      9288     14974      8579     16445     10415      6585 
dram[14]:     11335     16148     11605     12590      8560      9960      9415      8908      9217     24997     10076     17439      9314      9457      5225     11849 
dram[15]:     13250      9644      7021      7719      8382     15520     15582      7826     20880     21814     19242      9307      7986      9312      9817      8196 
dram[16]:     10545      9067      7683     12949     21013     13877     11052     13392      7840     15844     10636     10649      8625      9938      9892      8766 
dram[17]:      8304     11394     14299      7428     15558      7336      7911      9604     18221     12025      7601      9355     10294      9655      8387     11342 
dram[18]:     10286     10649      6174     10605     10190      7506      8035     14461     18453     10767      9295     11333      7026      9442     18784      5796 
dram[19]:     13054      8661      5945      7934      7600     16785     11046      8308     15150     18766     17323      8848      9822      7845     10689     10285 
dram[20]:      8591     16396     16475     12026     14656     10063     16195      8855     16269     11590      9404     16380     11017     10250      6561     12220 
dram[21]:      8084      6336      7719     13979     12805     22828      9938     16232      8177      8276     16631      9288      6941     10855      5258     14043 
dram[22]:     12707     10650     11301      7570     10589     13367     11111     19540      7250     14707     14857      9332     17174     10921      8410     11077 
dram[23]:     12959      9133     12564      7562     11950      9127     13440     21417     15156     11302      9437      9103      7821     12916     11166      9870 
dram[24]:     14509      9276      9870     10256     22316     12910     10131     14882      9557     10358     12429      6915     10226      9632      8617      6390 
dram[25]:     12871     10816     12875     10250      6901      6983     11595      9748     16107     20605     14528     10204     11591      8819      5430      5472 
dram[26]:      9679     10504     10251     11437     10465      8239     16446     13496     10643     12832     12605      8025      7917      7056      5802      8588 
dram[27]:      7122     13060     14312     13732     14996     14620     13114      7960     13014     10905     11508     12702      9810      7135      8716     10556 
dram[28]:      9934      7238      9172      9093      7518     11671     14713     12658     11624     14904     15394     11344      7281      7254     10255      6236 
dram[29]:      7732     14358     10495      9332     10173     13297      9223     18915     24731     17533      8451      9198      7059      9075      6825     14262 
dram[30]:     10431      8273      8315     14072     13904     10873      9287     10881     10207      9154     10658      8665      7953      7639      9696     10776 
dram[31]:     13668     12739     14054     14266      9067     13786      8623     15523     15169      9125     15084     10479     12981      7547     10961     11165 
average row accesses per activate:
dram[0]:  2.395760  2.312704  2.350457  2.244344  2.256595  2.293532  2.264852  2.276332  2.286905  2.298472  2.361011  2.355294  2.299528  2.294382  2.225734  2.312646 
dram[1]:  2.393193  2.288525  2.324582  2.365116  2.370513  2.358354  2.277397  2.238609  2.319635  2.320776  2.338164  2.376271  2.275663  2.383432  2.413873  2.295533 
dram[2]:  2.355401  2.271167  2.336323  2.379310  2.291463  2.408696  2.321143  2.284251  2.264019  2.310424  2.339081  2.325524  2.238789  2.337705  2.358025  2.356886 
dram[3]:  2.291028  2.308305  2.383707  2.417569  2.377962  2.399485  2.379874  2.314565  2.233945  2.341890  2.241901  2.384333  2.320628  2.366474  2.358039  2.262931 
dram[4]:  2.363636  2.256757  2.368356  2.390995  2.368742  2.304864  2.276722  2.213300  2.243182  2.268487  2.329341  2.266129  2.315850  2.364679  2.332539  2.346070 
dram[5]:  2.377203  2.315367  2.224654  2.325472  2.293269  2.326478  2.173010  2.288608  2.291667  2.214115  2.199547  2.342074  2.331409  2.260870  2.387471  2.315496 
dram[6]:  2.289210  2.316705  2.259386  2.406659  2.315598  2.340659  2.151914  2.211793  2.262673  2.318485  2.282759  2.398837  2.276572  2.343215  2.291304  2.255580 
dram[7]:  2.432783  2.326644  2.357143  2.340882  2.266033  2.246706  2.276730  2.211970  2.263972  2.291569  2.400927  2.270809  2.214130  2.335280  2.269788  2.266440 
dram[8]:  2.329989  2.319149  2.385455  2.394614  2.277108  2.331288  2.273373  2.227545  2.279045  2.318875  2.217491  2.254089  2.264108  2.309069  2.315981  2.325991 
dram[9]:  2.351873  2.269773  2.300691  2.454657  2.357419  2.283544  2.249386  2.305289  2.228261  2.338045  2.384437  2.380361  2.379070  2.263097  2.371747  2.397244 
dram[10]:  2.296692  2.297632  2.430333  2.386941  2.361275  2.298160  2.275472  2.178359  2.253107  2.350877  2.415072  2.301124  2.264232  2.343964  2.420272  2.409779 
dram[11]:  2.360767  2.235551  2.294887  2.246857  2.369620  2.406524  2.207065  2.322581  2.324450  2.325960  2.240267  2.292824  2.248079  2.304825  2.253819  2.294664 
dram[12]:  2.290393  2.263330  2.397797  2.354067  2.282201  2.298654  2.188424  2.238037  2.280134  2.300338  2.318021  2.195067  2.238095  2.224832  2.347206  2.330189 
dram[13]:  2.421628  2.353143  2.377427  2.305588  2.372354  2.324155  2.095185  2.286070  2.306966  2.418002  2.274605  2.356243  2.319690  2.327945  2.396204  2.253440 
dram[14]:  2.351171  2.268085  2.281360  2.332918  2.474324  2.449131  2.268991  2.243142  2.338012  2.304651  2.395429  2.320423  2.286391  2.329453  2.282022  2.385354 
dram[15]:  2.329837  2.335601  2.237079  2.309859  2.413748  2.359853  2.283800  2.251816  2.297062  2.233993  2.299511  2.351544  2.319865  2.344371  2.286364  2.375000 
dram[16]:  2.341111  2.299891  2.370930  2.310345  2.415212  2.336782  2.238155  2.268143  2.288764  2.353400  2.354358  2.386714  2.249455  2.278634  2.295954  2.362972 
dram[17]:  2.353757  2.275634  2.282051  2.408067  2.354962  2.413517  2.182670  2.304029  2.259009  2.260917  2.193333  2.323059  2.322844  2.267671  2.345094  2.318436 
dram[18]:  2.387429  2.349438  2.276191  2.382390  2.388679  2.341280  2.259124  2.307106  2.353400  2.205128  2.328253  2.248848  2.291714  2.217344  2.339644  2.352047 
dram[19]:  2.320585  2.253763  2.383529  2.329885  2.311736  2.346842  2.300000  2.270136  2.286536  2.208469  2.280000  2.268319  2.347238  2.329268  2.346774  2.334094 
dram[20]:  2.331545  2.297632  2.327664  2.337662  2.317839  2.294331  2.225214  2.278630  2.246050  2.293919  2.252459  2.324796  2.317568  2.296505  2.305028  2.277778 
dram[21]:  2.307429  2.239224  2.212399  2.311111  2.353384  2.278846  2.307412  2.286236  2.254791  2.286674  2.314951  2.331395  2.288965  2.286690  2.317500  2.297085 
dram[22]:  2.345638  2.290358  2.294956  2.400000  2.346447  2.309179  2.246445  2.305795  2.241603  2.406033  2.294393  2.274100  2.391608  2.359721  2.267481  2.266667 
dram[23]:  2.339326  2.215135  2.413461  2.350588  2.303249  2.270142  2.256127  2.245238  2.247706  2.220225  2.257919  2.340254  2.233298  2.349225  2.234907  2.281356 
dram[24]:  2.225910  2.377163  2.301605  2.321262  2.291569  2.296774  2.215962  2.219245  2.309071  2.263687  2.213974  2.285388  2.260823  2.294989  2.316384  2.292014 
dram[25]:  2.335870  2.300223  2.369512  2.383595  2.271879  2.408797  2.267427  2.329098  2.245810  2.272832  2.283814  2.300683  2.321940  2.342012  2.347619  2.296667 
dram[26]:  2.293182  2.415755  2.318707  2.437577  2.383132  2.365060  2.263354  2.317848  2.284590  2.297297  2.270883  2.330477  2.359357  2.328342  2.328108  2.336943 
dram[27]:  2.335938  2.324106  2.371598  2.228999  2.335821  2.323457  2.275610  2.220606  2.270483  2.268322  2.240230  2.326879  2.173770  2.278037  2.285398  2.270601 
dram[28]:  2.312018  2.301325  2.377721  2.424908  2.360313  2.340373  2.318066  2.222222  2.305226  2.325935  2.388684  2.350816  2.387824  2.267877  2.344379  2.307958 
dram[29]:  2.335183  2.308598  2.429667  2.324777  2.222497  2.256410  2.195122  2.183698  2.330121  2.310827  2.336782  2.328916  2.339839  2.328889  2.320091  2.301930 
dram[30]:  2.292818  2.252492  2.282479  2.379826  2.368873  2.401763  2.165094  2.352564  2.356618  2.353741  2.264501  2.455808  2.387543  2.290288  2.255220  2.386861 
dram[31]:  2.266593  2.364269  2.286747  2.380435  2.321046  2.344203  2.227437  2.273608  2.237624  2.277907  2.327722  2.362500  2.283768  2.297475  2.303318  2.155650 
average row locality = 1014687/439437 = 2.309061
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1476      1571      1542      1476      1440      1406      1355      1332      1382      1399      1431      1448      1411      1458      1413      1420 
dram[1]:      1486      1542      1452      1520      1398      1496      1466      1358      1504      1492      1416      1557      1427      1444      1531      1470 
dram[2]:      1482      1435      1563      1563      1446      1492      1499      1286      1394      1465      1478      1376      1434      1567      1509      1413 
dram[3]:      1530      1469      1491      1506      1568      1420      1387      1371      1394      1485      1524      1403      1499      1492      1490      1550 
dram[4]:      1507      1445      1415      1527      1489      1477      1418      1268      1424      1464      1434      1443      1451      1500      1406      1582 
dram[5]:      1473      1468      1420      1472      1466      1364      1388      1311      1446      1337      1419      1429      1448      1465      1503      1507 
dram[6]:      1488      1428      1467      1524      1469      1470      1295      1335      1410      1525      1443      1514      1433      1500      1519      1468 
dram[7]:      1510      1510      1495      1468      1450      1437      1300      1271      1368      1416      1537      1409      1481      1419      1455      1448 
dram[8]:      1503      1394      1453      1527      1428      1457      1419      1341      1539      1441      1409      1527      1449      1379      1383      1551 
dram[9]:      1508      1525      1488      1492      1396      1379      1332      1406      1524      1464      1498      1562      1485      1413      1367      1540 
dram[10]:      1561      1487      1480      1468      1550      1444      1327      1310      1406      1451      1500      1525      1517      1486      1418      1503 
dram[11]:      1556      1489      1433      1439      1413      1458      1321      1421      1473      1447      1479      1426      1506      1517      1348      1426 
dram[12]:      1510      1508      1437      1463      1479      1435      1270      1330      1502      1486      1438      1417      1578      1413      1421      1415 
dram[13]:      1436      1501      1462      1452      1464      1405      1365      1335      1422      1420      1324      1511      1539      1458      1486      1416 
dram[14]:      1537      1553      1423      1387      1397      1505      1313      1302      1441      1429      1543      1456      1377      1452      1469      1454 
dram[15]:      1424      1511      1491      1488      1412      1477      1380      1361      1569      1400      1348      1444      1478      1553      1468      1447 
dram[16]:      1546      1521      1518      1461      1462      1582      1303      1355      1481      1555      1504      1473      1500      1499      1435      1386 
dram[17]:      1492      1501      1527      1523      1406      1626      1355      1368      1457      1510      1434      1490      1439      1390      1538      1505 
dram[18]:      1528      1506      1427      1400      1446      1426      1342      1307      1534      1452      1452      1424      1438      1451      1523      1461 
dram[19]:      1498      1525      1501      1508      1440      1506      1338      1311      1441      1476      1453      1553      1504      1512      1477      1482 
dram[20]:      1609      1473      1517      1498      1394      1450      1307      1408      1444      1483      1502      1454      1477      1468      1481      1490 
dram[21]:      1448      1506      1425      1481      1435      1433      1387      1360      1439      1461      1352      1455      1453      1442      1323      1479 
dram[22]:      1529      1541      1567      1526      1411      1460      1395      1350      1518      1526      1414      1424      1483      1434      1481      1483 
dram[23]:      1501      1485      1498      1478      1465      1470      1324      1377      1427      1412      1457      1508      1530      1400      1483      1461 
dram[24]:      1506      1506      1477      1484      1505      1349      1367      1318      1494      1484      1486      1468      1502      1474      1500      1375 
dram[25]:      1556      1522      1436      1475      1502      1413      1301      1338      1448      1428      1529      1478      1535      1421      1424      1506 
dram[26]:      1466      1638      1500      1466      1525      1514      1314      1388      1476      1556      1378      1368      1502      1576      1533      1418 
dram[27]:      1547      1475      1511      1441      1416      1457      1351      1312      1475      1383      1421      1493      1411      1402      1503      1473 
dram[28]:      1540      1508      1364      1507      1370      1432      1341      1305      1416      1456      1413      1494      1553      1425      1441      1462 
dram[29]:      1557      1408      1381      1561      1352      1486      1312      1285      1393      1445      1502      1407      1470      1510      1502      1473 
dram[30]:      1509      1468      1426      1431      1479      1458      1334      1335      1388      1527      1426      1419      1505      1558      1419      1426 
dram[31]:      1491      1482      1402      1464      1523      1488      1331      1367      1475      1432      1530      1368      1426      1516      1391      1465 
total dram reads = 744041
bank skew: 1638/1268 = 1.29
chip skew: 23618/22879 = 1.03
number of total write accesses:
dram[0]:       558       559       517       508       442       438       475       505       539       557       531       554       539       584       559       555 
dram[1]:       553       552       496       514       451       452       529       509       528       541       520       546       546       570       557       534 
dram[2]:       546       550       521       507       433       447       532       498       544       552       557       510       563       572       592       555 
dram[3]:       564       560       528       503       439       442       505       520       554       522       552       545       571       555       578       550 
dram[4]:       547       559       501       491       451       466       499       496       550       530       511       524       580       562       551       567 
dram[5]:       550       551       511       500       442       446       496       497       534       514       521       536       571       563       555       570 
dram[6]:       570       569       519       500       446       447       504       503       554       557       543       549       559       555       589       553 
dram[7]:       553       577       518       496       458       439       510       503       536       541       535       528       556       580       581       551 
dram[8]:       587       568       515       518       462       443       502       519       560       537       518       540       557       556       530       561 
dram[9]:       564       570       509       511       431       425       499       512       526       521       555       547       561       531       547       548 
dram[10]:       591       551       491       506       450       429       482       522       588       559       519       523       591       572       540       567 
dram[11]:       538       561       497       527       459       460       491       523       533       551       535       555       542       585       570       552 
dram[12]:       588       572       522       505       470       443       507       494       541       559       530       541       584       576       553       561 
dram[13]:       557       558       497       487       441       452       506       503       532       541       548       546       558       558       534       549 
dram[14]:       572       579       523       484       434       469       509       497       558       553       553       521       555       549       562       533 
dram[15]:       575       549       500       480       449       451       495       499       542       519       533       536       589       571       544       548 
dram[16]:       561       588       521       482       475       451       492       489       556       556       549       539       565       570       551       554 
dram[17]:       544       563       520       507       445       481       509       519       549       561       540       545       554       567       589       570 
dram[18]:       561       585       485       494       453       440       515       511       577       526       534       528       581       569       578       550 
dram[19]:       565       571       525       519       451       463       479       521       546       558       542       552       578       589       560       565 
dram[20]:       564       565       536       482       451       452       511       522       546       554       559       543       581       569       582       560 
dram[21]:       571       572       502       495       443       463       512       517       561       581       537       550       559       568       531       570 
dram[22]:       568       573       526       490       438       452       501       520       551       548       550       534       569       593       562       557 
dram[23]:       581       564       510       520       449       446       517       509       533       564       539       521       576       571       553       558 
dram[24]:       573       555       530       503       452       431       521       504       568       542       542       534       587       541       550       548 
dram[25]:       593       539       507       501       445       449       488       495       562       538       531       542       571       558       548       561 
dram[26]:       552       570       508       506       453       449       508       508       555       569       525       536       553       601       546       524 
dram[27]:       546       540       493       496       462       425       515       520       548       536       528       550       578       548       563       566 
dram[28]:       557       577       493       479       438       452       481       495       525       535       529       523       565       573       540       539 
dram[29]:       547       552       519       522       446       450       488       510       541       540       531       526       568       586       542       555 
dram[30]:       566       566       489       480       454       449       502       500       535       549       526       526       565       588       525       536 
dram[31]:       558       556       496       507       429       453       520       511       559       527       544       522       586       577       553       557 
total dram writes = 270646
bank skew: 601/425 = 1.41
chip skew: 8584/8301 = 1.03
average mf latency per bank:
dram[0]:       1954      1845      1960      1791      1915      1883      1610      1580      1813      1809      1924      1849      1971      1877      1924      1929
dram[1]:       2007      2140      1996      2123      2039      2102      1660      1877      1962      2088      2078      2073      2087      2146      2025      2197
dram[2]:       2116      1917      2082      1846      2008      1800      1692      1584      2040      1747      2081      1900      2176      1832      2134      1948
dram[3]:       2135      2196      2163      2140      2037      2082      1745      1791      1977      2079      2001      2151      2099      2146      2074      2155
dram[4]:       2204      1913      2281      1854      2110      1779      1850      1567      2209      1791      2393      1920      2304      1892      2364      1834
dram[5]:       2149      1927      2146      1966      2056      1935      1741      1639      2029      1930      2024      1937      2046      1902      2046      1923
dram[6]:       2034      2217      2043      2114      2040      2159      1749      1921      1928      2083      2057      2168      2034      2245      1935      2226
dram[7]:       1894      1842      1959      1886      1864      1878      1668      1589      1946      1840      1830      1897      1922      1864      1949      1924
dram[8]:       2064      2023      2098      1998      2052      1957      1739      1659      2002      1954      2116      1925      2168      2021      2172      1968
dram[9]:       2054      1909      2036      1959      2105      2005      1779      1702      1942      2007      2013      1903      2057      2112      2183      1998
dram[10]:       2001      1995      2131      2121      2036      2035      1836      1697      1984      1978      2018      1941      2001      1979      2120      1976
dram[11]:       2209      2144      2213      2131      2145      2107      1951      1800      2162      2197      2123      2140      2104      2103      2154      2183
dram[12]:       1881      1802      1939      1801      1911      1748      1671      1498      1848      1720      1941      1801      1862      1819      1943      1833
dram[13]:       1945      1897      1978      1951      1935      1876      1599      1577      1903      1851      1999      1777      1914      1942      1927      1876
dram[14]:       1955      1915      2001      2088      1987      1954      1746      1691      1965      1933      1992      1993      2081      1997      1987      1982
dram[15]:       2074      1964      2052      1983      2040      1898      1759      1693      1933      2047      2102      2029      2019      1970      2086      2105
dram[16]:       2117      1866      2149      1948      2180      1798      1854      1655      2005      1724      2117      1949      2156      1895      2151      1991
dram[17]:       1984      2196      1866      2267      1936      2064      1615      1897      1844      2178      1923      2147      1951      2262      1919      2170
dram[18]:       2114      2011      2220      2123      1996      1954      1636      1664      1794      1943      2055      2047      2105      2075      2025      2177
dram[19]:       1952      2449      1994      2423      1948      2362      1695      2194      1924      2561      1955      2502      1985      2516      1971      2600
dram[20]:       2040      2239      2158      2318      2135      2195      1830      1849      2075      2126      2120      2230      2104      2270      2114      2203
dram[21]:       2029      1982      2043      2053      1950      2002      1602      1679      1887      1948      2025      1975      2013      2037      2103      2012
dram[22]:       2109      2228      2072      2243      2048      2247      1684      1968      1936      2209      2115      2300      2176      2268      2258      2316
dram[23]:       2163      2173      2248      2158      2191      2130      1802      1806      2075      2057      2091      2156      2107      2308      2162      2248
dram[24]:       2036      2172      2124      2198      2003      2156      1719      1789      1974      2003      2144      2121      2101      2200      2087      2262
dram[25]:       1953      2036      2019      2050      1935      1975      1753      1690      1953      1994      1971      1920      1976      2086      2078      2015
dram[26]:       2306      2108     90789      2202      2246      2128      1850      1797      1995      2061      2312      2279      2339      2145      2259      2182
dram[27]:       1896      2098      1910      2182      1865      2089      1611      1772      1772      2068      1843      1963      1911      2125      1873      2011
dram[28]:       1998      1919      2134      1956      2117      1902      1841      1676      2073      1915      2116      1931      2006      2009      2061      1934
dram[29]:       1984      2110      2129      1936      2064      1988      1703      1725      2092      2013      2036      2027      2029      2035      2039      1995
dram[30]:       1866      2218      1925      2278      1844      2173      1549      1853      1881      2145      1881      2316      1902      2180      1847      2313
dram[31]:       1882      2048      2003      2001      1827      1993      1545      1634      1777      1956      1809      2001      1999      1997      1977      1947
maximum mf latency per bank:
dram[0]:       4271      4138      3772      4524      3597      3526      3939      4521      4822      4959      4628      4169      4231      4124      4072      4342
dram[1]:       4131      3682      4211      4096      3483      3744      4551      3961      4841      4825      4536      4494      4501      4530      4479      4266
dram[2]:       4142      4221      4006      3852      3437      3503      4209      4074      4843      4827      4516      3776      4498      4039      4431      4286
dram[3]:       3687      4221      3926      3761      3673      3593      3011      4396      4759      4685      4731      4249      4547      3814      3969      4141
dram[4]:       4234      3774      4108      4039      3951      3348      4501      3707      4773      4778      4900      4249      4541      4201      4254      4164
dram[5]:       3935      4085      3872      3745      3420      3487      4667      3601      4772      4780      4772      4470      4128      4413      4076      4224
dram[6]:       3931      4083      3496      3906      3420      4163      3254      4531      4758      4769      4771      4684      4181      4035      4193      4141
dram[7]:       4291      3672      3669      3843      3519      3682      3675      4596      5187      5136      5163      4484      4637      4244      4424      4398
dram[8]:       3798      3699      3556      3988      3404      3495      4601      3708      5190      5144      5140      4406      4686      4419      4407      4416
dram[9]:       3787      4058      3042      3769      3595      3775      3909      4059      5064      5226      5138      3972      4566      4233      4257      4025
dram[10]:       3924      3888      3507      3506      3689      3797      3699      4515      5082      5218      5136      4643      4565      4237      4301      4025
dram[11]:       3693      3697      3534      3844      3186      3410      3848      4399      4644      5024      4277      4468      4005      4398      3664      4397
dram[12]:       3703      3919      3732      3835      3663      3550      3637      4463      4823      4845      4258      4496      4115      4345      3827      4397
dram[13]:       3977      4414      4629      3565      3418      3696      4401      4842      5152      5172      4838      4269      4279      4240      4239      4157
dram[14]:       3972      4465      4643      3700      3233      3427      4598      4730      5150      5172      4840      4418      4304      4214      4237      4093
dram[15]:       4085      3819      3740      3918      3426      3563      4150      4033      4535      4772      3994      4306      4276      4463      4474      4080
dram[16]:       3568      3819      3752      3920      3419      3552      3216      4791      4924      5017      4346      4306      4183      4035      4540      4406
dram[17]:       3700      3993      3591      4187      3105      3833      4498      4432      4978      4949      4252      4019      4016      4413      4438      3999
dram[18]:       3702      3992      3591      4144      3101      3785      4437      4318      4843      4830      4117      4630      4006      4411      4435      4381
dram[19]:       4085      3864      4191      3883      3327      3819      4030      4378      4746      4786      4143      4151      4400      4023      4397      4595
dram[20]:       4088      3705      4189      3464      3833      3561      3768      3512      4744      4783      4424      4597      4264      4202      4221      4549
dram[21]:       4019      3954      3557      3836      3528      3303      4218      3517      4777      4780      4465      4890      4233      3880      4075      4515
dram[22]:       3840      3957      3683      3998      3604      3821      3959      3943      4763      4777      4254      4153      4149      4077      4058      4532
dram[23]:       4590      3938      3842      4198      3731      3430      3896      4403      5184      5169      4975      4220      4423      4185      4406      4233
dram[24]:       4289      3943      3457      4209      3422      3283      4597      4983      5188      5179      4010      4221      3967      4185      4104      4373
dram[25]:       4328      4198      3693      3684      3350      3494      4888      4619      5226      5133      4625      4394      4202      4212      4257      4515
dram[26]:       5437      4191      5404      3629      4180      3547      4058      5044      5329      5221      4926      4403      5059      4473      4770      4531
dram[27]:       3547      3929      3707      3438      3551      3378      4360      4594      5025      5001      4221      4015      4441      4427      4122      4005
dram[28]:       3340      3842      3897      3470      3540      3134      4355      4299      4840      4765      4260      4216      4157      4418      4278      4205
dram[29]:       3929      3641      4271      4417      3739      3825      3167      4892      5171      5125      4627      4374      4498      4355      4581      4367
dram[30]:       3927      4084      4196      4007      3685      3651      3625      4743      5154      5124      4353      4439      4563      4362      4023      4369
dram[31]:       4129      3838      4530      3707      3529      3598      3863      3817      4769      4769      4019      3880      4144      4339      4354      4015
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=145191 n_act=13633 n_pre=13617 n_ref_event=0 n_req=31380 n_rd=22960 n_rd_L2_A=0 n_write=0 n_wr_bk=19657 bw_util=0.2103
n_activity=117518 dram_eff=0.3626
bk0: 1476a 153240i bk1: 1571a 152835i bk2: 1542a 154675i bk3: 1476a 154876i bk4: 1440a 158056i bk5: 1406a 159547i bk6: 1355a 157987i bk7: 1332a 157740i bk8: 1382a 156448i bk9: 1399a 155015i bk10: 1431a 154867i bk11: 1448a 154967i bk12: 1411a 156399i bk13: 1458a 153584i bk14: 1413a 154306i bk15: 1420a 154292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.565551
Row_Buffer_Locality_read = 0.681664
Row_Buffer_Locality_write = 0.248931
Bank_Level_Parallism = 7.573728
Bank_Level_Parallism_Col = 5.217786
Bank_Level_Parallism_Ready = 2.451346
write_to_read_ratio_blp_rw_average = 0.507188
GrpLevelPara = 2.741240 

BW Util details:
bwutil = 0.210277 
total_CMD = 202671 
util_bw = 42617 
Wasted_Col = 50840 
Wasted_Row = 10228 
Idle = 98986 

BW Util Bottlenecks: 
RCDc_limit = 51069 
RCDWRc_limit = 29196 
WTRc_limit = 30738 
RTWc_limit = 114573 
CCDLc_limit = 22119 
rwq = 0 
CCDLc_limit_alone = 12162 
WTRc_limit_alone = 27916 
RTWc_limit_alone = 107438 

Commands details: 
total_CMD = 202671 
n_nop = 145191 
Read = 22960 
Write = 0 
L2_Alloc = 0 
L2_WB = 19657 
n_act = 13633 
n_pre = 13617 
n_ref = 0 
n_req = 31380 
total_req = 42617 

Dual Bus Interface Util: 
issued_total_row = 27250 
issued_total_col = 42617 
Row_Bus_Util =  0.134454 
CoL_Bus_Util = 0.210277 
Either_Row_CoL_Bus_Util = 0.283612 
Issued_on_Two_Bus_Simul_Util = 0.061119 
issued_two_Eff = 0.215501 
queue_avg = 12.255503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.2555
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144395 n_act=13696 n_pre=13680 n_ref_event=0 n_req=31957 n_rd=23559 n_rd_L2_A=0 n_write=0 n_wr_bk=19776 bw_util=0.2138
n_activity=118363 dram_eff=0.3661
bk0: 1486a 153597i bk1: 1542a 153094i bk2: 1452a 157444i bk3: 1520a 154911i bk4: 1398a 159608i bk5: 1496a 158153i bk6: 1466a 154484i bk7: 1358a 155461i bk8: 1504a 154921i bk9: 1492a 154541i bk10: 1416a 155373i bk11: 1557a 152279i bk12: 1427a 155027i bk13: 1444a 154014i bk14: 1531a 154020i bk15: 1470a 153889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571424
Row_Buffer_Locality_read = 0.681820
Row_Buffer_Locality_write = 0.261729
Bank_Level_Parallism = 7.573934
Bank_Level_Parallism_Col = 5.236130
Bank_Level_Parallism_Ready = 2.415115
write_to_read_ratio_blp_rw_average = 0.498121
GrpLevelPara = 2.741311 

BW Util details:
bwutil = 0.213819 
total_CMD = 202671 
util_bw = 43335 
Wasted_Col = 51015 
Wasted_Row = 10467 
Idle = 97854 

BW Util Bottlenecks: 
RCDc_limit = 52022 
RCDWRc_limit = 28330 
WTRc_limit = 30028 
RTWc_limit = 114413 
CCDLc_limit = 22927 
rwq = 0 
CCDLc_limit_alone = 12828 
WTRc_limit_alone = 27191 
RTWc_limit_alone = 107151 

Commands details: 
total_CMD = 202671 
n_nop = 144395 
Read = 23559 
Write = 0 
L2_Alloc = 0 
L2_WB = 19776 
n_act = 13696 
n_pre = 13680 
n_ref = 0 
n_req = 31957 
total_req = 43335 

Dual Bus Interface Util: 
issued_total_row = 27376 
issued_total_col = 43335 
Row_Bus_Util =  0.135076 
CoL_Bus_Util = 0.213819 
Either_Row_CoL_Bus_Util = 0.287540 
Issued_on_Two_Bus_Simul_Util = 0.061356 
issued_two_Eff = 0.213381 
queue_avg = 12.957507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9575
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144715 n_act=13721 n_pre=13705 n_ref_event=0 n_req=31881 n_rd=23402 n_rd_L2_A=0 n_write=0 n_wr_bk=19774 bw_util=0.213
n_activity=117494 dram_eff=0.3675
bk0: 1482a 154876i bk1: 1435a 155514i bk2: 1563a 153846i bk3: 1563a 155262i bk4: 1446a 158219i bk5: 1492a 159059i bk6: 1499a 153853i bk7: 1286a 157998i bk8: 1394a 156265i bk9: 1465a 155134i bk10: 1478a 153474i bk11: 1376a 157650i bk12: 1434a 153164i bk13: 1567a 151356i bk14: 1509a 151161i bk15: 1413a 154731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.569618
Row_Buffer_Locality_read = 0.682164
Row_Buffer_Locality_write = 0.258993
Bank_Level_Parallism = 7.636911
Bank_Level_Parallism_Col = 5.260663
Bank_Level_Parallism_Ready = 2.417130
write_to_read_ratio_blp_rw_average = 0.506055
GrpLevelPara = 2.752955 

BW Util details:
bwutil = 0.213035 
total_CMD = 202671 
util_bw = 43176 
Wasted_Col = 50202 
Wasted_Row = 10467 
Idle = 98826 

BW Util Bottlenecks: 
RCDc_limit = 50766 
RCDWRc_limit = 28307 
WTRc_limit = 30145 
RTWc_limit = 113213 
CCDLc_limit = 21975 
rwq = 0 
CCDLc_limit_alone = 12243 
WTRc_limit_alone = 27165 
RTWc_limit_alone = 106461 

Commands details: 
total_CMD = 202671 
n_nop = 144715 
Read = 23402 
Write = 0 
L2_Alloc = 0 
L2_WB = 19774 
n_act = 13721 
n_pre = 13705 
n_ref = 0 
n_req = 31881 
total_req = 43176 

Dual Bus Interface Util: 
issued_total_row = 27426 
issued_total_col = 43176 
Row_Bus_Util =  0.135323 
CoL_Bus_Util = 0.213035 
Either_Row_CoL_Bus_Util = 0.285961 
Issued_on_Two_Bus_Simul_Util = 0.062397 
issued_two_Eff = 0.218200 
queue_avg = 12.454012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.454
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144383 n_act=13737 n_pre=13721 n_ref_event=0 n_req=32067 n_rd=23579 n_rd_L2_A=0 n_write=0 n_wr_bk=19888 bw_util=0.2145
n_activity=118904 dram_eff=0.3656
bk0: 1530a 152827i bk1: 1469a 154982i bk2: 1491a 155724i bk3: 1506a 157130i bk4: 1568a 156576i bk5: 1420a 161313i bk6: 1387a 158029i bk7: 1371a 156221i bk8: 1394a 154615i bk9: 1485a 155533i bk10: 1524a 152330i bk11: 1403a 155884i bk12: 1499a 152839i bk13: 1492a 153835i bk14: 1490a 153320i bk15: 1550a 152815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571616
Row_Buffer_Locality_read = 0.681751
Row_Buffer_Locality_write = 0.265669
Bank_Level_Parallism = 7.529348
Bank_Level_Parallism_Col = 5.207009
Bank_Level_Parallism_Ready = 2.462949
write_to_read_ratio_blp_rw_average = 0.495924
GrpLevelPara = 2.732540 

BW Util details:
bwutil = 0.214471 
total_CMD = 202671 
util_bw = 43467 
Wasted_Col = 50875 
Wasted_Row = 10691 
Idle = 97638 

BW Util Bottlenecks: 
RCDc_limit = 51422 
RCDWRc_limit = 28489 
WTRc_limit = 31046 
RTWc_limit = 110681 
CCDLc_limit = 22065 
rwq = 0 
CCDLc_limit_alone = 12116 
WTRc_limit_alone = 28134 
RTWc_limit_alone = 103644 

Commands details: 
total_CMD = 202671 
n_nop = 144383 
Read = 23579 
Write = 0 
L2_Alloc = 0 
L2_WB = 19888 
n_act = 13737 
n_pre = 13721 
n_ref = 0 
n_req = 32067 
total_req = 43467 

Dual Bus Interface Util: 
issued_total_row = 27458 
issued_total_col = 43467 
Row_Bus_Util =  0.135481 
CoL_Bus_Util = 0.214471 
Either_Row_CoL_Bus_Util = 0.287599 
Issued_on_Two_Bus_Simul_Util = 0.062352 
issued_two_Eff = 0.216803 
queue_avg = 12.832788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8328
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144795 n_act=13677 n_pre=13661 n_ref_event=0 n_req=31635 n_rd=23250 n_rd_L2_A=0 n_write=0 n_wr_bk=19623 bw_util=0.2115
n_activity=117205 dram_eff=0.3658
bk0: 1507a 154686i bk1: 1445a 154157i bk2: 1415a 157112i bk3: 1527a 156195i bk4: 1489a 158273i bk5: 1477a 157909i bk6: 1418a 157250i bk7: 1268a 159190i bk8: 1424a 153871i bk9: 1464a 154957i bk10: 1434a 156308i bk11: 1443a 156553i bk12: 1451a 153391i bk13: 1500a 153600i bk14: 1406a 155171i bk15: 1582a 151574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567662
Row_Buffer_Locality_read = 0.682151
Row_Buffer_Locality_write = 0.250209
Bank_Level_Parallism = 7.537236
Bank_Level_Parallism_Col = 5.171298
Bank_Level_Parallism_Ready = 2.390829
write_to_read_ratio_blp_rw_average = 0.502371
GrpLevelPara = 2.728287 

BW Util details:
bwutil = 0.211540 
total_CMD = 202671 
util_bw = 42873 
Wasted_Col = 50872 
Wasted_Row = 10295 
Idle = 98631 

BW Util Bottlenecks: 
RCDc_limit = 51390 
RCDWRc_limit = 28584 
WTRc_limit = 30809 
RTWc_limit = 112301 
CCDLc_limit = 22768 
rwq = 0 
CCDLc_limit_alone = 12711 
WTRc_limit_alone = 27853 
RTWc_limit_alone = 105200 

Commands details: 
total_CMD = 202671 
n_nop = 144795 
Read = 23250 
Write = 0 
L2_Alloc = 0 
L2_WB = 19623 
n_act = 13677 
n_pre = 13661 
n_ref = 0 
n_req = 31635 
total_req = 42873 

Dual Bus Interface Util: 
issued_total_row = 27338 
issued_total_col = 42873 
Row_Bus_Util =  0.134889 
CoL_Bus_Util = 0.211540 
Either_Row_CoL_Bus_Util = 0.285566 
Issued_on_Two_Bus_Simul_Util = 0.060862 
issued_two_Eff = 0.213128 
queue_avg = 12.515619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.5156
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=145191 n_act=13649 n_pre=13633 n_ref_event=0 n_req=31273 n_rd=22916 n_rd_L2_A=0 n_write=0 n_wr_bk=19722 bw_util=0.2104
n_activity=118900 dram_eff=0.3586
bk0: 1473a 154654i bk1: 1468a 154283i bk2: 1420a 155863i bk3: 1472a 156143i bk4: 1466a 158984i bk5: 1364a 160418i bk6: 1388a 155771i bk7: 1311a 157489i bk8: 1446a 156277i bk9: 1337a 155807i bk10: 1419a 154465i bk11: 1429a 155949i bk12: 1448a 154870i bk13: 1465a 153235i bk14: 1503a 155119i bk15: 1507a 153347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.563553
Row_Buffer_Locality_read = 0.678565
Row_Buffer_Locality_write = 0.248175
Bank_Level_Parallism = 7.428975
Bank_Level_Parallism_Col = 5.152040
Bank_Level_Parallism_Ready = 2.436184
write_to_read_ratio_blp_rw_average = 0.497669
GrpLevelPara = 2.707216 

BW Util details:
bwutil = 0.210380 
total_CMD = 202671 
util_bw = 42638 
Wasted_Col = 51094 
Wasted_Row = 11442 
Idle = 97497 

BW Util Bottlenecks: 
RCDc_limit = 51219 
RCDWRc_limit = 28754 
WTRc_limit = 29721 
RTWc_limit = 110498 
CCDLc_limit = 21832 
rwq = 0 
CCDLc_limit_alone = 12093 
WTRc_limit_alone = 26933 
RTWc_limit_alone = 103547 

Commands details: 
total_CMD = 202671 
n_nop = 145191 
Read = 22916 
Write = 0 
L2_Alloc = 0 
L2_WB = 19722 
n_act = 13649 
n_pre = 13633 
n_ref = 0 
n_req = 31273 
total_req = 42638 

Dual Bus Interface Util: 
issued_total_row = 27282 
issued_total_col = 42638 
Row_Bus_Util =  0.134612 
CoL_Bus_Util = 0.210380 
Either_Row_CoL_Bus_Util = 0.283612 
Issued_on_Two_Bus_Simul_Util = 0.061380 
issued_two_Eff = 0.216423 
queue_avg = 12.463510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.4635
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144295 n_act=13858 n_pre=13842 n_ref_event=0 n_req=31805 n_rd=23288 n_rd_L2_A=0 n_write=0 n_wr_bk=19957 bw_util=0.2134
n_activity=118340 dram_eff=0.3654
bk0: 1488a 152942i bk1: 1428a 154331i bk2: 1467a 155014i bk3: 1524a 156282i bk4: 1469a 159002i bk5: 1470a 158906i bk6: 1295a 157794i bk7: 1335a 157287i bk8: 1410a 154919i bk9: 1525a 152720i bk10: 1443a 154442i bk11: 1514a 152536i bk12: 1433a 153624i bk13: 1500a 152236i bk14: 1519a 151452i bk15: 1468a 152511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.564282
Row_Buffer_Locality_read = 0.676829
Row_Buffer_Locality_write = 0.256546
Bank_Level_Parallism = 7.616052
Bank_Level_Parallism_Col = 5.232628
Bank_Level_Parallism_Ready = 2.444375
write_to_read_ratio_blp_rw_average = 0.505859
GrpLevelPara = 2.739117 

BW Util details:
bwutil = 0.213375 
total_CMD = 202671 
util_bw = 43245 
Wasted_Col = 51366 
Wasted_Row = 10239 
Idle = 97821 

BW Util Bottlenecks: 
RCDc_limit = 51887 
RCDWRc_limit = 29229 
WTRc_limit = 31865 
RTWc_limit = 114376 
CCDLc_limit = 23354 
rwq = 0 
CCDLc_limit_alone = 13037 
WTRc_limit_alone = 28759 
RTWc_limit_alone = 107165 

Commands details: 
total_CMD = 202671 
n_nop = 144295 
Read = 23288 
Write = 0 
L2_Alloc = 0 
L2_WB = 19957 
n_act = 13858 
n_pre = 13842 
n_ref = 0 
n_req = 31805 
total_req = 43245 

Dual Bus Interface Util: 
issued_total_row = 27700 
issued_total_col = 43245 
Row_Bus_Util =  0.136675 
CoL_Bus_Util = 0.213375 
Either_Row_CoL_Bus_Util = 0.288033 
Issued_on_Two_Bus_Simul_Util = 0.062017 
issued_two_Eff = 0.215311 
queue_avg = 12.894420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8944
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144936 n_act=13678 n_pre=13662 n_ref_event=0 n_req=31436 n_rd=22974 n_rd_L2_A=0 n_write=0 n_wr_bk=19839 bw_util=0.2112
n_activity=117573 dram_eff=0.3641
bk0: 1510a 155084i bk1: 1510a 153039i bk2: 1495a 154854i bk3: 1468a 158150i bk4: 1450a 157868i bk5: 1437a 158067i bk6: 1300a 158040i bk7: 1271a 157653i bk8: 1368a 155939i bk9: 1416a 155135i bk10: 1537a 155617i bk11: 1409a 155295i bk12: 1481a 153090i bk13: 1419a 153949i bk14: 1455a 152852i bk15: 1448a 155032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.564894
Row_Buffer_Locality_read = 0.677810
Row_Buffer_Locality_write = 0.258331
Bank_Level_Parallism = 7.532410
Bank_Level_Parallism_Col = 5.177722
Bank_Level_Parallism_Ready = 2.451312
write_to_read_ratio_blp_rw_average = 0.502744
GrpLevelPara = 2.710630 

BW Util details:
bwutil = 0.211244 
total_CMD = 202671 
util_bw = 42813 
Wasted_Col = 51097 
Wasted_Row = 10241 
Idle = 98520 

BW Util Bottlenecks: 
RCDc_limit = 51470 
RCDWRc_limit = 28370 
WTRc_limit = 29963 
RTWc_limit = 110389 
CCDLc_limit = 22473 
rwq = 0 
CCDLc_limit_alone = 12473 
WTRc_limit_alone = 27132 
RTWc_limit_alone = 103220 

Commands details: 
total_CMD = 202671 
n_nop = 144936 
Read = 22974 
Write = 0 
L2_Alloc = 0 
L2_WB = 19839 
n_act = 13678 
n_pre = 13662 
n_ref = 0 
n_req = 31436 
total_req = 42813 

Dual Bus Interface Util: 
issued_total_row = 27340 
issued_total_col = 42813 
Row_Bus_Util =  0.134898 
CoL_Bus_Util = 0.211244 
Either_Row_CoL_Bus_Util = 0.284871 
Issued_on_Two_Bus_Simul_Util = 0.061272 
issued_two_Eff = 0.215086 
queue_avg = 12.438080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.4381
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144779 n_act=13765 n_pre=13749 n_ref_event=0 n_req=31673 n_rd=23200 n_rd_L2_A=0 n_write=0 n_wr_bk=19878 bw_util=0.2126
n_activity=117437 dram_eff=0.3668
bk0: 1503a 152097i bk1: 1394a 155800i bk2: 1453a 156716i bk3: 1527a 157838i bk4: 1428a 157280i bk5: 1457a 158765i bk6: 1419a 155903i bk7: 1341a 156945i bk8: 1539a 152895i bk9: 1441a 154113i bk10: 1409a 153600i bk11: 1527a 151920i bk12: 1449a 154019i bk13: 1379a 155959i bk14: 1383a 156144i bk15: 1551a 152319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.565403
Row_Buffer_Locality_read = 0.678276
Row_Buffer_Locality_write = 0.256344
Bank_Level_Parallism = 7.619678
Bank_Level_Parallism_Col = 5.233601
Bank_Level_Parallism_Ready = 2.462626
write_to_read_ratio_blp_rw_average = 0.502467
GrpLevelPara = 2.723883 

BW Util details:
bwutil = 0.212551 
total_CMD = 202671 
util_bw = 43078 
Wasted_Col = 50729 
Wasted_Row = 10147 
Idle = 98717 

BW Util Bottlenecks: 
RCDc_limit = 51131 
RCDWRc_limit = 28852 
WTRc_limit = 29395 
RTWc_limit = 111287 
CCDLc_limit = 22910 
rwq = 0 
CCDLc_limit_alone = 12753 
WTRc_limit_alone = 26507 
RTWc_limit_alone = 104018 

Commands details: 
total_CMD = 202671 
n_nop = 144779 
Read = 23200 
Write = 0 
L2_Alloc = 0 
L2_WB = 19878 
n_act = 13765 
n_pre = 13749 
n_ref = 0 
n_req = 31673 
total_req = 43078 

Dual Bus Interface Util: 
issued_total_row = 27514 
issued_total_col = 43078 
Row_Bus_Util =  0.135757 
CoL_Bus_Util = 0.212551 
Either_Row_CoL_Bus_Util = 0.285645 
Issued_on_Two_Bus_Simul_Util = 0.062663 
issued_two_Eff = 0.219374 
queue_avg = 12.666509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6665
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144757 n_act=13612 n_pre=13596 n_ref_event=0 n_req=31736 n_rd=23379 n_rd_L2_A=0 n_write=0 n_wr_bk=19769 bw_util=0.2129
n_activity=119136 dram_eff=0.3622
bk0: 1508a 152081i bk1: 1525a 151662i bk2: 1488a 154397i bk3: 1492a 155525i bk4: 1396a 160593i bk5: 1379a 159939i bk6: 1332a 157449i bk7: 1406a 155688i bk8: 1524a 153051i bk9: 1464a 153941i bk10: 1498a 154572i bk11: 1562a 153185i bk12: 1485a 153974i bk13: 1413a 155145i bk14: 1367a 155480i bk15: 1540a 153050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571086
Row_Buffer_Locality_read = 0.683904
Row_Buffer_Locality_write = 0.255474
Bank_Level_Parallism = 7.535795
Bank_Level_Parallism_Col = 5.265811
Bank_Level_Parallism_Ready = 2.487485
write_to_read_ratio_blp_rw_average = 0.509414
GrpLevelPara = 2.728993 

BW Util details:
bwutil = 0.212897 
total_CMD = 202671 
util_bw = 43148 
Wasted_Col = 51322 
Wasted_Row = 10992 
Idle = 97209 

BW Util Bottlenecks: 
RCDc_limit = 51021 
RCDWRc_limit = 28403 
WTRc_limit = 30088 
RTWc_limit = 117976 
CCDLc_limit = 22616 
rwq = 0 
CCDLc_limit_alone = 12400 
WTRc_limit_alone = 27277 
RTWc_limit_alone = 110571 

Commands details: 
total_CMD = 202671 
n_nop = 144757 
Read = 23379 
Write = 0 
L2_Alloc = 0 
L2_WB = 19769 
n_act = 13612 
n_pre = 13596 
n_ref = 0 
n_req = 31736 
total_req = 43148 

Dual Bus Interface Util: 
issued_total_row = 27208 
issued_total_col = 43148 
Row_Bus_Util =  0.134247 
CoL_Bus_Util = 0.212897 
Either_Row_CoL_Bus_Util = 0.285754 
Issued_on_Two_Bus_Simul_Util = 0.061390 
issued_two_Eff = 0.214836 
queue_avg = 12.545815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.5458
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144604 n_act=13703 n_pre=13687 n_ref_event=0 n_req=31914 n_rd=23433 n_rd_L2_A=0 n_write=0 n_wr_bk=19926 bw_util=0.2139
n_activity=118240 dram_eff=0.3667
bk0: 1561a 150651i bk1: 1487a 153283i bk2: 1480a 156251i bk3: 1468a 153935i bk4: 1550a 157047i bk5: 1444a 159347i bk6: 1327a 158647i bk7: 1310a 156293i bk8: 1406a 152977i bk9: 1451a 152556i bk10: 1500a 155295i bk11: 1525a 154024i bk12: 1517a 151491i bk13: 1486a 151868i bk14: 1418a 155048i bk15: 1503a 153489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570627
Row_Buffer_Locality_read = 0.683438
Row_Buffer_Locality_write = 0.258932
Bank_Level_Parallism = 7.676651
Bank_Level_Parallism_Col = 5.332655
Bank_Level_Parallism_Ready = 2.486496
write_to_read_ratio_blp_rw_average = 0.501489
GrpLevelPara = 2.737823 

BW Util details:
bwutil = 0.213938 
total_CMD = 202671 
util_bw = 43359 
Wasted_Col = 50604 
Wasted_Row = 10568 
Idle = 98140 

BW Util Bottlenecks: 
RCDc_limit = 51131 
RCDWRc_limit = 28185 
WTRc_limit = 30140 
RTWc_limit = 114934 
CCDLc_limit = 22900 
rwq = 0 
CCDLc_limit_alone = 12331 
WTRc_limit_alone = 27284 
RTWc_limit_alone = 107221 

Commands details: 
total_CMD = 202671 
n_nop = 144604 
Read = 23433 
Write = 0 
L2_Alloc = 0 
L2_WB = 19926 
n_act = 13703 
n_pre = 13687 
n_ref = 0 
n_req = 31914 
total_req = 43359 

Dual Bus Interface Util: 
issued_total_row = 27390 
issued_total_col = 43359 
Row_Bus_Util =  0.135145 
CoL_Bus_Util = 0.213938 
Either_Row_CoL_Bus_Util = 0.286509 
Issued_on_Two_Bus_Simul_Util = 0.062574 
issued_two_Eff = 0.218403 
queue_avg = 12.940238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9402
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144744 n_act=13786 n_pre=13770 n_ref_event=0 n_req=31631 n_rd=23152 n_rd_L2_A=0 n_write=0 n_wr_bk=19881 bw_util=0.2123
n_activity=117059 dram_eff=0.3676
bk0: 1556a 153392i bk1: 1489a 152464i bk2: 1433a 156242i bk3: 1439a 155463i bk4: 1413a 159187i bk5: 1458a 158704i bk6: 1321a 155983i bk7: 1421a 156376i bk8: 1473a 154543i bk9: 1447a 153016i bk10: 1479a 154272i bk11: 1426a 154015i bk12: 1506a 152471i bk13: 1517a 152017i bk14: 1348a 154635i bk15: 1426a 154428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.564162
Row_Buffer_Locality_read = 0.679207
Row_Buffer_Locality_write = 0.250029
Bank_Level_Parallism = 7.660424
Bank_Level_Parallism_Col = 5.265520
Bank_Level_Parallism_Ready = 2.453815
write_to_read_ratio_blp_rw_average = 0.507214
GrpLevelPara = 2.745706 

BW Util details:
bwutil = 0.212329 
total_CMD = 202671 
util_bw = 43033 
Wasted_Col = 50940 
Wasted_Row = 10089 
Idle = 98609 

BW Util Bottlenecks: 
RCDc_limit = 51203 
RCDWRc_limit = 28822 
WTRc_limit = 30522 
RTWc_limit = 116119 
CCDLc_limit = 22620 
rwq = 0 
CCDLc_limit_alone = 12360 
WTRc_limit_alone = 27662 
RTWc_limit_alone = 108719 

Commands details: 
total_CMD = 202671 
n_nop = 144744 
Read = 23152 
Write = 0 
L2_Alloc = 0 
L2_WB = 19881 
n_act = 13786 
n_pre = 13770 
n_ref = 0 
n_req = 31631 
total_req = 43033 

Dual Bus Interface Util: 
issued_total_row = 27556 
issued_total_col = 43033 
Row_Bus_Util =  0.135964 
CoL_Bus_Util = 0.212329 
Either_Row_CoL_Bus_Util = 0.285818 
Issued_on_Two_Bus_Simul_Util = 0.062476 
issued_two_Eff = 0.218585 
queue_avg = 12.728220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7282
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144482 n_act=13861 n_pre=13845 n_ref_event=0 n_req=31648 n_rd=23102 n_rd_L2_A=0 n_write=0 n_wr_bk=19927 bw_util=0.2123
n_activity=118562 dram_eff=0.3629
bk0: 1510a 152927i bk1: 1508a 152166i bk2: 1437a 157442i bk3: 1463a 156399i bk4: 1479a 155315i bk5: 1435a 158896i bk6: 1270a 157599i bk7: 1330a 159145i bk8: 1502a 153597i bk9: 1486a 153517i bk10: 1438a 156119i bk11: 1417a 154732i bk12: 1578a 149901i bk13: 1413a 152292i bk14: 1421a 155667i bk15: 1415a 154992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562026
Row_Buffer_Locality_read = 0.675180
Row_Buffer_Locality_write = 0.256143
Bank_Level_Parallism = 7.549419
Bank_Level_Parallism_Col = 5.168458
Bank_Level_Parallism_Ready = 2.435660
write_to_read_ratio_blp_rw_average = 0.501277
GrpLevelPara = 2.714093 

BW Util details:
bwutil = 0.212310 
total_CMD = 202671 
util_bw = 43029 
Wasted_Col = 51723 
Wasted_Row = 10379 
Idle = 97540 

BW Util Bottlenecks: 
RCDc_limit = 51837 
RCDWRc_limit = 29492 
WTRc_limit = 31447 
RTWc_limit = 112739 
CCDLc_limit = 22578 
rwq = 0 
CCDLc_limit_alone = 12564 
WTRc_limit_alone = 28418 
RTWc_limit_alone = 105754 

Commands details: 
total_CMD = 202671 
n_nop = 144482 
Read = 23102 
Write = 0 
L2_Alloc = 0 
L2_WB = 19927 
n_act = 13861 
n_pre = 13845 
n_ref = 0 
n_req = 31648 
total_req = 43029 

Dual Bus Interface Util: 
issued_total_row = 27706 
issued_total_col = 43029 
Row_Bus_Util =  0.136704 
CoL_Bus_Util = 0.212310 
Either_Row_CoL_Bus_Util = 0.287111 
Issued_on_Two_Bus_Simul_Util = 0.061903 
issued_two_Eff = 0.215608 
queue_avg = 12.339728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.3397
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=145259 n_act=13501 n_pre=13485 n_ref_event=0 n_req=31363 n_rd=22996 n_rd_L2_A=0 n_write=0 n_wr_bk=19689 bw_util=0.2106
n_activity=118137 dram_eff=0.3613
bk0: 1436a 156309i bk1: 1501a 154337i bk2: 1462a 156939i bk3: 1452a 155852i bk4: 1464a 159562i bk5: 1405a 159110i bk6: 1365a 154940i bk7: 1335a 156501i bk8: 1422a 155573i bk9: 1420a 156217i bk10: 1324a 156972i bk11: 1511a 154773i bk12: 1539a 151909i bk13: 1458a 154217i bk14: 1486a 155020i bk15: 1416a 154544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.569525
Row_Buffer_Locality_read = 0.681336
Row_Buffer_Locality_write = 0.262221
Bank_Level_Parallism = 7.475426
Bank_Level_Parallism_Col = 5.195090
Bank_Level_Parallism_Ready = 2.486260
write_to_read_ratio_blp_rw_average = 0.506645
GrpLevelPara = 2.716350 

BW Util details:
bwutil = 0.210612 
total_CMD = 202671 
util_bw = 42685 
Wasted_Col = 51318 
Wasted_Row = 10516 
Idle = 98152 

BW Util Bottlenecks: 
RCDc_limit = 51064 
RCDWRc_limit = 28010 
WTRc_limit = 28976 
RTWc_limit = 112581 
CCDLc_limit = 21714 
rwq = 0 
CCDLc_limit_alone = 11859 
WTRc_limit_alone = 26182 
RTWc_limit_alone = 105520 

Commands details: 
total_CMD = 202671 
n_nop = 145259 
Read = 22996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19689 
n_act = 13501 
n_pre = 13485 
n_ref = 0 
n_req = 31363 
total_req = 42685 

Dual Bus Interface Util: 
issued_total_row = 26986 
issued_total_col = 42685 
Row_Bus_Util =  0.133152 
CoL_Bus_Util = 0.210612 
Either_Row_CoL_Bus_Util = 0.283277 
Issued_on_Two_Bus_Simul_Util = 0.060487 
issued_two_Eff = 0.213527 
queue_avg = 12.351644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.3516
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=145158 n_act=13512 n_pre=13496 n_ref_event=0 n_req=31489 n_rd=23038 n_rd_L2_A=0 n_write=0 n_wr_bk=19743 bw_util=0.2111
n_activity=117087 dram_eff=0.3654
bk0: 1537a 153089i bk1: 1553a 152390i bk2: 1423a 156224i bk3: 1387a 158570i bk4: 1397a 161693i bk5: 1505a 158982i bk6: 1313a 157681i bk7: 1302a 158685i bk8: 1441a 154831i bk9: 1429a 154483i bk10: 1543a 154347i bk11: 1456a 155699i bk12: 1377a 155533i bk13: 1452a 155024i bk14: 1469a 155577i bk15: 1454a 155476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570898
Row_Buffer_Locality_read = 0.682568
Row_Buffer_Locality_write = 0.266477
Bank_Level_Parallism = 7.469662
Bank_Level_Parallism_Col = 5.158951
Bank_Level_Parallism_Ready = 2.451579
write_to_read_ratio_blp_rw_average = 0.500941
GrpLevelPara = 2.709413 

BW Util details:
bwutil = 0.211086 
total_CMD = 202671 
util_bw = 42781 
Wasted_Col = 50762 
Wasted_Row = 10336 
Idle = 98792 

BW Util Bottlenecks: 
RCDc_limit = 50724 
RCDWRc_limit = 28495 
WTRc_limit = 29845 
RTWc_limit = 108995 
CCDLc_limit = 22372 
rwq = 0 
CCDLc_limit_alone = 12462 
WTRc_limit_alone = 26940 
RTWc_limit_alone = 101990 

Commands details: 
total_CMD = 202671 
n_nop = 145158 
Read = 23038 
Write = 0 
L2_Alloc = 0 
L2_WB = 19743 
n_act = 13512 
n_pre = 13496 
n_ref = 0 
n_req = 31489 
total_req = 42781 

Dual Bus Interface Util: 
issued_total_row = 27008 
issued_total_col = 42781 
Row_Bus_Util =  0.133260 
CoL_Bus_Util = 0.211086 
Either_Row_CoL_Bus_Util = 0.283775 
Issued_on_Two_Bus_Simul_Util = 0.060571 
issued_two_Eff = 0.213447 
queue_avg = 12.427999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.428
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144878 n_act=13672 n_pre=13656 n_ref_event=0 n_req=31631 n_rd=23251 n_rd_L2_A=0 n_write=0 n_wr_bk=19667 bw_util=0.2118
n_activity=119168 dram_eff=0.3601
bk0: 1424a 152836i bk1: 1511a 153170i bk2: 1491a 155445i bk3: 1488a 155848i bk4: 1412a 159900i bk5: 1477a 158299i bk6: 1380a 156190i bk7: 1361a 158349i bk8: 1569a 152395i bk9: 1400a 156463i bk10: 1348a 156233i bk11: 1444a 155026i bk12: 1478a 154093i bk13: 1553a 153801i bk14: 1468a 154258i bk15: 1447a 154350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567766
Row_Buffer_Locality_read = 0.678121
Row_Buffer_Locality_write = 0.261575
Bank_Level_Parallism = 7.515251
Bank_Level_Parallism_Col = 5.195435
Bank_Level_Parallism_Ready = 2.440887
write_to_read_ratio_blp_rw_average = 0.496142
GrpLevelPara = 2.726315 

BW Util details:
bwutil = 0.211762 
total_CMD = 202671 
util_bw = 42918 
Wasted_Col = 50987 
Wasted_Row = 10910 
Idle = 97856 

BW Util Bottlenecks: 
RCDc_limit = 51694 
RCDWRc_limit = 28451 
WTRc_limit = 31337 
RTWc_limit = 112027 
CCDLc_limit = 22440 
rwq = 0 
CCDLc_limit_alone = 12464 
WTRc_limit_alone = 28392 
RTWc_limit_alone = 104996 

Commands details: 
total_CMD = 202671 
n_nop = 144878 
Read = 23251 
Write = 0 
L2_Alloc = 0 
L2_WB = 19667 
n_act = 13672 
n_pre = 13656 
n_ref = 0 
n_req = 31631 
total_req = 42918 

Dual Bus Interface Util: 
issued_total_row = 27328 
issued_total_col = 42918 
Row_Bus_Util =  0.134839 
CoL_Bus_Util = 0.211762 
Either_Row_CoL_Bus_Util = 0.285157 
Issued_on_Two_Bus_Simul_Util = 0.061444 
issued_two_Eff = 0.215476 
queue_avg = 12.547093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.5471
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144337 n_act=13819 n_pre=13803 n_ref_event=0 n_req=32080 n_rd=23581 n_rd_L2_A=0 n_write=0 n_wr_bk=19997 bw_util=0.215
n_activity=118033 dram_eff=0.3692
bk0: 1546a 153522i bk1: 1521a 151558i bk2: 1518a 153086i bk3: 1461a 157019i bk4: 1462a 157975i bk5: 1582a 156991i bk6: 1303a 158115i bk7: 1355a 156873i bk8: 1481a 154283i bk9: 1555a 152758i bk10: 1504a 154008i bk11: 1473a 155511i bk12: 1500a 151376i bk13: 1499a 152369i bk14: 1435a 154701i bk15: 1386a 154994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.569233
Row_Buffer_Locality_read = 0.681142
Row_Buffer_Locality_write = 0.258736
Bank_Level_Parallism = 7.630287
Bank_Level_Parallism_Col = 5.266560
Bank_Level_Parallism_Ready = 2.485015
write_to_read_ratio_blp_rw_average = 0.498943
GrpLevelPara = 2.738405 

BW Util details:
bwutil = 0.215018 
total_CMD = 202671 
util_bw = 43578 
Wasted_Col = 50779 
Wasted_Row = 10446 
Idle = 97868 

BW Util Bottlenecks: 
RCDc_limit = 51265 
RCDWRc_limit = 28506 
WTRc_limit = 30249 
RTWc_limit = 111822 
CCDLc_limit = 22086 
rwq = 0 
CCDLc_limit_alone = 12136 
WTRc_limit_alone = 27274 
RTWc_limit_alone = 104847 

Commands details: 
total_CMD = 202671 
n_nop = 144337 
Read = 23581 
Write = 0 
L2_Alloc = 0 
L2_WB = 19997 
n_act = 13819 
n_pre = 13803 
n_ref = 0 
n_req = 32080 
total_req = 43578 

Dual Bus Interface Util: 
issued_total_row = 27622 
issued_total_col = 43578 
Row_Bus_Util =  0.136290 
CoL_Bus_Util = 0.215018 
Either_Row_CoL_Bus_Util = 0.287826 
Issued_on_Two_Bus_Simul_Util = 0.063482 
issued_two_Eff = 0.220557 
queue_avg = 12.618426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6184
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144079 n_act=13947 n_pre=13931 n_ref_event=0 n_req=32124 n_rd=23561 n_rd_L2_A=0 n_write=0 n_wr_bk=19979 bw_util=0.2148
n_activity=119753 dram_eff=0.3636
bk0: 1492a 154474i bk1: 1501a 152291i bk2: 1527a 152480i bk3: 1523a 154991i bk4: 1406a 160900i bk5: 1626a 154641i bk6: 1355a 155242i bk7: 1368a 156570i bk8: 1457a 152689i bk9: 1510a 151258i bk10: 1434a 153564i bk11: 1490a 153856i bk12: 1439a 154014i bk13: 1390a 152446i bk14: 1538a 150697i bk15: 1505a 151780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.565839
Row_Buffer_Locality_read = 0.679555
Row_Buffer_Locality_write = 0.252949
Bank_Level_Parallism = 7.669428
Bank_Level_Parallism_Col = 5.320014
Bank_Level_Parallism_Ready = 2.502825
write_to_read_ratio_blp_rw_average = 0.507970
GrpLevelPara = 2.754072 

BW Util details:
bwutil = 0.214831 
total_CMD = 202671 
util_bw = 43540 
Wasted_Col = 51647 
Wasted_Row = 10814 
Idle = 96670 

BW Util Bottlenecks: 
RCDc_limit = 52192 
RCDWRc_limit = 29142 
WTRc_limit = 29896 
RTWc_limit = 120455 
CCDLc_limit = 23245 
rwq = 0 
CCDLc_limit_alone = 12710 
WTRc_limit_alone = 27022 
RTWc_limit_alone = 112794 

Commands details: 
total_CMD = 202671 
n_nop = 144079 
Read = 23561 
Write = 0 
L2_Alloc = 0 
L2_WB = 19979 
n_act = 13947 
n_pre = 13931 
n_ref = 0 
n_req = 32124 
total_req = 43540 

Dual Bus Interface Util: 
issued_total_row = 27878 
issued_total_col = 43540 
Row_Bus_Util =  0.137553 
CoL_Bus_Util = 0.214831 
Either_Row_CoL_Bus_Util = 0.289099 
Issued_on_Two_Bus_Simul_Util = 0.063285 
issued_two_Eff = 0.218904 
queue_avg = 13.011147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0111
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144804 n_act=13662 n_pre=13646 n_ref_event=0 n_req=31604 n_rd=23117 n_rd_L2_A=0 n_write=0 n_wr_bk=19876 bw_util=0.2121
n_activity=117896 dram_eff=0.3647
bk0: 1528a 153603i bk1: 1506a 151654i bk2: 1427a 157444i bk3: 1400a 156651i bk4: 1446a 159934i bk5: 1426a 159387i bk6: 1342a 156711i bk7: 1307a 158578i bk8: 1534a 152133i bk9: 1452a 153470i bk10: 1452a 155046i bk11: 1424a 154895i bk12: 1438a 151592i bk13: 1451a 152722i bk14: 1523a 152330i bk15: 1461a 154507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567713
Row_Buffer_Locality_read = 0.682398
Row_Buffer_Locality_write = 0.255332
Bank_Level_Parallism = 7.598106
Bank_Level_Parallism_Col = 5.273834
Bank_Level_Parallism_Ready = 2.446677
write_to_read_ratio_blp_rw_average = 0.507456
GrpLevelPara = 2.742483 

BW Util details:
bwutil = 0.212132 
total_CMD = 202671 
util_bw = 42993 
Wasted_Col = 50832 
Wasted_Row = 10633 
Idle = 98213 

BW Util Bottlenecks: 
RCDc_limit = 51008 
RCDWRc_limit = 28969 
WTRc_limit = 31270 
RTWc_limit = 115252 
CCDLc_limit = 22985 
rwq = 0 
CCDLc_limit_alone = 12723 
WTRc_limit_alone = 28335 
RTWc_limit_alone = 107925 

Commands details: 
total_CMD = 202671 
n_nop = 144804 
Read = 23117 
Write = 0 
L2_Alloc = 0 
L2_WB = 19876 
n_act = 13662 
n_pre = 13646 
n_ref = 0 
n_req = 31604 
total_req = 42993 

Dual Bus Interface Util: 
issued_total_row = 27308 
issued_total_col = 42993 
Row_Bus_Util =  0.134741 
CoL_Bus_Util = 0.212132 
Either_Row_CoL_Bus_Util = 0.285522 
Issued_on_Two_Bus_Simul_Util = 0.061351 
issued_two_Eff = 0.214872 
queue_avg = 12.616378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6164
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=143886 n_act=13920 n_pre=13904 n_ref_event=0 n_req=32109 n_rd=23525 n_rd_L2_A=0 n_write=0 n_wr_bk=20179 bw_util=0.2156
n_activity=118432 dram_eff=0.369
bk0: 1498a 154694i bk1: 1525a 151980i bk2: 1501a 154202i bk3: 1508a 155810i bk4: 1440a 158265i bk5: 1506a 157029i bk6: 1338a 159733i bk7: 1311a 157091i bk8: 1441a 154391i bk9: 1476a 152584i bk10: 1453a 154114i bk11: 1553a 152113i bk12: 1504a 152954i bk13: 1512a 152781i bk14: 1477a 153086i bk15: 1482a 154111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.566477
Row_Buffer_Locality_read = 0.680170
Row_Buffer_Locality_write = 0.254893
Bank_Level_Parallism = 7.635105
Bank_Level_Parallism_Col = 5.228945
Bank_Level_Parallism_Ready = 2.450691
write_to_read_ratio_blp_rw_average = 0.501469
GrpLevelPara = 2.737638 

BW Util details:
bwutil = 0.215640 
total_CMD = 202671 
util_bw = 43704 
Wasted_Col = 50962 
Wasted_Row = 10101 
Idle = 97904 

BW Util Bottlenecks: 
RCDc_limit = 51371 
RCDWRc_limit = 29139 
WTRc_limit = 31850 
RTWc_limit = 112286 
CCDLc_limit = 22343 
rwq = 0 
CCDLc_limit_alone = 12358 
WTRc_limit_alone = 28797 
RTWc_limit_alone = 105354 

Commands details: 
total_CMD = 202671 
n_nop = 143886 
Read = 23525 
Write = 0 
L2_Alloc = 0 
L2_WB = 20179 
n_act = 13920 
n_pre = 13904 
n_ref = 0 
n_req = 32109 
total_req = 43704 

Dual Bus Interface Util: 
issued_total_row = 27824 
issued_total_col = 43704 
Row_Bus_Util =  0.137287 
CoL_Bus_Util = 0.215640 
Either_Row_CoL_Bus_Util = 0.290051 
Issued_on_Two_Bus_Simul_Util = 0.062875 
issued_two_Eff = 0.216773 
queue_avg = 12.890083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8901
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144063 n_act=13955 n_pre=13939 n_ref_event=0 n_req=32032 n_rd=23455 n_rd_L2_A=0 n_write=0 n_wr_bk=20140 bw_util=0.2151
n_activity=118243 dram_eff=0.3687
bk0: 1609a 150296i bk1: 1473a 152270i bk2: 1517a 152998i bk3: 1498a 154971i bk4: 1394a 159521i bk5: 1450a 157548i bk6: 1307a 158043i bk7: 1408a 154567i bk8: 1444a 152618i bk9: 1483a 152725i bk10: 1502a 152653i bk11: 1454a 153514i bk12: 1477a 151908i bk13: 1468a 151980i bk14: 1481a 151782i bk15: 1490a 153343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.564342
Row_Buffer_Locality_read = 0.677126
Row_Buffer_Locality_write = 0.255917
Bank_Level_Parallism = 7.772366
Bank_Level_Parallism_Col = 5.354072
Bank_Level_Parallism_Ready = 2.455603
write_to_read_ratio_blp_rw_average = 0.505941
GrpLevelPara = 2.760889 

BW Util details:
bwutil = 0.215102 
total_CMD = 202671 
util_bw = 43595 
Wasted_Col = 51068 
Wasted_Row = 10071 
Idle = 97937 

BW Util Bottlenecks: 
RCDc_limit = 51954 
RCDWRc_limit = 29162 
WTRc_limit = 32263 
RTWc_limit = 118666 
CCDLc_limit = 23981 
rwq = 0 
CCDLc_limit_alone = 12948 
WTRc_limit_alone = 28988 
RTWc_limit_alone = 110908 

Commands details: 
total_CMD = 202671 
n_nop = 144063 
Read = 23455 
Write = 0 
L2_Alloc = 0 
L2_WB = 20140 
n_act = 13955 
n_pre = 13939 
n_ref = 0 
n_req = 32032 
total_req = 43595 

Dual Bus Interface Util: 
issued_total_row = 27894 
issued_total_col = 43595 
Row_Bus_Util =  0.137632 
CoL_Bus_Util = 0.215102 
Either_Row_CoL_Bus_Util = 0.289178 
Issued_on_Two_Bus_Simul_Util = 0.063556 
issued_two_Eff = 0.219782 
queue_avg = 13.071840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0718
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=145053 n_act=13709 n_pre=13693 n_ref_event=0 n_req=31411 n_rd=22879 n_rd_L2_A=0 n_write=0 n_wr_bk=19747 bw_util=0.2103
n_activity=117698 dram_eff=0.3622
bk0: 1448a 153817i bk1: 1506a 152039i bk2: 1425a 156133i bk3: 1481a 155821i bk4: 1435a 160215i bk5: 1433a 159087i bk6: 1387a 156978i bk7: 1360a 156336i bk8: 1439a 153042i bk9: 1461a 154170i bk10: 1352a 157842i bk11: 1455a 155330i bk12: 1453a 153958i bk13: 1442a 153556i bk14: 1323a 156427i bk15: 1479a 153858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.563561
Row_Buffer_Locality_read = 0.678220
Row_Buffer_Locality_write = 0.256095
Bank_Level_Parallism = 7.561247
Bank_Level_Parallism_Col = 5.195889
Bank_Level_Parallism_Ready = 2.448599
write_to_read_ratio_blp_rw_average = 0.500943
GrpLevelPara = 2.724643 

BW Util details:
bwutil = 0.210321 
total_CMD = 202671 
util_bw = 42626 
Wasted_Col = 50746 
Wasted_Row = 10518 
Idle = 98781 

BW Util Bottlenecks: 
RCDc_limit = 51285 
RCDWRc_limit = 29226 
WTRc_limit = 31042 
RTWc_limit = 111075 
CCDLc_limit = 22095 
rwq = 0 
CCDLc_limit_alone = 12303 
WTRc_limit_alone = 28084 
RTWc_limit_alone = 104241 

Commands details: 
total_CMD = 202671 
n_nop = 145053 
Read = 22879 
Write = 0 
L2_Alloc = 0 
L2_WB = 19747 
n_act = 13709 
n_pre = 13693 
n_ref = 0 
n_req = 31411 
total_req = 42626 

Dual Bus Interface Util: 
issued_total_row = 27402 
issued_total_col = 42626 
Row_Bus_Util =  0.135204 
CoL_Bus_Util = 0.210321 
Either_Row_CoL_Bus_Util = 0.284293 
Issued_on_Two_Bus_Simul_Util = 0.061232 
issued_two_Eff = 0.215384 
queue_avg = 12.356455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.3565
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144195 n_act=13860 n_pre=13844 n_ref_event=0 n_req=32074 n_rd=23542 n_rd_L2_A=0 n_write=0 n_wr_bk=20029 bw_util=0.215
n_activity=119083 dram_eff=0.3659
bk0: 1529a 153088i bk1: 1541a 151501i bk2: 1567a 153516i bk3: 1526a 155486i bk4: 1411a 160573i bk5: 1460a 157869i bk6: 1395a 157302i bk7: 1350a 156641i bk8: 1518a 152734i bk9: 1526a 154292i bk10: 1414a 154999i bk11: 1424a 155220i bk12: 1483a 154329i bk13: 1434a 154457i bk14: 1481a 153137i bk15: 1483a 152529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567874
Row_Buffer_Locality_read = 0.679636
Row_Buffer_Locality_write = 0.259494
Bank_Level_Parallism = 7.560387
Bank_Level_Parallism_Col = 5.218324
Bank_Level_Parallism_Ready = 2.443736
write_to_read_ratio_blp_rw_average = 0.500001
GrpLevelPara = 2.729158 

BW Util details:
bwutil = 0.214984 
total_CMD = 202671 
util_bw = 43571 
Wasted_Col = 51233 
Wasted_Row = 10632 
Idle = 97235 

BW Util Bottlenecks: 
RCDc_limit = 51975 
RCDWRc_limit = 28566 
WTRc_limit = 30746 
RTWc_limit = 112159 
CCDLc_limit = 22549 
rwq = 0 
CCDLc_limit_alone = 12343 
WTRc_limit_alone = 27827 
RTWc_limit_alone = 104872 

Commands details: 
total_CMD = 202671 
n_nop = 144195 
Read = 23542 
Write = 0 
L2_Alloc = 0 
L2_WB = 20029 
n_act = 13860 
n_pre = 13844 
n_ref = 0 
n_req = 32074 
total_req = 43571 

Dual Bus Interface Util: 
issued_total_row = 27704 
issued_total_col = 43571 
Row_Bus_Util =  0.136694 
CoL_Bus_Util = 0.214984 
Either_Row_CoL_Bus_Util = 0.288527 
Issued_on_Two_Bus_Simul_Util = 0.063152 
issued_two_Eff = 0.218876 
queue_avg = 12.884952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.885
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144455 n_act=13919 n_pre=13903 n_ref_event=0 n_req=31787 n_rd=23276 n_rd_L2_A=0 n_write=0 n_wr_bk=19956 bw_util=0.2133
n_activity=118676 dram_eff=0.3643
bk0: 1501a 153169i bk1: 1485a 151497i bk2: 1498a 156464i bk3: 1478a 155728i bk4: 1465a 157119i bk5: 1470a 157610i bk6: 1324a 155615i bk7: 1377a 155122i bk8: 1427a 155286i bk9: 1412a 152883i bk10: 1457a 154571i bk11: 1508a 154629i bk12: 1530a 151738i bk13: 1400a 154806i bk14: 1483a 153499i bk15: 1461a 152903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562117
Row_Buffer_Locality_read = 0.674686
Row_Buffer_Locality_write = 0.254259
Bank_Level_Parallism = 7.661946
Bank_Level_Parallism_Col = 5.256276
Bank_Level_Parallism_Ready = 2.472798
write_to_read_ratio_blp_rw_average = 0.500624
GrpLevelPara = 2.737665 

BW Util details:
bwutil = 0.213311 
total_CMD = 202671 
util_bw = 43232 
Wasted_Col = 51276 
Wasted_Row = 10150 
Idle = 98013 

BW Util Bottlenecks: 
RCDc_limit = 52199 
RCDWRc_limit = 29008 
WTRc_limit = 31144 
RTWc_limit = 114230 
CCDLc_limit = 22926 
rwq = 0 
CCDLc_limit_alone = 12510 
WTRc_limit_alone = 28106 
RTWc_limit_alone = 106852 

Commands details: 
total_CMD = 202671 
n_nop = 144455 
Read = 23276 
Write = 0 
L2_Alloc = 0 
L2_WB = 19956 
n_act = 13919 
n_pre = 13903 
n_ref = 0 
n_req = 31787 
total_req = 43232 

Dual Bus Interface Util: 
issued_total_row = 27822 
issued_total_col = 43232 
Row_Bus_Util =  0.137277 
CoL_Bus_Util = 0.213311 
Either_Row_CoL_Bus_Util = 0.287244 
Issued_on_Two_Bus_Simul_Util = 0.063344 
issued_two_Eff = 0.220524 
queue_avg = 12.938803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9388
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144351 n_act=13937 n_pre=13921 n_ref_event=0 n_req=31776 n_rd=23295 n_rd_L2_A=0 n_write=0 n_wr_bk=19850 bw_util=0.2129
n_activity=118451 dram_eff=0.3642
bk0: 1506a 151772i bk1: 1506a 153035i bk2: 1477a 153970i bk3: 1484a 156229i bk4: 1505a 158070i bk5: 1349a 160850i bk6: 1367a 156332i bk7: 1318a 157593i bk8: 1494a 153642i bk9: 1484a 153482i bk10: 1486a 153611i bk11: 1468a 154106i bk12: 1502a 151446i bk13: 1474a 153336i bk14: 1500a 153100i bk15: 1375a 155104i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.561399
Row_Buffer_Locality_read = 0.673921
Row_Buffer_Locality_write = 0.252329
Bank_Level_Parallism = 7.628722
Bank_Level_Parallism_Col = 5.242204
Bank_Level_Parallism_Ready = 2.443018
write_to_read_ratio_blp_rw_average = 0.499212
GrpLevelPara = 2.747197 

BW Util details:
bwutil = 0.212882 
total_CMD = 202671 
util_bw = 43145 
Wasted_Col = 50997 
Wasted_Row = 10572 
Idle = 97957 

BW Util Bottlenecks: 
RCDc_limit = 52469 
RCDWRc_limit = 28969 
WTRc_limit = 30012 
RTWc_limit = 114869 
CCDLc_limit = 22482 
rwq = 0 
CCDLc_limit_alone = 12331 
WTRc_limit_alone = 27252 
RTWc_limit_alone = 107478 

Commands details: 
total_CMD = 202671 
n_nop = 144351 
Read = 23295 
Write = 0 
L2_Alloc = 0 
L2_WB = 19850 
n_act = 13937 
n_pre = 13921 
n_ref = 0 
n_req = 31776 
total_req = 43145 

Dual Bus Interface Util: 
issued_total_row = 27858 
issued_total_col = 43145 
Row_Bus_Util =  0.137454 
CoL_Bus_Util = 0.212882 
Either_Row_CoL_Bus_Util = 0.287757 
Issued_on_Two_Bus_Simul_Util = 0.062579 
issued_two_Eff = 0.217473 
queue_avg = 12.274667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.2747
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144638 n_act=13703 n_pre=13687 n_ref_event=0 n_req=31740 n_rd=23312 n_rd_L2_A=0 n_write=0 n_wr_bk=19701 bw_util=0.2122
n_activity=119260 dram_eff=0.3607
bk0: 1556a 151055i bk1: 1522a 153628i bk2: 1436a 156194i bk3: 1475a 156994i bk4: 1502a 159101i bk5: 1413a 160848i bk6: 1301a 160061i bk7: 1338a 158263i bk8: 1448a 153603i bk9: 1428a 154787i bk10: 1529a 152593i bk11: 1478a 153940i bk12: 1535a 152704i bk13: 1421a 154097i bk14: 1424a 154255i bk15: 1506a 154194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.568273
Row_Buffer_Locality_read = 0.679864
Row_Buffer_Locality_write = 0.259611
Bank_Level_Parallism = 7.459671
Bank_Level_Parallism_Col = 5.172211
Bank_Level_Parallism_Ready = 2.438681
write_to_read_ratio_blp_rw_average = 0.503538
GrpLevelPara = 2.721834 

BW Util details:
bwutil = 0.212231 
total_CMD = 202671 
util_bw = 43013 
Wasted_Col = 51602 
Wasted_Row = 11041 
Idle = 97015 

BW Util Bottlenecks: 
RCDc_limit = 51860 
RCDWRc_limit = 28877 
WTRc_limit = 29557 
RTWc_limit = 112894 
CCDLc_limit = 21997 
rwq = 0 
CCDLc_limit_alone = 12234 
WTRc_limit_alone = 26866 
RTWc_limit_alone = 105822 

Commands details: 
total_CMD = 202671 
n_nop = 144638 
Read = 23312 
Write = 0 
L2_Alloc = 0 
L2_WB = 19701 
n_act = 13703 
n_pre = 13687 
n_ref = 0 
n_req = 31740 
total_req = 43013 

Dual Bus Interface Util: 
issued_total_row = 27390 
issued_total_col = 43013 
Row_Bus_Util =  0.135145 
CoL_Bus_Util = 0.212231 
Either_Row_CoL_Bus_Util = 0.286341 
Issued_on_Two_Bus_Simul_Util = 0.061035 
issued_two_Eff = 0.213155 
queue_avg = 12.588525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.5885
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144270 n_act=13751 n_pre=13735 n_ref_event=0 n_req=32081 n_rd=23618 n_rd_L2_A=0 n_write=0 n_wr_bk=19959 bw_util=0.215
n_activity=122151 dram_eff=0.3567
bk0: 1466a 154299i bk1: 1638a 151733i bk2: 1500a 154142i bk3: 1466a 154984i bk4: 1525a 157751i bk5: 1514a 157993i bk6: 1314a 156602i bk7: 1388a 156614i bk8: 1476a 151141i bk9: 1556a 150766i bk10: 1378a 156868i bk11: 1368a 155729i bk12: 1502a 153638i bk13: 1576a 151151i bk14: 1533a 153055i bk15: 1418a 156158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571366
Row_Buffer_Locality_read = 0.683250
Row_Buffer_Locality_write = 0.259128
Bank_Level_Parallism = 7.564148
Bank_Level_Parallism_Col = 5.271485
Bank_Level_Parallism_Ready = 2.449733
write_to_read_ratio_blp_rw_average = 0.504432
GrpLevelPara = 2.725395 

BW Util details:
bwutil = 0.215013 
total_CMD = 202671 
util_bw = 43577 
Wasted_Col = 51498 
Wasted_Row = 10977 
Idle = 96619 

BW Util Bottlenecks: 
RCDc_limit = 51795 
RCDWRc_limit = 28106 
WTRc_limit = 31323 
RTWc_limit = 116262 
CCDLc_limit = 23280 
rwq = 0 
CCDLc_limit_alone = 12553 
WTRc_limit_alone = 28245 
RTWc_limit_alone = 108613 

Commands details: 
total_CMD = 202671 
n_nop = 144270 
Read = 23618 
Write = 0 
L2_Alloc = 0 
L2_WB = 19959 
n_act = 13751 
n_pre = 13735 
n_ref = 0 
n_req = 32081 
total_req = 43577 

Dual Bus Interface Util: 
issued_total_row = 27486 
issued_total_col = 43577 
Row_Bus_Util =  0.135619 
CoL_Bus_Util = 0.215013 
Either_Row_CoL_Bus_Util = 0.288157 
Issued_on_Two_Bus_Simul_Util = 0.062476 
issued_two_Eff = 0.216811 
queue_avg = 12.770816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7708
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144947 n_act=13794 n_pre=13778 n_ref_event=0 n_req=31485 n_rd=23071 n_rd_L2_A=0 n_write=0 n_wr_bk=19637 bw_util=0.2107
n_activity=118037 dram_eff=0.3618
bk0: 1547a 153304i bk1: 1475a 155771i bk2: 1511a 155783i bk3: 1441a 155313i bk4: 1416a 159528i bk5: 1457a 160034i bk6: 1351a 157665i bk7: 1312a 156600i bk8: 1475a 154191i bk9: 1383a 156611i bk10: 1421a 155552i bk11: 1493a 153650i bk12: 1411a 152556i bk13: 1402a 154173i bk14: 1503a 152984i bk15: 1473a 153109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.561887
Row_Buffer_Locality_read = 0.676780
Row_Buffer_Locality_write = 0.246850
Bank_Level_Parallism = 7.534611
Bank_Level_Parallism_Col = 5.175531
Bank_Level_Parallism_Ready = 2.445326
write_to_read_ratio_blp_rw_average = 0.503873
GrpLevelPara = 2.719759 

BW Util details:
bwutil = 0.210726 
total_CMD = 202671 
util_bw = 42708 
Wasted_Col = 51204 
Wasted_Row = 10592 
Idle = 98167 

BW Util Bottlenecks: 
RCDc_limit = 51631 
RCDWRc_limit = 28980 
WTRc_limit = 29046 
RTWc_limit = 113460 
CCDLc_limit = 22259 
rwq = 0 
CCDLc_limit_alone = 12205 
WTRc_limit_alone = 26223 
RTWc_limit_alone = 106229 

Commands details: 
total_CMD = 202671 
n_nop = 144947 
Read = 23071 
Write = 0 
L2_Alloc = 0 
L2_WB = 19637 
n_act = 13794 
n_pre = 13778 
n_ref = 0 
n_req = 31485 
total_req = 42708 

Dual Bus Interface Util: 
issued_total_row = 27572 
issued_total_col = 42708 
Row_Bus_Util =  0.136043 
CoL_Bus_Util = 0.210726 
Either_Row_CoL_Bus_Util = 0.284816 
Issued_on_Two_Bus_Simul_Util = 0.061953 
issued_two_Eff = 0.217518 
queue_avg = 12.222691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.2227
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=145505 n_act=13429 n_pre=13413 n_ref_event=0 n_req=31328 n_rd=23027 n_rd_L2_A=0 n_write=0 n_wr_bk=19472 bw_util=0.2097
n_activity=116677 dram_eff=0.3642
bk0: 1540a 153381i bk1: 1508a 153151i bk2: 1364a 157913i bk3: 1507a 158028i bk4: 1370a 162006i bk5: 1432a 158419i bk6: 1341a 159215i bk7: 1305a 157843i bk8: 1416a 155960i bk9: 1456a 154132i bk10: 1413a 156107i bk11: 1494a 155594i bk12: 1553a 152827i bk13: 1425a 152957i bk14: 1441a 155702i bk15: 1462a 154555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571342
Row_Buffer_Locality_read = 0.681721
Row_Buffer_Locality_write = 0.265149
Bank_Level_Parallism = 7.522472
Bank_Level_Parallism_Col = 5.212466
Bank_Level_Parallism_Ready = 2.424998
write_to_read_ratio_blp_rw_average = 0.502803
GrpLevelPara = 2.724346 

BW Util details:
bwutil = 0.209695 
total_CMD = 202671 
util_bw = 42499 
Wasted_Col = 50376 
Wasted_Row = 10319 
Idle = 99477 

BW Util Bottlenecks: 
RCDc_limit = 51027 
RCDWRc_limit = 27997 
WTRc_limit = 29470 
RTWc_limit = 111975 
CCDLc_limit = 22430 
rwq = 0 
CCDLc_limit_alone = 12479 
WTRc_limit_alone = 26730 
RTWc_limit_alone = 104764 

Commands details: 
total_CMD = 202671 
n_nop = 145505 
Read = 23027 
Write = 0 
L2_Alloc = 0 
L2_WB = 19472 
n_act = 13429 
n_pre = 13413 
n_ref = 0 
n_req = 31328 
total_req = 42499 

Dual Bus Interface Util: 
issued_total_row = 26842 
issued_total_col = 42499 
Row_Bus_Util =  0.132441 
CoL_Bus_Util = 0.209695 
Either_Row_CoL_Bus_Util = 0.282063 
Issued_on_Two_Bus_Simul_Util = 0.060073 
issued_two_Eff = 0.212976 
queue_avg = 12.240483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.2405
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=145119 n_act=13659 n_pre=13643 n_ref_event=0 n_req=31467 n_rd=23044 n_rd_L2_A=0 n_write=0 n_wr_bk=19694 bw_util=0.2109
n_activity=118947 dram_eff=0.3593
bk0: 1557a 154291i bk1: 1408a 153659i bk2: 1381a 158361i bk3: 1561a 155119i bk4: 1352a 160631i bk5: 1486a 156410i bk6: 1312a 158175i bk7: 1285a 157626i bk8: 1393a 155626i bk9: 1445a 155826i bk10: 1502a 154944i bk11: 1407a 157209i bk12: 1470a 154641i bk13: 1510a 152158i bk14: 1502a 153896i bk15: 1473a 153221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.565926
Row_Buffer_Locality_read = 0.680828
Row_Buffer_Locality_write = 0.251573
Bank_Level_Parallism = 7.447410
Bank_Level_Parallism_Col = 5.161893
Bank_Level_Parallism_Ready = 2.443142
write_to_read_ratio_blp_rw_average = 0.501040
GrpLevelPara = 2.704586 

BW Util details:
bwutil = 0.210874 
total_CMD = 202671 
util_bw = 42738 
Wasted_Col = 51474 
Wasted_Row = 10846 
Idle = 97613 

BW Util Bottlenecks: 
RCDc_limit = 51041 
RCDWRc_limit = 28950 
WTRc_limit = 30400 
RTWc_limit = 110145 
CCDLc_limit = 21844 
rwq = 0 
CCDLc_limit_alone = 12257 
WTRc_limit_alone = 27491 
RTWc_limit_alone = 103467 

Commands details: 
total_CMD = 202671 
n_nop = 145119 
Read = 23044 
Write = 0 
L2_Alloc = 0 
L2_WB = 19694 
n_act = 13659 
n_pre = 13643 
n_ref = 0 
n_req = 31467 
total_req = 42738 

Dual Bus Interface Util: 
issued_total_row = 27302 
issued_total_col = 42738 
Row_Bus_Util =  0.134711 
CoL_Bus_Util = 0.210874 
Either_Row_CoL_Bus_Util = 0.283968 
Issued_on_Two_Bus_Simul_Util = 0.061617 
issued_two_Eff = 0.216986 
queue_avg = 12.358630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.3586
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144982 n_act=13528 n_pre=13512 n_ref_event=0 n_req=31464 n_rd=23108 n_rd_L2_A=0 n_write=0 n_wr_bk=19715 bw_util=0.2113
n_activity=117723 dram_eff=0.3638
bk0: 1509a 152904i bk1: 1468a 152127i bk2: 1426a 157554i bk3: 1431a 157781i bk4: 1479a 157863i bk5: 1458a 159784i bk6: 1334a 157513i bk7: 1335a 158863i bk8: 1388a 155526i bk9: 1527a 153047i bk10: 1426a 155308i bk11: 1419a 156362i bk12: 1505a 153063i bk13: 1558a 149588i bk14: 1419a 156324i bk15: 1426a 156293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570048
Row_Buffer_Locality_read = 0.682751
Row_Buffer_Locality_write = 0.258377
Bank_Level_Parallism = 7.560028
Bank_Level_Parallism_Col = 5.237108
Bank_Level_Parallism_Ready = 2.452280
write_to_read_ratio_blp_rw_average = 0.507665
GrpLevelPara = 2.739215 

BW Util details:
bwutil = 0.211293 
total_CMD = 202671 
util_bw = 42823 
Wasted_Col = 50575 
Wasted_Row = 10345 
Idle = 98928 

BW Util Bottlenecks: 
RCDc_limit = 50830 
RCDWRc_limit = 28669 
WTRc_limit = 30637 
RTWc_limit = 113347 
CCDLc_limit = 22774 
rwq = 0 
CCDLc_limit_alone = 12523 
WTRc_limit_alone = 27703 
RTWc_limit_alone = 106030 

Commands details: 
total_CMD = 202671 
n_nop = 144982 
Read = 23108 
Write = 0 
L2_Alloc = 0 
L2_WB = 19715 
n_act = 13528 
n_pre = 13512 
n_ref = 0 
n_req = 31464 
total_req = 42823 

Dual Bus Interface Util: 
issued_total_row = 27040 
issued_total_col = 42823 
Row_Bus_Util =  0.133418 
CoL_Bus_Util = 0.211293 
Either_Row_CoL_Bus_Util = 0.284644 
Issued_on_Two_Bus_Simul_Util = 0.060068 
issued_two_Eff = 0.211028 
queue_avg = 12.545949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.5459
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202671 n_nop=144753 n_act=13784 n_pre=13768 n_ref_event=0 n_req=31606 n_rd=23151 n_rd_L2_A=0 n_write=0 n_wr_bk=19779 bw_util=0.2118
n_activity=119459 dram_eff=0.3594
bk0: 1491a 153238i bk1: 1482a 154531i bk2: 1402a 156428i bk3: 1464a 157453i bk4: 1523a 157365i bk5: 1488a 157710i bk6: 1331a 157950i bk7: 1367a 157160i bk8: 1475a 152644i bk9: 1432a 155322i bk10: 1530a 154132i bk11: 1368a 156784i bk12: 1426a 153047i bk13: 1516a 153117i bk14: 1391a 155903i bk15: 1465a 152365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.563880
Row_Buffer_Locality_read = 0.678502
Row_Buffer_Locality_write = 0.250030
Bank_Level_Parallism = 7.511760
Bank_Level_Parallism_Col = 5.182230
Bank_Level_Parallism_Ready = 2.443233
write_to_read_ratio_blp_rw_average = 0.506209
GrpLevelPara = 2.719184 

BW Util details:
bwutil = 0.211821 
total_CMD = 202671 
util_bw = 42930 
Wasted_Col = 51368 
Wasted_Row = 10763 
Idle = 97610 

BW Util Bottlenecks: 
RCDc_limit = 51446 
RCDWRc_limit = 29045 
WTRc_limit = 29517 
RTWc_limit = 113710 
CCDLc_limit = 22766 
rwq = 0 
CCDLc_limit_alone = 12503 
WTRc_limit_alone = 26687 
RTWc_limit_alone = 106277 

Commands details: 
total_CMD = 202671 
n_nop = 144753 
Read = 23151 
Write = 0 
L2_Alloc = 0 
L2_WB = 19779 
n_act = 13784 
n_pre = 13768 
n_ref = 0 
n_req = 31606 
total_req = 42930 

Dual Bus Interface Util: 
issued_total_row = 27552 
issued_total_col = 42930 
Row_Bus_Util =  0.135944 
CoL_Bus_Util = 0.211821 
Either_Row_CoL_Bus_Util = 0.285773 
Issued_on_Two_Bus_Simul_Util = 0.061992 
issued_two_Eff = 0.216927 
queue_avg = 12.313750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.3138

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58558, Miss = 27989, Miss_rate = 0.478, Pending_hits = 145, Reservation_fails = 461
L2_cache_bank[1]: Access = 58255, Miss = 27958, Miss_rate = 0.480, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[2]: Access = 58613, Miss = 28371, Miss_rate = 0.484, Pending_hits = 175, Reservation_fails = 154
L2_cache_bank[3]: Access = 57626, Miss = 28440, Miss_rate = 0.494, Pending_hits = 184, Reservation_fails = 327
L2_cache_bank[4]: Access = 58337, Miss = 28117, Miss_rate = 0.482, Pending_hits = 181, Reservation_fails = 922
L2_cache_bank[5]: Access = 57584, Miss = 27892, Miss_rate = 0.484, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 57923, Miss = 28359, Miss_rate = 0.490, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 58057, Miss = 28397, Miss_rate = 0.489, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[8]: Access = 57997, Miss = 28079, Miss_rate = 0.484, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[9]: Access = 57424, Miss = 28248, Miss_rate = 0.492, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[10]: Access = 57742, Miss = 27990, Miss_rate = 0.485, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[11]: Access = 58001, Miss = 28071, Miss_rate = 0.484, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[12]: Access = 58137, Miss = 28246, Miss_rate = 0.486, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[13]: Access = 57890, Miss = 28486, Miss_rate = 0.492, Pending_hits = 150, Reservation_fails = 264
L2_cache_bank[14]: Access = 57859, Miss = 28194, Miss_rate = 0.487, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 57595, Miss = 27840, Miss_rate = 0.483, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[16]: Access = 57818, Miss = 28264, Miss_rate = 0.489, Pending_hits = 148, Reservation_fails = 81
L2_cache_bank[17]: Access = 58131, Miss = 28284, Miss_rate = 0.487, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[18]: Access = 58218, Miss = 28265, Miss_rate = 0.486, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 58296, Miss = 28074, Miss_rate = 0.482, Pending_hits = 151, Reservation_fails = 150
L2_cache_bank[20]: Access = 58351, Miss = 28337, Miss_rate = 0.486, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 57747, Miss = 27979, Miss_rate = 0.485, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[22]: Access = 58290, Miss = 28321, Miss_rate = 0.486, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[23]: Access = 58163, Miss = 28151, Miss_rate = 0.484, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[24]: Access = 57878, Miss = 28393, Miss_rate = 0.491, Pending_hits = 154, Reservation_fails = 566
L2_cache_bank[25]: Access = 57736, Miss = 28223, Miss_rate = 0.489, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[26]: Access = 57973, Miss = 28195, Miss_rate = 0.486, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[27]: Access = 57815, Miss = 27556, Miss_rate = 0.477, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[28]: Access = 58479, Miss = 27696, Miss_rate = 0.474, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[29]: Access = 57944, Miss = 27826, Miss_rate = 0.480, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[30]: Access = 58282, Miss = 27954, Miss_rate = 0.480, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[31]: Access = 57995, Miss = 28325, Miss_rate = 0.488, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[32]: Access = 58273, Miss = 28751, Miss_rate = 0.493, Pending_hits = 144, Reservation_fails = 698
L2_cache_bank[33]: Access = 58075, Miss = 28635, Miss_rate = 0.493, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[34]: Access = 57894, Miss = 28064, Miss_rate = 0.485, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[35]: Access = 58065, Miss = 28709, Miss_rate = 0.494, Pending_hits = 181, Reservation_fails = 26
L2_cache_bank[36]: Access = 58403, Miss = 28166, Miss_rate = 0.482, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[37]: Access = 57519, Miss = 27840, Miss_rate = 0.484, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[38]: Access = 57790, Miss = 28328, Miss_rate = 0.490, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[39]: Access = 57767, Miss = 28608, Miss_rate = 0.495, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[40]: Access = 58155, Miss = 28698, Miss_rate = 0.493, Pending_hits = 186, Reservation_fails = 213
L2_cache_bank[41]: Access = 57903, Miss = 27926, Miss_rate = 0.482, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[42]: Access = 57249, Miss = 27333, Miss_rate = 0.477, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[43]: Access = 57943, Miss = 27940, Miss_rate = 0.482, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[44]: Access = 57536, Miss = 28267, Miss_rate = 0.491, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[45]: Access = 58219, Miss = 28447, Miss_rate = 0.489, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[46]: Access = 58031, Miss = 28014, Miss_rate = 0.483, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[47]: Access = 57240, Miss = 27855, Miss_rate = 0.487, Pending_hits = 163, Reservation_fails = 374
L2_cache_bank[48]: Access = 57937, Miss = 28632, Miss_rate = 0.494, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[49]: Access = 58123, Miss = 27768, Miss_rate = 0.478, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[50]: Access = 57655, Miss = 28244, Miss_rate = 0.490, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[51]: Access = 58299, Miss = 27845, Miss_rate = 0.478, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[52]: Access = 140920, Miss = 106097, Miss_rate = 0.753, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[53]: Access = 58185, Miss = 28442, Miss_rate = 0.489, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[54]: Access = 57883, Miss = 27836, Miss_rate = 0.481, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[55]: Access = 58032, Miss = 27553, Miss_rate = 0.475, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[56]: Access = 57813, Miss = 27752, Miss_rate = 0.480, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[57]: Access = 57519, Miss = 27832, Miss_rate = 0.484, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[58]: Access = 57748, Miss = 28058, Miss_rate = 0.486, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[59]: Access = 57695, Miss = 28051, Miss_rate = 0.486, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[60]: Access = 57268, Miss = 28239, Miss_rate = 0.493, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[61]: Access = 58244, Miss = 28133, Miss_rate = 0.483, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[62]: Access = 57622, Miss = 28100, Miss_rate = 0.488, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[63]: Access = 57760, Miss = 27884, Miss_rate = 0.483, Pending_hits = 111, Reservation_fails = 0
L2_total_cache_accesses = 3791479
L2_total_cache_misses = 1878567
L2_total_cache_miss_rate = 0.4955
L2_total_cache_pending_hits = 9294
L2_total_cache_reservation_fails = 4236
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1222457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 309863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 434152
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 679173
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 236706
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 897820
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1974360
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1815039
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3396
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.034

icnt_total_pkts_mem_to_simt=3791479
icnt_total_pkts_simt_to_mem=3789959
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 915.176
	minimum = 5
	maximum = 5051
Network latency average = 831.222
	minimum = 5
	maximum = 3881
Slowest packet = 7291142
Flit latency average = 831.222
	minimum = 5
	maximum = 3881
Slowest flit = 7402965
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0856485
	minimum = 0.0556395 (at node 40)
	maximum = 0.946384 (at node 92)
Accepted packet rate average = 0.0856485
	minimum = 0.0556395 (at node 40)
	maximum = 0.946384 (at node 92)
Injected flit rate average = 0.0856485
	minimum = 0.0556395 (at node 40)
	maximum = 0.946384 (at node 92)
Accepted flit rate average= 0.0856485
	minimum = 0.0556395 (at node 40)
	maximum = 0.946384 (at node 92)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 156.19 (16 samples)
	minimum = 5 (16 samples)
	maximum = 1013.56 (16 samples)
Network latency average = 143.839 (16 samples)
	minimum = 5 (16 samples)
	maximum = 779.438 (16 samples)
Flit latency average = 143.839 (16 samples)
	minimum = 5 (16 samples)
	maximum = 779.438 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.123381 (16 samples)
	minimum = 0.0944547 (16 samples)
	maximum = 0.367922 (16 samples)
Accepted packet rate average = 0.123381 (16 samples)
	minimum = 0.0944547 (16 samples)
	maximum = 0.362768 (16 samples)
Injected flit rate average = 0.123381 (16 samples)
	minimum = 0.0944547 (16 samples)
	maximum = 0.367922 (16 samples)
Accepted flit rate average = 0.123381 (16 samples)
	minimum = 0.0944547 (16 samples)
	maximum = 0.362768 (16 samples)
Injected packet size average = 1 (16 samples)
Accepted packet size average = 1 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 50 sec (3350 sec)
gpgpu_simulation_rate = 94306 (inst/sec)
gpgpu_simulation_rate = 103 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949db0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 75 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 76 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 256883
gpu_sim_insn = 67197878
gpu_ipc =     261.5894
gpu_tot_sim_cycle = 603811
gpu_tot_sim_insn = 383123920
gpu_tot_ipc =     634.5096
gpu_tot_issued_cta = 33218
gpu_occupancy = 83.6857% 
gpu_tot_occupancy = 75.8597% 
max_total_param_size = 0
gpu_stall_dramfull = 5127080
gpu_stall_icnt2sh    = 105776
partiton_level_parallism =      21.6444
partiton_level_parallism_total  =      15.4851
partiton_level_parallism_util =      21.8389
partiton_level_parallism_util_total  =      16.7107
L2_BW  =    1007.7648 GB/Sec
L2_BW_total  =     721.1013 GB/Sec
gpu_total_sim_rate=61299

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14366793
	L1I_total_cache_misses = 19289
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 400154, Miss = 228161, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 95093
	L1D_cache_core[1]: Access = 398731, Miss = 223718, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 61569
	L1D_cache_core[2]: Access = 386939, Miss = 219412, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 54323
	L1D_cache_core[3]: Access = 402846, Miss = 225670, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 68587
	L1D_cache_core[4]: Access = 405093, Miss = 226209, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 59577
	L1D_cache_core[5]: Access = 404039, Miss = 222878, Miss_rate = 0.552, Pending_hits = 0, Reservation_fails = 47130
	L1D_cache_core[6]: Access = 408643, Miss = 226709, Miss_rate = 0.555, Pending_hits = 0, Reservation_fails = 57192
	L1D_cache_core[7]: Access = 404908, Miss = 227032, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 104451
	L1D_cache_core[8]: Access = 393612, Miss = 224774, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 86455
	L1D_cache_core[9]: Access = 417740, Miss = 225819, Miss_rate = 0.541, Pending_hits = 0, Reservation_fails = 45008
	L1D_cache_core[10]: Access = 402855, Miss = 224861, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 60963
	L1D_cache_core[11]: Access = 414332, Miss = 230061, Miss_rate = 0.555, Pending_hits = 0, Reservation_fails = 54621
	L1D_cache_core[12]: Access = 402883, Miss = 226972, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 99817
	L1D_cache_core[13]: Access = 398955, Miss = 223205, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 76284
	L1D_cache_core[14]: Access = 399850, Miss = 227811, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 118020
	L1D_cache_core[15]: Access = 406684, Miss = 228769, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 104929
	L1D_cache_core[16]: Access = 408563, Miss = 227477, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 54203
	L1D_cache_core[17]: Access = 400290, Miss = 225725, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 72107
	L1D_cache_core[18]: Access = 398225, Miss = 222648, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 67084
	L1D_cache_core[19]: Access = 397605, Miss = 226322, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 111659
	L1D_cache_core[20]: Access = 405047, Miss = 225919, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 88365
	L1D_cache_core[21]: Access = 398785, Miss = 222600, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 56200
	L1D_cache_core[22]: Access = 398646, Miss = 226463, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 72744
	L1D_cache_core[23]: Access = 398382, Miss = 227248, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 114247
	L1D_cache_core[24]: Access = 402336, Miss = 226655, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 82733
	L1D_cache_core[25]: Access = 403900, Miss = 228947, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 146018
	L1D_cache_core[26]: Access = 414290, Miss = 229350, Miss_rate = 0.554, Pending_hits = 0, Reservation_fails = 71712
	L1D_cache_core[27]: Access = 407045, Miss = 227925, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 64593
	L1D_cache_core[28]: Access = 401359, Miss = 228471, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 119363
	L1D_cache_core[29]: Access = 401318, Miss = 225876, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 88331
	L1D_cache_core[30]: Access = 401084, Miss = 227971, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 95745
	L1D_cache_core[31]: Access = 396127, Miss = 225245, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 89603
	L1D_cache_core[32]: Access = 404507, Miss = 221404, Miss_rate = 0.547, Pending_hits = 0, Reservation_fails = 43871
	L1D_cache_core[33]: Access = 403336, Miss = 224751, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 70256
	L1D_cache_core[34]: Access = 401472, Miss = 226614, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 74021
	L1D_cache_core[35]: Access = 405987, Miss = 226539, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 56680
	L1D_cache_core[36]: Access = 401242, Miss = 221424, Miss_rate = 0.552, Pending_hits = 0, Reservation_fails = 52662
	L1D_cache_core[37]: Access = 397128, Miss = 223612, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 65281
	L1D_cache_core[38]: Access = 402848, Miss = 224335, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 59142
	L1D_cache_core[39]: Access = 398610, Miss = 227425, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 109788
	L1D_total_cache_accesses = 16096396
	L1D_total_cache_misses = 9033007
	L1D_total_cache_miss_rate = 0.5612
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3120427
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 3220192
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6496831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4792195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2544322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1260138
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3215072
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 566558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2961069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 576105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 19605
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14347504
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12549164
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3220192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3547232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14366793

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2544322
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 576105
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5557, 4888, 5160, 5289, 4911, 6217, 5081, 5452, 5133, 5516, 5188, 6057, 5129, 5441, 5404, 5093, 5768, 5735, 5310, 5192, 5236, 5329, 5362, 4868, 5352, 5569, 5488, 5744, 5448, 5636, 5823, 5537, 5712, 5413, 5439, 5473, 5310, 4944, 5611, 5438, 6014, 4976, 5581, 5290, 5010, 4706, 4828, 5226, 5742, 5443, 5391, 5949, 5290, 5415, 5375, 5606, 5377, 5404, 5374, 5862, 5493, 5220, 5542, 5197, 
gpgpu_n_tot_thrd_icount = 867837536
gpgpu_n_tot_w_icount = 27119923
gpgpu_n_stall_shd_mem = 12658301
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5802254
gpgpu_n_mem_write_global = 3547232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 31705293
gpgpu_n_store_insn = 6812196
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 103046144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2257006
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10275955
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8384475	W0_Idle:11644814	W0_Scoreboard:135362912	W1:4963428	W2:2699249	W3:1914647	W4:1528271	W5:1167116	W6:833281	W7:552774	W8:345124	W9:246259	W10:229046	W11:260954	W12:331430	W13:377917	W14:402874	W15:374605	W16:302952	W17:211342	W18:132120	W19:71556	W20:29031	W21:13291	W22:3526	W23:863	W24:96	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10128108
single_issue_nums: WS0:6782605	WS1:6771449	WS2:6791769	WS3:6774100	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 46418032 {8:5802254,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 141889280 {40:3547232,}
traffic_breakdown_coretomem[INST_ACC_R] = 3840 {8:480,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 232090160 {40:5802254,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28377856 {8:3547232,}
traffic_breakdown_memtocore[INST_ACC_R] = 76800 {40:1920,}
maxmflatency = 11678 
max_icnt2mem_latency = 9739 
maxmrqlatency = 3777 
max_icnt2sh_latency = 1399 
averagemflatency = 896 
avg_icnt2mem_latency = 373 
avg_mrq_latency = 160 
avg_icnt2sh_latency = 184 
mrq_lat_table:181083 	327919 	102495 	103444 	155454 	425147 	464969 	619338 	569559 	165178 	5024 	189 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2116783 	1718722 	2297252 	2558630 	586218 	52650 	19391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	240 	1011872 	1380098 	796523 	861638 	1249934 	1806717 	1596337 	451499 	148435 	45636 	1117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2013745 	1705059 	890126 	782201 	733590 	811992 	1056930 	1203637 	152366 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	281 	209 	260 	319 	105 	15 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        60        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     13767      9520      7896      5911     11720     10685      8767     10435     15214     14045     11253     16996     14279      8079     14237      6592 
dram[1]:      7843      7324     17048     13764      9603     13596      8231     13911     18191      9502     16183     15994      7917     21267      7716     10546 
dram[2]:     10822     14776     11978     10595     13820      9491     16389     12122     11133     10305     13695     16599     11655     12888      9423      8790 
dram[3]:      8819      8999     17460     11301     18263     16130      7851     12015     14667     15355     11224      9841      8981      9596      6329      8085 
dram[4]:     14872     13850     14097     10357     14041     15570      9988     17157     24272     15425      8842      7477      8301     12173      8172      9493 
dram[5]:      9257     11497      7408     12772     14588     16018     11564     12505     21990     14841      8888      8902      9259      5967     11394     11846 
dram[6]:      8896      8630      8366      8982     16318      9112     16404      9313     16175     11220     14055      8830     10684      9722      5227      9408 
dram[7]:      7810     10541     14967      6746      6961      8735     20988     14919     19565     14492     14877     11987      9588     13564      6983      9277 
dram[8]:      9228      8153      6388     13679     13245     16797     12836     12909     14069     15981      9068     10553     10352     19634     15535      8080 
dram[9]:      9203      8653     11326      9592     14567      9029     11871     12280     10802     15751     10633      8474     11515     10430      8605      8034 
dram[10]:     15733      9639      8544     15120     14770     14362     12783     15628     16647     13780     11991      8528     10345      8931     13494     10043 
dram[11]:      9714     13090     20430      9840     15771     15363     13798     12833      8659     21572      9347      9849     13630     13166      5628      8759 
dram[12]:     15683      9572     10033      9978      6740     10618      7856     17399     11693     16600      8862     11689     17892     14483      8646     10612 
dram[13]:      9715      6944     14559      8925     16123      8701     28639     15898      8177     17375      9288     14974      8579     16445     10415      6585 
dram[14]:     11335     16148     11605     12590      8560      9960      9415      8908      9217     24997     10076     17439      9314      9457      5225     11849 
dram[15]:     13250      9644      7021      7719      8382     15520     15582      7826     20880     21814     19242      9307      7986      9312      9817      8196 
dram[16]:     10545      9067      7683     12949     21013     13877     11052     13392      7840     15844     10636     10649      8625      9938      9892      8766 
dram[17]:      8304     11394     14299      7428     15558      7336      7911      9604     18221     12025      7601      9355     10294      9655      8387     11342 
dram[18]:     10286     10649      6174     10605     10190      7506      8035     14461     18453     10767      9295     11333      7026      9442     18784      6761 
dram[19]:     13054      8661      5945      7934      7600     16785     11046      8308     15150     18766     17323      8848      9822      7845     10689     10285 
dram[20]:      8591     16396     16475     12026     14656     10063     16195      8855     16269     11590      9404     16380     11017     10250      6561     12220 
dram[21]:      8084      6336      8040     13979     12805     22828      9938     16232      8177      8276     16631      9288      6941     10855      5258     14043 
dram[22]:     12707     10650     11301      7570     10589     13367     11111     19540      7250     14707     14857      9332     17174     10921      8410     11077 
dram[23]:     12959      9133     12564      7562     11950      9127     13440     21417     15156     11302      9437      9103      7821     12916     11166      9870 
dram[24]:     14509      9276      9870     10256     22316     12910     10131     14882      9557     10358     12429      6915     10226      9632      8617      6390 
dram[25]:     12871     10816     12875     10250      6901      6983     11595      9748     16107     20605     14528     10204     11591      8819      5430      5472 
dram[26]:      9679     10504     10251     11437     10465      8239     16446     13496     10643     12832     12605      8025      7917      7056      5802      8588 
dram[27]:      7122     13060     14312     13732     14996     14620     13114      7960     13014     10905     11508     12702      9810      7135      8716     10556 
dram[28]:      9934      7238      9172      9093      7518     11671     14713     12658     11624     14904     15394     11344      7281      7254     10255      6236 
dram[29]:      7732     14358     10495      9332     10173     13297      9223     18915     24731     17533      8451      9198      7059      9075      6825     14262 
dram[30]:     10431      8273      8315     14072     13904     10873      9287     10881     10207      9154     10658      8665      7953      7639      9696     10776 
dram[31]:     13668     12739     14054     14266      9067     13786      8623     15523     15169      9125     15084     10479     12981      7547     10961     11165 
average row accesses per activate:
dram[0]:  2.646322  2.603729  2.572184  2.573669  2.614910  2.679045  2.584537  2.627917  2.582552  2.598747  2.654941  2.601902  2.579740  2.617996  2.525215  2.612069 
dram[1]:  2.637322  2.601263  2.604545  2.602712  2.617477  2.676281  2.583089  2.570411  2.572531  2.617117  2.557500  2.547132  2.575421  2.596852  2.626726  2.551409 
dram[2]:  2.634758  2.594998  2.628096  2.657403  2.615317  2.727957  2.641371  2.600512  2.579722  2.654796  2.604369  2.562526  2.535786  2.611488  2.620525  2.626711 
dram[3]:  2.574257  2.578037  2.601321  2.675824  2.597643  2.747975  2.673478  2.614698  2.487475  2.619028  2.536174  2.644140  2.580411  2.642387  2.566815  2.590779 
dram[4]:  2.600808  2.507872  2.542338  2.593802  2.688347  2.621718  2.639470  2.656794  2.530130  2.565800  2.658070  2.544288  2.587190  2.591332  2.512883  2.553331 
dram[5]:  2.591643  2.554361  2.590346  2.633933  2.610245  2.652215  2.517652  2.557785  2.565823  2.629966  2.542204  2.585574  2.558452  2.529754  2.578298  2.557716 
dram[6]:  2.548632  2.604996  2.544828  2.682164  2.580423  2.638889  2.552147  2.595420  2.581967  2.660699  2.591342  2.644742  2.516773  2.570399  2.563175  2.546802 
dram[7]:  2.653746  2.585499  2.599117  2.571429  2.575342  2.623616  2.612874  2.532074  2.521401  2.583795  2.561568  2.550106  2.538591  2.576742  2.511231  2.521144 
dram[8]:  2.565768  2.601852  2.617252  2.624448  2.603362  2.596128  2.583976  2.571429  2.586207  2.653609  2.546928  2.579060  2.554376  2.580060  2.619640  2.511628 
dram[9]:  2.590986  2.625993  2.533646  2.643144  2.661439  2.602588  2.547609  2.551649  2.468633  2.589856  2.546151  2.596370  2.531171  2.620855  2.558748  2.595269 
dram[10]:  2.555149  2.553381  2.639565  2.668778  2.602013  2.605140  2.582705  2.586500  2.512288  2.626485  2.622845  2.606126  2.515970  2.599487  2.643198  2.688409 
dram[11]:  2.621438  2.541941  2.597408  2.519624  2.653377  2.699038  2.540803  2.627636  2.564124  2.569433  2.509076  2.582234  2.531915  2.554534  2.534825  2.572284 
dram[12]:  2.572391  2.562270  2.606761  2.614740  2.632625  2.666667  2.522589  2.487361  2.609642  2.568792  2.534021  2.508838  2.511572  2.556065  2.593284  2.586485 
dram[13]:  2.590797  2.588871  2.641542  2.593846  2.604922  2.599634  2.435801  2.540767  2.548509  2.639754  2.539656  2.629793  2.554618  2.646041  2.599077  2.553419 
dram[14]:  2.575010  2.564568  2.549460  2.634048  2.710588  2.647850  2.568232  2.541035  2.579832  2.577731  2.655202  2.540564  2.558393  2.614768  2.568143  2.574237 
dram[15]:  2.595458  2.623074  2.514262  2.622392  2.634580  2.673832  2.583007  2.575771  2.547945  2.582587  2.562687  2.543247  2.591081  2.600825  2.588559  2.574266 
dram[16]:  2.582152  2.583675  2.540921  2.542011  2.674989  2.640746  2.539391  2.583553  2.509705  2.551869  2.536318  2.567127  2.539359  2.570650  2.519933  2.542153 
dram[17]:  2.577713  2.580210  2.545072  2.687390  2.687816  2.639434  2.513537  2.608811  2.557261  2.553040  2.496460  2.530977  2.545225  2.545493  2.544554  2.547012 
dram[18]:  2.638673  2.596528  2.604551  2.653422  2.716342  2.630005  2.541631  2.617817  2.628378  2.549003  2.550063  2.531354  2.527482  2.515715  2.547085  2.600767 
dram[19]:  2.592013  2.578042  2.648071  2.675032  2.624370  2.701587  2.649177  2.623113  2.603765  2.535819  2.573634  2.546502  2.596010  2.560864  2.564769  2.527766 
dram[20]:  2.571831  2.611065  2.586874  2.602609  2.619946  2.625844  2.547153  2.650288  2.546358  2.535625  2.538304  2.595662  2.571665  2.531158  2.563891  2.508197 
dram[21]:  2.562750  2.575359  2.552381  2.609619  2.694155  2.681608  2.635941  2.580183  2.606187  2.554809  2.596514  2.558911  2.543532  2.550253  2.557765  2.526670 
dram[22]:  2.616327  2.594144  2.560580  2.589832  2.665304  2.637176  2.589418  2.609692  2.510578  2.622232  2.594123  2.556973  2.599012  2.528929  2.530297  2.494641 
dram[23]:  2.590151  2.520236  2.645824  2.617510  2.652039  2.595309  2.539689  2.590221  2.520000  2.555510  2.545228  2.608678  2.480754  2.548810  2.575560  2.533197 
dram[24]:  2.569388  2.604024  2.590909  2.557667  2.634809  2.660137  2.538596  2.562662  2.564435  2.579447  2.467716  2.560377  2.542787  2.525589  2.553227  2.559933 
dram[25]:  2.584490  2.562500  2.555180  2.592140  2.588633  2.639599  2.641883  2.595960  2.535714  2.521414  2.513739  2.595188  2.552468  2.537338  2.586192  2.594527 
dram[26]:  2.588406  2.634623  2.528373  2.646114  2.669131  2.633957  2.629448  2.543273  2.535549  2.629025  2.500638  2.588513  2.596581  2.579508  2.613255  2.576151 
dram[27]:  2.616368  2.596621  2.620780  2.541595  2.638437  2.585476  2.589790  2.519380  2.604219  2.555602  2.562259  2.546473  2.528263  2.546516  2.524686  2.581540 
dram[28]:  2.572513  2.608485  2.609830  2.675439  2.722013  2.645205  2.575527  2.531477  2.637024  2.578099  2.620540  2.572281  2.594495  2.587774  2.560644  2.544178 
dram[29]:  2.576395  2.604858  2.747982  2.603528  2.583598  2.657689  2.584197  2.602757  2.564070  2.538107  2.535551  2.554618  2.608377  2.595190  2.572908  2.565111 
dram[30]:  2.600162  2.558719  2.596378  2.666078  2.629396  2.649751  2.580782  2.645631  2.607359  2.592745  2.561389  2.629694  2.587612  2.573830  2.546502  2.604237 
dram[31]:  2.607882  2.640542  2.622777  2.621044  2.610485  2.641725  2.562553  2.581950  2.548544  2.558532  2.528942  2.664910  2.583235  2.599919  2.594527  2.480947 
average row locality = 3119799/1206655 = 2.585494
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5018      5052      5028      4907      4727      4856      4793      4729      4833      4715      4903      4844      4867      4918      4689      4907 
dram[1]:      4991      5090      4923      5009      4667      5038      4819      4747      4869      4890      4706      4870      4763      4896      4993      4941 
dram[2]:      4925      4931      5120      5103      4801      4964      5108      4708      4844      5058      4923      4661      4856      5026      5070      4852 
dram[3]:      4970      4896      4917      5005      4941      4880      4909      4822      4763      4860      4833      4714      4898      4953      4859      4915 
dram[4]:      4940      4693      4788      4893      4747      4670      4847      4738      4728      4850      4940      4699      4770      4890      4682      4769 
dram[5]:      4818      4728      4724      4727      4712      4498      4586      4535      4677      4674      4676      4621      4623      4615      4803      4722 
dram[6]:      4631      4672      4562      4730      4463      4637      4537      4504      4561      4813      4594      4722      4500      4643      4681      4597 
dram[7]:      4659      4707      4594      4623      4471      4530      4434      4437      4404      4634      4655      4645      4569      4552      4599      4663 
dram[8]:      4818      4739      4714      4663      4582      4621      4717      4469      4666      4621      4597      4648      4596      4544      4689      4657 
dram[9]:      4651      4834      4645      4631      4640      4490      4497      4532      4565      4559      4569      4650      4552      4567      4537      4641 
dram[10]:      4807      4603      4788      4624      4557      4442      4554      4438      4458      4536      4690      4668      4666      4616      4634      4685 
dram[11]:      4781      4728      4705      4585      4499      4678      4463      4554      4615      4665      4652      4483      4655      4660      4542      4594 
dram[12]:      4699      4794      4735      4649      4525      4627      4452      4310      4704      4666      4708      4583      4798      4663      4784      4650 
dram[13]:      4832      4789      4844      4658      4672      4506      4495      4465      4652      4602      4594      4557      4846      4693      4753      4559 
dram[14]:      4807      4868      4554      4616      4612      4691      4566      4374      4694      4675      4773      4548      4668      4730      4597      4732 
dram[15]:      4701      4845      4666      4862      4608      4588      4683      4668      4740      4628      4609      4538      4682      4837      4713      4776 
dram[16]:      4789      4846      4631      4540      4613      4664      4417      4566      4534      4632      4585      4685      4629      4700      4567      4424 
dram[17]:      4707      4704      4676      4798      4659      4621      4507      4591      4696      4689      4590      4664      4605      4571      4721      4643 
dram[18]:      5006      4828      4756      4707      4667      4578      4516      4577      4758      4726      4697      4642      4692      4616      4772      4631 
dram[19]:      4846      4816      4920      4867      4560      4759      4647      4704      4647      4629      4733      4756      4820      4690      4704      4692 
dram[20]:      4919      4824      4824      4759      4627      4636      4538      4678      4684      4613      4752      4590      4727      4582      4720      4535 
dram[21]:      4867      4771      4781      4711      4749      4646      4861      4603      4761      4620      4632      4605      4664      4583      4596      4559 
dram[22]:      4919      4889      4712      4730      4684      4713      4662      4586      4708      4716      4666      4619      4824      4670      4800      4647 
dram[23]:      4880      4943      4759      4799      4802      4895      4549      4638      4637      4735      4736      4843      4712      4701      4903      4731 
dram[24]:      4812      4983      4708      4649      4864      4640      4494      4580      4700      4792      4701      4829      4733      4777      4699      4624 
dram[25]:      4837      4911      4715      4686      4592      4593      4691      4571      4676      4629      4571      4746      4700      4592      4681      4819 
dram[26]:      4808      4971      4687      4783      4631      4603      4595      4628      4582      4845      4485      4624      4685      4764      4774      4691 
dram[27]:      4724      4846      4712      4595      4506      4569      4477      4510      4755      4600      4561      4709      4671      4667      4628      4765 
dram[28]:      4926      4953      4715      4830      4634      4670      4471      4550      4700      4774      4597      4639      4840      4767      4742      4744 
dram[29]:      4937      4959      4800      4875      4512      4931      4621      4647      4636      4634      4688      4605      4870      4869      4784      4822 
dram[30]:      4949      4968      4687      4743      4657      4631      4689      4652      4574      4823      4625      4654      4861      4935      4729      4676 
dram[31]:      4996      4976      4896      4824      4825      4815      4720      4707      4782      4748      4856      4638      4982      4945      4774      4734 
total dram reads = 2411435
bank skew: 5120/4310 = 1.19
chip skew: 78950/73176 = 1.08
number of total write accesses:
dram[0]:      1529      1512      1297      1329      1201      1204      1291      1352      1502      1509      1437      1450      1474      1483      1470      1456 
dram[1]:      1510      1499      1380      1326      1204      1179      1352      1386      1462      1501      1432      1480      1503      1539      1474      1486 
dram[2]:      1488      1502      1353      1304      1175      1193      1366      1385      1466      1502      1515      1425      1486      1521      1518      1481 
dram[3]:      1530      1513      1386      1326      1231      1226      1371      1333      1493      1444      1477      1468      1504      1468      1499      1435 
dram[4]:      1497      1519      1367      1301      1205      1221      1332      1362      1486      1467      1450      1448      1491      1508      1462      1479 
dram[5]:      1446      1451      1340      1281      1148      1191      1333      1330      1404      1417      1438      1437      1461      1464      1470      1460 
dram[6]:      1422      1481      1342      1270      1152      1158      1287      1276      1424      1429      1392      1390      1427      1418      1486      1416 
dram[7]:      1434      1462      1293      1281      1169      1158      1249      1326      1428      1425      1357      1386      1450      1475      1438      1418 
dram[8]:      1463      1443      1324      1284      1148      1145      1314      1291      1409      1408      1373      1387      1417      1434      1420      1391 
dram[9]:      1443      1450      1304      1287      1130      1142      1309      1347      1377      1364      1417      1358      1457      1440      1430      1393 
dram[10]:      1471      1400      1283      1274      1131      1133      1270      1348      1471      1434      1395      1373      1478      1459      1448      1415 
dram[11]:      1382      1454      1308      1321      1158      1214      1297      1303      1403      1404      1430      1389      1414      1453      1463      1420 
dram[12]:      1413      1481      1357      1276      1172      1141      1355      1299      1413      1458      1437      1378      1496      1469      1471      1436 
dram[13]:      1474      1445      1324      1243      1150      1182      1329      1300      1416      1414      1458      1410      1515      1422      1438      1416 
dram[14]:      1458      1487      1348      1279      1148      1219      1287      1323      1446      1460      1403      1402      1444      1467      1433      1423 
dram[15]:      1471      1453      1328      1298      1167      1134      1245      1349      1398      1423      1380      1431      1477      1470      1396      1446 
dram[16]:      1403      1453      1330      1299      1173      1143      1256      1309      1414      1444      1421      1453      1468      1431      1438      1456 
dram[17]:      1446      1424      1366      1297      1187      1162      1342      1331      1467      1400      1404      1423      1445      1416      1447      1452 
dram[18]:      1435      1453      1310      1303      1184      1137      1345      1300      1466      1412      1339      1413      1470      1467      1476      1473 
dram[19]:      1450      1477      1393      1315      1169      1198      1311      1379      1438      1424      1436      1432      1426      1474      1513      1453 
dram[20]:      1472      1453      1325      1227      1205      1196      1323      1309      1468      1437      1444      1393      1481      1470      1500      1432 
dram[21]:      1545      1500      1383      1312      1197      1157      1373      1334      1473      1463      1475      1411      1471      1456      1448      1457 
dram[22]:      1491      1490      1290      1281      1185      1189      1260      1338      1463      1441      1425      1395      1489      1493      1422      1405 
dram[23]:      1484      1471      1292      1360      1181      1191      1338      1348      1411      1480      1398      1410      1475      1513      1420      1450 
dram[24]:      1483      1488      1334      1272      1146      1199      1327      1350      1429      1458      1414      1426      1507      1441      1393      1484 
dram[25]:      1495      1485      1328      1250      1147      1193      1314      1340      1430      1435      1467      1402      1454      1490      1425      1439 
dram[26]:      1443      1497      1328      1311      1145      1168      1316      1308      1445      1441      1399      1415      1391      1530      1456      1466 
dram[27]:      1414      1456      1266      1332      1164      1163      1306      1340      1417      1467      1427      1428      1412      1437      1406      1472 
dram[28]:      1513      1503      1285      1270      1153      1205      1275      1361      1468      1465      1425      1393      1475      1498      1465      1418 
dram[29]:      1437      1475      1328      1324      1190      1187      1364      1394      1487      1427      1410      1452      1544      1497      1427      1442 
dram[30]:      1476      1503      1334      1293      1175      1217      1381      1343      1449      1467      1425      1439      1489      1497      1459      1470 
dram[31]:      1555      1459      1299      1304      1200      1187      1343      1358      1518      1459      1479      1430      1551      1508      1484      1451 
total dram writes = 708364
bank skew: 1555/1130 = 1.38
chip skew: 22713/21648 = 1.05
average mf latency per bank:
dram[0]:       2868      2668      2836      2694      2860      2651      2457      2314      2718      2622      2844      2651      2900      2733      2904      2729
dram[1]:       2794      3226      2810      3224      2858      3204      2492      2797      2761      3103      2848      3152      2838      3227      2724      3251
dram[2]:       3088      2854      3005      2846      3024      2740      2569      2456      2976      2731      3041      2911      3091      2803      3048      2861
dram[3]:       2721      2798      2731      2720      2616      2679      2347      2345      2633      2659      2722      2799      2752      2784      2745      2814
dram[4]:       2843      2868      2861      2820      2760      2743      2470      2445      2766      2743      2899      2807      2918      2838      2891      2737
dram[5]:       2688      2686      2749      2727      2635      2699      2339      2348      2624      2694      2637      2705      2669      2712      2642      2663
dram[6]:       2590      2649      2604      2644      2551      2612      2286      2354      2522      2605      2591      2705      2608      2720      2533      2693
dram[7]:       2546      2553      2548      2564      2461      2540      2280      2254      2512      2539      2557      2605      2594      2600      2507      2547
dram[8]:       2724      2554      2713      2524      2697      2457      2399      2251      2691      2477      2782      2583      2892      2623      2769      2539
dram[9]:       2503      2402      2452      2384      2411      2368      2110      2089      2388      2406      2470      2442      2485      2519      2493      2452
dram[10]:       2636      2801      2718      2837      2600      2800      2318      2449      2586      2795      2648      2813      2632      2891      2664      2812
dram[11]:       2598      2674      2600      2667      2538      2551      2283      2353      2514      2661      2602      2807      2589      2727      2597      2739
dram[12]:       2673      2374      2643      2420      2632      2341      2359      2063      2540      2253      2604      2429      2609      2429      2633      2431
dram[13]:       2633      2604      2680      2640      2634      2592      2297      2225      2589      2551      2679      2660      2681      2683      2665      2704
dram[14]:       2667      2419      2728      2497      2632      2451      2414      2206      2586      2407      2703      2519      2793      2486      2752      2466
dram[15]:       2748      2652      2774      2646      2730      2691      2483      2347      2655      2637      2758      2688      2755      2651      2762      2659
dram[16]:       2529      2578      2538      2644      2520      2575      2276      2271      2463      2504      2543      2600      2548      2618      2538      2643
dram[17]:       2456      2561      2436      2598      2349      2539      2094      2257      2313      2509      2443      2562      2452      2607      2421      2543
dram[18]:       2758      2753      2822      2762      2729      2700      2432      2411      2619      2627      2821      2785      2857      2775      2725      2846
dram[19]:       2819      2854      2815      2802      2859      2750      2448      2470      2756      2823      2799      2848      2842      2866      2763      2871
dram[20]:       2656      2420      2651      2479      2683      2444      2389      2129      2621      2377      2684      2466      2648      2461      2640      2448
dram[21]:       3024      2506      3020      2566      2969      2539      2564      2243      2940      2548      3084      2570      3008      2654      3048      2568
dram[22]:       2676      2379      2660      2421      2601      2388      2307      2176      2565      2419      2760      2500      2694      2467      2674      2457
dram[23]:       2797      2797      2851      2815      2846      2742      2490      2429      2803      2765      2861      2887      2831      2902      2818      2896
dram[24]:       2516      2592      2569      2673      2425      2521      2201      2229      2426      2530      2538      2600      2560      2624      2531      2620
dram[25]:       2560      2292      2602      2341      2599      2269      2272      1991      2501      2267      2528      2277      2601      2342      2574      2273
dram[26]:       2710      2600     32229      2629      2666      2599      2375      2244      2575      2557      2733      2717      2746      2709      2681      2645
dram[27]:       2529      2645      2566      2707      2550      2637      2284      2303      2471      2615      2529      2630      2656      2736      2538      2620
dram[28]:       2602      2573      2637      2578      2662      2560      2361      2299      2628      2585      2710      2733      2667      2658      2654      2681
dram[29]:       2629      2647      2676      2656      2642      2569      2309      2285      2651      2623      2692      2693      2701      2657      2659      2639
dram[30]:       2499      2615      2542      2652      2450      2612      2171      2304      2501      2593      2570      2680      2601      2643      2526      2664
dram[31]:       2899      3056      2915      3021      2837      2973      2508      2621      2874      2946      2818      3095      2937      2988      3025      3052
maximum mf latency per bank:
dram[0]:      10038     11141     10287     10779     10464     10304      9955      9430      9582      9944     10349     10659     10203     10783      9852      9682
dram[1]:       9809     10991      9975     10170      9831     10080      9124      9158      9554      9734     10568     10396      9963     10621      9560      9663
dram[2]:      10401     11660     11117     11017     10157     10742      9570      9715     10302      9918     10200     10620     10402     10872     10698      9969
dram[3]:      10400     10720     10500      9892      9966      9618      9314      8756      9678      9530      9993     10309      9830     10159     10131      9759
dram[4]:      10686     11678     10729     10194     10310      9953     10319      9453      9927      9824     10114     10284     10301     10440     10822      9441
dram[5]:      10682     11429     10812     11065     10675     10314      9906      9384     10240     10259     10330     10597     11081     10528     10403     10049
dram[6]:      10451     10560     11424     11106     10793     10225     10100     10347     10006      9965      9988     10547     11542     10666     10510      9862
dram[7]:      11356     11315     11300     10966     11657     10279     10546     10352     10300      9461     10955     10510     10768     10650     10461      9730
dram[8]:      10785     11357     11223     10942     11023     10613     10261     10646     10193      9708     10687     10548     11089     10825     10245     10651
dram[9]:      10569     11345     10934     10848     10884     10504      9794     10087      9968     10251     10676     10713      9869     10822     10014     10518
dram[10]:      10337     11491     11440     11305      9897     10506      9955     10033      9997     10284     11148     10490      9826     11274     10277     10949
dram[11]:      10645     11128     11138     11178      9837     10740      9597     10016      9785     10837     11107     10851      9890     10442     10405     10638
dram[12]:      10579     10670     10528     11328      9829      9841      9712      9466      9564     10099     10536     10670      9884     10378      9990      9855
dram[13]:      10837     10960     10537     10659      9813     10152      9438      9235      9719      9961     10475     10447      9957     10343      9711      9817
dram[14]:      11087     10643     10263     10911      9604     10378     10064     10368      9641     10137     10557     10744      9948     10850     10121      9983
dram[15]:      11082     10177     11374     11073      9975     10519      9855     10391     10299     10404     10669     10283      9932     10715     11330      9904
dram[16]:      10484     10608     10098     10921      9681     10159      9566     10211      9326      9750     10168     10126      9759     10515     10910     10175
dram[17]:      10865     10012     10631     10760      9789     10712      9642      9962      9615     10111      9859     10814      9758     10282     10520     10474
dram[18]:      11218     10149     10818     10018      9720      9844     10093      9478      9289      9888      9748     10551      9916     10389     10287     10225
dram[19]:      10730     10853     11310     11058      9614     10880     10203      9999      9373     10026      9898     11023      9532     10839      9434      9824
dram[20]:      10612     10369     10851     10398      9781      9990     10078     10071      9735      9642     10614     10402      9311     10498      9674      9616
dram[21]:      10606     10340     10299     10837     10301      9874      9828      9641     10052      9488     10542     10153      9748     10588      9821      9640
dram[22]:      10660     10899     10231     10712      9845     10333      9665      9747      9266     10114     10114     10112      9512     10695     10059      9778
dram[23]:      11088     10693     10456     10565     10046     10433      9718     10011     10233     10115     10763     11619     10088     11107     10251     10244
dram[24]:      11291     10043     10603     10234      9946      9719      9671      9765     10059      9585     10489     10440     10781     10359      9539      9049
dram[25]:      10992     11078     10144     11048     10510      9874      9713      9453     10159      9382     10369     10079     10525     10420      9681      9167
dram[26]:      10823     10964     10417     11369      9909     10243      9473      9775      9773      9722     10151     10910     10350     10736      9933      9389
dram[27]:      10695     11049     10589     10678     10108     10453      9642     10052     10046      9936     10673     10186     11027     10570     10193      9177
dram[28]:      11202     11188     10563     11519      9574      9954      9422      9992      9985      9883     10397     10113     11028     10964      9687      9616
dram[29]:      10266     10298     10400      9992      9925     10133      9337      9527      9886      9357     10063      9745     10638     10174     10021      9935
dram[30]:      10778      9911     10716     10378     10358     10497      9849      9682      9893      9689     10495      9818     11119     10467      9812     10454
dram[31]:      11015     10204     11021     10693     10628     10685      9854      9940     10176      9844     10687     10335     10575     10628     10097     10255
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=189801 n_act=38507 n_pre=38491 n_ref_event=0 n_req=100282 n_rd=77786 n_rd_L2_A=0 n_write=0 n_wr_bk=48522 bw_util=0.3581
n_activity=263229 dram_eff=0.4798
bk0: 5018a 199574i bk1: 5052a 200993i bk2: 5028a 208821i bk3: 4907a 209873i bk4: 4727a 219217i bk5: 4856a 219102i bk6: 4793a 213872i bk7: 4729a 213178i bk8: 4833a 202453i bk9: 4715a 204850i bk10: 4903a 205656i bk11: 4844a 207144i bk12: 4867a 203895i bk13: 4918a 202175i bk14: 4689a 204491i bk15: 4907a 204545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616013
Row_Buffer_Locality_read = 0.721055
Row_Buffer_Locality_write = 0.252800
Bank_Level_Parallism = 9.766631
Bank_Level_Parallism_Col = 6.434232
Bank_Level_Parallism_Ready = 2.401788
write_to_read_ratio_blp_rw_average = 0.551091
GrpLevelPara = 3.167067 

BW Util details:
bwutil = 0.358077 
total_CMD = 352740 
util_bw = 126308 
Wasted_Col = 109933 
Wasted_Row = 11980 
Idle = 104519 

BW Util Bottlenecks: 
RCDc_limit = 128050 
RCDWRc_limit = 68494 
WTRc_limit = 67951 
RTWc_limit = 381567 
CCDLc_limit = 71552 
rwq = 0 
CCDLc_limit_alone = 37045 
WTRc_limit_alone = 61930 
RTWc_limit_alone = 353081 

Commands details: 
total_CMD = 352740 
n_nop = 189801 
Read = 77786 
Write = 0 
L2_Alloc = 0 
L2_WB = 48522 
n_act = 38507 
n_pre = 38491 
n_ref = 0 
n_req = 100282 
total_req = 126308 

Dual Bus Interface Util: 
issued_total_row = 76998 
issued_total_col = 126308 
Row_Bus_Util =  0.218285 
CoL_Bus_Util = 0.358077 
Either_Row_CoL_Bus_Util = 0.461924 
Issued_on_Two_Bus_Simul_Util = 0.114438 
issued_two_Eff = 0.247743 
queue_avg = 27.738689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.7387
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=188571 n_act=38881 n_pre=38865 n_ref_event=0 n_req=100925 n_rd=78212 n_rd_L2_A=0 n_write=0 n_wr_bk=49335 bw_util=0.3616
n_activity=264630 dram_eff=0.482
bk0: 4991a 201115i bk1: 5090a 199939i bk2: 4923a 208351i bk3: 5009a 208265i bk4: 4667a 222008i bk5: 5038a 218363i bk6: 4819a 209939i bk7: 4747a 206831i bk8: 4869a 202423i bk9: 4890a 204842i bk10: 4706a 207547i bk11: 4870a 203226i bk12: 4763a 204495i bk13: 4896a 201140i bk14: 4993a 204064i bk15: 4941a 200783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614754
Row_Buffer_Locality_read = 0.720107
Row_Buffer_Locality_write = 0.251970
Bank_Level_Parallism = 9.770230
Bank_Level_Parallism_Col = 6.433340
Bank_Level_Parallism_Ready = 2.396944
write_to_read_ratio_blp_rw_average = 0.545290
GrpLevelPara = 3.162273 

BW Util details:
bwutil = 0.361589 
total_CMD = 352740 
util_bw = 127547 
Wasted_Col = 110166 
Wasted_Row = 12172 
Idle = 102855 

BW Util Bottlenecks: 
RCDc_limit = 127567 
RCDWRc_limit = 68702 
WTRc_limit = 70639 
RTWc_limit = 378260 
CCDLc_limit = 73268 
rwq = 0 
CCDLc_limit_alone = 38163 
WTRc_limit_alone = 64069 
RTWc_limit_alone = 349725 

Commands details: 
total_CMD = 352740 
n_nop = 188571 
Read = 78212 
Write = 0 
L2_Alloc = 0 
L2_WB = 49335 
n_act = 38881 
n_pre = 38865 
n_ref = 0 
n_req = 100925 
total_req = 127547 

Dual Bus Interface Util: 
issued_total_row = 77746 
issued_total_col = 127547 
Row_Bus_Util =  0.220406 
CoL_Bus_Util = 0.361589 
Either_Row_CoL_Bus_Util = 0.465411 
Issued_on_Two_Bus_Simul_Util = 0.116584 
issued_two_Eff = 0.250498 
queue_avg = 28.033304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.0333
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=188218 n_act=38820 n_pre=38804 n_ref_event=0 n_req=101630 n_rd=78950 n_rd_L2_A=0 n_write=0 n_wr_bk=49050 bw_util=0.3629
n_activity=263707 dram_eff=0.4854
bk0: 4925a 201710i bk1: 4931a 201902i bk2: 5120a 207327i bk3: 5103a 210340i bk4: 4801a 219146i bk5: 4964a 218796i bk6: 5108a 207186i bk7: 4708a 209382i bk8: 4844a 206936i bk9: 5058a 202417i bk10: 4923a 200612i bk11: 4661a 208705i bk12: 4856a 202585i bk13: 5026a 200010i bk14: 5070a 201084i bk15: 4852a 205041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618026
Row_Buffer_Locality_read = 0.723445
Row_Buffer_Locality_write = 0.251058
Bank_Level_Parallism = 9.807295
Bank_Level_Parallism_Col = 6.450996
Bank_Level_Parallism_Ready = 2.393023
write_to_read_ratio_blp_rw_average = 0.549333
GrpLevelPara = 3.176101 

BW Util details:
bwutil = 0.362873 
total_CMD = 352740 
util_bw = 128000 
Wasted_Col = 108980 
Wasted_Row = 12048 
Idle = 103712 

BW Util Bottlenecks: 
RCDc_limit = 126240 
RCDWRc_limit = 68343 
WTRc_limit = 69273 
RTWc_limit = 379431 
CCDLc_limit = 71941 
rwq = 0 
CCDLc_limit_alone = 38052 
WTRc_limit_alone = 63107 
RTWc_limit_alone = 351708 

Commands details: 
total_CMD = 352740 
n_nop = 188218 
Read = 78950 
Write = 0 
L2_Alloc = 0 
L2_WB = 49050 
n_act = 38820 
n_pre = 38804 
n_ref = 0 
n_req = 101630 
total_req = 128000 

Dual Bus Interface Util: 
issued_total_row = 77624 
issued_total_col = 128000 
Row_Bus_Util =  0.220060 
CoL_Bus_Util = 0.362873 
Either_Row_CoL_Bus_Util = 0.466412 
Issued_on_Two_Bus_Simul_Util = 0.116522 
issued_two_Eff = 0.249827 
queue_avg = 28.079145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.0791
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=188891 n_act=38688 n_pre=38672 n_ref_event=0 n_req=100839 n_rd=78135 n_rd_L2_A=0 n_write=0 n_wr_bk=49210 bw_util=0.361
n_activity=264587 dram_eff=0.4813
bk0: 4970a 201595i bk1: 4896a 202944i bk2: 4917a 207589i bk3: 5005a 212070i bk4: 4941a 215622i bk5: 4880a 218838i bk6: 4909a 210601i bk7: 4822a 211644i bk8: 4763a 202861i bk9: 4860a 206846i bk10: 4833a 204815i bk11: 4714a 207705i bk12: 4898a 203074i bk13: 4953a 205439i bk14: 4859a 202375i bk15: 4915a 205938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616339
Row_Buffer_Locality_read = 0.722045
Row_Buffer_Locality_write = 0.252555
Bank_Level_Parallism = 9.712606
Bank_Level_Parallism_Col = 6.395456
Bank_Level_Parallism_Ready = 2.406596
write_to_read_ratio_blp_rw_average = 0.547515
GrpLevelPara = 3.157206 

BW Util details:
bwutil = 0.361017 
total_CMD = 352740 
util_bw = 127345 
Wasted_Col = 110067 
Wasted_Row = 12235 
Idle = 103093 

BW Util Bottlenecks: 
RCDc_limit = 127233 
RCDWRc_limit = 68492 
WTRc_limit = 68567 
RTWc_limit = 376709 
CCDLc_limit = 72539 
rwq = 0 
CCDLc_limit_alone = 37819 
WTRc_limit_alone = 62473 
RTWc_limit_alone = 348083 

Commands details: 
total_CMD = 352740 
n_nop = 188891 
Read = 78135 
Write = 0 
L2_Alloc = 0 
L2_WB = 49210 
n_act = 38688 
n_pre = 38672 
n_ref = 0 
n_req = 100839 
total_req = 127345 

Dual Bus Interface Util: 
issued_total_row = 77360 
issued_total_col = 127345 
Row_Bus_Util =  0.219312 
CoL_Bus_Util = 0.361017 
Either_Row_CoL_Bus_Util = 0.464504 
Issued_on_Two_Bus_Simul_Util = 0.115825 
issued_two_Eff = 0.249352 
queue_avg = 27.751753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.7518
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=190075 n_act=38378 n_pre=38362 n_ref_event=0 n_req=99239 n_rd=76644 n_rd_L2_A=0 n_write=0 n_wr_bk=49062 bw_util=0.3564
n_activity=262755 dram_eff=0.4784
bk0: 4940a 203328i bk1: 4693a 205645i bk2: 4788a 208723i bk3: 4893a 213134i bk4: 4747a 222388i bk5: 4670a 223308i bk6: 4847a 215150i bk7: 4738a 216206i bk8: 4728a 205256i bk9: 4850a 205277i bk10: 4940a 206851i bk11: 4699a 210380i bk12: 4770a 205934i bk13: 4890a 202229i bk14: 4682a 206430i bk15: 4769a 205426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613277
Row_Buffer_Locality_read = 0.721987
Row_Buffer_Locality_write = 0.244523
Bank_Level_Parallism = 9.605638
Bank_Level_Parallism_Col = 6.310847
Bank_Level_Parallism_Ready = 2.358129
write_to_read_ratio_blp_rw_average = 0.548789
GrpLevelPara = 3.142397 

BW Util details:
bwutil = 0.356370 
total_CMD = 352740 
util_bw = 125706 
Wasted_Col = 110918 
Wasted_Row = 11919 
Idle = 104197 

BW Util Bottlenecks: 
RCDc_limit = 126694 
RCDWRc_limit = 69793 
WTRc_limit = 72399 
RTWc_limit = 370022 
CCDLc_limit = 73100 
rwq = 0 
CCDLc_limit_alone = 38670 
WTRc_limit_alone = 65625 
RTWc_limit_alone = 342366 

Commands details: 
total_CMD = 352740 
n_nop = 190075 
Read = 76644 
Write = 0 
L2_Alloc = 0 
L2_WB = 49062 
n_act = 38378 
n_pre = 38362 
n_ref = 0 
n_req = 99239 
total_req = 125706 

Dual Bus Interface Util: 
issued_total_row = 76740 
issued_total_col = 125706 
Row_Bus_Util =  0.217554 
CoL_Bus_Util = 0.356370 
Either_Row_CoL_Bus_Util = 0.461147 
Issued_on_Two_Bus_Simul_Util = 0.112777 
issued_two_Eff = 0.244558 
queue_avg = 26.705227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7052
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=193183 n_act=37557 n_pre=37541 n_ref_event=0 n_req=96810 n_rd=74739 n_rd_L2_A=0 n_write=0 n_wr_bk=48362 bw_util=0.349
n_activity=263850 dram_eff=0.4666
bk0: 4818a 209001i bk1: 4728a 210192i bk2: 4724a 214452i bk3: 4727a 219282i bk4: 4712a 224409i bk5: 4498a 228353i bk6: 4586a 213776i bk7: 4535a 215871i bk8: 4677a 213382i bk9: 4674a 211284i bk10: 4676a 210124i bk11: 4621a 212049i bk12: 4623a 209785i bk13: 4615a 209240i bk14: 4803a 209563i bk15: 4722a 209887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.612055
Row_Buffer_Locality_read = 0.720655
Row_Buffer_Locality_write = 0.244302
Bank_Level_Parallism = 9.319403
Bank_Level_Parallism_Col = 6.165205
Bank_Level_Parallism_Ready = 2.385017
write_to_read_ratio_blp_rw_average = 0.544849
GrpLevelPara = 3.087390 

BW Util details:
bwutil = 0.348985 
total_CMD = 352740 
util_bw = 123101 
Wasted_Col = 112257 
Wasted_Row = 13585 
Idle = 103797 

BW Util Bottlenecks: 
RCDc_limit = 125806 
RCDWRc_limit = 69040 
WTRc_limit = 67660 
RTWc_limit = 357707 
CCDLc_limit = 69164 
rwq = 0 
CCDLc_limit_alone = 36723 
WTRc_limit_alone = 61638 
RTWc_limit_alone = 331288 

Commands details: 
total_CMD = 352740 
n_nop = 193183 
Read = 74739 
Write = 0 
L2_Alloc = 0 
L2_WB = 48362 
n_act = 37557 
n_pre = 37541 
n_ref = 0 
n_req = 96810 
total_req = 123101 

Dual Bus Interface Util: 
issued_total_row = 75098 
issued_total_col = 123101 
Row_Bus_Util =  0.212899 
CoL_Bus_Util = 0.348985 
Either_Row_CoL_Bus_Util = 0.452336 
Issued_on_Two_Bus_Simul_Util = 0.109548 
issued_two_Eff = 0.242183 
queue_avg = 25.550743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5507
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=194840 n_act=36940 n_pre=36924 n_ref_event=0 n_req=95617 n_rd=73847 n_rd_L2_A=0 n_write=0 n_wr_bk=47602 bw_util=0.3443
n_activity=262812 dram_eff=0.4621
bk0: 4631a 213030i bk1: 4672a 211686i bk2: 4562a 216156i bk3: 4730a 220958i bk4: 4463a 229584i bk5: 4637a 227050i bk6: 4537a 220716i bk7: 4504a 222145i bk8: 4561a 214990i bk9: 4813a 212074i bk10: 4594a 215411i bk11: 4722a 213938i bk12: 4500a 213529i bk13: 4643a 210281i bk14: 4681a 209024i bk15: 4597a 212117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613667
Row_Buffer_Locality_read = 0.722088
Row_Buffer_Locality_write = 0.245889
Bank_Level_Parallism = 9.192860
Bank_Level_Parallism_Col = 6.100053
Bank_Level_Parallism_Ready = 2.367743
write_to_read_ratio_blp_rw_average = 0.545084
GrpLevelPara = 3.060562 

BW Util details:
bwutil = 0.344302 
total_CMD = 352740 
util_bw = 121449 
Wasted_Col = 113096 
Wasted_Row = 13122 
Idle = 105073 

BW Util Bottlenecks: 
RCDc_limit = 124401 
RCDWRc_limit = 69123 
WTRc_limit = 71422 
RTWc_limit = 352374 
CCDLc_limit = 70453 
rwq = 0 
CCDLc_limit_alone = 37203 
WTRc_limit_alone = 64842 
RTWc_limit_alone = 325704 

Commands details: 
total_CMD = 352740 
n_nop = 194840 
Read = 73847 
Write = 0 
L2_Alloc = 0 
L2_WB = 47602 
n_act = 36940 
n_pre = 36924 
n_ref = 0 
n_req = 95617 
total_req = 121449 

Dual Bus Interface Util: 
issued_total_row = 73864 
issued_total_col = 121449 
Row_Bus_Util =  0.209401 
CoL_Bus_Util = 0.344302 
Either_Row_CoL_Bus_Util = 0.447638 
Issued_on_Two_Bus_Simul_Util = 0.106064 
issued_two_Eff = 0.236941 
queue_avg = 24.748245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7482
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=195556 n_act=36948 n_pre=36932 n_ref_event=0 n_req=94925 n_rd=73176 n_rd_L2_A=0 n_write=0 n_wr_bk=47738 bw_util=0.3428
n_activity=261621 dram_eff=0.4622
bk0: 4659a 214755i bk1: 4707a 210251i bk2: 4594a 218805i bk3: 4623a 221480i bk4: 4471a 228013i bk5: 4530a 227374i bk6: 4434a 224891i bk7: 4437a 217938i bk8: 4404a 214913i bk9: 4634a 213544i bk10: 4655a 215979i bk11: 4645a 212350i bk12: 4569a 213302i bk13: 4552a 212193i bk14: 4599a 211312i bk15: 4663a 212111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.610766
Row_Buffer_Locality_read = 0.718104
Row_Buffer_Locality_write = 0.249621
Bank_Level_Parallism = 9.200136
Bank_Level_Parallism_Col = 6.082429
Bank_Level_Parallism_Ready = 2.380775
write_to_read_ratio_blp_rw_average = 0.540959
GrpLevelPara = 3.053258 

BW Util details:
bwutil = 0.342785 
total_CMD = 352740 
util_bw = 120914 
Wasted_Col = 112631 
Wasted_Row = 13142 
Idle = 106053 

BW Util Bottlenecks: 
RCDc_limit = 125152 
RCDWRc_limit = 68399 
WTRc_limit = 68793 
RTWc_limit = 348081 
CCDLc_limit = 68268 
rwq = 0 
CCDLc_limit_alone = 36254 
WTRc_limit_alone = 62464 
RTWc_limit_alone = 322396 

Commands details: 
total_CMD = 352740 
n_nop = 195556 
Read = 73176 
Write = 0 
L2_Alloc = 0 
L2_WB = 47738 
n_act = 36948 
n_pre = 36932 
n_ref = 0 
n_req = 94925 
total_req = 120914 

Dual Bus Interface Util: 
issued_total_row = 73880 
issued_total_col = 120914 
Row_Bus_Util =  0.209446 
CoL_Bus_Util = 0.342785 
Either_Row_CoL_Bus_Util = 0.445609 
Issued_on_Two_Bus_Simul_Util = 0.106622 
issued_two_Eff = 0.239274 
queue_avg = 24.563417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5634
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=194599 n_act=37109 n_pre=37093 n_ref_event=0 n_req=95992 n_rd=74341 n_rd_L2_A=0 n_write=0 n_wr_bk=47526 bw_util=0.3455
n_activity=261454 dram_eff=0.4661
bk0: 4818a 209246i bk1: 4739a 215247i bk2: 4714a 218618i bk3: 4663a 222928i bk4: 4582a 227251i bk5: 4621a 224810i bk6: 4717a 215560i bk7: 4469a 220825i bk8: 4666a 214122i bk9: 4621a 214845i bk10: 4597a 212448i bk11: 4648a 212834i bk12: 4596a 212072i bk13: 4544a 214973i bk14: 4689a 212893i bk15: 4657a 211200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613416
Row_Buffer_Locality_read = 0.719482
Row_Buffer_Locality_write = 0.249226
Bank_Level_Parallism = 9.239136
Bank_Level_Parallism_Col = 6.107127
Bank_Level_Parallism_Ready = 2.355002
write_to_read_ratio_blp_rw_average = 0.544050
GrpLevelPara = 3.073667 

BW Util details:
bwutil = 0.345487 
total_CMD = 352740 
util_bw = 121867 
Wasted_Col = 112307 
Wasted_Row = 12598 
Idle = 105968 

BW Util Bottlenecks: 
RCDc_limit = 126040 
RCDWRc_limit = 68059 
WTRc_limit = 68899 
RTWc_limit = 349469 
CCDLc_limit = 69607 
rwq = 0 
CCDLc_limit_alone = 37140 
WTRc_limit_alone = 62500 
RTWc_limit_alone = 323401 

Commands details: 
total_CMD = 352740 
n_nop = 194599 
Read = 74341 
Write = 0 
L2_Alloc = 0 
L2_WB = 47526 
n_act = 37109 
n_pre = 37093 
n_ref = 0 
n_req = 95992 
total_req = 121867 

Dual Bus Interface Util: 
issued_total_row = 74202 
issued_total_col = 121867 
Row_Bus_Util =  0.210359 
CoL_Bus_Util = 0.345487 
Either_Row_CoL_Bus_Util = 0.448322 
Issued_on_Two_Bus_Simul_Util = 0.107524 
issued_two_Eff = 0.239837 
queue_avg = 25.152084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1521
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=194996 n_act=36929 n_pre=36913 n_ref_event=0 n_req=95208 n_rd=73560 n_rd_L2_A=0 n_write=0 n_wr_bk=47583 bw_util=0.3434
n_activity=263385 dram_eff=0.4599
bk0: 4651a 211521i bk1: 4834a 209641i bk2: 4645a 216376i bk3: 4631a 221059i bk4: 4640a 228519i bk5: 4490a 228251i bk6: 4497a 219323i bk7: 4532a 215918i bk8: 4565a 214495i bk9: 4559a 216044i bk10: 4569a 215311i bk11: 4650a 217476i bk12: 4552a 210730i bk13: 4567a 215501i bk14: 4537a 212450i bk15: 4641a 214716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.612123
Row_Buffer_Locality_read = 0.719358
Row_Buffer_Locality_write = 0.247737
Bank_Level_Parallism = 9.144147
Bank_Level_Parallism_Col = 6.070591
Bank_Level_Parallism_Ready = 2.367731
write_to_read_ratio_blp_rw_average = 0.547030
GrpLevelPara = 3.053315 

BW Util details:
bwutil = 0.343434 
total_CMD = 352740 
util_bw = 121143 
Wasted_Col = 113950 
Wasted_Row = 13341 
Idle = 104306 

BW Util Bottlenecks: 
RCDc_limit = 125878 
RCDWRc_limit = 68814 
WTRc_limit = 70240 
RTWc_limit = 352329 
CCDLc_limit = 69428 
rwq = 0 
CCDLc_limit_alone = 36970 
WTRc_limit_alone = 63808 
RTWc_limit_alone = 326303 

Commands details: 
total_CMD = 352740 
n_nop = 194996 
Read = 73560 
Write = 0 
L2_Alloc = 0 
L2_WB = 47583 
n_act = 36929 
n_pre = 36913 
n_ref = 0 
n_req = 95208 
total_req = 121143 

Dual Bus Interface Util: 
issued_total_row = 73842 
issued_total_col = 121143 
Row_Bus_Util =  0.209338 
CoL_Bus_Util = 0.343434 
Either_Row_CoL_Bus_Util = 0.447196 
Issued_on_Two_Bus_Simul_Util = 0.105576 
issued_two_Eff = 0.236085 
queue_avg = 24.344917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3449
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=194978 n_act=36756 n_pre=36740 n_ref_event=0 n_req=95549 n_rd=73766 n_rd_L2_A=0 n_write=0 n_wr_bk=47956 bw_util=0.3451
n_activity=262572 dram_eff=0.4636
bk0: 4807a 207689i bk1: 4603a 213599i bk2: 4788a 217518i bk3: 4624a 218485i bk4: 4557a 228119i bk5: 4442a 228892i bk6: 4554a 220942i bk7: 4438a 216871i bk8: 4458a 212101i bk9: 4536a 213922i bk10: 4690a 213283i bk11: 4668a 214500i bk12: 4666a 210213i bk13: 4616a 209439i bk14: 4634a 212627i bk15: 4685a 215078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615318
Row_Buffer_Locality_read = 0.723341
Row_Buffer_Locality_write = 0.249506
Bank_Level_Parallism = 9.242451
Bank_Level_Parallism_Col = 6.165079
Bank_Level_Parallism_Ready = 2.407149
write_to_read_ratio_blp_rw_average = 0.544751
GrpLevelPara = 3.074172 

BW Util details:
bwutil = 0.345076 
total_CMD = 352740 
util_bw = 121722 
Wasted_Col = 112173 
Wasted_Row = 13454 
Idle = 105391 

BW Util Bottlenecks: 
RCDc_limit = 124727 
RCDWRc_limit = 68522 
WTRc_limit = 69797 
RTWc_limit = 354933 
CCDLc_limit = 69145 
rwq = 0 
CCDLc_limit_alone = 36033 
WTRc_limit_alone = 63374 
RTWc_limit_alone = 328244 

Commands details: 
total_CMD = 352740 
n_nop = 194978 
Read = 73766 
Write = 0 
L2_Alloc = 0 
L2_WB = 47956 
n_act = 36756 
n_pre = 36740 
n_ref = 0 
n_req = 95549 
total_req = 121722 

Dual Bus Interface Util: 
issued_total_row = 73496 
issued_total_col = 121722 
Row_Bus_Util =  0.208357 
CoL_Bus_Util = 0.345076 
Either_Row_CoL_Bus_Util = 0.447247 
Issued_on_Two_Bus_Simul_Util = 0.106186 
issued_two_Eff = 0.237421 
queue_avg = 24.829149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8291
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=194518 n_act=37157 n_pre=37141 n_ref_event=0 n_req=95672 n_rd=73859 n_rd_L2_A=0 n_write=0 n_wr_bk=47829 bw_util=0.345
n_activity=261333 dram_eff=0.4656
bk0: 4781a 212152i bk1: 4728a 210936i bk2: 4705a 217457i bk3: 4585a 219103i bk4: 4499a 229188i bk5: 4678a 227593i bk6: 4463a 216815i bk7: 4554a 221510i bk8: 4615a 215859i bk9: 4665a 212470i bk10: 4652a 209394i bk11: 4483a 218641i bk12: 4655a 211011i bk13: 4660a 211465i bk14: 4542a 211160i bk15: 4594a 212175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.611621
Row_Buffer_Locality_read = 0.720210
Row_Buffer_Locality_write = 0.243937
Bank_Level_Parallism = 9.239731
Bank_Level_Parallism_Col = 6.110256
Bank_Level_Parallism_Ready = 2.361523
write_to_read_ratio_blp_rw_average = 0.545300
GrpLevelPara = 3.076083 

BW Util details:
bwutil = 0.344979 
total_CMD = 352740 
util_bw = 121688 
Wasted_Col = 112748 
Wasted_Row = 12604 
Idle = 105700 

BW Util Bottlenecks: 
RCDc_limit = 125300 
RCDWRc_limit = 68942 
WTRc_limit = 69978 
RTWc_limit = 350532 
CCDLc_limit = 68415 
rwq = 0 
CCDLc_limit_alone = 36630 
WTRc_limit_alone = 63537 
RTWc_limit_alone = 325188 

Commands details: 
total_CMD = 352740 
n_nop = 194518 
Read = 73859 
Write = 0 
L2_Alloc = 0 
L2_WB = 47829 
n_act = 37157 
n_pre = 37141 
n_ref = 0 
n_req = 95672 
total_req = 121688 

Dual Bus Interface Util: 
issued_total_row = 74298 
issued_total_col = 121688 
Row_Bus_Util =  0.210631 
CoL_Bus_Util = 0.344979 
Either_Row_CoL_Bus_Util = 0.448551 
Issued_on_Two_Bus_Simul_Util = 0.107059 
issued_two_Eff = 0.238677 
queue_avg = 24.713385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7134
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=193238 n_act=37511 n_pre=37495 n_ref_event=0 n_req=96399 n_rd=74347 n_rd_L2_A=0 n_write=0 n_wr_bk=48197 bw_util=0.3474
n_activity=262545 dram_eff=0.4668
bk0: 4699a 215585i bk1: 4794a 207833i bk2: 4735a 214673i bk3: 4649a 219444i bk4: 4525a 226899i bk5: 4627a 228807i bk6: 4452a 213201i bk7: 4310a 222011i bk8: 4704a 212378i bk9: 4666a 210428i bk10: 4708a 209194i bk11: 4583a 211920i bk12: 4798a 205399i bk13: 4663a 208138i bk14: 4784a 209476i bk15: 4650a 214385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.610878
Row_Buffer_Locality_read = 0.718765
Row_Buffer_Locality_write = 0.247143
Bank_Level_Parallism = 9.314713
Bank_Level_Parallism_Col = 6.130476
Bank_Level_Parallism_Ready = 2.370185
write_to_read_ratio_blp_rw_average = 0.543378
GrpLevelPara = 3.075730 

BW Util details:
bwutil = 0.347406 
total_CMD = 352740 
util_bw = 122544 
Wasted_Col = 113073 
Wasted_Row = 12428 
Idle = 104695 

BW Util Bottlenecks: 
RCDc_limit = 127328 
RCDWRc_limit = 69394 
WTRc_limit = 71582 
RTWc_limit = 354293 
CCDLc_limit = 69048 
rwq = 0 
CCDLc_limit_alone = 36960 
WTRc_limit_alone = 65163 
RTWc_limit_alone = 328624 

Commands details: 
total_CMD = 352740 
n_nop = 193238 
Read = 74347 
Write = 0 
L2_Alloc = 0 
L2_WB = 48197 
n_act = 37511 
n_pre = 37495 
n_ref = 0 
n_req = 96399 
total_req = 122544 

Dual Bus Interface Util: 
issued_total_row = 75006 
issued_total_col = 122544 
Row_Bus_Util =  0.212638 
CoL_Bus_Util = 0.347406 
Either_Row_CoL_Bus_Util = 0.452180 
Issued_on_Two_Bus_Simul_Util = 0.107864 
issued_two_Eff = 0.238542 
queue_avg = 24.748203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7482
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=193598 n_act=37370 n_pre=37354 n_ref_event=0 n_req=96453 n_rd=74517 n_rd_L2_A=0 n_write=0 n_wr_bk=48090 bw_util=0.3476
n_activity=262691 dram_eff=0.4667
bk0: 4832a 209423i bk1: 4789a 208710i bk2: 4844a 214611i bk3: 4658a 220283i bk4: 4672a 226524i bk5: 4506a 227010i bk6: 4495a 214430i bk7: 4465a 217948i bk8: 4652a 212608i bk9: 4602a 216985i bk10: 4594a 212284i bk11: 4557a 215228i bk12: 4846a 205847i bk13: 4693a 212089i bk14: 4753a 210467i bk15: 4559a 213219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.612557
Row_Buffer_Locality_read = 0.719514
Row_Buffer_Locality_write = 0.249225
Bank_Level_Parallism = 9.290855
Bank_Level_Parallism_Col = 6.141818
Bank_Level_Parallism_Ready = 2.386201
write_to_read_ratio_blp_rw_average = 0.547632
GrpLevelPara = 3.085598 

BW Util details:
bwutil = 0.347585 
total_CMD = 352740 
util_bw = 122607 
Wasted_Col = 112450 
Wasted_Row = 12781 
Idle = 104902 

BW Util Bottlenecks: 
RCDc_limit = 126731 
RCDWRc_limit = 67933 
WTRc_limit = 68423 
RTWc_limit = 353354 
CCDLc_limit = 67964 
rwq = 0 
CCDLc_limit_alone = 35931 
WTRc_limit_alone = 62177 
RTWc_limit_alone = 327567 

Commands details: 
total_CMD = 352740 
n_nop = 193598 
Read = 74517 
Write = 0 
L2_Alloc = 0 
L2_WB = 48090 
n_act = 37370 
n_pre = 37354 
n_ref = 0 
n_req = 96453 
total_req = 122607 

Dual Bus Interface Util: 
issued_total_row = 74724 
issued_total_col = 122607 
Row_Bus_Util =  0.211839 
CoL_Bus_Util = 0.347585 
Either_Row_CoL_Bus_Util = 0.451160 
Issued_on_Two_Bus_Simul_Util = 0.108264 
issued_two_Eff = 0.239968 
queue_avg = 24.876902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8769
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=193611 n_act=37268 n_pre=37252 n_ref_event=0 n_req=96532 n_rd=74505 n_rd_L2_A=0 n_write=0 n_wr_bk=48088 bw_util=0.3475
n_activity=261737 dram_eff=0.4684
bk0: 4807a 209492i bk1: 4868a 209073i bk2: 4554a 216033i bk3: 4616a 222242i bk4: 4612a 230288i bk5: 4691a 221898i bk6: 4566a 217821i bk7: 4374a 218990i bk8: 4694a 212276i bk9: 4675a 211175i bk10: 4773a 212603i bk11: 4548a 213044i bk12: 4668a 209933i bk13: 4730a 211385i bk14: 4597a 216560i bk15: 4732a 211074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613931
Row_Buffer_Locality_read = 0.721267
Row_Buffer_Locality_write = 0.250874
Bank_Level_Parallism = 9.280415
Bank_Level_Parallism_Col = 6.126656
Bank_Level_Parallism_Ready = 2.372109
write_to_read_ratio_blp_rw_average = 0.544226
GrpLevelPara = 3.081517 

BW Util details:
bwutil = 0.347545 
total_CMD = 352740 
util_bw = 122593 
Wasted_Col = 112148 
Wasted_Row = 12714 
Idle = 105285 

BW Util Bottlenecks: 
RCDc_limit = 125567 
RCDWRc_limit = 68417 
WTRc_limit = 69796 
RTWc_limit = 349014 
CCDLc_limit = 68887 
rwq = 0 
CCDLc_limit_alone = 36667 
WTRc_limit_alone = 63373 
RTWc_limit_alone = 323217 

Commands details: 
total_CMD = 352740 
n_nop = 193611 
Read = 74505 
Write = 0 
L2_Alloc = 0 
L2_WB = 48088 
n_act = 37268 
n_pre = 37252 
n_ref = 0 
n_req = 96532 
total_req = 122593 

Dual Bus Interface Util: 
issued_total_row = 74520 
issued_total_col = 122593 
Row_Bus_Util =  0.211260 
CoL_Bus_Util = 0.347545 
Either_Row_CoL_Bus_Util = 0.451123 
Issued_on_Two_Bus_Simul_Util = 0.107683 
issued_two_Eff = 0.238699 
queue_avg = 24.902750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9028
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=193101 n_act=37490 n_pre=37474 n_ref_event=0 n_req=97010 n_rd=75144 n_rd_L2_A=0 n_write=0 n_wr_bk=47944 bw_util=0.3489
n_activity=263890 dram_eff=0.4664
bk0: 4701a 207853i bk1: 4845a 209177i bk2: 4666a 215311i bk3: 4862a 213528i bk4: 4608a 227459i bk5: 4588a 227285i bk6: 4683a 219113i bk7: 4668a 215939i bk8: 4740a 211703i bk9: 4628a 212651i bk10: 4609a 214458i bk11: 4538a 212715i bk12: 4682a 209760i bk13: 4837a 209111i bk14: 4713a 212882i bk15: 4776a 206287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613545
Row_Buffer_Locality_read = 0.718673
Row_Buffer_Locality_write = 0.252264
Bank_Level_Parallism = 9.320107
Bank_Level_Parallism_Col = 6.167006
Bank_Level_Parallism_Ready = 2.380695
write_to_read_ratio_blp_rw_average = 0.542317
GrpLevelPara = 3.095594 

BW Util details:
bwutil = 0.348948 
total_CMD = 352740 
util_bw = 123088 
Wasted_Col = 112295 
Wasted_Row = 13071 
Idle = 104286 

BW Util Bottlenecks: 
RCDc_limit = 127360 
RCDWRc_limit = 67740 
WTRc_limit = 71131 
RTWc_limit = 358101 
CCDLc_limit = 69403 
rwq = 0 
CCDLc_limit_alone = 36599 
WTRc_limit_alone = 64726 
RTWc_limit_alone = 331702 

Commands details: 
total_CMD = 352740 
n_nop = 193101 
Read = 75144 
Write = 0 
L2_Alloc = 0 
L2_WB = 47944 
n_act = 37490 
n_pre = 37474 
n_ref = 0 
n_req = 97010 
total_req = 123088 

Dual Bus Interface Util: 
issued_total_row = 74964 
issued_total_col = 123088 
Row_Bus_Util =  0.212519 
CoL_Bus_Util = 0.348948 
Either_Row_CoL_Bus_Util = 0.452568 
Issued_on_Two_Bus_Simul_Util = 0.108899 
issued_two_Eff = 0.240624 
queue_avg = 25.306164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3062
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=194162 n_act=37341 n_pre=37325 n_ref_event=0 n_req=95713 n_rd=73822 n_rd_L2_A=0 n_write=0 n_wr_bk=48062 bw_util=0.3455
n_activity=263124 dram_eff=0.4632
bk0: 4789a 211931i bk1: 4846a 209965i bk2: 4631a 213870i bk3: 4540a 219114i bk4: 4613a 228035i bk5: 4664a 226970i bk6: 4417a 222020i bk7: 4566a 219760i bk8: 4534a 213773i bk9: 4632a 210992i bk10: 4585a 212996i bk11: 4685a 211249i bk12: 4629a 210386i bk13: 4700a 210611i bk14: 4567a 211276i bk15: 4424a 212480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.609865
Row_Buffer_Locality_read = 0.717632
Row_Buffer_Locality_write = 0.246448
Bank_Level_Parallism = 9.228141
Bank_Level_Parallism_Col = 6.099126
Bank_Level_Parallism_Ready = 2.368990
write_to_read_ratio_blp_rw_average = 0.544049
GrpLevelPara = 3.074847 

BW Util details:
bwutil = 0.345535 
total_CMD = 352740 
util_bw = 121884 
Wasted_Col = 113719 
Wasted_Row = 12998 
Idle = 104139 

BW Util Bottlenecks: 
RCDc_limit = 127820 
RCDWRc_limit = 69613 
WTRc_limit = 69749 
RTWc_limit = 353844 
CCDLc_limit = 69077 
rwq = 0 
CCDLc_limit_alone = 36489 
WTRc_limit_alone = 63238 
RTWc_limit_alone = 327767 

Commands details: 
total_CMD = 352740 
n_nop = 194162 
Read = 73822 
Write = 0 
L2_Alloc = 0 
L2_WB = 48062 
n_act = 37341 
n_pre = 37325 
n_ref = 0 
n_req = 95713 
total_req = 121884 

Dual Bus Interface Util: 
issued_total_row = 74666 
issued_total_col = 121884 
Row_Bus_Util =  0.211674 
CoL_Bus_Util = 0.345535 
Either_Row_CoL_Bus_Util = 0.449561 
Issued_on_Two_Bus_Simul_Util = 0.107649 
issued_two_Eff = 0.239453 
queue_avg = 24.742767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7428
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=193248 n_act=37514 n_pre=37498 n_ref_event=0 n_req=96451 n_rd=74442 n_rd_L2_A=0 n_write=0 n_wr_bk=48201 bw_util=0.3477
n_activity=264320 dram_eff=0.464
bk0: 4707a 211566i bk1: 4704a 212650i bk2: 4676a 209792i bk3: 4798a 219228i bk4: 4659a 226494i bk5: 4621a 226460i bk6: 4507a 216593i bk7: 4591a 217612i bk8: 4696a 207141i bk9: 4689a 212278i bk10: 4590a 211919i bk11: 4664a 210863i bk12: 4605a 210157i bk13: 4571a 210440i bk14: 4721a 208374i bk15: 4643a 209549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.611056
Row_Buffer_Locality_read = 0.718492
Row_Buffer_Locality_write = 0.247671
Bank_Level_Parallism = 9.298309
Bank_Level_Parallism_Col = 6.167994
Bank_Level_Parallism_Ready = 2.392929
write_to_read_ratio_blp_rw_average = 0.544643
GrpLevelPara = 3.082229 

BW Util details:
bwutil = 0.347687 
total_CMD = 352740 
util_bw = 122643 
Wasted_Col = 113587 
Wasted_Row = 13189 
Idle = 103321 

BW Util Bottlenecks: 
RCDc_limit = 128102 
RCDWRc_limit = 69062 
WTRc_limit = 70498 
RTWc_limit = 358381 
CCDLc_limit = 69287 
rwq = 0 
CCDLc_limit_alone = 36506 
WTRc_limit_alone = 63903 
RTWc_limit_alone = 332195 

Commands details: 
total_CMD = 352740 
n_nop = 193248 
Read = 74442 
Write = 0 
L2_Alloc = 0 
L2_WB = 48201 
n_act = 37514 
n_pre = 37498 
n_ref = 0 
n_req = 96451 
total_req = 122643 

Dual Bus Interface Util: 
issued_total_row = 75012 
issued_total_col = 122643 
Row_Bus_Util =  0.212655 
CoL_Bus_Util = 0.347687 
Either_Row_CoL_Bus_Util = 0.452152 
Issued_on_Two_Bus_Simul_Util = 0.108190 
issued_two_Eff = 0.239278 
queue_avg = 24.963362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9634
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=192785 n_act=37523 n_pre=37507 n_ref_event=0 n_req=97152 n_rd=75169 n_rd_L2_A=0 n_write=0 n_wr_bk=48256 bw_util=0.3499
n_activity=262804 dram_eff=0.4696
bk0: 5006a 208033i bk1: 4828a 209056i bk2: 4756a 216337i bk3: 4707a 217044i bk4: 4667a 226075i bk5: 4578a 227112i bk6: 4516a 217329i bk7: 4577a 219450i bk8: 4758a 211142i bk9: 4726a 210955i bk10: 4697a 213065i bk11: 4642a 210956i bk12: 4692a 205227i bk13: 4616a 209371i bk14: 4772a 207384i bk15: 4631a 209410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613770
Row_Buffer_Locality_read = 0.720763
Row_Buffer_Locality_write = 0.247919
Bank_Level_Parallism = 9.358140
Bank_Level_Parallism_Col = 6.201458
Bank_Level_Parallism_Ready = 2.370606
write_to_read_ratio_blp_rw_average = 0.545733
GrpLevelPara = 3.099430 

BW Util details:
bwutil = 0.349904 
total_CMD = 352740 
util_bw = 123425 
Wasted_Col = 112071 
Wasted_Row = 12742 
Idle = 104502 

BW Util Bottlenecks: 
RCDc_limit = 126522 
RCDWRc_limit = 68640 
WTRc_limit = 71578 
RTWc_limit = 359955 
CCDLc_limit = 70509 
rwq = 0 
CCDLc_limit_alone = 37071 
WTRc_limit_alone = 64963 
RTWc_limit_alone = 333132 

Commands details: 
total_CMD = 352740 
n_nop = 192785 
Read = 75169 
Write = 0 
L2_Alloc = 0 
L2_WB = 48256 
n_act = 37523 
n_pre = 37507 
n_ref = 0 
n_req = 97152 
total_req = 123425 

Dual Bus Interface Util: 
issued_total_row = 75030 
issued_total_col = 123425 
Row_Bus_Util =  0.212706 
CoL_Bus_Util = 0.349904 
Either_Row_CoL_Bus_Util = 0.453464 
Issued_on_Two_Bus_Simul_Util = 0.109146 
issued_two_Eff = 0.240693 
queue_avg = 25.565411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5654
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=191774 n_act=37740 n_pre=37724 n_ref_event=0 n_req=98078 n_rd=75790 n_rd_L2_A=0 n_write=0 n_wr_bk=48572 bw_util=0.3526
n_activity=263336 dram_eff=0.4723
bk0: 4846a 211207i bk1: 4816a 208823i bk2: 4920a 208973i bk3: 4867a 216724i bk4: 4560a 226257i bk5: 4759a 224095i bk6: 4647a 217428i bk7: 4704a 214409i bk8: 4647a 212182i bk9: 4629a 209387i bk10: 4733a 208683i bk11: 4756a 208347i bk12: 4820a 209164i bk13: 4690a 208847i bk14: 4704a 204999i bk15: 4692a 209855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615204
Row_Buffer_Locality_read = 0.723222
Row_Buffer_Locality_write = 0.247891
Bank_Level_Parallism = 9.428154
Bank_Level_Parallism_Col = 6.226750
Bank_Level_Parallism_Ready = 2.383180
write_to_read_ratio_blp_rw_average = 0.546467
GrpLevelPara = 3.102322 

BW Util details:
bwutil = 0.352560 
total_CMD = 352740 
util_bw = 124362 
Wasted_Col = 111713 
Wasted_Row = 12387 
Idle = 104278 

BW Util Bottlenecks: 
RCDc_limit = 125278 
RCDWRc_limit = 69051 
WTRc_limit = 71370 
RTWc_limit = 361254 
CCDLc_limit = 70135 
rwq = 0 
CCDLc_limit_alone = 36652 
WTRc_limit_alone = 64775 
RTWc_limit_alone = 334366 

Commands details: 
total_CMD = 352740 
n_nop = 191774 
Read = 75790 
Write = 0 
L2_Alloc = 0 
L2_WB = 48572 
n_act = 37740 
n_pre = 37724 
n_ref = 0 
n_req = 98078 
total_req = 124362 

Dual Bus Interface Util: 
issued_total_row = 75464 
issued_total_col = 124362 
Row_Bus_Util =  0.213937 
CoL_Bus_Util = 0.352560 
Either_Row_CoL_Bus_Util = 0.456330 
Issued_on_Two_Bus_Simul_Util = 0.110166 
issued_two_Eff = 0.241417 
queue_avg = 25.931511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9315
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=192592 n_act=37731 n_pre=37715 n_ref_event=0 n_req=97143 n_rd=75008 n_rd_L2_A=0 n_write=0 n_wr_bk=48457 bw_util=0.35
n_activity=262621 dram_eff=0.4701
bk0: 4919a 205299i bk1: 4824a 209036i bk2: 4824a 213508i bk3: 4759a 217353i bk4: 4627a 226095i bk5: 4636a 222638i bk6: 4538a 216925i bk7: 4678a 216754i bk8: 4684a 207076i bk9: 4613a 209263i bk10: 4752a 208575i bk11: 4590a 213569i bk12: 4727a 206873i bk13: 4582a 208082i bk14: 4720a 207013i bk15: 4535a 211043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.611593
Row_Buffer_Locality_read = 0.719430
Row_Buffer_Locality_write = 0.246171
Bank_Level_Parallism = 9.446763
Bank_Level_Parallism_Col = 6.242770
Bank_Level_Parallism_Ready = 2.383161
write_to_read_ratio_blp_rw_average = 0.548091
GrpLevelPara = 3.099676 

BW Util details:
bwutil = 0.350017 
total_CMD = 352740 
util_bw = 123465 
Wasted_Col = 112037 
Wasted_Row = 12401 
Idle = 104837 

BW Util Bottlenecks: 
RCDc_limit = 126938 
RCDWRc_limit = 68830 
WTRc_limit = 69275 
RTWc_limit = 361727 
CCDLc_limit = 70594 
rwq = 0 
CCDLc_limit_alone = 37058 
WTRc_limit_alone = 62867 
RTWc_limit_alone = 334599 

Commands details: 
total_CMD = 352740 
n_nop = 192592 
Read = 75008 
Write = 0 
L2_Alloc = 0 
L2_WB = 48457 
n_act = 37731 
n_pre = 37715 
n_ref = 0 
n_req = 97143 
total_req = 123465 

Dual Bus Interface Util: 
issued_total_row = 75446 
issued_total_col = 123465 
Row_Bus_Util =  0.213886 
CoL_Bus_Util = 0.350017 
Either_Row_CoL_Bus_Util = 0.454011 
Issued_on_Two_Bus_Simul_Util = 0.109891 
issued_two_Eff = 0.242045 
queue_avg = 25.352497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3525
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=192522 n_act=37697 n_pre=37681 n_ref_event=0 n_req=97464 n_rd=75009 n_rd_L2_A=0 n_write=0 n_wr_bk=48701 bw_util=0.3507
n_activity=262561 dram_eff=0.4712
bk0: 4867a 204342i bk1: 4771a 208553i bk2: 4781a 210045i bk3: 4711a 215968i bk4: 4749a 225646i bk5: 4646a 226453i bk6: 4861a 211430i bk7: 4603a 216810i bk8: 4761a 208733i bk9: 4620a 210636i bk10: 4632a 209987i bk11: 4605a 212058i bk12: 4664a 207932i bk13: 4583a 210599i bk14: 4596a 208181i bk15: 4559a 210980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613221
Row_Buffer_Locality_read = 0.721007
Row_Buffer_Locality_write = 0.253173
Bank_Level_Parallism = 9.470716
Bank_Level_Parallism_Col = 6.257349
Bank_Level_Parallism_Ready = 2.395069
write_to_read_ratio_blp_rw_average = 0.549316
GrpLevelPara = 3.119185 

BW Util details:
bwutil = 0.350712 
total_CMD = 352740 
util_bw = 123710 
Wasted_Col = 111116 
Wasted_Row = 12563 
Idle = 105351 

BW Util Bottlenecks: 
RCDc_limit = 125295 
RCDWRc_limit = 69674 
WTRc_limit = 70862 
RTWc_limit = 362456 
CCDLc_limit = 70251 
rwq = 0 
CCDLc_limit_alone = 36980 
WTRc_limit_alone = 64302 
RTWc_limit_alone = 335745 

Commands details: 
total_CMD = 352740 
n_nop = 192522 
Read = 75009 
Write = 0 
L2_Alloc = 0 
L2_WB = 48701 
n_act = 37697 
n_pre = 37681 
n_ref = 0 
n_req = 97464 
total_req = 123710 

Dual Bus Interface Util: 
issued_total_row = 75378 
issued_total_col = 123710 
Row_Bus_Util =  0.213693 
CoL_Bus_Util = 0.350712 
Either_Row_CoL_Bus_Util = 0.454210 
Issued_on_Two_Bus_Simul_Util = 0.110194 
issued_two_Eff = 0.242607 
queue_avg = 25.953577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9536
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=192406 n_act=37828 n_pre=37812 n_ref_event=0 n_req=97602 n_rd=75545 n_rd_L2_A=0 n_write=0 n_wr_bk=48240 bw_util=0.3509
n_activity=264054 dram_eff=0.4688
bk0: 4919a 206542i bk1: 4889a 205688i bk2: 4712a 218447i bk3: 4730a 217124i bk4: 4684a 223750i bk5: 4713a 224480i bk6: 4662a 219250i bk7: 4586a 216144i bk8: 4708a 207584i bk9: 4716a 208734i bk10: 4666a 210261i bk11: 4619a 211490i bk12: 4824a 209580i bk13: 4670a 208159i bk14: 4800a 208843i bk15: 4647a 210362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.612426
Row_Buffer_Locality_read = 0.719412
Row_Buffer_Locality_write = 0.245999
Bank_Level_Parallism = 9.368947
Bank_Level_Parallism_Col = 6.183606
Bank_Level_Parallism_Ready = 2.369302
write_to_read_ratio_blp_rw_average = 0.543675
GrpLevelPara = 3.093179 

BW Util details:
bwutil = 0.350924 
total_CMD = 352740 
util_bw = 123785 
Wasted_Col = 112722 
Wasted_Row = 12721 
Idle = 103512 

BW Util Bottlenecks: 
RCDc_limit = 127763 
RCDWRc_limit = 68656 
WTRc_limit = 69522 
RTWc_limit = 360121 
CCDLc_limit = 70672 
rwq = 0 
CCDLc_limit_alone = 37214 
WTRc_limit_alone = 63135 
RTWc_limit_alone = 333050 

Commands details: 
total_CMD = 352740 
n_nop = 192406 
Read = 75545 
Write = 0 
L2_Alloc = 0 
L2_WB = 48240 
n_act = 37828 
n_pre = 37812 
n_ref = 0 
n_req = 97602 
total_req = 123785 

Dual Bus Interface Util: 
issued_total_row = 75640 
issued_total_col = 123785 
Row_Bus_Util =  0.214436 
CoL_Bus_Util = 0.350924 
Either_Row_CoL_Bus_Util = 0.454539 
Issued_on_Two_Bus_Simul_Util = 0.110821 
issued_two_Eff = 0.243810 
queue_avg = 25.636293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6363
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=190860 n_act=38338 n_pre=38322 n_ref_event=0 n_req=98485 n_rd=76263 n_rd_L2_A=0 n_write=0 n_wr_bk=48589 bw_util=0.3539
n_activity=263276 dram_eff=0.4742
bk0: 4880a 207010i bk1: 4943a 202568i bk2: 4759a 217259i bk3: 4799a 215274i bk4: 4802a 221337i bk5: 4895a 218135i bk6: 4549a 214150i bk7: 4638a 213457i bk8: 4637a 209295i bk9: 4735a 204954i bk10: 4736a 210743i bk11: 4843a 207916i bk12: 4712a 204357i bk13: 4701a 204410i bk14: 4903a 208903i bk15: 4731a 204617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.610722
Row_Buffer_Locality_read = 0.716835
Row_Buffer_Locality_write = 0.246557
Bank_Level_Parallism = 9.581900
Bank_Level_Parallism_Col = 6.290278
Bank_Level_Parallism_Ready = 2.392897
write_to_read_ratio_blp_rw_average = 0.545456
GrpLevelPara = 3.130259 

BW Util details:
bwutil = 0.353949 
total_CMD = 352740 
util_bw = 124852 
Wasted_Col = 111482 
Wasted_Row = 11836 
Idle = 104570 

BW Util Bottlenecks: 
RCDc_limit = 128960 
RCDWRc_limit = 69131 
WTRc_limit = 71225 
RTWc_limit = 368311 
CCDLc_limit = 72109 
rwq = 0 
CCDLc_limit_alone = 37799 
WTRc_limit_alone = 64691 
RTWc_limit_alone = 340535 

Commands details: 
total_CMD = 352740 
n_nop = 190860 
Read = 76263 
Write = 0 
L2_Alloc = 0 
L2_WB = 48589 
n_act = 38338 
n_pre = 38322 
n_ref = 0 
n_req = 98485 
total_req = 124852 

Dual Bus Interface Util: 
issued_total_row = 76660 
issued_total_col = 124852 
Row_Bus_Util =  0.217327 
CoL_Bus_Util = 0.353949 
Either_Row_CoL_Bus_Util = 0.458922 
Issued_on_Two_Bus_Simul_Util = 0.112355 
issued_two_Eff = 0.244823 
queue_avg = 26.418144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4181
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 603812 -   mf: uid=36889945, sid4294967295:w4294967295, part=24, addr=0xc22c7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (603712), 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=191548 n_act=38087 n_pre=38071 n_ref_event=0 n_req=97736 n_rd=75585 n_rd_L2_A=0 n_write=0 n_wr_bk=48426 bw_util=0.3516
n_activity=263155 dram_eff=0.4712
bk0: 4812a 208880i bk1: 4983a 203665i bk2: 4708a 215671i bk3: 4649a 219231i bk4: 4864a 223789i bk5: 4640a 224402i bk6: 4494a 219899i bk7: 4580a 217063i bk8: 4700a 213573i bk9: 4792a 207440i bk10: 4701a 208731i bk11: 4829a 209187i bk12: 4733a 208398i bk13: 4777a 208353i bk14: 4699a 212076i bk15: 4624a 208977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.610307
Row_Buffer_Locality_read = 0.716637
Row_Buffer_Locality_write = 0.247483
Bank_Level_Parallism = 9.384521
Bank_Level_Parallism_Col = 6.163764
Bank_Level_Parallism_Ready = 2.378966
write_to_read_ratio_blp_rw_average = 0.540346
GrpLevelPara = 3.103114 

BW Util details:
bwutil = 0.351565 
total_CMD = 352740 
util_bw = 124011 
Wasted_Col = 112027 
Wasted_Row = 12482 
Idle = 104220 

BW Util Bottlenecks: 
RCDc_limit = 128474 
RCDWRc_limit = 69495 
WTRc_limit = 71323 
RTWc_limit = 355502 
CCDLc_limit = 69318 
rwq = 0 
CCDLc_limit_alone = 36933 
WTRc_limit_alone = 64971 
RTWc_limit_alone = 329469 

Commands details: 
total_CMD = 352740 
n_nop = 191548 
Read = 75585 
Write = 0 
L2_Alloc = 0 
L2_WB = 48426 
n_act = 38087 
n_pre = 38071 
n_ref = 0 
n_req = 97736 
total_req = 124011 

Dual Bus Interface Util: 
issued_total_row = 76158 
issued_total_col = 124011 
Row_Bus_Util =  0.215904 
CoL_Bus_Util = 0.351565 
Either_Row_CoL_Bus_Util = 0.456971 
Issued_on_Two_Bus_Simul_Util = 0.110498 
issued_two_Eff = 0.241805 
queue_avg = 25.021206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0212
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=192624 n_act=37725 n_pre=37709 n_ref_event=0 n_req=97104 n_rd=75010 n_rd_L2_A=0 n_write=0 n_wr_bk=48116 bw_util=0.3491
n_activity=263975 dram_eff=0.4664
bk0: 4837a 207586i bk1: 4911a 204184i bk2: 4715a 212832i bk3: 4686a 220983i bk4: 4592a 227197i bk5: 4593a 226205i bk6: 4691a 217349i bk7: 4571a 215268i bk8: 4676a 211459i bk9: 4629a 209666i bk10: 4571a 207686i bk11: 4746a 213674i bk12: 4700a 209562i bk13: 4592a 207991i bk14: 4681a 210905i bk15: 4819a 212494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.611499
Row_Buffer_Locality_read = 0.718638
Row_Buffer_Locality_write = 0.247760
Bank_Level_Parallism = 9.325882
Bank_Level_Parallism_Col = 6.160152
Bank_Level_Parallism_Ready = 2.366787
write_to_read_ratio_blp_rw_average = 0.546063
GrpLevelPara = 3.089263 

BW Util details:
bwutil = 0.349056 
total_CMD = 352740 
util_bw = 123126 
Wasted_Col = 113087 
Wasted_Row = 13190 
Idle = 103337 

BW Util Bottlenecks: 
RCDc_limit = 128102 
RCDWRc_limit = 69365 
WTRc_limit = 67364 
RTWc_limit = 361567 
CCDLc_limit = 69350 
rwq = 0 
CCDLc_limit_alone = 36705 
WTRc_limit_alone = 61376 
RTWc_limit_alone = 334910 

Commands details: 
total_CMD = 352740 
n_nop = 192624 
Read = 75010 
Write = 0 
L2_Alloc = 0 
L2_WB = 48116 
n_act = 37725 
n_pre = 37709 
n_ref = 0 
n_req = 97104 
total_req = 123126 

Dual Bus Interface Util: 
issued_total_row = 75434 
issued_total_col = 123126 
Row_Bus_Util =  0.213852 
CoL_Bus_Util = 0.349056 
Either_Row_CoL_Bus_Util = 0.453921 
Issued_on_Two_Bus_Simul_Util = 0.108987 
issued_two_Eff = 0.240101 
queue_avg = 25.326199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3262
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=192640 n_act=37497 n_pre=37481 n_ref_event=0 n_req=97215 n_rd=75156 n_rd_L2_A=0 n_write=0 n_wr_bk=48434 bw_util=0.3504
n_activity=266935 dram_eff=0.463
bk0: 4808a 207310i bk1: 4971a 205974i bk2: 4687a 212211i bk3: 4783a 214312i bk4: 4631a 228237i bk5: 4603a 224711i bk6: 4595a 217746i bk7: 4628a 214640i bk8: 4582a 205483i bk9: 4845a 210928i bk10: 4485a 213354i bk11: 4624a 212209i bk12: 4685a 211853i bk13: 4764a 206058i bk14: 4774a 207702i bk15: 4691a 208518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614288
Row_Buffer_Locality_read = 0.721566
Row_Buffer_Locality_write = 0.248787
Bank_Level_Parallism = 9.367029
Bank_Level_Parallism_Col = 6.231709
Bank_Level_Parallism_Ready = 2.384440
write_to_read_ratio_blp_rw_average = 0.549079
GrpLevelPara = 3.092502 

BW Util details:
bwutil = 0.350371 
total_CMD = 352740 
util_bw = 123590 
Wasted_Col = 113023 
Wasted_Row = 13179 
Idle = 102948 

BW Util Bottlenecks: 
RCDc_limit = 127034 
RCDWRc_limit = 68110 
WTRc_limit = 71077 
RTWc_limit = 366218 
CCDLc_limit = 72004 
rwq = 0 
CCDLc_limit_alone = 37476 
WTRc_limit_alone = 64433 
RTWc_limit_alone = 338334 

Commands details: 
total_CMD = 352740 
n_nop = 192640 
Read = 75156 
Write = 0 
L2_Alloc = 0 
L2_WB = 48434 
n_act = 37497 
n_pre = 37481 
n_ref = 0 
n_req = 97215 
total_req = 123590 

Dual Bus Interface Util: 
issued_total_row = 74978 
issued_total_col = 123590 
Row_Bus_Util =  0.212559 
CoL_Bus_Util = 0.350371 
Either_Row_CoL_Bus_Util = 0.453875 
Issued_on_Two_Bus_Simul_Util = 0.109055 
issued_two_Eff = 0.240275 
queue_avg = 25.655350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6553
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=193819 n_act=37407 n_pre=37391 n_ref_event=0 n_req=96202 n_rd=74295 n_rd_L2_A=0 n_write=0 n_wr_bk=47895 bw_util=0.3464
n_activity=262475 dram_eff=0.4655
bk0: 4724a 212369i bk1: 4846a 209441i bk2: 4712a 217547i bk3: 4595a 215342i bk4: 4506a 228364i bk5: 4569a 225059i bk6: 4477a 220035i bk7: 4510a 215468i bk8: 4755a 213192i bk9: 4600a 210229i bk10: 4561a 212672i bk11: 4709a 209685i bk12: 4671a 210843i bk13: 4667a 209259i bk14: 4628a 211033i bk15: 4765a 208585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.611162
Row_Buffer_Locality_read = 0.718366
Row_Buffer_Locality_write = 0.247592
Bank_Level_Parallism = 9.332898
Bank_Level_Parallism_Col = 6.182146
Bank_Level_Parallism_Ready = 2.381922
write_to_read_ratio_blp_rw_average = 0.547400
GrpLevelPara = 3.080381 

BW Util details:
bwutil = 0.346402 
total_CMD = 352740 
util_bw = 122190 
Wasted_Col = 112475 
Wasted_Row = 12945 
Idle = 105130 

BW Util Bottlenecks: 
RCDc_limit = 126586 
RCDWRc_limit = 68221 
WTRc_limit = 68241 
RTWc_limit = 357301 
CCDLc_limit = 69903 
rwq = 0 
CCDLc_limit_alone = 37105 
WTRc_limit_alone = 61834 
RTWc_limit_alone = 330910 

Commands details: 
total_CMD = 352740 
n_nop = 193819 
Read = 74295 
Write = 0 
L2_Alloc = 0 
L2_WB = 47895 
n_act = 37407 
n_pre = 37391 
n_ref = 0 
n_req = 96202 
total_req = 122190 

Dual Bus Interface Util: 
issued_total_row = 74798 
issued_total_col = 122190 
Row_Bus_Util =  0.212049 
CoL_Bus_Util = 0.346402 
Either_Row_CoL_Bus_Util = 0.450533 
Issued_on_Two_Bus_Simul_Util = 0.107918 
issued_two_Eff = 0.239534 
queue_avg = 25.106897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1069
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=192652 n_act=37573 n_pre=37557 n_ref_event=0 n_req=97724 n_rd=75552 n_rd_L2_A=0 n_write=0 n_wr_bk=48272 bw_util=0.351
n_activity=261188 dram_eff=0.4741
bk0: 4926a 203759i bk1: 4953a 206489i bk2: 4715a 217226i bk3: 4830a 219564i bk4: 4634a 227222i bk5: 4670a 222397i bk6: 4471a 221852i bk7: 4550a 212130i bk8: 4700a 210958i bk9: 4774a 206542i bk10: 4597a 212210i bk11: 4639a 211251i bk12: 4840a 208879i bk13: 4767a 206116i bk14: 4742a 207620i bk15: 4744a 208784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615519
Row_Buffer_Locality_read = 0.722549
Row_Buffer_Locality_write = 0.250812
Bank_Level_Parallism = 9.477928
Bank_Level_Parallism_Col = 6.249733
Bank_Level_Parallism_Ready = 2.366294
write_to_read_ratio_blp_rw_average = 0.548136
GrpLevelPara = 3.114838 

BW Util details:
bwutil = 0.351035 
total_CMD = 352740 
util_bw = 123824 
Wasted_Col = 110819 
Wasted_Row = 12095 
Idle = 106002 

BW Util Bottlenecks: 
RCDc_limit = 125245 
RCDWRc_limit = 68666 
WTRc_limit = 69303 
RTWc_limit = 362082 
CCDLc_limit = 71518 
rwq = 0 
CCDLc_limit_alone = 38141 
WTRc_limit_alone = 63176 
RTWc_limit_alone = 334832 

Commands details: 
total_CMD = 352740 
n_nop = 192652 
Read = 75552 
Write = 0 
L2_Alloc = 0 
L2_WB = 48272 
n_act = 37573 
n_pre = 37557 
n_ref = 0 
n_req = 97724 
total_req = 123824 

Dual Bus Interface Util: 
issued_total_row = 75130 
issued_total_col = 123824 
Row_Bus_Util =  0.212990 
CoL_Bus_Util = 0.351035 
Either_Row_CoL_Bus_Util = 0.453841 
Issued_on_Two_Bus_Simul_Util = 0.110183 
issued_two_Eff = 0.242779 
queue_avg = 25.719715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7197
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=191407 n_act=38021 n_pre=38005 n_ref_event=0 n_req=98575 n_rd=76190 n_rd_L2_A=0 n_write=0 n_wr_bk=48679 bw_util=0.354
n_activity=263774 dram_eff=0.4734
bk0: 4937a 209136i bk1: 4959a 204464i bk2: 4800a 219363i bk3: 4875a 215567i bk4: 4512a 226468i bk5: 4931a 220309i bk6: 4621a 213344i bk7: 4647a 213185i bk8: 4636a 206676i bk9: 4634a 210731i bk10: 4688a 210282i bk11: 4605a 211348i bk12: 4870a 203375i bk13: 4869a 204243i bk14: 4784a 210082i bk15: 4822a 207934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614294
Row_Buffer_Locality_read = 0.721394
Row_Buffer_Locality_write = 0.249765
Bank_Level_Parallism = 9.469274
Bank_Level_Parallism_Col = 6.249537
Bank_Level_Parallism_Ready = 2.383666
write_to_read_ratio_blp_rw_average = 0.547897
GrpLevelPara = 3.107683 

BW Util details:
bwutil = 0.353997 
total_CMD = 352740 
util_bw = 124869 
Wasted_Col = 111201 
Wasted_Row = 12725 
Idle = 103945 

BW Util Bottlenecks: 
RCDc_limit = 125499 
RCDWRc_limit = 68496 
WTRc_limit = 67618 
RTWc_limit = 361844 
CCDLc_limit = 69372 
rwq = 0 
CCDLc_limit_alone = 36912 
WTRc_limit_alone = 61617 
RTWc_limit_alone = 335385 

Commands details: 
total_CMD = 352740 
n_nop = 191407 
Read = 76190 
Write = 0 
L2_Alloc = 0 
L2_WB = 48679 
n_act = 38021 
n_pre = 38005 
n_ref = 0 
n_req = 98575 
total_req = 124869 

Dual Bus Interface Util: 
issued_total_row = 76026 
issued_total_col = 124869 
Row_Bus_Util =  0.215530 
CoL_Bus_Util = 0.353997 
Either_Row_CoL_Bus_Util = 0.457371 
Issued_on_Two_Bus_Simul_Util = 0.112156 
issued_two_Eff = 0.245220 
queue_avg = 26.215000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.215
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=191602 n_act=37784 n_pre=37768 n_ref_event=0 n_req=98270 n_rd=75853 n_rd_L2_A=0 n_write=0 n_wr_bk=48856 bw_util=0.3535
n_activity=263024 dram_eff=0.4741
bk0: 4949a 207183i bk1: 4968a 203286i bk2: 4687a 216712i bk3: 4743a 216658i bk4: 4657a 225607i bk5: 4631a 224096i bk6: 4689a 215411i bk7: 4652a 215790i bk8: 4574a 210562i bk9: 4823a 206501i bk10: 4625a 213556i bk11: 4654a 210051i bk12: 4861a 206774i bk13: 4935a 203270i bk14: 4729a 207518i bk15: 4676a 209632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615508
Row_Buffer_Locality_read = 0.722648
Row_Buffer_Locality_write = 0.252978
Bank_Level_Parallism = 9.482712
Bank_Level_Parallism_Col = 6.276518
Bank_Level_Parallism_Ready = 2.393348
write_to_read_ratio_blp_rw_average = 0.546520
GrpLevelPara = 3.125127 

BW Util details:
bwutil = 0.353544 
total_CMD = 352740 
util_bw = 124709 
Wasted_Col = 110564 
Wasted_Row = 12494 
Idle = 104973 

BW Util Bottlenecks: 
RCDc_limit = 125068 
RCDWRc_limit = 69079 
WTRc_limit = 71264 
RTWc_limit = 363156 
CCDLc_limit = 70535 
rwq = 0 
CCDLc_limit_alone = 36922 
WTRc_limit_alone = 64665 
RTWc_limit_alone = 336142 

Commands details: 
total_CMD = 352740 
n_nop = 191602 
Read = 75853 
Write = 0 
L2_Alloc = 0 
L2_WB = 48856 
n_act = 37784 
n_pre = 37768 
n_ref = 0 
n_req = 98270 
total_req = 124709 

Dual Bus Interface Util: 
issued_total_row = 75552 
issued_total_col = 124709 
Row_Bus_Util =  0.214186 
CoL_Bus_Util = 0.353544 
Either_Row_CoL_Bus_Util = 0.456818 
Issued_on_Two_Bus_Simul_Util = 0.110912 
issued_two_Eff = 0.242792 
queue_avg = 26.057598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.0576
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=352740 n_nop=189905 n_act=38540 n_pre=38524 n_ref_event=0 n_req=99803 n_rd=77218 n_rd_L2_A=0 n_write=0 n_wr_bk=49006 bw_util=0.3578
n_activity=264800 dram_eff=0.4767
bk0: 4996a 199668i bk1: 4976a 204552i bk2: 4896a 212704i bk3: 4824a 213019i bk4: 4825a 217763i bk5: 4815a 220557i bk6: 4720a 212267i bk7: 4707a 211924i bk8: 4782a 203648i bk9: 4748a 204285i bk10: 4856a 204664i bk11: 4638a 207763i bk12: 4982a 198577i bk13: 4945a 202118i bk14: 4774a 203837i bk15: 4734a 202740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613839
Row_Buffer_Locality_read = 0.720596
Row_Buffer_Locality_write = 0.248838
Bank_Level_Parallism = 9.723359
Bank_Level_Parallism_Col = 6.420228
Bank_Level_Parallism_Ready = 2.398244
write_to_read_ratio_blp_rw_average = 0.551854
GrpLevelPara = 3.160015 

BW Util details:
bwutil = 0.357839 
total_CMD = 352740 
util_bw = 126224 
Wasted_Col = 110592 
Wasted_Row = 12435 
Idle = 103489 

BW Util Bottlenecks: 
RCDc_limit = 127215 
RCDWRc_limit = 69245 
WTRc_limit = 70427 
RTWc_limit = 380668 
CCDLc_limit = 73924 
rwq = 0 
CCDLc_limit_alone = 38372 
WTRc_limit_alone = 64038 
RTWc_limit_alone = 351505 

Commands details: 
total_CMD = 352740 
n_nop = 189905 
Read = 77218 
Write = 0 
L2_Alloc = 0 
L2_WB = 49006 
n_act = 38540 
n_pre = 38524 
n_ref = 0 
n_req = 99803 
total_req = 126224 

Dual Bus Interface Util: 
issued_total_row = 77064 
issued_total_col = 126224 
Row_Bus_Util =  0.218473 
CoL_Bus_Util = 0.357839 
Either_Row_CoL_Bus_Util = 0.461629 
Issued_on_Two_Bus_Simul_Util = 0.114682 
issued_two_Eff = 0.248429 
queue_avg = 27.415861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.4159

========= L2 cache stats =========
L2_cache_bank[0]: Access = 146476, Miss = 77195, Miss_rate = 0.527, Pending_hits = 451, Reservation_fails = 461
L2_cache_bank[1]: Access = 146323, Miss = 77316, Miss_rate = 0.528, Pending_hits = 445, Reservation_fails = 0
L2_cache_bank[2]: Access = 146093, Miss = 77278, Miss_rate = 0.529, Pending_hits = 465, Reservation_fails = 219
L2_cache_bank[3]: Access = 145562, Miss = 78075, Miss_rate = 0.536, Pending_hits = 431, Reservation_fails = 327
L2_cache_bank[4]: Access = 146380, Miss = 77686, Miss_rate = 0.531, Pending_hits = 507, Reservation_fails = 922
L2_cache_bank[5]: Access = 146191, Miss = 77788, Miss_rate = 0.532, Pending_hits = 460, Reservation_fails = 179
L2_cache_bank[6]: Access = 145894, Miss = 77740, Miss_rate = 0.533, Pending_hits = 486, Reservation_fails = 57
L2_cache_bank[7]: Access = 146025, Miss = 77631, Miss_rate = 0.532, Pending_hits = 435, Reservation_fails = 0
L2_cache_bank[8]: Access = 145757, Miss = 77057, Miss_rate = 0.529, Pending_hits = 464, Reservation_fails = 90
L2_cache_bank[9]: Access = 145415, Miss = 77109, Miss_rate = 0.530, Pending_hits = 446, Reservation_fails = 83
L2_cache_bank[10]: Access = 145043, Miss = 76279, Miss_rate = 0.526, Pending_hits = 436, Reservation_fails = 0
L2_cache_bank[11]: Access = 144309, Miss = 75621, Miss_rate = 0.524, Pending_hits = 451, Reservation_fails = 0
L2_cache_bank[12]: Access = 143790, Miss = 74880, Miss_rate = 0.521, Pending_hits = 437, Reservation_fails = 0
L2_cache_bank[13]: Access = 144012, Miss = 75699, Miss_rate = 0.526, Pending_hits = 430, Reservation_fails = 503
L2_cache_bank[14]: Access = 143439, Miss = 74757, Miss_rate = 0.521, Pending_hits = 429, Reservation_fails = 0
L2_cache_bank[15]: Access = 143988, Miss = 75411, Miss_rate = 0.524, Pending_hits = 463, Reservation_fails = 0
L2_cache_bank[16]: Access = 144339, Miss = 76044, Miss_rate = 0.527, Pending_hits = 496, Reservation_fails = 439
L2_cache_bank[17]: Access = 143775, Miss = 75104, Miss_rate = 0.522, Pending_hits = 456, Reservation_fails = 339
L2_cache_bank[18]: Access = 143749, Miss = 75052, Miss_rate = 0.522, Pending_hits = 395, Reservation_fails = 0
L2_cache_bank[19]: Access = 143963, Miss = 74991, Miss_rate = 0.521, Pending_hits = 428, Reservation_fails = 150
L2_cache_bank[20]: Access = 143627, Miss = 75205, Miss_rate = 0.524, Pending_hits = 427, Reservation_fails = 0
L2_cache_bank[21]: Access = 143621, Miss = 74784, Miss_rate = 0.521, Pending_hits = 502, Reservation_fails = 426
L2_cache_bank[22]: Access = 144446, Miss = 75616, Miss_rate = 0.523, Pending_hits = 424, Reservation_fails = 82
L2_cache_bank[23]: Access = 144181, Miss = 75371, Miss_rate = 0.523, Pending_hits = 430, Reservation_fails = 0
L2_cache_bank[24]: Access = 145510, Miss = 76569, Miss_rate = 0.526, Pending_hits = 394, Reservation_fails = 566
L2_cache_bank[25]: Access = 143942, Miss = 75342, Miss_rate = 0.523, Pending_hits = 429, Reservation_fails = 481
L2_cache_bank[26]: Access = 144983, Miss = 76485, Miss_rate = 0.528, Pending_hits = 423, Reservation_fails = 0
L2_cache_bank[27]: Access = 144208, Miss = 74812, Miss_rate = 0.519, Pending_hits = 456, Reservation_fails = 0
L2_cache_bank[28]: Access = 145227, Miss = 75170, Miss_rate = 0.518, Pending_hits = 368, Reservation_fails = 205
L2_cache_bank[29]: Access = 145178, Miss = 75850, Miss_rate = 0.522, Pending_hits = 417, Reservation_fails = 0
L2_cache_bank[30]: Access = 144908, Miss = 75511, Miss_rate = 0.521, Pending_hits = 438, Reservation_fails = 0
L2_cache_bank[31]: Access = 144785, Miss = 76236, Miss_rate = 0.527, Pending_hits = 467, Reservation_fails = 0
L2_cache_bank[32]: Access = 144238, Miss = 75183, Miss_rate = 0.521, Pending_hits = 392, Reservation_fails = 933
L2_cache_bank[33]: Access = 144159, Miss = 75901, Miss_rate = 0.527, Pending_hits = 452, Reservation_fails = 105
L2_cache_bank[34]: Access = 144503, Miss = 75766, Miss_rate = 0.524, Pending_hits = 368, Reservation_fails = 0
L2_cache_bank[35]: Access = 144306, Miss = 75791, Miss_rate = 0.525, Pending_hits = 405, Reservation_fails = 26
L2_cache_bank[36]: Access = 145198, Miss = 76290, Miss_rate = 0.525, Pending_hits = 387, Reservation_fails = 0
L2_cache_bank[37]: Access = 144749, Miss = 75824, Miss_rate = 0.524, Pending_hits = 409, Reservation_fails = 0
L2_cache_bank[38]: Access = 145418, Miss = 76786, Miss_rate = 0.528, Pending_hits = 465, Reservation_fails = 0
L2_cache_bank[39]: Access = 144579, Miss = 76352, Miss_rate = 0.528, Pending_hits = 500, Reservation_fails = 0
L2_cache_bank[40]: Access = 145094, Miss = 76932, Miss_rate = 0.530, Pending_hits = 463, Reservation_fails = 213
L2_cache_bank[41]: Access = 144038, Miss = 75405, Miss_rate = 0.524, Pending_hits = 455, Reservation_fails = 126
L2_cache_bank[42]: Access = 145064, Miss = 76592, Miss_rate = 0.528, Pending_hits = 467, Reservation_fails = 0
L2_cache_bank[43]: Access = 144419, Miss = 75357, Miss_rate = 0.522, Pending_hits = 475, Reservation_fails = 642
L2_cache_bank[44]: Access = 144947, Miss = 76619, Miss_rate = 0.529, Pending_hits = 445, Reservation_fails = 0
L2_cache_bank[45]: Access = 144570, Miss = 75793, Miss_rate = 0.524, Pending_hits = 453, Reservation_fails = 0
L2_cache_bank[46]: Access = 145246, Miss = 76181, Miss_rate = 0.524, Pending_hits = 472, Reservation_fails = 0
L2_cache_bank[47]: Access = 144632, Miss = 76892, Miss_rate = 0.532, Pending_hits = 520, Reservation_fails = 765
L2_cache_bank[48]: Access = 144544, Miss = 76232, Miss_rate = 0.527, Pending_hits = 447, Reservation_fails = 0
L2_cache_bank[49]: Access = 145354, Miss = 76145, Miss_rate = 0.524, Pending_hits = 411, Reservation_fails = 0
L2_cache_bank[50]: Access = 144388, Miss = 75626, Miss_rate = 0.524, Pending_hits = 404, Reservation_fails = 0
L2_cache_bank[51]: Access = 144894, Miss = 75653, Miss_rate = 0.522, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[52]: Access = 226975, Miss = 153355, Miss_rate = 0.676, Pending_hits = 393, Reservation_fails = 0
L2_cache_bank[53]: Access = 144801, Miss = 76343, Miss_rate = 0.527, Pending_hits = 417, Reservation_fails = 23
L2_cache_bank[54]: Access = 144513, Miss = 75079, Miss_rate = 0.520, Pending_hits = 433, Reservation_fails = 165
L2_cache_bank[55]: Access = 144564, Miss = 75364, Miss_rate = 0.521, Pending_hits = 393, Reservation_fails = 128
L2_cache_bank[56]: Access = 145116, Miss = 75949, Miss_rate = 0.523, Pending_hits = 390, Reservation_fails = 534
L2_cache_bank[57]: Access = 144793, Miss = 76165, Miss_rate = 0.526, Pending_hits = 426, Reservation_fails = 0
L2_cache_bank[58]: Access = 145012, Miss = 76527, Miss_rate = 0.528, Pending_hits = 370, Reservation_fails = 0
L2_cache_bank[59]: Access = 144704, Miss = 76856, Miss_rate = 0.531, Pending_hits = 382, Reservation_fails = 153
L2_cache_bank[60]: Access = 145045, Miss = 77034, Miss_rate = 0.531, Pending_hits = 375, Reservation_fails = 303
L2_cache_bank[61]: Access = 145648, Miss = 76399, Miss_rate = 0.525, Pending_hits = 408, Reservation_fails = 0
L2_cache_bank[62]: Access = 145271, Miss = 77333, Miss_rate = 0.532, Pending_hits = 492, Reservation_fails = 49
L2_cache_bank[63]: Access = 145645, Miss = 77201, Miss_rate = 0.530, Pending_hits = 442, Reservation_fails = 0
L2_total_cache_accesses = 9351566
L2_total_cache_misses = 4950589
L2_total_cache_miss_rate = 0.5294
L2_total_cache_pending_hits = 27859
L2_total_cache_reservation_fails = 9694
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3366553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 958561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8854
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1452848
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1004577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3501
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 620986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1918168
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5802254
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3547232
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8854
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.126
L2_cache_fill_port_util = 0.062

icnt_total_pkts_mem_to_simt=9351566
icnt_total_pkts_simt_to_mem=9350046
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 274.431
	minimum = 5
	maximum = 6520
Network latency average = 215.326
	minimum = 5
	maximum = 5465
Slowest packet = 7581442
Flit latency average = 215.326
	minimum = 5
	maximum = 5465
Slowest flit = 7728953
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.416239
	minimum = 0.331964 (at node 60)
	maximum = 0.550208 (at node 6)
Accepted packet rate average = 0.416239
	minimum = 0.331964 (at node 60)
	maximum = 0.550208 (at node 6)
Injected flit rate average = 0.416239
	minimum = 0.331964 (at node 60)
	maximum = 0.550208 (at node 6)
Accepted flit rate average= 0.416239
	minimum = 0.331964 (at node 60)
	maximum = 0.550208 (at node 6)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 163.146 (17 samples)
	minimum = 5 (17 samples)
	maximum = 1337.47 (17 samples)
Network latency average = 148.044 (17 samples)
	minimum = 5 (17 samples)
	maximum = 1055.06 (17 samples)
Flit latency average = 148.044 (17 samples)
	minimum = 5 (17 samples)
	maximum = 1055.06 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.140608 (17 samples)
	minimum = 0.108426 (17 samples)
	maximum = 0.378645 (17 samples)
Accepted packet rate average = 0.140608 (17 samples)
	minimum = 0.108426 (17 samples)
	maximum = 0.373794 (17 samples)
Injected flit rate average = 0.140608 (17 samples)
	minimum = 0.108426 (17 samples)
	maximum = 0.378645 (17 samples)
Accepted flit rate average = 0.140608 (17 samples)
	minimum = 0.108426 (17 samples)
	maximum = 0.373794 (17 samples)
Injected packet size average = 1 (17 samples)
Accepted packet size average = 1 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 44 min, 10 sec (6250 sec)
gpgpu_simulation_rate = 61299 (inst/sec)
gpgpu_simulation_rate = 96 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949d9c..

GPGPU-Sim PTX: cudaLaunch for 0x0x401829 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 72 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 75 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 35178
gpu_sim_insn = 20701656
gpu_ipc =     588.4830
gpu_tot_sim_cycle = 638989
gpu_tot_sim_insn = 403825576
gpu_tot_ipc =     631.9758
gpu_tot_issued_cta = 35172
gpu_occupancy = 85.1323% 
gpu_tot_occupancy = 76.3884% 
max_total_param_size = 0
gpu_stall_dramfull = 5127593
gpu_stall_icnt2sh    = 106273
partiton_level_parallism =       4.4416
partiton_level_parallism_total  =      14.8771
partiton_level_parallism_util =       4.6153
partiton_level_parallism_util_total  =      16.0206
L2_BW  =     206.8001 GB/Sec
L2_BW_total  =     692.7877 GB/Sec
gpu_total_sim_rate=61841

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14835636
	L1I_total_cache_misses = 19289
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 403994, Miss = 231233, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 95093
	L1D_cache_core[1]: Access = 402571, Miss = 226790, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 61569
	L1D_cache_core[2]: Access = 390779, Miss = 222484, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 54323
	L1D_cache_core[3]: Access = 406846, Miss = 228870, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 68587
	L1D_cache_core[4]: Access = 409013, Miss = 229345, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 59577
	L1D_cache_core[5]: Access = 407879, Miss = 225950, Miss_rate = 0.554, Pending_hits = 0, Reservation_fails = 47130
	L1D_cache_core[6]: Access = 412563, Miss = 229845, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 57192
	L1D_cache_core[7]: Access = 408988, Miss = 230296, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 104451
	L1D_cache_core[8]: Access = 397372, Miss = 227782, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 86455
	L1D_cache_core[9]: Access = 421660, Miss = 228955, Miss_rate = 0.543, Pending_hits = 0, Reservation_fails = 45008
	L1D_cache_core[10]: Access = 406535, Miss = 227805, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 60963
	L1D_cache_core[11]: Access = 418252, Miss = 233197, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 54621
	L1D_cache_core[12]: Access = 406803, Miss = 230108, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 99817
	L1D_cache_core[13]: Access = 402795, Miss = 226277, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 76284
	L1D_cache_core[14]: Access = 403610, Miss = 230819, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 118020
	L1D_cache_core[15]: Access = 410604, Miss = 231905, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 104929
	L1D_cache_core[16]: Access = 412563, Miss = 230677, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 54203
	L1D_cache_core[17]: Access = 404290, Miss = 228925, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 72107
	L1D_cache_core[18]: Access = 401905, Miss = 225592, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 67084
	L1D_cache_core[19]: Access = 401445, Miss = 229394, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 111659
	L1D_cache_core[20]: Access = 409047, Miss = 229119, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 88365
	L1D_cache_core[21]: Access = 402785, Miss = 225800, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 56200
	L1D_cache_core[22]: Access = 402486, Miss = 229535, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 72744
	L1D_cache_core[23]: Access = 402462, Miss = 230512, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 114247
	L1D_cache_core[24]: Access = 406256, Miss = 229791, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 82733
	L1D_cache_core[25]: Access = 408060, Miss = 232275, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 146018
	L1D_cache_core[26]: Access = 418290, Miss = 232550, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 71712
	L1D_cache_core[27]: Access = 411041, Miss = 231122, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 64593
	L1D_cache_core[28]: Access = 405119, Miss = 231479, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 119363
	L1D_cache_core[29]: Access = 405318, Miss = 229076, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 88331
	L1D_cache_core[30]: Access = 404924, Miss = 231043, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 95745
	L1D_cache_core[31]: Access = 400127, Miss = 228445, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 89603
	L1D_cache_core[32]: Access = 408437, Miss = 224548, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 43871
	L1D_cache_core[33]: Access = 407096, Miss = 227759, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 70256
	L1D_cache_core[34]: Access = 405312, Miss = 229686, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 74021
	L1D_cache_core[35]: Access = 409907, Miss = 229675, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 56680
	L1D_cache_core[36]: Access = 405162, Miss = 224560, Miss_rate = 0.554, Pending_hits = 0, Reservation_fails = 52662
	L1D_cache_core[37]: Access = 401048, Miss = 226748, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 65281
	L1D_cache_core[38]: Access = 406848, Miss = 227535, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 59142
	L1D_cache_core[39]: Access = 402450, Miss = 230497, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 109788
	L1D_total_cache_accesses = 16252642
	L1D_total_cache_misses = 9158004
	L1D_total_cache_miss_rate = 0.5635
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3120427
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 3376512
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6496831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4800008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2544322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1283575
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3371392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 597807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3054816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 576105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 19605
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14816347
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12580414
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3376512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3672228
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14835636

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2544322
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 576105
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5760, 5091, 5363, 5492, 5114, 6420, 5284, 5655, 5336, 5719, 5391, 6260, 5332, 5644, 5607, 5296, 5942, 5909, 5484, 5366, 5410, 5503, 5536, 5042, 5526, 5743, 5662, 5918, 5622, 5810, 5997, 5711, 5886, 5587, 5613, 5647, 5484, 5118, 5785, 5612, 6188, 5150, 5755, 5464, 5184, 4880, 5002, 5400, 5916, 5617, 5565, 6123, 5464, 5589, 5549, 5780, 5551, 5578, 5548, 6036, 5667, 5394, 5716, 5371, 
gpgpu_n_tot_thrd_icount = 896842560
gpgpu_n_tot_w_icount = 28026330
gpgpu_n_stall_shd_mem = 12658301
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5833504
gpgpu_n_mem_write_global = 3672228
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 32705293
gpgpu_n_store_insn = 8290708
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 108048384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2257006
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10275955
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8725756	W0_Idle:14263452	W0_Scoreboard:142533582	W1:4963538	W2:2699634	W3:1915802	W4:1531175	W5:1172847	W6:842983	W7:568603	W8:367080	W9:275398	W10:264378	W11:299091	W12:370436	W13:414789	W14:435060	W15:399806	W16:322422	W17:224663	W18:140293	W19:76308	W20:31638	W21:14501	W22:3933	W23:940	W24:151	W25:22	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10690776
single_issue_nums: WS0:7009218	WS1:6998062	WS2:7018354	WS3:7000696	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 46668032 {8:5833504,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 146889120 {40:3672228,}
traffic_breakdown_coretomem[INST_ACC_R] = 3840 {8:480,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 233340160 {40:5833504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 29377824 {8:3672228,}
traffic_breakdown_memtocore[INST_ACC_R] = 76800 {40:1920,}
maxmflatency = 11678 
max_icnt2mem_latency = 9739 
maxmrqlatency = 3777 
max_icnt2sh_latency = 1399 
averagemflatency = 914 
avg_icnt2mem_latency = 396 
avg_mrq_latency = 159 
avg_icnt2sh_latency = 183 
mrq_lat_table:186424 	336344 	108184 	107131 	157428 	434571 	465572 	619417 	569561 	165178 	5024 	189 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2121636 	1731582 	2315815 	2607710 	650350 	59408 	19391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	240 	1014381 	1382301 	799123 	866384 	1253906 	1815007 	1617854 	503871 	202728 	49380 	1117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2106736 	1732559 	892514 	782506 	739023 	816870 	1062140 	1221178 	152366 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	282 	211 	264 	346 	140 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        60        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        65        64        64        64        64        64        64        64        64        65        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        65        64        64        64        64        64        64        64        64        65        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     13767      9520     17490     13809     11720     23387     11344     10435     15214     14045     23902     16996     14279      9263     14237      7876 
dram[1]:     11075      9276     17048     13764     11296     13596      9100     15594     18191      9502     16183     15994     10361     21267      9195     10546 
dram[2]:     10822     14776     11978     10595     13820     12711     16389     12122     11133     10305     16563     16599     11655     12888      9423      8790 
dram[3]:      8819      8999     17460     11301     18263     16130      9204     12015     14667     20173     14997      9841      9776      9959      9171      8085 
dram[4]:     14872     13850     14097     10357     14041     15570      9988     17157     24272     24984     15216     18767     11099     12597     16734      9493 
dram[5]:     11094     12225      8649     17212     14588     16018     11564     12505     25701     14841     10089      8902     10005      8844     11394     11846 
dram[6]:      8896      8630     13487      8982     16318      9198     16404      9313     16272     11220     14055      8830     13672      9722      7970     16171 
dram[7]:      7810     10541     14967      7318      6961      9836     20988     15542     19581     14492     14877     13600      9588     13564      7610      9277 
dram[8]:     13110      8153     17375     13679     13245     16797     12836     16226     14069     15981     10482     17847     10352     19634     15535      8080 
dram[9]:      9203     13903     11326      9592     14945      9029     11871     12280     10802     15751     11627      9913     11515     10430      8605      8633 
dram[10]:     15733      9639      8544     15120     16898     23855     12783     15628     16647     18421     11991      8528     10345      8931     13494     12181 
dram[11]:     13802     13090     20430      9840     15771     15363     13798     15629     17095     21572      9347      9849     13630     13166      6201     16402 
dram[12]:     15683     14372     14941      9978      6740     19124     13472     18049     11693     16600      9998     11689     17892     14483      9971     10612 
dram[13]:     10506     10756     14559     21300     16123     12988     28639     15898     11088     17375     17063     14974     10388     16445     10415      8456 
dram[14]:     14676     16148     11605     12590      8560      9960      9415      9979      9217     24997     13351     17439     10731      9901     14613     11849 
dram[15]:     13250      9644     19623      7719      9105     23778     15582     16545     20880     21814     19242     17518      7986      9312      9817      8682 
dram[16]:     10545      9067      9265     12949     21013     13877     12943     13392     10096     15844     10636     10649     13211      9938      9892      9078 
dram[17]:      8304     11830     14299      7714     15558      8005     16255     14571     18221     12025      8386      9355     11870      9655      9396     11342 
dram[18]:     10286     16254      9235     10605     12441      8797     10829     14461     18453     10767     10051     11333      7585      9442     18784      9641 
dram[19]:     13811      8661      7186     13080     15448     16785     11046     13518     15150     18766     24529     16038      9957     13394     15786     14690 
dram[20]:      8591     16396     16475     14491     15337     18535     16195     12472     16269     11590      9404     16380     11017     10250      7245     12220 
dram[21]:      8084      8215      8439     14378     13868     22828     12008     16232     16418     11273     16631     16765     13873     15954     13608     14043 
dram[22]:     12707     12669     11301      7659     10589     14968     11111     19540      7250     14707     14857      9332     17174     10921      8410     11077 
dram[23]:     12959      9133     12564      7562     18292      9127     15685     21417     15156     11302      9437      9103      8237     12916     16195      9870 
dram[24]:     14509      9276      9870     10256     22316     12910     10131     14882     10384     10404     15928     17914     10651      9632      8617      8518 
dram[25]:     12871     10816     16284     10283     16219      6983     11595     20489     16107     20605     14528     10204     11591      9941      6843      9131 
dram[26]:     10750     12521     13100     13026     16173      9284     16446     14616     10986     12832     12605     14573     11217      9887      5802      9394 
dram[27]:     15625     13060     14312     13732     14996     16166     13114      7960     13014     14557     12937     12702      9810     10760      8716     10556 
dram[28]:      9934      8338      9172     17015      7518     16849     14713     16275     16905     15380     15702     17526      8281      7501     11838      6236 
dram[29]:      8097     14358     10949      9332     11312     14532     13834     18915     24731     17533     10965     15199      8300      9075      6825     14262 
dram[30]:     10431      8273      8819     14072     13904     10873     12634     13360     10207     15984     10658      8665      7953     12185      9696     10776 
dram[31]:     13668     12739     14054     14266      9067     17020     18744     15523     15169     17465     15084     10479     12981      7809     10961     11165 
average row accesses per activate:
dram[0]:  2.666264  2.619329  2.593509  2.594650  2.637363  2.699692  2.595429  2.631918  2.604311  2.620991  2.674593  2.624742  2.600973  2.637734  2.543638  2.629751 
dram[1]:  2.659247  2.615928  2.628300  2.621931  2.641174  2.699871  2.592253  2.581940  2.593117  2.640523  2.580632  2.566747  2.596887  2.618511  2.644301  2.572842 
dram[2]:  2.653170  2.615199  2.648583  2.679487  2.637434  2.749338  2.649472  2.606279  2.602282  2.672844  2.621578  2.585888  2.554361  2.631160  2.635285  2.648470 
dram[3]:  2.588976  2.594000  2.619302  2.692599  2.620907  2.767921  2.683051  2.624101  2.508925  2.641791  2.557515  2.663543  2.600643  2.662157  2.586248  2.613757 
dram[4]:  2.619469  2.527755  2.562140  2.614614  2.713384  2.645075  2.649235  2.668403  2.551360  2.590430  2.680780  2.566007  2.608821  2.609677  2.534040  2.574980 
dram[5]:  2.614115  2.572839  2.612010  2.659081  2.633496  2.677209  2.529686  2.566840  2.588557  2.651893  2.556565  2.609195  2.576328  2.548882  2.597546  2.577842 
dram[6]:  2.571849  2.624104  2.565049  2.702582  2.601555  2.658360  2.561955  2.608598  2.602404  2.684099  2.612333  2.665661  2.537225  2.591966  2.582954  2.569439 
dram[7]:  2.668974  2.604254  2.620765  2.592191  2.598543  2.650553  2.622883  2.541321  2.544397  2.608511  2.583015  2.572513  2.556861  2.594388  2.533610  2.541736 
dram[8]:  2.586319  2.622222  2.638013  2.651235  2.628740  2.621464  2.592751  2.582740  2.607037  2.673675  2.568877  2.600000  2.574630  2.600344  2.642704  2.531211 
dram[9]:  2.609137  2.646397  2.556499  2.664146  2.681046  2.626151  2.560367  2.563581  2.492952  2.612636  2.569792  2.614261  2.553361  2.642174  2.577465  2.615253 
dram[10]:  2.575893  2.568652  2.660026  2.690852  2.628597  2.631530  2.595049  2.596975  2.534206  2.651163  2.642918  2.628117  2.534448  2.619514  2.661046  2.713154 
dram[11]:  2.640830  2.559329  2.621820  2.538853  2.676168  2.722374  2.554677  2.639410  2.586236  2.591139  2.532922  2.603856  2.553430  2.572141  2.554389  2.594456 
dram[12]:  2.593960  2.583232  2.629961  2.636324  2.654395  2.692804  2.534803  2.501106  2.632340  2.592717  2.552956  2.531263  2.531610  2.579035  2.615385  2.609322 
dram[13]:  2.612044  2.610099  2.665100  2.614711  2.627005  2.625171  2.445648  2.549562  2.569038  2.664623  2.562814  2.655233  2.571714  2.665805  2.621022  2.573861 
dram[14]:  2.598277  2.585513  2.569707  2.657016  2.737905  2.669344  2.579108  2.550622  2.601592  2.599665  2.676231  2.566496  2.578574  2.632927  2.590909  2.595913 
dram[15]:  2.615417  2.643836  2.539171  2.640982  2.659991  2.701353  2.594876  2.587281  2.568182  2.604424  2.583973  2.568269  2.609041  2.618383  2.608182  2.593081 
dram[16]:  2.598673  2.599918  2.563536  2.567145  2.700323  2.665760  2.552186  2.591864  2.531539  2.574299  2.560236  2.589904  2.561644  2.593894  2.542259  2.560189 
dram[17]:  2.598080  2.602015  2.568726  2.706450  2.715335  2.665148  2.526789  2.620720  2.577034  2.574113  2.518257  2.555417  2.565800  2.566102  2.565378  2.572204 
dram[18]:  2.657015  2.614815  2.628535  2.676354  2.740861  2.648673  2.552245  2.629383  2.649137  2.572908  2.574199  2.551853  2.548242  2.537098  2.569976  2.625691 
dram[19]:  2.611567  2.593814  2.668478  2.696852  2.649155  2.728384  2.659141  2.636833  2.628096  2.556994  2.599167  2.569787  2.616977  2.585477  2.586420  2.550225 
dram[20]:  2.586800  2.628311  2.606619  2.628584  2.642346  2.651236  2.558009  2.661376  2.567835  2.558762  2.562781  2.620615  2.594460  2.550146  2.584394  2.526118 
dram[21]:  2.579324  2.594197  2.574319  2.632671  2.714930  2.705530  2.648250  2.591598  2.629954  2.579631  2.619856  2.582343  2.567467  2.573114  2.580169  2.545987 
dram[22]:  2.633889  2.613452  2.580535  2.610730  2.684139  2.661614  2.599042  2.621871  2.530604  2.645559  2.615026  2.574873  2.617876  2.547794  2.549838  2.516845 
dram[23]:  2.610795  2.542711  2.663767  2.638442  2.669017  2.619575  2.550731  2.598795  2.542359  2.576230  2.564876  2.628999  2.500799  2.569501  2.595209  2.556010 
dram[24]:  2.590317  2.619848  2.613082  2.581897  2.658942  2.679964  2.546401  2.572043  2.587818  2.601482  2.491942  2.584798  2.563769  2.546117  2.578066  2.580551 
dram[25]:  2.604065  2.580143  2.579147  2.615150  2.612410  2.660309  2.654099  2.606299  2.557533  2.543721  2.532311  2.615385  2.571901  2.555602  2.604886  2.616625 
dram[26]:  2.613890  2.654892  2.548995  2.670420  2.694611  2.656207  2.641117  2.555745  2.557886  2.650688  2.521371  2.609308  2.618399  2.599184  2.633514  2.599582 
dram[27]:  2.639728  2.616838  2.642483  2.563248  2.664501  2.609537  2.599376  2.527623  2.626420  2.578151  2.581346  2.566763  2.551181  2.566916  2.547997  2.605948 
dram[28]:  2.591325  2.625251  2.630849  2.700963  2.746717  2.667564  2.585192  2.541151  2.661545  2.599424  2.642671  2.593033  2.613748  2.603696  2.582476  2.565432 
dram[29]:  2.595411  2.627475  2.766622  2.624110  2.607224  2.680676  2.594409  2.610111  2.588383  2.558382  2.558506  2.577619  2.628294  2.611517  2.595454  2.582314 
dram[30]:  2.620815  2.580836  2.619785  2.686318  2.650202  2.666067  2.590428  2.654809  2.629853  2.615701  2.582700  2.650473  2.603483  2.595770  2.567268  2.625000 
dram[31]:  2.628175  2.660123  2.647084  2.641670  2.632988  2.662138  2.576550  2.592451  2.566600  2.580765  2.549145  2.685039  2.603075  2.617081  2.615702  2.499800 
average row locality = 3155023/1210920 = 2.605476
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5082      5116      5092      4971      4791      4920      4833      4769      4897      4779      4967      4908      4931      4982      4753      4971 
dram[1]:      5055      5154      4987      5073      4731      5102      4859      4787      4933      4954      4770      4934      4827      4960      5057      5005 
dram[2]:      4989      4995      5184      5167      4865      5028      5148      4748      4908      5122      4987      4725      4920      5090      5134      4916 
dram[3]:      5034      4960      4981      5069      5005      4944      4949      4862      4827      4924      4897      4778      4962      5017      4923      4979 
dram[4]:      5004      4757      4852      4957      4811      4734      4887      4778      4792      4914      5004      4763      4834      4954      4746      4833 
dram[5]:      4882      4792      4788      4791      4776      4562      4626      4575      4741      4738      4740      4685      4687      4679      4867      4786 
dram[6]:      4695      4736      4626      4794      4527      4701      4577      4544      4625      4877      4658      4786      4564      4707      4745      4661 
dram[7]:      4723      4771      4658      4687      4535      4594      4474      4477      4468      4698      4719      4709      4633      4616      4663      4727 
dram[8]:      4882      4803      4778      4727      4646      4685      4757      4509      4730      4685      4661      4712      4660      4608      4753      4721 
dram[9]:      4715      4898      4709      4695      4704      4554      4537      4572      4629      4623      4633      4714      4616      4631      4601      4705 
dram[10]:      4871      4667      4852      4688      4621      4506      4594      4478      4522      4600      4754      4732      4730      4680      4698      4749 
dram[11]:      4845      4792      4769      4649      4563      4742      4511      4594      4679      4729      4716      4547      4719      4724      4606      4658 
dram[12]:      4763      4858      4799      4713      4589      4691      4500      4350      4768      4730      4772      4647      4862      4727      4848      4714 
dram[13]:      4896      4853      4908      4722      4736      4570      4537      4505      4716      4666      4658      4621      4910      4757      4817      4623 
dram[14]:      4871      4932      4618      4680      4676      4755      4606      4414      4758      4739      4837      4612      4732      4794      4661      4796 
dram[15]:      4765      4909      4730      4926      4672      4652      4723      4708      4804      4692      4673      4602      4746      4901      4777      4840 
dram[16]:      4853      4910      4695      4604      4677      4728      4457      4606      4598      4696      4649      4749      4693      4764      4631      4488 
dram[17]:      4771      4768      4740      4862      4723      4685      4547      4631      4760      4753      4654      4728      4669      4635      4785      4707 
dram[18]:      5070      4892      4820      4771      4731      4642      4556      4617      4822      4790      4761      4706      4756      4680      4836      4695 
dram[19]:      4910      4880      4984      4931      4624      4823      4687      4744      4711      4693      4797      4820      4884      4754      4768      4756 
dram[20]:      4983      4888      4888      4823      4691      4700      4578      4718      4748      4677      4816      4654      4791      4646      4784      4599 
dram[21]:      4931      4835      4845      4775      4813      4710      4901      4643      4825      4684      4696      4669      4728      4647      4660      4623 
dram[22]:      4983      4953      4776      4794      4748      4777      4702      4626      4772      4780      4730      4683      4888      4734      4864      4711 
dram[23]:      4944      5007      4823      4863      4866      4959      4589      4678      4701      4799      4800      4907      4776      4765      4967      4795 
dram[24]:      4876      5047      4772      4713      4928      4704      4534      4620      4764      4856      4765      4893      4797      4841      4763      4688 
dram[25]:      4901      4975      4779      4750      4656      4657      4731      4611      4740      4693      4635      4810      4764      4656      4745      4883 
dram[26]:      4872      5035      4751      4847      4695      4667      4635      4668      4646      4909      4549      4688      4749      4828      4838      4755 
dram[27]:      4788      4910      4776      4659      4570      4633      4517      4550      4819      4664      4625      4773      4735      4731      4692      4829 
dram[28]:      4990      5017      4779      4894      4698      4734      4511      4590      4764      4838      4661      4703      4904      4831      4806      4808 
dram[29]:      5001      5023      4864      4939      4576      4995      4661      4687      4700      4698      4752      4669      4934      4933      4848      4886 
dram[30]:      5013      5032      4751      4807      4721      4695      4729      4692      4638      4887      4689      4718      4925      4999      4793      4740 
dram[31]:      5060      5040      4960      4888      4889      4879      4760      4747      4846      4812      4920      4702      5046      5009      4838      4798 
total dram reads = 2442685
bank skew: 5184/4350 = 1.19
chip skew: 79926/74152 = 1.08
number of total write accesses:
dram[0]:      1541      1524      1301      1334      1209      1211      1300      1366      1507      1514      1444      1457      1483      1491      1484      1464 
dram[1]:      1516      1514      1384      1335      1209      1186      1365      1389      1472      1510      1439      1488      1512      1547      1485      1494 
dram[2]:      1498      1509      1358      1312      1180      1202      1375      1395      1478      1512      1525      1432      1494      1530      1528      1488 
dram[3]:      1542      1525      1397      1334      1238      1234      1383      1344      1498      1448      1484      1476      1511      1476      1509      1443 
dram[4]:      1508      1527      1374      1305      1210      1228      1344      1370      1492      1474      1454      1457      1495      1518      1470      1486 
dram[5]:      1452      1460      1345      1285      1152      1194      1339      1339      1412      1425      1452      1444      1473      1474      1484      1473 
dram[6]:      1426      1491      1348      1276      1160      1166      1295      1281      1436      1436      1400      1401      1434      1423      1498      1426 
dram[7]:      1445      1474      1299      1288      1174      1163      1257      1335      1435      1432      1364      1393      1460      1486      1443      1424 
dram[8]:      1470      1451      1329      1286      1153      1153      1323      1297      1420      1419      1381      1398      1429      1443      1423      1402 
dram[9]:      1453      1456      1309      1294      1138      1150      1316      1355      1384      1373      1424      1372      1461      1446      1438      1399 
dram[10]:      1476      1413      1290      1283      1133      1136      1276      1360      1479      1442      1404      1381      1487      1468      1457      1418 
dram[11]:      1390      1463      1311      1330      1164      1220      1306      1313      1409      1412      1439      1395      1422      1462      1476      1426 
dram[12]:      1421      1489      1363      1282      1179      1147      1363      1305      1418      1464      1447      1385      1505      1473      1476      1444 
dram[13]:      1480      1453      1331      1250      1159      1187      1335      1308      1424      1420      1462      1417      1527      1433      1442      1423 
dram[14]:      1461      1493      1354      1285      1153      1227      1295      1330      1452      1469      1412      1409      1454      1475      1438      1429 
dram[15]:      1478      1460      1331      1312      1172      1137      1253      1354      1411      1431      1389      1436      1487      1480      1407      1456 
dram[16]:      1415      1465      1337      1303      1180      1150      1265      1319      1422      1454      1429      1459      1478      1438      1445      1467 
dram[17]:      1454      1430      1371      1306      1191      1165      1348      1339      1479      1412      1415      1428      1453      1421      1454      1456 
dram[18]:      1445      1462      1315      1307      1192      1148      1355      1307      1475      1421      1345      1421      1477      1475      1481      1478 
dram[19]:      1457      1493      1399      1323      1175      1204      1320      1384      1444      1431      1441      1440      1436      1477      1517      1464 
dram[20]:      1484      1462      1334      1228      1212      1199      1331      1318      1479      1441      1450      1397      1485      1482      1509      1446 
dram[21]:      1556      1513      1390      1317      1206      1161      1378      1341      1479      1471      1479      1415      1475      1459      1455      1467 
dram[22]:      1499      1497      1296      1289      1192      1193      1268      1344      1471      1445      1431      1404      1497      1503      1429      1415 
dram[23]:      1489      1482      1301      1369      1190      1197      1344      1359      1421      1487      1407      1421      1486      1520      1425      1457 
dram[24]:      1491      1500      1340      1277      1153      1208      1338      1360      1439      1463      1420      1432      1515      1453      1396      1495 
dram[25]:      1505      1496      1331      1257      1154      1201      1323      1347      1439      1445      1478      1412      1460      1503      1439      1444 
dram[26]:      1451      1504      1336      1319      1155      1174      1326      1315      1452      1450      1409      1423      1399      1540      1464      1471 
dram[27]:      1418      1462      1270      1339      1172      1168      1316      1352      1424      1472      1436      1436      1421      1445      1413      1480 
dram[28]:      1522      1512      1293      1275      1158      1212      1285      1369      1472      1476      1433      1401      1484      1509      1472      1426 
dram[29]:      1446      1480      1336      1330      1199      1192      1371      1405      1494      1437      1414      1458      1550      1507      1433      1451 
dram[30]:      1484      1513      1340      1299      1181      1229      1387      1353      1458      1477      1432      1447      1503      1506      1466      1476 
dram[31]:      1563      1464      1303      1312      1209      1196      1349      1366      1532      1467      1486      1436      1558      1518      1492      1459 
total dram writes = 712338
bank skew: 1563/1133 = 1.38
chip skew: 22845/21768 = 1.05
average mf latency per bank:
dram[0]:       2913      2708      2879      2735      2900      2694      2482      2330      2756      2663      2887      2699      2940      2784      2942      2780
dram[1]:       2839      3249      2852      3259      2902      3242      2516      2817      2801      3136      2894      3195      2874      3274      2762      3297
dram[2]:       3128      2898      3042      2884      3065      2785      2591      2473      3006      2768      3085      2970      3129      2848      3085      2906
dram[3]:       2765      2842      2768      2759      2660      2723      2372      2362      2669      2701      2763      2847      2795      2826      2782      2860
dram[4]:       2890      2909      2906      2870      2806      2789      2495      2463      2803      2782      2947      2861      2969      2880      2931      2784
dram[5]:       2735      2725      2793      2778      2678      2750      2368      2370      2662      2739      2687      2763      2714      2766      2691      2709
dram[6]:       2640      2686      2651      2684      2597      2661      2315      2375      2558      2647      2635      2755      2655      2770      2591      2743
dram[7]:       2598      2598      2595      2606      2509      2586      2310      2277      2561      2588      2609      2655      2646      2648      2567      2595
dram[8]:       2771      2602      2756      2575      2739      2503      2419      2278      2732      2522      2827      2639      2935      2671      2818      2588
dram[9]:       2552      2450      2501      2434      2456      2420      2138      2113      2429      2454      2520      2487      2537      2570      2543      2500
dram[10]:       2687      2845      2767      2880      2653      2852      2344      2466      2636      2843      2700      2862      2680      2935      2706      2857
dram[11]:       2646      2717      2652      2713      2587      2599      2304      2372      2565      2714      2647      2854      2634      2769      2631      2789
dram[12]:       2715      2413      2689      2467      2674      2384      2383      2082      2584      2301      2652      2480      2652      2480      2673      2483
dram[13]:       2673      2650      2725      2683      2670      2635      2321      2242      2632      2608      2727      2697      2725      2728      2713      2755
dram[14]:       2716      2471      2768      2544      2670      2501      2432      2226      2626      2456      2749      2567      2834      2531      2800      2525
dram[15]:       2795      2698      2814      2680      2772      2738      2503      2369      2692      2681      2805      2729      2796      2700      2802      2708
dram[16]:       2571      2612      2581      2691      2566      2620      2297      2292      2500      2550      2589      2647      2585      2667      2587      2697
dram[17]:       2507      2602      2481      2641      2396      2584      2120      2278      2354      2555      2494      2601      2497      2659      2471      2597
dram[18]:       2796      2794      2863      2797      2773      2739      2449      2430      2656      2670      2871      2828      2903      2833      2766      2893
dram[19]:       2851      2893      2853      2837      2904      2788      2468      2489      2786      2866      2837      2887      2886      2927      2801      2914
dram[20]:       2690      2473      2691      2529      2727      2494      2408      2148      2655      2424      2734      2519      2705      2516      2689      2491
dram[21]:       3054      2553      3056      2610      3008      2589      2582      2267      2980      2596      3127      2612      3058      2711      3093      2614
dram[22]:       2715      2424      2703      2466      2651      2433      2324      2198      2600      2466      2811      2550      2742      2517      2723      2501
dram[23]:       2863      2829      2903      2859      2898      2782      2513      2449      2846      2816      2915      2928      2900      2956      2880      2937
dram[24]:       2561      2628      2625      2710      2474      2568      2224      2251      2469      2578      2593      2646      2611      2675      2579      2669
dram[25]:       2596      2330      2653      2378      2642      2315      2294      2019      2544      2320      2566      2319      2645      2392      2620      2327
dram[26]:       2807      2642     45519      2666      2750      2641      2411      2270      2624      2606      2797      2766      2828      2759      2765      2696
dram[27]:       2584      2692      2615      2746      2595      2683      2306      2327      2517      2665      2582      2674      2711      2786      2599      2661
dram[28]:       2641      2618      2681      2619      2703      2608      2382      2324      2668      2629      2759      2780      2722      2705      2704      2719
dram[29]:       2685      2690      2725      2692      2688      2618      2332      2308      2698      2673      2752      2740      2772      2705      2723      2678
dram[30]:       2543      2658      2593      2692      2509      2660      2193      2324      2543      2641      2617      2727      2658      2690      2579      2709
dram[31]:       2938      3107      2960      3058      2883      3014      2528      2644      2907      2983      2865      3132      2983      3036      3070      3099
maximum mf latency per bank:
dram[0]:      10038     11141     10287     10779     10464     10304      9955      9430      9582      9944     10349     10659     10203     10783      9852      9682
dram[1]:       9809     10991      9975     10170      9831     10080      9124      9158      9554      9734     10568     10396      9963     10621      9560      9663
dram[2]:      10401     11660     11117     11017     10157     10742      9570      9715     10302      9918     10200     10620     10402     10872     10698      9969
dram[3]:      10400     10720     10500      9892      9966      9618      9314      8756      9678      9530      9993     10309      9830     10159     10131      9759
dram[4]:      10686     11678     10729     10194     10310      9953     10319      9453      9927      9824     10114     10284     10301     10440     10822      9441
dram[5]:      10682     11429     10812     11065     10675     10314      9906      9384     10240     10259     10330     10597     11081     10528     10403     10049
dram[6]:      10451     10560     11424     11106     10793     10225     10100     10347     10006      9965      9988     10547     11542     10666     10510      9862
dram[7]:      11356     11315     11300     10966     11657     10279     10546     10352     10300      9461     10955     10510     10768     10650     10461      9730
dram[8]:      10785     11357     11223     10942     11023     10613     10261     10646     10193      9708     10687     10548     11089     10825     10245     10651
dram[9]:      10569     11345     10934     10848     10884     10504      9794     10087      9968     10251     10676     10713      9869     10822     10014     10518
dram[10]:      10337     11491     11440     11305      9897     10506      9955     10033      9997     10284     11148     10490      9826     11274     10277     10949
dram[11]:      10645     11128     11138     11178      9837     10740      9597     10016      9785     10837     11107     10851      9890     10442     10405     10638
dram[12]:      10579     10670     10528     11328      9829      9841      9712      9466      9564     10099     10536     10670      9884     10378      9990      9855
dram[13]:      10837     10960     10537     10659      9813     10152      9438      9235      9719      9961     10475     10447      9957     10343      9711      9817
dram[14]:      11087     10643     10263     10911      9604     10378     10064     10368      9641     10137     10557     10744      9948     10850     10121      9983
dram[15]:      11082     10177     11374     11073      9975     10519      9855     10391     10299     10404     10669     10283      9932     10715     11330      9904
dram[16]:      10484     10608     10098     10921      9681     10159      9566     10211      9326      9750     10168     10126      9759     10515     10910     10175
dram[17]:      10865     10012     10631     10760      9789     10712      9642      9962      9615     10111      9859     10814      9758     10282     10520     10474
dram[18]:      11218     10149     10818     10018      9720      9844     10093      9478      9289      9888      9748     10551      9916     10389     10287     10225
dram[19]:      10730     10853     11310     11058      9614     10880     10203      9999      9373     10026      9898     11023      9532     10839      9434      9824
dram[20]:      10612     10369     10851     10398      9781      9990     10078     10071      9735      9642     10614     10402      9311     10498      9674      9616
dram[21]:      10606     10340     10299     10837     10301      9874      9828      9641     10052      9488     10542     10153      9748     10588      9821      9640
dram[22]:      10660     10899     10231     10712      9845     10333      9665      9747      9266     10114     10114     10112      9512     10695     10059      9778
dram[23]:      11088     10693     10456     10565     10046     10433      9718     10011     10233     10115     10763     11619     10088     11107     10251     10244
dram[24]:      11291     10043     10603     10234      9946      9719      9671      9765     10059      9585     10489     10440     10781     10359      9539      9049
dram[25]:      10992     11078     10144     11048     10510      9874      9713      9453     10159      9382     10369     10079     10525     10420      9681      9167
dram[26]:      10823     10964     10417     11369      9909     10243      9473      9775      9773      9722     10151     10910     10350     10736      9933      9389
dram[27]:      10695     11049     10589     10678     10108     10453      9642     10052     10046      9936     10673     10186     11027     10570     10193      9177
dram[28]:      11202     11188     10563     11519      9574      9954      9422      9992      9985      9883     10397     10113     11028     10964      9687      9616
dram[29]:      10266     10298     10400      9992      9925     10133      9337      9527      9886      9357     10063      9745     10638     10174     10021      9935
dram[30]:      10778      9911     10716     10378     10358     10497      9849      9682      9893      9689     10495      9818     11119     10467      9812     10454
dram[31]:      11015     10204     11021     10693     10628     10685      9854      9940     10176      9844     10687     10335     10575     10628     10097     10255
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=208845 n_act=38655 n_pre=38639 n_ref_event=0 n_req=101392 n_rd=78762 n_rd_L2_A=0 n_write=0 n_wr_bk=48764 bw_util=0.3416
n_activity=270536 dram_eff=0.4714
bk0: 5082a 219801i bk1: 5116a 221087i bk2: 5092a 229180i bk3: 4971a 230175i bk4: 4791a 239500i bk5: 4920a 239365i bk6: 4833a 234159i bk7: 4769a 233277i bk8: 4897a 222784i bk9: 4779a 225155i bk10: 4967a 225900i bk11: 4908a 227497i bk12: 4931a 224154i bk13: 4982a 222465i bk14: 4753a 224691i bk15: 4971a 224750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618757
Row_Buffer_Locality_read = 0.724106
Row_Buffer_Locality_write = 0.252099
Bank_Level_Parallism = 9.610830
Bank_Level_Parallism_Col = 6.366401
Bank_Level_Parallism_Ready = 2.389277
write_to_read_ratio_blp_rw_average = 0.549489
GrpLevelPara = 3.141031 

BW Util details:
bwutil = 0.341626 
total_CMD = 373291 
util_bw = 127526 
Wasted_Col = 111917 
Wasted_Row = 13408 
Idle = 120440 

BW Util Bottlenecks: 
RCDc_limit = 128383 
RCDWRc_limit = 69491 
WTRc_limit = 67987 
RTWc_limit = 381820 
CCDLc_limit = 72259 
rwq = 0 
CCDLc_limit_alone = 37728 
WTRc_limit_alone = 61965 
RTWc_limit_alone = 353311 

Commands details: 
total_CMD = 373291 
n_nop = 208845 
Read = 78762 
Write = 0 
L2_Alloc = 0 
L2_WB = 48764 
n_act = 38655 
n_pre = 38639 
n_ref = 0 
n_req = 101392 
total_req = 127526 

Dual Bus Interface Util: 
issued_total_row = 77294 
issued_total_col = 127526 
Row_Bus_Util =  0.207061 
CoL_Bus_Util = 0.341626 
Either_Row_CoL_Bus_Util = 0.440530 
Issued_on_Two_Bus_Simul_Util = 0.108157 
issued_two_Eff = 0.245515 
queue_avg = 26.236944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.2369
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=207670 n_act=39011 n_pre=38995 n_ref_event=0 n_req=102033 n_rd=79188 n_rd_L2_A=0 n_write=0 n_wr_bk=49575 bw_util=0.3449
n_activity=271376 dram_eff=0.4745
bk0: 5055a 221410i bk1: 5154a 219926i bk2: 4987a 228764i bk3: 5073a 228528i bk4: 4731a 242353i bk5: 5102a 238702i bk6: 4859a 230039i bk7: 4787a 227201i bk8: 4933a 222681i bk9: 4954a 225082i bk10: 4770a 227895i bk11: 4934a 223503i bk12: 4827a 224801i bk13: 4960a 221439i bk14: 5057a 224229i bk15: 5005a 221045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617663
Row_Buffer_Locality_read = 0.723266
Row_Buffer_Locality_write = 0.251609
Bank_Level_Parallism = 9.632131
Bank_Level_Parallism_Col = 6.369856
Bank_Level_Parallism_Ready = 2.384505
write_to_read_ratio_blp_rw_average = 0.544103
GrpLevelPara = 3.138093 

BW Util details:
bwutil = 0.344940 
total_CMD = 373291 
util_bw = 128763 
Wasted_Col = 112006 
Wasted_Row = 13286 
Idle = 119236 

BW Util Bottlenecks: 
RCDc_limit = 127797 
RCDWRc_limit = 69595 
WTRc_limit = 70675 
RTWc_limit = 378647 
CCDLc_limit = 74012 
rwq = 0 
CCDLc_limit_alone = 38875 
WTRc_limit_alone = 64105 
RTWc_limit_alone = 350080 

Commands details: 
total_CMD = 373291 
n_nop = 207670 
Read = 79188 
Write = 0 
L2_Alloc = 0 
L2_WB = 49575 
n_act = 39011 
n_pre = 38995 
n_ref = 0 
n_req = 102033 
total_req = 128763 

Dual Bus Interface Util: 
issued_total_row = 78006 
issued_total_col = 128763 
Row_Bus_Util =  0.208968 
CoL_Bus_Util = 0.344940 
Either_Row_CoL_Bus_Util = 0.443678 
Issued_on_Two_Bus_Simul_Util = 0.110230 
issued_two_Eff = 0.248447 
queue_avg = 26.514151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5142
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=207283 n_act=38971 n_pre=38955 n_ref_event=0 n_req=102742 n_rd=79926 n_rd_L2_A=0 n_write=0 n_wr_bk=49279 bw_util=0.3461
n_activity=270726 dram_eff=0.4773
bk0: 4989a 221774i bk1: 4995a 222209i bk2: 5184a 227632i bk3: 5167a 230677i bk4: 4865a 239464i bk5: 5028a 239017i bk6: 5148a 227447i bk7: 4748a 229492i bk8: 4908a 227226i bk9: 5122a 222549i bk10: 4987a 220774i bk11: 4725a 229053i bk12: 4920a 222865i bk13: 5090a 220282i bk14: 5134a 221134i bk15: 4916a 225362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620691
Row_Buffer_Locality_read = 0.726334
Row_Buffer_Locality_write = 0.250614
Bank_Level_Parallism = 9.654774
Bank_Level_Parallism_Col = 6.384028
Bank_Level_Parallism_Ready = 2.381022
write_to_read_ratio_blp_rw_average = 0.547740
GrpLevelPara = 3.150827 

BW Util details:
bwutil = 0.346124 
total_CMD = 373291 
util_bw = 129205 
Wasted_Col = 110984 
Wasted_Row = 13410 
Idle = 119692 

BW Util Bottlenecks: 
RCDc_limit = 126659 
RCDWRc_limit = 69260 
WTRc_limit = 69303 
RTWc_limit = 379834 
CCDLc_limit = 72665 
rwq = 0 
CCDLc_limit_alone = 38743 
WTRc_limit_alone = 63137 
RTWc_limit_alone = 352078 

Commands details: 
total_CMD = 373291 
n_nop = 207283 
Read = 79926 
Write = 0 
L2_Alloc = 0 
L2_WB = 49279 
n_act = 38971 
n_pre = 38955 
n_ref = 0 
n_req = 102742 
total_req = 129205 

Dual Bus Interface Util: 
issued_total_row = 77926 
issued_total_col = 129205 
Row_Bus_Util =  0.208754 
CoL_Bus_Util = 0.346124 
Either_Row_CoL_Bus_Util = 0.444715 
Issued_on_Two_Bus_Simul_Util = 0.110163 
issued_two_Eff = 0.247717 
queue_avg = 26.567383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5674
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=207963 n_act=38840 n_pre=38824 n_ref_event=0 n_req=101953 n_rd=79111 n_rd_L2_A=0 n_write=0 n_wr_bk=49431 bw_util=0.3443
n_activity=271723 dram_eff=0.4731
bk0: 5034a 221502i bk1: 4960a 223054i bk2: 4981a 227762i bk3: 5069a 232235i bk4: 5005a 235978i bk5: 4944a 239076i bk6: 4949a 230842i bk7: 4862a 231903i bk8: 4827a 223185i bk9: 4924a 227184i bk10: 4897a 225142i bk11: 4778a 227908i bk12: 4962a 223358i bk13: 5017a 225671i bk14: 4923a 222496i bk15: 4979a 226234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.619040
Row_Buffer_Locality_read = 0.725032
Row_Buffer_Locality_write = 0.251948
Bank_Level_Parallism = 9.558496
Bank_Level_Parallism_Col = 6.328488
Bank_Level_Parallism_Ready = 2.394221
write_to_read_ratio_blp_rw_average = 0.546450
GrpLevelPara = 3.131725 

BW Util details:
bwutil = 0.344348 
total_CMD = 373291 
util_bw = 128542 
Wasted_Col = 112145 
Wasted_Row = 13650 
Idle = 118954 

BW Util Bottlenecks: 
RCDc_limit = 127612 
RCDWRc_limit = 69478 
WTRc_limit = 68609 
RTWc_limit = 377188 
CCDLc_limit = 73239 
rwq = 0 
CCDLc_limit_alone = 38472 
WTRc_limit_alone = 62510 
RTWc_limit_alone = 348520 

Commands details: 
total_CMD = 373291 
n_nop = 207963 
Read = 79111 
Write = 0 
L2_Alloc = 0 
L2_WB = 49431 
n_act = 38840 
n_pre = 38824 
n_ref = 0 
n_req = 101953 
total_req = 128542 

Dual Bus Interface Util: 
issued_total_row = 77664 
issued_total_col = 128542 
Row_Bus_Util =  0.208052 
CoL_Bus_Util = 0.344348 
Either_Row_CoL_Bus_Util = 0.442893 
Issued_on_Two_Bus_Simul_Util = 0.109507 
issued_two_Eff = 0.247254 
queue_avg = 26.256742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.2567
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=209228 n_act=38501 n_pre=38485 n_ref_event=0 n_req=100332 n_rd=77620 n_rd_L2_A=0 n_write=0 n_wr_bk=49257 bw_util=0.3399
n_activity=269027 dram_eff=0.4716
bk0: 5004a 223521i bk1: 4757a 225912i bk2: 4852a 228982i bk3: 4957a 233464i bk4: 4811a 242740i bk5: 4734a 243615i bk6: 4887a 235341i bk7: 4778a 236504i bk8: 4792a 225544i bk9: 4914a 225627i bk10: 5004a 227227i bk11: 4763a 230623i bk12: 4834a 226302i bk13: 4954a 222404i bk14: 4746a 226735i bk15: 4833a 225728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616264
Row_Buffer_Locality_read = 0.725058
Row_Buffer_Locality_write = 0.244452
Bank_Level_Parallism = 9.472063
Bank_Level_Parallism_Col = 6.250102
Bank_Level_Parallism_Ready = 2.346217
write_to_read_ratio_blp_rw_average = 0.546710
GrpLevelPara = 3.118925 

BW Util details:
bwutil = 0.339888 
total_CMD = 373291 
util_bw = 126877 
Wasted_Col = 112697 
Wasted_Row = 13034 
Idle = 120683 

BW Util Bottlenecks: 
RCDc_limit = 127027 
RCDWRc_limit = 70547 
WTRc_limit = 72441 
RTWc_limit = 370370 
CCDLc_limit = 73813 
rwq = 0 
CCDLc_limit_alone = 39345 
WTRc_limit_alone = 65659 
RTWc_limit_alone = 342684 

Commands details: 
total_CMD = 373291 
n_nop = 209228 
Read = 77620 
Write = 0 
L2_Alloc = 0 
L2_WB = 49257 
n_act = 38501 
n_pre = 38485 
n_ref = 0 
n_req = 100332 
total_req = 126877 

Dual Bus Interface Util: 
issued_total_row = 76986 
issued_total_col = 126877 
Row_Bus_Util =  0.206236 
CoL_Bus_Util = 0.339888 
Either_Row_CoL_Bus_Util = 0.439504 
Issued_on_Two_Bus_Simul_Util = 0.106619 
issued_two_Eff = 0.242590 
queue_avg = 25.263470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2635
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=212255 n_act=37699 n_pre=37683 n_ref_event=0 n_req=97918 n_rd=75715 n_rd_L2_A=0 n_write=0 n_wr_bk=48601 bw_util=0.333
n_activity=271017 dram_eff=0.4587
bk0: 4882a 229355i bk1: 4792a 230429i bk2: 4788a 234754i bk3: 4791a 239652i bk4: 4776a 244738i bk5: 4562a 248709i bk6: 4626a 234059i bk7: 4575a 236067i bk8: 4741a 233680i bk9: 4738a 231522i bk10: 4740a 230035i bk11: 4685a 232347i bk12: 4687a 229990i bk13: 4679a 229465i bk14: 4867a 229706i bk15: 4786a 230062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614994
Row_Buffer_Locality_read = 0.723806
Row_Buffer_Locality_write = 0.243931
Bank_Level_Parallism = 9.177876
Bank_Level_Parallism_Col = 6.101517
Bank_Level_Parallism_Ready = 2.372020
write_to_read_ratio_blp_rw_average = 0.543636
GrpLevelPara = 3.062855 

BW Util details:
bwutil = 0.333027 
total_CMD = 373291 
util_bw = 124316 
Wasted_Col = 114238 
Wasted_Row = 14882 
Idle = 119855 

BW Util Bottlenecks: 
RCDc_limit = 126165 
RCDWRc_limit = 69945 
WTRc_limit = 67691 
RTWc_limit = 358209 
CCDLc_limit = 69877 
rwq = 0 
CCDLc_limit_alone = 37402 
WTRc_limit_alone = 61669 
RTWc_limit_alone = 331756 

Commands details: 
total_CMD = 373291 
n_nop = 212255 
Read = 75715 
Write = 0 
L2_Alloc = 0 
L2_WB = 48601 
n_act = 37699 
n_pre = 37683 
n_ref = 0 
n_req = 97918 
total_req = 124316 

Dual Bus Interface Util: 
issued_total_row = 75382 
issued_total_col = 124316 
Row_Bus_Util =  0.201939 
CoL_Bus_Util = 0.333027 
Either_Row_CoL_Bus_Util = 0.431395 
Issued_on_Two_Bus_Simul_Util = 0.103571 
issued_two_Eff = 0.240083 
queue_avg = 24.175419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1754
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=213904 n_act=37082 n_pre=37066 n_ref_event=0 n_req=96720 n_rd=74823 n_rd_L2_A=0 n_write=0 n_wr_bk=47852 bw_util=0.3286
n_activity=269738 dram_eff=0.4548
bk0: 4695a 233387i bk1: 4736a 231895i bk2: 4626a 236440i bk3: 4794a 241240i bk4: 4527a 249788i bk5: 4701a 247265i bk6: 4577a 240898i bk7: 4544a 242508i bk8: 4625a 235147i bk9: 4877a 232350i bk10: 4658a 235686i bk11: 4786a 234152i bk12: 4564a 233752i bk13: 4707a 230601i bk14: 4745a 229229i bk15: 4661a 232324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616605
Row_Buffer_Locality_read = 0.725245
Row_Buffer_Locality_write = 0.245376
Bank_Level_Parallism = 9.052677
Bank_Level_Parallism_Col = 6.036614
Bank_Level_Parallism_Ready = 2.355027
write_to_read_ratio_blp_rw_average = 0.543650
GrpLevelPara = 3.036110 

BW Util details:
bwutil = 0.328631 
total_CMD = 373291 
util_bw = 122675 
Wasted_Col = 115080 
Wasted_Row = 14404 
Idle = 121132 

BW Util Bottlenecks: 
RCDc_limit = 124776 
RCDWRc_limit = 70014 
WTRc_limit = 71443 
RTWc_limit = 352740 
CCDLc_limit = 71192 
rwq = 0 
CCDLc_limit_alone = 37898 
WTRc_limit_alone = 64863 
RTWc_limit_alone = 326026 

Commands details: 
total_CMD = 373291 
n_nop = 213904 
Read = 74823 
Write = 0 
L2_Alloc = 0 
L2_WB = 47852 
n_act = 37082 
n_pre = 37066 
n_ref = 0 
n_req = 96720 
total_req = 122675 

Dual Bus Interface Util: 
issued_total_row = 74148 
issued_total_col = 122675 
Row_Bus_Util =  0.198633 
CoL_Bus_Util = 0.328631 
Either_Row_CoL_Bus_Util = 0.426978 
Issued_on_Two_Bus_Simul_Util = 0.100286 
issued_two_Eff = 0.234875 
queue_avg = 23.415655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4157
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=214642 n_act=37090 n_pre=37074 n_ref_event=0 n_req=96024 n_rd=74152 n_rd_L2_A=0 n_write=0 n_wr_bk=47967 bw_util=0.3271
n_activity=268612 dram_eff=0.4546
bk0: 4723a 234822i bk1: 4771a 230432i bk2: 4658a 239082i bk3: 4687a 241676i bk4: 4535a 248330i bk5: 4594a 247773i bk6: 4474a 245162i bk7: 4477a 238195i bk8: 4468a 235214i bk9: 4698a 233879i bk10: 4719a 236284i bk11: 4709a 232609i bk12: 4633a 233469i bk13: 4616a 232295i bk14: 4663a 231667i bk15: 4727a 232390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613742
Row_Buffer_Locality_read = 0.721289
Row_Buffer_Locality_write = 0.249131
Bank_Level_Parallism = 9.058125
Bank_Level_Parallism_Col = 6.019319
Bank_Level_Parallism_Ready = 2.367658
write_to_read_ratio_blp_rw_average = 0.539334
GrpLevelPara = 3.029021 

BW Util details:
bwutil = 0.327142 
total_CMD = 373291 
util_bw = 122119 
Wasted_Col = 114597 
Wasted_Row = 14484 
Idle = 122091 

BW Util Bottlenecks: 
RCDc_limit = 125553 
RCDWRc_limit = 69280 
WTRc_limit = 68838 
RTWc_limit = 348366 
CCDLc_limit = 68999 
rwq = 0 
CCDLc_limit_alone = 36957 
WTRc_limit_alone = 62507 
RTWc_limit_alone = 322655 

Commands details: 
total_CMD = 373291 
n_nop = 214642 
Read = 74152 
Write = 0 
L2_Alloc = 0 
L2_WB = 47967 
n_act = 37090 
n_pre = 37074 
n_ref = 0 
n_req = 96024 
total_req = 122119 

Dual Bus Interface Util: 
issued_total_row = 74164 
issued_total_col = 122119 
Row_Bus_Util =  0.198676 
CoL_Bus_Util = 0.327142 
Either_Row_CoL_Bus_Util = 0.425001 
Issued_on_Two_Bus_Simul_Util = 0.100817 
issued_two_Eff = 0.237215 
queue_avg = 23.245861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.2459
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=213692 n_act=37242 n_pre=37226 n_ref_event=0 n_req=97094 n_rd=75317 n_rd_L2_A=0 n_write=0 n_wr_bk=47761 bw_util=0.3297
n_activity=268442 dram_eff=0.4585
bk0: 4882a 229556i bk1: 4803a 235536i bk2: 4778a 238936i bk3: 4727a 243342i bk4: 4646a 247627i bk5: 4685a 245173i bk6: 4757a 235725i bk7: 4509a 241148i bk8: 4730a 234306i bk9: 4685a 235021i bk10: 4661a 232684i bk11: 4712a 233044i bk12: 4660a 232058i bk13: 4608a 235175i bk14: 4753a 233271i bk15: 4721a 231368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616434
Row_Buffer_Locality_read = 0.722785
Row_Buffer_Locality_write = 0.248611
Bank_Level_Parallism = 9.101979
Bank_Level_Parallism_Col = 6.046988
Bank_Level_Parallism_Ready = 2.342425
write_to_read_ratio_blp_rw_average = 0.543310
GrpLevelPara = 3.050370 

BW Util details:
bwutil = 0.329711 
total_CMD = 373291 
util_bw = 123078 
Wasted_Col = 114176 
Wasted_Row = 13876 
Idle = 122161 

BW Util Bottlenecks: 
RCDc_limit = 126286 
RCDWRc_limit = 68977 
WTRc_limit = 68908 
RTWc_limit = 349867 
CCDLc_limit = 70307 
rwq = 0 
CCDLc_limit_alone = 37790 
WTRc_limit_alone = 62508 
RTWc_limit_alone = 323750 

Commands details: 
total_CMD = 373291 
n_nop = 213692 
Read = 75317 
Write = 0 
L2_Alloc = 0 
L2_WB = 47761 
n_act = 37242 
n_pre = 37226 
n_ref = 0 
n_req = 97094 
total_req = 123078 

Dual Bus Interface Util: 
issued_total_row = 74468 
issued_total_col = 123078 
Row_Bus_Util =  0.199490 
CoL_Bus_Util = 0.329711 
Either_Row_CoL_Bus_Util = 0.427546 
Issued_on_Two_Bus_Simul_Util = 0.101655 
issued_two_Eff = 0.237765 
queue_avg = 23.787704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7877
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=214101 n_act=37065 n_pre=37049 n_ref_event=0 n_req=96304 n_rd=74536 n_rd_L2_A=0 n_write=0 n_wr_bk=47800 bw_util=0.3277
n_activity=270596 dram_eff=0.4521
bk0: 4715a 231694i bk1: 4898a 229925i bk2: 4709a 236682i bk3: 4695a 241336i bk4: 4704a 248620i bk5: 4554a 248560i bk6: 4537a 239603i bk7: 4572a 236193i bk8: 4629a 234847i bk9: 4623a 236301i bk10: 4633a 235649i bk11: 4714a 237597i bk12: 4616a 231084i bk13: 4631a 235807i bk14: 4601a 232611i bk15: 4705a 234960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615125
Row_Buffer_Locality_read = 0.722537
Row_Buffer_Locality_write = 0.247336
Bank_Level_Parallism = 9.003684
Bank_Level_Parallism_Col = 6.009238
Bank_Level_Parallism_Ready = 2.354785
write_to_read_ratio_blp_rw_average = 0.545266
GrpLevelPara = 3.029306 

BW Util details:
bwutil = 0.327723 
total_CMD = 373291 
util_bw = 122336 
Wasted_Col = 115891 
Wasted_Row = 14724 
Idle = 120340 

BW Util Bottlenecks: 
RCDc_limit = 126277 
RCDWRc_limit = 69642 
WTRc_limit = 70270 
RTWc_limit = 352744 
CCDLc_limit = 70123 
rwq = 0 
CCDLc_limit_alone = 37636 
WTRc_limit_alone = 63838 
RTWc_limit_alone = 326689 

Commands details: 
total_CMD = 373291 
n_nop = 214101 
Read = 74536 
Write = 0 
L2_Alloc = 0 
L2_WB = 47800 
n_act = 37065 
n_pre = 37049 
n_ref = 0 
n_req = 96304 
total_req = 122336 

Dual Bus Interface Util: 
issued_total_row = 74114 
issued_total_col = 122336 
Row_Bus_Util =  0.198542 
CoL_Bus_Util = 0.327723 
Either_Row_CoL_Bus_Util = 0.426450 
Issued_on_Two_Bus_Simul_Util = 0.099815 
issued_two_Eff = 0.234060 
queue_avg = 23.033464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.0335
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=214086 n_act=36891 n_pre=36875 n_ref_event=0 n_req=96645 n_rd=74742 n_rd_L2_A=0 n_write=0 n_wr_bk=48172 bw_util=0.3293
n_activity=269298 dram_eff=0.4564
bk0: 4871a 228014i bk1: 4667a 233619i bk2: 4852a 237794i bk3: 4688a 238562i bk4: 4621a 248532i bk5: 4506a 249283i bk6: 4594a 241281i bk7: 4478a 237110i bk8: 4522a 232379i bk9: 4600a 234217i bk10: 4754a 233503i bk11: 4732a 234756i bk12: 4730a 230442i bk13: 4680a 229670i bk14: 4698a 232798i bk15: 4749a 235378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618283
Row_Buffer_Locality_read = 0.726486
Row_Buffer_Locality_write = 0.249053
Bank_Level_Parallism = 9.111144
Bank_Level_Parallism_Col = 6.104828
Bank_Level_Parallism_Ready = 2.394560
write_to_read_ratio_blp_rw_average = 0.543194
GrpLevelPara = 3.050517 

BW Util details:
bwutil = 0.329271 
total_CMD = 373291 
util_bw = 122914 
Wasted_Col = 114027 
Wasted_Row = 14615 
Idle = 121735 

BW Util Bottlenecks: 
RCDc_limit = 125078 
RCDWRc_limit = 69348 
WTRc_limit = 69845 
RTWc_limit = 355401 
CCDLc_limit = 69940 
rwq = 0 
CCDLc_limit_alone = 36707 
WTRc_limit_alone = 63410 
RTWc_limit_alone = 328603 

Commands details: 
total_CMD = 373291 
n_nop = 214086 
Read = 74742 
Write = 0 
L2_Alloc = 0 
L2_WB = 48172 
n_act = 36891 
n_pre = 36875 
n_ref = 0 
n_req = 96645 
total_req = 122914 

Dual Bus Interface Util: 
issued_total_row = 73766 
issued_total_col = 122914 
Row_Bus_Util =  0.197610 
CoL_Bus_Util = 0.329271 
Either_Row_CoL_Bus_Util = 0.426490 
Issued_on_Two_Bus_Simul_Util = 0.100391 
issued_two_Eff = 0.235388 
queue_avg = 23.492918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4929
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=213618 n_act=37296 n_pre=37280 n_ref_event=0 n_req=96781 n_rd=74843 n_rd_L2_A=0 n_write=0 n_wr_bk=48043 bw_util=0.3292
n_activity=268259 dram_eff=0.4581
bk0: 4845a 232413i bk1: 4792a 231118i bk2: 4769a 237866i bk3: 4649a 239262i bk4: 4563a 249503i bk5: 4742a 247875i bk6: 4511a 237026i bk7: 4594a 241792i bk8: 4679a 236185i bk9: 4729a 232727i bk10: 4716a 229717i bk11: 4547a 238875i bk12: 4719a 231282i bk13: 4724a 231689i bk14: 4606a 231327i bk15: 4658a 232483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614635
Row_Buffer_Locality_read = 0.723421
Row_Buffer_Locality_write = 0.243504
Bank_Level_Parallism = 9.101238
Bank_Level_Parallism_Col = 6.047335
Bank_Level_Parallism_Ready = 2.348551
write_to_read_ratio_blp_rw_average = 0.543617
GrpLevelPara = 3.051758 

BW Util details:
bwutil = 0.329196 
total_CMD = 373291 
util_bw = 122886 
Wasted_Col = 114698 
Wasted_Row = 13843 
Idle = 121864 

BW Util Bottlenecks: 
RCDc_limit = 125673 
RCDWRc_limit = 69824 
WTRc_limit = 70023 
RTWc_limit = 350884 
CCDLc_limit = 69108 
rwq = 0 
CCDLc_limit_alone = 37297 
WTRc_limit_alone = 63581 
RTWc_limit_alone = 325515 

Commands details: 
total_CMD = 373291 
n_nop = 213618 
Read = 74843 
Write = 0 
L2_Alloc = 0 
L2_WB = 48043 
n_act = 37296 
n_pre = 37280 
n_ref = 0 
n_req = 96781 
total_req = 122886 

Dual Bus Interface Util: 
issued_total_row = 74576 
issued_total_col = 122886 
Row_Bus_Util =  0.199780 
CoL_Bus_Util = 0.329196 
Either_Row_CoL_Bus_Util = 0.427744 
Issued_on_Two_Bus_Simul_Util = 0.101232 
issued_two_Eff = 0.236665 
queue_avg = 23.387804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.3878
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=212370 n_act=37628 n_pre=37612 n_ref_event=0 n_req=97492 n_rd=75331 n_rd_L2_A=0 n_write=0 n_wr_bk=48415 bw_util=0.3315
n_activity=269013 dram_eff=0.46
bk0: 4763a 235771i bk1: 4858a 228110i bk2: 4799a 234985i bk3: 4713a 239719i bk4: 4589a 247184i bk5: 4691a 249159i bk6: 4500a 233305i bk7: 4350a 242364i bk8: 4768a 232707i bk9: 4730a 230766i bk10: 4772a 229396i bk11: 4647a 232234i bk12: 4862a 225635i bk13: 4727a 228522i bk14: 4848a 229801i bk15: 4714a 234688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614040
Row_Buffer_Locality_read = 0.722027
Row_Buffer_Locality_write = 0.246965
Bank_Level_Parallism = 9.185134
Bank_Level_Parallism_Col = 6.072821
Bank_Level_Parallism_Ready = 2.357409
write_to_read_ratio_blp_rw_average = 0.541583
GrpLevelPara = 3.053631 

BW Util details:
bwutil = 0.331500 
total_CMD = 373291 
util_bw = 123746 
Wasted_Col = 114782 
Wasted_Row = 13597 
Idle = 121166 

BW Util Bottlenecks: 
RCDc_limit = 127645 
RCDWRc_limit = 70106 
WTRc_limit = 71624 
RTWc_limit = 354673 
CCDLc_limit = 69771 
rwq = 0 
CCDLc_limit_alone = 37625 
WTRc_limit_alone = 65202 
RTWc_limit_alone = 328949 

Commands details: 
total_CMD = 373291 
n_nop = 212370 
Read = 75331 
Write = 0 
L2_Alloc = 0 
L2_WB = 48415 
n_act = 37628 
n_pre = 37612 
n_ref = 0 
n_req = 97492 
total_req = 123746 

Dual Bus Interface Util: 
issued_total_row = 75240 
issued_total_col = 123746 
Row_Bus_Util =  0.201559 
CoL_Bus_Util = 0.331500 
Either_Row_CoL_Bus_Util = 0.431087 
Issued_on_Two_Bus_Simul_Util = 0.101971 
issued_two_Eff = 0.236545 
queue_avg = 23.410982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.411
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=212740 n_act=37498 n_pre=37482 n_ref_event=0 n_req=97546 n_rd=75495 n_rd_L2_A=0 n_write=0 n_wr_bk=48286 bw_util=0.3316
n_activity=269296 dram_eff=0.4596
bk0: 4896a 229738i bk1: 4853a 228986i bk2: 4908a 234868i bk3: 4722a 240571i bk4: 4736a 246716i bk5: 4570a 247386i bk6: 4537a 234636i bk7: 4505a 238194i bk8: 4716a 232848i bk9: 4666a 237362i bk10: 4658a 232631i bk11: 4621a 235561i bk12: 4910a 225952i bk13: 4757a 232319i bk14: 4817a 230820i bk15: 4623a 233483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615587
Row_Buffer_Locality_read = 0.722684
Row_Buffer_Locality_write = 0.248923
Bank_Level_Parallism = 9.160886
Bank_Level_Parallism_Col = 6.081361
Bank_Level_Parallism_Ready = 2.373321
write_to_read_ratio_blp_rw_average = 0.545664
GrpLevelPara = 3.062099 

BW Util details:
bwutil = 0.331594 
total_CMD = 373291 
util_bw = 123781 
Wasted_Col = 114288 
Wasted_Row = 13886 
Idle = 121336 

BW Util Bottlenecks: 
RCDc_limit = 127101 
RCDWRc_limit = 68697 
WTRc_limit = 68453 
RTWc_limit = 353774 
CCDLc_limit = 68681 
rwq = 0 
CCDLc_limit_alone = 36624 
WTRc_limit_alone = 62205 
RTWc_limit_alone = 327965 

Commands details: 
total_CMD = 373291 
n_nop = 212740 
Read = 75495 
Write = 0 
L2_Alloc = 0 
L2_WB = 48286 
n_act = 37498 
n_pre = 37482 
n_ref = 0 
n_req = 97546 
total_req = 123781 

Dual Bus Interface Util: 
issued_total_row = 74980 
issued_total_col = 123781 
Row_Bus_Util =  0.200862 
CoL_Bus_Util = 0.331594 
Either_Row_CoL_Bus_Util = 0.430096 
Issued_on_Two_Bus_Simul_Util = 0.102360 
issued_two_Eff = 0.237993 
queue_avg = 23.536552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5366
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=212758 n_act=37389 n_pre=37373 n_ref_event=0 n_req=97617 n_rd=75481 n_rd_L2_A=0 n_write=0 n_wr_bk=48290 bw_util=0.3316
n_activity=268345 dram_eff=0.4612
bk0: 4871a 229887i bk1: 4932a 229371i bk2: 4618a 236305i bk3: 4680a 242554i bk4: 4676a 250685i bk5: 4755a 242189i bk6: 4606a 238097i bk7: 4414a 239192i bk8: 4758a 232578i bk9: 4739a 231398i bk10: 4837a 232849i bk11: 4612a 233451i bk12: 4732a 230158i bk13: 4794a 231599i bk14: 4661a 236914i bk15: 4796a 231397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616983
Row_Buffer_Locality_read = 0.724460
Row_Buffer_Locality_write = 0.250497
Bank_Level_Parallism = 9.151104
Bank_Level_Parallism_Col = 6.068451
Bank_Level_Parallism_Ready = 2.359745
write_to_read_ratio_blp_rw_average = 0.542359
GrpLevelPara = 3.059197 

BW Util details:
bwutil = 0.331567 
total_CMD = 373291 
util_bw = 123771 
Wasted_Col = 113872 
Wasted_Row = 13873 
Idle = 121775 

BW Util Bottlenecks: 
RCDc_limit = 125881 
RCDWRc_limit = 69177 
WTRc_limit = 69806 
RTWc_limit = 349224 
CCDLc_limit = 69549 
rwq = 0 
CCDLc_limit_alone = 37320 
WTRc_limit_alone = 63383 
RTWc_limit_alone = 323418 

Commands details: 
total_CMD = 373291 
n_nop = 212758 
Read = 75481 
Write = 0 
L2_Alloc = 0 
L2_WB = 48290 
n_act = 37389 
n_pre = 37373 
n_ref = 0 
n_req = 97617 
total_req = 123771 

Dual Bus Interface Util: 
issued_total_row = 74762 
issued_total_col = 123771 
Row_Bus_Util =  0.200278 
CoL_Bus_Util = 0.331567 
Either_Row_CoL_Bus_Util = 0.430048 
Issued_on_Two_Bus_Simul_Util = 0.101797 
issued_two_Eff = 0.236711 
queue_avg = 23.559824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5598
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=212201 n_act=37624 n_pre=37608 n_ref_event=0 n_req=98114 n_rd=76120 n_rd_L2_A=0 n_write=0 n_wr_bk=48173 bw_util=0.333
n_activity=270599 dram_eff=0.4593
bk0: 4765a 228150i bk1: 4909a 229315i bk2: 4730a 235709i bk3: 4926a 233632i bk4: 4672a 247810i bk5: 4652a 247718i bk6: 4723a 239436i bk7: 4708a 236279i bk8: 4804a 231903i bk9: 4692a 232950i bk10: 4673a 234735i bk11: 4602a 233110i bk12: 4746a 229951i bk13: 4901a 229276i bk14: 4777a 233101i bk15: 4840a 226491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616528
Row_Buffer_Locality_read = 0.721939
Row_Buffer_Locality_write = 0.251705
Bank_Level_Parallism = 9.188557
Bank_Level_Parallism_Col = 6.107928
Bank_Level_Parallism_Ready = 2.367615
write_to_read_ratio_blp_rw_average = 0.541050
GrpLevelPara = 3.072777 

BW Util details:
bwutil = 0.332965 
total_CMD = 373291 
util_bw = 124293 
Wasted_Col = 114053 
Wasted_Row = 14273 
Idle = 120672 

BW Util Bottlenecks: 
RCDc_limit = 127613 
RCDWRc_limit = 68622 
WTRc_limit = 71192 
RTWc_limit = 358372 
CCDLc_limit = 70087 
rwq = 0 
CCDLc_limit_alone = 37255 
WTRc_limit_alone = 64787 
RTWc_limit_alone = 331945 

Commands details: 
total_CMD = 373291 
n_nop = 212201 
Read = 76120 
Write = 0 
L2_Alloc = 0 
L2_WB = 48173 
n_act = 37624 
n_pre = 37608 
n_ref = 0 
n_req = 98114 
total_req = 124293 

Dual Bus Interface Util: 
issued_total_row = 75232 
issued_total_col = 124293 
Row_Bus_Util =  0.201537 
CoL_Bus_Util = 0.332965 
Either_Row_CoL_Bus_Util = 0.431540 
Issued_on_Two_Bus_Simul_Util = 0.102963 
issued_two_Eff = 0.238593 
queue_avg = 23.942053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9421
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=213242 n_act=37474 n_pre=37458 n_ref_event=0 n_req=96824 n_rd=74798 n_rd_L2_A=0 n_write=0 n_wr_bk=48317 bw_util=0.3298
n_activity=269767 dram_eff=0.4564
bk0: 4853a 232020i bk1: 4910a 230069i bk2: 4695a 234071i bk3: 4604a 239494i bk4: 4677a 248364i bk5: 4728a 247308i bk6: 4457a 242304i bk7: 4606a 239884i bk8: 4598a 234045i bk9: 4696a 231235i bk10: 4649a 233356i bk11: 4749a 231612i bk12: 4693a 230653i bk13: 4764a 230934i bk14: 4631a 231596i bk15: 4488a 232610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.612968
Row_Buffer_Locality_read = 0.720968
Row_Buffer_Locality_write = 0.246209
Bank_Level_Parallism = 9.093164
Bank_Level_Parallism_Col = 6.036378
Bank_Level_Parallism_Ready = 2.356049
write_to_read_ratio_blp_rw_average = 0.542823
GrpLevelPara = 3.050640 

BW Util details:
bwutil = 0.329810 
total_CMD = 373291 
util_bw = 123115 
Wasted_Col = 115676 
Wasted_Row = 14138 
Idle = 120362 

BW Util Bottlenecks: 
RCDc_limit = 128092 
RCDWRc_limit = 70505 
WTRc_limit = 69820 
RTWc_limit = 354205 
CCDLc_limit = 69856 
rwq = 0 
CCDLc_limit_alone = 37223 
WTRc_limit_alone = 63303 
RTWc_limit_alone = 328089 

Commands details: 
total_CMD = 373291 
n_nop = 213242 
Read = 74798 
Write = 0 
L2_Alloc = 0 
L2_WB = 48317 
n_act = 37474 
n_pre = 37458 
n_ref = 0 
n_req = 96824 
total_req = 123115 

Dual Bus Interface Util: 
issued_total_row = 74932 
issued_total_col = 123115 
Row_Bus_Util =  0.200733 
CoL_Bus_Util = 0.329810 
Either_Row_CoL_Bus_Util = 0.428751 
Issued_on_Two_Bus_Simul_Util = 0.101792 
issued_two_Eff = 0.237415 
queue_avg = 23.407436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4074
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=212409 n_act=37629 n_pre=37613 n_ref_event=0 n_req=97540 n_rd=75418 n_rd_L2_A=0 n_write=0 n_wr_bk=48408 bw_util=0.3317
n_activity=270741 dram_eff=0.4574
bk0: 4771a 231853i bk1: 4768a 232971i bk2: 4740a 230154i bk3: 4862a 239440i bk4: 4723a 246917i bk5: 4685a 246864i bk6: 4547a 236969i bk7: 4631a 237951i bk8: 4760a 227350i bk9: 4753a 232497i bk10: 4654a 232202i bk11: 4728a 231256i bk12: 4669a 230409i bk13: 4635a 230740i bk14: 4785a 228659i bk15: 4707a 229976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614220
Row_Buffer_Locality_read = 0.721777
Row_Buffer_Locality_write = 0.247536
Bank_Level_Parallism = 9.172273
Bank_Level_Parallism_Col = 6.108665
Bank_Level_Parallism_Ready = 2.379783
write_to_read_ratio_blp_rw_average = 0.542651
GrpLevelPara = 3.059205 

BW Util details:
bwutil = 0.331714 
total_CMD = 373291 
util_bw = 123826 
Wasted_Col = 115300 
Wasted_Row = 14245 
Idle = 119920 

BW Util Bottlenecks: 
RCDc_limit = 128383 
RCDWRc_limit = 69810 
WTRc_limit = 70543 
RTWc_limit = 358599 
CCDLc_limit = 69959 
rwq = 0 
CCDLc_limit_alone = 37167 
WTRc_limit_alone = 63946 
RTWc_limit_alone = 332404 

Commands details: 
total_CMD = 373291 
n_nop = 212409 
Read = 75418 
Write = 0 
L2_Alloc = 0 
L2_WB = 48408 
n_act = 37629 
n_pre = 37613 
n_ref = 0 
n_req = 97540 
total_req = 123826 

Dual Bus Interface Util: 
issued_total_row = 75242 
issued_total_col = 123826 
Row_Bus_Util =  0.201564 
CoL_Bus_Util = 0.331714 
Either_Row_CoL_Bus_Util = 0.430983 
Issued_on_Two_Bus_Simul_Util = 0.102296 
issued_two_Eff = 0.237354 
queue_avg = 23.610661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.6107
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=211910 n_act=37648 n_pre=37632 n_ref_event=0 n_req=98249 n_rd=76145 n_rd_L2_A=0 n_write=0 n_wr_bk=48472 bw_util=0.3338
n_activity=269490 dram_eff=0.4624
bk0: 5070a 228240i bk1: 4892a 229273i bk2: 4820a 236643i bk3: 4771a 237402i bk4: 4731a 246399i bk5: 4642a 247294i bk6: 4556a 237578i bk7: 4617a 239733i bk8: 4822a 231342i bk9: 4790a 231254i bk10: 4761a 233416i bk11: 4706a 231173i bk12: 4756a 225508i bk13: 4680a 229656i bk14: 4836a 227731i bk15: 4695a 229809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616810
Row_Buffer_Locality_read = 0.723921
Row_Buffer_Locality_write = 0.247828
Bank_Level_Parallism = 9.221892
Bank_Level_Parallism_Col = 6.140260
Bank_Level_Parallism_Ready = 2.358217
write_to_read_ratio_blp_rw_average = 0.543904
GrpLevelPara = 3.076128 

BW Util details:
bwutil = 0.333833 
total_CMD = 373291 
util_bw = 124617 
Wasted_Col = 113899 
Wasted_Row = 13976 
Idle = 120799 

BW Util Bottlenecks: 
RCDc_limit = 126861 
RCDWRc_limit = 69421 
WTRc_limit = 71596 
RTWc_limit = 360220 
CCDLc_limit = 71204 
rwq = 0 
CCDLc_limit_alone = 37747 
WTRc_limit_alone = 64980 
RTWc_limit_alone = 333379 

Commands details: 
total_CMD = 373291 
n_nop = 211910 
Read = 76145 
Write = 0 
L2_Alloc = 0 
L2_WB = 48472 
n_act = 37648 
n_pre = 37632 
n_ref = 0 
n_req = 98249 
total_req = 124617 

Dual Bus Interface Util: 
issued_total_row = 75280 
issued_total_col = 124617 
Row_Bus_Util =  0.201666 
CoL_Bus_Util = 0.333833 
Either_Row_CoL_Bus_Util = 0.432320 
Issued_on_Two_Bus_Simul_Util = 0.103180 
issued_two_Eff = 0.238665 
queue_avg = 24.186785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1868
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=210897 n_act=37854 n_pre=37838 n_ref_event=0 n_req=99171 n_rd=76766 n_rd_L2_A=0 n_write=0 n_wr_bk=48816 bw_util=0.3364
n_activity=270051 dram_eff=0.465
bk0: 4910a 231491i bk1: 4880a 228854i bk2: 4984a 229271i bk3: 4931a 236907i bk4: 4624a 246600i bk5: 4823a 244334i bk6: 4687a 237678i bk7: 4744a 234714i bk8: 4711a 232496i bk9: 4693a 229648i bk10: 4797a 229079i bk11: 4820a 228680i bk12: 4884a 229447i bk13: 4754a 229238i bk14: 4768a 225268i bk15: 4756a 230036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618296
Row_Buffer_Locality_read = 0.726415
Row_Buffer_Locality_write = 0.247846
Bank_Level_Parallism = 9.296589
Bank_Level_Parallism_Col = 6.165841
Bank_Level_Parallism_Ready = 2.370029
write_to_read_ratio_blp_rw_average = 0.545129
GrpLevelPara = 3.078175 

BW Util details:
bwutil = 0.336419 
total_CMD = 373291 
util_bw = 125582 
Wasted_Col = 113525 
Wasted_Row = 13468 
Idle = 120716 

BW Util Bottlenecks: 
RCDc_limit = 125526 
RCDWRc_limit = 69783 
WTRc_limit = 71397 
RTWc_limit = 361758 
CCDLc_limit = 71024 
rwq = 0 
CCDLc_limit_alone = 37416 
WTRc_limit_alone = 64797 
RTWc_limit_alone = 334750 

Commands details: 
total_CMD = 373291 
n_nop = 210897 
Read = 76766 
Write = 0 
L2_Alloc = 0 
L2_WB = 48816 
n_act = 37854 
n_pre = 37838 
n_ref = 0 
n_req = 99171 
total_req = 125582 

Dual Bus Interface Util: 
issued_total_row = 75692 
issued_total_col = 125582 
Row_Bus_Util =  0.202769 
CoL_Bus_Util = 0.336419 
Either_Row_CoL_Bus_Util = 0.435033 
Issued_on_Two_Bus_Simul_Util = 0.104155 
issued_two_Eff = 0.239418 
queue_avg = 24.525957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.526
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=211716 n_act=37862 n_pre=37846 n_ref_event=0 n_req=98241 n_rd=75984 n_rd_L2_A=0 n_write=0 n_wr_bk=48673 bw_util=0.3339
n_activity=269603 dram_eff=0.4624
bk0: 4983a 225382i bk1: 4888a 229191i bk2: 4888a 233700i bk3: 4823a 237801i bk4: 4691a 246410i bk5: 4700a 243049i bk6: 4578a 237193i bk7: 4718a 237011i bk8: 4748a 227318i bk9: 4677a 229597i bk10: 4816a 228955i bk11: 4654a 233962i bk12: 4791a 227237i bk13: 4646a 228277i bk14: 4784a 227132i bk15: 4599a 231159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614601
Row_Buffer_Locality_read = 0.722639
Row_Buffer_Locality_write = 0.245765
Bank_Level_Parallism = 9.306741
Bank_Level_Parallism_Col = 6.179982
Bank_Level_Parallism_Ready = 2.370681
write_to_read_ratio_blp_rw_average = 0.546225
GrpLevelPara = 3.075532 

BW Util details:
bwutil = 0.333941 
total_CMD = 373291 
util_bw = 124657 
Wasted_Col = 113923 
Wasted_Row = 13659 
Idle = 121052 

BW Util Bottlenecks: 
RCDc_limit = 127253 
RCDWRc_limit = 69676 
WTRc_limit = 69304 
RTWc_limit = 362005 
CCDLc_limit = 71343 
rwq = 0 
CCDLc_limit_alone = 37782 
WTRc_limit_alone = 62896 
RTWc_limit_alone = 334852 

Commands details: 
total_CMD = 373291 
n_nop = 211716 
Read = 75984 
Write = 0 
L2_Alloc = 0 
L2_WB = 48673 
n_act = 37862 
n_pre = 37846 
n_ref = 0 
n_req = 98241 
total_req = 124657 

Dual Bus Interface Util: 
issued_total_row = 75708 
issued_total_col = 124657 
Row_Bus_Util =  0.202812 
CoL_Bus_Util = 0.333941 
Either_Row_CoL_Bus_Util = 0.432839 
Issued_on_Two_Bus_Simul_Util = 0.103914 
issued_two_Eff = 0.240074 
queue_avg = 23.985018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.985
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=211686 n_act=37812 n_pre=37796 n_ref_event=0 n_req=98547 n_rd=75985 n_rd_L2_A=0 n_write=0 n_wr_bk=48897 bw_util=0.3345
n_activity=268992 dram_eff=0.4643
bk0: 4931a 224547i bk1: 4835a 228728i bk2: 4845a 230365i bk3: 4775a 236276i bk4: 4813a 245905i bk5: 4710a 246811i bk6: 4901a 231765i bk7: 4643a 237076i bk8: 4825a 229092i bk9: 4684a 230972i bk10: 4696a 230318i bk11: 4669a 232430i bk12: 4728a 228342i bk13: 4647a 230982i bk14: 4660a 228514i bk15: 4623a 231173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616305
Row_Buffer_Locality_read = 0.724222
Row_Buffer_Locality_write = 0.252859
Bank_Level_Parallism = 9.338213
Bank_Level_Parallism_Col = 6.196588
Bank_Level_Parallism_Ready = 2.382313
write_to_read_ratio_blp_rw_average = 0.547473
GrpLevelPara = 3.095885 

BW Util details:
bwutil = 0.334543 
total_CMD = 373291 
util_bw = 124882 
Wasted_Col = 112870 
Wasted_Row = 13678 
Idle = 121861 

BW Util Bottlenecks: 
RCDc_limit = 125591 
RCDWRc_limit = 70430 
WTRc_limit = 70881 
RTWc_limit = 362666 
CCDLc_limit = 70927 
rwq = 0 
CCDLc_limit_alone = 37645 
WTRc_limit_alone = 64318 
RTWc_limit_alone = 335947 

Commands details: 
total_CMD = 373291 
n_nop = 211686 
Read = 75985 
Write = 0 
L2_Alloc = 0 
L2_WB = 48897 
n_act = 37812 
n_pre = 37796 
n_ref = 0 
n_req = 98547 
total_req = 124882 

Dual Bus Interface Util: 
issued_total_row = 75608 
issued_total_col = 124882 
Row_Bus_Util =  0.202544 
CoL_Bus_Util = 0.334543 
Either_Row_CoL_Bus_Util = 0.432920 
Issued_on_Two_Bus_Simul_Util = 0.104168 
issued_two_Eff = 0.240618 
queue_avg = 24.551096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5511
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=211514 n_act=37971 n_pre=37955 n_ref_event=0 n_req=98694 n_rd=76521 n_rd_L2_A=0 n_write=0 n_wr_bk=48452 bw_util=0.3348
n_activity=271143 dram_eff=0.4609
bk0: 4983a 226769i bk1: 4953a 225887i bk2: 4776a 238749i bk3: 4794a 237357i bk4: 4748a 243961i bk5: 4777a 244867i bk6: 4702a 239521i bk7: 4626a 236492i bk8: 4772a 227763i bk9: 4780a 229069i bk10: 4730a 230568i bk11: 4683a 231631i bk12: 4888a 229819i bk13: 4734a 228384i bk14: 4864a 229023i bk15: 4711a 230576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615265
Row_Buffer_Locality_read = 0.722508
Row_Buffer_Locality_write = 0.245163
Bank_Level_Parallism = 9.227058
Bank_Level_Parallism_Col = 6.120799
Bank_Level_Parallism_Ready = 2.357093
write_to_read_ratio_blp_rw_average = 0.542170
GrpLevelPara = 3.068925 

BW Util details:
bwutil = 0.334787 
total_CMD = 373291 
util_bw = 124973 
Wasted_Col = 114696 
Wasted_Row = 14032 
Idle = 119590 

BW Util Bottlenecks: 
RCDc_limit = 128162 
RCDWRc_limit = 69521 
WTRc_limit = 69545 
RTWc_limit = 360488 
CCDLc_limit = 71389 
rwq = 0 
CCDLc_limit_alone = 37894 
WTRc_limit_alone = 63158 
RTWc_limit_alone = 333380 

Commands details: 
total_CMD = 373291 
n_nop = 211514 
Read = 76521 
Write = 0 
L2_Alloc = 0 
L2_WB = 48452 
n_act = 37971 
n_pre = 37955 
n_ref = 0 
n_req = 98694 
total_req = 124973 

Dual Bus Interface Util: 
issued_total_row = 75926 
issued_total_col = 124973 
Row_Bus_Util =  0.203396 
CoL_Bus_Util = 0.334787 
Either_Row_CoL_Bus_Util = 0.433380 
Issued_on_Two_Bus_Simul_Util = 0.104803 
issued_two_Eff = 0.241827 
queue_avg = 24.255844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2558
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=209930 n_act=38479 n_pre=38463 n_ref_event=0 n_req=99594 n_rd=77239 n_rd_L2_A=0 n_write=0 n_wr_bk=48832 bw_util=0.3377
n_activity=270613 dram_eff=0.4659
bk0: 4944a 227315i bk1: 5007a 222813i bk2: 4823a 237403i bk3: 4863a 235498i bk4: 4866a 241529i bk5: 4959a 238483i bk6: 4589a 234474i bk7: 4678a 233537i bk8: 4701a 229586i bk9: 4799a 225222i bk10: 4800a 230957i bk11: 4907a 228075i bk12: 4776a 224590i bk13: 4765a 224698i bk14: 4967a 229204i bk15: 4795a 224935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613641
Row_Buffer_Locality_read = 0.720012
Row_Buffer_Locality_write = 0.246119
Bank_Level_Parallism = 9.428727
Bank_Level_Parallism_Col = 6.223409
Bank_Level_Parallism_Ready = 2.379794
write_to_read_ratio_blp_rw_average = 0.544363
GrpLevelPara = 3.104546 

BW Util details:
bwutil = 0.337728 
total_CMD = 373291 
util_bw = 126071 
Wasted_Col = 113541 
Wasted_Row = 13225 
Idle = 120454 

BW Util Bottlenecks: 
RCDc_limit = 129296 
RCDWRc_limit = 70064 
WTRc_limit = 71267 
RTWc_limit = 368848 
CCDLc_limit = 72854 
rwq = 0 
CCDLc_limit_alone = 38490 
WTRc_limit_alone = 64730 
RTWc_limit_alone = 341021 

Commands details: 
total_CMD = 373291 
n_nop = 209930 
Read = 77239 
Write = 0 
L2_Alloc = 0 
L2_WB = 48832 
n_act = 38479 
n_pre = 38463 
n_ref = 0 
n_req = 99594 
total_req = 126071 

Dual Bus Interface Util: 
issued_total_row = 76942 
issued_total_col = 126071 
Row_Bus_Util =  0.206118 
CoL_Bus_Util = 0.337728 
Either_Row_CoL_Bus_Util = 0.437624 
Issued_on_Two_Bus_Simul_Util = 0.106223 
issued_two_Eff = 0.242726 
queue_avg = 24.994614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9946
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=210640 n_act=38214 n_pre=38198 n_ref_event=0 n_req=98841 n_rd=76561 n_rd_L2_A=0 n_write=0 n_wr_bk=48668 bw_util=0.3355
n_activity=270496 dram_eff=0.463
bk0: 4876a 229181i bk1: 5047a 223760i bk2: 4772a 235991i bk3: 4713a 239564i bk4: 4928a 244140i bk5: 4704a 244637i bk6: 4534a 240073i bk7: 4620a 237261i bk8: 4764a 233818i bk9: 4856a 227757i bk10: 4765a 229130i bk11: 4893a 229573i bk12: 4797a 228699i bk13: 4841a 228605i bk14: 4763a 232506i bk15: 4688a 229190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613379
Row_Buffer_Locality_read = 0.719910
Row_Buffer_Locality_write = 0.247307
Bank_Level_Parallism = 9.240047
Bank_Level_Parallism_Col = 6.101086
Bank_Level_Parallism_Ready = 2.366233
write_to_read_ratio_blp_rw_average = 0.538760
GrpLevelPara = 3.078470 

BW Util details:
bwutil = 0.335473 
total_CMD = 373291 
util_bw = 125229 
Wasted_Col = 113912 
Wasted_Row = 13846 
Idle = 120304 

BW Util Bottlenecks: 
RCDc_limit = 128757 
RCDWRc_limit = 70352 
WTRc_limit = 71343 
RTWc_limit = 355733 
CCDLc_limit = 70039 
rwq = 0 
CCDLc_limit_alone = 37623 
WTRc_limit_alone = 64987 
RTWc_limit_alone = 329673 

Commands details: 
total_CMD = 373291 
n_nop = 210640 
Read = 76561 
Write = 0 
L2_Alloc = 0 
L2_WB = 48668 
n_act = 38214 
n_pre = 38198 
n_ref = 0 
n_req = 98841 
total_req = 125229 

Dual Bus Interface Util: 
issued_total_row = 76412 
issued_total_col = 125229 
Row_Bus_Util =  0.204698 
CoL_Bus_Util = 0.335473 
Either_Row_CoL_Bus_Util = 0.435722 
Issued_on_Two_Bus_Simul_Util = 0.104449 
issued_two_Eff = 0.239716 
queue_avg = 23.666807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.6668
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=211682 n_act=37871 n_pre=37855 n_ref_event=0 n_req=98220 n_rd=75986 n_rd_L2_A=0 n_write=0 n_wr_bk=48359 bw_util=0.3331
n_activity=271403 dram_eff=0.4582
bk0: 4901a 227799i bk1: 4975a 224332i bk2: 4779a 233236i bk3: 4750a 241300i bk4: 4656a 247515i bk5: 4657a 246417i bk6: 4731a 237678i bk7: 4611a 235549i bk8: 4740a 231756i bk9: 4693a 229884i bk10: 4635a 227878i bk11: 4810a 233938i bk12: 4764a 229850i bk13: 4656a 228180i bk14: 4745a 230917i bk15: 4883a 232851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614427
Row_Buffer_Locality_read = 0.721817
Row_Buffer_Locality_write = 0.247414
Bank_Level_Parallism = 9.181746
Bank_Level_Parallism_Col = 6.094174
Bank_Level_Parallism_Ready = 2.353701
write_to_read_ratio_blp_rw_average = 0.544485
GrpLevelPara = 3.063510 

BW Util details:
bwutil = 0.333105 
total_CMD = 373291 
util_bw = 124345 
Wasted_Col = 115143 
Wasted_Row = 14472 
Idle = 119331 

BW Util Bottlenecks: 
RCDc_limit = 128450 
RCDWRc_limit = 70311 
WTRc_limit = 67468 
RTWc_limit = 361898 
CCDLc_limit = 70090 
rwq = 0 
CCDLc_limit_alone = 37398 
WTRc_limit_alone = 61473 
RTWc_limit_alone = 335201 

Commands details: 
total_CMD = 373291 
n_nop = 211682 
Read = 75986 
Write = 0 
L2_Alloc = 0 
L2_WB = 48359 
n_act = 37871 
n_pre = 37855 
n_ref = 0 
n_req = 98220 
total_req = 124345 

Dual Bus Interface Util: 
issued_total_row = 75726 
issued_total_col = 124345 
Row_Bus_Util =  0.202861 
CoL_Bus_Util = 0.333105 
Either_Row_CoL_Bus_Util = 0.432930 
Issued_on_Two_Bus_Simul_Util = 0.103035 
issued_two_Eff = 0.237994 
queue_avg = 23.958363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9584
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=211751 n_act=37621 n_pre=37605 n_ref_event=0 n_req=98320 n_rd=76132 n_rd_L2_A=0 n_write=0 n_wr_bk=48665 bw_util=0.3343
n_activity=275504 dram_eff=0.453
bk0: 4872a 227724i bk1: 5035a 226271i bk2: 4751a 232417i bk3: 4847a 234575i bk4: 4695a 248448i bk5: 4667a 244875i bk6: 4635a 238056i bk7: 4668a 234981i bk8: 4646a 225785i bk9: 4909a 231145i bk10: 4549a 233524i bk11: 4688a 232335i bk12: 4749a 232157i bk13: 4828a 226211i bk14: 4838a 227896i bk15: 4755a 228850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617362
Row_Buffer_Locality_read = 0.724794
Row_Buffer_Locality_write = 0.248738
Bank_Level_Parallism = 9.227476
Bank_Level_Parallism_Col = 6.169142
Bank_Level_Parallism_Ready = 2.371812
write_to_read_ratio_blp_rw_average = 0.548809
GrpLevelPara = 3.069247 

BW Util details:
bwutil = 0.334316 
total_CMD = 373291 
util_bw = 124797 
Wasted_Col = 114964 
Wasted_Row = 14450 
Idle = 119080 

BW Util Bottlenecks: 
RCDc_limit = 127303 
RCDWRc_limit = 68931 
WTRc_limit = 71129 
RTWc_limit = 367303 
CCDLc_limit = 72498 
rwq = 0 
CCDLc_limit_alone = 37913 
WTRc_limit_alone = 64485 
RTWc_limit_alone = 339362 

Commands details: 
total_CMD = 373291 
n_nop = 211751 
Read = 76132 
Write = 0 
L2_Alloc = 0 
L2_WB = 48665 
n_act = 37621 
n_pre = 37605 
n_ref = 0 
n_req = 98320 
total_req = 124797 

Dual Bus Interface Util: 
issued_total_row = 75226 
issued_total_col = 124797 
Row_Bus_Util =  0.201521 
CoL_Bus_Util = 0.334316 
Either_Row_CoL_Bus_Util = 0.432745 
Issued_on_Two_Bus_Simul_Util = 0.103091 
issued_two_Eff = 0.238226 
queue_avg = 24.266489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2665
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=212967 n_act=37531 n_pre=37515 n_ref_event=0 n_req=97295 n_rd=75271 n_rd_L2_A=0 n_write=0 n_wr_bk=48089 bw_util=0.3305
n_activity=269233 dram_eff=0.4582
bk0: 4788a 232743i bk1: 4910a 229697i bk2: 4776a 237886i bk3: 4659a 235565i bk4: 4570a 248698i bk5: 4633a 245411i bk6: 4517a 240235i bk7: 4550a 235603i bk8: 4819a 233508i bk9: 4664a 230545i bk10: 4625a 232910i bk11: 4773a 229903i bk12: 4735a 231172i bk13: 4731a 229548i bk14: 4692a 231386i bk15: 4829a 228944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614256
Row_Buffer_Locality_read = 0.721619
Row_Buffer_Locality_write = 0.247321
Bank_Level_Parallism = 9.196842
Bank_Level_Parallism_Col = 6.120594
Bank_Level_Parallism_Ready = 2.369066
write_to_read_ratio_blp_rw_average = 0.545481
GrpLevelPara = 3.056604 

BW Util details:
bwutil = 0.330466 
total_CMD = 373291 
util_bw = 123360 
Wasted_Col = 114324 
Wasted_Row = 14163 
Idle = 121444 

BW Util Bottlenecks: 
RCDc_limit = 126904 
RCDWRc_limit = 69021 
WTRc_limit = 68294 
RTWc_limit = 357576 
CCDLc_limit = 70650 
rwq = 0 
CCDLc_limit_alone = 37819 
WTRc_limit_alone = 61874 
RTWc_limit_alone = 331165 

Commands details: 
total_CMD = 373291 
n_nop = 212967 
Read = 75271 
Write = 0 
L2_Alloc = 0 
L2_WB = 48089 
n_act = 37531 
n_pre = 37515 
n_ref = 0 
n_req = 97295 
total_req = 123360 

Dual Bus Interface Util: 
issued_total_row = 75046 
issued_total_col = 123360 
Row_Bus_Util =  0.201039 
CoL_Bus_Util = 0.330466 
Either_Row_CoL_Bus_Util = 0.429488 
Issued_on_Two_Bus_Simul_Util = 0.102017 
issued_two_Eff = 0.237531 
queue_avg = 23.756172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7562
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=211739 n_act=37712 n_pre=37696 n_ref_event=0 n_req=98827 n_rd=76528 n_rd_L2_A=0 n_write=0 n_wr_bk=48503 bw_util=0.3349
n_activity=268529 dram_eff=0.4656
bk0: 4990a 223955i bk1: 5017a 226654i bk2: 4779a 237509i bk3: 4894a 239964i bk4: 4698a 247558i bk5: 4734a 242671i bk6: 4511a 242100i bk7: 4590a 232397i bk8: 4764a 231337i bk9: 4838a 226683i bk10: 4661a 232466i bk11: 4703a 231518i bk12: 4904a 229148i bk13: 4831a 226268i bk14: 4806a 227932i bk15: 4808a 229096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618404
Row_Buffer_Locality_read = 0.725669
Row_Buffer_Locality_write = 0.250280
Bank_Level_Parallism = 9.329848
Bank_Level_Parallism_Col = 6.183223
Bank_Level_Parallism_Ready = 2.353656
write_to_read_ratio_blp_rw_average = 0.546393
GrpLevelPara = 3.089069 

BW Util details:
bwutil = 0.334942 
total_CMD = 373291 
util_bw = 125031 
Wasted_Col = 112822 
Wasted_Row = 13408 
Idle = 122030 

BW Util Bottlenecks: 
RCDc_limit = 125585 
RCDWRc_limit = 69550 
WTRc_limit = 69336 
RTWc_limit = 362437 
CCDLc_limit = 72269 
rwq = 0 
CCDLc_limit_alone = 38863 
WTRc_limit_alone = 63208 
RTWc_limit_alone = 335159 

Commands details: 
total_CMD = 373291 
n_nop = 211739 
Read = 76528 
Write = 0 
L2_Alloc = 0 
L2_WB = 48503 
n_act = 37712 
n_pre = 37696 
n_ref = 0 
n_req = 98827 
total_req = 125031 

Dual Bus Interface Util: 
issued_total_row = 75408 
issued_total_col = 125031 
Row_Bus_Util =  0.202009 
CoL_Bus_Util = 0.334942 
Either_Row_CoL_Bus_Util = 0.432778 
Issued_on_Two_Bus_Simul_Util = 0.104173 
issued_two_Eff = 0.240709 
queue_avg = 24.331371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3314
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=210525 n_act=38156 n_pre=38140 n_ref_event=0 n_req=99669 n_rd=77166 n_rd_L2_A=0 n_write=0 n_wr_bk=48883 bw_util=0.3377
n_activity=270733 dram_eff=0.4656
bk0: 5001a 229373i bk1: 5023a 224823i bk2: 4864a 239546i bk3: 4939a 235836i bk4: 4576a 246771i bk5: 4995a 240654i bk6: 4661a 233546i bk7: 4687a 233322i bk8: 4700a 227045i bk9: 4698a 230961i bk10: 4752a 230658i bk11: 4669a 231703i bk12: 4934a 223676i bk13: 4933a 224411i bk14: 4848a 230437i bk15: 4886a 228118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617173
Row_Buffer_Locality_read = 0.724503
Row_Buffer_Locality_write = 0.249122
Bank_Level_Parallism = 9.326623
Bank_Level_Parallism_Col = 6.186384
Bank_Level_Parallism_Ready = 2.371006
write_to_read_ratio_blp_rw_average = 0.546275
GrpLevelPara = 3.083545 

BW Util details:
bwutil = 0.337670 
total_CMD = 373291 
util_bw = 126049 
Wasted_Col = 113106 
Wasted_Row = 14039 
Idle = 120097 

BW Util Bottlenecks: 
RCDc_limit = 125826 
RCDWRc_limit = 69352 
WTRc_limit = 67643 
RTWc_limit = 362198 
CCDLc_limit = 70097 
rwq = 0 
CCDLc_limit_alone = 37604 
WTRc_limit_alone = 61642 
RTWc_limit_alone = 335706 

Commands details: 
total_CMD = 373291 
n_nop = 210525 
Read = 77166 
Write = 0 
L2_Alloc = 0 
L2_WB = 48883 
n_act = 38156 
n_pre = 38140 
n_ref = 0 
n_req = 99669 
total_req = 126049 

Dual Bus Interface Util: 
issued_total_row = 76296 
issued_total_col = 126049 
Row_Bus_Util =  0.204387 
CoL_Bus_Util = 0.337670 
Either_Row_CoL_Bus_Util = 0.436030 
Issued_on_Two_Bus_Simul_Util = 0.106027 
issued_two_Eff = 0.243165 
queue_avg = 24.795904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7959
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=210672 n_act=37928 n_pre=37912 n_ref_event=0 n_req=99380 n_rd=76829 n_rd_L2_A=0 n_write=0 n_wr_bk=49094 bw_util=0.3373
n_activity=270266 dram_eff=0.4659
bk0: 5013a 227471i bk1: 5032a 223591i bk2: 4751a 237057i bk3: 4807a 236943i bk4: 4721a 245827i bk5: 4695a 244155i bk6: 4729a 235700i bk7: 4692a 236035i bk8: 4638a 230781i bk9: 4887a 226799i bk10: 4689a 233843i bk11: 4718a 230300i bk12: 4925a 226864i bk13: 4999a 223540i bk14: 4793a 227800i bk15: 4740a 229931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618354
Row_Buffer_Locality_read = 0.725703
Row_Buffer_Locality_write = 0.252627
Bank_Level_Parallism = 9.331047
Bank_Level_Parallism_Col = 6.210178
Bank_Level_Parallism_Ready = 2.380486
write_to_read_ratio_blp_rw_average = 0.544974
GrpLevelPara = 3.099549 

BW Util details:
bwutil = 0.337332 
total_CMD = 373291 
util_bw = 125923 
Wasted_Col = 112569 
Wasted_Row = 13934 
Idle = 120865 

BW Util Bottlenecks: 
RCDc_limit = 125438 
RCDWRc_limit = 69981 
WTRc_limit = 71296 
RTWc_limit = 363509 
CCDLc_limit = 71248 
rwq = 0 
CCDLc_limit_alone = 37615 
WTRc_limit_alone = 64694 
RTWc_limit_alone = 336478 

Commands details: 
total_CMD = 373291 
n_nop = 210672 
Read = 76829 
Write = 0 
L2_Alloc = 0 
L2_WB = 49094 
n_act = 37928 
n_pre = 37912 
n_ref = 0 
n_req = 99380 
total_req = 125923 

Dual Bus Interface Util: 
issued_total_row = 75840 
issued_total_col = 125923 
Row_Bus_Util =  0.203166 
CoL_Bus_Util = 0.337332 
Either_Row_CoL_Bus_Util = 0.435636 
Issued_on_Two_Bus_Simul_Util = 0.104862 
issued_two_Eff = 0.240710 
queue_avg = 24.649895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6499
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=373291 n_nop=208997 n_act=38676 n_pre=38660 n_ref_event=0 n_req=100904 n_rd=78194 n_rd_L2_A=0 n_write=0 n_wr_bk=49234 bw_util=0.3414
n_activity=271701 dram_eff=0.469
bk0: 5060a 219974i bk1: 5040a 224860i bk2: 4960a 233091i bk3: 4888a 233244i bk4: 4889a 237999i bk5: 4879a 240781i bk6: 4760a 232648i bk7: 4747a 232191i bk8: 4846a 223764i bk9: 4812a 224602i bk10: 4920a 224914i bk11: 4702a 228034i bk12: 5046a 218837i bk13: 5009a 222341i bk14: 4838a 224113i bk15: 4798a 222987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616705
Row_Buffer_Locality_read = 0.723636
Row_Buffer_Locality_write = 0.248525
Bank_Level_Parallism = 9.580712
Bank_Level_Parallism_Col = 6.355062
Bank_Level_Parallism_Ready = 2.385292
write_to_read_ratio_blp_rw_average = 0.550244
GrpLevelPara = 3.135095 

BW Util details:
bwutil = 0.341364 
total_CMD = 373291 
util_bw = 127428 
Wasted_Col = 112491 
Wasted_Row = 13630 
Idle = 119742 

BW Util Bottlenecks: 
RCDc_limit = 127591 
RCDWRc_limit = 70091 
WTRc_limit = 70460 
RTWc_limit = 381032 
CCDLc_limit = 74619 
rwq = 0 
CCDLc_limit_alone = 39023 
WTRc_limit_alone = 64071 
RTWc_limit_alone = 351825 

Commands details: 
total_CMD = 373291 
n_nop = 208997 
Read = 78194 
Write = 0 
L2_Alloc = 0 
L2_WB = 49234 
n_act = 38676 
n_pre = 38660 
n_ref = 0 
n_req = 100904 
total_req = 127428 

Dual Bus Interface Util: 
issued_total_row = 77336 
issued_total_col = 127428 
Row_Bus_Util =  0.207173 
CoL_Bus_Util = 0.341364 
Either_Row_CoL_Bus_Util = 0.440123 
Issued_on_Two_Bus_Simul_Util = 0.108414 
issued_two_Eff = 0.246327 
queue_avg = 25.939798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9398

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148428, Miss = 78173, Miss_rate = 0.527, Pending_hits = 451, Reservation_fails = 461
L2_cache_bank[1]: Access = 148275, Miss = 78292, Miss_rate = 0.528, Pending_hits = 445, Reservation_fails = 0
L2_cache_bank[2]: Access = 148045, Miss = 78257, Miss_rate = 0.529, Pending_hits = 465, Reservation_fails = 219
L2_cache_bank[3]: Access = 147514, Miss = 79055, Miss_rate = 0.536, Pending_hits = 431, Reservation_fails = 327
L2_cache_bank[4]: Access = 148332, Miss = 78664, Miss_rate = 0.530, Pending_hits = 507, Reservation_fails = 922
L2_cache_bank[5]: Access = 148143, Miss = 78772, Miss_rate = 0.532, Pending_hits = 460, Reservation_fails = 179
L2_cache_bank[6]: Access = 147846, Miss = 78721, Miss_rate = 0.532, Pending_hits = 486, Reservation_fails = 57
L2_cache_bank[7]: Access = 147977, Miss = 78611, Miss_rate = 0.531, Pending_hits = 435, Reservation_fails = 0
L2_cache_bank[8]: Access = 147709, Miss = 78037, Miss_rate = 0.528, Pending_hits = 464, Reservation_fails = 90
L2_cache_bank[9]: Access = 147367, Miss = 78089, Miss_rate = 0.530, Pending_hits = 446, Reservation_fails = 83
L2_cache_bank[10]: Access = 146995, Miss = 77256, Miss_rate = 0.526, Pending_hits = 436, Reservation_fails = 0
L2_cache_bank[11]: Access = 146261, Miss = 76597, Miss_rate = 0.524, Pending_hits = 451, Reservation_fails = 0
L2_cache_bank[12]: Access = 145742, Miss = 75856, Miss_rate = 0.520, Pending_hits = 437, Reservation_fails = 0
L2_cache_bank[13]: Access = 145964, Miss = 76675, Miss_rate = 0.525, Pending_hits = 430, Reservation_fails = 503
L2_cache_bank[14]: Access = 145391, Miss = 75733, Miss_rate = 0.521, Pending_hits = 429, Reservation_fails = 0
L2_cache_bank[15]: Access = 145940, Miss = 76387, Miss_rate = 0.523, Pending_hits = 463, Reservation_fails = 0
L2_cache_bank[16]: Access = 146299, Miss = 77028, Miss_rate = 0.527, Pending_hits = 496, Reservation_fails = 439
L2_cache_bank[17]: Access = 145727, Miss = 76080, Miss_rate = 0.522, Pending_hits = 456, Reservation_fails = 339
L2_cache_bank[18]: Access = 145709, Miss = 76040, Miss_rate = 0.522, Pending_hits = 395, Reservation_fails = 0
L2_cache_bank[19]: Access = 145915, Miss = 75967, Miss_rate = 0.521, Pending_hits = 428, Reservation_fails = 150
L2_cache_bank[20]: Access = 145581, Miss = 76183, Miss_rate = 0.523, Pending_hits = 427, Reservation_fails = 0
L2_cache_bank[21]: Access = 145573, Miss = 75760, Miss_rate = 0.520, Pending_hits = 502, Reservation_fails = 426
L2_cache_bank[22]: Access = 146414, Miss = 76600, Miss_rate = 0.523, Pending_hits = 424, Reservation_fails = 82
L2_cache_bank[23]: Access = 146133, Miss = 76347, Miss_rate = 0.522, Pending_hits = 430, Reservation_fails = 0
L2_cache_bank[24]: Access = 147478, Miss = 77554, Miss_rate = 0.526, Pending_hits = 394, Reservation_fails = 566
L2_cache_bank[25]: Access = 145894, Miss = 76318, Miss_rate = 0.523, Pending_hits = 429, Reservation_fails = 481
L2_cache_bank[26]: Access = 146939, Miss = 77464, Miss_rate = 0.527, Pending_hits = 423, Reservation_fails = 0
L2_cache_bank[27]: Access = 146160, Miss = 75788, Miss_rate = 0.519, Pending_hits = 456, Reservation_fails = 0
L2_cache_bank[28]: Access = 147187, Miss = 76146, Miss_rate = 0.517, Pending_hits = 368, Reservation_fails = 205
L2_cache_bank[29]: Access = 147130, Miss = 76828, Miss_rate = 0.522, Pending_hits = 417, Reservation_fails = 0
L2_cache_bank[30]: Access = 146868, Miss = 76488, Miss_rate = 0.521, Pending_hits = 438, Reservation_fails = 0
L2_cache_bank[31]: Access = 146737, Miss = 77216, Miss_rate = 0.526, Pending_hits = 467, Reservation_fails = 0
L2_cache_bank[32]: Access = 146192, Miss = 76159, Miss_rate = 0.521, Pending_hits = 392, Reservation_fails = 933
L2_cache_bank[33]: Access = 146111, Miss = 76877, Miss_rate = 0.526, Pending_hits = 452, Reservation_fails = 105
L2_cache_bank[34]: Access = 146455, Miss = 76746, Miss_rate = 0.524, Pending_hits = 368, Reservation_fails = 0
L2_cache_bank[35]: Access = 146258, Miss = 76767, Miss_rate = 0.525, Pending_hits = 405, Reservation_fails = 26
L2_cache_bank[36]: Access = 147150, Miss = 77267, Miss_rate = 0.525, Pending_hits = 387, Reservation_fails = 0
L2_cache_bank[37]: Access = 146701, Miss = 76800, Miss_rate = 0.524, Pending_hits = 409, Reservation_fails = 0
L2_cache_bank[38]: Access = 147370, Miss = 77763, Miss_rate = 0.528, Pending_hits = 465, Reservation_fails = 0
L2_cache_bank[39]: Access = 146531, Miss = 77328, Miss_rate = 0.528, Pending_hits = 500, Reservation_fails = 0
L2_cache_bank[40]: Access = 147046, Miss = 77908, Miss_rate = 0.530, Pending_hits = 463, Reservation_fails = 213
L2_cache_bank[41]: Access = 145990, Miss = 76385, Miss_rate = 0.523, Pending_hits = 455, Reservation_fails = 126
L2_cache_bank[42]: Access = 147016, Miss = 77568, Miss_rate = 0.528, Pending_hits = 467, Reservation_fails = 0
L2_cache_bank[43]: Access = 146371, Miss = 76333, Miss_rate = 0.522, Pending_hits = 475, Reservation_fails = 642
L2_cache_bank[44]: Access = 146899, Miss = 77595, Miss_rate = 0.528, Pending_hits = 445, Reservation_fails = 0
L2_cache_bank[45]: Access = 146522, Miss = 76772, Miss_rate = 0.524, Pending_hits = 453, Reservation_fails = 0
L2_cache_bank[46]: Access = 147198, Miss = 77157, Miss_rate = 0.524, Pending_hits = 472, Reservation_fails = 0
L2_cache_bank[47]: Access = 146584, Miss = 77870, Miss_rate = 0.531, Pending_hits = 520, Reservation_fails = 765
L2_cache_bank[48]: Access = 146495, Miss = 77210, Miss_rate = 0.527, Pending_hits = 447, Reservation_fails = 0
L2_cache_bank[49]: Access = 147306, Miss = 77126, Miss_rate = 0.524, Pending_hits = 411, Reservation_fails = 0
L2_cache_bank[50]: Access = 146340, Miss = 76602, Miss_rate = 0.523, Pending_hits = 404, Reservation_fails = 0
L2_cache_bank[51]: Access = 146846, Miss = 76634, Miss_rate = 0.522, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[52]: Access = 260176, Miss = 185585, Miss_rate = 0.713, Pending_hits = 393, Reservation_fails = 0
L2_cache_bank[53]: Access = 146753, Miss = 77321, Miss_rate = 0.527, Pending_hits = 417, Reservation_fails = 23
L2_cache_bank[54]: Access = 146464, Miss = 76055, Miss_rate = 0.519, Pending_hits = 433, Reservation_fails = 165
L2_cache_bank[55]: Access = 146516, Miss = 76342, Miss_rate = 0.521, Pending_hits = 393, Reservation_fails = 128
L2_cache_bank[56]: Access = 147068, Miss = 76931, Miss_rate = 0.523, Pending_hits = 390, Reservation_fails = 534
L2_cache_bank[57]: Access = 146745, Miss = 77143, Miss_rate = 0.526, Pending_hits = 426, Reservation_fails = 0
L2_cache_bank[58]: Access = 146964, Miss = 77503, Miss_rate = 0.527, Pending_hits = 370, Reservation_fails = 0
L2_cache_bank[59]: Access = 146656, Miss = 77834, Miss_rate = 0.531, Pending_hits = 382, Reservation_fails = 153
L2_cache_bank[60]: Access = 146996, Miss = 78021, Miss_rate = 0.531, Pending_hits = 375, Reservation_fails = 303
L2_cache_bank[61]: Access = 147600, Miss = 77376, Miss_rate = 0.524, Pending_hits = 408, Reservation_fails = 0
L2_cache_bank[62]: Access = 147223, Miss = 78309, Miss_rate = 0.532, Pending_hits = 492, Reservation_fails = 49
L2_cache_bank[63]: Access = 147597, Miss = 78185, Miss_rate = 0.530, Pending_hits = 442, Reservation_fails = 0
L2_total_cache_accesses = 9507812
L2_total_cache_misses = 5044454
L2_total_cache_miss_rate = 0.5306
L2_total_cache_pending_hits = 27859
L2_total_cache_reservation_fails = 9694
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3366553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 958741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8854
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1483918
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1066958
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3501
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 628815
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1972954
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5833504
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3672228
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8854
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.121
L2_cache_fill_port_util = 0.060

icnt_total_pkts_mem_to_simt=9507812
icnt_total_pkts_simt_to_mem=9506292
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 897.854
	minimum = 5
	maximum = 5007
Network latency average = 811.242
	minimum = 5
	maximum = 3838
Slowest packet = 18724419
Flit latency average = 811.242
	minimum = 5
	maximum = 3838
Slowest flit = 18783983
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0854151
	minimum = 0.0554608 (at node 88)
	maximum = 0.9438 (at node 92)
Accepted packet rate average = 0.0854151
	minimum = 0.0554608 (at node 88)
	maximum = 0.9438 (at node 92)
Injected flit rate average = 0.0854151
	minimum = 0.0554608 (at node 88)
	maximum = 0.9438 (at node 92)
Accepted flit rate average= 0.0854151
	minimum = 0.0554608 (at node 88)
	maximum = 0.9438 (at node 92)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 203.963 (18 samples)
	minimum = 5 (18 samples)
	maximum = 1541.33 (18 samples)
Network latency average = 184.888 (18 samples)
	minimum = 5 (18 samples)
	maximum = 1209.67 (18 samples)
Flit latency average = 184.888 (18 samples)
	minimum = 5 (18 samples)
	maximum = 1209.67 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.137542 (18 samples)
	minimum = 0.105483 (18 samples)
	maximum = 0.410042 (18 samples)
Accepted packet rate average = 0.137542 (18 samples)
	minimum = 0.105483 (18 samples)
	maximum = 0.405461 (18 samples)
Injected flit rate average = 0.137542 (18 samples)
	minimum = 0.105483 (18 samples)
	maximum = 0.410042 (18 samples)
Accepted flit rate average = 0.137542 (18 samples)
	minimum = 0.105483 (18 samples)
	maximum = 0.405461 (18 samples)
Injected packet size average = 1 (18 samples)
Accepted packet size average = 1 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 48 min, 50 sec (6530 sec)
gpgpu_simulation_rate = 61841 (inst/sec)
gpgpu_simulation_rate = 97 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949db0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 66 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 68 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 107375
gpu_sim_insn = 47535781
gpu_ipc =     442.7081
gpu_tot_sim_cycle = 746364
gpu_tot_sim_insn = 451361357
gpu_tot_ipc =     604.7469
gpu_tot_issued_cta = 37126
gpu_occupancy = 83.2991% 
gpu_tot_occupancy = 77.4026% 
max_total_param_size = 0
gpu_stall_dramfull = 6622240
gpu_stall_icnt2sh    = 108720
partiton_level_parallism =      20.1752
partiton_level_parallism_total  =      15.6393
partiton_level_parallism_util =      20.7579
partiton_level_parallism_util_total  =      16.7292
L2_BW  =     939.3581 GB/Sec
L2_BW_total  =     728.2603 GB/Sec
gpu_total_sim_rate=58187

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17498512
	L1I_total_cache_misses = 19289
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 500397, Miss = 284774, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 101444
	L1D_cache_core[1]: Access = 496427, Miss = 278690, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 69179
	L1D_cache_core[2]: Access = 488019, Miss = 276418, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 59652
	L1D_cache_core[3]: Access = 506322, Miss = 283189, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 72857
	L1D_cache_core[4]: Access = 506231, Miss = 283421, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 63866
	L1D_cache_core[5]: Access = 502203, Miss = 278259, Miss_rate = 0.554, Pending_hits = 0, Reservation_fails = 51954
	L1D_cache_core[6]: Access = 510476, Miss = 283881, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 65069
	L1D_cache_core[7]: Access = 504168, Miss = 283411, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 111614
	L1D_cache_core[8]: Access = 494130, Miss = 281633, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 91563
	L1D_cache_core[9]: Access = 517058, Miss = 281887, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 51016
	L1D_cache_core[10]: Access = 503092, Miss = 281091, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 66199
	L1D_cache_core[11]: Access = 514829, Miss = 286577, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 59104
	L1D_cache_core[12]: Access = 505914, Miss = 284723, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 103710
	L1D_cache_core[13]: Access = 498700, Miss = 279703, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 82584
	L1D_cache_core[14]: Access = 502631, Miss = 285891, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 125858
	L1D_cache_core[15]: Access = 509069, Miss = 286422, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 109699
	L1D_cache_core[16]: Access = 508443, Miss = 283523, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 58136
	L1D_cache_core[17]: Access = 499343, Miss = 281937, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 77503
	L1D_cache_core[18]: Access = 498434, Miss = 278749, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 71147
	L1D_cache_core[19]: Access = 498524, Miss = 283192, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 118856
	L1D_cache_core[20]: Access = 503995, Miss = 281784, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 92373
	L1D_cache_core[21]: Access = 499263, Miss = 278768, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 60154
	L1D_cache_core[22]: Access = 501941, Miss = 284590, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 77419
	L1D_cache_core[23]: Access = 498096, Miss = 283389, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 119672
	L1D_cache_core[24]: Access = 503112, Miss = 283489, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 86928
	L1D_cache_core[25]: Access = 504547, Miss = 285864, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 150959
	L1D_cache_core[26]: Access = 516598, Miss = 287397, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 78188
	L1D_cache_core[27]: Access = 507850, Miss = 285622, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 69779
	L1D_cache_core[28]: Access = 501249, Miss = 285560, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 123463
	L1D_cache_core[29]: Access = 501657, Miss = 282592, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 91810
	L1D_cache_core[30]: Access = 500990, Miss = 284670, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 102218
	L1D_cache_core[31]: Access = 493468, Miss = 280410, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 93915
	L1D_cache_core[32]: Access = 504247, Miss = 277671, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 49916
	L1D_cache_core[33]: Access = 503027, Miss = 280639, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 76692
	L1D_cache_core[34]: Access = 504168, Miss = 284302, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 78460
	L1D_cache_core[35]: Access = 505739, Miss = 282804, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 60744
	L1D_cache_core[36]: Access = 500903, Miss = 277736, Miss_rate = 0.554, Pending_hits = 0, Reservation_fails = 56084
	L1D_cache_core[37]: Access = 498855, Miss = 281360, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 70928
	L1D_cache_core[38]: Access = 506305, Miss = 282756, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 63498
	L1D_cache_core[39]: Access = 500496, Miss = 284646, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 115983
	L1D_total_cache_accesses = 20120916
	L1D_total_cache_misses = 11303420
	L1D_total_cache_miss_rate = 0.5618
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3330193
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 3595360
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8162124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6584227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2744895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1564906
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3590240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 655372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3132139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 585298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 22148
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17479223
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16311257
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3595360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3809659
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17498512

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2744895
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 585298
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6604, 5964, 6174, 6385, 5991, 7420, 6252, 6557, 6285, 6603, 6299, 7154, 6291, 6426, 6451, 6170, 6798, 6826, 6380, 6255, 6296, 6312, 6438, 5842, 6422, 6650, 6516, 6780, 6606, 6630, 6861, 6625, 6848, 6444, 6405, 6566, 6422, 5992, 6723, 6507, 7115, 6149, 6641, 6349, 6131, 5862, 5803, 6287, 6757, 6480, 6420, 6926, 6413, 6402, 6425, 6683, 6468, 6496, 6412, 6850, 6519, 6322, 6600, 6340, 
gpgpu_n_tot_thrd_icount = 1045640544
gpgpu_n_tot_w_icount = 32676267
gpgpu_n_stall_shd_mem = 15767679
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7862387
gpgpu_n_mem_write_global = 3809659
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 38634481
gpgpu_n_store_insn = 8774780
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 115051520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2400857
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13241482
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9301277	W0_Idle:14503340	W0_Scoreboard:170359024	W1:5778513	W2:3009022	W3:2117999	W4:1704446	W5:1342894	W6:1023915	W7:768171	W8:585877	W9:513499	W10:518489	W11:550138	W12:607199	W13:626570	W14:613194	W15:534899	W16:422305	W17:291441	W18:180755	W19:99300	W20:43874	W21:20045	W22:5879	W23:1293	W24:400	W25:115	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11315972
single_issue_nums: WS0:8172764	WS1:8161324	WS2:8177502	WS3:8164677	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 62899096 {8:7862387,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 152386360 {40:3809659,}
traffic_breakdown_coretomem[INST_ACC_R] = 3840 {8:480,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 314495480 {40:7862387,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30477272 {8:3809659,}
traffic_breakdown_memtocore[INST_ACC_R] = 76800 {40:1920,}
maxmflatency = 11678 
max_icnt2mem_latency = 9739 
maxmrqlatency = 3777 
max_icnt2sh_latency = 1399 
averagemflatency = 889 
avg_icnt2mem_latency = 368 
avg_mrq_latency = 155 
avg_icnt2sh_latency = 177 
mrq_lat_table:236415 	427558 	140097 	141858 	208111 	555847 	590918 	746581 	683887 	200378 	6818 	215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2521552 	2329856 	3038582 	2962802 	701983 	97426 	20005 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	240 	1138726 	1776294 	1099640 	1212996 	1722065 	2140312 	1755250 	532033 	232579 	61354 	1117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2477908 	2150020 	1081644 	960284 	936425 	1101285 	1441155 	1363888 	159597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	304 	257 	355 	381 	148 	28 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        65        64        64        64        65        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        60        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        65        64        64        64        64        64        64        64        64        65        64        64        64 
dram[17]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        65        64        64        64        64        64        64        64        64        65        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     13767      9520     17490     13809     11720     23387     11344     10435     15214     14045     23902     16996     14279      9263     14237      7876 
dram[1]:     11075      9276     17048     13764     11296     13596      9100     15594     18191      9502     16183     15994     10361     21267      9195     10546 
dram[2]:     10822     14776     11978     10595     13820     12711     16389     12122     11133     10305     16563     16599     11655     12888      9423      8790 
dram[3]:      8819      8999     17460     11301     18263     16130      9204     12015     14667     20173     14997      9841      9776      9959      9171      8085 
dram[4]:     14872     13850     14097     10357     14041     15570      9988     17157     24272     24984     15216     18767     11099     12597     16734      9493 
dram[5]:     11094     12225      8649     17212     14588     16018     11564     12505     25701     14841     10089      8902     10005      8844     11394     11846 
dram[6]:      8896      8630     13487      8982     16318      9198     16404      9313     16272     11220     14055      8830     13672      9722      7970     16171 
dram[7]:      7810     10541     14967      7318      6961      9836     20988     15542     19581     14492     14877     13600      9588     13564      7610      9277 
dram[8]:     13110      8153     17375     13679     13245     16797     12836     16226     14069     15981     10482     17847     10352     19634     15535      8080 
dram[9]:      9203     13903     11326      9592     14945      9029     11871     12280     10802     15751     11627      9913     11515     10430      8605      8633 
dram[10]:     15733      9639      8544     15120     16898     23855     12783     15628     16647     18421     11991      8528     10345      8931     13494     12181 
dram[11]:     13802     13090     20430      9840     15771     15363     13798     15629     17095     21572      9347      9849     13630     13166      6201     16402 
dram[12]:     15683     14372     14941      9978      6740     19124     13472     18049     11693     16600      9998     11689     17892     14483      9971     10612 
dram[13]:     10506     10756     14559     21300     16123     12988     28639     15898     11088     17375     17063     14974     10388     16445     10415      8456 
dram[14]:     14676     16148     11605     12590      8560      9960      9415      9979      9217     24997     13351     17439     10731      9901     14613     11849 
dram[15]:     13250      9644     19623      7719      9105     23778     15582     16545     20880     21814     19242     17518      7986      9312      9817      8682 
dram[16]:     10545      9067      9265     12949     21013     13877     12943     13392     10096     15844     10636     10649     13211      9938      9892      9078 
dram[17]:      8304     11830     14299      7714     15558      8005     16255     14571     18221     12025      8386      9355     11870      9655      9396     11342 
dram[18]:     10286     16254      9235     10605     12441      8797     10829     14461     18453     10767     10051     11333      7585      9442     18784      9641 
dram[19]:     13811      8661      7186     13080     15448     16785     11046     13518     15150     18766     24529     16038      9957     13394     15786     14690 
dram[20]:      8591     16396     16475     14491     15337     18535     16195     12472     16269     11590      9404     16380     11017     10250      7245     12220 
dram[21]:      8084      8215      8439     14378     13868     22828     12008     16232     16418     11273     16631     16765     13873     15954     13608     14043 
dram[22]:     12707     12669     11301      7659     10589     14968     11111     19540      7250     14707     14857      9332     17174     10921      8410     11077 
dram[23]:     12959      9133     12564      7562     18292      9127     15685     21417     15156     11302      9437      9103      8237     12916     16195      9870 
dram[24]:     14509      9276      9870     10256     22316     12910     10131     14882     10384     10404     15928     17914     10651      9632      8617      8518 
dram[25]:     12871     10816     16284     10283     16219      6983     11595     20489     16107     20605     14528     10204     11591      9941      6843      9131 
dram[26]:     10750     12521     13100     13026     16173      9284     16446     14616     10986     12832     12605     14573     11217      9887      5802      9394 
dram[27]:     15625     13060     14312     13732     14996     16166     13114      7960     13014     14557     12937     12702      9810     10760      8716     10556 
dram[28]:      9934      8338      9172     17015      7518     16849     14713     16275     16905     15380     15702     17526      8281      7501     11838      6236 
dram[29]:      8097     14358     10949      9332     11312     14532     13834     18915     24731     17533     10965     15199      8300      9075      6825     14262 
dram[30]:     10431      8273      8819     14072     13904     10873     12634     13360     10207     15984     10658      8665      7953     12185      9696     10776 
dram[31]:     13668     12739     14054     14266      9067     17020     18744     15523     15169     17465     15084     10479     12981      7809     10961     11165 
average row accesses per activate:
dram[0]:  2.781313  2.742455  2.741087  2.752197  2.791976  2.807706  2.728245  2.798249  2.743253  2.766714  2.819730  2.753938  2.742147  2.783512  2.693828  2.756850 
dram[1]:  2.800543  2.751424  2.800000  2.751746  2.782127  2.814004  2.718093  2.725629  2.712333  2.777273  2.723982  2.702933  2.729469  2.764060  2.769125  2.714868 
dram[2]:  2.791953  2.774803  2.769921  2.795262  2.763610  2.838686  2.765217  2.747413  2.761954  2.806352  2.747437  2.752125  2.677572  2.740365  2.766815  2.799859 
dram[3]:  2.698207  2.704637  2.772807  2.836632  2.761445  2.888638  2.811938  2.753293  2.691890  2.810973  2.703614  2.812276  2.701391  2.801883  2.719973  2.750521 
dram[4]:  2.735823  2.709589  2.702778  2.755769  2.842105  2.808399  2.779582  2.808829  2.698517  2.731379  2.816585  2.711592  2.744955  2.713752  2.681865  2.703922 
dram[5]:  2.741254  2.705437  2.756670  2.817946  2.777528  2.809818  2.703131  2.741055  2.751081  2.796310  2.712833  2.769507  2.729711  2.673754  2.727809  2.702335 
dram[6]:  2.687983  2.772519  2.716661  2.826381  2.751152  2.794297  2.722039  2.757030  2.758508  2.813353  2.755920  2.802334  2.690265  2.727563  2.702523  2.690948 
dram[7]:  2.788151  2.714683  2.795751  2.759517  2.782743  2.806040  2.776596  2.706273  2.731947  2.766019  2.721842  2.709402  2.704860  2.757324  2.685504  2.664455 
dram[8]:  2.730175  2.792199  2.794712  2.790334  2.761562  2.775409  2.750091  2.745393  2.734069  2.820598  2.747935  2.718471  2.708942  2.746204  2.775738  2.667369 
dram[9]:  2.766904  2.803111  2.738830  2.809257  2.843798  2.775534  2.700037  2.729887  2.658108  2.790155  2.721646  2.764770  2.726949  2.778668  2.727862  2.744144 
dram[10]:  2.709788  2.715603  2.816507  2.817293  2.786156  2.812107  2.762902  2.746285  2.694993  2.804139  2.778626  2.750180  2.674003  2.710601  2.804214  2.813460 
dram[11]:  2.769450  2.713296  2.797720  2.720102  2.858777  2.864969  2.705384  2.807678  2.761372  2.737258  2.657895  2.730517  2.734308  2.710369  2.692580  2.734392 
dram[12]:  2.740493  2.714626  2.765866  2.797686  2.790180  2.879048  2.692141  2.690289  2.771439  2.737513  2.696991  2.674296  2.679918  2.714335  2.745119  2.760000 
dram[13]:  2.751638  2.756814  2.818846  2.777077  2.789513  2.791251  2.643085  2.708349  2.739576  2.805708  2.715141  2.761293  2.709457  2.825321  2.755736  2.709019 
dram[14]:  2.713202  2.709490  2.765269  2.809774  2.908370  2.776125  2.758197  2.726426  2.751328  2.757921  2.796007  2.731690  2.729796  2.746021  2.740767  2.709576 
dram[15]:  2.762916  2.789400  2.721783  2.778815  2.826605  2.867299  2.749355  2.745646  2.721265  2.739115  2.732445  2.726425  2.756460  2.750785  2.758447  2.710508 
dram[16]:  2.714734  2.741824  2.730909  2.727206  2.865023  2.797551  2.727307  2.767521  2.702074  2.699162  2.708614  2.731122  2.702911  2.734651  2.656523  2.732630 
dram[17]:  2.715382  2.760498  2.744136  2.820295  2.858633  2.824826  2.675597  2.762579  2.717490  2.700529  2.681882  2.708776  2.727659  2.728959  2.685425  2.690131 
dram[18]:  2.797570  2.745146  2.775881  2.843494  2.857253  2.850467  2.721305  2.778316  2.816805  2.762670  2.725702  2.719603  2.682337  2.685674  2.707283  2.759899 
dram[19]:  2.753487  2.736697  2.780754  2.826662  2.826811  2.855952  2.850627  2.772579  2.787441  2.740330  2.753099  2.717453  2.771318  2.699550  2.720475  2.692148 
dram[20]:  2.706338  2.810333  2.757046  2.774372  2.772881  2.829268  2.719401  2.808463  2.708085  2.694014  2.693347  2.772378  2.731119  2.691171  2.707740  2.674427 
dram[21]:  2.731914  2.716351  2.718521  2.803690  2.837848  2.836687  2.799282  2.716000  2.764313  2.756553  2.784009  2.698060  2.683846  2.735378  2.714185  2.699256 
dram[22]:  2.772821  2.743608  2.737126  2.773888  2.823930  2.823976  2.737711  2.764315  2.698133  2.792617  2.780488  2.729441  2.757777  2.699758  2.690180  2.649808 
dram[23]:  2.745907  2.697373  2.816206  2.779323  2.799331  2.786525  2.740647  2.763808  2.679888  2.723698  2.728356  2.736805  2.631260  2.708291  2.709016  2.703087 
dram[24]:  2.714042  2.745380  2.746049  2.744331  2.814719  2.837271  2.714391  2.723727  2.758179  2.746681  2.670000  2.739070  2.697001  2.675786  2.716014  2.740689 
dram[25]:  2.716490  2.710847  2.742489  2.775065  2.787634  2.845385  2.791667  2.780134  2.752134  2.695591  2.669471  2.743989  2.699162  2.721404  2.729071  2.756623 
dram[26]:  2.739055  2.768862  2.716211  2.833822  2.861220  2.811828  2.789948  2.679957  2.709655  2.800426  2.694824  2.762712  2.754304  2.712573  2.771347  2.753069 
dram[27]:  2.731254  2.744732  2.796434  2.711773  2.809818  2.782757  2.754471  2.691474  2.778808  2.735013  2.725063  2.733286  2.696991  2.709812  2.700281  2.736421 
dram[28]:  2.733786  2.758880  2.790015  2.850519  2.883848  2.819282  2.753927  2.715273  2.807983  2.755181  2.798316  2.727597  2.733938  2.740318  2.708940  2.679063 
dram[29]:  2.729508  2.757051  2.893338  2.776584  2.754061  2.798098  2.767536  2.778140  2.737139  2.728076  2.689873  2.703431  2.767722  2.715406  2.694569  2.712466 
dram[30]:  2.764122  2.726785  2.786209  2.845727  2.792453  2.862283  2.750990  2.801487  2.789435  2.763407  2.735420  2.800145  2.748094  2.706873  2.721117  2.749469 
dram[31]:  2.725569  2.791364  2.788798  2.792929  2.787431  2.807721  2.727207  2.768784  2.713649  2.730823  2.689585  2.812979  2.721273  2.748639  2.776726  2.639049 
average row locality = 3938683/1431876 = 2.750715
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6496      6493      6449      6344      6165      6294      6214      6187      6261      6196      6337      6243      6286      6375      6136      6321 
dram[1]:      6538      6537      6306      6413      6182      6396      6244      6156      6309      6283      6204      6263      6222      6325      6362      6327 
dram[2]:      6450      6413      6519      6452      6231      6343      6461      6156      6349      6539      6352      6174      6265      6400      6423      6280 
dram[3]:      6410      6348      6350      6397      6360      6314      6313      6240      6253      6330      6222      6200      6282      6392      6250      6288 
dram[4]:      6384      6217      6240      6295      6142      6126      6225      6184      6175      6289      6385      6156      6211      6283      6119      6130 
dram[5]:      6288      6212      6232      6158      6119      5945      6029      5968      6061      6123      6123      6068      6089      6023      6217      6120 
dram[6]:      6057      6195      5997      6087      5862      6042      5967      5940      6026      6223      5999      6117      5977      6069      6037      6003 
dram[7]:      6134      6147      6034      6087      5891      5945      5912      5856      5887      6071      6030      6046      5980      5972      6021      6039 
dram[8]:      6307      6234      6116      6061      5986      6026      6089      5874      6096      6049      6083      6044      6009      5976      6112      5998 
dram[9]:      6130      6293      6080      6068      6061      5848      5904      5978      6004      6002      6019      6054      6020      5992      5971      6025 
dram[10]:      6262      6070      6208      6048      5938      5858      5969      5897      5976      5972      6074      6077      6099      6028      6070      6077 
dram[11]:      6205      6189      6161      5993      5944      6073      5908      5947      6075      6068      6051      5914      6052      6084      5980      5978 
dram[12]:      6179      6293      6183      6034      5961      6084      5955      5732      6126      6089      6088      6046      6146      6115      6214      6057 
dram[13]:      6328      6271      6238      6083      6089      5933      5982      5857      6147      6061      6072      5936      6222      6106      6181      5965 
dram[14]:      6235      6250      5988      6001      6054      6094      5984      5823      6133      6125      6135      5973      6130      6125      6016      6117 
dram[15]:      6189      6311      6087      6267      6030      5989      6071      6058      6165      6069      6028      5998      6122      6234      6096      6159 
dram[16]:      6215      6322      6034      5966      6001      6013      5855      5904      5945      6101      6031      6111      6040      6131      5971      5867 
dram[17]:      6154      6154      6087      6178      6068      5995      5912      5937      6124      6085      6027      6048      6048      6042      6062      5981 
dram[18]:      6425      6303      6173      6192      6059      6054      5936      6018      6190      6148      6064      6082      6112      6059      6097      6008 
dram[19]:      6274      6260      6318      6222      5974      6187      6062      6128      6108      6072      6170      6131      6253      6142      6096      6143 
dram[20]:      6355      6305      6241      6135      6016      6083      5971      6092      6093      6042      6152      6002      6138      6001      6107      5965 
dram[21]:      6350      6200      6237      6142      6177      6029      6285      5973      6202      6041      6073      6059      6094      6015      6062      5973 
dram[22]:      6417      6286      6145      6160      6123      6114      6070      5991      6156      6100      6151      6069      6234      6144      6181      6019 
dram[23]:      6379      6449      6185      6246      6182      6285      6035      6091      6053      6235      6193      6224      6164      6231      6323      6172 
dram[24]:      6296      6365      6145      6065      6310      6101      5882      6039      6152      6236      6131      6234      6134      6181      6066      6114 
dram[25]:      6248      6342      6173      6097      5977      6060      6120      5993      6141      6080      5966      6173      6082      6078      6129      6192 
dram[26]:      6257      6401      6152      6239      6026      6004      5994      6028      6068      6243      5940      6058      6111      6189      6107      6176 
dram[27]:      6182      6287      6097      6058      5959      6017      5921      5951      6191      6084      6013      6110      6109      6167      6088      6199 
dram[28]:      6356      6402      6136      6259      6074      6120      5952      5978      6152      6203      6036      6053      6184      6246      6170      6158 
dram[29]:      6386      6459      6240      6267      5950      6308      6024      6123      6099      6117      6065      6074      6304      6279      6170      6270 
dram[30]:      6428      6431      6136      6228      6079      6037      6116      6046      6038      6239      6088      6103      6241      6332      6153      6125 
dram[31]:      6415      6439      6354      6270      6197      6227      6112      6143      6204      6211      6250      6118      6389      6369      6253      6135 
total dram reads = 3142723
bank skew: 6539/5732 = 1.14
chip skew: 101807/96052 = 1.06
number of total write accesses:
dram[0]:      1720      1685      1470      1486      1351      1357      1436      1483      1667      1667      1609      1625      1658      1661      1633      1627 
dram[1]:      1718      1676      1534      1468      1352      1320      1508      1533      1630      1660      1622      1662      1688      1735      1674      1671 
dram[2]:      1669      1670      1511      1453      1333      1347      1489      1545      1622      1678      1687      1598      1674      1706      1681      1666 
dram[3]:      1717      1701      1583      1486      1361      1364      1507      1494      1680      1611      1632      1635      1679      1641      1676      1628 
dram[4]:      1673      1695      1544      1468      1364      1364      1480      1515      1648      1632      1631      1610      1678      1709      1645      1660 
dram[5]:      1626      1650      1517      1442      1297      1324      1483      1463      1576      1606      1614      1634      1647      1648      1650      1633 
dram[6]:      1593      1654      1520      1434      1302      1307      1456      1413      1593      1615      1566      1567      1623      1620      1676      1607 
dram[7]:      1631      1655      1467      1452      1333      1303      1396      1478      1604      1613      1534      1562      1645      1652      1630      1592 
dram[8]:      1646      1640      1494      1445      1299      1265      1471      1426      1584      1592      1570      1565      1595      1620      1599      1596 
dram[9]:      1645      1637      1460      1458      1276      1299      1459      1521      1553      1537      1588      1527      1640      1641      1607      1590 
dram[10]:      1656      1588      1436      1446      1267      1296      1419      1496      1667      1616      1570      1541      1677      1643      1650      1615 
dram[11]:      1555      1647      1446      1490      1303      1353      1429      1440      1574      1558      1625      1584      1615      1627      1640      1599 
dram[12]:      1604      1688      1531      1461      1313      1295      1513      1443      1598      1639      1620      1549      1674      1686      1659      1602 
dram[13]:      1649      1619      1480      1404      1306      1341      1490      1442      1606      1607      1639      1583      1714      1593      1626      1604 
dram[14]:      1636      1659      1528      1473      1278      1371      1419      1492      1634      1622      1568      1561      1639      1638      1628      1608 
dram[15]:      1619      1636      1485      1472      1322      1271      1388      1509      1577      1606      1560      1606      1665      1647      1578      1631 
dram[16]:      1579      1643      1476      1482      1322      1297      1416      1441      1610      1624      1610      1629      1666      1619      1624      1645 
dram[17]:      1631      1603      1517      1465      1333      1310      1478      1475      1629      1571      1611      1607      1644      1610      1621      1624 
dram[18]:      1632      1614      1469      1457      1327      1266      1485      1439      1621      1593      1508      1590      1648      1665      1635      1659 
dram[19]:      1623      1660      1571      1475      1322      1347      1438      1516      1616      1579      1602      1592      1612      1657      1690      1640 
dram[20]:      1672      1637      1487      1378      1346      1341      1472      1474      1644      1609      1621      1586      1673      1650      1694      1617 
dram[21]:      1731      1691      1557      1456      1366      1301      1511      1496      1668      1636      1622      1590      1665      1655      1649      1647 
dram[22]:      1663      1654      1456      1446      1335      1330      1393      1492      1647      1616      1601      1598      1656      1661      1599      1578 
dram[23]:      1672      1662      1461      1550      1351      1325      1510      1515      1582      1661      1591      1606      1664      1707      1609      1621 
dram[24]:      1667      1657      1500      1438      1301      1344      1455      1503      1604      1625      1612      1597      1690      1643      1566      1686 
dram[25]:      1676      1655      1495      1404      1282      1338      1451      1480      1598      1624      1650      1587      1643      1678      1597      1612 
dram[26]:      1626      1673      1505      1486      1293      1318      1444      1433      1622      1643      1557      1603      1568      1729      1650      1673 
dram[27]:      1613      1659      1431      1497      1310      1310      1472      1499      1598      1626      1609      1617      1599      1621      1597      1660 
dram[28]:      1695      1676      1464      1426      1300      1337      1412      1489      1657      1641      1609      1587      1646      1679      1648      1622 
dram[29]:      1606      1655      1491      1488      1340      1342      1512      1553      1669      1598      1585      1647      1739      1688      1620      1607 
dram[30]:      1646      1703      1501      1464      1321      1362      1529      1490      1619      1645      1604      1631      1690      1702      1643      1634 
dram[31]:      1729      1642      1463      1472      1343      1337      1486      1485      1709      1621      1652      1598      1734      1712      1669      1637 
total dram writes = 795960
bank skew: 1739/1265 = 1.37
chip skew: 25451/24407 = 1.04
average mf latency per bank:
dram[0]:       2716      2615      2707      2651      2700      2604      2332      2244      2570      2550      2709      2610      2752      2661      2754      2696
dram[1]:       2727      3032      2781      3035      2777      3026      2405      2623      2698      2923      2767      2994      2778      3048      2713      3077
dram[2]:       2868      2727      2846      2741      2848      2636      2428      2337      2763      2599      2852      2779      2902      2696      2895      2769
dram[3]:       2669      2758      2660      2715      2599      2668      2292      2310      2546      2652      2666      2769      2692      2751      2689      2782
dram[4]:       2755      2750      2739      2735      2691      2656      2382      2349      2662      2634      2789      2722      2813      2735      2790      2673
dram[5]:       2600      2598      2614      2648      2555      2613      2250      2271      2557      2593      2565      2616      2584      2634      2585      2598
dram[6]:       2562      2587      2557      2596      2536      2554      2230      2267      2456      2517      2554      2630      2558      2625      2531      2629
dram[7]:       2516      2527      2517      2532      2475      2513      2219      2207      2473      2486      2538      2581      2555      2574      2518      2544
dram[8]:       2638      2490      2648      2486      2621      2418      2311      2179      2617      2410      2683      2528      2784      2551      2690      2505
dram[9]:       2504      2432      2477      2421      2438      2414      2100      2088      2395      2410      2486      2456      2495      2530      2512      2466
dram[10]:       2634      2756      2693      2773      2609      2778      2274      2367      2554      2719      2635      2787      2627      2827      2650      2776
dram[11]:       2577      2587      2583      2589      2537      2487      2215      2248      2482      2574      2561      2687      2570      2639      2566      2665
dram[12]:       2584      2366      2555      2442      2547      2388      2247      2054      2471      2320      2564      2435      2560      2455      2564      2462
dram[13]:       2644      2524      2696      2553      2648      2517      2280      2168      2613      2502      2687      2585      2712      2599      2700      2631
dram[14]:       2594      2390      2624      2431      2564      2393      2332      2117      2503      2337      2645      2448      2689      2420      2665      2439
dram[15]:       2632      2562      2655      2554      2626      2608      2388      2249      2551      2526      2650      2581      2648      2584      2673      2564
dram[16]:       2518      2497      2514      2548      2493      2507      2226      2215      2440      2431      2520      2520      2519      2544      2541      2591
dram[17]:       2405      2486      2389      2538      2317      2495      2050      2195      2275      2447      2388      2494      2394      2540      2394      2506
dram[18]:       2594      2652      2657      2659      2565      2622      2272      2312      2477      2549      2654      2705      2686      2683      2602      2755
dram[19]:       2711      2714      2706      2669      2753      2624      2354      2325      2634      2687      2692      2716      2733      2728      2673      2717
dram[20]:       2575      2411      2575      2463      2587      2430      2279      2092      2525      2351      2601      2439      2582      2448      2584      2429
dram[21]:       2944      2440      2931      2489      2892      2473      2496      2165      2877      2477      2984      2481      2914      2562      2965      2486
dram[22]:       2656      2352      2653      2386      2606      2358      2265      2106      2537      2355      2701      2433      2669      2435      2676      2430
dram[23]:       2816      2770      2863      2791      2842      2736      2447      2387      2777      2752      2862      2836      2834      2843      2834      2868
dram[24]:       2523      2541      2564      2610      2440      2475      2173      2170      2424      2464      2553      2549      2569      2568      2557      2553
dram[25]:       2537      2322      2532      2357      2551      2309      2192      2007      2453      2299      2497      2290      2564      2369      2535      2334
dram[26]:       2734      2604     36691      2636      2683      2608      2350      2251      2567      2561      2728      2716      2746      2708      2741      2651
dram[27]:       2564      2668      2591      2702      2578      2672      2270      2306      2502      2642      2560      2666      2649      2734      2582      2647
dram[28]:       2533      2506      2567      2511      2580      2492      2270      2222      2541      2508      2637      2640      2626      2566      2609      2568
dram[29]:       2521      2531      2557      2546      2519      2496      2199      2178      2522      2517      2589      2589      2614      2566      2561      2527
dram[30]:       2511      2590      2560      2595      2499      2607      2177      2268      2500      2561      2570      2657      2631      2645      2567      2626
dram[31]:       2772      2916      2785      2870      2741      2842      2390      2490      2739      2808      2724      2911      2826      2872      2882      2925
maximum mf latency per bank:
dram[0]:      10038     11141     10287     10779     10464     10304      9955      9430      9582      9944     10349     10659     10203     10783      9852      9682
dram[1]:       9809     10991      9975     10170      9831     10080      9124      9158      9554      9734     10568     10396      9963     10621      9560      9663
dram[2]:      10401     11660     11117     11017     10157     10742      9570      9715     10302      9918     10200     10620     10402     10872     10698      9969
dram[3]:      10400     10720     10500      9892      9966      9618      9314      8756      9678      9530      9993     10309      9830     10159     10131      9759
dram[4]:      10686     11678     10729     10194     10310      9953     10319      9453      9927      9824     10114     10284     10301     10440     10822      9441
dram[5]:      10682     11429     10812     11065     10675     10314      9906      9384     10240     10259     10330     10597     11081     10528     10403     10049
dram[6]:      10451     10560     11424     11106     10793     10225     10100     10347     10006      9965      9988     10547     11542     10666     10510      9862
dram[7]:      11356     11315     11300     10966     11657     10279     10546     10352     10300      9461     10955     10510     10768     10650     10461      9730
dram[8]:      10785     11357     11223     10942     11023     10613     10261     10646     10193      9708     10687     10548     11089     10825     10245     10651
dram[9]:      10569     11345     10934     10848     10884     10504      9794     10087      9968     10251     10676     10713      9869     10822     10014     10518
dram[10]:      10337     11491     11440     11305      9897     10506      9955     10033      9997     10284     11148     10490      9826     11274     10277     10949
dram[11]:      10645     11128     11138     11178      9837     10740      9597     10016      9785     10837     11107     10851      9890     10442     10405     10638
dram[12]:      10579     10670     10528     11328      9829      9841      9712      9466      9564     10099     10536     10670      9884     10378      9990      9855
dram[13]:      10837     10960     10537     10659      9813     10152      9438      9235      9719      9961     10475     10447      9957     10343      9711      9817
dram[14]:      11087     10643     10263     10911      9604     10378     10064     10368      9641     10137     10557     10744      9948     10850     10121      9983
dram[15]:      11082     10177     11374     11073      9975     10519      9855     10391     10299     10404     10669     10283      9932     10715     11330      9904
dram[16]:      10484     10608     10098     10921      9681     10159      9566     10211      9326      9750     10168     10126      9759     10515     10910     10175
dram[17]:      10865     10012     10631     10760      9789     10712      9642      9962      9615     10111      9859     10814      9758     10282     10520     10474
dram[18]:      11218     10149     10818     10018      9720      9844     10093      9478      9289      9888      9748     10551      9916     10389     10287     10225
dram[19]:      10730     10853     11310     11058      9614     10880     10203      9999      9373     10026      9898     11023      9532     10839      9434      9824
dram[20]:      10612     10369     10851     10398      9781      9990     10078     10071      9735      9642     10614     10402      9311     10498      9674      9616
dram[21]:      10606     10340     10299     10837     10301      9874      9828      9641     10052      9488     10542     10153      9748     10588      9821      9640
dram[22]:      10660     10899     10231     10712      9845     10333      9665      9747      9266     10114     10114     10112      9512     10695     10059      9778
dram[23]:      11088     10693     10456     10565     10046     10433      9718     10011     10233     10115     10763     11619     10088     11107     10251     10244
dram[24]:      11291     10043     10603     10234      9946      9719      9671      9765     10059      9585     10489     10440     10781     10359      9539      9049
dram[25]:      10992     11078     10144     11048     10510      9874      9713      9453     10159      9382     10369     10079     10525     10420      9681      9167
dram[26]:      10823     10964     10417     11369      9909     10243      9473      9775      9773      9722     10151     10910     10350     10736      9933      9389
dram[27]:      10695     11049     10589     10678     10108     10453      9642     10052     10046      9936     10673     10186     11027     10570     10193      9177
dram[28]:      11202     11188     10563     11519      9574      9954      9422      9992      9985      9883     10397     10113     11028     10964      9687      9616
dram[29]:      10266     10298     10400      9992      9925     10133      9337      9527      9886      9357     10063      9745     10638     10174     10021      9935
dram[30]:      10778      9911     10716     10378     10358     10497      9849      9682      9893      9689     10495      9818     11119     10467      9812     10454
dram[31]:      11015     10204     11021     10693     10628     10685      9854      9940     10176      9844     10687     10335     10575     10628     10097     10255
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=236757 n_act=45590 n_pre=45574 n_ref_event=0 n_req=125932 n_rd=100797 n_rd_L2_A=0 n_write=0 n_wr_bk=54492 bw_util=0.3562
n_activity=330013 dram_eff=0.4706
bk0: 6496a 255020i bk1: 6493a 256240i bk2: 6449a 264833i bk3: 6344a 267804i bk4: 6165a 277201i bk5: 6294a 276817i bk6: 6214a 271381i bk7: 6187a 274041i bk8: 6261a 260685i bk9: 6196a 263234i bk10: 6337a 264091i bk11: 6243a 263617i bk12: 6286a 260780i bk13: 6375a 258533i bk14: 6136a 262135i bk15: 6321a 261625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637979
Row_Buffer_Locality_read = 0.732899
Row_Buffer_Locality_write = 0.257330
Bank_Level_Parallism = 9.226643
Bank_Level_Parallism_Col = 6.186266
Bank_Level_Parallism_Ready = 2.336837
write_to_read_ratio_blp_rw_average = 0.522940
GrpLevelPara = 3.081088 

BW Util details:
bwutil = 0.356152 
total_CMD = 436019 
util_bw = 155289 
Wasted_Col = 137327 
Wasted_Row = 17811 
Idle = 125592 

BW Util Bottlenecks: 
RCDc_limit = 161067 
RCDWRc_limit = 75594 
WTRc_limit = 76612 
RTWc_limit = 432917 
CCDLc_limit = 85137 
rwq = 0 
CCDLc_limit_alone = 45338 
WTRc_limit_alone = 69790 
RTWc_limit_alone = 399940 

Commands details: 
total_CMD = 436019 
n_nop = 236757 
Read = 100797 
Write = 0 
L2_Alloc = 0 
L2_WB = 54492 
n_act = 45590 
n_pre = 45574 
n_ref = 0 
n_req = 125932 
total_req = 155289 

Dual Bus Interface Util: 
issued_total_row = 91164 
issued_total_col = 155289 
Row_Bus_Util =  0.209083 
CoL_Bus_Util = 0.356152 
Either_Row_CoL_Bus_Util = 0.457003 
Issued_on_Two_Bus_Simul_Util = 0.108232 
issued_two_Eff = 0.236829 
queue_avg = 26.922977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.923
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=235580 n_act=45974 n_pre=45958 n_ref_event=0 n_req=126518 n_rd=101067 n_rd_L2_A=0 n_write=0 n_wr_bk=55396 bw_util=0.3588
n_activity=330859 dram_eff=0.4729
bk0: 6538a 255883i bk1: 6537a 255627i bk2: 6306a 268338i bk3: 6413a 267260i bk4: 6182a 279543i bk5: 6396a 278373i bk6: 6244a 266177i bk7: 6156a 264516i bk8: 6309a 260151i bk9: 6283a 265189i bk10: 6204a 262856i bk11: 6263a 259130i bk12: 6222a 259576i bk13: 6325a 258550i bk14: 6362a 261143i bk15: 6327a 258086i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636621
Row_Buffer_Locality_read = 0.732376
Row_Buffer_Locality_write = 0.256375
Bank_Level_Parallism = 9.250873
Bank_Level_Parallism_Col = 6.191663
Bank_Level_Parallism_Ready = 2.336623
write_to_read_ratio_blp_rw_average = 0.519525
GrpLevelPara = 3.083848 

BW Util details:
bwutil = 0.358844 
total_CMD = 436019 
util_bw = 156463 
Wasted_Col = 137499 
Wasted_Row = 17622 
Idle = 124435 

BW Util Bottlenecks: 
RCDc_limit = 160260 
RCDWRc_limit = 75931 
WTRc_limit = 79944 
RTWc_limit = 430943 
CCDLc_limit = 86675 
rwq = 0 
CCDLc_limit_alone = 46385 
WTRc_limit_alone = 72502 
RTWc_limit_alone = 398095 

Commands details: 
total_CMD = 436019 
n_nop = 235580 
Read = 101067 
Write = 0 
L2_Alloc = 0 
L2_WB = 55396 
n_act = 45974 
n_pre = 45958 
n_ref = 0 
n_req = 126518 
total_req = 156463 

Dual Bus Interface Util: 
issued_total_row = 91932 
issued_total_col = 156463 
Row_Bus_Util =  0.210844 
CoL_Bus_Util = 0.358844 
Either_Row_CoL_Bus_Util = 0.459702 
Issued_on_Two_Bus_Simul_Util = 0.109986 
issued_two_Eff = 0.239255 
queue_avg = 27.262350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.2624
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=235288 n_act=45926 n_pre=45910 n_ref_event=0 n_req=127136 n_rd=101807 n_rd_L2_A=0 n_write=0 n_wr_bk=54981 bw_util=0.3596
n_activity=330063 dram_eff=0.475
bk0: 6450a 257269i bk1: 6413a 259314i bk2: 6519a 264562i bk3: 6452a 270158i bk4: 6231a 276138i bk5: 6343a 275912i bk6: 6461a 268078i bk7: 6156a 267758i bk8: 6349a 265980i bk9: 6539a 259611i bk10: 6352a 255877i bk11: 6174a 266246i bk12: 6265a 257943i bk13: 6400a 257265i bk14: 6423a 259294i bk15: 6280a 260457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638765
Row_Buffer_Locality_read = 0.734144
Row_Buffer_Locality_write = 0.255399
Bank_Level_Parallism = 9.257487
Bank_Level_Parallism_Col = 6.192808
Bank_Level_Parallism_Ready = 2.333488
write_to_read_ratio_blp_rw_average = 0.521761
GrpLevelPara = 3.091269 

BW Util details:
bwutil = 0.359590 
total_CMD = 436019 
util_bw = 156788 
Wasted_Col = 136663 
Wasted_Row = 17819 
Idle = 124749 

BW Util Bottlenecks: 
RCDc_limit = 159463 
RCDWRc_limit = 75564 
WTRc_limit = 78824 
RTWc_limit = 431005 
CCDLc_limit = 85465 
rwq = 0 
CCDLc_limit_alone = 46275 
WTRc_limit_alone = 71645 
RTWc_limit_alone = 398994 

Commands details: 
total_CMD = 436019 
n_nop = 235288 
Read = 101807 
Write = 0 
L2_Alloc = 0 
L2_WB = 54981 
n_act = 45926 
n_pre = 45910 
n_ref = 0 
n_req = 127136 
total_req = 156788 

Dual Bus Interface Util: 
issued_total_row = 91836 
issued_total_col = 156788 
Row_Bus_Util =  0.210624 
CoL_Bus_Util = 0.359590 
Either_Row_CoL_Bus_Util = 0.460372 
Issued_on_Two_Bus_Simul_Util = 0.109842 
issued_two_Eff = 0.238593 
queue_avg = 27.147627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.1476
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=236081 n_act=45741 n_pre=45725 n_ref_event=0 n_req=126344 n_rd=100949 n_rd_L2_A=0 n_write=0 n_wr_bk=55194 bw_util=0.3581
n_activity=331257 dram_eff=0.4714
bk0: 6410a 255934i bk1: 6348a 257993i bk2: 6350a 264513i bk3: 6397a 271789i bk4: 6360a 276450i bk5: 6314a 278038i bk6: 6313a 269469i bk7: 6240a 268516i bk8: 6253a 259695i bk9: 6330a 264568i bk10: 6222a 263281i bk11: 6200a 265243i bk12: 6282a 259662i bk13: 6392a 262297i bk14: 6250a 259455i bk15: 6288a 262962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637965
Row_Buffer_Locality_read = 0.733747
Row_Buffer_Locality_write = 0.257216
Bank_Level_Parallism = 9.189548
Bank_Level_Parallism_Col = 6.152887
Bank_Level_Parallism_Ready = 2.339420
write_to_read_ratio_blp_rw_average = 0.522210
GrpLevelPara = 3.078521 

BW Util details:
bwutil = 0.358111 
total_CMD = 436019 
util_bw = 156143 
Wasted_Col = 137410 
Wasted_Row = 17973 
Idle = 124493 

BW Util Bottlenecks: 
RCDc_limit = 159788 
RCDWRc_limit = 75739 
WTRc_limit = 77538 
RTWc_limit = 428109 
CCDLc_limit = 86098 
rwq = 0 
CCDLc_limit_alone = 46106 
WTRc_limit_alone = 70588 
RTWc_limit_alone = 395067 

Commands details: 
total_CMD = 436019 
n_nop = 236081 
Read = 100949 
Write = 0 
L2_Alloc = 0 
L2_WB = 55194 
n_act = 45741 
n_pre = 45725 
n_ref = 0 
n_req = 126344 
total_req = 156143 

Dual Bus Interface Util: 
issued_total_row = 91466 
issued_total_col = 156143 
Row_Bus_Util =  0.209775 
CoL_Bus_Util = 0.358111 
Either_Row_CoL_Bus_Util = 0.458553 
Issued_on_Two_Bus_Simul_Util = 0.109332 
issued_two_Eff = 0.238429 
queue_avg = 27.042011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.042
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=237069 n_act=45487 n_pre=45471 n_ref_event=0 n_req=124877 n_rd=99561 n_rd_L2_A=0 n_write=0 n_wr_bk=55069 bw_util=0.3546
n_activity=328534 dram_eff=0.4707
bk0: 6384a 259418i bk1: 6217a 262214i bk2: 6240a 265401i bk3: 6295a 270884i bk4: 6142a 281845i bk5: 6126a 282744i bk6: 6225a 273519i bk7: 6184a 274414i bk8: 6175a 263143i bk9: 6289a 263749i bk10: 6385a 262739i bk11: 6156a 268728i bk12: 6211a 260709i bk13: 6283a 258016i bk14: 6119a 263426i bk15: 6130a 261444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.635746
Row_Buffer_Locality_read = 0.733942
Row_Buffer_Locality_write = 0.249565
Bank_Level_Parallism = 9.124769
Bank_Level_Parallism_Col = 6.088410
Bank_Level_Parallism_Ready = 2.300789
write_to_read_ratio_blp_rw_average = 0.521474
GrpLevelPara = 3.064875 

BW Util details:
bwutil = 0.354641 
total_CMD = 436019 
util_bw = 154630 
Wasted_Col = 138238 
Wasted_Row = 17144 
Idle = 126007 

BW Util Bottlenecks: 
RCDc_limit = 159689 
RCDWRc_limit = 76920 
WTRc_limit = 81931 
RTWc_limit = 420470 
CCDLc_limit = 86786 
rwq = 0 
CCDLc_limit_alone = 46966 
WTRc_limit_alone = 74267 
RTWc_limit_alone = 388314 

Commands details: 
total_CMD = 436019 
n_nop = 237069 
Read = 99561 
Write = 0 
L2_Alloc = 0 
L2_WB = 55069 
n_act = 45487 
n_pre = 45471 
n_ref = 0 
n_req = 124877 
total_req = 154630 

Dual Bus Interface Util: 
issued_total_row = 90958 
issued_total_col = 154630 
Row_Bus_Util =  0.208610 
CoL_Bus_Util = 0.354641 
Either_Row_CoL_Bus_Util = 0.456287 
Issued_on_Two_Bus_Simul_Util = 0.106963 
issued_two_Eff = 0.234421 
queue_avg = 26.109015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.109
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=239998 n_act=44677 n_pre=44661 n_ref_event=0 n_req=122585 n_rd=97775 n_rd_L2_A=0 n_write=0 n_wr_bk=54508 bw_util=0.3493
n_activity=330647 dram_eff=0.4606
bk0: 6288a 264772i bk1: 6212a 265261i bk2: 6232a 270300i bk3: 6158a 276747i bk4: 6119a 282956i bk5: 5945a 287950i bk6: 6029a 273660i bk7: 5968a 275355i bk8: 6061a 272537i bk9: 6123a 268576i bk10: 6123a 266726i bk11: 6068a 267885i bk12: 6089a 266331i bk13: 6023a 265654i bk14: 6217a 266665i bk15: 6120a 265978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.635543
Row_Buffer_Locality_read = 0.733695
Row_Buffer_Locality_write = 0.248730
Bank_Level_Parallism = 8.875628
Bank_Level_Parallism_Col = 5.974238
Bank_Level_Parallism_Ready = 2.333123
write_to_read_ratio_blp_rw_average = 0.518108
GrpLevelPara = 3.020600 

BW Util details:
bwutil = 0.349258 
total_CMD = 436019 
util_bw = 152283 
Wasted_Col = 139194 
Wasted_Row = 19660 
Idle = 124882 

BW Util Bottlenecks: 
RCDc_limit = 158154 
RCDWRc_limit = 76190 
WTRc_limit = 76129 
RTWc_limit = 408155 
CCDLc_limit = 82422 
rwq = 0 
CCDLc_limit_alone = 44896 
WTRc_limit_alone = 69311 
RTWc_limit_alone = 377447 

Commands details: 
total_CMD = 436019 
n_nop = 239998 
Read = 97775 
Write = 0 
L2_Alloc = 0 
L2_WB = 54508 
n_act = 44677 
n_pre = 44661 
n_ref = 0 
n_req = 122585 
total_req = 152283 

Dual Bus Interface Util: 
issued_total_row = 89338 
issued_total_col = 152283 
Row_Bus_Util =  0.204895 
CoL_Bus_Util = 0.349258 
Either_Row_CoL_Bus_Util = 0.449570 
Issued_on_Two_Bus_Simul_Util = 0.104583 
issued_two_Eff = 0.232628 
queue_avg = 25.130180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1302
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=241713 n_act=44094 n_pre=44078 n_ref_event=0 n_req=121144 n_rd=96598 n_rd_L2_A=0 n_write=0 n_wr_bk=53977 bw_util=0.3453
n_activity=329340 dram_eff=0.4572
bk0: 6057a 270013i bk1: 6195a 268194i bk2: 5997a 272150i bk3: 6087a 278858i bk4: 5862a 286762i bk5: 6042a 284658i bk6: 5967a 278338i bk7: 5940a 282194i bk8: 6026a 273058i bk9: 6223a 269949i bk10: 5999a 272959i bk11: 6117a 271507i bk12: 5977a 267314i bk13: 6069a 266369i bk14: 6037a 265175i bk15: 6003a 268447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636020
Row_Buffer_Locality_read = 0.734104
Row_Buffer_Locality_write = 0.250020
Bank_Level_Parallism = 8.780628
Bank_Level_Parallism_Col = 5.918753
Bank_Level_Parallism_Ready = 2.324370
write_to_read_ratio_blp_rw_average = 0.517903
GrpLevelPara = 2.996693 

BW Util details:
bwutil = 0.345340 
total_CMD = 436019 
util_bw = 150575 
Wasted_Col = 140414 
Wasted_Row = 18955 
Idle = 126075 

BW Util Bottlenecks: 
RCDc_limit = 156999 
RCDWRc_limit = 76573 
WTRc_limit = 80332 
RTWc_limit = 401845 
CCDLc_limit = 83600 
rwq = 0 
CCDLc_limit_alone = 45127 
WTRc_limit_alone = 72900 
RTWc_limit_alone = 370804 

Commands details: 
total_CMD = 436019 
n_nop = 241713 
Read = 96598 
Write = 0 
L2_Alloc = 0 
L2_WB = 53977 
n_act = 44094 
n_pre = 44078 
n_ref = 0 
n_req = 121144 
total_req = 150575 

Dual Bus Interface Util: 
issued_total_row = 88172 
issued_total_col = 150575 
Row_Bus_Util =  0.202221 
CoL_Bus_Util = 0.345340 
Either_Row_CoL_Bus_Util = 0.445637 
Issued_on_Two_Bus_Simul_Util = 0.101924 
issued_two_Eff = 0.228717 
queue_avg = 24.455210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4552
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=242540 n_act=43999 n_pre=43983 n_ref_event=0 n_req=120599 n_rd=96052 n_rd_L2_A=0 n_write=0 n_wr_bk=54114 bw_util=0.3444
n_activity=328134 dram_eff=0.4576
bk0: 6134a 268506i bk1: 6147a 265369i bk2: 6034a 276492i bk3: 6087a 279119i bk4: 5891a 286511i bk5: 5945a 287046i bk6: 5912a 282376i bk7: 5856a 277055i bk8: 5887a 273346i bk9: 6071a 270658i bk10: 6030a 273371i bk11: 6046a 269845i bk12: 5980a 269286i bk13: 5972a 270237i bk14: 6021a 267695i bk15: 6039a 268497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.635163
Row_Buffer_Locality_read = 0.732468
Row_Buffer_Locality_write = 0.254410
Bank_Level_Parallism = 8.785666
Bank_Level_Parallism_Col = 5.915391
Bank_Level_Parallism_Ready = 2.331979
write_to_read_ratio_blp_rw_average = 0.515776
GrpLevelPara = 2.991155 

BW Util details:
bwutil = 0.344402 
total_CMD = 436019 
util_bw = 150166 
Wasted_Col = 139392 
Wasted_Row = 19069 
Idle = 127392 

BW Util Bottlenecks: 
RCDc_limit = 156701 
RCDWRc_limit = 75536 
WTRc_limit = 78055 
RTWc_limit = 398065 
CCDLc_limit = 81428 
rwq = 0 
CCDLc_limit_alone = 44387 
WTRc_limit_alone = 70871 
RTWc_limit_alone = 368208 

Commands details: 
total_CMD = 436019 
n_nop = 242540 
Read = 96052 
Write = 0 
L2_Alloc = 0 
L2_WB = 54114 
n_act = 43999 
n_pre = 43983 
n_ref = 0 
n_req = 120599 
total_req = 150166 

Dual Bus Interface Util: 
issued_total_row = 87982 
issued_total_col = 150166 
Row_Bus_Util =  0.201785 
CoL_Bus_Util = 0.344402 
Either_Row_CoL_Bus_Util = 0.443740 
Issued_on_Two_Bus_Simul_Util = 0.102447 
issued_two_Eff = 0.230873 
queue_avg = 24.385254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3853
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=241850 n_act=44119 n_pre=44103 n_ref_event=0 n_req=121467 n_rd=97060 n_rd_L2_A=0 n_write=0 n_wr_bk=53777 bw_util=0.3459
n_activity=327788 dram_eff=0.4602
bk0: 6307a 265684i bk1: 6234a 271227i bk2: 6116a 276866i bk3: 6061a 281876i bk4: 5986a 285497i bk5: 6026a 285486i bk6: 6089a 273494i bk7: 5874a 281122i bk8: 6096a 271345i bk9: 6049a 272051i bk10: 6083a 269623i bk11: 6044a 269900i bk12: 6009a 268306i bk13: 5976a 271176i bk14: 6112a 269850i bk15: 5998a 267066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636782
Row_Buffer_Locality_read = 0.733000
Row_Buffer_Locality_write = 0.254148
Bank_Level_Parallism = 8.816674
Bank_Level_Parallism_Col = 5.933070
Bank_Level_Parallism_Ready = 2.300669
write_to_read_ratio_blp_rw_average = 0.517252
GrpLevelPara = 3.009909 

BW Util details:
bwutil = 0.345941 
total_CMD = 436019 
util_bw = 150837 
Wasted_Col = 139015 
Wasted_Row = 18337 
Idle = 127830 

BW Util Bottlenecks: 
RCDc_limit = 157663 
RCDWRc_limit = 75067 
WTRc_limit = 78518 
RTWc_limit = 398911 
CCDLc_limit = 82790 
rwq = 0 
CCDLc_limit_alone = 44852 
WTRc_limit_alone = 71105 
RTWc_limit_alone = 368386 

Commands details: 
total_CMD = 436019 
n_nop = 241850 
Read = 97060 
Write = 0 
L2_Alloc = 0 
L2_WB = 53777 
n_act = 44119 
n_pre = 44103 
n_ref = 0 
n_req = 121467 
total_req = 150837 

Dual Bus Interface Util: 
issued_total_row = 88222 
issued_total_col = 150837 
Row_Bus_Util =  0.202335 
CoL_Bus_Util = 0.345941 
Either_Row_CoL_Bus_Util = 0.445322 
Issued_on_Two_Bus_Simul_Util = 0.102954 
issued_two_Eff = 0.231190 
queue_avg = 24.802090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8021
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=241960 n_act=43891 n_pre=43875 n_ref_event=0 n_req=120887 n_rd=96449 n_rd_L2_A=0 n_write=0 n_wr_bk=53898 bw_util=0.3448
n_activity=330320 dram_eff=0.4552
bk0: 6130a 266060i bk1: 6293a 266054i bk2: 6080a 275999i bk3: 6068a 277510i bk4: 6061a 287255i bk5: 5848a 287774i bk6: 5904a 276958i bk7: 5978a 274289i bk8: 6004a 272151i bk9: 6002a 275020i bk10: 6019a 271974i bk11: 6054a 276004i bk12: 6020a 266685i bk13: 5992a 270482i bk14: 5971a 269283i bk15: 6025a 270266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636925
Row_Buffer_Locality_read = 0.733808
Row_Buffer_Locality_write = 0.254563
Bank_Level_Parallism = 8.740191
Bank_Level_Parallism_Col = 5.914027
Bank_Level_Parallism_Ready = 2.320698
write_to_read_ratio_blp_rw_average = 0.519770
GrpLevelPara = 2.994466 

BW Util details:
bwutil = 0.344818 
total_CMD = 436019 
util_bw = 150347 
Wasted_Col = 140738 
Wasted_Row = 19369 
Idle = 125565 

BW Util Bottlenecks: 
RCDc_limit = 157601 
RCDWRc_limit = 75949 
WTRc_limit = 80606 
RTWc_limit = 402246 
CCDLc_limit = 83241 
rwq = 0 
CCDLc_limit_alone = 45313 
WTRc_limit_alone = 73108 
RTWc_limit_alone = 371816 

Commands details: 
total_CMD = 436019 
n_nop = 241960 
Read = 96449 
Write = 0 
L2_Alloc = 0 
L2_WB = 53898 
n_act = 43891 
n_pre = 43875 
n_ref = 0 
n_req = 120887 
total_req = 150347 

Dual Bus Interface Util: 
issued_total_row = 87766 
issued_total_col = 150347 
Row_Bus_Util =  0.201289 
CoL_Bus_Util = 0.344818 
Either_Row_CoL_Bus_Util = 0.445070 
Issued_on_Two_Bus_Simul_Util = 0.101037 
issued_two_Eff = 0.227013 
queue_avg = 24.235710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2357
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=241792 n_act=43900 n_pre=43884 n_ref_event=0 n_req=121206 n_rd=96623 n_rd_L2_A=0 n_write=0 n_wr_bk=54238 bw_util=0.346
n_activity=328936 dram_eff=0.4586
bk0: 6262a 261854i bk1: 6070a 268410i bk2: 6208a 278413i bk3: 6048a 275298i bk4: 5938a 288561i bk5: 5858a 287199i bk6: 5969a 279899i bk7: 5897a 274443i bk8: 5976a 266734i bk9: 5972a 271354i bk10: 6074a 271358i bk11: 6077a 271903i bk12: 6099a 264465i bk13: 6028a 264797i bk14: 6070a 268056i bk15: 6077a 269881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637807
Row_Buffer_Locality_read = 0.735001
Row_Buffer_Locality_write = 0.255787
Bank_Level_Parallism = 8.839175
Bank_Level_Parallism_Col = 5.982798
Bank_Level_Parallism_Ready = 2.345517
write_to_read_ratio_blp_rw_average = 0.519094
GrpLevelPara = 3.011348 

BW Util details:
bwutil = 0.345996 
total_CMD = 436019 
util_bw = 150861 
Wasted_Col = 139650 
Wasted_Row = 18894 
Idle = 126614 

BW Util Bottlenecks: 
RCDc_limit = 157589 
RCDWRc_limit = 75837 
WTRc_limit = 78926 
RTWc_limit = 408506 
CCDLc_limit = 83082 
rwq = 0 
CCDLc_limit_alone = 44387 
WTRc_limit_alone = 71555 
RTWc_limit_alone = 377182 

Commands details: 
total_CMD = 436019 
n_nop = 241792 
Read = 96623 
Write = 0 
L2_Alloc = 0 
L2_WB = 54238 
n_act = 43900 
n_pre = 43884 
n_ref = 0 
n_req = 121206 
total_req = 150861 

Dual Bus Interface Util: 
issued_total_row = 87784 
issued_total_col = 150861 
Row_Bus_Util =  0.201331 
CoL_Bus_Util = 0.345996 
Either_Row_CoL_Bus_Util = 0.445455 
Issued_on_Two_Bus_Simul_Util = 0.101872 
issued_two_Eff = 0.228691 
queue_avg = 24.713377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7134
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=241933 n_act=44070 n_pre=44054 n_ref_event=0 n_req=121107 n_rd=96622 n_rd_L2_A=0 n_write=0 n_wr_bk=53932 bw_util=0.3453
n_activity=327583 dram_eff=0.4596
bk0: 6205a 268800i bk1: 6189a 267473i bk2: 6161a 277234i bk3: 5993a 277692i bk4: 5944a 288077i bk5: 6073a 287450i bk6: 5908a 276899i bk7: 5947a 281744i bk8: 6075a 274153i bk9: 6068a 271720i bk10: 6051a 265517i bk11: 5914a 271671i bk12: 6052a 267991i bk13: 6084a 268435i bk14: 5980a 268004i bk15: 5978a 268174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636107
Row_Buffer_Locality_read = 0.734015
Row_Buffer_Locality_write = 0.249745
Bank_Level_Parallism = 8.811567
Bank_Level_Parallism_Col = 5.931573
Bank_Level_Parallism_Ready = 2.306103
write_to_read_ratio_blp_rw_average = 0.518911
GrpLevelPara = 3.011412 

BW Util details:
bwutil = 0.345292 
total_CMD = 436019 
util_bw = 150554 
Wasted_Col = 139469 
Wasted_Row = 18251 
Idle = 127745 

BW Util Bottlenecks: 
RCDc_limit = 157400 
RCDWRc_limit = 75800 
WTRc_limit = 78736 
RTWc_limit = 400722 
CCDLc_limit = 81856 
rwq = 0 
CCDLc_limit_alone = 44811 
WTRc_limit_alone = 71461 
RTWc_limit_alone = 370952 

Commands details: 
total_CMD = 436019 
n_nop = 241933 
Read = 96622 
Write = 0 
L2_Alloc = 0 
L2_WB = 53932 
n_act = 44070 
n_pre = 44054 
n_ref = 0 
n_req = 121107 
total_req = 150554 

Dual Bus Interface Util: 
issued_total_row = 88124 
issued_total_col = 150554 
Row_Bus_Util =  0.202110 
CoL_Bus_Util = 0.345292 
Either_Row_CoL_Bus_Util = 0.445132 
Issued_on_Two_Bus_Simul_Util = 0.102271 
issued_two_Eff = 0.229754 
queue_avg = 24.493801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4938
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=239969 n_act=44602 n_pre=44586 n_ref_event=0 n_req=122177 n_rd=97302 n_rd_L2_A=0 n_write=0 n_wr_bk=54601 bw_util=0.3484
n_activity=328684 dram_eff=0.4622
bk0: 6179a 270465i bk1: 6293a 261177i bk2: 6183a 272129i bk3: 6034a 277597i bk4: 5961a 285059i bk5: 6084a 288055i bk6: 5955a 268888i bk7: 5732a 282961i bk8: 6126a 269641i bk9: 6089a 267816i bk10: 6088a 265253i bk11: 6046a 268519i bk12: 6146a 263895i bk13: 6115a 261704i bk14: 6214a 262756i bk15: 6057a 272268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634939
Row_Buffer_Locality_read = 0.732123
Row_Buffer_Locality_write = 0.254794
Bank_Level_Parallism = 8.909016
Bank_Level_Parallism_Col = 5.971086
Bank_Level_Parallism_Ready = 2.319184
write_to_read_ratio_blp_rw_average = 0.518095
GrpLevelPara = 3.016502 

BW Util details:
bwutil = 0.348386 
total_CMD = 436019 
util_bw = 151903 
Wasted_Col = 139901 
Wasted_Row = 18028 
Idle = 126187 

BW Util Bottlenecks: 
RCDc_limit = 159821 
RCDWRc_limit = 76364 
WTRc_limit = 81303 
RTWc_limit = 407486 
CCDLc_limit = 82968 
rwq = 0 
CCDLc_limit_alone = 45263 
WTRc_limit_alone = 73868 
RTWc_limit_alone = 377216 

Commands details: 
total_CMD = 436019 
n_nop = 239969 
Read = 97302 
Write = 0 
L2_Alloc = 0 
L2_WB = 54601 
n_act = 44602 
n_pre = 44586 
n_ref = 0 
n_req = 122177 
total_req = 151903 

Dual Bus Interface Util: 
issued_total_row = 89188 
issued_total_col = 151903 
Row_Bus_Util =  0.204551 
CoL_Bus_Util = 0.348386 
Either_Row_CoL_Bus_Util = 0.449636 
Issued_on_Two_Bus_Simul_Util = 0.103301 
issued_two_Eff = 0.229742 
queue_avg = 24.651726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6517
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=240584 n_act=44381 n_pre=44365 n_ref_event=0 n_req=122174 n_rd=97471 n_rd_L2_A=0 n_write=0 n_wr_bk=54337 bw_util=0.3482
n_activity=328803 dram_eff=0.4617
bk0: 6328a 264611i bk1: 6271a 264479i bk2: 6238a 273705i bk3: 6083a 277942i bk4: 6089a 284505i bk5: 5933a 284928i bk6: 5982a 271532i bk7: 5857a 276875i bk8: 6147a 268950i bk9: 6061a 272466i bk10: 6072a 268576i bk11: 5936a 272709i bk12: 6222a 262908i bk13: 6106a 270450i bk14: 6181a 266472i bk15: 5965a 269071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636739
Row_Buffer_Locality_read = 0.733685
Row_Buffer_Locality_write = 0.254220
Bank_Level_Parallism = 8.882759
Bank_Level_Parallism_Col = 5.975647
Bank_Level_Parallism_Ready = 2.328547
write_to_read_ratio_blp_rw_average = 0.522582
GrpLevelPara = 3.024411 

BW Util details:
bwutil = 0.348168 
total_CMD = 436019 
util_bw = 151808 
Wasted_Col = 139314 
Wasted_Row = 18275 
Idle = 126622 

BW Util Bottlenecks: 
RCDc_limit = 158909 
RCDWRc_limit = 75327 
WTRc_limit = 77606 
RTWc_limit = 408640 
CCDLc_limit = 82285 
rwq = 0 
CCDLc_limit_alone = 44389 
WTRc_limit_alone = 70374 
RTWc_limit_alone = 377976 

Commands details: 
total_CMD = 436019 
n_nop = 240584 
Read = 97471 
Write = 0 
L2_Alloc = 0 
L2_WB = 54337 
n_act = 44381 
n_pre = 44365 
n_ref = 0 
n_req = 122174 
total_req = 151808 

Dual Bus Interface Util: 
issued_total_row = 88746 
issued_total_col = 151808 
Row_Bus_Util =  0.203537 
CoL_Bus_Util = 0.348168 
Either_Row_CoL_Bus_Util = 0.448226 
Issued_on_Two_Bus_Simul_Util = 0.103479 
issued_two_Eff = 0.230864 
queue_avg = 24.822710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8227
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=240974 n_act=44233 n_pre=44217 n_ref_event=0 n_req=121937 n_rd=97183 n_rd_L2_A=0 n_write=0 n_wr_bk=54231 bw_util=0.3473
n_activity=327972 dram_eff=0.4617
bk0: 6235a 264060i bk1: 6250a 266033i bk2: 5988a 273408i bk3: 6001a 279126i bk4: 6054a 289669i bk5: 6094a 280128i bk6: 5984a 278165i bk7: 5823a 276820i bk8: 6133a 268611i bk9: 6125a 270727i bk10: 6135a 271621i bk11: 5973a 272220i bk12: 6130a 266609i bk13: 6125a 269360i bk14: 6016a 272479i bk15: 6117a 266912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637247
Row_Buffer_Locality_read = 0.734419
Row_Buffer_Locality_write = 0.255757
Bank_Level_Parallism = 8.839911
Bank_Level_Parallism_Col = 5.941548
Bank_Level_Parallism_Ready = 2.314885
write_to_read_ratio_blp_rw_average = 0.517907
GrpLevelPara = 3.014918 

BW Util details:
bwutil = 0.347265 
total_CMD = 436019 
util_bw = 151414 
Wasted_Col = 138984 
Wasted_Row = 18688 
Idle = 126933 

BW Util Bottlenecks: 
RCDc_limit = 157477 
RCDWRc_limit = 75575 
WTRc_limit = 79112 
RTWc_limit = 399025 
CCDLc_limit = 81814 
rwq = 0 
CCDLc_limit_alone = 44679 
WTRc_limit_alone = 71776 
RTWc_limit_alone = 369226 

Commands details: 
total_CMD = 436019 
n_nop = 240974 
Read = 97183 
Write = 0 
L2_Alloc = 0 
L2_WB = 54231 
n_act = 44233 
n_pre = 44217 
n_ref = 0 
n_req = 121937 
total_req = 151414 

Dual Bus Interface Util: 
issued_total_row = 88450 
issued_total_col = 151414 
Row_Bus_Util =  0.202858 
CoL_Bus_Util = 0.347265 
Either_Row_CoL_Bus_Util = 0.447331 
Issued_on_Two_Bus_Simul_Util = 0.102791 
issued_two_Eff = 0.229788 
queue_avg = 24.649591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6496
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=240517 n_act=44403 n_pre=44387 n_ref_event=0 n_req=122445 n_rd=97873 n_rd_L2_A=0 n_write=0 n_wr_bk=54089 bw_util=0.3485
n_activity=330210 dram_eff=0.4602
bk0: 6189a 266627i bk1: 6311a 265090i bk2: 6087a 275196i bk3: 6267a 271986i bk4: 6030a 285984i bk5: 5989a 287150i bk6: 6071a 278567i bk7: 6058a 274859i bk8: 6165a 269554i bk9: 6069a 269951i bk10: 6028a 271393i bk11: 5998a 270037i bk12: 6122a 267077i bk13: 6234a 266789i bk14: 6096a 269916i bk15: 6159a 262211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637364
Row_Buffer_Locality_read = 0.733124
Row_Buffer_Locality_write = 0.255942
Bank_Level_Parallism = 8.852607
Bank_Level_Parallism_Col = 5.964941
Bank_Level_Parallism_Ready = 2.324219
write_to_read_ratio_blp_rw_average = 0.517171
GrpLevelPara = 3.025730 

BW Util details:
bwutil = 0.348522 
total_CMD = 436019 
util_bw = 151962 
Wasted_Col = 139197 
Wasted_Row = 19073 
Idle = 125787 

BW Util Bottlenecks: 
RCDc_limit = 158831 
RCDWRc_limit = 74909 
WTRc_limit = 79719 
RTWc_limit = 408498 
CCDLc_limit = 82477 
rwq = 0 
CCDLc_limit_alone = 44424 
WTRc_limit_alone = 72478 
RTWc_limit_alone = 377686 

Commands details: 
total_CMD = 436019 
n_nop = 240517 
Read = 97873 
Write = 0 
L2_Alloc = 0 
L2_WB = 54089 
n_act = 44403 
n_pre = 44387 
n_ref = 0 
n_req = 122445 
total_req = 151962 

Dual Bus Interface Util: 
issued_total_row = 88790 
issued_total_col = 151962 
Row_Bus_Util =  0.203638 
CoL_Bus_Util = 0.348522 
Either_Row_CoL_Bus_Util = 0.448380 
Issued_on_Two_Bus_Simul_Util = 0.103780 
issued_two_Eff = 0.231455 
queue_avg = 24.899193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8992
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=241385 n_act=44352 n_pre=44336 n_ref_event=0 n_req=121190 n_rd=96507 n_rd_L2_A=0 n_write=0 n_wr_bk=54306 bw_util=0.3459
n_activity=329169 dram_eff=0.4582
bk0: 6215a 267393i bk1: 6322a 264965i bk2: 6034a 274219i bk3: 5966a 276573i bk4: 6001a 287953i bk5: 6013a 285742i bk6: 5855a 280084i bk7: 5904a 281242i bk8: 5945a 271598i bk9: 6101a 267789i bk10: 6031a 269759i bk11: 6111a 268185i bk12: 6040a 267268i bk13: 6131a 267617i bk14: 5971a 267371i bk15: 5867a 269556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634029
Row_Buffer_Locality_read = 0.731543
Row_Buffer_Locality_write = 0.252765
Bank_Level_Parallism = 8.808226
Bank_Level_Parallism_Col = 5.917062
Bank_Level_Parallism_Ready = 2.310716
write_to_read_ratio_blp_rw_average = 0.519377
GrpLevelPara = 3.012447 

BW Util details:
bwutil = 0.345886 
total_CMD = 436019 
util_bw = 150813 
Wasted_Col = 140637 
Wasted_Row = 18508 
Idle = 126061 

BW Util Bottlenecks: 
RCDc_limit = 159581 
RCDWRc_limit = 76920 
WTRc_limit = 78708 
RTWc_limit = 406377 
CCDLc_limit = 82682 
rwq = 0 
CCDLc_limit_alone = 44683 
WTRc_limit_alone = 71373 
RTWc_limit_alone = 375713 

Commands details: 
total_CMD = 436019 
n_nop = 241385 
Read = 96507 
Write = 0 
L2_Alloc = 0 
L2_WB = 54306 
n_act = 44352 
n_pre = 44336 
n_ref = 0 
n_req = 121190 
total_req = 150813 

Dual Bus Interface Util: 
issued_total_row = 88688 
issued_total_col = 150813 
Row_Bus_Util =  0.203404 
CoL_Bus_Util = 0.345886 
Either_Row_CoL_Bus_Util = 0.446389 
Issued_on_Two_Bus_Simul_Util = 0.102901 
issued_two_Eff = 0.230520 
queue_avg = 24.553284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5533
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=240807 n_act=44452 n_pre=44436 n_ref_event=0 n_req=121631 n_rd=96902 n_rd_L2_A=0 n_write=0 n_wr_bk=54336 bw_util=0.3469
n_activity=330104 dram_eff=0.4582
bk0: 6154a 267760i bk1: 6154a 270236i bk2: 6087a 270578i bk3: 6178a 277349i bk4: 6068a 285588i bk5: 5995a 285526i bk6: 5912a 277389i bk7: 5937a 277972i bk8: 6124a 266339i bk9: 6085a 270520i bk10: 6027a 267776i bk11: 6048a 268294i bk12: 6048a 266199i bk13: 6042a 266520i bk14: 6062a 266412i bk15: 5981a 267287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634534
Row_Buffer_Locality_read = 0.732121
Row_Buffer_Locality_write = 0.252133
Bank_Level_Parallism = 8.846292
Bank_Level_Parallism_Col = 5.965094
Bank_Level_Parallism_Ready = 2.341951
write_to_read_ratio_blp_rw_average = 0.518128
GrpLevelPara = 3.014689 

BW Util details:
bwutil = 0.346861 
total_CMD = 436019 
util_bw = 151238 
Wasted_Col = 140388 
Wasted_Row = 18808 
Idle = 125585 

BW Util Bottlenecks: 
RCDc_limit = 159706 
RCDWRc_limit = 76295 
WTRc_limit = 79903 
RTWc_limit = 408068 
CCDLc_limit = 82154 
rwq = 0 
CCDLc_limit_alone = 44211 
WTRc_limit_alone = 72404 
RTWc_limit_alone = 377624 

Commands details: 
total_CMD = 436019 
n_nop = 240807 
Read = 96902 
Write = 0 
L2_Alloc = 0 
L2_WB = 54336 
n_act = 44452 
n_pre = 44436 
n_ref = 0 
n_req = 121631 
total_req = 151238 

Dual Bus Interface Util: 
issued_total_row = 88888 
issued_total_col = 151238 
Row_Bus_Util =  0.203863 
CoL_Bus_Util = 0.346861 
Either_Row_CoL_Bus_Util = 0.447714 
Issued_on_Two_Bus_Simul_Util = 0.103009 
issued_two_Eff = 0.230078 
queue_avg = 24.562099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5621
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=240347 n_act=44348 n_pre=44332 n_ref_event=0 n_req=122528 n_rd=97920 n_rd_L2_A=0 n_write=0 n_wr_bk=54243 bw_util=0.349
n_activity=328965 dram_eff=0.4626
bk0: 6425a 263381i bk1: 6303a 266837i bk2: 6173a 273932i bk3: 6192a 275691i bk4: 6059a 285322i bk5: 6054a 288455i bk6: 5936a 277821i bk7: 6018a 278440i bk8: 6190a 270082i bk9: 6148a 268530i bk10: 6064a 272571i bk11: 6082a 268047i bk12: 6112a 262327i bk13: 6059a 264381i bk14: 6097a 266723i bk15: 6008a 266425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638058
Row_Buffer_Locality_read = 0.734651
Row_Buffer_Locality_write = 0.253698
Bank_Level_Parallism = 8.877268
Bank_Level_Parallism_Col = 5.984510
Bank_Level_Parallism_Ready = 2.308084
write_to_read_ratio_blp_rw_average = 0.519614
GrpLevelPara = 3.023401 

BW Util details:
bwutil = 0.348983 
total_CMD = 436019 
util_bw = 152163 
Wasted_Col = 139128 
Wasted_Row = 18474 
Idle = 126254 

BW Util Bottlenecks: 
RCDc_limit = 158239 
RCDWRc_limit = 75554 
WTRc_limit = 80362 
RTWc_limit = 411097 
CCDLc_limit = 83659 
rwq = 0 
CCDLc_limit_alone = 44926 
WTRc_limit_alone = 72857 
RTWc_limit_alone = 379869 

Commands details: 
total_CMD = 436019 
n_nop = 240347 
Read = 97920 
Write = 0 
L2_Alloc = 0 
L2_WB = 54243 
n_act = 44348 
n_pre = 44332 
n_ref = 0 
n_req = 122528 
total_req = 152163 

Dual Bus Interface Util: 
issued_total_row = 88680 
issued_total_col = 152163 
Row_Bus_Util =  0.203386 
CoL_Bus_Util = 0.348983 
Either_Row_CoL_Bus_Util = 0.448769 
Issued_on_Two_Bus_Simul_Util = 0.103599 
issued_two_Eff = 0.230851 
queue_avg = 25.099804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0998
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=239135 n_act=44637 n_pre=44621 n_ref_event=0 n_req=123480 n_rd=98540 n_rd_L2_A=0 n_write=0 n_wr_bk=54655 bw_util=0.3513
n_activity=329596 dram_eff=0.4648
bk0: 6274a 270335i bk1: 6260a 264949i bk2: 6318a 265243i bk3: 6222a 275238i bk4: 5974a 286361i bk5: 6187a 282184i bk6: 6062a 277967i bk7: 6128a 273264i bk8: 6108a 269340i bk9: 6072a 270109i bk10: 6170a 266323i bk11: 6131a 267871i bk12: 6253a 266803i bk13: 6142a 264509i bk14: 6096a 261627i bk15: 6143a 265434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638508
Row_Buffer_Locality_read = 0.736046
Row_Buffer_Locality_write = 0.253128
Bank_Level_Parallism = 8.942322
Bank_Level_Parallism_Col = 6.011236
Bank_Level_Parallism_Ready = 2.320004
write_to_read_ratio_blp_rw_average = 0.519016
GrpLevelPara = 3.030878 

BW Util details:
bwutil = 0.351349 
total_CMD = 436019 
util_bw = 153195 
Wasted_Col = 138537 
Wasted_Row = 18280 
Idle = 126007 

BW Util Bottlenecks: 
RCDc_limit = 156849 
RCDWRc_limit = 75808 
WTRc_limit = 81344 
RTWc_limit = 410963 
CCDLc_limit = 83677 
rwq = 0 
CCDLc_limit_alone = 44993 
WTRc_limit_alone = 73820 
RTWc_limit_alone = 379803 

Commands details: 
total_CMD = 436019 
n_nop = 239135 
Read = 98540 
Write = 0 
L2_Alloc = 0 
L2_WB = 54655 
n_act = 44637 
n_pre = 44621 
n_ref = 0 
n_req = 123480 
total_req = 153195 

Dual Bus Interface Util: 
issued_total_row = 89258 
issued_total_col = 153195 
Row_Bus_Util =  0.204711 
CoL_Bus_Util = 0.351349 
Either_Row_CoL_Bus_Util = 0.451549 
Issued_on_Two_Bus_Simul_Util = 0.104511 
issued_two_Eff = 0.231451 
queue_avg = 25.476133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4761
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=239895 n_act=44752 n_pre=44736 n_ref_event=0 n_req=122599 n_rd=97698 n_rd_L2_A=0 n_write=0 n_wr_bk=54657 bw_util=0.3494
n_activity=329099 dram_eff=0.4629
bk0: 6355a 260479i bk1: 6305a 266101i bk2: 6241a 271827i bk3: 6135a 276496i bk4: 6016a 285625i bk5: 6083a 281946i bk6: 5971a 274932i bk7: 6092a 274619i bk8: 6093a 265718i bk9: 6042a 265743i bk10: 6152a 264561i bk11: 6002a 269586i bk12: 6138a 263903i bk13: 6001a 265708i bk14: 6107a 262472i bk15: 5965a 266958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634973
Row_Buffer_Locality_read = 0.732523
Row_Buffer_Locality_write = 0.252239
Bank_Level_Parallism = 8.988647
Bank_Level_Parallism_Col = 6.048640
Bank_Level_Parallism_Ready = 2.323127
write_to_read_ratio_blp_rw_average = 0.522813
GrpLevelPara = 3.033716 

BW Util details:
bwutil = 0.349423 
total_CMD = 436019 
util_bw = 152355 
Wasted_Col = 138784 
Wasted_Row = 18388 
Idle = 126492 

BW Util Bottlenecks: 
RCDc_limit = 158694 
RCDWRc_limit = 75997 
WTRc_limit = 78513 
RTWc_limit = 413127 
CCDLc_limit = 84340 
rwq = 0 
CCDLc_limit_alone = 45309 
WTRc_limit_alone = 71170 
RTWc_limit_alone = 381439 

Commands details: 
total_CMD = 436019 
n_nop = 239895 
Read = 97698 
Write = 0 
L2_Alloc = 0 
L2_WB = 54657 
n_act = 44752 
n_pre = 44736 
n_ref = 0 
n_req = 122599 
total_req = 152355 

Dual Bus Interface Util: 
issued_total_row = 89488 
issued_total_col = 152355 
Row_Bus_Util =  0.205239 
CoL_Bus_Util = 0.349423 
Either_Row_CoL_Bus_Util = 0.449806 
Issued_on_Two_Bus_Simul_Util = 0.104856 
issued_two_Eff = 0.233113 
queue_avg = 24.976402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9764
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=239413 n_act=44807 n_pre=44791 n_ref_event=0 n_req=123153 n_rd=97912 n_rd_L2_A=0 n_write=0 n_wr_bk=54998 bw_util=0.3507
n_activity=328731 dram_eff=0.4652
bk0: 6350a 259853i bk1: 6200a 264830i bk2: 6237a 268613i bk3: 6142a 276246i bk4: 6177a 282715i bk5: 6029a 285829i bk6: 6285a 270910i bk7: 5973a 274433i bk8: 6202a 264099i bk9: 6041a 270122i bk10: 6073a 269758i bk11: 6059a 267207i bk12: 6094a 262002i bk13: 6015a 266250i bk14: 6062a 261864i bk15: 5973a 267413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636168
Row_Buffer_Locality_read = 0.733383
Row_Buffer_Locality_write = 0.259063
Bank_Level_Parallism = 9.017775
Bank_Level_Parallism_Col = 6.057744
Bank_Level_Parallism_Ready = 2.342031
write_to_read_ratio_blp_rw_average = 0.521514
GrpLevelPara = 3.046737 

BW Util details:
bwutil = 0.350696 
total_CMD = 436019 
util_bw = 152910 
Wasted_Col = 137876 
Wasted_Row = 18305 
Idle = 126928 

BW Util Bottlenecks: 
RCDc_limit = 157500 
RCDWRc_limit = 76925 
WTRc_limit = 79733 
RTWc_limit = 413491 
CCDLc_limit = 83182 
rwq = 0 
CCDLc_limit_alone = 44920 
WTRc_limit_alone = 72376 
RTWc_limit_alone = 382586 

Commands details: 
total_CMD = 436019 
n_nop = 239413 
Read = 97912 
Write = 0 
L2_Alloc = 0 
L2_WB = 54998 
n_act = 44807 
n_pre = 44791 
n_ref = 0 
n_req = 123153 
total_req = 152910 

Dual Bus Interface Util: 
issued_total_row = 89598 
issued_total_col = 152910 
Row_Bus_Util =  0.205491 
CoL_Bus_Util = 0.350696 
Either_Row_CoL_Bus_Util = 0.450912 
Issued_on_Two_Bus_Simul_Util = 0.105275 
issued_two_Eff = 0.233472 
queue_avg = 25.597878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5979
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=239724 n_act=44800 n_pre=44784 n_ref_event=0 n_req=123085 n_rd=98360 n_rd_L2_A=0 n_write=0 n_wr_bk=54375 bw_util=0.3503
n_activity=330981 dram_eff=0.4615
bk0: 6417a 262815i bk1: 6286a 263610i bk2: 6145a 275779i bk3: 6160a 275141i bk4: 6123a 281707i bk5: 6114a 284275i bk6: 6070a 279705i bk7: 5991a 275022i bk8: 6156a 264884i bk9: 6100a 266713i bk10: 6151a 268149i bk11: 6069a 267690i bk12: 6234a 266952i bk13: 6144a 265621i bk14: 6181a 265685i bk15: 6019a 267292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636024
Row_Buffer_Locality_read = 0.732930
Row_Buffer_Locality_write = 0.250516
Bank_Level_Parallism = 8.885302
Bank_Level_Parallism_Col = 5.979663
Bank_Level_Parallism_Ready = 2.324300
write_to_read_ratio_blp_rw_average = 0.516819
GrpLevelPara = 3.021586 

BW Util details:
bwutil = 0.350294 
total_CMD = 436019 
util_bw = 152735 
Wasted_Col = 139864 
Wasted_Row = 18966 
Idle = 124454 

BW Util Bottlenecks: 
RCDc_limit = 159511 
RCDWRc_limit = 75915 
WTRc_limit = 78924 
RTWc_limit = 410043 
CCDLc_limit = 84045 
rwq = 0 
CCDLc_limit_alone = 45413 
WTRc_limit_alone = 71591 
RTWc_limit_alone = 378744 

Commands details: 
total_CMD = 436019 
n_nop = 239724 
Read = 98360 
Write = 0 
L2_Alloc = 0 
L2_WB = 54375 
n_act = 44800 
n_pre = 44784 
n_ref = 0 
n_req = 123085 
total_req = 152735 

Dual Bus Interface Util: 
issued_total_row = 89584 
issued_total_col = 152735 
Row_Bus_Util =  0.205459 
CoL_Bus_Util = 0.350294 
Either_Row_CoL_Bus_Util = 0.450198 
Issued_on_Two_Bus_Simul_Util = 0.105555 
issued_two_Eff = 0.234463 
queue_avg = 25.223394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2234
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=237247 n_act=45565 n_pre=45549 n_ref_event=0 n_req=124534 n_rd=99447 n_rd_L2_A=0 n_write=0 n_wr_bk=54960 bw_util=0.3541
n_activity=330457 dram_eff=0.4673
bk0: 6379a 261769i bk1: 6449a 257085i bk2: 6185a 274838i bk3: 6246a 271079i bk4: 6182a 279184i bk5: 6285a 279562i bk6: 6035a 271087i bk7: 6091a 269874i bk8: 6053a 265511i bk9: 6235a 260735i bk10: 6193a 267369i bk11: 6224a 263441i bk12: 6164a 260570i bk13: 6231a 260411i bk14: 6323a 263205i bk15: 6172a 261335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634116
Row_Buffer_Locality_read = 0.730329
Row_Buffer_Locality_write = 0.252721
Bank_Level_Parallism = 9.115125
Bank_Level_Parallism_Col = 6.092973
Bank_Level_Parallism_Ready = 2.332045
write_to_read_ratio_blp_rw_average = 0.519868
GrpLevelPara = 3.060609 

BW Util details:
bwutil = 0.354129 
total_CMD = 436019 
util_bw = 154407 
Wasted_Col = 138940 
Wasted_Row = 17541 
Idle = 125131 

BW Util Bottlenecks: 
RCDc_limit = 161685 
RCDWRc_limit = 76616 
WTRc_limit = 81121 
RTWc_limit = 422582 
CCDLc_limit = 86545 
rwq = 0 
CCDLc_limit_alone = 46495 
WTRc_limit_alone = 73649 
RTWc_limit_alone = 390004 

Commands details: 
total_CMD = 436019 
n_nop = 237247 
Read = 99447 
Write = 0 
L2_Alloc = 0 
L2_WB = 54960 
n_act = 45565 
n_pre = 45549 
n_ref = 0 
n_req = 124534 
total_req = 154407 

Dual Bus Interface Util: 
issued_total_row = 91114 
issued_total_col = 154407 
Row_Bus_Util =  0.208968 
CoL_Bus_Util = 0.354129 
Either_Row_CoL_Bus_Util = 0.455879 
Issued_on_Two_Bus_Simul_Util = 0.107218 
issued_two_Eff = 0.235189 
queue_avg = 26.109787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.1098
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=238573 n_act=45088 n_pre=45072 n_ref_event=0 n_req=123339 n_rd=98451 n_rd_L2_A=0 n_write=0 n_wr_bk=54638 bw_util=0.3511
n_activity=330149 dram_eff=0.4637
bk0: 6296a 264048i bk1: 6365a 261569i bk2: 6145a 273041i bk3: 6065a 277773i bk4: 6310a 281743i bk5: 6101a 283072i bk6: 5882a 281145i bk7: 6039a 273262i bk8: 6152a 272218i bk9: 6236a 265314i bk10: 6131a 264935i bk11: 6234a 267376i bk12: 6134a 266187i bk13: 6181a 263742i bk14: 6066a 269937i bk15: 6114a 264867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634438
Row_Buffer_Locality_read = 0.730770
Row_Buffer_Locality_write = 0.253375
Bank_Level_Parallism = 8.914069
Bank_Level_Parallism_Col = 5.962097
Bank_Level_Parallism_Ready = 2.326065
write_to_read_ratio_blp_rw_average = 0.515451
GrpLevelPara = 3.028881 

BW Util details:
bwutil = 0.351106 
total_CMD = 436019 
util_bw = 153089 
Wasted_Col = 139348 
Wasted_Row = 18242 
Idle = 125340 

BW Util Bottlenecks: 
RCDc_limit = 160613 
RCDWRc_limit = 76587 
WTRc_limit = 80004 
RTWc_limit = 406473 
CCDLc_limit = 82468 
rwq = 0 
CCDLc_limit_alone = 45002 
WTRc_limit_alone = 72862 
RTWc_limit_alone = 376149 

Commands details: 
total_CMD = 436019 
n_nop = 238573 
Read = 98451 
Write = 0 
L2_Alloc = 0 
L2_WB = 54638 
n_act = 45088 
n_pre = 45072 
n_ref = 0 
n_req = 123339 
total_req = 153089 

Dual Bus Interface Util: 
issued_total_row = 90160 
issued_total_col = 153089 
Row_Bus_Util =  0.206780 
CoL_Bus_Util = 0.351106 
Either_Row_CoL_Bus_Util = 0.452838 
Issued_on_Two_Bus_Simul_Util = 0.105048 
issued_two_Eff = 0.231977 
queue_avg = 24.767181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7672
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=239802 n_act=44695 n_pre=44679 n_ref_event=0 n_req=122621 n_rd=97851 n_rd_L2_A=0 n_write=0 n_wr_bk=54243 bw_util=0.3488
n_activity=331158 dram_eff=0.4593
bk0: 6248a 263943i bk1: 6342a 259953i bk2: 6173a 271307i bk3: 6097a 280182i bk4: 5977a 288178i bk5: 6060a 285895i bk6: 6120a 276333i bk7: 5993a 274224i bk8: 6141a 270010i bk9: 6080a 265020i bk10: 5966a 264182i bk11: 6173a 271085i bk12: 6082a 266430i bk13: 6078a 263729i bk14: 6129a 266855i bk15: 6192a 270877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.635503
Row_Buffer_Locality_read = 0.732277
Row_Buffer_Locality_write = 0.253210
Bank_Level_Parallism = 8.850965
Bank_Level_Parallism_Col = 5.954612
Bank_Level_Parallism_Ready = 2.314976
write_to_read_ratio_blp_rw_average = 0.519193
GrpLevelPara = 3.011792 

BW Util details:
bwutil = 0.348824 
total_CMD = 436019 
util_bw = 152094 
Wasted_Col = 140945 
Wasted_Row = 18873 
Idle = 124107 

BW Util Bottlenecks: 
RCDc_limit = 160440 
RCDWRc_limit = 76362 
WTRc_limit = 76635 
RTWc_limit = 411035 
CCDLc_limit = 82481 
rwq = 0 
CCDLc_limit_alone = 44739 
WTRc_limit_alone = 69802 
RTWc_limit_alone = 380126 

Commands details: 
total_CMD = 436019 
n_nop = 239802 
Read = 97851 
Write = 0 
L2_Alloc = 0 
L2_WB = 54243 
n_act = 44695 
n_pre = 44679 
n_ref = 0 
n_req = 122621 
total_req = 152094 

Dual Bus Interface Util: 
issued_total_row = 89374 
issued_total_col = 152094 
Row_Bus_Util =  0.204977 
CoL_Bus_Util = 0.348824 
Either_Row_CoL_Bus_Util = 0.450019 
Issued_on_Two_Bus_Simul_Util = 0.103782 
issued_two_Eff = 0.230617 
queue_avg = 24.877474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8775
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=239559 n_act=44517 n_pre=44501 n_ref_event=0 n_req=122816 n_rd=97993 n_rd_L2_A=0 n_write=0 n_wr_bk=54690 bw_util=0.3502
n_activity=335254 dram_eff=0.4554
bk0: 6257a 263111i bk1: 6401a 262215i bk2: 6152a 268626i bk3: 6239a 271769i bk4: 6026a 288626i bk5: 6004a 282639i bk6: 5994a 277829i bk7: 6028a 273211i bk8: 6068a 261687i bk9: 6243a 267991i bk10: 5940a 272108i bk11: 6058a 267625i bk12: 6111a 268334i bk13: 6189a 260504i bk14: 6107a 264072i bk15: 6176a 261853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637531
Row_Buffer_Locality_read = 0.734308
Row_Buffer_Locality_write = 0.255489
Bank_Level_Parallism = 8.926743
Bank_Level_Parallism_Col = 6.042348
Bank_Level_Parallism_Ready = 2.321961
write_to_read_ratio_blp_rw_average = 0.524570
GrpLevelPara = 3.029576 

BW Util details:
bwutil = 0.350175 
total_CMD = 436019 
util_bw = 152683 
Wasted_Col = 140629 
Wasted_Row = 18887 
Idle = 123820 

BW Util Bottlenecks: 
RCDc_limit = 159664 
RCDWRc_limit = 75195 
WTRc_limit = 79533 
RTWc_limit = 423665 
CCDLc_limit = 85839 
rwq = 0 
CCDLc_limit_alone = 45669 
WTRc_limit_alone = 72114 
RTWc_limit_alone = 390914 

Commands details: 
total_CMD = 436019 
n_nop = 239559 
Read = 97993 
Write = 0 
L2_Alloc = 0 
L2_WB = 54690 
n_act = 44517 
n_pre = 44501 
n_ref = 0 
n_req = 122816 
total_req = 152683 

Dual Bus Interface Util: 
issued_total_row = 89018 
issued_total_col = 152683 
Row_Bus_Util =  0.204161 
CoL_Bus_Util = 0.350175 
Either_Row_CoL_Bus_Util = 0.450577 
Issued_on_Two_Bus_Simul_Util = 0.103759 
issued_two_Eff = 0.230281 
queue_avg = 25.433126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4331
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=240391 n_act=44595 n_pre=44579 n_ref_event=0 n_req=122151 n_rd=97433 n_rd_L2_A=0 n_write=0 n_wr_bk=54191 bw_util=0.3477
n_activity=328663 dram_eff=0.4613
bk0: 6182a 266298i bk1: 6287a 263107i bk2: 6097a 275700i bk3: 6058a 271790i bk4: 5959a 287280i bk5: 6017a 284096i bk6: 5921a 276861i bk7: 5951a 273048i bk8: 6191a 270030i bk9: 6084a 267756i bk10: 6013a 269583i bk11: 6110a 266721i bk12: 6109a 267508i bk13: 6167a 265897i bk14: 6088a 265907i bk15: 6199a 264773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634919
Row_Buffer_Locality_read = 0.731426
Row_Buffer_Locality_write = 0.254511
Bank_Level_Parallism = 8.926355
Bank_Level_Parallism_Col = 6.011307
Bank_Level_Parallism_Ready = 2.326090
write_to_read_ratio_blp_rw_average = 0.520053
GrpLevelPara = 3.019320 

BW Util details:
bwutil = 0.347746 
total_CMD = 436019 
util_bw = 151624 
Wasted_Col = 139182 
Wasted_Row = 18626 
Idle = 126587 

BW Util Bottlenecks: 
RCDc_limit = 159382 
RCDWRc_limit = 75251 
WTRc_limit = 77328 
RTWc_limit = 408824 
CCDLc_limit = 83004 
rwq = 0 
CCDLc_limit_alone = 45012 
WTRc_limit_alone = 70030 
RTWc_limit_alone = 378130 

Commands details: 
total_CMD = 436019 
n_nop = 240391 
Read = 97433 
Write = 0 
L2_Alloc = 0 
L2_WB = 54191 
n_act = 44595 
n_pre = 44579 
n_ref = 0 
n_req = 122151 
total_req = 151624 

Dual Bus Interface Util: 
issued_total_row = 89174 
issued_total_col = 151624 
Row_Bus_Util =  0.204519 
CoL_Bus_Util = 0.347746 
Either_Row_CoL_Bus_Util = 0.448669 
Issued_on_Two_Bus_Simul_Util = 0.103596 
issued_two_Eff = 0.230897 
queue_avg = 24.978785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9788
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=239647 n_act=44626 n_pre=44610 n_ref_event=0 n_req=123367 n_rd=98479 n_rd_L2_A=0 n_write=0 n_wr_bk=54452 bw_util=0.3507
n_activity=328213 dram_eff=0.466
bk0: 6356a 259934i bk1: 6402a 262570i bk2: 6136a 273188i bk3: 6259a 277877i bk4: 6074a 284767i bk5: 6120a 282440i bk6: 5952a 280722i bk7: 5978a 272700i bk8: 6152a 268777i bk9: 6203a 265063i bk10: 6036a 267940i bk11: 6053a 267025i bk12: 6184a 266633i bk13: 6246a 261691i bk14: 6170a 263245i bk15: 6158a 263144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638266
Row_Buffer_Locality_read = 0.735263
Row_Buffer_Locality_write = 0.254460
Bank_Level_Parallism = 9.004314
Bank_Level_Parallism_Col = 6.049507
Bank_Level_Parallism_Ready = 2.314299
write_to_read_ratio_blp_rw_average = 0.521012
GrpLevelPara = 3.044359 

BW Util details:
bwutil = 0.350744 
total_CMD = 436019 
util_bw = 152931 
Wasted_Col = 138001 
Wasted_Row = 18026 
Idle = 127061 

BW Util Bottlenecks: 
RCDc_limit = 157505 
RCDWRc_limit = 75732 
WTRc_limit = 78678 
RTWc_limit = 413632 
CCDLc_limit = 84622 
rwq = 0 
CCDLc_limit_alone = 45939 
WTRc_limit_alone = 71660 
RTWc_limit_alone = 381967 

Commands details: 
total_CMD = 436019 
n_nop = 239647 
Read = 98479 
Write = 0 
L2_Alloc = 0 
L2_WB = 54452 
n_act = 44626 
n_pre = 44610 
n_ref = 0 
n_req = 123367 
total_req = 152931 

Dual Bus Interface Util: 
issued_total_row = 89236 
issued_total_col = 152931 
Row_Bus_Util =  0.204661 
CoL_Bus_Util = 0.350744 
Either_Row_CoL_Bus_Util = 0.450375 
Issued_on_Two_Bus_Simul_Util = 0.105030 
issued_two_Eff = 0.233205 
queue_avg = 25.379078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3791
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=238189 n_act=45204 n_pre=45188 n_ref_event=0 n_req=124275 n_rd=99135 n_rd_L2_A=0 n_write=0 n_wr_bk=54880 bw_util=0.3532
n_activity=330473 dram_eff=0.466
bk0: 6386a 266538i bk1: 6459a 259218i bk2: 6240a 277118i bk3: 6267a 273693i bk4: 5950a 285788i bk5: 6308a 278402i bk6: 6024a 273105i bk7: 6123a 271994i bk8: 6099a 263941i bk9: 6117a 268413i bk10: 6065a 267772i bk11: 6074a 266394i bk12: 6304a 258250i bk13: 6279a 258739i bk14: 6170a 265665i bk15: 6270a 265603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636258
Row_Buffer_Locality_read = 0.733051
Row_Buffer_Locality_write = 0.254574
Bank_Level_Parallism = 9.004490
Bank_Level_Parallism_Col = 6.038746
Bank_Level_Parallism_Ready = 2.328124
write_to_read_ratio_blp_rw_average = 0.520867
GrpLevelPara = 3.038884 

BW Util details:
bwutil = 0.353230 
total_CMD = 436019 
util_bw = 154015 
Wasted_Col = 138671 
Wasted_Row = 18264 
Idle = 125069 

BW Util Bottlenecks: 
RCDc_limit = 158962 
RCDWRc_limit = 75627 
WTRc_limit = 77323 
RTWc_limit = 411427 
CCDLc_limit = 82411 
rwq = 0 
CCDLc_limit_alone = 44928 
WTRc_limit_alone = 70494 
RTWc_limit_alone = 380773 

Commands details: 
total_CMD = 436019 
n_nop = 238189 
Read = 99135 
Write = 0 
L2_Alloc = 0 
L2_WB = 54880 
n_act = 45204 
n_pre = 45188 
n_ref = 0 
n_req = 124275 
total_req = 154015 

Dual Bus Interface Util: 
issued_total_row = 90392 
issued_total_col = 154015 
Row_Bus_Util =  0.207312 
CoL_Bus_Util = 0.353230 
Either_Row_CoL_Bus_Util = 0.453719 
Issued_on_Two_Bus_Simul_Util = 0.106823 
issued_two_Eff = 0.235440 
queue_avg = 25.633532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6335
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=238590 n_act=44765 n_pre=44749 n_ref_event=0 n_req=124004 n_rd=98820 n_rd_L2_A=0 n_write=0 n_wr_bk=55029 bw_util=0.3528
n_activity=329569 dram_eff=0.4668
bk0: 6428a 263713i bk1: 6431a 258133i bk2: 6136a 274766i bk3: 6228a 273922i bk4: 6079a 283668i bk5: 6037a 283680i bk6: 6116a 274778i bk7: 6046a 274895i bk8: 6038a 268718i bk9: 6239a 264706i bk10: 6088a 270308i bk11: 6103a 265066i bk12: 6241a 264141i bk13: 6332a 257869i bk14: 6153a 264071i bk15: 6125a 267456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639004
Row_Buffer_Locality_read = 0.735701
Row_Buffer_Locality_write = 0.259570
Bank_Level_Parallism = 9.012075
Bank_Level_Parallism_Col = 6.072397
Bank_Level_Parallism_Ready = 2.329823
write_to_read_ratio_blp_rw_average = 0.519243
GrpLevelPara = 3.051310 

BW Util details:
bwutil = 0.352849 
total_CMD = 436019 
util_bw = 153849 
Wasted_Col = 137288 
Wasted_Row = 18494 
Idle = 126388 

BW Util Bottlenecks: 
RCDc_limit = 157157 
RCDWRc_limit = 76113 
WTRc_limit = 79928 
RTWc_limit = 415005 
CCDLc_limit = 84280 
rwq = 0 
CCDLc_limit_alone = 45220 
WTRc_limit_alone = 72493 
RTWc_limit_alone = 383380 

Commands details: 
total_CMD = 436019 
n_nop = 238590 
Read = 98820 
Write = 0 
L2_Alloc = 0 
L2_WB = 55029 
n_act = 44765 
n_pre = 44749 
n_ref = 0 
n_req = 124004 
total_req = 153849 

Dual Bus Interface Util: 
issued_total_row = 89514 
issued_total_col = 153849 
Row_Bus_Util =  0.205298 
CoL_Bus_Util = 0.352849 
Either_Row_CoL_Bus_Util = 0.452799 
Issued_on_Two_Bus_Simul_Util = 0.105349 
issued_two_Eff = 0.232661 
queue_avg = 25.695749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6957
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=436019 n_nop=236984 n_act=45586 n_pre=45570 n_ref_event=0 n_req=125375 n_rd=100086 n_rd_L2_A=0 n_write=0 n_wr_bk=55086 bw_util=0.3559
n_activity=331265 dram_eff=0.4684
bk0: 6415a 256361i bk1: 6439a 261000i bk2: 6354a 270111i bk3: 6270a 270455i bk4: 6197a 276819i bk5: 6227a 278262i bk6: 6112a 271920i bk7: 6143a 272756i bk8: 6204a 260929i bk9: 6211a 261064i bk10: 6250a 260901i bk11: 6118a 263959i bk12: 6389a 254507i bk13: 6369a 256710i bk14: 6253a 259713i bk15: 6135a 258182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636403
Row_Buffer_Locality_read = 0.733080
Row_Buffer_Locality_write = 0.253786
Bank_Level_Parallism = 9.221576
Bank_Level_Parallism_Col = 6.190276
Bank_Level_Parallism_Ready = 2.337335
write_to_read_ratio_blp_rw_average = 0.526147
GrpLevelPara = 3.080946 

BW Util details:
bwutil = 0.355884 
total_CMD = 436019 
util_bw = 155172 
Wasted_Col = 138055 
Wasted_Row = 17786 
Idle = 125006 

BW Util Bottlenecks: 
RCDc_limit = 160076 
RCDWRc_limit = 76116 
WTRc_limit = 79365 
RTWc_limit = 434949 
CCDLc_limit = 87853 
rwq = 0 
CCDLc_limit_alone = 46789 
WTRc_limit_alone = 72150 
RTWc_limit_alone = 401100 

Commands details: 
total_CMD = 436019 
n_nop = 236984 
Read = 100086 
Write = 0 
L2_Alloc = 0 
L2_WB = 55086 
n_act = 45586 
n_pre = 45570 
n_ref = 0 
n_req = 125375 
total_req = 155172 

Dual Bus Interface Util: 
issued_total_row = 91156 
issued_total_col = 155172 
Row_Bus_Util =  0.209064 
CoL_Bus_Util = 0.355884 
Either_Row_CoL_Bus_Util = 0.456482 
Issued_on_Two_Bus_Simul_Util = 0.108465 
issued_two_Eff = 0.237611 
queue_avg = 26.761635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7616

========= L2 cache stats =========
L2_cache_bank[0]: Access = 182148, Miss = 90317, Miss_rate = 0.496, Pending_hits = 564, Reservation_fails = 553
L2_cache_bank[1]: Access = 182078, Miss = 90461, Miss_rate = 0.497, Pending_hits = 499, Reservation_fails = 0
L2_cache_bank[2]: Access = 182427, Miss = 90580, Miss_rate = 0.497, Pending_hits = 538, Reservation_fails = 1000
L2_cache_bank[3]: Access = 181257, Miss = 90904, Miss_rate = 0.502, Pending_hits = 487, Reservation_fails = 327
L2_cache_bank[4]: Access = 182298, Miss = 90698, Miss_rate = 0.498, Pending_hits = 560, Reservation_fails = 922
L2_cache_bank[5]: Access = 181641, Miss = 90932, Miss_rate = 0.501, Pending_hits = 521, Reservation_fails = 248
L2_cache_bank[6]: Access = 181802, Miss = 90768, Miss_rate = 0.499, Pending_hits = 589, Reservation_fails = 57
L2_cache_bank[7]: Access = 181702, Miss = 90677, Miss_rate = 0.499, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[8]: Access = 181656, Miss = 90121, Miss_rate = 0.496, Pending_hits = 537, Reservation_fails = 90
L2_cache_bank[9]: Access = 181069, Miss = 90184, Miss_rate = 0.498, Pending_hits = 509, Reservation_fails = 83
L2_cache_bank[10]: Access = 181167, Miss = 89513, Miss_rate = 0.494, Pending_hits = 530, Reservation_fails = 0
L2_cache_bank[11]: Access = 180072, Miss = 88769, Miss_rate = 0.493, Pending_hits = 507, Reservation_fails = 0
L2_cache_bank[12]: Access = 179709, Miss = 87993, Miss_rate = 0.490, Pending_hits = 517, Reservation_fails = 0
L2_cache_bank[13]: Access = 179854, Miss = 88720, Miss_rate = 0.493, Pending_hits = 519, Reservation_fails = 503
L2_cache_bank[14]: Access = 179396, Miss = 87956, Miss_rate = 0.490, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[15]: Access = 180009, Miss = 88444, Miss_rate = 0.491, Pending_hits = 571, Reservation_fails = 427
L2_cache_bank[16]: Access = 180064, Miss = 89045, Miss_rate = 0.495, Pending_hits = 620, Reservation_fails = 621
L2_cache_bank[17]: Access = 179527, Miss = 87999, Miss_rate = 0.490, Pending_hits = 544, Reservation_fails = 339
L2_cache_bank[18]: Access = 179607, Miss = 88153, Miss_rate = 0.491, Pending_hits = 529, Reservation_fails = 429
L2_cache_bank[19]: Access = 179804, Miss = 87989, Miss_rate = 0.489, Pending_hits = 539, Reservation_fails = 150
L2_cache_bank[20]: Access = 179262, Miss = 88180, Miss_rate = 0.492, Pending_hits = 572, Reservation_fails = 129
L2_cache_bank[21]: Access = 179459, Miss = 87891, Miss_rate = 0.490, Pending_hits = 623, Reservation_fails = 662
L2_cache_bank[22]: Access = 180315, Miss = 88588, Miss_rate = 0.491, Pending_hits = 537, Reservation_fails = 82
L2_cache_bank[23]: Access = 179554, Miss = 88258, Miss_rate = 0.492, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[24]: Access = 181352, Miss = 89708, Miss_rate = 0.495, Pending_hits = 546, Reservation_fails = 614
L2_cache_bank[25]: Access = 179773, Miss = 88519, Miss_rate = 0.492, Pending_hits = 583, Reservation_fails = 810
L2_cache_bank[26]: Access = 180853, Miss = 89691, Miss_rate = 0.496, Pending_hits = 595, Reservation_fails = 437
L2_cache_bank[27]: Access = 179577, Miss = 87745, Miss_rate = 0.489, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[28]: Access = 181299, Miss = 88235, Miss_rate = 0.487, Pending_hits = 494, Reservation_fails = 572
L2_cache_bank[29]: Access = 180571, Miss = 88708, Miss_rate = 0.491, Pending_hits = 489, Reservation_fails = 0
L2_cache_bank[30]: Access = 181093, Miss = 88489, Miss_rate = 0.489, Pending_hits = 559, Reservation_fails = 306
L2_cache_bank[31]: Access = 180496, Miss = 89153, Miss_rate = 0.494, Pending_hits = 571, Reservation_fails = 153
L2_cache_bank[32]: Access = 179878, Miss = 88141, Miss_rate = 0.490, Pending_hits = 532, Reservation_fails = 933
L2_cache_bank[33]: Access = 179941, Miss = 88945, Miss_rate = 0.494, Pending_hits = 531, Reservation_fails = 105
L2_cache_bank[34]: Access = 180330, Miss = 88710, Miss_rate = 0.492, Pending_hits = 429, Reservation_fails = 54
L2_cache_bank[35]: Access = 179923, Miss = 88598, Miss_rate = 0.492, Pending_hits = 446, Reservation_fails = 26
L2_cache_bank[36]: Access = 180721, Miss = 89039, Miss_rate = 0.493, Pending_hits = 479, Reservation_fails = 0
L2_cache_bank[37]: Access = 180445, Miss = 89025, Miss_rate = 0.493, Pending_hits = 502, Reservation_fails = 0
L2_cache_bank[38]: Access = 181082, Miss = 89772, Miss_rate = 0.496, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[39]: Access = 180213, Miss = 89192, Miss_rate = 0.495, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[40]: Access = 180846, Miss = 89890, Miss_rate = 0.497, Pending_hits = 526, Reservation_fails = 213
L2_cache_bank[41]: Access = 179720, Miss = 88472, Miss_rate = 0.492, Pending_hits = 539, Reservation_fails = 126
L2_cache_bank[42]: Access = 181060, Miss = 89842, Miss_rate = 0.496, Pending_hits = 617, Reservation_fails = 557
L2_cache_bank[43]: Access = 179918, Miss = 88365, Miss_rate = 0.491, Pending_hits = 545, Reservation_fails = 642
L2_cache_bank[44]: Access = 181244, Miss = 89719, Miss_rate = 0.495, Pending_hits = 554, Reservation_fails = 326
L2_cache_bank[45]: Access = 180123, Miss = 88737, Miss_rate = 0.493, Pending_hits = 530, Reservation_fails = 0
L2_cache_bank[46]: Access = 181467, Miss = 89454, Miss_rate = 0.493, Pending_hits = 611, Reservation_fails = 179
L2_cache_bank[47]: Access = 180869, Miss = 90294, Miss_rate = 0.499, Pending_hits = 666, Reservation_fails = 765
L2_cache_bank[48]: Access = 180361, Miss = 89258, Miss_rate = 0.495, Pending_hits = 536, Reservation_fails = 108
L2_cache_bank[49]: Access = 181249, Miss = 89267, Miss_rate = 0.493, Pending_hits = 514, Reservation_fails = 588
L2_cache_bank[50]: Access = 180333, Miss = 88566, Miss_rate = 0.491, Pending_hits = 486, Reservation_fails = 0
L2_cache_bank[51]: Access = 180815, Miss = 88777, Miss_rate = 0.491, Pending_hits = 485, Reservation_fails = 0
L2_cache_bank[52]: Access = 293728, Miss = 197552, Miss_rate = 0.673, Pending_hits = 570, Reservation_fails = 267
L2_cache_bank[53]: Access = 180579, Miss = 89543, Miss_rate = 0.496, Pending_hits = 596, Reservation_fails = 205
L2_cache_bank[54]: Access = 180215, Miss = 88263, Miss_rate = 0.490, Pending_hits = 575, Reservation_fails = 251
L2_cache_bank[55]: Access = 180797, Miss = 88622, Miss_rate = 0.490, Pending_hits = 560, Reservation_fails = 363
L2_cache_bank[56]: Access = 180902, Miss = 89050, Miss_rate = 0.492, Pending_hits = 501, Reservation_fails = 534
L2_cache_bank[57]: Access = 180834, Miss = 89283, Miss_rate = 0.494, Pending_hits = 509, Reservation_fails = 0
L2_cache_bank[58]: Access = 180475, Miss = 89536, Miss_rate = 0.496, Pending_hits = 451, Reservation_fails = 0
L2_cache_bank[59]: Access = 180790, Miss = 90060, Miss_rate = 0.498, Pending_hits = 461, Reservation_fails = 206
L2_cache_bank[60]: Access = 180952, Miss = 90210, Miss_rate = 0.499, Pending_hits = 490, Reservation_fails = 303
L2_cache_bank[61]: Access = 181112, Miss = 89506, Miss_rate = 0.494, Pending_hits = 539, Reservation_fails = 60
L2_cache_bank[62]: Access = 180993, Miss = 90396, Miss_rate = 0.499, Pending_hits = 592, Reservation_fails = 49
L2_cache_bank[63]: Access = 181320, Miss = 90449, Miss_rate = 0.499, Pending_hits = 554, Reservation_fails = 0
L2_total_cache_accesses = 11674126
L2_total_cache_misses = 5817921
L2_total_cache_miss_rate = 0.4984
L2_total_cache_pending_hits = 34641
L2_total_cache_reservation_fails = 16374
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4688765
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30925
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1220686
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1922011
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1130811
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3650
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 665545
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2009653
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7862387
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3809659
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15534
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.066

icnt_total_pkts_mem_to_simt=11674126
icnt_total_pkts_simt_to_mem=11672606
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 142.209
	minimum = 5
	maximum = 3929
Network latency average = 126.831
	minimum = 5
	maximum = 3923
Slowest packet = 19133290
Flit latency average = 126.831
	minimum = 5
	maximum = 3923
Slowest flit = 19133290
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.387985
	minimum = 0.311218 (at node 67)
	maximum = 0.518827 (at node 38)
Accepted packet rate average = 0.387985
	minimum = 0.311218 (at node 67)
	maximum = 0.518827 (at node 38)
Injected flit rate average = 0.387985
	minimum = 0.311218 (at node 67)
	maximum = 0.518827 (at node 38)
Accepted flit rate average= 0.387985
	minimum = 0.311218 (at node 67)
	maximum = 0.518827 (at node 38)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 200.713 (19 samples)
	minimum = 5 (19 samples)
	maximum = 1667 (19 samples)
Network latency average = 181.832 (19 samples)
	minimum = 5 (19 samples)
	maximum = 1352.47 (19 samples)
Flit latency average = 181.832 (19 samples)
	minimum = 5 (19 samples)
	maximum = 1352.47 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.150723 (19 samples)
	minimum = 0.116312 (19 samples)
	maximum = 0.415768 (19 samples)
Accepted packet rate average = 0.150723 (19 samples)
	minimum = 0.116312 (19 samples)
	maximum = 0.411428 (19 samples)
Injected flit rate average = 0.150723 (19 samples)
	minimum = 0.116312 (19 samples)
	maximum = 0.415768 (19 samples)
Accepted flit rate average = 0.150723 (19 samples)
	minimum = 0.116312 (19 samples)
	maximum = 0.411428 (19 samples)
Injected packet size average = 1 (19 samples)
Accepted packet size average = 1 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 9 min, 17 sec (7757 sec)
gpgpu_simulation_rate = 58187 (inst/sec)
gpgpu_simulation_rate = 96 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949d9c..

GPGPU-Sim PTX: cudaLaunch for 0x0x401829 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 67 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 68 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 15242
gpu_sim_insn = 17178106
gpu_ipc =    1127.0244
gpu_tot_sim_cycle = 761606
gpu_tot_sim_insn = 468539463
gpu_tot_ipc =     615.1993
gpu_tot_issued_cta = 39080
gpu_occupancy = 59.8733% 
gpu_tot_occupancy = 77.0413% 
max_total_param_size = 0
gpu_stall_dramfull = 6622502
gpu_stall_icnt2sh    = 108970
partiton_level_parallism =       5.3157
partiton_level_parallism_total  =      15.4327
partiton_level_parallism_util =       5.8118
partiton_level_parallism_util_total  =      16.5153
L2_BW  =     247.4993 GB/Sec
L2_BW_total  =     718.6389 GB/Sec
gpu_total_sim_rate=59301

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17873325
	L1I_total_cache_misses = 19289
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 502449, Miss = 286509, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 101444
	L1D_cache_core[1]: Access = 498655, Miss = 280581, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 69179
	L1D_cache_core[2]: Access = 490057, Miss = 278139, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 59652
	L1D_cache_core[3]: Access = 508342, Miss = 284896, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 72857
	L1D_cache_core[4]: Access = 508223, Miss = 285103, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 63866
	L1D_cache_core[5]: Access = 504247, Miss = 279992, Miss_rate = 0.555, Pending_hits = 0, Reservation_fails = 51954
	L1D_cache_core[6]: Access = 512564, Miss = 285643, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 65069
	L1D_cache_core[7]: Access = 506148, Miss = 285080, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 111614
	L1D_cache_core[8]: Access = 495994, Miss = 283207, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 91563
	L1D_cache_core[9]: Access = 519062, Miss = 283586, Miss_rate = 0.546, Pending_hits = 0, Reservation_fails = 51016
	L1D_cache_core[10]: Access = 505072, Miss = 282760, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 66199
	L1D_cache_core[11]: Access = 516985, Miss = 288414, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 59104
	L1D_cache_core[12]: Access = 507978, Miss = 286479, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 103710
	L1D_cache_core[13]: Access = 500776, Miss = 281468, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 82584
	L1D_cache_core[14]: Access = 504547, Miss = 287520, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 125858
	L1D_cache_core[15]: Access = 511221, Miss = 288248, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 109699
	L1D_cache_core[16]: Access = 510323, Miss = 285109, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 58136
	L1D_cache_core[17]: Access = 501419, Miss = 283702, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 77503
	L1D_cache_core[18]: Access = 500338, Miss = 280361, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 71147
	L1D_cache_core[19]: Access = 500604, Miss = 284948, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 118856
	L1D_cache_core[20]: Access = 506039, Miss = 283517, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 92373
	L1D_cache_core[21]: Access = 501299, Miss = 280495, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 60154
	L1D_cache_core[22]: Access = 503913, Miss = 286261, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 77419
	L1D_cache_core[23]: Access = 499900, Miss = 284914, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 119672
	L1D_cache_core[24]: Access = 505180, Miss = 285244, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 86928
	L1D_cache_core[25]: Access = 506599, Miss = 287603, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 150959
	L1D_cache_core[26]: Access = 518702, Miss = 289179, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 78188
	L1D_cache_core[27]: Access = 509998, Miss = 287437, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 69779
	L1D_cache_core[28]: Access = 503177, Miss = 287186, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 123463
	L1D_cache_core[29]: Access = 503681, Miss = 284310, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 91810
	L1D_cache_core[30]: Access = 503090, Miss = 286449, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 102218
	L1D_cache_core[31]: Access = 495576, Miss = 282191, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 93915
	L1D_cache_core[32]: Access = 506343, Miss = 279443, Miss_rate = 0.552, Pending_hits = 0, Reservation_fails = 49916
	L1D_cache_core[33]: Access = 505031, Miss = 282334, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 76692
	L1D_cache_core[34]: Access = 506096, Miss = 285924, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 78460
	L1D_cache_core[35]: Access = 507779, Miss = 284522, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 60744
	L1D_cache_core[36]: Access = 502859, Miss = 279391, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 56084
	L1D_cache_core[37]: Access = 500855, Miss = 283052, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 70928
	L1D_cache_core[38]: Access = 508225, Miss = 284376, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 63498
	L1D_cache_core[39]: Access = 502592, Miss = 286426, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 115983
	L1D_total_cache_accesses = 20201938
	L1D_total_cache_misses = 11371999
	L1D_total_cache_miss_rate = 0.5629
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3330193
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 3751680
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8162124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6592040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2744895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1588343
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3746560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 667815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3169468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 585298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 22148
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17854036
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16342507
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3751680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3859431
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17873325

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2744895
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 585298
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6745, 6083, 6304, 6504, 6132, 7550, 6393, 6720, 6437, 6733, 6440, 7306, 6443, 6545, 6570, 6300, 6917, 6956, 6543, 6385, 6415, 6442, 6568, 5972, 6541, 6780, 6624, 6910, 6736, 6760, 7002, 6755, 6978, 6574, 6535, 6718, 6563, 6133, 6853, 6637, 7234, 6301, 6771, 6479, 6250, 5981, 5944, 6428, 6898, 6621, 6539, 7056, 6543, 6532, 6555, 6824, 6609, 6615, 6564, 6980, 6638, 6463, 6719, 6481, 
gpgpu_n_tot_thrd_icount = 1068025856
gpgpu_n_tot_w_icount = 33375808
gpgpu_n_stall_shd_mem = 15767679
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7893637
gpgpu_n_mem_write_global = 3859431
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 39634481
gpgpu_n_store_insn = 8843872
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 120053760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2400857
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13241482
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9635247	W0_Idle:15443707	W0_Scoreboard:173159286	W1:5874939	W2:3039360	W3:2125963	W4:1706250	W5:1343158	W6:1023981	W7:768182	W8:585877	W9:513499	W10:518489	W11:550138	W12:607199	W13:626570	W14:613194	W15:534899	W16:422305	W17:291441	W18:180755	W19:99300	W20:43874	W21:20045	W22:5879	W23:1293	W24:400	W25:115	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11878640
single_issue_nums: WS0:8347622	WS1:8336699	WS2:8352046	WS3:8339441	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 63149096 {8:7893637,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 154377240 {40:3859431,}
traffic_breakdown_coretomem[INST_ACC_R] = 3840 {8:480,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 315745480 {40:7893637,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30875448 {8:3859431,}
traffic_breakdown_memtocore[INST_ACC_R] = 76800 {40:1920,}
maxmflatency = 11678 
max_icnt2mem_latency = 9739 
maxmrqlatency = 3777 
max_icnt2sh_latency = 1399 
averagemflatency = 888 
avg_icnt2mem_latency = 369 
avg_mrq_latency = 154 
avg_icnt2sh_latency = 176 
mrq_lat_table:240817 	435602 	146975 	146084 	210224 	561838 	591364 	746636 	683930 	200378 	6818 	215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2528016 	2353059 	3069588 	2982873 	702261 	97426 	20005 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	240 	1142486 	1778520 	1103185 	1220064 	1732683 	2161082 	1779233 	541061 	232603 	61354 	1117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2526412 	2168271 	1082477 	960403 	938890 	1103227 	1444923 	1369028 	159597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	305 	260 	378 	384 	148 	28 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        65        64        64        64        65        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        60        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        65        64        64        64        64        64        64        64        64        65        64        64        64 
dram[17]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[26]:        64        64        64        65        64        64        64        64        64        64        64        65        65        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
maximum service time to same row:
dram[0]:     13767      9520     17490     13809     11720     23387     12427     12458     15214     14045     23902     16996     14279      9263     14237      7876 
dram[1]:     11075      9276     17048     13764     11296     13596      9100     15594     18191      9502     16183     15994     10361     21267      9195     10546 
dram[2]:     10822     14776     11978     10595     13820     12711     16389     12684     11133     10305     16563     16599     11655     12888      9423      8790 
dram[3]:      8819      8999     17460     11301     18263     16130     12364     12015     14667     20173     14997      9841      9776      9959      9171      8085 
dram[4]:     14872     13850     14097     10357     14041     15570      9988     17157     24272     24984     15216     18767     11099     12597     16734      9493 
dram[5]:     11094     12225      8649     17212     14588     16018     11564     12505     25701     14841     10089      8902     10005      8844     11394     11846 
dram[6]:      8896      8630     13487      8982     16318      9198     16404      9313     16272     11220     14055      8830     13672      9722      7970     16171 
dram[7]:      7810     10541     14967      7318      6961      9836     20988     15542     19581     14492     14877     13600      9588     13564      7610      9277 
dram[8]:     13110      8153     17375     13679     13245     16797     12836     16226     14069     15981     10482     17847     10352     19634     15535      8080 
dram[9]:      9203     13903     11326      9592     14945      9029     11871     12280     10802     15751     11627      9913     11515     10430      8605      8633 
dram[10]:     15733      9639      8544     15120     16898     23855     12783     15628     16647     18421     11991      8528     10345      8931     13494     12181 
dram[11]:     13802     13090     20430      9840     15771     15363     13798     15629     17095     21572     10991      9849     13630     13166      6201     16402 
dram[12]:     15683     14372     14941      9978      6740     19124     13472     18049     11693     16600      9998     11689     17892     14483      9971     10612 
dram[13]:     10506     10756     14559     21300     16123     12988     28639     15898     11088     17375     17063     14974     10388     16445     10415      8456 
dram[14]:     14676     16148     11605     12590      8560      9960      9415     12704      9217     24997     13351     17439     10731      9901     14613     11849 
dram[15]:     13250      9644     19623      7719      9105     23778     15582     16545     20880     21814     19242     17518      7986      9312      9817      8682 
dram[16]:     10545      9067      9265     12949     21013     13877     12943     13392     10096     15844     10636     10649     13211      9938      9892      9078 
dram[17]:      8304     11830     14299      7714     15558      8005     16255     14571     18221     12025      8386      9355     11870      9655      9396     11342 
dram[18]:     10286     16254      9235     10605     12441      8797     10829     14461     18453     10767     10051     11333      7585      9442     18784      9641 
dram[19]:     13811      8661      7186     13080     15448     16785     11046     13518     15150     18766     24529     16038      9957     13394     15786     14690 
dram[20]:      8591     16396     16475     14491     15337     18535     16195     12472     16269     11590      9404     16380     11017     10250      7245     12220 
dram[21]:      8084      8215      8439     14378     13868     22828     12246     16232     16418     11273     16631     16765     13873     15954     13608     14043 
dram[22]:     12707     12669     11301      7659     10589     14968     12219     19540     11226     14707     14857      9332     17174     10921      8410     11077 
dram[23]:     12959      9133     12564      7562     18292      9127     15685     21417     15156     11302      9437      9103      8237     12916     16195      9870 
dram[24]:     14509      9276      9870     10256     22316     12910     10131     14882     10384     10404     15928     17914     10651      9632      8617      8518 
dram[25]:     12871     10816     16284     10283     16219      7561     12428     20489     16107     20605     14528     10204     11591     10503      8177      9131 
dram[26]:     10750     12521     13100     13026     16173      9284     16446     14616     10986     12832     12605     14573     11217      9887      5802      9394 
dram[27]:     15625     13060     14312     13732     14996     16166     13114      7960     13014     14557     12937     12702      9810     10760      8716     10556 
dram[28]:      9934      8338      9172     17015     11422     16849     14713     16275     16905     15380     15702     17526      8281      7501     11838      6236 
dram[29]:      8097     14358     10949      9332     11312     14532     13834     18915     24731     17533     10965     15199      8300      9075      6825     14262 
dram[30]:     10431      8273      8819     14072     13904     10873     12634     13360     10207     15984     10658      8665      7953     12185      9696     10776 
dram[31]:     13668     12739     14054     14266     10883     17020     18744     15523     15169     17465     15084     10479     12981      7809     10961     11165 
average row accesses per activate:
dram[0]:  2.801421  2.762399  2.762284  2.774069  2.815819  2.828812  2.743051  2.812614  2.763831  2.785739  2.840780  2.774476  2.763285  2.804709  2.715425  2.778086 
dram[1]:  2.820678  2.771343  2.821849  2.772505  2.804131  2.836006  2.730998  2.739285  2.733356  2.798043  2.745303  2.723586  2.748794  2.784441  2.789601  2.735663 
dram[2]:  2.812994  2.794239  2.791034  2.816254  2.787436  2.862731  2.778318  2.761854  2.781931  2.827022  2.767760  2.773178  2.697675  2.758947  2.787713  2.821416 
dram[3]:  2.717983  2.724648  2.794899  2.858633  2.783059  2.912373  2.826806  2.764476  2.712204  2.832744  2.724114  2.834230  2.721017  2.822586  2.740995  2.772759 
dram[4]:  2.756023  2.730572  2.724054  2.777502  2.865632  2.830712  2.793153  2.822457  2.720097  2.752240  2.836140  2.732380  2.765995  2.731277  2.700931  2.724939 
dram[5]:  2.761855  2.726522  2.778450  2.840623  2.801573  2.834299  2.714183  2.756358  2.772498  2.817131  2.734315  2.789946  2.751323  2.693004  2.749047  2.723693 
dram[6]:  2.708919  2.794138  2.738801  2.849361  2.772623  2.817629  2.736900  2.770787  2.779385  2.835007  2.777575  2.823980  2.711355  2.748671  2.721833  2.712014 
dram[7]:  2.807817  2.735396  2.818927  2.781273  2.806315  2.828693  2.791951  2.718865  2.751729  2.788489  2.743885  2.730605  2.723186  2.779465  2.707018  2.685864 
dram[8]:  2.751201  2.814894  2.816514  2.812779  2.785146  2.797112  2.764086  2.760241  2.755603  2.843174  2.769921  2.740357  2.730769  2.768341  2.797122  2.688312 
dram[9]:  2.788687  2.824090  2.761075  2.831406  2.868655  2.800466  2.712926  2.742369  2.679438  2.812801  2.742939  2.786443  2.748755  2.800946  2.749910  2.766210 
dram[10]:  2.731098  2.737327  2.839042  2.839970  2.808494  2.835885  2.777446  2.759184  2.716702  2.826440  2.800872  2.772284  2.693920  2.732250  2.827824  2.835161 
dram[11]:  2.791295  2.734856  2.820220  2.742369  2.883327  2.885637  2.723287  2.820873  2.782546  2.758608  2.678547  2.752547  2.755880  2.731905  2.713630  2.756494 
dram[12]:  2.761787  2.733945  2.788172  2.820522  2.812261  2.904446  2.706624  2.704009  2.793116  2.758670  2.717232  2.695285  2.700925  2.733843  2.765854  2.781419 
dram[13]:  2.772759  2.778205  2.839475  2.799110  2.813725  2.815113  2.655952  2.721008  2.760946  2.826754  2.736101  2.784796  2.730376  2.847762  2.777347  2.730948 
dram[14]:  2.732782  2.729887  2.787790  2.832081  2.932990  2.799628  2.771949  2.740782  2.771762  2.780505  2.817555  2.753261  2.751317  2.768034  2.761461  2.731066 
dram[15]:  2.784577  2.810877  2.743802  2.800790  2.851268  2.891433  2.763904  2.759246  2.742887  2.760970  2.753868  2.747761  2.775892  2.771538  2.779813  2.731826 
dram[16]:  2.736073  2.763248  2.753181  2.747349  2.889323  2.819641  2.741379  2.783133  2.724803  2.719972  2.729462  2.752468  2.724404  2.755023  2.677149  2.754909 
dram[17]:  2.736750  2.780661  2.766234  2.842862  2.881899  2.848860  2.689580  2.774554  2.736879  2.720324  2.700666  2.730456  2.748140  2.750178  2.706848  2.711810 
dram[18]:  2.818182  2.766724  2.796807  2.866221  2.881670  2.873201  2.736804  2.793373  2.837234  2.784517  2.747122  2.740701  2.703525  2.706986  2.728132  2.780014 
dram[19]:  2.773250  2.757858  2.802325  2.849486  2.849516  2.875189  2.864137  2.786879  2.809232  2.761990  2.773178  2.739008  2.791271  2.720166  2.741879  2.713347 
dram[20]:  2.726997  2.831977  2.778887  2.796973  2.796010  2.849049  2.733577  2.822700  2.728417  2.715341  2.711864  2.794816  2.751922  2.712729  2.727809  2.695453 
dram[21]:  2.752957  2.734364  2.737722  2.826263  2.860902  2.860735  2.813419  2.730378  2.786241  2.778256  2.805495  2.719422  2.704459  2.757219  2.735749  2.720963 
dram[22]:  2.793825  2.764767  2.757554  2.796209  2.847464  2.846533  2.750550  2.777122  2.718826  2.814761  2.801792  2.751245  2.779176  2.720705  2.711372  2.670617 
dram[23]:  2.766792  2.716279  2.838733  2.801140  2.822131  2.808339  2.753718  2.777415  2.701262  2.744915  2.748600  2.756983  2.651882  2.727675  2.728761  2.723743 
dram[24]:  2.734923  2.766336  2.766774  2.766728  2.837398  2.859536  2.728751  2.735135  2.778686  2.767190  2.691141  2.760489  2.717534  2.696172  2.737198  2.762206 
dram[25]:  2.736301  2.731030  2.763760  2.797707  2.810821  2.867512  2.806559  2.795167  2.773907  2.714635  2.690960  2.765018  2.719972  2.742637  2.750088  2.777621 
dram[26]:  2.760334  2.789853  2.737943  2.856252  2.883639  2.836147  2.805097  2.694185  2.731338  2.822214  2.715619  2.784504  2.774633  2.732968  2.793214  2.774544 
dram[27]:  2.752101  2.765884  2.819532  2.733764  2.832433  2.804323  2.769173  2.703824  2.799002  2.756824  2.746962  2.753710  2.718531  2.730529  2.721559  2.757133 
dram[28]:  2.754922  2.779181  2.812477  2.873563  2.906250  2.842404  2.768311  2.728660  2.830040  2.776413  2.820710  2.747860  2.754710  2.761493  2.730516  2.698658 
dram[29]:  2.748891  2.777853  2.916199  2.798497  2.777946  2.820475  2.781651  2.792043  2.758718  2.749823  2.711424  2.724283  2.787212  2.735695  2.715768  2.732026 
dram[30]:  2.784468  2.746734  2.808534  2.868343  2.814243  2.882285  2.765552  2.816122  2.811431  2.784939  2.757199  2.820976  2.769311  2.726691  2.741283  2.771165 
dram[31]:  2.744567  2.812500  2.808981  2.815002  2.809383  2.829133  2.739520  2.783098  2.733470  2.751568  2.710446  2.835641  2.741212  2.769466  2.798178  2.659878 
average row locality = 3970881/1432919 = 2.771183
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6560      6557      6513      6408      6229      6358      6254      6227      6325      6260      6401      6307      6350      6439      6200      6385 
dram[1]:      6602      6601      6370      6477      6246      6460      6284      6196      6373      6347      6268      6327      6286      6389      6426      6391 
dram[2]:      6514      6477      6583      6516      6295      6407      6501      6196      6413      6603      6416      6238      6329      6464      6487      6344 
dram[3]:      6474      6412      6414      6461      6424      6378      6353      6280      6317      6394      6286      6264      6346      6456      6314      6352 
dram[4]:      6448      6281      6304      6359      6206      6190      6265      6224      6239      6353      6449      6220      6275      6347      6183      6194 
dram[5]:      6352      6276      6296      6222      6183      6009      6069      6008      6125      6187      6187      6132      6153      6087      6281      6184 
dram[6]:      6121      6259      6061      6151      5926      6106      6007      5980      6090      6287      6063      6181      6041      6133      6101      6067 
dram[7]:      6198      6211      6098      6151      5955      6009      5952      5896      5951      6135      6094      6110      6044      6036      6085      6103 
dram[8]:      6371      6298      6180      6125      6050      6090      6129      5914      6160      6113      6147      6108      6073      6040      6176      6062 
dram[9]:      6194      6357      6144      6132      6125      5912      5944      6018      6068      6066      6083      6118      6084      6056      6035      6089 
dram[10]:      6326      6134      6272      6112      6002      5922      6009      5937      6040      6036      6138      6141      6163      6092      6134      6141 
dram[11]:      6269      6253      6225      6057      6008      6137      5956      5987      6139      6132      6115      5978      6116      6148      6044      6042 
dram[12]:      6243      6357      6247      6098      6025      6148      6003      5772      6190      6153      6152      6110      6210      6179      6278      6121 
dram[13]:      6392      6335      6302      6147      6153      5997      6024      5897      6211      6125      6136      6000      6286      6170      6245      6029 
dram[14]:      6299      6314      6052      6065      6118      6158      6024      5863      6197      6189      6199      6037      6194      6189      6080      6181 
dram[15]:      6253      6375      6151      6331      6094      6053      6111      6098      6229      6133      6092      6062      6186      6298      6160      6223 
dram[16]:      6279      6386      6098      6030      6065      6077      5895      5944      6009      6165      6095      6175      6104      6195      6035      5931 
dram[17]:      6218      6218      6151      6242      6132      6059      5952      5977      6188      6149      6091      6112      6112      6106      6126      6045 
dram[18]:      6489      6367      6237      6256      6123      6118      5976      6058      6254      6212      6128      6146      6176      6123      6161      6072 
dram[19]:      6338      6324      6382      6286      6038      6251      6102      6168      6172      6136      6234      6195      6317      6206      6160      6207 
dram[20]:      6419      6369      6305      6199      6080      6147      6011      6132      6157      6106      6216      6066      6202      6065      6171      6029 
dram[21]:      6414      6264      6301      6206      6241      6093      6325      6013      6266      6105      6137      6123      6158      6079      6126      6037 
dram[22]:      6481      6350      6209      6224      6187      6178      6110      6031      6220      6164      6215      6133      6298      6208      6245      6083 
dram[23]:      6443      6513      6249      6310      6246      6349      6075      6131      6117      6299      6257      6288      6228      6295      6387      6236 
dram[24]:      6360      6429      6209      6129      6374      6165      5922      6079      6216      6300      6195      6298      6198      6245      6130      6178 
dram[25]:      6312      6406      6237      6161      6041      6124      6160      6033      6205      6144      6030      6237      6146      6142      6193      6256 
dram[26]:      6321      6465      6216      6303      6090      6068      6034      6068      6132      6307      6004      6122      6175      6253      6171      6240 
dram[27]:      6246      6351      6161      6122      6023      6081      5961      5991      6255      6148      6077      6174      6173      6231      6152      6263 
dram[28]:      6420      6466      6200      6323      6138      6184      5992      6018      6216      6267      6100      6117      6248      6310      6234      6222 
dram[29]:      6450      6523      6304      6331      6014      6372      6064      6163      6163      6181      6129      6138      6368      6343      6234      6334 
dram[30]:      6492      6495      6200      6292      6143      6101      6156      6086      6102      6303      6152      6167      6305      6396      6217      6189 
dram[31]:      6479      6503      6418      6334      6261      6291      6152      6183      6268      6275      6314      6182      6453      6433      6317      6199 
total dram reads = 3173973
bank skew: 6603/5772 = 1.14
chip skew: 102783/97028 = 1.06
number of total write accesses:
dram[0]:      1721      1686      1470      1487      1354      1359      1443      1488      1668      1671      1610      1628      1658      1661      1634      1627 
dram[1]:      1719      1677      1534      1469      1356      1322      1513      1537      1633      1661      1622      1664      1691      1736      1675      1671 
dram[2]:      1669      1671      1511      1454      1337      1351      1495      1551      1624      1683      1688      1599      1675      1708      1681      1666 
dram[3]:      1718      1702      1585      1486      1363      1366      1514      1502      1684      1617      1633      1635      1681      1642      1676      1628 
dram[4]:      1674      1695      1544      1468      1365      1368      1486      1518      1652      1634      1634      1611      1680      1713      1647      1662 
dram[5]:      1627      1650      1517      1442      1300      1329      1490      1470      1577      1608      1614      1638      1647      1650      1650      1633 
dram[6]:      1594      1654      1520      1434      1305      1310      1462      1418      1595      1617      1567      1568      1624      1621      1678      1608 
dram[7]:      1633      1656      1468      1453      1333      1306      1402      1483      1608      1617      1534      1563      1649      1652      1630      1592 
dram[8]:      1646      1640      1495      1447      1300      1272      1475      1431      1586      1592      1570      1565      1595      1620      1600      1597 
dram[9]:      1645      1638      1460      1459      1279      1302      1465      1529      1555      1537      1589      1528      1640      1641      1607      1590 
dram[10]:      1657      1588      1436      1448      1272      1301      1429      1499      1670      1618      1570      1541      1679      1643      1651      1616 
dram[11]:      1555      1648      1446      1490      1307      1357      1435      1446      1577      1559      1626      1586      1617      1627      1641      1599 
dram[12]:      1606      1689      1532      1461      1315      1299      1516      1445      1600      1643      1622      1550      1674      1689      1660      1603 
dram[13]:      1649      1619      1481      1405      1309      1342      1495      1447      1608      1609      1640      1583      1714      1593      1626      1604 
dram[14]:      1637      1660      1528      1474      1279      1373      1427      1496      1636      1627      1569      1562      1639      1639      1630      1608 
dram[15]:      1619      1636      1485      1472      1325      1271      1393      1512      1580      1606      1561      1607      1667      1648      1579      1631 
dram[16]:      1579      1644      1476      1484      1323      1302      1419      1448      1615      1625      1613      1631      1666      1621      1627      1645 
dram[17]:      1631      1604      1517      1465      1335      1311      1482      1481      1634      1574      1614      1607      1646      1611      1621      1624 
dram[18]:      1633      1615      1471      1457      1329      1269      1490      1445      1625      1593      1509      1591      1648      1665      1636      1662 
dram[19]:      1624      1660      1571      1476      1328      1351      1445      1521      1618      1581      1603      1592      1613      1658      1690      1640 
dram[20]:      1672      1637      1487      1378      1349      1346      1479      1478      1649      1611      1624      1589      1674      1650      1696      1618 
dram[21]:      1732      1693      1559      1456      1369      1302      1516      1501      1672      1638      1623      1592      1666      1655      1649      1647 
dram[22]:      1663      1654      1457      1446      1336      1334      1399      1495      1651      1616      1602      1598      1656      1663      1599      1579 
dram[23]:      1672      1663      1461      1550      1354      1329      1517      1518      1587      1664      1593      1608      1664      1708      1611      1622 
dram[24]:      1667      1657      1502      1438      1304      1347      1462      1511      1606      1628      1612      1597      1691      1644      1567      1686 
dram[25]:      1678      1656      1496      1404      1284      1343      1457      1486      1598      1628      1650      1588      1644      1680      1598      1613 
dram[26]:      1626      1673      1505      1486      1295      1323      1450      1438      1625      1646      1559      1605      1569      1730      1650      1673 
dram[27]:      1614      1659      1432      1497      1313      1314      1477      1504      1599      1629      1609      1619      1602      1622      1599      1661 
dram[28]:      1696      1677      1464      1427      1302      1337      1416      1494      1660      1643      1609      1588      1647      1679      1649      1623 
dram[29]:      1607      1655      1491      1488      1342      1342      1516      1557      1669      1601      1585      1648      1740      1689      1620      1608 
dram[30]:      1647      1704      1501      1464      1326      1367      1535      1495      1621      1648      1604      1633      1690      1705      1645      1634 
dram[31]:      1730      1642      1464      1472      1344      1342      1494      1490      1711      1622      1652      1599      1735      1712      1669      1637 
total dram writes = 796908
bank skew: 1740/1269 = 1.37
chip skew: 25480/24431 = 1.04
average mf latency per bank:
dram[0]:       2706      2606      2696      2639      2686      2593      2325      2237      2562      2540      2700      2603      2745      2654      2742      2686
dram[1]:       2717      3019      2769      3020      2763      3009      2396      2615      2686      2911      2757      2984      2771      3036      2701      3069
dram[2]:       2859      2716      2835      2728      2834      2623      2418      2329      2752      2589      2845      2770      2895      2689      2882      2761
dram[3]:       2660      2748      2650      2703      2587      2654      2285      2303      2534      2639      2657      2759      2681      2742      2679      2773
dram[4]:       2744      2739      2727      2723      2677      2642      2374      2342      2650      2624      2780      2713      2802      2727      2779      2663
dram[5]:       2589      2589      2604      2636      2542      2598      2243      2261      2549      2586      2557      2607      2577      2626      2576      2589
dram[6]:       2552      2579      2547      2585      2525      2540      2223      2259      2447      2509      2546      2621      2551      2616      2521      2620
dram[7]:       2505      2517      2506      2520      2464      2501      2213      2199      2462      2477      2532      2574      2546      2566      2511      2536
dram[8]:       2627      2480      2637      2475      2607      2404      2303      2172      2608      2404      2674      2520      2774      2541      2682      2497
dram[9]:       2495      2427      2467      2411      2428      2403      2093      2081      2386      2404      2478      2447      2489      2524      2503      2458
dram[10]:       2623      2748      2681      2758      2596      2762      2265      2359      2545      2712      2627      2778      2619      2817      2639      2767
dram[11]:       2566      2578      2574      2579      2524      2475      2206      2241      2472      2564      2556      2676      2563      2628      2554      2656
dram[12]:       2573      2359      2544      2433      2535      2378      2240      2048      2463      2312      2556      2427      2555      2446      2555      2453
dram[13]:       2635      2515      2681      2542      2636      2505      2273      2161      2604      2496      2679      2577      2704      2590      2691      2623
dram[14]:       2585      2382      2613      2421      2551      2382      2322      2110      2493      2330      2637      2440      2680      2413      2654      2432
dram[15]:       2620      2552      2644      2542      2614      2596      2379      2243      2541      2519      2643      2573      2639      2576      2664      2558
dram[16]:       2507      2487      2503      2536      2482      2494      2218      2208      2432      2424      2513      2511      2512      2536      2533      2584
dram[17]:       2398      2477      2380      2527      2306      2483      2043      2187      2266      2438      2379      2487      2388      2533      2387      2497
dram[18]:       2583      2641      2644      2646      2553      2607      2264      2304      2467      2541      2646      2697      2679      2677      2594      2742
dram[19]:       2699      2702      2694      2658      2739      2611      2345      2317      2624      2676      2686      2707      2725      2718      2665      2708
dram[20]:       2566      2404      2563      2455      2575      2420      2271      2085      2513      2344      2595      2433      2575      2441      2577      2421
dram[21]:       2933      2431      2917      2479      2877      2461      2486      2159      2865      2471      2973      2475      2904      2554      2953      2480
dram[22]:       2648      2345      2644      2378      2594      2346      2258      2100      2528      2348      2694      2428      2663      2426      2666      2424
dram[23]:       2808      2760      2851      2778      2829      2724      2438      2378      2765      2744      2853      2827      2826      2834      2823      2856
dram[24]:       2515      2531      2553      2599      2429      2465      2165      2163      2416      2457      2547      2543      2561      2561      2548      2543
dram[25]:       2528      2312      2522      2349      2539      2299      2185      2002      2445      2293      2490      2285      2558      2361      2527      2328
dram[26]:       2733      2595     38238      2626      2685      2595      2348      2243      2560      2554      2722      2709      2747      2699      2742      2643
dram[27]:       2557      2659      2580      2690      2564      2656      2263      2299      2495      2631      2554      2658      2639      2724      2574      2638
dram[28]:       2525      2499      2557      2501      2568      2481      2264      2215      2531      2501      2631      2633      2615      2561      2602      2561
dram[29]:       2513      2521      2548      2538      2507      2486      2194      2172      2516      2511      2581      2580      2607      2559      2555      2518
dram[30]:       2502      2581      2549      2585      2486      2593      2170      2260      2492      2551      2561      2647      2623      2634      2560      2615
dram[31]:       2762      2904      2773      2858      2729      2828      2381      2481      2728      2797      2715      2902      2817      2862      2872      2912
maximum mf latency per bank:
dram[0]:      10038     11141     10287     10779     10464     10304      9955      9430      9582      9944     10349     10659     10203     10783      9852      9682
dram[1]:       9809     10991      9975     10170      9831     10080      9124      9158      9554      9734     10568     10396      9963     10621      9560      9663
dram[2]:      10401     11660     11117     11017     10157     10742      9570      9715     10302      9918     10200     10620     10402     10872     10698      9969
dram[3]:      10400     10720     10500      9892      9966      9618      9314      8756      9678      9530      9993     10309      9830     10159     10131      9759
dram[4]:      10686     11678     10729     10194     10310      9953     10319      9453      9927      9824     10114     10284     10301     10440     10822      9441
dram[5]:      10682     11429     10812     11065     10675     10314      9906      9384     10240     10259     10330     10597     11081     10528     10403     10049
dram[6]:      10451     10560     11424     11106     10793     10225     10100     10347     10006      9965      9988     10547     11542     10666     10510      9862
dram[7]:      11356     11315     11300     10966     11657     10279     10546     10352     10300      9461     10955     10510     10768     10650     10461      9730
dram[8]:      10785     11357     11223     10942     11023     10613     10261     10646     10193      9708     10687     10548     11089     10825     10245     10651
dram[9]:      10569     11345     10934     10848     10884     10504      9794     10087      9968     10251     10676     10713      9869     10822     10014     10518
dram[10]:      10337     11491     11440     11305      9897     10506      9955     10033      9997     10284     11148     10490      9826     11274     10277     10949
dram[11]:      10645     11128     11138     11178      9837     10740      9597     10016      9785     10837     11107     10851      9890     10442     10405     10638
dram[12]:      10579     10670     10528     11328      9829      9841      9712      9466      9564     10099     10536     10670      9884     10378      9990      9855
dram[13]:      10837     10960     10537     10659      9813     10152      9438      9235      9719      9961     10475     10447      9957     10343      9711      9817
dram[14]:      11087     10643     10263     10911      9604     10378     10064     10368      9641     10137     10557     10744      9948     10850     10121      9983
dram[15]:      11082     10177     11374     11073      9975     10519      9855     10391     10299     10404     10669     10283      9932     10715     11330      9904
dram[16]:      10484     10608     10098     10921      9681     10159      9566     10211      9326      9750     10168     10126      9759     10515     10910     10175
dram[17]:      10865     10012     10631     10760      9789     10712      9642      9962      9615     10111      9859     10814      9758     10282     10520     10474
dram[18]:      11218     10149     10818     10018      9720      9844     10093      9478      9289      9888      9748     10551      9916     10389     10287     10225
dram[19]:      10730     10853     11310     11058      9614     10880     10203      9999      9373     10026      9898     11023      9532     10839      9434      9824
dram[20]:      10612     10369     10851     10398      9781      9990     10078     10071      9735      9642     10614     10402      9311     10498      9674      9616
dram[21]:      10606     10340     10299     10837     10301      9874      9828      9641     10052      9488     10542     10153      9748     10588      9821      9640
dram[22]:      10660     10899     10231     10712      9845     10333      9665      9747      9266     10114     10114     10112      9512     10695     10059      9778
dram[23]:      11088     10693     10456     10565     10046     10433      9718     10011     10233     10115     10763     11619     10088     11107     10251     10244
dram[24]:      11291     10043     10603     10234      9946      9719      9671      9765     10059      9585     10489     10440     10781     10359      9539      9049
dram[25]:      10992     11078     10144     11048     10510      9874      9713      9453     10159      9382     10369     10079     10525     10420      9681      9167
dram[26]:      10823     10964     10417     11369      9909     10243      9473      9775      9773      9722     10151     10910     10350     10736      9933      9389
dram[27]:      10695     11049     10589     10678     10108     10453      9642     10052     10046      9936     10673     10186     11027     10570     10193      9177
dram[28]:      11202     11188     10563     11519      9574      9954      9422      9992      9985      9883     10397     10113     11028     10964      9687      9616
dram[29]:      10266     10298     10400      9992      9925     10133      9337      9527      9886      9357     10063      9745     10638     10174     10021      9935
dram[30]:      10778      9911     10716     10378     10358     10497      9849      9682      9893      9689     10495      9818     11119     10467      9812     10454
dram[31]:      11015     10204     11021     10693     10628     10685      9854      9940     10176      9844     10687     10335     10575     10628     10097     10255
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=244567 n_act=45620 n_pre=45604 n_ref_event=0 n_req=126938 n_rd=101773 n_rd_L2_A=0 n_write=0 n_wr_bk=54560 bw_util=0.3514
n_activity=333553 dram_eff=0.4687
bk0: 6560a 263824i bk1: 6557a 264970i bk2: 6513a 273656i bk3: 6408a 276635i bk4: 6229a 286026i bk5: 6358a 285596i bk6: 6254a 280095i bk7: 6227a 282808i bk8: 6325a 269462i bk9: 6260a 271798i bk10: 6401a 272847i bk11: 6307a 272371i bk12: 6350a 269603i bk13: 6439a 267359i bk14: 6200a 270971i bk15: 6385a 270454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640612
Row_Buffer_Locality_read = 0.735313
Row_Buffer_Locality_write = 0.257620
Bank_Level_Parallism = 9.170444
Bank_Level_Parallism_Col = 6.152833
Bank_Level_Parallism_Ready = 2.328632
write_to_read_ratio_blp_rw_average = 0.520747
GrpLevelPara = 3.068275 

BW Util details:
bwutil = 0.351371 
total_CMD = 444923 
util_bw = 156333 
Wasted_Col = 138307 
Wasted_Row = 18020 
Idle = 132263 

BW Util Bottlenecks: 
RCDc_limit = 161212 
RCDWRc_limit = 75705 
WTRc_limit = 76631 
RTWc_limit = 433122 
CCDLc_limit = 85827 
rwq = 0 
CCDLc_limit_alone = 45970 
WTRc_limit_alone = 69809 
RTWc_limit_alone = 400087 

Commands details: 
total_CMD = 444923 
n_nop = 244567 
Read = 101773 
Write = 0 
L2_Alloc = 0 
L2_WB = 54560 
n_act = 45620 
n_pre = 45604 
n_ref = 0 
n_req = 126938 
total_req = 156333 

Dual Bus Interface Util: 
issued_total_row = 91224 
issued_total_col = 156333 
Row_Bus_Util =  0.205033 
CoL_Bus_Util = 0.351371 
Either_Row_CoL_Bus_Util = 0.450316 
Issued_on_Two_Bus_Simul_Util = 0.106088 
issued_two_Eff = 0.235586 
queue_avg = 26.400137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4001
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=243392 n_act=46007 n_pre=45991 n_ref_event=0 n_req=127523 n_rd=102043 n_rd_L2_A=0 n_write=0 n_wr_bk=55455 bw_util=0.354
n_activity=334234 dram_eff=0.4712
bk0: 6602a 264666i bk1: 6601a 264430i bk2: 6370a 277167i bk3: 6477a 276067i bk4: 6246a 288265i bk5: 6460a 287105i bk6: 6284a 274829i bk7: 6196a 273203i bk8: 6373a 268895i bk9: 6347a 273970i bk10: 6268a 271689i bk11: 6327a 267907i bk12: 6286a 268309i bk13: 6389a 267329i bk14: 6426a 269952i bk15: 6391a 266915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639226
Row_Buffer_Locality_read = 0.734769
Row_Buffer_Locality_write = 0.256593
Bank_Level_Parallism = 9.194413
Bank_Level_Parallism_Col = 6.159178
Bank_Level_Parallism_Ready = 2.328182
write_to_read_ratio_blp_rw_average = 0.517676
GrpLevelPara = 3.071349 

BW Util details:
bwutil = 0.353989 
total_CMD = 444923 
util_bw = 157498 
Wasted_Col = 138464 
Wasted_Row = 17880 
Idle = 131081 

BW Util Bottlenecks: 
RCDc_limit = 160418 
RCDWRc_limit = 76052 
WTRc_limit = 79965 
RTWc_limit = 431260 
CCDLc_limit = 87314 
rwq = 0 
CCDLc_limit_alone = 46952 
WTRc_limit_alone = 72519 
RTWc_limit_alone = 398344 

Commands details: 
total_CMD = 444923 
n_nop = 243392 
Read = 102043 
Write = 0 
L2_Alloc = 0 
L2_WB = 55455 
n_act = 46007 
n_pre = 45991 
n_ref = 0 
n_req = 127523 
total_req = 157498 

Dual Bus Interface Util: 
issued_total_row = 91998 
issued_total_col = 157498 
Row_Bus_Util =  0.206773 
CoL_Bus_Util = 0.353989 
Either_Row_CoL_Bus_Util = 0.452957 
Issued_on_Two_Bus_Simul_Util = 0.107805 
issued_two_Eff = 0.238003 
queue_avg = 26.734180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7342
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=243087 n_act=45958 n_pre=45942 n_ref_event=0 n_req=128146 n_rd=102783 n_rd_L2_A=0 n_write=0 n_wr_bk=55052 bw_util=0.3547
n_activity=333493 dram_eff=0.4733
bk0: 6514a 266102i bk1: 6477a 268097i bk2: 6583a 273388i bk3: 6516a 278971i bk4: 6295a 284913i bk5: 6407a 284741i bk6: 6501a 276726i bk7: 6196a 276409i bk8: 6413a 274680i bk9: 6603a 268287i bk10: 6416a 264645i bk11: 6238a 275038i bk12: 6329a 266749i bk13: 6464a 265983i bk14: 6487a 268116i bk15: 6344a 269282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641362
Row_Buffer_Locality_read = 0.736493
Row_Buffer_Locality_write = 0.255845
Bank_Level_Parallism = 9.197824
Bank_Level_Parallism_Col = 6.158813
Bank_Level_Parallism_Ready = 2.325485
write_to_read_ratio_blp_rw_average = 0.519773
GrpLevelPara = 3.078392 

BW Util details:
bwutil = 0.354747 
total_CMD = 444923 
util_bw = 157835 
Wasted_Col = 137691 
Wasted_Row = 18112 
Idle = 131285 

BW Util Bottlenecks: 
RCDc_limit = 159648 
RCDWRc_limit = 75675 
WTRc_limit = 78869 
RTWc_limit = 431322 
CCDLc_limit = 86112 
rwq = 0 
CCDLc_limit_alone = 46853 
WTRc_limit_alone = 71685 
RTWc_limit_alone = 399247 

Commands details: 
total_CMD = 444923 
n_nop = 243087 
Read = 102783 
Write = 0 
L2_Alloc = 0 
L2_WB = 55052 
n_act = 45958 
n_pre = 45942 
n_ref = 0 
n_req = 128146 
total_req = 157835 

Dual Bus Interface Util: 
issued_total_row = 91900 
issued_total_col = 157835 
Row_Bus_Util =  0.206553 
CoL_Bus_Util = 0.354747 
Either_Row_CoL_Bus_Util = 0.453643 
Issued_on_Two_Bus_Simul_Util = 0.107657 
issued_two_Eff = 0.237316 
queue_avg = 26.619427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6194
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=243873 n_act=45773 n_pre=45757 n_ref_event=0 n_req=127357 n_rd=101925 n_rd_L2_A=0 n_write=0 n_wr_bk=55276 bw_util=0.3533
n_activity=334668 dram_eff=0.4697
bk0: 6474a 264711i bk1: 6412a 266793i bk2: 6414a 273318i bk3: 6461a 280619i bk4: 6424a 285188i bk5: 6378a 286844i bk6: 6353a 278039i bk7: 6280a 277078i bk8: 6317a 268374i bk9: 6394a 273300i bk10: 6286a 272092i bk11: 6264a 274068i bk12: 6346a 268259i bk13: 6456a 271105i bk14: 6314a 268284i bk15: 6352a 271813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640593
Row_Buffer_Locality_read = 0.736149
Row_Buffer_Locality_write = 0.257628
Bank_Level_Parallism = 9.130537
Bank_Level_Parallism_Col = 6.118087
Bank_Level_Parallism_Ready = 2.330806
write_to_read_ratio_blp_rw_average = 0.520321
GrpLevelPara = 3.065219 

BW Util details:
bwutil = 0.353322 
total_CMD = 444923 
util_bw = 157201 
Wasted_Col = 138502 
Wasted_Row = 18215 
Idle = 131005 

BW Util Bottlenecks: 
RCDc_limit = 159944 
RCDWRc_limit = 75852 
WTRc_limit = 77559 
RTWc_limit = 428536 
CCDLc_limit = 86836 
rwq = 0 
CCDLc_limit_alone = 46757 
WTRc_limit_alone = 70608 
RTWc_limit_alone = 395408 

Commands details: 
total_CMD = 444923 
n_nop = 243873 
Read = 101925 
Write = 0 
L2_Alloc = 0 
L2_WB = 55276 
n_act = 45773 
n_pre = 45757 
n_ref = 0 
n_req = 127357 
total_req = 157201 

Dual Bus Interface Util: 
issued_total_row = 91530 
issued_total_col = 157201 
Row_Bus_Util =  0.205721 
CoL_Bus_Util = 0.353322 
Either_Row_CoL_Bus_Util = 0.451876 
Issued_on_Two_Bus_Simul_Util = 0.107167 
issued_two_Eff = 0.237160 
queue_avg = 26.518730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5187
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=244866 n_act=45525 n_pre=45509 n_ref_event=0 n_req=125888 n_rd=100537 n_rd_L2_A=0 n_write=0 n_wr_bk=55132 bw_util=0.3499
n_activity=332126 dram_eff=0.4687
bk0: 6448a 268230i bk1: 6281a 271041i bk2: 6304a 274222i bk3: 6359a 279723i bk4: 6206a 290658i bk5: 6190a 291520i bk6: 6265a 282156i bk7: 6224a 283126i bk8: 6239a 271877i bk9: 6353a 272489i bk10: 6449a 271446i bk11: 6220a 277539i bk12: 6275a 269443i bk13: 6347a 266533i bk14: 6183a 272092i bk15: 6194a 270225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638369
Row_Buffer_Locality_read = 0.736336
Row_Buffer_Locality_write = 0.249852
Bank_Level_Parallism = 9.062547
Bank_Level_Parallism_Col = 6.054482
Bank_Level_Parallism_Ready = 2.292846
write_to_read_ratio_blp_rw_average = 0.519517
GrpLevelPara = 3.051520 

BW Util details:
bwutil = 0.349879 
total_CMD = 444923 
util_bw = 155669 
Wasted_Col = 139350 
Wasted_Row = 17513 
Idle = 132391 

BW Util Bottlenecks: 
RCDc_limit = 159874 
RCDWRc_limit = 77069 
WTRc_limit = 81965 
RTWc_limit = 420811 
CCDLc_limit = 87485 
rwq = 0 
CCDLc_limit_alone = 47605 
WTRc_limit_alone = 74294 
RTWc_limit_alone = 388602 

Commands details: 
total_CMD = 444923 
n_nop = 244866 
Read = 100537 
Write = 0 
L2_Alloc = 0 
L2_WB = 55132 
n_act = 45525 
n_pre = 45509 
n_ref = 0 
n_req = 125888 
total_req = 155669 

Dual Bus Interface Util: 
issued_total_row = 91034 
issued_total_col = 155669 
Row_Bus_Util =  0.204606 
CoL_Bus_Util = 0.349879 
Either_Row_CoL_Bus_Util = 0.449644 
Issued_on_Two_Bus_Simul_Util = 0.104841 
issued_two_Eff = 0.233164 
queue_avg = 25.604242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6042
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=247792 n_act=44710 n_pre=44694 n_ref_event=0 n_req=123593 n_rd=98751 n_rd_L2_A=0 n_write=0 n_wr_bk=54585 bw_util=0.3446
n_activity=334232 dram_eff=0.4588
bk0: 6352a 273571i bk1: 6276a 274092i bk2: 6296a 279120i bk3: 6222a 285583i bk4: 6183a 291785i bk5: 6009a 296706i bk6: 6069a 282249i bk7: 6008a 283942i bk8: 6125a 281317i bk9: 6187a 277289i bk10: 6187a 275552i bk11: 6132a 276556i bk12: 6153a 275159i bk13: 6087a 274396i bk14: 6281a 275497i bk15: 6184a 274811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638248
Row_Buffer_Locality_read = 0.736134
Row_Buffer_Locality_write = 0.249135
Bank_Level_Parallism = 8.820651
Bank_Level_Parallism_Col = 5.942362
Bank_Level_Parallism_Ready = 2.324431
write_to_read_ratio_blp_rw_average = 0.516238
GrpLevelPara = 3.008494 

BW Util details:
bwutil = 0.344635 
total_CMD = 444923 
util_bw = 153336 
Wasted_Col = 140158 
Wasted_Row = 19945 
Idle = 131484 

BW Util Bottlenecks: 
RCDc_limit = 158321 
RCDWRc_limit = 76301 
WTRc_limit = 76138 
RTWc_limit = 408464 
CCDLc_limit = 83040 
rwq = 0 
CCDLc_limit_alone = 45450 
WTRc_limit_alone = 69320 
RTWc_limit_alone = 377692 

Commands details: 
total_CMD = 444923 
n_nop = 247792 
Read = 98751 
Write = 0 
L2_Alloc = 0 
L2_WB = 54585 
n_act = 44710 
n_pre = 44694 
n_ref = 0 
n_req = 123593 
total_req = 153336 

Dual Bus Interface Util: 
issued_total_row = 89404 
issued_total_col = 153336 
Row_Bus_Util =  0.200943 
CoL_Bus_Util = 0.344635 
Either_Row_CoL_Bus_Util = 0.443068 
Issued_on_Two_Bus_Simul_Util = 0.102510 
issued_two_Eff = 0.231364 
queue_avg = 24.644228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6442
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=249510 n_act=44129 n_pre=44113 n_ref_event=0 n_req=122149 n_rd=97574 n_rd_L2_A=0 n_write=0 n_wr_bk=54050 bw_util=0.3408
n_activity=332912 dram_eff=0.4554
bk0: 6121a 278813i bk1: 6259a 277023i bk2: 6061a 280977i bk3: 6151a 287687i bk4: 5926a 295497i bk5: 6106a 293440i bk6: 6007a 286995i bk7: 5980a 290872i bk8: 6090a 281799i bk9: 6287a 278690i bk10: 6063a 281728i bk11: 6181a 280303i bk12: 6041a 276131i bk13: 6133a 275143i bk14: 6101a 273935i bk15: 6067a 277136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638728
Row_Buffer_Locality_read = 0.736569
Row_Buffer_Locality_write = 0.250254
Bank_Level_Parallism = 8.724526
Bank_Level_Parallism_Col = 5.886352
Bank_Level_Parallism_Ready = 2.315860
write_to_read_ratio_blp_rw_average = 0.515915
GrpLevelPara = 2.984529 

BW Util details:
bwutil = 0.340787 
total_CMD = 444923 
util_bw = 151624 
Wasted_Col = 141438 
Wasted_Row = 19247 
Idle = 132614 

BW Util Bottlenecks: 
RCDc_limit = 157177 
RCDWRc_limit = 76696 
WTRc_limit = 80353 
RTWc_limit = 402105 
CCDLc_limit = 84245 
rwq = 0 
CCDLc_limit_alone = 45721 
WTRc_limit_alone = 72920 
RTWc_limit_alone = 371014 

Commands details: 
total_CMD = 444923 
n_nop = 249510 
Read = 97574 
Write = 0 
L2_Alloc = 0 
L2_WB = 54050 
n_act = 44129 
n_pre = 44113 
n_ref = 0 
n_req = 122149 
total_req = 151624 

Dual Bus Interface Util: 
issued_total_row = 88242 
issued_total_col = 151624 
Row_Bus_Util =  0.198331 
CoL_Bus_Util = 0.340787 
Either_Row_CoL_Bus_Util = 0.439206 
Issued_on_Two_Bus_Simul_Util = 0.099912 
issued_two_Eff = 0.227482 
queue_avg = 23.981916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9819
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=250334 n_act=44037 n_pre=44021 n_ref_event=0 n_req=121607 n_rd=97028 n_rd_L2_A=0 n_write=0 n_wr_bk=54183 bw_util=0.3399
n_activity=331551 dram_eff=0.4561
bk0: 6198a 277264i bk1: 6211a 274163i bk2: 6098a 285324i bk3: 6151a 287903i bk4: 5955a 295346i bk5: 6009a 295792i bk6: 5952a 290981i bk7: 5896a 285702i bk8: 5951a 282042i bk9: 6135a 279361i bk10: 6094a 282189i bk11: 6110a 278618i bk12: 6044a 277965i bk13: 6036a 279064i bk14: 6085a 276517i bk15: 6103a 277325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637874
Row_Buffer_Locality_read = 0.734963
Row_Buffer_Locality_write = 0.254608
Bank_Level_Parallism = 8.729462
Bank_Level_Parallism_Col = 5.882422
Bank_Level_Parallism_Ready = 2.323402
write_to_read_ratio_blp_rw_average = 0.513632
GrpLevelPara = 2.978796 

BW Util details:
bwutil = 0.339859 
total_CMD = 444923 
util_bw = 151211 
Wasted_Col = 140445 
Wasted_Row = 19339 
Idle = 133928 

BW Util Bottlenecks: 
RCDc_limit = 156875 
RCDWRc_limit = 75687 
WTRc_limit = 78092 
RTWc_limit = 398382 
CCDLc_limit = 82087 
rwq = 0 
CCDLc_limit_alone = 44990 
WTRc_limit_alone = 70902 
RTWc_limit_alone = 368475 

Commands details: 
total_CMD = 444923 
n_nop = 250334 
Read = 97028 
Write = 0 
L2_Alloc = 0 
L2_WB = 54183 
n_act = 44037 
n_pre = 44021 
n_ref = 0 
n_req = 121607 
total_req = 151211 

Dual Bus Interface Util: 
issued_total_row = 88058 
issued_total_col = 151211 
Row_Bus_Util =  0.197917 
CoL_Bus_Util = 0.339859 
Either_Row_CoL_Bus_Util = 0.437354 
Issued_on_Two_Bus_Simul_Util = 0.100422 
issued_two_Eff = 0.229612 
queue_avg = 23.915995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.916
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=249674 n_act=44145 n_pre=44129 n_ref_event=0 n_req=122467 n_rd=98036 n_rd_L2_A=0 n_write=0 n_wr_bk=53838 bw_util=0.3413
n_activity=331082 dram_eff=0.4587
bk0: 6371a 274510i bk1: 6298a 280078i bk2: 6180a 285630i bk3: 6125a 290673i bk4: 6050a 294333i bk5: 6090a 293945i bk6: 6129a 282244i bk7: 5914a 289843i bk8: 6160a 280099i bk9: 6113a 280831i bk10: 6147a 278431i bk11: 6108a 278716i bk12: 6073a 277131i bk13: 6040a 279997i bk14: 6176a 278656i bk15: 6062a 275868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639536
Row_Buffer_Locality_read = 0.735516
Row_Buffer_Locality_write = 0.254390
Bank_Level_Parallism = 8.764935
Bank_Level_Parallism_Col = 5.901836
Bank_Level_Parallism_Ready = 2.292361
write_to_read_ratio_blp_rw_average = 0.515159
GrpLevelPara = 2.997653 

BW Util details:
bwutil = 0.341349 
total_CMD = 444923 
util_bw = 151874 
Wasted_Col = 139963 
Wasted_Row = 18519 
Idle = 134567 

BW Util Bottlenecks: 
RCDc_limit = 157791 
RCDWRc_limit = 75160 
WTRc_limit = 78541 
RTWc_limit = 399106 
CCDLc_limit = 83474 
rwq = 0 
CCDLc_limit_alone = 45485 
WTRc_limit_alone = 71124 
RTWc_limit_alone = 368534 

Commands details: 
total_CMD = 444923 
n_nop = 249674 
Read = 98036 
Write = 0 
L2_Alloc = 0 
L2_WB = 53838 
n_act = 44145 
n_pre = 44129 
n_ref = 0 
n_req = 122467 
total_req = 151874 

Dual Bus Interface Util: 
issued_total_row = 88274 
issued_total_col = 151874 
Row_Bus_Util =  0.198403 
CoL_Bus_Util = 0.341349 
Either_Row_CoL_Bus_Util = 0.438838 
Issued_on_Two_Bus_Simul_Util = 0.100914 
issued_two_Eff = 0.229958 
queue_avg = 24.320328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3203
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=249784 n_act=43919 n_pre=43903 n_ref_event=0 n_req=121889 n_rd=97425 n_rd_L2_A=0 n_write=0 n_wr_bk=53960 bw_util=0.3402
n_activity=333669 dram_eff=0.4537
bk0: 6194a 274889i bk1: 6357a 274754i bk2: 6144a 284833i bk3: 6132a 286255i bk4: 6125a 296085i bk5: 5912a 296583i bk6: 5944a 285585i bk7: 6018a 282876i bk8: 6068a 280949i bk9: 6066a 283823i bk10: 6083a 280779i bk11: 6118a 284795i bk12: 6084a 275514i bk13: 6056a 279310i bk14: 6035a 278108i bk15: 6089a 279098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639680
Row_Buffer_Locality_read = 0.736320
Row_Buffer_Locality_write = 0.254823
Bank_Level_Parallism = 8.690294
Bank_Level_Parallism_Col = 5.883604
Bank_Level_Parallism_Ready = 2.311953
write_to_read_ratio_blp_rw_average = 0.517695
GrpLevelPara = 2.982654 

BW Util details:
bwutil = 0.340250 
total_CMD = 444923 
util_bw = 151385 
Wasted_Col = 141643 
Wasted_Row = 19553 
Idle = 132342 

BW Util Bottlenecks: 
RCDc_limit = 157742 
RCDWRc_limit = 76030 
WTRc_limit = 80609 
RTWc_limit = 402518 
CCDLc_limit = 83901 
rwq = 0 
CCDLc_limit_alone = 45908 
WTRc_limit_alone = 73111 
RTWc_limit_alone = 372023 

Commands details: 
total_CMD = 444923 
n_nop = 249784 
Read = 97425 
Write = 0 
L2_Alloc = 0 
L2_WB = 53960 
n_act = 43919 
n_pre = 43903 
n_ref = 0 
n_req = 121889 
total_req = 151385 

Dual Bus Interface Util: 
issued_total_row = 87822 
issued_total_col = 151385 
Row_Bus_Util =  0.197387 
CoL_Bus_Util = 0.340250 
Either_Row_CoL_Bus_Util = 0.438590 
Issued_on_Two_Bus_Simul_Util = 0.099046 
issued_two_Eff = 0.225829 
queue_avg = 23.764528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7645
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=249591 n_act=43931 n_pre=43915 n_ref_event=0 n_req=122217 n_rd=97599 n_rd_L2_A=0 n_write=0 n_wr_bk=54320 bw_util=0.3415
n_activity=332304 dram_eff=0.4572
bk0: 6326a 270683i bk1: 6134a 277233i bk2: 6272a 287224i bk3: 6112a 283932i bk4: 6002a 297232i bk5: 5922a 295799i bk6: 6009a 288507i bk7: 5937a 283206i bk8: 6040a 275511i bk9: 6036a 280131i bk10: 6138a 280130i bk11: 6141a 280722i bk12: 6163a 273194i bk13: 6092a 273616i bk14: 6134a 276880i bk15: 6141a 278676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640549
Row_Buffer_Locality_read = 0.737497
Row_Buffer_Locality_write = 0.256195
Bank_Level_Parallism = 8.785473
Bank_Level_Parallism_Col = 5.951118
Bank_Level_Parallism_Ready = 2.336771
write_to_read_ratio_blp_rw_average = 0.516925
GrpLevelPara = 2.999600 

BW Util details:
bwutil = 0.341450 
total_CMD = 444923 
util_bw = 151919 
Wasted_Col = 140627 
Wasted_Row = 19140 
Idle = 133237 

BW Util Bottlenecks: 
RCDc_limit = 157727 
RCDWRc_limit = 75952 
WTRc_limit = 78990 
RTWc_limit = 408751 
CCDLc_limit = 83744 
rwq = 0 
CCDLc_limit_alone = 45001 
WTRc_limit_alone = 71605 
RTWc_limit_alone = 377393 

Commands details: 
total_CMD = 444923 
n_nop = 249591 
Read = 97599 
Write = 0 
L2_Alloc = 0 
L2_WB = 54320 
n_act = 43931 
n_pre = 43915 
n_ref = 0 
n_req = 122217 
total_req = 151919 

Dual Bus Interface Util: 
issued_total_row = 87846 
issued_total_col = 151919 
Row_Bus_Util =  0.197441 
CoL_Bus_Util = 0.341450 
Either_Row_CoL_Bus_Util = 0.439024 
Issued_on_Two_Bus_Simul_Util = 0.099867 
issued_two_Eff = 0.227474 
queue_avg = 24.234348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2343
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=249723 n_act=44102 n_pre=44086 n_ref_event=0 n_req=122122 n_rd=97606 n_rd_L2_A=0 n_write=0 n_wr_bk=54006 bw_util=0.3408
n_activity=331220 dram_eff=0.4577
bk0: 6269a 277630i bk1: 6253a 276294i bk2: 6225a 286061i bk3: 6057a 286521i bk4: 6008a 296810i bk5: 6137a 296153i bk6: 5956a 285598i bk7: 5987a 290426i bk8: 6139a 282891i bk9: 6132a 280474i bk10: 6115a 274298i bk11: 5978a 280465i bk12: 6116a 276795i bk13: 6148a 277261i bk14: 6044a 276789i bk15: 6042a 276993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638869
Row_Buffer_Locality_read = 0.736533
Row_Buffer_Locality_write = 0.250041
Bank_Level_Parallism = 8.754059
Bank_Level_Parallism_Col = 5.898972
Bank_Level_Parallism_Ready = 2.297232
write_to_read_ratio_blp_rw_average = 0.516722
GrpLevelPara = 2.998903 

BW Util details:
bwutil = 0.340760 
total_CMD = 444923 
util_bw = 151612 
Wasted_Col = 140450 
Wasted_Row = 18586 
Idle = 134275 

BW Util Bottlenecks: 
RCDc_limit = 157555 
RCDWRc_limit = 75934 
WTRc_limit = 78767 
RTWc_limit = 400930 
CCDLc_limit = 82471 
rwq = 0 
CCDLc_limit_alone = 45401 
WTRc_limit_alone = 71487 
RTWc_limit_alone = 371140 

Commands details: 
total_CMD = 444923 
n_nop = 249723 
Read = 97606 
Write = 0 
L2_Alloc = 0 
L2_WB = 54006 
n_act = 44102 
n_pre = 44086 
n_ref = 0 
n_req = 122122 
total_req = 151612 

Dual Bus Interface Util: 
issued_total_row = 88188 
issued_total_col = 151612 
Row_Bus_Util =  0.198210 
CoL_Bus_Util = 0.340760 
Either_Row_CoL_Bus_Util = 0.438728 
Issued_on_Two_Bus_Simul_Util = 0.100242 
issued_two_Eff = 0.228484 
queue_avg = 24.023066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0231
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=247775 n_act=44638 n_pre=44622 n_ref_event=0 n_req=123190 n_rd=98286 n_rd_L2_A=0 n_write=0 n_wr_bk=54651 bw_util=0.3437
n_activity=332206 dram_eff=0.4604
bk0: 6243a 279282i bk1: 6357a 269928i bk2: 6247a 280961i bk3: 6098a 286425i bk4: 6025a 293789i bk5: 6148a 296869i bk6: 6003a 277637i bk7: 5772a 291628i bk8: 6190a 278439i bk9: 6153a 276523i bk10: 6152a 274017i bk11: 6110a 277307i bk12: 6210a 272723i bk13: 6179a 270443i bk14: 6278a 271534i bk15: 6121a 281039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637649
Row_Buffer_Locality_read = 0.734611
Row_Buffer_Locality_write = 0.254979
Bank_Level_Parallism = 8.851337
Bank_Level_Parallism_Col = 5.938931
Bank_Level_Parallism_Ready = 2.310507
write_to_read_ratio_blp_rw_average = 0.515905
GrpLevelPara = 3.004184 

BW Util details:
bwutil = 0.343738 
total_CMD = 444923 
util_bw = 152937 
Wasted_Col = 140889 
Wasted_Row = 18377 
Idle = 132720 

BW Util Bottlenecks: 
RCDc_limit = 160006 
RCDWRc_limit = 76487 
WTRc_limit = 81308 
RTWc_limit = 407733 
CCDLc_limit = 83609 
rwq = 0 
CCDLc_limit_alone = 45860 
WTRc_limit_alone = 73872 
RTWc_limit_alone = 377420 

Commands details: 
total_CMD = 444923 
n_nop = 247775 
Read = 98286 
Write = 0 
L2_Alloc = 0 
L2_WB = 54651 
n_act = 44638 
n_pre = 44622 
n_ref = 0 
n_req = 123190 
total_req = 152937 

Dual Bus Interface Util: 
issued_total_row = 89260 
issued_total_col = 152937 
Row_Bus_Util =  0.200619 
CoL_Bus_Util = 0.343738 
Either_Row_CoL_Bus_Util = 0.443106 
Issued_on_Two_Bus_Simul_Util = 0.101251 
issued_two_Eff = 0.228503 
queue_avg = 24.175274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1753
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=248412 n_act=44409 n_pre=44393 n_ref_event=0 n_req=123173 n_rd=98449 n_rd_L2_A=0 n_write=0 n_wr_bk=54389 bw_util=0.3435
n_activity=332206 dram_eff=0.4601
bk0: 6392a 273442i bk1: 6335a 273305i bk2: 6302a 282473i bk3: 6147a 286733i bk4: 6153a 293315i bk5: 5997a 293766i bk6: 6024a 280223i bk7: 5897a 285504i bk8: 6211a 277704i bk9: 6125a 281210i bk10: 6136a 277357i bk11: 6000a 281559i bk12: 6286a 271737i bk13: 6170a 279280i bk14: 6245a 275305i bk15: 6029a 277896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639458
Row_Buffer_Locality_read = 0.736168
Row_Buffer_Locality_write = 0.254368
Bank_Level_Parallism = 8.829333
Bank_Level_Parallism_Col = 5.943988
Bank_Level_Parallism_Ready = 2.319849
write_to_read_ratio_blp_rw_average = 0.520320
GrpLevelPara = 3.012238 

BW Util details:
bwutil = 0.343516 
total_CMD = 444923 
util_bw = 152838 
Wasted_Col = 140246 
Wasted_Row = 18506 
Idle = 133333 

BW Util Bottlenecks: 
RCDc_limit = 159059 
RCDWRc_limit = 75423 
WTRc_limit = 77611 
RTWc_limit = 408852 
CCDLc_limit = 82903 
rwq = 0 
CCDLc_limit_alone = 44976 
WTRc_limit_alone = 70379 
RTWc_limit_alone = 378157 

Commands details: 
total_CMD = 444923 
n_nop = 248412 
Read = 98449 
Write = 0 
L2_Alloc = 0 
L2_WB = 54389 
n_act = 44409 
n_pre = 44393 
n_ref = 0 
n_req = 123173 
total_req = 152838 

Dual Bus Interface Util: 
issued_total_row = 88802 
issued_total_col = 152838 
Row_Bus_Util =  0.199590 
CoL_Bus_Util = 0.343516 
Either_Row_CoL_Bus_Util = 0.441674 
Issued_on_Two_Bus_Simul_Util = 0.101431 
issued_two_Eff = 0.229651 
queue_avg = 24.344021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.344
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=248788 n_act=44264 n_pre=44248 n_ref_event=0 n_req=122943 n_rd=98159 n_rd_L2_A=0 n_write=0 n_wr_bk=54296 bw_util=0.3427
n_activity=331488 dram_eff=0.4599
bk0: 6299a 272808i bk1: 6314a 274718i bk2: 6052a 282241i bk3: 6065a 287933i bk4: 6118a 298500i bk5: 6158a 288949i bk6: 6024a 286831i bk7: 5863a 285514i bk8: 6197a 277371i bk9: 6189a 279441i bk10: 6199a 280394i bk11: 6037a 281006i bk12: 6194a 275444i bk13: 6189a 278185i bk14: 6080a 281240i bk15: 6181a 275739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639963
Row_Buffer_Locality_read = 0.736886
Row_Buffer_Locality_write = 0.256093
Bank_Level_Parallism = 8.784501
Bank_Level_Parallism_Col = 5.909288
Bank_Level_Parallism_Ready = 2.306399
write_to_read_ratio_blp_rw_average = 0.515850
GrpLevelPara = 3.002273 

BW Util details:
bwutil = 0.342655 
total_CMD = 444923 
util_bw = 152455 
Wasted_Col = 139982 
Wasted_Row = 18952 
Idle = 133534 

BW Util Bottlenecks: 
RCDc_limit = 157631 
RCDWRc_limit = 75675 
WTRc_limit = 79146 
RTWc_limit = 399311 
CCDLc_limit = 82472 
rwq = 0 
CCDLc_limit_alone = 45277 
WTRc_limit_alone = 71806 
RTWc_limit_alone = 369456 

Commands details: 
total_CMD = 444923 
n_nop = 248788 
Read = 98159 
Write = 0 
L2_Alloc = 0 
L2_WB = 54296 
n_act = 44264 
n_pre = 44248 
n_ref = 0 
n_req = 122943 
total_req = 152455 

Dual Bus Interface Util: 
issued_total_row = 88512 
issued_total_col = 152455 
Row_Bus_Util =  0.198938 
CoL_Bus_Util = 0.342655 
Either_Row_CoL_Bus_Util = 0.440829 
Issued_on_Two_Bus_Simul_Util = 0.100763 
issued_two_Eff = 0.228577 
queue_avg = 24.172794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1728
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=248353 n_act=44429 n_pre=44413 n_ref_event=0 n_req=123441 n_rd=98849 n_rd_L2_A=0 n_write=0 n_wr_bk=54137 bw_util=0.3438
n_activity=333477 dram_eff=0.4588
bk0: 6253a 275455i bk1: 6375a 273913i bk2: 6151a 284031i bk3: 6331a 280823i bk4: 6094a 294787i bk5: 6053a 295976i bk6: 6111a 287079i bk7: 6098a 283590i bk8: 6229a 278303i bk9: 6133a 278767i bk10: 6092a 280198i bk11: 6062a 278838i bk12: 6186a 275800i bk13: 6298a 275585i bk14: 6160a 278732i bk15: 6223a 271046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640079
Row_Buffer_Locality_read = 0.735577
Row_Buffer_Locality_write = 0.256222
Bank_Level_Parallism = 8.801489
Bank_Level_Parallism_Col = 5.934370
Bank_Level_Parallism_Ready = 2.315584
write_to_read_ratio_blp_rw_average = 0.515139
GrpLevelPara = 3.013890 

BW Util details:
bwutil = 0.343848 
total_CMD = 444923 
util_bw = 152986 
Wasted_Col = 140105 
Wasted_Row = 19275 
Idle = 132557 

BW Util Bottlenecks: 
RCDc_limit = 159003 
RCDWRc_limit = 74975 
WTRc_limit = 79730 
RTWc_limit = 408789 
CCDLc_limit = 83137 
rwq = 0 
CCDLc_limit_alone = 44995 
WTRc_limit_alone = 72487 
RTWc_limit_alone = 377890 

Commands details: 
total_CMD = 444923 
n_nop = 248353 
Read = 98849 
Write = 0 
L2_Alloc = 0 
L2_WB = 54137 
n_act = 44429 
n_pre = 44413 
n_ref = 0 
n_req = 123441 
total_req = 152986 

Dual Bus Interface Util: 
issued_total_row = 88842 
issued_total_col = 152986 
Row_Bus_Util =  0.199679 
CoL_Bus_Util = 0.343848 
Either_Row_CoL_Bus_Util = 0.441807 
Issued_on_Two_Bus_Simul_Util = 0.101721 
issued_two_Eff = 0.230239 
queue_avg = 24.419268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4193
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=249191 n_act=44385 n_pre=44369 n_ref_event=0 n_req=122201 n_rd=97483 n_rd_L2_A=0 n_write=0 n_wr_bk=54374 bw_util=0.3413
n_activity=332698 dram_eff=0.4564
bk0: 6279a 276223i bk1: 6386a 273799i bk2: 6098a 283036i bk3: 6030a 285313i bk4: 6065a 296793i bk5: 6077a 294441i bk6: 5895a 288842i bk7: 5944a 289823i bk8: 6009a 280216i bk9: 6165a 276519i bk10: 6095a 278500i bk11: 6175a 276975i bk12: 6104a 276100i bk13: 6195a 276394i bk14: 6035a 276077i bk15: 5931a 278382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636787
Row_Buffer_Locality_read = 0.734066
Row_Buffer_Locality_write = 0.253135
Bank_Level_Parallism = 8.753198
Bank_Level_Parallism_Col = 5.885206
Bank_Level_Parallism_Ready = 2.302324
write_to_read_ratio_blp_rw_average = 0.517492
GrpLevelPara = 3.000295 

BW Util details:
bwutil = 0.341311 
total_CMD = 444923 
util_bw = 151857 
Wasted_Col = 141647 
Wasted_Row = 18786 
Idle = 132633 

BW Util Bottlenecks: 
RCDc_limit = 159717 
RCDWRc_limit = 77058 
WTRc_limit = 78734 
RTWc_limit = 406798 
CCDLc_limit = 83356 
rwq = 0 
CCDLc_limit_alone = 45273 
WTRc_limit_alone = 71393 
RTWc_limit_alone = 376056 

Commands details: 
total_CMD = 444923 
n_nop = 249191 
Read = 97483 
Write = 0 
L2_Alloc = 0 
L2_WB = 54374 
n_act = 44385 
n_pre = 44369 
n_ref = 0 
n_req = 122201 
total_req = 151857 

Dual Bus Interface Util: 
issued_total_row = 88754 
issued_total_col = 151857 
Row_Bus_Util =  0.199482 
CoL_Bus_Util = 0.341311 
Either_Row_CoL_Bus_Util = 0.439923 
Issued_on_Two_Bus_Simul_Util = 0.100869 
issued_two_Eff = 0.229288 
queue_avg = 24.078367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0784
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=248614 n_act=44490 n_pre=44474 n_ref_event=0 n_req=122635 n_rd=97878 n_rd_L2_A=0 n_write=0 n_wr_bk=54395 bw_util=0.3422
n_activity=333682 dram_eff=0.4563
bk0: 6218a 276597i bk1: 6218a 279016i bk2: 6151a 279409i bk3: 6242a 286176i bk4: 6132a 294366i bk5: 6059a 294366i bk6: 5952a 286156i bk7: 5977a 286590i bk8: 6188a 274979i bk9: 6149a 279225i bk10: 6091a 276472i bk11: 6112a 277114i bk12: 6112a 274957i bk13: 6106a 275322i bk14: 6126a 275249i bk15: 6045a 276125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637216
Row_Buffer_Locality_read = 0.734608
Row_Buffer_Locality_write = 0.252171
Bank_Level_Parallism = 8.790676
Bank_Level_Parallism_Col = 5.932967
Bank_Level_Parallism_Ready = 2.333001
write_to_read_ratio_blp_rw_average = 0.515999
GrpLevelPara = 3.002131 

BW Util details:
bwutil = 0.342246 
total_CMD = 444923 
util_bw = 152273 
Wasted_Col = 141355 
Wasted_Row = 19122 
Idle = 132173 

BW Util Bottlenecks: 
RCDc_limit = 159885 
RCDWRc_limit = 76456 
WTRc_limit = 79943 
RTWc_limit = 408295 
CCDLc_limit = 82748 
rwq = 0 
CCDLc_limit_alone = 44747 
WTRc_limit_alone = 72435 
RTWc_limit_alone = 377802 

Commands details: 
total_CMD = 444923 
n_nop = 248614 
Read = 97878 
Write = 0 
L2_Alloc = 0 
L2_WB = 54395 
n_act = 44490 
n_pre = 44474 
n_ref = 0 
n_req = 122635 
total_req = 152273 

Dual Bus Interface Util: 
issued_total_row = 88964 
issued_total_col = 152273 
Row_Bus_Util =  0.199954 
CoL_Bus_Util = 0.342246 
Either_Row_CoL_Bus_Util = 0.441220 
Issued_on_Two_Bus_Simul_Util = 0.100979 
issued_two_Eff = 0.228864 
queue_avg = 24.085203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0852
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=248151 n_act=44379 n_pre=44363 n_ref_event=0 n_req=123534 n_rd=98896 n_rd_L2_A=0 n_write=0 n_wr_bk=54314 bw_util=0.3444
n_activity=332494 dram_eff=0.4608
bk0: 6489a 272082i bk1: 6367a 275668i bk2: 6237a 282707i bk3: 6256a 284525i bk4: 6123a 293996i bk5: 6118a 297085i bk6: 5976a 286560i bk7: 6058a 287177i bk8: 6254a 278814i bk9: 6212a 277327i bk10: 6128a 281389i bk11: 6146a 276860i bk12: 6176a 271155i bk13: 6123a 273220i bk14: 6161a 275519i bk15: 6072a 275144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640755
Row_Buffer_Locality_read = 0.737128
Row_Buffer_Locality_write = 0.253917
Bank_Level_Parallism = 8.823531
Bank_Level_Parallism_Col = 5.953525
Bank_Level_Parallism_Ready = 2.299563
write_to_read_ratio_blp_rw_average = 0.517689
GrpLevelPara = 3.011162 

BW Util details:
bwutil = 0.344352 
total_CMD = 444923 
util_bw = 153210 
Wasted_Col = 140052 
Wasted_Row = 18753 
Idle = 132908 

BW Util Bottlenecks: 
RCDc_limit = 158371 
RCDWRc_limit = 75689 
WTRc_limit = 80373 
RTWc_limit = 411292 
CCDLc_limit = 84262 
rwq = 0 
CCDLc_limit_alone = 45488 
WTRc_limit_alone = 72868 
RTWc_limit_alone = 380023 

Commands details: 
total_CMD = 444923 
n_nop = 248151 
Read = 98896 
Write = 0 
L2_Alloc = 0 
L2_WB = 54314 
n_act = 44379 
n_pre = 44363 
n_ref = 0 
n_req = 123534 
total_req = 153210 

Dual Bus Interface Util: 
issued_total_row = 88742 
issued_total_col = 153210 
Row_Bus_Util =  0.199455 
CoL_Bus_Util = 0.344352 
Either_Row_CoL_Bus_Util = 0.442261 
Issued_on_Two_Bus_Simul_Util = 0.101546 
issued_two_Eff = 0.229606 
queue_avg = 24.612101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6121
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=246920 n_act=44674 n_pre=44658 n_ref_event=0 n_req=124487 n_rd=99516 n_rd_L2_A=0 n_write=0 n_wr_bk=54733 bw_util=0.3467
n_activity=333186 dram_eff=0.463
bk0: 6338a 279116i bk1: 6324a 273776i bk2: 6382a 274080i bk3: 6286a 284070i bk4: 6038a 295091i bk5: 6251a 290790i bk6: 6102a 286665i bk7: 6168a 282022i bk8: 6172a 278132i bk9: 6136a 278808i bk10: 6234a 275069i bk11: 6195a 276678i bk12: 6317a 275537i bk13: 6206a 273279i bk14: 6160a 270460i bk15: 6207a 274271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641135
Row_Buffer_Locality_read = 0.738424
Row_Buffer_Locality_write = 0.253414
Bank_Level_Parallism = 8.882083
Bank_Level_Parallism_Col = 5.977857
Bank_Level_Parallism_Ready = 2.311146
write_to_read_ratio_blp_rw_average = 0.516879
GrpLevelPara = 3.018030 

BW Util details:
bwutil = 0.346687 
total_CMD = 444923 
util_bw = 154249 
Wasted_Col = 139565 
Wasted_Row = 18659 
Idle = 132450 

BW Util Bottlenecks: 
RCDc_limit = 157066 
RCDWRc_limit = 75926 
WTRc_limit = 81381 
RTWc_limit = 411221 
CCDLc_limit = 84324 
rwq = 0 
CCDLc_limit_alone = 45576 
WTRc_limit_alone = 73845 
RTWc_limit_alone = 380009 

Commands details: 
total_CMD = 444923 
n_nop = 246920 
Read = 99516 
Write = 0 
L2_Alloc = 0 
L2_WB = 54733 
n_act = 44674 
n_pre = 44658 
n_ref = 0 
n_req = 124487 
total_req = 154249 

Dual Bus Interface Util: 
issued_total_row = 89332 
issued_total_col = 154249 
Row_Bus_Util =  0.200781 
CoL_Bus_Util = 0.346687 
Either_Row_CoL_Bus_Util = 0.445028 
Issued_on_Two_Bus_Simul_Util = 0.102440 
issued_two_Eff = 0.230188 
queue_avg = 24.990734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9907
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=247682 n_act=44790 n_pre=44774 n_ref_event=0 n_req=123611 n_rd=98674 n_rd_L2_A=0 n_write=0 n_wr_bk=54730 bw_util=0.3448
n_activity=332666 dram_eff=0.4611
bk0: 6419a 269312i bk1: 6369a 274939i bk2: 6305a 280654i bk3: 6199a 285319i bk4: 6080a 294423i bk5: 6147a 290594i bk6: 6011a 283674i bk7: 6132a 283327i bk8: 6157a 274385i bk9: 6106a 274464i bk10: 6216a 273243i bk11: 6066a 278328i bk12: 6202a 272682i bk13: 6065a 274536i bk14: 6171a 271243i bk15: 6029a 275757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637654
Row_Buffer_Locality_read = 0.734986
Row_Buffer_Locality_write = 0.252516
Bank_Level_Parallism = 8.927280
Bank_Level_Parallism_Col = 6.014805
Bank_Level_Parallism_Ready = 2.314249
write_to_read_ratio_blp_rw_average = 0.520614
GrpLevelPara = 3.020716 

BW Util details:
bwutil = 0.344788 
total_CMD = 444923 
util_bw = 153404 
Wasted_Col = 139820 
Wasted_Row = 18797 
Idle = 132902 

BW Util Bottlenecks: 
RCDc_limit = 158865 
RCDWRc_limit = 76155 
WTRc_limit = 78551 
RTWc_limit = 413366 
CCDLc_limit = 85020 
rwq = 0 
CCDLc_limit_alone = 45925 
WTRc_limit_alone = 71207 
RTWc_limit_alone = 381615 

Commands details: 
total_CMD = 444923 
n_nop = 247682 
Read = 98674 
Write = 0 
L2_Alloc = 0 
L2_WB = 54730 
n_act = 44790 
n_pre = 44774 
n_ref = 0 
n_req = 123611 
total_req = 153404 

Dual Bus Interface Util: 
issued_total_row = 89564 
issued_total_col = 153404 
Row_Bus_Util =  0.201302 
CoL_Bus_Util = 0.344788 
Either_Row_CoL_Bus_Util = 0.443315 
Issued_on_Two_Bus_Simul_Util = 0.102775 
issued_two_Eff = 0.231833 
queue_avg = 24.493622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4936
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=247228 n_act=44838 n_pre=44822 n_ref_event=0 n_req=124158 n_rd=98888 n_rd_L2_A=0 n_write=0 n_wr_bk=55059 bw_util=0.346
n_activity=332049 dram_eff=0.4636
bk0: 6414a 268592i bk1: 6264a 273534i bk2: 6301a 277340i bk3: 6206a 285076i bk4: 6241a 291510i bk5: 6093a 294550i bk6: 6325a 279486i bk7: 6013a 283072i bk8: 6266a 272828i bk9: 6105a 278888i bk10: 6137a 278545i bk11: 6123a 275967i bk12: 6158a 270773i bk13: 6079a 275064i bk14: 6126a 270693i bk15: 6037a 276240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638863
Row_Buffer_Locality_read = 0.735832
Row_Buffer_Locality_write = 0.259398
Bank_Level_Parallism = 8.961198
Bank_Level_Parallism_Col = 6.025912
Bank_Level_Parallism_Ready = 2.333361
write_to_read_ratio_blp_rw_average = 0.519778
GrpLevelPara = 3.034555 

BW Util details:
bwutil = 0.346008 
total_CMD = 444923 
util_bw = 153947 
Wasted_Col = 138868 
Wasted_Row = 18613 
Idle = 133495 

BW Util Bottlenecks: 
RCDc_limit = 157676 
RCDWRc_limit = 77013 
WTRc_limit = 79759 
RTWc_limit = 413893 
CCDLc_limit = 83839 
rwq = 0 
CCDLc_limit_alone = 45478 
WTRc_limit_alone = 72399 
RTWc_limit_alone = 382892 

Commands details: 
total_CMD = 444923 
n_nop = 247228 
Read = 98888 
Write = 0 
L2_Alloc = 0 
L2_WB = 55059 
n_act = 44838 
n_pre = 44822 
n_ref = 0 
n_req = 124158 
total_req = 153947 

Dual Bus Interface Util: 
issued_total_row = 89660 
issued_total_col = 153947 
Row_Bus_Util =  0.201518 
CoL_Bus_Util = 0.346008 
Either_Row_CoL_Bus_Util = 0.444335 
Issued_on_Two_Bus_Simul_Util = 0.103191 
issued_two_Eff = 0.232237 
queue_avg = 25.109125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1091
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=247545 n_act=44830 n_pre=44814 n_ref_event=0 n_req=124084 n_rd=99336 n_rd_L2_A=0 n_write=0 n_wr_bk=54431 bw_util=0.3456
n_activity=334247 dram_eff=0.46
bk0: 6481a 271641i bk1: 6350a 272433i bk2: 6209a 284543i bk3: 6224a 283965i bk4: 6187a 290442i bk5: 6178a 292855i bk6: 6110a 288363i bk7: 6031a 283779i bk8: 6220a 273622i bk9: 6164a 275494i bk10: 6215a 276942i bk11: 6133a 276515i bk12: 6298a 275775i bk13: 6208a 274392i bk14: 6245a 274515i bk15: 6083a 276099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638712
Row_Buffer_Locality_read = 0.735373
Row_Buffer_Locality_write = 0.250727
Bank_Level_Parallism = 8.832182
Bank_Level_Parallism_Col = 5.949327
Bank_Level_Parallism_Ready = 2.316004
write_to_read_ratio_blp_rw_average = 0.514583
GrpLevelPara = 3.009761 

BW Util details:
bwutil = 0.345604 
total_CMD = 444923 
util_bw = 153767 
Wasted_Col = 140776 
Wasted_Row = 19250 
Idle = 131130 

BW Util Bottlenecks: 
RCDc_limit = 159696 
RCDWRc_limit = 76016 
WTRc_limit = 78931 
RTWc_limit = 410166 
CCDLc_limit = 84680 
rwq = 0 
CCDLc_limit_alone = 45998 
WTRc_limit_alone = 71597 
RTWc_limit_alone = 378818 

Commands details: 
total_CMD = 444923 
n_nop = 247545 
Read = 99336 
Write = 0 
L2_Alloc = 0 
L2_WB = 54431 
n_act = 44830 
n_pre = 44814 
n_ref = 0 
n_req = 124084 
total_req = 153767 

Dual Bus Interface Util: 
issued_total_row = 89644 
issued_total_col = 153767 
Row_Bus_Util =  0.201482 
CoL_Bus_Util = 0.345604 
Either_Row_CoL_Bus_Util = 0.443623 
Issued_on_Two_Bus_Simul_Util = 0.103463 
issued_two_Eff = 0.233223 
queue_avg = 24.737652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7377
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=245044 n_act=45602 n_pre=45586 n_ref_event=0 n_req=125544 n_rd=100423 n_rd_L2_A=0 n_write=0 n_wr_bk=55028 bw_util=0.3494
n_activity=334103 dram_eff=0.4653
bk0: 6443a 270593i bk1: 6513a 265864i bk2: 6249a 283671i bk3: 6310a 279914i bk4: 6246a 287932i bk5: 6349a 288156i bk6: 6075a 279776i bk7: 6131a 278544i bk8: 6117a 274216i bk9: 6299a 269466i bk10: 6257a 276103i bk11: 6288a 272225i bk12: 6228a 269391i bk13: 6295a 269178i bk14: 6387a 271947i bk15: 6236a 270140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636765
Row_Buffer_Locality_read = 0.732760
Row_Buffer_Locality_write = 0.253015
Bank_Level_Parallism = 9.055324
Bank_Level_Parallism_Col = 6.059653
Bank_Level_Parallism_Ready = 2.323272
write_to_read_ratio_blp_rw_average = 0.517979
GrpLevelPara = 3.047593 

BW Util details:
bwutil = 0.349389 
total_CMD = 444923 
util_bw = 155451 
Wasted_Col = 139991 
Wasted_Row = 17876 
Idle = 131605 

BW Util Bottlenecks: 
RCDc_limit = 161872 
RCDWRc_limit = 76752 
WTRc_limit = 81136 
RTWc_limit = 422943 
CCDLc_limit = 87234 
rwq = 0 
CCDLc_limit_alone = 47099 
WTRc_limit_alone = 73664 
RTWc_limit_alone = 390280 

Commands details: 
total_CMD = 444923 
n_nop = 245044 
Read = 100423 
Write = 0 
L2_Alloc = 0 
L2_WB = 55028 
n_act = 45602 
n_pre = 45586 
n_ref = 0 
n_req = 125544 
total_req = 155451 

Dual Bus Interface Util: 
issued_total_row = 91188 
issued_total_col = 155451 
Row_Bus_Util =  0.204952 
CoL_Bus_Util = 0.349389 
Either_Row_CoL_Bus_Util = 0.449244 
Issued_on_Two_Bus_Simul_Util = 0.105097 
issued_two_Eff = 0.233942 
queue_avg = 25.602886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6029
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=246368 n_act=45123 n_pre=45107 n_ref_event=0 n_req=124346 n_rd=99427 n_rd_L2_A=0 n_write=0 n_wr_bk=54708 bw_util=0.3464
n_activity=333599 dram_eff=0.462
bk0: 6360a 272880i bk1: 6429a 270402i bk2: 6209a 281789i bk3: 6129a 286608i bk4: 6374a 290362i bk5: 6165a 291805i bk6: 5922a 289788i bk7: 6079a 281924i bk8: 6216a 280973i bk9: 6300a 274018i bk10: 6195a 273782i bk11: 6298a 276212i bk12: 6198a 274985i bk13: 6245a 272536i bk14: 6130a 278737i bk15: 6178a 273694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637117
Row_Buffer_Locality_read = 0.733231
Row_Buffer_Locality_write = 0.253622
Bank_Level_Parallism = 8.856340
Bank_Level_Parallism_Col = 5.929660
Bank_Level_Parallism_Ready = 2.317514
write_to_read_ratio_blp_rw_average = 0.513492
GrpLevelPara = 3.016200 

BW Util details:
bwutil = 0.346431 
total_CMD = 444923 
util_bw = 154135 
Wasted_Col = 140366 
Wasted_Row = 18565 
Idle = 131857 

BW Util Bottlenecks: 
RCDc_limit = 160803 
RCDWRc_limit = 76704 
WTRc_limit = 80032 
RTWc_limit = 406726 
CCDLc_limit = 83081 
rwq = 0 
CCDLc_limit_alone = 45588 
WTRc_limit_alone = 72888 
RTWc_limit_alone = 376377 

Commands details: 
total_CMD = 444923 
n_nop = 246368 
Read = 99427 
Write = 0 
L2_Alloc = 0 
L2_WB = 54708 
n_act = 45123 
n_pre = 45107 
n_ref = 0 
n_req = 124346 
total_req = 154135 

Dual Bus Interface Util: 
issued_total_row = 90230 
issued_total_col = 154135 
Row_Bus_Util =  0.202799 
CoL_Bus_Util = 0.346431 
Either_Row_CoL_Bus_Util = 0.446268 
Issued_on_Two_Bus_Simul_Util = 0.102962 
issued_two_Eff = 0.230717 
queue_avg = 24.286358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2864
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=247596 n_act=44730 n_pre=44714 n_ref_event=0 n_req=123630 n_rd=98827 n_rd_L2_A=0 n_write=0 n_wr_bk=54322 bw_util=0.3442
n_activity=334793 dram_eff=0.4574
bk0: 6312a 272673i bk1: 6406a 268753i bk2: 6237a 280117i bk3: 6161a 289016i bk4: 6041a 296968i bk5: 6124a 294575i bk6: 6160a 284926i bk7: 6033a 282867i bk8: 6205a 278819i bk9: 6144a 273672i bk10: 6030a 273000i bk11: 6237a 279869i bk12: 6146a 275213i bk13: 6142a 272503i bk14: 6193a 275663i bk15: 6256a 279671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638195
Row_Buffer_Locality_read = 0.734749
Row_Buffer_Locality_write = 0.253477
Bank_Level_Parallism = 8.794273
Bank_Level_Parallism_Col = 5.921629
Bank_Level_Parallism_Ready = 2.306159
write_to_read_ratio_blp_rw_average = 0.517285
GrpLevelPara = 2.998898 

BW Util details:
bwutil = 0.344215 
total_CMD = 444923 
util_bw = 153149 
Wasted_Col = 141996 
Wasted_Row = 19161 
Idle = 130617 

BW Util Bottlenecks: 
RCDc_limit = 160614 
RCDWRc_limit = 76498 
WTRc_limit = 76697 
RTWc_limit = 411356 
CCDLc_limit = 83199 
rwq = 0 
CCDLc_limit_alone = 45348 
WTRc_limit_alone = 69855 
RTWc_limit_alone = 380347 

Commands details: 
total_CMD = 444923 
n_nop = 247596 
Read = 98827 
Write = 0 
L2_Alloc = 0 
L2_WB = 54322 
n_act = 44730 
n_pre = 44714 
n_ref = 0 
n_req = 123630 
total_req = 153149 

Dual Bus Interface Util: 
issued_total_row = 89444 
issued_total_col = 153149 
Row_Bus_Util =  0.201033 
CoL_Bus_Util = 0.344215 
Either_Row_CoL_Bus_Util = 0.443508 
Issued_on_Two_Bus_Simul_Util = 0.101739 
issued_two_Eff = 0.229396 
queue_avg = 24.397495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3975
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=247361 n_act=44546 n_pre=44530 n_ref_event=0 n_req=123822 n_rd=98969 n_rd_L2_A=0 n_write=0 n_wr_bk=54766 bw_util=0.3455
n_activity=340193 dram_eff=0.4519
bk0: 6321a 271979i bk1: 6465a 271041i bk2: 6216a 277461i bk3: 6303a 280596i bk4: 6090a 297439i bk5: 6068a 291387i bk6: 6034a 286324i bk7: 6068a 281713i bk8: 6132a 270373i bk9: 6307a 276736i bk10: 6004a 280904i bk11: 6122a 276300i bk12: 6175a 277101i bk13: 6253a 269305i bk14: 6171a 272941i bk15: 6240a 270681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640242
Row_Buffer_Locality_read = 0.736746
Row_Buffer_Locality_write = 0.255945
Bank_Level_Parallism = 8.868484
Bank_Level_Parallism_Col = 6.007554
Bank_Level_Parallism_Ready = 2.313650
write_to_read_ratio_blp_rw_average = 0.523382
GrpLevelPara = 3.016198 

BW Util details:
bwutil = 0.345532 
total_CMD = 444923 
util_bw = 153735 
Wasted_Col = 141779 
Wasted_Row = 19118 
Idle = 130291 

BW Util Bottlenecks: 
RCDc_limit = 159831 
RCDWRc_limit = 75272 
WTRc_limit = 79605 
RTWc_limit = 424372 
CCDLc_limit = 86321 
rwq = 0 
CCDLc_limit_alone = 46068 
WTRc_limit_alone = 72170 
RTWc_limit_alone = 391554 

Commands details: 
total_CMD = 444923 
n_nop = 247361 
Read = 98969 
Write = 0 
L2_Alloc = 0 
L2_WB = 54766 
n_act = 44546 
n_pre = 44530 
n_ref = 0 
n_req = 123822 
total_req = 153735 

Dual Bus Interface Util: 
issued_total_row = 89076 
issued_total_col = 153735 
Row_Bus_Util =  0.200205 
CoL_Bus_Util = 0.345532 
Either_Row_CoL_Bus_Util = 0.444036 
Issued_on_Two_Bus_Simul_Util = 0.101701 
issued_two_Eff = 0.229037 
queue_avg = 24.938585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9386
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=248194 n_act=44630 n_pre=44614 n_ref_event=0 n_req=123159 n_rd=98409 n_rd_L2_A=0 n_write=0 n_wr_bk=54260 bw_util=0.3431
n_activity=332368 dram_eff=0.4593
bk0: 6246a 275101i bk1: 6351a 271927i bk2: 6161a 284473i bk3: 6122a 280615i bk4: 6023a 295817i bk5: 6081a 292816i bk6: 5961a 285430i bk7: 5991a 281710i bk8: 6255a 278695i bk9: 6148a 276539i bk10: 6077a 278404i bk11: 6174a 275508i bk12: 6173a 276294i bk13: 6231a 274680i bk14: 6152a 274706i bk15: 6263a 273543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637623
Row_Buffer_Locality_read = 0.733937
Row_Buffer_Locality_write = 0.254667
Bank_Level_Parallism = 8.867450
Bank_Level_Parallism_Col = 5.977322
Bank_Level_Parallism_Ready = 2.317216
write_to_read_ratio_blp_rw_average = 0.518167
GrpLevelPara = 3.005767 

BW Util details:
bwutil = 0.343136 
total_CMD = 444923 
util_bw = 152669 
Wasted_Col = 140299 
Wasted_Row = 18922 
Idle = 133033 

BW Util Bottlenecks: 
RCDc_limit = 159532 
RCDWRc_limit = 75405 
WTRc_limit = 77337 
RTWc_limit = 409314 
CCDLc_limit = 83847 
rwq = 0 
CCDLc_limit_alone = 45715 
WTRc_limit_alone = 70039 
RTWc_limit_alone = 378480 

Commands details: 
total_CMD = 444923 
n_nop = 248194 
Read = 98409 
Write = 0 
L2_Alloc = 0 
L2_WB = 54260 
n_act = 44630 
n_pre = 44614 
n_ref = 0 
n_req = 123159 
total_req = 152669 

Dual Bus Interface Util: 
issued_total_row = 89244 
issued_total_col = 152669 
Row_Bus_Util =  0.200583 
CoL_Bus_Util = 0.343136 
Either_Row_CoL_Bus_Util = 0.442164 
Issued_on_Two_Bus_Simul_Util = 0.101555 
issued_two_Eff = 0.229676 
queue_avg = 24.506399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5064
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=247478 n_act=44655 n_pre=44639 n_ref_event=0 n_req=124366 n_rd=99455 n_rd_L2_A=0 n_write=0 n_wr_bk=54499 bw_util=0.346
n_activity=331561 dram_eff=0.4643
bk0: 6420a 268740i bk1: 6466a 271375i bk2: 6200a 282018i bk3: 6323a 286687i bk4: 6138a 293565i bk5: 6184a 291268i bk6: 5992a 289360i bk7: 6018a 281463i bk8: 6216a 277547i bk9: 6267a 273803i bk10: 6100a 276766i bk11: 6117a 275776i bk12: 6248a 275430i bk13: 6310a 270519i bk14: 6234a 272046i bk15: 6222a 271928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640939
Row_Buffer_Locality_read = 0.737690
Row_Buffer_Locality_write = 0.254667
Bank_Level_Parallism = 8.948695
Bank_Level_Parallism_Col = 6.017119
Bank_Level_Parallism_Ready = 2.306014
write_to_read_ratio_blp_rw_average = 0.518612
GrpLevelPara = 3.031910 

BW Util details:
bwutil = 0.346024 
total_CMD = 444923 
util_bw = 153954 
Wasted_Col = 138953 
Wasted_Row = 18294 
Idle = 133722 

BW Util Bottlenecks: 
RCDc_limit = 157671 
RCDWRc_limit = 75821 
WTRc_limit = 78681 
RTWc_limit = 413840 
CCDLc_limit = 85264 
rwq = 0 
CCDLc_limit_alone = 46557 
WTRc_limit_alone = 71663 
RTWc_limit_alone = 382151 

Commands details: 
total_CMD = 444923 
n_nop = 247478 
Read = 99455 
Write = 0 
L2_Alloc = 0 
L2_WB = 54499 
n_act = 44655 
n_pre = 44639 
n_ref = 0 
n_req = 124366 
total_req = 153954 

Dual Bus Interface Util: 
issued_total_row = 89294 
issued_total_col = 153954 
Row_Bus_Util =  0.200695 
CoL_Bus_Util = 0.346024 
Either_Row_CoL_Bus_Util = 0.443773 
Issued_on_Two_Bus_Simul_Util = 0.102946 
issued_two_Eff = 0.231979 
queue_avg = 24.885473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8855
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=246022 n_act=45231 n_pre=45215 n_ref_event=0 n_req=125269 n_rd=100111 n_rd_L2_A=0 n_write=0 n_wr_bk=54923 bw_util=0.3485
n_activity=333900 dram_eff=0.4643
bk0: 6450a 275321i bk1: 6523a 268043i bk2: 6304a 285944i bk3: 6331a 282519i bk4: 6014a 294600i bk5: 6372a 287234i bk6: 6064a 281797i bk7: 6163a 280729i bk8: 6163a 272759i bk9: 6181a 277185i bk10: 6129a 276595i bk11: 6138a 275185i bk12: 6368a 267012i bk13: 6343a 267538i bk14: 6234a 274498i bk15: 6334a 274371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638929
Row_Buffer_Locality_read = 0.735454
Row_Buffer_Locality_write = 0.254829
Bank_Level_Parallism = 8.947703
Bank_Level_Parallism_Col = 6.006139
Bank_Level_Parallism_Ready = 2.319582
write_to_read_ratio_blp_rw_average = 0.518312
GrpLevelPara = 3.026354 

BW Util details:
bwutil = 0.348451 
total_CMD = 444923 
util_bw = 155034 
Wasted_Col = 139646 
Wasted_Row = 18552 
Idle = 131691 

BW Util Bottlenecks: 
RCDc_limit = 159172 
RCDWRc_limit = 75686 
WTRc_limit = 77338 
RTWc_limit = 411599 
CCDLc_limit = 83040 
rwq = 0 
CCDLc_limit_alone = 45534 
WTRc_limit_alone = 70509 
RTWc_limit_alone = 380922 

Commands details: 
total_CMD = 444923 
n_nop = 246022 
Read = 100111 
Write = 0 
L2_Alloc = 0 
L2_WB = 54923 
n_act = 45231 
n_pre = 45215 
n_ref = 0 
n_req = 125269 
total_req = 155034 

Dual Bus Interface Util: 
issued_total_row = 90446 
issued_total_col = 155034 
Row_Bus_Util =  0.203285 
CoL_Bus_Util = 0.348451 
Either_Row_CoL_Bus_Util = 0.447046 
Issued_on_Two_Bus_Simul_Util = 0.104690 
issued_two_Eff = 0.234182 
queue_avg = 25.140356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1404
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=246379 n_act=44801 n_pre=44785 n_ref_event=0 n_req=125015 n_rd=99796 n_rd_L2_A=0 n_write=0 n_wr_bk=55110 bw_util=0.3482
n_activity=333114 dram_eff=0.465
bk0: 6492a 272508i bk1: 6495a 266821i bk2: 6200a 283597i bk3: 6292a 282755i bk4: 6143a 292343i bk5: 6101a 292283i bk6: 6156a 283518i bk7: 6086a 283610i bk8: 6102a 277494i bk9: 6303a 273476i bk10: 6152a 279130i bk11: 6167a 273849i bk12: 6305a 272972i bk13: 6396a 266571i bk14: 6217a 272829i bk15: 6189a 276281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641635
Row_Buffer_Locality_read = 0.738096
Row_Buffer_Locality_write = 0.259923
Bank_Level_Parallism = 8.952765
Bank_Level_Parallism_Col = 6.037768
Bank_Level_Parallism_Ready = 2.321130
write_to_read_ratio_blp_rw_average = 0.517100
GrpLevelPara = 3.037647 

BW Util details:
bwutil = 0.348164 
total_CMD = 444923 
util_bw = 154906 
Wasted_Col = 138371 
Wasted_Row = 18777 
Idle = 132869 

BW Util Bottlenecks: 
RCDc_limit = 157357 
RCDWRc_limit = 76235 
WTRc_limit = 79951 
RTWc_limit = 415313 
CCDLc_limit = 84993 
rwq = 0 
CCDLc_limit_alone = 45861 
WTRc_limit_alone = 72512 
RTWc_limit_alone = 383620 

Commands details: 
total_CMD = 444923 
n_nop = 246379 
Read = 99796 
Write = 0 
L2_Alloc = 0 
L2_WB = 55110 
n_act = 44801 
n_pre = 44785 
n_ref = 0 
n_req = 125015 
total_req = 154906 

Dual Bus Interface Util: 
issued_total_row = 89586 
issued_total_col = 154906 
Row_Bus_Util =  0.201352 
CoL_Bus_Util = 0.348164 
Either_Row_CoL_Bus_Util = 0.446243 
Issued_on_Two_Bus_Simul_Util = 0.103272 
issued_two_Eff = 0.231425 
queue_avg = 25.197231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1972
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444923 n_nop=244788 n_act=45619 n_pre=45603 n_ref_event=0 n_req=126377 n_rd=101062 n_rd_L2_A=0 n_write=0 n_wr_bk=55154 bw_util=0.3511
n_activity=334798 dram_eff=0.4666
bk0: 6479a 265123i bk1: 6503a 269827i bk2: 6418a 278873i bk3: 6334a 279290i bk4: 6261a 285555i bk5: 6291a 286885i bk6: 6152a 280501i bk7: 6183a 281509i bk8: 6268a 269689i bk9: 6275a 269840i bk10: 6314a 269731i bk11: 6182a 272771i bk12: 6453a 263317i bk13: 6433a 265538i bk14: 6317a 268540i bk15: 6199a 267007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639024
Row_Buffer_Locality_read = 0.735469
Row_Buffer_Locality_write = 0.254000
Bank_Level_Parallism = 9.162608
Bank_Level_Parallism_Col = 6.156646
Bank_Level_Parallism_Ready = 2.328571
write_to_read_ratio_blp_rw_average = 0.523841
GrpLevelPara = 3.068105 

BW Util details:
bwutil = 0.351108 
total_CMD = 444923 
util_bw = 156216 
Wasted_Col = 139036 
Wasted_Row = 18103 
Idle = 131568 

BW Util Bottlenecks: 
RCDc_limit = 160264 
RCDWRc_limit = 76205 
WTRc_limit = 79390 
RTWc_limit = 435214 
CCDLc_limit = 88532 
rwq = 0 
CCDLc_limit_alone = 47408 
WTRc_limit_alone = 72174 
RTWc_limit_alone = 401306 

Commands details: 
total_CMD = 444923 
n_nop = 244788 
Read = 101062 
Write = 0 
L2_Alloc = 0 
L2_WB = 55154 
n_act = 45619 
n_pre = 45603 
n_ref = 0 
n_req = 126377 
total_req = 156216 

Dual Bus Interface Util: 
issued_total_row = 91222 
issued_total_col = 156216 
Row_Bus_Util =  0.205029 
CoL_Bus_Util = 0.351108 
Either_Row_CoL_Bus_Util = 0.449819 
Issued_on_Two_Bus_Simul_Util = 0.106317 
issued_two_Eff = 0.236355 
queue_avg = 26.249861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.2499

========= L2 cache stats =========
L2_cache_bank[0]: Access = 183220, Miss = 91001, Miss_rate = 0.497, Pending_hits = 564, Reservation_fails = 553
L2_cache_bank[1]: Access = 183120, Miss = 91112, Miss_rate = 0.498, Pending_hits = 499, Reservation_fails = 0
L2_cache_bank[2]: Access = 183483, Miss = 91243, Miss_rate = 0.497, Pending_hits = 538, Reservation_fails = 1000
L2_cache_bank[3]: Access = 182309, Miss = 91568, Miss_rate = 0.502, Pending_hits = 487, Reservation_fails = 327
L2_cache_bank[4]: Access = 183420, Miss = 91392, Miss_rate = 0.498, Pending_hits = 560, Reservation_fails = 922
L2_cache_bank[5]: Access = 182723, Miss = 91614, Miss_rate = 0.501, Pending_hits = 521, Reservation_fails = 248
L2_cache_bank[6]: Access = 182889, Miss = 91452, Miss_rate = 0.500, Pending_hits = 589, Reservation_fails = 57
L2_cache_bank[7]: Access = 182759, Miss = 91365, Miss_rate = 0.500, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[8]: Access = 182737, Miss = 90816, Miss_rate = 0.497, Pending_hits = 537, Reservation_fails = 90
L2_cache_bank[9]: Access = 182128, Miss = 90866, Miss_rate = 0.499, Pending_hits = 509, Reservation_fails = 83
L2_cache_bank[10]: Access = 182244, Miss = 90171, Miss_rate = 0.495, Pending_hits = 530, Reservation_fails = 0
L2_cache_bank[11]: Access = 181141, Miss = 89439, Miss_rate = 0.494, Pending_hits = 507, Reservation_fails = 0
L2_cache_bank[12]: Access = 180790, Miss = 88658, Miss_rate = 0.490, Pending_hits = 517, Reservation_fails = 0
L2_cache_bank[13]: Access = 180918, Miss = 89403, Miss_rate = 0.494, Pending_hits = 519, Reservation_fails = 503
L2_cache_bank[14]: Access = 180452, Miss = 88604, Miss_rate = 0.491, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[15]: Access = 181094, Miss = 89133, Miss_rate = 0.492, Pending_hits = 571, Reservation_fails = 427
L2_cache_bank[16]: Access = 181125, Miss = 89701, Miss_rate = 0.495, Pending_hits = 620, Reservation_fails = 621
L2_cache_bank[17]: Access = 180584, Miss = 88664, Miss_rate = 0.491, Pending_hits = 544, Reservation_fails = 339
L2_cache_bank[18]: Access = 180702, Miss = 88845, Miss_rate = 0.492, Pending_hits = 529, Reservation_fails = 429
L2_cache_bank[19]: Access = 180889, Miss = 88664, Miss_rate = 0.490, Pending_hits = 539, Reservation_fails = 150
L2_cache_bank[20]: Access = 180324, Miss = 88858, Miss_rate = 0.493, Pending_hits = 572, Reservation_fails = 129
L2_cache_bank[21]: Access = 180542, Miss = 88549, Miss_rate = 0.490, Pending_hits = 623, Reservation_fails = 662
L2_cache_bank[22]: Access = 181353, Miss = 89263, Miss_rate = 0.492, Pending_hits = 537, Reservation_fails = 82
L2_cache_bank[23]: Access = 180595, Miss = 88919, Miss_rate = 0.492, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[24]: Access = 182438, Miss = 90390, Miss_rate = 0.495, Pending_hits = 546, Reservation_fails = 614
L2_cache_bank[25]: Access = 180831, Miss = 89175, Miss_rate = 0.493, Pending_hits = 583, Reservation_fails = 810
L2_cache_bank[26]: Access = 181892, Miss = 90362, Miss_rate = 0.497, Pending_hits = 595, Reservation_fails = 437
L2_cache_bank[27]: Access = 180652, Miss = 88420, Miss_rate = 0.489, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[28]: Access = 182342, Miss = 88910, Miss_rate = 0.488, Pending_hits = 494, Reservation_fails = 572
L2_cache_bank[29]: Access = 181629, Miss = 89392, Miss_rate = 0.492, Pending_hits = 489, Reservation_fails = 0
L2_cache_bank[30]: Access = 182174, Miss = 89155, Miss_rate = 0.489, Pending_hits = 559, Reservation_fails = 306
L2_cache_bank[31]: Access = 181562, Miss = 89841, Miss_rate = 0.495, Pending_hits = 571, Reservation_fails = 153
L2_cache_bank[32]: Access = 180939, Miss = 88816, Miss_rate = 0.491, Pending_hits = 532, Reservation_fails = 933
L2_cache_bank[33]: Access = 180980, Miss = 89599, Miss_rate = 0.495, Pending_hits = 531, Reservation_fails = 105
L2_cache_bank[34]: Access = 181390, Miss = 89386, Miss_rate = 0.493, Pending_hits = 429, Reservation_fails = 54
L2_cache_bank[35]: Access = 180996, Miss = 89281, Miss_rate = 0.493, Pending_hits = 446, Reservation_fails = 26
L2_cache_bank[36]: Access = 181780, Miss = 89717, Miss_rate = 0.494, Pending_hits = 479, Reservation_fails = 0
L2_cache_bank[37]: Access = 181517, Miss = 89703, Miss_rate = 0.494, Pending_hits = 502, Reservation_fails = 0
L2_cache_bank[38]: Access = 182146, Miss = 90452, Miss_rate = 0.497, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[39]: Access = 181267, Miss = 89869, Miss_rate = 0.496, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[40]: Access = 181933, Miss = 90587, Miss_rate = 0.498, Pending_hits = 526, Reservation_fails = 213
L2_cache_bank[41]: Access = 180824, Miss = 89165, Miss_rate = 0.493, Pending_hits = 539, Reservation_fails = 126
L2_cache_bank[42]: Access = 182122, Miss = 90516, Miss_rate = 0.497, Pending_hits = 617, Reservation_fails = 557
L2_cache_bank[43]: Access = 181015, Miss = 89050, Miss_rate = 0.492, Pending_hits = 545, Reservation_fails = 642
L2_cache_bank[44]: Access = 182308, Miss = 90390, Miss_rate = 0.496, Pending_hits = 554, Reservation_fails = 326
L2_cache_bank[45]: Access = 181171, Miss = 89410, Miss_rate = 0.494, Pending_hits = 530, Reservation_fails = 0
L2_cache_bank[46]: Access = 182542, Miss = 90119, Miss_rate = 0.494, Pending_hits = 611, Reservation_fails = 179
L2_cache_bank[47]: Access = 181991, Miss = 90994, Miss_rate = 0.500, Pending_hits = 666, Reservation_fails = 765
L2_cache_bank[48]: Access = 181431, Miss = 89933, Miss_rate = 0.496, Pending_hits = 536, Reservation_fails = 108
L2_cache_bank[49]: Access = 182328, Miss = 89934, Miss_rate = 0.493, Pending_hits = 514, Reservation_fails = 588
L2_cache_bank[50]: Access = 181412, Miss = 89255, Miss_rate = 0.492, Pending_hits = 486, Reservation_fails = 0
L2_cache_bank[51]: Access = 181886, Miss = 89456, Miss_rate = 0.492, Pending_hits = 485, Reservation_fails = 0
L2_cache_bank[52]: Access = 307243, Miss = 210668, Miss_rate = 0.686, Pending_hits = 570, Reservation_fails = 267
L2_cache_bank[53]: Access = 181691, Miss = 90213, Miss_rate = 0.497, Pending_hits = 596, Reservation_fails = 205
L2_cache_bank[54]: Access = 181288, Miss = 88941, Miss_rate = 0.491, Pending_hits = 575, Reservation_fails = 251
L2_cache_bank[55]: Access = 181868, Miss = 89293, Miss_rate = 0.491, Pending_hits = 560, Reservation_fails = 363
L2_cache_bank[56]: Access = 181984, Miss = 89729, Miss_rate = 0.493, Pending_hits = 501, Reservation_fails = 534
L2_cache_bank[57]: Access = 181933, Miss = 89989, Miss_rate = 0.495, Pending_hits = 509, Reservation_fails = 0
L2_cache_bank[58]: Access = 181527, Miss = 90210, Miss_rate = 0.497, Pending_hits = 451, Reservation_fails = 0
L2_cache_bank[59]: Access = 181880, Miss = 90734, Miss_rate = 0.499, Pending_hits = 461, Reservation_fails = 206
L2_cache_bank[60]: Access = 182017, Miss = 90878, Miss_rate = 0.499, Pending_hits = 490, Reservation_fails = 303
L2_cache_bank[61]: Access = 182171, Miss = 90182, Miss_rate = 0.495, Pending_hits = 539, Reservation_fails = 60
L2_cache_bank[62]: Access = 182085, Miss = 91082, Miss_rate = 0.500, Pending_hits = 592, Reservation_fails = 49
L2_cache_bank[63]: Access = 182422, Miss = 91127, Miss_rate = 0.500, Pending_hits = 554, Reservation_fails = 0
L2_total_cache_accesses = 11755148
L2_total_cache_misses = 5873623
L2_total_cache_miss_rate = 0.4997
L2_total_cache_pending_hits = 34641
L2_total_cache_reservation_fails = 16374
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4688765
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30925
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1225014
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1948933
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1156131
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3650
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 672069
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2027581
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7893637
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3859431
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15534
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.131
L2_cache_fill_port_util = 0.065

icnt_total_pkts_mem_to_simt=11755148
icnt_total_pkts_simt_to_mem=11753628
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 272.029
	minimum = 5
	maximum = 2229
Network latency average = 259.306
	minimum = 5
	maximum = 2229
Slowest packet = 23414703
Flit latency average = 259.306
	minimum = 5
	maximum = 2229
Slowest flit = 23414703
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.102225
	minimum = 0.0681013 (at node 62)
	maximum = 0.886695 (at node 92)
Accepted packet rate average = 0.102225
	minimum = 0.0681013 (at node 62)
	maximum = 0.886695 (at node 92)
Injected flit rate average = 0.102225
	minimum = 0.0681013 (at node 62)
	maximum = 0.886695 (at node 92)
Accepted flit rate average= 0.102225
	minimum = 0.0681013 (at node 62)
	maximum = 0.886695 (at node 92)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 204.279 (20 samples)
	minimum = 5 (20 samples)
	maximum = 1695.1 (20 samples)
Network latency average = 185.706 (20 samples)
	minimum = 5 (20 samples)
	maximum = 1396.3 (20 samples)
Flit latency average = 185.706 (20 samples)
	minimum = 5 (20 samples)
	maximum = 1396.3 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.148298 (20 samples)
	minimum = 0.113901 (20 samples)
	maximum = 0.439314 (20 samples)
Accepted packet rate average = 0.148298 (20 samples)
	minimum = 0.113901 (20 samples)
	maximum = 0.435191 (20 samples)
Injected flit rate average = 0.148298 (20 samples)
	minimum = 0.113901 (20 samples)
	maximum = 0.439314 (20 samples)
Accepted flit rate average = 0.148298 (20 samples)
	minimum = 0.113901 (20 samples)
	maximum = 0.435191 (20 samples)
Injected packet size average = 1 (20 samples)
Accepted packet size average = 1 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 11 min, 41 sec (7901 sec)
gpgpu_simulation_rate = 59301 (inst/sec)
gpgpu_simulation_rate = 96 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949db0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 18981
gpu_sim_insn = 19957884
gpu_ipc =    1051.4664
gpu_tot_sim_cycle = 780587
gpu_tot_sim_insn = 488497347
gpu_tot_ipc =     625.8077
gpu_tot_issued_cta = 41034
gpu_occupancy = 44.8903% 
gpu_tot_occupancy = 76.2582% 
max_total_param_size = 0
gpu_stall_dramfull = 6622502
gpu_stall_icnt2sh    = 108970
partiton_level_parallism =       6.3608
partiton_level_parallism_total  =      15.2121
partiton_level_parallism_util =       7.1033
partiton_level_parallism_util_total  =      16.2958
L2_BW  =     296.1605 GB/Sec
L2_BW_total  =     708.3658 GB/Sec
gpu_total_sim_rate=60427

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18646571
	L1I_total_cache_misses = 19289
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 507149, Miss = 289234, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 101444
	L1D_cache_core[1]: Access = 503123, Miss = 283200, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 69179
	L1D_cache_core[2]: Access = 494765, Miss = 280864, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 59652
	L1D_cache_core[3]: Access = 513008, Miss = 287580, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 72857
	L1D_cache_core[4]: Access = 512602, Miss = 287663, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 63866
	L1D_cache_core[5]: Access = 509131, Miss = 282802, Miss_rate = 0.555, Pending_hits = 0, Reservation_fails = 51954
	L1D_cache_core[6]: Access = 517184, Miss = 288333, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 65069
	L1D_cache_core[7]: Access = 510701, Miss = 287727, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 111614
	L1D_cache_core[8]: Access = 500841, Miss = 286004, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 91563
	L1D_cache_core[9]: Access = 523818, Miss = 286342, Miss_rate = 0.547, Pending_hits = 0, Reservation_fails = 51016
	L1D_cache_core[10]: Access = 509760, Miss = 285467, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 66199
	L1D_cache_core[11]: Access = 521728, Miss = 291166, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 59104
	L1D_cache_core[12]: Access = 512769, Miss = 289221, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 103710
	L1D_cache_core[13]: Access = 505681, Miss = 284281, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 82584
	L1D_cache_core[14]: Access = 509173, Miss = 290203, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 125858
	L1D_cache_core[15]: Access = 515774, Miss = 290905, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 109699
	L1D_cache_core[16]: Access = 514846, Miss = 287743, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 58136
	L1D_cache_core[17]: Access = 506145, Miss = 286444, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 77503
	L1D_cache_core[18]: Access = 504705, Miss = 282927, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 71147
	L1D_cache_core[19]: Access = 505353, Miss = 287694, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 118856
	L1D_cache_core[20]: Access = 510971, Miss = 286377, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 92373
	L1D_cache_core[21]: Access = 505945, Miss = 283184, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 60154
	L1D_cache_core[22]: Access = 508824, Miss = 289102, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 77419
	L1D_cache_core[23]: Access = 504326, Miss = 287508, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 119672
	L1D_cache_core[24]: Access = 510096, Miss = 288083, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 86928
	L1D_cache_core[25]: Access = 511268, Miss = 290339, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 150959
	L1D_cache_core[26]: Access = 523307, Miss = 291866, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 78188
	L1D_cache_core[27]: Access = 514397, Miss = 290013, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 69779
	L1D_cache_core[28]: Access = 507736, Miss = 289830, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 123463
	L1D_cache_core[29]: Access = 508707, Miss = 287195, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 91810
	L1D_cache_core[30]: Access = 507431, Miss = 288994, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 102218
	L1D_cache_core[31]: Access = 500220, Miss = 284890, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 93915
	L1D_cache_core[32]: Access = 511251, Miss = 282275, Miss_rate = 0.552, Pending_hits = 0, Reservation_fails = 49916
	L1D_cache_core[33]: Access = 509431, Miss = 284915, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 76692
	L1D_cache_core[34]: Access = 510924, Miss = 288714, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 78460
	L1D_cache_core[35]: Access = 512380, Miss = 287209, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 60744
	L1D_cache_core[36]: Access = 507648, Miss = 282161, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 56084
	L1D_cache_core[37]: Access = 505500, Miss = 285765, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 70928
	L1D_cache_core[38]: Access = 512958, Miss = 287125, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 63498
	L1D_cache_core[39]: Access = 507360, Miss = 289190, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 115983
	L1D_total_cache_accesses = 20388936
	L1D_total_cache_misses = 11480535
	L1D_total_cache_miss_rate = 0.5631
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3330193
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 3970528
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0013
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8228094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6666055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2744895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1622801
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3965408
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 680307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3169525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 585298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 22154
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18627282
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16516950
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3970528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3871986
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18646571

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2744895
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 585298
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6969, 6351, 6550, 6780, 6315, 7722, 6595, 7051, 6672, 6990, 6790, 7711, 6741, 6769, 6794, 6524, 7089, 7276, 6956, 6505, 6650, 6762, 6814, 6240, 6787, 6952, 6848, 7115, 7034, 7143, 7363, 6916, 7118, 6892, 7031, 6973, 6818, 6314, 7119, 6911, 7500, 6627, 7056, 6841, 6516, 6384, 6306, 6609, 7163, 6845, 6837, 7239, 6778, 6715, 6927, 7059, 6729, 6913, 6788, 7267, 6988, 6646, 6976, 6812, 
gpgpu_n_tot_thrd_icount = 1112190368
gpgpu_n_tot_w_icount = 34755949
gpgpu_n_stall_shd_mem = 15791642
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8001817
gpgpu_n_mem_write_global = 3871986
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 40791875
gpgpu_n_store_insn = 8861257
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 127056896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2400857
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13265445
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10159874	W0_Idle:15643158	W0_Scoreboard:176838019	W1:6437140	W2:3187121	W3:2161972	W4:1713755	W5:1344296	W6:1024271	W7:768223	W8:585877	W9:513499	W10:518489	W11:550138	W12:607199	W13:626570	W14:613194	W15:534899	W16:422305	W17:291441	W18:180755	W19:99300	W20:43874	W21:20045	W22:5879	W23:1293	W24:400	W25:115	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12503836
single_issue_nums: WS0:8692025	WS1:8684498	WS2:8695236	WS3:8684190	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64014536 {8:8001817,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 154879440 {40:3871986,}
traffic_breakdown_coretomem[INST_ACC_R] = 3840 {8:480,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 320072680 {40:8001817,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30975888 {8:3871986,}
traffic_breakdown_memtocore[INST_ACC_R] = 76800 {40:1920,}
maxmflatency = 11678 
max_icnt2mem_latency = 9739 
maxmrqlatency = 3777 
max_icnt2sh_latency = 1399 
averagemflatency = 882 
avg_icnt2mem_latency = 366 
avg_mrq_latency = 151 
avg_icnt2sh_latency = 174 
mrq_lat_table:252756 	454275 	151113 	149286 	215856 	581954 	599656 	750492 	684641 	200392 	6818 	215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2580826 	2419351 	3071221 	2982873 	702261 	97426 	20005 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	240 	1242052 	1795302 	1104656 	1222627 	1733036 	2161082 	1779233 	541061 	232603 	61354 	1117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2627858 	2187541 	1082496 	960403 	938890 	1103227 	1444923 	1369028 	159597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	330 	271 	378 	385 	148 	28 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        65        67        64        64        64        64        64        64        64        64        64        65        64 
dram[1]:        64        64        64        64        64        65        64        64        64        65        64        64        64        64        64        64 
dram[2]:        64        64        64        64        68        68        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        66        64        65        66        64        64        64        64        64        64        64        64        64        65 
dram[4]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        65        64        64        64        67        68        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        66        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        65        64        65        65        65        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        67        67        64        64        64        64        64        64        64        64        64        64 
dram[10]:        65        64        64        64        65        66        58        64        64        64        64        64        64        64        66        64 
dram[11]:        64        65        64        64        67        64        60        64        64        64        64        64        64        64        64        64 
dram[12]:        65        64        65        64        64        68        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        67        65        64        64        64        64        64        65        64        64        64        64 
dram[14]:        64        64        64        64        65        66        64        64        64        64        64        64        64        65        64        64 
dram[15]:        64        64        65        64        67        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        65        64        65        65        64        64        64        64        64        64        64        65        64        65        64 
dram[17]:        64        64        64        64        65        65        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        65        64        64        66        65        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        65        64        64        64        64        64        64        65        64        64        64        64        64 
dram[20]:        64        64        64        64        66        64        64        64        64        64        64        65        64        64        64        64 
dram[21]:        65        64        64        64        66        65        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        65        66        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        66        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        66        64        64        64        64        64        64        64        64        64        65        64 
dram[25]:        64        64        64        64        65        64        64        64        64        64        64        64        64        65        64        64 
dram[26]:        64        64        64        65        64        68        64        64        64        64        64        65        65        64        64        64 
dram[27]:        64        64        65        64        65        65        64        64        64        64        64        64        64        64        65        64 
dram[28]:        65        64        64        65        64        64        64        64        64        64        64        64        64        64        65        64 
dram[29]:        64        64        64        64        66        64        64        64        64        64        64        65        64        64        64        64 
dram[30]:        64        64        64        64        66        64        64        64        64        64        64        64        64        65        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
maximum service time to same row:
dram[0]:     13767      9520     17490     13809     11720     23387     12427     12458     15214     14045     23902     16996     14279      9263     14237      7876 
dram[1]:     11075      9276     17048     13764     11296     13596      9100     15594     18191      9502     16183     15994     10361     21267      9195     10546 
dram[2]:     10822     14776     11978     10595     13820     12711     16389     12684     11133     10305     16563     16599     11655     12888      9423      8790 
dram[3]:      8819      8999     17460     11301     18263     16130     12364     12015     14667     20173     14997      9841      9776      9959      9171      8085 
dram[4]:     14872     13850     14097     10357     14041     15570      9988     17157     24272     24984     15216     18767     11099     12597     16734      9493 
dram[5]:     11094     12225      8649     17212     14588     16018     11564     12505     25701     14841     10089      8902     10005      8844     11394     11846 
dram[6]:      8896      8630     13487      8982     16318      9198     16404      9313     16272     11220     14055      8830     13672      9722      7970     16171 
dram[7]:      7810     10541     14967      7318      6961      9836     20988     15542     19581     14492     14877     13600      9588     13564      7610      9277 
dram[8]:     13110      8153     17375     13679     13245     16797     12836     16226     14069     15981     10482     17847     10352     19634     15535      8080 
dram[9]:      9203     13903     11326      9592     14945      9029     11871     12280     10802     15751     11627      9913     11515     10430      8605      8633 
dram[10]:     15733      9639      8544     15120     16898     23855     12783     15628     16647     18421     11991      8528     10345      8931     13494     12181 
dram[11]:     13802     13090     20430      9840     15771     15363     13798     15629     17095     21572     10991      9849     13630     13166      6201     16402 
dram[12]:     15683     14372     14941      9978      6740     19124     13472     18049     11693     16600      9998     11689     17892     14483      9971     10612 
dram[13]:     10506     10756     14559     21300     16123     12988     28639     15898     11088     17375     17063     14974     10388     16445     10415      8456 
dram[14]:     14676     16148     11605     12590      8560      9960      9415     12704      9217     24997     13351     17439     10731      9901     14613     11849 
dram[15]:     13250      9644     19623      7719      9105     23778     15582     16545     20880     21814     19242     17518      7986      9312      9817      8682 
dram[16]:     10545      9067      9265     12949     21013     13877     12943     13392     10096     15844     10636     10649     13211      9938      9892      9078 
dram[17]:      8304     11830     14299      7714     15558      8005     16255     14571     18221     12025      8386      9355     11870      9655      9396     11342 
dram[18]:     10286     16254      9235     10605     12441      8797     10829     14461     18453     10767     10051     11333      7585      9442     18784      9641 
dram[19]:     13811      8661      7186     13080     15448     16785     11046     13518     15150     18766     24529     16038      9957     13394     15786     14690 
dram[20]:      8591     16396     16475     14491     15337     18535     16195     12472     16269     11590      9404     16380     11017     10250      7245     12220 
dram[21]:      8084      8215      8439     14378     13868     22828     12246     16232     16418     11273     16631     16765     13873     15954     13608     14043 
dram[22]:     12707     12669     11301      7659     10589     14968     12219     19540     11226     14707     14857      9332     17174     10921      8410     11077 
dram[23]:     12959      9133     12564      7562     18292      9127     15685     21417     15156     11302      9437      9103      8237     12916     16195      9870 
dram[24]:     14509      9276      9870     10256     22316     12910     10131     14882     10384     10404     15928     17914     10651      9632      8617      8518 
dram[25]:     12871     10816     16284     10283     16219      7561     12428     20489     16107     20605     14528     10204     11591     10503      8177      9131 
dram[26]:     10750     12521     13100     13026     16173      9284     16446     14616     10986     12832     12605     14573     11217      9887      5802      9394 
dram[27]:     15625     13060     14312     13732     14996     16166     13114      7960     13014     14557     12937     12702      9810     10760      8716     10556 
dram[28]:      9934      8338      9172     17015     11422     16849     14713     16275     16905     15380     15702     17526      8281      7501     11838      6236 
dram[29]:      8097     14358     10949      9332     11312     14532     13834     18915     24731     17533     10965     15199      8300      9075      6825     14262 
dram[30]:     10431      8273      8819     14072     13904     10873     12634     13360     10207     15984     10658      8665      7953     12185      9696     10776 
dram[31]:     13668     12739     14054     14266     10883     17020     18744     15523     15169     17465     15084     10479     12981      7809     10961     11165 
average row accesses per activate:
dram[0]:  2.800731  2.754995  2.765689  2.779620  2.814208  2.829260  2.738947  2.802434  2.768890  2.779038  2.841004  2.777930  2.762098  2.794257  2.709787  2.765641 
dram[1]:  2.815711  2.774236  2.822456  2.769573  2.795683  2.838571  2.711066  2.725572  2.728978  2.793292  2.745393  2.720013  2.741414  2.780430  2.785763  2.735108 
dram[2]:  2.806864  2.788785  2.791596  2.816128  2.777857  2.860297  2.768309  2.756918  2.776871  2.818455  2.774747  2.775468  2.697882  2.757696  2.787370  2.823346 
dram[3]:  2.708212  2.720961  2.793754  2.859414  2.786568  2.909996  2.821719  2.760420  2.703519  2.823795  2.728165  2.831809  2.721333  2.818865  2.734769  2.765247 
dram[4]:  2.746600  2.726087  2.721128  2.772253  2.865478  2.833578  2.777425  2.807926  2.712162  2.748903  2.829151  2.727521  2.763185  2.725041  2.691479  2.723926 
dram[5]:  2.755849  2.713664  2.776421  2.843659  2.795097  2.828485  2.703834  2.744858  2.764623  2.812235  2.731482  2.793213  2.745260  2.694938  2.742779  2.720191 
dram[6]:  2.703323  2.790818  2.743426  2.845361  2.775234  2.824122  2.736728  2.758343  2.771651  2.832220  2.779370  2.826523  2.704420  2.742293  2.721362  2.710635 
dram[7]:  2.798528  2.728353  2.810232  2.783764  2.794891  2.819245  2.782061  2.701331  2.747241  2.778947  2.742515  2.729805  2.728189  2.777345  2.702879  2.684716 
dram[8]:  2.756912  2.802973  2.818739  2.809680  2.771671  2.794796  2.754186  2.745968  2.750872  2.836042  2.770636  2.740884  2.729993  2.764061  2.794419  2.688858 
dram[9]:  2.774619  2.821899  2.762754  2.833150  2.860702  2.796739  2.709123  2.731647  2.679297  2.807748  2.736732  2.781740  2.737171  2.789979  2.738020  2.760310 
dram[10]:  2.721832  2.732389  2.838384  2.844338  2.810136  2.831733  2.759023  2.744913  2.714581  2.822359  2.795657  2.767819  2.688994  2.727493  2.813054  2.827315 
dram[11]:  2.781065  2.728504  2.810481  2.752057  2.872308  2.884326  2.709261  2.808692  2.782932  2.761215  2.676960  2.750445  2.753147  2.728709  2.710335  2.757597 
dram[12]:  2.761905  2.742657  2.789178  2.813801  2.800448  2.900915  2.684745  2.698751  2.788272  2.757649  2.715800  2.699033  2.704614  2.725637  2.765630  2.777308 
dram[13]:  2.764370  2.766689  2.843862  2.793191  2.809261  2.809203  2.644660  2.712209  2.751120  2.812455  2.737660  2.782374  2.728552  2.841162  2.771990  2.728516 
dram[14]:  2.723627  2.725134  2.778097  2.833886  2.922868  2.799634  2.761749  2.727670  2.776655  2.783840  2.811481  2.753644  2.745617  2.768776  2.758149  2.730306 
dram[15]:  2.786509  2.805965  2.745763  2.794097  2.849511  2.889403  2.761524  2.751334  2.746717  2.762071  2.750529  2.736989  2.776968  2.763122  2.779583  2.729877 
dram[16]:  2.732289  2.758005  2.749197  2.754045  2.885365  2.819985  2.732575  2.775639  2.721678  2.715411  2.732453  2.742936  2.713210  2.756157  2.673051  2.744771 
dram[17]:  2.736842  2.769737  2.767566  2.843761  2.879063  2.839427  2.677431  2.764513  2.732830  2.712220  2.705600  2.735356  2.745316  2.738632  2.706648  2.707393 
dram[18]:  2.814310  2.753882  2.802636  2.866594  2.884207  2.875095  2.723458  2.782847  2.828097  2.778050  2.746737  2.743384  2.702712  2.698574  2.730148  2.778795 
dram[19]:  2.775727  2.748568  2.807706  2.845988  2.850627  2.870741  2.860552  2.783321  2.804809  2.765328  2.771547  2.743173  2.790874  2.724924  2.738878  2.704154 
dram[20]:  2.720646  2.828651  2.768050  2.793415  2.805257  2.849571  2.730824  2.812659  2.726930  2.712022  2.711577  2.791071  2.745890  2.708477  2.729932  2.688621 
dram[21]:  2.748924  2.732480  2.730143  2.821571  2.858932  2.854662  2.806429  2.715913  2.786354  2.772472  2.795969  2.717745  2.697328  2.754184  2.734138  2.720777 
dram[22]:  2.783395  2.762339  2.759011  2.800000  2.836908  2.846582  2.742005  2.771708  2.719185  2.811944  2.801970  2.752182  2.778615  2.720733  2.708517  2.671923 
dram[23]:  2.765865  2.717781  2.833694  2.792670  2.823273  2.806729  2.741264  2.763008  2.705336  2.736364  2.748628  2.755388  2.645532  2.725451  2.726816  2.713706 
dram[24]:  2.730397  2.761409  2.764872  2.768595  2.842277  2.857196  2.709946  2.734585  2.772253  2.760944  2.694651  2.762968  2.706972  2.687583  2.735428  2.771043 
dram[25]:  2.736966  2.733356  2.759188  2.803190  2.810079  2.862069  2.795955  2.786754  2.772474  2.706384  2.693737  2.759585  2.720110  2.735435  2.754161  2.777509 
dram[26]:  2.747208  2.787420  2.738964  2.842632  2.886937  2.844411  2.798010  2.685211  2.723558  2.824022  2.714787  2.776214  2.770526  2.728922  2.784991  2.765994 
dram[27]:  2.748885  2.766058  2.820139  2.723174  2.826300  2.801337  2.759137  2.693770  2.789474  2.755208  2.744145  2.753022  2.725275  2.726438  2.716444  2.754434 
dram[28]:  2.755333  2.776144  2.805176  2.866473  2.908707  2.841852  2.764296  2.724581  2.827221  2.771213  2.811408  2.738145  2.758929  2.760014  2.726841  2.694098 
dram[29]:  2.746319  2.767673  2.902519  2.795646  2.771534  2.820043  2.767851  2.784168  2.757942  2.748271  2.705600  2.724742  2.783092  2.740443  2.709831  2.733266 
dram[30]:  2.782112  2.743186  2.798292  2.860490  2.811209  2.871988  2.755195  2.806475  2.807281  2.792948  2.754953  2.810935  2.760597  2.718050  2.739815  2.763831 
dram[31]:  2.745562  2.807770  2.798609  2.816088  2.800000  2.828074  2.739866  2.773699  2.727700  2.747612  2.715145  2.836611  2.750330  2.769436  2.794178  2.655264 
average row locality = 4047454/1462573 = 2.767352
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6695      6705      6627      6551      6362      6498      6353      6333      6451      6392      6524      6434      6485      6583      6348      6533 
dram[1]:      6756      6748      6497      6618      6402      6612      6406      6309      6490      6478      6404      6456      6428      6512      6564      6528 
dram[2]:      6661      6620      6717      6637      6431      6542      6587      6306      6526      6725      6537      6392      6460      6602      6605      6472 
dram[3]:      6606      6548      6544      6598      6552      6511      6454      6370      6441      6501      6413      6393      6473      6592      6434      6472 
dram[4]:      6588      6442      6449      6492      6331      6329      6375      6337      6357      6494      6574      6351      6421      6478      6326      6316 
dram[5]:      6482      6427      6432      6352      6324      6146      6184      6125      6252      6323      6328      6248      6297      6209      6408      6315 
dram[6]:      6275      6413      6191      6281      6073      6241      6111      6091      6225      6411      6183      6303      6184      6271      6222      6223 
dram[7]:      6334      6357      6261      6285      6093      6152      6086      6011      6084      6278      6223      6251      6184      6176      6237      6226 
dram[8]:      6514      6450      6313      6262      6195      6235      6246      6047      6275      6241      6295      6234      6233      6173      6299      6178 
dram[9]:      6337      6490      6268      6260      6278      6059      6091      6123      6201      6195      6226      6260      6233      6184      6194      6226 
dram[10]:      6464      6303      6418      6253      6144      6057      6126      6043      6179      6159      6262      6282      6289      6217      6261      6268 
dram[11]:      6414      6389      6370      6189      6150      6289      6097      6103      6261      6240      6245      6119      6240      6302      6181      6188 
dram[12]:      6380      6510      6392      6229      6162      6300      6140      5890      6317      6267      6293      6239      6345      6317      6415      6263 
dram[13]:      6551      6480      6431      6292      6316      6146      6142      6005      6346      6267      6271      6134      6405      6312      6395      6158 
dram[14]:      6425      6431      6189      6209      6252      6272      6140      5973      6316      6320      6340      6168      6329      6313      6223      6308 
dram[15]:      6384      6529      6283      6467      6238      6212      6204      6207      6351      6264      6230      6207      6319      6437      6278      6356 
dram[16]:      6423      6525      6217      6167      6209      6220      6014      6036      6147      6285      6231      6306      6240      6310      6171      6078 
dram[17]:      6352      6373      6268      6390      6276      6201      6051      6081      6307      6279      6243      6222      6247      6251      6262      6160 
dram[18]:      6612      6527      6383      6414      6264      6270      6082      6165      6367      6330      6261      6271      6311      6261      6291      6204 
dram[19]:      6482      6476      6505      6425      6160      6388      6218      6278      6299      6250      6382      6324      6445      6339      6295      6347 
dram[20]:      6554      6508      6433      6331      6219      6277      6130      6243      6276      6240      6363      6210      6327      6197      6313      6159 
dram[21]:      6546      6399      6466      6332      6377      6244      6420      6116      6395      6230      6267      6249      6285      6224      6263      6184 
dram[22]:      6630      6493      6341      6355      6318      6316      6224      6150      6344      6278      6342      6269      6434      6343      6367      6200 
dram[23]:      6586      6647      6379      6434      6396      6493      6233      6225      6250      6437      6399      6428      6364      6434      6514      6380 
dram[24]:      6503      6553      6341      6259      6519      6308      6026      6197      6346      6423      6326      6428      6332      6387      6257      6298 
dram[25]:      6443      6540      6372      6316      6173      6275      6274      6156      6338      6267      6159      6374      6281      6284      6330      6401 
dram[26]:      6465      6599      6361      6446      6247      6201      6131      6175      6280      6423      6151      6262      6307      6377      6308      6388 
dram[27]:      6377      6499      6290      6270      6173      6216      6063      6131      6378      6283      6223      6327      6318      6373      6292      6395 
dram[28]:      6552      6617      6324      6459      6270      6323      6113      6132      6337      6400      6252      6240      6374      6435      6366      6351 
dram[29]:      6584      6661      6445      6460      6147      6498      6187      6278      6296      6328      6272      6257      6499      6463      6352      6467 
dram[30]:      6618      6627      6351      6452      6288      6250      6271      6201      6228      6413      6299      6309      6431      6530      6338      6333 
dram[31]:      6606      6646      6568      6466      6391      6440      6265      6286      6404      6406      6446      6319      6580      6570      6470      6340 
total dram reads = 3241897
bank skew: 6756/5890 = 1.15
chip skew: 104820/99238 = 1.06
number of total write accesses:
dram[0]:      1738      1706      1482      1496      1363      1373      1453      1497      1684      1695      1624      1647      1677      1688      1654      1645 
dram[1]:      1739      1694      1547      1483      1370      1336      1532      1557      1656      1684      1640      1685      1714      1757      1693      1691 
dram[2]:      1681      1685      1521      1465      1347      1361      1502      1565      1638      1705      1704      1618      1693      1729      1693      1679 
dram[3]:      1738      1721      1597      1497      1373      1378      1523      1511      1702      1640      1646      1655      1691      1656      1691      1644 
dram[4]:      1693      1709      1562      1481      1380      1384      1499      1528      1671      1651      1656      1627      1700      1738      1665      1676 
dram[5]:      1645      1676      1528      1451      1315      1341      1503      1481      1594      1630      1637      1654      1667      1671      1664      1647 
dram[6]:      1616      1672      1529      1447      1323      1322      1467      1431      1616      1641      1577      1583      1648      1646      1689      1627 
dram[7]:      1653      1678      1484      1465      1347      1319      1420      1496      1633      1642      1563      1589      1665      1670      1650      1608 
dram[8]:      1663      1659      1509      1459      1319      1283      1485      1444      1609      1612      1593      1583      1613      1641      1612      1617 
dram[9]:      1665      1654      1476      1466      1300      1316      1481      1542      1577      1560      1612      1540      1661      1667      1634      1605 
dram[10]:      1677      1610      1450      1458      1286      1314      1442      1511      1696      1642      1591      1562      1700      1660      1669      1640 
dram[11]:      1576      1671      1460      1503      1318      1366      1451      1458      1598      1577      1644      1607      1634      1644      1660      1616 
dram[12]:      1624      1707      1546      1478      1332      1312      1533      1456      1624      1664      1648      1572      1685      1710      1680      1619 
dram[13]:      1673      1643      1492      1420      1328      1363      1509      1459      1635      1636      1660      1601      1737      1612      1641      1621 
dram[14]:      1656      1679      1548      1485      1289      1385      1441      1509      1653      1639      1594      1578      1658      1650      1646      1629 
dram[15]:      1630      1656      1493      1485      1336      1286      1404      1527      1598      1630      1576      1629      1687      1670      1591      1648 
dram[16]:      1599      1658      1489      1492      1342      1315      1435      1461      1637      1644      1633      1654      1688      1636      1645      1665 
dram[17]:      1656      1626      1531      1473      1342      1332      1494      1491      1651      1600      1633      1623      1665      1639      1636      1640 
dram[18]:      1648      1630      1484      1472      1333      1280      1511      1460      1645      1618      1526      1608      1662      1689      1651      1685 
dram[19]:      1637      1679      1584      1484      1340      1363      1454      1532      1633      1598      1625      1612      1629      1675      1708      1660 
dram[20]:      1695      1647      1503      1390      1358      1357      1489      1489      1673      1633      1647      1605      1691      1663      1713      1638 
dram[21]:      1753      1711      1577      1464      1385      1318      1525      1513      1691      1666      1640      1608      1691      1675      1666      1660 
dram[22]:      1684      1678      1467      1457      1353      1347      1407      1511      1664      1632      1624      1616      1674      1675      1615      1594 
dram[23]:      1695      1683      1476      1567      1368      1349      1533      1528      1609      1690      1616      1626      1689      1726      1631      1639 
dram[24]:      1680      1676      1514      1446      1320      1355      1467      1520      1627      1650      1634      1615      1705      1665      1580      1702 
dram[25]:      1694      1671      1511      1418      1299      1361      1468      1502      1619      1660      1669      1615      1659      1698      1613      1626 
dram[26]:      1653      1688      1519      1502      1311      1331      1460      1451      1651      1665      1578      1628      1589      1747      1671      1697 
dram[27]:      1636      1683      1440      1521      1328      1328      1486      1522      1625      1652      1628      1643      1618      1640      1621      1681 
dram[28]:      1714      1692      1480      1441      1313      1350      1428      1505      1681      1667      1634      1613      1660      1696      1670      1637 
dram[29]:      1622      1678      1505      1502      1350      1353      1527      1565      1691      1620      1604      1672      1764      1709      1642      1618 
dram[30]:      1656      1726      1515      1483      1336      1378      1551      1514      1638      1667      1627      1660      1710      1722      1665      1660 
dram[31]:      1746      1665      1478      1481      1351      1357      1508      1497      1730      1650      1675      1615      1748      1730      1689      1655 
total dram writes = 805557
bank skew: 1764/1280 = 1.38
chip skew: 25778/24701 = 1.04
average mf latency per bank:
dram[0]:       2664      2562      2660      2597      2644      2550      2299      2210      2524      2499      2662      2563      2700      2606      2692      2639
dram[1]:       2670      2968      2728      2970      2711      2954      2361      2577      2647      2863      2711      2936      2722      2991      2657      3018
dram[2]:       2812      2672      2793      2690      2789      2582      2395      2298      2716      2551      2805      2718      2849      2645      2844      2721
dram[3]:       2619      2704      2610      2661      2550      2613      2259      2279      2497      2604      2618      2716      2643      2700      2641      2733
dram[4]:       2698      2689      2680      2681      2636      2596      2343      2312      2611      2581      2738      2671      2753      2683      2731      2625
dram[5]:       2549      2541      2564      2597      2498      2554      2212      2230      2510      2543      2513      2570      2532      2585      2538      2549
dram[6]:       2504      2532      2508      2545      2477      2498      2197      2228      2406      2470      2511      2582      2505      2571      2486      2570
dram[7]:       2464      2473      2457      2480      2422      2457      2176      2169      2420      2433      2488      2528      2503      2522      2464      2498
dram[8]:       2583      2436      2595      2435      2559      2363      2272      2137      2570      2366      2624      2481      2720      2499      2643      2460
dram[9]:       2452      2390      2429      2376      2381      2359      2055      2054      2346      2365      2434      2407      2444      2482      2453      2418
dram[10]:       2580      2691      2634      2713      2550      2715      2233      2329      2499      2669      2586      2729      2579      2773      2598      2721
dram[11]:       2520      2534      2530      2538      2480      2431      2168      2210      2435      2530      2516      2628      2524      2580      2511      2608
dram[12]:       2531      2318      2501      2394      2491      2335      2202      2019      2424      2280      2510      2388      2515      2406      2513      2411
dram[13]:       2585      2471      2641      2498      2582      2457      2240      2133      2560      2451      2634      2535      2664      2546      2643      2581
dram[14]:       2546      2349      2568      2381      2510      2349      2288      2082      2458      2295      2590      2402      2636      2380      2608      2394
dram[15]:       2581      2506      2604      2501      2569      2544      2352      2213      2504      2477      2599      2526      2596      2533      2627      2517
dram[16]:       2464      2448      2468      2495      2437      2450      2185      2183      2390      2389      2471      2470      2470      2500      2491      2537
dram[17]:       2357      2430      2346      2485      2268      2438      2019      2160      2235      2398      2336      2454      2349      2486      2348      2462
dram[18]:       2547      2592      2598      2597      2512      2559      2233      2273      2432      2503      2603      2656      2636      2630      2553      2696
dram[19]:       2654      2654      2656      2616      2697      2569      2313      2287      2585      2638      2637      2664      2683      2674      2622      2662
dram[20]:       2524      2367      2524      2417      2532      2382      2239      2058      2475      2305      2548      2392      2537      2403      2534      2382
dram[21]:       2885      2392      2860      2444      2828      2415      2459      2133      2820      2431      2926      2438      2855      2509      2903      2438
dram[22]:       2601      2305      2603      2342      2551      2309      2228      2069      2493      2316      2651      2389      2620      2389      2627      2390
dram[23]:       2759      2716      2805      2736      2777      2675      2391      2352      2719      2697      2802      2779      2778      2788      2780      2806
dram[24]:       2475      2494      2513      2560      2387      2425      2140      2134      2378      2420      2506      2503      2521      2516      2509      2506
dram[25]:       2490      2277      2482      2306      2497      2257      2156      1972      2406      2256      2450      2246      2518      2322      2486      2290
dram[26]:       2684      2555     37474      2582      2633      2554      2320      2214      2513      2519      2672      2662      2701      2660      2695      2595
dram[27]:       2516      2611      2541      2639      2516      2612      2236      2259      2456      2587      2509      2608      2593      2678      2529      2595
dram[28]:       2485      2457      2518      2461      2527      2440      2231      2185      2493      2460      2580      2591      2576      2523      2560      2522
dram[29]:       2474      2479      2506      2500      2468      2450      2162      2145      2475      2467      2536      2540      2565      2522      2517      2480
dram[30]:       2467      2541      2504      2536      2443      2548      2140      2227      2455      2517      2514      2599      2584      2593      2523      2567
dram[31]:       2721      2854      2724      2815      2688      2777      2348      2452      2684      2750      2671      2854      2776      2816      2819      2862
maximum mf latency per bank:
dram[0]:      10038     11141     10287     10779     10464     10304      9955      9430      9582      9944     10349     10659     10203     10783      9852      9682
dram[1]:       9809     10991      9975     10170      9831     10080      9124      9158      9554      9734     10568     10396      9963     10621      9560      9663
dram[2]:      10401     11660     11117     11017     10157     10742      9570      9715     10302      9918     10200     10620     10402     10872     10698      9969
dram[3]:      10400     10720     10500      9892      9966      9618      9314      8756      9678      9530      9993     10309      9830     10159     10131      9759
dram[4]:      10686     11678     10729     10194     10310      9953     10319      9453      9927      9824     10114     10284     10301     10440     10822      9441
dram[5]:      10682     11429     10812     11065     10675     10314      9906      9384     10240     10259     10330     10597     11081     10528     10403     10049
dram[6]:      10451     10560     11424     11106     10793     10225     10100     10347     10006      9965      9988     10547     11542     10666     10510      9862
dram[7]:      11356     11315     11300     10966     11657     10279     10546     10352     10300      9461     10955     10510     10768     10650     10461      9730
dram[8]:      10785     11357     11223     10942     11023     10613     10261     10646     10193      9708     10687     10548     11089     10825     10245     10651
dram[9]:      10569     11345     10934     10848     10884     10504      9794     10087      9968     10251     10676     10713      9869     10822     10014     10518
dram[10]:      10337     11491     11440     11305      9897     10506      9955     10033      9997     10284     11148     10490      9826     11274     10277     10949
dram[11]:      10645     11128     11138     11178      9837     10740      9597     10016      9785     10837     11107     10851      9890     10442     10405     10638
dram[12]:      10579     10670     10528     11328      9829      9841      9712      9466      9564     10099     10536     10670      9884     10378      9990      9855
dram[13]:      10837     10960     10537     10659      9813     10152      9438      9235      9719      9961     10475     10447      9957     10343      9711      9817
dram[14]:      11087     10643     10263     10911      9604     10378     10064     10368      9641     10137     10557     10744      9948     10850     10121      9983
dram[15]:      11082     10177     11374     11073      9975     10519      9855     10391     10299     10404     10669     10283      9932     10715     11330      9904
dram[16]:      10484     10608     10098     10921      9681     10159      9566     10211      9326      9750     10168     10126      9759     10515     10910     10175
dram[17]:      10865     10012     10631     10760      9789     10712      9642      9962      9615     10111      9859     10814      9758     10282     10520     10474
dram[18]:      11218     10149     10818     10018      9720      9844     10093      9478      9289      9888      9748     10551      9916     10389     10287     10225
dram[19]:      10730     10853     11310     11058      9614     10880     10203      9999      9373     10026      9898     11023      9532     10839      9434      9824
dram[20]:      10612     10369     10851     10398      9781      9990     10078     10071      9735      9642     10614     10402      9311     10498      9674      9616
dram[21]:      10606     10340     10299     10837     10301      9874      9828      9641     10052      9488     10542     10153      9748     10588      9821      9640
dram[22]:      10660     10899     10231     10712      9845     10333      9665      9747      9266     10114     10114     10112      9512     10695     10059      9778
dram[23]:      11088     10693     10456     10565     10046     10433      9718     10011     10233     10115     10763     11619     10088     11107     10251     10244
dram[24]:      11291     10043     10603     10234      9946      9719      9671      9765     10059      9585     10489     10440     10781     10359      9539      9049
dram[25]:      10992     11078     10144     11048     10510      9874      9713      9453     10159      9382     10369     10079     10525     10420      9681      9167
dram[26]:      10823     10964     10417     11369      9909     10243      9473      9775      9773      9722     10151     10910     10350     10736      9933      9389
dram[27]:      10695     11049     10589     10678     10108     10453      9642     10052     10046      9936     10673     10186     11027     10570     10193      9177
dram[28]:      11202     11188     10563     11519      9574      9954      9422      9992      9985      9883     10397     10113     11028     10964      9687      9616
dram[29]:      10266     10298     10400      9992      9925     10133      9337      9527      9886      9357     10063      9745     10638     10174     10021      9935
dram[30]:      10778      9911     10716     10378     10358     10497      9849      9682      9893      9689     10495      9818     11119     10467      9812     10454
dram[31]:      11015     10204     11021     10693     10628     10685      9854      9940     10176      9844     10687     10335     10575     10628     10097     10255
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=251827 n_act=46512 n_pre=46496 n_ref_event=0 n_req=129296 n_rd=103874 n_rd_L2_A=0 n_write=0 n_wr_bk=54940 bw_util=0.3483
n_activity=343022 dram_eff=0.463
bk0: 6695a 272867i bk1: 6705a 273154i bk2: 6627a 283306i bk3: 6551a 286048i bk4: 6362a 295434i bk5: 6498a 294379i bk6: 6353a 289409i bk7: 6333a 292063i bk8: 6451a 278870i bk9: 6392a 280139i bk10: 6524a 282145i bk11: 6434a 281524i bk12: 6485a 278427i bk13: 6583a 275556i bk14: 6348a 279280i bk15: 6533a 278904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640267
Row_Buffer_Locality_read = 0.734245
Row_Buffer_Locality_write = 0.256274
Bank_Level_Parallism = 9.029102
Bank_Level_Parallism_Col = 6.057515
Bank_Level_Parallism_Ready = 2.311415
write_to_read_ratio_blp_rw_average = 0.516689
GrpLevelPara = 3.038139 

BW Util details:
bwutil = 0.348268 
total_CMD = 456011 
util_bw = 158814 
Wasted_Col = 143846 
Wasted_Row = 18963 
Idle = 134388 

BW Util Bottlenecks: 
RCDc_limit = 167103 
RCDWRc_limit = 77163 
WTRc_limit = 77705 
RTWc_limit = 438781 
CCDLc_limit = 87398 
rwq = 0 
CCDLc_limit_alone = 47115 
WTRc_limit_alone = 70796 
RTWc_limit_alone = 405407 

Commands details: 
total_CMD = 456011 
n_nop = 251827 
Read = 103874 
Write = 0 
L2_Alloc = 0 
L2_WB = 54940 
n_act = 46512 
n_pre = 46496 
n_ref = 0 
n_req = 129296 
total_req = 158814 

Dual Bus Interface Util: 
issued_total_row = 93008 
issued_total_col = 158814 
Row_Bus_Util =  0.203960 
CoL_Bus_Util = 0.348268 
Either_Row_CoL_Bus_Util = 0.447761 
Issued_on_Two_Bus_Simul_Util = 0.104467 
issued_two_Eff = 0.233309 
queue_avg = 25.852283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8523
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=250423 n_act=46972 n_pre=46956 n_ref_event=0 n_req=129986 n_rd=104208 n_rd_L2_A=0 n_write=0 n_wr_bk=55913 bw_util=0.3511
n_activity=343808 dram_eff=0.4657
bk0: 6756a 273026i bk1: 6748a 273320i bk2: 6497a 286240i bk3: 6618a 285040i bk4: 6402a 296724i bk5: 6612a 296118i bk6: 6406a 282931i bk7: 6309a 281503i bk8: 6490a 277693i bk9: 6478a 282685i bk10: 6404a 280653i bk11: 6456a 276199i bk12: 6428a 276817i bk13: 6512a 276180i bk14: 6564a 278657i bk15: 6528a 275525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638638
Row_Buffer_Locality_read = 0.733495
Row_Buffer_Locality_write = 0.255179
Bank_Level_Parallism = 9.063338
Bank_Level_Parallism_Col = 6.068322
Bank_Level_Parallism_Ready = 2.310696
write_to_read_ratio_blp_rw_average = 0.514652
GrpLevelPara = 3.045002 

BW Util details:
bwutil = 0.351134 
total_CMD = 456011 
util_bw = 160121 
Wasted_Col = 144056 
Wasted_Row = 18756 
Idle = 133078 

BW Util Bottlenecks: 
RCDc_limit = 166565 
RCDWRc_limit = 77755 
WTRc_limit = 81019 
RTWc_limit = 437859 
CCDLc_limit = 88911 
rwq = 0 
CCDLc_limit_alone = 48077 
WTRc_limit_alone = 73521 
RTWc_limit_alone = 404523 

Commands details: 
total_CMD = 456011 
n_nop = 250423 
Read = 104208 
Write = 0 
L2_Alloc = 0 
L2_WB = 55913 
n_act = 46972 
n_pre = 46956 
n_ref = 0 
n_req = 129986 
total_req = 160121 

Dual Bus Interface Util: 
issued_total_row = 93928 
issued_total_col = 160121 
Row_Bus_Util =  0.205977 
CoL_Bus_Util = 0.351134 
Either_Row_CoL_Bus_Util = 0.450840 
Issued_on_Two_Bus_Simul_Util = 0.106272 
issued_two_Eff = 0.235719 
queue_avg = 26.213821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.2138
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=250471 n_act=46812 n_pre=46796 n_ref_event=0 n_req=130406 n_rd=104820 n_rd_L2_A=0 n_write=0 n_wr_bk=55383 bw_util=0.3513
n_activity=343041 dram_eff=0.467
bk0: 6661a 275038i bk1: 6620a 276822i bk2: 6717a 282561i bk3: 6637a 288454i bk4: 6431a 293986i bk5: 6542a 294052i bk6: 6587a 286230i bk7: 6306a 285631i bk8: 6526a 283964i bk9: 6725a 277068i bk10: 6537a 273907i bk11: 6392a 283752i bk12: 6460a 275542i bk13: 6602a 274773i bk14: 6605a 277533i bk15: 6472a 278531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641029
Row_Buffer_Locality_read = 0.735346
Row_Buffer_Locality_write = 0.254631
Bank_Level_Parallism = 9.048162
Bank_Level_Parallism_Col = 6.064529
Bank_Level_Parallism_Ready = 2.309108
write_to_read_ratio_blp_rw_average = 0.514645
GrpLevelPara = 3.047908 

BW Util details:
bwutil = 0.351314 
total_CMD = 456011 
util_bw = 160203 
Wasted_Col = 143084 
Wasted_Row = 19291 
Idle = 133433 

BW Util Bottlenecks: 
RCDc_limit = 165575 
RCDWRc_limit = 76997 
WTRc_limit = 79867 
RTWc_limit = 436098 
CCDLc_limit = 87628 
rwq = 0 
CCDLc_limit_alone = 48000 
WTRc_limit_alone = 72621 
RTWc_limit_alone = 403716 

Commands details: 
total_CMD = 456011 
n_nop = 250471 
Read = 104820 
Write = 0 
L2_Alloc = 0 
L2_WB = 55383 
n_act = 46812 
n_pre = 46796 
n_ref = 0 
n_req = 130406 
total_req = 160203 

Dual Bus Interface Util: 
issued_total_row = 93608 
issued_total_col = 160203 
Row_Bus_Util =  0.205276 
CoL_Bus_Util = 0.351314 
Either_Row_CoL_Bus_Util = 0.450735 
Issued_on_Two_Bus_Simul_Util = 0.105855 
issued_two_Eff = 0.234850 
queue_avg = 26.052908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.0529
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=251319 n_act=46625 n_pre=46609 n_ref_event=0 n_req=129565 n_rd=103902 n_rd_L2_A=0 n_write=0 n_wr_bk=55590 bw_util=0.3498
n_activity=344207 dram_eff=0.4634
bk0: 6606a 273279i bk1: 6548a 275448i bk2: 6544a 282376i bk3: 6598a 289867i bk4: 6552a 294473i bk5: 6511a 296011i bk6: 6454a 287341i bk7: 6370a 286656i bk8: 6441a 277089i bk9: 6501a 281869i bk10: 6413a 281449i bk11: 6393a 283048i bk12: 6473a 277581i bk13: 6592a 280073i bk14: 6434a 277174i bk15: 6472a 280840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640142
Row_Buffer_Locality_read = 0.734962
Row_Buffer_Locality_write = 0.256244
Bank_Level_Parallism = 8.985168
Bank_Level_Parallism_Col = 6.024614
Bank_Level_Parallism_Ready = 2.314354
write_to_read_ratio_blp_rw_average = 0.516086
GrpLevelPara = 3.036227 

BW Util details:
bwutil = 0.349755 
total_CMD = 456011 
util_bw = 159492 
Wasted_Col = 144064 
Wasted_Row = 19328 
Idle = 133127 

BW Util Bottlenecks: 
RCDc_limit = 165888 
RCDWRc_limit = 77217 
WTRc_limit = 78542 
RTWc_limit = 433909 
CCDLc_limit = 88347 
rwq = 0 
CCDLc_limit_alone = 47853 
WTRc_limit_alone = 71536 
RTWc_limit_alone = 400421 

Commands details: 
total_CMD = 456011 
n_nop = 251319 
Read = 103902 
Write = 0 
L2_Alloc = 0 
L2_WB = 55590 
n_act = 46625 
n_pre = 46609 
n_ref = 0 
n_req = 129565 
total_req = 159492 

Dual Bus Interface Util: 
issued_total_row = 93234 
issued_total_col = 159492 
Row_Bus_Util =  0.204456 
CoL_Bus_Util = 0.349755 
Either_Row_CoL_Bus_Util = 0.448875 
Issued_on_Two_Bus_Simul_Util = 0.105335 
issued_two_Eff = 0.234665 
queue_avg = 25.963455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9635
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=251985 n_act=46488 n_pre=46472 n_ref_event=0 n_req=128280 n_rd=102660 n_rd_L2_A=0 n_write=0 n_wr_bk=55541 bw_util=0.3469
n_activity=341699 dram_eff=0.463
bk0: 6588a 276718i bk1: 6442a 279444i bk2: 6449a 282826i bk3: 6492a 288520i bk4: 6331a 299969i bk5: 6329a 300741i bk6: 6375a 290793i bk7: 6337a 292028i bk8: 6357a 280573i bk9: 6494a 281223i bk10: 6574a 280039i bk11: 6351a 286264i bk12: 6421a 277732i bk13: 6478a 274848i bk14: 6326a 280523i bk15: 6316a 279463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637605
Row_Buffer_Locality_read = 0.734794
Row_Buffer_Locality_write = 0.248166
Bank_Level_Parallism = 8.930409
Bank_Level_Parallism_Col = 5.965784
Bank_Level_Parallism_Ready = 2.275921
write_to_read_ratio_blp_rw_average = 0.515581
GrpLevelPara = 3.024836 

BW Util details:
bwutil = 0.346924 
total_CMD = 456011 
util_bw = 158201 
Wasted_Col = 144951 
Wasted_Row = 18530 
Idle = 134329 

BW Util Bottlenecks: 
RCDc_limit = 166201 
RCDWRc_limit = 78674 
WTRc_limit = 83132 
RTWc_limit = 427118 
CCDLc_limit = 89044 
rwq = 0 
CCDLc_limit_alone = 48756 
WTRc_limit_alone = 75399 
RTWc_limit_alone = 394563 

Commands details: 
total_CMD = 456011 
n_nop = 251985 
Read = 102660 
Write = 0 
L2_Alloc = 0 
L2_WB = 55541 
n_act = 46488 
n_pre = 46472 
n_ref = 0 
n_req = 128280 
total_req = 158201 

Dual Bus Interface Util: 
issued_total_row = 92960 
issued_total_col = 158201 
Row_Bus_Util =  0.203855 
CoL_Bus_Util = 0.346924 
Either_Row_CoL_Bus_Util = 0.447415 
Issued_on_Two_Bus_Simul_Util = 0.103364 
issued_two_Eff = 0.231024 
queue_avg = 25.100512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1005
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=254948 n_act=45646 n_pre=45630 n_ref_event=0 n_req=125956 n_rd=100852 n_rd_L2_A=0 n_write=0 n_wr_bk=54988 bw_util=0.3417
n_activity=343793 dram_eff=0.4533
bk0: 6482a 282338i bk1: 6427a 281880i bk2: 6432a 288065i bk3: 6352a 294982i bk4: 6324a 300589i bk5: 6146a 305764i bk6: 6184a 291110i bk7: 6125a 293025i bk8: 6252a 290056i bk9: 6323a 285824i bk10: 6328a 284189i bk11: 6248a 285883i bk12: 6297a 283724i bk13: 6209a 283453i bk14: 6408a 284451i bk15: 6315a 283719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637604
Row_Buffer_Locality_read = 0.734552
Row_Buffer_Locality_write = 0.248128
Bank_Level_Parallism = 8.689054
Bank_Level_Parallism_Col = 5.851252
Bank_Level_Parallism_Ready = 2.306872
write_to_read_ratio_blp_rw_average = 0.511868
GrpLevelPara = 2.982215 

BW Util details:
bwutil = 0.341746 
total_CMD = 456011 
util_bw = 155840 
Wasted_Col = 145864 
Wasted_Row = 20895 
Idle = 133412 

BW Util Bottlenecks: 
RCDc_limit = 164776 
RCDWRc_limit = 77745 
WTRc_limit = 77196 
RTWc_limit = 414222 
CCDLc_limit = 84511 
rwq = 0 
CCDLc_limit_alone = 46567 
WTRc_limit_alone = 70329 
RTWc_limit_alone = 383145 

Commands details: 
total_CMD = 456011 
n_nop = 254948 
Read = 100852 
Write = 0 
L2_Alloc = 0 
L2_WB = 54988 
n_act = 45646 
n_pre = 45630 
n_ref = 0 
n_req = 125956 
total_req = 155840 

Dual Bus Interface Util: 
issued_total_row = 91276 
issued_total_col = 155840 
Row_Bus_Util =  0.200162 
CoL_Bus_Util = 0.341746 
Either_Row_CoL_Bus_Util = 0.440917 
Issued_on_Two_Bus_Simul_Util = 0.100991 
issued_two_Eff = 0.229048 
queue_avg = 24.137383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1374
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=256724 n_act=45025 n_pre=45009 n_ref_event=0 n_req=124532 n_rd=99698 n_rd_L2_A=0 n_write=0 n_wr_bk=54447 bw_util=0.338
n_activity=342513 dram_eff=0.45
bk0: 6275a 287049i bk1: 6413a 285647i bk2: 6191a 290548i bk3: 6281a 296734i bk4: 6073a 304267i bk5: 6241a 302521i bk6: 6111a 296745i bk7: 6091a 299699i bk8: 6225a 290165i bk9: 6411a 287390i bk10: 6183a 291201i bk11: 6303a 289480i bk12: 6184a 284502i bk13: 6271a 283409i bk14: 6222a 283148i bk15: 6223a 285692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638446
Row_Buffer_Locality_read = 0.735361
Row_Buffer_Locality_write = 0.249376
Bank_Level_Parallism = 8.596366
Bank_Level_Parallism_Col = 5.801231
Bank_Level_Parallism_Ready = 2.298245
write_to_read_ratio_blp_rw_average = 0.511827
GrpLevelPara = 2.958460 

BW Util details:
bwutil = 0.338029 
total_CMD = 456011 
util_bw = 154145 
Wasted_Col = 146917 
Wasted_Row = 20296 
Idle = 134653 

BW Util Bottlenecks: 
RCDc_limit = 163255 
RCDWRc_limit = 78051 
WTRc_limit = 81414 
RTWc_limit = 407933 
CCDLc_limit = 85880 
rwq = 0 
CCDLc_limit_alone = 46891 
WTRc_limit_alone = 73905 
RTWc_limit_alone = 376453 

Commands details: 
total_CMD = 456011 
n_nop = 256724 
Read = 99698 
Write = 0 
L2_Alloc = 0 
L2_WB = 54447 
n_act = 45025 
n_pre = 45009 
n_ref = 0 
n_req = 124532 
total_req = 154145 

Dual Bus Interface Util: 
issued_total_row = 90034 
issued_total_col = 154145 
Row_Bus_Util =  0.197438 
CoL_Bus_Util = 0.338029 
Either_Row_CoL_Bus_Util = 0.437022 
Issued_on_Two_Bus_Simul_Util = 0.098445 
issued_two_Eff = 0.225263 
queue_avg = 23.520638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5206
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=257254 n_act=45036 n_pre=45020 n_ref_event=0 n_req=124120 n_rd=99238 n_rd_L2_A=0 n_write=0 n_wr_bk=54653 bw_util=0.3375
n_activity=341264 dram_eff=0.4509
bk0: 6334a 285341i bk1: 6357a 282317i bk2: 6261a 293739i bk3: 6285a 297001i bk4: 6093a 304094i bk5: 6152a 304344i bk6: 6086a 299284i bk7: 6011a 294209i bk8: 6084a 290298i bk9: 6278a 287269i bk10: 6223a 290464i bk11: 6251a 286950i bk12: 6184a 286995i bk13: 6176a 287720i bk14: 6237a 284889i bk15: 6226a 286360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637158
Row_Buffer_Locality_read = 0.733459
Row_Buffer_Locality_write = 0.253074
Bank_Level_Parallism = 8.618146
Bank_Level_Parallism_Col = 5.804281
Bank_Level_Parallism_Ready = 2.306002
write_to_read_ratio_blp_rw_average = 0.510098
GrpLevelPara = 2.956512 

BW Util details:
bwutil = 0.337472 
total_CMD = 456011 
util_bw = 153891 
Wasted_Col = 146034 
Wasted_Row = 20216 
Idle = 135870 

BW Util Bottlenecks: 
RCDc_limit = 163266 
RCDWRc_limit = 77383 
WTRc_limit = 79349 
RTWc_limit = 405948 
CCDLc_limit = 83825 
rwq = 0 
CCDLc_limit_alone = 46188 
WTRc_limit_alone = 72066 
RTWc_limit_alone = 375594 

Commands details: 
total_CMD = 456011 
n_nop = 257254 
Read = 99238 
Write = 0 
L2_Alloc = 0 
L2_WB = 54653 
n_act = 45036 
n_pre = 45020 
n_ref = 0 
n_req = 124120 
total_req = 153891 

Dual Bus Interface Util: 
issued_total_row = 90056 
issued_total_col = 153891 
Row_Bus_Util =  0.197486 
CoL_Bus_Util = 0.337472 
Either_Row_CoL_Bus_Util = 0.435860 
Issued_on_Two_Bus_Simul_Util = 0.099098 
issued_two_Eff = 0.227363 
queue_avg = 23.454643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4546
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=256791 n_act=45083 n_pre=45067 n_ref_event=0 n_req=124891 n_rd=100190 n_rd_L2_A=0 n_write=0 n_wr_bk=54238 bw_util=0.3386
n_activity=340754 dram_eff=0.4532
bk0: 6514a 283503i bk1: 6450a 288242i bk2: 6313a 294927i bk3: 6262a 299772i bk4: 6195a 302743i bk5: 6235a 302919i bk6: 6246a 291450i bk7: 6047a 298336i bk8: 6275a 288899i bk9: 6241a 289628i bk10: 6295a 287028i bk11: 6234a 287685i bk12: 6233a 285676i bk13: 6173a 288505i bk14: 6299a 287744i bk15: 6178a 284862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639021
Row_Buffer_Locality_read = 0.734175
Row_Buffer_Locality_write = 0.253067
Bank_Level_Parallism = 8.633048
Bank_Level_Parallism_Col = 5.811534
Bank_Level_Parallism_Ready = 2.274762
write_to_read_ratio_blp_rw_average = 0.510999
GrpLevelPara = 2.970181 

BW Util details:
bwutil = 0.338650 
total_CMD = 456011 
util_bw = 154428 
Wasted_Col = 145616 
Wasted_Row = 19559 
Idle = 136408 

BW Util Bottlenecks: 
RCDc_limit = 163974 
RCDWRc_limit = 76693 
WTRc_limit = 79647 
RTWc_limit = 404702 
CCDLc_limit = 85097 
rwq = 0 
CCDLc_limit_alone = 46692 
WTRc_limit_alone = 72157 
RTWc_limit_alone = 373787 

Commands details: 
total_CMD = 456011 
n_nop = 256791 
Read = 100190 
Write = 0 
L2_Alloc = 0 
L2_WB = 54238 
n_act = 45083 
n_pre = 45067 
n_ref = 0 
n_req = 124891 
total_req = 154428 

Dual Bus Interface Util: 
issued_total_row = 90150 
issued_total_col = 154428 
Row_Bus_Util =  0.197693 
CoL_Bus_Util = 0.338650 
Either_Row_CoL_Bus_Util = 0.436875 
Issued_on_Two_Bus_Simul_Util = 0.099467 
issued_two_Eff = 0.227678 
queue_avg = 23.862364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8624
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=256737 n_act=44914 n_pre=44898 n_ref_event=0 n_req=124381 n_rd=99625 n_rd_L2_A=0 n_write=0 n_wr_bk=54411 bw_util=0.3378
n_activity=343318 dram_eff=0.4487
bk0: 6337a 283220i bk1: 6490a 283780i bk2: 6268a 294087i bk3: 6260a 295849i bk4: 6278a 304377i bk5: 6059a 305515i bk6: 6091a 294303i bk7: 6123a 292027i bk8: 6201a 289488i bk9: 6195a 292461i bk10: 6226a 289313i bk11: 6260a 293771i bk12: 6233a 283733i bk13: 6184a 287857i bk14: 6194a 285893i bk15: 6226a 287982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638900
Row_Buffer_Locality_read = 0.734705
Row_Buffer_Locality_write = 0.253353
Bank_Level_Parallism = 8.565475
Bank_Level_Parallism_Col = 5.794608
Bank_Level_Parallism_Ready = 2.293594
write_to_read_ratio_blp_rw_average = 0.513292
GrpLevelPara = 2.955468 

BW Util details:
bwutil = 0.337790 
total_CMD = 456011 
util_bw = 154036 
Wasted_Col = 147275 
Wasted_Row = 20551 
Idle = 134149 

BW Util Bottlenecks: 
RCDc_limit = 164173 
RCDWRc_limit = 77655 
WTRc_limit = 81956 
RTWc_limit = 407931 
CCDLc_limit = 85523 
rwq = 0 
CCDLc_limit_alone = 47151 
WTRc_limit_alone = 74380 
RTWc_limit_alone = 377135 

Commands details: 
total_CMD = 456011 
n_nop = 256737 
Read = 99625 
Write = 0 
L2_Alloc = 0 
L2_WB = 54411 
n_act = 44914 
n_pre = 44898 
n_ref = 0 
n_req = 124381 
total_req = 154036 

Dual Bus Interface Util: 
issued_total_row = 89812 
issued_total_col = 154036 
Row_Bus_Util =  0.196951 
CoL_Bus_Util = 0.337790 
Either_Row_CoL_Bus_Util = 0.436994 
Issued_on_Two_Bus_Simul_Util = 0.097748 
issued_two_Eff = 0.223682 
queue_avg = 23.297918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.2979
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=256687 n_act=44895 n_pre=44879 n_ref_event=0 n_req=124633 n_rd=99725 n_rd_L2_A=0 n_write=0 n_wr_bk=54774 bw_util=0.3388
n_activity=341962 dram_eff=0.4518
bk0: 6464a 279117i bk1: 6303a 285371i bk2: 6418a 296274i bk3: 6253a 293203i bk4: 6144a 306257i bk5: 6057a 304876i bk6: 6126a 297451i bk7: 6043a 291996i bk8: 6179a 284104i bk9: 6159a 288651i bk10: 6262a 288678i bk11: 6282a 289346i bk12: 6289a 281793i bk13: 6217a 282349i bk14: 6261a 285644i bk15: 6268a 287078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639782
Row_Buffer_Locality_read = 0.736014
Row_Buffer_Locality_write = 0.254497
Bank_Level_Parallism = 8.660052
Bank_Level_Parallism_Col = 5.863420
Bank_Level_Parallism_Ready = 2.318436
write_to_read_ratio_blp_rw_average = 0.513567
GrpLevelPara = 2.973613 

BW Util details:
bwutil = 0.338805 
total_CMD = 456011 
util_bw = 154499 
Wasted_Col = 146248 
Wasted_Row = 20108 
Idle = 135156 

BW Util Bottlenecks: 
RCDc_limit = 163928 
RCDWRc_limit = 77609 
WTRc_limit = 80316 
RTWc_limit = 414914 
CCDLc_limit = 85382 
rwq = 0 
CCDLc_limit_alone = 46190 
WTRc_limit_alone = 72850 
RTWc_limit_alone = 383188 

Commands details: 
total_CMD = 456011 
n_nop = 256687 
Read = 99725 
Write = 0 
L2_Alloc = 0 
L2_WB = 54774 
n_act = 44895 
n_pre = 44879 
n_ref = 0 
n_req = 124633 
total_req = 154499 

Dual Bus Interface Util: 
issued_total_row = 89774 
issued_total_col = 154499 
Row_Bus_Util =  0.196868 
CoL_Bus_Util = 0.338805 
Either_Row_CoL_Bus_Util = 0.437103 
Issued_on_Two_Bus_Simul_Util = 0.098570 
issued_two_Eff = 0.225507 
queue_avg = 23.765938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7659
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=256797 n_act=45046 n_pre=45030 n_ref_event=0 n_req=124560 n_rd=99777 n_rd_L2_A=0 n_write=0 n_wr_bk=54400 bw_util=0.3381
n_activity=340965 dram_eff=0.4522
bk0: 6414a 286193i bk1: 6389a 284629i bk2: 6370a 294615i bk3: 6189a 295862i bk4: 6150a 305732i bk5: 6289a 305270i bk6: 6097a 294026i bk7: 6103a 299518i bk8: 6261a 291868i bk9: 6240a 289865i bk10: 6245a 282799i bk11: 6119a 289196i bk12: 6240a 285345i bk13: 6302a 285919i bk14: 6181a 285452i bk15: 6188a 285752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638359
Row_Buffer_Locality_read = 0.735169
Row_Buffer_Locality_write = 0.248598
Bank_Level_Parallism = 8.621650
Bank_Level_Parallism_Col = 5.810386
Bank_Level_Parallism_Ready = 2.279607
write_to_read_ratio_blp_rw_average = 0.512711
GrpLevelPara = 2.971488 

BW Util details:
bwutil = 0.338099 
total_CMD = 456011 
util_bw = 154177 
Wasted_Col = 146136 
Wasted_Row = 19660 
Idle = 136038 

BW Util Bottlenecks: 
RCDc_limit = 163933 
RCDWRc_limit = 77440 
WTRc_limit = 79787 
RTWc_limit = 407101 
CCDLc_limit = 84058 
rwq = 0 
CCDLc_limit_alone = 46535 
WTRc_limit_alone = 72434 
RTWc_limit_alone = 376931 

Commands details: 
total_CMD = 456011 
n_nop = 256797 
Read = 99777 
Write = 0 
L2_Alloc = 0 
L2_WB = 54400 
n_act = 45046 
n_pre = 45030 
n_ref = 0 
n_req = 124560 
total_req = 154177 

Dual Bus Interface Util: 
issued_total_row = 90076 
issued_total_col = 154177 
Row_Bus_Util =  0.197530 
CoL_Bus_Util = 0.338099 
Either_Row_CoL_Bus_Util = 0.436862 
Issued_on_Two_Bus_Simul_Util = 0.098767 
issued_two_Eff = 0.226084 
queue_avg = 23.551964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.552
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=254808 n_act=45580 n_pre=45564 n_ref_event=0 n_req=125649 n_rd=100459 n_rd_L2_A=0 n_write=0 n_wr_bk=55103 bw_util=0.3411
n_activity=341870 dram_eff=0.455
bk0: 6380a 287999i bk1: 6510a 278900i bk2: 6392a 289933i bk3: 6229a 295366i bk4: 6162a 302466i bk5: 6300a 305763i bk6: 6140a 285488i bk7: 5890a 300691i bk8: 6317a 286896i bk9: 6267a 285406i bk10: 6293a 282782i bk11: 6239a 286454i bk12: 6345a 282073i bk13: 6317a 279008i bk14: 6415a 280369i bk15: 6263a 289859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637243
Row_Buffer_Locality_read = 0.733394
Row_Buffer_Locality_write = 0.253791
Bank_Level_Parallism = 8.722360
Bank_Level_Parallism_Col = 5.849123
Bank_Level_Parallism_Ready = 2.292423
write_to_read_ratio_blp_rw_average = 0.511952
GrpLevelPara = 2.977031 

BW Util details:
bwutil = 0.341137 
total_CMD = 456011 
util_bw = 155562 
Wasted_Col = 146481 
Wasted_Row = 19243 
Idle = 134725 

BW Util Bottlenecks: 
RCDc_limit = 166154 
RCDWRc_limit = 78091 
WTRc_limit = 82540 
RTWc_limit = 413504 
CCDLc_limit = 85179 
rwq = 0 
CCDLc_limit_alone = 47011 
WTRc_limit_alone = 75012 
RTWc_limit_alone = 382864 

Commands details: 
total_CMD = 456011 
n_nop = 254808 
Read = 100459 
Write = 0 
L2_Alloc = 0 
L2_WB = 55103 
n_act = 45580 
n_pre = 45564 
n_ref = 0 
n_req = 125649 
total_req = 155562 

Dual Bus Interface Util: 
issued_total_row = 91144 
issued_total_col = 155562 
Row_Bus_Util =  0.199872 
CoL_Bus_Util = 0.341137 
Either_Row_CoL_Bus_Util = 0.441224 
Issued_on_Two_Bus_Simul_Util = 0.099785 
issued_two_Eff = 0.226155 
queue_avg = 23.702709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7027
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=255352 n_act=45408 n_pre=45392 n_ref_event=0 n_req=125681 n_rd=100651 n_rd_L2_A=0 n_write=0 n_wr_bk=54853 bw_util=0.341
n_activity=341751 dram_eff=0.455
bk0: 6551a 281665i bk1: 6480a 281553i bk2: 6431a 291804i bk3: 6292a 295437i bk4: 6316a 301794i bk5: 6146a 302501i bk6: 6142a 289075i bk7: 6005a 294491i bk8: 6346a 285892i bk9: 6267a 289351i bk10: 6271a 286089i bk11: 6134a 290504i bk12: 6405a 280139i bk13: 6312a 287813i bk14: 6395a 283703i bk15: 6158a 286770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638704
Row_Buffer_Locality_read = 0.734608
Row_Buffer_Locality_write = 0.253056
Bank_Level_Parallism = 8.711673
Bank_Level_Parallism_Col = 5.859725
Bank_Level_Parallism_Ready = 2.301761
write_to_read_ratio_blp_rw_average = 0.516862
GrpLevelPara = 2.987936 

BW Util details:
bwutil = 0.341009 
total_CMD = 456011 
util_bw = 155504 
Wasted_Col = 145761 
Wasted_Row = 19371 
Idle = 135375 

BW Util Bottlenecks: 
RCDc_limit = 165490 
RCDWRc_limit = 77066 
WTRc_limit = 78892 
RTWc_limit = 415507 
CCDLc_limit = 84582 
rwq = 0 
CCDLc_limit_alone = 46190 
WTRc_limit_alone = 71572 
RTWc_limit_alone = 384435 

Commands details: 
total_CMD = 456011 
n_nop = 255352 
Read = 100651 
Write = 0 
L2_Alloc = 0 
L2_WB = 54853 
n_act = 45408 
n_pre = 45392 
n_ref = 0 
n_req = 125681 
total_req = 155504 

Dual Bus Interface Util: 
issued_total_row = 90800 
issued_total_col = 155504 
Row_Bus_Util =  0.199118 
CoL_Bus_Util = 0.341009 
Either_Row_CoL_Bus_Util = 0.440031 
Issued_on_Two_Bus_Simul_Util = 0.100096 
issued_two_Eff = 0.227475 
queue_avg = 23.869654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8697
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=256091 n_act=45155 n_pre=45139 n_ref_event=0 n_req=125247 n_rd=100208 n_rd_L2_A=0 n_write=0 n_wr_bk=54667 bw_util=0.3396
n_activity=340874 dram_eff=0.4543
bk0: 6425a 281237i bk1: 6431a 283596i bk2: 6189a 290779i bk3: 6209a 297161i bk4: 6252a 307540i bk5: 6272a 298418i bk6: 6140a 295728i bk7: 5973a 294311i bk8: 6316a 286374i bk9: 6320a 288805i bk10: 6340a 288520i bk11: 6168a 289779i bk12: 6329a 283948i bk13: 6313a 287556i bk14: 6223a 289945i bk15: 6308a 284561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639472
Row_Buffer_Locality_read = 0.735620
Row_Buffer_Locality_write = 0.254683
Bank_Level_Parallism = 8.658700
Bank_Level_Parallism_Col = 5.826543
Bank_Level_Parallism_Ready = 2.289562
write_to_read_ratio_blp_rw_average = 0.512237
GrpLevelPara = 2.976500 

BW Util details:
bwutil = 0.339630 
total_CMD = 456011 
util_bw = 154875 
Wasted_Col = 145355 
Wasted_Row = 20045 
Idle = 135736 

BW Util Bottlenecks: 
RCDc_limit = 163517 
RCDWRc_limit = 77125 
WTRc_limit = 80116 
RTWc_limit = 405341 
CCDLc_limit = 84066 
rwq = 0 
CCDLc_limit_alone = 46442 
WTRc_limit_alone = 72707 
RTWc_limit_alone = 375126 

Commands details: 
total_CMD = 456011 
n_nop = 256091 
Read = 100208 
Write = 0 
L2_Alloc = 0 
L2_WB = 54667 
n_act = 45155 
n_pre = 45139 
n_ref = 0 
n_req = 125247 
total_req = 154875 

Dual Bus Interface Util: 
issued_total_row = 90294 
issued_total_col = 154875 
Row_Bus_Util =  0.198008 
CoL_Bus_Util = 0.339630 
Either_Row_CoL_Bus_Util = 0.438410 
Issued_on_Two_Bus_Simul_Util = 0.099228 
issued_two_Eff = 0.226336 
queue_avg = 23.706957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.707
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=255597 n_act=45323 n_pre=45307 n_ref_event=0 n_req=125812 n_rd=100966 n_rd_L2_A=0 n_write=0 n_wr_bk=54511 bw_util=0.341
n_activity=343027 dram_eff=0.4533
bk0: 6384a 284658i bk1: 6529a 282369i bk2: 6283a 293301i bk3: 6467a 289664i bk4: 6238a 303906i bk5: 6212a 304817i bk6: 6204a 296823i bk7: 6207a 292541i bk8: 6351a 287527i bk9: 6264a 287602i bk10: 6230a 288922i bk11: 6207a 286989i bk12: 6319a 284655i bk13: 6437a 283887i bk14: 6278a 288080i bk15: 6356a 279814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639756
Row_Buffer_Locality_read = 0.734416
Row_Buffer_Locality_write = 0.255091
Bank_Level_Parallism = 8.668783
Bank_Level_Parallism_Col = 5.845376
Bank_Level_Parallism_Ready = 2.298436
write_to_read_ratio_blp_rw_average = 0.511054
GrpLevelPara = 2.986933 

BW Util details:
bwutil = 0.340950 
total_CMD = 456011 
util_bw = 155477 
Wasted_Col = 145595 
Wasted_Row = 20361 
Idle = 134578 

BW Util Bottlenecks: 
RCDc_limit = 165067 
RCDWRc_limit = 76387 
WTRc_limit = 80698 
RTWc_limit = 414170 
CCDLc_limit = 84697 
rwq = 0 
CCDLc_limit_alone = 46132 
WTRc_limit_alone = 73383 
RTWc_limit_alone = 382920 

Commands details: 
total_CMD = 456011 
n_nop = 255597 
Read = 100966 
Write = 0 
L2_Alloc = 0 
L2_WB = 54511 
n_act = 45323 
n_pre = 45307 
n_ref = 0 
n_req = 125812 
total_req = 155477 

Dual Bus Interface Util: 
issued_total_row = 90630 
issued_total_col = 155477 
Row_Bus_Util =  0.198745 
CoL_Bus_Util = 0.340950 
Either_Row_CoL_Bus_Util = 0.439494 
Issued_on_Two_Bus_Simul_Util = 0.100202 
issued_two_Eff = 0.227993 
queue_avg = 23.934818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9348
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=256350 n_act=45313 n_pre=45297 n_ref_event=0 n_req=124572 n_rd=99579 n_rd_L2_A=0 n_write=0 n_wr_bk=54787 bw_util=0.3385
n_activity=342351 dram_eff=0.4509
bk0: 6423a 284816i bk1: 6525a 282672i bk2: 6217a 292300i bk3: 6167a 294820i bk4: 6209a 305563i bk5: 6220a 303478i bk6: 6014a 297551i bk7: 6036a 299288i bk8: 6147a 288856i bk9: 6285a 285304i bk10: 6231a 287241i bk11: 6306a 285192i bk12: 6240a 284552i bk13: 6310a 285800i bk14: 6171a 284777i bk15: 6078a 286743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636250
Row_Buffer_Locality_read = 0.732725
Row_Buffer_Locality_write = 0.251871
Bank_Level_Parallism = 8.624612
Bank_Level_Parallism_Col = 5.797926
Bank_Level_Parallism_Ready = 2.284609
write_to_read_ratio_blp_rw_average = 0.513328
GrpLevelPara = 2.973066 

BW Util details:
bwutil = 0.338514 
total_CMD = 456011 
util_bw = 154366 
Wasted_Col = 147205 
Wasted_Row = 19811 
Idle = 134629 

BW Util Bottlenecks: 
RCDc_limit = 165838 
RCDWRc_limit = 78570 
WTRc_limit = 79965 
RTWc_limit = 412338 
CCDLc_limit = 84943 
rwq = 0 
CCDLc_limit_alone = 46390 
WTRc_limit_alone = 72548 
RTWc_limit_alone = 381202 

Commands details: 
total_CMD = 456011 
n_nop = 256350 
Read = 99579 
Write = 0 
L2_Alloc = 0 
L2_WB = 54787 
n_act = 45313 
n_pre = 45297 
n_ref = 0 
n_req = 124572 
total_req = 154366 

Dual Bus Interface Util: 
issued_total_row = 90610 
issued_total_col = 154366 
Row_Bus_Util =  0.198701 
CoL_Bus_Util = 0.338514 
Either_Row_CoL_Bus_Util = 0.437843 
Issued_on_Two_Bus_Simul_Util = 0.099373 
issued_two_Eff = 0.226960 
queue_avg = 23.587038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.587
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=255790 n_act=45411 n_pre=45395 n_ref_event=0 n_req=124995 n_rd=99963 n_rd_L2_A=0 n_write=0 n_wr_bk=54803 bw_util=0.3394
n_activity=343100 dram_eff=0.4511
bk0: 6352a 285224i bk1: 6373a 287251i bk2: 6268a 288929i bk3: 6390a 295317i bk4: 6276a 303573i bk5: 6201a 302864i bk6: 6051a 294966i bk7: 6081a 295836i bk8: 6307a 283728i bk9: 6279a 287562i bk10: 6243a 285224i bk11: 6222a 286523i bk12: 6247a 283796i bk13: 6251a 283389i bk14: 6262a 284149i bk15: 6160a 285212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636697
Row_Buffer_Locality_read = 0.733351
Row_Buffer_Locality_write = 0.250719
Bank_Level_Parallism = 8.663930
Bank_Level_Parallism_Col = 5.846774
Bank_Level_Parallism_Ready = 2.315593
write_to_read_ratio_blp_rw_average = 0.512509
GrpLevelPara = 2.975626 

BW Util details:
bwutil = 0.339391 
total_CMD = 456011 
util_bw = 154766 
Wasted_Col = 146837 
Wasted_Row = 20148 
Idle = 134260 

BW Util Bottlenecks: 
RCDc_limit = 165865 
RCDWRc_limit = 78016 
WTRc_limit = 81197 
RTWc_limit = 414120 
CCDLc_limit = 84325 
rwq = 0 
CCDLc_limit_alone = 45883 
WTRc_limit_alone = 73587 
RTWc_limit_alone = 383288 

Commands details: 
total_CMD = 456011 
n_nop = 255790 
Read = 99963 
Write = 0 
L2_Alloc = 0 
L2_WB = 54803 
n_act = 45411 
n_pre = 45395 
n_ref = 0 
n_req = 124995 
total_req = 154766 

Dual Bus Interface Util: 
issued_total_row = 90806 
issued_total_col = 154766 
Row_Bus_Util =  0.199131 
CoL_Bus_Util = 0.339391 
Either_Row_CoL_Bus_Util = 0.439071 
Issued_on_Two_Bus_Simul_Util = 0.099452 
issued_two_Eff = 0.226505 
queue_avg = 23.597551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5976
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=255348 n_act=45288 n_pre=45272 n_ref_event=0 n_req=125915 n_rd=101013 n_rd_L2_A=0 n_write=0 n_wr_bk=54727 bw_util=0.3415
n_activity=341830 dram_eff=0.4556
bk0: 6612a 281166i bk1: 6527a 283983i bk2: 6383a 291785i bk3: 6414a 293381i bk4: 6264a 303411i bk5: 6270a 306286i bk6: 6082a 295206i bk7: 6165a 296177i bk8: 6367a 287644i bk9: 6330a 285958i bk10: 6261a 290198i bk11: 6271a 285976i bk12: 6311a 280071i bk13: 6261a 281578i bk14: 6291a 284825i bk15: 6204a 283996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640329
Row_Buffer_Locality_read = 0.735925
Row_Buffer_Locality_write = 0.252550
Bank_Level_Parallism = 8.699251
Bank_Level_Parallism_Col = 5.868000
Bank_Level_Parallism_Ready = 2.282792
write_to_read_ratio_blp_rw_average = 0.513423
GrpLevelPara = 2.985623 

BW Util details:
bwutil = 0.341527 
total_CMD = 456011 
util_bw = 155740 
Wasted_Col = 145342 
Wasted_Row = 19687 
Idle = 135242 

BW Util Bottlenecks: 
RCDc_limit = 164371 
RCDWRc_limit = 77186 
WTRc_limit = 81582 
RTWc_limit = 416822 
CCDLc_limit = 85835 
rwq = 0 
CCDLc_limit_alone = 46646 
WTRc_limit_alone = 73981 
RTWc_limit_alone = 385234 

Commands details: 
total_CMD = 456011 
n_nop = 255348 
Read = 101013 
Write = 0 
L2_Alloc = 0 
L2_WB = 54727 
n_act = 45288 
n_pre = 45272 
n_ref = 0 
n_req = 125915 
total_req = 155740 

Dual Bus Interface Util: 
issued_total_row = 90560 
issued_total_col = 155740 
Row_Bus_Util =  0.198592 
CoL_Bus_Util = 0.341527 
Either_Row_CoL_Bus_Util = 0.440040 
Issued_on_Two_Bus_Simul_Util = 0.100079 
issued_two_Eff = 0.227431 
queue_avg = 24.104038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.104
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=254257 n_act=45536 n_pre=45520 n_ref_event=0 n_req=126826 n_rd=101613 n_rd_L2_A=0 n_write=0 n_wr_bk=55088 bw_util=0.3436
n_activity=342550 dram_eff=0.4575
bk0: 6482a 288357i bk1: 6476a 282296i bk2: 6505a 283398i bk3: 6425a 293352i bk4: 6160a 304475i bk5: 6388a 299769i bk6: 6218a 296073i bk7: 6278a 291490i bk8: 6299a 287038i bk9: 6250a 288144i bk10: 6382a 283597i bk11: 6324a 285598i bk12: 6445a 284605i bk13: 6339a 282229i bk14: 6295a 279253i bk15: 6347a 282853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640957
Row_Buffer_Locality_read = 0.737445
Row_Buffer_Locality_write = 0.252092
Bank_Level_Parallism = 8.748833
Bank_Level_Parallism_Col = 5.887450
Bank_Level_Parallism_Ready = 2.294070
write_to_read_ratio_blp_rw_average = 0.513058
GrpLevelPara = 2.990603 

BW Util details:
bwutil = 0.343634 
total_CMD = 456011 
util_bw = 156701 
Wasted_Col = 144972 
Wasted_Row = 19567 
Idle = 134771 

BW Util Bottlenecks: 
RCDc_limit = 162900 
RCDWRc_limit = 77345 
WTRc_limit = 82238 
RTWc_limit = 416403 
CCDLc_limit = 85805 
rwq = 0 
CCDLc_limit_alone = 46669 
WTRc_limit_alone = 74637 
RTWc_limit_alone = 384868 

Commands details: 
total_CMD = 456011 
n_nop = 254257 
Read = 101613 
Write = 0 
L2_Alloc = 0 
L2_WB = 55088 
n_act = 45536 
n_pre = 45520 
n_ref = 0 
n_req = 126826 
total_req = 156701 

Dual Bus Interface Util: 
issued_total_row = 91056 
issued_total_col = 156701 
Row_Bus_Util =  0.199679 
CoL_Bus_Util = 0.343634 
Either_Row_CoL_Bus_Util = 0.442432 
Issued_on_Two_Bus_Simul_Util = 0.100881 
issued_two_Eff = 0.228015 
queue_avg = 24.481236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4812
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=254858 n_act=45699 n_pre=45683 n_ref_event=0 n_req=125971 n_rd=100780 n_rd_L2_A=0 n_write=0 n_wr_bk=55122 bw_util=0.3419
n_activity=342287 dram_eff=0.4555
bk0: 6554a 277671i bk1: 6508a 284008i bk2: 6433a 289316i bk3: 6331a 294405i bk4: 6219a 303864i bk5: 6277a 299937i bk6: 6130a 292998i bk7: 6243a 292590i bk8: 6276a 283184i bk9: 6240a 283077i bk10: 6363a 281725i bk11: 6210a 287236i bk12: 6327a 281467i bk13: 6197a 283608i bk14: 6313a 280010i bk15: 6159a 284540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637226
Row_Buffer_Locality_read = 0.733697
Row_Buffer_Locality_write = 0.251280
Bank_Level_Parallism = 8.787148
Bank_Level_Parallism_Col = 5.922606
Bank_Level_Parallism_Ready = 2.296693
write_to_read_ratio_blp_rw_average = 0.516592
GrpLevelPara = 2.992165 

BW Util details:
bwutil = 0.341882 
total_CMD = 456011 
util_bw = 155902 
Wasted_Col = 145363 
Wasted_Row = 19944 
Idle = 134802 

BW Util Bottlenecks: 
RCDc_limit = 164993 
RCDWRc_limit = 77602 
WTRc_limit = 79671 
RTWc_limit = 418761 
CCDLc_limit = 86608 
rwq = 0 
CCDLc_limit_alone = 47107 
WTRc_limit_alone = 72260 
RTWc_limit_alone = 386671 

Commands details: 
total_CMD = 456011 
n_nop = 254858 
Read = 100780 
Write = 0 
L2_Alloc = 0 
L2_WB = 55122 
n_act = 45699 
n_pre = 45683 
n_ref = 0 
n_req = 125971 
total_req = 155902 

Dual Bus Interface Util: 
issued_total_row = 91382 
issued_total_col = 155902 
Row_Bus_Util =  0.200394 
CoL_Bus_Util = 0.341882 
Either_Row_CoL_Bus_Util = 0.441114 
Issued_on_Two_Bus_Simul_Util = 0.101162 
issued_two_Eff = 0.229333 
queue_avg = 24.004686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0047
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=254386 n_act=45777 n_pre=45761 n_ref_event=0 n_req=126540 n_rd=100997 n_rd_L2_A=0 n_write=0 n_wr_bk=55454 bw_util=0.3431
n_activity=341513 dram_eff=0.4581
bk0: 6546a 277344i bk1: 6399a 282384i bk2: 6466a 285663i bk3: 6332a 294385i bk4: 6377a 300367i bk5: 6244a 303368i bk6: 6420a 288903i bk7: 6116a 291953i bk8: 6395a 281834i bk9: 6230a 287235i bk10: 6267a 287145i bk11: 6249a 285118i bk12: 6285a 279063i bk13: 6224a 283631i bk14: 6263a 279592i bk15: 6184a 285279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638241
Row_Buffer_Locality_read = 0.734428
Row_Buffer_Locality_write = 0.257918
Bank_Level_Parallism = 8.830475
Bank_Level_Parallism_Col = 5.935779
Bank_Level_Parallism_Ready = 2.316105
write_to_read_ratio_blp_rw_average = 0.515878
GrpLevelPara = 3.008321 

BW Util details:
bwutil = 0.343086 
total_CMD = 456011 
util_bw = 156451 
Wasted_Col = 144361 
Wasted_Row = 19607 
Idle = 135592 

BW Util Bottlenecks: 
RCDc_limit = 163812 
RCDWRc_limit = 78600 
WTRc_limit = 81019 
RTWc_limit = 419507 
CCDLc_limit = 85279 
rwq = 0 
CCDLc_limit_alone = 46534 
WTRc_limit_alone = 73586 
RTWc_limit_alone = 388195 

Commands details: 
total_CMD = 456011 
n_nop = 254386 
Read = 100997 
Write = 0 
L2_Alloc = 0 
L2_WB = 55454 
n_act = 45777 
n_pre = 45761 
n_ref = 0 
n_req = 126540 
total_req = 156451 

Dual Bus Interface Util: 
issued_total_row = 91538 
issued_total_col = 156451 
Row_Bus_Util =  0.200736 
CoL_Bus_Util = 0.343086 
Either_Row_CoL_Bus_Util = 0.442149 
Issued_on_Two_Bus_Simul_Util = 0.101673 
issued_two_Eff = 0.229952 
queue_avg = 24.607494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6075
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=254843 n_act=45703 n_pre=45687 n_ref_event=0 n_req=126402 n_rd=101404 n_rd_L2_A=0 n_write=0 n_wr_bk=54835 bw_util=0.3426
n_activity=343865 dram_eff=0.4544
bk0: 6630a 279909i bk1: 6493a 280861i bk2: 6341a 293906i bk3: 6355a 293491i bk4: 6318a 299356i bk5: 6316a 301372i bk6: 6224a 297539i bk7: 6150a 292778i bk8: 6344a 282765i bk9: 6278a 284586i bk10: 6342a 285975i bk11: 6269a 285440i bk12: 6434a 284740i bk13: 6343a 283685i bk14: 6367a 283501i bk15: 6200a 285434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638431
Row_Buffer_Locality_read = 0.734310
Row_Buffer_Locality_write = 0.249500
Bank_Level_Parallism = 8.695507
Bank_Level_Parallism_Col = 5.858910
Bank_Level_Parallism_Ready = 2.298389
write_to_read_ratio_blp_rw_average = 0.510634
GrpLevelPara = 2.981586 

BW Util details:
bwutil = 0.342621 
total_CMD = 456011 
util_bw = 156239 
Wasted_Col = 146294 
Wasted_Row = 20305 
Idle = 133173 

BW Util Bottlenecks: 
RCDc_limit = 165613 
RCDWRc_limit = 77423 
WTRc_limit = 79975 
RTWc_limit = 415539 
CCDLc_limit = 86243 
rwq = 0 
CCDLc_limit_alone = 47116 
WTRc_limit_alone = 72559 
RTWc_limit_alone = 383828 

Commands details: 
total_CMD = 456011 
n_nop = 254843 
Read = 101404 
Write = 0 
L2_Alloc = 0 
L2_WB = 54835 
n_act = 45703 
n_pre = 45687 
n_ref = 0 
n_req = 126402 
total_req = 156239 

Dual Bus Interface Util: 
issued_total_row = 91390 
issued_total_col = 156239 
Row_Bus_Util =  0.200412 
CoL_Bus_Util = 0.342621 
Either_Row_CoL_Bus_Util = 0.441147 
Issued_on_Two_Bus_Simul_Util = 0.101886 
issued_two_Eff = 0.230956 
queue_avg = 24.232096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2321
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=252038 n_act=46573 n_pre=46557 n_ref_event=0 n_req=128024 n_rd=102599 n_rd_L2_A=0 n_write=0 n_wr_bk=55495 bw_util=0.3467
n_activity=343671 dram_eff=0.46
bk0: 6586a 279224i bk1: 6647a 274797i bk2: 6379a 292659i bk3: 6434a 288787i bk4: 6396a 296673i bk5: 6493a 297046i bk6: 6233a 288082i bk7: 6225a 287799i bk8: 6250a 283217i bk9: 6437a 277676i bk10: 6399a 284717i bk11: 6428a 280986i bk12: 6364a 277645i bk13: 6434a 277762i bk14: 6514a 280937i bk15: 6380a 278426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636217
Row_Buffer_Locality_read = 0.731567
Row_Buffer_Locality_write = 0.251445
Bank_Level_Parallism = 8.924554
Bank_Level_Parallism_Col = 5.971910
Bank_Level_Parallism_Ready = 2.305571
write_to_read_ratio_blp_rw_average = 0.514267
GrpLevelPara = 3.021184 

BW Util details:
bwutil = 0.346689 
total_CMD = 456011 
util_bw = 158094 
Wasted_Col = 145474 
Wasted_Row = 18887 
Idle = 133556 

BW Util Bottlenecks: 
RCDc_limit = 167921 
RCDWRc_limit = 78394 
WTRc_limit = 82335 
RTWc_limit = 429192 
CCDLc_limit = 88842 
rwq = 0 
CCDLc_limit_alone = 48300 
WTRc_limit_alone = 74795 
RTWc_limit_alone = 396190 

Commands details: 
total_CMD = 456011 
n_nop = 252038 
Read = 102599 
Write = 0 
L2_Alloc = 0 
L2_WB = 55495 
n_act = 46573 
n_pre = 46557 
n_ref = 0 
n_req = 128024 
total_req = 158094 

Dual Bus Interface Util: 
issued_total_row = 93130 
issued_total_col = 158094 
Row_Bus_Util =  0.204228 
CoL_Bus_Util = 0.346689 
Either_Row_CoL_Bus_Util = 0.447298 
Issued_on_Two_Bus_Simul_Util = 0.103618 
issued_two_Eff = 0.231653 
queue_avg = 25.109308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1093
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=253636 n_act=46010 n_pre=45994 n_ref_event=0 n_req=126659 n_rd=101503 n_rd_L2_A=0 n_write=0 n_wr_bk=55081 bw_util=0.3434
n_activity=343149 dram_eff=0.4563
bk0: 6503a 281192i bk1: 6553a 279397i bk2: 6341a 290955i bk3: 6259a 295948i bk4: 6519a 299425i bk5: 6308a 300942i bk6: 6026a 298919i bk7: 6197a 291510i bk8: 6346a 289439i bk9: 6423a 282630i bk10: 6326a 282871i bk11: 6428a 285161i bk12: 6332a 283899i bk13: 6387a 281089i bk14: 6257a 287991i bk15: 6298a 283178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636741
Row_Buffer_Locality_read = 0.731998
Row_Buffer_Locality_write = 0.252385
Bank_Level_Parallism = 8.720366
Bank_Level_Parallism_Col = 5.839248
Bank_Level_Parallism_Ready = 2.299839
write_to_read_ratio_blp_rw_average = 0.509028
GrpLevelPara = 2.987695 

BW Util details:
bwutil = 0.343378 
total_CMD = 456011 
util_bw = 156584 
Wasted_Col = 145844 
Wasted_Row = 19610 
Idle = 133973 

BW Util Bottlenecks: 
RCDc_limit = 166987 
RCDWRc_limit = 78021 
WTRc_limit = 81079 
RTWc_limit = 411386 
CCDLc_limit = 84504 
rwq = 0 
CCDLc_limit_alone = 46659 
WTRc_limit_alone = 73870 
RTWc_limit_alone = 380750 

Commands details: 
total_CMD = 456011 
n_nop = 253636 
Read = 101503 
Write = 0 
L2_Alloc = 0 
L2_WB = 55081 
n_act = 46010 
n_pre = 45994 
n_ref = 0 
n_req = 126659 
total_req = 156584 

Dual Bus Interface Util: 
issued_total_row = 92004 
issued_total_col = 156584 
Row_Bus_Util =  0.201758 
CoL_Bus_Util = 0.343378 
Either_Row_CoL_Bus_Util = 0.443794 
Issued_on_Two_Bus_Simul_Util = 0.101342 
issued_two_Eff = 0.228353 
queue_avg = 23.791410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7914
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=254723 n_act=45648 n_pre=45632 n_ref_event=0 n_req=126066 n_rd=100983 n_rd_L2_A=0 n_write=0 n_wr_bk=54769 bw_util=0.3416
n_activity=344308 dram_eff=0.4524
bk0: 6443a 281716i bk1: 6540a 277923i bk2: 6372a 288939i bk3: 6316a 298116i bk4: 6173a 305890i bk5: 6275a 302943i bk6: 6274a 293961i bk7: 6156a 291636i bk8: 6338a 287625i bk9: 6267a 281942i bk10: 6159a 282025i bk11: 6374a 288225i bk12: 6281a 283904i bk13: 6284a 281052i bk14: 6330a 284926i bk15: 6401a 288546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637904
Row_Buffer_Locality_read = 0.733678
Row_Buffer_Locality_write = 0.252322
Bank_Level_Parallism = 8.671424
Bank_Level_Parallism_Col = 5.837440
Bank_Level_Parallism_Ready = 2.288510
write_to_read_ratio_blp_rw_average = 0.513486
GrpLevelPara = 2.973190 

BW Util details:
bwutil = 0.341553 
total_CMD = 456011 
util_bw = 155752 
Wasted_Col = 147412 
Wasted_Row = 20067 
Idle = 132780 

BW Util Bottlenecks: 
RCDc_limit = 166550 
RCDWRc_limit = 77945 
WTRc_limit = 78047 
RTWc_limit = 417242 
CCDLc_limit = 84829 
rwq = 0 
CCDLc_limit_alone = 46497 
WTRc_limit_alone = 71116 
RTWc_limit_alone = 385841 

Commands details: 
total_CMD = 456011 
n_nop = 254723 
Read = 100983 
Write = 0 
L2_Alloc = 0 
L2_WB = 54769 
n_act = 45648 
n_pre = 45632 
n_ref = 0 
n_req = 126066 
total_req = 155752 

Dual Bus Interface Util: 
issued_total_row = 91280 
issued_total_col = 155752 
Row_Bus_Util =  0.200171 
CoL_Bus_Util = 0.341553 
Either_Row_CoL_Bus_Util = 0.441410 
Issued_on_Two_Bus_Simul_Util = 0.100313 
issued_two_Eff = 0.227256 
queue_avg = 23.918255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9183
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=254419 n_act=45500 n_pre=45484 n_ref_event=0 n_req=126262 n_rd=101121 n_rd_L2_A=0 n_write=0 n_wr_bk=55204 bw_util=0.3428
n_activity=349817 dram_eff=0.4469
bk0: 6465a 280023i bk1: 6599a 279960i bk2: 6361a 286370i bk3: 6446a 289268i bk4: 6247a 306404i bk5: 6201a 300879i bk6: 6131a 295818i bk7: 6175a 290767i bk8: 6280a 278432i bk9: 6423a 285671i bk10: 6151a 289625i bk11: 6262a 284870i bk12: 6307a 285949i bk13: 6377a 278228i bk14: 6308a 281651i bk15: 6388a 279045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639638
Row_Buffer_Locality_read = 0.735337
Row_Buffer_Locality_write = 0.254723
Bank_Level_Parallism = 8.741185
Bank_Level_Parallism_Col = 5.918680
Bank_Level_Parallism_Ready = 2.295794
write_to_read_ratio_blp_rw_average = 0.518951
GrpLevelPara = 2.990097 

BW Util details:
bwutil = 0.342810 
total_CMD = 456011 
util_bw = 156325 
Wasted_Col = 147272 
Wasted_Row = 20098 
Idle = 132316 

BW Util Bottlenecks: 
RCDc_limit = 166046 
RCDWRc_limit = 76852 
WTRc_limit = 80875 
RTWc_limit = 430264 
CCDLc_limit = 87781 
rwq = 0 
CCDLc_limit_alone = 47160 
WTRc_limit_alone = 73371 
RTWc_limit_alone = 397147 

Commands details: 
total_CMD = 456011 
n_nop = 254419 
Read = 101121 
Write = 0 
L2_Alloc = 0 
L2_WB = 55204 
n_act = 45500 
n_pre = 45484 
n_ref = 0 
n_req = 126262 
total_req = 156325 

Dual Bus Interface Util: 
issued_total_row = 90984 
issued_total_col = 156325 
Row_Bus_Util =  0.199521 
CoL_Bus_Util = 0.342810 
Either_Row_CoL_Bus_Util = 0.442077 
Issued_on_Two_Bus_Simul_Util = 0.100254 
issued_two_Eff = 0.226780 
queue_avg = 24.449484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4495
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=255204 n_act=45600 n_pre=45584 n_ref_event=0 n_req=125660 n_rd=100608 n_rd_L2_A=0 n_write=0 n_wr_bk=54713 bw_util=0.3406
n_activity=341992 dram_eff=0.4542
bk0: 6377a 283584i bk1: 6499a 280231i bk2: 6290a 293942i bk3: 6270a 288726i bk4: 6173a 304553i bk5: 6216a 301572i bk6: 6063a 294539i bk7: 6131a 289923i bk8: 6378a 287191i bk9: 6283a 285398i bk10: 6223a 286858i bk11: 6327a 283875i bk12: 6318a 285042i bk13: 6373a 283511i bk14: 6292a 283111i bk15: 6395a 282291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637116
Row_Buffer_Locality_read = 0.732636
Row_Buffer_Locality_write = 0.253513
Bank_Level_Parallism = 8.745608
Bank_Level_Parallism_Col = 5.894921
Bank_Level_Parallism_Ready = 2.299895
write_to_read_ratio_blp_rw_average = 0.514561
GrpLevelPara = 2.983588 

BW Util details:
bwutil = 0.340608 
total_CMD = 456011 
util_bw = 155321 
Wasted_Col = 145766 
Wasted_Row = 19930 
Idle = 134994 

BW Util Bottlenecks: 
RCDc_limit = 165697 
RCDWRc_limit = 76970 
WTRc_limit = 78579 
RTWc_limit = 415932 
CCDLc_limit = 85492 
rwq = 0 
CCDLc_limit_alone = 46869 
WTRc_limit_alone = 71194 
RTWc_limit_alone = 384694 

Commands details: 
total_CMD = 456011 
n_nop = 255204 
Read = 100608 
Write = 0 
L2_Alloc = 0 
L2_WB = 54713 
n_act = 45600 
n_pre = 45584 
n_ref = 0 
n_req = 125660 
total_req = 155321 

Dual Bus Interface Util: 
issued_total_row = 91184 
issued_total_col = 155321 
Row_Bus_Util =  0.199960 
CoL_Bus_Util = 0.340608 
Either_Row_CoL_Bus_Util = 0.440356 
Issued_on_Two_Bus_Simul_Util = 0.100212 
issued_two_Eff = 0.227572 
queue_avg = 24.029222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0292
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=254669 n_act=45559 n_pre=45543 n_ref_event=0 n_req=126726 n_rd=101545 n_rd_L2_A=0 n_write=0 n_wr_bk=54922 bw_util=0.3431
n_activity=341126 dram_eff=0.4587
bk0: 6552a 277756i bk1: 6617a 280044i bk2: 6324a 291047i bk3: 6459a 295592i bk4: 6270a 302788i bk5: 6323a 300247i bk6: 6113a 298718i bk7: 6132a 290803i bk8: 6337a 286503i bk9: 6400a 282273i bk10: 6252a 284918i bk11: 6240a 284012i bk12: 6374a 284829i bk13: 6435a 279679i bk14: 6366a 280754i bk15: 6351a 280976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640492
Row_Buffer_Locality_read = 0.736481
Row_Buffer_Locality_write = 0.253405
Bank_Level_Parallism = 8.811558
Bank_Level_Parallism_Col = 5.924109
Bank_Level_Parallism_Ready = 2.288719
write_to_read_ratio_blp_rw_average = 0.514527
GrpLevelPara = 3.003002 

BW Util details:
bwutil = 0.343121 
total_CMD = 456011 
util_bw = 156467 
Wasted_Col = 144549 
Wasted_Row = 19241 
Idle = 135754 

BW Util Bottlenecks: 
RCDc_limit = 163699 
RCDWRc_limit = 77329 
WTRc_limit = 79984 
RTWc_limit = 419385 
CCDLc_limit = 86894 
rwq = 0 
CCDLc_limit_alone = 47756 
WTRc_limit_alone = 72865 
RTWc_limit_alone = 387366 

Commands details: 
total_CMD = 456011 
n_nop = 254669 
Read = 101545 
Write = 0 
L2_Alloc = 0 
L2_WB = 54922 
n_act = 45559 
n_pre = 45543 
n_ref = 0 
n_req = 126726 
total_req = 156467 

Dual Bus Interface Util: 
issued_total_row = 91102 
issued_total_col = 156467 
Row_Bus_Util =  0.199780 
CoL_Bus_Util = 0.343121 
Either_Row_CoL_Bus_Util = 0.441529 
Issued_on_Two_Bus_Simul_Util = 0.101373 
issued_two_Eff = 0.229594 
queue_avg = 24.364613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3646
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=253229 n_act=46149 n_pre=46133 n_ref_event=0 n_req=127616 n_rd=102194 n_rd_L2_A=0 n_write=0 n_wr_bk=55317 bw_util=0.3454
n_activity=343404 dram_eff=0.4587
bk0: 6584a 284248i bk1: 6661a 276383i bk2: 6445a 294799i bk3: 6460a 291624i bk4: 6147a 303792i bk5: 6498a 296619i bk6: 6187a 290656i bk7: 6278a 290005i bk8: 6296a 281425i bk9: 6328a 285952i bk10: 6272a 285151i bk11: 6257a 284065i bk12: 6499a 275793i bk13: 6463a 276512i bk14: 6352a 283242i bk15: 6467a 283592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638376
Row_Buffer_Locality_read = 0.734114
Row_Buffer_Locality_write = 0.253521
Bank_Level_Parallism = 8.813704
Bank_Level_Parallism_Col = 5.914530
Bank_Level_Parallism_Ready = 2.302049
write_to_read_ratio_blp_rw_average = 0.514154
GrpLevelPara = 2.997510 

BW Util details:
bwutil = 0.345411 
total_CMD = 456011 
util_bw = 157511 
Wasted_Col = 145184 
Wasted_Row = 19523 
Idle = 133793 

BW Util Bottlenecks: 
RCDc_limit = 165322 
RCDWRc_limit = 77134 
WTRc_limit = 78654 
RTWc_limit = 416720 
CCDLc_limit = 84617 
rwq = 0 
CCDLc_limit_alone = 46669 
WTRc_limit_alone = 71729 
RTWc_limit_alone = 385697 

Commands details: 
total_CMD = 456011 
n_nop = 253229 
Read = 102194 
Write = 0 
L2_Alloc = 0 
L2_WB = 55317 
n_act = 46149 
n_pre = 46133 
n_ref = 0 
n_req = 127616 
total_req = 157511 

Dual Bus Interface Util: 
issued_total_row = 92282 
issued_total_col = 157511 
Row_Bus_Util =  0.202368 
CoL_Bus_Util = 0.345411 
Either_Row_CoL_Bus_Util = 0.444687 
Issued_on_Two_Bus_Simul_Util = 0.103092 
issued_two_Eff = 0.231830 
queue_avg = 24.622377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6224
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=253440 n_act=45765 n_pre=45749 n_ref_event=0 n_req=127447 n_rd=101939 n_rd_L2_A=0 n_write=0 n_wr_bk=55549 bw_util=0.3454
n_activity=342628 dram_eff=0.4596
bk0: 6618a 281759i bk1: 6627a 275370i bk2: 6351a 292081i bk3: 6452a 291200i bk4: 6288a 301580i bk5: 6250a 301097i bk6: 6271a 292351i bk7: 6201a 292372i bk8: 6228a 286420i bk9: 6413a 282564i bk10: 6299a 287622i bk11: 6309a 281856i bk12: 6431a 281626i bk13: 6530a 275095i bk14: 6338a 281524i bk15: 6333a 284561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640910
Row_Buffer_Locality_read = 0.736666
Row_Buffer_Locality_write = 0.258233
Bank_Level_Parallism = 8.827278
Bank_Level_Parallism_Col = 5.951720
Bank_Level_Parallism_Ready = 2.303661
write_to_read_ratio_blp_rw_average = 0.513718
GrpLevelPara = 3.011150 

BW Util details:
bwutil = 0.345360 
total_CMD = 456011 
util_bw = 157488 
Wasted_Col = 143885 
Wasted_Row = 19739 
Idle = 134899 

BW Util Bottlenecks: 
RCDc_limit = 163584 
RCDWRc_limit = 77853 
WTRc_limit = 81162 
RTWc_limit = 421849 
CCDLc_limit = 86763 
rwq = 0 
CCDLc_limit_alone = 47049 
WTRc_limit_alone = 73623 
RTWc_limit_alone = 389674 

Commands details: 
total_CMD = 456011 
n_nop = 253440 
Read = 101939 
Write = 0 
L2_Alloc = 0 
L2_WB = 55549 
n_act = 45765 
n_pre = 45749 
n_ref = 0 
n_req = 127447 
total_req = 157488 

Dual Bus Interface Util: 
issued_total_row = 91514 
issued_total_col = 157488 
Row_Bus_Util =  0.200684 
CoL_Bus_Util = 0.345360 
Either_Row_CoL_Bus_Util = 0.444224 
Issued_on_Two_Bus_Simul_Util = 0.101820 
issued_two_Eff = 0.229209 
queue_avg = 24.692537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6925
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456011 n_nop=251960 n_act=46522 n_pre=46506 n_ref_event=0 n_req=128778 n_rd=103203 n_rd_L2_A=0 n_write=0 n_wr_bk=55559 bw_util=0.3482
n_activity=344034 dram_eff=0.4615
bk0: 6606a 274266i bk1: 6646a 278416i bk2: 6568a 287442i bk3: 6466a 288557i bk4: 6391a 294698i bk5: 6440a 295644i bk6: 6265a 289646i bk7: 6286a 290850i bk8: 6404a 278236i bk9: 6406a 278148i bk10: 6446a 278960i bk11: 6319a 281805i bk12: 6580a 272809i bk13: 6570a 274404i bk14: 6470a 276943i bk15: 6340a 275682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638743
Row_Buffer_Locality_read = 0.734397
Row_Buffer_Locality_write = 0.252747
Bank_Level_Parallism = 9.028578
Bank_Level_Parallism_Col = 6.065615
Bank_Level_Parallism_Ready = 2.311208
write_to_read_ratio_blp_rw_average = 0.519904
GrpLevelPara = 3.041474 

BW Util details:
bwutil = 0.348154 
total_CMD = 456011 
util_bw = 158762 
Wasted_Col = 144354 
Wasted_Row = 19022 
Idle = 133873 

BW Util Bottlenecks: 
RCDc_limit = 166220 
RCDWRc_limit = 77621 
WTRc_limit = 80601 
RTWc_limit = 440638 
CCDLc_limit = 90002 
rwq = 0 
CCDLc_limit_alone = 48502 
WTRc_limit_alone = 73302 
RTWc_limit_alone = 406437 

Commands details: 
total_CMD = 456011 
n_nop = 251960 
Read = 103203 
Write = 0 
L2_Alloc = 0 
L2_WB = 55559 
n_act = 46522 
n_pre = 46506 
n_ref = 0 
n_req = 128778 
total_req = 158762 

Dual Bus Interface Util: 
issued_total_row = 93028 
issued_total_col = 158762 
Row_Bus_Util =  0.204004 
CoL_Bus_Util = 0.348154 
Either_Row_CoL_Bus_Util = 0.447469 
Issued_on_Two_Bus_Simul_Util = 0.104688 
issued_two_Eff = 0.233956 
queue_avg = 25.707144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7071

========= L2 cache stats =========
L2_cache_bank[0]: Access = 185085, Miss = 92014, Miss_rate = 0.497, Pending_hits = 564, Reservation_fails = 553
L2_cache_bank[1]: Access = 185008, Miss = 92200, Miss_rate = 0.498, Pending_hits = 499, Reservation_fails = 0
L2_cache_bank[2]: Access = 185382, Miss = 92335, Miss_rate = 0.498, Pending_hits = 538, Reservation_fails = 1000
L2_cache_bank[3]: Access = 184209, Miss = 92641, Miss_rate = 0.503, Pending_hits = 487, Reservation_fails = 327
L2_cache_bank[4]: Access = 185347, Miss = 92378, Miss_rate = 0.498, Pending_hits = 560, Reservation_fails = 922
L2_cache_bank[5]: Access = 184574, Miss = 92665, Miss_rate = 0.502, Pending_hits = 521, Reservation_fails = 248
L2_cache_bank[6]: Access = 184720, Miss = 92441, Miss_rate = 0.500, Pending_hits = 589, Reservation_fails = 57
L2_cache_bank[7]: Access = 184576, Miss = 92353, Miss_rate = 0.500, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[8]: Access = 184586, Miss = 91868, Miss_rate = 0.498, Pending_hits = 537, Reservation_fails = 90
L2_cache_bank[9]: Access = 184038, Miss = 91937, Miss_rate = 0.500, Pending_hits = 509, Reservation_fails = 83
L2_cache_bank[10]: Access = 184102, Miss = 91232, Miss_rate = 0.496, Pending_hits = 530, Reservation_fails = 0
L2_cache_bank[11]: Access = 183045, Miss = 90479, Miss_rate = 0.494, Pending_hits = 507, Reservation_fails = 0
L2_cache_bank[12]: Access = 182668, Miss = 89712, Miss_rate = 0.491, Pending_hits = 517, Reservation_fails = 0
L2_cache_bank[13]: Access = 182795, Miss = 90473, Miss_rate = 0.495, Pending_hits = 519, Reservation_fails = 503
L2_cache_bank[14]: Access = 182342, Miss = 89729, Miss_rate = 0.492, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[15]: Access = 183007, Miss = 90218, Miss_rate = 0.493, Pending_hits = 571, Reservation_fails = 427
L2_cache_bank[16]: Access = 183041, Miss = 90785, Miss_rate = 0.496, Pending_hits = 620, Reservation_fails = 621
L2_cache_bank[17]: Access = 182438, Miss = 89734, Miss_rate = 0.492, Pending_hits = 544, Reservation_fails = 339
L2_cache_bank[18]: Access = 182668, Miss = 89998, Miss_rate = 0.493, Pending_hits = 529, Reservation_fails = 429
L2_cache_bank[19]: Access = 182780, Miss = 89713, Miss_rate = 0.491, Pending_hits = 539, Reservation_fails = 150
L2_cache_bank[20]: Access = 182171, Miss = 89917, Miss_rate = 0.494, Pending_hits = 572, Reservation_fails = 129
L2_cache_bank[21]: Access = 182427, Miss = 89616, Miss_rate = 0.491, Pending_hits = 623, Reservation_fails = 662
L2_cache_bank[22]: Access = 183253, Miss = 90349, Miss_rate = 0.493, Pending_hits = 537, Reservation_fails = 82
L2_cache_bank[23]: Access = 182478, Miss = 90006, Miss_rate = 0.493, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[24]: Access = 184332, Miss = 91486, Miss_rate = 0.496, Pending_hits = 546, Reservation_fails = 614
L2_cache_bank[25]: Access = 182727, Miss = 90252, Miss_rate = 0.494, Pending_hits = 583, Reservation_fails = 810
L2_cache_bank[26]: Access = 183772, Miss = 91470, Miss_rate = 0.498, Pending_hits = 595, Reservation_fails = 437
L2_cache_bank[27]: Access = 182584, Miss = 89514, Miss_rate = 0.490, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[28]: Access = 184186, Miss = 89961, Miss_rate = 0.488, Pending_hits = 494, Reservation_fails = 572
L2_cache_bank[29]: Access = 183462, Miss = 90390, Miss_rate = 0.493, Pending_hits = 489, Reservation_fails = 0
L2_cache_bank[30]: Access = 184028, Miss = 90166, Miss_rate = 0.490, Pending_hits = 559, Reservation_fails = 306
L2_cache_bank[31]: Access = 183509, Miss = 90947, Miss_rate = 0.496, Pending_hits = 571, Reservation_fails = 153
L2_cache_bank[32]: Access = 182831, Miss = 89890, Miss_rate = 0.492, Pending_hits = 532, Reservation_fails = 933
L2_cache_bank[33]: Access = 182792, Miss = 90623, Miss_rate = 0.496, Pending_hits = 531, Reservation_fails = 105
L2_cache_bank[34]: Access = 183278, Miss = 90422, Miss_rate = 0.493, Pending_hits = 429, Reservation_fails = 54
L2_cache_bank[35]: Access = 182885, Miss = 90330, Miss_rate = 0.494, Pending_hits = 446, Reservation_fails = 26
L2_cache_bank[36]: Access = 183606, Miss = 90745, Miss_rate = 0.494, Pending_hits = 479, Reservation_fails = 0
L2_cache_bank[37]: Access = 183394, Miss = 90793, Miss_rate = 0.495, Pending_hits = 503, Reservation_fails = 0
L2_cache_bank[38]: Access = 183990, Miss = 91495, Miss_rate = 0.497, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[39]: Access = 183152, Miss = 90923, Miss_rate = 0.496, Pending_hits = 597, Reservation_fails = 0
L2_cache_bank[40]: Access = 183877, Miss = 91641, Miss_rate = 0.498, Pending_hits = 526, Reservation_fails = 213
L2_cache_bank[41]: Access = 182718, Miss = 90217, Miss_rate = 0.494, Pending_hits = 539, Reservation_fails = 126
L2_cache_bank[42]: Access = 184006, Miss = 91567, Miss_rate = 0.498, Pending_hits = 617, Reservation_fails = 557
L2_cache_bank[43]: Access = 182900, Miss = 90108, Miss_rate = 0.493, Pending_hits = 546, Reservation_fails = 642
L2_cache_bank[44]: Access = 184189, Miss = 91425, Miss_rate = 0.496, Pending_hits = 554, Reservation_fails = 326
L2_cache_bank[45]: Access = 183013, Miss = 90443, Miss_rate = 0.494, Pending_hits = 530, Reservation_fails = 0
L2_cache_bank[46]: Access = 184492, Miss = 91238, Miss_rate = 0.495, Pending_hits = 611, Reservation_fails = 179
L2_cache_bank[47]: Access = 183942, Miss = 92051, Miss_rate = 0.500, Pending_hits = 667, Reservation_fails = 765
L2_cache_bank[48]: Access = 183291, Miss = 90979, Miss_rate = 0.496, Pending_hits = 536, Reservation_fails = 108
L2_cache_bank[49]: Access = 184228, Miss = 90964, Miss_rate = 0.494, Pending_hits = 514, Reservation_fails = 588
L2_cache_bank[50]: Access = 183298, Miss = 90301, Miss_rate = 0.493, Pending_hits = 486, Reservation_fails = 0
L2_cache_bank[51]: Access = 183803, Miss = 90567, Miss_rate = 0.493, Pending_hits = 486, Reservation_fails = 0
L2_cache_bank[52]: Access = 309203, Miss = 211775, Miss_rate = 0.685, Pending_hits = 570, Reservation_fails = 267
L2_cache_bank[53]: Access = 183585, Miss = 91258, Miss_rate = 0.497, Pending_hits = 596, Reservation_fails = 205
L2_cache_bank[54]: Access = 183225, Miss = 90008, Miss_rate = 0.491, Pending_hits = 575, Reservation_fails = 251
L2_cache_bank[55]: Access = 183797, Miss = 90428, Miss_rate = 0.492, Pending_hits = 560, Reservation_fails = 363
L2_cache_bank[56]: Access = 183811, Miss = 90769, Miss_rate = 0.494, Pending_hits = 501, Reservation_fails = 534
L2_cache_bank[57]: Access = 183816, Miss = 91039, Miss_rate = 0.495, Pending_hits = 509, Reservation_fails = 0
L2_cache_bank[58]: Access = 183398, Miss = 91266, Miss_rate = 0.498, Pending_hits = 451, Reservation_fails = 0
L2_cache_bank[59]: Access = 183753, Miss = 91761, Miss_rate = 0.499, Pending_hits = 461, Reservation_fails = 206
L2_cache_bank[60]: Access = 183923, Miss = 91935, Miss_rate = 0.500, Pending_hits = 490, Reservation_fails = 303
L2_cache_bank[61]: Access = 184042, Miss = 91268, Miss_rate = 0.496, Pending_hits = 539, Reservation_fails = 60
L2_cache_bank[62]: Access = 183986, Miss = 92150, Miss_rate = 0.501, Pending_hits = 592, Reservation_fails = 49
L2_cache_bank[63]: Access = 184319, Miss = 92200, Miss_rate = 0.500, Pending_hits = 554, Reservation_fails = 0
L2_total_cache_accesses = 11875883
L2_total_cache_misses = 5941558
L2_total_cache_miss_rate = 0.5003
L2_total_cache_pending_hits = 34646
L2_total_cache_reservation_fails = 16374
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4729016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30930
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1256848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1985023
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1168675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3650
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 672073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2027588
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8001817
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3871986
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15534
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.129
L2_cache_fill_port_util = 0.065

icnt_total_pkts_mem_to_simt=11875883
icnt_total_pkts_simt_to_mem=11874363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.67151
	minimum = 5
	maximum = 163
Network latency average = 5.81552
	minimum = 5
	maximum = GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db0..
101
Slowest packet = 23508780
Flit latency average = 5.81552
	minimum = 5
	maximum = 101
Slowest flit = 23513790
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.122324
	minimum = 0.0954639 (at node 73)
	maximum = 0.169169 (at node 29)
Accepted packet rate average = 0.122324
	minimum = 0.0954639 (at node 73)
	maximum = 0.169169 (at node 29)
Injected flit rate average = 0.122324
	minimum = 0.0954639 (at node 73)
	maximum = 0.169169 (at node 29)
Accepted flit rate average= 0.122324
	minimum = 0.0954639 (at node 73)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949d9c..

GPGPU-Sim PTX: cudaLaunch for 0x0x401829 (mode=performance simulation) on stream 0
	maximum = 0.169169 (at node 29)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 194.869 (21 samples)
	minimum = 5 (21 samples)
	maximum = 1622.14 (21 samples)
Network latency average = 177.14 (21 samples)
	minimum = 5 (21 samples)
	maximum = 1334.62 (21 samples)
Flit latency average = 177.14 (21 samples)
	minimum = 5 (21 samples)
	maximum = 1334.62 (21 samples)
Fragmentation average = 0 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0 (21 samples)
Injected packet rate average = 0.147061 (21 samples)
	minimum = 0.113023 (21 samples)
	maximum = 0.42645 (21 samples)
Accepted packet rate average = 0.147061 (21 samples)
	minimum = 0.113023 (21 samples)
	maximum = 0.422523 (21 samples)
Injected flit rate average = 0.147061 (21 samples)
	minimum = 0.113023 (21 samples)
	maximum = 0.42645 (21 samples)
Accepted flit rate average = 0.147061 (21 samples)
	minimum = 0.113023 (21 samples)
	maximum = 0.422523 (21 samples)
Injected packet size average = 1 (21 samples)
Accepted packet size average = 1 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 14 min, 44 sec (8084 sec)
gpgpu_simulation_rate = 60427 (inst/sec)
gpgpu_simulation_rate = 96 (cycle/sec)
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 5030
gpu_sim_insn = 17005666
gpu_ipc =    3380.8481
gpu_tot_sim_cycle = 785617
gpu_tot_sim_insn = 505503013
gpu_tot_ipc =     643.4471
gpu_tot_issued_cta = 42988
gpu_occupancy = 87.2936% 
gpu_tot_occupancy = 76.3291% 
max_total_param_size = 0
gpu_stall_dramfull = 6622502
gpu_stall_icnt2sh    = 108970
partiton_level_parallism =       6.2350
partiton_level_parallism_total  =      15.1546
partiton_level_parallism_util =       7.9277
partiton_level_parallism_util_total  =      16.2506
L2_BW  =     290.3011 GB/Sec
L2_BW_total  =     705.6891 GB/Sec
gpu_total_sim_rate=61941

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18959309
	L1I_total_cache_misses = 19289
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 507889, Miss = 289973, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 101444
	L1D_cache_core[1]: Access = 503923, Miss = 284000, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 69179
	L1D_cache_core[2]: Access = 495533, Miss = 281632, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 59652
	L1D_cache_core[3]: Access = 513780, Miss = 288351, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 72857
	L1D_cache_core[4]: Access = 513374, Miss = 288434, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 63866
	L1D_cache_core[5]: Access = 509899, Miss = 283570, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 51954
	L1D_cache_core[6]: Access = 517988, Miss = 289136, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 65069
	L1D_cache_core[7]: Access = 511529, Miss = 288552, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 111614
	L1D_cache_core[8]: Access = 501625, Miss = 286788, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 91563
	L1D_cache_core[9]: Access = 524586, Miss = 287110, Miss_rate = 0.547, Pending_hits = 0, Reservation_fails = 51016
	L1D_cache_core[10]: Access = 510564, Miss = 286270, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 66199
	L1D_cache_core[11]: Access = 522512, Miss = 291946, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 59104
	L1D_cache_core[12]: Access = 513545, Miss = 289995, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 103710
	L1D_cache_core[13]: Access = 506481, Miss = 285081, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 82584
	L1D_cache_core[14]: Access = 509973, Miss = 291003, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 125858
	L1D_cache_core[15]: Access = 516546, Miss = 291676, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 109699
	L1D_cache_core[16]: Access = 515614, Miss = 288511, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 58136
	L1D_cache_core[17]: Access = 506929, Miss = 287228, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 77503
	L1D_cache_core[18]: Access = 505481, Miss = 283701, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 71147
	L1D_cache_core[19]: Access = 506193, Miss = 288532, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 118856
	L1D_cache_core[20]: Access = 511723, Miss = 287129, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 92373
	L1D_cache_core[21]: Access = 506713, Miss = 283952, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 60154
	L1D_cache_core[22]: Access = 509608, Miss = 289886, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 77419
	L1D_cache_core[23]: Access = 505126, Miss = 288308, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 119672
	L1D_cache_core[24]: Access = 510884, Miss = 288870, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 86928
	L1D_cache_core[25]: Access = 512088, Miss = 291158, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 150959
	L1D_cache_core[26]: Access = 524075, Miss = 292634, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 78188
	L1D_cache_core[27]: Access = 515165, Miss = 290781, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 69779
	L1D_cache_core[28]: Access = 508508, Miss = 290601, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 123463
	L1D_cache_core[29]: Access = 509477, Miss = 287965, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 91810
	L1D_cache_core[30]: Access = 508219, Miss = 289781, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 102218
	L1D_cache_core[31]: Access = 501036, Miss = 285706, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 93915
	L1D_cache_core[32]: Access = 512035, Miss = 283059, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 49916
	L1D_cache_core[33]: Access = 510219, Miss = 285702, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 76692
	L1D_cache_core[34]: Access = 511708, Miss = 289498, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 78460
	L1D_cache_core[35]: Access = 513136, Miss = 287964, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 60744
	L1D_cache_core[36]: Access = 508420, Miss = 282932, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 56084
	L1D_cache_core[37]: Access = 506268, Miss = 286533, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 70928
	L1D_cache_core[38]: Access = 513762, Miss = 287928, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 63498
	L1D_cache_core[39]: Access = 508164, Miss = 289993, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 115983
	L1D_total_cache_accesses = 20420298
	L1D_total_cache_misses = 11511869
	L1D_total_cache_miss_rate = 0.5637
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3330193
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 4126848
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8228094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6673868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2744895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1646238
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4121728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 680335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3169609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 585298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 22154
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18940020
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16548200
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4126848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3872098
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18959309

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2744895
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 585298
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7077, 6459, 6658, 6888, 6423, 7830, 6703, 7159, 6780, 7098, 6898, 7819, 6849, 6877, 6902, 6632, 7197, 7384, 7064, 6613, 6758, 6870, 6922, 6348, 6895, 7060, 6956, 7223, 7142, 7251, 7471, 7024, 7208, 6982, 7121, 7063, 6908, 6404, 7209, 7001, 7590, 6717, 7146, 6931, 6606, 6474, 6396, 6699, 7271, 6953, 6945, 7347, 6886, 6823, 7035, 7167, 6837, 7021, 6896, 7375, 7096, 6754, 7084, 6920, 
gpgpu_n_tot_thrd_icount = 1130205600
gpgpu_n_tot_w_icount = 35318925
gpgpu_n_stall_shd_mem = 15791642
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8033067
gpgpu_n_mem_write_global = 3872098
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 41791875
gpgpu_n_store_insn = 8861373
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 132059136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2400857
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13265445
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10446528	W0_Idle:15681736	W0_Scoreboard:177486771	W1:6437437	W2:3187132	W3:2161972	W4:1713755	W5:1344296	W6:1024271	W7:768223	W8:585877	W9:513499	W10:518489	W11:550138	W12:607199	W13:626570	W14:613194	W15:534899	W16:422305	W17:291441	W18:180755	W19:99300	W20:43874	W21:20045	W22:5879	W23:1293	W24:400	W25:115	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13066504
single_issue_nums: WS0:8832717	WS1:8825267	WS2:8835999	WS3:8824942	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64264536 {8:8033067,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 154883920 {40:3872098,}
traffic_breakdown_coretomem[INST_ACC_R] = 3840 {8:480,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 321322680 {40:8033067,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30976784 {8:3872098,}
traffic_breakdown_memtocore[INST_ACC_R] = 76800 {40:1920,}
maxmflatency = 11678 
max_icnt2mem_latency = 9739 
maxmrqlatency = 3777 
max_icnt2sh_latency = 1399 
averagemflatency = 880 
avg_icnt2mem_latency = 365 
avg_mrq_latency = 151 
avg_icnt2sh_latency = 174 
mrq_lat_table:255673 	460807 	155274 	152598 	217967 	584186 	600354 	751220 	684755 	200392 	6818 	215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2591050 	2439964 	3071746 	2982873 	702261 	97426 	20005 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	240 	1261700 	1802457 	1106329 	1225001 	1733548 	2161082 	1779233 	541061 	232603 	61354 	1117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2653023 	2193660 	1082574 	960403 	938890 	1103227 	1444923 	1369028 	159597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	338 	273 	378 	385 	148 	28 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        65        67        64        64        64        64        64        64        64        64        64        65        64 
dram[1]:        64        64        64        64        64        65        64        64        64        65        64        64        64        64        64        64 
dram[2]:        64        64        64        64        68        68        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        66        64        65        66        64        64        64        64        64        64        64        64        64        65 
dram[4]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        65        64        64        64        67        68        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        66        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        65        64        65        65        65        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        67        67        64        64        64        64        64        64        64        64        64        64 
dram[10]:        65        64        64        64        65        66        58        64        64        64        64        64        64        64        66        64 
dram[11]:        64        65        64        64        67        64        60        64        64        64        64        64        64        64        64        64 
dram[12]:        65        64        65        64        64        68        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        67        65        64        64        64        64        64        65        64        64        64        64 
dram[14]:        64        64        64        64        65        66        64        64        64        64        64        64        64        65        64        64 
dram[15]:        64        64        65        64        67        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        65        64        65        65        64        64        64        64        64        64        64        65        64        65        64 
dram[17]:        64        64        64        64        65        65        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        65        64        64        66        65        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        65        64        64        64        64        64        64        65        64        64        64        64        64 
dram[20]:        64        64        64        64        66        64        64        64        64        64        64        65        64        64        64        64 
dram[21]:        65        64        64        64        66        65        64        64        64        64        64        64        64        69        64        64 
dram[22]:        64        64        64        64        65        66        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        66        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        66        64        64        64        64        64        64        64        64        64        65        64 
dram[25]:        64        64        64        64        65        64        64        64        64        64        64        64        64        65        64        64 
dram[26]:        64        64        64        65        64        68        64        64        64        64        64        65        65        64        64        64 
dram[27]:        64        64        65        64        65        65        64        64        64        64        64        64        64        64        65        64 
dram[28]:        65        64        64        65        64        64        64        64        64        64        64        64        64        64        65        64 
dram[29]:        64        64        64        64        66        64        64        64        64        64        64        65        64        64        64        64 
dram[30]:        64        64        64        64        66        64        64        64        64        64        64        64        64        65        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
maximum service time to same row:
dram[0]:     13767      9520     17490     13809     11720     23387     12427     12458     15214     14045     23902     16996     14279      9263     14237      7876 
dram[1]:     11075      9276     17048     13764     11296     13596      9100     15594     18191      9502     16183     15994     10361     21267      9195     10546 
dram[2]:     10822     14776     11978     10595     13820     12711     16389     12684     11133     10305     16563     16599     11655     12888      9423      8790 
dram[3]:      8819      8999     17460     11301     18263     16130     12364     12015     14667     20173     14997      9841      9776      9959      9171      8085 
dram[4]:     14872     13850     14097     10357     14041     15570      9988     17157     24272     24984     15216     18767     11099     12597     16734      9493 
dram[5]:     11094     12225      8649     17212     14588     16018     11564     12505     25701     14841     10089      8902     10005      8844     11394     11846 
dram[6]:      8896      8630     13487      8982     16318      9198     16404      9313     16272     11220     14055      8830     13672      9722      7970     16171 
dram[7]:      7810     10541     14967      7318      6961      9836     20988     15542     19581     14492     14877     13600      9588     13564      7610      9277 
dram[8]:     13110      8153     17375     13679     13245     16797     12836     16226     14069     15981     10482     17847     10352     19634     15535      8080 
dram[9]:      9203     13903     11326      9592     14945      9029     11871     12280     10802     15751     11627      9913     11515     10430      8605      8633 
dram[10]:     15733      9639      8544     15120     16898     23855     12783     15628     16647     18421     11991      8528     10345      8931     13494     12181 
dram[11]:     13802     13090     20430      9840     15771     15363     13798     15629     17095     21572     10991      9849     13630     13166      6201     16402 
dram[12]:     15683     14372     14941      9978      6740     19124     13472     18049     11693     16600      9998     11689     17892     14483      9971     10612 
dram[13]:     10506     10756     14559     21300     16123     12988     28639     15898     11088     17375     17063     14974     10388     16445     10415      8456 
dram[14]:     14676     16148     11605     12590      8560      9960      9415     12704      9217     24997     13351     17439     10731      9901     14613     11849 
dram[15]:     13250      9644     19623      7719      9105     23778     15582     16545     20880     21814     19242     17518      7986      9312      9817      8682 
dram[16]:     10545      9067      9265     12949     21013     13877     12943     13392     10096     15844     10636     10649     13211      9938      9892      9078 
dram[17]:      8304     11830     14299      7714     15558      8005     16255     14571     18221     12025      8386      9355     11870      9655      9396     11342 
dram[18]:     10286     16254      9235     10605     12441      8797     10829     14461     18453     10767     10051     11333      7585      9442     18784      9641 
dram[19]:     13811      8661      7186     13080     15448     16785     11046     13518     15150     18766     24529     16038      9957     13394     15786     14690 
dram[20]:      8591     16396     16475     14491     15337     18535     16195     12472     16269     11590      9404     16380     11017     10250      7245     12220 
dram[21]:      8084      8215      8439     14378     13868     22828     12246     16232     16418     11273     16631     16765     13873     15954     13608     14043 
dram[22]:     12707     12669     11301      7659     10589     14968     12219     19540     11226     14707     14857      9332     17174     10921      8410     11077 
dram[23]:     12959      9133     12564      7562     18292      9127     15685     21417     15156     11302      9437      9103      8237     12916     16195      9870 
dram[24]:     14509      9276      9870     10256     22316     12910     10131     14882     10384     10404     15928     17914     10651      9632      8617      8518 
dram[25]:     12871     10816     16284     10283     16219      7561     12428     20489     16107     20605     14528     10204     11591     10503      8177      9131 
dram[26]:     10750     12521     13100     13026     16173      9284     16446     14616     10986     12832     12605     14573     11217      9887      5802      9394 
dram[27]:     15625     13060     14312     13732     14996     16166     13114      7960     13014     14557     12937     12702      9810     10760      8716     10556 
dram[28]:      9934      8338      9172     17015     11422     16849     14713     16275     16905     15380     15702     17526      8281      7501     11838      6236 
dram[29]:      8097     14358     10949      9332     11312     14532     13834     18915     24731     17533     10965     15199      8300      9075      6825     14262 
dram[30]:     10431      8273      8819     14072     13904     10873     12634     13360     10207     15984     10658      8665      7953     12185      9696     10776 
dram[31]:     13668     12739     14054     14266     10883     17020     18744     15523     15169     17465     15084     10479     12981      7809     10961     11165 
average row accesses per activate:
dram[0]:  2.814741  2.773739  2.778649  2.798273  2.832058  2.848006  2.746054  2.811517  2.782121  2.798077  2.851323  2.791695  2.775186  2.811677  2.721733  2.782888 
dram[1]:  2.831621  2.787709  2.836313  2.784689  2.813017  2.852553  2.717599  2.732341  2.743307  2.804853  2.754595  2.734558  2.754958  2.792339  2.799663  2.750166 
dram[2]:  2.818365  2.802552  2.804201  2.823836  2.791503  2.875181  2.775461  2.765138  2.788579  2.827828  2.788287  2.782353  2.708995  2.768595  2.799194  2.832756 
dram[3]:  2.717391  2.734540  2.800343  2.867585  2.795782  2.924779  2.822552  2.764438  2.712247  2.836105  2.734010  2.836964  2.727787  2.831284  2.741252  2.772557 
dram[4]:  2.762521  2.739058  2.734805  2.785814  2.882244  2.849798  2.783574  2.814128  2.726198  2.762643  2.843009  2.735926  2.776079  2.738569  2.703367  2.735605 
dram[5]:  2.768814  2.729160  2.790795  2.855009  2.810465  2.849263  2.713784  2.752254  2.778521  2.831802  2.741615  2.802966  2.756282  2.710625  2.755774  2.731216 
dram[6]:  2.723973  2.807108  2.751599  2.856827  2.797824  2.842852  2.741155  2.764016  2.792653  2.848208  2.784896  2.833393  2.724638  2.756486  2.728930  2.721436 
dram[7]:  2.818214  2.748133  2.829162  2.802154  2.817124  2.841946  2.792593  2.710176  2.764037  2.798387  2.757650  2.743830  2.747829  2.794981  2.718343  2.702536 
dram[8]:  2.772497  2.819972  2.831412  2.823208  2.788717  2.813081  2.756497  2.751648  2.766737  2.852761  2.782380  2.753943  2.744178  2.780764  2.805860  2.701379 
dram[9]:  2.792721  2.839917  2.782097  2.845308  2.881465  2.815769  2.719700  2.741361  2.694397  2.823933  2.754007  2.792231  2.754763  2.804471  2.756379  2.771942 
dram[10]:  2.740060  2.753108  2.849261  2.857301  2.832451  2.855223  2.763206  2.753813  2.730994  2.838989  2.804124  2.778365  2.707703  2.744813  2.823467  2.839886 
dram[11]:  2.796451  2.745178  2.822748  2.765022  2.889273  2.902825  2.718077  2.814402  2.796323  2.778955  2.689047  2.760228  2.767377  2.744338  2.722779  2.769340 
dram[12]:  2.778468  2.759092  2.809624  2.831752  2.817333  2.920000  2.698951  2.706314  2.800561  2.773454  2.732924  2.713250  2.719623  2.741771  2.782935  2.792606 
dram[13]:  2.782594  2.783038  2.856118  2.807024  2.829537  2.826851  2.651123  2.719681  2.769019  2.827942  2.744234  2.795471  2.745899  2.856682  2.782834  2.740884 
dram[14]:  2.732817  2.735304  2.794973  2.852302  2.934134  2.810307  2.773124  2.738069  2.783577  2.794200  2.823197  2.770434  2.754296  2.778666  2.773301  2.744498 
dram[15]:  2.799791  2.824880  2.755736  2.807165  2.865363  2.912524  2.767138  2.759687  2.759669  2.781195  2.759155  2.750523  2.789328  2.779367  2.789195  2.742584 
dram[16]:  2.749745  2.773922  2.766762  2.768871  2.907563  2.839820  2.744408  2.782834  2.738478  2.731190  2.747051  2.752407  2.730349  2.772617  2.689573  2.759745 
dram[17]:  2.754272  2.789200  2.782192  2.856110  2.897242  2.861341  2.686525  2.768978  2.747343  2.731338  2.719190  2.744429  2.760139  2.758501  2.720452  2.718945 
dram[18]:  2.826976  2.772113  2.818020  2.880450  2.899051  2.895318  2.731900  2.788917  2.839154  2.793789  2.759775  2.755563  2.712255  2.714576  2.744074  2.792253 
dram[19]:  2.784689  2.764825  2.824080  2.860791  2.860942  2.890741  2.869598  2.793803  2.813781  2.783099  2.786233  2.753968  2.798964  2.738540  2.754362  2.715925 
dram[20]:  2.733927  2.848128  2.781381  2.809765  2.820873  2.870522  2.736578  2.821883  2.738952  2.731405  2.724290  2.804208  2.758727  2.727868  2.743285  2.703551 
dram[21]:  2.762252  2.756147  2.742111  2.835022  2.874448  2.880755  2.813625  2.725009  2.798623  2.795789  2.806212  2.727555  2.710953  2.777004  2.745348  2.733356 
dram[22]:  2.797189  2.777552  2.772872  2.814045  2.852865  2.864092  2.752603  2.779104  2.730756  2.827353  2.815049  2.764029  2.792194  2.735164  2.719566  2.684247 
dram[23]:  2.782638  2.730268  2.847818  2.804257  2.842239  2.821109  2.749559  2.769231  2.723426  2.748991  2.760274  2.763922  2.661852  2.737650  2.739960  2.725212 
dram[24]:  2.748165  2.777591  2.780711  2.786921  2.861544  2.875513  2.715474  2.742210  2.789858  2.777512  2.708390  2.778503  2.722746  2.703803  2.749128  2.788015 
dram[25]:  2.751849  2.748668  2.777739  2.820290  2.826692  2.878232  2.805125  2.798545  2.787256  2.720573  2.708247  2.771537  2.733060  2.747178  2.770884  2.792531 
dram[26]:  2.766159  2.797579  2.752954  2.858777  2.908744  2.856927  2.808840  2.692822  2.740398  2.834962  2.725456  2.792825  2.789345  2.738503  2.799023  2.779487 
dram[27]:  2.763293  2.786004  2.832969  2.739692  2.842938  2.822940  2.763696  2.702779  2.802297  2.774809  2.753052  2.767931  2.739190  2.742188  2.727616  2.768313 
dram[28]:  2.768744  2.790915  2.820697  2.879898  2.924463  2.858571  2.773260  2.728699  2.837676  2.786131  2.826861  2.749129  2.772743  2.774084  2.740590  2.706914 
dram[29]:  2.764135  2.782349  2.915694  2.809758  2.790990  2.834829  2.773396  2.791770  2.776397  2.762958  2.716295  2.735163  2.800067  2.754357  2.721789  2.747212 
dram[30]:  2.794286  2.761905  2.817923  2.876757  2.824180  2.892736  2.765575  2.819273  2.817243  2.811054  2.771875  2.824234  2.773483  2.735265  2.758042  2.778162 
dram[31]:  2.759448  2.825397  2.815369  2.828905  2.815980  2.847716  2.749912  2.779558  2.739786  2.765508  2.731707  2.845523  2.763618  2.784667  2.811301  2.666999 
average row locality = 4070259/1463541 = 2.781104
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6739      6761      6663      6599      6406      6550      6373      6361      6495      6448      6560      6482      6529      6639      6384      6581 
dram[1]:      6804      6788      6541      6662      6450      6652      6434      6333      6538      6518      6448      6500      6476      6552      6608      6572 
dram[2]:      6697      6660      6753      6661      6467      6582      6615      6334      6562      6765      6573      6420      6496      6642      6641      6500 
dram[3]:      6634      6588      6564      6622      6580      6551      6462      6386      6469      6541      6433      6417      6501      6632      6454      6496 
dram[4]:      6632      6486      6489      6528      6375      6373      6395      6357      6401      6538      6614      6387      6465      6522      6362      6352 
dram[5]:      6522      6475      6472      6384      6364      6198      6212      6149      6292      6375      6368      6280      6337      6261      6448      6347 
dram[6]:      6335      6461      6211      6313      6133      6289      6123      6111      6285      6459      6203      6335      6244      6319      6242      6255 
dram[7]:      6390      6413      6313      6333      6149      6208      6118      6039      6140      6334      6275      6299      6240      6232      6289      6274 
dram[8]:      6562      6498      6349      6298      6243      6283      6258      6067      6323      6289      6331      6270      6281      6221      6335      6214 
dram[9]:      6389      6538      6324      6292      6330      6107      6123      6151      6253      6243      6282      6292      6285      6232      6250      6258 
dram[10]:      6520      6359      6450      6289      6200      6113      6142      6071      6235      6215      6294      6318      6345      6273      6293      6304 
dram[11]:      6458      6437      6406      6225      6194      6337      6125      6123      6305      6288      6281      6151      6284      6350      6217      6224 
dram[12]:      6424      6558      6448      6277      6206      6348      6180      5914      6361      6315      6349      6287      6389      6365      6471      6311 
dram[13]:      6607      6528      6467      6328      6372      6194      6166      6029      6402      6315      6307      6170      6461      6360      6431      6194 
dram[14]:      6453      6463      6233      6253      6280      6304      6172      6005      6344      6352      6384      6212      6357      6345      6267      6352 
dram[15]:      6424      6585      6311      6507      6278      6268      6224      6235      6391      6320      6258      6247      6359      6489      6306      6396 
dram[16]:      6475      6573      6265      6207      6265      6268      6046      6060      6203      6333      6279      6346      6296      6358      6219      6118 
dram[17]:      6400      6429      6308      6422      6324      6257      6079      6093      6355      6335      6283      6254      6295      6307      6302      6192 
dram[18]:      6648      6579      6427      6454      6300      6322      6110      6189      6403      6382      6305      6311      6347      6313      6335      6244 
dram[19]:      6510      6524      6549      6465      6188      6436      6246      6310      6327      6298      6426      6364      6473      6387      6339      6387 
dram[20]:      6594      6560      6473      6375      6259      6329      6154      6271      6316      6292      6403      6254      6367      6249      6353      6203 
dram[21]:      6586      6463      6502      6368      6417      6308      6444      6144      6435      6294      6303      6285      6325      6288      6299      6220 
dram[22]:      6674      6537      6377      6395      6362      6360      6256      6174      6384      6322      6378      6309      6478      6387      6403      6240 
dram[23]:      6638      6687      6419      6466      6448      6533      6261      6245      6302      6477      6439      6460      6416      6474      6554      6412 
dram[24]:      6555      6601      6381      6303      6571      6356      6042      6221      6398      6471      6366      6472      6384      6435      6297      6342 
dram[25]:      6487      6584      6420      6364      6217      6319      6302      6192      6382      6311      6207      6422      6325      6328      6378      6449 
dram[26]:      6521      6631      6401      6490      6303      6233      6163      6199      6336      6455      6191      6306      6363      6409      6348      6432 
dram[27]:      6417      6555      6326      6318      6217      6272      6079      6159      6422      6339      6259      6375      6362      6429      6328      6443 
dram[28]:      6592      6661      6368      6495      6310      6367      6141      6148      6373      6444      6296      6276      6414      6479      6410      6387 
dram[29]:      6636      6705      6481      6500      6199      6538      6207      6302      6348      6372      6308      6297      6551      6507      6388      6507 
dram[30]:      6654      6679      6403      6496      6324      6302      6303      6237      6264      6465      6351      6353      6467      6582      6390      6377 
dram[31]:      6646      6698      6616      6502      6431      6492      6297      6306      6444      6458      6494      6355      6620      6622      6518      6376 
total dram reads = 3262909
bank skew: 6804/5914 = 1.15
chip skew: 105368/100046 = 1.05
number of total write accesses:
dram[0]:      1739      1710      1484      1502      1368      1376      1456      1500      1690      1700      1629      1653      1680      1692      1656      1648 
dram[1]:      1739      1695      1551      1486      1373      1338      1534      1558      1659      1689      1645      1690      1720      1758      1693      1695 
dram[2]:      1682      1686      1525      1466      1352      1365      1506      1566      1642      1710      1711      1621      1696      1733      1695      1681 
dram[3]:      1741      1725      1599      1499      1374      1381      1523      1512      1703      1644      1646      1657      1696      1658      1693      1647 
dram[4]:      1697      1712      1565      1484      1384      1387      1502      1531      1674      1656      1662      1632      1705      1743      1667      1677 
dram[5]:      1646      1677      1532      1453      1317      1344      1506      1483      1599      1639      1643      1658      1670      1673      1665      1650 
dram[6]:      1619      1674      1532      1449      1326      1327      1470      1432      1621      1647      1578      1590      1652      1650      1691      1629 
dram[7]:      1656      1683      1487      1471      1353      1326      1422      1498      1638      1647      1565      1595      1671      1675      1654      1612 
dram[8]:      1664      1663      1511      1463      1320      1287      1485      1445      1612      1616      1596      1587      1614      1643      1614      1620 
dram[9]:      1668      1658      1477      1470      1303      1321      1484      1544      1585      1568      1622      1543      1668      1671      1636      1606 
dram[10]:      1681      1614      1451      1460      1289      1322      1443      1513      1704      1649      1594      1567      1705      1665      1672      1642 
dram[11]:      1579      1675      1461      1506      1321      1370      1453      1459      1603      1582      1649      1608      1639      1647      1660      1616 
dram[12]:      1628      1711      1551      1482      1336      1317      1539      1458      1629      1667      1653      1576      1691      1715      1683      1620 
dram[13]:      1674      1643      1493      1425      1330      1365      1509      1461      1642      1640      1665      1607      1741      1613      1642      1623 
dram[14]:      1658      1680      1551      1491      1293      1385      1443      1511      1656      1645      1600      1584      1658      1652      1648      1629 
dram[15]:      1631      1658      1496      1485      1341      1290      1405      1528      1601      1637      1578      1636      1691      1674      1593      1648 
dram[16]:      1601      1660      1493      1496      1347      1320      1438      1462      1640      1653      1638      1658      1693      1641      1648      1670 
dram[17]:      1659      1629      1535      1478      1345      1337      1497      1494      1659      1605      1638      1628      1668      1643      1639      1644 
dram[18]:      1652      1632      1486      1473      1339      1284      1512      1461      1646      1625      1530      1614      1665      1695      1653      1686 
dram[19]:      1638      1682      1590      1488      1342      1369      1456      1535      1636      1606      1629      1617      1630      1678      1712      1663 
dram[20]:      1698      1654      1504      1394      1363      1364      1492      1492      1679      1640      1650      1609      1694      1670      1715      1640 
dram[21]:      1756      1720      1579      1468      1390      1326      1527      1516      1695      1674      1647      1614      1694      1682      1668      1663 
dram[22]:      1684      1679      1473      1459      1355      1353      1410      1513      1669      1637      1628      1621      1678      1679      1617      1598 
dram[23]:      1696      1684      1478      1571      1371      1352      1534      1531      1615      1693      1621      1630      1692      1728      1633      1641 
dram[24]:      1684      1679      1519      1453      1324      1359      1469      1523      1634      1656      1640      1619      1708      1671      1582      1707 
dram[25]:      1697      1673      1516      1420      1302      1363      1471      1504      1623      1663      1674      1621      1661      1702      1616      1627 
dram[26]:      1653      1689      1522      1506      1315      1335      1463      1454      1655      1670      1582      1634      1595      1749      1674      1698 
dram[27]:      1638      1686      1442      1523      1331      1333      1488      1525      1629      1658      1634      1652      1620      1644      1623      1682 
dram[28]:      1717      1695      1482      1442      1317      1354      1430      1506      1686      1672      1639      1614      1663      1699      1672      1639 
dram[29]:      1626      1681      1508      1505      1359      1357      1528      1568      1698      1624      1610      1676      1768      1712      1644      1622 
dram[30]:      1659      1731      1521      1487      1338      1384      1554      1516      1644      1673      1632      1665      1712      1725      1669      1663 
dram[31]:      1751      1668      1481      1484      1358      1362      1510      1499      1737      1656      1682      1621      1751      1732      1691      1657 
total dram writes = 807350
bank skew: 1768/1284 = 1.38
chip skew: 25823/24740 = 1.04
average mf latency per bank:
dram[0]:       2651      2546      2650      2581      2629      2535      2293      2202      2511      2483      2651      2548      2687      2590      2681      2625
dram[1]:       2657      2955      2714      2955      2696      2940      2353      2570      2633      2850      2697      2921      2707      2978      2645      3002
dram[2]:       2801      2661      2781      2683      2776      2569      2387      2291      2705      2541      2792      2710      2837      2633      2833      2712
dram[3]:       2611      2692      2605      2654      2542      2601      2258      2275      2490      2592      2613      2709      2634      2688      2635      2726
dram[4]:       2684      2675      2668      2670      2622      2582      2338      2306      2598      2568      2724      2659      2739      2669      2720      2614
dram[5]:       2538      2528      2551      2587      2486      2538      2204      2223      2498      2527      2501      2560      2521      2570      2527      2540
dram[6]:       2487      2519      2502      2535      2458      2483      2194      2223      2389      2458      2506      2572      2486      2556      2481      2561
dram[7]:       2448      2456      2441      2465      2404      2438      2168      2162      2404      2418      2474      2512      2485      2505      2449      2484
dram[8]:       2570      2422      2584      2424      2544      2349      2270      2133      2557      2353      2613      2471      2705      2486      2632      2450
dram[9]:       2437      2377      2414      2367      2366      2345      2047      2048      2332      2351      2416      2398      2428      2468      2437      2409
dram[10]:       2563      2673      2624      2701      2532      2693      2229      2321      2482      2651      2577      2717      2561      2754      2589      2710
dram[11]:       2508      2520      2520      2527      2467      2416      2161      2205      2422      2516      2505      2619      2511      2566      2501      2598
dram[12]:       2518      2305      2484      2380      2478      2321      2191      2013      2412      2268      2493      2374      2502      2392      2497      2399
dram[13]:       2569      2458      2630      2486      2565      2443      2235      2127      2542      2438      2623      2523      2646      2532      2633      2571
dram[14]:       2538      2341      2555      2367      2501      2341      2279      2074      2451      2287      2576      2389      2629      2372      2595      2383
dram[15]:       2570      2491      2595      2491      2556      2526      2347      2206      2493      2462      2591      2513      2584      2517      2618      2507
dram[16]:       2449      2435      2453      2483      2419      2435      2176      2177      2375      2376      2456      2458      2453      2486      2476      2524
dram[17]:       2344      2414      2335      2475      2255      2420      2012      2157      2223      2382      2325      2444      2336      2469      2338      2452
dram[18]:       2536      2577      2585      2585      2500      2542      2225      2267      2424      2487      2589      2643      2625      2613      2541      2684
dram[19]:       2646      2639      2641      2603      2688      2553      2305      2278      2577      2623      2623      2651      2675      2659      2608      2650
dram[20]:       2513      2352      2513      2404      2519      2366      2233      2052      2465      2291      2537      2379      2525      2388      2523      2370
dram[21]:       2872      2373      2849      2433      2814      2394      2452      2125      2808      2414      2912      2427      2842      2489      2891      2428
dram[22]:       2589      2294      2591      2331      2538      2296      2219      2064      2482      2305      2640      2377      2607      2376      2617      2378
dram[23]:       2743      2704      2792      2726      2760      2662      2384      2346      2702      2686      2788      2769      2761      2775      2767      2796
dram[24]:       2460      2481      2501      2545      2372      2411      2136      2127      2363      2407      2493      2490      2506      2501      2498      2493
dram[25]:       2477      2267      2467      2293      2483      2246      2149      1964      2394      2246      2436      2234      2505      2310      2472      2278
dram[26]:       2668      2547     37273      2568      2615      2544      2311      2207      2498      2510      2659      2647      2683      2650      2683      2582
dram[27]:       2504      2594      2531      2624      2503      2593      2231      2251      2444      2570      2498      2591      2580      2660      2519      2582
dram[28]:       2474      2445      2506      2451      2514      2427      2223      2182      2483      2448      2566      2581      2564      2510      2547      2511
dram[29]:       2460      2467      2496      2488      2450      2438      2157      2139      2460      2455      2525      2528      2550      2509      2507      2469
dram[30]:       2457      2525      2488      2522      2433      2531      2132      2218      2445      2502      2498      2586      2573      2578      2507      2554
dram[31]:       2709      2837      2709      2803      2674      2759      2339      2446      2671      2734      2655      2840      2764      2800      2804      2850
maximum mf latency per bank:
dram[0]:      10038     11141     10287     10779     10464     10304      9955      9430      9582      9944     10349     10659     10203     10783      9852      9682
dram[1]:       9809     10991      9975     10170      9831     10080      9124      9158      9554      9734     10568     10396      9963     10621      9560      9663
dram[2]:      10401     11660     11117     11017     10157     10742      9570      9715     10302      9918     10200     10620     10402     10872     10698      9969
dram[3]:      10400     10720     10500      9892      9966      9618      9314      8756      9678      9530      9993     10309      9830     10159     10131      9759
dram[4]:      10686     11678     10729     10194     10310      9953     10319      9453      9927      9824     10114     10284     10301     10440     10822      9441
dram[5]:      10682     11429     10812     11065     10675     10314      9906      9384     10240     10259     10330     10597     11081     10528     10403     10049
dram[6]:      10451     10560     11424     11106     10793     10225     10100     10347     10006      9965      9988     10547     11542     10666     10510      9862
dram[7]:      11356     11315     11300     10966     11657     10279     10546     10352     10300      9461     10955     10510     10768     10650     10461      9730
dram[8]:      10785     11357     11223     10942     11023     10613     10261     10646     10193      9708     10687     10548     11089     10825     10245     10651
dram[9]:      10569     11345     10934     10848     10884     10504      9794     10087      9968     10251     10676     10713      9869     10822     10014     10518
dram[10]:      10337     11491     11440     11305      9897     10506      9955     10033      9997     10284     11148     10490      9826     11274     10277     10949
dram[11]:      10645     11128     11138     11178      9837     10740      9597     10016      9785     10837     11107     10851      9890     10442     10405     10638
dram[12]:      10579     10670     10528     11328      9829      9841      9712      9466      9564     10099     10536     10670      9884     10378      9990      9855
dram[13]:      10837     10960     10537     10659      9813     10152      9438      9235      9719      9961     10475     10447      9957     10343      9711      9817
dram[14]:      11087     10643     10263     10911      9604     10378     10064     10368      9641     10137     10557     10744      9948     10850     10121      9983
dram[15]:      11082     10177     11374     11073      9975     10519      9855     10391     10299     10404     10669     10283      9932     10715     11330      9904
dram[16]:      10484     10608     10098     10921      9681     10159      9566     10211      9326      9750     10168     10126      9759     10515     10910     10175
dram[17]:      10865     10012     10631     10760      9789     10712      9642      9962      9615     10111      9859     10814      9758     10282     10520     10474
dram[18]:      11218     10149     10818     10018      9720      9844     10093      9478      9289      9888      9748     10551      9916     10389     10287     10225
dram[19]:      10730     10853     11310     11058      9614     10880     10203      9999      9373     10026      9898     11023      9532     10839      9434      9824
dram[20]:      10612     10369     10851     10398      9781      9990     10078     10071      9735      9642     10614     10402      9311     10498      9674      9616
dram[21]:      10606     10340     10299     10837     10301      9874      9828      9641     10052      9488     10542     10153      9748     10588      9821      9640
dram[22]:      10660     10899     10231     10712      9845     10333      9665      9747      9266     10114     10114     10112      9512     10695     10059      9778
dram[23]:      11088     10693     10456     10565     10046     10433      9718     10011     10233     10115     10763     11619     10088     11107     10251     10244
dram[24]:      11291     10043     10603     10234      9946      9719      9671      9765     10059      9585     10489     10440     10781     10359      9539      9049
dram[25]:      10992     11078     10144     11048     10510      9874      9713      9453     10159      9382     10369     10079     10525     10420      9681      9167
dram[26]:      10823     10964     10417     11369      9909     10243      9473      9775      9773      9722     10151     10910     10350     10736      9933      9389
dram[27]:      10695     11049     10589     10678     10108     10453      9642     10052     10046      9936     10673     10186     11027     10570     10193      9177
dram[28]:      11202     11188     10563     11519      9574      9954      9422      9992      9985      9883     10397     10113     11028     10964      9687      9616
dram[29]:      10266     10298     10400      9992      9925     10133      9337      9527      9886      9357     10063      9745     10638     10174     10021      9935
dram[30]:      10778      9911     10716     10378     10358     10497      9849      9682      9893      9689     10495      9818     11119     10467      9812     10454
dram[31]:      11015     10204     11021     10693     10628     10685      9854      9940     10176      9844     10687     10335     10575     10628     10097     10255
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=253914 n_act=46540 n_pre=46524 n_ref_event=0 n_req=130053 n_rd=104570 n_rd_L2_A=0 n_write=0 n_wr_bk=55062 bw_util=0.3478
n_activity=344940 dram_eff=0.4628
bk0: 6739a 275574i bk1: 6761a 275855i bk2: 6663a 286134i bk3: 6599a 288630i bk4: 6406a 298087i bk5: 6550a 297160i bk6: 6373a 292248i bk7: 6361a 294818i bk8: 6495a 281342i bk9: 6448a 282773i bk10: 6560a 284789i bk11: 6482a 284171i bk12: 6529a 281162i bk13: 6639a 278225i bk14: 6384a 282087i bk15: 6581a 281751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642146
Row_Buffer_Locality_read = 0.735928
Row_Buffer_Locality_write = 0.257309
Bank_Level_Parallism = 8.995602
Bank_Level_Parallism_Col = 6.038641
Bank_Level_Parallism_Ready = 2.305503
write_to_read_ratio_blp_rw_average = 0.516898
GrpLevelPara = 3.031213 

BW Util details:
bwutil = 0.347821 
total_CMD = 458949 
util_bw = 159632 
Wasted_Col = 144616 
Wasted_Row = 19069 
Idle = 135632 

BW Util Bottlenecks: 
RCDc_limit = 167184 
RCDWRc_limit = 77253 
WTRc_limit = 77762 
RTWc_limit = 439857 
CCDLc_limit = 87986 
rwq = 0 
CCDLc_limit_alone = 47462 
WTRc_limit_alone = 70850 
RTWc_limit_alone = 406245 

Commands details: 
total_CMD = 458949 
n_nop = 253914 
Read = 104570 
Write = 0 
L2_Alloc = 0 
L2_WB = 55062 
n_act = 46540 
n_pre = 46524 
n_ref = 0 
n_req = 130053 
total_req = 159632 

Dual Bus Interface Util: 
issued_total_row = 93064 
issued_total_col = 159632 
Row_Bus_Util =  0.202776 
CoL_Bus_Util = 0.347821 
Either_Row_CoL_Bus_Util = 0.446749 
Issued_on_Two_Bus_Simul_Util = 0.103848 
issued_two_Eff = 0.232453 
queue_avg = 25.698788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6988
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=252551 n_act=47010 n_pre=46994 n_ref_event=0 n_req=130699 n_rd=104876 n_rd_L2_A=0 n_write=0 n_wr_bk=56002 bw_util=0.3505
n_activity=345845 dram_eff=0.4652
bk0: 6804a 275930i bk1: 6788a 276168i bk2: 6541a 288868i bk3: 6662a 287756i bk4: 6450a 299478i bk5: 6652a 298876i bk6: 6434a 285659i bk7: 6333a 284349i bk8: 6538a 280441i bk9: 6518a 285332i bk10: 6448a 283127i bk11: 6500a 278778i bk12: 6476a 279296i bk13: 6552a 279033i bk14: 6608a 281536i bk15: 6572a 278185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640319
Row_Buffer_Locality_read = 0.735068
Row_Buffer_Locality_write = 0.255509
Bank_Level_Parallism = 9.027930
Bank_Level_Parallism_Col = 6.048948
Bank_Level_Parallism_Ready = 2.305101
write_to_read_ratio_blp_rw_average = 0.514526
GrpLevelPara = 3.037695 

BW Util details:
bwutil = 0.350536 
total_CMD = 458949 
util_bw = 160878 
Wasted_Col = 144851 
Wasted_Row = 18938 
Idle = 134282 

BW Util Bottlenecks: 
RCDc_limit = 166682 
RCDWRc_limit = 77906 
WTRc_limit = 81064 
RTWc_limit = 438688 
CCDLc_limit = 89460 
rwq = 0 
CCDLc_limit_alone = 48454 
WTRc_limit_alone = 73564 
RTWc_limit_alone = 405182 

Commands details: 
total_CMD = 458949 
n_nop = 252551 
Read = 104876 
Write = 0 
L2_Alloc = 0 
L2_WB = 56002 
n_act = 47010 
n_pre = 46994 
n_ref = 0 
n_req = 130699 
total_req = 160878 

Dual Bus Interface Util: 
issued_total_row = 94004 
issued_total_col = 160878 
Row_Bus_Util =  0.204825 
CoL_Bus_Util = 0.350536 
Either_Row_CoL_Bus_Util = 0.449719 
Issued_on_Two_Bus_Simul_Util = 0.105641 
issued_two_Eff = 0.234905 
queue_avg = 26.061295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.0613
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=252720 n_act=46844 n_pre=46828 n_ref_event=0 n_req=131005 n_rd=105368 n_rd_L2_A=0 n_write=0 n_wr_bk=55474 bw_util=0.3505
n_activity=344966 dram_eff=0.4663
bk0: 6697a 277878i bk1: 6660a 279672i bk2: 6753a 285419i bk3: 6661a 291323i bk4: 6467a 296753i bk5: 6582a 296775i bk6: 6615a 288854i bk7: 6334a 288493i bk8: 6562a 286724i bk9: 6765a 279594i bk10: 6573a 276652i bk11: 6420a 286436i bk12: 6496a 278296i bk13: 6642a 277480i bk14: 6641a 280344i bk15: 6500a 281348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642426
Row_Buffer_Locality_read = 0.736628
Row_Buffer_Locality_write = 0.255256
Bank_Level_Parallism = 9.013189
Bank_Level_Parallism_Col = 6.044513
Bank_Level_Parallism_Ready = 2.304535
write_to_read_ratio_blp_rw_average = 0.514324
GrpLevelPara = 3.040095 

BW Util details:
bwutil = 0.350457 
total_CMD = 458949 
util_bw = 160842 
Wasted_Col = 143905 
Wasted_Row = 19461 
Idle = 134741 

BW Util Bottlenecks: 
RCDc_limit = 165685 
RCDWRc_limit = 77112 
WTRc_limit = 79932 
RTWc_limit = 436912 
CCDLc_limit = 88180 
rwq = 0 
CCDLc_limit_alone = 48376 
WTRc_limit_alone = 72673 
RTWc_limit_alone = 404367 

Commands details: 
total_CMD = 458949 
n_nop = 252720 
Read = 105368 
Write = 0 
L2_Alloc = 0 
L2_WB = 55474 
n_act = 46844 
n_pre = 46828 
n_ref = 0 
n_req = 131005 
total_req = 160842 

Dual Bus Interface Util: 
issued_total_row = 93672 
issued_total_col = 160842 
Row_Bus_Util =  0.204101 
CoL_Bus_Util = 0.350457 
Either_Row_CoL_Bus_Util = 0.449351 
Issued_on_Two_Bus_Simul_Util = 0.105208 
issued_two_Eff = 0.234133 
queue_avg = 25.906040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.906
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=253725 n_act=46654 n_pre=46638 n_ref_event=0 n_req=130028 n_rd=104330 n_rd_L2_A=0 n_write=0 n_wr_bk=55649 bw_util=0.3486
n_activity=345947 dram_eff=0.4624
bk0: 6634a 276050i bk1: 6588a 278152i bk2: 6564a 285189i bk3: 6622a 292692i bk4: 6580a 297313i bk5: 6551a 298815i bk6: 6462a 290220i bk7: 6386a 289527i bk8: 6469a 279968i bk9: 6541a 284575i bk10: 6433a 284348i bk11: 6417a 285770i bk12: 6501a 280206i bk13: 6632a 282823i bk14: 6454a 280018i bk15: 6496a 283651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641200
Row_Buffer_Locality_read = 0.735963
Row_Buffer_Locality_write = 0.256479
Bank_Level_Parallism = 8.956834
Bank_Level_Parallism_Col = 6.009971
Bank_Level_Parallism_Ready = 2.310635
write_to_read_ratio_blp_rw_average = 0.516086
GrpLevelPara = 3.030413 

BW Util details:
bwutil = 0.348577 
total_CMD = 458949 
util_bw = 159979 
Wasted_Col = 144684 
Wasted_Row = 19547 
Idle = 134739 

BW Util Bottlenecks: 
RCDc_limit = 165975 
RCDWRc_limit = 77350 
WTRc_limit = 78555 
RTWc_limit = 434520 
CCDLc_limit = 88741 
rwq = 0 
CCDLc_limit_alone = 48105 
WTRc_limit_alone = 71549 
RTWc_limit_alone = 400890 

Commands details: 
total_CMD = 458949 
n_nop = 253725 
Read = 104330 
Write = 0 
L2_Alloc = 0 
L2_WB = 55649 
n_act = 46654 
n_pre = 46638 
n_ref = 0 
n_req = 130028 
total_req = 159979 

Dual Bus Interface Util: 
issued_total_row = 93292 
issued_total_col = 159979 
Row_Bus_Util =  0.203273 
CoL_Bus_Util = 0.348577 
Either_Row_CoL_Bus_Util = 0.447161 
Issued_on_Two_Bus_Simul_Util = 0.104689 
issued_two_Eff = 0.234120 
queue_avg = 25.804148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8041
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=254160 n_act=46520 n_pre=46504 n_ref_event=0 n_req=128954 n_rd=103276 n_rd_L2_A=0 n_write=0 n_wr_bk=55649 bw_util=0.3463
n_activity=343647 dram_eff=0.4625
bk0: 6632a 279466i bk1: 6486a 282184i bk2: 6489a 285584i bk3: 6528a 291336i bk4: 6375a 302760i bk5: 6373a 303525i bk6: 6395a 293576i bk7: 6357a 294806i bk8: 6401a 283271i bk9: 6538a 283954i bk10: 6614a 282658i bk11: 6387a 288871i bk12: 6465a 280376i bk13: 6522a 277534i bk14: 6362a 283319i bk15: 6352a 282280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639251
Row_Buffer_Locality_read = 0.736270
Row_Buffer_Locality_write = 0.249046
Bank_Level_Parallism = 8.896607
Bank_Level_Parallism_Col = 5.946456
Bank_Level_Parallism_Ready = 2.270587
write_to_read_ratio_blp_rw_average = 0.515798
GrpLevelPara = 3.017254 

BW Util details:
bwutil = 0.346280 
total_CMD = 458949 
util_bw = 158925 
Wasted_Col = 145770 
Wasted_Row = 18646 
Idle = 135608 

BW Util Bottlenecks: 
RCDc_limit = 166293 
RCDWRc_limit = 78786 
WTRc_limit = 83213 
RTWc_limit = 428117 
CCDLc_limit = 89625 
rwq = 0 
CCDLc_limit_alone = 49104 
WTRc_limit_alone = 75459 
RTWc_limit_alone = 395350 

Commands details: 
total_CMD = 458949 
n_nop = 254160 
Read = 103276 
Write = 0 
L2_Alloc = 0 
L2_WB = 55649 
n_act = 46520 
n_pre = 46504 
n_ref = 0 
n_req = 128954 
total_req = 158925 

Dual Bus Interface Util: 
issued_total_row = 93024 
issued_total_col = 158925 
Row_Bus_Util =  0.202689 
CoL_Bus_Util = 0.346280 
Either_Row_CoL_Bus_Util = 0.446213 
Issued_on_Two_Bus_Simul_Util = 0.102757 
issued_two_Eff = 0.230286 
queue_avg = 24.954630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9546
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=257114 n_act=45675 n_pre=45659 n_ref_event=0 n_req=126639 n_rd=101484 n_rd_L2_A=0 n_write=0 n_wr_bk=55085 bw_util=0.3411
n_activity=345724 dram_eff=0.4529
bk0: 6522a 285135i bk1: 6475a 284677i bk2: 6472a 290782i bk3: 6384a 297827i bk4: 6364a 303334i bk5: 6198a 308502i bk6: 6212a 293913i bk7: 6149a 295828i bk8: 6292a 292753i bk9: 6375a 288408i bk10: 6368a 286716i bk11: 6280a 288507i bk12: 6337a 286413i bk13: 6261a 286156i bk14: 6448a 287232i bk15: 6347a 286525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639329
Row_Buffer_Locality_read = 0.736126
Row_Buffer_Locality_write = 0.248817
Bank_Level_Parallism = 8.659151
Bank_Level_Parallism_Col = 5.833835
Bank_Level_Parallism_Ready = 2.301426
write_to_read_ratio_blp_rw_average = 0.511697
GrpLevelPara = 2.975744 

BW Util details:
bwutil = 0.341147 
total_CMD = 458949 
util_bw = 156569 
Wasted_Col = 146623 
Wasted_Row = 20987 
Idle = 134770 

BW Util Bottlenecks: 
RCDc_limit = 164852 
RCDWRc_limit = 77855 
WTRc_limit = 77253 
RTWc_limit = 415119 
CCDLc_limit = 85069 
rwq = 0 
CCDLc_limit_alone = 46944 
WTRc_limit_alone = 70376 
RTWc_limit_alone = 383871 

Commands details: 
total_CMD = 458949 
n_nop = 257114 
Read = 101484 
Write = 0 
L2_Alloc = 0 
L2_WB = 55085 
n_act = 45675 
n_pre = 45659 
n_ref = 0 
n_req = 126639 
total_req = 156569 

Dual Bus Interface Util: 
issued_total_row = 91334 
issued_total_col = 156569 
Row_Bus_Util =  0.199007 
CoL_Bus_Util = 0.341147 
Either_Row_CoL_Bus_Util = 0.439777 
Issued_on_Two_Bus_Simul_Util = 0.100377 
issued_two_Eff = 0.228246 
queue_avg = 23.999836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9998
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=258901 n_act=45054 n_pre=45038 n_ref_event=0 n_req=125205 n_rd=100318 n_rd_L2_A=0 n_write=0 n_wr_bk=54554 bw_util=0.3374
n_activity=344569 dram_eff=0.4495
bk0: 6335a 289692i bk1: 6461a 288360i bk2: 6211a 293324i bk3: 6313a 299541i bk4: 6133a 307060i bk5: 6289a 305165i bk6: 6123a 299550i bk7: 6111a 302544i bk8: 6285a 292933i bk9: 6459a 289972i bk10: 6203a 294061i bk11: 6335a 292004i bk12: 6244a 287197i bk13: 6319a 286057i bk14: 6242a 285894i bk15: 6255a 288388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640158
Row_Buffer_Locality_read = 0.736917
Row_Buffer_Locality_write = 0.250131
Bank_Level_Parallism = 8.563111
Bank_Level_Parallism_Col = 5.781825
Bank_Level_Parallism_Ready = 2.293023
write_to_read_ratio_blp_rw_average = 0.511902
GrpLevelPara = 2.951167 

BW Util details:
bwutil = 0.337449 
total_CMD = 458949 
util_bw = 154872 
Wasted_Col = 147818 
Wasted_Row = 20399 
Idle = 135860 

BW Util Bottlenecks: 
RCDc_limit = 163323 
RCDWRc_limit = 78160 
WTRc_limit = 81456 
RTWc_limit = 409091 
CCDLc_limit = 86484 
rwq = 0 
CCDLc_limit_alone = 47307 
WTRc_limit_alone = 73944 
RTWc_limit_alone = 377426 

Commands details: 
total_CMD = 458949 
n_nop = 258901 
Read = 100318 
Write = 0 
L2_Alloc = 0 
L2_WB = 54554 
n_act = 45054 
n_pre = 45038 
n_ref = 0 
n_req = 125205 
total_req = 154872 

Dual Bus Interface Util: 
issued_total_row = 90092 
issued_total_col = 154872 
Row_Bus_Util =  0.196301 
CoL_Bus_Util = 0.337449 
Either_Row_CoL_Bus_Util = 0.435883 
Issued_on_Two_Bus_Simul_Util = 0.097867 
issued_two_Eff = 0.224526 
queue_avg = 23.395536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.3955
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=259202 n_act=45072 n_pre=45056 n_ref_event=0 n_req=124999 n_rd=100046 n_rd_L2_A=0 n_write=0 n_wr_bk=54789 bw_util=0.3374
n_activity=343387 dram_eff=0.4509
bk0: 6390a 288019i bk1: 6413a 285018i bk2: 6313a 296435i bk3: 6333a 299736i bk4: 6149a 306667i bk5: 6208a 306823i bk6: 6118a 302069i bk7: 6039a 297028i bk8: 6140a 292815i bk9: 6334a 289916i bk10: 6275a 293220i bk11: 6299a 289414i bk12: 6240a 289580i bk13: 6232a 290331i bk14: 6289a 287593i bk15: 6274a 289065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639421
Row_Buffer_Locality_read = 0.735492
Row_Buffer_Locality_write = 0.254238
Bank_Level_Parallism = 8.583875
Bank_Level_Parallism_Col = 5.786160
Bank_Level_Parallism_Ready = 2.299164
write_to_read_ratio_blp_rw_average = 0.510563
GrpLevelPara = 2.949786 

BW Util details:
bwutil = 0.337369 
total_CMD = 458949 
util_bw = 154835 
Wasted_Col = 146851 
Wasted_Row = 20366 
Idle = 136897 

BW Util Bottlenecks: 
RCDc_limit = 163367 
RCDWRc_limit = 77493 
WTRc_limit = 79402 
RTWc_limit = 407081 
CCDLc_limit = 84412 
rwq = 0 
CCDLc_limit_alone = 46538 
WTRc_limit_alone = 72109 
RTWc_limit_alone = 376500 

Commands details: 
total_CMD = 458949 
n_nop = 259202 
Read = 100046 
Write = 0 
L2_Alloc = 0 
L2_WB = 54789 
n_act = 45072 
n_pre = 45056 
n_ref = 0 
n_req = 124999 
total_req = 154835 

Dual Bus Interface Util: 
issued_total_row = 90128 
issued_total_col = 154835 
Row_Bus_Util =  0.196379 
CoL_Bus_Util = 0.337369 
Either_Row_CoL_Bus_Util = 0.435227 
Issued_on_Two_Bus_Simul_Util = 0.098521 
issued_two_Eff = 0.226366 
queue_avg = 23.322262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.3223
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=259004 n_act=45107 n_pre=45091 n_ref_event=0 n_req=125562 n_rd=100822 n_rd_L2_A=0 n_write=0 n_wr_bk=54302 bw_util=0.338
n_activity=342623 dram_eff=0.4528
bk0: 6562a 286361i bk1: 6498a 290978i bk2: 6349a 297624i bk3: 6298a 302434i bk4: 6243a 305594i bk5: 6283a 305674i bk6: 6258a 294327i bk7: 6067a 301196i bk8: 6323a 291578i bk9: 6289a 292341i bk10: 6331a 289738i bk11: 6270a 290544i bk12: 6281a 288499i bk13: 6221a 291337i bk14: 6335a 290587i bk15: 6214a 287562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640759
Row_Buffer_Locality_read = 0.735762
Row_Buffer_Locality_write = 0.253597
Bank_Level_Parallism = 8.603966
Bank_Level_Parallism_Col = 5.794168
Bank_Level_Parallism_Ready = 2.269713
write_to_read_ratio_blp_rw_average = 0.510681
GrpLevelPara = 2.963757 

BW Util details:
bwutil = 0.337998 
total_CMD = 458949 
util_bw = 155124 
Wasted_Col = 146301 
Wasted_Row = 19633 
Idle = 137891 

BW Util Bottlenecks: 
RCDc_limit = 164031 
RCDWRc_limit = 76766 
WTRc_limit = 79695 
RTWc_limit = 405356 
CCDLc_limit = 85542 
rwq = 0 
CCDLc_limit_alone = 47014 
WTRc_limit_alone = 72200 
RTWc_limit_alone = 374323 

Commands details: 
total_CMD = 458949 
n_nop = 259004 
Read = 100822 
Write = 0 
L2_Alloc = 0 
L2_WB = 54302 
n_act = 45107 
n_pre = 45091 
n_ref = 0 
n_req = 125562 
total_req = 155124 

Dual Bus Interface Util: 
issued_total_row = 90198 
issued_total_col = 155124 
Row_Bus_Util =  0.196532 
CoL_Bus_Util = 0.337998 
Either_Row_CoL_Bus_Util = 0.435658 
Issued_on_Two_Bus_Simul_Util = 0.098872 
issued_two_Eff = 0.226947 
queue_avg = 23.717419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7174
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=258794 n_act=44948 n_pre=44932 n_ref_event=0 n_req=125173 n_rd=100349 n_rd_L2_A=0 n_write=0 n_wr_bk=54522 bw_util=0.3374
n_activity=345371 dram_eff=0.4484
bk0: 6389a 285938i bk1: 6538a 286519i bk2: 6324a 296943i bk3: 6292a 298478i bk4: 6330a 307081i bk5: 6107a 308076i bk6: 6123a 297101i bk7: 6151a 294882i bk8: 6253a 292067i bk9: 6243a 295013i bk10: 6282a 291765i bk11: 6292a 296386i bk12: 6285a 286295i bk13: 6232a 290498i bk14: 6250a 288663i bk15: 6258a 290893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640913
Row_Buffer_Locality_read = 0.736539
Row_Buffer_Locality_write = 0.254351
Bank_Level_Parallism = 8.535196
Bank_Level_Parallism_Col = 5.776824
Bank_Level_Parallism_Ready = 2.287730
write_to_read_ratio_blp_rw_average = 0.513315
GrpLevelPara = 2.948394 

BW Util details:
bwutil = 0.337447 
total_CMD = 458949 
util_bw = 154871 
Wasted_Col = 148072 
Wasted_Row = 20630 
Idle = 135376 

BW Util Bottlenecks: 
RCDc_limit = 164237 
RCDWRc_limit = 77798 
WTRc_limit = 82033 
RTWc_limit = 408999 
CCDLc_limit = 86126 
rwq = 0 
CCDLc_limit_alone = 47513 
WTRc_limit_alone = 74450 
RTWc_limit_alone = 377969 

Commands details: 
total_CMD = 458949 
n_nop = 258794 
Read = 100349 
Write = 0 
L2_Alloc = 0 
L2_WB = 54522 
n_act = 44948 
n_pre = 44932 
n_ref = 0 
n_req = 125173 
total_req = 154871 

Dual Bus Interface Util: 
issued_total_row = 89880 
issued_total_col = 154871 
Row_Bus_Util =  0.195839 
CoL_Bus_Util = 0.337447 
Either_Row_CoL_Bus_Util = 0.436116 
Issued_on_Two_Bus_Simul_Util = 0.097170 
issued_two_Eff = 0.222807 
queue_avg = 23.161022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.161
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=258768 n_act=44933 n_pre=44917 n_ref_event=0 n_req=125392 n_rd=100421 n_rd_L2_A=0 n_write=0 n_wr_bk=54883 bw_util=0.3384
n_activity=344062 dram_eff=0.4514
bk0: 6520a 281734i bk1: 6359a 288219i bk2: 6450a 299094i bk3: 6289a 296039i bk4: 6200a 309081i bk5: 6113a 307362i bk6: 6142a 300324i bk7: 6071a 294736i bk8: 6235a 286609i bk9: 6215a 291067i bk10: 6294a 291413i bk11: 6318a 291999i bk12: 6345a 284494i bk13: 6273a 284958i bk14: 6293a 288357i bk15: 6304a 289923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641660
Row_Buffer_Locality_read = 0.737734
Row_Buffer_Locality_write = 0.255296
Bank_Level_Parallism = 8.626017
Bank_Level_Parallism_Col = 5.843180
Bank_Level_Parallism_Ready = 2.312323
write_to_read_ratio_blp_rw_average = 0.513498
GrpLevelPara = 2.965812 

BW Util details:
bwutil = 0.338391 
total_CMD = 458949 
util_bw = 155304 
Wasted_Col = 147122 
Wasted_Row = 20222 
Idle = 136301 

BW Util Bottlenecks: 
RCDc_limit = 164017 
RCDWRc_limit = 77755 
WTRc_limit = 80397 
RTWc_limit = 415962 
CCDLc_limit = 85998 
rwq = 0 
CCDLc_limit_alone = 46572 
WTRc_limit_alone = 72919 
RTWc_limit_alone = 384014 

Commands details: 
total_CMD = 458949 
n_nop = 258768 
Read = 100421 
Write = 0 
L2_Alloc = 0 
L2_WB = 54883 
n_act = 44933 
n_pre = 44917 
n_ref = 0 
n_req = 125392 
total_req = 155304 

Dual Bus Interface Util: 
issued_total_row = 89850 
issued_total_col = 155304 
Row_Bus_Util =  0.195773 
CoL_Bus_Util = 0.338391 
Either_Row_CoL_Bus_Util = 0.436173 
Issued_on_Two_Bus_Simul_Util = 0.097991 
issued_two_Eff = 0.224662 
queue_avg = 23.633156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.6332
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=258984 n_act=45071 n_pre=45055 n_ref_event=0 n_req=125233 n_rd=100405 n_rd_L2_A=0 n_write=0 n_wr_bk=54489 bw_util=0.3375
n_activity=342965 dram_eff=0.4516
bk0: 6458a 288865i bk1: 6437a 287360i bk2: 6406a 297488i bk3: 6225a 298720i bk4: 6194a 308481i bk5: 6337a 308039i bk6: 6125a 296846i bk7: 6123a 302364i bk8: 6305a 294524i bk9: 6288a 292501i bk10: 6281a 285455i bk11: 6151a 292037i bk12: 6284a 287964i bk13: 6350a 288681i bk14: 6217a 288367i bk15: 6224a 288633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640103
Row_Buffer_Locality_read = 0.736766
Row_Buffer_Locality_write = 0.249194
Bank_Level_Parallism = 8.586885
Bank_Level_Parallism_Col = 5.789723
Bank_Level_Parallism_Ready = 2.274078
write_to_read_ratio_blp_rw_average = 0.512717
GrpLevelPara = 2.963415 

BW Util details:
bwutil = 0.337497 
total_CMD = 458949 
util_bw = 154894 
Wasted_Col = 146973 
Wasted_Row = 19797 
Idle = 137285 

BW Util Bottlenecks: 
RCDc_limit = 163998 
RCDWRc_limit = 77563 
WTRc_limit = 79815 
RTWc_limit = 407880 
CCDLc_limit = 84615 
rwq = 0 
CCDLc_limit_alone = 46936 
WTRc_limit_alone = 72459 
RTWc_limit_alone = 377557 

Commands details: 
total_CMD = 458949 
n_nop = 258984 
Read = 100405 
Write = 0 
L2_Alloc = 0 
L2_WB = 54489 
n_act = 45071 
n_pre = 45055 
n_ref = 0 
n_req = 125233 
total_req = 154894 

Dual Bus Interface Util: 
issued_total_row = 90126 
issued_total_col = 154894 
Row_Bus_Util =  0.196375 
CoL_Bus_Util = 0.337497 
Either_Row_CoL_Bus_Util = 0.435702 
Issued_on_Two_Bus_Simul_Util = 0.098170 
issued_two_Eff = 0.225314 
queue_avg = 23.411266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4113
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=256843 n_act=45613 n_pre=45597 n_ref_event=0 n_req=126459 n_rd=101203 n_rd_L2_A=0 n_write=0 n_wr_bk=55220 bw_util=0.3408
n_activity=343974 dram_eff=0.4548
bk0: 6424a 290795i bk1: 6558a 281621i bk2: 6448a 292738i bk3: 6277a 298153i bk4: 6206a 305246i bk5: 6348a 308346i bk6: 6180a 288108i bk7: 5914a 303491i bk8: 6361a 289467i bk9: 6315a 288122i bk10: 6349a 285484i bk11: 6287a 289183i bk12: 6389a 284747i bk13: 6365a 281693i bk14: 6471a 283116i bk15: 6311a 292676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639306
Row_Buffer_Locality_read = 0.735245
Row_Buffer_Locality_write = 0.254870
Bank_Level_Parallism = 8.687135
Bank_Level_Parallism_Col = 5.828010
Bank_Level_Parallism_Ready = 2.286166
write_to_read_ratio_blp_rw_average = 0.511826
GrpLevelPara = 2.968587 

BW Util details:
bwutil = 0.340829 
total_CMD = 458949 
util_bw = 156423 
Wasted_Col = 147330 
Wasted_Row = 19329 
Idle = 135867 

BW Util Bottlenecks: 
RCDc_limit = 166248 
RCDWRc_limit = 78188 
WTRc_limit = 82628 
RTWc_limit = 414413 
CCDLc_limit = 85896 
rwq = 0 
CCDLc_limit_alone = 47452 
WTRc_limit_alone = 75078 
RTWc_limit_alone = 383519 

Commands details: 
total_CMD = 458949 
n_nop = 256843 
Read = 101203 
Write = 0 
L2_Alloc = 0 
L2_WB = 55220 
n_act = 45613 
n_pre = 45597 
n_ref = 0 
n_req = 126459 
total_req = 156423 

Dual Bus Interface Util: 
issued_total_row = 91210 
issued_total_col = 156423 
Row_Bus_Util =  0.198737 
CoL_Bus_Util = 0.340829 
Either_Row_CoL_Bus_Util = 0.440367 
Issued_on_Two_Bus_Simul_Util = 0.099198 
issued_two_Eff = 0.225263 
queue_avg = 23.573597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5736
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=257495 n_act=45442 n_pre=45426 n_ref_event=0 n_req=126404 n_rd=101331 n_rd_L2_A=0 n_write=0 n_wr_bk=54925 bw_util=0.3405
n_activity=343721 dram_eff=0.4546
bk0: 6607a 284490i bk1: 6528a 284449i bk2: 6467a 294646i bk3: 6328a 298099i bk4: 6372a 304622i bk5: 6194a 305273i bk6: 6166a 291945i bk7: 6029a 297312i bk8: 6402a 288482i bk9: 6315a 292069i bk10: 6307a 288691i bk11: 6170a 293211i bk12: 6461a 282761i bk13: 6360a 290648i bk14: 6431a 286521i bk15: 6194a 289639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640502
Row_Buffer_Locality_read = 0.736270
Row_Buffer_Locality_write = 0.253460
Bank_Level_Parallism = 8.678785
Bank_Level_Parallism_Col = 5.840246
Bank_Level_Parallism_Ready = 2.295886
write_to_read_ratio_blp_rw_average = 0.516520
GrpLevelPara = 2.980553 

BW Util details:
bwutil = 0.340465 
total_CMD = 458949 
util_bw = 156256 
Wasted_Col = 146504 
Wasted_Row = 19489 
Idle = 136700 

BW Util Bottlenecks: 
RCDc_limit = 165593 
RCDWRc_limit = 77192 
WTRc_limit = 78931 
RTWc_limit = 416184 
CCDLc_limit = 85061 
rwq = 0 
CCDLc_limit_alone = 46541 
WTRc_limit_alone = 71608 
RTWc_limit_alone = 384987 

Commands details: 
total_CMD = 458949 
n_nop = 257495 
Read = 101331 
Write = 0 
L2_Alloc = 0 
L2_WB = 54925 
n_act = 45442 
n_pre = 45426 
n_ref = 0 
n_req = 126404 
total_req = 156256 

Dual Bus Interface Util: 
issued_total_row = 90868 
issued_total_col = 156256 
Row_Bus_Util =  0.197992 
CoL_Bus_Util = 0.340465 
Either_Row_CoL_Bus_Util = 0.438946 
Issued_on_Two_Bus_Simul_Util = 0.099510 
issued_two_Eff = 0.226702 
queue_avg = 23.731245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7312
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=258342 n_act=45181 n_pre=45165 n_ref_event=0 n_req=125860 n_rd=100776 n_rd_L2_A=0 n_write=0 n_wr_bk=54750 bw_util=0.3389
n_activity=342931 dram_eff=0.4535
bk0: 6453a 284095i bk1: 6463a 286467i bk2: 6233a 293580i bk3: 6253a 299922i bk4: 6280a 310317i bk5: 6304a 301318i bk6: 6172a 298582i bk7: 6005a 297059i bk8: 6344a 289057i bk9: 6352a 291458i bk10: 6384a 291176i bk11: 6212a 292385i bk12: 6357a 286825i bk13: 6345a 290351i bk14: 6267a 292796i bk15: 6352a 287441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641022
Row_Buffer_Locality_read = 0.737001
Row_Buffer_Locality_write = 0.255422
Bank_Level_Parallism = 8.624947
Bank_Level_Parallism_Col = 5.807148
Bank_Level_Parallism_Ready = 2.284583
write_to_read_ratio_blp_rw_average = 0.512057
GrpLevelPara = 2.969125 

BW Util details:
bwutil = 0.338874 
total_CMD = 458949 
util_bw = 155526 
Wasted_Col = 146158 
Wasted_Row = 20198 
Idle = 137067 

BW Util Bottlenecks: 
RCDc_limit = 163613 
RCDWRc_limit = 77214 
WTRc_limit = 80167 
RTWc_limit = 406070 
CCDLc_limit = 84554 
rwq = 0 
CCDLc_limit_alone = 46798 
WTRc_limit_alone = 72752 
RTWc_limit_alone = 375729 

Commands details: 
total_CMD = 458949 
n_nop = 258342 
Read = 100776 
Write = 0 
L2_Alloc = 0 
L2_WB = 54750 
n_act = 45181 
n_pre = 45165 
n_ref = 0 
n_req = 125860 
total_req = 155526 

Dual Bus Interface Util: 
issued_total_row = 90346 
issued_total_col = 155526 
Row_Bus_Util =  0.196854 
CoL_Bus_Util = 0.338874 
Either_Row_CoL_Bus_Util = 0.437101 
Issued_on_Two_Bus_Simul_Util = 0.098628 
issued_two_Eff = 0.225640 
queue_avg = 23.565960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.566
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=257767 n_act=45350 n_pre=45334 n_ref_event=0 n_req=126490 n_rd=101598 n_rd_L2_A=0 n_write=0 n_wr_bk=54609 bw_util=0.3404
n_activity=345048 dram_eff=0.4527
bk0: 6424a 287528i bk1: 6585a 285157i bk2: 6311a 296144i bk3: 6507a 292543i bk4: 6278a 306565i bk5: 6268a 307558i bk6: 6224a 299631i bk7: 6235a 295384i bk8: 6391a 290297i bk9: 6320a 290084i bk10: 6258a 291656i bk11: 6247a 289577i bk12: 6359a 287216i bk13: 6489a 286552i bk14: 6306a 290842i bk15: 6396a 282692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641474
Row_Buffer_Locality_read = 0.735989
Row_Buffer_Locality_write = 0.255705
Bank_Level_Parallism = 8.635410
Bank_Level_Parallism_Col = 5.825554
Bank_Level_Parallism_Ready = 2.293028
write_to_read_ratio_blp_rw_average = 0.511025
GrpLevelPara = 2.979299 

BW Util details:
bwutil = 0.340358 
total_CMD = 458949 
util_bw = 156207 
Wasted_Col = 146450 
Wasted_Row = 20460 
Idle = 135832 

BW Util Bottlenecks: 
RCDc_limit = 165135 
RCDWRc_limit = 76476 
WTRc_limit = 80743 
RTWc_limit = 415207 
CCDLc_limit = 85298 
rwq = 0 
CCDLc_limit_alone = 46535 
WTRc_limit_alone = 73428 
RTWc_limit_alone = 383759 

Commands details: 
total_CMD = 458949 
n_nop = 257767 
Read = 101598 
Write = 0 
L2_Alloc = 0 
L2_WB = 54609 
n_act = 45350 
n_pre = 45334 
n_ref = 0 
n_req = 126490 
total_req = 156207 

Dual Bus Interface Util: 
issued_total_row = 90684 
issued_total_col = 156207 
Row_Bus_Util =  0.197591 
CoL_Bus_Util = 0.340358 
Either_Row_CoL_Bus_Util = 0.438354 
Issued_on_Two_Bus_Simul_Util = 0.099595 
issued_two_Eff = 0.227202 
queue_avg = 23.803928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8039
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=258406 n_act=45347 n_pre=45331 n_ref_event=0 n_req=125369 n_rd=100311 n_rd_L2_A=0 n_write=0 n_wr_bk=54895 bw_util=0.3382
n_activity=344525 dram_eff=0.4505
bk0: 6475a 287626i bk1: 6573a 285416i bk2: 6265a 295013i bk3: 6207a 297482i bk4: 6265a 308291i bk5: 6268a 306202i bk6: 6046a 300392i bk7: 6060a 302148i bk8: 6203a 291609i bk9: 6333a 287911i bk10: 6279a 289831i bk11: 6346a 287838i bk12: 6296a 287220i bk13: 6358a 288542i bk14: 6219a 287511i bk15: 6118a 289471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638292
Row_Buffer_Locality_read = 0.734585
Row_Buffer_Locality_write = 0.252813
Bank_Level_Parallism = 8.588758
Bank_Level_Parallism_Col = 5.777240
Bank_Level_Parallism_Ready = 2.278739
write_to_read_ratio_blp_rw_average = 0.513001
GrpLevelPara = 2.965560 

BW Util details:
bwutil = 0.338177 
total_CMD = 458949 
util_bw = 155206 
Wasted_Col = 148074 
Wasted_Row = 19939 
Idle = 135730 

BW Util Bottlenecks: 
RCDc_limit = 165910 
RCDWRc_limit = 78706 
WTRc_limit = 80032 
RTWc_limit = 413441 
CCDLc_limit = 85558 
rwq = 0 
CCDLc_limit_alone = 46790 
WTRc_limit_alone = 72604 
RTWc_limit_alone = 382101 

Commands details: 
total_CMD = 458949 
n_nop = 258406 
Read = 100311 
Write = 0 
L2_Alloc = 0 
L2_WB = 54895 
n_act = 45347 
n_pre = 45331 
n_ref = 0 
n_req = 125369 
total_req = 155206 

Dual Bus Interface Util: 
issued_total_row = 90678 
issued_total_col = 155206 
Row_Bus_Util =  0.197578 
CoL_Bus_Util = 0.338177 
Either_Row_CoL_Bus_Util = 0.436961 
Issued_on_Two_Bus_Simul_Util = 0.098793 
issued_two_Eff = 0.226091 
queue_avg = 23.459158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4592
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=257905 n_act=45438 n_pre=45422 n_ref_event=0 n_req=125733 n_rd=100635 n_rd_L2_A=0 n_write=0 n_wr_bk=54920 bw_util=0.3389
n_activity=345193 dram_eff=0.4506
bk0: 6400a 287926i bk1: 6429a 290002i bk2: 6308a 291732i bk3: 6422a 298121i bk4: 6324a 306303i bk5: 6257a 305475i bk6: 6079a 297738i bk7: 6093a 298645i bk8: 6355a 286186i bk9: 6335a 290328i bk10: 6283a 287871i bk11: 6254a 289095i bk12: 6295a 286435i bk13: 6307a 286132i bk14: 6302a 286962i bk15: 6192a 287967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638615
Row_Buffer_Locality_read = 0.735072
Row_Buffer_Locality_write = 0.251853
Bank_Level_Parallism = 8.629666
Bank_Level_Parallism_Col = 5.826053
Bank_Level_Parallism_Ready = 2.309524
write_to_read_ratio_blp_rw_average = 0.512655
GrpLevelPara = 2.967528 

BW Util details:
bwutil = 0.338937 
total_CMD = 458949 
util_bw = 155555 
Wasted_Col = 147756 
Wasted_Row = 20224 
Idle = 135414 

BW Util Bottlenecks: 
RCDc_limit = 165924 
RCDWRc_limit = 78143 
WTRc_limit = 81269 
RTWc_limit = 415364 
CCDLc_limit = 85009 
rwq = 0 
CCDLc_limit_alone = 46310 
WTRc_limit_alone = 73648 
RTWc_limit_alone = 384286 

Commands details: 
total_CMD = 458949 
n_nop = 257905 
Read = 100635 
Write = 0 
L2_Alloc = 0 
L2_WB = 54920 
n_act = 45438 
n_pre = 45422 
n_ref = 0 
n_req = 125733 
total_req = 155555 

Dual Bus Interface Util: 
issued_total_row = 90860 
issued_total_col = 155555 
Row_Bus_Util =  0.197974 
CoL_Bus_Util = 0.338937 
Either_Row_CoL_Bus_Util = 0.438053 
Issued_on_Two_Bus_Simul_Util = 0.098858 
issued_two_Eff = 0.225677 
queue_avg = 23.465618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4656
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=257494 n_act=45324 n_pre=45308 n_ref_event=0 n_req=126622 n_rd=101669 n_rd_L2_A=0 n_write=0 n_wr_bk=54814 bw_util=0.341
n_activity=343828 dram_eff=0.4551
bk0: 6648a 283881i bk1: 6579a 286716i bk2: 6427a 294452i bk3: 6454a 296263i bk4: 6300a 306079i bk5: 6322a 309041i bk6: 6110a 298049i bk7: 6189a 298966i bk8: 6403a 290449i bk9: 6382a 288617i bk10: 6305a 292918i bk11: 6311a 288483i bk12: 6347a 282780i bk13: 6313a 284190i bk14: 6335a 287578i bk15: 6244a 286849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642053
Row_Buffer_Locality_read = 0.737531
Row_Buffer_Locality_write = 0.253036
Bank_Level_Parallism = 8.666525
Bank_Level_Parallism_Col = 5.849259
Bank_Level_Parallism_Ready = 2.277436
write_to_read_ratio_blp_rw_average = 0.513224
GrpLevelPara = 2.978722 

BW Util details:
bwutil = 0.340959 
total_CMD = 458949 
util_bw = 156483 
Wasted_Col = 146135 
Wasted_Row = 19829 
Idle = 136502 

BW Util Bottlenecks: 
RCDc_limit = 164454 
RCDWRc_limit = 77311 
WTRc_limit = 81624 
RTWc_limit = 417748 
CCDLc_limit = 86400 
rwq = 0 
CCDLc_limit_alone = 47016 
WTRc_limit_alone = 74016 
RTWc_limit_alone = 385972 

Commands details: 
total_CMD = 458949 
n_nop = 257494 
Read = 101669 
Write = 0 
L2_Alloc = 0 
L2_WB = 54814 
n_act = 45324 
n_pre = 45308 
n_ref = 0 
n_req = 126622 
total_req = 156483 

Dual Bus Interface Util: 
issued_total_row = 90632 
issued_total_col = 156483 
Row_Bus_Util =  0.197477 
CoL_Bus_Util = 0.340959 
Either_Row_CoL_Bus_Util = 0.438949 
Issued_on_Two_Bus_Simul_Util = 0.099488 
issued_two_Eff = 0.226651 
queue_avg = 23.962469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9625
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=256436 n_act=45566 n_pre=45550 n_ref_event=0 n_req=127500 n_rd=102229 n_rd_L2_A=0 n_write=0 n_wr_bk=55195 bw_util=0.343
n_activity=344549 dram_eff=0.4569
bk0: 6510a 291147i bk1: 6524a 285087i bk2: 6549a 285972i bk3: 6465a 296166i bk4: 6188a 307265i bk5: 6436a 302440i bk6: 6246a 298839i bk7: 6310a 294331i bk8: 6327a 289812i bk9: 6298a 290841i bk10: 6426a 286198i bk11: 6364a 288277i bk12: 6473a 287451i bk13: 6387a 284933i bk14: 6339a 281911i bk15: 6387a 285408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642620
Row_Buffer_Locality_read = 0.738939
Row_Buffer_Locality_write = 0.252978
Bank_Level_Parallism = 8.716379
Bank_Level_Parallism_Col = 5.869532
Bank_Level_Parallism_Ready = 2.288812
write_to_read_ratio_blp_rw_average = 0.513073
GrpLevelPara = 2.983368 

BW Util details:
bwutil = 0.343010 
total_CMD = 458949 
util_bw = 157424 
Wasted_Col = 145767 
Wasted_Row = 19719 
Idle = 136039 

BW Util Bottlenecks: 
RCDc_limit = 162970 
RCDWRc_limit = 77438 
WTRc_limit = 82303 
RTWc_limit = 417413 
CCDLc_limit = 86418 
rwq = 0 
CCDLc_limit_alone = 47034 
WTRc_limit_alone = 74696 
RTWc_limit_alone = 385636 

Commands details: 
total_CMD = 458949 
n_nop = 256436 
Read = 102229 
Write = 0 
L2_Alloc = 0 
L2_WB = 55195 
n_act = 45566 
n_pre = 45550 
n_ref = 0 
n_req = 127500 
total_req = 157424 

Dual Bus Interface Util: 
issued_total_row = 91116 
issued_total_col = 157424 
Row_Bus_Util =  0.198532 
CoL_Bus_Util = 0.343010 
Either_Row_CoL_Bus_Util = 0.441254 
Issued_on_Two_Bus_Simul_Util = 0.100288 
issued_two_Eff = 0.227279 
queue_avg = 24.338299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3383
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=256959 n_act=45727 n_pre=45711 n_ref_event=0 n_req=126710 n_rd=101452 n_rd_L2_A=0 n_write=0 n_wr_bk=55255 bw_util=0.3414
n_activity=344436 dram_eff=0.455
bk0: 6594a 280445i bk1: 6560a 286688i bk2: 6473a 292177i bk3: 6375a 297088i bk4: 6259a 306542i bk5: 6329a 302450i bk6: 6154a 295692i bk7: 6271a 295279i bk8: 6316a 285574i bk9: 6292a 285760i bk10: 6403a 284528i bk11: 6254a 289869i bk12: 6367a 284233i bk13: 6249a 286138i bk14: 6353a 282839i bk15: 6203a 287387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639121
Row_Buffer_Locality_read = 0.735382
Row_Buffer_Locality_write = 0.252474
Bank_Level_Parallism = 8.750925
Bank_Level_Parallism_Col = 5.901560
Bank_Level_Parallism_Ready = 2.291027
write_to_read_ratio_blp_rw_average = 0.516825
GrpLevelPara = 2.983957 

BW Util details:
bwutil = 0.341448 
total_CMD = 458949 
util_bw = 156707 
Wasted_Col = 146336 
Wasted_Row = 20032 
Idle = 135874 

BW Util Bottlenecks: 
RCDc_limit = 165060 
RCDWRc_limit = 77697 
WTRc_limit = 79747 
RTWc_limit = 420185 
CCDLc_limit = 87413 
rwq = 0 
CCDLc_limit_alone = 47549 
WTRc_limit_alone = 72330 
RTWc_limit_alone = 387738 

Commands details: 
total_CMD = 458949 
n_nop = 256959 
Read = 101452 
Write = 0 
L2_Alloc = 0 
L2_WB = 55255 
n_act = 45727 
n_pre = 45711 
n_ref = 0 
n_req = 126710 
total_req = 156707 

Dual Bus Interface Util: 
issued_total_row = 91438 
issued_total_col = 156707 
Row_Bus_Util =  0.199233 
CoL_Bus_Util = 0.341448 
Either_Row_CoL_Bus_Util = 0.440114 
Issued_on_Two_Bus_Simul_Util = 0.100567 
issued_two_Eff = 0.228501 
queue_avg = 23.872952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.873
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=256459 n_act=45808 n_pre=45792 n_ref_event=0 n_req=127300 n_rd=101681 n_rd_L2_A=0 n_write=0 n_wr_bk=55599 bw_util=0.3427
n_activity=343646 dram_eff=0.4577
bk0: 6586a 280181i bk1: 6463a 284979i bk2: 6502a 288459i bk3: 6368a 297184i bk4: 6417a 303042i bk5: 6308a 305928i bk6: 6444a 291642i bk7: 6144a 294757i bk8: 6435a 284565i bk9: 6294a 289719i bk10: 6303a 289725i bk11: 6285a 287816i bk12: 6325a 281840i bk13: 6288a 286319i bk14: 6299a 282364i bk15: 6220a 288003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640157
Row_Buffer_Locality_read = 0.736136
Row_Buffer_Locality_write = 0.259222
Bank_Level_Parallism = 8.792574
Bank_Level_Parallism_Col = 5.912559
Bank_Level_Parallism_Ready = 2.309677
write_to_read_ratio_blp_rw_average = 0.516232
GrpLevelPara = 2.999421 

BW Util details:
bwutil = 0.342696 
total_CMD = 458949 
util_bw = 157280 
Wasted_Col = 145371 
Wasted_Row = 19662 
Idle = 136636 

BW Util Bottlenecks: 
RCDc_limit = 163883 
RCDWRc_limit = 78733 
WTRc_limit = 81184 
RTWc_limit = 420744 
CCDLc_limit = 86080 
rwq = 0 
CCDLc_limit_alone = 46972 
WTRc_limit_alone = 73716 
RTWc_limit_alone = 389104 

Commands details: 
total_CMD = 458949 
n_nop = 256459 
Read = 101681 
Write = 0 
L2_Alloc = 0 
L2_WB = 55599 
n_act = 45808 
n_pre = 45792 
n_ref = 0 
n_req = 127300 
total_req = 157280 

Dual Bus Interface Util: 
issued_total_row = 91600 
issued_total_col = 157280 
Row_Bus_Util =  0.199586 
CoL_Bus_Util = 0.342696 
Either_Row_CoL_Bus_Util = 0.441204 
Issued_on_Two_Bus_Simul_Util = 0.101079 
issued_two_Eff = 0.229098 
queue_avg = 24.472628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4726
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=257003 n_act=45733 n_pre=45717 n_ref_event=0 n_req=127089 n_rd=102036 n_rd_L2_A=0 n_write=0 n_wr_bk=54939 bw_util=0.342
n_activity=345976 dram_eff=0.4537
bk0: 6674a 282765i bk1: 6537a 283673i bk2: 6377a 296557i bk3: 6395a 296324i bk4: 6362a 302195i bk5: 6360a 303930i bk6: 6256a 300350i bk7: 6174a 295626i bk8: 6384a 285445i bk9: 6322a 287224i bk10: 6378a 288630i bk11: 6309a 288105i bk12: 6478a 287394i bk13: 6387a 286444i bk14: 6403a 286330i bk15: 6240a 288129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640150
Row_Buffer_Locality_read = 0.735878
Row_Buffer_Locality_write = 0.250269
Bank_Level_Parallism = 8.659477
Bank_Level_Parallism_Col = 5.836906
Bank_Level_Parallism_Ready = 2.292824
write_to_read_ratio_blp_rw_average = 0.510833
GrpLevelPara = 2.972857 

BW Util details:
bwutil = 0.342031 
total_CMD = 458949 
util_bw = 156975 
Wasted_Col = 147274 
Wasted_Row = 20384 
Idle = 134316 

BW Util Bottlenecks: 
RCDc_limit = 165685 
RCDWRc_limit = 77565 
WTRc_limit = 80079 
RTWc_limit = 416580 
CCDLc_limit = 86895 
rwq = 0 
CCDLc_limit_alone = 47505 
WTRc_limit_alone = 72648 
RTWc_limit_alone = 384621 

Commands details: 
total_CMD = 458949 
n_nop = 257003 
Read = 102036 
Write = 0 
L2_Alloc = 0 
L2_WB = 54939 
n_act = 45733 
n_pre = 45717 
n_ref = 0 
n_req = 127089 
total_req = 156975 

Dual Bus Interface Util: 
issued_total_row = 91450 
issued_total_col = 156975 
Row_Bus_Util =  0.199260 
CoL_Bus_Util = 0.342031 
Either_Row_CoL_Bus_Util = 0.440018 
Issued_on_Two_Bus_Simul_Util = 0.101273 
issued_two_Eff = 0.230156 
queue_avg = 24.091002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.091
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=254215 n_act=46600 n_pre=46584 n_ref_event=0 n_req=128701 n_rd=103231 n_rd_L2_A=0 n_write=0 n_wr_bk=55586 bw_util=0.346
n_activity=345512 dram_eff=0.4597
bk0: 6638a 282013i bk1: 6687a 277626i bk2: 6419a 295374i bk3: 6466a 291380i bk4: 6448a 299348i bk5: 6533a 299788i bk6: 6261a 290945i bk7: 6245a 290610i bk8: 6302a 285911i bk9: 6477a 280469i bk10: 6439a 287440i bk11: 6460a 283693i bk12: 6416a 280335i bk13: 6474a 280579i bk14: 6554a 283652i bk15: 6412a 281295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637920
Row_Buffer_Locality_read = 0.733113
Row_Buffer_Locality_write = 0.252100
Bank_Level_Parallism = 8.892937
Bank_Level_Parallism_Col = 5.953912
Bank_Level_Parallism_Ready = 2.300069
write_to_read_ratio_blp_rw_average = 0.514343
GrpLevelPara = 3.014675 

BW Util details:
bwutil = 0.346045 
total_CMD = 458949 
util_bw = 158817 
Wasted_Col = 146197 
Wasted_Row = 18999 
Idle = 134936 

BW Util Bottlenecks: 
RCDc_limit = 168010 
RCDWRc_limit = 78463 
WTRc_limit = 82370 
RTWc_limit = 429936 
CCDLc_limit = 89375 
rwq = 0 
CCDLc_limit_alone = 48633 
WTRc_limit_alone = 74825 
RTWc_limit_alone = 396739 

Commands details: 
total_CMD = 458949 
n_nop = 254215 
Read = 103231 
Write = 0 
L2_Alloc = 0 
L2_WB = 55586 
n_act = 46600 
n_pre = 46584 
n_ref = 0 
n_req = 128701 
total_req = 158817 

Dual Bus Interface Util: 
issued_total_row = 93184 
issued_total_col = 158817 
Row_Bus_Util =  0.203038 
CoL_Bus_Util = 0.346045 
Either_Row_CoL_Bus_Util = 0.446093 
Issued_on_Two_Bus_Simul_Util = 0.102990 
issued_two_Eff = 0.230870 
queue_avg = 24.960302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9603
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=255718 n_act=46031 n_pre=46015 n_ref_event=0 n_req=127422 n_rd=102195 n_rd_L2_A=0 n_write=0 n_wr_bk=55210 bw_util=0.343
n_activity=345207 dram_eff=0.456
bk0: 6555a 283970i bk1: 6601a 282221i bk2: 6381a 293712i bk3: 6303a 298606i bk4: 6571a 302209i bk5: 6356a 303665i bk6: 6042a 301733i bk7: 6221a 294334i bk8: 6398a 292057i bk9: 6471a 285179i bk10: 6366a 285464i bk11: 6472a 287865i bk12: 6384a 286630i bk13: 6435a 283723i bk14: 6297a 290791i bk15: 6342a 285975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638752
Row_Buffer_Locality_read = 0.733764
Row_Buffer_Locality_write = 0.253855
Bank_Level_Parallism = 8.686314
Bank_Level_Parallism_Col = 5.818603
Bank_Level_Parallism_Ready = 2.293694
write_to_read_ratio_blp_rw_average = 0.509273
GrpLevelPara = 2.979542 

BW Util details:
bwutil = 0.342968 
total_CMD = 458949 
util_bw = 157405 
Wasted_Col = 146716 
Wasted_Row = 19661 
Idle = 135167 

BW Util Bottlenecks: 
RCDc_limit = 167033 
RCDWRc_limit = 78125 
WTRc_limit = 81170 
RTWc_limit = 412494 
CCDLc_limit = 85219 
rwq = 0 
CCDLc_limit_alone = 47081 
WTRc_limit_alone = 73952 
RTWc_limit_alone = 381574 

Commands details: 
total_CMD = 458949 
n_nop = 255718 
Read = 102195 
Write = 0 
L2_Alloc = 0 
L2_WB = 55210 
n_act = 46031 
n_pre = 46015 
n_ref = 0 
n_req = 127422 
total_req = 157405 

Dual Bus Interface Util: 
issued_total_row = 92046 
issued_total_col = 157405 
Row_Bus_Util =  0.200558 
CoL_Bus_Util = 0.342968 
Either_Row_CoL_Bus_Util = 0.442818 
Issued_on_Two_Bus_Simul_Util = 0.100708 
issued_two_Eff = 0.227426 
queue_avg = 23.655184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.6552
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=256820 n_act=45682 n_pre=45666 n_ref_event=0 n_req=126820 n_rd=101687 n_rd_L2_A=0 n_write=0 n_wr_bk=54857 bw_util=0.3411
n_activity=346271 dram_eff=0.4521
bk0: 6487a 284384i bk1: 6584a 280609i bk2: 6420a 291682i bk3: 6364a 300844i bk4: 6217a 308588i bk5: 6319a 305798i bk6: 6302a 296743i bk7: 6192a 294420i bk8: 6382a 290293i bk9: 6311a 284653i bk10: 6207a 284572i bk11: 6422a 290574i bk12: 6325a 286585i bk13: 6328a 283638i bk14: 6378a 287723i bk15: 6449a 291321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639789
Row_Buffer_Locality_read = 0.735423
Row_Buffer_Locality_write = 0.252855
Bank_Level_Parallism = 8.640187
Bank_Level_Parallism_Col = 5.820859
Bank_Level_Parallism_Ready = 2.282789
write_to_read_ratio_blp_rw_average = 0.513317
GrpLevelPara = 2.966666 

BW Util details:
bwutil = 0.341092 
total_CMD = 458949 
util_bw = 156544 
Wasted_Col = 148168 
Wasted_Row = 20232 
Idle = 134005 

BW Util Bottlenecks: 
RCDc_limit = 166640 
RCDWRc_limit = 78078 
WTRc_limit = 78087 
RTWc_limit = 418171 
CCDLc_limit = 85382 
rwq = 0 
CCDLc_limit_alone = 46863 
WTRc_limit_alone = 71153 
RTWc_limit_alone = 386586 

Commands details: 
total_CMD = 458949 
n_nop = 256820 
Read = 101687 
Write = 0 
L2_Alloc = 0 
L2_WB = 54857 
n_act = 45682 
n_pre = 45666 
n_ref = 0 
n_req = 126820 
total_req = 156544 

Dual Bus Interface Util: 
issued_total_row = 91348 
issued_total_col = 156544 
Row_Bus_Util =  0.199037 
CoL_Bus_Util = 0.341092 
Either_Row_CoL_Bus_Util = 0.440417 
Issued_on_Two_Bus_Simul_Util = 0.099713 
issued_two_Eff = 0.226405 
queue_avg = 23.786575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7866
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=256553 n_act=45529 n_pre=45513 n_ref_event=0 n_req=126975 n_rd=101781 n_rd_L2_A=0 n_write=0 n_wr_bk=55306 bw_util=0.3423
n_activity=351804 dram_eff=0.4465
bk0: 6521a 282917i bk1: 6631a 282749i bk2: 6401a 289112i bk3: 6490a 292000i bk4: 6303a 309110i bk5: 6233a 303628i bk6: 6163a 298585i bk7: 6199a 293511i bk8: 6336a 281090i bk9: 6455a 288405i bk10: 6191a 292280i bk11: 6306a 287437i bk12: 6363a 288531i bk13: 6409a 280970i bk14: 6348a 284512i bk15: 6432a 281864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641433
Row_Buffer_Locality_read = 0.736965
Row_Buffer_Locality_write = 0.255497
Bank_Level_Parallism = 8.707294
Bank_Level_Parallism_Col = 5.897856
Bank_Level_Parallism_Ready = 2.290069
write_to_read_ratio_blp_rw_average = 0.518892
GrpLevelPara = 2.981713 

BW Util details:
bwutil = 0.342276 
total_CMD = 458949 
util_bw = 157087 
Wasted_Col = 148140 
Wasted_Row = 20185 
Idle = 133537 

BW Util Bottlenecks: 
RCDc_limit = 166132 
RCDWRc_limit = 76952 
WTRc_limit = 80920 
RTWc_limit = 431286 
CCDLc_limit = 88465 
rwq = 0 
CCDLc_limit_alone = 47592 
WTRc_limit_alone = 73412 
RTWc_limit_alone = 397921 

Commands details: 
total_CMD = 458949 
n_nop = 256553 
Read = 101781 
Write = 0 
L2_Alloc = 0 
L2_WB = 55306 
n_act = 45529 
n_pre = 45513 
n_ref = 0 
n_req = 126975 
total_req = 157087 

Dual Bus Interface Util: 
issued_total_row = 91042 
issued_total_col = 157087 
Row_Bus_Util =  0.198371 
CoL_Bus_Util = 0.342276 
Either_Row_CoL_Bus_Util = 0.440999 
Issued_on_Two_Bus_Simul_Util = 0.099647 
issued_two_Eff = 0.225958 
queue_avg = 24.311329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3113
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=257303 n_act=45637 n_pre=45621 n_ref_event=0 n_req=126408 n_rd=101300 n_rd_L2_A=0 n_write=0 n_wr_bk=54809 bw_util=0.3401
n_activity=344065 dram_eff=0.4537
bk0: 6417a 286322i bk1: 6555a 282939i bk2: 6326a 296763i bk3: 6318a 291578i bk4: 6217a 307236i bk5: 6272a 304258i bk6: 6079a 297339i bk7: 6159a 292742i bk8: 6422a 289824i bk9: 6339a 288067i bk10: 6259a 289503i bk11: 6375a 286388i bk12: 6362a 287798i bk13: 6429a 286128i bk14: 6328a 285955i bk15: 6443a 285099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638971
Row_Buffer_Locality_read = 0.734324
Row_Buffer_Locality_write = 0.254262
Bank_Level_Parallism = 8.710876
Bank_Level_Parallism_Col = 5.875098
Bank_Level_Parallism_Ready = 2.293872
write_to_read_ratio_blp_rw_average = 0.514162
GrpLevelPara = 2.975819 

BW Util details:
bwutil = 0.340145 
total_CMD = 458949 
util_bw = 156109 
Wasted_Col = 146583 
Wasted_Row = 20083 
Idle = 136174 

BW Util Bottlenecks: 
RCDc_limit = 165825 
RCDWRc_limit = 77096 
WTRc_limit = 78619 
RTWc_limit = 416837 
CCDLc_limit = 86138 
rwq = 0 
CCDLc_limit_alone = 47281 
WTRc_limit_alone = 71232 
RTWc_limit_alone = 385367 

Commands details: 
total_CMD = 458949 
n_nop = 257303 
Read = 101300 
Write = 0 
L2_Alloc = 0 
L2_WB = 54809 
n_act = 45637 
n_pre = 45621 
n_ref = 0 
n_req = 126408 
total_req = 156109 

Dual Bus Interface Util: 
issued_total_row = 91258 
issued_total_col = 156109 
Row_Bus_Util =  0.198841 
CoL_Bus_Util = 0.340145 
Either_Row_CoL_Bus_Util = 0.439365 
Issued_on_Two_Bus_Simul_Util = 0.099621 
issued_two_Eff = 0.226739 
queue_avg = 23.897625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8976
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=256874 n_act=45583 n_pre=45567 n_ref_event=0 n_req=127388 n_rd=102161 n_rd_L2_A=0 n_write=0 n_wr_bk=55007 bw_util=0.3425
n_activity=343155 dram_eff=0.458
bk0: 6592a 280416i bk1: 6661a 282855i bk2: 6368a 293881i bk3: 6495a 298454i bk4: 6310a 305504i bk5: 6367a 302934i bk6: 6141a 301451i bk7: 6148a 293670i bk8: 6373a 289150i bk9: 6444a 285018i bk10: 6296a 287588i bk11: 6276a 286789i bk12: 6414a 287622i bk13: 6479a 282367i bk14: 6410a 283493i bk15: 6387a 283677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642172
Row_Buffer_Locality_read = 0.738002
Row_Buffer_Locality_write = 0.254093
Bank_Level_Parallism = 8.776592
Bank_Level_Parallism_Col = 5.903863
Bank_Level_Parallism_Ready = 2.283556
write_to_read_ratio_blp_rw_average = 0.514562
GrpLevelPara = 2.994774 

BW Util details:
bwutil = 0.342452 
total_CMD = 458949 
util_bw = 157168 
Wasted_Col = 145427 
Wasted_Row = 19364 
Idle = 136990 

BW Util Bottlenecks: 
RCDc_limit = 163754 
RCDWRc_limit = 77411 
WTRc_limit = 80041 
RTWc_limit = 420447 
CCDLc_limit = 87555 
rwq = 0 
CCDLc_limit_alone = 48134 
WTRc_limit_alone = 72916 
RTWc_limit_alone = 388151 

Commands details: 
total_CMD = 458949 
n_nop = 256874 
Read = 102161 
Write = 0 
L2_Alloc = 0 
L2_WB = 55007 
n_act = 45583 
n_pre = 45567 
n_ref = 0 
n_req = 127388 
total_req = 157168 

Dual Bus Interface Util: 
issued_total_row = 91150 
issued_total_col = 157168 
Row_Bus_Util =  0.198606 
CoL_Bus_Util = 0.342452 
Either_Row_CoL_Bus_Util = 0.440299 
Issued_on_Two_Bus_Simul_Util = 0.100758 
issued_two_Eff = 0.228841 
queue_avg = 24.221338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2213
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=255350 n_act=46180 n_pre=46164 n_ref_event=0 n_req=128332 n_rd=102846 n_rd_L2_A=0 n_write=0 n_wr_bk=55440 bw_util=0.3449
n_activity=345397 dram_eff=0.4583
bk0: 6636a 286845i bk1: 6705a 279139i bk2: 6481a 297676i bk3: 6500a 294433i bk4: 6199a 306232i bk5: 6538a 299365i bk6: 6207a 293514i bk7: 6302a 292707i bk8: 6348a 283974i bk9: 6372a 288606i bk10: 6308a 287678i bk11: 6297a 286549i bk12: 6551a 278491i bk13: 6507a 279269i bk14: 6388a 286071i bk15: 6507a 286391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640152
Row_Buffer_Locality_read = 0.735731
Row_Buffer_Locality_write = 0.254453
Bank_Level_Parallism = 8.781155
Bank_Level_Parallism_Col = 5.895757
Bank_Level_Parallism_Ready = 2.296413
write_to_read_ratio_blp_rw_average = 0.514624
GrpLevelPara = 2.990297 

BW Util details:
bwutil = 0.344888 
total_CMD = 458949 
util_bw = 158286 
Wasted_Col = 146023 
Wasted_Row = 19632 
Idle = 135008 

BW Util Bottlenecks: 
RCDc_limit = 165387 
RCDWRc_limit = 77274 
WTRc_limit = 78687 
RTWc_limit = 417875 
CCDLc_limit = 85273 
rwq = 0 
CCDLc_limit_alone = 47032 
WTRc_limit_alone = 71758 
RTWc_limit_alone = 386563 

Commands details: 
total_CMD = 458949 
n_nop = 255350 
Read = 102846 
Write = 0 
L2_Alloc = 0 
L2_WB = 55440 
n_act = 46180 
n_pre = 46164 
n_ref = 0 
n_req = 128332 
total_req = 158286 

Dual Bus Interface Util: 
issued_total_row = 92344 
issued_total_col = 158286 
Row_Bus_Util =  0.201208 
CoL_Bus_Util = 0.344888 
Either_Row_CoL_Bus_Util = 0.443620 
Issued_on_Two_Bus_Simul_Util = 0.102475 
issued_two_Eff = 0.230998 
queue_avg = 24.480185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4802
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=255524 n_act=45791 n_pre=45775 n_ref_event=0 n_req=128220 n_rd=102647 n_rd_L2_A=0 n_write=0 n_wr_bk=55667 bw_util=0.3449
n_activity=344668 dram_eff=0.4593
bk0: 6654a 284394i bk1: 6679a 277968i bk2: 6403a 294795i bk3: 6496a 294015i bk4: 6324a 304434i bk5: 6302a 303704i bk6: 6303a 295133i bk7: 6237a 295256i bk8: 6264a 288881i bk9: 6465a 285095i bk10: 6351a 290278i bk11: 6353a 284418i bk12: 6467a 284399i bk13: 6582a 277865i bk14: 6390a 284250i bk15: 6377a 287297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642872
Row_Buffer_Locality_read = 0.738424
Row_Buffer_Locality_write = 0.259336
Bank_Level_Parallism = 8.792802
Bank_Level_Parallism_Col = 5.931763
Bank_Level_Parallism_Ready = 2.297775
write_to_read_ratio_blp_rw_average = 0.513982
GrpLevelPara = 3.003533 

BW Util details:
bwutil = 0.344949 
total_CMD = 458949 
util_bw = 158314 
Wasted_Col = 144767 
Wasted_Row = 19822 
Idle = 136046 

BW Util Bottlenecks: 
RCDc_limit = 163643 
RCDWRc_limit = 77942 
WTRc_limit = 81233 
RTWc_limit = 423185 
CCDLc_limit = 87513 
rwq = 0 
CCDLc_limit_alone = 47449 
WTRc_limit_alone = 73686 
RTWc_limit_alone = 390668 

Commands details: 
total_CMD = 458949 
n_nop = 255524 
Read = 102647 
Write = 0 
L2_Alloc = 0 
L2_WB = 55667 
n_act = 45791 
n_pre = 45775 
n_ref = 0 
n_req = 128220 
total_req = 158314 

Dual Bus Interface Util: 
issued_total_row = 91566 
issued_total_col = 158314 
Row_Bus_Util =  0.199512 
CoL_Bus_Util = 0.344949 
Either_Row_CoL_Bus_Util = 0.443241 
Issued_on_Two_Bus_Simul_Util = 0.101220 
issued_two_Eff = 0.228364 
queue_avg = 24.550316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5503
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458949 n_nop=254069 n_act=46551 n_pre=46535 n_ref_event=0 n_req=129515 n_rd=103875 n_rd_L2_A=0 n_write=0 n_wr_bk=55686 bw_util=0.3477
n_activity=346003 dram_eff=0.4612
bk0: 6646a 276911i bk1: 6698a 281107i bk2: 6616a 289981i bk3: 6502a 291347i bk4: 6431a 297319i bk5: 6492a 298336i bk6: 6297a 292477i bk7: 6306a 293702i bk8: 6444a 280671i bk9: 6458a 280804i bk10: 6494a 281635i bk11: 6355a 284270i bk12: 6620a 275503i bk13: 6622a 277059i bk14: 6518a 279826i bk15: 6376a 278523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640574
Row_Buffer_Locality_read = 0.736039
Row_Buffer_Locality_write = 0.253822
Bank_Level_Parallism = 8.995582
Bank_Level_Parallism_Col = 6.046807
Bank_Level_Parallism_Ready = 2.305607
write_to_read_ratio_blp_rw_average = 0.520165
GrpLevelPara = 3.034411 

BW Util details:
bwutil = 0.347666 
total_CMD = 458949 
util_bw = 159561 
Wasted_Col = 145179 
Wasted_Row = 19111 
Idle = 135098 

BW Util Bottlenecks: 
RCDc_limit = 166284 
RCDWRc_limit = 77695 
WTRc_limit = 80630 
RTWc_limit = 441987 
CCDLc_limit = 90724 
rwq = 0 
CCDLc_limit_alone = 48913 
WTRc_limit_alone = 73327 
RTWc_limit_alone = 407479 

Commands details: 
total_CMD = 458949 
n_nop = 254069 
Read = 103875 
Write = 0 
L2_Alloc = 0 
L2_WB = 55686 
n_act = 46551 
n_pre = 46535 
n_ref = 0 
n_req = 129515 
total_req = 159561 

Dual Bus Interface Util: 
issued_total_row = 93086 
issued_total_col = 159561 
Row_Bus_Util =  0.202824 
CoL_Bus_Util = 0.347666 
Either_Row_CoL_Bus_Util = 0.446411 
Issued_on_Two_Bus_Simul_Util = 0.104079 
issued_two_Eff = 0.233146 
queue_avg = 25.557842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5578

========= L2 cache stats =========
L2_cache_bank[0]: Access = 185574, Miss = 92318, Miss_rate = 0.497, Pending_hits = 564, Reservation_fails = 553
L2_cache_bank[1]: Access = 185499, Miss = 92592, Miss_rate = 0.499, Pending_hits = 499, Reservation_fails = 0
L2_cache_bank[2]: Access = 185871, Miss = 92687, Miss_rate = 0.499, Pending_hits = 538, Reservation_fails = 1000
L2_cache_bank[3]: Access = 184697, Miss = 92957, Miss_rate = 0.503, Pending_hits = 487, Reservation_fails = 327
L2_cache_bank[4]: Access = 185836, Miss = 92658, Miss_rate = 0.499, Pending_hits = 560, Reservation_fails = 922
L2_cache_bank[5]: Access = 185067, Miss = 92933, Miss_rate = 0.502, Pending_hits = 521, Reservation_fails = 248
L2_cache_bank[6]: Access = 185208, Miss = 92621, Miss_rate = 0.500, Pending_hits = 589, Reservation_fails = 57
L2_cache_bank[7]: Access = 185065, Miss = 92601, Miss_rate = 0.500, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[8]: Access = 185075, Miss = 92180, Miss_rate = 0.498, Pending_hits = 537, Reservation_fails = 90
L2_cache_bank[9]: Access = 184526, Miss = 92241, Miss_rate = 0.500, Pending_hits = 509, Reservation_fails = 83
L2_cache_bank[10]: Access = 184591, Miss = 91540, Miss_rate = 0.496, Pending_hits = 530, Reservation_fails = 0
L2_cache_bank[11]: Access = 183538, Miss = 90803, Miss_rate = 0.495, Pending_hits = 507, Reservation_fails = 0
L2_cache_bank[12]: Access = 183157, Miss = 90024, Miss_rate = 0.492, Pending_hits = 517, Reservation_fails = 0
L2_cache_bank[13]: Access = 183283, Miss = 90781, Miss_rate = 0.495, Pending_hits = 519, Reservation_fails = 503
L2_cache_bank[14]: Access = 182831, Miss = 90141, Miss_rate = 0.493, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[15]: Access = 183495, Miss = 90614, Miss_rate = 0.494, Pending_hits = 571, Reservation_fails = 427
L2_cache_bank[16]: Access = 183529, Miss = 91097, Miss_rate = 0.496, Pending_hits = 620, Reservation_fails = 621
L2_cache_bank[17]: Access = 182933, Miss = 90054, Miss_rate = 0.492, Pending_hits = 544, Reservation_fails = 339
L2_cache_bank[18]: Access = 183157, Miss = 90406, Miss_rate = 0.494, Pending_hits = 529, Reservation_fails = 429
L2_cache_bank[19]: Access = 183268, Miss = 90029, Miss_rate = 0.491, Pending_hits = 539, Reservation_fails = 150
L2_cache_bank[20]: Access = 182659, Miss = 90253, Miss_rate = 0.494, Pending_hits = 572, Reservation_fails = 129
L2_cache_bank[21]: Access = 182915, Miss = 89976, Miss_rate = 0.492, Pending_hits = 623, Reservation_fails = 662
L2_cache_bank[22]: Access = 183749, Miss = 90661, Miss_rate = 0.493, Pending_hits = 537, Reservation_fails = 82
L2_cache_bank[23]: Access = 182969, Miss = 90322, Miss_rate = 0.494, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[24]: Access = 184830, Miss = 91870, Miss_rate = 0.497, Pending_hits = 546, Reservation_fails = 614
L2_cache_bank[25]: Access = 183216, Miss = 90612, Miss_rate = 0.495, Pending_hits = 583, Reservation_fails = 810
L2_cache_bank[26]: Access = 184264, Miss = 91826, Miss_rate = 0.498, Pending_hits = 595, Reservation_fails = 437
L2_cache_bank[27]: Access = 183072, Miss = 89838, Miss_rate = 0.491, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[28]: Access = 184674, Miss = 90237, Miss_rate = 0.489, Pending_hits = 494, Reservation_fails = 572
L2_cache_bank[29]: Access = 183954, Miss = 90682, Miss_rate = 0.493, Pending_hits = 489, Reservation_fails = 0
L2_cache_bank[30]: Access = 184517, Miss = 90430, Miss_rate = 0.490, Pending_hits = 559, Reservation_fails = 306
L2_cache_bank[31]: Access = 183998, Miss = 91315, Miss_rate = 0.496, Pending_hits = 571, Reservation_fails = 153
L2_cache_bank[32]: Access = 183322, Miss = 90287, Miss_rate = 0.493, Pending_hits = 532, Reservation_fails = 933
L2_cache_bank[33]: Access = 183280, Miss = 90959, Miss_rate = 0.496, Pending_hits = 531, Reservation_fails = 105
L2_cache_bank[34]: Access = 183767, Miss = 90762, Miss_rate = 0.494, Pending_hits = 429, Reservation_fails = 54
L2_cache_bank[35]: Access = 183374, Miss = 90662, Miss_rate = 0.494, Pending_hits = 446, Reservation_fails = 26
L2_cache_bank[36]: Access = 184095, Miss = 91049, Miss_rate = 0.495, Pending_hits = 479, Reservation_fails = 0
L2_cache_bank[37]: Access = 183883, Miss = 91145, Miss_rate = 0.496, Pending_hits = 503, Reservation_fails = 0
L2_cache_bank[38]: Access = 184482, Miss = 91767, Miss_rate = 0.497, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[39]: Access = 183641, Miss = 91267, Miss_rate = 0.497, Pending_hits = 597, Reservation_fails = 0
L2_cache_bank[40]: Access = 184366, Miss = 91945, Miss_rate = 0.499, Pending_hits = 526, Reservation_fails = 213
L2_cache_bank[41]: Access = 183207, Miss = 90585, Miss_rate = 0.494, Pending_hits = 539, Reservation_fails = 126
L2_cache_bank[42]: Access = 184494, Miss = 91859, Miss_rate = 0.498, Pending_hits = 617, Reservation_fails = 557
L2_cache_bank[43]: Access = 183388, Miss = 90500, Miss_rate = 0.493, Pending_hits = 546, Reservation_fails = 642
L2_cache_bank[44]: Access = 184679, Miss = 91737, Miss_rate = 0.497, Pending_hits = 554, Reservation_fails = 326
L2_cache_bank[45]: Access = 183502, Miss = 90763, Miss_rate = 0.495, Pending_hits = 530, Reservation_fails = 0
L2_cache_bank[46]: Access = 184981, Miss = 91594, Miss_rate = 0.495, Pending_hits = 611, Reservation_fails = 179
L2_cache_bank[47]: Access = 184430, Miss = 92327, Miss_rate = 0.501, Pending_hits = 667, Reservation_fails = 765
L2_cache_bank[48]: Access = 183780, Miss = 91323, Miss_rate = 0.497, Pending_hits = 536, Reservation_fails = 108
L2_cache_bank[49]: Access = 184718, Miss = 91312, Miss_rate = 0.494, Pending_hits = 514, Reservation_fails = 588
L2_cache_bank[50]: Access = 183788, Miss = 90649, Miss_rate = 0.493, Pending_hits = 486, Reservation_fails = 0
L2_cache_bank[51]: Access = 184292, Miss = 90923, Miss_rate = 0.493, Pending_hits = 486, Reservation_fails = 0
L2_cache_bank[52]: Access = 309721, Miss = 212152, Miss_rate = 0.685, Pending_hits = 570, Reservation_fails = 267
L2_cache_bank[53]: Access = 184074, Miss = 91542, Miss_rate = 0.497, Pending_hits = 596, Reservation_fails = 205
L2_cache_bank[54]: Access = 183714, Miss = 90304, Miss_rate = 0.492, Pending_hits = 575, Reservation_fails = 251
L2_cache_bank[55]: Access = 184287, Miss = 90824, Miss_rate = 0.493, Pending_hits = 560, Reservation_fails = 363
L2_cache_bank[56]: Access = 184300, Miss = 91085, Miss_rate = 0.494, Pending_hits = 501, Reservation_fails = 534
L2_cache_bank[57]: Access = 184304, Miss = 91339, Miss_rate = 0.496, Pending_hits = 509, Reservation_fails = 0
L2_cache_bank[58]: Access = 183889, Miss = 91602, Miss_rate = 0.498, Pending_hits = 451, Reservation_fails = 0
L2_cache_bank[59]: Access = 184242, Miss = 92077, Miss_rate = 0.500, Pending_hits = 461, Reservation_fails = 206
L2_cache_bank[60]: Access = 184412, Miss = 92267, Miss_rate = 0.500, Pending_hits = 490, Reservation_fails = 303
L2_cache_bank[61]: Access = 184532, Miss = 91644, Miss_rate = 0.497, Pending_hits = 539, Reservation_fails = 60
L2_cache_bank[62]: Access = 184476, Miss = 92486, Miss_rate = 0.501, Pending_hits = 592, Reservation_fails = 49
L2_cache_bank[63]: Access = 184808, Miss = 92536, Miss_rate = 0.501, Pending_hits = 554, Reservation_fails = 0
L2_total_cache_accesses = 11907245
L2_total_cache_misses = 5962572
L2_total_cache_miss_rate = 0.5008
L2_total_cache_pending_hits = 34646
L2_total_cache_reservation_fails = 16374
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4739254
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30930
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1262097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2000786
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1168785
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3650
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 672075
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2027588
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8033067
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3872098
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15534
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.128
L2_cache_fill_port_util = 0.065

icnt_total_pkts_mem_to_simt=11907245
icnt_total_pkts_simt_to_mem=11905725
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8185
	minimum = 5
	maximum = 182
Network latency average = 7.97169
	minimum = 5
	maximum = 119
Slowest packet = 23750246
Flit latency average = 7.97169
	minimum = 5
	maximum = 119
Slowest flit = 23755339
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.119904
	minimum = 0.0970179 (at node 43)
	maximum = 0.166998 (at node 19)
Accepted packet rate average = 0.119904
	minimum = 0.0970179 (at node 43)
	maximum = 0.166998 (at node 19)
Injected flit rate average = 0.119904
	minimum = 0.0970179 (at node 43)
	maximum = 0.166998 (at node 19)
Accepted flit rate average= 0.119904
	minimum = 0.0970179 (at node 43)
	maximum = 0.166998 (at node 19)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 186.503 (22 samples)
	minimum = 5 (22 samples)
	maximum = 1556.68 (22 samples)
Network latency average = 169.45 (22 samples)
	minimum = 5 (22 samples)
	maximum = 1279.36 (22 samples)
Flit latency average = 169.45 (22 samples)
	minimum = 5 (22 samples)
	maximum = 1279.36 (22 samples)
Fragmentation average = 0 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0 (22 samples)
Injected packet rate average = 0.145827 (22 samples)
	minimum = 0.112296 (22 samples)
	maximum = 0.414657 (22 samples)
Accepted packet rate average = 0.145827 (22 samples)
	minimum = 0.112296 (22 samples)
	maximum = 0.410909 (22 samples)
Injected flit rate average = 0.145827 (22 samples)
	minimum = 0.112296 (22 samples)
	maximum = 0.414657 (22 samples)
Accepted flit rate average = 0.145827 (22 samples)
	minimum = 0.112296 (22 samples)
	maximum = 0.410909 (22 samples)
Injected packet size average = 1 (22 samples)
Accepted packet size average = 1 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 16 min, 1 sec (8161 sec)
gpgpu_simulation_rate = 61941 (inst/sec)
gpgpu_simulation_rate = 96 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949d70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949db0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 61 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 63 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 23: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 23 
gpu_sim_cycle = 6459
gpu_sim_insn = 19007374
gpu_ipc =    2942.7734
gpu_tot_sim_cycle = 792076
gpu_tot_sim_insn = 524510387
gpu_tot_ipc =     662.1971
gpu_tot_issued_cta = 44942
gpu_occupancy = 90.6942% 
gpu_tot_occupancy = 76.4356% 
max_total_param_size = 0
gpu_stall_dramfull = 6622502
gpu_stall_icnt2sh    = 108970
partiton_level_parallism =       4.8565
partiton_level_parallism_total  =      15.0706
partiton_level_parallism_util =       7.0127
partiton_level_parallism_util_total  =      16.1945
L2_BW  =     226.1177 GB/Sec
L2_BW_total  =     701.7784 GB/Sec
gpu_total_sim_rate=63584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19303787
	L1I_total_cache_misses = 19289
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 508664, Miss = 290744, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 101444
	L1D_cache_core[1]: Access = 504723, Miss = 284800, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 69179
	L1D_cache_core[2]: Access = 496333, Miss = 282432, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 59652
	L1D_cache_core[3]: Access = 514555, Miss = 289122, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 72857
	L1D_cache_core[4]: Access = 514172, Miss = 289224, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 63866
	L1D_cache_core[5]: Access = 510699, Miss = 284370, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 51954
	L1D_cache_core[6]: Access = 518779, Miss = 289923, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 65069
	L1D_cache_core[7]: Access = 512313, Miss = 289336, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 111614
	L1D_cache_core[8]: Access = 502384, Miss = 287543, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 91563
	L1D_cache_core[9]: Access = 525361, Miss = 287881, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 51016
	L1D_cache_core[10]: Access = 511339, Miss = 287041, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 66199
	L1D_cache_core[11]: Access = 523303, Miss = 292734, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 59104
	L1D_cache_core[12]: Access = 514313, Miss = 290763, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 103710
	L1D_cache_core[13]: Access = 507256, Miss = 285852, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 82584
	L1D_cache_core[14]: Access = 510780, Miss = 291806, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 125858
	L1D_cache_core[15]: Access = 517314, Miss = 292444, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 109699
	L1D_cache_core[16]: Access = 516382, Miss = 289279, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 58136
	L1D_cache_core[17]: Access = 507729, Miss = 288028, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 77503
	L1D_cache_core[18]: Access = 506265, Miss = 284485, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 71147
	L1D_cache_core[19]: Access = 506952, Miss = 289287, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 118856
	L1D_cache_core[20]: Access = 512507, Miss = 287913, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 92373
	L1D_cache_core[21]: Access = 507497, Miss = 284736, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 60154
	L1D_cache_core[22]: Access = 510406, Miss = 290677, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 77419
	L1D_cache_core[23]: Access = 505883, Miss = 289053, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 119672
	L1D_cache_core[24]: Access = 511675, Miss = 289658, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 86928
	L1D_cache_core[25]: Access = 512872, Miss = 291942, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 150959
	L1D_cache_core[26]: Access = 524882, Miss = 293438, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 78188
	L1D_cache_core[27]: Access = 515988, Miss = 291600, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 69779
	L1D_cache_core[28]: Access = 509292, Miss = 291385, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 123463
	L1D_cache_core[29]: Access = 510277, Miss = 288765, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 91810
	L1D_cache_core[30]: Access = 509027, Miss = 290585, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 102218
	L1D_cache_core[31]: Access = 501836, Miss = 286506, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 93915
	L1D_cache_core[32]: Access = 512803, Miss = 283827, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 49916
	L1D_cache_core[33]: Access = 510987, Miss = 286470, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 76692
	L1D_cache_core[34]: Access = 512515, Miss = 290301, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 78460
	L1D_cache_core[35]: Access = 513909, Miss = 288726, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 60744
	L1D_cache_core[36]: Access = 509188, Miss = 283692, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 56084
	L1D_cache_core[37]: Access = 507075, Miss = 287336, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 70928
	L1D_cache_core[38]: Access = 514562, Miss = 288728, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 63498
	L1D_cache_core[39]: Access = 508948, Miss = 290777, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 115983
	L1D_total_cache_accesses = 20451745
	L1D_total_cache_misses = 11543209
	L1D_total_cache_miss_rate = 0.5644
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3330193
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 4345696
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8228173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6681768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2744895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1669678
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4340576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 680363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3169609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 585298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 22154
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19284498
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16579619
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4345696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3872126
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19303787

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2744895
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 585298
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7197, 6579, 6778, 7008, 6543, 7950, 6823, 7279, 6900, 7218, 7018, 7939, 6969, 6997, 7022, 6752, 7317, 7504, 7184, 6733, 6878, 6990, 7042, 6468, 7015, 7180, 7076, 7343, 7262, 7371, 7591, 7144, 7328, 7102, 7241, 7183, 7028, 6524, 7329, 7121, 7710, 6837, 7266, 7051, 6726, 6594, 6516, 6819, 7391, 7073, 7065, 7467, 7006, 6943, 7155, 7287, 6957, 7141, 7016, 7495, 7216, 6874, 7204, 7040, 
gpgpu_n_tot_thrd_icount = 1150248608
gpgpu_n_tot_w_icount = 35945269
gpgpu_n_stall_shd_mem = 15791643
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8064407
gpgpu_n_mem_write_global = 3872126
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 42792049
gpgpu_n_store_insn = 8861402
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 139062272
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2400857
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13265446
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10990878	W0_Idle:15806783	W0_Scoreboard:177976218	W1:6438544	W2:3187173	W3:2161972	W4:1713755	W5:1344296	W6:1024271	W7:768223	W8:585877	W9:513499	W10:518489	W11:550138	W12:607199	W13:626570	W14:613194	W15:534899	W16:422305	W17:291441	W18:180755	W19:99300	W20:43874	W21:20045	W22:5879	W23:1293	W24:400	W25:115	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13691700
single_issue_nums: WS0:8989101	WS1:8981938	WS2:8992664	WS3:8981566	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64515256 {8:8064407,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 154885040 {40:3872126,}
traffic_breakdown_coretomem[INST_ACC_R] = 3840 {8:480,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 322576280 {40:8064407,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30977008 {8:3872126,}
traffic_breakdown_memtocore[INST_ACC_R] = 76800 {40:1920,}
maxmflatency = 11678 
max_icnt2mem_latency = 9739 
maxmrqlatency = 3777 
max_icnt2sh_latency = 1399 
averagemflatency = 878 
avg_icnt2mem_latency = 364 
avg_mrq_latency = 151 
avg_icnt2sh_latency = 173 
mrq_lat_table:256658 	463054 	156180 	153210 	218410 	584516 	600414 	751258 	684762 	200392 	6818 	215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2616629 	2445727 	3071772 	2982873 	702261 	97426 	20005 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	240 	1279513 	1809877 	1109259 	1227701 	1734053 	2161082 	1779233 	541061 	232603 	61354 	1117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2681801 	2196134 	1082690 	960403 	938890 	1103227 	1444923 	1369028 	159597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	349 	274 	378 	385 	148 	28 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        65        67        64        64        64        64        64        64        64        64        64        65        64 
dram[1]:        64        64        64        64        64        65        64        64        64        65        64        64        64        64        64        64 
dram[2]:        64        64        64        64        68        68        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        66        64        65        66        64        64        64        64        64        64        64        64        64        65 
dram[4]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        65        64        64        64        67        68        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        66        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        65        64        65        65        65        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        67        67        64        64        64        64        64        64        64        64        64        64 
dram[10]:        65        64        64        64        65        66        58        64        64        64        64        64        64        64        66        64 
dram[11]:        64        65        64        64        67        64        60        64        64        64        64        64        64        64        64        64 
dram[12]:        65        64        65        64        64        68        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        67        65        64        64        64        64        64        65        64        64        64        64 
dram[14]:        64        64        64        64        65        66        64        64        64        64        64        64        64        65        64        64 
dram[15]:        64        64        65        64        67        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        65        64        65        65        64        64        64        64        64        64        64        65        64        65        64 
dram[17]:        64        64        64        64        65        65        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        65        64        64        66        65        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        65        64        64        64        64        64        64        65        64        64        64        64        64 
dram[20]:        64        64        64        64        66        64        64        64        64        64        64        65        64        64        64        64 
dram[21]:        65        73        64        64        66        72        64        64        64        64        64        64        64        69        64        64 
dram[22]:        64        64        64        64        65        66        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        66        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        66        64        64        64        64        64        64        64        64        64        65        64 
dram[25]:        64        64        64        64        65        64        64        64        64        64        64        64        64        65        64        64 
dram[26]:        64        64        64        65        64        68        64        64        64        64        64        65        65        64        64        64 
dram[27]:        64        64        65        64        65        65        64        64        64        64        64        64        64        64        65        64 
dram[28]:        65        64        64        65        64        64        64        64        64        64        64        64        64        64        65        64 
dram[29]:        64        64        64        64        66        64        64        64        64        64        64        65        64        64        64        64 
dram[30]:        64        64        64        64        66        64        64        64        64        64        64        64        64        65        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
maximum service time to same row:
dram[0]:     13767      9520     17490     13809     11720     23387     12427     12458     15214     14045     23902     16996     14279      9263     14237      7876 
dram[1]:     11075      9276     17048     13764     11296     13596      9100     15594     18191      9502     16183     15994     10361     21267      9195     10546 
dram[2]:     10822     14776     11978     10595     13820     12711     16389     12684     11133     10305     16563     16599     11655     12888      9423      8790 
dram[3]:      8819      8999     17460     11301     18263     16130     12364     12015     14667     20173     14997      9841      9776      9959      9171      8085 
dram[4]:     14872     13850     14097     10357     14041     15570      9988     17157     24272     24984     15216     18767     11099     12597     16734      9493 
dram[5]:     11094     12225      8649     17212     14588     16018     11564     12505     25701     14841     10089      8902     10005      8844     11394     11846 
dram[6]:      8896      8630     13487      8982     16318      9198     16404      9313     16272     11220     14055      8830     13672      9722      7970     16171 
dram[7]:      7810     10541     14967      7318      6961      9836     20988     15542     19581     14492     14877     13600      9588     13564      7610      9277 
dram[8]:     13110      8153     17375     13679     13245     16797     12836     16226     14069     15981     10482     17847     10352     19634     15535      8080 
dram[9]:      9203     13903     11326      9592     14945      9029     11871     12280     10802     15751     11627      9913     11515     10430      8605      8633 
dram[10]:     15733      9639      8544     15120     16898     23855     12783     15628     16647     18421     11991      8528     10345      8931     13494     12181 
dram[11]:     13802     13090     20430      9840     15771     15363     13798     15629     17095     21572     10991      9849     13630     13166      6201     16402 
dram[12]:     15683     14372     14941      9978      6740     19124     13472     18049     11693     16600      9998     11689     17892     14483      9971     10612 
dram[13]:     10506     10756     14559     21300     16123     12988     28639     15898     11088     17375     17063     14974     10388     16445     10415      8456 
dram[14]:     14676     16148     11605     12590      8560      9960      9415     12704      9217     24997     13351     17439     10731      9901     14613     11849 
dram[15]:     13250      9644     19623      7719      9105     23778     15582     16545     20880     21814     19242     17518      7986      9312      9817      8682 
dram[16]:     10545      9067      9265     12949     21013     13877     12943     13392     10096     15844     10636     10649     13211      9938      9892      9078 
dram[17]:      8304     11830     14299      7714     15558      8005     16255     14571     18221     12025      8386      9355     11870      9655      9396     11342 
dram[18]:     10286     16254      9235     10605     12441      8797     10829     14461     18453     10767     10051     11333      7585      9442     18784      9641 
dram[19]:     13811      8661      7186     13080     15448     16785     11046     13518     15150     18766     24529     16038      9957     13394     15786     14690 
dram[20]:      8591     16396     16475     14491     15337     18535     16195     12472     16269     11590      9404     16380     11017     10250      7245     12220 
dram[21]:      8084      8215      8439     14378     13868     22828     12246     16232     16418     11273     16631     16765     13873     15954     13608     14043 
dram[22]:     12707     12669     11301      7659     10589     14968     12219     19540     11226     14707     14857      9332     17174     10921      8410     11077 
dram[23]:     12959      9133     12564      7562     18292      9127     15685     21417     15156     11302      9437      9103      8237     12916     16195      9870 
dram[24]:     14509      9276      9870     10256     22316     12910     10131     14882     10384     10404     15928     17914     10651      9632      8617      8518 
dram[25]:     12871     10816     16284     10283     16219      7561     12428     20489     16107     20605     14528     10204     11591     10503      8177      9131 
dram[26]:     10750     12521     13100     13026     16173      9284     16446     14616     10986     12832     12605     14573     11217      9887      5802      9394 
dram[27]:     15625     13060     14312     13732     14996     16166     13114      7960     13014     14557     12937     12702      9810     10760      8716     10556 
dram[28]:      9934      8338      9172     17015     11422     16849     14713     16275     16905     15380     15702     17526      8281      7501     11838      6236 
dram[29]:      8097     14358     10949      9332     11312     14532     13834     18915     24731     17533     10965     15199      8300      9075      6825     14262 
dram[30]:     10431      8273      8819     14072     13904     10873     12634     13360     10207     15984     10658      8665      7953     12185      9696     10776 
dram[31]:     13668     12739     14054     14266     10883     17020     18744     15523     15169     17465     15084     10479     12981      7809     10961     11165 
average row accesses per activate:
dram[0]:  2.814741  2.773739  2.778649  2.798273  2.832058  2.848006  2.746054  2.811517  2.795717  2.815934  2.861073  2.801304  2.782021  2.823152  2.722166  2.782888 
dram[1]:  2.832339  2.787709  2.836313  2.784689  2.813017  2.852553  2.717599  2.732341  2.754433  2.817157  2.764125  2.743906  2.768739  2.796707  2.799663  2.750166 
dram[2]:  2.818365  2.802552  2.804201  2.823836  2.791503  2.875181  2.775461  2.765138  2.798096  2.839840  2.797711  2.790658  2.714616  2.774215  2.799597  2.832756 
dram[3]:  2.718132  2.734540  2.800343  2.867585  2.795782  2.924779  2.822552  2.764438  2.720212  2.844822  2.737145  2.841588  2.729388  2.836066  2.741675  2.773919 
dram[4]:  2.764920  2.739479  2.734805  2.785814  2.882244  2.849798  2.783574  2.814128  2.737002  2.776129  2.852628  2.742750  2.781515  2.745942  2.703367  2.735605 
dram[5]:  2.768814  2.729160  2.790795  2.855009  2.810465  2.849263  2.713784  2.752254  2.789789  2.848110  2.753936  2.810028  2.761790  2.720287  2.758234  2.731990 
dram[6]:  2.722793  2.807108  2.751599  2.856827  2.797824  2.842852  2.741155  2.764016  2.806782  2.860857  2.787760  2.843817  2.730849  2.762876  2.728930  2.721436 
dram[7]:  2.818214  2.748897  2.829162  2.802154  2.817124  2.841946  2.792963  2.710176  2.777265  2.813179  2.769339  2.753563  2.759459  2.797598  2.721519  2.702536 
dram[8]:  2.772497  2.819972  2.830753  2.823208  2.788717  2.813081  2.756497  2.751648  2.781457  2.868639  2.792208  2.760771  2.753125  2.785007  2.807271  2.700793 
dram[9]:  2.792721  2.840665  2.782097  2.845308  2.881465  2.815769  2.719700  2.741361  2.708004  2.839841  2.772125  2.797933  2.765154  2.812278  2.757777  2.771942 
dram[10]:  2.740060  2.753108  2.849261  2.857301  2.832451  2.855223  2.763206  2.753813  2.750258  2.851985  2.811234  2.788231  2.716448  2.753803  2.824885  2.839886 
dram[11]:  2.796451  2.745178  2.822748  2.765022  2.889273  2.902825  2.718077  2.814402  2.807638  2.793079  2.699898  2.768765  2.774712  2.750172  2.723220  2.769774 
dram[12]:  2.778468  2.759092  2.809624  2.831752  2.817333  2.920000  2.698951  2.706314  2.814581  2.784573  2.746585  2.723698  2.726691  2.747540  2.785812  2.793031 
dram[13]:  2.783339  2.783038  2.856118  2.807024  2.828865  2.826851  2.651123  2.720044  2.786919  2.842161  2.753873  2.806973  2.752929  2.865998  2.784212  2.742286 
dram[14]:  2.732817  2.735304  2.794973  2.852302  2.934134  2.810307  2.773124  2.738069  2.791928  2.803004  2.834512  2.780384  2.755067  2.781446  2.773459  2.744498 
dram[15]:  2.799791  2.824880  2.755736  2.807165  2.865363  2.912524  2.767138  2.759687  2.770718  2.797344  2.763380  2.763084  2.798337  2.786517  2.789195  2.743354 
dram[16]:  2.749745  2.773922  2.766762  2.768871  2.907563  2.839820  2.744408  2.782834  2.751047  2.744870  2.756766  2.760660  2.737867  2.775390  2.689573  2.759745 
dram[17]:  2.753673  2.789200  2.782192  2.856110  2.897242  2.861341  2.686525  2.768978  2.762427  2.747850  2.730175  2.750000  2.764645  2.765441  2.720452  2.718945 
dram[18]:  2.826976  2.772113  2.818020  2.880450  2.898331  2.895318  2.731900  2.788917  2.847619  2.805372  2.769637  2.765299  2.715156  2.723051  2.745448  2.793031 
dram[19]:  2.785446  2.764825  2.824080  2.860791  2.860942  2.890041  2.869598  2.793803  2.822262  2.798592  2.793151  2.763630  2.802486  2.742954  2.754362  2.716357 
dram[20]:  2.733927  2.848128  2.781381  2.809765  2.820873  2.870522  2.736578  2.821883  2.751285  2.743802  2.732409  2.812768  2.763176  2.730623  2.743285  2.703551 
dram[21]:  2.762252  2.755556  2.742111  2.835022  2.873758  2.880045  2.813625  2.725009  2.809016  2.811228  2.817508  2.738005  2.713658  2.779596  2.748449  2.735875 
dram[22]:  2.797189  2.777552  2.772872  2.814045  2.852865  2.864092  2.752603  2.779104  2.742964  2.840142  2.822082  2.772395  2.799384  2.743981  2.720922  2.684697 
dram[23]:  2.782638  2.730268  2.847818  2.804257  2.842239  2.821109  2.749559  2.769231  2.738562  2.759758  2.772603  2.770755  2.667104  2.745327  2.743727  2.725212 
dram[24]:  2.748916  2.777591  2.780711  2.786279  2.861544  2.875513  2.715474  2.742210  2.806530  2.791183  2.717862  2.785371  2.731158  2.710474  2.750523  2.788015 
dram[25]:  2.751849  2.748668  2.777739  2.820290  2.826692  2.878232  2.805125  2.798545  2.799791  2.732856  2.713599  2.782564  2.735204  2.755472  2.771310  2.793914 
dram[26]:  2.766159  2.798319  2.752954  2.858777  2.908744  2.856927  2.808840  2.692822  2.757628  2.844731  2.733871  2.805487  2.801262  2.738926  2.799023  2.782564 
dram[27]:  2.763293  2.786004  2.832969  2.739692  2.842938  2.822940  2.763696  2.702779  2.816220  2.790076  2.762818  2.783103  2.742710  2.745331  2.728988  2.768733 
dram[28]:  2.769487  2.790915  2.820697  2.879898  2.924463  2.858571  2.773260  2.728699  2.848944  2.798490  2.838262  2.754704  2.774880  2.776610  2.744998  2.706914 
dram[29]:  2.764135  2.782349  2.915694  2.809758  2.790990  2.834171  2.773396  2.791135  2.791580  2.776780  2.724374  2.739712  2.801414  2.759718  2.721789  2.747212 
dram[30]:  2.794286  2.761905  2.817277  2.876757  2.824180  2.892736  2.765575  2.819273  2.827635  2.826252  2.781597  2.832688  2.774237  2.735681  2.758809  2.781272 
dram[31]:  2.759448  2.825397  2.815369  2.828905  2.815980  2.847716  2.749912  2.779558  2.750502  2.781868  2.743735  2.850980  2.764939  2.792333  2.811301  2.666999 
average row locality = 4075887/1463649 = 2.784744
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6739      6761      6663      6599      6406      6550      6373      6361      6535      6500      6588      6510      6549      6671      6388      6581 
dram[1]:      6808      6788      6541      6662      6450      6652      6434      6333      6574      6554      6476      6528      6516      6564      6608      6572 
dram[2]:      6697      6660      6753      6661      6467      6582      6615      6334      6590      6801      6601      6444      6512      6658      6645      6500 
dram[3]:      6638      6588      6564      6622      6580      6551      6462      6386      6493      6569      6445      6433      6513      6644      6458      6500 
dram[4]:      6640      6490      6489      6528      6375      6373      6395      6357      6433      6578      6642      6407      6481      6547      6362      6352 
dram[5]:      6522      6475      6472      6384      6364      6198      6212      6149      6324      6424      6404      6300      6353      6289      6456      6351 
dram[6]:      6337      6461      6211      6313      6133      6289      6123      6111      6325      6495      6211      6367      6260      6339      6242      6255 
dram[7]:      6390      6417      6313      6333      6149      6208      6118      6039      6180      6378      6311      6327      6276      6244      6301      6274 
dram[8]:      6562      6498      6349      6298      6243      6283      6258      6067      6367      6333      6359      6294      6310      6233      6339      6215 
dram[9]:      6389      6542      6324      6292      6330      6107      6123      6151      6297      6287      6334      6308      6313      6252      6254      6258 
dram[10]:      6520      6359      6450      6289      6200      6113      6142      6071      6291      6251      6314      6346      6369      6297      6297      6304 
dram[11]:      6458      6437      6406      6225      6194      6337      6125      6123      6337      6328      6313      6175      6304      6366      6221      6228 
dram[12]:      6424      6558      6448      6277      6206      6348      6180      5914      6401      6347      6389      6319      6409      6381      6483      6315 
dram[13]:      6611      6528      6467      6328      6372      6194      6166      6029      6454      6355      6335      6202      6481      6384      6435      6198 
dram[14]:      6453      6463      6233      6253      6280      6304      6172      6005      6368      6380      6416      6240      6361      6353      6272      6352 
dram[15]:      6424      6585      6311      6507      6278      6268      6224      6235      6423      6368      6270      6283      6383      6509      6306      6400 
dram[16]:      6475      6573      6265      6207      6265      6268      6046      6060      6239      6373      6307      6370      6316      6366      6219      6118 
dram[17]:      6401      6429      6308      6422      6324      6257      6079      6093      6399      6383      6315      6270      6307      6327      6302      6192 
dram[18]:      6648      6579      6427      6454      6301      6322      6110      6189      6427      6418      6333      6339      6359      6337      6339      6248 
dram[19]:      6514      6524      6549      6465      6188      6437      6246      6310      6351      6342      6446      6392      6485      6399      6339      6391 
dram[20]:      6594      6560      6473      6375      6259      6329      6154      6271      6352      6328      6427      6278      6379      6257      6353      6203 
dram[21]:      6586      6464      6502      6368      6418      6308      6444      6144      6467      6338      6335      6317      6333      6301      6307      6228 
dram[22]:      6674      6537      6377      6395      6362      6360      6256      6174      6420      6358      6398      6333      6498      6411      6407      6244 
dram[23]:      6638      6687      6419      6466      6448      6533      6261      6245      6346      6509      6475      6480      6432      6494      6566      6412 
dram[24]:      6559      6601      6381      6303      6571      6356      6042      6221      6446      6511      6394      6492      6408      6455      6301      6342 
dram[25]:      6487      6584      6420      6364      6217      6319      6302      6192      6418      6347      6227      6454      6333      6352      6382      6453 
dram[26]:      6521      6635      6401      6490      6303      6233      6163      6199      6388      6483      6215      6342      6395      6413      6348      6440 
dram[27]:      6417      6555      6326      6318      6217      6272      6079      6159      6462      6383      6287      6419      6374      6441      6332      6447 
dram[28]:      6596      6661      6368      6495      6310      6367      6141      6148      6405      6480      6328      6292      6422      6491      6422      6387 
dram[29]:      6636      6705      6481      6500      6199      6538      6207      6303      6392      6412      6337      6313      6555      6523      6388      6507 
dram[30]:      6654      6679      6403      6496      6324      6302      6303      6237      6296      6509      6379      6377      6471      6586      6394      6385 
dram[31]:      6646      6698      6616      6502      6431      6492      6297      6306      6476      6506      6530      6375      6624      6642      6518      6376 
total dram reads = 3268412
bank skew: 6808/5914 = 1.15
chip skew: 105520/100258 = 1.05
number of total write accesses:
dram[0]:      1739      1710      1484      1502      1368      1376      1456      1500      1690      1700      1629      1653      1683      1694      1656      1648 
dram[1]:      1740      1695      1551      1486      1373      1338      1534      1558      1659      1689      1645      1690      1721      1759      1693      1695 
dram[2]:      1682      1686      1525      1466      1352      1365      1506      1566      1642      1710      1711      1621      1697      1734      1695      1681 
dram[3]:      1742      1725      1599      1499      1374      1381      1523      1512      1703      1644      1646      1657      1697      1660      1693      1647 
dram[4]:      1699      1712      1565      1484      1384      1387      1502      1531      1674      1656      1662      1632      1705      1743      1667      1677 
dram[5]:      1646      1677      1532      1453      1317      1344      1506      1483      1599      1639      1643      1658      1670      1676      1667      1651 
dram[6]:      1619      1674      1532      1449      1326      1327      1470      1432      1621      1647      1578      1590      1654      1654      1691      1629 
dram[7]:      1656      1684      1487      1471      1353      1326      1423      1498      1638      1648      1565      1595      1674      1676      1654      1612 
dram[8]:      1664      1663      1512      1463      1320      1287      1485      1445      1613      1616      1596      1588      1619      1643      1614      1620 
dram[9]:      1668      1659      1477      1470      1303      1321      1484      1544      1586      1568      1622      1543      1670      1673      1636      1606 
dram[10]:      1681      1614      1451      1460      1289      1322      1443      1513      1704      1649      1594      1567      1707      1667      1672      1642 
dram[11]:      1579      1675      1461      1506      1321      1370      1453      1459      1603      1582      1649      1608      1640      1648      1660      1616 
dram[12]:      1628      1711      1551      1482      1336      1317      1539      1458      1629      1667      1653      1577      1692      1716      1685      1620 
dram[13]:      1675      1643      1493      1425      1331      1365      1509      1462      1642      1640      1665      1607      1742      1615      1642      1623 
dram[14]:      1658      1680      1551      1491      1293      1385      1443      1511      1656      1645      1600      1584      1659      1652      1649      1629 
dram[15]:      1631      1658      1496      1485      1341      1290      1405      1528      1601      1638      1578      1636      1693      1675      1593      1649 
dram[16]:      1601      1660      1493      1496      1347      1320      1438      1462      1640      1653      1638      1658      1695      1641      1648      1670 
dram[17]:      1659      1629      1535      1478      1345      1337      1497      1494      1659      1605      1638      1628      1669      1643      1639      1644 
dram[18]:      1652      1632      1486      1473      1339      1284      1512      1461      1646      1625      1530      1614      1667      1696      1653      1687 
dram[19]:      1639      1682      1590      1488      1342      1369      1456      1535      1636      1606      1629      1617      1631      1679      1712      1663 
dram[20]:      1698      1654      1504      1394      1363      1364      1492      1492      1679      1640      1650      1609      1695      1670      1715      1640 
dram[21]:      1756      1720      1579      1468      1390      1327      1527      1516      1696      1674      1647      1615      1694      1682      1669      1665 
dram[22]:      1684      1679      1473      1459      1355      1353      1410      1513      1669      1637      1628      1621      1679      1681      1617      1598 
dram[23]:      1696      1684      1478      1571      1371      1352      1534      1531      1615      1693      1621      1630      1692      1731      1635      1641 
dram[24]:      1685      1679      1519      1454      1324      1359      1469      1523      1634      1656      1640      1619      1709      1671      1582      1707 
dram[25]:      1697      1673      1516      1420      1302      1363      1471      1504      1623      1663      1675      1621      1662      1705      1616      1627 
dram[26]:      1653      1690      1522      1506      1315      1335      1463      1454      1656      1670      1582      1634      1597      1749      1674      1699 
dram[27]:      1638      1686      1442      1523      1331      1333      1488      1525      1629      1658      1634      1652      1621      1644      1623      1682 
dram[28]:      1718      1695      1482      1442      1317      1354      1430      1506      1686      1672      1639      1614      1664      1700      1673      1639 
dram[29]:      1626      1681      1508      1505      1359      1358      1528      1568      1698      1624      1610      1676      1768      1712      1644      1622 
dram[30]:      1659      1731      1522      1487      1338      1384      1554      1516      1644      1673      1632      1665      1713      1725      1670      1664 
dram[31]:      1751      1668      1481      1484      1358      1362      1510      1499      1737      1656      1682      1622      1751      1735      1691      1657 
total dram writes = 807475
bank skew: 1768/1284 = 1.38
chip skew: 25826/24748 = 1.04
average mf latency per bank:
dram[0]:       2652      2547      2651      2583      2631      2536      2294      2203      2501      2469      2644      2541      2681      2581      2681      2626
dram[1]:       2656      2956      2715      2956      2697      2941      2354      2571      2623      2840      2690      2913      2695      2975      2646      3004
dram[2]:       2802      2662      2782      2684      2777      2570      2388      2292      2697      2532      2785      2704      2833      2629      2833      2713
dram[3]:       2610      2693      2606      2655      2543      2602      2259      2276      2484      2585      2611      2705      2632      2685      2635      2726
dram[4]:       2682      2675      2669      2671      2623      2584      2339      2307      2590      2558      2717      2654      2735      2662      2721      2616
dram[5]:       2539      2529      2553      2588      2487      2539      2205      2224      2490      2514      2491      2556      2517      2561      2525      2539
dram[6]:       2487      2520      2504      2536      2459      2484      2195      2224      2379      2449      2505      2563      2482      2550      2482      2562
dram[7]:       2449      2456      2443      2466      2406      2440      2169      2162      2394      2407      2465      2505      2475      2502      2446      2485
dram[8]:       2571      2423      2585      2425      2546      2350      2271      2134      2544      2342      2606      2465      2695      2483      2632      2451
dram[9]:       2438      2376      2415      2368      2367      2346      2048      2049      2321      2340      2403      2395      2421      2462      2437      2410
dram[10]:       2564      2674      2626      2702      2533      2695      2230      2322      2467      2641      2572      2709      2555      2747      2589      2711
dram[11]:       2509      2521      2521      2528      2468      2418      2162      2206      2414      2505      2497      2613      2506      2562      2501      2598
dram[12]:       2519      2306      2485      2381      2479      2322      2192      2014      2402      2261      2483      2366      2497      2388      2494      2399
dram[13]:       2568      2459      2631      2488      2566      2444      2236      2128      2529      2428      2615      2514      2641      2525      2633      2571
dram[14]:       2539      2342      2556      2369      2503      2342      2280      2075      2445      2280      2568      2382      2629      2371      2594      2384
dram[15]:       2571      2492      2596      2492      2557      2528      2348      2207      2485      2449      2589      2504      2577      2512      2620      2507
dram[16]:       2451      2436      2454      2484      2421      2437      2177      2178      2367      2366      2450      2453      2448      2485      2478      2525
dram[17]:       2345      2416      2336      2476      2256      2422      2013      2158      2213      2370      2317      2441      2334      2465      2339      2453
dram[18]:       2537      2578      2586      2586      2501      2543      2226      2268      2418      2478      2582      2635      2622      2607      2541      2683
dram[19]:       2646      2640      2642      2604      2689      2554      2306      2279      2571      2610      2618      2644      2672      2656      2610      2650
dram[20]:       2514      2353      2514      2405      2521      2367      2234      2053      2455      2283      2531      2374      2523      2387      2524      2371
dram[21]:       2873      2374      2850      2434      2815      2395      2453      2126      2798      2403      2902      2418      2840      2486      2889      2426
dram[22]:       2590      2295      2592      2332      2539      2297      2220      2065      2473      2296      2635      2372      2602      2370      2616      2379
dram[23]:       2744      2705      2793      2727      2761      2663      2384      2347      2689      2677      2778      2763      2757      2769      2764      2797
dram[24]:       2460      2482      2502      2546      2374      2412      2137      2128      2351      2397      2486      2486      2500      2497      2498      2494
dram[25]:       2478      2268      2468      2294      2484      2247      2150      1965      2386      2238      2431      2227      2504      2304      2472      2279
dram[26]:       2669      2546     37275      2569      2616      2545      2312      2208      2484      2503      2653      2637      2673      2650      2684      2581
dram[27]:       2506      2595      2532      2625      2504      2594      2232      2252      2434      2558      2491      2579      2578      2657      2519      2582
dram[28]:       2474      2446      2507      2453      2515      2428      2224      2183      2475      2439      2558      2577      2563      2507      2545      2513
dram[29]:       2461      2468      2497      2489      2451      2439      2158      2139      2449      2445      2518      2525      2550      2506      2508      2470
dram[30]:       2458      2526      2489      2523      2434      2532      2133      2219      2437      2490      2492      2580      2573      2578      2507      2553
dram[31]:       2710      2838      2710      2804      2675      2760      2340      2447      2663      2720      2645      2835      2764      2794      2805      2851
maximum mf latency per bank:
dram[0]:      10038     11141     10287     10779     10464     10304      9955      9430      9582      9944     10349     10659     10203     10783      9852      9682
dram[1]:       9809     10991      9975     10170      9831     10080      9124      9158      9554      9734     10568     10396      9963     10621      9560      9663
dram[2]:      10401     11660     11117     11017     10157     10742      9570      9715     10302      9918     10200     10620     10402     10872     10698      9969
dram[3]:      10400     10720     10500      9892      9966      9618      9314      8756      9678      9530      9993     10309      9830     10159     10131      9759
dram[4]:      10686     11678     10729     10194     10310      9953     10319      9453      9927      9824     10114     10284     10301     10440     10822      9441
dram[5]:      10682     11429     10812     11065     10675     10314      9906      9384     10240     10259     10330     10597     11081     10528     10403     10049
dram[6]:      10451     10560     11424     11106     10793     10225     10100     10347     10006      9965      9988     10547     11542     10666     10510      9862
dram[7]:      11356     11315     11300     10966     11657     10279     10546     10352     10300      9461     10955     10510     10768     10650     10461      9730
dram[8]:      10785     11357     11223     10942     11023     10613     10261     10646     10193      9708     10687     10548     11089     10825     10245     10651
dram[9]:      10569     11345     10934     10848     10884     10504      9794     10087      9968     10251     10676     10713      9869     10822     10014     10518
dram[10]:      10337     11491     11440     11305      9897     10506      9955     10033      9997     10284     11148     10490      9826     11274     10277     10949
dram[11]:      10645     11128     11138     11178      9837     10740      9597     10016      9785     10837     11107     10851      9890     10442     10405     10638
dram[12]:      10579     10670     10528     11328      9829      9841      9712      9466      9564     10099     10536     10670      9884     10378      9990      9855
dram[13]:      10837     10960     10537     10659      9813     10152      9438      9235      9719      9961     10475     10447      9957     10343      9711      9817
dram[14]:      11087     10643     10263     10911      9604     10378     10064     10368      9641     10137     10557     10744      9948     10850     10121      9983
dram[15]:      11082     10177     11374     11073      9975     10519      9855     10391     10299     10404     10669     10283      9932     10715     11330      9904
dram[16]:      10484     10608     10098     10921      9681     10159      9566     10211      9326      9750     10168     10126      9759     10515     10910     10175
dram[17]:      10865     10012     10631     10760      9789     10712      9642      9962      9615     10111      9859     10814      9758     10282     10520     10474
dram[18]:      11218     10149     10818     10018      9720      9844     10093      9478      9289      9888      9748     10551      9916     10389     10287     10225
dram[19]:      10730     10853     11310     11058      9614     10880     10203      9999      9373     10026      9898     11023      9532     10839      9434      9824
dram[20]:      10612     10369     10851     10398      9781      9990     10078     10071      9735      9642     10614     10402      9311     10498      9674      9616
dram[21]:      10606     10340     10299     10837     10301      9874      9828      9641     10052      9488     10542     10153      9748     10588      9821      9640
dram[22]:      10660     10899     10231     10712      9845     10333      9665      9747      9266     10114     10114     10112      9512     10695     10059      9778
dram[23]:      11088     10693     10456     10565     10046     10433      9718     10011     10233     10115     10763     11619     10088     11107     10251     10244
dram[24]:      11291     10043     10603     10234      9946      9719      9671      9765     10059      9585     10489     10440     10781     10359      9539      9049
dram[25]:      10992     11078     10144     11048     10510      9874      9713      9453     10159      9382     10369     10079     10525     10420      9681      9167
dram[26]:      10823     10964     10417     11369      9909     10243      9473      9775      9773      9722     10151     10910     10350     10736      9933      9389
dram[27]:      10695     11049     10589     10678     10108     10453      9642     10052     10046      9936     10673     10186     11027     10570     10193      9177
dram[28]:      11202     11188     10563     11519      9574      9954      9422      9992      9985      9883     10397     10113     11028     10964      9687      9616
dram[29]:      10266     10298     10400      9992      9925     10133      9337      9527      9886      9357     10063      9745     10638     10174     10021      9935
dram[30]:      10778      9911     10716     10378     10358     10497      9849      9682      9893      9689     10495      9818     11119     10467      9812     10454
dram[31]:      11015     10204     11021     10693     10628     10685      9854      9940     10176      9844     10687     10335     10575     10628     10097     10255
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=257473 n_act=46542 n_pre=46526 n_ref_event=0 n_req=130262 n_rd=104774 n_rd_L2_A=0 n_write=0 n_wr_bk=55070 bw_util=0.3454
n_activity=345362 dram_eff=0.4628
bk0: 6739a 279347i bk1: 6761a 279628i bk2: 6663a 289907i bk3: 6599a 292403i bk4: 6406a 301860i bk5: 6550a 300933i bk6: 6373a 296021i bk7: 6361a 298591i bk8: 6535a 285115i bk9: 6500a 286546i bk10: 6588a 288556i bk11: 6510a 287931i bk12: 6549a 284788i bk13: 6671a 281907i bk14: 6388a 285833i bk15: 6581a 285524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642705
Row_Buffer_Locality_read = 0.736433
Row_Buffer_Locality_write = 0.257415
Bank_Level_Parallism = 8.989147
Bank_Level_Parallism_Col = 6.034730
Bank_Level_Parallism_Ready = 2.303802
write_to_read_ratio_blp_rw_average = 0.516718
GrpLevelPara = 3.029852 

BW Util details:
bwutil = 0.345443 
total_CMD = 462722 
util_bw = 159844 
Wasted_Col = 144678 
Wasted_Row = 19082 
Idle = 139118 

BW Util Bottlenecks: 
RCDc_limit = 167196 
RCDWRc_limit = 77254 
WTRc_limit = 77762 
RTWc_limit = 439889 
CCDLc_limit = 88021 
rwq = 0 
CCDLc_limit_alone = 47496 
WTRc_limit_alone = 70850 
RTWc_limit_alone = 406276 

Commands details: 
total_CMD = 462722 
n_nop = 257473 
Read = 104774 
Write = 0 
L2_Alloc = 0 
L2_WB = 55070 
n_act = 46542 
n_pre = 46526 
n_ref = 0 
n_req = 130262 
total_req = 159844 

Dual Bus Interface Util: 
issued_total_row = 93068 
issued_total_col = 159844 
Row_Bus_Util =  0.201132 
CoL_Bus_Util = 0.345443 
Either_Row_CoL_Bus_Util = 0.443569 
Issued_on_Two_Bus_Simul_Util = 0.103006 
issued_two_Eff = 0.232220 
queue_avg = 25.490099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4901
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=256131 n_act=47012 n_pre=46996 n_ref_event=0 n_req=130886 n_rd=105060 n_rd_L2_A=0 n_write=0 n_wr_bk=56007 bw_util=0.3481
n_activity=346292 dram_eff=0.4651
bk0: 6808a 279658i bk1: 6788a 279941i bk2: 6541a 292641i bk3: 6662a 291529i bk4: 6450a 303251i bk5: 6652a 302649i bk6: 6434a 289432i bk7: 6333a 288122i bk8: 6574a 284158i bk9: 6554a 289081i bk10: 6476a 286874i bk11: 6528a 282528i bk12: 6516a 282954i bk13: 6564a 282697i bk14: 6608a 285309i bk15: 6572a 281958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640817
Row_Buffer_Locality_read = 0.735523
Row_Buffer_Locality_write = 0.255556
Bank_Level_Parallism = 9.021368
Bank_Level_Parallism_Col = 6.045164
Bank_Level_Parallism_Ready = 2.303694
write_to_read_ratio_blp_rw_average = 0.514271
GrpLevelPara = 3.036367 

BW Util details:
bwutil = 0.348086 
total_CMD = 462722 
util_bw = 161067 
Wasted_Col = 144943 
Wasted_Row = 18958 
Idle = 137754 

BW Util Bottlenecks: 
RCDc_limit = 166689 
RCDWRc_limit = 77915 
WTRc_limit = 81064 
RTWc_limit = 438722 
CCDLc_limit = 89527 
rwq = 0 
CCDLc_limit_alone = 48518 
WTRc_limit_alone = 73564 
RTWc_limit_alone = 405213 

Commands details: 
total_CMD = 462722 
n_nop = 256131 
Read = 105060 
Write = 0 
L2_Alloc = 0 
L2_WB = 56007 
n_act = 47012 
n_pre = 46996 
n_ref = 0 
n_req = 130886 
total_req = 161067 

Dual Bus Interface Util: 
issued_total_row = 94008 
issued_total_col = 161067 
Row_Bus_Util =  0.203163 
CoL_Bus_Util = 0.348086 
Either_Row_CoL_Bus_Util = 0.446469 
Issued_on_Two_Bus_Simul_Util = 0.104780 
issued_two_Eff = 0.234686 
queue_avg = 25.851767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8518
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=256334 n_act=46845 n_pre=46829 n_ref_event=0 n_req=131159 n_rd=105520 n_rd_L2_A=0 n_write=0 n_wr_bk=55479 bw_util=0.3479
n_activity=345333 dram_eff=0.4662
bk0: 6697a 281651i bk1: 6660a 283445i bk2: 6753a 289192i bk3: 6661a 295096i bk4: 6467a 300526i bk5: 6582a 300548i bk6: 6615a 292627i bk7: 6334a 292266i bk8: 6590a 290474i bk9: 6801a 283335i bk10: 6601a 280407i bk11: 6444a 290197i bk12: 6512a 281997i bk13: 6658a 281142i bk14: 6645a 284090i bk15: 6500a 285121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642838
Row_Buffer_Locality_read = 0.736998
Row_Buffer_Locality_write = 0.255314
Bank_Level_Parallism = 9.007684
Bank_Level_Parallism_Col = 6.041262
Bank_Level_Parallism_Ready = 2.303300
write_to_read_ratio_blp_rw_average = 0.514145
GrpLevelPara = 3.039073 

BW Util details:
bwutil = 0.347939 
total_CMD = 462722 
util_bw = 160999 
Wasted_Col = 143984 
Wasted_Row = 19473 
Idle = 138266 

BW Util Bottlenecks: 
RCDc_limit = 165697 
RCDWRc_limit = 77112 
WTRc_limit = 79932 
RTWc_limit = 436968 
CCDLc_limit = 88237 
rwq = 0 
CCDLc_limit_alone = 48425 
WTRc_limit_alone = 72673 
RTWc_limit_alone = 404415 

Commands details: 
total_CMD = 462722 
n_nop = 256334 
Read = 105520 
Write = 0 
L2_Alloc = 0 
L2_WB = 55479 
n_act = 46845 
n_pre = 46829 
n_ref = 0 
n_req = 131159 
total_req = 160999 

Dual Bus Interface Util: 
issued_total_row = 93674 
issued_total_col = 160999 
Row_Bus_Util =  0.202441 
CoL_Bus_Util = 0.347939 
Either_Row_CoL_Bus_Util = 0.446030 
Issued_on_Two_Bus_Simul_Util = 0.104350 
issued_two_Eff = 0.233953 
queue_avg = 25.695248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6952
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=257360 n_act=46662 n_pre=46646 n_ref_event=0 n_req=130148 n_rd=104446 n_rd_L2_A=0 n_write=0 n_wr_bk=55658 bw_util=0.346
n_activity=346486 dram_eff=0.4621
bk0: 6638a 279783i bk1: 6588a 281925i bk2: 6564a 288962i bk3: 6622a 296465i bk4: 6580a 301086i bk5: 6551a 302588i bk6: 6462a 293993i bk7: 6386a 293300i bk8: 6493a 283722i bk9: 6569a 288287i bk10: 6445a 288091i bk11: 6433a 289505i bk12: 6513a 283892i bk13: 6644a 286502i bk14: 6458a 283764i bk15: 6500a 287422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641470
Row_Buffer_Locality_read = 0.736199
Row_Buffer_Locality_write = 0.256517
Bank_Level_Parallism = 8.949212
Bank_Level_Parallism_Col = 6.006141
Bank_Level_Parallism_Ready = 2.309661
write_to_read_ratio_blp_rw_average = 0.515832
GrpLevelPara = 3.028911 

BW Util details:
bwutil = 0.346005 
total_CMD = 462722 
util_bw = 160104 
Wasted_Col = 144823 
Wasted_Row = 19617 
Idle = 138178 

BW Util Bottlenecks: 
RCDc_limit = 166036 
RCDWRc_limit = 77366 
WTRc_limit = 78561 
RTWc_limit = 434555 
CCDLc_limit = 88807 
rwq = 0 
CCDLc_limit_alone = 48158 
WTRc_limit_alone = 71553 
RTWc_limit_alone = 400914 

Commands details: 
total_CMD = 462722 
n_nop = 257360 
Read = 104446 
Write = 0 
L2_Alloc = 0 
L2_WB = 55658 
n_act = 46662 
n_pre = 46646 
n_ref = 0 
n_req = 130148 
total_req = 160104 

Dual Bus Interface Util: 
issued_total_row = 93308 
issued_total_col = 160104 
Row_Bus_Util =  0.201650 
CoL_Bus_Util = 0.346005 
Either_Row_CoL_Bus_Util = 0.443813 
Issued_on_Two_Bus_Simul_Util = 0.103842 
issued_two_Eff = 0.233977 
queue_avg = 25.596048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.596
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=257750 n_act=46523 n_pre=46507 n_ref_event=0 n_req=129129 n_rd=103449 n_rd_L2_A=0 n_write=0 n_wr_bk=55653 bw_util=0.3438
n_activity=344184 dram_eff=0.4623
bk0: 6640a 283182i bk1: 6490a 285930i bk2: 6489a 289357i bk3: 6528a 295109i bk4: 6375a 306533i bk5: 6373a 307298i bk6: 6395a 297349i bk7: 6357a 298579i bk8: 6433a 287037i bk9: 6578a 287708i bk10: 6642a 286407i bk11: 6407a 292626i bk12: 6481a 284138i bk13: 6547a 281265i bk14: 6362a 287092i bk15: 6352a 286053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639717
Row_Buffer_Locality_read = 0.736692
Row_Buffer_Locality_write = 0.249065
Bank_Level_Parallism = 8.888766
Bank_Level_Parallism_Col = 5.941941
Bank_Level_Parallism_Ready = 2.269205
write_to_read_ratio_blp_rw_average = 0.515409
GrpLevelPara = 3.015488 

BW Util details:
bwutil = 0.343839 
total_CMD = 462722 
util_bw = 159102 
Wasted_Col = 145882 
Wasted_Row = 18685 
Idle = 139053 

BW Util Bottlenecks: 
RCDc_limit = 166317 
RCDWRc_limit = 78795 
WTRc_limit = 83213 
RTWc_limit = 428132 
CCDLc_limit = 89695 
rwq = 0 
CCDLc_limit_alone = 49170 
WTRc_limit_alone = 75459 
RTWc_limit_alone = 395361 

Commands details: 
total_CMD = 462722 
n_nop = 257750 
Read = 103449 
Write = 0 
L2_Alloc = 0 
L2_WB = 55653 
n_act = 46523 
n_pre = 46507 
n_ref = 0 
n_req = 129129 
total_req = 159102 

Dual Bus Interface Util: 
issued_total_row = 93030 
issued_total_col = 159102 
Row_Bus_Util =  0.201049 
CoL_Bus_Util = 0.343839 
Either_Row_CoL_Bus_Util = 0.442970 
Issued_on_Two_Bus_Simul_Util = 0.101919 
issued_two_Eff = 0.230080 
queue_avg = 24.751837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7518
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=260679 n_act=45679 n_pre=45663 n_ref_event=0 n_req=126838 n_rd=101677 n_rd_L2_A=0 n_write=0 n_wr_bk=55096 bw_util=0.3388
n_activity=346227 dram_eff=0.4528
bk0: 6522a 288908i bk1: 6475a 288450i bk2: 6472a 294555i bk3: 6384a 301600i bk4: 6364a 307107i bk5: 6198a 312275i bk6: 6212a 297686i bk7: 6149a 299601i bk8: 6324a 296526i bk9: 6424a 292157i bk10: 6404a 290479i bk11: 6300a 292265i bk12: 6353a 290172i bk13: 6289a 289781i bk14: 6456a 290846i bk15: 6351a 290255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639863
Row_Buffer_Locality_read = 0.736617
Row_Buffer_Locality_write = 0.248877
Bank_Level_Parallism = 8.651725
Bank_Level_Parallism_Col = 5.829158
Bank_Level_Parallism_Ready = 2.299765
write_to_read_ratio_blp_rw_average = 0.511613
GrpLevelPara = 2.974077 

BW Util details:
bwutil = 0.338806 
total_CMD = 462722 
util_bw = 156773 
Wasted_Col = 146754 
Wasted_Row = 21001 
Idle = 138194 

BW Util Bottlenecks: 
RCDc_limit = 164864 
RCDWRc_limit = 77858 
WTRc_limit = 77253 
RTWc_limit = 415229 
CCDLc_limit = 85136 
rwq = 0 
CCDLc_limit_alone = 47004 
WTRc_limit_alone = 70376 
RTWc_limit_alone = 383974 

Commands details: 
total_CMD = 462722 
n_nop = 260679 
Read = 101677 
Write = 0 
L2_Alloc = 0 
L2_WB = 55096 
n_act = 45679 
n_pre = 45663 
n_ref = 0 
n_req = 126838 
total_req = 156773 

Dual Bus Interface Util: 
issued_total_row = 91342 
issued_total_col = 156773 
Row_Bus_Util =  0.197401 
CoL_Bus_Util = 0.338806 
Either_Row_CoL_Bus_Util = 0.436640 
Issued_on_Two_Bus_Simul_Util = 0.099567 
issued_two_Eff = 0.228031 
queue_avg = 23.804779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8048
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=262501 n_act=45059 n_pre=45043 n_ref_event=0 n_req=125365 n_rd=100472 n_rd_L2_A=0 n_write=0 n_wr_bk=54565 bw_util=0.3351
n_activity=345026 dram_eff=0.4493
bk0: 6337a 293417i bk1: 6461a 292133i bk2: 6211a 297097i bk3: 6313a 303314i bk4: 6133a 310833i bk5: 6289a 308938i bk6: 6123a 303323i bk7: 6111a 306317i bk8: 6325a 296683i bk9: 6495a 293727i bk10: 6211a 297820i bk11: 6367a 295715i bk12: 6260a 290861i bk13: 6339a 289644i bk14: 6242a 289667i bk15: 6255a 292161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640577
Row_Buffer_Locality_read = 0.737280
Row_Buffer_Locality_write = 0.250271
Bank_Level_Parallism = 8.556106
Bank_Level_Parallism_Col = 5.778348
Bank_Level_Parallism_Ready = 2.291750
write_to_read_ratio_blp_rw_average = 0.511707
GrpLevelPara = 2.949884 

BW Util details:
bwutil = 0.335054 
total_CMD = 462722 
util_bw = 155037 
Wasted_Col = 147929 
Wasted_Row = 20460 
Idle = 139296 

BW Util Bottlenecks: 
RCDc_limit = 163353 
RCDWRc_limit = 78169 
WTRc_limit = 81465 
RTWc_limit = 409134 
CCDLc_limit = 86558 
rwq = 0 
CCDLc_limit_alone = 47373 
WTRc_limit_alone = 73953 
RTWc_limit_alone = 377461 

Commands details: 
total_CMD = 462722 
n_nop = 262501 
Read = 100472 
Write = 0 
L2_Alloc = 0 
L2_WB = 54565 
n_act = 45059 
n_pre = 45043 
n_ref = 0 
n_req = 125365 
total_req = 155037 

Dual Bus Interface Util: 
issued_total_row = 90102 
issued_total_col = 155037 
Row_Bus_Util =  0.194722 
CoL_Bus_Util = 0.335054 
Either_Row_CoL_Bus_Util = 0.432703 
Issued_on_Two_Bus_Simul_Util = 0.097073 
issued_two_Eff = 0.224342 
queue_avg = 23.207336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.2073
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=262735 n_act=45081 n_pre=45065 n_ref_event=0 n_req=125218 n_rd=100258 n_rd_L2_A=0 n_write=0 n_wr_bk=54803 bw_util=0.3351
n_activity=344009 dram_eff=0.4507
bk0: 6390a 291792i bk1: 6417a 288736i bk2: 6313a 300208i bk3: 6333a 303509i bk4: 6149a 310440i bk5: 6208a 310596i bk6: 6118a 305794i bk7: 6039a 300801i bk8: 6180a 296526i bk9: 6378a 293627i bk10: 6311a 296948i bk11: 6327a 293165i bk12: 6276a 293142i bk13: 6244a 294025i bk14: 6301a 291331i bk15: 6274a 292838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639980
Row_Buffer_Locality_read = 0.736001
Row_Buffer_Locality_write = 0.254287
Bank_Level_Parallism = 8.573512
Bank_Level_Parallism_Col = 5.780878
Bank_Level_Parallism_Ready = 2.297393
write_to_read_ratio_blp_rw_average = 0.510305
GrpLevelPara = 2.947920 

BW Util details:
bwutil = 0.335106 
total_CMD = 462722 
util_bw = 155061 
Wasted_Col = 147022 
Wasted_Row = 20456 
Idle = 140183 

BW Util Bottlenecks: 
RCDc_limit = 163412 
RCDWRc_limit = 77517 
WTRc_limit = 79402 
RTWc_limit = 407168 
CCDLc_limit = 84493 
rwq = 0 
CCDLc_limit_alone = 46615 
WTRc_limit_alone = 72109 
RTWc_limit_alone = 376583 

Commands details: 
total_CMD = 462722 
n_nop = 262735 
Read = 100258 
Write = 0 
L2_Alloc = 0 
L2_WB = 54803 
n_act = 45081 
n_pre = 45065 
n_ref = 0 
n_req = 125218 
total_req = 155061 

Dual Bus Interface Util: 
issued_total_row = 90146 
issued_total_col = 155061 
Row_Bus_Util =  0.194817 
CoL_Bus_Util = 0.335106 
Either_Row_CoL_Bus_Util = 0.432197 
Issued_on_Two_Bus_Simul_Util = 0.097726 
issued_two_Eff = 0.226115 
queue_avg = 23.138596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.1386
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=262561 n_act=45115 n_pre=45099 n_ref_event=0 n_req=125756 n_rd=101008 n_rd_L2_A=0 n_write=0 n_wr_bk=54320 bw_util=0.3357
n_activity=343160 dram_eff=0.4526
bk0: 6562a 290134i bk1: 6498a 294751i bk2: 6349a 301356i bk3: 6298a 306207i bk4: 6243a 309367i bk5: 6283a 309447i bk6: 6258a 298100i bk7: 6067a 304969i bk8: 6367a 295321i bk9: 6333a 296114i bk10: 6359a 293496i bk11: 6294a 294249i bk12: 6310a 292068i bk13: 6233a 295101i bk14: 6339a 294357i bk15: 6215a 291311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641250
Row_Buffer_Locality_read = 0.736219
Row_Buffer_Locality_write = 0.253637
Bank_Level_Parallism = 8.595891
Bank_Level_Parallism_Col = 5.789320
Bank_Level_Parallism_Ready = 2.268084
write_to_read_ratio_blp_rw_average = 0.510536
GrpLevelPara = 2.961873 

BW Util details:
bwutil = 0.335683 
total_CMD = 462722 
util_bw = 155328 
Wasted_Col = 146430 
Wasted_Row = 19670 
Idle = 141294 

BW Util Bottlenecks: 
RCDc_limit = 164060 
RCDWRc_limit = 76794 
WTRc_limit = 79695 
RTWc_limit = 405412 
CCDLc_limit = 85602 
rwq = 0 
CCDLc_limit_alone = 47067 
WTRc_limit_alone = 72200 
RTWc_limit_alone = 374372 

Commands details: 
total_CMD = 462722 
n_nop = 262561 
Read = 101008 
Write = 0 
L2_Alloc = 0 
L2_WB = 54320 
n_act = 45115 
n_pre = 45099 
n_ref = 0 
n_req = 125756 
total_req = 155328 

Dual Bus Interface Util: 
issued_total_row = 90214 
issued_total_col = 155328 
Row_Bus_Util =  0.194964 
CoL_Bus_Util = 0.335683 
Either_Row_CoL_Bus_Util = 0.432573 
Issued_on_Two_Bus_Simul_Util = 0.098074 
issued_two_Eff = 0.226722 
queue_avg = 23.524956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.525
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=262339 n_act=44951 n_pre=44935 n_ref_event=0 n_req=125391 n_rd=100561 n_rd_L2_A=0 n_write=0 n_wr_bk=54534 bw_util=0.3352
n_activity=345900 dram_eff=0.4484
bk0: 6389a 289711i bk1: 6542a 290259i bk2: 6324a 300716i bk3: 6292a 302251i bk4: 6330a 310854i bk5: 6107a 311849i bk6: 6123a 300874i bk7: 6151a 298655i bk8: 6297a 295708i bk9: 6287a 298759i bk10: 6334a 295503i bk11: 6308a 300155i bk12: 6313a 289939i bk13: 6252a 294123i bk14: 6254a 292435i bk15: 6258a 294666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641513
Row_Buffer_Locality_read = 0.737085
Row_Buffer_Locality_write = 0.254450
Bank_Level_Parallism = 8.527429
Bank_Level_Parallism_Col = 5.772337
Bank_Level_Parallism_Ready = 2.285947
write_to_read_ratio_blp_rw_average = 0.513075
GrpLevelPara = 2.946729 

BW Util details:
bwutil = 0.335180 
total_CMD = 462722 
util_bw = 155095 
Wasted_Col = 148199 
Wasted_Row = 20659 
Idle = 138769 

BW Util Bottlenecks: 
RCDc_limit = 164249 
RCDWRc_limit = 77807 
WTRc_limit = 82038 
RTWc_limit = 409086 
CCDLc_limit = 86212 
rwq = 0 
CCDLc_limit_alone = 47590 
WTRc_limit_alone = 74455 
RTWc_limit_alone = 378047 

Commands details: 
total_CMD = 462722 
n_nop = 262339 
Read = 100561 
Write = 0 
L2_Alloc = 0 
L2_WB = 54534 
n_act = 44951 
n_pre = 44935 
n_ref = 0 
n_req = 125391 
total_req = 155095 

Dual Bus Interface Util: 
issued_total_row = 89886 
issued_total_col = 155095 
Row_Bus_Util =  0.194255 
CoL_Bus_Util = 0.335180 
Either_Row_CoL_Bus_Util = 0.433053 
Issued_on_Two_Bus_Simul_Util = 0.096382 
issued_two_Eff = 0.222564 
queue_avg = 22.976118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.9761
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=262342 n_act=44933 n_pre=44917 n_ref_event=0 n_req=125588 n_rd=100613 n_rd_L2_A=0 n_write=0 n_wr_bk=54890 bw_util=0.3361
n_activity=344455 dram_eff=0.4514
bk0: 6520a 285507i bk1: 6359a 291992i bk2: 6450a 302867i bk3: 6289a 299812i bk4: 6200a 312854i bk5: 6113a 311135i bk6: 6142a 304097i bk7: 6071a 298509i bk8: 6291a 290327i bk9: 6251a 294808i bk10: 6314a 295169i bk11: 6346a 295749i bk12: 6369a 288102i bk13: 6297a 288592i bk14: 6297a 292129i bk15: 6304a 293696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642219
Row_Buffer_Locality_read = 0.738235
Row_Buffer_Locality_write = 0.255415
Bank_Level_Parallism = 8.621229
Bank_Level_Parallism_Col = 5.840369
Bank_Level_Parallism_Ready = 2.310791
write_to_read_ratio_blp_rw_average = 0.513347
GrpLevelPara = 2.964869 

BW Util details:
bwutil = 0.336061 
total_CMD = 462722 
util_bw = 155503 
Wasted_Col = 147175 
Wasted_Row = 20222 
Idle = 139822 

BW Util Bottlenecks: 
RCDc_limit = 164017 
RCDWRc_limit = 77755 
WTRc_limit = 80397 
RTWc_limit = 416003 
CCDLc_limit = 86046 
rwq = 0 
CCDLc_limit_alone = 46612 
WTRc_limit_alone = 72919 
RTWc_limit_alone = 384047 

Commands details: 
total_CMD = 462722 
n_nop = 262342 
Read = 100613 
Write = 0 
L2_Alloc = 0 
L2_WB = 54890 
n_act = 44933 
n_pre = 44917 
n_ref = 0 
n_req = 125588 
total_req = 155503 

Dual Bus Interface Util: 
issued_total_row = 89850 
issued_total_col = 155503 
Row_Bus_Util =  0.194177 
CoL_Bus_Util = 0.336061 
Either_Row_CoL_Bus_Util = 0.433046 
Issued_on_Two_Bus_Simul_Util = 0.097192 
issued_two_Eff = 0.224439 
queue_avg = 23.442163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4422
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=262576 n_act=45073 n_pre=45057 n_ref_event=0 n_req=125407 n_rd=100577 n_rd_L2_A=0 n_write=0 n_wr_bk=54494 bw_util=0.3351
n_activity=343336 dram_eff=0.4517
bk0: 6458a 292638i bk1: 6437a 291133i bk2: 6406a 301261i bk3: 6225a 302493i bk4: 6194a 312254i bk5: 6337a 311812i bk6: 6125a 300619i bk7: 6123a 306137i bk8: 6337a 298274i bk9: 6328a 296243i bk10: 6313a 289203i bk11: 6175a 295795i bk12: 6304a 291630i bk13: 6366a 292343i bk14: 6221a 292113i bk15: 6228a 292377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640586
Row_Buffer_Locality_read = 0.737196
Row_Buffer_Locality_write = 0.249255
Bank_Level_Parallism = 8.581528
Bank_Level_Parallism_Col = 5.786592
Bank_Level_Parallism_Ready = 2.272688
write_to_read_ratio_blp_rw_average = 0.512504
GrpLevelPara = 2.962319 

BW Util details:
bwutil = 0.335128 
total_CMD = 462722 
util_bw = 155071 
Wasted_Col = 147048 
Wasted_Row = 19809 
Idle = 140794 

BW Util Bottlenecks: 
RCDc_limit = 164020 
RCDWRc_limit = 77563 
WTRc_limit = 79815 
RTWc_limit = 407920 
CCDLc_limit = 84669 
rwq = 0 
CCDLc_limit_alone = 46987 
WTRc_limit_alone = 72459 
RTWc_limit_alone = 377594 

Commands details: 
total_CMD = 462722 
n_nop = 262576 
Read = 100577 
Write = 0 
L2_Alloc = 0 
L2_WB = 54494 
n_act = 45073 
n_pre = 45057 
n_ref = 0 
n_req = 125407 
total_req = 155071 

Dual Bus Interface Util: 
issued_total_row = 90130 
issued_total_col = 155071 
Row_Bus_Util =  0.194782 
CoL_Bus_Util = 0.335128 
Either_Row_CoL_Bus_Util = 0.432540 
Issued_on_Two_Bus_Simul_Util = 0.097369 
issued_two_Eff = 0.225111 
queue_avg = 23.221518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.2215
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=260403 n_act=45617 n_pre=45601 n_ref_event=0 n_req=126660 n_rd=101399 n_rd_L2_A=0 n_write=0 n_wr_bk=55230 bw_util=0.3385
n_activity=344480 dram_eff=0.4547
bk0: 6424a 294568i bk1: 6558a 285394i bk2: 6448a 296511i bk3: 6277a 301926i bk4: 6206a 309019i bk5: 6348a 312119i bk6: 6180a 291881i bk7: 5914a 307264i bk8: 6401a 293212i bk9: 6347a 291869i bk10: 6389a 289219i bk11: 6319a 292887i bk12: 6409a 288380i bk13: 6381a 285359i bk14: 6483a 286754i bk15: 6315a 296422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639847
Row_Buffer_Locality_read = 0.735737
Row_Buffer_Locality_write = 0.254938
Bank_Level_Parallism = 8.679984
Bank_Level_Parallism_Col = 5.823820
Bank_Level_Parallism_Ready = 2.284590
write_to_read_ratio_blp_rw_average = 0.511621
GrpLevelPara = 2.967155 

BW Util details:
bwutil = 0.338495 
total_CMD = 462722 
util_bw = 156629 
Wasted_Col = 147463 
Wasted_Row = 19345 
Idle = 139285 

BW Util Bottlenecks: 
RCDc_limit = 166271 
RCDWRc_limit = 78206 
WTRc_limit = 82636 
RTWc_limit = 414514 
CCDLc_limit = 86001 
rwq = 0 
CCDLc_limit_alone = 47534 
WTRc_limit_alone = 75086 
RTWc_limit_alone = 383597 

Commands details: 
total_CMD = 462722 
n_nop = 260403 
Read = 101399 
Write = 0 
L2_Alloc = 0 
L2_WB = 55230 
n_act = 45617 
n_pre = 45601 
n_ref = 0 
n_req = 126660 
total_req = 156629 

Dual Bus Interface Util: 
issued_total_row = 91218 
issued_total_col = 156629 
Row_Bus_Util =  0.197133 
CoL_Bus_Util = 0.338495 
Either_Row_CoL_Bus_Util = 0.437237 
Issued_on_Two_Bus_Simul_Util = 0.098392 
issued_two_Eff = 0.225031 
queue_avg = 23.384041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.384
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=261043 n_act=45444 n_pre=45428 n_ref_event=0 n_req=126618 n_rd=101539 n_rd_L2_A=0 n_write=0 n_wr_bk=54940 bw_util=0.3382
n_activity=344206 dram_eff=0.4546
bk0: 6611a 288217i bk1: 6528a 288222i bk2: 6467a 298419i bk3: 6328a 301872i bk4: 6372a 308341i bk5: 6194a 309046i bk6: 6166a 295718i bk7: 6029a 301063i bk8: 6454a 292218i bk9: 6355a 295812i bk10: 6335a 292444i bk11: 6202a 296967i bk12: 6481a 286402i bk13: 6384a 294253i bk14: 6435a 290291i bk15: 6198a 293409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641094
Row_Buffer_Locality_read = 0.736811
Row_Buffer_Locality_write = 0.253559
Bank_Level_Parallism = 8.671601
Bank_Level_Parallism_Col = 5.835893
Bank_Level_Parallism_Ready = 2.294174
write_to_read_ratio_blp_rw_average = 0.516403
GrpLevelPara = 2.978914 

BW Util details:
bwutil = 0.338171 
total_CMD = 462722 
util_bw = 156479 
Wasted_Col = 146626 
Wasted_Row = 19497 
Idle = 140120 

BW Util Bottlenecks: 
RCDc_limit = 165593 
RCDWRc_limit = 77206 
WTRc_limit = 78931 
RTWc_limit = 416297 
CCDLc_limit = 85152 
rwq = 0 
CCDLc_limit_alone = 46616 
WTRc_limit_alone = 71608 
RTWc_limit_alone = 385084 

Commands details: 
total_CMD = 462722 
n_nop = 261043 
Read = 101539 
Write = 0 
L2_Alloc = 0 
L2_WB = 54940 
n_act = 45444 
n_pre = 45428 
n_ref = 0 
n_req = 126618 
total_req = 156479 

Dual Bus Interface Util: 
issued_total_row = 90872 
issued_total_col = 156479 
Row_Bus_Util =  0.196386 
CoL_Bus_Util = 0.338171 
Either_Row_CoL_Bus_Util = 0.435853 
Issued_on_Two_Bus_Simul_Util = 0.098703 
issued_two_Eff = 0.226459 
queue_avg = 23.539440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5394
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=261980 n_act=45185 n_pre=45169 n_ref_event=0 n_req=125991 n_rd=100905 n_rd_L2_A=0 n_write=0 n_wr_bk=54753 bw_util=0.3364
n_activity=343289 dram_eff=0.4534
bk0: 6453a 287868i bk1: 6463a 290240i bk2: 6233a 297353i bk3: 6253a 303695i bk4: 6280a 314090i bk5: 6304a 305091i bk6: 6172a 302355i bk7: 6005a 300832i bk8: 6368a 292819i bk9: 6380a 295180i bk10: 6416a 294918i bk11: 6240a 296133i bk12: 6361a 290522i bk13: 6353a 294121i bk14: 6272a 296507i bk15: 6352a 291214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641363
Row_Buffer_Locality_read = 0.737317
Row_Buffer_Locality_write = 0.255401
Bank_Level_Parallism = 8.619919
Bank_Level_Parallism_Col = 5.804160
Bank_Level_Parallism_Ready = 2.283551
write_to_read_ratio_blp_rw_average = 0.511848
GrpLevelPara = 2.968132 

BW Util details:
bwutil = 0.336396 
total_CMD = 462722 
util_bw = 155658 
Wasted_Col = 146238 
Wasted_Row = 20219 
Idle = 140607 

BW Util Bottlenecks: 
RCDc_limit = 163634 
RCDWRc_limit = 77222 
WTRc_limit = 80167 
RTWc_limit = 406097 
CCDLc_limit = 84589 
rwq = 0 
CCDLc_limit_alone = 46833 
WTRc_limit_alone = 72752 
RTWc_limit_alone = 375756 

Commands details: 
total_CMD = 462722 
n_nop = 261980 
Read = 100905 
Write = 0 
L2_Alloc = 0 
L2_WB = 54753 
n_act = 45185 
n_pre = 45169 
n_ref = 0 
n_req = 125991 
total_req = 155658 

Dual Bus Interface Util: 
issued_total_row = 90354 
issued_total_col = 155658 
Row_Bus_Util =  0.195266 
CoL_Bus_Util = 0.336396 
Either_Row_CoL_Bus_Util = 0.433829 
Issued_on_Two_Bus_Simul_Util = 0.097834 
issued_two_Eff = 0.225513 
queue_avg = 23.375845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.3758
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=261352 n_act=45352 n_pre=45336 n_ref_event=0 n_req=126671 n_rd=101774 n_rd_L2_A=0 n_write=0 n_wr_bk=54618 bw_util=0.338
n_activity=345472 dram_eff=0.4527
bk0: 6424a 291301i bk1: 6585a 288930i bk2: 6311a 299917i bk3: 6507a 296316i bk4: 6278a 310338i bk5: 6268a 311331i bk6: 6224a 303404i bk7: 6235a 299157i bk8: 6423a 294056i bk9: 6368a 293795i bk10: 6270a 295407i bk11: 6283a 293318i bk12: 6383a 290852i bk13: 6509a 290243i bk14: 6306a 294615i bk15: 6400a 286413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641970
Row_Buffer_Locality_read = 0.736445
Row_Buffer_Locality_write = 0.255774
Bank_Level_Parallism = 8.629227
Bank_Level_Parallism_Col = 5.821887
Bank_Level_Parallism_Ready = 2.291613
write_to_read_ratio_blp_rw_average = 0.510891
GrpLevelPara = 2.977992 

BW Util details:
bwutil = 0.337983 
total_CMD = 462722 
util_bw = 156392 
Wasted_Col = 146547 
Wasted_Row = 20477 
Idle = 139306 

BW Util Bottlenecks: 
RCDc_limit = 165135 
RCDWRc_limit = 76490 
WTRc_limit = 80743 
RTWc_limit = 415269 
CCDLc_limit = 85369 
rwq = 0 
CCDLc_limit_alone = 46597 
WTRc_limit_alone = 73428 
RTWc_limit_alone = 383812 

Commands details: 
total_CMD = 462722 
n_nop = 261352 
Read = 101774 
Write = 0 
L2_Alloc = 0 
L2_WB = 54618 
n_act = 45352 
n_pre = 45336 
n_ref = 0 
n_req = 126671 
total_req = 156392 

Dual Bus Interface Util: 
issued_total_row = 90688 
issued_total_col = 156392 
Row_Bus_Util =  0.195988 
CoL_Bus_Util = 0.337983 
Either_Row_CoL_Bus_Util = 0.435186 
Issued_on_Two_Bus_Simul_Util = 0.098785 
issued_two_Eff = 0.226995 
queue_avg = 23.610828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.6108
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=262021 n_act=45347 n_pre=45331 n_ref_event=0 n_req=125527 n_rd=100467 n_rd_L2_A=0 n_write=0 n_wr_bk=54897 bw_util=0.3358
n_activity=344808 dram_eff=0.4506
bk0: 6475a 291399i bk1: 6573a 289189i bk2: 6265a 298786i bk3: 6207a 301255i bk4: 6265a 312064i bk5: 6268a 309975i bk6: 6046a 304165i bk7: 6060a 305921i bk8: 6239a 295382i bk9: 6373a 291684i bk10: 6307a 293593i bk11: 6370a 291605i bk12: 6316a 290868i bk13: 6366a 292311i bk14: 6219a 291284i bk15: 6118a 293244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638747
Row_Buffer_Locality_read = 0.734998
Row_Buffer_Locality_write = 0.252873GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949db0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff2949da0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff2949d9c..

GPGPU-Sim PTX: cudaLaunch for 0x0x401829 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 

Bank_Level_Parallism = 8.584361
Bank_Level_Parallism_Col = 5.774394
Bank_Level_Parallism_Ready = 2.277445
write_to_read_ratio_blp_rw_average = 0.512884
GrpLevelPara = 2.964481 

BW Util details:
bwutil = 0.335761 
total_CMD = 462722 
util_bw = 155364 
Wasted_Col = 148117 
Wasted_Row = 19939 
Idle = 139302 

BW Util Bottlenecks: 
RCDc_limit = 165910 
RCDWRc_limit = 78706 
WTRc_limit = 80032 
RTWc_limit = 413460 
CCDLc_limit = 85587 
rwq = 0 
CCDLc_limit_alone = 46819 
WTRc_limit_alone = 72604 
RTWc_limit_alone = 382120 

Commands details: 
total_CMD = 462722 
n_nop = 262021 
Read = 100467 
Write = 0 
L2_Alloc = 0 
L2_WB = 54897 
n_act = 45347 
n_pre = 45331 
n_ref = 0 
n_req = 125527 
total_req = 155364 

Dual Bus Interface Util: 
issued_total_row = 90678 
issued_total_col = 155364 
Row_Bus_Util =  0.195966 
CoL_Bus_Util = 0.335761 
Either_Row_CoL_Bus_Util = 0.433740 
Issued_on_Two_Bus_Simul_Util = 0.097988 
issued_two_Eff = 0.225913 
queue_avg = 23.268162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.2682
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=261502 n_act=45439 n_pre=45423 n_ref_event=0 n_req=125907 n_rd=100808 n_rd_L2_A=0 n_write=0 n_wr_bk=54921 bw_util=0.3365
n_activity=345540 dram_eff=0.4507
bk0: 6401a 291675i bk1: 6429a 293775i bk2: 6308a 295505i bk3: 6422a 301894i bk4: 6324a 310076i bk5: 6257a 309248i bk6: 6079a 301511i bk7: 6093a 302418i bk8: 6399a 289958i bk9: 6383a 294101i bk10: 6315a 291633i bk11: 6270a 292863i bk12: 6307a 290097i bk13: 6327a 289893i bk14: 6302a 290735i bk15: 6192a 291740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639107
Row_Buffer_Locality_read = 0.735517
Row_Buffer_Locality_write = 0.251883
Bank_Level_Parallism = 8.624820
Bank_Level_Parallism_Col = 5.822858
Bank_Level_Parallism_Ready = 2.308086
write_to_read_ratio_blp_rw_average = 0.512471
GrpLevelPara = 2.966294 

BW Util details:
bwutil = 0.336550 
total_CMD = 462722 
util_bw = 155729 
Wasted_Col = 147803 
Wasted_Row = 20224 
Idle = 138966 

BW Util Bottlenecks: 
RCDc_limit = 165935 
RCDWRc_limit = 78143 
WTRc_limit = 81274 
RTWc_limit = 415381 
CCDLc_limit = 85036 
rwq = 0 
CCDLc_limit_alone = 46336 
WTRc_limit_alone = 73652 
RTWc_limit_alone = 384303 

Commands details: 
total_CMD = 462722 
n_nop = 261502 
Read = 100808 
Write = 0 
L2_Alloc = 0 
L2_WB = 54921 
n_act = 45439 
n_pre = 45423 
n_ref = 0 
n_req = 125907 
total_req = 155729 

Dual Bus Interface Util: 
issued_total_row = 90862 
issued_total_col = 155729 
Row_Bus_Util =  0.196364 
CoL_Bus_Util = 0.336550 
Either_Row_CoL_Bus_Util = 0.434862 
Issued_on_Two_Bus_Simul_Util = 0.098052 
issued_two_Eff = 0.225480 
queue_avg = 23.274405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.2744
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=261094 n_act=45329 n_pre=45313 n_ref_event=0 n_req=126787 n_rd=101830 n_rd_L2_A=0 n_write=0 n_wr_bk=54820 bw_util=0.3385
n_activity=344329 dram_eff=0.4549
bk0: 6648a 287654i bk1: 6579a 290489i bk2: 6427a 298225i bk3: 6454a 300036i bk4: 6301a 309828i bk5: 6322a 312814i bk6: 6110a 301822i bk7: 6189a 302739i bk8: 6427a 294208i bk9: 6418a 292328i bk10: 6333a 296665i bk11: 6339a 292234i bk12: 6359a 286345i bk13: 6337a 287846i bk14: 6339a 291348i bk15: 6248a 290551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642479
Row_Buffer_Locality_read = 0.737916
Row_Buffer_Locality_write = 0.253075
Bank_Level_Parallism = 8.659146
Bank_Level_Parallism_Col = 5.845194
Bank_Level_Parallism_Ready = 2.276176
write_to_read_ratio_blp_rw_average = 0.513126
GrpLevelPara = 2.977398 

BW Util details:
bwutil = 0.338540 
total_CMD = 462722 
util_bw = 156650 
Wasted_Col = 146286 
Wasted_Row = 19868 
Idle = 139918 

BW Util Bottlenecks: 
RCDc_limit = 164482 
RCDWRc_limit = 77325 
WTRc_limit = 81624 
RTWc_limit = 417875 
CCDLc_limit = 86502 
rwq = 0 
CCDLc_limit_alone = 47099 
WTRc_limit_alone = 74016 
RTWc_limit_alone = 386080 

Commands details: 
total_CMD = 462722 
n_nop = 261094 
Read = 101830 
Write = 0 
L2_Alloc = 0 
L2_WB = 54820 
n_act = 45329 
n_pre = 45313 
n_ref = 0 
n_req = 126787 
total_req = 156650 

Dual Bus Interface Util: 
issued_total_row = 90642 
issued_total_col = 156650 
Row_Bus_Util =  0.195889 
CoL_Bus_Util = 0.338540 
Either_Row_CoL_Bus_Util = 0.435743 
Issued_on_Two_Bus_Simul_Util = 0.098686 
issued_two_Eff = 0.226476 
queue_avg = 23.769512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7695
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=260049 n_act=45570 n_pre=45554 n_ref_event=0 n_req=127652 n_rd=102378 n_rd_L2_A=0 n_write=0 n_wr_bk=55200 bw_util=0.3405
n_activity=344974 dram_eff=0.4568
bk0: 6514a 294837i bk1: 6524a 288860i bk2: 6549a 289745i bk3: 6465a 299939i bk4: 6188a 311038i bk5: 6437a 306189i bk6: 6246a 302612i bk7: 6310a 298104i bk8: 6351a 293568i bk9: 6342a 294578i bk10: 6446a 289959i bk11: 6392a 292027i bk12: 6485a 291134i bk13: 6399a 288596i bk14: 6339a 285684i bk15: 6391a 289154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643014
Row_Buffer_Locality_read = 0.739299
Row_Buffer_Locality_write = 0.252987
Bank_Level_Parallism = 8.710738
Bank_Level_Parallism_Col = 5.866257
Bank_Level_Parallism_Ready = 2.287604
write_to_read_ratio_blp_rw_average = 0.512864
GrpLevelPara = 2.982080 

BW Util details:
bwutil = 0.340546 
total_CMD = 462722 
util_bw = 157578 
Wasted_Col = 145864 
Wasted_Row = 19743 
Idle = 139537 

BW Util Bottlenecks: 
RCDc_limit = 162992 
RCDWRc_limit = 77447 
WTRc_limit = 82309 
RTWc_limit = 417482 
CCDLc_limit = 86493 
rwq = 0 
CCDLc_limit_alone = 47093 
WTRc_limit_alone = 74702 
RTWc_limit_alone = 385689 

Commands details: 
total_CMD = 462722 
n_nop = 260049 
Read = 102378 
Write = 0 
L2_Alloc = 0 
L2_WB = 55200 
n_act = 45570 
n_pre = 45554 
n_ref = 0 
n_req = 127652 
total_req = 157578 

Dual Bus Interface Util: 
issued_total_row = 91124 
issued_total_col = 157578 
Row_Bus_Util =  0.196930 
CoL_Bus_Util = 0.340546 
Either_Row_CoL_Bus_Util = 0.438002 
Issued_on_Two_Bus_Simul_Util = 0.099474 
issued_two_Eff = 0.227110 
queue_avg = 24.141087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1411
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=260589 n_act=45727 n_pre=45711 n_ref_event=0 n_req=126851 n_rd=101592 n_rd_L2_A=0 n_write=0 n_wr_bk=55258 bw_util=0.339
n_activity=344704 dram_eff=0.455
bk0: 6594a 284218i bk1: 6560a 290461i bk2: 6473a 295950i bk3: 6375a 300861i bk4: 6259a 310315i bk5: 6329a 306223i bk6: 6154a 299465i bk7: 6271a 299052i bk8: 6352a 289337i bk9: 6328a 289523i bk10: 6427a 288278i bk11: 6278a 293621i bk12: 6379a 287866i bk13: 6257a 289906i bk14: 6353a 286612i bk15: 6203a 291160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639522
Row_Buffer_Locality_read = 0.735747
Row_Buffer_Locality_write = 0.252504
Bank_Level_Parallism = 8.746620
Bank_Level_Parallism_Col = 5.898821
Bank_Level_Parallism_Ready = 2.289901
write_to_read_ratio_blp_rw_average = 0.516715
GrpLevelPara = 2.982997 

BW Util details:
bwutil = 0.338972 
total_CMD = 462722 
util_bw = 156850 
Wasted_Col = 146392 
Wasted_Row = 20032 
Idle = 139448 

BW Util Bottlenecks: 
RCDc_limit = 165060 
RCDWRc_limit = 77697 
WTRc_limit = 79747 
RTWc_limit = 420217 
CCDLc_limit = 87457 
rwq = 0 
CCDLc_limit_alone = 47592 
WTRc_limit_alone = 72330 
RTWc_limit_alone = 387769 

Commands details: 
total_CMD = 462722 
n_nop = 260589 
Read = 101592 
Write = 0 
L2_Alloc = 0 
L2_WB = 55258 
n_act = 45727 
n_pre = 45711 
n_ref = 0 
n_req = 126851 
total_req = 156850 

Dual Bus Interface Util: 
issued_total_row = 91438 
issued_total_col = 156850 
Row_Bus_Util =  0.197609 
CoL_Bus_Util = 0.338972 
Either_Row_CoL_Bus_Util = 0.436835 
Issued_on_Two_Bus_Simul_Util = 0.099747 
issued_two_Eff = 0.228340 
queue_avg = 23.678993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.679
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=260029 n_act=45816 n_pre=45800 n_ref_event=0 n_req=127485 n_rd=101860 n_rd_L2_A=0 n_write=0 n_wr_bk=55612 bw_util=0.3403
n_activity=344209 dram_eff=0.4575
bk0: 6586a 283954i bk1: 6464a 288715i bk2: 6502a 292232i bk3: 6368a 300957i bk4: 6418a 306791i bk5: 6308a 309653i bk6: 6444a 295415i bk7: 6144a 298530i bk8: 6467a 288286i bk9: 6338a 293459i bk10: 6335a 293473i bk11: 6317a 291521i bk12: 6333a 285609i bk13: 6301a 290037i bk14: 6307a 286081i bk15: 6228a 291710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640617
Row_Buffer_Locality_read = 0.736560
Row_Buffer_Locality_write = 0.259239
Bank_Level_Parallism = 8.784026
Bank_Level_Parallism_Col = 5.907291
Bank_Level_Parallism_Ready = 2.308220
write_to_read_ratio_blp_rw_average = 0.515971
GrpLevelPara = 2.997454 

BW Util details:
bwutil = 0.340317 
total_CMD = 462722 
util_bw = 157472 
Wasted_Col = 145539 
Wasted_Row = 19690 
Idle = 140021 

BW Util Bottlenecks: 
RCDc_limit = 163925 
RCDWRc_limit = 78761 
WTRc_limit = 81196 
RTWc_limit = 420837 
CCDLc_limit = 86157 
rwq = 0 
CCDLc_limit_alone = 47040 
WTRc_limit_alone = 73727 
RTWc_limit_alone = 389189 

Commands details: 
total_CMD = 462722 
n_nop = 260029 
Read = 101860 
Write = 0 
L2_Alloc = 0 
L2_WB = 55612 
n_act = 45816 
n_pre = 45800 
n_ref = 0 
n_req = 127485 
total_req = 157472 

Dual Bus Interface Util: 
issued_total_row = 91616 
issued_total_col = 157472 
Row_Bus_Util =  0.197994 
CoL_Bus_Util = 0.340317 
Either_Row_CoL_Bus_Util = 0.438045 
Issued_on_Two_Bus_Simul_Util = 0.100265 
issued_two_Eff = 0.228893 
queue_avg = 24.274885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2749
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=260601 n_act=45734 n_pre=45718 n_ref_event=0 n_req=127260 n_rd=102204 n_rd_L2_A=0 n_write=0 n_wr_bk=54944 bw_util=0.3396
n_activity=346409 dram_eff=0.4536
bk0: 6674a 286538i bk1: 6537a 287446i bk2: 6377a 300330i bk3: 6395a 300097i bk4: 6362a 305968i bk5: 6360a 307703i bk6: 6256a 304123i bk7: 6174a 299399i bk8: 6420a 289215i bk9: 6358a 290994i bk10: 6398a 292390i bk11: 6333a 291859i bk12: 6498a 291042i bk13: 6411a 290089i bk14: 6407a 290101i bk15: 6244a 291875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640625
Row_Buffer_Locality_read = 0.736302
Row_Buffer_Locality_write = 0.250359
Bank_Level_Parallism = 8.653872
Bank_Level_Parallism_Col = 5.833582
Bank_Level_Parallism_Ready = 2.291451
write_to_read_ratio_blp_rw_average = 0.510673
GrpLevelPara = 2.971702 

BW Util details:
bwutil = 0.339616 
total_CMD = 462722 
util_bw = 157148 
Wasted_Col = 147356 
Wasted_Row = 20396 
Idle = 137822 

BW Util Bottlenecks: 
RCDc_limit = 165697 
RCDWRc_limit = 77565 
WTRc_limit = 80079 
RTWc_limit = 416623 
CCDLc_limit = 86954 
rwq = 0 
CCDLc_limit_alone = 47561 
WTRc_limit_alone = 72648 
RTWc_limit_alone = 384661 

Commands details: 
total_CMD = 462722 
n_nop = 260601 
Read = 102204 
Write = 0 
L2_Alloc = 0 
L2_WB = 54944 
n_act = 45734 
n_pre = 45718 
n_ref = 0 
n_req = 127260 
total_req = 157148 

Dual Bus Interface Util: 
issued_total_row = 91452 
issued_total_col = 157148 
Row_Bus_Util =  0.197639 
CoL_Bus_Util = 0.339616 
Either_Row_CoL_Bus_Util = 0.436809 
Issued_on_Two_Bus_Simul_Util = 0.100447 
issued_two_Eff = 0.229956 
queue_avg = 23.895140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8951
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=257796 n_act=46601 n_pre=46585 n_ref_event=0 n_req=128886 n_rd=103411 n_rd_L2_A=0 n_write=0 n_wr_bk=55598 bw_util=0.3436
n_activity=345923 dram_eff=0.4597
bk0: 6638a 285786i bk1: 6687a 281399i bk2: 6419a 299147i bk3: 6466a 295153i bk4: 6448a 303121i bk5: 6533a 303561i bk6: 6261a 294718i bk7: 6245a 294383i bk8: 6346a 289648i bk9: 6509a 284217i bk10: 6475a 291176i bk11: 6480a 287449i bk12: 6432a 284099i bk13: 6494a 284241i bk14: 6566a 287193i bk15: 6412a 285068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638432
Row_Buffer_Locality_read = 0.733578
Row_Buffer_Locality_write = 0.252208
Bank_Level_Parallism = 8.886392
Bank_Level_Parallism_Col = 5.949895
Bank_Level_Parallism_Ready = 2.298675
write_to_read_ratio_blp_rw_average = 0.514251
GrpLevelPara = 3.013394 

BW Util details:
bwutil = 0.343638 
total_CMD = 462722 
util_bw = 159009 
Wasted_Col = 146314 
Wasted_Row = 19002 
Idle = 138397 

BW Util Bottlenecks: 
RCDc_limit = 168010 
RCDWRc_limit = 78467 
WTRc_limit = 82370 
RTWc_limit = 430029 
CCDLc_limit = 89450 
rwq = 0 
CCDLc_limit_alone = 48707 
WTRc_limit_alone = 74825 
RTWc_limit_alone = 396831 

Commands details: 
total_CMD = 462722 
n_nop = 257796 
Read = 103411 
Write = 0 
L2_Alloc = 0 
L2_WB = 55598 
n_act = 46601 
n_pre = 46585 
n_ref = 0 
n_req = 128886 
total_req = 159009 

Dual Bus Interface Util: 
issued_total_row = 93186 
issued_total_col = 159009 
Row_Bus_Util =  0.201387 
CoL_Bus_Util = 0.343638 
Either_Row_CoL_Bus_Util = 0.442871 
Issued_on_Two_Bus_Simul_Util = 0.102154 
issued_two_Eff = 0.230664 
queue_avg = 24.758598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7586
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=259294 n_act=46033 n_pre=46017 n_ref_event=0 n_req=127613 n_rd=102383 n_rd_L2_A=0 n_write=0 n_wr_bk=55217 bw_util=0.3406
n_activity=345714 dram_eff=0.4559
bk0: 6559a 287716i bk1: 6601a 285994i bk2: 6381a 297485i bk3: 6303a 302337i bk4: 6571a 305982i bk5: 6356a 307438i bk6: 6042a 305506i bk7: 6221a 298107i bk8: 6446a 295797i bk9: 6511a 288924i bk10: 6394a 289211i bk11: 6492a 291619i bk12: 6408a 290306i bk13: 6455a 287483i bk14: 6301a 294561i bk15: 6342a 289748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639277
Row_Buffer_Locality_read = 0.734253
Row_Buffer_Locality_write = 0.253864
Bank_Level_Parallism = 8.679750
Bank_Level_Parallism_Col = 5.814466
Bank_Level_Parallism_Ready = 2.292164
write_to_read_ratio_blp_rw_average = 0.508989
GrpLevelPara = 2.978073 

BW Util details:
bwutil = 0.340593 
total_CMD = 462722 
util_bw = 157600 
Wasted_Col = 146814 
Wasted_Row = 19668 
Idle = 138640 

BW Util Bottlenecks: 
RCDc_limit = 167033 
RCDWRc_limit = 78139 
WTRc_limit = 81170 
RTWc_limit = 412547 
CCDLc_limit = 85301 
rwq = 0 
CCDLc_limit_alone = 47158 
WTRc_limit_alone = 73952 
RTWc_limit_alone = 381622 

Commands details: 
total_CMD = 462722 
n_nop = 259294 
Read = 102383 
Write = 0 
L2_Alloc = 0 
L2_WB = 55217 
n_act = 46033 
n_pre = 46017 
n_ref = 0 
n_req = 127613 
total_req = 157600 

Dual Bus Interface Util: 
issued_total_row = 92050 
issued_total_col = 157600 
Row_Bus_Util =  0.198932 
CoL_Bus_Util = 0.340593 
Either_Row_CoL_Bus_Util = 0.439633 
Issued_on_Two_Bus_Simul_Util = 0.099892 
issued_two_Eff = 0.227216 
queue_avg = 23.463997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.464
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=260418 n_act=45687 n_pre=45671 n_ref_event=0 n_req=126989 n_rd=101851 n_rd_L2_A=0 n_write=0 n_wr_bk=54864 bw_util=0.3387
n_activity=346763 dram_eff=0.4519
bk0: 6487a 288157i bk1: 6584a 284382i bk2: 6420a 295455i bk3: 6364a 304617i bk4: 6217a 312361i bk5: 6319a 309571i bk6: 6302a 300516i bk7: 6192a 298193i bk8: 6418a 294041i bk9: 6347a 288395i bk10: 6227a 288132i bk11: 6454a 294328i bk12: 6333a 290242i bk13: 6352a 287263i bk14: 6382a 291469i bk15: 6453a 295092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640229
Row_Buffer_Locality_read = 0.735830
Row_Buffer_Locality_write = 0.252884
Bank_Level_Parallism = 8.633435
Bank_Level_Parallism_Col = 5.817179
Bank_Level_Parallism_Ready = 2.281454
write_to_read_ratio_blp_rw_average = 0.513159
GrpLevelPara = 2.965639 

BW Util details:
bwutil = 0.338681 
total_CMD = 462722 
util_bw = 156715 
Wasted_Col = 148301 
Wasted_Row = 20269 
Idle = 137437 

BW Util Bottlenecks: 
RCDc_limit = 166664 
RCDWRc_limit = 78087 
WTRc_limit = 78087 
RTWc_limit = 418331 
CCDLc_limit = 85484 
rwq = 0 
CCDLc_limit_alone = 46945 
WTRc_limit_alone = 71153 
RTWc_limit_alone = 386726 

Commands details: 
total_CMD = 462722 
n_nop = 260418 
Read = 101851 
Write = 0 
L2_Alloc = 0 
L2_WB = 54864 
n_act = 45687 
n_pre = 45671 
n_ref = 0 
n_req = 126989 
total_req = 156715 

Dual Bus Interface Util: 
issued_total_row = 91358 
issued_total_col = 156715 
Row_Bus_Util =  0.197436 
CoL_Bus_Util = 0.338681 
Either_Row_CoL_Bus_Util = 0.437204 
Issued_on_Two_Bus_Simul_Util = 0.098913 
issued_two_Eff = 0.226239 
queue_avg = 23.597755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5978
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=260126 n_act=45532 n_pre=45516 n_ref_event=0 n_req=127168 n_rd=101969 n_rd_L2_A=0 n_write=0 n_wr_bk=55313 bw_util=0.3399
n_activity=352302 dram_eff=0.4464
bk0: 6521a 286690i bk1: 6635a 286477i bk2: 6401a 292885i bk3: 6490a 295773i bk4: 6303a 312883i bk5: 6233a 307401i bk6: 6163a 302358i bk7: 6199a 297284i bk8: 6388a 284783i bk9: 6483a 292158i bk10: 6215a 296032i bk11: 6342a 291177i bk12: 6395a 292134i bk13: 6413a 284716i bk14: 6348a 288285i bk15: 6440a 285571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641954
Row_Buffer_Locality_read = 0.737440
Row_Buffer_Locality_write = 0.255566
Bank_Level_Parallism = 8.700698
Bank_Level_Parallism_Col = 5.893865
Bank_Level_Parallism_Ready = 2.288596
write_to_read_ratio_blp_rw_average = 0.518691
GrpLevelPara = 2.980149 

BW Util details:
bwutil = 0.339906 
total_CMD = 462722 
util_bw = 157282 
Wasted_Col = 148255 
Wasted_Row = 20197 
Idle = 136988 

BW Util Bottlenecks: 
RCDc_limit = 166144 
RCDWRc_limit = 76966 
WTRc_limit = 80920 
RTWc_limit = 431372 
CCDLc_limit = 88566 
rwq = 0 
CCDLc_limit_alone = 47670 
WTRc_limit_alone = 73412 
RTWc_limit_alone = 397984 

Commands details: 
total_CMD = 462722 
n_nop = 260126 
Read = 101969 
Write = 0 
L2_Alloc = 0 
L2_WB = 55313 
n_act = 45532 
n_pre = 45516 
n_ref = 0 
n_req = 127168 
total_req = 157282 

Dual Bus Interface Util: 
issued_total_row = 91048 
issued_total_col = 157282 
Row_Bus_Util =  0.196766 
CoL_Bus_Util = 0.339906 
Either_Row_CoL_Bus_Util = 0.437835 
Issued_on_Two_Bus_Simul_Util = 0.098837 
issued_two_Eff = 0.225740 
queue_avg = 24.114931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1149
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=260882 n_act=45640 n_pre=45624 n_ref_event=0 n_req=126597 n_rd=101488 n_rd_L2_A=0 n_write=0 n_wr_bk=54812 bw_util=0.3378
n_activity=344538 dram_eff=0.4537
bk0: 6417a 290095i bk1: 6555a 286712i bk2: 6326a 300536i bk3: 6318a 295351i bk4: 6217a 311009i bk5: 6272a 308031i bk6: 6079a 301112i bk7: 6159a 296515i bk8: 6462a 293579i bk9: 6383a 291811i bk10: 6287a 293261i bk11: 6419a 290137i bk12: 6374a 291439i bk13: 6441a 289871i bk14: 6332a 289725i bk15: 6447a 288845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639486
Row_Buffer_Locality_read = 0.734796
Row_Buffer_Locality_write = 0.254251
Bank_Level_Parallism = 8.704287
Bank_Level_Parallism_Col = 5.871090
Bank_Level_Parallism_Ready = 2.292361
write_to_read_ratio_blp_rw_average = 0.513878
GrpLevelPara = 2.974322 

BW Util details:
bwutil = 0.337784 
total_CMD = 462722 
util_bw = 156300 
Wasted_Col = 146671 
Wasted_Row = 20102 
Idle = 139649 

BW Util Bottlenecks: 
RCDc_limit = 165846 
RCDWRc_limit = 77096 
WTRc_limit = 78619 
RTWc_limit = 416862 
CCDLc_limit = 86195 
rwq = 0 
CCDLc_limit_alone = 47338 
WTRc_limit_alone = 71232 
RTWc_limit_alone = 385392 

Commands details: 
total_CMD = 462722 
n_nop = 260882 
Read = 101488 
Write = 0 
L2_Alloc = 0 
L2_WB = 54812 
n_act = 45640 
n_pre = 45624 
n_ref = 0 
n_req = 126597 
total_req = 156300 

Dual Bus Interface Util: 
issued_total_row = 91264 
issued_total_col = 156300 
Row_Bus_Util =  0.197233 
CoL_Bus_Util = 0.337784 
Either_Row_CoL_Bus_Util = 0.436201 
Issued_on_Two_Bus_Simul_Util = 0.098815 
issued_two_Eff = 0.226536 
queue_avg = 23.703590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7036
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=260482 n_act=45587 n_pre=45571 n_ref_event=0 n_req=127544 n_rd=102313 n_rd_L2_A=0 n_write=0 n_wr_bk=55015 bw_util=0.34
n_activity=343628 dram_eff=0.4578
bk0: 6596a 284116i bk1: 6661a 286628i bk2: 6368a 297654i bk3: 6495a 302227i bk4: 6310a 309277i bk5: 6367a 306707i bk6: 6141a 305224i bk7: 6148a 297443i bk8: 6405a 292921i bk9: 6480a 288788i bk10: 6328a 291336i bk11: 6292a 290545i bk12: 6422a 291310i bk13: 6491a 286068i bk14: 6422a 287215i bk15: 6387a 287450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642578
Row_Buffer_Locality_read = 0.738381
Row_Buffer_Locality_write = 0.254092
Bank_Level_Parallism = 8.770196
Bank_Level_Parallism_Col = 5.900389
Bank_Level_Parallism_Ready = 2.282296
write_to_read_ratio_blp_rw_average = 0.514353
GrpLevelPara = 2.993441 

BW Util details:
bwutil = 0.340005 
total_CMD = 462722 
util_bw = 157328 
Wasted_Col = 145513 
Wasted_Row = 19408 
Idle = 140473 

BW Util Bottlenecks: 
RCDc_limit = 163766 
RCDWRc_limit = 77420 
WTRc_limit = 80052 
RTWc_limit = 420502 
CCDLc_limit = 87605 
rwq = 0 
CCDLc_limit_alone = 48177 
WTRc_limit_alone = 72927 
RTWc_limit_alone = 388199 

Commands details: 
total_CMD = 462722 
n_nop = 260482 
Read = 102313 
Write = 0 
L2_Alloc = 0 
L2_WB = 55015 
n_act = 45587 
n_pre = 45571 
n_ref = 0 
n_req = 127544 
total_req = 157328 

Dual Bus Interface Util: 
issued_total_row = 91158 
issued_total_col = 157328 
Row_Bus_Util =  0.197004 
CoL_Bus_Util = 0.340005 
Either_Row_CoL_Bus_Util = 0.437066 
Issued_on_Two_Bus_Simul_Util = 0.099943 
issued_two_Eff = 0.228669 
queue_avg = 24.024353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0244
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=258959 n_act=46185 n_pre=46169 n_ref_event=0 n_req=128483 n_rd=102996 n_rd_L2_A=0 n_write=0 n_wr_bk=55444 bw_util=0.3424
n_activity=345884 dram_eff=0.4581
bk0: 6636a 290618i bk1: 6705a 282912i bk2: 6481a 301449i bk3: 6500a 298206i bk4: 6199a 310005i bk5: 6538a 303103i bk6: 6207a 297287i bk7: 6303a 296456i bk8: 6392a 287709i bk9: 6412a 292341i bk10: 6337a 291363i bk11: 6313a 290285i bk12: 6555a 282261i bk13: 6523a 283035i bk14: 6388a 289844i bk15: 6507a 290164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640536
Row_Buffer_Locality_read = 0.736077
Row_Buffer_Locality_write = 0.254443
Bank_Level_Parallism = 8.773814
Bank_Level_Parallism_Col = 5.892217
Bank_Level_Parallism_Ready = 2.295260
write_to_read_ratio_blp_rw_average = 0.514268
GrpLevelPara = 2.989044 

BW Util details:
bwutil = 0.342409 
total_CMD = 462722 
util_bw = 158440 
Wasted_Col = 146112 
Wasted_Row = 19708 
Idle = 138462 

BW Util Bottlenecks: 
RCDc_limit = 165430 
RCDWRc_limit = 77283 
WTRc_limit = 78687 
RTWc_limit = 417875 
CCDLc_limit = 85312 
rwq = 0 
CCDLc_limit_alone = 47071 
WTRc_limit_alone = 71758 
RTWc_limit_alone = 386563 

Commands details: 
total_CMD = 462722 
n_nop = 258959 
Read = 102996 
Write = 0 
L2_Alloc = 0 
L2_WB = 55444 
n_act = 46185 
n_pre = 46169 
n_ref = 0 
n_req = 128483 
total_req = 158440 

Dual Bus Interface Util: 
issued_total_row = 92354 
issued_total_col = 158440 
Row_Bus_Util =  0.199589 
CoL_Bus_Util = 0.342409 
Either_Row_CoL_Bus_Util = 0.440357 
Issued_on_Two_Bus_Simul_Util = 0.101640 
issued_two_Eff = 0.230812 
queue_avg = 24.283775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2838
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=259132 n_act=45796 n_pre=45780 n_ref_event=0 n_req=128372 n_rd=102795 n_rd_L2_A=0 n_write=0 n_wr_bk=55678 bw_util=0.3425
n_activity=345070 dram_eff=0.4592
bk0: 6654a 288167i bk1: 6679a 281741i bk2: 6403a 298533i bk3: 6496a 297788i bk4: 6324a 308207i bk5: 6302a 307477i bk6: 6303a 298906i bk7: 6237a 299029i bk8: 6296a 292602i bk9: 6509a 288834i bk10: 6379a 294028i bk11: 6377a 288167i bk12: 6471a 288075i bk13: 6586a 281611i bk14: 6394a 287947i bk15: 6385a 291024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643256
Row_Buffer_Locality_read = 0.738781
Row_Buffer_Locality_write = 0.259335
Bank_Level_Parallism = 8.787180
Bank_Level_Parallism_Col = 5.928708
Bank_Level_Parallism_Ready = 2.296555
write_to_read_ratio_blp_rw_average = 0.513795
GrpLevelPara = 3.002627 

BW Util details:
bwutil = 0.342480 
total_CMD = 462722 
util_bw = 158473 
Wasted_Col = 144845 
Wasted_Row = 19856 
Idle = 139548 

BW Util Bottlenecks: 
RCDc_limit = 163664 
RCDWRc_limit = 77951 
WTRc_limit = 81233 
RTWc_limit = 423259 
CCDLc_limit = 87562 
rwq = 0 
CCDLc_limit_alone = 47485 
WTRc_limit_alone = 73686 
RTWc_limit_alone = 390729 

Commands details: 
total_CMD = 462722 
n_nop = 259132 
Read = 102795 
Write = 0 
L2_Alloc = 0 
L2_WB = 55678 
n_act = 45796 
n_pre = 45780 
n_ref = 0 
n_req = 128372 
total_req = 158473 

Dual Bus Interface Util: 
issued_total_row = 91576 
issued_total_col = 158473 
Row_Bus_Util =  0.197907 
CoL_Bus_Util = 0.342480 
Either_Row_CoL_Bus_Util = 0.439983 
Issued_on_Two_Bus_Simul_Util = 0.100404 
issued_two_Eff = 0.228199 
queue_avg = 24.352633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3526
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=462722 n_nop=257670 n_act=46553 n_pre=46537 n_ref_event=0 n_req=129679 n_rd=104035 n_rd_L2_A=0 n_write=0 n_wr_bk=55694 bw_util=0.3452
n_activity=346412 dram_eff=0.4611
bk0: 6646a 280684i bk1: 6698a 284880i bk2: 6616a 293754i bk3: 6502a 295120i bk4: 6431a 301092i bk5: 6492a 302109i bk6: 6297a 296250i bk7: 6306a 297475i bk8: 6476a 284444i bk9: 6506a 284556i bk10: 6530a 285385i bk11: 6375a 287975i bk12: 6624a 279272i bk13: 6642a 280699i bk14: 6518a 283599i bk15: 6376a 282296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641014
Row_Buffer_Locality_read = 0.736435
Row_Buffer_Locality_write = 0.253900
Bank_Level_Parallism = 8.988696
Bank_Level_Parallism_Col = 6.043017
Bank_Level_Parallism_Ready = 2.304259
write_to_read_ratio_blp_rw_average = 0.520001
GrpLevelPara = 3.032894 

BW Util details:
bwutil = 0.345194 
total_CMD = 462722 
util_bw = 159729 
Wasted_Col = 145264 
Wasted_Row = 19152 
Idle = 138577 

BW Util Bottlenecks: 
RCDc_limit = 166296 
RCDWRc_limit = 77704 
WTRc_limit = 80630 
RTWc_limit = 442014 
CCDLc_limit = 90788 
rwq = 0 
CCDLc_limit_alone = 48963 
WTRc_limit_alone = 73327 
RTWc_limit_alone = 407492 

Commands details: 
total_CMD = 462722 
n_nop = 257670 
Read = 104035 
Write = 0 
L2_Alloc = 0 
L2_WB = 55694 
n_act = 46553 
n_pre = 46537 
n_ref = 0 
n_req = 129679 
total_req = 159729 

Dual Bus Interface Util: 
issued_total_row = 93090 
issued_total_col = 159729 
Row_Bus_Util =  0.201179 
CoL_Bus_Util = 0.345194 
Either_Row_CoL_Bus_Util = 0.443143 
Issued_on_Two_Bus_Simul_Util = 0.103230 
issued_two_Eff = 0.232951 
queue_avg = 25.350470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3505

========= L2 cache stats =========
L2_cache_bank[0]: Access = 186063, Miss = 92410, Miss_rate = 0.497, Pending_hits = 564, Reservation_fails = 553
L2_cache_bank[1]: Access = 185993, Miss = 92704, Miss_rate = 0.498, Pending_hits = 499, Reservation_fails = 0
L2_cache_bank[2]: Access = 186360, Miss = 92795, Miss_rate = 0.498, Pending_hits = 538, Reservation_fails = 1000
L2_cache_bank[3]: Access = 185186, Miss = 93033, Miss_rate = 0.502, Pending_hits = 487, Reservation_fails = 327
L2_cache_bank[4]: Access = 186324, Miss = 92734, Miss_rate = 0.498, Pending_hits = 560, Reservation_fails = 922
L2_cache_bank[5]: Access = 185559, Miss = 93009, Miss_rate = 0.501, Pending_hits = 521, Reservation_fails = 248
L2_cache_bank[6]: Access = 185698, Miss = 92677, Miss_rate = 0.499, Pending_hits = 589, Reservation_fails = 57
L2_cache_bank[7]: Access = 185554, Miss = 92661, Miss_rate = 0.499, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[8]: Access = 185563, Miss = 92264, Miss_rate = 0.497, Pending_hits = 537, Reservation_fails = 90
L2_cache_bank[9]: Access = 185015, Miss = 92330, Miss_rate = 0.499, Pending_hits = 509, Reservation_fails = 83
L2_cache_bank[10]: Access = 185081, Miss = 91632, Miss_rate = 0.495, Pending_hits = 530, Reservation_fails = 0
L2_cache_bank[11]: Access = 184028, Miss = 90904, Miss_rate = 0.494, Pending_hits = 507, Reservation_fails = 0
L2_cache_bank[12]: Access = 183650, Miss = 90090, Miss_rate = 0.491, Pending_hits = 517, Reservation_fails = 0
L2_cache_bank[13]: Access = 183773, Miss = 90869, Miss_rate = 0.494, Pending_hits = 519, Reservation_fails = 503
L2_cache_bank[14]: Access = 183321, Miss = 90265, Miss_rate = 0.492, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[15]: Access = 183983, Miss = 90702, Miss_rate = 0.493, Pending_hits = 571, Reservation_fails = 427
L2_cache_bank[16]: Access = 184027, Miss = 91202, Miss_rate = 0.496, Pending_hits = 620, Reservation_fails = 621
L2_cache_bank[17]: Access = 183430, Miss = 90135, Miss_rate = 0.491, Pending_hits = 544, Reservation_fails = 339
L2_cache_bank[18]: Access = 183655, Miss = 90534, Miss_rate = 0.493, Pending_hits = 529, Reservation_fails = 429
L2_cache_bank[19]: Access = 183758, Miss = 90113, Miss_rate = 0.490, Pending_hits = 539, Reservation_fails = 150
L2_cache_bank[20]: Access = 183151, Miss = 90357, Miss_rate = 0.493, Pending_hits = 572, Reservation_fails = 129
L2_cache_bank[21]: Access = 183405, Miss = 90064, Miss_rate = 0.491, Pending_hits = 623, Reservation_fails = 662
L2_cache_bank[22]: Access = 184237, Miss = 90749, Miss_rate = 0.493, Pending_hits = 537, Reservation_fails = 82
L2_cache_bank[23]: Access = 183458, Miss = 90406, Miss_rate = 0.493, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[24]: Access = 185320, Miss = 91982, Miss_rate = 0.496, Pending_hits = 546, Reservation_fails = 614
L2_cache_bank[25]: Access = 183705, Miss = 90696, Miss_rate = 0.494, Pending_hits = 583, Reservation_fails = 810
L2_cache_bank[26]: Access = 184755, Miss = 91934, Miss_rate = 0.498, Pending_hits = 595, Reservation_fails = 437
L2_cache_bank[27]: Access = 183560, Miss = 89938, Miss_rate = 0.490, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[28]: Access = 185163, Miss = 90302, Miss_rate = 0.488, Pending_hits = 494, Reservation_fails = 572
L2_cache_bank[29]: Access = 184446, Miss = 90746, Miss_rate = 0.492, Pending_hits = 489, Reservation_fails = 0
L2_cache_bank[30]: Access = 185009, Miss = 90498, Miss_rate = 0.489, Pending_hits = 559, Reservation_fails = 306
L2_cache_bank[31]: Access = 184486, Miss = 91423, Miss_rate = 0.496, Pending_hits = 571, Reservation_fails = 153
L2_cache_bank[32]: Access = 183811, Miss = 90371, Miss_rate = 0.492, Pending_hits = 532, Reservation_fails = 933
L2_cache_bank[33]: Access = 183768, Miss = 91031, Miss_rate = 0.495, Pending_hits = 531, Reservation_fails = 105
L2_cache_bank[34]: Access = 184257, Miss = 90851, Miss_rate = 0.493, Pending_hits = 429, Reservation_fails = 54
L2_cache_bank[35]: Access = 183862, Miss = 90746, Miss_rate = 0.494, Pending_hits = 446, Reservation_fails = 26
L2_cache_bank[36]: Access = 184585, Miss = 91118, Miss_rate = 0.494, Pending_hits = 479, Reservation_fails = 0
L2_cache_bank[37]: Access = 184372, Miss = 91237, Miss_rate = 0.495, Pending_hits = 503, Reservation_fails = 0
L2_cache_bank[38]: Access = 184973, Miss = 91827, Miss_rate = 0.496, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[39]: Access = 184131, Miss = 91356, Miss_rate = 0.496, Pending_hits = 597, Reservation_fails = 0
L2_cache_bank[40]: Access = 184857, Miss = 92017, Miss_rate = 0.498, Pending_hits = 526, Reservation_fails = 213
L2_cache_bank[41]: Access = 183697, Miss = 90653, Miss_rate = 0.493, Pending_hits = 539, Reservation_fails = 126
L2_cache_bank[42]: Access = 184983, Miss = 91940, Miss_rate = 0.497, Pending_hits = 617, Reservation_fails = 557
L2_cache_bank[43]: Access = 183880, Miss = 90598, Miss_rate = 0.493, Pending_hits = 546, Reservation_fails = 642
L2_cache_bank[44]: Access = 185168, Miss = 91817, Miss_rate = 0.496, Pending_hits = 554, Reservation_fails = 326
L2_cache_bank[45]: Access = 183991, Miss = 90851, Miss_rate = 0.494, Pending_hits = 530, Reservation_fails = 0
L2_cache_bank[46]: Access = 185472, Miss = 91702, Miss_rate = 0.494, Pending_hits = 611, Reservation_fails = 179
L2_cache_bank[47]: Access = 184919, Miss = 92399, Miss_rate = 0.500, Pending_hits = 667, Reservation_fails = 765
L2_cache_bank[48]: Access = 184270, Miss = 91431, Miss_rate = 0.496, Pending_hits = 536, Reservation_fails = 108
L2_cache_bank[49]: Access = 185208, Miss = 91392, Miss_rate = 0.493, Pending_hits = 514, Reservation_fails = 588
L2_cache_bank[50]: Access = 184278, Miss = 90717, Miss_rate = 0.492, Pending_hits = 486, Reservation_fails = 0
L2_cache_bank[51]: Access = 184781, Miss = 91019, Miss_rate = 0.493, Pending_hits = 486, Reservation_fails = 0
L2_cache_bank[52]: Access = 310211, Miss = 212260, Miss_rate = 0.684, Pending_hits = 570, Reservation_fails = 267
L2_cache_bank[53]: Access = 184564, Miss = 91622, Miss_rate = 0.496, Pending_hits = 596, Reservation_fails = 205
L2_cache_bank[54]: Access = 184202, Miss = 90388, Miss_rate = 0.491, Pending_hits = 575, Reservation_fails = 251
L2_cache_bank[55]: Access = 184775, Miss = 90928, Miss_rate = 0.492, Pending_hits = 560, Reservation_fails = 363
L2_cache_bank[56]: Access = 184789, Miss = 91173, Miss_rate = 0.493, Pending_hits = 501, Reservation_fails = 534
L2_cache_bank[57]: Access = 184792, Miss = 91403, Miss_rate = 0.495, Pending_hits = 509, Reservation_fails = 0
L2_cache_bank[58]: Access = 184379, Miss = 91679, Miss_rate = 0.497, Pending_hits = 451, Reservation_fails = 0
L2_cache_bank[59]: Access = 184732, Miss = 92150, Miss_rate = 0.499, Pending_hits = 461, Reservation_fails = 206
L2_cache_bank[60]: Access = 184902, Miss = 92335, Miss_rate = 0.499, Pending_hits = 490, Reservation_fails = 303
L2_cache_bank[61]: Access = 185022, Miss = 91724, Miss_rate = 0.496, Pending_hits = 539, Reservation_fails = 60
L2_cache_bank[62]: Access = 184969, Miss = 92558, Miss_rate = 0.500, Pending_hits = 592, Reservation_fails = 49
L2_cache_bank[63]: Access = 185297, Miss = 92624, Miss_rate = 0.500, Pending_hits = 554, Reservation_fails = 0
L2_total_cache_accesses = 11938613
L2_total_cache_misses = 5968075
L2_total_cache_miss_rate = 0.4999
L2_total_cache_pending_hits = 34646
L2_total_cache_reservation_fails = 16374
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4765091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30930
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1263482
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2004904
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1168813
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3650
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 672075
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2027588
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8064407
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3872126
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15534
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.127
L2_cache_fill_port_util = 0.064

icnt_total_pkts_mem_to_simt=11938613
icnt_total_pkts_simt_to_mem=11937093
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.8108
	minimum = 5
	maximum = 186
Network latency average = 8.48293
	minimum = 5
	maximum = 123
Slowest packet = 23812974
Flit latency average = 8.48293
	minimum = 5
	maximum = 123
Slowest flit = 23818082
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0933938
	minimum = 0.0755535 (at node 44)
	maximum = 0.126955 (at node 27)
Accepted packet rate average = 0.0933938
	minimum = 0.0755535 (at node 44)
	maximum = 0.126955 (at node 27)
Injected flit rate average = 0.0933938
	minimum = 0.0755535 (at node 44)
	maximum = 0.126955 (at node 27)
Accepted flit rate average= 0.0933938
	minimum = 0.0755535 (at node 44)
	maximum = 0.126955 (at node 27)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 178.907 (23 samples)
	minimum = 5 (23 samples)
	maximum = 1497.09 (23 samples)
Network latency average = 162.452 (23 samples)
	minimum = 5 (23 samples)
	maximum = 1229.09 (23 samples)
Flit latency average = 162.452 (23 samples)
	minimum = 5 (23 samples)
	maximum = 1229.09 (23 samples)
Fragmentation average = 0 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0 (23 samples)
Injected packet rate average = 0.143547 (23 samples)
	minimum = 0.110698 (23 samples)
	maximum = 0.402148 (23 samples)
Accepted packet rate average = 0.143547 (23 samples)
	minimum = 0.110698 (23 samples)
	maximum = 0.398563 (23 samples)
Injected flit rate average = 0.143547 (23 samples)
	minimum = 0.110698 (23 samples)
	maximum = 0.402148 (23 samples)
Accepted flit rate average = 0.143547 (23 samples)
	minimum = 0.110698 (23 samples)
	maximum = 0.398563 (23 samples)
Injected packet size average = 1 (23 samples)
Accepted packet size average = 1 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 17 min, 29 sec (8249 sec)
gpgpu_simulation_rate = 63584 (inst/sec)
gpgpu_simulation_rate = 96 (cycle/sec)
GPGPU-Sim uArch: Shader 74 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 76 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 24: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 24 
gpu_sim_cycle = 4843
gpu_sim_insn = 17005376
gpu_ipc =    3511.3311
gpu_tot_sim_cycle = 796919
gpu_tot_sim_insn = 541515763
gpu_tot_ipc =     679.5117
gpu_tot_issued_cta = 46896
gpu_occupancy = 94.0227% 
gpu_tot_occupancy = 76.5437% 
max_total_param_size = 0
gpu_stall_dramfull = 6622502
gpu_stall_icnt2sh    = 108970
partiton_level_parallism =       6.4526
partiton_level_parallism_total  =      15.0183
partiton_level_parallism_util =       9.9681
partiton_level_parallism_util_total  =      16.1682
L2_BW  =     300.4336 GB/Sec
L2_BW_total  =     699.3394 GB/Sec
gpu_total_sim_rate=65062

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19616385
	L1I_total_cache_misses = 19289
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113777
L1D_cache:
	L1D_cache_core[0]: Access = 509448, Miss = 291528, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 101444
	L1D_cache_core[1]: Access = 505459, Miss = 285536, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 69179
	L1D_cache_core[2]: Access = 497133, Miss = 283232, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 59652
	L1D_cache_core[3]: Access = 515323, Miss = 289890, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 72857
	L1D_cache_core[4]: Access = 514972, Miss = 290024, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 63866
	L1D_cache_core[5]: Access = 511499, Miss = 285170, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 51954
	L1D_cache_core[6]: Access = 519563, Miss = 290707, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 65069
	L1D_cache_core[7]: Access = 513065, Miss = 290088, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 111614
	L1D_cache_core[8]: Access = 503184, Miss = 288343, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 91563
	L1D_cache_core[9]: Access = 526161, Miss = 288681, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 51016
	L1D_cache_core[10]: Access = 512123, Miss = 287825, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 66199
	L1D_cache_core[11]: Access = 524103, Miss = 293534, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 59104
	L1D_cache_core[12]: Access = 515097, Miss = 291547, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 103710
	L1D_cache_core[13]: Access = 508040, Miss = 286636, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 82584
	L1D_cache_core[14]: Access = 511564, Miss = 292590, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 125858
	L1D_cache_core[15]: Access = 518098, Miss = 293228, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 109699
	L1D_cache_core[16]: Access = 517166, Miss = 290063, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 58136
	L1D_cache_core[17]: Access = 508529, Miss = 288828, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 77503
	L1D_cache_core[18]: Access = 507065, Miss = 285285, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 71147
	L1D_cache_core[19]: Access = 507736, Miss = 290071, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 118856
	L1D_cache_core[20]: Access = 513291, Miss = 288697, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 92373
	L1D_cache_core[21]: Access = 508249, Miss = 285488, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 60154
	L1D_cache_core[22]: Access = 511158, Miss = 291429, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 77419
	L1D_cache_core[23]: Access = 506667, Miss = 289837, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 119672
	L1D_cache_core[24]: Access = 512475, Miss = 290458, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 86928
	L1D_cache_core[25]: Access = 513656, Miss = 292726, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 150959
	L1D_cache_core[26]: Access = 525652, Miss = 294208, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 78188
	L1D_cache_core[27]: Access = 516788, Miss = 292400, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 69779
	L1D_cache_core[28]: Access = 510060, Miss = 292153, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 123463
	L1D_cache_core[29]: Access = 511077, Miss = 289565, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 91810
	L1D_cache_core[30]: Access = 509763, Miss = 291321, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 102218
	L1D_cache_core[31]: Access = 502620, Miss = 287290, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 93915
	L1D_cache_core[32]: Access = 513603, Miss = 284627, Miss_rate = 0.554, Pending_hits = 0, Reservation_fails = 49916
	L1D_cache_core[33]: Access = 511723, Miss = 287206, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 76692
	L1D_cache_core[34]: Access = 513299, Miss = 291085, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 78460
	L1D_cache_core[35]: Access = 514677, Miss = 289494, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 60744
	L1D_cache_core[36]: Access = 509956, Miss = 284460, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 56084
	L1D_cache_core[37]: Access = 507859, Miss = 288120, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 70928
	L1D_cache_core[38]: Access = 515346, Miss = 289512, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 63498
	L1D_cache_core[39]: Access = 509748, Miss = 291577, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 115983
	L1D_total_cache_accesses = 20482995
	L1D_total_cache_misses = 11574459
	L1D_total_cache_miss_rate = 0.5651
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3330193
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 4502016
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8228173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6689581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2744895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1693115
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4496896
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 680363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3169609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 585298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 22154
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19597096
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113777
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16610869
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4502016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3872126
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19616385

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2744895
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 585298
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7305, 6687, 6886, 7116, 6651, 8058, 6931, 7387, 7008, 7326, 7126, 8047, 7077, 7105, 7130, 6860, 7425, 7612, 7292, 6841, 6986, 7098, 7150, 6576, 7123, 7288, 7184, 7451, 7370, 7479, 7699, 7252, 7436, 7210, 7349, 7291, 7136, 6632, 7437, 7229, 7818, 6945, 7374, 7159, 6834, 6702, 6624, 6927, 7499, 7181, 7173, 7575, 7114, 7051, 7263, 7395, 7065, 7249, 7124, 7603, 7324, 6982, 7312, 7148, 
gpgpu_n_tot_thrd_icount = 1168253984
gpgpu_n_tot_w_icount = 36507937
gpgpu_n_stall_shd_mem = 15791643
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8095657
gpgpu_n_mem_write_global = 3872126
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 43792049
gpgpu_n_store_insn = 8861402
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 144064512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2400857
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13265446
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11356573	W0_Idle:15924818	W0_Scoreboard:178417712	W1:6438544	W2:3187173	W3:2161972	W4:1713755	W5:1344296	W6:1024271	W7:768223	W8:585877	W9:513499	W10:518489	W11:550138	W12:607199	W13:626570	W14:613194	W15:534899	W16:422305	W17:291441	W18:180755	W19:99300	W20:43874	W21:20045	W22:5879	W23:1293	W24:400	W25:115	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14254368
single_issue_nums: WS0:9129771	WS1:9122608	WS2:9133328	WS3:9122230	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64765256 {8:8095657,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 154885040 {40:3872126,}
traffic_breakdown_coretomem[INST_ACC_R] = 3840 {8:480,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 323826280 {40:8095657,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30977008 {8:3872126,}
traffic_breakdown_memtocore[INST_ACC_R] = 76800 {40:1920,}
maxmflatency = 11678 
max_icnt2mem_latency = 9739 
maxmrqlatency = 3777 
max_icnt2sh_latency = 1399 
averagemflatency = 876 
avg_icnt2mem_latency = 363 
avg_mrq_latency = 151 
avg_icnt2sh_latency = 173 
mrq_lat_table:256658 	463054 	156180 	153210 	218410 	584516 	600414 	751258 	684762 	200392 	6818 	215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2647308 	2446298 	3071772 	2982873 	702261 	97426 	20005 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	240 	1289875 	1819972 	1116055 	1231160 	1734591 	2161082 	1779233 	541061 	232603 	61354 	1117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2713051 	2196134 	1082690 	960403 	938890 	1103227 	1444923 	1369028 	159597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	358 	274 	378 	385 	148 	28 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        65        67        64        64        64        64        64        64        64        64        64        65        64 
dram[1]:        64        64        64        64        64        65        64        64        64        65        64        64        64        64        64        64 
dram[2]:        64        64        64        64        68        68        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        66        64        65        66        64        64        64        64        64        64        64        64        64        65 
dram[4]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        65        64        64        64        67        68        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        66        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        65        64        65        65        65        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        67        67        64        64        64        64        64        64        64        64        64        64 
dram[10]:        65        64        64        64        65        66        58        64        64        64        64        64        64        64        66        64 
dram[11]:        64        65        64        64        67        64        60        64        64        64        64        64        64        64        64        64 
dram[12]:        65        64        65        64        64        68        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        67        65        64        64        64        64        64        65        64        64        64        64 
dram[14]:        64        64        64        64        65        66        64        64        64        64        64        64        64        65        64        64 
dram[15]:        64        64        65        64        67        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        65        64        65        65        64        64        64        64        64        64        64        65        64        65        64 
dram[17]:        64        64        64        64        65        65        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        65        64        64        66        65        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        65        64        64        64        64        64        64        65        64        64        64        64        64 
dram[20]:        64        64        64        64        66        64        64        64        64        64        64        65        64        64        64        64 
dram[21]:        65        73        64        64        66        72        64        64        64        64        64        64        64        69        64        64 
dram[22]:        64        64        64        64        65        66        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        66        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        66        64        64        64        64        64        64        64        64        64        65        64 
dram[25]:        64        64        64        64        65        64        64        64        64        64        64        64        64        65        64        64 
dram[26]:        64        64        64        65        64        68        64        64        64        64        64        65        65        64        64        64 
dram[27]:        64        64        65        64        65        65        64        64        64        64        64        64        64        64        65        64 
dram[28]:        65        64        64        65        64        64        64        64        64        64        64        64        64        64        65        64 
dram[29]:        64        64        64        64        66        64        64        64        64        64        64        65        64        64        64        64 
dram[30]:        64        64        64        64        66        64        64        64        64        64        64        64        64        65        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
maximum service time to same row:
dram[0]:     13767      9520     17490     13809     11720     23387     12427     12458     15214     14045     23902     16996     14279      9263     14237      7876 
dram[1]:     11075      9276     17048     13764     11296     13596      9100     15594     18191      9502     16183     15994     10361     21267      9195     10546 
dram[2]:     10822     14776     11978     10595     13820     12711     16389     12684     11133     10305     16563     16599     11655     12888      9423      8790 
dram[3]:      8819      8999     17460     11301     18263     16130     12364     12015     14667     20173     14997      9841      9776      9959      9171      8085 
dram[4]:     14872     13850     14097     10357     14041     15570      9988     17157     24272     24984     15216     18767     11099     12597     16734      9493 
dram[5]:     11094     12225      8649     17212     14588     16018     11564     12505     25701     14841     10089      8902     10005      8844     11394     11846 
dram[6]:      8896      8630     13487      8982     16318      9198     16404      9313     16272     11220     14055      8830     13672      9722      7970     16171 
dram[7]:      7810     10541     14967      7318      6961      9836     20988     15542     19581     14492     14877     13600      9588     13564      7610      9277 
dram[8]:     13110      8153     17375     13679     13245     16797     12836     16226     14069     15981     10482     17847     10352     19634     15535      8080 
dram[9]:      9203     13903     11326      9592     14945      9029     11871     12280     10802     15751     11627      9913     11515     10430      8605      8633 
dram[10]:     15733      9639      8544     15120     16898     23855     12783     15628     16647     18421     11991      8528     10345      8931     13494     12181 
dram[11]:     13802     13090     20430      9840     15771     15363     13798     15629     17095     21572     10991      9849     13630     13166      6201     16402 
dram[12]:     15683     14372     14941      9978      6740     19124     13472     18049     11693     16600      9998     11689     17892     14483      9971     10612 
dram[13]:     10506     10756     14559     21300     16123     12988     28639     15898     11088     17375     17063     14974     10388     16445     10415      8456 
dram[14]:     14676     16148     11605     12590      8560      9960      9415     12704      9217     24997     13351     17439     10731      9901     14613     11849 
dram[15]:     13250      9644     19623      7719      9105     23778     15582     16545     20880     21814     19242     17518      7986      9312      9817      8682 
dram[16]:     10545      9067      9265     12949     21013     13877     12943     13392     10096     15844     10636     10649     13211      9938      9892      9078 
dram[17]:      8304     11830     14299      7714     15558      8005     16255     14571     18221     12025      8386      9355     11870      9655      9396     11342 
dram[18]:     10286     16254      9235     10605     12441      8797     10829     14461     18453     10767     10051     11333      7585      9442     18784      9641 
dram[19]:     13811      8661      7186     13080     15448     16785     11046     13518     15150     18766     24529     16038      9957     13394     15786     14690 
dram[20]:      8591     16396     16475     14491     15337     18535     16195     12472     16269     11590      9404     16380     11017     10250      7245     12220 
dram[21]:      8084      8215      8439     14378     13868     22828     12246     16232     16418     11273     16631     16765     13873     15954     13608     14043 
dram[22]:     12707     12669     11301      7659     10589     14968     12219     19540     11226     14707     14857      9332     17174     10921      8410     11077 
dram[23]:     12959      9133     12564      7562     18292      9127     15685     21417     15156     11302      9437      9103      8237     12916     16195      9870 
dram[24]:     14509      9276      9870     10256     22316     12910     10131     14882     10384     10404     15928     17914     10651      9632      8617      8518 
dram[25]:     12871     10816     16284     10283     16219      7561     12428     20489     16107     20605     14528     10204     11591     10503      8177      9131 
dram[26]:     10750     12521     13100     13026     16173      9284     16446     14616     10986     12832     12605     14573     11217      9887      5802      9394 
dram[27]:     15625     13060     14312     13732     14996     16166     13114      7960     13014     14557     12937     12702      9810     10760      8716     10556 
dram[28]:      9934      8338      9172     17015     11422     16849     14713     16275     16905     15380     15702     17526      8281      7501     11838      6236 
dram[29]:      8097     14358     10949      9332     11312     14532     13834     18915     24731     17533     10965     15199      8300      9075      6825     14262 
dram[30]:     10431      8273      8819     14072     13904     10873     12634     13360     10207     15984     10658      8665      7953     12185      9696     10776 
dram[31]:     13668     12739     14054     14266     10883     17020     18744     15523     15169     17465     15084     10479     12981      7809     10961     11165 
average row accesses per activate:
dram[0]:  2.814741  2.773739  2.778649  2.798273  2.832058  2.848006  2.746054  2.811517  2.795717  2.815934  2.861073  2.801304  2.782021  2.823152  2.722166  2.782888 
dram[1]:  2.832339  2.787709  2.836313  2.784689  2.813017  2.852553  2.717599  2.732341  2.754433  2.817157  2.764125  2.743906  2.768739  2.796707  2.799663  2.750166 
dram[2]:  2.818365  2.802552  2.804201  2.823836  2.791503  2.875181  2.775461  2.765138  2.798096  2.839840  2.797711  2.790658  2.714616  2.774215  2.799597  2.832756 
dram[3]:  2.718132  2.734540  2.800343  2.867585  2.795782  2.924779  2.822552  2.764438  2.720212  2.844822  2.737145  2.841588  2.729388  2.836066  2.741675  2.773919 
dram[4]:  2.764920  2.739479  2.734805  2.785814  2.882244  2.849798  2.783574  2.814128  2.737002  2.776129  2.852628  2.742750  2.781515  2.745942  2.703367  2.735605 
dram[5]:  2.768814  2.729160  2.790795  2.855009  2.810465  2.849263  2.713784  2.752254  2.789789  2.848110  2.753936  2.810028  2.761790  2.720287  2.758234  2.731990 
dram[6]:  2.722793  2.807108  2.751599  2.856827  2.797824  2.842852  2.741155  2.764016  2.806782  2.860857  2.787760  2.843817  2.730849  2.762876  2.728930  2.721436 
dram[7]:  2.818214  2.748897  2.829162  2.802154  2.817124  2.841946  2.792963  2.710176  2.777265  2.813179  2.769339  2.753563  2.759459  2.797598  2.721519  2.702536 
dram[8]:  2.772497  2.819972  2.830753  2.823208  2.788717  2.813081  2.756497  2.751648  2.781457  2.868639  2.792208  2.760771  2.753125  2.785007  2.807271  2.700793 
dram[9]:  2.792721  2.840665  2.782097  2.845308  2.881465  2.815769  2.719700  2.741361  2.708004  2.839841  2.772125  2.797933  2.765154  2.812278  2.757777  2.771942 
dram[10]:  2.740060  2.753108  2.849261  2.857301  2.832451  2.855223  2.763206  2.753813  2.750258  2.851985  2.811234  2.788231  2.716448  2.753803  2.824885  2.839886 
dram[11]:  2.796451  2.745178  2.822748  2.765022  2.889273  2.902825  2.718077  2.814402  2.807638  2.793079  2.699898  2.768765  2.774712  2.750172  2.723220  2.769774 
dram[12]:  2.778468  2.759092  2.809624  2.831752  2.817333  2.920000  2.698951  2.706314  2.814581  2.784573  2.746585  2.723698  2.726691  2.747540  2.785812  2.793031 
dram[13]:  2.783339  2.783038  2.856118  2.807024  2.828865  2.826851  2.651123  2.720044  2.786919  2.842161  2.753873  2.806973  2.752929  2.865998  2.784212  2.742286 
dram[14]:  2.732817  2.735304  2.794973  2.852302  2.934134  2.810307  2.773124  2.738069  2.791928  2.803004  2.834512  2.780384  2.755067  2.781446  2.773459  2.744498 
dram[15]:  2.799791  2.824880  2.755736  2.807165  2.865363  2.912524  2.767138  2.759687  2.770718  2.797344  2.763380  2.763084  2.798337  2.786517  2.789195  2.743354 
dram[16]:  2.749745  2.773922  2.766762  2.768871  2.907563  2.839820  2.744408  2.782834  2.751047  2.744870  2.756766  2.760660  2.737867  2.775390  2.689573  2.759745 
dram[17]:  2.753673  2.789200  2.782192  2.856110  2.897242  2.861341  2.686525  2.768978  2.762427  2.747850  2.730175  2.750000  2.764645  2.765441  2.720452  2.718945 
dram[18]:  2.826976  2.772113  2.818020  2.880450  2.898331  2.895318  2.731900  2.788917  2.847619  2.805372  2.769637  2.765299  2.715156  2.723051  2.745448  2.793031 
dram[19]:  2.785446  2.764825  2.824080  2.860791  2.860942  2.890041  2.869598  2.793803  2.822262  2.798592  2.793151  2.763630  2.802486  2.742954  2.754362  2.716357 
dram[20]:  2.733927  2.848128  2.781381  2.809765  2.820873  2.870522  2.736578  2.821883  2.751285  2.743802  2.732409  2.812768  2.763176  2.730623  2.743285  2.703551 
dram[21]:  2.762252  2.755556  2.742111  2.835022  2.873758  2.880045  2.813625  2.725009  2.809016  2.811228  2.817508  2.738005  2.713658  2.779596  2.748449  2.735875 
dram[22]:  2.797189  2.777552  2.772872  2.814045  2.852865  2.864092  2.752603  2.779104  2.742964  2.840142  2.822082  2.772395  2.799384  2.743981  2.720922  2.684697 
dram[23]:  2.782638  2.730268  2.847818  2.804257  2.842239  2.821109  2.749559  2.769231  2.738562  2.759758  2.772603  2.770755  2.667104  2.745327  2.743727  2.725212 
dram[24]:  2.748916  2.777591  2.780711  2.786279  2.861544  2.875513  2.715474  2.742210  2.806530  2.791183  2.717862  2.785371  2.731158  2.710474  2.750523  2.788015 
dram[25]:  2.751849  2.748668  2.777739  2.820290  2.826692  2.878232  2.805125  2.798545  2.799791  2.732856  2.713599  2.782564  2.735204  2.755472  2.771310  2.793914 
dram[26]:  2.766159  2.798319  2.752954  2.858777  2.908744  2.856927  2.808840  2.692822  2.757628  2.844731  2.733871  2.805487  2.801262  2.738926  2.799023  2.782564 
dram[27]:  2.763293  2.786004  2.832969  2.739692  2.842938  2.822940  2.763696  2.702779  2.816220  2.790076  2.762818  2.783103  2.742710  2.745331  2.728988  2.768733 
dram[28]:  2.769487  2.790915  2.820697  2.879898  2.924463  2.858571  2.773260  2.728699  2.848944  2.798490  2.838262  2.754704  2.774880  2.776610  2.744998  2.706914 
dram[29]:  2.764135  2.782349  2.915694  2.809758  2.790990  2.834171  2.773396  2.791135  2.791580  2.776780  2.724374  2.739712  2.801414  2.759718  2.721789  2.747212 
dram[30]:  2.794286  2.761905  2.817277  2.876757  2.824180  2.892736  2.765575  2.819273  2.827635  2.826252  2.781597  2.832688  2.774237  2.735681  2.758809  2.781272 
dram[31]:  2.759448  2.825397  2.815369  2.828905  2.815980  2.847716  2.749912  2.779558  2.750502  2.781868  2.743735  2.850980  2.764939  2.792333  2.811301  2.666999 
average row locality = 4075887/1463649 = 2.784744
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6739      6761      6663      6599      6406      6550      6373      6361      6535      6500      6588      6510      6549      6671      6388      6581 
dram[1]:      6808      6788      6541      6662      6450      6652      6434      6333      6574      6554      6476      6528      6516      6564      6608      6572 
dram[2]:      6697      6660      6753      6661      6467      6582      6615      6334      6590      6801      6601      6444      6512      6658      6645      6500 
dram[3]:      6638      6588      6564      6622      6580      6551      6462      6386      6493      6569      6445      6433      6513      6644      6458      6500 
dram[4]:      6640      6490      6489      6528      6375      6373      6395      6357      6433      6578      6642      6407      6481      6547      6362      6352 
dram[5]:      6522      6475      6472      6384      6364      6198      6212      6149      6324      6424      6404      6300      6353      6289      6456      6351 
dram[6]:      6337      6461      6211      6313      6133      6289      6123      6111      6325      6495      6211      6367      6260      6339      6242      6255 
dram[7]:      6390      6417      6313      6333      6149      6208      6118      6039      6180      6378      6311      6327      6276      6244      6301      6274 
dram[8]:      6562      6498      6349      6298      6243      6283      6258      6067      6367      6333      6359      6294      6310      6233      6339      6215 
dram[9]:      6389      6542      6324      6292      6330      6107      6123      6151      6297      6287      6334      6308      6313      6252      6254      6258 
dram[10]:      6520      6359      6450      6289      6200      6113      6142      6071      6291      6251      6314      6346      6369      6297      6297      6304 
dram[11]:      6458      6437      6406      6225      6194      6337      6125      6123      6337      6328      6313      6175      6304      6366      6221      6228 
dram[12]:      6424      6558      6448      6277      6206      6348      6180      5914      6401      6347      6389      6319      6409      6381      6483      6315 
dram[13]:      6611      6528      6467      6328      6372      6194      6166      6029      6454      6355      6335      6202      6481      6384      6435      6198 
dram[14]:      6453      6463      6233      6253      6280      6304      6172      6005      6368      6380      6416      6240      6361      6353      6272      6352 
dram[15]:      6424      6585      6311      6507      6278      6268      6224      6235      6423      6368      6270      6283      6383      6509      6306      6400 
dram[16]:      6475      6573      6265      6207      6265      6268      6046      6060      6239      6373      6307      6370      6316      6366      6219      6118 
dram[17]:      6401      6429      6308      6422      6324      6257      6079      6093      6399      6383      6315      6270      6307      6327      6302      6192 
dram[18]:      6648      6579      6427      6454      6301      6322      6110      6189      6427      6418      6333      6339      6359      6337      6339      6248 
dram[19]:      6514      6524      6549      6465      6188      6437      6246      6310      6351      6342      6446      6392      6485      6399      6339      6391 
dram[20]:      6594      6560      6473      6375      6259      6329      6154      6271      6352      6328      6427      6278      6379      6257      6353      6203 
dram[21]:      6586      6464      6502      6368      6418      6308      6444      6144      6467      6338      6335      6317      6333      6301      6307      6228 
dram[22]:      6674      6537      6377      6395      6362      6360      6256      6174      6420      6358      6398      6333      6498      6411      6407      6244 
dram[23]:      6638      6687      6419      6466      6448      6533      6261      6245      6346      6509      6475      6480      6432      6494      6566      6412 
dram[24]:      6559      6601      6381      6303      6571      6356      6042      6221      6446      6511      6394      6492      6408      6455      6301      6342 
dram[25]:      6487      6584      6420      6364      6217      6319      6302      6192      6418      6347      6227      6454      6333      6352      6382      6453 
dram[26]:      6521      6635      6401      6490      6303      6233      6163      6199      6388      6483      6215      6342      6395      6413      6348      6440 
dram[27]:      6417      6555      6326      6318      6217      6272      6079      6159      6462      6383      6287      6419      6374      6441      6332      6447 
dram[28]:      6596      6661      6368      6495      6310      6367      6141      6148      6405      6480      6328      6292      6422      6491      6422      6387 
dram[29]:      6636      6705      6481      6500      6199      6538      6207      6303      6392      6412      6337      6313      6555      6523      6388      6507 
dram[30]:      6654      6679      6403      6496      6324      6302      6303      6237      6296      6509      6379      6377      6471      6586      6394      6385 
dram[31]:      6646      6698      6616      6502      6431      6492      6297      6306      6476      6506      6530      6375      6624      6642      6518      6376 
total dram reads = 3268412
bank skew: 6808/5914 = 1.15
chip skew: 105520/100258 = 1.05
number of total write accesses:
dram[0]:      1739      1710      1484      1502      1368      1376      1456      1500      1690      1700      1629      1653      1683      1694      1656      1648 
dram[1]:      1740      1695      1551      1486      1373      1338      1534      1558      1659      1689      1645      1690      1721      1759      1693      1695 
dram[2]:      1682      1686      1525      1466      1352      1365      1506      1566      1642      1710      1711      1621      1697      1734      1695      1681 
dram[3]:      1742      1725      1599      1499      1374      1381      1523      1512      1703      1644      1646      1657      1697      1660      1693      1647 
dram[4]:      1699      1712      1565      1484      1384      1387      1502      1531      1674      1656      1662      1632      1705      1743      1667      1677 
dram[5]:      1646      1677      1532      1453      1317      1344      1506      1483      1599      1639      1643      1658      1670      1676      1667      1651 
dram[6]:      1619      1674      1532      1449      1326      1327      1470      1432      1621      1647      1578      1590      1654      1654      1691      1629 
dram[7]:      1656      1684      1487      1471      1353      1326      1423      1498      1638      1648      1565      1595      1674      1676      1654      1612 
dram[8]:      1664      1663      1512      1463      1320      1287      1485      1445      1613      1616      1596      1588      1619      1643      1614      1620 
dram[9]:      1668      1659      1477      1470      1303      1321      1484      1544      1586      1568      1622      1543      1670      1673      1636      1606 
dram[10]:      1681      1614      1451      1460      1289      1322      1443      1513      1704      1649      1594      1567      1707      1667      1672      1642 
dram[11]:      1579      1675      1461      1506      1321      1370      1453      1459      1603      1582      1649      1608      1640      1648      1660      1616 
dram[12]:      1628      1711      1551      1482      1336      1317      1539      1458      1629      1667      1653      1577      1692      1716      1685      1620 
dram[13]:      1675      1643      1493      1425      1331      1365      1509      1462      1642      1640      1665      1607      1742      1615      1642      1623 
dram[14]:      1658      1680      1551      1491      1293      1385      1443      1511      1656      1645      1600      1584      1659      1652      1649      1629 
dram[15]:      1631      1658      1496      1485      1341      1290      1405      1528      1601      1638      1578      1636      1693      1675      1593      1649 
dram[16]:      1601      1660      1493      1496      1347      1320      1438      1462      1640      1653      1638      1658      1695      1641      1648      1670 
dram[17]:      1659      1629      1535      1478      1345      1337      1497      1494      1659      1605      1638      1628      1669      1643      1639      1644 
dram[18]:      1652      1632      1486      1473      1339      1284      1512      1461      1646      1625      1530      1614      1667      1696      1653      1687 
dram[19]:      1639      1682      1590      1488      1342      1369      1456      1535      1636      1606      1629      1617      1631      1679      1712      1663 
dram[20]:      1698      1654      1504      1394      1363      1364      1492      1492      1679      1640      1650      1609      1695      1670      1715      1640 
dram[21]:      1756      1720      1579      1468      1390      1327      1527      1516      1696      1674      1647      1615      1694      1682      1669      1665 
dram[22]:      1684      1679      1473      1459      1355      1353      1410      1513      1669      1637      1628      1621      1679      1681      1617      1598 
dram[23]:      1696      1684      1478      1571      1371      1352      1534      1531      1615      1693      1621      1630      1692      1731      1635      1641 
dram[24]:      1685      1679      1519      1454      1324      1359      1469      1523      1634      1656      1640      1619      1709      1671      1582      1707 
dram[25]:      1697      1673      1516      1420      1302      1363      1471      1504      1623      1663      1675      1621      1662      1705      1616      1627 
dram[26]:      1653      1690      1522      1506      1315      1335      1463      1454      1656      1670      1582      1634      1597      1749      1674      1699 
dram[27]:      1638      1686      1442      1523      1331      1333      1488      1525      1629      1658      1634      1652      1621      1644      1623      1682 
dram[28]:      1718      1695      1482      1442      1317      1354      1430      1506      1686      1672      1639      1614      1664      1700      1673      1639 
dram[29]:      1626      1681      1508      1505      1359      1358      1528      1568      1698      1624      1610      1676      1768      1712      1644      1622 
dram[30]:      1659      1731      1522      1487      1338      1384      1554      1516      1644      1673      1632      1665      1713      1725      1670      1664 
dram[31]:      1751      1668      1481      1484      1358      1362      1510      1499      1737      1656      1682      1622      1751      1735      1691      1657 
total dram writes = 807475
bank skew: 1768/1284 = 1.38
chip skew: 25826/24748 = 1.04
average mf latency per bank:
dram[0]:       2654      2548      2652      2584      2632      2537      2295      2204      2502      2471      2645      2542      2682      2582      2682      2627
dram[1]:       2658      2957      2716      2957      2698      2943      2355      2571      2625      2841      2691      2914      2696      2976      2647      3005
dram[2]:       2804      2663      2783      2685      2778      2572      2389      2293      2699      2534      2786      2705      2834      2630      2834      2715
dram[3]:       2611      2694      2607      2656      2544      2603      2259      2277      2486      2587      2612      2706      2633      2686      2637      2727
dram[4]:       2684      2677      2670      2672      2624      2585      2339      2308      2591      2560      2718      2655      2736      2664      2722      2617
dram[5]:       2540      2530      2554      2590      2489      2540      2206      2225      2491      2515      2493      2557      2518      2563      2526      2541
dram[6]:       2489      2521      2505      2538      2461      2485      2196      2225      2381      2450      2506      2565      2484      2551      2483      2563
dram[7]:       2451      2457      2444      2467      2407      2441      2170      2163      2395      2408      2466      2507      2476      2504      2448      2486
dram[8]:       2572      2425      2586      2426      2547      2351      2271      2135      2546      2344      2607      2466      2696      2485      2634      2452
dram[9]:       2440      2378      2416      2369      2368      2347      2049      2049      2323      2342      2404      2396      2422      2464      2438      2412
dram[10]:       2565      2675      2627      2703      2534      2696      2231      2323      2469      2642      2573      2710      2556      2748      2590      2713
dram[11]:       2510      2522      2523      2529      2469      2419      2163      2206      2416      2507      2498      2614      2507      2563      2502      2599
dram[12]:       2521      2308      2487      2382      2480      2323      2193      2015      2404      2262      2485      2368      2498      2389      2496      2400
dram[13]:       2570      2460      2632      2489      2567      2445      2236      2129      2530      2430      2617      2516      2642      2527      2634      2572
dram[14]:       2541      2344      2557      2370      2504      2343      2281      2076      2447      2282      2569      2384      2630      2372      2595      2385
dram[15]:       2572      2493      2597      2493      2558      2529      2348      2207      2487      2451      2590      2505      2578      2514      2621      2508
dram[16]:       2452      2437      2456      2485      2422      2438      2178      2179      2368      2368      2451      2454      2449      2486      2479      2527
dram[17]:       2347      2417      2337      2477      2258      2423      2014      2159      2214      2372      2319      2442      2335      2466      2340      2454
dram[18]:       2538      2580      2587      2587      2503      2545      2227      2268      2420      2480      2583      2637      2623      2608      2542      2685
dram[19]:       2647      2642      2644      2606      2690      2556      2307      2280      2573      2612      2619      2645      2674      2657      2611      2651
dram[20]:       2515      2354      2515      2406      2522      2369      2234      2053      2457      2284      2532      2375      2524      2388      2525      2373
dram[21]:       2875      2375      2851      2436      2816      2397      2454      2127      2800      2405      2903      2420      2842      2488      2890      2427
dram[22]:       2592      2296      2593      2333      2540      2298      2221      2065      2474      2298      2636      2373      2603      2372      2618      2380
dram[23]:       2745      2706      2795      2728      2762      2664      2385      2348      2691      2679      2779      2765      2759      2770      2765      2799
dram[24]:       2461      2483      2503      2547      2375      2413      2138      2129      2353      2399      2488      2487      2501      2498      2499      2495
dram[25]:       2480      2269      2469      2295      2486      2248      2151      1966      2388      2240      2433      2228      2505      2305      2474      2280
dram[26]:       2670      2548     37276      2571      2617      2546      2313      2209      2486      2505      2654      2638      2674      2651      2685      2582
dram[27]:       2507      2597      2533      2626      2505      2595      2233      2253      2436      2560      2492      2581      2579      2659      2520      2583
dram[28]:       2475      2447      2508      2454      2516      2429      2225      2183      2477      2441      2559      2579      2564      2509      2546      2514
dram[29]:       2462      2469      2498      2490      2453      2441      2159      2140      2450      2447      2519      2526      2551      2507      2510      2471
dram[30]:       2460      2528      2490      2525      2435      2533      2134      2219      2439      2492      2493      2581      2574      2579      2508      2554
dram[31]:       2711      2839      2711      2805      2676      2761      2341      2448      2664      2722      2646      2836      2765      2795      2806      2853
maximum mf latency per bank:
dram[0]:      10038     11141     10287     10779     10464     10304      9955      9430      9582      9944     10349     10659     10203     10783      9852      9682
dram[1]:       9809     10991      9975     10170      9831     10080      9124      9158      9554      9734     10568     10396      9963     10621      9560      9663
dram[2]:      10401     11660     11117     11017     10157     10742      9570      9715     10302      9918     10200     10620     10402     10872     10698      9969
dram[3]:      10400     10720     10500      9892      9966      9618      9314      8756      9678      9530      9993     10309      9830     10159     10131      9759
dram[4]:      10686     11678     10729     10194     10310      9953     10319      9453      9927      9824     10114     10284     10301     10440     10822      9441
dram[5]:      10682     11429     10812     11065     10675     10314      9906      9384     10240     10259     10330     10597     11081     10528     10403     10049
dram[6]:      10451     10560     11424     11106     10793     10225     10100     10347     10006      9965      9988     10547     11542     10666     10510      9862
dram[7]:      11356     11315     11300     10966     11657     10279     10546     10352     10300      9461     10955     10510     10768     10650     10461      9730
dram[8]:      10785     11357     11223     10942     11023     10613     10261     10646     10193      9708     10687     10548     11089     10825     10245     10651
dram[9]:      10569     11345     10934     10848     10884     10504      9794     10087      9968     10251     10676     10713      9869     10822     10014     10518
dram[10]:      10337     11491     11440     11305      9897     10506      9955     10033      9997     10284     11148     10490      9826     11274     10277     10949
dram[11]:      10645     11128     11138     11178      9837     10740      9597     10016      9785     10837     11107     10851      9890     10442     10405     10638
dram[12]:      10579     10670     10528     11328      9829      9841      9712      9466      9564     10099     10536     10670      9884     10378      9990      9855
dram[13]:      10837     10960     10537     10659      9813     10152      9438      9235      9719      9961     10475     10447      9957     10343      9711      9817
dram[14]:      11087     10643     10263     10911      9604     10378     10064     10368      9641     10137     10557     10744      9948     10850     10121      9983
dram[15]:      11082     10177     11374     11073      9975     10519      9855     10391     10299     10404     10669     10283      9932     10715     11330      9904
dram[16]:      10484     10608     10098     10921      9681     10159      9566     10211      9326      9750     10168     10126      9759     10515     10910     10175
dram[17]:      10865     10012     10631     10760      9789     10712      9642      9962      9615     10111      9859     10814      9758     10282     10520     10474
dram[18]:      11218     10149     10818     10018      9720      9844     10093      9478      9289      9888      9748     10551      9916     10389     10287     10225
dram[19]:      10730     10853     11310     11058      9614     10880     10203      9999      9373     10026      9898     11023      9532     10839      9434      9824
dram[20]:      10612     10369     10851     10398      9781      9990     10078     10071      9735      9642     10614     10402      9311     10498      9674      9616
dram[21]:      10606     10340     10299     10837     10301      9874      9828      9641     10052      9488     10542     10153      9748     10588      9821      9640
dram[22]:      10660     10899     10231     10712      9845     10333      9665      9747      9266     10114     10114     10112      9512     10695     10059      9778
dram[23]:      11088     10693     10456     10565     10046     10433      9718     10011     10233     10115     10763     11619     10088     11107     10251     10244
dram[24]:      11291     10043     10603     10234      9946      9719      9671      9765     10059      9585     10489     10440     10781     10359      9539      9049
dram[25]:      10992     11078     10144     11048     10510      9874      9713      9453     10159      9382     10369     10079     10525     10420      9681      9167
dram[26]:      10823     10964     10417     11369      9909     10243      9473      9775      9773      9722     10151     10910     10350     10736      9933      9389
dram[27]:      10695     11049     10589     10678     10108     10453      9642     10052     10046      9936     10673     10186     11027     10570     10193      9177
dram[28]:      11202     11188     10563     11519      9574      9954      9422      9992      9985      9883     10397     10113     11028     10964      9687      9616
dram[29]:      10266     10298     10400      9992      9925     10133      9337      9527      9886      9357     10063      9745     10638     10174     10021      9935
dram[30]:      10778      9911     10716     10378     10358     10497      9849      9682      9893      9689     10495      9818     11119     10467      9812     10454
dram[31]:      11015     10204     11021     10693     10628     10685      9854      9940     10176      9844     10687     10335     10575     10628     10097     10255
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=260302 n_act=46542 n_pre=46526 n_ref_event=0 n_req=130262 n_rd=104774 n_rd_L2_A=0 n_write=0 n_wr_bk=55070 bw_util=0.3433
n_activity=345362 dram_eff=0.4628
bk0: 6739a 282176i bk1: 6761a 282457i bk2: 6663a 292736i bk3: 6599a 295232i bk4: 6406a 304689i bk5: 6550a 303762i bk6: 6373a 298850i bk7: 6361a 301420i bk8: 6535a 287944i bk9: 6500a 289375i bk10: 6588a 291385i bk11: 6510a 290760i bk12: 6549a 287617i bk13: 6671a 284736i bk14: 6388a 288662i bk15: 6581a 288353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642705
Row_Buffer_Locality_read = 0.736433
Row_Buffer_Locality_write = 0.257415
Bank_Level_Parallism = 8.989147
Bank_Level_Parallism_Col = 6.034730
Bank_Level_Parallism_Ready = 2.303802
write_to_read_ratio_blp_rw_average = 0.516718
GrpLevelPara = 3.029852 

BW Util details:
bwutil = 0.343344 
total_CMD = 465551 
util_bw = 159844 
Wasted_Col = 144678 
Wasted_Row = 19082 
Idle = 141947 

BW Util Bottlenecks: 
RCDc_limit = 167196 
RCDWRc_limit = 77254 
WTRc_limit = 77762 
RTWc_limit = 439889 
CCDLc_limit = 88021 
rwq = 0 
CCDLc_limit_alone = 47496 
WTRc_limit_alone = 70850 
RTWc_limit_alone = 406276 

Commands details: 
total_CMD = 465551 
n_nop = 260302 
Read = 104774 
Write = 0 
L2_Alloc = 0 
L2_WB = 55070 
n_act = 46542 
n_pre = 46526 
n_ref = 0 
n_req = 130262 
total_req = 159844 

Dual Bus Interface Util: 
issued_total_row = 93068 
issued_total_col = 159844 
Row_Bus_Util =  0.199909 
CoL_Bus_Util = 0.343344 
Either_Row_CoL_Bus_Util = 0.440873 
Issued_on_Two_Bus_Simul_Util = 0.102380 
issued_two_Eff = 0.232220 
queue_avg = 25.335205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3352
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=258960 n_act=47012 n_pre=46996 n_ref_event=0 n_req=130886 n_rd=105060 n_rd_L2_A=0 n_write=0 n_wr_bk=56007 bw_util=0.346
n_activity=346292 dram_eff=0.4651
bk0: 6808a 282487i bk1: 6788a 282770i bk2: 6541a 295470i bk3: 6662a 294358i bk4: 6450a 306080i bk5: 6652a 305478i bk6: 6434a 292261i bk7: 6333a 290951i bk8: 6574a 286987i bk9: 6554a 291910i bk10: 6476a 289703i bk11: 6528a 285357i bk12: 6516a 285783i bk13: 6564a 285526i bk14: 6608a 288138i bk15: 6572a 284787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640817
Row_Buffer_Locality_read = 0.735523
Row_Buffer_Locality_write = 0.255556
Bank_Level_Parallism = 9.021368
Bank_Level_Parallism_Col = 6.045164
Bank_Level_Parallism_Ready = 2.303694
write_to_read_ratio_blp_rw_average = 0.514271
GrpLevelPara = 3.036367 

BW Util details:
bwutil = 0.345971 
total_CMD = 465551 
util_bw = 161067 
Wasted_Col = 144943 
Wasted_Row = 18958 
Idle = 140583 

BW Util Bottlenecks: 
RCDc_limit = 166689 
RCDWRc_limit = 77915 
WTRc_limit = 81064 
RTWc_limit = 438722 
CCDLc_limit = 89527 
rwq = 0 
CCDLc_limit_alone = 48518 
WTRc_limit_alone = 73564 
RTWc_limit_alone = 405213 

Commands details: 
total_CMD = 465551 
n_nop = 258960 
Read = 105060 
Write = 0 
L2_Alloc = 0 
L2_WB = 56007 
n_act = 47012 
n_pre = 46996 
n_ref = 0 
n_req = 130886 
total_req = 161067 

Dual Bus Interface Util: 
issued_total_row = 94008 
issued_total_col = 161067 
Row_Bus_Util =  0.201928 
CoL_Bus_Util = 0.345971 
Either_Row_CoL_Bus_Util = 0.443756 
Issued_on_Two_Bus_Simul_Util = 0.104143 
issued_two_Eff = 0.234686 
queue_avg = 25.694674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6947
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=259163 n_act=46845 n_pre=46829 n_ref_event=0 n_req=131159 n_rd=105520 n_rd_L2_A=0 n_write=0 n_wr_bk=55479 bw_util=0.3458
n_activity=345333 dram_eff=0.4662
bk0: 6697a 284480i bk1: 6660a 286274i bk2: 6753a 292021i bk3: 6661a 297925i bk4: 6467a 303355i bk5: 6582a 303377i bk6: 6615a 295456i bk7: 6334a 295095i bk8: 6590a 293303i bk9: 6801a 286164i bk10: 6601a 283236i bk11: 6444a 293026i bk12: 6512a 284826i bk13: 6658a 283971i bk14: 6645a 286919i bk15: 6500a 287950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642838
Row_Buffer_Locality_read = 0.736998
Row_Buffer_Locality_write = 0.255314
Bank_Level_Parallism = 9.007684
Bank_Level_Parallism_Col = 6.041262
Bank_Level_Parallism_Ready = 2.303300
write_to_read_ratio_blp_rw_average = 0.514145
GrpLevelPara = 3.039073 

BW Util details:
bwutil = 0.345825 
total_CMD = 465551 
util_bw = 160999 
Wasted_Col = 143984 
Wasted_Row = 19473 
Idle = 141095 

BW Util Bottlenecks: 
RCDc_limit = 165697 
RCDWRc_limit = 77112 
WTRc_limit = 79932 
RTWc_limit = 436968 
CCDLc_limit = 88237 
rwq = 0 
CCDLc_limit_alone = 48425 
WTRc_limit_alone = 72673 
RTWc_limit_alone = 404415 

Commands details: 
total_CMD = 465551 
n_nop = 259163 
Read = 105520 
Write = 0 
L2_Alloc = 0 
L2_WB = 55479 
n_act = 46845 
n_pre = 46829 
n_ref = 0 
n_req = 131159 
total_req = 160999 

Dual Bus Interface Util: 
issued_total_row = 93674 
issued_total_col = 160999 
Row_Bus_Util =  0.201211 
CoL_Bus_Util = 0.345825 
Either_Row_CoL_Bus_Util = 0.443320 
Issued_on_Two_Bus_Simul_Util = 0.103716 
issued_two_Eff = 0.233953 
queue_avg = 25.539104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5391
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=260189 n_act=46662 n_pre=46646 n_ref_event=0 n_req=130148 n_rd=104446 n_rd_L2_A=0 n_write=0 n_wr_bk=55658 bw_util=0.3439
n_activity=346486 dram_eff=0.4621
bk0: 6638a 282612i bk1: 6588a 284754i bk2: 6564a 291791i bk3: 6622a 299294i bk4: 6580a 303915i bk5: 6551a 305417i bk6: 6462a 296822i bk7: 6386a 296129i bk8: 6493a 286551i bk9: 6569a 291116i bk10: 6445a 290920i bk11: 6433a 292334i bk12: 6513a 286721i bk13: 6644a 289331i bk14: 6458a 286593i bk15: 6500a 290251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641470
Row_Buffer_Locality_read = 0.736199
Row_Buffer_Locality_write = 0.256517
Bank_Level_Parallism = 8.949212
Bank_Level_Parallism_Col = 6.006141
Bank_Level_Parallism_Ready = 2.309661
write_to_read_ratio_blp_rw_average = 0.515832
GrpLevelPara = 3.028911 

BW Util details:
bwutil = 0.343902 
total_CMD = 465551 
util_bw = 160104 
Wasted_Col = 144823 
Wasted_Row = 19617 
Idle = 141007 

BW Util Bottlenecks: 
RCDc_limit = 166036 
RCDWRc_limit = 77366 
WTRc_limit = 78561 
RTWc_limit = 434555 
CCDLc_limit = 88807 
rwq = 0 
CCDLc_limit_alone = 48158 
WTRc_limit_alone = 71553 
RTWc_limit_alone = 400914 

Commands details: 
total_CMD = 465551 
n_nop = 260189 
Read = 104446 
Write = 0 
L2_Alloc = 0 
L2_WB = 55658 
n_act = 46662 
n_pre = 46646 
n_ref = 0 
n_req = 130148 
total_req = 160104 

Dual Bus Interface Util: 
issued_total_row = 93308 
issued_total_col = 160104 
Row_Bus_Util =  0.200425 
CoL_Bus_Util = 0.343902 
Either_Row_CoL_Bus_Util = 0.441116 
Issued_on_Two_Bus_Simul_Util = 0.103211 
issued_two_Eff = 0.233977 
queue_avg = 25.440510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4405
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=260579 n_act=46523 n_pre=46507 n_ref_event=0 n_req=129129 n_rd=103449 n_rd_L2_A=0 n_write=0 n_wr_bk=55653 bw_util=0.3417
n_activity=344184 dram_eff=0.4623
bk0: 6640a 286011i bk1: 6490a 288759i bk2: 6489a 292186i bk3: 6528a 297938i bk4: 6375a 309362i bk5: 6373a 310127i bk6: 6395a 300178i bk7: 6357a 301408i bk8: 6433a 289866i bk9: 6578a 290537i bk10: 6642a 289236i bk11: 6407a 295455i bk12: 6481a 286967i bk13: 6547a 284094i bk14: 6362a 289921i bk15: 6352a 288882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639717
Row_Buffer_Locality_read = 0.736692
Row_Buffer_Locality_write = 0.249065
Bank_Level_Parallism = 8.888766
Bank_Level_Parallism_Col = 5.941941
Bank_Level_Parallism_Ready = 2.269205
write_to_read_ratio_blp_rw_average = 0.515409
GrpLevelPara = 3.015488 

BW Util details:
bwutil = 0.341750 
total_CMD = 465551 
util_bw = 159102 
Wasted_Col = 145882 
Wasted_Row = 18685 
Idle = 141882 

BW Util Bottlenecks: 
RCDc_limit = 166317 
RCDWRc_limit = 78795 
WTRc_limit = 83213 
RTWc_limit = 428132 
CCDLc_limit = 89695 
rwq = 0 
CCDLc_limit_alone = 49170 
WTRc_limit_alone = 75459 
RTWc_limit_alone = 395361 

Commands details: 
total_CMD = 465551 
n_nop = 260579 
Read = 103449 
Write = 0 
L2_Alloc = 0 
L2_WB = 55653 
n_act = 46523 
n_pre = 46507 
n_ref = 0 
n_req = 129129 
total_req = 159102 

Dual Bus Interface Util: 
issued_total_row = 93030 
issued_total_col = 159102 
Row_Bus_Util =  0.199828 
CoL_Bus_Util = 0.341750 
Either_Row_CoL_Bus_Util = 0.440278 
Issued_on_Two_Bus_Simul_Util = 0.101299 
issued_two_Eff = 0.230080 
queue_avg = 24.601427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6014
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=263508 n_act=45679 n_pre=45663 n_ref_event=0 n_req=126838 n_rd=101677 n_rd_L2_A=0 n_write=0 n_wr_bk=55096 bw_util=0.3367
n_activity=346227 dram_eff=0.4528
bk0: 6522a 291737i bk1: 6475a 291279i bk2: 6472a 297384i bk3: 6384a 304429i bk4: 6364a 309936i bk5: 6198a 315104i bk6: 6212a 300515i bk7: 6149a 302430i bk8: 6324a 299355i bk9: 6424a 294986i bk10: 6404a 293308i bk11: 6300a 295094i bk12: 6353a 293001i bk13: 6289a 292610i bk14: 6456a 293675i bk15: 6351a 293084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639863
Row_Buffer_Locality_read = 0.736617
Row_Buffer_Locality_write = 0.248877
Bank_Level_Parallism = 8.651725
Bank_Level_Parallism_Col = 5.829158
Bank_Level_Parallism_Ready = 2.299765
write_to_read_ratio_blp_rw_average = 0.511613
GrpLevelPara = 2.974077 

BW Util details:
bwutil = 0.336747 
total_CMD = 465551 
util_bw = 156773 
Wasted_Col = 146754 
Wasted_Row = 21001 
Idle = 141023 

BW Util Bottlenecks: 
RCDc_limit = 164864 
RCDWRc_limit = 77858 
WTRc_limit = 77253 
RTWc_limit = 415229 
CCDLc_limit = 85136 
rwq = 0 
CCDLc_limit_alone = 47004 
WTRc_limit_alone = 70376 
RTWc_limit_alone = 383974 

Commands details: 
total_CMD = 465551 
n_nop = 263508 
Read = 101677 
Write = 0 
L2_Alloc = 0 
L2_WB = 55096 
n_act = 45679 
n_pre = 45663 
n_ref = 0 
n_req = 126838 
total_req = 156773 

Dual Bus Interface Util: 
issued_total_row = 91342 
issued_total_col = 156773 
Row_Bus_Util =  0.196202 
CoL_Bus_Util = 0.336747 
Either_Row_CoL_Bus_Util = 0.433987 
Issued_on_Two_Bus_Simul_Util = 0.098962 
issued_two_Eff = 0.228031 
queue_avg = 23.660126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.6601
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=265330 n_act=45059 n_pre=45043 n_ref_event=0 n_req=125365 n_rd=100472 n_rd_L2_A=0 n_write=0 n_wr_bk=54565 bw_util=0.333
n_activity=345026 dram_eff=0.4493
bk0: 6337a 296246i bk1: 6461a 294962i bk2: 6211a 299926i bk3: 6313a 306143i bk4: 6133a 313662i bk5: 6289a 311767i bk6: 6123a 306152i bk7: 6111a 309146i bk8: 6325a 299512i bk9: 6495a 296556i bk10: 6211a 300649i bk11: 6367a 298544i bk12: 6260a 293690i bk13: 6339a 292473i bk14: 6242a 292496i bk15: 6255a 294990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640577
Row_Buffer_Locality_read = 0.737280
Row_Buffer_Locality_write = 0.250271
Bank_Level_Parallism = 8.556106
Bank_Level_Parallism_Col = 5.778348
Bank_Level_Parallism_Ready = 2.291750
write_to_read_ratio_blp_rw_average = 0.511707
GrpLevelPara = 2.949884 

BW Util details:
bwutil = 0.333018 
total_CMD = 465551 
util_bw = 155037 
Wasted_Col = 147929 
Wasted_Row = 20460 
Idle = 142125 

BW Util Bottlenecks: 
RCDc_limit = 163353 
RCDWRc_limit = 78169 
WTRc_limit = 81465 
RTWc_limit = 409134 
CCDLc_limit = 86558 
rwq = 0 
CCDLc_limit_alone = 47373 
WTRc_limit_alone = 73953 
RTWc_limit_alone = 377461 

Commands details: 
total_CMD = 465551 
n_nop = 265330 
Read = 100472 
Write = 0 
L2_Alloc = 0 
L2_WB = 54565 
n_act = 45059 
n_pre = 45043 
n_ref = 0 
n_req = 125365 
total_req = 155037 

Dual Bus Interface Util: 
issued_total_row = 90102 
issued_total_col = 155037 
Row_Bus_Util =  0.193538 
CoL_Bus_Util = 0.333018 
Either_Row_CoL_Bus_Util = 0.430073 
Issued_on_Two_Bus_Simul_Util = 0.096484 
issued_two_Eff = 0.224342 
queue_avg = 23.066313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.0663
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=265564 n_act=45081 n_pre=45065 n_ref_event=0 n_req=125218 n_rd=100258 n_rd_L2_A=0 n_write=0 n_wr_bk=54803 bw_util=0.3331
n_activity=344009 dram_eff=0.4507
bk0: 6390a 294621i bk1: 6417a 291565i bk2: 6313a 303037i bk3: 6333a 306338i bk4: 6149a 313269i bk5: 6208a 313425i bk6: 6118a 308623i bk7: 6039a 303630i bk8: 6180a 299355i bk9: 6378a 296456i bk10: 6311a 299777i bk11: 6327a 295994i bk12: 6276a 295971i bk13: 6244a 296854i bk14: 6301a 294160i bk15: 6274a 295667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639980
Row_Buffer_Locality_read = 0.736001
Row_Buffer_Locality_write = 0.254287
Bank_Level_Parallism = 8.573512
Bank_Level_Parallism_Col = 5.780878
Bank_Level_Parallism_Ready = 2.297393
write_to_read_ratio_blp_rw_average = 0.510305
GrpLevelPara = 2.947920 

BW Util details:
bwutil = 0.333070 
total_CMD = 465551 
util_bw = 155061 
Wasted_Col = 147022 
Wasted_Row = 20456 
Idle = 143012 

BW Util Bottlenecks: 
RCDc_limit = 163412 
RCDWRc_limit = 77517 
WTRc_limit = 79402 
RTWc_limit = 407168 
CCDLc_limit = 84493 
rwq = 0 
CCDLc_limit_alone = 46615 
WTRc_limit_alone = 72109 
RTWc_limit_alone = 376583 

Commands details: 
total_CMD = 465551 
n_nop = 265564 
Read = 100258 
Write = 0 
L2_Alloc = 0 
L2_WB = 54803 
n_act = 45081 
n_pre = 45065 
n_ref = 0 
n_req = 125218 
total_req = 155061 

Dual Bus Interface Util: 
issued_total_row = 90146 
issued_total_col = 155061 
Row_Bus_Util =  0.193633 
CoL_Bus_Util = 0.333070 
Either_Row_CoL_Bus_Util = 0.429571 
Issued_on_Two_Bus_Simul_Util = 0.097132 
issued_two_Eff = 0.226115 
queue_avg = 22.997990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.998
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=265390 n_act=45115 n_pre=45099 n_ref_event=0 n_req=125756 n_rd=101008 n_rd_L2_A=0 n_write=0 n_wr_bk=54320 bw_util=0.3336
n_activity=343160 dram_eff=0.4526
bk0: 6562a 292963i bk1: 6498a 297580i bk2: 6349a 304185i bk3: 6298a 309036i bk4: 6243a 312196i bk5: 6283a 312276i bk6: 6258a 300929i bk7: 6067a 307798i bk8: 6367a 298150i bk9: 6333a 298943i bk10: 6359a 296325i bk11: 6294a 297078i bk12: 6310a 294897i bk13: 6233a 297930i bk14: 6339a 297186i bk15: 6215a 294140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641250
Row_Buffer_Locality_read = 0.736219
Row_Buffer_Locality_write = 0.253637
Bank_Level_Parallism = 8.595891
Bank_Level_Parallism_Col = 5.789320
Bank_Level_Parallism_Ready = 2.268084
write_to_read_ratio_blp_rw_average = 0.510536
GrpLevelPara = 2.961873 

BW Util details:
bwutil = 0.333643 
total_CMD = 465551 
util_bw = 155328 
Wasted_Col = 146430 
Wasted_Row = 19670 
Idle = 144123 

BW Util Bottlenecks: 
RCDc_limit = 164060 
RCDWRc_limit = 76794 
WTRc_limit = 79695 
RTWc_limit = 405412 
CCDLc_limit = 85602 
rwq = 0 
CCDLc_limit_alone = 47067 
WTRc_limit_alone = 72200 
RTWc_limit_alone = 374372 

Commands details: 
total_CMD = 465551 
n_nop = 265390 
Read = 101008 
Write = 0 
L2_Alloc = 0 
L2_WB = 54320 
n_act = 45115 
n_pre = 45099 
n_ref = 0 
n_req = 125756 
total_req = 155328 

Dual Bus Interface Util: 
issued_total_row = 90214 
issued_total_col = 155328 
Row_Bus_Util =  0.193779 
CoL_Bus_Util = 0.333643 
Either_Row_CoL_Bus_Util = 0.429944 
Issued_on_Two_Bus_Simul_Util = 0.097478 
issued_two_Eff = 0.226722 
queue_avg = 23.382004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.382
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=265168 n_act=44951 n_pre=44935 n_ref_event=0 n_req=125391 n_rd=100561 n_rd_L2_A=0 n_write=0 n_wr_bk=54534 bw_util=0.3331
n_activity=345900 dram_eff=0.4484
bk0: 6389a 292540i bk1: 6542a 293088i bk2: 6324a 303545i bk3: 6292a 305080i bk4: 6330a 313683i bk5: 6107a 314678i bk6: 6123a 303703i bk7: 6151a 301484i bk8: 6297a 298537i bk9: 6287a 301588i bk10: 6334a 298332i bk11: 6308a 302984i bk12: 6313a 292768i bk13: 6252a 296952i bk14: 6254a 295264i bk15: 6258a 297495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641513
Row_Buffer_Locality_read = 0.737085
Row_Buffer_Locality_write = 0.254450
Bank_Level_Parallism = 8.527429
Bank_Level_Parallism_Col = 5.772337
Bank_Level_Parallism_Ready = 2.285947
write_to_read_ratio_blp_rw_average = 0.513075
GrpLevelPara = 2.946729 

BW Util details:
bwutil = 0.333143 
total_CMD = 465551 
util_bw = 155095 
Wasted_Col = 148199 
Wasted_Row = 20659 
Idle = 141598 

BW Util Bottlenecks: 
RCDc_limit = 164249 
RCDWRc_limit = 77807 
WTRc_limit = 82038 
RTWc_limit = 409086 
CCDLc_limit = 86212 
rwq = 0 
CCDLc_limit_alone = 47590 
WTRc_limit_alone = 74455 
RTWc_limit_alone = 378047 

Commands details: 
total_CMD = 465551 
n_nop = 265168 
Read = 100561 
Write = 0 
L2_Alloc = 0 
L2_WB = 54534 
n_act = 44951 
n_pre = 44935 
n_ref = 0 
n_req = 125391 
total_req = 155095 

Dual Bus Interface Util: 
issued_total_row = 89886 
issued_total_col = 155095 
Row_Bus_Util =  0.193074 
CoL_Bus_Util = 0.333143 
Either_Row_CoL_Bus_Util = 0.430421 
Issued_on_Two_Bus_Simul_Util = 0.095796 
issued_two_Eff = 0.222564 
queue_avg = 22.836498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.8365
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=265171 n_act=44933 n_pre=44917 n_ref_event=0 n_req=125588 n_rd=100613 n_rd_L2_A=0 n_write=0 n_wr_bk=54890 bw_util=0.334
n_activity=344455 dram_eff=0.4514
bk0: 6520a 288336i bk1: 6359a 294821i bk2: 6450a 305696i bk3: 6289a 302641i bk4: 6200a 315683i bk5: 6113a 313964i bk6: 6142a 306926i bk7: 6071a 301338i bk8: 6291a 293156i bk9: 6251a 297637i bk10: 6314a 297998i bk11: 6346a 298578i bk12: 6369a 290931i bk13: 6297a 291421i bk14: 6297a 294958i bk15: 6304a 296525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642219
Row_Buffer_Locality_read = 0.738235
Row_Buffer_Locality_write = 0.255415
Bank_Level_Parallism = 8.621229
Bank_Level_Parallism_Col = 5.840369
Bank_Level_Parallism_Ready = 2.310791
write_to_read_ratio_blp_rw_average = 0.513347
GrpLevelPara = 2.964869 

BW Util details:
bwutil = 0.334019 
total_CMD = 465551 
util_bw = 155503 
Wasted_Col = 147175 
Wasted_Row = 20222 
Idle = 142651 

BW Util Bottlenecks: 
RCDc_limit = 164017 
RCDWRc_limit = 77755 
WTRc_limit = 80397 
RTWc_limit = 416003 
CCDLc_limit = 86046 
rwq = 0 
CCDLc_limit_alone = 46612 
WTRc_limit_alone = 72919 
RTWc_limit_alone = 384047 

Commands details: 
total_CMD = 465551 
n_nop = 265171 
Read = 100613 
Write = 0 
L2_Alloc = 0 
L2_WB = 54890 
n_act = 44933 
n_pre = 44917 
n_ref = 0 
n_req = 125588 
total_req = 155503 

Dual Bus Interface Util: 
issued_total_row = 89850 
issued_total_col = 155503 
Row_Bus_Util =  0.192997 
CoL_Bus_Util = 0.334019 
Either_Row_CoL_Bus_Util = 0.430415 
Issued_on_Two_Bus_Simul_Util = 0.096602 
issued_two_Eff = 0.224439 
queue_avg = 23.299713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.2997
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=265405 n_act=45073 n_pre=45057 n_ref_event=0 n_req=125407 n_rd=100577 n_rd_L2_A=0 n_write=0 n_wr_bk=54494 bw_util=0.3331
n_activity=343336 dram_eff=0.4517
bk0: 6458a 295467i bk1: 6437a 293962i bk2: 6406a 304090i bk3: 6225a 305322i bk4: 6194a 315083i bk5: 6337a 314641i bk6: 6125a 303448i bk7: 6123a 308966i bk8: 6337a 301103i bk9: 6328a 299072i bk10: 6313a 292032i bk11: 6175a 298624i bk12: 6304a 294459i bk13: 6366a 295172i bk14: 6221a 294942i bk15: 6228a 295206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640586
Row_Buffer_Locality_read = 0.737196
Row_Buffer_Locality_write = 0.249255
Bank_Level_Parallism = 8.581528
Bank_Level_Parallism_Col = 5.786592
Bank_Level_Parallism_Ready = 2.272688
write_to_read_ratio_blp_rw_average = 0.512504
GrpLevelPara = 2.962319 

BW Util details:
bwutil = 0.333091 
total_CMD = 465551 
util_bw = 155071 
Wasted_Col = 147048 
Wasted_Row = 19809 
Idle = 143623 

BW Util Bottlenecks: 
RCDc_limit = 164020 
RCDWRc_limit = 77563 
WTRc_limit = 79815 
RTWc_limit = 407920 
CCDLc_limit = 84669 
rwq = 0 
CCDLc_limit_alone = 46987 
WTRc_limit_alone = 72459 
RTWc_limit_alone = 377594 

Commands details: 
total_CMD = 465551 
n_nop = 265405 
Read = 100577 
Write = 0 
L2_Alloc = 0 
L2_WB = 54494 
n_act = 45073 
n_pre = 45057 
n_ref = 0 
n_req = 125407 
total_req = 155071 

Dual Bus Interface Util: 
issued_total_row = 90130 
issued_total_col = 155071 
Row_Bus_Util =  0.193599 
CoL_Bus_Util = 0.333091 
Either_Row_CoL_Bus_Util = 0.429912 
Issued_on_Two_Bus_Simul_Util = 0.096778 
issued_two_Eff = 0.225111 
queue_avg = 23.080408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.0804
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=263232 n_act=45617 n_pre=45601 n_ref_event=0 n_req=126660 n_rd=101399 n_rd_L2_A=0 n_write=0 n_wr_bk=55230 bw_util=0.3364
n_activity=344480 dram_eff=0.4547
bk0: 6424a 297397i bk1: 6558a 288223i bk2: 6448a 299340i bk3: 6277a 304755i bk4: 6206a 311848i bk5: 6348a 314948i bk6: 6180a 294710i bk7: 5914a 310093i bk8: 6401a 296041i bk9: 6347a 294698i bk10: 6389a 292048i bk11: 6319a 295716i bk12: 6409a 291209i bk13: 6381a 288188i bk14: 6483a 289583i bk15: 6315a 299251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639847
Row_Buffer_Locality_read = 0.735737
Row_Buffer_Locality_write = 0.254938
Bank_Level_Parallism = 8.679984
Bank_Level_Parallism_Col = 5.823820
Bank_Level_Parallism_Ready = 2.284590
write_to_read_ratio_blp_rw_average = 0.511621
GrpLevelPara = 2.967155 

BW Util details:
bwutil = 0.336438 
total_CMD = 465551 
util_bw = 156629 
Wasted_Col = 147463 
Wasted_Row = 19345 
Idle = 142114 

BW Util Bottlenecks: 
RCDc_limit = 166271 
RCDWRc_limit = 78206 
WTRc_limit = 82636 
RTWc_limit = 414514 
CCDLc_limit = 86001 
rwq = 0 
CCDLc_limit_alone = 47534 
WTRc_limit_alone = 75086 
RTWc_limit_alone = 383597 

Commands details: 
total_CMD = 465551 
n_nop = 263232 
Read = 101399 
Write = 0 
L2_Alloc = 0 
L2_WB = 55230 
n_act = 45617 
n_pre = 45601 
n_ref = 0 
n_req = 126660 
total_req = 156629 

Dual Bus Interface Util: 
issued_total_row = 91218 
issued_total_col = 156629 
Row_Bus_Util =  0.195936 
CoL_Bus_Util = 0.336438 
Either_Row_CoL_Bus_Util = 0.434580 
Issued_on_Two_Bus_Simul_Util = 0.097794 
issued_two_Eff = 0.225031 
queue_avg = 23.241943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.2419
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=263872 n_act=45444 n_pre=45428 n_ref_event=0 n_req=126618 n_rd=101539 n_rd_L2_A=0 n_write=0 n_wr_bk=54940 bw_util=0.3361
n_activity=344206 dram_eff=0.4546
bk0: 6611a 291046i bk1: 6528a 291051i bk2: 6467a 301248i bk3: 6328a 304701i bk4: 6372a 311170i bk5: 6194a 311875i bk6: 6166a 298547i bk7: 6029a 303892i bk8: 6454a 295047i bk9: 6355a 298641i bk10: 6335a 295273i bk11: 6202a 299796i bk12: 6481a 289231i bk13: 6384a 297082i bk14: 6435a 293120i bk15: 6198a 296238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641094
Row_Buffer_Locality_read = 0.736811
Row_Buffer_Locality_write = 0.253559
Bank_Level_Parallism = 8.671601
Bank_Level_Parallism_Col = 5.835893
Bank_Level_Parallism_Ready = 2.294174
write_to_read_ratio_blp_rw_average = 0.516403
GrpLevelPara = 2.978914 

BW Util details:
bwutil = 0.336116 
total_CMD = 465551 
util_bw = 156479 
Wasted_Col = 146626 
Wasted_Row = 19497 
Idle = 142949 

BW Util Bottlenecks: 
RCDc_limit = 165593 
RCDWRc_limit = 77206 
WTRc_limit = 78931 
RTWc_limit = 416297 
CCDLc_limit = 85152 
rwq = 0 
CCDLc_limit_alone = 46616 
WTRc_limit_alone = 71608 
RTWc_limit_alone = 385084 

Commands details: 
total_CMD = 465551 
n_nop = 263872 
Read = 101539 
Write = 0 
L2_Alloc = 0 
L2_WB = 54940 
n_act = 45444 
n_pre = 45428 
n_ref = 0 
n_req = 126618 
total_req = 156479 

Dual Bus Interface Util: 
issued_total_row = 90872 
issued_total_col = 156479 
Row_Bus_Util =  0.195192 
CoL_Bus_Util = 0.336116 
Either_Row_CoL_Bus_Util = 0.433205 
Issued_on_Two_Bus_Simul_Util = 0.098103 
issued_two_Eff = 0.226459 
queue_avg = 23.396399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.3964
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=264809 n_act=45185 n_pre=45169 n_ref_event=0 n_req=125991 n_rd=100905 n_rd_L2_A=0 n_write=0 n_wr_bk=54753 bw_util=0.3344
n_activity=343289 dram_eff=0.4534
bk0: 6453a 290697i bk1: 6463a 293069i bk2: 6233a 300182i bk3: 6253a 306524i bk4: 6280a 316919i bk5: 6304a 307920i bk6: 6172a 305184i bk7: 6005a 303661i bk8: 6368a 295648i bk9: 6380a 298009i bk10: 6416a 297747i bk11: 6240a 298962i bk12: 6361a 293351i bk13: 6353a 296950i bk14: 6272a 299336i bk15: 6352a 294043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641363
Row_Buffer_Locality_read = 0.737317
Row_Buffer_Locality_write = 0.255401
Bank_Level_Parallism = 8.619919
Bank_Level_Parallism_Col = 5.804160
Bank_Level_Parallism_Ready = 2.283551
write_to_read_ratio_blp_rw_average = 0.511848
GrpLevelPara = 2.968132 

BW Util details:
bwutil = 0.334352 
total_CMD = 465551 
util_bw = 155658 
Wasted_Col = 146238 
Wasted_Row = 20219 
Idle = 143436 

BW Util Bottlenecks: 
RCDc_limit = 163634 
RCDWRc_limit = 77222 
WTRc_limit = 80167 
RTWc_limit = 406097 
CCDLc_limit = 84589 
rwq = 0 
CCDLc_limit_alone = 46833 
WTRc_limit_alone = 72752 
RTWc_limit_alone = 375756 

Commands details: 
total_CMD = 465551 
n_nop = 264809 
Read = 100905 
Write = 0 
L2_Alloc = 0 
L2_WB = 54753 
n_act = 45185 
n_pre = 45169 
n_ref = 0 
n_req = 125991 
total_req = 155658 

Dual Bus Interface Util: 
issued_total_row = 90354 
issued_total_col = 155658 
Row_Bus_Util =  0.194080 
CoL_Bus_Util = 0.334352 
Either_Row_CoL_Bus_Util = 0.431192 
Issued_on_Two_Bus_Simul_Util = 0.097240 
issued_two_Eff = 0.225513 
queue_avg = 23.233799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.2338
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=264181 n_act=45352 n_pre=45336 n_ref_event=0 n_req=126671 n_rd=101774 n_rd_L2_A=0 n_write=0 n_wr_bk=54618 bw_util=0.3359
n_activity=345472 dram_eff=0.4527
bk0: 6424a 294130i bk1: 6585a 291759i bk2: 6311a 302746i bk3: 6507a 299145i bk4: 6278a 313167i bk5: 6268a 314160i bk6: 6224a 306233i bk7: 6235a 301986i bk8: 6423a 296885i bk9: 6368a 296624i bk10: 6270a 298236i bk11: 6283a 296147i bk12: 6383a 293681i bk13: 6509a 293072i bk14: 6306a 297444i bk15: 6400a 289242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641970
Row_Buffer_Locality_read = 0.736445
Row_Buffer_Locality_write = 0.255774
Bank_Level_Parallism = 8.629227
Bank_Level_Parallism_Col = 5.821887
Bank_Level_Parallism_Ready = 2.291613
write_to_read_ratio_blp_rw_average = 0.510891
GrpLevelPara = 2.977992 

BW Util details:
bwutil = 0.335929 
total_CMD = 465551 
util_bw = 156392 
Wasted_Col = 146547 
Wasted_Row = 20477 
Idle = 142135 

BW Util Bottlenecks: 
RCDc_limit = 165135 
RCDWRc_limit = 76490 
WTRc_limit = 80743 
RTWc_limit = 415269 
CCDLc_limit = 85369 
rwq = 0 
CCDLc_limit_alone = 46597 
WTRc_limit_alone = 73428 
RTWc_limit_alone = 383812 

Commands details: 
total_CMD = 465551 
n_nop = 264181 
Read = 101774 
Write = 0 
L2_Alloc = 0 
L2_WB = 54618 
n_act = 45352 
n_pre = 45336 
n_ref = 0 
n_req = 126671 
total_req = 156392 

Dual Bus Interface Util: 
issued_total_row = 90688 
issued_total_col = 156392 
Row_Bus_Util =  0.194797 
CoL_Bus_Util = 0.335929 
Either_Row_CoL_Bus_Util = 0.432541 
Issued_on_Two_Bus_Simul_Util = 0.098185 
issued_two_Eff = 0.226995 
queue_avg = 23.467354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4674
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=264850 n_act=45347 n_pre=45331 n_ref_event=0 n_req=125527 n_rd=100467 n_rd_L2_A=0 n_write=0 n_wr_bk=54897 bw_util=0.3337
n_activity=344808 dram_eff=0.4506
bk0: 6475a 294228i bk1: 6573a 292018i bk2: 6265a 301615i bk3: 6207a 304084i bk4: 6265a 314893i bk5: 6268a 312804i bk6: 6046a 306994i bk7: 6060a 308750i bk8: 6239a 298211i bk9: 6373a 294513i bk10: 6307a 296422i bk11: 6370a 294434i bk12: 6316a 293697i bk13: 6366a 295140i bk14: 6219a 294113i bk15: 6118a 296073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638747
Row_Buffer_Locality_read = 0.734998
Row_Buffer_Locality_write = 0.252873
Bank_Level_Parallism = 8.584361
Bank_Level_Parallism_Col = 5.774394
Bank_Level_Parallism_Ready = 2.277445
write_to_read_ratio_blp_rw_average = 0.512884
GrpLevelPara = 2.964481 

BW Util details:
bwutil = 0.333721 
total_CMD = 465551 
util_bw = 155364 
Wasted_Col = 148117 
Wasted_Row = 19939 
Idle = 142131 

BW Util Bottlenecks: 
RCDc_limit = 165910 
RCDWRc_limit = 78706 
WTRc_limit = 80032 
RTWc_limit = 413460 
CCDLc_limit = 85587 
rwq = 0 
CCDLc_limit_alone = 46819 
WTRc_limit_alone = 72604 
RTWc_limit_alone = 382120 

Commands details: 
total_CMD = 465551 
n_nop = 264850 
Read = 100467 
Write = 0 
L2_Alloc = 0 
L2_WB = 54897 
n_act = 45347 
n_pre = 45331 
n_ref = 0 
n_req = 125527 
total_req = 155364 

Dual Bus Interface Util: 
issued_total_row = 90678 
issued_total_col = 155364 
Row_Bus_Util =  0.194776 
CoL_Bus_Util = 0.333721 
Either_Row_CoL_Bus_Util = 0.431104 
Issued_on_Two_Bus_Simul_Util = 0.097392 
issued_two_Eff = 0.225913 
queue_avg = 23.126768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.1268
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=264331 n_act=45439 n_pre=45423 n_ref_event=0 n_req=125907 n_rd=100808 n_rd_L2_A=0 n_write=0 n_wr_bk=54921 bw_util=0.3345
n_activity=345540 dram_eff=0.4507
bk0: 6401a 294504i bk1: 6429a 296604i bk2: 6308a 298334i bk3: 6422a 304723i bk4: 6324a 312905i bk5: 6257a 312077i bk6: 6079a 304340i bk7: 6093a 305247i bk8: 6399a 292787i bk9: 6383a 296930i bk10: 6315a 294462i bk11: 6270a 295692i bk12: 6307a 292926i bk13: 6327a 292722i bk14: 6302a 293564i bk15: 6192a 294569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639107
Row_Buffer_Locality_read = 0.735517
Row_Buffer_Locality_write = 0.251883
Bank_Level_Parallism = 8.624820
Bank_Level_Parallism_Col = 5.822858
Bank_Level_Parallism_Ready = 2.308086
write_to_read_ratio_blp_rw_average = 0.512471
GrpLevelPara = 2.966294 

BW Util details:
bwutil = 0.334505 
total_CMD = 465551 
util_bw = 155729 
Wasted_Col = 147803 
Wasted_Row = 20224 
Idle = 141795 

BW Util Bottlenecks: 
RCDc_limit = 165935 
RCDWRc_limit = 78143 
WTRc_limit = 81274 
RTWc_limit = 415381 
CCDLc_limit = 85036 
rwq = 0 
CCDLc_limit_alone = 46336 
WTRc_limit_alone = 73652 
RTWc_limit_alone = 384303 

Commands details: 
total_CMD = 465551 
n_nop = 264331 
Read = 100808 
Write = 0 
L2_Alloc = 0 
L2_WB = 54921 
n_act = 45439 
n_pre = 45423 
n_ref = 0 
n_req = 125907 
total_req = 155729 

Dual Bus Interface Util: 
issued_total_row = 90862 
issued_total_col = 155729 
Row_Bus_Util =  0.195171 
CoL_Bus_Util = 0.334505 
Either_Row_CoL_Bus_Util = 0.432219 
Issued_on_Two_Bus_Simul_Util = 0.097457 
issued_two_Eff = 0.225480 
queue_avg = 23.132973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.133
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=263923 n_act=45329 n_pre=45313 n_ref_event=0 n_req=126787 n_rd=101830 n_rd_L2_A=0 n_write=0 n_wr_bk=54820 bw_util=0.3365
n_activity=344329 dram_eff=0.4549
bk0: 6648a 290483i bk1: 6579a 293318i bk2: 6427a 301054i bk3: 6454a 302865i bk4: 6301a 312657i bk5: 6322a 315643i bk6: 6110a 304651i bk7: 6189a 305568i bk8: 6427a 297037i bk9: 6418a 295157i bk10: 6333a 299494i bk11: 6339a 295063i bk12: 6359a 289174i bk13: 6337a 290675i bk14: 6339a 294177i bk15: 6248a 293380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642479
Row_Buffer_Locality_read = 0.737916
Row_Buffer_Locality_write = 0.253075
Bank_Level_Parallism = 8.659146
Bank_Level_Parallism_Col = 5.845194
Bank_Level_Parallism_Ready = 2.276176
write_to_read_ratio_blp_rw_average = 0.513126
GrpLevelPara = 2.977398 

BW Util details:
bwutil = 0.336483 
total_CMD = 465551 
util_bw = 156650 
Wasted_Col = 146286 
Wasted_Row = 19868 
Idle = 142747 

BW Util Bottlenecks: 
RCDc_limit = 164482 
RCDWRc_limit = 77325 
WTRc_limit = 81624 
RTWc_limit = 417875 
CCDLc_limit = 86502 
rwq = 0 
CCDLc_limit_alone = 47099 
WTRc_limit_alone = 74016 
RTWc_limit_alone = 386080 

Commands details: 
total_CMD = 465551 
n_nop = 263923 
Read = 101830 
Write = 0 
L2_Alloc = 0 
L2_WB = 54820 
n_act = 45329 
n_pre = 45313 
n_ref = 0 
n_req = 126787 
total_req = 156650 

Dual Bus Interface Util: 
issued_total_row = 90642 
issued_total_col = 156650 
Row_Bus_Util =  0.194698 
CoL_Bus_Util = 0.336483 
Either_Row_CoL_Bus_Util = 0.433095 
Issued_on_Two_Bus_Simul_Util = 0.098086 
issued_two_Eff = 0.226476 
queue_avg = 23.625072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.6251
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=262878 n_act=45570 n_pre=45554 n_ref_event=0 n_req=127652 n_rd=102378 n_rd_L2_A=0 n_write=0 n_wr_bk=55200 bw_util=0.3385
n_activity=344974 dram_eff=0.4568
bk0: 6514a 297666i bk1: 6524a 291689i bk2: 6549a 292574i bk3: 6465a 302768i bk4: 6188a 313867i bk5: 6437a 309018i bk6: 6246a 305441i bk7: 6310a 300933i bk8: 6351a 296397i bk9: 6342a 297407i bk10: 6446a 292788i bk11: 6392a 294856i bk12: 6485a 293963i bk13: 6399a 291425i bk14: 6339a 288513i bk15: 6391a 291983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643014
Row_Buffer_Locality_read = 0.739299
Row_Buffer_Locality_write = 0.252987
Bank_Level_Parallism = 8.710738
Bank_Level_Parallism_Col = 5.866257
Bank_Level_Parallism_Ready = 2.287604
write_to_read_ratio_blp_rw_average = 0.512864
GrpLevelPara = 2.982080 

BW Util details:
bwutil = 0.338476 
total_CMD = 465551 
util_bw = 157578 
Wasted_Col = 145864 
Wasted_Row = 19743 
Idle = 142366 

BW Util Bottlenecks: 
RCDc_limit = 162992 
RCDWRc_limit = 77447 
WTRc_limit = 82309 
RTWc_limit = 417482 
CCDLc_limit = 86493 
rwq = 0 
CCDLc_limit_alone = 47093 
WTRc_limit_alone = 74702 
RTWc_limit_alone = 385689 

Commands details: 
total_CMD = 465551 
n_nop = 262878 
Read = 102378 
Write = 0 
L2_Alloc = 0 
L2_WB = 55200 
n_act = 45570 
n_pre = 45554 
n_ref = 0 
n_req = 127652 
total_req = 157578 

Dual Bus Interface Util: 
issued_total_row = 91124 
issued_total_col = 157578 
Row_Bus_Util =  0.195734 
CoL_Bus_Util = 0.338476 
Either_Row_CoL_Bus_Util = 0.435340 
Issued_on_Two_Bus_Simul_Util = 0.098870 
issued_two_Eff = 0.227110 
queue_avg = 23.994389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9944
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=263418 n_act=45727 n_pre=45711 n_ref_event=0 n_req=126851 n_rd=101592 n_rd_L2_A=0 n_write=0 n_wr_bk=55258 bw_util=0.3369
n_activity=344704 dram_eff=0.455
bk0: 6594a 287047i bk1: 6560a 293290i bk2: 6473a 298779i bk3: 6375a 303690i bk4: 6259a 313144i bk5: 6329a 309052i bk6: 6154a 302294i bk7: 6271a 301881i bk8: 6352a 292166i bk9: 6328a 292352i bk10: 6427a 291107i bk11: 6278a 296450i bk12: 6379a 290695i bk13: 6257a 292735i bk14: 6353a 289441i bk15: 6203a 293989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639522
Row_Buffer_Locality_read = 0.735747
Row_Buffer_Locality_write = 0.252504
Bank_Level_Parallism = 8.746620
Bank_Level_Parallism_Col = 5.898821
Bank_Level_Parallism_Ready = 2.289901
write_to_read_ratio_blp_rw_average = 0.516715
GrpLevelPara = 2.982997 

BW Util details:
bwutil = 0.336913 
total_CMD = 465551 
util_bw = 156850 
Wasted_Col = 146392 
Wasted_Row = 20032 
Idle = 142277 

BW Util Bottlenecks: 
RCDc_limit = 165060 
RCDWRc_limit = 77697 
WTRc_limit = 79747 
RTWc_limit = 420217 
CCDLc_limit = 87457 
rwq = 0 
CCDLc_limit_alone = 47592 
WTRc_limit_alone = 72330 
RTWc_limit_alone = 387769 

Commands details: 
total_CMD = 465551 
n_nop = 263418 
Read = 101592 
Write = 0 
L2_Alloc = 0 
L2_WB = 55258 
n_act = 45727 
n_pre = 45711 
n_ref = 0 
n_req = 126851 
total_req = 156850 

Dual Bus Interface Util: 
issued_total_row = 91438 
issued_total_col = 156850 
Row_Bus_Util =  0.196408 
CoL_Bus_Util = 0.336913 
Either_Row_CoL_Bus_Util = 0.434180 
Issued_on_Two_Bus_Simul_Util = 0.099141 
issued_two_Eff = 0.228340 
queue_avg = 23.535103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5351
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=262858 n_act=45816 n_pre=45800 n_ref_event=0 n_req=127485 n_rd=101860 n_rd_L2_A=0 n_write=0 n_wr_bk=55612 bw_util=0.3382
n_activity=344209 dram_eff=0.4575
bk0: 6586a 286783i bk1: 6464a 291544i bk2: 6502a 295061i bk3: 6368a 303786i bk4: 6418a 309620i bk5: 6308a 312482i bk6: 6444a 298244i bk7: 6144a 301359i bk8: 6467a 291115i bk9: 6338a 296288i bk10: 6335a 296302i bk11: 6317a 294350i bk12: 6333a 288438i bk13: 6301a 292866i bk14: 6307a 288910i bk15: 6228a 294539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640617
Row_Buffer_Locality_read = 0.736560
Row_Buffer_Locality_write = 0.259239
Bank_Level_Parallism = 8.784026
Bank_Level_Parallism_Col = 5.907291
Bank_Level_Parallism_Ready = 2.308220
write_to_read_ratio_blp_rw_average = 0.515971
GrpLevelPara = 2.997454 

BW Util details:
bwutil = 0.338249 
total_CMD = 465551 
util_bw = 157472 
Wasted_Col = 145539 
Wasted_Row = 19690 
Idle = 142850 

BW Util Bottlenecks: 
RCDc_limit = 163925 
RCDWRc_limit = 78761 
WTRc_limit = 81196 
RTWc_limit = 420837 
CCDLc_limit = 86157 
rwq = 0 
CCDLc_limit_alone = 47040 
WTRc_limit_alone = 73727 
RTWc_limit_alone = 389189 

Commands details: 
total_CMD = 465551 
n_nop = 262858 
Read = 101860 
Write = 0 
L2_Alloc = 0 
L2_WB = 55612 
n_act = 45816 
n_pre = 45800 
n_ref = 0 
n_req = 127485 
total_req = 157472 

Dual Bus Interface Util: 
issued_total_row = 91616 
issued_total_col = 157472 
Row_Bus_Util =  0.196790 
CoL_Bus_Util = 0.338249 
Either_Row_CoL_Bus_Util = 0.435383 
Issued_on_Two_Bus_Simul_Util = 0.099656 
issued_two_Eff = 0.228893 
queue_avg = 24.127375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1274
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=263430 n_act=45734 n_pre=45718 n_ref_event=0 n_req=127260 n_rd=102204 n_rd_L2_A=0 n_write=0 n_wr_bk=54944 bw_util=0.3376
n_activity=346409 dram_eff=0.4536
bk0: 6674a 289367i bk1: 6537a 290275i bk2: 6377a 303159i bk3: 6395a 302926i bk4: 6362a 308797i bk5: 6360a 310532i bk6: 6256a 306952i bk7: 6174a 302228i bk8: 6420a 292044i bk9: 6358a 293823i bk10: 6398a 295219i bk11: 6333a 294688i bk12: 6498a 293871i bk13: 6411a 292918i bk14: 6407a 292930i bk15: 6244a 294704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640625
Row_Buffer_Locality_read = 0.736302
Row_Buffer_Locality_write = 0.250359
Bank_Level_Parallism = 8.653872
Bank_Level_Parallism_Col = 5.833582
Bank_Level_Parallism_Ready = 2.291451
write_to_read_ratio_blp_rw_average = 0.510673
GrpLevelPara = 2.971702 

BW Util details:
bwutil = 0.337553 
total_CMD = 465551 
util_bw = 157148 
Wasted_Col = 147356 
Wasted_Row = 20396 
Idle = 140651 

BW Util Bottlenecks: 
RCDc_limit = 165697 
RCDWRc_limit = 77565 
WTRc_limit = 80079 
RTWc_limit = 416623 
CCDLc_limit = 86954 
rwq = 0 
CCDLc_limit_alone = 47561 
WTRc_limit_alone = 72648 
RTWc_limit_alone = 384661 

Commands details: 
total_CMD = 465551 
n_nop = 263430 
Read = 102204 
Write = 0 
L2_Alloc = 0 
L2_WB = 54944 
n_act = 45734 
n_pre = 45718 
n_ref = 0 
n_req = 127260 
total_req = 157148 

Dual Bus Interface Util: 
issued_total_row = 91452 
issued_total_col = 157148 
Row_Bus_Util =  0.196438 
CoL_Bus_Util = 0.337553 
Either_Row_CoL_Bus_Util = 0.434154 
Issued_on_Two_Bus_Simul_Util = 0.099837 
issued_two_Eff = 0.229956 
queue_avg = 23.749937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7499
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=260625 n_act=46601 n_pre=46585 n_ref_event=0 n_req=128886 n_rd=103411 n_rd_L2_A=0 n_write=0 n_wr_bk=55598 bw_util=0.3416
n_activity=345923 dram_eff=0.4597
bk0: 6638a 288615i bk1: 6687a 284228i bk2: 6419a 301976i bk3: 6466a 297982i bk4: 6448a 305950i bk5: 6533a 306390i bk6: 6261a 297547i bk7: 6245a 297212i bk8: 6346a 292477i bk9: 6509a 287046i bk10: 6475a 294005i bk11: 6480a 290278i bk12: 6432a 286928i bk13: 6494a 287070i bk14: 6566a 290022i bk15: 6412a 287897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638432
Row_Buffer_Locality_read = 0.733578
Row_Buffer_Locality_write = 0.252208
Bank_Level_Parallism = 8.886392
Bank_Level_Parallism_Col = 5.949895
Bank_Level_Parallism_Ready = 2.298675
write_to_read_ratio_blp_rw_average = 0.514251
GrpLevelPara = 3.013394 

BW Util details:
bwutil = 0.341550 
total_CMD = 465551 
util_bw = 159009 
Wasted_Col = 146314 
Wasted_Row = 19002 
Idle = 141226 

BW Util Bottlenecks: 
RCDc_limit = 168010 
RCDWRc_limit = 78467 
WTRc_limit = 82370 
RTWc_limit = 430029 
CCDLc_limit = 89450 
rwq = 0 
CCDLc_limit_alone = 48707 
WTRc_limit_alone = 74825 
RTWc_limit_alone = 396831 

Commands details: 
total_CMD = 465551 
n_nop = 260625 
Read = 103411 
Write = 0 
L2_Alloc = 0 
L2_WB = 55598 
n_act = 46601 
n_pre = 46585 
n_ref = 0 
n_req = 128886 
total_req = 159009 

Dual Bus Interface Util: 
issued_total_row = 93186 
issued_total_col = 159009 
Row_Bus_Util =  0.200163 
CoL_Bus_Util = 0.341550 
Either_Row_CoL_Bus_Util = 0.440179 
Issued_on_Two_Bus_Simul_Util = 0.101533 
issued_two_Eff = 0.230664 
queue_avg = 24.608149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6081
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=262123 n_act=46033 n_pre=46017 n_ref_event=0 n_req=127613 n_rd=102383 n_rd_L2_A=0 n_write=0 n_wr_bk=55217 bw_util=0.3385
n_activity=345714 dram_eff=0.4559
bk0: 6559a 290545i bk1: 6601a 288823i bk2: 6381a 300314i bk3: 6303a 305166i bk4: 6571a 308811i bk5: 6356a 310267i bk6: 6042a 308335i bk7: 6221a 300936i bk8: 6446a 298626i bk9: 6511a 291753i bk10: 6394a 292040i bk11: 6492a 294448i bk12: 6408a 293135i bk13: 6455a 290312i bk14: 6301a 297390i bk15: 6342a 292577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639277
Row_Buffer_Locality_read = 0.734253
Row_Buffer_Locality_write = 0.253864
Bank_Level_Parallism = 8.679750
Bank_Level_Parallism_Col = 5.814466
Bank_Level_Parallism_Ready = 2.292164
write_to_read_ratio_blp_rw_average = 0.508989
GrpLevelPara = 2.978073 

BW Util details:
bwutil = 0.338524 
total_CMD = 465551 
util_bw = 157600 
Wasted_Col = 146814 
Wasted_Row = 19668 
Idle = 141469 

BW Util Bottlenecks: 
RCDc_limit = 167033 
RCDWRc_limit = 78139 
WTRc_limit = 81170 
RTWc_limit = 412547 
CCDLc_limit = 85301 
rwq = 0 
CCDLc_limit_alone = 47158 
WTRc_limit_alone = 73952 
RTWc_limit_alone = 381622 

Commands details: 
total_CMD = 465551 
n_nop = 262123 
Read = 102383 
Write = 0 
L2_Alloc = 0 
L2_WB = 55217 
n_act = 46033 
n_pre = 46017 
n_ref = 0 
n_req = 127613 
total_req = 157600 

Dual Bus Interface Util: 
issued_total_row = 92050 
issued_total_col = 157600 
Row_Bus_Util =  0.197723 
CoL_Bus_Util = 0.338524 
Either_Row_CoL_Bus_Util = 0.436962 
Issued_on_Two_Bus_Simul_Util = 0.099285 
issued_two_Eff = 0.227216 
queue_avg = 23.321415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.3214
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=263247 n_act=45687 n_pre=45671 n_ref_event=0 n_req=126989 n_rd=101851 n_rd_L2_A=0 n_write=0 n_wr_bk=54864 bw_util=0.3366
n_activity=346763 dram_eff=0.4519
bk0: 6487a 290986i bk1: 6584a 287211i bk2: 6420a 298284i bk3: 6364a 307446i bk4: 6217a 315190i bk5: 6319a 312400i bk6: 6302a 303345i bk7: 6192a 301022i bk8: 6418a 296870i bk9: 6347a 291224i bk10: 6227a 290961i bk11: 6454a 297157i bk12: 6333a 293071i bk13: 6352a 290092i bk14: 6382a 294298i bk15: 6453a 297921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640229
Row_Buffer_Locality_read = 0.735830
Row_Buffer_Locality_write = 0.252884
Bank_Level_Parallism = 8.633435
Bank_Level_Parallism_Col = 5.817179
Bank_Level_Parallism_Ready = 2.281454
write_to_read_ratio_blp_rw_average = 0.513159
GrpLevelPara = 2.965639 

BW Util details:
bwutil = 0.336623 
total_CMD = 465551 
util_bw = 156715 
Wasted_Col = 148301 
Wasted_Row = 20269 
Idle = 140266 

BW Util Bottlenecks: 
RCDc_limit = 166664 
RCDWRc_limit = 78087 
WTRc_limit = 78087 
RTWc_limit = 418331 
CCDLc_limit = 85484 
rwq = 0 
CCDLc_limit_alone = 46945 
WTRc_limit_alone = 71153 
RTWc_limit_alone = 386726 

Commands details: 
total_CMD = 465551 
n_nop = 263247 
Read = 101851 
Write = 0 
L2_Alloc = 0 
L2_WB = 54864 
n_act = 45687 
n_pre = 45671 
n_ref = 0 
n_req = 126989 
total_req = 156715 

Dual Bus Interface Util: 
issued_total_row = 91358 
issued_total_col = 156715 
Row_Bus_Util =  0.196236 
CoL_Bus_Util = 0.336623 
Either_Row_CoL_Bus_Util = 0.434547 
Issued_on_Two_Bus_Simul_Util = 0.098311 
issued_two_Eff = 0.226239 
queue_avg = 23.454361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4544
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=262955 n_act=45532 n_pre=45516 n_ref_event=0 n_req=127168 n_rd=101969 n_rd_L2_A=0 n_write=0 n_wr_bk=55313 bw_util=0.3378
n_activity=352302 dram_eff=0.4464
bk0: 6521a 289519i bk1: 6635a 289306i bk2: 6401a 295714i bk3: 6490a 298602i bk4: 6303a 315712i bk5: 6233a 310230i bk6: 6163a 305187i bk7: 6199a 300113i bk8: 6388a 287612i bk9: 6483a 294987i bk10: 6215a 298861i bk11: 6342a 294006i bk12: 6395a 294963i bk13: 6413a 287545i bk14: 6348a 291114i bk15: 6440a 288400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641954
Row_Buffer_Locality_read = 0.737440
Row_Buffer_Locality_write = 0.255566
Bank_Level_Parallism = 8.700698
Bank_Level_Parallism_Col = 5.893865
Bank_Level_Parallism_Ready = 2.288596
write_to_read_ratio_blp_rw_average = 0.518691
GrpLevelPara = 2.980149 

BW Util details:
bwutil = 0.337841 
total_CMD = 465551 
util_bw = 157282 
Wasted_Col = 148255 
Wasted_Row = 20197 
Idle = 139817 

BW Util Bottlenecks: 
RCDc_limit = 166144 
RCDWRc_limit = 76966 
WTRc_limit = 80920 
RTWc_limit = 431372 
CCDLc_limit = 88566 
rwq = 0 
CCDLc_limit_alone = 47670 
WTRc_limit_alone = 73412 
RTWc_limit_alone = 397984 

Commands details: 
total_CMD = 465551 
n_nop = 262955 
Read = 101969 
Write = 0 
L2_Alloc = 0 
L2_WB = 55313 
n_act = 45532 
n_pre = 45516 
n_ref = 0 
n_req = 127168 
total_req = 157282 

Dual Bus Interface Util: 
issued_total_row = 91048 
issued_total_col = 157282 
Row_Bus_Util =  0.195570 
CoL_Bus_Util = 0.337841 
Either_Row_CoL_Bus_Util = 0.435175 
Issued_on_Two_Bus_Simul_Util = 0.098236 
issued_two_Eff = 0.225740 
queue_avg = 23.968391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9684
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=263711 n_act=45640 n_pre=45624 n_ref_event=0 n_req=126597 n_rd=101488 n_rd_L2_A=0 n_write=0 n_wr_bk=54812 bw_util=0.3357
n_activity=344538 dram_eff=0.4537
bk0: 6417a 292924i bk1: 6555a 289541i bk2: 6326a 303365i bk3: 6318a 298180i bk4: 6217a 313838i bk5: 6272a 310860i bk6: 6079a 303941i bk7: 6159a 299344i bk8: 6462a 296408i bk9: 6383a 294640i bk10: 6287a 296090i bk11: 6419a 292966i bk12: 6374a 294268i bk13: 6441a 292700i bk14: 6332a 292554i bk15: 6447a 291674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639486
Row_Buffer_Locality_read = 0.734796
Row_Buffer_Locality_write = 0.254251
Bank_Level_Parallism = 8.704287
Bank_Level_Parallism_Col = 5.871090
Bank_Level_Parallism_Ready = 2.292361
write_to_read_ratio_blp_rw_average = 0.513878
GrpLevelPara = 2.974322 

BW Util details:
bwutil = 0.335731 
total_CMD = 465551 
util_bw = 156300 
Wasted_Col = 146671 
Wasted_Row = 20102 
Idle = 142478 

BW Util Bottlenecks: 
RCDc_limit = 165846 
RCDWRc_limit = 77096 
WTRc_limit = 78619 
RTWc_limit = 416862 
CCDLc_limit = 86195 
rwq = 0 
CCDLc_limit_alone = 47338 
WTRc_limit_alone = 71232 
RTWc_limit_alone = 385392 

Commands details: 
total_CMD = 465551 
n_nop = 263711 
Read = 101488 
Write = 0 
L2_Alloc = 0 
L2_WB = 54812 
n_act = 45640 
n_pre = 45624 
n_ref = 0 
n_req = 126597 
total_req = 156300 

Dual Bus Interface Util: 
issued_total_row = 91264 
issued_total_col = 156300 
Row_Bus_Util =  0.196034 
CoL_Bus_Util = 0.335731 
Either_Row_CoL_Bus_Util = 0.433551 
Issued_on_Two_Bus_Simul_Util = 0.098215 
issued_two_Eff = 0.226536 
queue_avg = 23.559551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5596
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=263311 n_act=45587 n_pre=45571 n_ref_event=0 n_req=127544 n_rd=102313 n_rd_L2_A=0 n_write=0 n_wr_bk=55015 bw_util=0.3379
n_activity=343628 dram_eff=0.4578
bk0: 6596a 286945i bk1: 6661a 289457i bk2: 6368a 300483i bk3: 6495a 305056i bk4: 6310a 312106i bk5: 6367a 309536i bk6: 6141a 308053i bk7: 6148a 300272i bk8: 6405a 295750i bk9: 6480a 291617i bk10: 6328a 294165i bk11: 6292a 293374i bk12: 6422a 294139i bk13: 6491a 288897i bk14: 6422a 290044i bk15: 6387a 290279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642578
Row_Buffer_Locality_read = 0.738381
Row_Buffer_Locality_write = 0.254092
Bank_Level_Parallism = 8.770196
Bank_Level_Parallism_Col = 5.900389
Bank_Level_Parallism_Ready = 2.282296
write_to_read_ratio_blp_rw_average = 0.514353
GrpLevelPara = 2.993441 

BW Util details:
bwutil = 0.337939 
total_CMD = 465551 
util_bw = 157328 
Wasted_Col = 145513 
Wasted_Row = 19408 
Idle = 143302 

BW Util Bottlenecks: 
RCDc_limit = 163766 
RCDWRc_limit = 77420 
WTRc_limit = 80052 
RTWc_limit = 420502 
CCDLc_limit = 87605 
rwq = 0 
CCDLc_limit_alone = 48177 
WTRc_limit_alone = 72927 
RTWc_limit_alone = 388199 

Commands details: 
total_CMD = 465551 
n_nop = 263311 
Read = 102313 
Write = 0 
L2_Alloc = 0 
L2_WB = 55015 
n_act = 45587 
n_pre = 45571 
n_ref = 0 
n_req = 127544 
total_req = 157328 

Dual Bus Interface Util: 
issued_total_row = 91158 
issued_total_col = 157328 
Row_Bus_Util =  0.195807 
CoL_Bus_Util = 0.337939 
Either_Row_CoL_Bus_Util = 0.434410 
Issued_on_Two_Bus_Simul_Util = 0.099336 
issued_two_Eff = 0.228669 
queue_avg = 23.878366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8784
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=261788 n_act=46185 n_pre=46169 n_ref_event=0 n_req=128483 n_rd=102996 n_rd_L2_A=0 n_write=0 n_wr_bk=55444 bw_util=0.3403
n_activity=345884 dram_eff=0.4581
bk0: 6636a 293447i bk1: 6705a 285741i bk2: 6481a 304278i bk3: 6500a 301035i bk4: 6199a 312834i bk5: 6538a 305932i bk6: 6207a 300116i bk7: 6303a 299285i bk8: 6392a 290538i bk9: 6412a 295170i bk10: 6337a 294192i bk11: 6313a 293114i bk12: 6555a 285090i bk13: 6523a 285864i bk14: 6388a 292673i bk15: 6507a 292993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640536
Row_Buffer_Locality_read = 0.736077
Row_Buffer_Locality_write = 0.254443
Bank_Level_Parallism = 8.773814
Bank_Level_Parallism_Col = 5.892217
Bank_Level_Parallism_Ready = 2.295260
write_to_read_ratio_blp_rw_average = 0.514268
GrpLevelPara = 2.989044 

BW Util details:
bwutil = 0.340328 
total_CMD = 465551 
util_bw = 158440 
Wasted_Col = 146112 
Wasted_Row = 19708 
Idle = 141291 

BW Util Bottlenecks: 
RCDc_limit = 165430 
RCDWRc_limit = 77283 
WTRc_limit = 78687 
RTWc_limit = 417875 
CCDLc_limit = 85312 
rwq = 0 
CCDLc_limit_alone = 47071 
WTRc_limit_alone = 71758 
RTWc_limit_alone = 386563 

Commands details: 
total_CMD = 465551 
n_nop = 261788 
Read = 102996 
Write = 0 
L2_Alloc = 0 
L2_WB = 55444 
n_act = 46185 
n_pre = 46169 
n_ref = 0 
n_req = 128483 
total_req = 158440 

Dual Bus Interface Util: 
issued_total_row = 92354 
issued_total_col = 158440 
Row_Bus_Util =  0.198376 
CoL_Bus_Util = 0.340328 
Either_Row_CoL_Bus_Util = 0.437681 
Issued_on_Two_Bus_Simul_Util = 0.101022 
issued_two_Eff = 0.230812 
queue_avg = 24.136211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1362
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=261961 n_act=45796 n_pre=45780 n_ref_event=0 n_req=128372 n_rd=102795 n_rd_L2_A=0 n_write=0 n_wr_bk=55678 bw_util=0.3404
n_activity=345070 dram_eff=0.4592
bk0: 6654a 290996i bk1: 6679a 284570i bk2: 6403a 301362i bk3: 6496a 300617i bk4: 6324a 311036i bk5: 6302a 310306i bk6: 6303a 301735i bk7: 6237a 301858i bk8: 6296a 295431i bk9: 6509a 291663i bk10: 6379a 296857i bk11: 6377a 290996i bk12: 6471a 290904i bk13: 6586a 284440i bk14: 6394a 290776i bk15: 6385a 293853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643256
Row_Buffer_Locality_read = 0.738781
Row_Buffer_Locality_write = 0.259335
Bank_Level_Parallism = 8.787180
Bank_Level_Parallism_Col = 5.928708
Bank_Level_Parallism_Ready = 2.296555
write_to_read_ratio_blp_rw_average = 0.513795
GrpLevelPara = 3.002627 

BW Util details:
bwutil = 0.340399 
total_CMD = 465551 
util_bw = 158473 
Wasted_Col = 144845 
Wasted_Row = 19856 
Idle = 142377 

BW Util Bottlenecks: 
RCDc_limit = 163664 
RCDWRc_limit = 77951 
WTRc_limit = 81233 
RTWc_limit = 423259 
CCDLc_limit = 87562 
rwq = 0 
CCDLc_limit_alone = 47485 
WTRc_limit_alone = 73686 
RTWc_limit_alone = 390729 

Commands details: 
total_CMD = 465551 
n_nop = 261961 
Read = 102795 
Write = 0 
L2_Alloc = 0 
L2_WB = 55678 
n_act = 45796 
n_pre = 45780 
n_ref = 0 
n_req = 128372 
total_req = 158473 

Dual Bus Interface Util: 
issued_total_row = 91576 
issued_total_col = 158473 
Row_Bus_Util =  0.196705 
CoL_Bus_Util = 0.340399 
Either_Row_CoL_Bus_Util = 0.437310 
Issued_on_Two_Bus_Simul_Util = 0.099794 
issued_two_Eff = 0.228199 
queue_avg = 24.204651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2047
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465551 n_nop=260499 n_act=46553 n_pre=46537 n_ref_event=0 n_req=129679 n_rd=104035 n_rd_L2_A=0 n_write=0 n_wr_bk=55694 bw_util=0.3431
n_activity=346412 dram_eff=0.4611
bk0: 6646a 283513i bk1: 6698a 287709i bk2: 6616a 296583i bk3: 6502a 297949i bk4: 6431a 303921i bk5: 6492a 304938i bk6: 6297a 299079i bk7: 6306a 300304i bk8: 6476a 287273i bk9: 6506a 287385i bk10: 6530a 288214i bk11: 6375a 290804i bk12: 6624a 282101i bk13: 6642a 283528i bk14: 6518a 286428i bk15: 6376a 285125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641014
Row_Buffer_Locality_read = 0.736435
Row_Buffer_Locality_write = 0.253900
Bank_Level_Parallism = 8.988696
Bank_Level_Parallism_Col = 6.043017
Bank_Level_Parallism_Ready = 2.304259
write_to_read_ratio_blp_rw_average = 0.520001
GrpLevelPara = 3.032894 

BW Util details:
bwutil = 0.343097 
total_CMD = 465551 
util_bw = 159729 
Wasted_Col = 145264 
Wasted_Row = 19152 
Idle = 141406 

BW Util Bottlenecks: 
RCDc_limit = 166296 
RCDWRc_limit = 77704 
WTRc_limit = 80630 
RTWc_limit = 442014 
CCDLc_limit = 90788 
rwq = 0 
CCDLc_limit_alone = 48963 
WTRc_limit_alone = 73327 
RTWc_limit_alone = 407492 

Commands details: 
total_CMD = 465551 
n_nop = 260499 
Read = 104035 
Write = 0 
L2_Alloc = 0 
L2_WB = 55694 
n_act = 46553 
n_pre = 46537 
n_ref = 0 
n_req = 129679 
total_req = 159729 

Dual Bus Interface Util: 
issued_total_row = 93090 
issued_total_col = 159729 
Row_Bus_Util =  0.199957 
CoL_Bus_Util = 0.343097 
Either_Row_CoL_Bus_Util = 0.440450 
Issued_on_Two_Bus_Simul_Util = 0.102603 
issued_two_Eff = 0.232951 
queue_avg = 25.196423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1964

========= L2 cache stats =========
L2_cache_bank[0]: Access = 186551, Miss = 92410, Miss_rate = 0.495, Pending_hits = 564, Reservation_fails = 553
L2_cache_bank[1]: Access = 186481, Miss = 92704, Miss_rate = 0.497, Pending_hits = 499, Reservation_fails = 0
L2_cache_bank[2]: Access = 186848, Miss = 92795, Miss_rate = 0.497, Pending_hits = 538, Reservation_fails = 1000
L2_cache_bank[3]: Access = 185674, Miss = 93033, Miss_rate = 0.501, Pending_hits = 487, Reservation_fails = 327
L2_cache_bank[4]: Access = 186812, Miss = 92734, Miss_rate = 0.496, Pending_hits = 560, Reservation_fails = 922
L2_cache_bank[5]: Access = 186047, Miss = 93009, Miss_rate = 0.500, Pending_hits = 521, Reservation_fails = 248
L2_cache_bank[6]: Access = 186186, Miss = 92677, Miss_rate = 0.498, Pending_hits = 589, Reservation_fails = 57
L2_cache_bank[7]: Access = 186042, Miss = 92661, Miss_rate = 0.498, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[8]: Access = 186051, Miss = 92264, Miss_rate = 0.496, Pending_hits = 537, Reservation_fails = 90
L2_cache_bank[9]: Access = 185503, Miss = 92330, Miss_rate = 0.498, Pending_hits = 509, Reservation_fails = 83
L2_cache_bank[10]: Access = 185569, Miss = 91632, Miss_rate = 0.494, Pending_hits = 530, Reservation_fails = 0
L2_cache_bank[11]: Access = 184516, Miss = 90904, Miss_rate = 0.493, Pending_hits = 507, Reservation_fails = 0
L2_cache_bank[12]: Access = 184138, Miss = 90090, Miss_rate = 0.489, Pending_hits = 517, Reservation_fails = 0
L2_cache_bank[13]: Access = 184261, Miss = 90869, Miss_rate = 0.493, Pending_hits = 519, Reservation_fails = 503
L2_cache_bank[14]: Access = 183809, Miss = 90265, Miss_rate = 0.491, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[15]: Access = 184471, Miss = 90702, Miss_rate = 0.492, Pending_hits = 571, Reservation_fails = 427
L2_cache_bank[16]: Access = 184515, Miss = 91202, Miss_rate = 0.494, Pending_hits = 620, Reservation_fails = 621
L2_cache_bank[17]: Access = 183918, Miss = 90135, Miss_rate = 0.490, Pending_hits = 544, Reservation_fails = 339
L2_cache_bank[18]: Access = 184143, Miss = 90534, Miss_rate = 0.492, Pending_hits = 529, Reservation_fails = 429
L2_cache_bank[19]: Access = 184246, Miss = 90113, Miss_rate = 0.489, Pending_hits = 539, Reservation_fails = 150
L2_cache_bank[20]: Access = 183639, Miss = 90357, Miss_rate = 0.492, Pending_hits = 572, Reservation_fails = 129
L2_cache_bank[21]: Access = 183893, Miss = 90064, Miss_rate = 0.490, Pending_hits = 623, Reservation_fails = 662
L2_cache_bank[22]: Access = 184733, Miss = 90749, Miss_rate = 0.491, Pending_hits = 537, Reservation_fails = 82
L2_cache_bank[23]: Access = 183946, Miss = 90406, Miss_rate = 0.491, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[24]: Access = 185816, Miss = 91982, Miss_rate = 0.495, Pending_hits = 546, Reservation_fails = 614
L2_cache_bank[25]: Access = 184193, Miss = 90696, Miss_rate = 0.492, Pending_hits = 583, Reservation_fails = 810
L2_cache_bank[26]: Access = 185245, Miss = 91934, Miss_rate = 0.496, Pending_hits = 595, Reservation_fails = 437
L2_cache_bank[27]: Access = 184048, Miss = 89938, Miss_rate = 0.489, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[28]: Access = 185651, Miss = 90302, Miss_rate = 0.486, Pending_hits = 494, Reservation_fails = 572
L2_cache_bank[29]: Access = 184934, Miss = 90746, Miss_rate = 0.491, Pending_hits = 489, Reservation_fails = 0
L2_cache_bank[30]: Access = 185497, Miss = 90498, Miss_rate = 0.488, Pending_hits = 559, Reservation_fails = 306
L2_cache_bank[31]: Access = 184974, Miss = 91423, Miss_rate = 0.494, Pending_hits = 571, Reservation_fails = 153
L2_cache_bank[32]: Access = 184299, Miss = 90371, Miss_rate = 0.490, Pending_hits = 532, Reservation_fails = 933
L2_cache_bank[33]: Access = 184256, Miss = 91031, Miss_rate = 0.494, Pending_hits = 531, Reservation_fails = 105
L2_cache_bank[34]: Access = 184745, Miss = 90851, Miss_rate = 0.492, Pending_hits = 429, Reservation_fails = 54
L2_cache_bank[35]: Access = 184350, Miss = 90746, Miss_rate = 0.492, Pending_hits = 446, Reservation_fails = 26
L2_cache_bank[36]: Access = 185073, Miss = 91118, Miss_rate = 0.492, Pending_hits = 479, Reservation_fails = 0
L2_cache_bank[37]: Access = 184860, Miss = 91237, Miss_rate = 0.494, Pending_hits = 503, Reservation_fails = 0
L2_cache_bank[38]: Access = 185461, Miss = 91827, Miss_rate = 0.495, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[39]: Access = 184619, Miss = 91356, Miss_rate = 0.495, Pending_hits = 597, Reservation_fails = 0
L2_cache_bank[40]: Access = 185345, Miss = 92017, Miss_rate = 0.496, Pending_hits = 526, Reservation_fails = 213
L2_cache_bank[41]: Access = 184185, Miss = 90653, Miss_rate = 0.492, Pending_hits = 539, Reservation_fails = 126
L2_cache_bank[42]: Access = 185471, Miss = 91940, Miss_rate = 0.496, Pending_hits = 617, Reservation_fails = 557
L2_cache_bank[43]: Access = 184368, Miss = 90598, Miss_rate = 0.491, Pending_hits = 546, Reservation_fails = 642
L2_cache_bank[44]: Access = 185656, Miss = 91817, Miss_rate = 0.495, Pending_hits = 554, Reservation_fails = 326
L2_cache_bank[45]: Access = 184479, Miss = 90851, Miss_rate = 0.492, Pending_hits = 530, Reservation_fails = 0
L2_cache_bank[46]: Access = 185960, Miss = 91702, Miss_rate = 0.493, Pending_hits = 611, Reservation_fails = 179
L2_cache_bank[47]: Access = 185407, Miss = 92399, Miss_rate = 0.498, Pending_hits = 667, Reservation_fails = 765
L2_cache_bank[48]: Access = 184758, Miss = 91431, Miss_rate = 0.495, Pending_hits = 536, Reservation_fails = 108
L2_cache_bank[49]: Access = 185696, Miss = 91392, Miss_rate = 0.492, Pending_hits = 514, Reservation_fails = 588
L2_cache_bank[50]: Access = 184766, Miss = 90717, Miss_rate = 0.491, Pending_hits = 486, Reservation_fails = 0
L2_cache_bank[51]: Access = 185269, Miss = 91019, Miss_rate = 0.491, Pending_hits = 486, Reservation_fails = 0
L2_cache_bank[52]: Access = 310699, Miss = 212260, Miss_rate = 0.683, Pending_hits = 570, Reservation_fails = 267
L2_cache_bank[53]: Access = 185052, Miss = 91622, Miss_rate = 0.495, Pending_hits = 596, Reservation_fails = 205
L2_cache_bank[54]: Access = 184690, Miss = 90388, Miss_rate = 0.489, Pending_hits = 575, Reservation_fails = 251
L2_cache_bank[55]: Access = 185263, Miss = 90928, Miss_rate = 0.491, Pending_hits = 560, Reservation_fails = 363
L2_cache_bank[56]: Access = 185277, Miss = 91173, Miss_rate = 0.492, Pending_hits = 501, Reservation_fails = 534
L2_cache_bank[57]: Access = 185280, Miss = 91403, Miss_rate = 0.493, Pending_hits = 509, Reservation_fails = 0
L2_cache_bank[58]: Access = 184867, Miss = 91679, Miss_rate = 0.496, Pending_hits = 451, Reservation_fails = 0
L2_cache_bank[59]: Access = 185220, Miss = 92150, Miss_rate = 0.498, Pending_hits = 461, Reservation_fails = 206
L2_cache_bank[60]: Access = 185390, Miss = 92335, Miss_rate = 0.498, Pending_hits = 490, Reservation_fails = 303
L2_cache_bank[61]: Access = 185510, Miss = 91724, Miss_rate = 0.494, Pending_hits = 539, Reservation_fails = 60
L2_cache_bank[62]: Access = 185457, Miss = 92558, Miss_rate = 0.499, Pending_hits = 592, Reservation_fails = 49
L2_cache_bank[63]: Access = 185785, Miss = 92624, Miss_rate = 0.499, Pending_hits = 554, Reservation_fails = 0
L2_total_cache_accesses = 11969863
L2_total_cache_misses = 5968075
L2_total_cache_miss_rate = 0.4986
L2_total_cache_pending_hits = 34646
L2_total_cache_reservation_fails = 16374
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4796341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30930
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1263482
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2004904
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1168813
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3650
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 672075
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2027588
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8095657
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3872126
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15534
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 677
L2_cache_data_port_util = 0.127
L2_cache_fill_port_util = 0.064

icnt_total_pkts_mem_to_simt=11969863
icnt_total_pkts_simt_to_mem=11968343
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.8478
	minimum = 5
	maximum = 158
Network latency average = 9.20227
	minimum = 5
	maximum = 95
Slowest packet = 23875765
Flit latency average = 9.20227
	minimum = 5
	maximum = 95
Slowest flit = 23880784
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.124089
	minimum = 0.100764 (at node 40)
	maximum = 0.165187 (at node 2)
Accepted packet rate average = 0.124089
	minimum = 0.100764 (at node 40)
	maximum = 0.165187 (at node 2)
Injected flit rate average = 0.124089
	minimum = 0.100764 (at node 40)
	maximum = 0.165187 (at node 2)
Accepted flit rate average= 0.124089
	minimum = 0.100764 (at node 40)
	maximum = 0.165187 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 172.072 (24 samples)
	minimum = 5 (24 samples)
	maximum = 1441.29 (24 samples)
Network latency average = 156.066 (24 samples)
	minimum = 5 (24 samples)
	maximum = 1181.83 (24 samples)
Flit latency average = 156.066 (24 samples)
	minimum = 5 (24 samples)
	maximum = 1181.83 (24 samples)
Fragmentation average = 0 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0 (24 samples)
Injected packet rate average = 0.142736 (24 samples)
	minimum = 0.110284 (24 samples)
	maximum = 0.392275 (24 samples)
Accepted packet rate average = 0.142736 (24 samples)
	minimum = 0.110284 (24 samples)
	maximum = 0.388839 (24 samples)
Injected flit rate average = 0.142736 (24 samples)
	minimum = 0.110284 (24 samples)
	maximum = 0.392275 (24 samples)
Accepted flit rate average = 0.142736 (24 samples)
	minimum = 0.110284 (24 samples)
	maximum = 0.388839 (24 samples)
Injected packet size average = 1 (24 samples)
Accepted packet size average = 1 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 18 min, 43 sec (8323 sec)
gpgpu_simulation_rate = 65062 (inst/sec)
gpgpu_simulation_rate = 95 (cycle/sec)
Kernel Executed 12 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
