{
  "module_name": "hdlcd_regs.h",
  "hash_id": "916b94017671f3568ad29d6077d0532b76565851faa937839083a002463e0eb7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/arm/hdlcd_regs.h",
  "human_readable_source": " \n\n#ifndef __HDLCD_REGS_H__\n#define __HDLCD_REGS_H__\n\n \n#define HDLCD_REG_VERSION\t\t0x0000\t \n#define HDLCD_REG_INT_RAWSTAT\t\t0x0010\t \n#define HDLCD_REG_INT_CLEAR\t\t0x0014\t \n#define HDLCD_REG_INT_MASK\t\t0x0018\t \n#define HDLCD_REG_INT_STATUS\t\t0x001c\t \n#define HDLCD_REG_FB_BASE\t\t0x0100\t \n#define HDLCD_REG_FB_LINE_LENGTH\t0x0104\t \n#define HDLCD_REG_FB_LINE_COUNT\t\t0x0108\t \n#define HDLCD_REG_FB_LINE_PITCH\t\t0x010c\t \n#define HDLCD_REG_BUS_OPTIONS\t\t0x0110\t \n#define HDLCD_REG_V_SYNC\t\t0x0200\t \n#define HDLCD_REG_V_BACK_PORCH\t\t0x0204\t \n#define HDLCD_REG_V_DATA\t\t0x0208\t \n#define HDLCD_REG_V_FRONT_PORCH\t\t0x020c\t \n#define HDLCD_REG_H_SYNC\t\t0x0210\t \n#define HDLCD_REG_H_BACK_PORCH\t\t0x0214\t \n#define HDLCD_REG_H_DATA\t\t0x0218\t \n#define HDLCD_REG_H_FRONT_PORCH\t\t0x021c\t \n#define HDLCD_REG_POLARITIES\t\t0x0220\t \n#define HDLCD_REG_COMMAND\t\t0x0230\t \n#define HDLCD_REG_PIXEL_FORMAT\t\t0x0240\t \n#define HDLCD_REG_RED_SELECT\t\t0x0244\t \n#define HDLCD_REG_GREEN_SELECT\t\t0x0248\t \n#define HDLCD_REG_BLUE_SELECT\t\t0x024c\t \n\n \n#define HDLCD_PRODUCT_ID\t\t0x1CDC0000\n#define HDLCD_PRODUCT_MASK\t\t0xFFFF0000\n#define HDLCD_VERSION_MAJOR_MASK\t0x0000FF00\n#define HDLCD_VERSION_MINOR_MASK\t0x000000FF\n\n \n#define HDLCD_INTERRUPT_DMA_END\t\t(1 << 0)\n#define HDLCD_INTERRUPT_BUS_ERROR\t(1 << 1)\n#define HDLCD_INTERRUPT_VSYNC\t\t(1 << 2)\n#define HDLCD_INTERRUPT_UNDERRUN\t(1 << 3)\n#define HDLCD_DEBUG_INT_MASK\t\t(HDLCD_INTERRUPT_DMA_END |  \\\n\t\t\t\t\tHDLCD_INTERRUPT_BUS_ERROR | \\\n\t\t\t\t\tHDLCD_INTERRUPT_UNDERRUN)\n\n \n#define HDLCD_POLARITY_VSYNC\t\t(1 << 0)\n#define HDLCD_POLARITY_HSYNC\t\t(1 << 1)\n#define HDLCD_POLARITY_DATAEN\t\t(1 << 2)\n#define HDLCD_POLARITY_DATA\t\t(1 << 3)\n#define HDLCD_POLARITY_PIXELCLK\t\t(1 << 4)\n\n \n#define HDLCD_COMMAND_DISABLE\t\t(0 << 0)\n#define HDLCD_COMMAND_ENABLE\t\t(1 << 0)\n\n \n#define HDLCD_PIXEL_FMT_LITTLE_ENDIAN\t(0 << 31)\n#define HDLCD_PIXEL_FMT_BIG_ENDIAN\t(1 << 31)\n#define HDLCD_BYTES_PER_PIXEL_MASK\t(3 << 3)\n\n \n#define HDLCD_BUS_BURST_MASK\t\t0x01f\n#define HDLCD_BUS_MAX_OUTSTAND\t\t0xf00\n#define HDLCD_BUS_BURST_NONE\t\t(0 << 0)\n#define HDLCD_BUS_BURST_1\t\t(1 << 0)\n#define HDLCD_BUS_BURST_2\t\t(1 << 1)\n#define HDLCD_BUS_BURST_4\t\t(1 << 2)\n#define HDLCD_BUS_BURST_8\t\t(1 << 3)\n#define HDLCD_BUS_BURST_16\t\t(1 << 4)\n\n \n#define HDLCD_MAX_XRES\t\t\t4096\n#define HDLCD_MAX_YRES\t\t\t4096\n\n#define NR_PALETTE\t\t\t256\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}