library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Mux2N is
	generic(size : positive := 8);

	port(selection : in std_logic;
	     dataIn0   : in std_logic_vector((size - 1) downto 0);
	     dataIn1   : in std_logic_vector((size - 1) downto 0);
        dataOut   : out std_logic_vector((size - 1) downto 0)
	);
end Mux2N;

architecture Behavioral of Mux2N is
begin
	dataOut <= dataIn1 when (selection = '1') else
		   dataIn0;
end Behavioral;