OpenROAD 0889970d1790a2617e69f253221b8bd7626e51dc 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/core/runs/core/tmp/merged.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/core/runs/core/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/core/runs/core/tmp/signoff/38-core.p.def
[INFO ODB-0128] Design: core
[INFO ODB-0130]     Created 170 pins.
[INFO ODB-0131]     Created 52244 components and 266324 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 197840 connections.
[INFO ODB-0133]     Created 19701 nets and 68484 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/core/runs/core/tmp/signoff/38-core.p.def
define_corners Typical
read_liberty -corner Typical /Business/EDA_wx_company/jli/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 1.6
[INFO]: Setting input delay to: 1.6
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[WARNING] Did not save OpenROAD database!
Writing netlist to '/openlane/designs/core/runs/core/tmp/signoff/38-core.nl.v'…
Writing powered netlist to '/openlane/designs/core/runs/core/tmp/signoff/38-core.pnl.v'…
