INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/029266027/Desktop/Lab_2_Part1/Lab_2_Part1.srcs/sources_1/new/logic_circuit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'logic_circuit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/029266027/Desktop/Lab_2_Part1/Lab_2_Part1.srcs/sim_1/new/logic_circuit_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'logic_circuit_testbench'
