#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun 21 11:04:13 2022
# Process ID: 11645
# Current directory: /data5/workspace/quangnd1/sip_training/quangnd1/Embedded_Project/fpga2
# Command line: vivado
# Log file: /data5/workspace/quangnd1/sip_training/quangnd1/Embedded_Project/fpga2/vivado.log
# Journal file: /data5/workspace/quangnd1/sip_training/quangnd1/Embedded_Project/fpga2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /data5/workspace/quangnd1/sip_training/quangnd1/Embedded_Project/fpga2/ETC/ETC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 6542.926 ; gain = 258.914 ; free physical = 17228 ; free virtual = 81958
update_compile_order -fileset sources_1
open_bd_design {/data5/workspace/quangnd1/sip_training/quangnd1/Embedded_Project/fpga2/ETC/ETC.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:module_ref:non_stop_ETC:1.0 - non_stop_ETC_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </data5/workspace/quangnd1/sip_training/quangnd1/Embedded_Project/fpga2/ETC/ETC.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6727.008 ; gain = 0.000 ; free physical = 17061 ; free virtual = 81892
reset_run impl_1
launch_runs impl_1 -jobs 48
[Tue Jun 21 11:15:36 2022] Launched impl_1...
Run output will be captured here: /data5/workspace/quangnd1/sip_training/quangnd1/Embedded_Project/fpga2/ETC/ETC.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:17 ; elapsed = 00:10:18 . Memory (MB): peak = 6727.008 ; gain = 0.000 ; free physical = 28090 ; free virtual = 95520
reset_run impl_1
launch_runs impl_1 -jobs 24
[Tue Jun 21 11:28:57 2022] Launched impl_1...
Run output will be captured here: /data5/workspace/quangnd1/sip_training/quangnd1/Embedded_Project/fpga2/ETC/ETC.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:31 ; elapsed = 00:10:18 . Memory (MB): peak = 6727.008 ; gain = 0.000 ; free physical = 27448 ; free virtual = 95896
