#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jun 22 19:24:02 2021
# Process ID: 840
# Current directory: D:/GitCode/SketchSystem_1080p
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6732 D:\GitCode\SketchSystem_1080p\sketchSystem1080.xpr
# Log file: D:/GitCode/SketchSystem_1080p/vivado.log
# Journal file: D:/GitCode/SketchSystem_1080p\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitCode/SketchSystem_1080p/sketchSystem1080.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GitCode/Sketch_IP_1080p'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 885.094 ; gain = 210.793
update_compile_order -fileset sources_1
launch_sdk -workspace D:/GitCode/SketchSystem_1080p/sketchSystem1080.sdk -hwspec D:/GitCode/SketchSystem_1080p/sketchSystem1080.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/GitCode/SketchSystem_1080p/sketchSystem1080.sdk -hwspec D:/GitCode/SketchSystem_1080p/sketchSystem1080.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/GitCode/SketchSystem_1080p/sketchSystem1080.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_148M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:SketchIP_1080p:1.0 - SketchIP_1080p_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_ps7_0_100M/peripheral_aresetn(rst) and /SketchIP_1080p_0/axi_reset_n(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <D:/GitCode/SketchSystem_1080p/sketchSystem1080.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1007.469 ; gain = 92.965
assign_bd_address
CRITICAL WARNING: [BD 41-1377] Network address <0x00000000 [ 512M ]> is occupied by different peripherals, </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> in </axi_dma_0/Data_MM2S> and by </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> in </axi_vdma_0/Data_MM2S>. This is illegal and must be resolved before passing validation
CRITICAL WARNING: [BD 41-1377] Network address <0x00000000 [ 512M ]> is occupied by different peripherals, </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> in </axi_dma_0/Data_S2MM> and by </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> in </axi_vdma_0/Data_MM2S>. This is illegal and must be resolved before passing validation
CRITICAL WARNING: [BD 41-1359] Could not find assignment for group of peripherals <
/axi_dma_0/Data_MM2S [ /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM ]
/axi_dma_0/Data_S2MM [ /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM ]>
assign_bd_address: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1010.199 ; gain = 0.000
delete_bd_objs [get_bd_addr_segs axi_dma_0/Data_MM2S/SEG_processing_system7_0_HP0_DDR_LOWOCM]
delete_bd_objs [get_bd_addr_segs axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM]
delete_bd_objs [get_bd_addr_segs axi_vdma_0/Data_MM2S/SEG_processing_system7_0_HP0_DDR_LOWOCM]
delete_bd_objs [get_bd_addr_segs axi_vdma_0/Data_MM2S/SEG_processing_system7_0_HP1_DDR_LOWOCM]
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_axi_vdma_0_Reg]
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_axi_dma_0_Reg]
assign_bd_address
</processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_MM2S> at <0x00000000 [ 256M ]>
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_MM2S> at <0x10000000 [ 256M ]>
</processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_S2MM> at <0x00000000 [ 256M ]>
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_S2MM> at <0x10000000 [ 256M ]>
</processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </axi_vdma_0/Data_MM2S> at <0x00000000 [ 256M ]>
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_vdma_0/Data_MM2S> at <0x10000000 [ 256M ]>
</axi_dma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000 [ 64K ]>
</axi_vdma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x43000000 [ 64K ]>
save_bd_design
Wrote  : <D:/GitCode/SketchSystem_1080p/sketchSystem1080.srcs/sources_1/bd/system/system.bd> 
Wrote  : <D:/GitCode/SketchSystem_1080p/sketchSystem1080.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.648 ; gain = 48.504
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.734 ; gain = 6.086
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-9] /axi_dma_0
                   ########################################################### 
                   Interface connected to S_AXIS_S2MM does not have TLAST port
                   ###########################################################
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-9] /axi_dma_0
                   ########################################################### 
                   Interface connected to S_AXIS_S2MM does not have TLAST port
                   ###########################################################
WARNING: [BD 41-927] Following properties on pin /SketchIP_1080p_0/axi_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
validate_bd_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1120.395 ; gain = 57.250
save_bd_design
Wrote  : <D:/GitCode/SketchSystem_1080p/sketchSystem1080.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/GitCode/SketchSystem_1080p/sketchSystem1080.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/GitCode/SketchSystem_1080p/sketchSystem1080.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/GitCode/SketchSystem_1080p/sketchSystem1080.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file d:/GitCode/SketchSystem_1080p/sketchSystem1080.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0.hwh
Generated Block Design Tcl file d:/GitCode/SketchSystem_1080p/sketchSystem1080.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/GitCode/SketchSystem_1080p/sketchSystem1080.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/system_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_148M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SketchIP_1080p_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/GitCode/SketchSystem_1080p/sketchSystem1080.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/GitCode/SketchSystem_1080p/sketchSystem1080.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/GitCode/SketchSystem_1080p/sketchSystem1080.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/GitCode/SketchSystem_1080p/sketchSystem1080.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/GitCode/SketchSystem_1080p/sketchSystem1080.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_cc_0, cache-ID = 497bced554c09a48; cache size = 10.505 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b483ac5f30e466e2; cache size = 10.505 MB.
[Tue Jun 22 20:28:12 2021] Launched synth_1...
Run output will be captured here: D:/GitCode/SketchSystem_1080p/sketchSystem1080.runs/synth_1/runme.log
[Tue Jun 22 20:28:12 2021] Launched impl_1...
Run output will be captured here: D:/GitCode/SketchSystem_1080p/sketchSystem1080.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 1357.051 ; gain = 221.145
file copy -force D:/GitCode/SketchSystem_1080p/sketchSystem1080.runs/impl_1/system_wrapper.sysdef D:/GitCode/SketchSystem_1080p/sketchSystem1080.sdk/system_wrapper.hdf

file copy -force D:/GitCode/SketchSystem_1080p/sketchSystem1080.runs/impl_1/system_wrapper.sysdef D:/GitCode/SketchSystem_1080p/sketchSystem1080.sdk/system_wrapper.hdf

launch_sdk -workspace D:/GitCode/SketchSystem_1080p/sketchSystem1080.sdk -hwspec D:/GitCode/SketchSystem_1080p/sketchSystem1080.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/GitCode/SketchSystem_1080p/sketchSystem1080.sdk -hwspec D:/GitCode/SketchSystem_1080p/sketchSystem1080.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 22 22:19:57 2021...
