[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Unsized/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 114
LIB: work
FILE: ${SURELOG_DIR}/tests/Unsized/dut.sv
n<> u<113> t<Top_level_rule> c<1> l<1:2> el<8:1>
  n<> u<1> t<Null_rule> p<113> s<112> l<1:2> el<1:2>
  n<> u<112> t<Source_text> p<113> c<111> l<1:2> el<6:10>
    n<> u<111> t<Description> p<112> c<110> l<1:2> el<6:10>
      n<> u<110> t<Module_declaration> p<111> c<4> l<1:2> el<6:10>
        n<> u<4> t<Module_ansi_header> p<110> c<2> s<30> l<1:2> el<1:13>
          n<module> u<2> t<Module_keyword> p<4> s<3> l<1:2> el<1:8>
          n<top> u<3> t<STRING_CONST> p<4> l<1:9> el<1:12>
        n<> u<30> t<Non_port_module_item> p<110> c<29> s<56> l<2:4> el<2:24>
          n<> u<29> t<Module_or_generate_item> p<30> c<28> l<2:4> el<2:24>
            n<> u<28> t<Module_common_item> p<29> c<27> l<2:4> el<2:24>
              n<> u<27> t<Module_or_generate_item_declaration> p<28> c<26> l<2:4> el<2:24>
                n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<2:4> el<2:24>
                  n<> u<25> t<Data_declaration> p<26> c<24> l<2:4> el<2:24>
                    n<> u<24> t<Variable_declaration> p<25> c<16> l<2:4> el<2:24>
                      n<> u<16> t<Data_type> p<24> c<5> s<23> l<2:4> el<2:16>
                        n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<2:4> el<2:9>
                        n<> u<15> t<Packed_dimension> p<16> c<14> l<2:10> el<2:16>
                          n<> u<14> t<Constant_range> p<15> c<9> l<2:11> el<2:15>
                            n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:11> el<2:13>
                              n<> u<8> t<Constant_primary> p<9> c<7> l<2:11> el<2:13>
                                n<> u<7> t<Primary_literal> p<8> c<6> l<2:11> el<2:13>
                                  n<31> u<6> t<INT_CONST> p<7> l<2:11> el<2:13>
                            n<> u<13> t<Constant_expression> p<14> c<12> l<2:14> el<2:15>
                              n<> u<12> t<Constant_primary> p<13> c<11> l<2:14> el<2:15>
                                n<> u<11> t<Primary_literal> p<12> c<10> l<2:14> el<2:15>
                                  n<0> u<10> t<INT_CONST> p<11> l<2:14> el<2:15>
                      n<> u<23> t<List_of_variable_decl_assignments> p<24> c<22> l<2:17> el<2:23>
                        n<> u<22> t<Variable_decl_assignment> p<23> c<17> l<2:17> el<2:23>
                          n<a> u<17> t<STRING_CONST> p<22> s<21> l<2:17> el<2:18>
                          n<> u<21> t<Expression> p<22> c<20> l<2:21> el<2:23>
                            n<> u<20> t<Primary> p<21> c<19> l<2:21> el<2:23>
                              n<> u<19> t<Primary_literal> p<20> c<18> l<2:21> el<2:23>
                                n<Z> u<18> t<Z> p<19> l<2:21> el<2:23>
        n<> u<56> t<Non_port_module_item> p<110> c<55> s<82> l<3:4> el<3:24>
          n<> u<55> t<Module_or_generate_item> p<56> c<54> l<3:4> el<3:24>
            n<> u<54> t<Module_common_item> p<55> c<53> l<3:4> el<3:24>
              n<> u<53> t<Module_or_generate_item_declaration> p<54> c<52> l<3:4> el<3:24>
                n<> u<52> t<Package_or_generate_item_declaration> p<53> c<51> l<3:4> el<3:24>
                  n<> u<51> t<Data_declaration> p<52> c<50> l<3:4> el<3:24>
                    n<> u<50> t<Variable_declaration> p<51> c<42> l<3:4> el<3:24>
                      n<> u<42> t<Data_type> p<50> c<31> s<49> l<3:4> el<3:16>
                        n<> u<31> t<IntVec_TypeLogic> p<42> s<41> l<3:4> el<3:9>
                        n<> u<41> t<Packed_dimension> p<42> c<40> l<3:10> el<3:16>
                          n<> u<40> t<Constant_range> p<41> c<35> l<3:11> el<3:15>
                            n<> u<35> t<Constant_expression> p<40> c<34> s<39> l<3:11> el<3:13>
                              n<> u<34> t<Constant_primary> p<35> c<33> l<3:11> el<3:13>
                                n<> u<33> t<Primary_literal> p<34> c<32> l<3:11> el<3:13>
                                  n<31> u<32> t<INT_CONST> p<33> l<3:11> el<3:13>
                            n<> u<39> t<Constant_expression> p<40> c<38> l<3:14> el<3:15>
                              n<> u<38> t<Constant_primary> p<39> c<37> l<3:14> el<3:15>
                                n<> u<37> t<Primary_literal> p<38> c<36> l<3:14> el<3:15>
                                  n<0> u<36> t<INT_CONST> p<37> l<3:14> el<3:15>
                      n<> u<49> t<List_of_variable_decl_assignments> p<50> c<48> l<3:17> el<3:23>
                        n<> u<48> t<Variable_decl_assignment> p<49> c<43> l<3:17> el<3:23>
                          n<b> u<43> t<STRING_CONST> p<48> s<47> l<3:17> el<3:18>
                          n<> u<47> t<Expression> p<48> c<46> l<3:21> el<3:23>
                            n<> u<46> t<Primary> p<47> c<45> l<3:21> el<3:23>
                              n<> u<45> t<Primary_literal> p<46> c<44> l<3:21> el<3:23>
                                n<X> u<44> t<X> p<45> l<3:21> el<3:23>
        n<> u<82> t<Non_port_module_item> p<110> c<81> s<108> l<4:4> el<4:24>
          n<> u<81> t<Module_or_generate_item> p<82> c<80> l<4:4> el<4:24>
            n<> u<80> t<Module_common_item> p<81> c<79> l<4:4> el<4:24>
              n<> u<79> t<Module_or_generate_item_declaration> p<80> c<78> l<4:4> el<4:24>
                n<> u<78> t<Package_or_generate_item_declaration> p<79> c<77> l<4:4> el<4:24>
                  n<> u<77> t<Data_declaration> p<78> c<76> l<4:4> el<4:24>
                    n<> u<76> t<Variable_declaration> p<77> c<68> l<4:4> el<4:24>
                      n<> u<68> t<Data_type> p<76> c<57> s<75> l<4:4> el<4:16>
                        n<> u<57> t<IntVec_TypeLogic> p<68> s<67> l<4:4> el<4:9>
                        n<> u<67> t<Packed_dimension> p<68> c<66> l<4:10> el<4:16>
                          n<> u<66> t<Constant_range> p<67> c<61> l<4:11> el<4:15>
                            n<> u<61> t<Constant_expression> p<66> c<60> s<65> l<4:11> el<4:13>
                              n<> u<60> t<Constant_primary> p<61> c<59> l<4:11> el<4:13>
                                n<> u<59> t<Primary_literal> p<60> c<58> l<4:11> el<4:13>
                                  n<31> u<58> t<INT_CONST> p<59> l<4:11> el<4:13>
                            n<> u<65> t<Constant_expression> p<66> c<64> l<4:14> el<4:15>
                              n<> u<64> t<Constant_primary> p<65> c<63> l<4:14> el<4:15>
                                n<> u<63> t<Primary_literal> p<64> c<62> l<4:14> el<4:15>
                                  n<0> u<62> t<INT_CONST> p<63> l<4:14> el<4:15>
                      n<> u<75> t<List_of_variable_decl_assignments> p<76> c<74> l<4:17> el<4:23>
                        n<> u<74> t<Variable_decl_assignment> p<75> c<69> l<4:17> el<4:23>
                          n<c> u<69> t<STRING_CONST> p<74> s<73> l<4:17> el<4:18>
                          n<> u<73> t<Expression> p<74> c<72> l<4:21> el<4:23>
                            n<> u<72> t<Primary> p<73> c<71> l<4:21> el<4:23>
                              n<> u<71> t<Primary_literal> p<72> c<70> l<4:21> el<4:23>
                                n<> u<70> t<Number_Tick0> p<71> l<4:21> el<4:23>
        n<> u<108> t<Non_port_module_item> p<110> c<107> s<109> l<5:4> el<5:24>
          n<> u<107> t<Module_or_generate_item> p<108> c<106> l<5:4> el<5:24>
            n<> u<106> t<Module_common_item> p<107> c<105> l<5:4> el<5:24>
              n<> u<105> t<Module_or_generate_item_declaration> p<106> c<104> l<5:4> el<5:24>
                n<> u<104> t<Package_or_generate_item_declaration> p<105> c<103> l<5:4> el<5:24>
                  n<> u<103> t<Data_declaration> p<104> c<102> l<5:4> el<5:24>
                    n<> u<102> t<Variable_declaration> p<103> c<94> l<5:4> el<5:24>
                      n<> u<94> t<Data_type> p<102> c<83> s<101> l<5:4> el<5:16>
                        n<> u<83> t<IntVec_TypeLogic> p<94> s<93> l<5:4> el<5:9>
                        n<> u<93> t<Packed_dimension> p<94> c<92> l<5:10> el<5:16>
                          n<> u<92> t<Constant_range> p<93> c<87> l<5:11> el<5:15>
                            n<> u<87> t<Constant_expression> p<92> c<86> s<91> l<5:11> el<5:13>
                              n<> u<86> t<Constant_primary> p<87> c<85> l<5:11> el<5:13>
                                n<> u<85> t<Primary_literal> p<86> c<84> l<5:11> el<5:13>
                                  n<31> u<84> t<INT_CONST> p<85> l<5:11> el<5:13>
                            n<> u<91> t<Constant_expression> p<92> c<90> l<5:14> el<5:15>
                              n<> u<90> t<Constant_primary> p<91> c<89> l<5:14> el<5:15>
                                n<> u<89> t<Primary_literal> p<90> c<88> l<5:14> el<5:15>
                                  n<0> u<88> t<INT_CONST> p<89> l<5:14> el<5:15>
                      n<> u<101> t<List_of_variable_decl_assignments> p<102> c<100> l<5:17> el<5:23>
                        n<> u<100> t<Variable_decl_assignment> p<101> c<95> l<5:17> el<5:23>
                          n<d> u<95> t<STRING_CONST> p<100> s<99> l<5:17> el<5:18>
                          n<> u<99> t<Expression> p<100> c<98> l<5:21> el<5:23>
                            n<> u<98> t<Primary> p<99> c<97> l<5:21> el<5:23>
                              n<> u<97> t<Primary_literal> p<98> c<96> l<5:21> el<5:23>
                                n<> u<96> t<Number_Tick1> p<97> l<5:21> el<5:23>
        n<> u<109> t<ENDMODULE> p<110> l<6:1> el<6:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Unsized/dut.sv:1:2: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Unsized/dut.sv:1:2: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              12
Design                                                 1
LogicNet                                               4
LogicTypespec                                          4
Module                                                 2
Range                                                  4
RefTypespec                                            4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Unsized/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_LogicTypespec: , line:2:4, endln:2:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiRange:
    \_Range: , line:2:10, endln:2:16
      |vpiParent:
      \_LogicTypespec: , line:2:4, endln:2:16
      |vpiLeftRange:
      \_Constant: , line:2:11, endln:2:13
        |vpiParent:
        \_Range: , line:2:10, endln:2:16
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:14, endln:2:15
        |vpiParent:
        \_Range: , line:2:10, endln:2:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:3:4, endln:3:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiRange:
    \_Range: , line:3:10, endln:3:16
      |vpiParent:
      \_LogicTypespec: , line:3:4, endln:3:16
      |vpiLeftRange:
      \_Constant: , line:3:11, endln:3:13
        |vpiParent:
        \_Range: , line:3:10, endln:3:16
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:14, endln:3:15
        |vpiParent:
        \_Range: , line:3:10, endln:3:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:4:4, endln:4:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiRange:
    \_Range: , line:4:10, endln:4:16
      |vpiParent:
      \_LogicTypespec: , line:4:4, endln:4:16
      |vpiLeftRange:
      \_Constant: , line:4:11, endln:4:13
        |vpiParent:
        \_Range: , line:4:10, endln:4:16
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:14, endln:4:15
        |vpiParent:
        \_Range: , line:4:10, endln:4:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:5:4, endln:5:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiRange:
    \_Range: , line:5:10, endln:5:16
      |vpiParent:
      \_LogicTypespec: , line:5:4, endln:5:16
      |vpiLeftRange:
      \_Constant: , line:5:11, endln:5:13
        |vpiParent:
        \_Range: , line:5:10, endln:5:16
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:14, endln:5:15
        |vpiParent:
        \_Range: , line:5:10, endln:5:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:4, endln:2:16
  |vpiImportTypespec:
  \_LogicNet: (work@top.a), line:2:17, endln:2:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a), line:2:4, endln:2:16
      |vpiParent:
      \_LogicNet: (work@top.a), line:2:17, endln:2:18
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicTypespec: , line:2:4, endln:2:16
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:4, endln:3:16
  |vpiImportTypespec:
  \_LogicNet: (work@top.b), line:3:17, endln:3:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:3:4, endln:3:16
      |vpiParent:
      \_LogicNet: (work@top.b), line:3:17, endln:3:18
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicTypespec: , line:3:4, endln:3:16
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:4, endln:4:16
  |vpiImportTypespec:
  \_LogicNet: (work@top.c), line:4:17, endln:4:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiTypespec:
    \_RefTypespec: (work@top.c), line:4:4, endln:4:16
      |vpiParent:
      \_LogicNet: (work@top.c), line:4:17, endln:4:18
      |vpiFullName:work@top.c
      |vpiActual:
      \_LogicTypespec: , line:4:4, endln:4:16
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:4, endln:5:16
  |vpiImportTypespec:
  \_LogicNet: (work@top.d), line:5:17, endln:5:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiTypespec:
    \_RefTypespec: (work@top.d), line:5:4, endln:5:16
      |vpiParent:
      \_LogicNet: (work@top.d), line:5:17, endln:5:18
      |vpiFullName:work@top.d
      |vpiActual:
      \_LogicTypespec: , line:5:4, endln:5:16
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiNetType:36
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.a), line:2:17, endln:2:18
  |vpiNet:
  \_LogicNet: (work@top.b), line:3:17, endln:3:18
  |vpiNet:
  \_LogicNet: (work@top.c), line:4:17, endln:4:18
  |vpiNet:
  \_LogicNet: (work@top.d), line:5:17, endln:5:18
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
