$date
	Sat Oct 22 23:25:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#465863
b11101 !
1"
#465866
b11101 &
b11101 %
1$
#465867
0"
#465870
b1011000 &
b1011000 %
#465874
b101100 &
b101100 %
#465878
b10110 &
b10110 %
#465882
b1011 &
b1011 %
#465886
b100010 &
b100010 %
#465890
b10001 &
b10001 %
#465894
b110100 &
b110100 %
#465898
b11010 &
b11010 %
#465902
b1101 &
b1101 %
#465906
b101000 &
b101000 %
#465910
b10100 &
b10100 %
#465914
b1010 &
b1010 %
#465918
b101 &
b101 %
#465922
b10000 &
b10000 %
#465926
b1000 &
b1000 %
#465930
b100 &
b100 %
#465934
b10 &
b10 %
#465938
b1 &
b1 %
1#
#465942
b0 &
0#
b0 %
0$
#1499632
b10101 !
1"
#1499634
b10101 &
b10101 %
1$
#1499635
0"
#1499638
b1000000 &
b1000000 %
#1499642
b100000 &
b100000 %
#1499646
b10000 &
b10000 %
#1499650
b1000 &
b1000 %
#1499654
b100 &
b100 %
#1499658
b10 &
b10 %
#1499662
b1 &
1#
b1 %
#1499666
b0 &
b0 %
0#
0$
#2516568
b11010 !
1"
#2516570
b11010 &
b11010 %
1$
#2516571
0"
#2516574
b1101 &
b1101 %
#2516578
b101000 &
b101000 %
#2516582
b10100 &
b10100 %
#2516586
b1010 &
b1010 %
#2516590
b101 &
b101 %
#2516594
b10000 &
b10000 %
#2516598
b1000 &
b1000 %
#2516602
b100 &
b100 %
#2516606
b10 &
b10 %
#2516610
b1 &
b1 %
1#
#2516614
b0 &
0#
b0 %
0$
#4500012
