always @(posedge clk) begin
  if (reset) begin
    q <= 10'b0;
  end else begin
    q <= q + 1'b1;
    if (q == 10'b1000) begin
      q <= 10'b0;
    end
  end
endmodule
