// Seed: 3223252041
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    inout id_3,
    input logic id_4,
    input logic id_5,
    output id_6,
    output wor id_7,
    input id_8,
    input logic id_9,
    input id_10
);
  generate
    assign id_7[1] = id_4;
  endgenerate
  logic id_11, id_12;
  always @(*)
    if (1'b0) begin
      id_3 = 1 ? id_5 : 1'b0;
    end else id_6 = id_1;
  assign id_3 = id_9 - id_5;
  always #1;
  logic id_13;
  type_20(
      id_6, 1 != id_11
  );
endmodule
