{"Francisca Quintana": [0, ["Adding a vector unit to a superscalar processor", ["Francisca Quintana", "Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1145/305138.305148", "ics", 1999]], "Jesus Corbal": [0, ["Adding a vector unit to a superscalar processor", ["Francisca Quintana", "Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1145/305138.305148", "ics", 1999]], "Roger Espasa": [0, ["Adding a vector unit to a superscalar processor", ["Francisca Quintana", "Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1145/305138.305148", "ics", 1999]], "Mateo Valero": [0, ["Adding a vector unit to a superscalar processor", ["Francisca Quintana", "Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1145/305138.305148", "ics", 1999], ["Software trace cache", ["Alex Ramirez", "Josep-Lluis Larriba-Pey", "Carlos Navarro", "Josep Torrellas", "Mateo Valero"], "https://doi.org/10.1145/305138.305178", "ics", 1999], ["Increasing effective IPC by exploiting distant parallelism", ["Ivan Martel", "Daniel Ortega", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/305138.305212", "ics", 1999]], "Huy Nguyen": [0, ["Exploiting SIMD parallelism in DSP and multimedia algorithms using the AltiVec technology", ["Huy Nguyen", "Lizy Kurian John"], "https://doi.org/10.1145/305138.305150", "ics", 1999]], "Lizy Kurian John": [0, ["Exploiting SIMD parallelism in DSP and multimedia algorithms using the AltiVec technology", ["Huy Nguyen", "Lizy Kurian John"], "https://doi.org/10.1145/305138.305150", "ics", 1999]], "Kunle Olukotun": [0, ["Improving the performance of speculatively parallel applications on the Hydra CMP", ["Kunle Olukotun", "Lance Hammond", "Mark Willey"], "https://doi.org/10.1145/305138.305155", "ics", 1999]], "Lance Hammond": [0, ["Improving the performance of speculatively parallel applications on the Hydra CMP", ["Kunle Olukotun", "Lance Hammond", "Mark Willey"], "https://doi.org/10.1145/305138.305155", "ics", 1999]], "Mark Willey": [0, ["Improving the performance of speculatively parallel applications on the Hydra CMP", ["Kunle Olukotun", "Lance Hammond", "Mark Willey"], "https://doi.org/10.1145/305138.305155", "ics", 1999]], "Jeffrey B. Rothman": [0, ["The pool of subsectors cache design", ["Jeffrey B. Rothman", "Alan Jay Smith"], "https://doi.org/10.1145/305138.305156", "ics", 1999]], "Alan Jay Smith": [0, ["The pool of subsectors cache design", ["Jeffrey B. Rothman", "Alan Jay Smith"], "https://doi.org/10.1145/305138.305156", "ics", 1999]], "Peter J. Keleher": [0, ["Symmetry and performance in consistency protocols", ["Peter J. Keleher"], "https://doi.org/10.1145/305138.305157", "ics", 1999], ["Mechanisms and policies for supporting fine-grained cycle stealing", ["Kyung Dong Ryu", "Jeffrey K. Hollingsworth", "Peter J. Keleher"], "https://doi.org/10.1145/305138.305170", "ics", 1999], ["Responsiveness without interrupts", ["Dejan Perkovic", "Peter J. Keleher"], "https://doi.org/10.1145/305138.305172", "ics", 1999]], "F. Jesus Sanchez": [0, ["A locality sensitive multi-module cache with explicit management", ["F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1145/305138.305158", "ics", 1999]], "Antonio Gonzalez": [0, ["A locality sensitive multi-module cache with explicit management", ["F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1145/305138.305158", "ics", 1999], ["Clustered speculative multithreaded processors", ["Pedro Marcuello", "Antonio Gonzalez"], "https://doi.org/10.1145/305138.305214", "ics", 1999], ["Dynamic removal of redundant computations", ["Carlos Molina", "Antonio Gonzalez", "Jordi Tubella"], "https://doi.org/10.1145/305138.305239", "ics", 1999]], "Jeeraporn Srisawat": [0, ["A new \"quad-tree-based\" sub-system allocation technique for mesh-connected parallel machines", ["Jeeraporn Srisawat", "Nikitas A. Alexandridis"], "https://doi.org/10.1145/305138.305160", "ics", 1999]], "Nikitas A. Alexandridis": [0, ["A new \"quad-tree-based\" sub-system allocation technique for mesh-connected parallel machines", ["Jeeraporn Srisawat", "Nikitas A. Alexandridis"], "https://doi.org/10.1145/305138.305160", "ics", 1999]], "Andrei Radulescu": [0, ["On the complexity of list scheduling algorithms for distributed-memory systems", ["Andrei Radulescu", "Arjan J. C. van Gemund"], "https://doi.org/10.1145/305138.305162", "ics", 1999]], "Arjan J. C. van Gemund": [0, ["On the complexity of list scheduling algorithms for distributed-memory systems", ["Andrei Radulescu", "Arjan J. C. van Gemund"], "https://doi.org/10.1145/305138.305162", "ics", 1999]], "Daniel Jimenez-Gonzalez": [0, ["Communication conscious radix sort", ["Daniel Jimenez-Gonzalez", "Josep-Lluis Larriba-Pey", "Juan J. Navarro"], "https://doi.org/10.1145/305138.305166", "ics", 1999]], "Josep-Lluis Larriba-Pey": [0, ["Communication conscious radix sort", ["Daniel Jimenez-Gonzalez", "Josep-Lluis Larriba-Pey", "Juan J. Navarro"], "https://doi.org/10.1145/305138.305166", "ics", 1999], ["Software trace cache", ["Alex Ramirez", "Josep-Lluis Larriba-Pey", "Carlos Navarro", "Josep Torrellas", "Mateo Valero"], "https://doi.org/10.1145/305138.305178", "ics", 1999]], "Juan J. Navarro": [0, ["Communication conscious radix sort", ["Daniel Jimenez-Gonzalez", "Josep-Lluis Larriba-Pey", "Juan J. Navarro"], "https://doi.org/10.1145/305138.305166", "ics", 1999]], "Martin C. Rinard": [0, ["Eliminating synchronization bottlenecks in object-based programs using adaptive replication", ["Martin C. Rinard", "Pedro C. Diniz"], "https://doi.org/10.1145/305138.305167", "ics", 1999]], "Pedro C. Diniz": [0, ["Eliminating synchronization bottlenecks in object-based programs using adaptive replication", ["Martin C. Rinard", "Pedro C. Diniz"], "https://doi.org/10.1145/305138.305167", "ics", 1999]], "Kyung Dong Ryu": [0.9917351305484772, ["Mechanisms and policies for supporting fine-grained cycle stealing", ["Kyung Dong Ryu", "Jeffrey K. Hollingsworth", "Peter J. Keleher"], "https://doi.org/10.1145/305138.305170", "ics", 1999]], "Jeffrey K. Hollingsworth": [0, ["Mechanisms and policies for supporting fine-grained cycle stealing", ["Kyung Dong Ryu", "Jeffrey K. Hollingsworth", "Peter J. Keleher"], "https://doi.org/10.1145/305138.305170", "ics", 1999]], "Dejan Perkovic": [0, ["Responsiveness without interrupts", ["Dejan Perkovic", "Peter J. Keleher"], "https://doi.org/10.1145/305138.305172", "ics", 1999]], "Yuan C. Chou": [0, ["Reducing branch misprediction penalties via dynamic control independence detection", ["Yuan C. Chou", "Jason Fung", "John Paul Shen"], "https://doi.org/10.1145/305138.305175", "ics", 1999]], "Jason Fung": [0, ["Reducing branch misprediction penalties via dynamic control independence detection", ["Yuan C. Chou", "Jason Fung", "John Paul Shen"], "https://doi.org/10.1145/305138.305175", "ics", 1999]], "John Paul Shen": [0, ["Reducing branch misprediction penalties via dynamic control independence detection", ["Yuan C. Chou", "Jason Fung", "John Paul Shen"], "https://doi.org/10.1145/305138.305175", "ics", 1999]], "Alex Ramirez": [0, ["Software trace cache", ["Alex Ramirez", "Josep-Lluis Larriba-Pey", "Carlos Navarro", "Josep Torrellas", "Mateo Valero"], "https://doi.org/10.1145/305138.305178", "ics", 1999]], "Carlos Navarro": [0, ["Software trace cache", ["Alex Ramirez", "Josep-Lluis Larriba-Pey", "Carlos Navarro", "Josep Torrellas", "Mateo Valero"], "https://doi.org/10.1145/305138.305178", "ics", 1999]], "Josep Torrellas": [0, ["Software trace cache", ["Alex Ramirez", "Josep-Lluis Larriba-Pey", "Carlos Navarro", "Josep Torrellas", "Mateo Valero"], "https://doi.org/10.1145/305138.305178", "ics", 1999], ["Improving the performance of bristled CC-NUMA systems using virtual channels and adaptivity", ["Jose F. Martinez", "Josep Torrellas", "Jose Duato"], "https://doi.org/10.1145/305138.305194", "ics", 1999]], "Chi-Hung Chi": [0, ["Cyclic dependence based data reference prediction", ["Chi-Hung Chi", "Jun-Li Yuan", "Chin-Ming Cheung"], "https://doi.org/10.1145/305138.305186", "ics", 1999]], "Jun-Li Yuan": [0, ["Cyclic dependence based data reference prediction", ["Chi-Hung Chi", "Jun-Li Yuan", "Chin-Ming Cheung"], "https://doi.org/10.1145/305138.305186", "ics", 1999]], "Chin-Ming Cheung": [0, ["Cyclic dependence based data reference prediction", ["Chi-Hung Chi", "Jun-Li Yuan", "Chin-Ming Cheung"], "https://doi.org/10.1145/305138.305186", "ics", 1999]], "Xiaowei Shen": [0, ["CACHET: an adaptive cache coherence protocol for distributed shared-memory systems", ["Xiaowei Shen", "Arvind", "Larry Rudolph"], "https://doi.org/10.1145/305138.305187", "ics", 1999]], "Arvind": [0, ["CACHET: an adaptive cache coherence protocol for distributed shared-memory systems", ["Xiaowei Shen", "Arvind", "Larry Rudolph"], "https://doi.org/10.1145/305138.305187", "ics", 1999]], "Larry Rudolph": [0, ["CACHET: an adaptive cache coherence protocol for distributed shared-memory systems", ["Xiaowei Shen", "Arvind", "Larry Rudolph"], "https://doi.org/10.1145/305138.305187", "ics", 1999]], "Alexander V. Veidenbaum": [0, ["Adapting cache line size to application behavior", ["Alexander V. Veidenbaum", "Weiyu Tang", "Rajesh K. Gupta", "Alexandru Nicolau", "Xiaomei Ji"], "https://doi.org/10.1145/305138.305188", "ics", 1999]], "Weiyu Tang": [0, ["Adapting cache line size to application behavior", ["Alexander V. Veidenbaum", "Weiyu Tang", "Rajesh K. Gupta", "Alexandru Nicolau", "Xiaomei Ji"], "https://doi.org/10.1145/305138.305188", "ics", 1999]], "Rajesh K. Gupta": [0, ["Adapting cache line size to application behavior", ["Alexander V. Veidenbaum", "Weiyu Tang", "Rajesh K. Gupta", "Alexandru Nicolau", "Xiaomei Ji"], "https://doi.org/10.1145/305138.305188", "ics", 1999]], "Alexandru Nicolau": [0, ["Adapting cache line size to application behavior", ["Alexander V. Veidenbaum", "Weiyu Tang", "Rajesh K. Gupta", "Alexandru Nicolau", "Xiaomei Ji"], "https://doi.org/10.1145/305138.305188", "ics", 1999]], "Xiaomei Ji": [4.918890408921531e-14, ["Adapting cache line size to application behavior", ["Alexander V. Veidenbaum", "Weiyu Tang", "Rajesh K. Gupta", "Alexandru Nicolau", "Xiaomei Ji"], "https://doi.org/10.1145/305138.305188", "ics", 1999]], "Timothy Sherwood": [0, ["Reducing cache misses using hardware and software page placement", ["Timothy Sherwood", "Brad Calder", "Joel S. Emer"], "https://doi.org/10.1145/305138.305189", "ics", 1999]], "Brad Calder": [0, ["Reducing cache misses using hardware and software page placement", ["Timothy Sherwood", "Brad Calder", "Joel S. Emer"], "https://doi.org/10.1145/305138.305189", "ics", 1999], ["Classifying load and store instructions for memory renaming", ["Glenn Reinman", "Brad Calder", "Dean M. Tullsen", "Gary S. Tyson", "Todd M. Austin"], "https://doi.org/10.1145/305138.305218", "ics", 1999]], "Joel S. Emer": [0, ["Reducing cache misses using hardware and software page placement", ["Timothy Sherwood", "Brad Calder", "Joel S. Emer"], "https://doi.org/10.1145/305138.305189", "ics", 1999]], "Dongming Jiang": [0, ["Application scaling under shared virtual memory on a cluster of SMPs", ["Dongming Jiang", "Brian OKelley", "Xiang Yu", "Sanjeev Kumar", "Angelos Bilas", "Jaswinder Pal Singh"], "https://doi.org/10.1145/305138.305190", "ics", 1999]], "Brian OKelley": [0, ["Application scaling under shared virtual memory on a cluster of SMPs", ["Dongming Jiang", "Brian OKelley", "Xiang Yu", "Sanjeev Kumar", "Angelos Bilas", "Jaswinder Pal Singh"], "https://doi.org/10.1145/305138.305190", "ics", 1999]], "Xiang Yu": [0.0005438103253254667, ["Application scaling under shared virtual memory on a cluster of SMPs", ["Dongming Jiang", "Brian OKelley", "Xiang Yu", "Sanjeev Kumar", "Angelos Bilas", "Jaswinder Pal Singh"], "https://doi.org/10.1145/305138.305190", "ics", 1999]], "Sanjeev Kumar": [0, ["Application scaling under shared virtual memory on a cluster of SMPs", ["Dongming Jiang", "Brian OKelley", "Xiang Yu", "Sanjeev Kumar", "Angelos Bilas", "Jaswinder Pal Singh"], "https://doi.org/10.1145/305138.305190", "ics", 1999]], "Angelos Bilas": [0, ["Application scaling under shared virtual memory on a cluster of SMPs", ["Dongming Jiang", "Brian OKelley", "Xiang Yu", "Sanjeev Kumar", "Angelos Bilas", "Jaswinder Pal Singh"], "https://doi.org/10.1145/305138.305190", "ics", 1999]], "Jaswinder Pal Singh": [0, ["Application scaling under shared virtual memory on a cluster of SMPs", ["Dongming Jiang", "Brian OKelley", "Xiang Yu", "Sanjeev Kumar", "Angelos Bilas", "Jaswinder Pal Singh"], "https://doi.org/10.1145/305138.305190", "ics", 1999], ["Shared virtual memory with automatic update support", ["Liviu Iftode", "Matthias A. Blumrich", "Cezary Dubnicki", "David L. Oppenheimer", "Jaswinder Pal Singh", "Kai Li"], "https://doi.org/10.1145/305138.305191", "ics", 1999], ["A comparison of MPI, SHMEM and cache-coherent shared address space programming models on the SGI Origin2000", ["Hongzhang Shan", "Jaswinder Pal Singh"], "https://doi.org/10.1145/305138.305210", "ics", 1999]], "Liviu Iftode": [0, ["Shared virtual memory with automatic update support", ["Liviu Iftode", "Matthias A. Blumrich", "Cezary Dubnicki", "David L. Oppenheimer", "Jaswinder Pal Singh", "Kai Li"], "https://doi.org/10.1145/305138.305191", "ics", 1999]], "Matthias A. Blumrich": [0, ["Shared virtual memory with automatic update support", ["Liviu Iftode", "Matthias A. Blumrich", "Cezary Dubnicki", "David L. Oppenheimer", "Jaswinder Pal Singh", "Kai Li"], "https://doi.org/10.1145/305138.305191", "ics", 1999]], "Cezary Dubnicki": [0, ["Shared virtual memory with automatic update support", ["Liviu Iftode", "Matthias A. Blumrich", "Cezary Dubnicki", "David L. Oppenheimer", "Jaswinder Pal Singh", "Kai Li"], "https://doi.org/10.1145/305138.305191", "ics", 1999]], "David L. Oppenheimer": [0, ["Shared virtual memory with automatic update support", ["Liviu Iftode", "Matthias A. Blumrich", "Cezary Dubnicki", "David L. Oppenheimer", "Jaswinder Pal Singh", "Kai Li"], "https://doi.org/10.1145/305138.305191", "ics", 1999]], "Kai Li": [0, ["Shared virtual memory with automatic update support", ["Liviu Iftode", "Matthias A. Blumrich", "Cezary Dubnicki", "David L. Oppenheimer", "Jaswinder Pal Singh", "Kai Li"], "https://doi.org/10.1145/305138.305191", "ics", 1999], ["Fast cluster failover using virtual memory-mapped communication", ["Yuanyuan Zhou", "Peter M. Chen", "Kai Li"], "https://doi.org/10.1145/305138.305215", "ics", 1999]], "Evan Speight": [0, ["Realizing the performance potential of the virtual interface architecture", ["Evan Speight", "Hazim Abdel-Shafi", "John K. Bennett"], "https://doi.org/10.1145/305138.305192", "ics", 1999]], "Hazim Abdel-Shafi": [0, ["Realizing the performance potential of the virtual interface architecture", ["Evan Speight", "Hazim Abdel-Shafi", "John K. Bennett"], "https://doi.org/10.1145/305138.305192", "ics", 1999]], "John K. Bennett": [0, ["Realizing the performance potential of the virtual interface architecture", ["Evan Speight", "Hazim Abdel-Shafi", "John K. Bennett"], "https://doi.org/10.1145/305138.305192", "ics", 1999]], "Valentin Puente": [0, ["Low-level router design and its impact on supercomputer system performance", ["Valentin Puente", "Jose A. Gregorio", "Cruz Izu", "Ramon Beivide", "Fernando Vallejo"], "https://doi.org/10.1145/305138.305193", "ics", 1999]], "Jose A. Gregorio": [0, ["Low-level router design and its impact on supercomputer system performance", ["Valentin Puente", "Jose A. Gregorio", "Cruz Izu", "Ramon Beivide", "Fernando Vallejo"], "https://doi.org/10.1145/305138.305193", "ics", 1999]], "Cruz Izu": [0, ["Low-level router design and its impact on supercomputer system performance", ["Valentin Puente", "Jose A. Gregorio", "Cruz Izu", "Ramon Beivide", "Fernando Vallejo"], "https://doi.org/10.1145/305138.305193", "ics", 1999]], "Ramon Beivide": [0, ["Low-level router design and its impact on supercomputer system performance", ["Valentin Puente", "Jose A. Gregorio", "Cruz Izu", "Ramon Beivide", "Fernando Vallejo"], "https://doi.org/10.1145/305138.305193", "ics", 1999]], "Fernando Vallejo": [0, ["Low-level router design and its impact on supercomputer system performance", ["Valentin Puente", "Jose A. Gregorio", "Cruz Izu", "Ramon Beivide", "Fernando Vallejo"], "https://doi.org/10.1145/305138.305193", "ics", 1999]], "Jose F. Martinez": [0, ["Improving the performance of bristled CC-NUMA systems using virtual channels and adaptivity", ["Jose F. Martinez", "Josep Torrellas", "Jose Duato"], "https://doi.org/10.1145/305138.305194", "ics", 1999]], "Jose Duato": [0, ["Improving the performance of bristled CC-NUMA systems using virtual channels and adaptivity", ["Jose F. Martinez", "Josep Torrellas", "Jose Duato"], "https://doi.org/10.1145/305138.305194", "ics", 1999]], "Daniel Franco": [0, ["A new method to make communication latency uniform: distributed routing balancing", ["Daniel Franco", "I. Garces", "Emilio Luque"], "https://doi.org/10.1145/305138.305195", "ics", 1999]], "I. Garces": [0, ["A new method to make communication latency uniform: distributed routing balancing", ["Daniel Franco", "I. Garces", "Emilio Luque"], "https://doi.org/10.1145/305138.305195", "ics", 1999]], "Emilio Luque": [0, ["A new method to make communication latency uniform: distributed routing balancing", ["Daniel Franco", "I. Garces", "Emilio Luque"], "https://doi.org/10.1145/305138.305195", "ics", 1999]], "Francisco Corbera": [0, ["New shape analysis techniques for automatic parallelization of C codes", ["Francisco Corbera", "Rafael Asenjo", "Emilio L. Zapata"], "https://doi.org/10.1145/305138.305196", "ics", 1999]], "Rafael Asenjo": [0, ["New shape analysis techniques for automatic parallelization of C codes", ["Francisco Corbera", "Rafael Asenjo", "Emilio L. Zapata"], "https://doi.org/10.1145/305138.305196", "ics", 1999]], "Emilio L. Zapata": [0, ["New shape analysis techniques for automatic parallelization of C codes", ["Francisco Corbera", "Rafael Asenjo", "Emilio L. Zapata"], "https://doi.org/10.1145/305138.305196", "ics", 1999]], "Amy W. Lim": [1.4553721939591924e-05, ["An affine partitioning algorithm to maximize parallelism and minimize communication", ["Amy W. Lim", "Gerald I. Cheong", "Monica S. Lam"], "https://doi.org/10.1145/305138.305197", "ics", 1999]], "Gerald I. Cheong": [1.3175170954227156e-09, ["An affine partitioning algorithm to maximize parallelism and minimize communication", ["Amy W. Lim", "Gerald I. Cheong", "Monica S. Lam"], "https://doi.org/10.1145/305138.305197", "ics", 1999]], "Monica S. Lam": [0, ["An affine partitioning algorithm to maximize parallelism and minimize communication", ["Amy W. Lim", "Gerald I. Cheong", "Monica S. Lam"], "https://doi.org/10.1145/305138.305197", "ics", 1999]], "Claudia Roberta Calidonna": [0, ["A graphic parallelizing environment for user-compiler interaction", ["Claudia Roberta Calidonna", "Maurizio Giordano", "Mario Mango Furnari"], "https://doi.org/10.1145/305138.305198", "ics", 1999]], "Maurizio Giordano": [0, ["A graphic parallelizing environment for user-compiler interaction", ["Claudia Roberta Calidonna", "Maurizio Giordano", "Mario Mango Furnari"], "https://doi.org/10.1145/305138.305198", "ics", 1999]], "Mario Mango Furnari": [0, ["A graphic parallelizing environment for user-compiler interaction", ["Claudia Roberta Calidonna", "Maurizio Giordano", "Mario Mango Furnari"], "https://doi.org/10.1145/305138.305198", "ics", 1999]], "Masato Oguchi": [0, ["Dynamic remote memory acquisition for parallel data mining on ATM-connected PC cluster", ["Masato Oguchi", "Masaru Kitsuregawa"], "https://doi.org/10.1145/305138.305199", "ics", 1999]], "Masaru Kitsuregawa": [0, ["Dynamic remote memory acquisition for parallel data mining on ATM-connected PC cluster", ["Masato Oguchi", "Masaru Kitsuregawa"], "https://doi.org/10.1145/305138.305199", "ics", 1999]], "Yong E. Cho": [0.06100933626294136, ["Parallel I/O for scientific applications on heterogeneous clusters: a resource-utilization approach", ["Yong E. Cho", "Marianne Winslett", "Szu-Wen Kuo", "Jonghyun Lee", "Ying Chen"], "https://doi.org/10.1145/305138.305200", "ics", 1999]], "Marianne Winslett": [0, ["Parallel I/O for scientific applications on heterogeneous clusters: a resource-utilization approach", ["Yong E. Cho", "Marianne Winslett", "Szu-Wen Kuo", "Jonghyun Lee", "Ying Chen"], "https://doi.org/10.1145/305138.305200", "ics", 1999]], "Szu-Wen Kuo": [0, ["Parallel I/O for scientific applications on heterogeneous clusters: a resource-utilization approach", ["Yong E. Cho", "Marianne Winslett", "Szu-Wen Kuo", "Jonghyun Lee", "Ying Chen"], "https://doi.org/10.1145/305138.305200", "ics", 1999]], "Jonghyun Lee": [0.9977583885192871, ["Parallel I/O for scientific applications on heterogeneous clusters: a resource-utilization approach", ["Yong E. Cho", "Marianne Winslett", "Szu-Wen Kuo", "Jonghyun Lee", "Ying Chen"], "https://doi.org/10.1145/305138.305200", "ics", 1999]], "Ying Chen": [0, ["Parallel I/O for scientific applications on heterogeneous clusters: a resource-utilization approach", ["Yong E. Cho", "Marianne Winslett", "Szu-Wen Kuo", "Jonghyun Lee", "Ying Chen"], "https://doi.org/10.1145/305138.305200", "ics", 1999]], "Shinji Sumimoto": [0, ["The design and evaluation of high performance communication using a Gigabit Ethernet", ["Shinji Sumimoto", "Hiroshi Tezuka", "Atsushi Hori", "Hiroshi Harada", "Toshiyuki Takahashi", "Yutaka Ishikawa"], "https://doi.org/10.1145/305138.305202", "ics", 1999]], "Hiroshi Tezuka": [0, ["The design and evaluation of high performance communication using a Gigabit Ethernet", ["Shinji Sumimoto", "Hiroshi Tezuka", "Atsushi Hori", "Hiroshi Harada", "Toshiyuki Takahashi", "Yutaka Ishikawa"], "https://doi.org/10.1145/305138.305202", "ics", 1999]], "Atsushi Hori": [0, ["The design and evaluation of high performance communication using a Gigabit Ethernet", ["Shinji Sumimoto", "Hiroshi Tezuka", "Atsushi Hori", "Hiroshi Harada", "Toshiyuki Takahashi", "Yutaka Ishikawa"], "https://doi.org/10.1145/305138.305202", "ics", 1999]], "Hiroshi Harada": [0, ["The design and evaluation of high performance communication using a Gigabit Ethernet", ["Shinji Sumimoto", "Hiroshi Tezuka", "Atsushi Hori", "Hiroshi Harada", "Toshiyuki Takahashi", "Yutaka Ishikawa"], "https://doi.org/10.1145/305138.305202", "ics", 1999]], "Toshiyuki Takahashi": [0, ["The design and evaluation of high performance communication using a Gigabit Ethernet", ["Shinji Sumimoto", "Hiroshi Tezuka", "Atsushi Hori", "Hiroshi Harada", "Toshiyuki Takahashi", "Yutaka Ishikawa"], "https://doi.org/10.1145/305138.305202", "ics", 1999]], "Yutaka Ishikawa": [0, ["The design and evaluation of high performance communication using a Gigabit Ethernet", ["Shinji Sumimoto", "Hiroshi Tezuka", "Atsushi Hori", "Hiroshi Harada", "Toshiyuki Takahashi", "Yutaka Ishikawa"], "https://doi.org/10.1145/305138.305202", "ics", 1999]], "Donald Yeung": [0, ["The scalability of multigrain systems", ["Donald Yeung"], "https://doi.org/10.1145/305138.305203", "ics", 1999]], "Nandini Mukherjee": [0, ["A comparative analysis of four parallelisation schemes", ["Nandini Mukherjee", "John R. Gurd"], "https://doi.org/10.1145/305138.305204", "ics", 1999]], "John R. Gurd": [0, ["A comparative analysis of four parallelisation schemes", ["Nandini Mukherjee", "John R. Gurd"], "https://doi.org/10.1145/305138.305204", "ics", 1999]], "Thomas L. Sterling": [0, ["A design analysis of a hybrid technology multithreaded architecture for petaflops scale computation3", ["Thomas L. Sterling", "Larry A. Bergman"], "https://doi.org/10.1145/305138.305205", "ics", 1999], ["Microservers: a new memory semantics for massively parallel computing", ["Jay B. Brockman", "Peter M. Kogge", "Thomas L. Sterling", "Vincent W. Freeh", "Shannon K. Kuntz"], "https://doi.org/10.1145/305138.305234", "ics", 1999]], "Larry A. Bergman": [0, ["A design analysis of a hybrid technology multithreaded architecture for petaflops scale computation3", ["Thomas L. Sterling", "Larry A. Bergman"], "https://doi.org/10.1145/305138.305205", "ics", 1999]], "Xavier Martorell": [0, ["Thread fork/join techniques for multi-level parallelism exploitation in NUMA multiprocessors", ["Xavier Martorell", "Eduard Ayguade", "Nacho Navarro", "Julita Corbalan", "Marc Gonzalez", "Jesus Labarta"], "https://doi.org/10.1145/305138.305206", "ics", 1999]], "Eduard Ayguade": [0, ["Thread fork/join techniques for multi-level parallelism exploitation in NUMA multiprocessors", ["Xavier Martorell", "Eduard Ayguade", "Nacho Navarro", "Julita Corbalan", "Marc Gonzalez", "Jesus Labarta"], "https://doi.org/10.1145/305138.305206", "ics", 1999], ["Increasing effective IPC by exploiting distant parallelism", ["Ivan Martel", "Daniel Ortega", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/305138.305212", "ics", 1999], ["An integer linear programming approach for optimizing cache locality", ["Mahmut T. Kandemir", "Prithviraj Banerjee", "Alok N. Choudhary", "J. Ramanujam", "Eduard Ayguade"], "https://doi.org/10.1145/305138.305247", "ics", 1999]], "Nacho Navarro": [0, ["Thread fork/join techniques for multi-level parallelism exploitation in NUMA multiprocessors", ["Xavier Martorell", "Eduard Ayguade", "Nacho Navarro", "Julita Corbalan", "Marc Gonzalez", "Jesus Labarta"], "https://doi.org/10.1145/305138.305206", "ics", 1999]], "Julita Corbalan": [0, ["Thread fork/join techniques for multi-level parallelism exploitation in NUMA multiprocessors", ["Xavier Martorell", "Eduard Ayguade", "Nacho Navarro", "Julita Corbalan", "Marc Gonzalez", "Jesus Labarta"], "https://doi.org/10.1145/305138.305206", "ics", 1999]], "Marc Gonzalez": [0, ["Thread fork/join techniques for multi-level parallelism exploitation in NUMA multiprocessors", ["Xavier Martorell", "Eduard Ayguade", "Nacho Navarro", "Julita Corbalan", "Marc Gonzalez", "Jesus Labarta"], "https://doi.org/10.1145/305138.305206", "ics", 1999]], "Jesus Labarta": [0, ["Thread fork/join techniques for multi-level parallelism exploitation in NUMA multiprocessors", ["Xavier Martorell", "Eduard Ayguade", "Nacho Navarro", "Julita Corbalan", "Marc Gonzalez", "Jesus Labarta"], "https://doi.org/10.1145/305138.305206", "ics", 1999]], "Suvas Vajracharya": [0, ["SMARTS: exploiting temporal locality and parallelism through vertical execution", ["Suvas Vajracharya", "Steve Karmesin", "Peter H. Beckman", "James Crotinger", "Allen D. Malony", "Sameer Shende", "R. R. Oldehoeft", "Stephen Smith"], "https://doi.org/10.1145/305138.305207", "ics", 1999]], "Steve Karmesin": [0, ["SMARTS: exploiting temporal locality and parallelism through vertical execution", ["Suvas Vajracharya", "Steve Karmesin", "Peter H. Beckman", "James Crotinger", "Allen D. Malony", "Sameer Shende", "R. R. Oldehoeft", "Stephen Smith"], "https://doi.org/10.1145/305138.305207", "ics", 1999]], "Peter H. Beckman": [0, ["SMARTS: exploiting temporal locality and parallelism through vertical execution", ["Suvas Vajracharya", "Steve Karmesin", "Peter H. Beckman", "James Crotinger", "Allen D. Malony", "Sameer Shende", "R. R. Oldehoeft", "Stephen Smith"], "https://doi.org/10.1145/305138.305207", "ics", 1999]], "James Crotinger": [0, ["SMARTS: exploiting temporal locality and parallelism through vertical execution", ["Suvas Vajracharya", "Steve Karmesin", "Peter H. Beckman", "James Crotinger", "Allen D. Malony", "Sameer Shende", "R. R. Oldehoeft", "Stephen Smith"], "https://doi.org/10.1145/305138.305207", "ics", 1999]], "Allen D. Malony": [0, ["SMARTS: exploiting temporal locality and parallelism through vertical execution", ["Suvas Vajracharya", "Steve Karmesin", "Peter H. Beckman", "James Crotinger", "Allen D. Malony", "Sameer Shende", "R. R. Oldehoeft", "Stephen Smith"], "https://doi.org/10.1145/305138.305207", "ics", 1999]], "Sameer Shende": [0, ["SMARTS: exploiting temporal locality and parallelism through vertical execution", ["Suvas Vajracharya", "Steve Karmesin", "Peter H. Beckman", "James Crotinger", "Allen D. Malony", "Sameer Shende", "R. R. Oldehoeft", "Stephen Smith"], "https://doi.org/10.1145/305138.305207", "ics", 1999]], "R. R. Oldehoeft": [0, ["SMARTS: exploiting temporal locality and parallelism through vertical execution", ["Suvas Vajracharya", "Steve Karmesin", "Peter H. Beckman", "James Crotinger", "Allen D. Malony", "Sameer Shende", "R. R. Oldehoeft", "Stephen Smith"], "https://doi.org/10.1145/305138.305207", "ics", 1999]], "Stephen Smith": [0, ["SMARTS: exploiting temporal locality and parallelism through vertical execution", ["Suvas Vajracharya", "Steve Karmesin", "Peter H. Beckman", "James Crotinger", "Allen D. Malony", "Sameer Shende", "R. R. Oldehoeft", "Stephen Smith"], "https://doi.org/10.1145/305138.305207", "ics", 1999]], "Bradford L. Chamberlain": [0, ["Problem space promotion and its evaluation as a technique for efficient parallel computation", ["Bradford L. Chamberlain", "E. Christopher Lewis", "Lawrence Snyder"], "https://doi.org/10.1145/305138.305208", "ics", 1999]], "E. Christopher Lewis": [0, ["Problem space promotion and its evaluation as a technique for efficient parallel computation", ["Bradford L. Chamberlain", "E. Christopher Lewis", "Lawrence Snyder"], "https://doi.org/10.1145/305138.305208", "ics", 1999]], "Lawrence Snyder": [0, ["Problem space promotion and its evaluation as a technique for efficient parallel computation", ["Bradford L. Chamberlain", "E. Christopher Lewis", "Lawrence Snyder"], "https://doi.org/10.1145/305138.305208", "ics", 1999]], "Dimitrios S. Nikolopoulos": [0, ["A quantitative architectural evaluation of synchronization algorithms and disciplines on ccNUMA systems: the case of the SGI Origin2000", ["Dimitrios S. Nikolopoulos", "Theodore S. Papatheodorou"], "https://doi.org/10.1145/305138.305209", "ics", 1999]], "Theodore S. Papatheodorou": [0, ["A quantitative architectural evaluation of synchronization algorithms and disciplines on ccNUMA systems: the case of the SGI Origin2000", ["Dimitrios S. Nikolopoulos", "Theodore S. Papatheodorou"], "https://doi.org/10.1145/305138.305209", "ics", 1999]], "Hongzhang Shan": [0, ["A comparison of MPI, SHMEM and cache-coherent shared address space programming models on the SGI Origin2000", ["Hongzhang Shan", "Jaswinder Pal Singh"], "https://doi.org/10.1145/305138.305210", "ics", 1999]], "Ravi R. Iyer": [0, ["Comparing the memory system performance of the HP V-class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications", ["Ravi R. Iyer", "Nancy M. Amato", "Lawrence Rauchwerger", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/305138.305211", "ics", 1999]], "Nancy M. Amato": [0, ["Comparing the memory system performance of the HP V-class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications", ["Ravi R. Iyer", "Nancy M. Amato", "Lawrence Rauchwerger", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/305138.305211", "ics", 1999]], "Lawrence Rauchwerger": [0, ["Comparing the memory system performance of the HP V-class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications", ["Ravi R. Iyer", "Nancy M. Amato", "Lawrence Rauchwerger", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/305138.305211", "ics", 1999]], "Laxmi N. Bhuyan": [0, ["Comparing the memory system performance of the HP V-class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications", ["Ravi R. Iyer", "Nancy M. Amato", "Lawrence Rauchwerger", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/305138.305211", "ics", 1999]], "Ivan Martel": [0, ["Increasing effective IPC by exploiting distant parallelism", ["Ivan Martel", "Daniel Ortega", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/305138.305212", "ics", 1999]], "Daniel Ortega": [0, ["Increasing effective IPC by exploiting distant parallelism", ["Ivan Martel", "Daniel Ortega", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/305138.305212", "ics", 1999]], "Amir Roth": [0, ["Improving virtual function call target prediction via dependence-based pre-computation", ["Amir Roth", "Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1145/305138.305213", "ics", 1999]], "Andreas Moshovos": [0, ["Improving virtual function call target prediction via dependence-based pre-computation", ["Amir Roth", "Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1145/305138.305213", "ics", 1999]], "Gurindar S. Sohi": [0, ["Improving virtual function call target prediction via dependence-based pre-computation", ["Amir Roth", "Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1145/305138.305213", "ics", 1999]], "Pedro Marcuello": [0, ["Clustered speculative multithreaded processors", ["Pedro Marcuello", "Antonio Gonzalez"], "https://doi.org/10.1145/305138.305214", "ics", 1999]], "Yuanyuan Zhou": [0, ["Fast cluster failover using virtual memory-mapped communication", ["Yuanyuan Zhou", "Peter M. Chen", "Kai Li"], "https://doi.org/10.1145/305138.305215", "ics", 1999]], "Peter M. Chen": [0, ["Fast cluster failover using virtual memory-mapped communication", ["Yuanyuan Zhou", "Peter M. Chen", "Kai Li"], "https://doi.org/10.1145/305138.305215", "ics", 1999]], "Michael D. Beynon": [0, ["Performance impact of proxies in data intensive client-server applications", ["Michael D. Beynon", "Alan Sussman", "Joel H. Saltz"], "https://doi.org/10.1145/305138.305216", "ics", 1999]], "Alan Sussman": [0, ["Performance impact of proxies in data intensive client-server applications", ["Michael D. Beynon", "Alan Sussman", "Joel H. Saltz"], "https://doi.org/10.1145/305138.305216", "ics", 1999]], "Joel H. Saltz": [0, ["Performance impact of proxies in data intensive client-server applications", ["Michael D. Beynon", "Alan Sussman", "Joel H. Saltz"], "https://doi.org/10.1145/305138.305216", "ics", 1999]], "A. Ferre-Vilaplana": [0, ["A comparison of two approaches for independent scaling up of processing and communication capacities in multicomputer networks", ["A. Ferre-Vilaplana", "Jose M. Bernabeu-Auban"], "https://doi.org/10.1145/305138.305217", "ics", 1999]], "Jose M. Bernabeu-Auban": [0, ["A comparison of two approaches for independent scaling up of processing and communication capacities in multicomputer networks", ["A. Ferre-Vilaplana", "Jose M. Bernabeu-Auban"], "https://doi.org/10.1145/305138.305217", "ics", 1999]], "Glenn Reinman": [0, ["Classifying load and store instructions for memory renaming", ["Glenn Reinman", "Brad Calder", "Dean M. Tullsen", "Gary S. Tyson", "Todd M. Austin"], "https://doi.org/10.1145/305138.305218", "ics", 1999]], "Dean M. Tullsen": [0, ["Classifying load and store instructions for memory renaming", ["Glenn Reinman", "Brad Calder", "Dean M. Tullsen", "Gary S. Tyson", "Todd M. Austin"], "https://doi.org/10.1145/305138.305218", "ics", 1999]], "Gary S. Tyson": [0, ["Classifying load and store instructions for memory renaming", ["Glenn Reinman", "Brad Calder", "Dean M. Tullsen", "Gary S. Tyson", "Todd M. Austin"], "https://doi.org/10.1145/305138.305218", "ics", 1999]], "Todd M. Austin": [0, ["Classifying load and store instructions for memory renaming", ["Glenn Reinman", "Brad Calder", "Dean M. Tullsen", "Gary S. Tyson", "Todd M. Austin"], "https://doi.org/10.1145/305138.305218", "ics", 1999]], "Gang Chen": [0, ["Reorganizing global schedules for register allocation", ["Gang Chen", "Michael D. Smith"], "https://doi.org/10.1145/305138.305224", "ics", 1999]], "Michael D. Smith": [0, ["Reorganizing global schedules for register allocation", ["Gang Chen", "Michael D. Smith"], "https://doi.org/10.1145/305138.305224", "ics", 1999]], "V. Janaki Ramanan": [0, ["Resource usage models for instruction scheduling: two new models and a classification", ["V. Janaki Ramanan", "Ramaswamy Govindarajan"], "https://doi.org/10.1145/305138.305226", "ics", 1999]], "Ramaswamy Govindarajan": [0, ["Resource usage models for instruction scheduling: two new models and a classification", ["V. Janaki Ramanan", "Ramaswamy Govindarajan"], "https://doi.org/10.1145/305138.305226", "ics", 1999]], "John M. Mellor-Crummey": [0, ["Improving memory hierarchy performance for irregular applications", ["John M. Mellor-Crummey", "David B. Whalley", "Ken Kennedy"], "https://doi.org/10.1145/305138.305228", "ics", 1999]], "David B. Whalley": [0, ["Improving memory hierarchy performance for irregular applications", ["John M. Mellor-Crummey", "David B. Whalley", "Ken Kennedy"], "https://doi.org/10.1145/305138.305228", "ics", 1999]], "Ken Kennedy": [0, ["Improving memory hierarchy performance for irregular applications", ["John M. Mellor-Crummey", "David B. Whalley", "Ken Kennedy"], "https://doi.org/10.1145/305138.305228", "ics", 1999]], "Vijay Menon": [0, ["High-level semantic optimization of numerical codes", ["Vijay Menon", "Keshav Pingali"], "https://doi.org/10.1145/305138.305230", "ics", 1999]], "Keshav Pingali": [0, ["High-level semantic optimization of numerical codes", ["Vijay Menon", "Keshav Pingali"], "https://doi.org/10.1145/305138.305230", "ics", 1999], ["An experimental evaluation of tiling and shackling for memory hierarchy management", ["Induprakas Kodukula", "Keshav Pingali", "Robert Cox", "Dror E. Maydan"], "https://doi.org/10.1145/305138.305243", "ics", 1999]], "Siddhartha Chatterjee": [0, ["Nonlinear array layouts for hierarchical memory systems", ["Siddhartha Chatterjee", "Vibhor V. Jain", "Alvin R. Lebeck", "Shyam Mundhra", "Mithuna Thottethodi"], "https://doi.org/10.1145/305138.305231", "ics", 1999]], "Vibhor V. Jain": [0, ["Nonlinear array layouts for hierarchical memory systems", ["Siddhartha Chatterjee", "Vibhor V. Jain", "Alvin R. Lebeck", "Shyam Mundhra", "Mithuna Thottethodi"], "https://doi.org/10.1145/305138.305231", "ics", 1999]], "Alvin R. Lebeck": [0, ["Nonlinear array layouts for hierarchical memory systems", ["Siddhartha Chatterjee", "Vibhor V. Jain", "Alvin R. Lebeck", "Shyam Mundhra", "Mithuna Thottethodi"], "https://doi.org/10.1145/305138.305231", "ics", 1999]], "Shyam Mundhra": [0, ["Nonlinear array layouts for hierarchical memory systems", ["Siddhartha Chatterjee", "Vibhor V. Jain", "Alvin R. Lebeck", "Shyam Mundhra", "Mithuna Thottethodi"], "https://doi.org/10.1145/305138.305231", "ics", 1999]], "Mithuna Thottethodi": [0, ["Nonlinear array layouts for hierarchical memory systems", ["Siddhartha Chatterjee", "Vibhor V. Jain", "Alvin R. Lebeck", "Shyam Mundhra", "Mithuna Thottethodi"], "https://doi.org/10.1145/305138.305231", "ics", 1999]], "Jay B. Brockman": [0, ["Microservers: a new memory semantics for massively parallel computing", ["Jay B. Brockman", "Peter M. Kogge", "Thomas L. Sterling", "Vincent W. Freeh", "Shannon K. Kuntz"], "https://doi.org/10.1145/305138.305234", "ics", 1999]], "Peter M. Kogge": [0, ["Microservers: a new memory semantics for massively parallel computing", ["Jay B. Brockman", "Peter M. Kogge", "Thomas L. Sterling", "Vincent W. Freeh", "Shannon K. Kuntz"], "https://doi.org/10.1145/305138.305234", "ics", 1999]], "Vincent W. Freeh": [0, ["Microservers: a new memory semantics for massively parallel computing", ["Jay B. Brockman", "Peter M. Kogge", "Thomas L. Sterling", "Vincent W. Freeh", "Shannon K. Kuntz"], "https://doi.org/10.1145/305138.305234", "ics", 1999]], "Shannon K. Kuntz": [0, ["Microservers: a new memory semantics for massively parallel computing", ["Jay B. Brockman", "Peter M. Kogge", "Thomas L. Sterling", "Vincent W. Freeh", "Shannon K. Kuntz"], "https://doi.org/10.1145/305138.305234", "ics", 1999]], "Ashley Saulsbury": [0, ["Efficient management of memory hierarchies in embedded DRAM systems", ["Ashley Saulsbury", "Su-Jaen Huang", "Fredrik Dahlgren"], "https://doi.org/10.1145/305138.305236", "ics", 1999]], "Su-Jaen Huang": [0, ["Efficient management of memory hierarchies in embedded DRAM systems", ["Ashley Saulsbury", "Su-Jaen Huang", "Fredrik Dahlgren"], "https://doi.org/10.1145/305138.305236", "ics", 1999]], "Fredrik Dahlgren": [0, ["Efficient management of memory hierarchies in embedded DRAM systems", ["Ashley Saulsbury", "Su-Jaen Huang", "Fredrik Dahlgren"], "https://doi.org/10.1145/305138.305236", "ics", 1999]], "Carlos Molina": [0, ["Dynamic removal of redundant computations", ["Carlos Molina", "Antonio Gonzalez", "Jordi Tubella"], "https://doi.org/10.1145/305138.305239", "ics", 1999]], "Jordi Tubella": [0, ["Dynamic removal of redundant computations", ["Carlos Molina", "Antonio Gonzalez", "Jordi Tubella"], "https://doi.org/10.1145/305138.305239", "ics", 1999]], "Induprakas Kodukula": [0, ["An experimental evaluation of tiling and shackling for memory hierarchy management", ["Induprakas Kodukula", "Keshav Pingali", "Robert Cox", "Dror E. Maydan"], "https://doi.org/10.1145/305138.305243", "ics", 1999]], "Robert Cox": [0, ["An experimental evaluation of tiling and shackling for memory hierarchy management", ["Induprakas Kodukula", "Keshav Pingali", "Robert Cox", "Dror E. Maydan"], "https://doi.org/10.1145/305138.305243", "ics", 1999]], "Dror E. Maydan": [0, ["An experimental evaluation of tiling and shackling for memory hierarchy management", ["Induprakas Kodukula", "Keshav Pingali", "Robert Cox", "Dror E. Maydan"], "https://doi.org/10.1145/305138.305243", "ics", 1999]], "Jacqueline Chame": [0, ["A tile selection algorithm for data locality and cache interference", ["Jacqueline Chame", "Sungdo Moon"], "https://doi.org/10.1145/305138.305245", "ics", 1999]], "Sungdo Moon": [0.9978378713130951, ["A tile selection algorithm for data locality and cache interference", ["Jacqueline Chame", "Sungdo Moon"], "https://doi.org/10.1145/305138.305245", "ics", 1999]], "Mahmut T. Kandemir": [0, ["An integer linear programming approach for optimizing cache locality", ["Mahmut T. Kandemir", "Prithviraj Banerjee", "Alok N. Choudhary", "J. Ramanujam", "Eduard Ayguade"], "https://doi.org/10.1145/305138.305247", "ics", 1999]], "Prithviraj Banerjee": [0, ["An integer linear programming approach for optimizing cache locality", ["Mahmut T. Kandemir", "Prithviraj Banerjee", "Alok N. Choudhary", "J. Ramanujam", "Eduard Ayguade"], "https://doi.org/10.1145/305138.305247", "ics", 1999]], "Alok N. Choudhary": [0, ["An integer linear programming approach for optimizing cache locality", ["Mahmut T. Kandemir", "Prithviraj Banerjee", "Alok N. Choudhary", "J. Ramanujam", "Eduard Ayguade"], "https://doi.org/10.1145/305138.305247", "ics", 1999]], "J. Ramanujam": [0, ["An integer linear programming approach for optimizing cache locality", ["Mahmut T. Kandemir", "Prithviraj Banerjee", "Alok N. Choudhary", "J. Ramanujam", "Eduard Ayguade"], "https://doi.org/10.1145/305138.305247", "ics", 1999]]}