#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar  2 10:19:04 2019
# Process ID: 3044
# Current directory: D:/fpga/Digital_Logic_Lab_fpga_a7_20170217/run_vivido/1_mux4_1/1_mux4_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4552 D:\fpga\Digital_Logic_Lab_fpga_a7_20170217\run_vivido\1_mux4_1\1_mux4_1\1_mux4_1.xpr
# Log file: D:/fpga/Digital_Logic_Lab_fpga_a7_20170217/run_vivido/1_mux4_1/1_mux4_1/vivado.log
# Journal file: D:/fpga/Digital_Logic_Lab_fpga_a7_20170217/run_vivido/1_mux4_1/1_mux4_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/fpga/Digital_Logic_Lab_fpga_a7_20170217/run_vivido/1_mux4_1/1_mux4_1/1_mux4_1.xpr
INFO: [Project 1-313] Project file moved from '/home/innovril/digital_logic_lab/run_vivido/1_mux4_1/1_mux4_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project '1_mux4_1.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 755.863 ; gain = 185.820
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Mar  2 10:27:38 2019] Launched synth_1...
Run output will be captured here: D:/fpga/Digital_Logic_Lab_fpga_a7_20170217/run_vivido/1_mux4_1/1_mux4_1/1_mux4_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Mar  2 10:28:33 2019] Launched impl_1...
Run output will be captured here: D:/fpga/Digital_Logic_Lab_fpga_a7_20170217/run_vivido/1_mux4_1/1_mux4_1/1_mux4_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Mar  2 10:31:47 2019] Launched impl_1...
Run output will be captured here: D:/fpga/Digital_Logic_Lab_fpga_a7_20170217/run_vivido/1_mux4_1/1_mux4_1/1_mux4_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar  2 10:33:37 2019...
