v 20110115 2
C 40000 40000 0 0 0 EMBEDDEDtitle-A3.sym
[
L 48900 40600 56500 40600 15 0 0 0 -1 -1
B 48900 40000 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 49000 40700 15 8 1 0 0 0 1
TITLE
T 50700 40100 15 8 1 0 0 0 1
OF
T 49000 40100 15 8 1 0 0 0 1
PAGE
T 52500 40100 15 8 1 0 0 0 1
DRAWN BY: 
T 52500 40400 15 8 1 0 0 0 1
REVISION:
T 49000 40400 15 8 1 0 0 0 1
FILE:
L 52400 40600 52400 40000 15 0 0 0 -1 -1
T 66500 41800 5 10 0 0 0 0 1
graphical=1
B 40000 40000 16500 11600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
T 49900 40900 9 20 1 0 0 0 1
Ikea DIODER (color control)
T 49800 40100 9 10 1 0 0 0 1
1
T 51400 40100 9 10 1 0 0 0 1
1
T 53600 40100 9 10 1 0 0 0 1
Vagrearg
C 51500 48200 1 270 0 EMBEDDEDcapacitor-1.sym
[
T 52400 48000 5 10 0 0 270 0 1
symversion=0.1
T 52600 48000 5 10 0 0 270 0 1
numslots=0
T 52800 48000 5 10 0 0 270 0 1
description=capacitor
T 52000 48000 8 10 0 1 270 0 1
refdes=C?
T 52200 48000 5 10 0 0 270 0 1
device=CAPACITOR
L 51700 47800 51700 48000 3 0 0 0 -1 -1
L 51700 47500 51700 47700 3 0 0 0 -1 -1
L 51900 47700 51500 47700 3 0 0 0 -1 -1
L 51900 47800 51500 47800 3 0 0 0 -1 -1
P 51700 47300 51700 47500 1 0 0
{
T 51750 47450 5 8 0 1 270 0 1
pinnumber=2
T 51650 47450 5 8 0 1 270 2 1
pinseq=2
T 51700 47500 9 8 0 1 270 6 1
pinlabel=2
T 51700 47500 5 8 0 1 270 8 1
pintype=pas
}
P 51700 48200 51700 48000 1 0 0
{
T 51750 48050 5 8 0 1 270 6 1
pinnumber=1
T 51650 48050 5 8 0 1 270 8 1
pinseq=1
T 51700 48000 9 8 0 1 270 0 1
pinlabel=1
T 51700 48000 5 8 0 1 270 2 1
pintype=pas
}
]
{
T 52200 48000 5 10 0 0 270 0 1
device=CAPACITOR
T 51800 47900 5 10 1 1 0 0 1
refdes=C2
T 52400 48000 5 10 0 0 270 0 1
symversion=0.1
T 51800 47500 5 10 1 1 0 0 1
value=1u(?)
}
C 53000 45200 1 0 0 EMBEDDEDnmos-3.sym
[
L 53400 45600 53400 45400 3 0 0 0 -1 -1
L 53250 45600 53400 45600 3 0 0 0 -1 -1
L 53200 45800 53200 45400 3 0 0 0 -1 -1
L 53250 45475 53250 45325 3 0 0 0 -1 -1
L 53250 45675 53250 45525 3 0 0 0 -1 -1
L 53250 45875 53250 45725 3 0 0 0 -1 -1
T 53700 45800 8 10 0 1 0 0 1
refdes=Q?
P 53500 45400 53500 45200 1 0 1
{
T 53300 45200 5 10 0 1 0 0 1
pinnumber=S
T 53300 45200 9 10 0 1 0 0 1
pinlabel=S
T 53300 45200 5 10 0 0 0 0 1
pinseq=3
T 53300 45200 5 10 0 0 0 0 1
pintype=pas
}
P 53500 45800 53500 46000 1 0 1
{
T 53300 45900 5 10 0 1 0 0 1
pinnumber=D
T 53300 45900 9 10 0 1 0 0 1
pinlabel=D
T 53300 45900 5 10 0 0 0 0 1
pinseq=1
T 53300 45900 5 10 0 0 0 0 1
pintype=pas
}
P 53000 45400 53200 45400 1 0 0
{
T 53000 45500 5 10 0 1 0 0 1
pinnumber=G
T 53000 45500 9 10 0 1 0 0 1
pinlabel=G
T 53000 45500 5 10 0 0 0 0 1
pinseq=2
T 53000 45500 5 10 0 0 0 0 1
pintype=pas
}
L 53250 45600 53350 45550 3 0 0 0 -1 -1
L 53250 45600 53350 45650 3 0 0 0 -1 -1
L 53250 45400 53500 45400 3 0 0 0 -1 -1
L 53250 45800 53500 45800 3 0 0 0 -1 -1
T 53600 45700 5 10 0 0 0 0 1
description=generic N channel MOS transistor (enhancement type)
T 53600 45700 5 10 0 0 0 0 1
numslots=0
T 53600 45700 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
]
{
T 53600 45700 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 53600 45700 5 10 1 1 0 0 1
refdes=Q1
T 53600 45400 5 10 1 1 0 0 1
value=FDD8880
}
C 51900 45300 1 0 0 EMBEDDEDresistor-2.sym
[
T 52100 45600 8 10 0 1 0 0 1
refdes=R?
T 52300 45650 5 10 0 0 0 0 1
device=RESISTOR
B 52050 45300 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 51900 45400 52050 45400 1 0 0
{
T 52000 45450 5 8 0 1 0 0 1
pinnumber=1
T 52000 45450 5 8 0 0 0 0 1
pinseq=1
T 52000 45450 5 8 0 1 0 0 1
pinlabel=1
T 52000 45450 5 8 0 1 0 0 1
pintype=pas
}
P 52800 45400 52650 45400 1 0 0
{
T 52700 45450 5 8 0 1 0 0 1
pinnumber=2
T 52700 45450 5 8 0 0 0 0 1
pinseq=2
T 52700 45450 5 8 0 1 0 0 1
pinlabel=2
T 52700 45450 5 8 0 1 0 0 1
pintype=pas
}
]
{
T 52300 45650 5 10 0 0 0 0 1
device=RESISTOR
T 52300 45550 5 10 1 1 0 6 1
refdes=R5
T 52400 45550 5 10 1 1 0 0 1
value=150
}
C 52400 47700 1 0 0 EMBEDDEDlm7805-1.sym
[
T 54000 48600 5 10 0 0 0 0 1
net=GND:2
T 54000 48800 5 10 0 0 0 0 1
pins=3
T 53800 48700 8 10 0 1 0 6 1
refdes=U?
P 53700 48300 54000 48300 1 0 1
{
T 53830 48350 5 8 1 1 0 0 1
pinnumber=3
T 53830 48350 5 8 0 0 0 0 1
pinseq=3
}
P 53200 47700 53200 48000 1 0 0
{
T 53100 47800 5 8 1 1 0 0 1
pinnumber=2
T 53100 47800 5 8 0 0 0 0 1
pinseq=2
}
P 52700 48300 52400 48300 1 0 1
{
T 52500 48350 5 8 1 1 0 0 1
pinnumber=1
T 52500 48350 5 8 0 0 0 0 1
pinseq=1
}
T 53056 48101 9 8 1 0 0 0 1
GND
T 54000 49000 5 10 0 0 0 0 1
device=7805
B 52700 48000 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53300 47800 9 8 1 0 0 0 1
7805
T 53348 48300 9 8 1 0 0 0 1
OUT
T 52800 48300 9 8 1 0 0 0 1
IN
]
{
T 54000 49000 5 10 0 0 0 0 1
device=7805
T 53800 48700 5 10 1 1 0 6 1
refdes=N1
}
C 53000 43700 1 0 0 EMBEDDEDnmos-3.sym
[
L 53400 44100 53400 43900 3 0 0 0 -1 -1
L 53250 44100 53400 44100 3 0 0 0 -1 -1
L 53200 44300 53200 43900 3 0 0 0 -1 -1
L 53250 43975 53250 43825 3 0 0 0 -1 -1
L 53250 44175 53250 44025 3 0 0 0 -1 -1
L 53250 44375 53250 44225 3 0 0 0 -1 -1
T 53700 44300 8 10 0 1 0 0 1
refdes=Q?
P 53500 43900 53500 43700 1 0 1
{
T 53300 43700 5 10 0 1 0 0 1
pinnumber=S
T 53300 43700 9 10 0 1 0 0 1
pinlabel=S
T 53300 43700 5 10 0 0 0 0 1
pinseq=3
T 53300 43700 5 10 0 0 0 0 1
pintype=pas
}
P 53500 44300 53500 44500 1 0 1
{
T 53300 44400 5 10 0 1 0 0 1
pinnumber=D
T 53300 44400 9 10 0 1 0 0 1
pinlabel=D
T 53300 44400 5 10 0 0 0 0 1
pinseq=1
T 53300 44400 5 10 0 0 0 0 1
pintype=pas
}
P 53000 43900 53200 43900 1 0 0
{
T 53000 44000 5 10 0 1 0 0 1
pinnumber=G
T 53000 44000 9 10 0 1 0 0 1
pinlabel=G
T 53000 44000 5 10 0 0 0 0 1
pinseq=2
T 53000 44000 5 10 0 0 0 0 1
pintype=pas
}
L 53250 44100 53350 44050 3 0 0 0 -1 -1
L 53250 44100 53350 44150 3 0 0 0 -1 -1
L 53250 43900 53500 43900 3 0 0 0 -1 -1
L 53250 44300 53500 44300 3 0 0 0 -1 -1
T 53600 44200 5 10 0 0 0 0 1
description=generic N channel MOS transistor (enhancement type)
T 53600 44200 5 10 0 0 0 0 1
numslots=0
T 53600 44200 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
]
{
T 53600 44200 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 53600 44200 5 10 1 1 0 0 1
refdes=Q2
T 53600 43900 5 10 1 1 0 0 1
value=FDD8880
}
C 53000 42200 1 0 0 EMBEDDEDnmos-3.sym
[
L 53400 42600 53400 42400 3 0 0 0 -1 -1
L 53250 42600 53400 42600 3 0 0 0 -1 -1
L 53200 42800 53200 42400 3 0 0 0 -1 -1
L 53250 42475 53250 42325 3 0 0 0 -1 -1
L 53250 42675 53250 42525 3 0 0 0 -1 -1
L 53250 42875 53250 42725 3 0 0 0 -1 -1
T 53700 42800 8 10 0 1 0 0 1
refdes=Q?
P 53500 42400 53500 42200 1 0 1
{
T 53300 42200 5 10 0 1 0 0 1
pinnumber=S
T 53300 42200 9 10 0 1 0 0 1
pinlabel=S
T 53300 42200 5 10 0 0 0 0 1
pinseq=3
T 53300 42200 5 10 0 0 0 0 1
pintype=pas
}
P 53500 42800 53500 43000 1 0 1
{
T 53300 42900 5 10 0 1 0 0 1
pinnumber=D
T 53300 42900 9 10 0 1 0 0 1
pinlabel=D
T 53300 42900 5 10 0 0 0 0 1
pinseq=1
T 53300 42900 5 10 0 0 0 0 1
pintype=pas
}
P 53000 42400 53200 42400 1 0 0
{
T 53000 42500 5 10 0 1 0 0 1
pinnumber=G
T 53000 42500 9 10 0 1 0 0 1
pinlabel=G
T 53000 42500 5 10 0 0 0 0 1
pinseq=2
T 53000 42500 5 10 0 0 0 0 1
pintype=pas
}
L 53250 42600 53350 42550 3 0 0 0 -1 -1
L 53250 42600 53350 42650 3 0 0 0 -1 -1
L 53250 42400 53500 42400 3 0 0 0 -1 -1
L 53250 42800 53500 42800 3 0 0 0 -1 -1
T 53600 42700 5 10 0 0 0 0 1
description=generic N channel MOS transistor (enhancement type)
T 53600 42700 5 10 0 0 0 0 1
numslots=0
T 53600 42700 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
]
{
T 53600 42700 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 53600 42700 5 10 1 1 0 0 1
refdes=Q3
T 53600 42400 5 10 1 1 0 0 1
value=FDD8880
}
N 52800 45400 53000 45400 4
C 51900 43800 1 0 0 EMBEDDEDresistor-2.sym
[
T 52100 44100 8 10 0 1 0 0 1
refdes=R?
T 52300 44150 5 10 0 0 0 0 1
device=RESISTOR
B 52050 43800 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 51900 43900 52050 43900 1 0 0
{
T 52000 43950 5 8 0 1 0 0 1
pinnumber=1
T 52000 43950 5 8 0 0 0 0 1
pinseq=1
T 52000 43950 5 8 0 1 0 0 1
pinlabel=1
T 52000 43950 5 8 0 1 0 0 1
pintype=pas
}
P 52800 43900 52650 43900 1 0 0
{
T 52700 43950 5 8 0 1 0 0 1
pinnumber=2
T 52700 43950 5 8 0 0 0 0 1
pinseq=2
T 52700 43950 5 8 0 1 0 0 1
pinlabel=2
T 52700 43950 5 8 0 1 0 0 1
pintype=pas
}
]
{
T 52300 44150 5 10 0 0 0 0 1
device=RESISTOR
T 52300 44050 5 10 1 1 0 6 1
refdes=R6
T 52400 44050 5 10 1 1 0 0 1
value=150
}
C 51900 42300 1 0 0 EMBEDDEDresistor-2.sym
[
T 52100 42600 8 10 0 1 0 0 1
refdes=R?
T 52300 42650 5 10 0 0 0 0 1
device=RESISTOR
B 52050 42300 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 51900 42400 52050 42400 1 0 0
{
T 52000 42450 5 8 0 1 0 0 1
pinnumber=1
T 52000 42450 5 8 0 0 0 0 1
pinseq=1
T 52000 42450 5 8 0 1 0 0 1
pinlabel=1
T 52000 42450 5 8 0 1 0 0 1
pintype=pas
}
P 52800 42400 52650 42400 1 0 0
{
T 52700 42450 5 8 0 1 0 0 1
pinnumber=2
T 52700 42450 5 8 0 0 0 0 1
pinseq=2
T 52700 42450 5 8 0 1 0 0 1
pinlabel=2
T 52700 42450 5 8 0 1 0 0 1
pintype=pas
}
]
{
T 52300 42650 5 10 0 0 0 0 1
device=RESISTOR
T 52300 42550 5 10 1 1 0 6 1
refdes=R7
T 52400 42550 5 10 1 1 0 0 1
value=150
}
N 52800 42400 53000 42400 4
N 52800 43900 53000 43900 4
C 47000 47700 1 90 0 EMBEDDEDresistor-variable-2.sym
[
L 46800 48200 46700 48250 3 0 0 0 -1 -1
L 46800 48200 46700 48150 3 0 0 0 -1 -1
L 46600 48200 46800 48200 3 0 0 0 -1 -1
B 46800 47900 200 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 46600 48200 46400 48200 1 0 1
{
T 46500 48200 5 10 0 1 180 0 1
pinnumber=3
T 46500 48200 5 10 0 0 180 0 1
pinseq=3
T 46500 48200 5 10 0 1 180 0 1
pinlabel=3
T 46500 48200 5 10 0 1 180 0 1
pintype=pas
}
P 46900 48400 46900 48600 1 0 1
{
T 46900 48500 5 10 0 1 90 0 1
pinnumber=2
T 46900 48500 5 10 0 0 90 0 1
pinseq=2
T 46900 48500 5 10 0 1 90 0 1
pinlabel=2
T 46900 48500 5 10 0 1 90 0 1
pintype=pas
}
P 46900 47700 46900 47900 1 0 0
{
T 46900 47700 5 10 0 1 90 0 1
pinnumber=1
T 46900 47700 5 10 0 0 90 0 1
pinseq=1
T 46900 47700 5 10 0 1 90 0 1
pinlabel=1
T 46900 47700 5 10 0 1 90 0 1
pintype=pas
}
T 46100 48500 8 10 0 1 90 0 1
device=VARIABLE_RESISTOR
T 46600 48250 8 10 0 1 90 0 1
refdes=R?
]
{
T 47050 48200 5 10 1 1 0 0 1
refdes=W1
T 46100 48500 5 10 0 1 90 0 1
device=VARIABLE_RESISTOR
T 47050 48000 5 10 1 1 0 0 1
value=1k
}
C 45500 48100 1 0 0 EMBEDDEDresistor-2.sym
[
T 45700 48400 8 10 0 1 0 0 1
refdes=R?
T 45900 48450 5 10 0 0 0 0 1
device=RESISTOR
B 45650 48100 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 45500 48200 45650 48200 1 0 0
{
T 45600 48250 5 8 0 1 0 0 1
pinnumber=1
T 45600 48250 5 8 0 0 0 0 1
pinseq=1
T 45600 48250 5 8 0 1 0 0 1
pinlabel=1
T 45600 48250 5 8 0 1 0 0 1
pintype=pas
}
P 46400 48200 46250 48200 1 0 0
{
T 46300 48250 5 8 0 1 0 0 1
pinnumber=2
T 46300 48250 5 8 0 0 0 0 1
pinseq=2
T 46300 48250 5 8 0 1 0 0 1
pinlabel=2
T 46300 48250 5 8 0 1 0 0 1
pintype=pas
}
]
{
T 45900 48450 5 10 0 0 0 0 1
device=RESISTOR
T 45900 48350 5 10 1 1 0 6 1
refdes=R4
T 46000 48350 5 10 1 1 0 0 1
value=100
}
C 54300 48200 1 270 0 EMBEDDEDcapacitor-1.sym
[
T 55200 48000 5 10 0 0 270 0 1
symversion=0.1
T 55400 48000 5 10 0 0 270 0 1
numslots=0
T 55600 48000 5 10 0 0 270 0 1
description=capacitor
T 54800 48000 8 10 0 1 270 0 1
refdes=C?
T 55000 48000 5 10 0 0 270 0 1
device=CAPACITOR
L 54500 47800 54500 48000 3 0 0 0 -1 -1
L 54500 47500 54500 47700 3 0 0 0 -1 -1
L 54700 47700 54300 47700 3 0 0 0 -1 -1
L 54700 47800 54300 47800 3 0 0 0 -1 -1
P 54500 47300 54500 47500 1 0 0
{
T 54550 47450 5 8 0 1 270 0 1
pinnumber=2
T 54450 47450 5 8 0 1 270 2 1
pinseq=2
T 54500 47500 9 8 0 1 270 6 1
pinlabel=2
T 54500 47500 5 8 0 1 270 8 1
pintype=pas
}
P 54500 48200 54500 48000 1 0 0
{
T 54550 48050 5 8 0 1 270 6 1
pinnumber=1
T 54450 48050 5 8 0 1 270 8 1
pinseq=1
T 54500 48000 9 8 0 1 270 0 1
pinlabel=1
T 54500 48000 5 8 0 1 270 2 1
pintype=pas
}
]
{
T 55000 48000 5 10 0 0 270 0 1
device=CAPACITOR
T 54600 47900 5 10 1 1 0 0 1
refdes=C3
T 55200 48000 5 10 0 0 270 0 1
symversion=0.1
T 54600 47500 5 10 1 1 0 0 1
value=100n
}
C 49900 48100 1 0 0 EMBEDDEDdiode-1.sym
[
T 50200 48600 8 10 0 1 0 0 1
refdes=D?
L 50200 48300 50100 48300 3 0 0 0 -1 -1
L 50600 48300 50500 48300 3 0 0 0 -1 -1
P 50800 48300 50600 48300 1 0 0
{
T 50600 48350 5 8 0 1 0 0 1
pinnumber=2
T 50600 48350 5 8 0 0 0 0 1
pinseq=2
T 50600 48350 5 8 0 1 0 0 1
pinlabel=2
T 50600 48350 5 8 0 1 0 0 1
pintype=pas
}
P 49900 48300 50100 48300 1 0 0
{
T 50000 48350 5 8 0 1 0 0 1
pinnumber=1
T 50000 48350 5 8 0 0 0 0 1
pinseq=1
T 50000 48350 5 8 0 1 0 0 1
pinlabel=1
T 50000 48350 5 8 0 1 0 0 1
pintype=pas
}
L 50500 48500 50500 48100 3 0 0 0 -1 -1
L 50500 48300 50200 48100 3 0 0 0 -1 -1
T 50300 48700 5 10 0 0 0 0 1
device=DIODE
L 50200 48500 50500 48300 3 0 0 0 -1 -1
L 50200 48500 50200 48100 3 0 0 0 -1 -1
]
{
T 50300 48700 5 10 0 0 0 0 1
device=DIODE
T 50200 48600 5 10 1 1 0 0 1
refdes=D1
}
N 50800 48300 52400 48300 4
N 51700 48300 51700 48200 4
N 51000 48300 51000 48200 4
N 54000 48300 55400 48300 4
N 54500 48300 54500 48200 4
N 51000 47200 55900 47200 4
N 54500 47200 54500 47300 4
N 53200 47700 53200 47200 4
N 51700 47300 51700 47200 4
N 51000 47300 51000 47200 4
N 49900 48300 48600 48300 4
C 53400 41900 1 0 0 EMBEDDEDgnd-1.sym
[
T 53700 41950 8 10 0 0 0 0 1
net=GND:1
L 53480 41910 53520 41910 3 0 0 0 -1 -1
L 53455 41950 53545 41950 3 0 0 0 -1 -1
L 53400 42000 53600 42000 3 0 0 0 -1 -1
P 53500 42000 53500 42200 1 0 1
{
T 53558 42061 5 4 0 1 0 0 1
pinnumber=1
T 53558 42061 5 4 0 0 0 0 1
pinseq=1
T 53558 42061 5 4 0 1 0 0 1
pinlabel=1
T 53558 42061 5 4 0 1 0 0 1
pintype=pwr
}
]
C 53400 43400 1 0 0 EMBEDDEDgnd-1.sym
[
T 53700 43450 8 10 0 0 0 0 1
net=GND:1
L 53480 43410 53520 43410 3 0 0 0 -1 -1
L 53455 43450 53545 43450 3 0 0 0 -1 -1
L 53400 43500 53600 43500 3 0 0 0 -1 -1
P 53500 43500 53500 43700 1 0 1
{
T 53558 43561 5 4 0 1 0 0 1
pinnumber=1
T 53558 43561 5 4 0 0 0 0 1
pinseq=1
T 53558 43561 5 4 0 1 0 0 1
pinlabel=1
T 53558 43561 5 4 0 1 0 0 1
pintype=pwr
}
]
C 53400 44900 1 0 0 EMBEDDEDgnd-1.sym
[
T 53700 44950 8 10 0 0 0 0 1
net=GND:1
L 53480 44910 53520 44910 3 0 0 0 -1 -1
L 53455 44950 53545 44950 3 0 0 0 -1 -1
L 53400 45000 53600 45000 3 0 0 0 -1 -1
P 53500 45000 53500 45200 1 0 1
{
T 53558 45061 5 4 0 1 0 0 1
pinnumber=1
T 53558 45061 5 4 0 0 0 0 1
pinseq=1
T 53558 45061 5 4 0 1 0 0 1
pinlabel=1
T 53558 45061 5 4 0 1 0 0 1
pintype=pwr
}
]
C 46800 47400 1 0 0 EMBEDDEDgnd-1.sym
[
T 47100 47450 8 10 0 0 0 0 1
net=GND:1
L 46880 47410 46920 47410 3 0 0 0 -1 -1
L 46855 47450 46945 47450 3 0 0 0 -1 -1
L 46800 47500 47000 47500 3 0 0 0 -1 -1
P 46900 47500 46900 47700 1 0 1
{
T 46958 47561 5 4 0 1 0 0 1
pinnumber=1
T 46958 47561 5 4 0 0 0 0 1
pinseq=1
T 46958 47561 5 4 0 1 0 0 1
pinlabel=1
T 46958 47561 5 4 0 1 0 0 1
pintype=pwr
}
]
C 46700 48600 1 0 0 EMBEDDEDvcc-1.sym
[
T 47150 48800 8 10 0 0 0 0 1
net=Vcc:1
T 46775 48850 9 8 1 0 0 0 1
Vcc
L 46750 48800 47050 48800 3 0 0 0 -1 -1
P 46900 48600 46900 48800 1 0 0
{
T 46950 48650 5 6 0 1 0 0 1
pinnumber=1
T 46950 48650 5 6 0 0 0 0 1
pinseq=1
T 46950 48650 5 6 0 1 0 0 1
pinlabel=1
T 46950 48650 5 6 0 1 0 0 1
pintype=pwr
}
]
C 48700 49700 1 0 0 EMBEDDEDswitch-spst-1.sym
[
T 49000 50000 8 10 0 1 0 0 1
refdes=S?
P 49000 49700 48700 49700 1 0 1
{
T 48800 49750 5 8 1 1 0 0 1
pinnumber=1
T 48800 49750 5 8 0 0 0 0 1
pinseq=1
T 48800 49750 5 8 0 1 0 0 1
pinlabel=1
T 48800 49750 5 8 0 1 0 0 1
pintype=pas
}
P 49200 49700 49500 49700 1 0 1
{
T 49350 49750 5 8 1 1 0 0 1
pinnumber=2
T 49350 49750 5 8 0 0 0 0 1
pinseq=2
T 49350 49750 5 8 0 1 0 0 1
pinlabel=2
T 49350 49750 5 8 0 1 0 0 1
pintype=pas
}
T 49100 50400 5 10 0 0 0 0 1
device=SPST
L 49000 49900 49200 49700 3 0 0 0 -1 -1
]
{
T 49100 50400 5 10 0 0 0 0 1
device=SPST
T 49000 50000 5 10 1 1 0 0 1
refdes=S1
}
C 48600 49900 1 90 0 EMBEDDEDresistor-2.sym
[
T 48300 50100 8 10 0 1 90 0 1
refdes=R?
T 48250 50300 5 10 0 0 90 0 1
device=RESISTOR
B 48400 50050 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 48500 49900 48500 50050 1 0 0
{
T 48450 50000 5 8 0 1 90 0 1
pinnumber=1
T 48450 50000 5 8 0 0 90 0 1
pinseq=1
T 48450 50000 5 8 0 1 90 0 1
pinlabel=1
T 48450 50000 5 8 0 1 90 0 1
pintype=pas
}
P 48500 50800 48500 50650 1 0 0
{
T 48450 50700 5 8 0 1 90 0 1
pinnumber=2
T 48450 50700 5 8 0 0 90 0 1
pinseq=2
T 48450 50700 5 8 0 1 90 0 1
pinlabel=2
T 48450 50700 5 8 0 1 90 0 1
pintype=pas
}
]
{
T 48250 50300 5 10 0 0 90 0 1
device=RESISTOR
T 48350 50300 5 10 1 1 90 6 1
refdes=R1
T 48350 50400 5 10 1 1 90 0 1
value=10k
}
C 49400 49400 1 0 0 EMBEDDEDgnd-1.sym
[
T 49700 49450 8 10 0 0 0 0 1
net=GND:1
L 49480 49410 49520 49410 3 0 0 0 -1 -1
L 49455 49450 49545 49450 3 0 0 0 -1 -1
L 49400 49500 49600 49500 3 0 0 0 -1 -1
P 49500 49500 49500 49700 1 0 1
{
T 49558 49561 5 4 0 1 0 0 1
pinnumber=1
T 49558 49561 5 4 0 0 0 0 1
pinseq=1
T 49558 49561 5 4 0 1 0 0 1
pinlabel=1
T 49558 49561 5 4 0 1 0 0 1
pintype=pwr
}
]
N 48700 49700 48300 49700 4
N 48500 49700 48500 49900 4
C 48300 50800 1 0 0 EMBEDDEDvcc-1.sym
[
T 48750 51000 8 10 0 0 0 0 1
net=Vcc:1
T 48375 51050 9 8 1 0 0 0 1
Vcc
L 48350 51000 48650 51000 3 0 0 0 -1 -1
P 48500 50800 48500 51000 1 0 0
{
T 48550 50850 5 6 0 1 0 0 1
pinnumber=1
T 48550 50850 5 6 0 0 0 0 1
pinseq=1
T 48550 50850 5 6 0 1 0 0 1
pinlabel=1
T 48550 50850 5 6 0 1 0 0 1
pintype=pwr
}
]
C 48600 46300 1 0 1 EMBEDDEDconnector5-2.sym
[
B 47900 46300 400 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 48350 46700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 48600 46700 48400 46700 1 0 0
{
T 48400 46750 5 8 0 1 0 0 1
pinnumber=5
T 48400 46650 5 8 0 1 0 2 1
pinseq=5
T 48250 46700 9 8 1 1 0 6 1
pinlabel=5
T 48250 46700 5 8 0 1 0 8 1
pintype=pas
}
V 48350 47100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 48600 47100 48400 47100 1 0 0
{
T 48400 47150 5 8 0 1 0 0 1
pinnumber=4
T 48400 47050 5 8 0 1 0 2 1
pinseq=4
T 48250 47100 9 8 1 1 0 6 1
pinlabel=4
T 48250 47100 5 8 0 1 0 8 1
pintype=pas
}
V 48350 47500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 48600 47500 48400 47500 1 0 0
{
T 48400 47550 5 8 0 1 0 0 1
pinnumber=3
T 48400 47450 5 8 0 1 0 2 1
pinseq=3
T 48250 47500 9 8 1 1 0 6 1
pinlabel=3
T 48250 47500 5 8 0 1 0 8 1
pintype=pas
}
V 48350 47900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 48600 47900 48400 47900 1 0 0
{
T 48400 47950 5 8 0 1 0 0 1
pinnumber=2
T 48400 47850 5 8 0 1 0 2 1
pinseq=2
T 48250 47900 9 8 1 1 0 6 1
pinlabel=2
T 48250 47900 5 8 0 1 0 8 1
pintype=pas
}
V 48350 48300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 48600 48300 48400 48300 1 0 0
{
T 48400 48350 5 8 0 1 0 0 1
pinnumber=1
T 48400 48250 5 8 0 1 0 2 1
pinseq=1
T 48250 48300 9 8 1 1 0 6 1
pinlabel=1
T 48250 48300 5 8 0 1 0 8 1
pintype=pas
}
T 48300 49550 5 10 0 0 0 6 1
numslots=0
T 48300 49350 5 10 0 0 0 6 1
description=generic connector
T 48300 49150 5 10 0 0 0 6 1
author=Leon Kos
T 48300 48950 5 10 0 0 0 6 1
footprint=SIP5N
T 48300 48750 5 10 0 0 0 6 1
device=CONNECTOR_5
T 47900 48800 8 10 0 1 0 0 1
refdes=CONN?
]
{
T 47900 48800 5 10 1 1 0 0 1
refdes=J1
T 48300 48750 5 10 0 0 0 6 1
device=CONNECTOR_5
T 48300 48950 5 10 0 0 0 6 1
footprint=SIP5N
}
C 50800 48200 1 270 0 EMBEDDEDcapacitor-1.sym
[
T 51700 48000 5 10 0 0 270 0 1
symversion=0.1
T 51900 48000 5 10 0 0 270 0 1
numslots=0
T 52100 48000 5 10 0 0 270 0 1
description=capacitor
T 51300 48000 8 10 0 1 270 0 1
refdes=C?
T 51500 48000 5 10 0 0 270 0 1
device=CAPACITOR
L 51000 47800 51000 48000 3 0 0 0 -1 -1
L 51000 47500 51000 47700 3 0 0 0 -1 -1
L 51200 47700 50800 47700 3 0 0 0 -1 -1
L 51200 47800 50800 47800 3 0 0 0 -1 -1
P 51000 47300 51000 47500 1 0 0
{
T 51050 47450 5 8 0 1 270 0 1
pinnumber=2
T 50950 47450 5 8 0 1 270 2 1
pinseq=2
T 51000 47500 9 8 0 1 270 6 1
pinlabel=2
T 51000 47500 5 8 0 1 270 8 1
pintype=pas
}
P 51000 48200 51000 48000 1 0 0
{
T 51050 48050 5 8 0 1 270 6 1
pinnumber=1
T 50950 48050 5 8 0 1 270 8 1
pinseq=1
T 51000 48000 9 8 0 1 270 0 1
pinlabel=1
T 51000 48000 5 8 0 1 270 2 1
pintype=pas
}
]
{
T 51500 48000 5 10 0 0 270 0 1
device=CAPACITOR
T 51100 47900 5 10 1 1 0 0 1
refdes=C1
T 51700 48000 5 10 0 0 270 0 1
symversion=0.1
T 51100 47500 5 10 1 1 0 0 1
value=100n
}
C 51700 49700 1 0 0 EMBEDDEDswitch-spst-1.sym
[
T 52000 50000 8 10 0 1 0 0 1
refdes=S?
P 52000 49700 51700 49700 1 0 1
{
T 51800 49750 5 8 1 1 0 0 1
pinnumber=1
T 51800 49750 5 8 0 0 0 0 1
pinseq=1
T 51800 49750 5 8 0 1 0 0 1
pinlabel=1
T 51800 49750 5 8 0 1 0 0 1
pintype=pas
}
P 52200 49700 52500 49700 1 0 1
{
T 52350 49750 5 8 1 1 0 0 1
pinnumber=2
T 52350 49750 5 8 0 0 0 0 1
pinseq=2
T 52350 49750 5 8 0 1 0 0 1
pinlabel=2
T 52350 49750 5 8 0 1 0 0 1
pintype=pas
}
T 52100 50400 5 10 0 0 0 0 1
device=SPST
L 52000 49900 52200 49700 3 0 0 0 -1 -1
]
{
T 52100 50400 5 10 0 0 0 0 1
device=SPST
T 52000 50000 5 10 1 1 0 0 1
refdes=S2
}
C 51600 49900 1 90 0 EMBEDDEDresistor-2.sym
[
T 51300 50100 8 10 0 1 90 0 1
refdes=R?
T 51250 50300 5 10 0 0 90 0 1
device=RESISTOR
B 51400 50050 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 51500 49900 51500 50050 1 0 0
{
T 51450 50000 5 8 0 1 90 0 1
pinnumber=1
T 51450 50000 5 8 0 0 90 0 1
pinseq=1
T 51450 50000 5 8 0 1 90 0 1
pinlabel=1
T 51450 50000 5 8 0 1 90 0 1
pintype=pas
}
P 51500 50800 51500 50650 1 0 0
{
T 51450 50700 5 8 0 1 90 0 1
pinnumber=2
T 51450 50700 5 8 0 0 90 0 1
pinseq=2
T 51450 50700 5 8 0 1 90 0 1
pinlabel=2
T 51450 50700 5 8 0 1 90 0 1
pintype=pas
}
]
{
T 51250 50300 5 10 0 0 90 0 1
device=RESISTOR
T 51350 50300 5 10 1 1 90 6 1
refdes=R2
T 51350 50400 5 10 1 1 90 0 1
value=10k
}
C 52400 49400 1 0 0 EMBEDDEDgnd-1.sym
[
T 52700 49450 8 10 0 0 0 0 1
net=GND:1
L 52480 49410 52520 49410 3 0 0 0 -1 -1
L 52455 49450 52545 49450 3 0 0 0 -1 -1
L 52400 49500 52600 49500 3 0 0 0 -1 -1
P 52500 49500 52500 49700 1 0 1
{
T 52558 49561 5 4 0 1 0 0 1
pinnumber=1
T 52558 49561 5 4 0 0 0 0 1
pinseq=1
T 52558 49561 5 4 0 1 0 0 1
pinlabel=1
T 52558 49561 5 4 0 1 0 0 1
pintype=pwr
}
]
N 51700 49700 51300 49700 4
N 51500 49700 51500 49900 4
C 51300 50800 1 0 0 EMBEDDEDvcc-1.sym
[
T 51750 51000 8 10 0 0 0 0 1
net=Vcc:1
T 51375 51050 9 8 1 0 0 0 1
Vcc
L 51350 51000 51650 51000 3 0 0 0 -1 -1
P 51500 50800 51500 51000 1 0 0
{
T 51550 50850 5 6 0 1 0 0 1
pinnumber=1
T 51550 50850 5 6 0 0 0 0 1
pinseq=1
T 51550 50850 5 6 0 1 0 0 1
pinlabel=1
T 51550 50850 5 6 0 1 0 0 1
pintype=pwr
}
]
C 54700 49700 1 0 0 EMBEDDEDswitch-spst-1.sym
[
T 55000 50000 8 10 0 1 0 0 1
refdes=S?
P 55000 49700 54700 49700 1 0 1
{
T 54800 49750 5 8 1 1 0 0 1
pinnumber=1
T 54800 49750 5 8 0 0 0 0 1
pinseq=1
T 54800 49750 5 8 0 1 0 0 1
pinlabel=1
T 54800 49750 5 8 0 1 0 0 1
pintype=pas
}
P 55200 49700 55500 49700 1 0 1
{
T 55350 49750 5 8 1 1 0 0 1
pinnumber=2
T 55350 49750 5 8 0 0 0 0 1
pinseq=2
T 55350 49750 5 8 0 1 0 0 1
pinlabel=2
T 55350 49750 5 8 0 1 0 0 1
pintype=pas
}
T 55100 50400 5 10 0 0 0 0 1
device=SPST
L 55000 49900 55200 49700 3 0 0 0 -1 -1
]
{
T 55100 50400 5 10 0 0 0 0 1
device=SPST
T 55000 50000 5 10 1 1 0 0 1
refdes=S3
}
C 54600 49900 1 90 0 EMBEDDEDresistor-2.sym
[
T 54300 50100 8 10 0 1 90 0 1
refdes=R?
T 54250 50300 5 10 0 0 90 0 1
device=RESISTOR
B 54400 50050 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 54500 49900 54500 50050 1 0 0
{
T 54450 50000 5 8 0 1 90 0 1
pinnumber=1
T 54450 50000 5 8 0 0 90 0 1
pinseq=1
T 54450 50000 5 8 0 1 90 0 1
pinlabel=1
T 54450 50000 5 8 0 1 90 0 1
pintype=pas
}
P 54500 50800 54500 50650 1 0 0
{
T 54450 50700 5 8 0 1 90 0 1
pinnumber=2
T 54450 50700 5 8 0 0 90 0 1
pinseq=2
T 54450 50700 5 8 0 1 90 0 1
pinlabel=2
T 54450 50700 5 8 0 1 90 0 1
pintype=pas
}
]
{
T 54250 50300 5 10 0 0 90 0 1
device=RESISTOR
T 54350 50300 5 10 1 1 90 6 1
refdes=R3
T 54350 50400 5 10 1 1 90 0 1
value=10k
}
C 55400 49400 1 0 0 EMBEDDEDgnd-1.sym
[
T 55700 49450 8 10 0 0 0 0 1
net=GND:1
L 55480 49410 55520 49410 3 0 0 0 -1 -1
L 55455 49450 55545 49450 3 0 0 0 -1 -1
L 55400 49500 55600 49500 3 0 0 0 -1 -1
P 55500 49500 55500 49700 1 0 1
{
T 55558 49561 5 4 0 1 0 0 1
pinnumber=1
T 55558 49561 5 4 0 0 0 0 1
pinseq=1
T 55558 49561 5 4 0 1 0 0 1
pinlabel=1
T 55558 49561 5 4 0 1 0 0 1
pintype=pwr
}
]
N 54700 49700 54300 49700 4
N 54500 49700 54500 49900 4
C 54300 50800 1 0 0 EMBEDDEDvcc-1.sym
[
T 54750 51000 8 10 0 0 0 0 1
net=Vcc:1
T 54375 51050 9 8 1 0 0 0 1
Vcc
L 54350 51000 54650 51000 3 0 0 0 -1 -1
P 54500 50800 54500 51000 1 0 0
{
T 54550 50850 5 6 0 1 0 0 1
pinnumber=1
T 54550 50850 5 6 0 0 0 0 1
pinseq=1
T 54550 50850 5 6 0 1 0 0 1
pinlabel=1
T 54550 50850 5 6 0 1 0 0 1
pintype=pwr
}
]
C 49200 47800 1 0 1 EMBEDDEDin-1.sym
[
T 49200 48100 8 10 0 1 0 6 1
refdes=pinlabel
T 49200 48100 5 10 0 0 0 6 1
device=INPUT
L 48800 47900 49100 47900 6 0 0 0 -1 -1
L 49100 47900 49200 47800 6 0 0 0 -1 -1
L 49100 47900 49200 48000 6 0 0 0 -1 -1
P 48800 47900 48600 47900 1 0 1
{
T 48750 47950 5 6 0 1 0 6 1
pinnumber=1
T 48750 47950 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 49200 48100 5 10 0 0 0 6 1
device=INPUT
T 49300 47900 5 10 1 1 0 1 1
refdes=G_OUT
T 49200 47800 5 10 0 0 0 0 1
net=G_OUT:1
}
C 48900 46300 1 0 1 EMBEDDEDgnd-1.sym
[
T 48600 46350 8 10 0 0 0 6 1
net=GND:1
L 48820 46310 48780 46310 3 0 0 0 -1 -1
L 48845 46350 48755 46350 3 0 0 0 -1 -1
L 48900 46400 48700 46400 3 0 0 0 -1 -1
P 48800 46400 48800 46600 1 0 1
{
T 48742 46461 5 4 0 1 0 6 1
pinnumber=1
T 48742 46461 5 4 0 0 0 6 1
pinseq=1
T 48742 46461 5 4 0 1 0 6 1
pinlabel=1
T 48742 46461 5 4 0 1 0 6 1
pintype=pwr
}
]
C 49200 47400 1 0 1 EMBEDDEDin-1.sym
[
T 49200 47700 8 10 0 1 0 6 1
refdes=pinlabel
T 49200 47700 5 10 0 0 0 6 1
device=INPUT
L 48800 47500 49100 47500 6 0 0 0 -1 -1
L 49100 47500 49200 47400 6 0 0 0 -1 -1
L 49100 47500 49200 47600 6 0 0 0 -1 -1
P 48800 47500 48600 47500 1 0 1
{
T 48750 47550 5 6 0 1 0 6 1
pinnumber=1
T 48750 47550 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 49200 47700 5 10 0 0 0 6 1
device=INPUT
T 49300 47500 5 10 1 1 0 1 1
refdes=B_OUT
T 49200 47400 5 10 0 0 0 0 1
net=B_OUT:1
}
C 49200 47000 1 0 1 EMBEDDEDin-1.sym
[
T 49200 47300 8 10 0 1 0 6 1
refdes=pinlabel
T 49200 47300 5 10 0 0 0 6 1
device=INPUT
L 48800 47100 49100 47100 6 0 0 0 -1 -1
L 49100 47100 49200 47000 6 0 0 0 -1 -1
L 49100 47100 49200 47200 6 0 0 0 -1 -1
P 48800 47100 48600 47100 1 0 1
{
T 48750 47150 5 6 0 1 0 6 1
pinnumber=1
T 48750 47150 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 49200 47300 5 10 0 0 0 6 1
device=INPUT
T 49300 47100 5 10 1 1 0 1 1
refdes=R_OUT
T 49200 47000 5 10 0 0 0 0 1
net=R_OUT:1
}
N 48600 46700 48800 46700 4
N 48800 46700 48800 46600 4
N 53700 46000 53500 46000 4
N 53700 44500 53500 44500 4
N 53700 43000 53500 43000 4
C 40800 47600 1 0 0 EMBEDDEDpic16f684-1.sym
[
B 41100 47600 2400 3100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 40800 48800 41100 48800 1 0 0
{
T 40800 48800 5 10 0 0 0 0 1
pintype=pwr
T 41155 48795 5 10 1 1 0 0 1
pinlabel=Vdd
T 41005 48845 5 10 1 1 0 6 1
pinnumber=1
T 40800 48800 5 10 0 0 0 0 1
pinseq=1
}
P 40800 47800 41100 47800 1 0 0
{
T 40800 47800 5 10 0 0 0 0 1
pintype=pwr
T 41155 47795 5 10 1 1 0 0 1
pinlabel=Vss
T 41005 47845 5 10 1 1 0 6 1
pinnumber=14
T 40800 47800 5 10 0 0 0 0 1
pinseq=14
}
T 41100 51900 8 10 0 0 0 0 1
author=B. Stultiens berthoATvagrearg.org
T 41100 51700 8 10 0 0 0 0 1
use-license=unlimited
T 41100 51500 8 10 0 0 0 0 1
dist-license=GPL2+
T 41100 50750 8 10 0 1 0 0 1
refdes=U?
P 43800 47800 43500 47800 1 0 0
{
T 43800 47800 5 10 0 0 0 0 1
pintype=io
T 43445 47795 5 10 1 1 0 6 1
pinlabel=P1A/RC5
T 43595 47845 5 10 1 1 0 0 1
pinnumber=5
T 43800 47800 5 10 0 0 0 0 1
pinseq=5
}
P 43800 48000 43500 48000 1 0 0
{
T 43800 48000 5 10 0 0 0 0 1
pintype=io
T 43445 47995 5 10 1 1 0 6 1
pinlabel=P1B/RC4
T 43595 48045 5 10 1 1 0 0 1
pinnumber=6
T 43800 48000 5 10 0 0 0 0 1
pinseq=6
}
P 43800 48200 43500 48200 1 0 0
{
T 43800 48200 5 10 0 0 0 0 1
pintype=io
T 43445 48195 5 10 1 1 0 6 1
pinlabel=AN7/P1C/RC3
T 43595 48245 5 10 1 1 0 0 1
pinnumber=7
T 43800 48200 5 10 0 0 0 0 1
pinseq=7
}
P 43800 48400 43500 48400 1 0 0
{
T 43800 48400 5 10 0 0 0 0 1
pintype=io
T 43445 48395 5 10 1 1 0 6 1
pinlabel=AN6/P1D/RC2
T 43595 48445 5 10 1 1 0 0 1
pinnumber=8
T 43800 48400 5 10 0 0 0 0 1
pinseq=8
}
P 43800 48600 43500 48600 1 0 0
{
T 43800 48600 5 10 0 0 0 0 1
pintype=io
T 43445 48595 5 10 1 1 0 6 1
pinlabel=AN5/RC1
T 43595 48645 5 10 1 1 0 0 1
pinnumber=9
T 43800 48600 5 10 0 0 0 0 1
pinseq=9
}
P 43800 48800 43500 48800 1 0 0
{
T 43800 48800 5 10 0 0 0 0 1
pintype=io
T 43445 48795 5 10 1 1 0 6 1
pinlabel=AN4/RC0
T 43595 48845 5 10 1 1 0 0 1
pinnumber=10
T 43800 48800 5 10 0 0 0 0 1
pinseq=10
}
P 43800 49400 43500 49400 1 0 0
{
T 43800 49400 5 10 0 0 0 0 1
pintype=io
T 43445 49395 5 10 1 1 0 6 1
pinlabel=CLKIN/RA5
T 43595 49445 5 10 1 1 0 0 1
pinnumber=2
T 43800 49400 5 10 0 0 0 0 1
pinseq=2
}
P 43800 49600 43500 49600 1 0 0
{
T 43800 49600 5 10 0 0 0 0 1
pintype=io
T 43445 49595 5 10 1 1 0 6 1
pinlabel=CLKOUT/RA4
T 43595 49645 5 10 1 1 0 0 1
pinnumber=3
T 43800 49600 5 10 0 0 0 0 1
pinseq=3
}
P 43800 49800 43500 49800 1 0 0
{
T 43800 49800 5 10 0 0 0 0 1
pintype=io
T 43445 49795 5 10 1 1 0 6 1
pinlabel=Vpp/\_MCLR\_/RA3
T 43595 49845 5 10 1 1 0 0 1
pinnumber=4
T 43800 49800 5 10 0 0 0 0 1
pinseq=4
}
P 43800 50000 43500 50000 1 0 0
{
T 43800 50000 5 10 0 0 0 0 1
pintype=io
T 43445 49995 5 10 1 1 0 6 1
pinlabel=AN2/RA2
T 43595 50045 5 10 1 1 0 0 1
pinnumber=11
T 43800 50000 5 10 0 0 0 0 1
pinseq=11
}
P 43800 50200 43500 50200 1 0 0
{
T 43800 50200 5 10 0 0 0 0 1
pintype=io
T 43445 50195 5 10 1 1 0 6 1
pinlabel=ICSPCLK/AN1/RA1
T 43595 50245 5 10 1 1 0 0 1
pinnumber=12
T 43800 50200 5 10 0 0 0 0 1
pinseq=12
}
P 43800 50400 43500 50400 1 0 0
{
T 43800 50400 5 10 0 0 0 0 1
pintype=io
T 43445 50395 5 10 1 1 0 6 1
pinlabel=ICSPDAT/AN0/RA0
T 43595 50445 5 10 1 1 0 0 1
pinnumber=13
T 43800 50400 5 10 0 0 0 0 1
pinseq=13
}
T 41100 51100 8 10 0 0 0 0 1
documentation=http://ww1.microchip.com/downloads/en/DeviceDoc/41202F-print.pdf
T 41100 51300 8 10 0 0 0 0 1
footprint=SO14
T 43500 50750 8 10 0 1 0 6 1
device=PIC16F684
]
{
T 43500 50750 5 10 1 1 0 6 1
device=PIC16F684
T 41100 51300 5 10 0 0 0 0 1
footprint=SO14
T 41100 50750 5 10 1 1 0 0 1
refdes=N2
}
C 40600 47400 1 0 0 EMBEDDEDgnd-1.sym
[
T 40900 47450 8 10 0 0 0 0 1
net=GND:1
L 40680 47410 40720 47410 3 0 0 0 -1 -1
L 40655 47450 40745 47450 3 0 0 0 -1 -1
L 40600 47500 40800 47500 3 0 0 0 -1 -1
P 40700 47500 40700 47700 1 0 1
{
T 40758 47561 5 4 0 1 0 0 1
pinnumber=1
T 40758 47561 5 4 0 0 0 0 1
pinseq=1
T 40758 47561 5 4 0 1 0 0 1
pinlabel=1
T 40758 47561 5 4 0 1 0 0 1
pintype=pwr
}
]
C 40500 48900 1 0 0 EMBEDDEDvcc-1.sym
[
T 40950 49100 8 10 0 0 0 0 1
net=Vcc:1
T 40575 49150 9 8 1 0 0 0 1
Vcc
L 40550 49100 40850 49100 3 0 0 0 -1 -1
P 40700 48900 40700 49100 1 0 0
{
T 40750 48950 5 6 0 1 0 0 1
pinnumber=1
T 40750 48950 5 6 0 0 0 0 1
pinseq=1
T 40750 48950 5 6 0 1 0 0 1
pinlabel=1
T 40750 48950 5 6 0 1 0 0 1
pintype=pwr
}
]
N 40800 48800 40700 48800 4
N 40700 48800 40700 48900 4
N 40800 47800 40700 47800 4
N 40700 47800 40700 47700 4
C 44100 50500 1 0 0 EMBEDDEDtestpt-1.sym
[
T 44500 51600 8 10 0 0 0 0 1
numslots=0
T 44500 51200 8 10 0 0 0 0 1
footprint=none
T 44500 51400 8 10 0 0 0 0 1
device=TESTPOINT
T 44200 50900 8 10 0 1 0 0 1
refdes=TP?
L 44200 50900 44300 50800 3 0 0 0 -1 -1
L 44100 50800 44200 50900 3 0 0 0 -1 -1
L 44200 50700 44300 50800 3 0 0 0 -1 -1
L 44100 50800 44200 50700 3 0 0 0 -1 -1
P 44200 50500 44200 50700 1 0 0
{
T 44400 50500 5 10 0 0 0 0 1
pinseq=1
T 44400 50700 5 10 0 0 0 0 1
pinnumber=1
T 44200 50500 5 10 0 1 0 0 1
pintype=io
T 44200 50500 5 10 0 1 0 0 1
pinlabel=1
}
]
{
T 44200 50900 5 10 1 1 0 3 1
refdes=TP1
T 44500 51400 5 10 0 0 0 0 1
device=TESTPOINT
T 44500 51200 5 10 0 0 0 0 1
footprint=none
}
C 44600 50500 1 0 0 EMBEDDEDtestpt-1.sym
[
T 45000 51600 8 10 0 0 0 0 1
numslots=0
T 45000 51200 8 10 0 0 0 0 1
footprint=none
T 45000 51400 8 10 0 0 0 0 1
device=TESTPOINT
T 44700 50900 8 10 0 1 0 0 1
refdes=TP?
L 44700 50900 44800 50800 3 0 0 0 -1 -1
L 44600 50800 44700 50900 3 0 0 0 -1 -1
L 44700 50700 44800 50800 3 0 0 0 -1 -1
L 44600 50800 44700 50700 3 0 0 0 -1 -1
P 44700 50500 44700 50700 1 0 0
{
T 44900 50500 5 10 0 0 0 0 1
pinseq=1
T 44900 50700 5 10 0 0 0 0 1
pinnumber=1
T 44700 50500 5 10 0 1 0 0 1
pintype=io
T 44700 50500 5 10 0 1 0 0 1
pinlabel=1
}
]
{
T 44700 50900 5 10 1 1 0 3 1
refdes=TP2
T 45000 51400 5 10 0 0 0 0 1
device=TESTPOINT
T 45000 51200 5 10 0 0 0 0 1
footprint=none
}
C 45100 50500 1 0 0 EMBEDDEDtestpt-1.sym
[
T 45500 51600 8 10 0 0 0 0 1
numslots=0
T 45500 51200 8 10 0 0 0 0 1
footprint=none
T 45500 51400 8 10 0 0 0 0 1
device=TESTPOINT
T 45200 50900 8 10 0 1 0 0 1
refdes=TP?
L 45200 50900 45300 50800 3 0 0 0 -1 -1
L 45100 50800 45200 50900 3 0 0 0 -1 -1
L 45200 50700 45300 50800 3 0 0 0 -1 -1
L 45100 50800 45200 50700 3 0 0 0 -1 -1
P 45200 50500 45200 50700 1 0 0
{
T 45400 50500 5 10 0 0 0 0 1
pinseq=1
T 45400 50700 5 10 0 0 0 0 1
pinnumber=1
T 45200 50500 5 10 0 1 0 0 1
pintype=io
T 45200 50500 5 10 0 1 0 0 1
pinlabel=1
}
]
{
T 45200 50900 5 10 1 1 0 3 1
refdes=TP3
T 45500 51400 5 10 0 0 0 0 1
device=TESTPOINT
T 45500 51200 5 10 0 0 0 0 1
footprint=none
}
N 43800 50400 45400 50400 4
N 44200 50400 44200 50500 4
N 43800 50200 45400 50200 4
N 44700 50200 44700 50500 4
N 43800 49800 45400 49800 4
N 45200 49800 45200 50500 4
N 43800 50000 45400 50000 4
C 45400 49900 1 0 0 EMBEDDEDout-1.sym
[
T 45400 50200 8 10 0 1 0 0 1
refdes=pinlabel
T 45400 50200 5 10 0 0 0 0 1
device=OUTPUT
L 46000 50000 45900 49900 6 0 0 0 -1 -1
L 46000 50000 45900 50100 6 0 0 0 -1 -1
L 45600 50000 46000 50000 6 0 0 0 -1 -1
P 45400 50000 45600 50000 1 0 0
{
T 45550 50050 5 6 0 1 0 0 1
pinnumber=1
T 45550 50050 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 45400 50200 5 10 0 0 0 0 1
device=OUTPUT
T 46100 50000 5 10 1 1 0 1 1
refdes=R
T 45400 49900 5 10 0 0 0 0 1
net=R:1
}
C 45400 50100 1 0 0 EMBEDDEDout-1.sym
[
T 45400 50400 8 10 0 1 0 0 1
refdes=pinlabel
T 45400 50400 5 10 0 0 0 0 1
device=OUTPUT
L 46000 50200 45900 50100 6 0 0 0 -1 -1
L 46000 50200 45900 50300 6 0 0 0 -1 -1
L 45600 50200 46000 50200 6 0 0 0 -1 -1
P 45400 50200 45600 50200 1 0 0
{
T 45550 50250 5 6 0 1 0 0 1
pinnumber=1
T 45550 50250 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 45400 50400 5 10 0 0 0 0 1
device=OUTPUT
T 46100 50200 5 10 1 1 0 1 1
refdes=B
T 45400 50100 5 10 0 0 0 0 1
net=B:1
}
C 45400 50300 1 0 0 EMBEDDEDout-1.sym
[
T 45400 50600 8 10 0 1 0 0 1
refdes=pinlabel
T 45400 50600 5 10 0 0 0 0 1
device=OUTPUT
L 46000 50400 45900 50300 6 0 0 0 -1 -1
L 46000 50400 45900 50500 6 0 0 0 -1 -1
L 45600 50400 46000 50400 6 0 0 0 -1 -1
P 45400 50400 45600 50400 1 0 0
{
T 45550 50450 5 6 0 1 0 0 1
pinnumber=1
T 45550 50450 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 45400 50600 5 10 0 0 0 0 1
device=OUTPUT
T 46100 50400 5 10 1 1 0 1 1
refdes=G
T 45400 50300 5 10 0 0 0 0 1
net=G:1
}
C 53700 45900 1 0 0 EMBEDDEDout-1.sym
[
T 53700 46200 8 10 0 1 0 0 1
refdes=pinlabel
T 53700 46200 5 10 0 0 0 0 1
device=OUTPUT
L 54300 46000 54200 45900 6 0 0 0 -1 -1
L 54300 46000 54200 46100 6 0 0 0 -1 -1
L 53900 46000 54300 46000 6 0 0 0 -1 -1
P 53700 46000 53900 46000 1 0 0
{
T 53850 46050 5 6 0 1 0 0 1
pinnumber=1
T 53850 46050 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 53700 46200 5 10 0 0 0 0 1
device=OUTPUT
T 54400 46000 5 10 1 1 0 1 1
refdes=G_OUT
T 53700 45900 5 10 0 0 0 0 1
net=G_OUT:1
}
C 53700 44400 1 0 0 EMBEDDEDout-1.sym
[
T 53700 44700 8 10 0 1 0 0 1
refdes=pinlabel
T 53700 44700 5 10 0 0 0 0 1
device=OUTPUT
L 54300 44500 54200 44400 6 0 0 0 -1 -1
L 54300 44500 54200 44600 6 0 0 0 -1 -1
L 53900 44500 54300 44500 6 0 0 0 -1 -1
P 53700 44500 53900 44500 1 0 0
{
T 53850 44550 5 6 0 1 0 0 1
pinnumber=1
T 53850 44550 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 53700 44700 5 10 0 0 0 0 1
device=OUTPUT
T 54400 44500 5 10 1 1 0 1 1
refdes=B_OUT
T 53700 44400 5 10 0 0 0 0 1
net=B_OUT:1
}
C 53700 42900 1 0 0 EMBEDDEDout-1.sym
[
T 53700 43200 8 10 0 1 0 0 1
refdes=pinlabel
T 53700 43200 5 10 0 0 0 0 1
device=OUTPUT
L 54300 43000 54200 42900 6 0 0 0 -1 -1
L 54300 43000 54200 43100 6 0 0 0 -1 -1
L 53900 43000 54300 43000 6 0 0 0 -1 -1
P 53700 43000 53900 43000 1 0 0
{
T 53850 43050 5 6 0 1 0 0 1
pinnumber=1
T 53850 43050 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 53700 43200 5 10 0 0 0 0 1
device=OUTPUT
T 54400 43000 5 10 1 1 0 1 1
refdes=R_OUT
T 53700 42900 5 10 0 0 0 0 1
net=R_OUT:1
}
C 51300 43800 1 0 0 EMBEDDEDin-1.sym
[
T 51300 44100 8 10 0 1 0 0 1
refdes=pinlabel
T 51300 44100 5 10 0 0 0 0 1
device=INPUT
L 51700 43900 51400 43900 6 0 0 0 -1 -1
L 51400 43900 51300 43800 6 0 0 0 -1 -1
L 51400 43900 51300 44000 6 0 0 0 -1 -1
P 51700 43900 51900 43900 1 0 1
{
T 51750 43950 5 6 0 1 0 0 1
pinnumber=1
T 51750 43950 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 51300 44100 5 10 0 0 0 0 1
device=INPUT
T 51200 43900 5 10 1 1 0 7 1
refdes=B
T 51300 43800 5 10 0 0 0 0 1
net=B:1
}
C 51300 45300 1 0 0 EMBEDDEDin-1.sym
[
T 51300 45600 8 10 0 1 0 0 1
refdes=pinlabel
T 51300 45600 5 10 0 0 0 0 1
device=INPUT
L 51700 45400 51400 45400 6 0 0 0 -1 -1
L 51400 45400 51300 45300 6 0 0 0 -1 -1
L 51400 45400 51300 45500 6 0 0 0 -1 -1
P 51700 45400 51900 45400 1 0 1
{
T 51750 45450 5 6 0 1 0 0 1
pinnumber=1
T 51750 45450 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 51300 45600 5 10 0 0 0 0 1
device=INPUT
T 51200 45400 5 10 1 1 0 7 1
refdes=G
T 51300 45300 5 10 0 0 0 0 1
net=G:1
}
C 51300 42300 1 0 0 EMBEDDEDin-1.sym
[
T 51300 42600 8 10 0 1 0 0 1
refdes=pinlabel
T 51300 42600 5 10 0 0 0 0 1
device=INPUT
L 51700 42400 51400 42400 6 0 0 0 -1 -1
L 51400 42400 51300 42300 6 0 0 0 -1 -1
L 51400 42400 51300 42500 6 0 0 0 -1 -1
P 51700 42400 51900 42400 1 0 1
{
T 51750 42450 5 6 0 1 0 0 1
pinnumber=1
T 51750 42450 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 51300 42600 5 10 0 0 0 0 1
device=INPUT
T 51200 42400 5 10 1 1 0 7 1
refdes=R
T 51300 42300 5 10 0 0 0 0 1
net=R:1
}
C 48300 49600 1 0 1 EMBEDDEDout-1.sym
[
T 48300 49900 8 10 0 1 0 6 1
refdes=pinlabel
T 48300 49900 5 10 0 0 0 6 1
device=OUTPUT
L 47700 49700 47800 49600 6 0 0 0 -1 -1
L 47700 49700 47800 49800 6 0 0 0 -1 -1
L 48100 49700 47700 49700 6 0 0 0 -1 -1
P 48300 49700 48100 49700 1 0 0
{
T 48150 49750 5 6 0 1 0 6 1
pinnumber=1
T 48150 49750 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 48300 49900 5 10 0 0 0 6 1
device=OUTPUT
T 47600 49700 5 10 1 1 0 7 1
refdes=S1
T 48300 49600 5 10 0 0 0 0 1
net=S1:1
}
C 51300 49600 1 0 1 EMBEDDEDout-1.sym
[
T 51300 49900 8 10 0 1 0 6 1
refdes=pinlabel
T 51300 49900 5 10 0 0 0 6 1
device=OUTPUT
L 50700 49700 50800 49600 6 0 0 0 -1 -1
L 50700 49700 50800 49800 6 0 0 0 -1 -1
L 51100 49700 50700 49700 6 0 0 0 -1 -1
P 51300 49700 51100 49700 1 0 0
{
T 51150 49750 5 6 0 1 0 6 1
pinnumber=1
T 51150 49750 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 51300 49900 5 10 0 0 0 6 1
device=OUTPUT
T 50600 49700 5 10 1 1 0 7 1
refdes=S2
T 51300 49600 5 10 0 0 0 0 1
net=S2:1
}
C 54300 49600 1 0 1 EMBEDDEDout-1.sym
[
T 54300 49900 8 10 0 1 0 6 1
refdes=pinlabel
T 54300 49900 5 10 0 0 0 6 1
device=OUTPUT
L 53700 49700 53800 49600 6 0 0 0 -1 -1
L 53700 49700 53800 49800 6 0 0 0 -1 -1
L 54100 49700 53700 49700 6 0 0 0 -1 -1
P 54300 49700 54100 49700 1 0 0
{
T 54150 49750 5 6 0 1 0 6 1
pinnumber=1
T 54150 49750 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 54300 49900 5 10 0 0 0 6 1
device=OUTPUT
T 53600 49700 5 10 1 1 0 7 1
refdes=S3
T 54300 49600 5 10 0 0 0 0 1
net=S3:1
}
C 46000 49700 1 0 1 EMBEDDEDin-1.sym
[
T 46000 50000 8 10 0 1 0 6 1
refdes=pinlabel
T 46000 50000 5 10 0 0 0 6 1
device=INPUT
L 45600 49800 45900 49800 6 0 0 0 -1 -1
L 45900 49800 46000 49700 6 0 0 0 -1 -1
L 45900 49800 46000 49900 6 0 0 0 -1 -1
P 45600 49800 45400 49800 1 0 1
{
T 45550 49850 5 6 0 1 0 6 1
pinnumber=1
T 45550 49850 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 46000 50000 5 10 0 0 0 6 1
device=INPUT
T 46100 49800 5 10 1 1 0 1 1
refdes=S2
T 46000 49700 5 10 0 0 0 0 1
net=S2:1
}
C 46000 49500 1 0 1 EMBEDDEDin-1.sym
[
T 46000 49800 8 10 0 1 0 6 1
refdes=pinlabel
T 46000 49800 5 10 0 0 0 6 1
device=INPUT
L 45600 49600 45900 49600 6 0 0 0 -1 -1
L 45900 49600 46000 49500 6 0 0 0 -1 -1
L 45900 49600 46000 49700 6 0 0 0 -1 -1
P 45600 49600 45400 49600 1 0 1
{
T 45550 49650 5 6 0 1 0 6 1
pinnumber=1
T 45550 49650 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 46000 49800 5 10 0 0 0 6 1
device=INPUT
T 46100 49600 5 10 1 1 0 1 1
refdes=S1
T 46000 49500 5 10 0 0 0 0 1
net=S1:1
}
C 44600 47700 1 0 1 EMBEDDEDin-1.sym
[
T 44600 48000 8 10 0 1 0 6 1
refdes=pinlabel
T 44600 48000 5 10 0 0 0 6 1
device=INPUT
L 44200 47800 44500 47800 6 0 0 0 -1 -1
L 44500 47800 44600 47700 6 0 0 0 -1 -1
L 44500 47800 44600 47900 6 0 0 0 -1 -1
P 44200 47800 44000 47800 1 0 1
{
T 44150 47850 5 6 0 1 0 6 1
pinnumber=1
T 44150 47850 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 44600 48000 5 10 0 0 0 6 1
device=INPUT
T 44700 47800 5 10 1 1 0 1 1
refdes=S3
T 44600 47700 5 10 0 0 0 0 1
net=S3:1
}
N 45400 49600 43800 49600 4
N 44000 47800 43800 47800 4
C 44600 49300 1 0 1 EMBEDDEDin-1.sym
[
T 44600 49600 8 10 0 1 0 6 1
refdes=pinlabel
T 44600 49600 5 10 0 0 0 6 1
device=INPUT
L 44200 49400 44500 49400 6 0 0 0 -1 -1
L 44500 49400 44600 49300 6 0 0 0 -1 -1
L 44500 49400 44600 49500 6 0 0 0 -1 -1
P 44200 49400 44000 49400 1 0 1
{
T 44150 49450 5 6 0 1 0 6 1
pinnumber=1
T 44150 49450 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 44600 49600 5 10 0 0 0 6 1
device=INPUT
T 44700 49400 5 10 1 1 0 1 1
refdes=xRX
T 44600 49300 5 10 0 0 0 0 1
net=xRX:1
}
C 44000 48700 1 0 0 EMBEDDEDout-1.sym
[
T 44000 49000 8 10 0 1 0 0 1
refdes=pinlabel
T 44000 49000 5 10 0 0 0 0 1
device=OUTPUT
L 44600 48800 44500 48700 6 0 0 0 -1 -1
L 44600 48800 44500 48900 6 0 0 0 -1 -1
L 44200 48800 44600 48800 6 0 0 0 -1 -1
P 44000 48800 44200 48800 1 0 0
{
T 44150 48850 5 6 0 1 0 0 1
pinnumber=1
T 44150 48850 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 44000 49000 5 10 0 0 0 0 1
device=OUTPUT
T 44700 48800 5 10 1 1 0 1 1
refdes=xIND1
T 44000 48700 5 10 0 0 0 0 1
net=xIND1:1
}
C 44000 48500 1 0 0 EMBEDDEDout-1.sym
[
T 44000 48800 8 10 0 1 0 0 1
refdes=pinlabel
T 44000 48800 5 10 0 0 0 0 1
device=OUTPUT
L 44600 48600 44500 48500 6 0 0 0 -1 -1
L 44600 48600 44500 48700 6 0 0 0 -1 -1
L 44200 48600 44600 48600 6 0 0 0 -1 -1
P 44000 48600 44200 48600 1 0 0
{
T 44150 48650 5 6 0 1 0 0 1
pinnumber=1
T 44150 48650 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 44000 48800 5 10 0 0 0 0 1
device=OUTPUT
T 44700 48600 5 10 1 1 0 1 1
refdes=xIND2
T 44000 48500 5 10 0 0 0 0 1
net=xIND2:1
}
C 44000 48300 1 0 0 EMBEDDEDout-1.sym
[
T 44000 48600 8 10 0 1 0 0 1
refdes=pinlabel
T 44000 48600 5 10 0 0 0 0 1
device=OUTPUT
L 44600 48400 44500 48300 6 0 0 0 -1 -1
L 44600 48400 44500 48500 6 0 0 0 -1 -1
L 44200 48400 44600 48400 6 0 0 0 -1 -1
P 44000 48400 44200 48400 1 0 0
{
T 44150 48450 5 6 0 1 0 0 1
pinnumber=1
T 44150 48450 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 44000 48600 5 10 0 0 0 0 1
device=OUTPUT
T 44700 48400 5 10 1 1 0 1 1
refdes=xIND3
T 44000 48300 5 10 0 0 0 0 1
net=xIND3:1
}
C 44000 47900 1 0 0 EMBEDDEDout-1.sym
[
T 44000 48200 8 10 0 1 0 0 1
refdes=pinlabel
T 44000 48200 5 10 0 0 0 0 1
device=OUTPUT
L 44600 48000 44500 47900 6 0 0 0 -1 -1
L 44600 48000 44500 48100 6 0 0 0 -1 -1
L 44200 48000 44600 48000 6 0 0 0 -1 -1
P 44000 48000 44200 48000 1 0 0
{
T 44150 48050 5 6 0 1 0 0 1
pinnumber=1
T 44150 48050 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 44000 48200 5 10 0 0 0 0 1
device=OUTPUT
T 44700 48000 5 10 1 1 0 1 1
refdes=xIND4
T 44000 47900 5 10 0 0 0 0 1
net=xIND4:1
}
N 44000 48800 43800 48800 4
N 44000 49400 43800 49400 4
N 44000 48600 43800 48600 4
N 44000 48400 43800 48400 4
N 44000 48000 43800 48000 4
N 43800 48200 45500 48200 4
C 42800 42000 1 0 0 EMBEDDEDled-c1a2.sym
[
L 43400 42340 43370 42290 3 0 0 0 -1 -1
L 43400 42340 43350 42310 3 0 0 0 -1 -1
L 43300 42240 43400 42340 3 0 0 0 -1 -1
L 43330 42340 43300 42290 3 0 0 0 -1 -1
L 43330 42340 43280 42310 3 0 0 0 -1 -1
L 43230 42240 43330 42340 3 0 0 0 -1 -1
L 43200 42100 43000 42100 3 0 0 0 -1 -1
L 43300 42100 43500 42100 3 0 0 0 -1 -1
L 43300 42200 43300 42000 3 0 0 0 -1 -1
L 43200 42200 43200 42000 3 0 0 0 -1 -1
L 43300 42100 43200 42000 3 0 0 0 -1 -1
L 43200 42200 43300 42100 3 0 0 0 -1 -1
P 43700 42100 43500 42100 1 0 0
{
T 43500 42150 5 8 0 1 0 0 1
pinnumber=1
T 43500 42150 5 8 0 0 0 0 1
pinseq=1
T 43500 42150 5 8 0 1 0 0 1
pinlabel=1
T 43500 42150 5 8 0 1 0 0 1
pintype=pas
}
P 42800 42100 43000 42100 1 0 0
{
T 42900 42150 5 8 0 1 0 0 1
pinnumber=2
T 42900 42150 5 8 0 0 0 0 1
pinseq=2
T 42900 42150 5 8 0 1 0 0 1
pinlabel=2
T 42900 42150 5 8 0 1 0 0 1
pintype=pas
}
T 42900 42600 8 10 0 0 0 0 1
device=LED
T 43600 42300 8 10 0 1 0 0 1
refdes=D?
]
{
T 43600 42300 5 10 1 1 0 0 1
refdes=xD1
T 42900 42600 5 10 0 0 0 0 1
device=LED
}
C 41700 42000 1 0 0 EMBEDDEDresistor-2.sym
[
T 41900 42300 8 10 0 1 0 0 1
refdes=R?
T 42100 42350 5 10 0 0 0 0 1
device=RESISTOR
B 41850 42000 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 41700 42100 41850 42100 1 0 0
{
T 41800 42150 5 8 0 1 0 0 1
pinnumber=1
T 41800 42150 5 8 0 0 0 0 1
pinseq=1
T 41800 42150 5 8 0 1 0 0 1
pinlabel=1
T 41800 42150 5 8 0 1 0 0 1
pintype=pas
}
P 42600 42100 42450 42100 1 0 0
{
T 42500 42150 5 8 0 1 0 0 1
pinnumber=2
T 42500 42150 5 8 0 0 0 0 1
pinseq=2
T 42500 42150 5 8 0 1 0 0 1
pinlabel=2
T 42500 42150 5 8 0 1 0 0 1
pintype=pas
}
]
{
T 42100 42350 5 10 0 0 0 0 1
device=RESISTOR
T 42100 42250 5 10 1 1 0 6 1
refdes=xR1
T 42200 42250 5 10 1 1 0 0 1
value=470
}
C 40900 42000 1 0 0 EMBEDDEDin-1.sym
[
T 40900 42300 8 10 0 1 0 0 1
refdes=pinlabel
T 40900 42300 5 10 0 0 0 0 1
device=INPUT
L 41300 42100 41000 42100 6 0 0 0 -1 -1
L 41000 42100 40900 42000 6 0 0 0 -1 -1
L 41000 42100 40900 42200 6 0 0 0 -1 -1
P 41300 42100 41500 42100 1 0 1
{
T 41350 42150 5 6 0 1 0 0 1
pinnumber=1
T 41350 42150 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 40900 42300 5 10 0 0 0 0 1
device=INPUT
T 40800 42100 5 10 1 1 0 7 1
refdes=xIND1
T 40900 42000 5 10 0 0 0 0 1
net=xIND1:1
}
N 41500 42100 41700 42100 4
N 42600 42100 42800 42100 4
C 42800 41500 1 0 0 EMBEDDEDled-c1a2.sym
[
L 43400 41840 43370 41790 3 0 0 0 -1 -1
L 43400 41840 43350 41810 3 0 0 0 -1 -1
L 43300 41740 43400 41840 3 0 0 0 -1 -1
L 43330 41840 43300 41790 3 0 0 0 -1 -1
L 43330 41840 43280 41810 3 0 0 0 -1 -1
L 43230 41740 43330 41840 3 0 0 0 -1 -1
L 43200 41600 43000 41600 3 0 0 0 -1 -1
L 43300 41600 43500 41600 3 0 0 0 -1 -1
L 43300 41700 43300 41500 3 0 0 0 -1 -1
L 43200 41700 43200 41500 3 0 0 0 -1 -1
L 43300 41600 43200 41500 3 0 0 0 -1 -1
L 43200 41700 43300 41600 3 0 0 0 -1 -1
P 43700 41600 43500 41600 1 0 0
{
T 43500 41650 5 8 0 1 0 0 1
pinnumber=1
T 43500 41650 5 8 0 0 0 0 1
pinseq=1
T 43500 41650 5 8 0 1 0 0 1
pinlabel=1
T 43500 41650 5 8 0 1 0 0 1
pintype=pas
}
P 42800 41600 43000 41600 1 0 0
{
T 42900 41650 5 8 0 1 0 0 1
pinnumber=2
T 42900 41650 5 8 0 0 0 0 1
pinseq=2
T 42900 41650 5 8 0 1 0 0 1
pinlabel=2
T 42900 41650 5 8 0 1 0 0 1
pintype=pas
}
T 42900 42100 8 10 0 0 0 0 1
device=LED
T 43600 41800 8 10 0 1 0 0 1
refdes=D?
]
{
T 43600 41800 5 10 1 1 0 0 1
refdes=xD2
T 42900 42100 5 10 0 0 0 0 1
device=LED
}
C 41700 41500 1 0 0 EMBEDDEDresistor-2.sym
[
T 41900 41800 8 10 0 1 0 0 1
refdes=R?
T 42100 41850 5 10 0 0 0 0 1
device=RESISTOR
B 41850 41500 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 41700 41600 41850 41600 1 0 0
{
T 41800 41650 5 8 0 1 0 0 1
pinnumber=1
T 41800 41650 5 8 0 0 0 0 1
pinseq=1
T 41800 41650 5 8 0 1 0 0 1
pinlabel=1
T 41800 41650 5 8 0 1 0 0 1
pintype=pas
}
P 42600 41600 42450 41600 1 0 0
{
T 42500 41650 5 8 0 1 0 0 1
pinnumber=2
T 42500 41650 5 8 0 0 0 0 1
pinseq=2
T 42500 41650 5 8 0 1 0 0 1
pinlabel=2
T 42500 41650 5 8 0 1 0 0 1
pintype=pas
}
]
{
T 42100 41850 5 10 0 0 0 0 1
device=RESISTOR
T 42100 41750 5 10 1 1 0 6 1
refdes=xR2
T 42200 41750 5 10 1 1 0 0 1
value=470
}
C 40900 41500 1 0 0 EMBEDDEDin-1.sym
[
T 40900 41800 8 10 0 1 0 0 1
refdes=pinlabel
T 40900 41800 5 10 0 0 0 0 1
device=INPUT
L 41300 41600 41000 41600 6 0 0 0 -1 -1
L 41000 41600 40900 41500 6 0 0 0 -1 -1
L 41000 41600 40900 41700 6 0 0 0 -1 -1
P 41300 41600 41500 41600 1 0 1
{
T 41350 41650 5 6 0 1 0 0 1
pinnumber=1
T 41350 41650 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 40900 41800 5 10 0 0 0 0 1
device=INPUT
T 40800 41600 5 10 1 1 0 7 1
refdes=xIND2
T 40900 41500 5 10 0 0 0 0 1
net=xIND2:1
}
N 41500 41600 41700 41600 4
N 42600 41600 42800 41600 4
C 42800 41000 1 0 0 EMBEDDEDled-c1a2.sym
[
L 43400 41340 43370 41290 3 0 0 0 -1 -1
L 43400 41340 43350 41310 3 0 0 0 -1 -1
L 43300 41240 43400 41340 3 0 0 0 -1 -1
L 43330 41340 43300 41290 3 0 0 0 -1 -1
L 43330 41340 43280 41310 3 0 0 0 -1 -1
L 43230 41240 43330 41340 3 0 0 0 -1 -1
L 43200 41100 43000 41100 3 0 0 0 -1 -1
L 43300 41100 43500 41100 3 0 0 0 -1 -1
L 43300 41200 43300 41000 3 0 0 0 -1 -1
L 43200 41200 43200 41000 3 0 0 0 -1 -1
L 43300 41100 43200 41000 3 0 0 0 -1 -1
L 43200 41200 43300 41100 3 0 0 0 -1 -1
P 43700 41100 43500 41100 1 0 0
{
T 43500 41150 5 8 0 1 0 0 1
pinnumber=1
T 43500 41150 5 8 0 0 0 0 1
pinseq=1
T 43500 41150 5 8 0 1 0 0 1
pinlabel=1
T 43500 41150 5 8 0 1 0 0 1
pintype=pas
}
P 42800 41100 43000 41100 1 0 0
{
T 42900 41150 5 8 0 1 0 0 1
pinnumber=2
T 42900 41150 5 8 0 0 0 0 1
pinseq=2
T 42900 41150 5 8 0 1 0 0 1
pinlabel=2
T 42900 41150 5 8 0 1 0 0 1
pintype=pas
}
T 42900 41600 8 10 0 0 0 0 1
device=LED
T 43600 41300 8 10 0 1 0 0 1
refdes=D?
]
{
T 43600 41300 5 10 1 1 0 0 1
refdes=xD3
T 42900 41600 5 10 0 0 0 0 1
device=LED
}
C 41700 41000 1 0 0 EMBEDDEDresistor-2.sym
[
T 41900 41300 8 10 0 1 0 0 1
refdes=R?
T 42100 41350 5 10 0 0 0 0 1
device=RESISTOR
B 41850 41000 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 41700 41100 41850 41100 1 0 0
{
T 41800 41150 5 8 0 1 0 0 1
pinnumber=1
T 41800 41150 5 8 0 0 0 0 1
pinseq=1
T 41800 41150 5 8 0 1 0 0 1
pinlabel=1
T 41800 41150 5 8 0 1 0 0 1
pintype=pas
}
P 42600 41100 42450 41100 1 0 0
{
T 42500 41150 5 8 0 1 0 0 1
pinnumber=2
T 42500 41150 5 8 0 0 0 0 1
pinseq=2
T 42500 41150 5 8 0 1 0 0 1
pinlabel=2
T 42500 41150 5 8 0 1 0 0 1
pintype=pas
}
]
{
T 42100 41350 5 10 0 0 0 0 1
device=RESISTOR
T 42100 41250 5 10 1 1 0 6 1
refdes=xR3
T 42200 41250 5 10 1 1 0 0 1
value=470
}
C 40900 41000 1 0 0 EMBEDDEDin-1.sym
[
T 40900 41300 8 10 0 1 0 0 1
refdes=pinlabel
T 40900 41300 5 10 0 0 0 0 1
device=INPUT
L 41300 41100 41000 41100 6 0 0 0 -1 -1
L 41000 41100 40900 41000 6 0 0 0 -1 -1
L 41000 41100 40900 41200 6 0 0 0 -1 -1
P 41300 41100 41500 41100 1 0 1
{
T 41350 41150 5 6 0 1 0 0 1
pinnumber=1
T 41350 41150 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 40900 41300 5 10 0 0 0 0 1
device=INPUT
T 40800 41100 5 10 1 1 0 7 1
refdes=xIND3
T 40900 41000 5 10 0 0 0 0 1
net=xIND3:1
}
N 41500 41100 41700 41100 4
N 42600 41100 42800 41100 4
C 42800 40500 1 0 0 EMBEDDEDled-c1a2.sym
[
L 43400 40840 43370 40790 3 0 0 0 -1 -1
L 43400 40840 43350 40810 3 0 0 0 -1 -1
L 43300 40740 43400 40840 3 0 0 0 -1 -1
L 43330 40840 43300 40790 3 0 0 0 -1 -1
L 43330 40840 43280 40810 3 0 0 0 -1 -1
L 43230 40740 43330 40840 3 0 0 0 -1 -1
L 43200 40600 43000 40600 3 0 0 0 -1 -1
L 43300 40600 43500 40600 3 0 0 0 -1 -1
L 43300 40700 43300 40500 3 0 0 0 -1 -1
L 43200 40700 43200 40500 3 0 0 0 -1 -1
L 43300 40600 43200 40500 3 0 0 0 -1 -1
L 43200 40700 43300 40600 3 0 0 0 -1 -1
P 43700 40600 43500 40600 1 0 0
{
T 43500 40650 5 8 0 1 0 0 1
pinnumber=1
T 43500 40650 5 8 0 0 0 0 1
pinseq=1
T 43500 40650 5 8 0 1 0 0 1
pinlabel=1
T 43500 40650 5 8 0 1 0 0 1
pintype=pas
}
P 42800 40600 43000 40600 1 0 0
{
T 42900 40650 5 8 0 1 0 0 1
pinnumber=2
T 42900 40650 5 8 0 0 0 0 1
pinseq=2
T 42900 40650 5 8 0 1 0 0 1
pinlabel=2
T 42900 40650 5 8 0 1 0 0 1
pintype=pas
}
T 42900 41100 8 10 0 0 0 0 1
device=LED
T 43600 40800 8 10 0 1 0 0 1
refdes=D?
]
{
T 43600 40800 5 10 1 1 0 0 1
refdes=xD4
T 42900 41100 5 10 0 0 0 0 1
device=LED
}
C 41700 40500 1 0 0 EMBEDDEDresistor-2.sym
[
T 41900 40800 8 10 0 1 0 0 1
refdes=R?
T 42100 40850 5 10 0 0 0 0 1
device=RESISTOR
B 41850 40500 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 41700 40600 41850 40600 1 0 0
{
T 41800 40650 5 8 0 1 0 0 1
pinnumber=1
T 41800 40650 5 8 0 0 0 0 1
pinseq=1
T 41800 40650 5 8 0 1 0 0 1
pinlabel=1
T 41800 40650 5 8 0 1 0 0 1
pintype=pas
}
P 42600 40600 42450 40600 1 0 0
{
T 42500 40650 5 8 0 1 0 0 1
pinnumber=2
T 42500 40650 5 8 0 0 0 0 1
pinseq=2
T 42500 40650 5 8 0 1 0 0 1
pinlabel=2
T 42500 40650 5 8 0 1 0 0 1
pintype=pas
}
]
{
T 42100 40850 5 10 0 0 0 0 1
device=RESISTOR
T 42100 40750 5 10 1 1 0 6 1
refdes=xR4
T 42200 40750 5 10 1 1 0 0 1
value=470
}
C 40900 40500 1 0 0 EMBEDDEDin-1.sym
[
T 40900 40800 8 10 0 1 0 0 1
refdes=pinlabel
T 40900 40800 5 10 0 0 0 0 1
device=INPUT
L 41300 40600 41000 40600 6 0 0 0 -1 -1
L 41000 40600 40900 40500 6 0 0 0 -1 -1
L 41000 40600 40900 40700 6 0 0 0 -1 -1
P 41300 40600 41500 40600 1 0 1
{
T 41350 40650 5 6 0 1 0 0 1
pinnumber=1
T 41350 40650 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 40900 40800 5 10 0 0 0 0 1
device=INPUT
T 40800 40600 5 10 1 1 0 7 1
refdes=xIND4
T 40900 40500 5 10 0 0 0 0 1
net=xIND4:1
}
N 41500 40600 41700 40600 4
N 42600 40600 42800 40600 4
C 44000 40200 1 0 0 EMBEDDEDgnd-1.sym
[
T 44300 40250 8 10 0 0 0 0 1
net=GND:1
L 44080 40210 44120 40210 3 0 0 0 -1 -1
L 44055 40250 44145 40250 3 0 0 0 -1 -1
L 44000 40300 44200 40300 3 0 0 0 -1 -1
P 44100 40300 44100 40500 1 0 1
{
T 44158 40361 5 4 0 1 0 0 1
pinnumber=1
T 44158 40361 5 4 0 0 0 0 1
pinseq=1
T 44158 40361 5 4 0 1 0 0 1
pinlabel=1
T 44158 40361 5 4 0 1 0 0 1
pintype=pwr
}
]
N 43700 42100 44100 42100 4
N 44100 42100 44100 40500 4
N 43700 41600 44100 41600 4
N 43700 41100 44100 41100 4
N 43700 40600 44100 40600 4
T 44400 40600 9 10 1 0 0 0 1
Serial activity
T 44400 42100 9 10 1 0 0 0 1
Modebit 0
T 44400 41600 9 10 1 0 0 0 1
Modebit 1
T 44400 41100 9 10 1 0 0 0 1
Modebit 2
C 55800 48300 1 0 0 EMBEDDEDtestpt-1.sym
[
T 56200 49400 8 10 0 0 0 0 1
numslots=0
T 56200 49000 8 10 0 0 0 0 1
footprint=none
T 56200 49200 8 10 0 0 0 0 1
device=TESTPOINT
T 55900 48700 8 10 0 1 0 0 1
refdes=TP?
L 55900 48700 56000 48600 3 0 0 0 -1 -1
L 55800 48600 55900 48700 3 0 0 0 -1 -1
L 55900 48500 56000 48600 3 0 0 0 -1 -1
L 55800 48600 55900 48500 3 0 0 0 -1 -1
P 55900 48300 55900 48500 1 0 0
{
T 56100 48300 5 10 0 0 0 0 1
pinseq=1
T 56100 48500 5 10 0 0 0 0 1
pinnumber=1
T 55900 48300 5 10 0 1 0 0 1
pintype=io
T 55900 48300 5 10 0 1 0 0 1
pinlabel=1
}
]
{
T 55900 48700 5 10 1 1 0 3 1
refdes=TP5
T 56200 49200 5 10 0 0 0 0 1
device=TESTPOINT
T 56200 49000 5 10 0 0 0 0 1
footprint=none
}
C 55300 48300 1 0 0 EMBEDDEDtestpt-1.sym
[
T 55700 49400 8 10 0 0 0 0 1
numslots=0
T 55700 49000 8 10 0 0 0 0 1
footprint=none
T 55700 49200 8 10 0 0 0 0 1
device=TESTPOINT
T 55400 48700 8 10 0 1 0 0 1
refdes=TP?
L 55400 48700 55500 48600 3 0 0 0 -1 -1
L 55300 48600 55400 48700 3 0 0 0 -1 -1
L 55400 48500 55500 48600 3 0 0 0 -1 -1
L 55300 48600 55400 48500 3 0 0 0 -1 -1
P 55400 48300 55400 48500 1 0 0
{
T 55600 48300 5 10 0 0 0 0 1
pinseq=1
T 55600 48500 5 10 0 0 0 0 1
pinnumber=1
T 55400 48300 5 10 0 1 0 0 1
pintype=io
T 55400 48300 5 10 0 1 0 0 1
pinlabel=1
}
]
{
T 55400 48700 5 10 1 1 0 3 1
refdes=TP4
T 55700 49200 5 10 0 0 0 0 1
device=TESTPOINT
T 55700 49000 5 10 0 0 0 0 1
footprint=none
}
C 54600 48300 1 0 0 EMBEDDEDvcc-1.sym
[
T 55050 48500 8 10 0 0 0 0 1
net=Vcc:1
T 54675 48550 9 8 1 0 0 0 1
Vcc
L 54650 48500 54950 48500 3 0 0 0 -1 -1
P 54800 48300 54800 48500 1 0 0
{
T 54850 48350 5 6 0 1 0 0 1
pinnumber=1
T 54850 48350 5 6 0 0 0 0 1
pinseq=1
T 54850 48350 5 6 0 1 0 0 1
pinlabel=1
T 54850 48350 5 6 0 1 0 0 1
pintype=pwr
}
]
C 54700 46900 1 0 0 EMBEDDEDgnd-1.sym
[
T 55000 46950 8 10 0 0 0 0 1
net=GND:1
L 54780 46910 54820 46910 3 0 0 0 -1 -1
L 54755 46950 54845 46950 3 0 0 0 -1 -1
L 54700 47000 54900 47000 3 0 0 0 -1 -1
P 54800 47000 54800 47200 1 0 1
{
T 54858 47061 5 4 0 1 0 0 1
pinnumber=1
T 54858 47061 5 4 0 0 0 0 1
pinseq=1
T 54858 47061 5 4 0 1 0 0 1
pinlabel=1
T 54858 47061 5 4 0 1 0 0 1
pintype=pwr
}
]
N 55900 48300 55900 47200 4
C 47500 40200 1 0 0 EMBEDDEDconnector6-2.sym
[
B 47800 40200 400 2800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 47750 40600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 47500 40600 47700 40600 1 0 0
{
T 47700 40650 5 8 0 1 0 6 1
pinnumber=6
T 47700 40550 5 8 0 1 0 8 1
pinseq=6
T 47850 40600 9 8 1 1 0 0 1
pinlabel=6
T 47850 40600 5 8 0 1 0 2 1
pintype=pas
}
V 47750 41000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 47500 41000 47700 41000 1 0 0
{
T 47700 41050 5 8 0 1 0 6 1
pinnumber=5
T 47700 40950 5 8 0 1 0 8 1
pinseq=5
T 47850 41000 9 8 1 1 0 0 1
pinlabel=5
T 47850 41000 5 8 0 1 0 2 1
pintype=pas
}
V 47750 41400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 47500 41400 47700 41400 1 0 0
{
T 47700 41450 5 8 0 1 0 6 1
pinnumber=4
T 47700 41350 5 8 0 1 0 8 1
pinseq=4
T 47850 41400 9 8 1 1 0 0 1
pinlabel=4
T 47850 41400 5 8 0 1 0 2 1
pintype=pas
}
V 47750 41800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 47500 41800 47700 41800 1 0 0
{
T 47700 41850 5 8 0 1 0 6 1
pinnumber=3
T 47700 41750 5 8 0 1 0 8 1
pinseq=3
T 47850 41800 9 8 1 1 0 0 1
pinlabel=3
T 47850 41800 5 8 0 1 0 2 1
pintype=pas
}
V 47750 42200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 47500 42200 47700 42200 1 0 0
{
T 47700 42250 5 8 0 1 0 6 1
pinnumber=2
T 47700 42150 5 8 0 1 0 8 1
pinseq=2
T 47850 42200 9 8 1 1 0 0 1
pinlabel=2
T 47850 42200 5 8 0 1 0 2 1
pintype=pas
}
V 47750 42600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 47500 42600 47700 42600 1 0 0
{
T 47700 42650 5 8 0 1 0 6 1
pinnumber=1
T 47700 42550 5 8 0 1 0 8 1
pinseq=1
T 47850 42600 9 8 1 1 0 0 1
pinlabel=1
T 47850 42600 5 8 0 1 0 2 1
pintype=pas
}
T 47800 43850 5 10 0 0 0 0 1
numslots=0
T 47800 43650 5 10 0 0 0 0 1
description=generic connector
T 47800 43450 5 10 0 0 0 0 1
author=Leon Kos
T 47800 43250 5 10 0 0 0 0 1
footprint=SIP6N
T 47800 43050 5 10 0 0 0 0 1
device=CONNECTOR_6
T 48200 43100 8 10 0 1 0 6 1
refdes=CONN?
]
{
T 48200 43100 5 10 1 1 0 6 1
refdes=xJ2
T 47800 43050 5 10 0 0 0 0 1
device=CONNECTOR_6
T 47800 43250 5 10 0 0 0 0 1
footprint=SIP6N
}
C 46900 42500 1 0 0 EMBEDDEDin-1.sym
[
T 46900 42800 8 10 0 1 0 0 1
refdes=pinlabel
T 46900 42800 5 10 0 0 0 0 1
device=INPUT
L 47300 42600 47000 42600 6 0 0 0 -1 -1
L 47000 42600 46900 42500 6 0 0 0 -1 -1
L 47000 42600 46900 42700 6 0 0 0 -1 -1
P 47300 42600 47500 42600 1 0 1
{
T 47350 42650 5 6 0 1 0 0 1
pinnumber=1
T 47350 42650 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 46900 42800 5 10 0 0 0 0 1
device=INPUT
T 46800 42600 5 10 1 1 0 7 1
refdes=S2
T 46900 42500 5 10 0 0 0 0 1
net=S2:1
}
C 46000 42200 1 0 0 EMBEDDEDvcc-1.sym
[
T 46450 42400 8 10 0 0 0 0 1
net=Vcc:1
T 46075 42450 9 8 1 0 0 0 1
Vcc
L 46050 42400 46350 42400 3 0 0 0 -1 -1
P 46200 42200 46200 42400 1 0 0
{
T 46250 42250 5 6 0 1 0 0 1
pinnumber=1
T 46250 42250 5 6 0 0 0 0 1
pinseq=1
T 46250 42250 5 6 0 1 0 0 1
pinlabel=1
T 46250 42250 5 6 0 1 0 0 1
pintype=pwr
}
]
C 46100 41500 1 0 0 EMBEDDEDgnd-1.sym
[
T 46400 41550 8 10 0 0 0 0 1
net=GND:1
L 46180 41510 46220 41510 3 0 0 0 -1 -1
L 46155 41550 46245 41550 3 0 0 0 -1 -1
L 46100 41600 46300 41600 3 0 0 0 -1 -1
P 46200 41600 46200 41800 1 0 1
{
T 46258 41661 5 4 0 1 0 0 1
pinnumber=1
T 46258 41661 5 4 0 0 0 0 1
pinseq=1
T 46258 41661 5 4 0 1 0 0 1
pinlabel=1
T 46258 41661 5 4 0 1 0 0 1
pintype=pwr
}
]
N 47500 42200 46200 42200 4
N 46200 41800 47500 41800 4
C 46900 41300 1 0 0 EMBEDDEDin-1.sym
[
T 46900 41600 8 10 0 1 0 0 1
refdes=pinlabel
T 46900 41600 5 10 0 0 0 0 1
device=INPUT
L 47300 41400 47000 41400 6 0 0 0 -1 -1
L 47000 41400 46900 41300 6 0 0 0 -1 -1
L 47000 41400 46900 41500 6 0 0 0 -1 -1
P 47300 41400 47500 41400 1 0 1
{
T 47350 41450 5 6 0 1 0 0 1
pinnumber=1
T 47350 41450 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 46900 41600 5 10 0 0 0 0 1
device=INPUT
T 46800 41400 5 10 1 1 0 7 1
refdes=G
T 46900 41300 5 10 0 0 0 0 1
net=G:1
}
C 46900 40900 1 0 0 EMBEDDEDin-1.sym
[
T 46900 41200 8 10 0 1 0 0 1
refdes=pinlabel
T 46900 41200 5 10 0 0 0 0 1
device=INPUT
L 47300 41000 47000 41000 6 0 0 0 -1 -1
L 47000 41000 46900 40900 6 0 0 0 -1 -1
L 47000 41000 46900 41100 6 0 0 0 -1 -1
P 47300 41000 47500 41000 1 0 1
{
T 47350 41050 5 6 0 1 0 0 1
pinnumber=1
T 47350 41050 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 46900 41200 5 10 0 0 0 0 1
device=INPUT
T 46800 41000 5 10 1 1 0 7 1
refdes=B
T 46900 40900 5 10 0 0 0 0 1
net=B:1
}
T 46900 43100 9 10 1 0 0 0 1
ICSP
L 40000 47000 46500 47000 3 0 0 2 100 100
L 48900 45000 48900 41400 3 0 0 2 100 100
T 46700 44500 9 15 1 0 0 0 1
Added hardware
C 44200 42900 1 0 1 EMBEDDEDmax202-1.sym
[
P 44200 44400 43900 44400 1 0 0
{
T 44000 44450 5 8 1 1 0 0 1
pinnumber=11
T 44000 44350 5 8 0 1 0 2 1
pinseq=11
T 43850 44400 5 8 0 1 0 8 1
pintype=in
T 43850 44400 9 8 1 1 0 6 1
pinlabel=T1IN
}
P 44200 43600 43900 43600 1 0 0
{
T 44000 43650 5 8 1 1 0 0 1
pinnumber=10
T 44000 43550 5 8 0 1 0 2 1
pinseq=10
T 43850 43600 5 8 0 1 0 8 1
pintype=in
T 43850 43600 9 8 1 1 0 6 1
pinlabel=T2IN
}
P 42500 44400 42200 44400 1 0 1
{
T 42400 44450 5 8 1 1 0 6 1
pinnumber=14
T 42400 44350 5 8 0 1 0 8 1
pinseq=14
T 42550 44400 5 8 0 1 0 2 1
pintype=out
T 42550 44400 9 8 1 1 0 0 1
pinlabel=T1OUT
}
P 42500 43600 42200 43600 1 0 1
{
T 42400 43650 5 8 1 1 0 6 1
pinnumber=7
T 42400 43550 5 8 0 1 0 8 1
pinseq=7
T 42550 43600 5 8 0 1 0 2 1
pintype=out
T 42550 43600 9 8 1 1 0 0 1
pinlabel=T2OUT
}
P 44200 44000 43900 44000 1 0 0
{
T 44000 44050 5 8 1 1 0 0 1
pinnumber=12
T 44000 43950 5 8 0 1 0 2 1
pinseq=12
T 43850 44000 5 8 0 1 0 8 1
pintype=out
T 43850 44000 9 8 1 1 0 6 1
pinlabel=R1OUT
}
P 42500 44000 42200 44000 1 0 1
{
T 42400 44050 5 8 1 1 0 6 1
pinnumber=13
T 42400 43950 5 8 0 1 0 8 1
pinseq=13
T 42550 44000 5 8 0 1 0 2 1
pintype=in
T 42550 44000 9 8 1 1 0 0 1
pinlabel=R1IN
}
P 42500 43200 42200 43200 1 0 1
{
T 42400 43250 5 8 1 1 0 6 1
pinnumber=8
T 42400 43150 5 8 0 1 0 8 1
pinseq=8
T 42550 43200 5 8 0 1 0 2 1
pintype=in
T 42550 43200 9 8 1 1 0 0 1
pinlabel=R2IN
}
P 44200 43200 43900 43200 1 0 0
{
T 44000 43250 5 8 1 1 0 0 1
pinnumber=9
T 44000 43150 5 8 0 1 0 2 1
pinseq=9
T 43850 43200 5 8 0 1 0 8 1
pintype=out
T 43850 43200 9 8 1 1 0 6 1
pinlabel=R2OUT
}
P 44200 46000 43900 46000 1 0 0
{
T 44000 46050 5 8 1 1 0 0 1
pinnumber=1
T 44000 45950 5 8 0 1 0 2 1
pinseq=1
T 43850 46000 5 8 0 1 0 8 1
pintype=pas
T 43850 46000 9 8 1 1 0 6 1
pinlabel=C1+
}
P 42500 45600 42200 45600 1 0 1
{
T 42400 45650 5 8 1 1 0 6 1
pinnumber=2
T 42400 45550 5 8 0 1 0 8 1
pinseq=2
T 42550 45600 5 8 0 1 0 2 1
pintype=pas
T 42550 45600 9 8 1 1 0 0 1
pinlabel=V+
}
P 44200 45600 43900 45600 1 0 0
{
T 44000 45650 5 8 1 1 0 0 1
pinnumber=3
T 44000 45550 5 8 0 1 0 2 1
pinseq=3
T 43850 45600 5 8 0 1 0 8 1
pintype=pas
T 43850 45600 9 8 1 1 0 6 1
pinlabel=C1-
}
P 44200 45200 43900 45200 1 0 0
{
T 44000 45250 5 8 1 1 0 0 1
pinnumber=4
T 44000 45150 5 8 0 1 0 2 1
pinseq=4
T 43850 45200 5 8 0 1 0 8 1
pintype=pas
T 43850 45200 9 8 1 1 0 6 1
pinlabel=C2+
}
P 44200 44800 43900 44800 1 0 0
{
T 44000 44850 5 8 1 1 0 0 1
pinnumber=5
T 44000 44750 5 8 0 1 0 2 1
pinseq=5
T 43850 44800 5 8 0 1 0 8 1
pintype=pas
T 43850 44800 9 8 1 1 0 6 1
pinlabel=C2-
}
P 42500 45200 42200 45200 1 0 1
{
T 42400 45250 5 8 1 1 0 6 1
pinnumber=6
T 42400 45150 5 8 0 1 0 8 1
pinseq=6
T 42550 45200 5 8 0 1 0 2 1
pintype=pas
T 42550 45200 9 8 1 1 0 0 1
pinlabel=V-
}
V 43180 44400 20 3 0 0 0 -1 -1 0 0 -1 -1 -1 -1
L 43160 44400 43100 44400 3 0 0 0 -1 -1
L 43350 44400 43450 44400 3 0 0 0 -1 -1
L 43200 44400 43350 44500 3 0 0 0 -1 -1
L 43350 44500 43350 44300 3 0 0 0 -1 -1
L 43350 44300 43200 44400 3 0 0 0 -1 -1
L 43350 43600 43450 43600 3 0 0 0 -1 -1
L 43350 43700 43200 43600 3 0 0 0 -1 -1
L 43350 43700 43350 43500 3 0 0 0 -1 -1
L 43200 43600 43350 43500 3 0 0 0 -1 -1
V 43180 43600 20 3 0 0 0 -1 -1 0 0 -1 -1 -1 -1
L 43160 43600 43100 43600 3 0 0 0 -1 -1
L 43240 44000 43300 44000 3 0 0 0 -1 -1
V 43220 44000 20 3 0 0 0 -1 -1 0 0 -1 -1 -1 -1
L 43200 44000 43050 43900 3 0 0 0 -1 -1
L 43050 44100 43050 43900 3 0 0 0 -1 -1
L 43050 44100 43200 44000 3 0 0 0 -1 -1
L 43050 44000 42950 44000 3 0 0 0 -1 -1
L 43050 43200 42950 43200 3 0 0 0 -1 -1
L 43050 43300 43200 43200 3 0 0 0 -1 -1
L 43050 43300 43050 43100 3 0 0 0 -1 -1
L 43200 43200 43050 43100 3 0 0 0 -1 -1
V 43220 43200 20 3 0 0 0 -1 -1 0 0 -1 -1 -1 -1
L 43240 43200 43300 43200 3 0 0 0 -1 -1
B 42500 42900 1400 3400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 43900 46750 5 10 0 0 0 6 1
device=MAX202
T 42500 46400 8 10 0 1 0 0 1
refdes=U?
T 43900 47350 5 10 0 0 0 6 1
net=Vcc:16
T 43900 47150 5 10 0 0 0 6 1
net=GND:15
T 43900 46950 5 10 0 0 0 6 1
footprint=DIP16
T 43900 47750 5 10 0 0 0 6 1
description=RS-232 transceivers with 0.1uF external capacitors
T 43900 46550 5 10 0 0 0 6 1
numslots=0
T 43900 47550 5 10 0 0 0 6 1
documentation=http://pdfserv.maxim-ic.com/en/ds/MAX200-MAX213.pdf
T 43900 46350 3 8 1 0 0 6 1
MAX202
T 43900 47950 5 10 0 0 0 6 1
symversion=1.0
]
{
T 43900 46750 5 10 0 0 0 6 1
device=MAX202
T 42500 46400 5 10 1 1 0 0 1
refdes=xN1
T 43900 46950 5 10 0 0 0 6 1
footprint=DIP16
T 43900 47950 5 10 0 0 0 6 1
symversion=1.0
}
C 45300 45800 1 0 1 EMBEDDEDcapacitor-1.sym
[
P 45300 46000 45100 46000 1 0 0
{
T 45150 46050 5 8 0 1 0 0 1
pinnumber=1
T 45150 45950 5 8 0 1 0 2 1
pinseq=1
T 45100 46000 9 8 0 1 0 6 1
pinlabel=1
T 45100 46000 5 8 0 1 0 8 1
pintype=pas
}
P 44400 46000 44600 46000 1 0 0
{
T 44550 46050 5 8 0 1 0 6 1
pinnumber=2
T 44550 45950 5 8 0 1 0 8 1
pinseq=2
T 44600 46000 9 8 0 1 0 0 1
pinlabel=2
T 44600 46000 5 8 0 1 0 2 1
pintype=pas
}
L 44900 46200 44900 45800 3 0 0 0 -1 -1
L 44800 46200 44800 45800 3 0 0 0 -1 -1
L 44600 46000 44800 46000 3 0 0 0 -1 -1
L 44900 46000 45100 46000 3 0 0 0 -1 -1
T 45100 46500 5 10 0 0 0 6 1
device=CAPACITOR
T 45100 46300 8 10 0 1 0 6 1
refdes=C?
T 45100 47100 5 10 0 0 0 6 1
description=capacitor
T 45100 46900 5 10 0 0 0 6 1
numslots=0
T 45100 46700 5 10 0 0 0 6 1
symversion=0.1
]
{
T 45100 46500 5 10 0 0 0 6 1
device=CAPACITOR
T 45300 46100 5 10 1 1 0 6 1
refdes=xC4
T 45100 46700 5 10 0 0 0 6 1
symversion=0.1
T 44700 46100 5 10 1 1 0 6 1
value=100n
}
C 45300 45000 1 0 1 EMBEDDEDcapacitor-1.sym
[
L 44900 45200 45100 45200 3 0 0 0 -1 -1
L 44600 45200 44800 45200 3 0 0 0 -1 -1
L 44800 45400 44800 45000 3 0 0 0 -1 -1
L 44900 45400 44900 45000 3 0 0 0 -1 -1
P 44400 45200 44600 45200 1 0 0
{
T 44600 45200 5 8 0 1 0 2 1
pintype=pas
T 44600 45200 9 8 0 1 0 0 1
pinlabel=2
T 44550 45150 5 8 0 1 0 8 1
pinseq=2
T 44550 45250 5 8 0 1 0 6 1
pinnumber=2
}
P 45300 45200 45100 45200 1 0 0
{
T 45100 45200 5 8 0 1 0 8 1
pintype=pas
T 45100 45200 9 8 0 1 0 6 1
pinlabel=1
T 45150 45150 5 8 0 1 0 2 1
pinseq=1
T 45150 45250 5 8 0 1 0 0 1
pinnumber=1
}
T 45100 45900 5 10 0 0 0 6 1
symversion=0.1
T 45100 46100 5 10 0 0 0 6 1
numslots=0
T 45100 46300 5 10 0 0 0 6 1
description=capacitor
T 45100 45500 8 10 0 1 0 6 1
refdes=C?
T 45100 45700 5 10 0 0 0 6 1
device=CAPACITOR
]
{
T 45100 45700 5 10 0 0 0 6 1
device=CAPACITOR
T 45300 45300 5 10 1 1 0 6 1
refdes=xC5
T 45100 45900 5 10 0 0 0 6 1
symversion=0.1
T 44700 45300 5 10 1 1 0 6 1
value=100n
}
C 42000 45500 1 0 1 EMBEDDEDcapacitor-1.sym
[
L 41600 45700 41800 45700 3 0 0 0 -1 -1
L 41300 45700 41500 45700 3 0 0 0 -1 -1
L 41500 45900 41500 45500 3 0 0 0 -1 -1
L 41600 45900 41600 45500 3 0 0 0 -1 -1
P 41100 45700 41300 45700 1 0 0
{
T 41300 45700 5 8 0 1 0 2 1
pintype=pas
T 41300 45700 9 8 0 1 0 0 1
pinlabel=2
T 41250 45650 5 8 0 1 0 8 1
pinseq=2
T 41250 45750 5 8 0 1 0 6 1
pinnumber=2
}
P 42000 45700 41800 45700 1 0 0
{
T 41800 45700 5 8 0 1 0 8 1
pintype=pas
T 41800 45700 9 8 0 1 0 6 1
pinlabel=1
T 41850 45650 5 8 0 1 0 2 1
pinseq=1
T 41850 45750 5 8 0 1 0 0 1
pinnumber=1
}
T 41800 46400 5 10 0 0 0 6 1
symversion=0.1
T 41800 46600 5 10 0 0 0 6 1
numslots=0
T 41800 46800 5 10 0 0 0 6 1
description=capacitor
T 41800 46000 8 10 0 1 0 6 1
refdes=C?
T 41800 46200 5 10 0 0 0 6 1
device=CAPACITOR
]
{
T 41800 46200 5 10 0 0 0 6 1
device=CAPACITOR
T 42000 45800 5 10 1 1 0 6 1
refdes=xC2
T 41800 46400 5 10 0 0 0 6 1
symversion=0.1
T 41400 45800 5 10 1 1 0 6 1
value=100n
}
C 42000 44900 1 0 1 EMBEDDEDcapacitor-1.sym
[
L 41600 45100 41800 45100 3 0 0 0 -1 -1
L 41300 45100 41500 45100 3 0 0 0 -1 -1
L 41500 45300 41500 44900 3 0 0 0 -1 -1
L 41600 45300 41600 44900 3 0 0 0 -1 -1
P 41100 45100 41300 45100 1 0 0
{
T 41300 45100 5 8 0 1 0 2 1
pintype=pas
T 41300 45100 9 8 0 1 0 0 1
pinlabel=2
T 41250 45050 5 8 0 1 0 8 1
pinseq=2
T 41250 45150 5 8 0 1 0 6 1
pinnumber=2
}
P 42000 45100 41800 45100 1 0 0
{
T 41800 45100 5 8 0 1 0 8 1
pintype=pas
T 41800 45100 9 8 0 1 0 6 1
pinlabel=1
T 41850 45050 5 8 0 1 0 2 1
pinseq=1
T 41850 45150 5 8 0 1 0 0 1
pinnumber=1
}
T 41800 45800 5 10 0 0 0 6 1
symversion=0.1
T 41800 46000 5 10 0 0 0 6 1
numslots=0
T 41800 46200 5 10 0 0 0 6 1
description=capacitor
T 41800 45400 8 10 0 1 0 6 1
refdes=C?
T 41800 45600 5 10 0 0 0 6 1
device=CAPACITOR
]
{
T 41800 45600 5 10 0 0 0 6 1
device=CAPACITOR
T 42000 45200 5 10 1 1 0 6 1
refdes=xC3
T 41800 45800 5 10 0 0 0 6 1
symversion=0.1
T 41400 45200 5 10 1 1 0 6 1
value=100n
}
N 44200 46000 44400 46000 4
N 44200 45200 44400 45200 4
N 45300 46000 45300 45600 4
N 45300 45600 44200 45600 4
N 44200 44800 45300 44800 4
N 45300 44800 45300 45200 4
N 42000 45700 42200 45700 4
N 42200 45700 42200 45600 4
N 42000 45100 42200 45100 4
N 42200 45100 42200 45200 4
C 41000 44700 1 0 1 EMBEDDEDgnd-1.sym
[
P 40900 44800 40900 45000 1 0 1
{
T 40842 44861 5 4 0 1 0 6 1
pinnumber=1
T 40842 44861 5 4 0 0 0 6 1
pinseq=1
T 40842 44861 5 4 0 1 0 6 1
pinlabel=1
T 40842 44861 5 4 0 1 0 6 1
pintype=pwr
}
L 41000 44800 40800 44800 3 0 0 0 -1 -1
L 40945 44750 40855 44750 3 0 0 0 -1 -1
L 40920 44710 40880 44710 3 0 0 0 -1 -1
T 40700 44750 8 10 0 0 0 6 1
net=GND:1
]
C 41100 45800 1 0 1 EMBEDDEDvcc-1.sym
[
P 40900 45800 40900 46000 1 0 0
{
T 40850 45850 5 6 0 1 0 6 1
pinnumber=1
T 40850 45850 5 6 0 0 0 6 1
pinseq=1
T 40850 45850 5 6 0 1 0 6 1
pinlabel=1
T 40850 45850 5 6 0 1 0 6 1
pintype=pwr
}
L 41050 46000 40750 46000 3 0 0 0 -1 -1
T 41025 46050 9 8 1 0 0 6 1
Vcc
T 40650 46000 8 10 0 0 0 6 1
net=Vcc:1
]
N 40900 45800 40900 45700 4
N 40900 45700 41100 45700 4
N 41100 45100 40900 45100 4
N 40900 45100 40900 45000 4
C 41600 43900 1 0 0 EMBEDDEDin-1.sym
[
P 42000 44000 42200 44000 1 0 1
{
T 42050 44050 5 6 0 1 0 0 1
pinnumber=1
T 42050 44050 5 6 0 0 0 0 1
pinseq=1
}
L 41700 44000 41600 44100 6 0 0 0 -1 -1
L 41700 44000 41600 43900 6 0 0 0 -1 -1
L 42000 44000 41700 44000 6 0 0 0 -1 -1
T 41600 44200 5 10 0 0 0 0 1
device=INPUT
T 41600 44200 8 10 0 1 0 0 1
refdes=pinlabel
]
{
T 41600 44200 5 10 0 0 0 0 1
device=INPUT
T 41500 44000 5 10 1 1 0 7 1
refdes=xRS232_RX
T 41600 43900 5 10 0 0 0 6 1
net=xRS232_RX:1
}
C 44200 43900 1 0 0 EMBEDDEDout-1.sym
[
P 44200 44000 44400 44000 1 0 0
{
T 44350 44050 5 6 0 1 0 0 1
pinnumber=1
T 44350 44050 5 6 0 0 0 0 1
pinseq=1
}
L 44400 44000 44800 44000 6 0 0 0 -1 -1
L 44800 44000 44700 44100 6 0 0 0 -1 -1
L 44800 44000 44700 43900 6 0 0 0 -1 -1
T 44200 44200 5 10 0 0 0 0 1
device=OUTPUT
T 44200 44200 8 10 0 1 0 0 1
refdes=pinlabel
]
{
T 44200 44200 5 10 0 0 0 0 1
device=OUTPUT
T 44900 44000 5 10 1 1 0 1 1
refdes=xRX
T 44200 43900 5 10 0 0 0 0 1
net=xRX:1
}
L 46500 47000 46500 45000 3 0 0 2 100 100
L 46500 45000 48900 45000 3 0 0 2 100 100
C 45800 44300 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 46000 44300 46000 44100 1 0 0
{
T 46050 44150 5 8 0 1 270 6 1
pinnumber=1
T 45950 44150 5 8 0 1 270 8 1
pinseq=1
T 46000 44100 9 8 0 1 270 0 1
pinlabel=1
T 46000 44100 5 8 0 1 270 2 1
pintype=pas
}
P 46000 43400 46000 43600 1 0 0
{
T 46050 43550 5 8 0 1 270 0 1
pinnumber=2
T 45950 43550 5 8 0 1 270 2 1
pinseq=2
T 46000 43600 9 8 0 1 270 6 1
pinlabel=2
T 46000 43600 5 8 0 1 270 8 1
pintype=pas
}
L 46200 43900 45800 43900 3 0 0 0 -1 -1
L 46200 43800 45800 43800 3 0 0 0 -1 -1
L 46000 43600 46000 43800 3 0 0 0 -1 -1
L 46000 43900 46000 44100 3 0 0 0 -1 -1
T 46500 44100 5 10 0 0 270 0 1
device=CAPACITOR
T 46300 44100 8 10 0 1 270 0 1
refdes=C?
T 47100 44100 5 10 0 0 270 0 1
description=capacitor
T 46900 44100 5 10 0 0 270 0 1
numslots=0
T 46700 44100 5 10 0 0 270 0 1
symversion=0.1
]
{
T 46500 44100 5 10 0 0 270 0 1
device=CAPACITOR
T 46100 44000 5 10 1 1 0 0 1
refdes=xC1
T 46700 44100 5 10 0 0 270 0 1
symversion=0.1
T 46100 43600 5 10 1 1 0 0 1
value=100n
}
C 46100 43100 1 0 1 EMBEDDEDgnd-1.sym
[
L 46020 43110 45980 43110 3 0 0 0 -1 -1
L 46045 43150 45955 43150 3 0 0 0 -1 -1
L 46100 43200 45900 43200 3 0 0 0 -1 -1
P 46000 43200 46000 43400 1 0 1
{
T 45942 43261 5 4 0 1 0 6 1
pintype=pwr
T 45942 43261 5 4 0 1 0 6 1
pinlabel=1
T 45942 43261 5 4 0 0 0 6 1
pinseq=1
T 45942 43261 5 4 0 1 0 6 1
pinnumber=1
}
T 45800 43150 8 10 0 0 0 6 1
net=GND:1
]
C 46200 44300 1 0 1 EMBEDDEDvcc-1.sym
[
L 46150 44500 45850 44500 3 0 0 0 -1 -1
P 46000 44300 46000 44500 1 0 0
{
T 45950 44350 5 6 0 1 0 6 1
pintype=pwr
T 45950 44350 5 6 0 1 0 6 1
pinlabel=1
T 45950 44350 5 6 0 0 0 6 1
pinseq=1
T 45950 44350 5 6 0 1 0 6 1
pinnumber=1
}
T 45750 44500 8 10 0 0 0 6 1
net=Vcc:1
T 46125 44550 9 8 1 0 0 6 1
Vcc
]
T 53600 40400 9 10 1 0 0 0 1
20111114
