*****************************************************************

  Device    [devBQ_S]

  Author    [guoxi]

  Abstract  [FF WITH B PART OF CLMS]

  Revision History:

********************************************************************************/
gate
device devBQ_S : device devB_S
{
    parameter
    (
        config string  CP_GRS_EN    = "FALSE",  
        config string  CP_Q1MUX_SEL := "MX",       //"YX":Y1 "MX":M2 "SRQ":QP0
        config string  CP_RS_MODE   = "ASYNC",    //"SYNC" "ASYNC" - CLMS Global
        config string  CP_FF1_RS    = "SET",      //"RESET" "SET"
        config string  CP_RSMUX_SEL = "LOCAL",    //"LOCAL":RS; "CHAIN":RSIN
        config string  CP_CEMUX_SEL = "LOCAL",    //"LOCAL":CE; "CHAIN":CEIN
        config string  CP_LRS_EN    = "TRUE",    //"Disable"; "Enable"
        config string  CP_LRS_POL   = "FALSE",    //"RS"; "Invert RS" - CLMS Global
        config string  CP_LCE_EN    = "TRUE",    // "Disable"; "Enable"
        config string  CP_LCE_POL   = "FALSE",    // "CE";  "Invert CE" - CLMS Global
        config string  CP_CLK_POL   = "FALSE"     //"CLK"; "Invert CLK" - CLMS Global
    );
    
    port
    (     
        output   Q1,  
        input    M2,
        input    RS,
        input    CE,
        input    CLK,
        input    RSCI,
        input    CECI,
        output   RSCO,
        output   CECO 

    );
}; // end of device devBQ_S


/*******************************************************************************

  Device    [devBQ_S]

  Author    [guoxi]

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devBQ_S
{
    // Wires for input ports
    wire ntM2;
    wire ntRS;
    wire ntCE;
    wire ntCLK;
    wire ntRSCI;
    wire ntCECI; 

    // Wires connecting to output ports
    wire ntQ1;
    wire ntCECO;
    wire ntRSCO;

    // Internal wires 
    wire ntQD1;
    wire ntCLKCO;
    wire ntRS_P;
    wire ntCE_P;
    
    //
    // Connection to ports
    //
    ntM2      <= M2;
    ntRS      <= RS;
    ntCE      <= CE;
    ntCLK     <= CLK;
    ntRSCI    <= RSCI;
    ntCECI    <= CECI; 

    Q1        <= ntQ1;
    RSCO      <= ntRSCO;
    CECO      <= ntCECO;
    
    //
    // Instances. FGA section
    //

    device QMUX  Q1MUX
        parameter map
        (
            CP_OUT_SEL => CP_Q1MUX_SEL
        )
        port map
        (
            Q    => ntQD1,
            MX   => ntM2
        );
    
    device FF FF1
        parameter map
        (
            CP_GRS_EN  => CP_GRS_EN,
            CP_RS_MODE => CP_RS_MODE,
            CP_FF_RS   => CP_FF1_RS
        )
        port map
        (
            Q   => ntQ1,
            D   => ntQD1,
            CE  => ntCECO,
            CLK => ntCLKCO,
            RS  => ntRSCO
        );

    device MUX2_P  CEMUX
        parameter map
        (
            SEL => CP_CEMUX_SEL
        )
        port map
        (
            DOUT  => ntCECO,
            DI1   => ntCECI,
            DI0   => ntCE_P
        );
    
    device MUX2_P  RSMUX
        parameter map
        (
            SEL => CP_RSMUX_SEL
        )
        port map
        (
            DOUT  => ntRSCO,
            DI1   => ntRSCI,
            DI0   => ntRS_P
        );

    device CLK_POLMUX  CLKPOLMUX
        parameter map
        (
            CP_CLK_POL => CP_CLK_POL
        )
        port map
        (
            Y  => ntCLKCO,
            IN => ntCLK
        );
        
    device LCE_POLMUX  LCEPOLMUX
        parameter map
        (
            CP_LCE_EN  => CP_LCE_EN,
            CP_LCE_POL => CP_LCE_POL
        )
        port map
        (
            Y  => ntCE_P,
            IN => ntCE
        );
        
    device LRS_POLMUX  LRSPOLMUX
        parameter map
        (
            CP_LRS_EN  => CP_LRS_EN,
            CP_LRS_POL => CP_LRS_POL
        )
        port map
        (
            Y  => ntRS_P,
            IN => ntRS
        );
}; // end of structure netlist of devBQ_S

