# Verilog-Projects
Collection of Verilog RTL dessign and simulation projects
[FULL SUBTRACTOR OUTPUT]
<img width="1884" height="1059" alt="Screenshot 2026-02-12 231018" src="https://github.com/user-attachments/assets/2134a8a2-bcf1-4444-9cb2-2fb3bdf3f181" />

[HALF ADDER OUTPUT]
<img width="1919" height="1003" alt="Screenshot 2026-02-12 234231" src="https://github.com/user-attachments/assets/75ad9152-0d7f-4b95-94f4-a122199e0bfd" />

[MULTIPLEXER [4:1] OUTPUT]
<img width="1919" height="1072" alt="Screenshot 2026-02-17 093729/" src="https://github.com/user-attachments/assets/52d222ba-99c9-4866-842b-070a50bdf16b" />

[FULL ADDER OUTPUT]
<img width="1917" height="1078" alt="Screenshot 2026-02-19 183312" src="https://github.com/user-attachments/assets/c6aa33da-827e-4274-8327-314e2ab3dece" />
