// Seed: 1753560642
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_8;
  assign id_6 = 1;
  wor id_12 = 1'h0;
  assign id_3 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_15;
  wire id_16;
  wire id_17;
  always_comb
    if (1)
      `define pp_18 0
  always_ff begin : LABEL_0
    id_4 <= id_2;
    id_9 <= (id_4);
  end
  assign id_14 = id_10;
  wire id_19;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_19,
      id_3,
      id_14,
      id_14,
      id_19,
      id_5,
      id_17,
      id_19,
      id_5
  );
  assign id_3 = 1;
  assign id_3 = `pp_18[1 : 1];
  id_20(
      id_12, id_12, 0
  );
  wire id_21, id_22;
  wire id_23;
endmodule
