
Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '6.8.0-60-generic' is not supported.
  Supported versions are 2.4* or 2.6*.

Command: vcs -full64 -cpp g++-4.8 -cc gcc-4.8 -LDFLAGS -Wl,--no-as-needed -f filelist.f \
-sverilog -debug_access+all -kdb -timescale=1ns/1ps -l ./build/com.log
*** Using c compiler gcc-4.8 instead of cc ...
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Wed Jan 21 18:45:50 2026
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'fetch.v'
Parsing design file 'decode.v'
Parsing design file 'fetch_decode_tb.v'
Parsing design file 'execute.v'
Parsing design file 'memory_access.v'
Parsing design file 'write_back.v'
Parsing design file 'stat.v'
Parsing design file 'pc_update.v'
Parsing design file 'y86_cpu.v'
Top Level Modules:
       fetch_decode_tb
       y86_cpu
TimeScale is 1 ps / 1 ps

Warning-[TFIPC] Too few instance port connections
fetch_decode_tb.v, 23
fetch_decode_tb, "fetch fetch_inst( .PC_i (PC_i),  .icode_o (icode_o),  .ifun_o (ifun_o),  .rA_o (rA_o),  .rB_o (rB_o),  .valC_o (valC_o),  .valP_o (valP_o),  .instr_valid_o (instr_valid_o),  .imem_error_o (imem_error_o));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
fetch_decode_tb.v, 35
fetch_decode_tb, "decode decode_inst( .icode_i (icode_o),  .rA_i (rA_o),  .rB_i (rB_o),  .valA_o (valA_decode),  .valB_o (valB_decode));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
4 modules and 0 UDP read.
recompiling module fetch
recompiling module decode
recompiling module fetch_decode_tb
recompiling module y86_cpu
All of 4 modules done
make[1]: Entering directory '/home/escaper/my_cpu/y86/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++-4.8  -o ../simv -Wl,--no-as-needed    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ \
-Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -L/usr/lib/x86_64-linux-gnu \
-L/lib/x86_64-linux-gnu -Wl,--no-as-needed -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/home/escaper/vcs/vcs2018/vcs/O-2018.09-SP2/linux64/lib \
-L/home/escaper/vcs/vcs2018/vcs/O-2018.09-SP2/linux64/lib   objs/amcQw_d.o  _79751_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /home/escaper/vcs/vcs2018/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o   \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive       _vcs_pli_stub_.o   /home/escaper/vcs/vcs2018/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/home/escaper/vcs/verdi/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl \
-lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/escaper/my_cpu/y86/csrc'
CPU time: .353 seconds to compile + .240 seconds to elab + .262 seconds to link
