/*
 * kernel/src/dev/uart/8250.c
 * Â© suhas pai
 */

#include "cpu/spinlock.h"

#include "dev/driver.h"
#include "dev/printk.h"

#include "mm/kmalloc.h"
#include "8250.h"

#define UART_RBR_OFFSET 0  // In:  Recieve Buffer Register
#define UART_THR_OFFSET 0  // Out: Transmitter Holding Register
#define UART_DLL_OFFSET 0  // Out: Divisor Latch Low
#define UART_IER_OFFSET 1  // I/O: Interrupt Enable Register
#define UART_DLM_OFFSET 1  // Out: Divisor Latch High
#define UART_FCR_OFFSET 2  // Out: FIFO Control Register
#define UART_IIR_OFFSET 2  // I/O: Interrupt Identification Register
#define UART_LCR_OFFSET 3  // Out: Line Control Register
#define UART_MCR_OFFSET 4  // Out: Modem Control Register
#define UART_LSR_OFFSET 5  // In:  Line Status Register
#define UART_MSR_OFFSET 6  // In:  Modem Status Register
#define UART_SCR_OFFSET 7  // I/O: Scratch Register
#define UART_MDR1_OFFSET 8  // I/O:  Mode Register

enum uart_lsr {
    __UART_LSR_DATA_READY = 1 << 0,
    __UART_LSR_OVERRUN_ERROR = 1 << 1,
    __UART_LSR_PARITY_ERROR = 1 << 2,
    __UART_LSR_FRAME_ERROR = 1 << 3,
    __UART_LSR_BREAK_INTERRUPT = 1 << 4,
    __UART_LSR_TRANSMIT_HRE = 1 << 5,
    __UART_LSR_TRANSMITTER_EMPTY = 1 << 6,
    __UART_LSR_FIFO_ERROR = 1 << 7,

    __UART_LSR_BRK_ERROR =
        __UART_LSR_BREAK_INTERRUPT
        | __UART_LSR_FRAME_ERROR
        | __UART_LSR_PARITY_ERROR
        | __UART_LSR_OVERRUN_ERROR
};

struct uart8250_info {
    struct terminal term;
    struct spinlock lock;

    port_t base;

    uint32_t in_freq;
    uint32_t reg_width;
    uint32_t reg_shift;
};

// for use when initializing serial before mm/kmalloc
static struct uart8250_info early_infos[8] = {};
static uint16_t early_info_count = 0;

__optimize(3) static inline uint32_t
get_reg(const port_t uart8250_base,
        struct uart8250_info *const info,
        const uint32_t num)
{
    const uint32_t offset = num << info->reg_shift;
    switch (info->reg_width) {
        case sizeof(uint8_t):
            return pio_read8(uart8250_base + offset);
        case sizeof(uint16_t):
            return pio_read16(uart8250_base + offset);
        case sizeof(uint32_t):
            return pio_read32(uart8250_base + offset);
    }

    verify_not_reached();
}

__optimize(3) static inline void
set_reg(const port_t uart8250_base,
        struct uart8250_info *const info,
        const uint32_t num,
        const uint32_t val)
{
    const uint32_t offset = num << info->reg_shift;
    switch (info->reg_width) {
        case sizeof(uint8_t):
            pio_write8(uart8250_base + offset, val);
            return;
        case sizeof(uint16_t):
            pio_write16(uart8250_base + offset, val);
            return;
        case sizeof(uint32_t):
            pio_write32(uart8250_base + offset, val);
            return;
    }

    verify_not_reached();
}

#define MAX_ATTEMPTS 10

__optimize(3) static void
uart8250_putc(const port_t base,
              struct uart8250_info *const info,
              const char ch)
{
    for (uint64_t i = 0; i != MAX_ATTEMPTS; i++) {
        if (get_reg(base, info, UART_LSR_OFFSET) & __UART_LSR_TRANSMIT_HRE) {
            set_reg(base, info, UART_THR_OFFSET, ch);
            return;
        }
    }
}

__optimize(3) static void
uart8250_send_char(struct terminal *const term,
                   const char ch,
                   const uint32_t amount)
{
    struct uart8250_info *const info = (struct uart8250_info *)term;
    const bool flag = spin_acquire_irq_save(&info->lock);

    for (uint32_t i = 0; i != amount; i++) {
        uart8250_putc(info->base, info, ch);
    }

    spin_release_irq_restore(&info->lock, flag);
}

__optimize(3) static void
uart8250_send_sv(struct terminal *const term, const struct string_view sv) {
    struct uart8250_info *const info = (struct uart8250_info *)term;
    const bool flag = spin_acquire_irq_save(&info->lock);

    sv_foreach(sv, iter) {
        uart8250_putc(info->base, info, *iter);
    }

    spin_release_irq_restore(&info->lock, flag);
}

bool
uart8250_init(const port_t base,
              const uint32_t baudrate,
              const uint32_t in_freq,
              const uint8_t reg_width,
              const uint8_t reg_shift)
{
    uint16_t bdiv = 0;
    if (baudrate != 0) {
        bdiv = (in_freq + 8 * baudrate) / (16 * baudrate);
    }

    struct uart8250_info *info = NULL;
    if (kmalloc_initialized()) {
        info = kmalloc(sizeof(*info));
        if (info == NULL) {
            printk(LOGLEVEL_WARN, "uart8250: failed to alloc info\n");
            return false;
        }
    } else {
        if (early_info_count == countof(early_infos)) {
            printk(LOGLEVEL_WARN, "uart8250: exhausted early-infos struct\n");
            return false;
        }

        info = &early_infos[early_info_count];
        early_info_count++;
    }

    info->base = base;
    info->in_freq = in_freq;

    info->reg_width = reg_width;
    info->reg_shift = reg_shift;

    // Disable all interrupts
    set_reg(base, info, UART_IER_OFFSET, 0x00);
    // Enable DLAB
    set_reg(base, info, UART_LCR_OFFSET, 0x80);

    if (bdiv != 0) {
        // Set divisor low byte
        set_reg(base, info, UART_DLL_OFFSET, bdiv & 0xff);
        // Set divisor high byte
        set_reg(base, info, UART_DLM_OFFSET, (bdiv >> 8) & 0xff);
    }

    // 8 bits, no parity, one stop bit
    set_reg(base, info, UART_LCR_OFFSET, 0x03);
    // Enable FIFO
    set_reg(base, info, UART_FCR_OFFSET, 0x01);
    // No modem control DTR RTS
    set_reg(base, info, UART_MCR_OFFSET, 0x00);
    // Clear line status
    get_reg(base, info, UART_LSR_OFFSET);
    // Read receive buffer
    get_reg(base, info, UART_RBR_OFFSET);
    // Set scratchpad
    set_reg(base, info, UART_SCR_OFFSET, 0x00);

    info->lock = SPINLOCK_INIT();

    info->term.emit_ch = uart8250_send_char;
    info->term.emit_sv = uart8250_send_sv;

    printk_add_terminal(&info->term);
    return true;
}

static bool
init_from_dtb(const struct devicetree *const tree,
              const struct devicetree_node *const node)
{
    (void)tree;
    const struct devicetree_prop_reg *const reg_prop =
        (const struct devicetree_prop_reg *)(uint64_t)
            devicetree_node_get_prop(node, DEVICETREE_PROP_REG);

    if (reg_prop == NULL) {
        printk(LOGLEVEL_WARN, "uart8250: 'reg' property in dtb is missing\n");
        return false;
    }

    if (array_empty(reg_prop->list)) {
        printk(LOGLEVEL_WARN, "uart8250: reg property is missing\n");
        return false;
    }

    const struct devicetree_prop_reg_info *const reg =
        (const struct devicetree_prop_reg_info *)array_front(reg_prop->list);

    const struct devicetree_prop_clock_frequency *const clock_freq_prop =
        (const struct devicetree_prop_clock_frequency *)(uint64_t)
            devicetree_node_get_prop(node, DEVICETREE_PROP_REG);

    if (clock_freq_prop == NULL) {
        printk(LOGLEVEL_WARN,
               "uart8250: clock-frequency property of serial dtb-node is "
               "missing or malformed");
        return false;
    }

    uart8250_init((port_t)reg->address,
                  /*baudrate=*/115200,
                  clock_freq_prop->frequency,
                  /*reg_width=*/sizeof(uint8_t),
                  /*reg_shift=*/0);
    return true;
}

static const struct string_view dtb_compat_list[] = { SV_STATIC("ns16550a") };
static struct dtb_driver dtb_driver = {
    .init = init_from_dtb,
    .match_flags = __DTB_DRIVER_MATCH_COMPAT,

    .compat_list = dtb_compat_list,
    .compat_count = countof(dtb_compat_list)
};

__driver static const struct driver uart8250_driver = {
    .name = SV_STATIC("uart8250-driver"),
    .dtb = &dtb_driver,
    .pci = NULL
};