set_property SRC_FILE_INFO {cfile:/home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab5/Lab5.1.srcs/constrs_1/new/L5_constraints.xdc rfile:../../../Lab5.1.srcs/constrs_1/new/L5_constraints.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y9 [get_ports {CLK}];
set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property   PACKAGE_PIN N15  [get_ports { PBrst} ]; #BTNL
set_property src_info {type:XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property   PACKAGE_PIN T18 [get_ports { PBen } ]; #BTNU
set_property src_info {type:XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property   PACKAGE_PIN U14    [get_ports { OUT[3] } ];
set_property src_info {type:XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property    PACKAGE_PIN U19 [get_ports { OUT[2] }  ];
set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property  PACKAGE_PIN W22   [get_ports { OUT[1] } ];
set_property src_info {type:XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property   PACKAGE_PIN V22  [get_ports { OUT[0] }  ];
set_property src_info {type:XDC file:1 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property   PACKAGE_PIN U21 [get_ports { Cout[1] } ];
set_property src_info {type:XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property  PACKAGE_PIN U22  [get_ports { Cout[0] } ];
set_property src_info {type:XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y11  [get_ports { Dout[3] } ]; #JA1
set_property src_info {type:XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA11  [get_ports { Dout[2] }]; #JA2
set_property src_info {type:XDC file:1 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y10  [get_ports { Dout[1] } ]; # JA3
set_property src_info {type:XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA9  [get_ports { Dout[0] } ]; #JA4
set_property src_info {type:XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property  PACKAGE_PIN M15  [get_ports { Din[3] } ]; # SW7
set_property src_info {type:XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property   PACKAGE_PIN H17    [get_ports { Din[2] } ];# SW6
set_property src_info {type:XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property   PACKAGE_PIN H18    [get_ports { Din[1] } ];# SW5
set_property src_info {type:XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property   PACKAGE_PIN H19    [get_ports { Din[0] } ];# SW4
set_property src_info {type:XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property  PACKAGE_PIN F22 [get_ports { Mu[0] } ];  # "SW0"
set_property src_info {type:XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property  PACKAGE_PIN G22    [get_ports { Mu[1] } ];  # "SW1"
set_property src_info {type:XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property  PACKAGE_PIN H22 [get_ports { CE } ];  # "SW2"
