
timer_pwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003fbc  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000020  20000000  00003fbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000001e0  20000020  00003fdc  00020020  2**2
                  ALLOC
  3 .stack        00000400  20000200  000041bc  00020020  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002004a  2**0
                  CONTENTS, READONLY
  6 .debug_info   0005273b  00000000  00000000  000200a3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000576f  00000000  00000000  000727de  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000066d1  00000000  00000000  00077f4d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000007a8  00000000  00000000  0007e61e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000be0  00000000  00000000  0007edc6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001a87a  00000000  00000000  0007f9a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00013bf1  00000000  00000000  0009a220  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0007c894  00000000  00000000  000ade11  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000013c8  00000000  00000000  0012a6a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	00 06 00 20 11 1f 00 00 0f 1f 00 00 0f 1f 00 00     ... ............
	...
      2c:	0f 1f 00 00 00 00 00 00 00 00 00 00 0f 1f 00 00     ................
      3c:	0f 1f 00 00 0f 1f 00 00 0f 1f 00 00 0f 1f 00 00     ................
      4c:	0f 1f 00 00 0f 1f 00 00 0f 1f 00 00 0f 1f 00 00     ................
      5c:	0f 1f 00 00 0f 1f 00 00 85 14 00 00 95 14 00 00     ................
      6c:	a5 14 00 00 d9 1b 00 00 65 1c 00 00 6f 1c 00 00     ........e...o...
      7c:	0f 1f 00 00 0f 1f 00 00 0f 1f 00 00 0f 1f 00 00     ................

0000008c <__do_global_dtors_aux>:
      8c:	b510      	push	{r4, lr}
      8e:	4c06      	ldr	r4, [pc, #24]	; (a8 <__do_global_dtors_aux+0x1c>)
      90:	7823      	ldrb	r3, [r4, #0]
      92:	2b00      	cmp	r3, #0
      94:	d107      	bne.n	a6 <__do_global_dtors_aux+0x1a>
      96:	4b05      	ldr	r3, [pc, #20]	; (ac <__do_global_dtors_aux+0x20>)
      98:	2b00      	cmp	r3, #0
      9a:	d002      	beq.n	a2 <__do_global_dtors_aux+0x16>
      9c:	4804      	ldr	r0, [pc, #16]	; (b0 <__do_global_dtors_aux+0x24>)
      9e:	e000      	b.n	a2 <__do_global_dtors_aux+0x16>
      a0:	bf00      	nop
      a2:	2301      	movs	r3, #1
      a4:	7023      	strb	r3, [r4, #0]
      a6:	bd10      	pop	{r4, pc}
      a8:	20000020 	.word	0x20000020
      ac:	00000000 	.word	0x00000000
      b0:	00003fbc 	.word	0x00003fbc

000000b4 <frame_dummy>:
      b4:	4b08      	ldr	r3, [pc, #32]	; (d8 <frame_dummy+0x24>)
      b6:	b510      	push	{r4, lr}
      b8:	2b00      	cmp	r3, #0
      ba:	d003      	beq.n	c4 <frame_dummy+0x10>
      bc:	4907      	ldr	r1, [pc, #28]	; (dc <frame_dummy+0x28>)
      be:	4808      	ldr	r0, [pc, #32]	; (e0 <frame_dummy+0x2c>)
      c0:	e000      	b.n	c4 <frame_dummy+0x10>
      c2:	bf00      	nop
      c4:	4807      	ldr	r0, [pc, #28]	; (e4 <frame_dummy+0x30>)
      c6:	6803      	ldr	r3, [r0, #0]
      c8:	2b00      	cmp	r3, #0
      ca:	d100      	bne.n	ce <frame_dummy+0x1a>
      cc:	bd10      	pop	{r4, pc}
      ce:	4b06      	ldr	r3, [pc, #24]	; (e8 <frame_dummy+0x34>)
      d0:	2b00      	cmp	r3, #0
      d2:	d0fb      	beq.n	cc <frame_dummy+0x18>
      d4:	4798      	blx	r3
      d6:	e7f9      	b.n	cc <frame_dummy+0x18>
      d8:	00000000 	.word	0x00000000
      dc:	20000024 	.word	0x20000024
      e0:	00003fbc 	.word	0x00003fbc
      e4:	00003fbc 	.word	0x00003fbc
      e8:	00000000 	.word	0x00000000

000000ec <adc_get_status.isra.1>:
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
      ec:	7e03      	ldrb	r3, [r0, #24]
      ee:	2001      	movs	r0, #1
      f0:	b2db      	uxtb	r3, r3
      f2:	4018      	ands	r0, r3
      f4:	2202      	movs	r2, #2
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
      f6:	0759      	lsls	r1, r3, #29
      f8:	d500      	bpl.n	fc <adc_get_status.isra.1+0x10>
		status_flags |= ADC_STATUS_WINDOW;
      fa:	4310      	orrs	r0, r2
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
      fc:	4213      	tst	r3, r2
      fe:	d001      	beq.n	104 <adc_get_status.isra.1+0x18>
		status_flags |= ADC_STATUS_OVERRUN;
     100:	2304      	movs	r3, #4
     102:	4318      	orrs	r0, r3
	}

	return status_flags;
}
     104:	4770      	bx	lr
	...

00000108 <configure_adc>:


uint16_t adc_result;

void configure_adc(void)
{
     108:	b510      	push	{r4, lr}
     10a:	b08c      	sub	sp, #48	; 0x30
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
     10c:	4668      	mov	r0, sp
     10e:	f000 f865 	bl	1dc <adc_get_config_defaults>
	

	adc_init(&adc_instance, ADC, &config_adc);
     112:	4c0c      	ldr	r4, [pc, #48]	; (144 <configure_adc+0x3c>)
     114:	466a      	mov	r2, sp
     116:	490c      	ldr	r1, [pc, #48]	; (148 <configure_adc+0x40>)
     118:	0020      	movs	r0, r4
     11a:	f000 f881 	bl	220 <adc_init>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     11e:	6823      	ldr	r3, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     120:	7e5a      	ldrb	r2, [r3, #25]
     122:	b252      	sxtb	r2, r2
     124:	2a00      	cmp	r2, #0
     126:	dbfb      	blt.n	120 <configure_adc+0x18>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
     128:	220f      	movs	r2, #15
     12a:	759a      	strb	r2, [r3, #22]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
     12c:	761a      	strb	r2, [r3, #24]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     12e:	7819      	ldrb	r1, [r3, #0]
     130:	3a0d      	subs	r2, #13
     132:	430a      	orrs	r2, r1
     134:	701a      	strb	r2, [r3, #0]
     136:	6822      	ldr	r2, [r4, #0]
     138:	7e53      	ldrb	r3, [r2, #25]
     13a:	b25b      	sxtb	r3, r3
     13c:	2b00      	cmp	r3, #0
     13e:	dbfb      	blt.n	138 <configure_adc+0x30>
	adc_enable(&adc_instance);
}
     140:	b00c      	add	sp, #48	; 0x30
     142:	bd10      	pop	{r4, pc}
     144:	20000098 	.word	0x20000098
     148:	42002000 	.word	0x42002000

0000014c <sample_adc>:


void sample_adc(void){
     14c:	b570      	push	{r4, r5, r6, lr}
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     14e:	4c13      	ldr	r4, [pc, #76]	; (19c <sample_adc+0x50>)
     150:	6823      	ldr	r3, [r4, #0]
     152:	7e5a      	ldrb	r2, [r3, #25]
     154:	b252      	sxtb	r2, r2
     156:	2a00      	cmp	r2, #0
     158:	dbfb      	blt.n	152 <sample_adc+0x6>

	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     15a:	2202      	movs	r2, #2
     15c:	7b19      	ldrb	r1, [r3, #12]
     15e:	430a      	orrs	r2, r1
     160:	731a      	strb	r2, [r3, #12]
     162:	7e5a      	ldrb	r2, [r3, #25]
     164:	b252      	sxtb	r2, r2
     166:	2a00      	cmp	r2, #0
     168:	dbfb      	blt.n	162 <sample_adc+0x16>
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
     16a:	2501      	movs	r5, #1
     16c:	6820      	ldr	r0, [r4, #0]
     16e:	f7ff ffbd 	bl	ec <adc_get_status.isra.1>
     172:	4228      	tst	r0, r5
     174:	d0fa      	beq.n	16c <sample_adc+0x20>
		/* Result not ready */
		return STATUS_BUSY;
	}

	Adc *const adc_module = module_inst->hw;
     176:	6820      	ldr	r0, [r4, #0]
     178:	7e43      	ldrb	r3, [r0, #25]
     17a:	b25b      	sxtb	r3, r3
     17c:	2b00      	cmp	r3, #0
     17e:	dbfb      	blt.n	178 <sample_adc+0x2c>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
     180:	8b42      	ldrh	r2, [r0, #26]
     182:	4b07      	ldr	r3, [pc, #28]	; (1a0 <sample_adc+0x54>)
     184:	801a      	strh	r2, [r3, #0]
	adc_module->INTFLAG.reg = int_flags;
     186:	2301      	movs	r3, #1
     188:	7603      	strb	r3, [r0, #24]

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
     18a:	f7ff ffaf 	bl	ec <adc_get_status.isra.1>
     18e:	0743      	lsls	r3, r0, #29
     190:	d502      	bpl.n	198 <sample_adc+0x4c>
	adc_module->INTFLAG.reg = int_flags;
     192:	2202      	movs	r2, #2
     194:	6823      	ldr	r3, [r4, #0]
     196:	761a      	strb	r2, [r3, #24]
	adc_start_conversion(&adc_instance);
	do {
	} while (adc_read(&adc_instance, &adc_result) == STATUS_BUSY);
     198:	bd70      	pop	{r4, r5, r6, pc}
     19a:	46c0      	nop			; (mov r8, r8)
     19c:	20000098 	.word	0x20000098
     1a0:	20000094 	.word	0x20000094

000001a4 <_adc_configure_ain_pin>:
* the ADC access to the analog signal
*
* \param [in] pin AINxx pin to configure
*/
static inline void _adc_configure_ain_pin(uint32_t pin)
{
     1a4:	b530      	push	{r4, r5, lr}
     1a6:	b097      	sub	sp, #92	; 0x5c
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     1a8:	ad02      	add	r5, sp, #8
{
     1aa:	0004      	movs	r4, r0
	const uint32_t pinmapping[] = {
     1ac:	2250      	movs	r2, #80	; 0x50
     1ae:	490a      	ldr	r1, [pc, #40]	; (1d8 <_adc_configure_ain_pin+0x34>)
     1b0:	0028      	movs	r0, r5
     1b2:	f003 fe4d 	bl	3e50 <memcpy>
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     1b6:	2c09      	cmp	r4, #9
     1b8:	d80b      	bhi.n	1d2 <_adc_configure_ain_pin+0x2e>
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     1ba:	2300      	movs	r3, #0
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     1bc:	00a4      	lsls	r4, r4, #2
     1be:	5960      	ldr	r0, [r4, r5]
     1c0:	a901      	add	r1, sp, #4
     1c2:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     1c4:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     1c6:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;

		system_pinmux_pin_set_config(pin_map_result, &config);
     1c8:	b2c0      	uxtb	r0, r0
		config.mux_position = 1;
     1ca:	3301      	adds	r3, #1
     1cc:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     1ce:	f001 fc95 	bl	1afc <system_pinmux_pin_set_config>
	}
}
     1d2:	b017      	add	sp, #92	; 0x5c
     1d4:	bd30      	pop	{r4, r5, pc}
     1d6:	46c0      	nop			; (mov r8, r8)
     1d8:	00003e64 	.word	0x00003e64

000001dc <adc_get_config_defaults>:
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     1dc:	22c0      	movs	r2, #192	; 0xc0
     1de:	0152      	lsls	r2, r2, #5
     1e0:	81c2      	strh	r2, [r0, #14]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     1e2:	0002      	movs	r2, r0
	config->clock_source                  = GCLK_GENERATOR_0;
     1e4:	2300      	movs	r3, #0
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     1e6:	322a      	adds	r2, #42	; 0x2a
	config->clock_source                  = GCLK_GENERATOR_0;
     1e8:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     1ea:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     1ec:	8043      	strh	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     1ee:	7103      	strb	r3, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     1f0:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     1f2:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
     1f4:	61c3      	str	r3, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     1f6:	6083      	str	r3, [r0, #8]
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
     1f8:	7303      	strb	r3, [r0, #12]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     1fa:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     1fc:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     1fe:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     200:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     202:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     204:	7013      	strb	r3, [r2, #0]
	config->correction.correction_enable  = false;
     206:	1d42      	adds	r2, r0, #5
	config->run_in_standby                = false;
     208:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     20a:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     20c:	77d3      	strb	r3, [r2, #31]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     20e:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     210:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     212:	75c3      	strb	r3, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     214:	3226      	adds	r2, #38	; 0x26
	config->pin_scan.inputs_to_scan       = 0;
     216:	302c      	adds	r0, #44	; 0x2c
	config->pin_scan.offset_start_scan    = 0;
     218:	7013      	strb	r3, [r2, #0]
	config->pin_scan.inputs_to_scan       = 0;
     21a:	7003      	strb	r3, [r0, #0]
}
     21c:	4770      	bx	lr
	...

00000220 <adc_init>:
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     220:	2380      	movs	r3, #128	; 0x80
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     222:	b5f0      	push	{r4, r5, r6, r7, lr}
     224:	0014      	movs	r4, r2
     226:	4aab      	ldr	r2, [pc, #684]	; (4d4 <STACK_SIZE+0xd4>)
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     228:	6001      	str	r1, [r0, #0]
{
     22a:	0007      	movs	r7, r0
     22c:	6a10      	ldr	r0, [r2, #32]
     22e:	005b      	lsls	r3, r3, #1
     230:	4303      	orrs	r3, r0
     232:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     234:	780b      	ldrb	r3, [r1, #0]
{
     236:	b087      	sub	sp, #28
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     238:	2005      	movs	r0, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     23a:	07db      	lsls	r3, r3, #31
     23c:	d500      	bpl.n	240 <adc_init+0x20>
     23e:	e0e5      	b.n	40c <STACK_SIZE+0xc>
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     240:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
     242:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     244:	079b      	lsls	r3, r3, #30
     246:	d500      	bpl.n	24a <adc_init+0x2a>
     248:	e0e0      	b.n	40c <STACK_SIZE+0xc>
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
     24a:	7863      	ldrb	r3, [r4, #1]
     24c:	713b      	strb	r3, [r7, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     24e:	2b00      	cmp	r3, #0
     250:	d104      	bne.n	25c <adc_init+0x3c>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     252:	4aa1      	ldr	r2, [pc, #644]	; (4d8 <STACK_SIZE+0xd8>)
     254:	3304      	adds	r3, #4
     256:	6c11      	ldr	r1, [r2, #64]	; 0x40
     258:	430b      	orrs	r3, r1
     25a:	6413      	str	r3, [r2, #64]	; 0x40
	gclk_chan_conf.source_generator = config->clock_source;
     25c:	7823      	ldrb	r3, [r4, #0]
     25e:	a905      	add	r1, sp, #20
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     260:	2013      	movs	r0, #19
	gclk_chan_conf.source_generator = config->clock_source;
     262:	700b      	strb	r3, [r1, #0]
	Adc *const adc_module = module_inst->hw;
     264:	683d      	ldr	r5, [r7, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     266:	f001 fbe7 	bl	1a38 <system_gclk_chan_set_config>
	system_gclk_chan_enable(ADC_GCLK_ID);
     26a:	2013      	movs	r0, #19
     26c:	f001 fba8 	bl	19c0 <system_gclk_chan_enable>
	if (config->pin_scan.inputs_to_scan != 0) {
     270:	0023      	movs	r3, r4
     272:	332c      	adds	r3, #44	; 0x2c
     274:	9302      	str	r3, [sp, #8]
     276:	781b      	ldrb	r3, [r3, #0]
     278:	7b22      	ldrb	r2, [r4, #12]
     27a:	9201      	str	r2, [sp, #4]
     27c:	2b00      	cmp	r3, #0
     27e:	d033      	beq.n	2e8 <adc_init+0xc8>
		uint8_t offset = config->pin_scan.offset_start_scan;
     280:	0022      	movs	r2, r4
     282:	322b      	adds	r2, #43	; 0x2b
		uint8_t start_pin =
     284:	7816      	ldrb	r6, [r2, #0]
     286:	9a01      	ldr	r2, [sp, #4]
     288:	1996      	adds	r6, r2, r6
     28a:	b2f6      	uxtb	r6, r6
		uint8_t end_pin =
     28c:	199b      	adds	r3, r3, r6
     28e:	b2db      	uxtb	r3, r3
     290:	9303      	str	r3, [sp, #12]
     292:	9b01      	ldr	r3, [sp, #4]
     294:	1af0      	subs	r0, r6, r3
		while (start_pin < end_pin) {
     296:	9b03      	ldr	r3, [sp, #12]
     298:	b2c0      	uxtb	r0, r0
     29a:	42b3      	cmp	r3, r6
     29c:	d81b      	bhi.n	2d6 <adc_init+0xb6>
		_adc_configure_ain_pin(config->negative_input);
     29e:	89e0      	ldrh	r0, [r4, #14]
     2a0:	f7ff ff80 	bl	1a4 <_adc_configure_ain_pin>
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     2a4:	7d63      	ldrb	r3, [r4, #21]
     2a6:	009b      	lsls	r3, r3, #2
     2a8:	b2db      	uxtb	r3, r3
     2aa:	702b      	strb	r3, [r5, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     2ac:	7da3      	ldrb	r3, [r4, #22]
     2ae:	7862      	ldrb	r2, [r4, #1]
     2b0:	01db      	lsls	r3, r3, #7
     2b2:	4313      	orrs	r3, r2
     2b4:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
     2b6:	706b      	strb	r3, [r5, #1]
	switch (config->resolution) {
     2b8:	7923      	ldrb	r3, [r4, #4]
     2ba:	2b30      	cmp	r3, #48	; 0x30
     2bc:	d100      	bne.n	2c0 <adc_init+0xa0>
     2be:	e0b2      	b.n	426 <STACK_SIZE+0x26>
     2c0:	d816      	bhi.n	2f0 <adc_init+0xd0>
     2c2:	2b10      	cmp	r3, #16
     2c4:	d100      	bne.n	2c8 <adc_init+0xa8>
     2c6:	e0ab      	b.n	420 <STACK_SIZE+0x20>
     2c8:	2b20      	cmp	r3, #32
     2ca:	d100      	bne.n	2ce <adc_init+0xae>
     2cc:	e0ab      	b.n	426 <STACK_SIZE+0x26>
     2ce:	2b00      	cmp	r3, #0
     2d0:	d118      	bne.n	304 <adc_init+0xe4>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     2d2:	001a      	movs	r2, r3
     2d4:	e0a5      	b.n	422 <STACK_SIZE+0x22>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     2d6:	230f      	movs	r3, #15
     2d8:	4018      	ands	r0, r3
     2da:	7b23      	ldrb	r3, [r4, #12]
			start_pin++;
     2dc:	3601      	adds	r6, #1
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     2de:	18c0      	adds	r0, r0, r3
     2e0:	f7ff ff60 	bl	1a4 <_adc_configure_ain_pin>
			start_pin++;
     2e4:	b2f6      	uxtb	r6, r6
     2e6:	e7d4      	b.n	292 <adc_init+0x72>
		_adc_configure_ain_pin(config->positive_input);
     2e8:	9801      	ldr	r0, [sp, #4]
     2ea:	f7ff ff5b 	bl	1a4 <_adc_configure_ain_pin>
     2ee:	e7d6      	b.n	29e <adc_init+0x7e>
	switch (config->resolution) {
     2f0:	2b32      	cmp	r3, #50	; 0x32
     2f2:	d009      	beq.n	308 <adc_init+0xe8>
     2f4:	d200      	bcs.n	2f8 <adc_init+0xd8>
     2f6:	e098      	b.n	42a <STACK_SIZE+0x2a>
     2f8:	2b33      	cmp	r3, #51	; 0x33
     2fa:	d100      	bne.n	2fe <adc_init+0xde>
     2fc:	e08c      	b.n	418 <STACK_SIZE+0x18>
     2fe:	2b34      	cmp	r3, #52	; 0x34
     300:	d100      	bne.n	304 <adc_init+0xe4>
     302:	e085      	b.n	410 <STACK_SIZE+0x10>
		return STATUS_ERR_INVALID_ARG;
     304:	2017      	movs	r0, #23
		module_inst->software_trigger = false;
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
     306:	e081      	b.n	40c <STACK_SIZE+0xc>
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     308:	2204      	movs	r2, #4
		resolution = ADC_RESOLUTION_16BIT;
     30a:	2310      	movs	r3, #16
		adjres = ADC_DIVIDE_RESULT_4;
     30c:	2102      	movs	r1, #2
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     30e:	2070      	movs	r0, #112	; 0x70
     310:	0109      	lsls	r1, r1, #4
     312:	4001      	ands	r1, r0
     314:	430a      	orrs	r2, r1
     316:	70aa      	strb	r2, [r5, #2]
	if (config->sample_length > 63) {
     318:	7de2      	ldrb	r2, [r4, #23]
     31a:	2a3f      	cmp	r2, #63	; 0x3f
     31c:	d8f2      	bhi.n	304 <adc_init+0xe4>
		adc_module->SAMPCTRL.reg =
     31e:	70ea      	strb	r2, [r5, #3]
     320:	6839      	ldr	r1, [r7, #0]
     322:	7e4a      	ldrb	r2, [r1, #25]
     324:	b252      	sxtb	r2, r2
     326:	2a00      	cmp	r2, #0
     328:	dbfb      	blt.n	322 <adc_init+0x102>
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     32a:	8861      	ldrh	r1, [r4, #2]
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
     32c:	7ce2      	ldrb	r2, [r4, #19]
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     32e:	430a      	orrs	r2, r1
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     330:	1d61      	adds	r1, r4, #5
     332:	7fc8      	ldrb	r0, [r1, #31]
     334:	00c0      	lsls	r0, r0, #3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     336:	4302      	orrs	r2, r0
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
     338:	7d20      	ldrb	r0, [r4, #20]
     33a:	0080      	lsls	r0, r0, #2
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     33c:	4302      	orrs	r2, r0
     33e:	7ca0      	ldrb	r0, [r4, #18]
     340:	0040      	lsls	r0, r0, #1
     342:	4302      	orrs	r2, r0
     344:	431a      	orrs	r2, r3
	adc_module->CTRLB.reg =
     346:	80aa      	strh	r2, [r5, #4]
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     348:	7e22      	ldrb	r2, [r4, #24]
     34a:	4694      	mov	ip, r2
     34c:	2a00      	cmp	r2, #0
     34e:	d007      	beq.n	360 <adc_init+0x140>
		switch (resolution) {
     350:	2b10      	cmp	r3, #16
     352:	d100      	bne.n	356 <adc_init+0x136>
     354:	e0af      	b.n	4b6 <STACK_SIZE+0xb6>
     356:	d900      	bls.n	35a <adc_init+0x13a>
     358:	e069      	b.n	42e <STACK_SIZE+0x2e>
     35a:	2b00      	cmp	r3, #0
     35c:	d100      	bne.n	360 <adc_init+0x140>
     35e:	e09b      	b.n	498 <STACK_SIZE+0x98>
     360:	6838      	ldr	r0, [r7, #0]
     362:	7e43      	ldrb	r3, [r0, #25]
     364:	b25b      	sxtb	r3, r3
     366:	2b00      	cmp	r3, #0
     368:	dbfb      	blt.n	362 <adc_init+0x142>
	adc_module->WINCTRL.reg = config->window.window_mode;
     36a:	4663      	mov	r3, ip
     36c:	722b      	strb	r3, [r5, #8]
     36e:	683a      	ldr	r2, [r7, #0]
     370:	7e53      	ldrb	r3, [r2, #25]
     372:	b25b      	sxtb	r3, r3
     374:	2b00      	cmp	r3, #0
     376:	dbfb      	blt.n	370 <adc_init+0x150>
	adc_module->WINLT.reg =
     378:	8ba3      	ldrh	r3, [r4, #28]
     37a:	83ab      	strh	r3, [r5, #28]
     37c:	683a      	ldr	r2, [r7, #0]
     37e:	7e53      	ldrb	r3, [r2, #25]
     380:	b25b      	sxtb	r3, r3
     382:	2b00      	cmp	r3, #0
     384:	dbfb      	blt.n	37e <adc_init+0x15e>
	adc_module->WINUT.reg = config->window.window_upper_value <<
     386:	8c23      	ldrh	r3, [r4, #32]
     388:	842b      	strh	r3, [r5, #32]
	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     38a:	9b02      	ldr	r3, [sp, #8]
     38c:	781a      	ldrb	r2, [r3, #0]
	if (inputs_to_scan > 0) {
     38e:	2a00      	cmp	r2, #0
     390:	d003      	beq.n	39a <adc_init+0x17a>
		inputs_to_scan--;
     392:	3a01      	subs	r2, #1
     394:	b2d2      	uxtb	r2, r2
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     396:	2a0f      	cmp	r2, #15
     398:	d8b4      	bhi.n	304 <adc_init+0xe4>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     39a:	0023      	movs	r3, r4
     39c:	332b      	adds	r3, #43	; 0x2b
     39e:	7818      	ldrb	r0, [r3, #0]
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     3a0:	280f      	cmp	r0, #15
     3a2:	d8af      	bhi.n	304 <adc_init+0xe4>
     3a4:	683e      	ldr	r6, [r7, #0]
     3a6:	7e73      	ldrb	r3, [r6, #25]
     3a8:	b25b      	sxtb	r3, r3
     3aa:	2b00      	cmp	r3, #0
     3ac:	dbfb      	blt.n	3a6 <adc_init+0x186>
			config->positive_input;
     3ae:	7b26      	ldrb	r6, [r4, #12]
			config->negative_input |
     3b0:	89e3      	ldrh	r3, [r4, #14]
			(config->pin_scan.offset_start_scan <<
     3b2:	0500      	lsls	r0, r0, #20
			config->negative_input |
     3b4:	4333      	orrs	r3, r6
     3b6:	68a6      	ldr	r6, [r4, #8]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     3b8:	0412      	lsls	r2, r2, #16
			config->negative_input |
     3ba:	4333      	orrs	r3, r6
     3bc:	4303      	orrs	r3, r0
     3be:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
     3c0:	612b      	str	r3, [r5, #16]
	adc_module->EVCTRL.reg = config->event_action;
     3c2:	0023      	movs	r3, r4
     3c4:	332a      	adds	r3, #42	; 0x2a
     3c6:	781b      	ldrb	r3, [r3, #0]
     3c8:	752b      	strb	r3, [r5, #20]
	adc_module->INTENCLR.reg =
     3ca:	230f      	movs	r3, #15
     3cc:	75ab      	strb	r3, [r5, #22]
	if (config->correction.correction_enable){
     3ce:	7fcb      	ldrb	r3, [r1, #31]
     3d0:	2b00      	cmp	r3, #0
     3d2:	d00c      	beq.n	3ee <adc_init+0x1ce>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     3d4:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
     3d6:	4941      	ldr	r1, [pc, #260]	; (4dc <STACK_SIZE+0xdc>)
     3d8:	428b      	cmp	r3, r1
     3da:	d893      	bhi.n	304 <adc_init+0xe4>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     3dc:	84ab      	strh	r3, [r5, #36]	; 0x24
		if (config->correction.offset_correction > 2047 ||
     3de:	2380      	movs	r3, #128	; 0x80
     3e0:	8d22      	ldrh	r2, [r4, #40]	; 0x28
     3e2:	011b      	lsls	r3, r3, #4
     3e4:	18d3      	adds	r3, r2, r3
     3e6:	b29b      	uxth	r3, r3
     3e8:	428b      	cmp	r3, r1
     3ea:	d88b      	bhi.n	304 <adc_init+0xe4>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     3ec:	84ea      	strh	r2, [r5, #38]	; 0x26
			ADC_CALIB_BIAS_CAL(
     3ee:	22e0      	movs	r2, #224	; 0xe0
     3f0:	4b3b      	ldr	r3, [pc, #236]	; (4e0 <STACK_SIZE+0xe0>)
	return STATUS_OK;
     3f2:	2000      	movs	r0, #0
			ADC_CALIB_BIAS_CAL(
     3f4:	6819      	ldr	r1, [r3, #0]
     3f6:	00d2      	lsls	r2, r2, #3
     3f8:	014b      	lsls	r3, r1, #5
			ADC_CALIB_LINEARITY_CAL(
     3fa:	0019      	movs	r1, r3
			ADC_CALIB_BIAS_CAL(
     3fc:	401a      	ands	r2, r3
			ADC_CALIB_LINEARITY_CAL(
     3fe:	4b39      	ldr	r3, [pc, #228]	; (4e4 <STACK_SIZE+0xe4>)
     400:	681b      	ldr	r3, [r3, #0]
     402:	0edb      	lsrs	r3, r3, #27
     404:	430b      	orrs	r3, r1
     406:	b2db      	uxtb	r3, r3
			) |
     408:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
     40a:	852b      	strh	r3, [r5, #40]	; 0x28
}
     40c:	b007      	add	sp, #28
     40e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		adjres = config->divide_result;
     410:	7c61      	ldrb	r1, [r4, #17]
		accumulate = config->accumulate_samples;
     412:	7c22      	ldrb	r2, [r4, #16]
		resolution = ADC_RESOLUTION_16BIT;
     414:	2310      	movs	r3, #16
     416:	e77a      	b.n	30e <adc_init+0xee>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     418:	2206      	movs	r2, #6
		resolution = ADC_RESOLUTION_16BIT;
     41a:	2310      	movs	r3, #16
		adjres = ADC_DIVIDE_RESULT_2;
     41c:	2101      	movs	r1, #1
     41e:	e776      	b.n	30e <adc_init+0xee>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     420:	2208      	movs	r2, #8
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     422:	2100      	movs	r1, #0
     424:	e773      	b.n	30e <adc_init+0xee>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     426:	2200      	movs	r2, #0
     428:	e7fb      	b.n	422 <STACK_SIZE+0x22>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     42a:	2202      	movs	r2, #2
     42c:	e7f5      	b.n	41a <STACK_SIZE+0x1a>
		switch (resolution) {
     42e:	2b20      	cmp	r3, #32
     430:	d018      	beq.n	464 <STACK_SIZE+0x64>
     432:	2b30      	cmp	r3, #48	; 0x30
     434:	d000      	beq.n	438 <STACK_SIZE+0x38>
     436:	e793      	b.n	360 <adc_init+0x140>
			if (config->differential_mode &&
     438:	7ce3      	ldrb	r3, [r4, #19]
     43a:	69e0      	ldr	r0, [r4, #28]
     43c:	2b00      	cmp	r3, #0
     43e:	d009      	beq.n	454 <STACK_SIZE+0x54>
					(config->window.window_lower_value > 127 ||
     440:	0003      	movs	r3, r0
     442:	3380      	adds	r3, #128	; 0x80
			if (config->differential_mode &&
     444:	2bff      	cmp	r3, #255	; 0xff
     446:	d900      	bls.n	44a <STACK_SIZE+0x4a>
     448:	e75c      	b.n	304 <adc_init+0xe4>
					config->window.window_lower_value < -128 ||
     44a:	6a23      	ldr	r3, [r4, #32]
     44c:	3380      	adds	r3, #128	; 0x80
     44e:	2bff      	cmp	r3, #255	; 0xff
     450:	d900      	bls.n	454 <STACK_SIZE+0x54>
     452:	e757      	b.n	304 <adc_init+0xe4>
			} else if (config->window.window_lower_value > 255 ||
     454:	28ff      	cmp	r0, #255	; 0xff
     456:	dd00      	ble.n	45a <STACK_SIZE+0x5a>
     458:	e754      	b.n	304 <adc_init+0xe4>
     45a:	6a23      	ldr	r3, [r4, #32]
     45c:	2bff      	cmp	r3, #255	; 0xff
     45e:	dd00      	ble.n	462 <STACK_SIZE+0x62>
     460:	e750      	b.n	304 <adc_init+0xe4>
     462:	e77d      	b.n	360 <adc_init+0x140>
			if (config->differential_mode &&
     464:	7ce0      	ldrb	r0, [r4, #19]
     466:	69e6      	ldr	r6, [r4, #28]
     468:	4b1f      	ldr	r3, [pc, #124]	; (4e8 <STACK_SIZE+0xe8>)
     46a:	2800      	cmp	r0, #0
     46c:	d00c      	beq.n	488 <STACK_SIZE+0x88>
					(config->window.window_lower_value > 511 ||
     46e:	2080      	movs	r0, #128	; 0x80
     470:	0080      	lsls	r0, r0, #2
     472:	1830      	adds	r0, r6, r0
			if (config->differential_mode &&
     474:	4298      	cmp	r0, r3
     476:	d900      	bls.n	47a <STACK_SIZE+0x7a>
     478:	e744      	b.n	304 <adc_init+0xe4>
					config->window.window_lower_value < -512 ||
     47a:	2280      	movs	r2, #128	; 0x80
     47c:	6a20      	ldr	r0, [r4, #32]
     47e:	0092      	lsls	r2, r2, #2
					config->window.window_lower_value < -2048 ||
     480:	1810      	adds	r0, r2, r0
     482:	4298      	cmp	r0, r3
     484:	d900      	bls.n	488 <STACK_SIZE+0x88>
     486:	e73d      	b.n	304 <adc_init+0xe4>
			} else if (config->window.window_lower_value > 65535 ||
     488:	429e      	cmp	r6, r3
     48a:	dd00      	ble.n	48e <STACK_SIZE+0x8e>
     48c:	e73a      	b.n	304 <adc_init+0xe4>
     48e:	6a22      	ldr	r2, [r4, #32]
     490:	429a      	cmp	r2, r3
     492:	dd00      	ble.n	496 <STACK_SIZE+0x96>
     494:	e736      	b.n	304 <adc_init+0xe4>
     496:	e763      	b.n	360 <adc_init+0x140>
			if (config->differential_mode &&
     498:	7ce0      	ldrb	r0, [r4, #19]
     49a:	69e6      	ldr	r6, [r4, #28]
     49c:	4b0f      	ldr	r3, [pc, #60]	; (4dc <STACK_SIZE+0xdc>)
     49e:	2800      	cmp	r0, #0
     4a0:	d0f2      	beq.n	488 <STACK_SIZE+0x88>
					(config->window.window_lower_value > 2047 ||
     4a2:	2280      	movs	r2, #128	; 0x80
     4a4:	0112      	lsls	r2, r2, #4
     4a6:	18b0      	adds	r0, r6, r2
			if (config->differential_mode &&
     4a8:	4298      	cmp	r0, r3
     4aa:	d900      	bls.n	4ae <STACK_SIZE+0xae>
     4ac:	e72a      	b.n	304 <adc_init+0xe4>
					config->window.window_lower_value < -2048 ||
     4ae:	2080      	movs	r0, #128	; 0x80
     4b0:	6a22      	ldr	r2, [r4, #32]
     4b2:	0100      	lsls	r0, r0, #4
     4b4:	e7e4      	b.n	480 <STACK_SIZE+0x80>
			if (config->differential_mode &&
     4b6:	7ce0      	ldrb	r0, [r4, #19]
     4b8:	69e6      	ldr	r6, [r4, #28]
     4ba:	4b0c      	ldr	r3, [pc, #48]	; (4ec <STACK_SIZE+0xec>)
     4bc:	2800      	cmp	r0, #0
     4be:	d0e3      	beq.n	488 <STACK_SIZE+0x88>
					(config->window.window_lower_value > 32767 ||
     4c0:	2280      	movs	r2, #128	; 0x80
     4c2:	0212      	lsls	r2, r2, #8
     4c4:	18b0      	adds	r0, r6, r2
			if (config->differential_mode &&
     4c6:	4298      	cmp	r0, r3
     4c8:	d900      	bls.n	4cc <STACK_SIZE+0xcc>
     4ca:	e71b      	b.n	304 <adc_init+0xe4>
					config->window.window_lower_value < -32768 ||
     4cc:	2080      	movs	r0, #128	; 0x80
     4ce:	6a22      	ldr	r2, [r4, #32]
     4d0:	0200      	lsls	r0, r0, #8
     4d2:	e7d5      	b.n	480 <STACK_SIZE+0x80>
     4d4:	40000400 	.word	0x40000400
     4d8:	40000800 	.word	0x40000800
     4dc:	00000fff 	.word	0x00000fff
     4e0:	00806024 	.word	0x00806024
     4e4:	00806020 	.word	0x00806020
     4e8:	000003ff 	.word	0x000003ff
     4ec:	0000ffff 	.word	0x0000ffff

000004f0 <is_button_one_pressed>:
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     4f0:	4b14      	ldr	r3, [pc, #80]	; (544 <is_button_one_pressed+0x54>)
     4f2:	4915      	ldr	r1, [pc, #84]	; (548 <is_button_one_pressed+0x58>)
     4f4:	6a18      	ldr	r0, [r3, #32]
     4f6:	4a15      	ldr	r2, [pc, #84]	; (54c <is_button_one_pressed+0x5c>)
     4f8:	4b15      	ldr	r3, [pc, #84]	; (550 <is_button_one_pressed+0x60>)
/************************************************************************/
/* Button 1 function													*/
/************************************************************************/
bool is_button_one_pressed(void) {

  if (!port_pin_get_input_level(BUTTON_1)) {
     4fa:	0440      	lsls	r0, r0, #17
     4fc:	d418      	bmi.n	530 <is_button_one_pressed+0x40>
    BUTTON_ONE_PRESS_STATUS = true;
     4fe:	2001      	movs	r0, #1
     500:	7008      	strb	r0, [r1, #0]
    press_B1_delay_count--;
     502:	6819      	ldr	r1, [r3, #0]
     504:	3901      	subs	r1, #1
     506:	6019      	str	r1, [r3, #0]
    long_press_B1_delay_count--;
     508:	6811      	ldr	r1, [r2, #0]
     50a:	3901      	subs	r1, #1

  } else {
    BUTTON_ONE_PRESS_STATUS = false;
    press_B1_delay_count = DELAY_DEBOUNCE_CN;
    long_press_B1_delay_count = DELAY_PRESS_CN;
     50c:	6011      	str	r1, [r2, #0]

  }

  // long press delay logic
  if (long_press_B1_delay_count <= 0) {
     50e:	6811      	ldr	r1, [r2, #0]
     510:	2900      	cmp	r1, #0
     512:	dc04      	bgt.n	51e <is_button_one_pressed+0x2e>
    LongPressB1Flag = true;
     514:	2001      	movs	r0, #1
     516:	490f      	ldr	r1, [pc, #60]	; (554 <is_button_one_pressed+0x64>)
     518:	7008      	strb	r0, [r1, #0]
    long_press_B1_delay_count = 0;
     51a:	2100      	movs	r1, #0
     51c:	6011      	str	r1, [r2, #0]
     51e:	2000      	movs	r0, #0
  }

  // debounce logic
  if (press_B1_delay_count <= 0) {
     520:	6819      	ldr	r1, [r3, #0]
     522:	4a0d      	ldr	r2, [pc, #52]	; (558 <is_button_one_pressed+0x68>)
     524:	4281      	cmp	r1, r0
     526:	dc0a      	bgt.n	53e <is_button_one_pressed+0x4e>
    BUTTON_ONE_RELEASE_STATUS = false;
     528:	7010      	strb	r0, [r2, #0]
    press_B1_delay_count = 0;
     52a:	6018      	str	r0, [r3, #0]
    return true;
     52c:	3001      	adds	r0, #1

  } else {
    BUTTON_ONE_RELEASE_STATUS = true;
    return false;
  }
}
     52e:	4770      	bx	lr
    BUTTON_ONE_PRESS_STATUS = false;
     530:	2000      	movs	r0, #0
     532:	7008      	strb	r0, [r1, #0]
    press_B1_delay_count = DELAY_DEBOUNCE_CN;
     534:	2102      	movs	r1, #2
     536:	6019      	str	r1, [r3, #0]
    long_press_B1_delay_count = DELAY_PRESS_CN;
     538:	318f      	adds	r1, #143	; 0x8f
     53a:	31ff      	adds	r1, #255	; 0xff
     53c:	e7e6      	b.n	50c <is_button_one_pressed+0x1c>
    BUTTON_ONE_RELEASE_STATUS = true;
     53e:	2301      	movs	r3, #1
     540:	7013      	strb	r3, [r2, #0]
    return false;
     542:	e7f4      	b.n	52e <is_button_one_pressed+0x3e>
     544:	41004400 	.word	0x41004400
     548:	2000003c 	.word	0x2000003c
     54c:	20000000 	.word	0x20000000
     550:	20000008 	.word	0x20000008
     554:	20000040 	.word	0x20000040
     558:	2000003d 	.word	0x2000003d

0000055c <is_button_two_pressed>:
     55c:	4b14      	ldr	r3, [pc, #80]	; (5b0 <is_button_two_pressed+0x54>)
     55e:	4915      	ldr	r1, [pc, #84]	; (5b4 <is_button_two_pressed+0x58>)
     560:	6a18      	ldr	r0, [r3, #32]
     562:	4a15      	ldr	r2, [pc, #84]	; (5b8 <is_button_two_pressed+0x5c>)
     564:	4b15      	ldr	r3, [pc, #84]	; (5bc <is_button_two_pressed+0x60>)
/************************************************************************/
/* Button 2 function														*/
/************************************************************************/
bool is_button_two_pressed(void) {

  if (!port_pin_get_input_level(BUTTON_2)) {
     566:	0400      	lsls	r0, r0, #16
     568:	d418      	bmi.n	59c <is_button_two_pressed+0x40>
    BUTTON_TWO_PRESS_STATUS = true;
     56a:	2001      	movs	r0, #1
     56c:	7008      	strb	r0, [r1, #0]
    press_B2_delay_count--;
     56e:	6819      	ldr	r1, [r3, #0]
     570:	3901      	subs	r1, #1
     572:	6019      	str	r1, [r3, #0]
    long_press_B2_delay_count--;
     574:	6811      	ldr	r1, [r2, #0]
     576:	3901      	subs	r1, #1

  } else {
    BUTTON_TWO_PRESS_STATUS = false;
    press_B2_delay_count = DELAY_DEBOUNCE_CN;
    long_press_B2_delay_count = DELAY_PRESS_CN;
     578:	6011      	str	r1, [r2, #0]

  }

  // long press delay logic
  if (long_press_B2_delay_count <= 0) {
     57a:	6811      	ldr	r1, [r2, #0]
     57c:	2900      	cmp	r1, #0
     57e:	dc04      	bgt.n	58a <is_button_two_pressed+0x2e>
    LongPressB2Flag = true;
     580:	2001      	movs	r0, #1
     582:	490f      	ldr	r1, [pc, #60]	; (5c0 <is_button_two_pressed+0x64>)
     584:	7008      	strb	r0, [r1, #0]
    long_press_B2_delay_count = 0;
     586:	2100      	movs	r1, #0
     588:	6011      	str	r1, [r2, #0]
     58a:	2000      	movs	r0, #0
  }

  // debounce logic
  if (press_B2_delay_count <= 0) {
     58c:	6819      	ldr	r1, [r3, #0]
     58e:	4a0d      	ldr	r2, [pc, #52]	; (5c4 <is_button_two_pressed+0x68>)
     590:	4281      	cmp	r1, r0
     592:	dc0a      	bgt.n	5aa <is_button_two_pressed+0x4e>
    BUTTON_TWO_RELEASE_STATUS = false;
     594:	7010      	strb	r0, [r2, #0]
    press_B2_delay_count = 0;
     596:	6018      	str	r0, [r3, #0]
    return true;
     598:	3001      	adds	r0, #1

  } else {
    BUTTON_TWO_RELEASE_STATUS = true;
    return false;
  }
     59a:	4770      	bx	lr
    BUTTON_TWO_PRESS_STATUS = false;
     59c:	2000      	movs	r0, #0
     59e:	7008      	strb	r0, [r1, #0]
    press_B2_delay_count = DELAY_DEBOUNCE_CN;
     5a0:	2102      	movs	r1, #2
     5a2:	6019      	str	r1, [r3, #0]
    long_press_B2_delay_count = DELAY_PRESS_CN;
     5a4:	318f      	adds	r1, #143	; 0x8f
     5a6:	31ff      	adds	r1, #255	; 0xff
     5a8:	e7e6      	b.n	578 <is_button_two_pressed+0x1c>
    BUTTON_TWO_RELEASE_STATUS = true;
     5aa:	2301      	movs	r3, #1
     5ac:	7013      	strb	r3, [r2, #0]
    return false;
     5ae:	e7f4      	b.n	59a <is_button_two_pressed+0x3e>
     5b0:	41004400 	.word	0x41004400
     5b4:	2000003e 	.word	0x2000003e
     5b8:	20000004 	.word	0x20000004
     5bc:	2000000c 	.word	0x2000000c
     5c0:	20000041 	.word	0x20000041
     5c4:	2000003f 	.word	0x2000003f

000005c8 <set_pwm_color_channel>:
#include "pwm_led.h"

uint8_t pwm_led_toggle_count = 0;


void set_pwm_color_channel(uint8_t channel, bool enable) {
     5c8:	b510      	push	{r4, lr}
     5ca:	1e0a      	subs	r2, r1, #0
     5cc:	4c0a      	ldr	r4, [pc, #40]	; (5f8 <set_pwm_color_channel+0x30>)
	
	
	if (enable){
     5ce:	d000      	beq.n	5d2 <set_pwm_color_channel+0xa>
		tcc_set_compare_value(&tcc_instance,
     5d0:	4a0a      	ldr	r2, [pc, #40]	; (5fc <set_pwm_color_channel+0x34>)
		channel,
		0x3FF);
	}else{
		tcc_set_compare_value(&tcc_instance,
     5d2:	0001      	movs	r1, r0
     5d4:	0020      	movs	r0, r4
     5d6:	f001 fad9 	bl	1b8c <tcc_set_compare_value>
	Tcc *const tcc_module = module_inst->hw;
	uint32_t last_cmd;

	/* Wait until last command is done */
	do {
		while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
     5da:	2104      	movs	r1, #4
     5dc:	201f      	movs	r0, #31
     5de:	6822      	ldr	r2, [r4, #0]
     5e0:	6893      	ldr	r3, [r2, #8]
     5e2:	420b      	tst	r3, r1
     5e4:	d1fc      	bne.n	5e0 <set_pwm_color_channel+0x18>
			/* Wait for sync */
		}
		last_cmd = tcc_module->CTRLBSET.reg & TCC_CTRLBSET_CMD_Msk;
     5e6:	7953      	ldrb	r3, [r2, #5]
     5e8:	4383      	bics	r3, r0
		if (last_cmd == TCC_CTRLBSET_CMD_NONE) {
     5ea:	d002      	beq.n	5f2 <set_pwm_color_channel+0x2a>
			break;
		} else if (last_cmd == TCC_CTRLBSET_CMD_UPDATE) {
     5ec:	2b60      	cmp	r3, #96	; 0x60
     5ee:	d1f7      	bne.n	5e0 <set_pwm_color_channel+0x18>
		channel,
		ZERO_DUTY_CYCLE);
	}
	
	tcc_force_double_buffer_update(&tcc_instance);
}
     5f0:	bd10      	pop	{r4, pc}
			return;
		}
	} while (1);

	/* Write command to execute */
	tcc_module->CTRLBSET.reg = TCC_CTRLBSET_CMD_UPDATE;
     5f2:	2360      	movs	r3, #96	; 0x60
     5f4:	7153      	strb	r3, [r2, #5]
     5f6:	e7fb      	b.n	5f0 <set_pwm_color_channel+0x28>
     5f8:	200000a0 	.word	0x200000a0
     5fc:	000003ff 	.word	0x000003ff

00000600 <pwm_led_system_cleanup>:



void pwm_led_system_cleanup(void) {
	set_pwm_color_channel(RED_CHANNEL, false);
     600:	2100      	movs	r1, #0
void pwm_led_system_cleanup(void) {
     602:	b510      	push	{r4, lr}
	set_pwm_color_channel(RED_CHANNEL, false);
     604:	0008      	movs	r0, r1
     606:	f7ff ffdf 	bl	5c8 <set_pwm_color_channel>
	set_pwm_color_channel(BLUE_CHANNEL, false);
     60a:	2100      	movs	r1, #0
     60c:	2002      	movs	r0, #2
     60e:	f7ff ffdb 	bl	5c8 <set_pwm_color_channel>
	set_pwm_color_channel(GREEN_CHANNEL, false);
     612:	2100      	movs	r1, #0
     614:	2001      	movs	r0, #1
     616:	f7ff ffd7 	bl	5c8 <set_pwm_color_channel>
	set_pwm_color_channel(WHITE_CHANNEL, false);
     61a:	2100      	movs	r1, #0
     61c:	2003      	movs	r0, #3
     61e:	f7ff ffd3 	bl	5c8 <set_pwm_color_channel>
}
     622:	bd10      	pop	{r4, pc}

00000624 <set_pwm_color>:



void set_pwm_color(int color) {
     624:	b510      	push	{r4, lr}
     626:	0004      	movs	r4, r0
	
	pwm_led_system_cleanup();
     628:	f7ff ffea 	bl	600 <pwm_led_system_cleanup>
	
	switch (color) {
     62c:	2c06      	cmp	r4, #6
     62e:	d80a      	bhi.n	646 <set_pwm_color+0x22>
     630:	0020      	movs	r0, r4
		case 5:  // Purple (Red + Blue)
		set_pwm_color_channel(RED_CHANNEL, true);
		set_pwm_color_channel(BLUE_CHANNEL, true);
		break;
		case 6:  // Cyan (Blue + Green)
		set_pwm_color_channel(BLUE_CHANNEL, true);
     632:	2101      	movs	r1, #1
	switch (color) {
     634:	f001 feee 	bl	2414 <__gnu_thumb1_case_uqi>
     638:	08140e04 	.word	0x08140e04
     63c:	100a      	.short	0x100a
     63e:	16          	.byte	0x16
     63f:	00          	.byte	0x00
		set_pwm_color_channel(RED_CHANNEL, true);
     640:	2000      	movs	r0, #0
		set_pwm_color_channel(GREEN_CHANNEL, true);
     642:	f7ff ffc1 	bl	5c8 <set_pwm_color_channel>
		break;
		default:
		break;
	}
}
     646:	bd10      	pop	{r4, pc}
		set_pwm_color_channel(WHITE_CHANNEL, true);
     648:	2003      	movs	r0, #3
     64a:	e7fa      	b.n	642 <set_pwm_color+0x1e>
		set_pwm_color_channel(RED_CHANNEL, true);
     64c:	2000      	movs	r0, #0
		set_pwm_color_channel(BLUE_CHANNEL, true);
     64e:	f7ff ffbb 	bl	5c8 <set_pwm_color_channel>
		set_pwm_color_channel(GREEN_CHANNEL, true);
     652:	2101      	movs	r1, #1
     654:	0008      	movs	r0, r1
     656:	e7f4      	b.n	642 <set_pwm_color+0x1e>
		set_pwm_color_channel(RED_CHANNEL, true);
     658:	2000      	movs	r0, #0
     65a:	f7ff ffb5 	bl	5c8 <set_pwm_color_channel>
		set_pwm_color_channel(BLUE_CHANNEL, true);
     65e:	2101      	movs	r1, #1
     660:	2002      	movs	r0, #2
     662:	e7ee      	b.n	642 <set_pwm_color+0x1e>
		set_pwm_color_channel(BLUE_CHANNEL, true);
     664:	2002      	movs	r0, #2
     666:	e7f2      	b.n	64e <set_pwm_color+0x2a>

00000668 <cycle_pwm_led>:
	tcc_enable(&tcc_instance);
	
}


void cycle_pwm_led(void) {
     668:	b510      	push	{r4, lr}
	switch (pwm_led_toggle_count) {
     66a:	4c13      	ldr	r4, [pc, #76]	; (6b8 <cycle_pwm_led+0x50>)
     66c:	7820      	ldrb	r0, [r4, #0]
     66e:	3801      	subs	r0, #1
     670:	2806      	cmp	r0, #6
     672:	d81b      	bhi.n	6ac <cycle_pwm_led+0x44>
     674:	f001 fece 	bl	2414 <__gnu_thumb1_case_uqi>
     678:	12100a04 	.word	0x12100a04
     67c:	1614      	.short	0x1614
     67e:	18          	.byte	0x18
     67f:	00          	.byte	0x00
		case 1:
		SET_RED;
     680:	2000      	movs	r0, #0
     682:	f7ff ffcf 	bl	624 <set_pwm_color>
		set_color_red_indication();
     686:	f001 fcb7 	bl	1ff8 <set_color_red_indication>
		case 8:
		pwm_led_system_cleanup();							// Reset to 1 for red
		pwm_led_toggle_count = 0;
		break;
	}
}
     68a:	bd10      	pop	{r4, pc}
		set_color_blue_indication();
     68c:	f001 fcd0 	bl	2030 <set_color_blue_indication>
		SET_GRN;
     690:	2001      	movs	r0, #1
		SET_WHT;
     692:	f7ff ffc7 	bl	624 <set_pwm_color>
		break;
     696:	e7f8      	b.n	68a <cycle_pwm_led+0x22>
		SET_BLU;
     698:	2002      	movs	r0, #2
     69a:	e7fa      	b.n	692 <cycle_pwm_led+0x2a>
		SET_YLW;
     69c:	2004      	movs	r0, #4
     69e:	e7f8      	b.n	692 <cycle_pwm_led+0x2a>
		SET_PLE;
     6a0:	2005      	movs	r0, #5
     6a2:	e7f6      	b.n	692 <cycle_pwm_led+0x2a>
		SET_CYN;
     6a4:	2006      	movs	r0, #6
     6a6:	e7f4      	b.n	692 <cycle_pwm_led+0x2a>
		SET_WHT;
     6a8:	2003      	movs	r0, #3
     6aa:	e7f2      	b.n	692 <cycle_pwm_led+0x2a>
		pwm_led_system_cleanup();							// Reset to 1 for red
     6ac:	f7ff ffa8 	bl	600 <pwm_led_system_cleanup>
		pwm_led_toggle_count = 0;
     6b0:	2300      	movs	r3, #0
     6b2:	7023      	strb	r3, [r4, #0]
}
     6b4:	e7e9      	b.n	68a <cycle_pwm_led+0x22>
     6b6:	46c0      	nop			; (mov r8, r8)
     6b8:	20000042 	.word	0x20000042

000006bc <configure_pwm_generator>:
	struct tc_config config_tc;
	tc_get_config_defaults (&config_tc);

	config_tc.clock_source = TC_CLOCK_SOURCE;
	config_tc.counter_size = TC_COUNTER_SIZE;
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER;
     6bc:	21a0      	movs	r1, #160	; 0xa0
{
     6be:	b500      	push	{lr}
     6c0:	b08f      	sub	sp, #60	; 0x3c
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
     6c2:	aa01      	add	r2, sp, #4
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER;
     6c4:	00c9      	lsls	r1, r1, #3
     6c6:	8091      	strh	r1, [r2, #4]

	config_tc.counter_8_bit.value = 0;
	config_tc.counter_8_bit.period = PWM_PERIOD_VALUE;
     6c8:	212d      	movs	r1, #45	; 0x2d
     6ca:	2300      	movs	r3, #0
     6cc:	2055      	movs	r0, #85	; 0x55
     6ce:	4469      	add	r1, sp

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;

	config->counter_16_bit.value                   = 0x0000;
     6d0:	8513      	strh	r3, [r2, #40]	; 0x28
     6d2:	7008      	strb	r0, [r1, #0]

	config_tc.counter_8_bit.compare_capture_channel[0] = INITIAL_DUTY_CYCLE;
     6d4:	212e      	movs	r1, #46	; 0x2e
     6d6:	3840      	subs	r0, #64	; 0x40
     6d8:	4469      	add	r1, sp
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     6da:	8553      	strh	r3, [r2, #42]	; 0x2a
     6dc:	7008      	strb	r0, [r1, #0]

	config_tc.wave_generation = TC_WAVE_GENERATION_NORMAL_PWM;
     6de:	2140      	movs	r1, #64	; 0x40
	config->clock_source               = GCLK_GENERATOR_0;
     6e0:	7013      	strb	r3, [r2, #0]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     6e2:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     6e4:	7053      	strb	r3, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     6e6:	7293      	strb	r3, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     6e8:	72d3      	strb	r3, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     6ea:	7313      	strb	r3, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
     6ec:	7393      	strb	r3, [r2, #14]
	config->oneshot                    = false;
     6ee:	7353      	strb	r3, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     6f0:	7713      	strb	r3, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     6f2:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     6f4:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     6f6:	8593      	strh	r3, [r2, #44]	; 0x2c
	config_tc.counter_size = TC_COUNTER_SIZE;
     6f8:	3304      	adds	r3, #4
     6fa:	7093      	strb	r3, [r2, #2]
	config_tc.wave_generation = TC_WAVE_GENERATION_NORMAL_PWM;
     6fc:	7191      	strb	r1, [r2, #6]
	config_tc.pwm_channel[0].pin_out = PWM_PIN_OUT;
	config_tc.pwm_channel[0].pin_mux = PWM_MUX_OUT;
     6fe:	6193      	str	r3, [r2, #24]
	config_tc.pwm_channel[0].pin_out = PWM_PIN_OUT;
     700:	3936      	subs	r1, #54	; 0x36

	config_tc.pwm_channel[0].enabled = true;
     702:	3b03      	subs	r3, #3
	config_tc.pwm_channel[0].pin_out = PWM_PIN_OUT;
     704:	6151      	str	r1, [r2, #20]
	config_tc.pwm_channel[0].enabled = true;
     706:	7413      	strb	r3, [r2, #16]
	
	tc_init (&pwm_generator_instance, PWM_GENERATOR, &config_tc);
     708:	4902      	ldr	r1, [pc, #8]	; (714 <configure_pwm_generator+0x58>)
     70a:	4803      	ldr	r0, [pc, #12]	; (718 <configure_pwm_generator+0x5c>)
     70c:	f001 fac6 	bl	1c9c <tc_init>
}
     710:	b00f      	add	sp, #60	; 0x3c
     712:	bd00      	pop	{pc}
     714:	42001c00 	.word	0x42001c00
     718:	200001a0 	.word	0x200001a0

0000071c <motor_enable>:



void motor_enable(void){
     71c:	b510      	push	{r4, lr}
     71e:	4b09      	ldr	r3, [pc, #36]	; (744 <motor_enable+0x28>)
     720:	681b      	ldr	r3, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     722:	7bda      	ldrb	r2, [r3, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
     724:	b252      	sxtb	r2, r2
     726:	2a00      	cmp	r2, #0
     728:	dbfb      	blt.n	722 <motor_enable+0x6>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     72a:	2202      	movs	r2, #2
     72c:	8819      	ldrh	r1, [r3, #0]
     72e:	430a      	orrs	r2, r1
     730:	801a      	strh	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     732:	2240      	movs	r2, #64	; 0x40
     734:	4b04      	ldr	r3, [pc, #16]	; (748 <motor_enable+0x2c>)
     736:	619a      	str	r2, [r3, #24]
	tc_enable(&pwm_generator_instance);
	port_pin_set_output_level(MOTOR_NSLEEP_PIN, HIGH);
	motor_running = true;
     738:	4b04      	ldr	r3, [pc, #16]	; (74c <motor_enable+0x30>)
     73a:	3a3f      	subs	r2, #63	; 0x3f
     73c:	701a      	strb	r2, [r3, #0]
	set_motor_speed_1_indication();
     73e:	f001 fd43 	bl	21c8 <set_motor_speed_1_indication>

}
     742:	bd10      	pop	{r4, pc}
     744:	200001a0 	.word	0x200001a0
     748:	41004400 	.word	0x41004400
     74c:	20000044 	.word	0x20000044

00000750 <motor_disable>:


void motor_disable(void){
	pulsating_motor_routine = false;
     750:	2100      	movs	r1, #0
     752:	4b0e      	ldr	r3, [pc, #56]	; (78c <motor_disable+0x3c>)
void motor_disable(void){
     754:	b510      	push	{r4, lr}
	pulsating_motor_routine = false;
     756:	7019      	strb	r1, [r3, #0]
	motor_toggle_count = 0;
     758:	4b0d      	ldr	r3, [pc, #52]	; (790 <motor_disable+0x40>)
	motor_running = false;

	tc_set_compare_value (&pwm_generator_instance,TC_COMPARE_CAPTURE_CHANNEL_0,INITIAL_DUTY_CYCLE);
     75a:	4c0e      	ldr	r4, [pc, #56]	; (794 <motor_disable+0x44>)
	motor_toggle_count = 0;
     75c:	7019      	strb	r1, [r3, #0]
	motor_running = false;
     75e:	4b0e      	ldr	r3, [pc, #56]	; (798 <motor_disable+0x48>)
	tc_set_compare_value (&pwm_generator_instance,TC_COMPARE_CAPTURE_CHANNEL_0,INITIAL_DUTY_CYCLE);
     760:	2215      	movs	r2, #21
     762:	0020      	movs	r0, r4
	motor_running = false;
     764:	7019      	strb	r1, [r3, #0]
	tc_set_compare_value (&pwm_generator_instance,TC_COMPARE_CAPTURE_CHANNEL_0,INITIAL_DUTY_CYCLE);
     766:	f001 fbad 	bl	1ec4 <tc_set_compare_value>
     76a:	6823      	ldr	r3, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     76c:	7bda      	ldrb	r2, [r3, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
     76e:	b252      	sxtb	r2, r2
     770:	2a00      	cmp	r2, #0
     772:	dbfb      	blt.n	76c <motor_disable+0x1c>
		/* Wait for sync */
	}

	/* Disbale interrupt */
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
     774:	223b      	movs	r2, #59	; 0x3b
	/* Clear interrupt flag */
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;

	/* Disable TC module */
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
     776:	2102      	movs	r1, #2
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
     778:	731a      	strb	r2, [r3, #12]
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;
     77a:	739a      	strb	r2, [r3, #14]
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
     77c:	881a      	ldrh	r2, [r3, #0]
     77e:	438a      	bics	r2, r1
     780:	801a      	strh	r2, [r3, #0]
	} else {
		port_base->OUTCLR.reg = pin_mask;
     782:	2240      	movs	r2, #64	; 0x40
     784:	4b05      	ldr	r3, [pc, #20]	; (79c <motor_disable+0x4c>)
     786:	615a      	str	r2, [r3, #20]
	tc_disable (&pwm_generator_instance);
	port_pin_set_output_level(MOTOR_NSLEEP_PIN,LOW);

}
     788:	bd10      	pop	{r4, pc}
     78a:	46c0      	nop			; (mov r8, r8)
     78c:	20000046 	.word	0x20000046
     790:	20000045 	.word	0x20000045
     794:	200001a0 	.word	0x200001a0
     798:	20000044 	.word	0x20000044
     79c:	41004400 	.word	0x41004400

000007a0 <cycle_pwm_motor>:



void cycle_pwm_motor (void)
{
     7a0:	b510      	push	{r4, lr}
	{
		if (motor_running)
     7a2:	4b16      	ldr	r3, [pc, #88]	; (7fc <cycle_pwm_motor+0x5c>)
     7a4:	781b      	ldrb	r3, [r3, #0]
     7a6:	2b00      	cmp	r3, #0
     7a8:	d00a      	beq.n	7c0 <cycle_pwm_motor+0x20>
		{
			
			if (motor_toggle_count == 2)
     7aa:	4b15      	ldr	r3, [pc, #84]	; (800 <cycle_pwm_motor+0x60>)
     7ac:	781b      	ldrb	r3, [r3, #0]
     7ae:	2b02      	cmp	r3, #2
     7b0:	d107      	bne.n	7c2 <cycle_pwm_motor+0x22>
			{
				tc_set_compare_value (&pwm_generator_instance,
     7b2:	2222      	movs	r2, #34	; 0x22
     7b4:	2100      	movs	r1, #0
     7b6:	4813      	ldr	r0, [pc, #76]	; (804 <cycle_pwm_motor+0x64>)
     7b8:	f001 fb84 	bl	1ec4 <tc_set_compare_value>
				TC_COMPARE_CAPTURE_CHANNEL_0, FIRST_DUTY_CYCLE);
				set_motor_speed_2_indication();
     7bc:	f001 fd30 	bl	2220 <set_motor_speed_2_indication>
				
			}
		}
	}

}
     7c0:	bd10      	pop	{r4, pc}
			else if (motor_toggle_count == 3)
     7c2:	2b03      	cmp	r3, #3
     7c4:	d107      	bne.n	7d6 <cycle_pwm_motor+0x36>
				tc_set_compare_value (&pwm_generator_instance,
     7c6:	224d      	movs	r2, #77	; 0x4d
     7c8:	2100      	movs	r1, #0
     7ca:	480e      	ldr	r0, [pc, #56]	; (804 <cycle_pwm_motor+0x64>)
     7cc:	f001 fb7a 	bl	1ec4 <tc_set_compare_value>
				set_motor_speed_3_indication();
     7d0:	f001 fd52 	bl	2278 <set_motor_speed_3_indication>
     7d4:	e7f4      	b.n	7c0 <cycle_pwm_motor+0x20>
			else if (motor_toggle_count == 4)
     7d6:	2b04      	cmp	r3, #4
     7d8:	d10a      	bne.n	7f0 <cycle_pwm_motor+0x50>
				pulsating_motor_routine = true;
     7da:	2201      	movs	r2, #1
     7dc:	4b0a      	ldr	r3, [pc, #40]	; (808 <cycle_pwm_motor+0x68>)
				tc_set_compare_value (&pwm_generator_instance,
     7de:	2100      	movs	r1, #0
				pulsating_motor_routine = true;
     7e0:	701a      	strb	r2, [r3, #0]
				tc_set_compare_value (&pwm_generator_instance,
     7e2:	4808      	ldr	r0, [pc, #32]	; (804 <cycle_pwm_motor+0x64>)
     7e4:	324c      	adds	r2, #76	; 0x4c
     7e6:	f001 fb6d 	bl	1ec4 <tc_set_compare_value>
				set_motor_pulsating_indication();
     7ea:	f001 fd71 	bl	22d0 <set_motor_pulsating_indication>
     7ee:	e7e7      	b.n	7c0 <cycle_pwm_motor+0x20>
			else if (motor_toggle_count > 4)
     7f0:	2b04      	cmp	r3, #4
     7f2:	d9e5      	bls.n	7c0 <cycle_pwm_motor+0x20>
					motor_disable();
     7f4:	f7ff ffac 	bl	750 <motor_disable>
}
     7f8:	e7e2      	b.n	7c0 <cycle_pwm_motor+0x20>
     7fa:	46c0      	nop			; (mov r8, r8)
     7fc:	20000044 	.word	0x20000044
     800:	20000045 	.word	0x20000045
     804:	200001a0 	.word	0x200001a0
     808:	20000046 	.word	0x20000046

0000080c <toggle_nsleep>:



 void toggle_nsleep(void){
	 static bool PULSATING_MOTOR = false;
	 if (pulsating_motor_routine){
     80c:	4b08      	ldr	r3, [pc, #32]	; (830 <toggle_nsleep+0x24>)
     80e:	781b      	ldrb	r3, [r3, #0]
     810:	2b00      	cmp	r3, #0
     812:	d008      	beq.n	826 <toggle_nsleep+0x1a>
		 if (PULSATING_MOTOR){
     814:	4b07      	ldr	r3, [pc, #28]	; (834 <toggle_nsleep+0x28>)
     816:	4a08      	ldr	r2, [pc, #32]	; (838 <toggle_nsleep+0x2c>)
     818:	7818      	ldrb	r0, [r3, #0]
     81a:	2140      	movs	r1, #64	; 0x40
     81c:	2800      	cmp	r0, #0
     81e:	d003      	beq.n	828 <toggle_nsleep+0x1c>
     820:	6151      	str	r1, [r2, #20]
			 port_pin_set_output_level(MOTOR_NSLEEP_PIN,LOW);
			 PULSATING_MOTOR = false;
     822:	2200      	movs	r2, #0
     824:	701a      	strb	r2, [r3, #0]
			 }else{
			 PULSATING_MOTOR = true;
			 port_pin_set_output_level(MOTOR_NSLEEP_PIN,HIGH);
		 }
	 }
 }
     826:	4770      	bx	lr
			 PULSATING_MOTOR = true;
     828:	2001      	movs	r0, #1
     82a:	7018      	strb	r0, [r3, #0]
		port_base->OUTSET.reg = pin_mask;
     82c:	6191      	str	r1, [r2, #24]
 }
     82e:	e7fa      	b.n	826 <toggle_nsleep+0x1a>
     830:	20000046 	.word	0x20000046
     834:	20000043 	.word	0x20000043
     838:	41004400 	.word	0x41004400

0000083c <regular_routine>:

 }



 void regular_routine(void) {
     83c:	b510      	push	{r4, lr}
	 static bool motor_status_changed = false;
	 static bool led_button_status_changed = false;

	 //-------------------------------------------------------------

	 if (is_button_one_pressed()) {
     83e:	f7ff fe57 	bl	4f0 <is_button_one_pressed>
     842:	2800      	cmp	r0, #0
     844:	d007      	beq.n	856 <regular_routine+0x1a>
		if (LongPressB1Flag) {
     846:	4c2b      	ldr	r4, [pc, #172]	; (8f4 <regular_routine+0xb8>)
     848:	7823      	ldrb	r3, [r4, #0]
     84a:	2b00      	cmp	r3, #0
     84c:	d02f      	beq.n	8ae <regular_routine+0x72>
	 motor_disable();						// shutdown pwm motor
     84e:	f7ff ff7f 	bl	750 <motor_disable>
			system_inactive();
			LongPressB1Flag = false;								// ALLOW IT TO CYCLE AGAIN
     852:	2300      	movs	r3, #0
     854:	7023      	strb	r3, [r4, #0]
				}
		}
		 }
	 }

	 if (BUTTON_ONE_RELEASE_STATUS) {
     856:	4b28      	ldr	r3, [pc, #160]	; (8f8 <regular_routine+0xbc>)
     858:	781b      	ldrb	r3, [r3, #0]
     85a:	2b00      	cmp	r3, #0
     85c:	d002      	beq.n	864 <regular_routine+0x28>
		 motor_status_changed = false;
     85e:	2200      	movs	r2, #0
     860:	4b26      	ldr	r3, [pc, #152]	; (8fc <regular_routine+0xc0>)
     862:	701a      	strb	r2, [r3, #0]
	 }

	 //-------------------------------------------------------------

	 if (is_button_two_pressed()) {
     864:	f7ff fe7a 	bl	55c <is_button_two_pressed>
     868:	2800      	cmp	r0, #0
     86a:	d007      	beq.n	87c <regular_routine+0x40>
		 if (LongPressB2Flag) {
     86c:	4c24      	ldr	r4, [pc, #144]	; (900 <regular_routine+0xc4>)
     86e:	7823      	ldrb	r3, [r4, #0]
     870:	2b00      	cmp	r3, #0
     872:	d030      	beq.n	8d6 <regular_routine+0x9a>
	 motor_disable();						// shutdown pwm motor
     874:	f7ff ff6c 	bl	750 <motor_disable>
			 system_inactive();
			 LongPressB2Flag = false;															// ALLOW IT TO CYCLE AGAIN
     878:	2300      	movs	r3, #0
     87a:	7023      	strb	r3, [r4, #0]
				 led_button_status_changed = true;
				 cycle_pwm_led();
			 }
		 }
	 }
	 if (BUTTON_TWO_RELEASE_STATUS) {
     87c:	4b21      	ldr	r3, [pc, #132]	; (904 <regular_routine+0xc8>)
     87e:	781b      	ldrb	r3, [r3, #0]
     880:	2b00      	cmp	r3, #0
     882:	d002      	beq.n	88a <regular_routine+0x4e>
		 led_button_status_changed = false;
     884:	2200      	movs	r2, #0
     886:	4b20      	ldr	r3, [pc, #128]	; (908 <regular_routine+0xcc>)
     888:	701a      	strb	r2, [r3, #0]
	 }

	 if (Vbus_State == false) {
     88a:	4b20      	ldr	r3, [pc, #128]	; (90c <regular_routine+0xd0>)
     88c:	781b      	ldrb	r3, [r3, #0]
     88e:	2b00      	cmp	r3, #0
     890:	d00c      	beq.n	8ac <regular_routine+0x70>
		;																						// Enable Motor PWM
	 } else {
	
		if (motor_running){
     892:	4b1f      	ldr	r3, [pc, #124]	; (910 <regular_routine+0xd4>)
     894:	781b      	ldrb	r3, [r3, #0]
     896:	2b00      	cmp	r3, #0
     898:	d001      	beq.n	89e <regular_routine+0x62>
	 motor_disable();						// shutdown pwm motor
     89a:	f7ff ff59 	bl	750 <motor_disable>
			system_inactive();
		}
																								// ITS PLUGGED IN
		if (Chargn_On_State == false) {															// battery charging (plugged in)
     89e:	4b1d      	ldr	r3, [pc, #116]	; (914 <regular_routine+0xd8>)
     8a0:	781a      	ldrb	r2, [r3, #0]
     8a2:	4b1d      	ldr	r3, [pc, #116]	; (918 <regular_routine+0xdc>)
     8a4:	2a00      	cmp	r2, #0
     8a6:	d123      	bne.n	8f0 <regular_routine+0xb4>
			BATTERY_CHARGING = true;															// show battery charge routine
     8a8:	3201      	adds	r2, #1
		} else {
			BATTERY_CHARGING = false;
     8aa:	701a      	strb	r2, [r3, #0]
		}
		
	}
 }
     8ac:	bd10      	pop	{r4, pc}
			if (!motor_status_changed) {
     8ae:	4a13      	ldr	r2, [pc, #76]	; (8fc <regular_routine+0xc0>)
     8b0:	7813      	ldrb	r3, [r2, #0]
     8b2:	2b00      	cmp	r3, #0
     8b4:	d1cf      	bne.n	856 <regular_routine+0x1a>
				motor_toggle_count++;
     8b6:	4919      	ldr	r1, [pc, #100]	; (91c <regular_routine+0xe0>)
     8b8:	780b      	ldrb	r3, [r1, #0]
     8ba:	3301      	adds	r3, #1
     8bc:	700b      	strb	r3, [r1, #0]
				motor_status_changed = true;
     8be:	2301      	movs	r3, #1
     8c0:	7013      	strb	r3, [r2, #0]
				if (!motor_running) {
     8c2:	4b13      	ldr	r3, [pc, #76]	; (910 <regular_routine+0xd4>)
     8c4:	781b      	ldrb	r3, [r3, #0]
     8c6:	2b00      	cmp	r3, #0
     8c8:	d102      	bne.n	8d0 <regular_routine+0x94>
					motor_enable();
     8ca:	f7ff ff27 	bl	71c <motor_enable>
     8ce:	e7c2      	b.n	856 <regular_routine+0x1a>
					cycle_pwm_motor();
     8d0:	f7ff ff66 	bl	7a0 <cycle_pwm_motor>
     8d4:	e7bf      	b.n	856 <regular_routine+0x1a>
			 if (!led_button_status_changed) {
     8d6:	4a0c      	ldr	r2, [pc, #48]	; (908 <regular_routine+0xcc>)
     8d8:	7813      	ldrb	r3, [r2, #0]
     8da:	2b00      	cmp	r3, #0
     8dc:	d1ce      	bne.n	87c <regular_routine+0x40>
				 pwm_led_toggle_count++;
     8de:	4910      	ldr	r1, [pc, #64]	; (920 <regular_routine+0xe4>)
     8e0:	780b      	ldrb	r3, [r1, #0]
     8e2:	3301      	adds	r3, #1
     8e4:	700b      	strb	r3, [r1, #0]
				 led_button_status_changed = true;
     8e6:	2301      	movs	r3, #1
     8e8:	7013      	strb	r3, [r2, #0]
				 cycle_pwm_led();
     8ea:	f7ff febd 	bl	668 <cycle_pwm_led>
     8ee:	e7c5      	b.n	87c <regular_routine+0x40>
			BATTERY_CHARGING = false;
     8f0:	2200      	movs	r2, #0
     8f2:	e7da      	b.n	8aa <regular_routine+0x6e>
     8f4:	20000040 	.word	0x20000040
     8f8:	2000003d 	.word	0x2000003d
     8fc:	2000004c 	.word	0x2000004c
     900:	20000041 	.word	0x20000041
     904:	2000003f 	.word	0x2000003f
     908:	2000004b 	.word	0x2000004b
     90c:	200001bd 	.word	0x200001bd
     910:	20000044 	.word	0x20000044
     914:	200001be 	.word	0x200001be
     918:	20000048 	.word	0x20000048
     91c:	20000045 	.word	0x20000045
     920:	20000042 	.word	0x20000042

00000924 <get_battery_level>:


void get_battery_level(void) {
     924:	b530      	push	{r4, r5, lr}

	if (!motor_running) {
     926:	4b0f      	ldr	r3, [pc, #60]	; (964 <get_battery_level+0x40>)
     928:	781b      	ldrb	r3, [r3, #0]
     92a:	2b00      	cmp	r3, #0
     92c:	d10b      	bne.n	946 <get_battery_level+0x22>
		if (adc_result <= VOLTAGE_THRESH_LOWEST) {
     92e:	4a0e      	ldr	r2, [pc, #56]	; (968 <get_battery_level+0x44>)
     930:	4d0e      	ldr	r5, [pc, #56]	; (96c <get_battery_level+0x48>)
     932:	8814      	ldrh	r4, [r2, #0]
     934:	480e      	ldr	r0, [pc, #56]	; (970 <get_battery_level+0x4c>)
     936:	490f      	ldr	r1, [pc, #60]	; (974 <get_battery_level+0x50>)
     938:	4a0f      	ldr	r2, [pc, #60]	; (978 <get_battery_level+0x54>)
     93a:	42ac      	cmp	r4, r5
     93c:	d804      	bhi.n	948 <get_battery_level+0x24>
			// LOWEST SITUATION
			BATTERY_LOWEST = true;
     93e:	2401      	movs	r4, #1
			BATTERY_LOW = false;
     940:	700b      	strb	r3, [r1, #0]
			BATTERY_LOWEST = true;
     942:	7004      	strb	r4, [r0, #0]
		}
		else { // adc_result > VOLTAGE_THRESH_MAX
			// FULLY CHARGED SITUATION
			BATTERY_LOWEST = false;
			BATTERY_LOW = false;
			BATTERY_CHARGED = true;
     944:	7013      	strb	r3, [r2, #0]
		}
	}
}
     946:	bd30      	pop	{r4, r5, pc}
		else if (adc_result <= VOLTAGE_THRESH_LOW) { // Ensure adc_result > VOLTAGE_THRESH_LOWEST
     948:	4d0c      	ldr	r5, [pc, #48]	; (97c <get_battery_level+0x58>)
     94a:	42ac      	cmp	r4, r5
     94c:	d803      	bhi.n	956 <get_battery_level+0x32>
			BATTERY_LOWEST = false;
     94e:	7003      	strb	r3, [r0, #0]
			BATTERY_LOW = true;
     950:	2001      	movs	r0, #1
     952:	7008      	strb	r0, [r1, #0]
     954:	e7f6      	b.n	944 <get_battery_level+0x20>
		else if (adc_result < VOLTAGE_THRESH_MAX) { // Ensure adc_result > VOLTAGE_THRESH_LOW
     956:	4d0a      	ldr	r5, [pc, #40]	; (980 <get_battery_level+0x5c>)
			BATTERY_LOWEST = false;
     958:	7003      	strb	r3, [r0, #0]
			BATTERY_LOW = false;
     95a:	700b      	strb	r3, [r1, #0]
		else if (adc_result < VOLTAGE_THRESH_MAX) { // Ensure adc_result > VOLTAGE_THRESH_LOW
     95c:	42ac      	cmp	r4, r5
     95e:	d9f1      	bls.n	944 <get_battery_level+0x20>
			BATTERY_CHARGED = true;
     960:	2301      	movs	r3, #1
     962:	e7ef      	b.n	944 <get_battery_level+0x20>
     964:	20000044 	.word	0x20000044
     968:	20000094 	.word	0x20000094
     96c:	00000c7a 	.word	0x00000c7a
     970:	2000004a 	.word	0x2000004a
     974:	20000049 	.word	0x20000049
     978:	20000047 	.word	0x20000047
     97c:	00000d2c 	.word	0x00000d2c
     980:	00000e8e 	.word	0x00000e8e

00000984 <system_logic>:
 /************************************************************************/
 /* LOGIC MACHINE		                                                */
 /************************************************************************/


 void system_logic(void) {
     984:	b510      	push	{r4, lr}
	 if (SYS_TICK_10MS) {
     986:	4b0b      	ldr	r3, [pc, #44]	; (9b4 <system_logic+0x30>)
     988:	781a      	ldrb	r2, [r3, #0]
     98a:	2a00      	cmp	r2, #0
     98c:	d005      	beq.n	99a <system_logic+0x16>
		 SYS_TICK_10MS = false;
     98e:	2200      	movs	r2, #0
     990:	701a      	strb	r2, [r3, #0]
		 system_state();						// Get latest system_state
     992:	f000 f95f 	bl	c54 <system_state>
		 regular_routine();
     996:	f7ff ff51 	bl	83c <regular_routine>
	 }

	 if (SYS_TICK_200MS) {
     99a:	4b07      	ldr	r3, [pc, #28]	; (9b8 <system_logic+0x34>)
     99c:	781a      	ldrb	r2, [r3, #0]
     99e:	2a00      	cmp	r2, #0
     9a0:	d007      	beq.n	9b2 <system_logic+0x2e>
		 SYS_TICK_200MS = false;
     9a2:	2200      	movs	r2, #0
     9a4:	701a      	strb	r2, [r3, #0]
		 toggle_nsleep();
     9a6:	f7ff ff31 	bl	80c <toggle_nsleep>
		 sample_adc();
     9aa:	f7ff fbcf 	bl	14c <sample_adc>
		 get_battery_level();
     9ae:	f7ff ffb9 	bl	924 <get_battery_level>
	 }

     9b2:	bd10      	pop	{r4, pc}
     9b4:	2000004e 	.word	0x2000004e
     9b8:	2000004f 	.word	0x2000004f

000009bc <sys_tc_callback>:
	static int tick_count_100ms;
	static int tick_count_200ms;
	//static int tick_count_500ms;
	//static int tick_count_1000ms;

	tick_count_1ms++;
     9bc:	4919      	ldr	r1, [pc, #100]	; (a24 <sys_tc_callback+0x68>)
     9be:	680b      	ldr	r3, [r1, #0]
     9c0:	1c5a      	adds	r2, r3, #1
     9c2:	600a      	str	r2, [r1, #0]
     9c4:	4b18      	ldr	r3, [pc, #96]	; (a28 <sys_tc_callback+0x6c>)
	
	
	//port_pin_toggle_output_level (LED0_PIN);					// visually check sys clock on PA16
	
	// Check for 10ms interval
	if (tick_count_1ms >= 10)
     9c6:	2a09      	cmp	r2, #9
     9c8:	dd07      	ble.n	9da <sys_tc_callback+0x1e>
	{
		tick_count_10ms++;
     9ca:	681a      	ldr	r2, [r3, #0]
     9cc:	3201      	adds	r2, #1
     9ce:	601a      	str	r2, [r3, #0]
		tick_count_1ms = 0;
     9d0:	2200      	movs	r2, #0
     9d2:	600a      	str	r2, [r1, #0]
		SYS_TICK_10MS = true;									// Flag for 10ms interval
     9d4:	2101      	movs	r1, #1
     9d6:	4a15      	ldr	r2, [pc, #84]	; (a2c <sys_tc_callback+0x70>)
     9d8:	7011      	strb	r1, [r2, #0]
		//port_pin_toggle_output_level (LED0_PIN);				// visually check sys clock on PA16
	}
	
	// Check for 50ms interval
	if (tick_count_10ms >= 5)
     9da:	6819      	ldr	r1, [r3, #0]
     9dc:	4a14      	ldr	r2, [pc, #80]	; (a30 <sys_tc_callback+0x74>)
     9de:	2904      	cmp	r1, #4
     9e0:	dd07      	ble.n	9f2 <sys_tc_callback+0x36>
	{
		tick_count_50ms++;
     9e2:	6811      	ldr	r1, [r2, #0]
     9e4:	3101      	adds	r1, #1
     9e6:	6011      	str	r1, [r2, #0]
		tick_count_10ms = 0;
     9e8:	2100      	movs	r1, #0
     9ea:	6019      	str	r1, [r3, #0]
		SYS_TICK_50MS = true;									// Flag for 50ms interval
     9ec:	4b11      	ldr	r3, [pc, #68]	; (a34 <sys_tc_callback+0x78>)
     9ee:	3101      	adds	r1, #1
     9f0:	7019      	strb	r1, [r3, #0]
		//port_pin_toggle_output_level (LED0_PIN);				// visually check sys clock on PA16
	}
	
	// Check for 100ms interval
	if (tick_count_50ms >= 2)
     9f2:	6811      	ldr	r1, [r2, #0]
     9f4:	4b10      	ldr	r3, [pc, #64]	; (a38 <sys_tc_callback+0x7c>)
     9f6:	2901      	cmp	r1, #1
     9f8:	dd07      	ble.n	a0a <sys_tc_callback+0x4e>
	{
		tick_count_100ms++;
     9fa:	6819      	ldr	r1, [r3, #0]
     9fc:	3101      	adds	r1, #1
     9fe:	6019      	str	r1, [r3, #0]
		tick_count_50ms = 0;
     a00:	2100      	movs	r1, #0
     a02:	6011      	str	r1, [r2, #0]
		SYS_TICK_100MS = true;									// Flag for 100ms interval
     a04:	4a0d      	ldr	r2, [pc, #52]	; (a3c <sys_tc_callback+0x80>)
     a06:	3101      	adds	r1, #1
     a08:	7011      	strb	r1, [r2, #0]
		//port_pin_toggle_output_level (LED0_PIN);				// visually check sys clock on PA16
	}
	
	
	// Check for 200ms interval
	if (tick_count_100ms >= 2)
     a0a:	681a      	ldr	r2, [r3, #0]
     a0c:	2a01      	cmp	r2, #1
     a0e:	dd08      	ble.n	a22 <sys_tc_callback+0x66>
	{
		tick_count_200ms++;
     a10:	490b      	ldr	r1, [pc, #44]	; (a40 <sys_tc_callback+0x84>)
     a12:	680a      	ldr	r2, [r1, #0]
     a14:	3201      	adds	r2, #1
     a16:	600a      	str	r2, [r1, #0]
		tick_count_100ms = 0;
     a18:	2200      	movs	r2, #0
     a1a:	601a      	str	r2, [r3, #0]
		SYS_TICK_200MS = true;									// Flag for 200ms interval
     a1c:	4b09      	ldr	r3, [pc, #36]	; (a44 <sys_tc_callback+0x88>)
     a1e:	3201      	adds	r2, #1
     a20:	701a      	strb	r2, [r3, #0]
		//tick_count_500ms = 0;
		//SYS_TICK_1000MS = true;                                 // Flag for 1000ms interval
		////port_pin_toggle_output_level (LED0_PIN);               // visually check sys clock on PA16
	//}
	
}
     a22:	4770      	bx	lr
     a24:	2000005c 	.word	0x2000005c
     a28:	20000058 	.word	0x20000058
     a2c:	2000004e 	.word	0x2000004e
     a30:	20000064 	.word	0x20000064
     a34:	20000050 	.word	0x20000050
     a38:	20000054 	.word	0x20000054
     a3c:	2000004d 	.word	0x2000004d
     a40:	20000060 	.word	0x20000060
     a44:	2000004f 	.word	0x2000004f

00000a48 <configure_port_pins>:
{
     a48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;
     a4a:	2502      	movs	r5, #2
	config->direction  = PORT_PIN_DIR_INPUT;
     a4c:	2700      	movs	r7, #0
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
     a4e:	2601      	movs	r6, #1
     a50:	ac01      	add	r4, sp, #4
	port_pin_set_config(VBUS_PIN, &config_port_pin);
     a52:	0021      	movs	r1, r4
     a54:	201b      	movs	r0, #27
     a56:	7027      	strb	r7, [r4, #0]
	config->powersave  = false;
     a58:	70a7      	strb	r7, [r4, #2]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;
     a5a:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(VBUS_PIN, &config_port_pin);
     a5c:	f000 f932 	bl	cc4 <port_pin_set_config>
	port_pin_set_config(MOTOR_NSLEEP_PIN, &config_port_pin);
     a60:	0021      	movs	r1, r4
     a62:	2006      	movs	r0, #6
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
     a64:	7026      	strb	r6, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;							// START AT PULL DOWN.
     a66:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(MOTOR_NSLEEP_PIN, &config_port_pin);
     a68:	f000 f92c 	bl	cc4 <port_pin_set_config>
	port_pin_set_config(SWITCH_OFF_PIN, &config_port_pin);
     a6c:	0021      	movs	r1, r4
     a6e:	2007      	movs	r0, #7
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
     a70:	7026      	strb	r6, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_UP;								// START AT PULL UP.
     a72:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(SWITCH_OFF_PIN, &config_port_pin);
     a74:	f000 f926 	bl	cc4 <port_pin_set_config>
	port_pin_set_config(BUTTON_2, &config_port_pin);
     a78:	0021      	movs	r1, r4
     a7a:	200f      	movs	r0, #15
	config_port_pin.direction  = PORT_PIN_DIR_INPUT;
     a7c:	7027      	strb	r7, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;							// START AT PULL DOWN.
     a7e:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_2, &config_port_pin);
     a80:	f000 f920 	bl	cc4 <port_pin_set_config>
	port_pin_set_config(CHARGING_PIN, &config_port_pin);
     a84:	0021      	movs	r1, r4
     a86:	200b      	movs	r0, #11
	config_port_pin.direction  = PORT_PIN_DIR_INPUT;
     a88:	7027      	strb	r7, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;							// START AT PULL DOWN.
     a8a:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(CHARGING_PIN, &config_port_pin);
     a8c:	f000 f91a 	bl	cc4 <port_pin_set_config>
	port_pin_set_config(CHARGN_OFF_PIN, &config_port_pin);
     a90:	0021      	movs	r1, r4
     a92:	2003      	movs	r0, #3
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
     a94:	7026      	strb	r6, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;							// START AT PULL DOWN.
     a96:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(CHARGN_OFF_PIN, &config_port_pin);
     a98:	f000 f914 	bl	cc4 <port_pin_set_config>
	port_pin_set_config(SAMPLE_ADC_PIN, &config_port_pin);
     a9c:	0028      	movs	r0, r5
     a9e:	0021      	movs	r1, r4
	config_port_pin.direction  = PORT_PIN_DIR_INPUT;
     aa0:	7027      	strb	r7, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;							// START AT PULL DOWN.
     aa2:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(SAMPLE_ADC_PIN, &config_port_pin);
     aa4:	f000 f90e 	bl	cc4 <port_pin_set_config>
	port_pin_set_config(XPLAINED_LED, &config_port_pin);
     aa8:	0021      	movs	r1, r4
     aaa:	2010      	movs	r0, #16
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
     aac:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(XPLAINED_LED, &config_port_pin);
     aae:	f000 f909 	bl	cc4 <port_pin_set_config>
	port_pin_set_config(BUTTON_1, &config_port_pin);
     ab2:	0021      	movs	r1, r4
     ab4:	200e      	movs	r0, #14
	config_port_pin.direction  = PORT_PIN_DIR_INPUT;
     ab6:	7027      	strb	r7, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_UP;
     ab8:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_1, &config_port_pin);
     aba:	f000 f903 	bl	cc4 <port_pin_set_config>
}
     abe:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

00000ac0 <configure_system_tc>:
	config->clock_source               = GCLK_GENERATOR_0;
     ac0:	2300      	movs	r3, #0
 {
     ac2:	b510      	push	{r4, lr}
     ac4:	b08e      	sub	sp, #56	; 0x38
     ac6:	aa01      	add	r2, sp, #4
	config->counter_16_bit.value                   = 0x0000;
     ac8:	8513      	strh	r3, [r2, #40]	; 0x28
	config->clock_source               = GCLK_GENERATOR_0;
     aca:	7013      	strb	r3, [r2, #0]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     acc:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     ace:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     ad0:	7053      	strb	r3, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     ad2:	7293      	strb	r3, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     ad4:	72d3      	strb	r3, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     ad6:	7313      	strb	r3, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
     ad8:	7393      	strb	r3, [r2, #14]
	config->oneshot                    = false;
     ada:	7353      	strb	r3, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     adc:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     ade:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     ae0:	7713      	strb	r3, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     ae2:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     ae4:	6253      	str	r3, [r2, #36]	; 0x24
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     ae6:	8553      	strh	r3, [r2, #42]	; 0x2a
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     ae8:	8593      	strh	r3, [r2, #44]	; 0x2c
	 config_tc.counter_size = TC_COUNTER_SIZE;
     aea:	3304      	adds	r3, #4
     aec:	7093      	strb	r3, [r2, #2]
	 config_tc.clock_prescaler = TC_CLOCK_PRESCALER;
     aee:	23a0      	movs	r3, #160	; 0xa0
     af0:	00db      	lsls	r3, r3, #3
     af2:	8093      	strh	r3, [r2, #4]
	 config_tc.counter_8_bit.period = SYSTEM_TC_PERIOD_VALUE;
     af4:	232d      	movs	r3, #45	; 0x2d
     af6:	216f      	movs	r1, #111	; 0x6f
     af8:	446b      	add	r3, sp
     afa:	7019      	strb	r1, [r3, #0]
	 config_tc.pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = true;
     afc:	2301      	movs	r3, #1
	 tc_init (&system_timer_instance, SYSTEM_TC, &config_tc);
     afe:	4c08      	ldr	r4, [pc, #32]	; (b20 <configure_system_tc+0x60>)
	 config_tc.pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = true;
     b00:	7413      	strb	r3, [r2, #16]
	 tc_init (&system_timer_instance, SYSTEM_TC, &config_tc);
     b02:	4908      	ldr	r1, [pc, #32]	; (b24 <configure_system_tc+0x64>)
     b04:	0020      	movs	r0, r4
     b06:	f001 f8c9 	bl	1c9c <tc_init>
     b0a:	6823      	ldr	r3, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     b0c:	7bda      	ldrb	r2, [r3, #15]
	while (tc_is_syncing(module_inst)) {
     b0e:	b252      	sxtb	r2, r2
     b10:	2a00      	cmp	r2, #0
     b12:	dbfb      	blt.n	b0c <configure_system_tc+0x4c>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     b14:	2202      	movs	r2, #2
     b16:	8819      	ldrh	r1, [r3, #0]
     b18:	430a      	orrs	r2, r1
     b1a:	801a      	strh	r2, [r3, #0]
 }
     b1c:	b00e      	add	sp, #56	; 0x38
     b1e:	bd10      	pop	{r4, pc}
     b20:	200000e0 	.word	0x200000e0
     b24:	42001800 	.word	0x42001800

00000b28 <system_tc_callbacks>:
{
     b28:	b510      	push	{r4, lr}
	tc_register_callback (&system_timer_instance, sys_tc_callback,
     b2a:	4c0c      	ldr	r4, [pc, #48]	; (b5c <system_tc_callbacks+0x34>)
     b2c:	2200      	movs	r2, #0
     b2e:	490c      	ldr	r1, [pc, #48]	; (b60 <system_tc_callbacks+0x38>)
     b30:	0020      	movs	r0, r4
     b32:	f001 f856 	bl	1be2 <tc_register_callback>
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
     b36:	6820      	ldr	r0, [r4, #0]
     b38:	f001 f89e 	bl	1c78 <_tc_get_inst_index>
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
     b3c:	4b09      	ldr	r3, [pc, #36]	; (b64 <system_tc_callbacks+0x3c>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     b3e:	5c1a      	ldrb	r2, [r3, r0]
     b40:	231f      	movs	r3, #31
     b42:	401a      	ands	r2, r3
     b44:	3b1e      	subs	r3, #30
     b46:	0019      	movs	r1, r3
     b48:	4091      	lsls	r1, r2
     b4a:	4a07      	ldr	r2, [pc, #28]	; (b68 <system_tc_callbacks+0x40>)
     b4c:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
     b4e:	7e62      	ldrb	r2, [r4, #25]
     b50:	431a      	orrs	r2, r3
     b52:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
     b54:	6822      	ldr	r2, [r4, #0]
     b56:	7353      	strb	r3, [r2, #13]
}
     b58:	bd10      	pop	{r4, pc}
     b5a:	46c0      	nop			; (mov r8, r8)
     b5c:	200000e0 	.word	0x200000e0
     b60:	000009bd 	.word	0x000009bd
     b64:	00003eb4 	.word	0x00003eb4
     b68:	e000e100 	.word	0xe000e100

00000b6c <startup_default_pin_state>:
		port_base->OUTCLR.reg = pin_mask;
     b6c:	2240      	movs	r2, #64	; 0x40
     b6e:	4b07      	ldr	r3, [pc, #28]	; (b8c <startup_default_pin_state+0x20>)
     b70:	615a      	str	r2, [r3, #20]
     b72:	1892      	adds	r2, r2, r2
     b74:	615a      	str	r2, [r3, #20]
     b76:	2280      	movs	r2, #128	; 0x80
     b78:	0212      	lsls	r2, r2, #8
     b7a:	615a      	str	r2, [r3, #20]
     b7c:	2280      	movs	r2, #128	; 0x80
     b7e:	0112      	lsls	r2, r2, #4
     b80:	615a      	str	r2, [r3, #20]
		port_base->OUTSET.reg = pin_mask;
     b82:	2208      	movs	r2, #8
     b84:	619a      	str	r2, [r3, #24]
		port_base->OUTCLR.reg = pin_mask;
     b86:	3a04      	subs	r2, #4
     b88:	615a      	str	r2, [r3, #20]
	 port_pin_set_output_level(SWITCH_OFF_PIN,LOW);
	 port_pin_set_output_level(BUTTON_2,LOW);
	 port_pin_set_output_level(CHARGING_PIN,LOW);
	 port_pin_set_output_level(CHARGN_OFF_PIN,HIGH);
	 port_pin_set_output_level(SAMPLE_ADC_PIN,LOW);
 }
     b8a:	4770      	bx	lr
     b8c:	41004400 	.word	0x41004400

00000b90 <startup_sys_configs>:


/************************************************************************/
/* SYSTEM startup function call (config functions)						*/
/************************************************************************/
void startup_sys_configs(void){
     b90:	b510      	push	{r4, lr}
	system_init();									// System Initialize
     b92:	f000 ffc8 	bl	1b26 <system_init>
	cpu_irq_enable();
     b96:	2201      	movs	r2, #1
     b98:	4b09      	ldr	r3, [pc, #36]	; (bc0 <startup_sys_configs+0x30>)
     b9a:	701a      	strb	r2, [r3, #0]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     b9c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     ba0:	b662      	cpsie	i
	system_interrupt_enable_global();				// System Interrupts
	configure_port_pins();							// System PORTs
     ba2:	f7ff ff51 	bl	a48 <configure_port_pins>
	startup_default_pin_state();
     ba6:	f7ff ffe1 	bl	b6c <startup_default_pin_state>
	configure_system_tc();							// System Clock
     baa:	f7ff ff89 	bl	ac0 <configure_system_tc>
	system_tc_callbacks();							// System Clock Callback
     bae:	f7ff ffbb 	bl	b28 <system_tc_callbacks>
	i2c_master_setup();								// Startup I2C
     bb2:	f001 fbd7 	bl	2364 <i2c_master_setup>
	//configure_pwm_tcc();							// Startup PWM
	configure_adc();
     bb6:	f7ff faa7 	bl	108 <configure_adc>
	configure_pwm_generator();
     bba:	f7ff fd7f 	bl	6bc <configure_pwm_generator>
     bbe:	bd10      	pop	{r4, pc}
     bc0:	20000010 	.word	0x20000010

00000bc4 <update_battery_states>:
	return (port_base->IN.reg & pin_mask);
     bc4:	2101      	movs	r1, #1
     bc6:	4b06      	ldr	r3, [pc, #24]	; (be0 <update_battery_states+0x1c>)
#define CHARGED_STATE port_pin_get_input_level(CHARGING_PIN)
//#define CHARGN_OFF_STATE port_pin_get_input_level(CHARGN_OFF_PIN)


void update_battery_states(void) {
  Vbus_State = VBUS_STATE;
     bc8:	4806      	ldr	r0, [pc, #24]	; (be4 <update_battery_states+0x20>)
     bca:	6a1a      	ldr	r2, [r3, #32]
     bcc:	0ed2      	lsrs	r2, r2, #27
     bce:	400a      	ands	r2, r1
     bd0:	7002      	strb	r2, [r0, #0]
     bd2:	6a1b      	ldr	r3, [r3, #32]
  Charged_State = CHARGED_STATE;
     bd4:	4a04      	ldr	r2, [pc, #16]	; (be8 <update_battery_states+0x24>)
     bd6:	0adb      	lsrs	r3, r3, #11
     bd8:	400b      	ands	r3, r1
     bda:	7013      	strb	r3, [r2, #0]
}
     bdc:	4770      	bx	lr
     bde:	46c0      	nop			; (mov r8, r8)
     be0:	41004400 	.word	0x41004400
     be4:	200001bd 	.word	0x200001bd
     be8:	200001bf 	.word	0x200001bf

00000bec <display_battery_state>:

/************************************************************************/
/* Indication LED Control                                               */
/************************************************************************/

void display_battery_state(void) {
     bec:	b510      	push	{r4, lr}
  2. Steady red light when device has a low battery
  3. Blinking green light when device is charging
  4. Steady green light when the device is at least 100% charged.
  */

  if (Vbus_State) {
     bee:	4b13      	ldr	r3, [pc, #76]	; (c3c <display_battery_state+0x50>)
     bf0:	781b      	ldrb	r3, [r3, #0]
     bf2:	2b00      	cmp	r3, #0
     bf4:	d009      	beq.n	c0a <display_battery_state+0x1e>
	  if (BATTERY_CHARGING) {
     bf6:	4b12      	ldr	r3, [pc, #72]	; (c40 <display_battery_state+0x54>)
     bf8:	781b      	ldrb	r3, [r3, #0]
     bfa:	2b00      	cmp	r3, #0
     bfc:	d002      	beq.n	c04 <display_battery_state+0x18>
		  set_battery_charge_routine();				//  blink
     bfe:	f001 fa4f 	bl	20a0 <set_battery_charge_routine>
				  set_color_yellow_indication();			// ideal situation
				  }	
	  }else{
	  }
  }
}
     c02:	bd10      	pop	{r4, pc}
		  set_color_green_indication();
     c04:	f001 f9de 	bl	1fc4 <set_color_green_indication>
     c08:	e7fb      	b.n	c02 <display_battery_state+0x16>
	  if (!motor_running){
     c0a:	4b0e      	ldr	r3, [pc, #56]	; (c44 <display_battery_state+0x58>)
     c0c:	781b      	ldrb	r3, [r3, #0]
     c0e:	2b00      	cmp	r3, #0
     c10:	d1f7      	bne.n	c02 <display_battery_state+0x16>
			  if (BATTERY_LOWEST) {
     c12:	4b0d      	ldr	r3, [pc, #52]	; (c48 <display_battery_state+0x5c>)
     c14:	781b      	ldrb	r3, [r3, #0]
     c16:	2b00      	cmp	r3, #0
     c18:	d002      	beq.n	c20 <display_battery_state+0x34>
				  set_battery_low_routine();				//  blink
     c1a:	f001 fa8b 	bl	2134 <set_battery_low_routine>
     c1e:	e7f0      	b.n	c02 <display_battery_state+0x16>
				  } else if (BATTERY_LOW) {
     c20:	4b0a      	ldr	r3, [pc, #40]	; (c4c <display_battery_state+0x60>)
     c22:	781b      	ldrb	r3, [r3, #0]
     c24:	2b00      	cmp	r3, #0
     c26:	d002      	beq.n	c2e <display_battery_state+0x42>
				  set_color_red_indication();
     c28:	f001 f9e6 	bl	1ff8 <set_color_red_indication>
     c2c:	e7e9      	b.n	c02 <display_battery_state+0x16>
				  } else if (BATTERY_CHARGED) {
     c2e:	4b08      	ldr	r3, [pc, #32]	; (c50 <display_battery_state+0x64>)
     c30:	781b      	ldrb	r3, [r3, #0]
     c32:	2b00      	cmp	r3, #0
     c34:	d1e6      	bne.n	c04 <display_battery_state+0x18>
				  set_color_yellow_indication();			// ideal situation
     c36:	f001 fa17 	bl	2068 <set_color_yellow_indication>
}
     c3a:	e7e2      	b.n	c02 <display_battery_state+0x16>
     c3c:	200001bd 	.word	0x200001bd
     c40:	20000048 	.word	0x20000048
     c44:	20000044 	.word	0x20000044
     c48:	2000004a 	.word	0x2000004a
     c4c:	20000049 	.word	0x20000049
     c50:	20000047 	.word	0x20000047

00000c54 <system_state>:

/************************************************************************/
/* STATE MACHINE		                                                */
/************************************************************************/

void system_state(void) {
     c54:	b510      	push	{r4, lr}
  update_battery_states();
     c56:	f7ff ffb5 	bl	bc4 <update_battery_states>
  display_battery_state();
     c5a:	f7ff ffc7 	bl	bec <display_battery_state>
     c5e:	bd10      	pop	{r4, pc}

00000c60 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     c60:	4b09      	ldr	r3, [pc, #36]	; (c88 <cpu_irq_enter_critical+0x28>)
     c62:	6819      	ldr	r1, [r3, #0]
     c64:	2900      	cmp	r1, #0
     c66:	d10b      	bne.n	c80 <cpu_irq_enter_critical+0x20>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     c68:	f3ef 8010 	mrs	r0, PRIMASK
     c6c:	4a07      	ldr	r2, [pc, #28]	; (c8c <cpu_irq_enter_critical+0x2c>)
		if (cpu_irq_is_enabled()) {
     c6e:	2800      	cmp	r0, #0
     c70:	d105      	bne.n	c7e <cpu_irq_enter_critical+0x1e>
  __ASM volatile ("cpsid i" : : : "memory");
     c72:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
     c74:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     c78:	4905      	ldr	r1, [pc, #20]	; (c90 <cpu_irq_enter_critical+0x30>)
     c7a:	7008      	strb	r0, [r1, #0]
			cpu_irq_prev_interrupt_state = true;
     c7c:	2101      	movs	r1, #1
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     c7e:	7011      	strb	r1, [r2, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     c80:	681a      	ldr	r2, [r3, #0]
     c82:	3201      	adds	r2, #1
     c84:	601a      	str	r2, [r3, #0]
}
     c86:	4770      	bx	lr
     c88:	20000068 	.word	0x20000068
     c8c:	2000006c 	.word	0x2000006c
     c90:	20000010 	.word	0x20000010

00000c94 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     c94:	4b08      	ldr	r3, [pc, #32]	; (cb8 <cpu_irq_leave_critical+0x24>)
     c96:	681a      	ldr	r2, [r3, #0]
     c98:	3a01      	subs	r2, #1
     c9a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     c9c:	681b      	ldr	r3, [r3, #0]
     c9e:	2b00      	cmp	r3, #0
     ca0:	d109      	bne.n	cb6 <cpu_irq_leave_critical+0x22>
     ca2:	4b06      	ldr	r3, [pc, #24]	; (cbc <cpu_irq_leave_critical+0x28>)
     ca4:	781b      	ldrb	r3, [r3, #0]
     ca6:	2b00      	cmp	r3, #0
     ca8:	d005      	beq.n	cb6 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     caa:	2201      	movs	r2, #1
     cac:	4b04      	ldr	r3, [pc, #16]	; (cc0 <cpu_irq_leave_critical+0x2c>)
     cae:	701a      	strb	r2, [r3, #0]
     cb0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     cb4:	b662      	cpsie	i
	}
}
     cb6:	4770      	bx	lr
     cb8:	20000068 	.word	0x20000068
     cbc:	2000006c 	.word	0x2000006c
     cc0:	20000010 	.word	0x20000010

00000cc4 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     cc4:	b507      	push	{r0, r1, r2, lr}
	config->mux_position = SYSTEM_PINMUX_GPIO;
     cc6:	2280      	movs	r2, #128	; 0x80
     cc8:	ab01      	add	r3, sp, #4
     cca:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     ccc:	780a      	ldrb	r2, [r1, #0]
     cce:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     cd0:	784a      	ldrb	r2, [r1, #1]
     cd2:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     cd4:	788a      	ldrb	r2, [r1, #2]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     cd6:	0019      	movs	r1, r3
	pinmux_config.powersave    = config->powersave;
     cd8:	70da      	strb	r2, [r3, #3]
	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     cda:	f000 ff0f 	bl	1afc <system_pinmux_pin_set_config>
}
     cde:	bd07      	pop	{r0, r1, r2, pc}

00000ce0 <_i2c_master_wait_for_sync>:
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     ce0:	2307      	movs	r3, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     ce2:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     ce4:	69ca      	ldr	r2, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     ce6:	421a      	tst	r2, r3
     ce8:	d1fc      	bne.n	ce4 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     cea:	4770      	bx	lr

00000cec <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     cec:	b5f0      	push	{r4, r5, r6, r7, lr}
     cee:	0007      	movs	r7, r0
     cf0:	b08b      	sub	sp, #44	; 0x2c
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     cf2:	6039      	str	r1, [r7, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     cf4:	0008      	movs	r0, r1
{
     cf6:	0014      	movs	r4, r2
     cf8:	000e      	movs	r6, r1
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     cfa:	f000 fb7d 	bl	13f8 <_sercom_get_sercom_inst_index>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     cfe:	2501      	movs	r5, #1
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     d00:	1c83      	adds	r3, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     d02:	409d      	lsls	r5, r3
     d04:	002b      	movs	r3, r5
     d06:	4a9a      	ldr	r2, [pc, #616]	; (f70 <i2c_master_init+0x284>)
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     d08:	300e      	adds	r0, #14
     d0a:	6a11      	ldr	r1, [r2, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     d0c:	b2c5      	uxtb	r5, r0
     d0e:	430b      	orrs	r3, r1
     d10:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     d12:	7b23      	ldrb	r3, [r4, #12]
     d14:	aa08      	add	r2, sp, #32
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     d16:	0011      	movs	r1, r2
     d18:	0028      	movs	r0, r5
	gclk_chan_conf.source_generator = config->generator_source;
     d1a:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     d1c:	f000 fe8c 	bl	1a38 <system_gclk_chan_set_config>
	system_gclk_chan_enable(gclk_index);
     d20:	0028      	movs	r0, r5
     d22:	f000 fe4d 	bl	19c0 <system_gclk_chan_enable>
	sercom_set_gclk_generator(config->generator_source, false);
     d26:	7b20      	ldrb	r0, [r4, #12]
     d28:	2100      	movs	r1, #0
     d2a:	f000 faed 	bl	1308 <sercom_set_gclk_generator>

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     d2e:	6833      	ldr	r3, [r6, #0]
		return STATUS_ERR_DENIED;
     d30:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     d32:	079b      	lsls	r3, r3, #30
     d34:	d500      	bpl.n	d38 <i2c_master_init+0x4c>
     d36:	e10d      	b.n	f54 <i2c_master_init+0x268>
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     d38:	2301      	movs	r3, #1
     d3a:	6835      	ldr	r5, [r6, #0]
		return STATUS_BUSY;
     d3c:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     d3e:	401d      	ands	r5, r3
     d40:	d000      	beq.n	d44 <i2c_master_init+0x58>
     d42:	e107      	b.n	f54 <i2c_master_init+0x268>
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Get sercom instance index and register callback. */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     d44:	6838      	ldr	r0, [r7, #0]
     d46:	f000 fb57 	bl	13f8 <_sercom_get_sercom_inst_index>
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
     d4a:	498a      	ldr	r1, [pc, #552]	; (f74 <i2c_master_init+0x288>)
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     d4c:	9001      	str	r0, [sp, #4]
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
     d4e:	f000 fb71 	bl	1434 <_sercom_set_handler>
	_sercom_instances[instance_index] = module;
     d52:	9b01      	ldr	r3, [sp, #4]

	/* Initialize values in module. */
	module->registered_callback = 0;
     d54:	763d      	strb	r5, [r7, #24]
	_sercom_instances[instance_index] = module;
     d56:	009a      	lsls	r2, r3, #2
     d58:	4b87      	ldr	r3, [pc, #540]	; (f78 <i2c_master_init+0x28c>)
	module->enabled_callback = 0;
     d5a:	767d      	strb	r5, [r7, #25]
	_sercom_instances[instance_index] = module;
     d5c:	50d7      	str	r7, [r2, r3]
	module->buffer_length = 0;
	module->buffer_remaining = 0;

	module->status = STATUS_OK;
     d5e:	1dbb      	adds	r3, r7, #6
	module->buffer_length = 0;
     d60:	837d      	strh	r5, [r7, #26]
	module->buffer_remaining = 0;
     d62:	83bd      	strh	r5, [r7, #28]
	module->status = STATUS_OK;
     d64:	77dd      	strb	r5, [r3, #31]
	module->buffer = NULL;
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     d66:	2314      	movs	r3, #20
	module->buffer = NULL;
     d68:	623d      	str	r5, [r7, #32]
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     d6a:	6033      	str	r3, [r6, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     d6c:	683b      	ldr	r3, [r7, #0]
     d6e:	ae09      	add	r6, sp, #36	; 0x24
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     d70:	0018      	movs	r0, r3
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     d72:	9301      	str	r3, [sp, #4]
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     d74:	f000 fb40 	bl	13f8 <_sercom_get_sercom_inst_index>
     d78:	2380      	movs	r3, #128	; 0x80
     d7a:	9004      	str	r0, [sp, #16]
	uint32_t pad0 = config->pinmux_pad0;
     d7c:	69e0      	ldr	r0, [r4, #28]
     d7e:	7033      	strb	r3, [r6, #0]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     d80:	3b7f      	subs	r3, #127	; 0x7f
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     d82:	7075      	strb	r5, [r6, #1]
	config->powersave    = false;
     d84:	70f5      	strb	r5, [r6, #3]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     d86:	70b3      	strb	r3, [r6, #2]
	uint32_t pad1 = config->pinmux_pad1;
     d88:	6a25      	ldr	r5, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
     d8a:	2800      	cmp	r0, #0
     d8c:	d103      	bne.n	d96 <i2c_master_init+0xaa>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     d8e:	0001      	movs	r1, r0
     d90:	9801      	ldr	r0, [sp, #4]
     d92:	f000 fad7 	bl	1344 <_sercom_get_default_pad>
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     d96:	2302      	movs	r3, #2
	pin_conf.mux_position = pad0 & 0xFFFF;
     d98:	7030      	strb	r0, [r6, #0]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     d9a:	0c00      	lsrs	r0, r0, #16
     d9c:	b2c0      	uxtb	r0, r0
     d9e:	0031      	movs	r1, r6
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     da0:	7073      	strb	r3, [r6, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     da2:	f000 feab 	bl	1afc <system_pinmux_pin_set_config>
	if (pad1 == PINMUX_DEFAULT) {
     da6:	2d00      	cmp	r5, #0
     da8:	d104      	bne.n	db4 <i2c_master_init+0xc8>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     daa:	2101      	movs	r1, #1
     dac:	9801      	ldr	r0, [sp, #4]
     dae:	f000 fac9 	bl	1344 <_sercom_get_default_pad>
     db2:	0005      	movs	r5, r0
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     db4:	2302      	movs	r3, #2
	pin_conf.mux_position = pad1 & 0xFFFF;
     db6:	7035      	strb	r5, [r6, #0]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     db8:	0c2d      	lsrs	r5, r5, #16
     dba:	b2e8      	uxtb	r0, r5
     dbc:	0031      	movs	r1, r6
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     dbe:	7073      	strb	r3, [r6, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     dc0:	f000 fe9c 	bl	1afc <system_pinmux_pin_set_config>
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     dc4:	8aa3      	ldrh	r3, [r4, #20]
     dc6:	80fb      	strh	r3, [r7, #6]
	module->buffer_timeout = config->buffer_timeout;
     dc8:	8ae3      	ldrh	r3, [r4, #22]
     dca:	813b      	strh	r3, [r7, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     dcc:	7e22      	ldrb	r2, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     dce:	2380      	movs	r3, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     dd0:	2a00      	cmp	r2, #0
     dd2:	d106      	bne.n	de2 <i2c_master_init+0xf6>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     dd4:	4b69      	ldr	r3, [pc, #420]	; (f7c <i2c_master_init+0x290>)
     dd6:	3202      	adds	r2, #2
     dd8:	789b      	ldrb	r3, [r3, #2]
     dda:	4013      	ands	r3, r2
		tmp_ctrla = 0;
     ddc:	1e5f      	subs	r7, r3, #1
     dde:	41bb      	sbcs	r3, r7
     de0:	01db      	lsls	r3, r3, #7
	tmp_ctrla |= config->transfer_speed;
     de2:	68a2      	ldr	r2, [r4, #8]
     de4:	6927      	ldr	r7, [r4, #16]
     de6:	4317      	orrs	r7, r2
     de8:	431f      	orrs	r7, r3
	if (config->scl_low_timeout) {
     dea:	1d63      	adds	r3, r4, #5
     dec:	7fdb      	ldrb	r3, [r3, #31]
     dee:	2b00      	cmp	r3, #0
     df0:	d002      	beq.n	df8 <i2c_master_init+0x10c>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     df2:	2380      	movs	r3, #128	; 0x80
     df4:	05db      	lsls	r3, r3, #23
     df6:	431f      	orrs	r7, r3
		tmp_ctrla |= config->inactive_timeout;
     df8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     dfa:	431f      	orrs	r7, r3
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     dfc:	0023      	movs	r3, r4
     dfe:	332c      	adds	r3, #44	; 0x2c
     e00:	781b      	ldrb	r3, [r3, #0]
     e02:	2b00      	cmp	r3, #0
     e04:	d103      	bne.n	e0e <i2c_master_init+0x122>
     e06:	2380      	movs	r3, #128	; 0x80
     e08:	049b      	lsls	r3, r3, #18
     e0a:	429a      	cmp	r2, r3
     e0c:	d102      	bne.n	e14 <i2c_master_init+0x128>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     e0e:	2380      	movs	r3, #128	; 0x80
     e10:	051b      	lsls	r3, r3, #20
     e12:	431f      	orrs	r7, r3
	if (config->slave_scl_low_extend_timeout) {
     e14:	0023      	movs	r3, r4
     e16:	332d      	adds	r3, #45	; 0x2d
     e18:	781b      	ldrb	r3, [r3, #0]
     e1a:	2b00      	cmp	r3, #0
     e1c:	d002      	beq.n	e24 <i2c_master_init+0x138>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     e1e:	2380      	movs	r3, #128	; 0x80
     e20:	041b      	lsls	r3, r3, #16
     e22:	431f      	orrs	r7, r3
	if (config->master_scl_low_extend_timeout) {
     e24:	0023      	movs	r3, r4
     e26:	332e      	adds	r3, #46	; 0x2e
     e28:	781b      	ldrb	r3, [r3, #0]
     e2a:	2b00      	cmp	r3, #0
     e2c:	d002      	beq.n	e34 <i2c_master_init+0x148>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     e2e:	2380      	movs	r3, #128	; 0x80
     e30:	03db      	lsls	r3, r3, #15
     e32:	431f      	orrs	r7, r3
	i2c_module->CTRLA.reg |= tmp_ctrla;
     e34:	9b01      	ldr	r3, [sp, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     e36:	9804      	ldr	r0, [sp, #16]
	i2c_module->CTRLA.reg |= tmp_ctrla;
     e38:	681b      	ldr	r3, [r3, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     e3a:	9a01      	ldr	r2, [sp, #4]
	i2c_module->CTRLA.reg |= tmp_ctrla;
     e3c:	431f      	orrs	r7, r3
     e3e:	9b01      	ldr	r3, [sp, #4]
	uint32_t fscl        = 1000 * config->baud_rate;
     e40:	25fa      	movs	r5, #250	; 0xfa
	i2c_module->CTRLA.reg |= tmp_ctrla;
     e42:	601f      	str	r7, [r3, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     e44:	2380      	movs	r3, #128	; 0x80
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     e46:	300e      	adds	r0, #14
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     e48:	005b      	lsls	r3, r3, #1
     e4a:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     e4c:	b2c0      	uxtb	r0, r0
     e4e:	f000 fdff 	bl	1a50 <system_gclk_chan_get_hz>
	uint32_t fscl        = 1000 * config->baud_rate;
     e52:	6823      	ldr	r3, [r4, #0]
     e54:	00ad      	lsls	r5, r5, #2
     e56:	435d      	muls	r5, r3
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     e58:	6863      	ldr	r3, [r4, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     e5a:	9004      	str	r0, [sp, #16]
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     e5c:	9305      	str	r3, [sp, #20]
	tmp_baud = (int32_t)(div_ceil(
     e5e:	f002 ff7d 	bl	3d5c <__aeabi_ui2d>
     e62:	0006      	movs	r6, r0
     e64:	0068      	lsls	r0, r5, #1
     e66:	000f      	movs	r7, r1
     e68:	f002 ff78 	bl	3d5c <__aeabi_ui2d>
     e6c:	9002      	str	r0, [sp, #8]
     e6e:	9103      	str	r1, [sp, #12]
     e70:	8e20      	ldrh	r0, [r4, #48]	; 0x30
     e72:	f002 ff73 	bl	3d5c <__aeabi_ui2d>
     e76:	4a42      	ldr	r2, [pc, #264]	; (f80 <i2c_master_init+0x294>)
     e78:	9006      	str	r0, [sp, #24]
     e7a:	9107      	str	r1, [sp, #28]
     e7c:	4b41      	ldr	r3, [pc, #260]	; (f84 <i2c_master_init+0x298>)
     e7e:	0030      	movs	r0, r6
     e80:	0039      	movs	r1, r7
     e82:	f002 f9a1 	bl	31c8 <__aeabi_dmul>
     e86:	0002      	movs	r2, r0
     e88:	000b      	movs	r3, r1
     e8a:	9806      	ldr	r0, [sp, #24]
     e8c:	9907      	ldr	r1, [sp, #28]
     e8e:	f002 f99b 	bl	31c8 <__aeabi_dmul>
     e92:	2200      	movs	r2, #0
     e94:	4b3c      	ldr	r3, [pc, #240]	; (f88 <i2c_master_init+0x29c>)
     e96:	f001 fb53 	bl	2540 <__aeabi_dadd>
     e9a:	9006      	str	r0, [sp, #24]
     e9c:	9107      	str	r1, [sp, #28]
     e9e:	0028      	movs	r0, r5
     ea0:	f002 ff5c 	bl	3d5c <__aeabi_ui2d>
     ea4:	0002      	movs	r2, r0
     ea6:	000b      	movs	r3, r1
     ea8:	9806      	ldr	r0, [sp, #24]
     eaa:	9907      	ldr	r1, [sp, #28]
     eac:	f002 f98c 	bl	31c8 <__aeabi_dmul>
     eb0:	0002      	movs	r2, r0
     eb2:	000b      	movs	r3, r1
     eb4:	0030      	movs	r0, r6
     eb6:	0039      	movs	r1, r7
     eb8:	f002 fc06 	bl	36c8 <__aeabi_dsub>
     ebc:	9a02      	ldr	r2, [sp, #8]
     ebe:	9b03      	ldr	r3, [sp, #12]
     ec0:	f001 fb3e 	bl	2540 <__aeabi_dadd>
     ec4:	2200      	movs	r2, #0
     ec6:	4b31      	ldr	r3, [pc, #196]	; (f8c <i2c_master_init+0x2a0>)
     ec8:	f002 fbfe 	bl	36c8 <__aeabi_dsub>
     ecc:	9a02      	ldr	r2, [sp, #8]
     ece:	9b03      	ldr	r3, [sp, #12]
     ed0:	f001 fe46 	bl	2b60 <__aeabi_ddiv>
     ed4:	f002 ff0e 	bl	3cf4 <__aeabi_d2iz>
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     ed8:	2380      	movs	r3, #128	; 0x80
     eda:	68a2      	ldr	r2, [r4, #8]
	tmp_baud = (int32_t)(div_ceil(
     edc:	9002      	str	r0, [sp, #8]
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     ede:	049b      	lsls	r3, r3, #18
     ee0:	429a      	cmp	r2, r3
     ee2:	d141      	bne.n	f68 <i2c_master_init+0x27c>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     ee4:	23fa      	movs	r3, #250	; 0xfa
     ee6:	9d05      	ldr	r5, [sp, #20]
     ee8:	009b      	lsls	r3, r3, #2
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     eea:	0032      	movs	r2, r6
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     eec:	435d      	muls	r5, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     eee:	0030      	movs	r0, r6
     ef0:	003b      	movs	r3, r7
     ef2:	0039      	movs	r1, r7
     ef4:	f001 fb24 	bl	2540 <__aeabi_dadd>
     ef8:	0006      	movs	r6, r0
     efa:	0028      	movs	r0, r5
     efc:	000f      	movs	r7, r1
     efe:	f002 ff2d 	bl	3d5c <__aeabi_ui2d>
     f02:	2200      	movs	r2, #0
     f04:	4b22      	ldr	r3, [pc, #136]	; (f90 <i2c_master_init+0x2a4>)
     f06:	f002 f95f 	bl	31c8 <__aeabi_dmul>
     f0a:	0002      	movs	r2, r0
     f0c:	000b      	movs	r3, r1
     f0e:	0030      	movs	r0, r6
     f10:	0039      	movs	r1, r7
     f12:	f001 fe25 	bl	2b60 <__aeabi_ddiv>
     f16:	2200      	movs	r2, #0
     f18:	4b1c      	ldr	r3, [pc, #112]	; (f8c <i2c_master_init+0x2a0>)
     f1a:	f002 fbd5 	bl	36c8 <__aeabi_dsub>
     f1e:	f002 fee9 	bl	3cf4 <__aeabi_d2iz>
     f22:	1e06      	subs	r6, r0, #0
		if (tmp_baudlow_hs) {
     f24:	d018      	beq.n	f58 <i2c_master_init+0x26c>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     f26:	0029      	movs	r1, r5
     f28:	9804      	ldr	r0, [sp, #16]
     f2a:	f001 fa7d 	bl	2428 <__udivsi3>
     f2e:	3802      	subs	r0, #2
     f30:	1b83      	subs	r3, r0, r6
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     f32:	9a02      	ldr	r2, [sp, #8]
     f34:	2040      	movs	r0, #64	; 0x40
     f36:	2aff      	cmp	r2, #255	; 0xff
     f38:	d80c      	bhi.n	f54 <i2c_master_init+0x268>
     f3a:	2bff      	cmp	r3, #255	; 0xff
     f3c:	d80a      	bhi.n	f54 <i2c_master_init+0x268>
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     f3e:	20ff      	movs	r0, #255	; 0xff
     f40:	0014      	movs	r4, r2
     f42:	0400      	lsls	r0, r0, #16
     f44:	041b      	lsls	r3, r3, #16
     f46:	4003      	ands	r3, r0
	enum status_code tmp_status_code = STATUS_OK;
     f48:	2000      	movs	r0, #0
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     f4a:	0636      	lsls	r6, r6, #24
     f4c:	4334      	orrs	r4, r6
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     f4e:	9a01      	ldr	r2, [sp, #4]
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     f50:	4323      	orrs	r3, r4
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     f52:	60d3      	str	r3, [r2, #12]

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     f54:	b00b      	add	sp, #44	; 0x2c
     f56:	bdf0      	pop	{r4, r5, r6, r7, pc}
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     f58:	9b04      	ldr	r3, [sp, #16]
     f5a:	0069      	lsls	r1, r5, #1
     f5c:	1e48      	subs	r0, r1, #1
     f5e:	18c0      	adds	r0, r0, r3
     f60:	f001 fa62 	bl	2428 <__udivsi3>
     f64:	1e43      	subs	r3, r0, #1
     f66:	e7e4      	b.n	f32 <i2c_master_init+0x246>
	int32_t tmp_baudlow_hs = 0;
     f68:	2600      	movs	r6, #0
	int32_t tmp_baud_hs = 0;
     f6a:	0033      	movs	r3, r6
     f6c:	e7e1      	b.n	f32 <i2c_master_init+0x246>
     f6e:	46c0      	nop			; (mov r8, r8)
     f70:	40000400 	.word	0x40000400
     f74:	00001189 	.word	0x00001189
     f78:	200001c0 	.word	0x200001c0
     f7c:	41002000 	.word	0x41002000
     f80:	e826d695 	.word	0xe826d695
     f84:	3e112e0b 	.word	0x3e112e0b
     f88:	40240000 	.word	0x40240000
     f8c:	3ff00000 	.word	0x3ff00000
     f90:	40080000 	.word	0x40080000

00000f94 <_i2c_master_address_response>:

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     f94:	2202      	movs	r2, #2
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     f96:	6803      	ldr	r3, [r0, #0]
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     f98:	7e19      	ldrb	r1, [r3, #24]
     f9a:	4211      	tst	r1, r2
     f9c:	d006      	beq.n	fac <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     f9e:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     fa0:	8b5b      	ldrh	r3, [r3, #26]
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     fa2:	2041      	movs	r0, #65	; 0x41
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     fa4:	4213      	tst	r3, r2
     fa6:	d10a      	bne.n	fbe <_i2c_master_address_response+0x2a>

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     fa8:	2000      	movs	r0, #0
     faa:	e008      	b.n	fbe <_i2c_master_address_response+0x2a>
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     fac:	8b5a      	ldrh	r2, [r3, #26]
     fae:	0752      	lsls	r2, r2, #29
     fb0:	d5fa      	bpl.n	fa8 <_i2c_master_address_response+0x14>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     fb2:	22c0      	movs	r2, #192	; 0xc0
		return STATUS_ERR_BAD_ADDRESS;
     fb4:	2018      	movs	r0, #24
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     fb6:	6859      	ldr	r1, [r3, #4]
     fb8:	0292      	lsls	r2, r2, #10
     fba:	430a      	orrs	r2, r1
     fbc:	605a      	str	r2, [r3, #4]
}
     fbe:	4770      	bx	lr

00000fc0 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     fc0:	b570      	push	{r4, r5, r6, lr}
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     fc2:	2200      	movs	r2, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     fc4:	2601      	movs	r6, #1
     fc6:	2402      	movs	r4, #2
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     fc8:	6801      	ldr	r1, [r0, #0]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     fca:	7e0b      	ldrb	r3, [r1, #24]
     fcc:	4033      	ands	r3, r6
     fce:	d102      	bne.n	fd6 <_i2c_master_wait_for_bus+0x16>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     fd0:	7e0d      	ldrb	r5, [r1, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     fd2:	4225      	tst	r5, r4
     fd4:	d001      	beq.n	fda <_i2c_master_wait_for_bus+0x1a>
		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
			return STATUS_ERR_TIMEOUT;
		}
	}
	return STATUS_OK;
     fd6:	2000      	movs	r0, #0
     fd8:	e005      	b.n	fe6 <_i2c_master_wait_for_bus+0x26>
		if (++timeout_counter >= module->buffer_timeout) {
     fda:	3201      	adds	r2, #1
     fdc:	8903      	ldrh	r3, [r0, #8]
     fde:	b292      	uxth	r2, r2
     fe0:	4293      	cmp	r3, r2
     fe2:	d8f2      	bhi.n	fca <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     fe4:	2012      	movs	r0, #18
}
     fe6:	bd70      	pop	{r4, r5, r6, pc}

00000fe8 <_i2c_master_send_hs_master_code>:
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     fe8:	2380      	movs	r3, #128	; 0x80
{
     fea:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     fec:	6804      	ldr	r4, [r0, #0]
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     fee:	02db      	lsls	r3, r3, #11
     ff0:	6862      	ldr	r2, [r4, #4]
     ff2:	4313      	orrs	r3, r2
     ff4:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     ff6:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     ff8:	f7ff ffe2 	bl	fc0 <_i2c_master_wait_for_bus>
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     ffc:	2301      	movs	r3, #1
     ffe:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
    1000:	bd10      	pop	{r4, pc}
	...

00001004 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1004:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    1006:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    1008:	884b      	ldrh	r3, [r1, #2]
{
    100a:	0005      	movs	r5, r0
	uint16_t tmp_data_length = packet->data_length;
    100c:	9301      	str	r3, [sp, #4]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    100e:	6804      	ldr	r4, [r0, #0]

	_i2c_master_wait_for_sync(module);
    1010:	f7ff fe66 	bl	ce0 <_i2c_master_wait_for_sync>

	/* Switch to high speed mode */
	if (packet->high_speed) {
    1014:	7a7b      	ldrb	r3, [r7, #9]
    1016:	2b00      	cmp	r3, #0
    1018:	d003      	beq.n	1022 <_i2c_master_write_packet+0x1e>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    101a:	7ab9      	ldrb	r1, [r7, #10]
    101c:	0028      	movs	r0, r5
    101e:	f7ff ffe3 	bl	fe8 <_i2c_master_send_hs_master_code>
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1022:	6863      	ldr	r3, [r4, #4]
    1024:	4a24      	ldr	r2, [pc, #144]	; (10b8 <_i2c_master_write_packet+0xb4>)
    1026:	4013      	ands	r3, r2
    1028:	6063      	str	r3, [r4, #4]
    102a:	7a7a      	ldrb	r2, [r7, #9]
    102c:	883b      	ldrh	r3, [r7, #0]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    102e:	7a39      	ldrb	r1, [r7, #8]
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1030:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1032:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1034:	4313      	orrs	r3, r2
	if (packet->ten_bit_address) {
    1036:	2900      	cmp	r1, #0
    1038:	d002      	beq.n	1040 <_i2c_master_write_packet+0x3c>
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    103a:	2280      	movs	r2, #128	; 0x80
    103c:	0212      	lsls	r2, r2, #8
    103e:	4313      	orrs	r3, r2
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1040:	6263      	str	r3, [r4, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1042:	0028      	movs	r0, r5
    1044:	f7ff ffbc 	bl	fc0 <_i2c_master_wait_for_bus>
    1048:	1e06      	subs	r6, r0, #0

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    104a:	d115      	bne.n	1078 <_i2c_master_write_packet+0x74>
		tmp_status = _i2c_master_address_response(module);
    104c:	0028      	movs	r0, r5
    104e:	f7ff ffa1 	bl	f94 <_i2c_master_address_response>
    1052:	1e06      	subs	r6, r0, #0
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    1054:	d110      	bne.n	1078 <_i2c_master_write_packet+0x74>
    1056:	9000      	str	r0, [sp, #0]
		/* Buffer counter. */
		uint16_t buffer_counter = 0;

		/* Write data buffer. */
		while (tmp_data_length--) {
    1058:	9b00      	ldr	r3, [sp, #0]
    105a:	9a01      	ldr	r2, [sp, #4]
    105c:	4293      	cmp	r3, r2
    105e:	d10d      	bne.n	107c <_i2c_master_write_packet+0x78>
    1060:	2600      	movs	r6, #0
				tmp_status = STATUS_ERR_OVERFLOW;
				break;
			}
		}

		if (module->send_stop) {
    1062:	7aab      	ldrb	r3, [r5, #10]
    1064:	2b00      	cmp	r3, #0
    1066:	d007      	beq.n	1078 <_i2c_master_write_packet+0x74>
			/* Stop command */
			_i2c_master_wait_for_sync(module);
    1068:	0028      	movs	r0, r5
    106a:	f7ff fe39 	bl	ce0 <_i2c_master_wait_for_sync>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    106e:	23c0      	movs	r3, #192	; 0xc0
    1070:	6862      	ldr	r2, [r4, #4]
    1072:	029b      	lsls	r3, r3, #10
    1074:	4313      	orrs	r3, r2
    1076:	6063      	str	r3, [r4, #4]
		}
	}

	return tmp_status;
}
    1078:	0030      	movs	r0, r6
    107a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    107c:	2220      	movs	r2, #32
    107e:	8b63      	ldrh	r3, [r4, #26]
    1080:	4213      	tst	r3, r2
    1082:	d016      	beq.n	10b2 <_i2c_master_write_packet+0xae>
			_i2c_master_wait_for_sync(module);
    1084:	0028      	movs	r0, r5
    1086:	f7ff fe2b 	bl	ce0 <_i2c_master_wait_for_sync>
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    108a:	687b      	ldr	r3, [r7, #4]
    108c:	9a00      	ldr	r2, [sp, #0]
			tmp_status = _i2c_master_wait_for_bus(module);
    108e:	0028      	movs	r0, r5
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    1090:	5c9a      	ldrb	r2, [r3, r2]
    1092:	0023      	movs	r3, r4
    1094:	3328      	adds	r3, #40	; 0x28
    1096:	701a      	strb	r2, [r3, #0]
			tmp_status = _i2c_master_wait_for_bus(module);
    1098:	f7ff ff92 	bl	fc0 <_i2c_master_wait_for_bus>
    109c:	1e06      	subs	r6, r0, #0
			if (tmp_status != STATUS_OK) {
    109e:	d1e0      	bne.n	1062 <_i2c_master_write_packet+0x5e>
    10a0:	9a00      	ldr	r2, [sp, #0]
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    10a2:	8b63      	ldrh	r3, [r4, #26]
    10a4:	3201      	adds	r2, #1
    10a6:	9200      	str	r2, [sp, #0]
    10a8:	2204      	movs	r2, #4
    10aa:	4213      	tst	r3, r2
    10ac:	d0d4      	beq.n	1058 <_i2c_master_write_packet+0x54>
				tmp_status = STATUS_ERR_OVERFLOW;
    10ae:	261e      	movs	r6, #30
    10b0:	e7d7      	b.n	1062 <_i2c_master_write_packet+0x5e>
				return STATUS_ERR_PACKET_COLLISION;
    10b2:	2641      	movs	r6, #65	; 0x41
    10b4:	e7e0      	b.n	1078 <_i2c_master_write_packet+0x74>
    10b6:	46c0      	nop			; (mov r8, r8)
    10b8:	fffbffff 	.word	0xfffbffff

000010bc <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    10bc:	b510      	push	{r4, lr}
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
    10be:	8b82      	ldrh	r2, [r0, #28]
{
    10c0:	0003      	movs	r3, r0
		return STATUS_BUSY;
    10c2:	2005      	movs	r0, #5
	if (module->buffer_remaining > 0) {
    10c4:	2a00      	cmp	r2, #0
    10c6:	d105      	bne.n	10d4 <i2c_master_write_packet_wait+0x18>
	}
#endif

	module->send_stop = true;
    10c8:	3201      	adds	r2, #1
    10ca:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
    10cc:	72da      	strb	r2, [r3, #11]

	return _i2c_master_write_packet(module, packet);
    10ce:	0018      	movs	r0, r3
    10d0:	f7ff ff98 	bl	1004 <_i2c_master_write_packet>
}
    10d4:	bd10      	pop	{r4, pc}

000010d6 <_i2c_master_wait_for_sync>:
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    10d6:	2307      	movs	r3, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    10d8:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    10da:	69ca      	ldr	r2, [r1, #28]
	while (i2c_master_is_syncing(module)) {
    10dc:	421a      	tst	r2, r3
    10de:	d1fc      	bne.n	10da <_i2c_master_wait_for_sync+0x4>
}
    10e0:	4770      	bx	lr

000010e2 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
    10e2:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    10e4:	6805      	ldr	r5, [r0, #0]
{
    10e6:	0004      	movs	r4, r0
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    10e8:	682a      	ldr	r2, [r5, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
    10ea:	8b46      	ldrh	r6, [r0, #26]
	buffer_index -= module->buffer_remaining;
    10ec:	8b83      	ldrh	r3, [r0, #28]
    10ee:	1af6      	subs	r6, r6, r3

	module->buffer_remaining--;
    10f0:	8b83      	ldrh	r3, [r0, #28]
	buffer_index -= module->buffer_remaining;
    10f2:	b2b6      	uxth	r6, r6
	module->buffer_remaining--;
    10f4:	3b01      	subs	r3, #1
    10f6:	b29b      	uxth	r3, r3
    10f8:	8383      	strh	r3, [r0, #28]
    10fa:	7ac3      	ldrb	r3, [r0, #11]

	if (sclsm_flag) {
    10fc:	0112      	lsls	r2, r2, #4
    10fe:	d50a      	bpl.n	1116 <_i2c_master_read+0x34>
		if (module->send_nack && module->buffer_remaining == 1) {
    1100:	2b00      	cmp	r3, #0
    1102:	d00d      	beq.n	1120 <_i2c_master_read+0x3e>
    1104:	8b83      	ldrh	r3, [r0, #28]
    1106:	2b01      	cmp	r3, #1
    1108:	d10a      	bne.n	1120 <_i2c_master_read+0x3e>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
		}
	} else {
		if (module->send_nack && module->buffer_remaining == 0) {
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    110a:	2380      	movs	r3, #128	; 0x80
    110c:	686a      	ldr	r2, [r5, #4]
    110e:	02db      	lsls	r3, r3, #11
    1110:	4313      	orrs	r3, r2
    1112:	606b      	str	r3, [r5, #4]
    1114:	e004      	b.n	1120 <_i2c_master_read+0x3e>
		if (module->send_nack && module->buffer_remaining == 0) {
    1116:	2b00      	cmp	r3, #0
    1118:	d002      	beq.n	1120 <_i2c_master_read+0x3e>
    111a:	8b83      	ldrh	r3, [r0, #28]
    111c:	2b00      	cmp	r3, #0
    111e:	d0f4      	beq.n	110a <_i2c_master_read+0x28>
		}
	}

	if (module->buffer_remaining == 0) {
    1120:	8ba3      	ldrh	r3, [r4, #28]
    1122:	2b00      	cmp	r3, #0
    1124:	d10a      	bne.n	113c <_i2c_master_read+0x5a>
		if (module->send_stop) {
    1126:	7aa3      	ldrb	r3, [r4, #10]
    1128:	2b00      	cmp	r3, #0
    112a:	d007      	beq.n	113c <_i2c_master_read+0x5a>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    112c:	0020      	movs	r0, r4
    112e:	f7ff ffd2 	bl	10d6 <_i2c_master_wait_for_sync>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1132:	23c0      	movs	r3, #192	; 0xc0
    1134:	686a      	ldr	r2, [r5, #4]
    1136:	029b      	lsls	r3, r3, #10
    1138:	4313      	orrs	r3, r2
    113a:	606b      	str	r3, [r5, #4]
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
    113c:	0020      	movs	r0, r4
    113e:	f7ff ffca 	bl	10d6 <_i2c_master_wait_for_sync>
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    1142:	6a23      	ldr	r3, [r4, #32]
    1144:	3528      	adds	r5, #40	; 0x28
    1146:	199e      	adds	r6, r3, r6
    1148:	782b      	ldrb	r3, [r5, #0]
    114a:	b2db      	uxtb	r3, r3
    114c:	7033      	strb	r3, [r6, #0]
}
    114e:	bd70      	pop	{r4, r5, r6, pc}

00001150 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    1150:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1152:	6806      	ldr	r6, [r0, #0]
{
    1154:	0004      	movs	r4, r0

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    1156:	8b73      	ldrh	r3, [r6, #26]
    1158:	075b      	lsls	r3, r3, #29
    115a:	d503      	bpl.n	1164 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    115c:	231e      	movs	r3, #30
    115e:	3406      	adds	r4, #6
    1160:	77e3      	strb	r3, [r4, #31]
	module->buffer_remaining--;

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
	i2c_module->DATA.reg = module->buffer[buffer_index];
}
    1162:	bd70      	pop	{r4, r5, r6, pc}
	uint16_t buffer_index = module->buffer_length;
    1164:	8b45      	ldrh	r5, [r0, #26]
	buffer_index -= module->buffer_remaining;
    1166:	8b83      	ldrh	r3, [r0, #28]
	i2c_module->DATA.reg = module->buffer[buffer_index];
    1168:	3628      	adds	r6, #40	; 0x28
	buffer_index -= module->buffer_remaining;
    116a:	1aed      	subs	r5, r5, r3
	module->buffer_remaining--;
    116c:	8b83      	ldrh	r3, [r0, #28]
	buffer_index -= module->buffer_remaining;
    116e:	b2ad      	uxth	r5, r5
	module->buffer_remaining--;
    1170:	3b01      	subs	r3, #1
    1172:	b29b      	uxth	r3, r3
    1174:	8383      	strh	r3, [r0, #28]
	_i2c_master_wait_for_sync(module);
    1176:	f7ff ffae 	bl	10d6 <_i2c_master_wait_for_sync>
	i2c_module->DATA.reg = module->buffer[buffer_index];
    117a:	6a23      	ldr	r3, [r4, #32]
    117c:	195d      	adds	r5, r3, r5
    117e:	782b      	ldrb	r3, [r5, #0]
    1180:	b2db      	uxtb	r3, r3
    1182:	7033      	strb	r3, [r6, #0]
    1184:	e7ed      	b.n	1162 <_i2c_master_write+0x12>
	...

00001188 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    1188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
    118a:	4b5e      	ldr	r3, [pc, #376]	; (1304 <_i2c_master_interrupt_handler+0x17c>)
    118c:	0080      	lsls	r0, r0, #2
    118e:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1190:	6825      	ldr	r5, [r4, #0]
    1192:	1da6      	adds	r6, r4, #6
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1194:	682b      	ldr	r3, [r5, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    1196:	7e62      	ldrb	r2, [r4, #25]
	callback_mask &= module->registered_callback;
    1198:	7e27      	ldrb	r7, [r4, #24]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    119a:	011b      	lsls	r3, r3, #4
	callback_mask &= module->registered_callback;
    119c:	4017      	ands	r7, r2

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    119e:	8b62      	ldrh	r2, [r4, #26]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    11a0:	0fdb      	lsrs	r3, r3, #31
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    11a2:	2a00      	cmp	r2, #0
    11a4:	d12e      	bne.n	1204 <_i2c_master_interrupt_handler+0x7c>
    11a6:	8ba2      	ldrh	r2, [r4, #28]
    11a8:	2a00      	cmp	r2, #0
    11aa:	d02b      	beq.n	1204 <_i2c_master_interrupt_handler+0x7c>
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    11ac:	2301      	movs	r3, #1
    11ae:	7e2a      	ldrb	r2, [r5, #24]
    11b0:	421a      	tst	r2, r3
    11b2:	d006      	beq.n	11c2 <_i2c_master_interrupt_handler+0x3a>
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    11b4:	2202      	movs	r2, #2
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    11b6:	762b      	strb	r3, [r5, #24]
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    11b8:	8b6b      	ldrh	r3, [r5, #26]
    11ba:	4013      	ands	r3, r2
    11bc:	d010      	beq.n	11e0 <_i2c_master_interrupt_handler+0x58>
			module->status = STATUS_ERR_PACKET_COLLISION;
    11be:	2341      	movs	r3, #65	; 0x41
    11c0:	77f3      	strb	r3, [r6, #31]
	module->buffer_length = module->buffer_remaining;
    11c2:	8ba3      	ldrh	r3, [r4, #28]
    11c4:	b29b      	uxth	r3, r3
    11c6:	8363      	strh	r3, [r4, #26]
	if (module->status == STATUS_BUSY) {
    11c8:	7ff3      	ldrb	r3, [r6, #31]
    11ca:	2b05      	cmp	r3, #5
    11cc:	d13c      	bne.n	1248 <_i2c_master_interrupt_handler+0xc0>
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
			module->status = STATUS_ERR_PACKET_COLLISION;
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    11ce:	1d63      	adds	r3, r4, #5
    11d0:	7fdb      	ldrb	r3, [r3, #31]
			_i2c_master_write(module);
    11d2:	0020      	movs	r0, r4
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    11d4:	2b00      	cmp	r3, #0
    11d6:	d000      	beq.n	11da <_i2c_master_interrupt_handler+0x52>
    11d8:	e08a      	b.n	12f0 <_i2c_master_interrupt_handler+0x168>
			_i2c_master_write(module);
    11da:	f7ff ffb9 	bl	1150 <_i2c_master_write>
    11de:	e033      	b.n	1248 <_i2c_master_interrupt_handler+0xc0>
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    11e0:	8b6a      	ldrh	r2, [r5, #26]
    11e2:	0752      	lsls	r2, r2, #29
    11e4:	d5ed      	bpl.n	11c2 <_i2c_master_interrupt_handler+0x3a>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    11e6:	2218      	movs	r2, #24
    11e8:	77f2      	strb	r2, [r6, #31]
			module->buffer_remaining = 0;
    11ea:	83a3      	strh	r3, [r4, #28]
			if (module->send_stop) {
    11ec:	7aa3      	ldrb	r3, [r4, #10]
    11ee:	2b00      	cmp	r3, #0
    11f0:	d0e7      	beq.n	11c2 <_i2c_master_interrupt_handler+0x3a>
				_i2c_master_wait_for_sync(module);
    11f2:	0020      	movs	r0, r4
    11f4:	f7ff ff6f 	bl	10d6 <_i2c_master_wait_for_sync>
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    11f8:	23c0      	movs	r3, #192	; 0xc0
    11fa:	686a      	ldr	r2, [r5, #4]
    11fc:	029b      	lsls	r3, r3, #10
    11fe:	4313      	orrs	r3, r2
    1200:	606b      	str	r3, [r5, #4]
    1202:	e7de      	b.n	11c2 <_i2c_master_interrupt_handler+0x3a>
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1204:	8b62      	ldrh	r2, [r4, #26]
    1206:	2a00      	cmp	r2, #0
    1208:	d05f      	beq.n	12ca <_i2c_master_interrupt_handler+0x142>
    120a:	8ba2      	ldrh	r2, [r4, #28]
    120c:	2a00      	cmp	r2, #0
    120e:	d15c      	bne.n	12ca <_i2c_master_interrupt_handler+0x142>
			(module->status == STATUS_BUSY) &&
    1210:	7ff2      	ldrb	r2, [r6, #31]
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1212:	2a05      	cmp	r2, #5
    1214:	d159      	bne.n	12ca <_i2c_master_interrupt_handler+0x142>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1216:	1d62      	adds	r2, r4, #5
    1218:	7fd2      	ldrb	r2, [r2, #31]
    121a:	b2d2      	uxtb	r2, r2
			(module->status == STATUS_BUSY) &&
    121c:	2a00      	cmp	r2, #0
    121e:	d154      	bne.n	12ca <_i2c_master_interrupt_handler+0x142>
		i2c_module->INTENCLR.reg =
    1220:	2303      	movs	r3, #3
    1222:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
    1224:	8362      	strh	r2, [r4, #26]
		module->status        = STATUS_OK;
    1226:	77f2      	strb	r2, [r6, #31]
		if (module->send_stop) {
    1228:	7aa3      	ldrb	r3, [r4, #10]
    122a:	2b00      	cmp	r3, #0
    122c:	d04a      	beq.n	12c4 <_i2c_master_interrupt_handler+0x13c>
			_i2c_master_wait_for_sync(module);
    122e:	0020      	movs	r0, r4
    1230:	f7ff ff51 	bl	10d6 <_i2c_master_wait_for_sync>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1234:	23c0      	movs	r3, #192	; 0xc0
    1236:	686a      	ldr	r2, [r5, #4]
    1238:	029b      	lsls	r3, r3, #10
    123a:	4313      	orrs	r3, r2
    123c:	606b      	str	r3, [r5, #4]
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    123e:	07fb      	lsls	r3, r7, #31
    1240:	d502      	bpl.n	1248 <_i2c_master_interrupt_handler+0xc0>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1242:	68e3      	ldr	r3, [r4, #12]
    1244:	0020      	movs	r0, r4
    1246:	4798      	blx	r3
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1248:	8b63      	ldrh	r3, [r4, #26]
    124a:	2b00      	cmp	r3, #0
    124c:	d01b      	beq.n	1286 <_i2c_master_interrupt_handler+0xfe>
    124e:	8ba3      	ldrh	r3, [r4, #28]
    1250:	2b00      	cmp	r3, #0
    1252:	d118      	bne.n	1286 <_i2c_master_interrupt_handler+0xfe>
			(module->status == STATUS_BUSY) &&
    1254:	7ff3      	ldrb	r3, [r6, #31]
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1256:	2b05      	cmp	r3, #5
    1258:	d115      	bne.n	1286 <_i2c_master_interrupt_handler+0xfe>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    125a:	1d63      	adds	r3, r4, #5
    125c:	7fda      	ldrb	r2, [r3, #31]
			(module->status == STATUS_BUSY) &&
    125e:	2a01      	cmp	r2, #1
    1260:	d111      	bne.n	1286 <_i2c_master_interrupt_handler+0xfe>
		
		/* Clear read interrupt flag */
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    1262:	7e29      	ldrb	r1, [r5, #24]
    1264:	3201      	adds	r2, #1
    1266:	4211      	tst	r1, r2
    1268:	d000      	beq.n	126c <_i2c_master_interrupt_handler+0xe4>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    126a:	762a      	strb	r2, [r5, #24]
		}
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    126c:	2203      	movs	r2, #3
    126e:	752a      	strb	r2, [r5, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;
		module->buffer_length = 0;
    1270:	2200      	movs	r2, #0
    1272:	8362      	strh	r2, [r4, #26]
		module->status        = STATUS_OK;
    1274:	77f2      	strb	r2, [r6, #31]

		/* Call appropriate callback if enabled and registered */
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    1276:	07ba      	lsls	r2, r7, #30
    1278:	d53d      	bpl.n	12f6 <_i2c_master_interrupt_handler+0x16e>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    127a:	7fda      	ldrb	r2, [r3, #31]
    127c:	2a01      	cmp	r2, #1
    127e:	d13a      	bne.n	12f6 <_i2c_master_interrupt_handler+0x16e>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    1280:	6923      	ldr	r3, [r4, #16]
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1282:	0020      	movs	r0, r4
    1284:	4798      	blx	r3
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    1286:	7ff3      	ldrb	r3, [r6, #31]
    1288:	2b05      	cmp	r3, #5
    128a:	d01a      	beq.n	12c2 <_i2c_master_interrupt_handler+0x13a>
    128c:	7ff3      	ldrb	r3, [r6, #31]
    128e:	2b00      	cmp	r3, #0
    1290:	d017      	beq.n	12c2 <_i2c_master_interrupt_handler+0x13a>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    1292:	2303      	movs	r3, #3
    1294:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    1296:	2300      	movs	r3, #0
    1298:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
    129a:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    129c:	7ff3      	ldrb	r3, [r6, #31]
    129e:	2b41      	cmp	r3, #65	; 0x41
    12a0:	d00a      	beq.n	12b8 <_i2c_master_interrupt_handler+0x130>
    12a2:	7aa3      	ldrb	r3, [r4, #10]
    12a4:	2b00      	cmp	r3, #0
    12a6:	d007      	beq.n	12b8 <_i2c_master_interrupt_handler+0x130>
				module->send_stop) {
			_i2c_master_wait_for_sync(module);
    12a8:	0020      	movs	r0, r4
    12aa:	f7ff ff14 	bl	10d6 <_i2c_master_wait_for_sync>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    12ae:	23e0      	movs	r3, #224	; 0xe0
    12b0:	686a      	ldr	r2, [r5, #4]
    12b2:	02db      	lsls	r3, r3, #11
    12b4:	4313      	orrs	r3, r2
    12b6:	606b      	str	r3, [r5, #4]
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    12b8:	077b      	lsls	r3, r7, #29
    12ba:	d502      	bpl.n	12c2 <_i2c_master_interrupt_handler+0x13a>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    12bc:	6963      	ldr	r3, [r4, #20]
    12be:	0020      	movs	r0, r4
    12c0:	4798      	blx	r3
		}
	}
}
    12c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    12c4:	2301      	movs	r3, #1
    12c6:	762b      	strb	r3, [r5, #24]
    12c8:	e7b9      	b.n	123e <_i2c_master_interrupt_handler+0xb6>
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    12ca:	8b62      	ldrh	r2, [r4, #26]
    12cc:	2a00      	cmp	r2, #0
    12ce:	d0bb      	beq.n	1248 <_i2c_master_interrupt_handler+0xc0>
    12d0:	8ba2      	ldrh	r2, [r4, #28]
    12d2:	2a00      	cmp	r2, #0
    12d4:	d0b8      	beq.n	1248 <_i2c_master_interrupt_handler+0xc0>
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    12d6:	8b6a      	ldrh	r2, [r5, #26]
    12d8:	0692      	lsls	r2, r2, #26
    12da:	d500      	bpl.n	12de <_i2c_master_interrupt_handler+0x156>
    12dc:	e777      	b.n	11ce <_i2c_master_interrupt_handler+0x46>
    12de:	2b00      	cmp	r3, #0
    12e0:	d003      	beq.n	12ea <_i2c_master_interrupt_handler+0x162>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    12e2:	8ba3      	ldrh	r3, [r4, #28]
    12e4:	2b01      	cmp	r3, #1
    12e6:	d100      	bne.n	12ea <_i2c_master_interrupt_handler+0x162>
    12e8:	e771      	b.n	11ce <_i2c_master_interrupt_handler+0x46>
			module->status = STATUS_ERR_PACKET_COLLISION;
    12ea:	2341      	movs	r3, #65	; 0x41
    12ec:	77f3      	strb	r3, [r6, #31]
    12ee:	e7ab      	b.n	1248 <_i2c_master_interrupt_handler+0xc0>
			_i2c_master_read(module);
    12f0:	f7ff fef7 	bl	10e2 <_i2c_master_read>
    12f4:	e7a8      	b.n	1248 <_i2c_master_interrupt_handler+0xc0>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    12f6:	07fa      	lsls	r2, r7, #31
    12f8:	d5c5      	bpl.n	1286 <_i2c_master_interrupt_handler+0xfe>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    12fa:	7fdb      	ldrb	r3, [r3, #31]
    12fc:	2b00      	cmp	r3, #0
    12fe:	d1c2      	bne.n	1286 <_i2c_master_interrupt_handler+0xfe>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1300:	68e3      	ldr	r3, [r4, #12]
    1302:	e7be      	b.n	1282 <_i2c_master_interrupt_handler+0xfa>
    1304:	200001c0 	.word	0x200001c0

00001308 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1308:	b537      	push	{r0, r1, r2, r4, r5, lr}
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    130a:	4c0d      	ldr	r4, [pc, #52]	; (1340 <sercom_set_gclk_generator+0x38>)
{
    130c:	0005      	movs	r5, r0
	if (!_sercom_config.generator_is_set || force_change) {
    130e:	7823      	ldrb	r3, [r4, #0]
    1310:	2b00      	cmp	r3, #0
    1312:	d001      	beq.n	1318 <sercom_set_gclk_generator+0x10>
    1314:	2900      	cmp	r1, #0
    1316:	d00c      	beq.n	1332 <sercom_set_gclk_generator+0x2a>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    1318:	a901      	add	r1, sp, #4
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    131a:	200d      	movs	r0, #13
		gclk_chan_conf.source_generator = generator_source;
    131c:	700d      	strb	r5, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    131e:	f000 fb8b 	bl	1a38 <system_gclk_chan_set_config>
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1322:	200d      	movs	r0, #13
    1324:	f000 fb4c 	bl	19c0 <system_gclk_chan_enable>

		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;
    1328:	2301      	movs	r3, #1

		return STATUS_OK;
    132a:	2000      	movs	r0, #0
		_sercom_config.generator_source = generator_source;
    132c:	7065      	strb	r5, [r4, #1]
		_sercom_config.generator_is_set = true;
    132e:	7023      	strb	r3, [r4, #0]
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1330:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
	} else if (generator_source == _sercom_config.generator_source) {
    1332:	7863      	ldrb	r3, [r4, #1]
		return STATUS_OK;
    1334:	0008      	movs	r0, r1
	} else if (generator_source == _sercom_config.generator_source) {
    1336:	42ab      	cmp	r3, r5
    1338:	d0fa      	beq.n	1330 <sercom_set_gclk_generator+0x28>
	return STATUS_ERR_ALREADY_INITIALIZED;
    133a:	201d      	movs	r0, #29
    133c:	e7f8      	b.n	1330 <sercom_set_gclk_generator+0x28>
    133e:	46c0      	nop			; (mov r8, r8)
    1340:	2000006d 	.word	0x2000006d

00001344 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1344:	4a1d      	ldr	r2, [pc, #116]	; (13bc <_sercom_get_default_pad+0x78>)
{
    1346:	0003      	movs	r3, r0
    1348:	b500      	push	{lr}
    134a:	0008      	movs	r0, r1
	switch ((uintptr_t)sercom_module) {
    134c:	4293      	cmp	r3, r2
    134e:	d013      	beq.n	1378 <_sercom_get_default_pad+0x34>
    1350:	4a1b      	ldr	r2, [pc, #108]	; (13c0 <_sercom_get_default_pad+0x7c>)
    1352:	4293      	cmp	r3, r2
    1354:	d01d      	beq.n	1392 <_sercom_get_default_pad+0x4e>
    1356:	4a1b      	ldr	r2, [pc, #108]	; (13c4 <_sercom_get_default_pad+0x80>)
    1358:	4293      	cmp	r3, r2
    135a:	d127      	bne.n	13ac <_sercom_get_default_pad+0x68>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    135c:	2300      	movs	r3, #0
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    135e:	2903      	cmp	r1, #3
    1360:	d804      	bhi.n	136c <_sercom_get_default_pad+0x28>
    1362:	f001 f857 	bl	2414 <__gnu_thumb1_case_uqi>
    1366:	0225      	.short	0x0225
    1368:	0705      	.short	0x0705
    136a:	4b17      	ldr	r3, [pc, #92]	; (13c8 <_sercom_get_default_pad+0x84>)
}
    136c:	0018      	movs	r0, r3
    136e:	bd00      	pop	{pc}
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1370:	4b16      	ldr	r3, [pc, #88]	; (13cc <_sercom_get_default_pad+0x88>)
    1372:	e7fb      	b.n	136c <_sercom_get_default_pad+0x28>
    1374:	4b16      	ldr	r3, [pc, #88]	; (13d0 <_sercom_get_default_pad+0x8c>)
    1376:	e7f9      	b.n	136c <_sercom_get_default_pad+0x28>
	return 0;
    1378:	2300      	movs	r3, #0
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    137a:	2903      	cmp	r1, #3
    137c:	d8f6      	bhi.n	136c <_sercom_get_default_pad+0x28>
    137e:	f001 f849 	bl	2414 <__gnu_thumb1_case_uqi>
    1382:	0219      	.short	0x0219
    1384:	0604      	.short	0x0604
    1386:	4b13      	ldr	r3, [pc, #76]	; (13d4 <_sercom_get_default_pad+0x90>)
    1388:	e7f0      	b.n	136c <_sercom_get_default_pad+0x28>
    138a:	4b13      	ldr	r3, [pc, #76]	; (13d8 <_sercom_get_default_pad+0x94>)
    138c:	e7ee      	b.n	136c <_sercom_get_default_pad+0x28>
    138e:	4b13      	ldr	r3, [pc, #76]	; (13dc <_sercom_get_default_pad+0x98>)
    1390:	e7ec      	b.n	136c <_sercom_get_default_pad+0x28>
	return 0;
    1392:	2300      	movs	r3, #0
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1394:	2903      	cmp	r1, #3
    1396:	d8e9      	bhi.n	136c <_sercom_get_default_pad+0x28>
    1398:	f001 f83c 	bl	2414 <__gnu_thumb1_case_uqi>
    139c:	0604020e 	.word	0x0604020e
    13a0:	4b0f      	ldr	r3, [pc, #60]	; (13e0 <_sercom_get_default_pad+0x9c>)
    13a2:	e7e3      	b.n	136c <_sercom_get_default_pad+0x28>
    13a4:	4b0f      	ldr	r3, [pc, #60]	; (13e4 <_sercom_get_default_pad+0xa0>)
    13a6:	e7e1      	b.n	136c <_sercom_get_default_pad+0x28>
    13a8:	4b0f      	ldr	r3, [pc, #60]	; (13e8 <_sercom_get_default_pad+0xa4>)
    13aa:	e7df      	b.n	136c <_sercom_get_default_pad+0x28>
	return 0;
    13ac:	2300      	movs	r3, #0
    13ae:	e7dd      	b.n	136c <_sercom_get_default_pad+0x28>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    13b0:	4b0e      	ldr	r3, [pc, #56]	; (13ec <_sercom_get_default_pad+0xa8>)
    13b2:	e7db      	b.n	136c <_sercom_get_default_pad+0x28>
    13b4:	4b0e      	ldr	r3, [pc, #56]	; (13f0 <_sercom_get_default_pad+0xac>)
    13b6:	e7d9      	b.n	136c <_sercom_get_default_pad+0x28>
    13b8:	4b0e      	ldr	r3, [pc, #56]	; (13f4 <_sercom_get_default_pad+0xb0>)
    13ba:	e7d7      	b.n	136c <_sercom_get_default_pad+0x28>
    13bc:	42000c00 	.word	0x42000c00
    13c0:	42001000 	.word	0x42001000
    13c4:	42000800 	.word	0x42000800
    13c8:	00050003 	.word	0x00050003
    13cc:	00060003 	.word	0x00060003
    13d0:	00070003 	.word	0x00070003
    13d4:	00170002 	.word	0x00170002
    13d8:	001e0003 	.word	0x001e0003
    13dc:	001f0003 	.word	0x001f0003
    13e0:	00170003 	.word	0x00170003
    13e4:	00100003 	.word	0x00100003
    13e8:	00190003 	.word	0x00190003
    13ec:	00040003 	.word	0x00040003
    13f0:	00160002 	.word	0x00160002
    13f4:	00160003 	.word	0x00160003

000013f8 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    13f8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    13fa:	4b0c      	ldr	r3, [pc, #48]	; (142c <_sercom_get_sercom_inst_index+0x34>)
{
    13fc:	0001      	movs	r1, r0
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    13fe:	0018      	movs	r0, r3
    1400:	aa01      	add	r2, sp, #4
    1402:	c870      	ldmia	r0!, {r4, r5, r6}
    1404:	c270      	stmia	r2!, {r4, r5, r6}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1406:	9a01      	ldr	r2, [sp, #4]
    1408:	428a      	cmp	r2, r1
    140a:	d00a      	beq.n	1422 <_sercom_get_sercom_inst_index+0x2a>
    140c:	685a      	ldr	r2, [r3, #4]
    140e:	428a      	cmp	r2, r1
    1410:	d009      	beq.n	1426 <_sercom_get_sercom_inst_index+0x2e>
    1412:	689b      	ldr	r3, [r3, #8]
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1414:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1416:	428b      	cmp	r3, r1
    1418:	d101      	bne.n	141e <_sercom_get_sercom_inst_index+0x26>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    141a:	3002      	adds	r0, #2
			return i;
    141c:	b2c0      	uxtb	r0, r0
}
    141e:	b004      	add	sp, #16
    1420:	bd70      	pop	{r4, r5, r6, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1422:	2000      	movs	r0, #0
    1424:	e7fa      	b.n	141c <_sercom_get_sercom_inst_index+0x24>
    1426:	2001      	movs	r0, #1
    1428:	e7f8      	b.n	141c <_sercom_get_sercom_inst_index+0x24>
    142a:	46c0      	nop			; (mov r8, r8)
    142c:	00003eb8 	.word	0x00003eb8

00001430 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1430:	4770      	bx	lr
	...

00001434 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1434:	b570      	push	{r4, r5, r6, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1436:	4e09      	ldr	r6, [pc, #36]	; (145c <_sercom_set_handler+0x28>)
    1438:	4b09      	ldr	r3, [pc, #36]	; (1460 <_sercom_set_handler+0x2c>)
    143a:	7832      	ldrb	r2, [r6, #0]
    143c:	2a00      	cmp	r2, #0
    143e:	d109      	bne.n	1454 <_sercom_set_handler+0x20>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
    1440:	4c08      	ldr	r4, [pc, #32]	; (1464 <_sercom_set_handler+0x30>)
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1442:	4d09      	ldr	r5, [pc, #36]	; (1468 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    1444:	6022      	str	r2, [r4, #0]
    1446:	6062      	str	r2, [r4, #4]
    1448:	60a2      	str	r2, [r4, #8]
		}

		_handler_table_initialized = true;
    144a:	3201      	adds	r2, #1
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    144c:	601d      	str	r5, [r3, #0]
    144e:	605d      	str	r5, [r3, #4]
    1450:	609d      	str	r5, [r3, #8]
		_handler_table_initialized = true;
    1452:	7032      	strb	r2, [r6, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1454:	0080      	lsls	r0, r0, #2
    1456:	5019      	str	r1, [r3, r0]
}
    1458:	bd70      	pop	{r4, r5, r6, pc}
    145a:	46c0      	nop			; (mov r8, r8)
    145c:	2000006f 	.word	0x2000006f
    1460:	20000070 	.word	0x20000070
    1464:	200001c0 	.word	0x200001c0
    1468:	00001431 	.word	0x00001431

0000146c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    146c:	2309      	movs	r3, #9
{
    146e:	b513      	push	{r0, r1, r4, lr}
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1470:	ac01      	add	r4, sp, #4
    1472:	7023      	strb	r3, [r4, #0]
    1474:	3301      	adds	r3, #1
    1476:	7063      	strb	r3, [r4, #1]
    1478:	3301      	adds	r3, #1
    147a:	70a3      	strb	r3, [r4, #2]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    147c:	f7ff ffbc 	bl	13f8 <_sercom_get_sercom_inst_index>

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1480:	5620      	ldrsb	r0, [r4, r0]
}
    1482:	bd16      	pop	{r1, r2, r4, pc}

00001484 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1484:	b510      	push	{r4, lr}
    1486:	4b02      	ldr	r3, [pc, #8]	; (1490 <SERCOM0_Handler+0xc>)
    1488:	2000      	movs	r0, #0
    148a:	681b      	ldr	r3, [r3, #0]
    148c:	4798      	blx	r3
    148e:	bd10      	pop	{r4, pc}
    1490:	20000070 	.word	0x20000070

00001494 <SERCOM1_Handler>:
    1494:	b510      	push	{r4, lr}
    1496:	4b02      	ldr	r3, [pc, #8]	; (14a0 <SERCOM1_Handler+0xc>)
    1498:	2001      	movs	r0, #1
    149a:	685b      	ldr	r3, [r3, #4]
    149c:	4798      	blx	r3
    149e:	bd10      	pop	{r4, pc}
    14a0:	20000070 	.word	0x20000070

000014a4 <SERCOM2_Handler>:
    14a4:	b510      	push	{r4, lr}
    14a6:	4b02      	ldr	r3, [pc, #8]	; (14b0 <SERCOM2_Handler+0xc>)
    14a8:	2002      	movs	r0, #2
    14aa:	689b      	ldr	r3, [r3, #8]
    14ac:	4798      	blx	r3
    14ae:	bd10      	pop	{r4, pc}
    14b0:	20000070 	.word	0x20000070

000014b4 <_system_dfll_wait_for_sync>:
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    14b4:	2310      	movs	r3, #16
    14b6:	4902      	ldr	r1, [pc, #8]	; (14c0 <_system_dfll_wait_for_sync+0xc>)
    14b8:	68ca      	ldr	r2, [r1, #12]
    14ba:	421a      	tst	r2, r3
    14bc:	d0fc      	beq.n	14b8 <_system_dfll_wait_for_sync+0x4>
		/* Wait for DFLL sync */
	}
}
    14be:	4770      	bx	lr
    14c0:	40000800 	.word	0x40000800

000014c4 <system_clock_source_enable.part.0>:
	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    14c4:	2202      	movs	r2, #2
enum status_code system_clock_source_enable(
    14c6:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL->DFLLCTRL.reg = 0;
    14c8:	2600      	movs	r6, #0
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    14ca:	4d0a      	ldr	r5, [pc, #40]	; (14f4 <system_clock_source_enable.part.0+0x30>)
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    14cc:	4c0a      	ldr	r4, [pc, #40]	; (14f8 <system_clock_source_enable.part.0+0x34>)
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    14ce:	682b      	ldr	r3, [r5, #0]
    14d0:	4313      	orrs	r3, r2
    14d2:	602b      	str	r3, [r5, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    14d4:	84a2      	strh	r2, [r4, #36]	; 0x24
	_system_dfll_wait_for_sync();
    14d6:	f7ff ffed 	bl	14b4 <_system_dfll_wait_for_sync>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    14da:	68ab      	ldr	r3, [r5, #8]
    14dc:	62e3      	str	r3, [r4, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    14de:	686b      	ldr	r3, [r5, #4]
    14e0:	62a3      	str	r3, [r4, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    14e2:	84a6      	strh	r6, [r4, #36]	; 0x24
	_system_dfll_wait_for_sync();
    14e4:	f7ff ffe6 	bl	14b4 <_system_dfll_wait_for_sync>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    14e8:	682b      	ldr	r3, [r5, #0]
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    14ea:	0030      	movs	r0, r6
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    14ec:	b29b      	uxth	r3, r3
    14ee:	84a3      	strh	r3, [r4, #36]	; 0x24
}
    14f0:	bd70      	pop	{r4, r5, r6, pc}
    14f2:	46c0      	nop			; (mov r8, r8)
    14f4:	2000007c 	.word	0x2000007c
    14f8:	40000800 	.word	0x40000800

000014fc <system_clock_source_get_hz>:
{
    14fc:	b570      	push	{r4, r5, r6, lr}
	switch (clock_source) {
    14fe:	2808      	cmp	r0, #8
    1500:	d806      	bhi.n	1510 <system_clock_source_get_hz+0x14>
    1502:	f000 ff87 	bl	2414 <__gnu_thumb1_case_uqi>
    1506:	0508      	.short	0x0508
    1508:	12303005 	.word	0x12303005
    150c:	150b      	.short	0x150b
    150e:	28          	.byte	0x28
    150f:	00          	.byte	0x00
		return 0;
    1510:	2400      	movs	r4, #0
}
    1512:	0020      	movs	r0, r4
    1514:	bd70      	pop	{r4, r5, r6, pc}
		return _system_clock_inst.xosc.frequency;
    1516:	4b16      	ldr	r3, [pc, #88]	; (1570 <system_clock_source_get_hz+0x74>)
    1518:	691c      	ldr	r4, [r3, #16]
    151a:	e7fa      	b.n	1512 <system_clock_source_get_hz+0x16>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    151c:	4b15      	ldr	r3, [pc, #84]	; (1574 <system_clock_source_get_hz+0x78>)
    151e:	4c16      	ldr	r4, [pc, #88]	; (1578 <system_clock_source_get_hz+0x7c>)
    1520:	6a1b      	ldr	r3, [r3, #32]
    1522:	059b      	lsls	r3, r3, #22
    1524:	0f9b      	lsrs	r3, r3, #30
    1526:	40dc      	lsrs	r4, r3
    1528:	e7f3      	b.n	1512 <system_clock_source_get_hz+0x16>
		return _system_clock_inst.xosc32k.frequency;
    152a:	4b11      	ldr	r3, [pc, #68]	; (1570 <system_clock_source_get_hz+0x74>)
    152c:	695c      	ldr	r4, [r3, #20]
    152e:	e7f0      	b.n	1512 <system_clock_source_get_hz+0x16>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1530:	4d0f      	ldr	r5, [pc, #60]	; (1570 <system_clock_source_get_hz+0x74>)
			return 0;
    1532:	2400      	movs	r4, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1534:	682b      	ldr	r3, [r5, #0]
    1536:	079b      	lsls	r3, r3, #30
    1538:	d5eb      	bpl.n	1512 <system_clock_source_get_hz+0x16>
		_system_dfll_wait_for_sync();
    153a:	f7ff ffbb 	bl	14b4 <_system_dfll_wait_for_sync>
		switch(_system_clock_inst.dfll.control &
    153e:	2224      	movs	r2, #36	; 0x24
    1540:	682b      	ldr	r3, [r5, #0]
    1542:	4013      	ands	r3, r2
    1544:	2b04      	cmp	r3, #4
    1546:	d111      	bne.n	156c <system_clock_source_get_hz+0x70>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1548:	0020      	movs	r0, r4
    154a:	f000 fa81 	bl	1a50 <system_gclk_chan_get_hz>
					(_system_clock_inst.dfll.mul & 0xffff);
    154e:	68ac      	ldr	r4, [r5, #8]
    1550:	b2a4      	uxth	r4, r4
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1552:	4344      	muls	r4, r0
    1554:	e7dd      	b.n	1512 <system_clock_source_get_hz+0x16>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1556:	4b09      	ldr	r3, [pc, #36]	; (157c <system_clock_source_get_hz+0x80>)
			return 0;
    1558:	2400      	movs	r4, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    155a:	781b      	ldrb	r3, [r3, #0]
    155c:	075b      	lsls	r3, r3, #29
    155e:	d5d8      	bpl.n	1512 <system_clock_source_get_hz+0x16>
		return _system_clock_inst.dpll.frequency;
    1560:	4b03      	ldr	r3, [pc, #12]	; (1570 <system_clock_source_get_hz+0x74>)
    1562:	68dc      	ldr	r4, [r3, #12]
    1564:	e7d5      	b.n	1512 <system_clock_source_get_hz+0x16>
		return 32768UL;
    1566:	2480      	movs	r4, #128	; 0x80
    1568:	0224      	lsls	r4, r4, #8
    156a:	e7d2      	b.n	1512 <system_clock_source_get_hz+0x16>
			return 48000000UL;
    156c:	4c04      	ldr	r4, [pc, #16]	; (1580 <system_clock_source_get_hz+0x84>)
    156e:	e7d0      	b.n	1512 <system_clock_source_get_hz+0x16>
    1570:	2000007c 	.word	0x2000007c
    1574:	40000800 	.word	0x40000800
    1578:	007a1200 	.word	0x007a1200
    157c:	40000850 	.word	0x40000850
    1580:	02dc6c00 	.word	0x02dc6c00

00001584 <system_clock_source_osc8m_set_config>:
{
    1584:	b570      	push	{r4, r5, r6, lr}
	temp.bit.ONDEMAND = config->on_demand;
    1586:	7884      	ldrb	r4, [r0, #2]
	temp.bit.PRESC    = config->prescaler;
    1588:	7802      	ldrb	r2, [r0, #0]
	SYSCTRL->OSC8M = temp;
    158a:	7845      	ldrb	r5, [r0, #1]
    158c:	2001      	movs	r0, #1
    158e:	2640      	movs	r6, #64	; 0x40
    1590:	4005      	ands	r5, r0
    1592:	4020      	ands	r0, r4
    1594:	2480      	movs	r4, #128	; 0x80
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1596:	4908      	ldr	r1, [pc, #32]	; (15b8 <system_clock_source_osc8m_set_config+0x34>)
	SYSCTRL->OSC8M = temp;
    1598:	01ad      	lsls	r5, r5, #6
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    159a:	6a0b      	ldr	r3, [r1, #32]
	SYSCTRL->OSC8M = temp;
    159c:	01c0      	lsls	r0, r0, #7
    159e:	43b3      	bics	r3, r6
    15a0:	432b      	orrs	r3, r5
    15a2:	43a3      	bics	r3, r4
    15a4:	4303      	orrs	r3, r0
    15a6:	2003      	movs	r0, #3
    15a8:	4002      	ands	r2, r0
    15aa:	4804      	ldr	r0, [pc, #16]	; (15bc <system_clock_source_osc8m_set_config+0x38>)
    15ac:	0212      	lsls	r2, r2, #8
    15ae:	4003      	ands	r3, r0
    15b0:	4313      	orrs	r3, r2
    15b2:	620b      	str	r3, [r1, #32]
}
    15b4:	bd70      	pop	{r4, r5, r6, pc}
    15b6:	46c0      	nop			; (mov r8, r8)
    15b8:	40000800 	.word	0x40000800
    15bc:	fffffcff 	.word	0xfffffcff

000015c0 <system_clock_source_osc32k_set_config>:
{
    15c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    15c2:	4f18      	ldr	r7, [pc, #96]	; (1624 <system_clock_source_osc32k_set_config+0x64>)
	temp.bit.EN1K     = config->enable_1khz_output;
    15c4:	7846      	ldrb	r6, [r0, #1]
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    15c6:	69bb      	ldr	r3, [r7, #24]
    15c8:	0019      	movs	r1, r3
	temp.bit.STARTUP  = config->startup_time;
    15ca:	7803      	ldrb	r3, [r0, #0]
    15cc:	9301      	str	r3, [sp, #4]
	SYSCTRL->OSC32K  = temp;
    15ce:	2304      	movs	r3, #4
	temp.bit.WRTLOCK  = config->write_once;
    15d0:	7942      	ldrb	r2, [r0, #5]
	temp.bit.ONDEMAND = config->on_demand;
    15d2:	7904      	ldrb	r4, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    15d4:	78c5      	ldrb	r5, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    15d6:	9200      	str	r2, [sp, #0]
	SYSCTRL->OSC32K  = temp;
    15d8:	2201      	movs	r2, #1
    15da:	4399      	bics	r1, r3
    15dc:	2308      	movs	r3, #8
    15de:	7880      	ldrb	r0, [r0, #2]
    15e0:	4016      	ands	r6, r2
    15e2:	4010      	ands	r0, r2
    15e4:	0080      	lsls	r0, r0, #2
    15e6:	4308      	orrs	r0, r1
    15e8:	4398      	bics	r0, r3
    15ea:	00f6      	lsls	r6, r6, #3
    15ec:	4306      	orrs	r6, r0
    15ee:	4015      	ands	r5, r2
    15f0:	01a8      	lsls	r0, r5, #6
    15f2:	0035      	movs	r5, r6
    15f4:	3338      	adds	r3, #56	; 0x38
    15f6:	439d      	bics	r5, r3
    15f8:	4305      	orrs	r5, r0
    15fa:	4014      	ands	r4, r2
    15fc:	01e3      	lsls	r3, r4, #7
    15fe:	2080      	movs	r0, #128	; 0x80
    1600:	002c      	movs	r4, r5
    1602:	4384      	bics	r4, r0
    1604:	431c      	orrs	r4, r3
    1606:	2307      	movs	r3, #7
    1608:	9901      	ldr	r1, [sp, #4]
    160a:	400b      	ands	r3, r1
    160c:	4906      	ldr	r1, [pc, #24]	; (1628 <system_clock_source_osc32k_set_config+0x68>)
    160e:	021b      	lsls	r3, r3, #8
    1610:	4021      	ands	r1, r4
    1612:	4319      	orrs	r1, r3
    1614:	9b00      	ldr	r3, [sp, #0]
    1616:	401a      	ands	r2, r3
    1618:	0313      	lsls	r3, r2, #12
    161a:	4a04      	ldr	r2, [pc, #16]	; (162c <system_clock_source_osc32k_set_config+0x6c>)
    161c:	400a      	ands	r2, r1
    161e:	431a      	orrs	r2, r3
    1620:	61ba      	str	r2, [r7, #24]
}
    1622:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    1624:	40000800 	.word	0x40000800
    1628:	fffff8ff 	.word	0xfffff8ff
    162c:	ffffefff 	.word	0xffffefff

00001630 <system_clock_source_dfll_set_config>:
{
    1630:	b510      	push	{r4, lr}
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1632:	7a02      	ldrb	r2, [r0, #8]
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    1634:	8943      	ldrh	r3, [r0, #10]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1636:	0692      	lsls	r2, r2, #26
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    1638:	059b      	lsls	r3, r3, #22
    163a:	0d9b      	lsrs	r3, r3, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    163c:	0c12      	lsrs	r2, r2, #16
    163e:	431a      	orrs	r2, r3
	_system_clock_inst.dfll.val =
    1640:	4b17      	ldr	r3, [pc, #92]	; (16a0 <system_clock_source_dfll_set_config+0x70>)
    1642:	605a      	str	r2, [r3, #4]
			(uint32_t)config->wakeup_lock     |
    1644:	79c1      	ldrb	r1, [r0, #7]
    1646:	7982      	ldrb	r2, [r0, #6]
			(uint32_t)config->quick_lock      |
    1648:	8884      	ldrh	r4, [r0, #4]
			(uint32_t)config->wakeup_lock     |
    164a:	430a      	orrs	r2, r1
			(uint32_t)config->quick_lock      |
    164c:	8841      	ldrh	r1, [r0, #2]
    164e:	4321      	orrs	r1, r4
    1650:	430a      	orrs	r2, r1
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    1652:	7841      	ldrb	r1, [r0, #1]
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    1654:	7804      	ldrb	r4, [r0, #0]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    1656:	01c9      	lsls	r1, r1, #7
			(uint32_t)config->chill_cycle     |
    1658:	430a      	orrs	r2, r1
	_system_clock_inst.dfll.control =
    165a:	601a      	str	r2, [r3, #0]
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    165c:	2c04      	cmp	r4, #4
    165e:	d10d      	bne.n	167c <system_clock_source_dfll_set_config+0x4c>
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1660:	7b02      	ldrb	r2, [r0, #12]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    1662:	8a01      	ldrh	r1, [r0, #16]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1664:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1666:	430a      	orrs	r2, r1
    1668:	89c1      	ldrh	r1, [r0, #14]
    166a:	480e      	ldr	r0, [pc, #56]	; (16a4 <system_clock_source_dfll_set_config+0x74>)
    166c:	0409      	lsls	r1, r1, #16
    166e:	4001      	ands	r1, r0
    1670:	430a      	orrs	r2, r1
		_system_clock_inst.dfll.mul =
    1672:	609a      	str	r2, [r3, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    1674:	681a      	ldr	r2, [r3, #0]
    1676:	4314      	orrs	r4, r2
    1678:	601c      	str	r4, [r3, #0]
}
    167a:	bd10      	pop	{r4, pc}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    167c:	2c20      	cmp	r4, #32
    167e:	d1fc      	bne.n	167a <system_clock_source_dfll_set_config+0x4a>
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1680:	7b02      	ldrb	r2, [r0, #12]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    1682:	8a01      	ldrh	r1, [r0, #16]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1684:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1686:	430a      	orrs	r2, r1
    1688:	89c1      	ldrh	r1, [r0, #14]
    168a:	4806      	ldr	r0, [pc, #24]	; (16a4 <system_clock_source_dfll_set_config+0x74>)
    168c:	0409      	lsls	r1, r1, #16
    168e:	4001      	ands	r1, r0
    1690:	430a      	orrs	r2, r1
		_system_clock_inst.dfll.mul =
    1692:	609a      	str	r2, [r3, #8]
		_system_clock_inst.dfll.control |= config->loop_mode |
    1694:	6819      	ldr	r1, [r3, #0]
    1696:	4a04      	ldr	r2, [pc, #16]	; (16a8 <system_clock_source_dfll_set_config+0x78>)
    1698:	430a      	orrs	r2, r1
    169a:	601a      	str	r2, [r3, #0]
}
    169c:	e7ed      	b.n	167a <system_clock_source_dfll_set_config+0x4a>
    169e:	46c0      	nop			; (mov r8, r8)
    16a0:	2000007c 	.word	0x2000007c
    16a4:	03ff0000 	.word	0x03ff0000
    16a8:	00000424 	.word	0x00000424

000016ac <system_clock_source_enable>:
{
    16ac:	b510      	push	{r4, lr}
	switch (clock_source) {
    16ae:	2808      	cmp	r0, #8
    16b0:	d806      	bhi.n	16c0 <system_clock_source_enable+0x14>
    16b2:	f000 feaf 	bl	2414 <__gnu_thumb1_case_uqi>
    16b6:	0514      	.short	0x0514
    16b8:	1a0e0c05 	.word	0x1a0e0c05
    16bc:	2007      	.short	0x2007
    16be:	23          	.byte	0x23
    16bf:	00          	.byte	0x00
		return STATUS_ERR_INVALID_ARG;
    16c0:	2017      	movs	r0, #23
}
    16c2:	bd10      	pop	{r4, pc}
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    16c4:	2302      	movs	r3, #2
    16c6:	4a10      	ldr	r2, [pc, #64]	; (1708 <system_clock_source_enable+0x5c>)
    16c8:	6a11      	ldr	r1, [r2, #32]
    16ca:	430b      	orrs	r3, r1
    16cc:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    16ce:	2000      	movs	r0, #0
    16d0:	e7f7      	b.n	16c2 <system_clock_source_enable+0x16>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    16d2:	2302      	movs	r3, #2
    16d4:	4a0c      	ldr	r2, [pc, #48]	; (1708 <system_clock_source_enable+0x5c>)
    16d6:	6991      	ldr	r1, [r2, #24]
    16d8:	430b      	orrs	r3, r1
    16da:	6193      	str	r3, [r2, #24]
    16dc:	e7f7      	b.n	16ce <system_clock_source_enable+0x22>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    16de:	2302      	movs	r3, #2
    16e0:	4a09      	ldr	r2, [pc, #36]	; (1708 <system_clock_source_enable+0x5c>)
    16e2:	8a11      	ldrh	r1, [r2, #16]
    16e4:	430b      	orrs	r3, r1
    16e6:	8213      	strh	r3, [r2, #16]
    16e8:	e7f1      	b.n	16ce <system_clock_source_enable+0x22>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    16ea:	2302      	movs	r3, #2
    16ec:	4a06      	ldr	r2, [pc, #24]	; (1708 <system_clock_source_enable+0x5c>)
    16ee:	8a91      	ldrh	r1, [r2, #20]
    16f0:	430b      	orrs	r3, r1
    16f2:	8293      	strh	r3, [r2, #20]
    16f4:	e7eb      	b.n	16ce <system_clock_source_enable+0x22>
    16f6:	f7ff fee5 	bl	14c4 <system_clock_source_enable.part.0>
    16fa:	e7e2      	b.n	16c2 <system_clock_source_enable+0x16>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    16fc:	2302      	movs	r3, #2
    16fe:	4a03      	ldr	r2, [pc, #12]	; (170c <system_clock_source_enable+0x60>)
    1700:	7811      	ldrb	r1, [r2, #0]
    1702:	430b      	orrs	r3, r1
    1704:	7013      	strb	r3, [r2, #0]
    1706:	e7e2      	b.n	16ce <system_clock_source_enable+0x22>
    1708:	40000800 	.word	0x40000800
    170c:	40000844 	.word	0x40000844

00001710 <system_clock_init>:
 */
void system_clock_init(void)
{
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1710:	23c2      	movs	r3, #194	; 0xc2
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1712:	221e      	movs	r2, #30
{
    1714:	b5f0      	push	{r4, r5, r6, r7, lr}
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1716:	2500      	movs	r5, #0
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1718:	4e48      	ldr	r6, [pc, #288]	; (183c <system_clock_init+0x12c>)
    171a:	00db      	lsls	r3, r3, #3
    171c:	4948      	ldr	r1, [pc, #288]	; (1840 <system_clock_init+0x130>)
    171e:	60b3      	str	r3, [r6, #8]
    1720:	684b      	ldr	r3, [r1, #4]
{
    1722:	b08d      	sub	sp, #52	; 0x34
    1724:	4393      	bics	r3, r2
    1726:	3a1c      	subs	r2, #28
    1728:	4313      	orrs	r3, r2
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    172a:	ac07      	add	r4, sp, #28
    172c:	604b      	str	r3, [r1, #4]
    172e:	7022      	strb	r2, [r4, #0]
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1730:	b2e8      	uxtb	r0, r5
    1732:	0021      	movs	r1, r4
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1734:	3501      	adds	r5, #1
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1736:	f000 f97f 	bl	1a38 <system_gclk_chan_set_config>
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    173a:	2d18      	cmp	r5, #24
    173c:	d1f8      	bne.n	1730 <system_clock_init+0x20>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			(*(uint32_t *)FUSES_OSC32K_ADDR >> FUSES_OSC32K_Pos);
    173e:	4f41      	ldr	r7, [pc, #260]	; (1844 <system_clock_init+0x134>)
	SYSCTRL->OSC32K.bit.CALIB =
    1740:	69b2      	ldr	r2, [r6, #24]
			(*(uint32_t *)FUSES_OSC32K_ADDR >> FUSES_OSC32K_Pos);
    1742:	683b      	ldr	r3, [r7, #0]
	SYSCTRL->OSC32K.bit.CALIB =
    1744:	4940      	ldr	r1, [pc, #256]	; (1848 <system_clock_init+0x138>)
			(*(uint32_t *)FUSES_OSC32K_ADDR >> FUSES_OSC32K_Pos);
    1746:	04db      	lsls	r3, r3, #19
	SYSCTRL->OSC32K.bit.CALIB =
    1748:	0e5b      	lsrs	r3, r3, #25
    174a:	400a      	ands	r2, r1
    174c:	041b      	lsls	r3, r3, #16
    174e:	4313      	orrs	r3, r2
    1750:	61b3      	str	r3, [r6, #24]
	config->enable_1khz_output  = true;
    1752:	2301      	movs	r3, #1
	config->run_in_standby      = false;
    1754:	2500      	movs	r5, #0
	config->enable_1khz_output  = true;
    1756:	a802      	add	r0, sp, #8
    1758:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    175a:	7083      	strb	r3, [r0, #2]
	config->on_demand           = true;
    175c:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    175e:	3306      	adds	r3, #6
    1760:	7003      	strb	r3, [r0, #0]
	config->run_in_standby      = false;
    1762:	70c5      	strb	r5, [r0, #3]
	config->write_once          = false;
    1764:	7145      	strb	r5, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
    1766:	f7ff ff2b 	bl	15c0 <system_clock_source_osc32k_set_config>
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    176a:	2004      	movs	r0, #4
    176c:	f7ff ff9e 	bl	16ac <system_clock_source_enable>
	config->fine_value      = 0xff / 4; /* Midpoint */
    1770:	233f      	movs	r3, #63	; 0x3f
    1772:	8163      	strh	r3, [r4, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    1774:	3b3b      	subs	r3, #59	; 0x3b
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    1776:	8065      	strh	r5, [r4, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    1778:	80a5      	strh	r5, [r4, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    177a:	71a5      	strb	r5, [r4, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    177c:	71e5      	strb	r5, [r4, #7]
    177e:	7023      	strb	r3, [r4, #0]
	dfll_conf.on_demand      = false;
    1780:	7065      	strb	r5, [r4, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    1782:	683b      	ldr	r3, [r7, #0]
    1784:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    1786:	2b3f      	cmp	r3, #63	; 0x3f
    1788:	d100      	bne.n	178c <system_clock_init+0x7c>
		coarse = 0x1f;
    178a:	3b20      	subs	r3, #32
	}

	dfll_conf.coarse_value = coarse;
    178c:	7223      	strb	r3, [r4, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    178e:	23b7      	movs	r3, #183	; 0xb7
    1790:	00db      	lsls	r3, r3, #3
    1792:	8223      	strh	r3, [r4, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    1794:	2307      	movs	r3, #7
    1796:	7323      	strb	r3, [r4, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    1798:	233f      	movs	r3, #63	; 0x3f
	config->run_in_standby  = false;
    179a:	2500      	movs	r5, #0
	config->on_demand       = true;
    179c:	2701      	movs	r7, #1
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    179e:	0020      	movs	r0, r4
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    17a0:	81e3      	strh	r3, [r4, #14]
	system_clock_source_dfll_set_config(&dfll_conf);
    17a2:	f7ff ff45 	bl	1630 <system_clock_source_dfll_set_config>
	config->run_in_standby  = false;
    17a6:	a801      	add	r0, sp, #4
    17a8:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    17aa:	7087      	strb	r7, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    17ac:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    17ae:	f7ff fee9 	bl	1584 <system_clock_source_osc8m_set_config>
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    17b2:	2006      	movs	r0, #6
    17b4:	f7ff ff7a 	bl	16ac <system_clock_source_enable>


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    17b8:	f000 f850 	bl	185c <system_gclk_init>

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    17bc:	2304      	movs	r3, #4
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    17be:	ac04      	add	r4, sp, #16
    17c0:	0021      	movs	r1, r4
    17c2:	0038      	movs	r0, r7
    17c4:	7023      	strb	r3, [r4, #0]
    17c6:	6067      	str	r7, [r4, #4]
	config->high_when_disabled = false;
    17c8:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    17ca:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    17cc:	7265      	strb	r5, [r4, #9]
    17ce:	f000 f855 	bl	187c <system_gclk_gen_set_config>
    17d2:	0038      	movs	r0, r7
    17d4:	f000 f8a0 	bl	1918 <system_gclk_gen_enable>
    17d8:	2307      	movs	r3, #7
    17da:	0021      	movs	r1, r4
    17dc:	2003      	movs	r0, #3
    17de:	7023      	strb	r3, [r4, #0]
	config->division_factor    = 1;
    17e0:	6067      	str	r7, [r4, #4]
	config->high_when_disabled = false;
    17e2:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    17e4:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    17e6:	7265      	strb	r5, [r4, #9]
    17e8:	f000 f848 	bl	187c <system_gclk_gen_set_config>
    17ec:	2003      	movs	r0, #3
    17ee:	f000 f893 	bl	1918 <system_gclk_gen_enable>
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    17f2:	0021      	movs	r1, r4
    17f4:	0028      	movs	r0, r5
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    17f6:	7027      	strb	r7, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    17f8:	f000 f91e 	bl	1a38 <system_gclk_chan_set_config>
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    17fc:	0028      	movs	r0, r5
    17fe:	f000 f8df 	bl	19c0 <system_gclk_chan_enable>
    1802:	f7ff fe5f 	bl	14c4 <system_clock_source_enable.part.0>
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1806:	22d0      	movs	r2, #208	; 0xd0
    1808:	68f3      	ldr	r3, [r6, #12]
    180a:	4013      	ands	r3, r2


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    180c:	2bd0      	cmp	r3, #208	; 0xd0
    180e:	d1fb      	bne.n	1808 <system_clock_init+0xf8>
	PM->CPUSEL.reg = (uint32_t)divider;
    1810:	2500      	movs	r5, #0
    1812:	4b0e      	ldr	r3, [pc, #56]	; (184c <system_clock_init+0x13c>)
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1814:	0021      	movs	r1, r4
    1816:	721d      	strb	r5, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    1818:	725d      	strb	r5, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    181a:	729d      	strb	r5, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    181c:	72dd      	strb	r5, [r3, #11]
	config->division_factor    = 1;
    181e:	2301      	movs	r3, #1
    1820:	0028      	movs	r0, r5
    1822:	6063      	str	r3, [r4, #4]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    1824:	3305      	adds	r3, #5
    1826:	7023      	strb	r3, [r4, #0]
	config->high_when_disabled = false;
    1828:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    182a:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    182c:	7265      	strb	r5, [r4, #9]
    182e:	f000 f825 	bl	187c <system_gclk_gen_set_config>
    1832:	0028      	movs	r0, r5
    1834:	f000 f870 	bl	1918 <system_gclk_gen_enable>
#endif
}
    1838:	b00d      	add	sp, #52	; 0x34
    183a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    183c:	40000800 	.word	0x40000800
    1840:	41004000 	.word	0x41004000
    1844:	00806024 	.word	0x00806024
    1848:	ff80ffff 	.word	0xff80ffff
    184c:	40000400 	.word	0x40000400

00001850 <system_gclk_is_syncing>:
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1850:	4b01      	ldr	r3, [pc, #4]	; (1858 <system_gclk_is_syncing+0x8>)
    1852:	7858      	ldrb	r0, [r3, #1]
    1854:	09c0      	lsrs	r0, r0, #7
		return true;
	}

	return false;
}
    1856:	4770      	bx	lr
    1858:	40000c00 	.word	0x40000c00

0000185c <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    185c:	2308      	movs	r3, #8
    185e:	4a05      	ldr	r2, [pc, #20]	; (1874 <system_gclk_init+0x18>)
    1860:	6991      	ldr	r1, [r2, #24]
    1862:	430b      	orrs	r3, r1
    1864:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1866:	2301      	movs	r3, #1
    1868:	4a03      	ldr	r2, [pc, #12]	; (1878 <system_gclk_init+0x1c>)
    186a:	7013      	strb	r3, [r2, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    186c:	7811      	ldrb	r1, [r2, #0]
    186e:	4219      	tst	r1, r3
    1870:	d1fc      	bne.n	186c <system_gclk_init+0x10>
		/* Wait for reset to complete */
	}
}
    1872:	4770      	bx	lr
    1874:	40000400 	.word	0x40000400
    1878:	40000c00 	.word	0x40000c00

0000187c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    187c:	b570      	push	{r4, r5, r6, lr}
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    187e:	780c      	ldrb	r4, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1880:	784b      	ldrb	r3, [r1, #1]
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1882:	0224      	lsls	r4, r4, #8
{
    1884:	0006      	movs	r6, r0
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1886:	0005      	movs	r5, r0
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1888:	4304      	orrs	r4, r0
	if (config->high_when_disabled) {
    188a:	2b00      	cmp	r3, #0
    188c:	d002      	beq.n	1894 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    188e:	2380      	movs	r3, #128	; 0x80
    1890:	02db      	lsls	r3, r3, #11
    1892:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1894:	7a4b      	ldrb	r3, [r1, #9]
    1896:	2b00      	cmp	r3, #0
    1898:	d002      	beq.n	18a0 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    189a:	2380      	movs	r3, #128	; 0x80
    189c:	031b      	lsls	r3, r3, #12
    189e:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    18a0:	684b      	ldr	r3, [r1, #4]
    18a2:	2b01      	cmp	r3, #1
    18a4:	d912      	bls.n	18cc <system_gclk_gen_set_config+0x50>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    18a6:	1e5d      	subs	r5, r3, #1
    18a8:	401d      	ands	r5, r3
    18aa:	2202      	movs	r2, #2
    18ac:	2d00      	cmp	r5, #0
    18ae:	d006      	beq.n	18be <system_gclk_gen_set_config+0x42>
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    18b0:	021d      	lsls	r5, r3, #8

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    18b2:	2380      	movs	r3, #128	; 0x80
			new_gendiv_config  |=
    18b4:	4335      	orrs	r5, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    18b6:	029b      	lsls	r3, r3, #10
    18b8:	e007      	b.n	18ca <system_gclk_gen_set_config+0x4e>
				div2_count++;
    18ba:	3501      	adds	r5, #1
						mask <<= 1) {
    18bc:	0052      	lsls	r2, r2, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    18be:	429a      	cmp	r2, r3
    18c0:	d3fb      	bcc.n	18ba <system_gclk_gen_set_config+0x3e>
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    18c2:	2380      	movs	r3, #128	; 0x80
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    18c4:	022d      	lsls	r5, r5, #8
    18c6:	4335      	orrs	r5, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    18c8:	035b      	lsls	r3, r3, #13
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    18ca:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    18cc:	7a0b      	ldrb	r3, [r1, #8]
    18ce:	2b00      	cmp	r3, #0
    18d0:	d002      	beq.n	18d8 <system_gclk_gen_set_config+0x5c>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    18d2:	2380      	movs	r3, #128	; 0x80
    18d4:	039b      	lsls	r3, r3, #14
    18d6:	431c      	orrs	r4, r3
	}

	while (system_gclk_is_syncing()) {
    18d8:	f7ff ffba 	bl	1850 <system_gclk_is_syncing>
    18dc:	2800      	cmp	r0, #0
    18de:	d1fb      	bne.n	18d8 <system_gclk_gen_set_config+0x5c>
	cpu_irq_enter_critical();
    18e0:	f7ff f9be 	bl	c60 <cpu_irq_enter_critical>
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    18e4:	4b0a      	ldr	r3, [pc, #40]	; (1910 <system_gclk_gen_set_config+0x94>)
    18e6:	701e      	strb	r6, [r3, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    18e8:	f7ff ffb2 	bl	1850 <system_gclk_is_syncing>
    18ec:	2800      	cmp	r0, #0
    18ee:	d1fb      	bne.n	18e8 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    18f0:	4b08      	ldr	r3, [pc, #32]	; (1914 <system_gclk_gen_set_config+0x98>)
    18f2:	609d      	str	r5, [r3, #8]
    18f4:	001d      	movs	r5, r3

	while (system_gclk_is_syncing()) {
    18f6:	f7ff ffab 	bl	1850 <system_gclk_is_syncing>
    18fa:	2800      	cmp	r0, #0
    18fc:	d1fb      	bne.n	18f6 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    18fe:	2280      	movs	r2, #128	; 0x80
    1900:	686b      	ldr	r3, [r5, #4]
    1902:	0252      	lsls	r2, r2, #9
    1904:	4013      	ands	r3, r2
    1906:	431c      	orrs	r4, r3
    1908:	606c      	str	r4, [r5, #4]
	cpu_irq_leave_critical();
    190a:	f7ff f9c3 	bl	c94 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();
}
    190e:	bd70      	pop	{r4, r5, r6, pc}
    1910:	40000c08 	.word	0x40000c08
    1914:	40000c00 	.word	0x40000c00

00001918 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1918:	b510      	push	{r4, lr}
    191a:	0004      	movs	r4, r0
	while (system_gclk_is_syncing()) {
    191c:	f7ff ff98 	bl	1850 <system_gclk_is_syncing>
    1920:	2800      	cmp	r0, #0
    1922:	d1fb      	bne.n	191c <system_gclk_gen_enable+0x4>
	cpu_irq_enter_critical();
    1924:	f7ff f99c 	bl	c60 <cpu_irq_enter_critical>
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1928:	4b07      	ldr	r3, [pc, #28]	; (1948 <system_gclk_gen_enable+0x30>)
    192a:	701c      	strb	r4, [r3, #0]
	while (system_gclk_is_syncing()) {
    192c:	f7ff ff90 	bl	1850 <system_gclk_is_syncing>
    1930:	2800      	cmp	r0, #0
    1932:	d1fb      	bne.n	192c <system_gclk_gen_enable+0x14>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1934:	2380      	movs	r3, #128	; 0x80
    1936:	4a05      	ldr	r2, [pc, #20]	; (194c <system_gclk_gen_enable+0x34>)
    1938:	025b      	lsls	r3, r3, #9
    193a:	6851      	ldr	r1, [r2, #4]
    193c:	430b      	orrs	r3, r1
    193e:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    1940:	f7ff f9a8 	bl	c94 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();
}
    1944:	bd10      	pop	{r4, pc}
    1946:	46c0      	nop			; (mov r8, r8)
    1948:	40000c04 	.word	0x40000c04
    194c:	40000c00 	.word	0x40000c00

00001950 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1952:	0007      	movs	r7, r0
	while (system_gclk_is_syncing()) {
    1954:	f7ff ff7c 	bl	1850 <system_gclk_is_syncing>
    1958:	2800      	cmp	r0, #0
    195a:	d1fb      	bne.n	1954 <system_gclk_gen_get_hz+0x4>
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    195c:	4e15      	ldr	r6, [pc, #84]	; (19b4 <system_gclk_gen_get_hz+0x64>)
	cpu_irq_enter_critical();
    195e:	f7ff f97f 	bl	c60 <cpu_irq_enter_critical>
    1962:	7037      	strb	r7, [r6, #0]
	while (system_gclk_is_syncing()) {
    1964:	f7ff ff74 	bl	1850 <system_gclk_is_syncing>
    1968:	2800      	cmp	r0, #0
    196a:	d1fb      	bne.n	1964 <system_gclk_gen_get_hz+0x14>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    196c:	4c12      	ldr	r4, [pc, #72]	; (19b8 <system_gclk_gen_get_hz+0x68>)
    196e:	6860      	ldr	r0, [r4, #4]
    1970:	04c0      	lsls	r0, r0, #19
    1972:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1974:	f7ff fdc2 	bl	14fc <system_clock_source_get_hz>
    1978:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    197a:	7037      	strb	r7, [r6, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    197c:	6866      	ldr	r6, [r4, #4]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    197e:	4b0f      	ldr	r3, [pc, #60]	; (19bc <system_gclk_gen_get_hz+0x6c>)
	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1980:	02f6      	lsls	r6, r6, #11
    1982:	0ff6      	lsrs	r6, r6, #31
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1984:	701f      	strb	r7, [r3, #0]
	while (system_gclk_is_syncing()) {
    1986:	f7ff ff63 	bl	1850 <system_gclk_is_syncing>
    198a:	2800      	cmp	r0, #0
    198c:	d1fb      	bne.n	1986 <system_gclk_gen_get_hz+0x36>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    198e:	68a4      	ldr	r4, [r4, #8]
    1990:	0224      	lsls	r4, r4, #8
    1992:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1994:	f7ff f97e 	bl	c94 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1998:	2e00      	cmp	r6, #0
    199a:	d108      	bne.n	19ae <system_gclk_gen_get_hz+0x5e>
    199c:	2c01      	cmp	r4, #1
    199e:	d904      	bls.n	19aa <system_gclk_gen_get_hz+0x5a>
		gen_input_hz /= divider;
    19a0:	0028      	movs	r0, r5
    19a2:	0021      	movs	r1, r4
    19a4:	f000 fd40 	bl	2428 <__udivsi3>
    19a8:	0005      	movs	r5, r0
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
	}

	return gen_input_hz;
}
    19aa:	0028      	movs	r0, r5
    19ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gen_input_hz >>= (divider+1);
    19ae:	3401      	adds	r4, #1
    19b0:	40e5      	lsrs	r5, r4
	return gen_input_hz;
    19b2:	e7fa      	b.n	19aa <system_gclk_gen_get_hz+0x5a>
    19b4:	40000c04 	.word	0x40000c04
    19b8:	40000c00 	.word	0x40000c00
    19bc:	40000c08 	.word	0x40000c08

000019c0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    19c0:	b510      	push	{r4, lr}
    19c2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    19c4:	f7ff f94c 	bl	c60 <cpu_irq_enter_critical>
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    19c8:	4b05      	ldr	r3, [pc, #20]	; (19e0 <system_gclk_chan_enable+0x20>)

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    19ca:	4a06      	ldr	r2, [pc, #24]	; (19e4 <system_gclk_chan_enable+0x24>)
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    19cc:	701c      	strb	r4, [r3, #0]
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    19ce:	2380      	movs	r3, #128	; 0x80
    19d0:	8851      	ldrh	r1, [r2, #2]
    19d2:	01db      	lsls	r3, r3, #7
    19d4:	430b      	orrs	r3, r1
    19d6:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    19d8:	f7ff f95c 	bl	c94 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();
}
    19dc:	bd10      	pop	{r4, pc}
    19de:	46c0      	nop			; (mov r8, r8)
    19e0:	40000c02 	.word	0x40000c02
    19e4:	40000c00 	.word	0x40000c00

000019e8 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    19e8:	b510      	push	{r4, lr}
    19ea:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    19ec:	f7ff f938 	bl	c60 <cpu_irq_enter_critical>
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    19f0:	4b0d      	ldr	r3, [pc, #52]	; (1a28 <system_gclk_chan_disable+0x40>)
	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
	GCLK->CLKCTRL.bit.GEN = 0;
    19f2:	4a0e      	ldr	r2, [pc, #56]	; (1a2c <system_gclk_chan_disable+0x44>)
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    19f4:	701c      	strb	r4, [r3, #0]
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    19f6:	4b0e      	ldr	r3, [pc, #56]	; (1a30 <system_gclk_chan_disable+0x48>)

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    19f8:	4c0e      	ldr	r4, [pc, #56]	; (1a34 <system_gclk_chan_disable+0x4c>)
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    19fa:	8858      	ldrh	r0, [r3, #2]
	GCLK->CLKCTRL.bit.GEN = 0;
    19fc:	8859      	ldrh	r1, [r3, #2]
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    19fe:	0500      	lsls	r0, r0, #20
	GCLK->CLKCTRL.bit.GEN = 0;
    1a00:	4011      	ands	r1, r2
    1a02:	8059      	strh	r1, [r3, #2]
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1a04:	8859      	ldrh	r1, [r3, #2]
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1a06:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1a08:	4021      	ands	r1, r4
    1a0a:	8059      	strh	r1, [r3, #2]
    1a0c:	0011      	movs	r1, r2
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1a0e:	2280      	movs	r2, #128	; 0x80
    1a10:	01d2      	lsls	r2, r2, #7
    1a12:	885c      	ldrh	r4, [r3, #2]
    1a14:	4214      	tst	r4, r2
    1a16:	d1fc      	bne.n	1a12 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1a18:	885a      	ldrh	r2, [r3, #2]
    1a1a:	0200      	lsls	r0, r0, #8
    1a1c:	400a      	ands	r2, r1
    1a1e:	4302      	orrs	r2, r0
    1a20:	805a      	strh	r2, [r3, #2]
	cpu_irq_leave_critical();
    1a22:	f7ff f937 	bl	c94 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();
}
    1a26:	bd10      	pop	{r4, pc}
    1a28:	40000c02 	.word	0x40000c02
    1a2c:	fffff0ff 	.word	0xfffff0ff
    1a30:	40000c00 	.word	0x40000c00
    1a34:	ffffbfff 	.word	0xffffbfff

00001a38 <system_gclk_chan_set_config>:
{
    1a38:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1a3a:	780c      	ldrb	r4, [r1, #0]
    1a3c:	0224      	lsls	r4, r4, #8
    1a3e:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1a40:	f7ff ffd2 	bl	19e8 <system_gclk_chan_disable>
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1a44:	4b01      	ldr	r3, [pc, #4]	; (1a4c <system_gclk_chan_set_config+0x14>)
    1a46:	b2a4      	uxth	r4, r4
    1a48:	805c      	strh	r4, [r3, #2]
}
    1a4a:	bd10      	pop	{r4, pc}
    1a4c:	40000c00 	.word	0x40000c00

00001a50 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1a50:	b510      	push	{r4, lr}
    1a52:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1a54:	f7ff f904 	bl	c60 <cpu_irq_enter_critical>
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1a58:	4b05      	ldr	r3, [pc, #20]	; (1a70 <system_gclk_chan_get_hz+0x20>)
    1a5a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1a5c:	4b05      	ldr	r3, [pc, #20]	; (1a74 <system_gclk_chan_get_hz+0x24>)
    1a5e:	885c      	ldrh	r4, [r3, #2]
	cpu_irq_leave_critical();
    1a60:	f7ff f918 	bl	c94 <cpu_irq_leave_critical>
    1a64:	0524      	lsls	r4, r4, #20
    1a66:	0f24      	lsrs	r4, r4, #28

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1a68:	0020      	movs	r0, r4
    1a6a:	f7ff ff71 	bl	1950 <system_gclk_gen_get_hz>
}
    1a6e:	bd10      	pop	{r4, pc}
    1a70:	40000c02 	.word	0x40000c02
    1a74:	40000c00 	.word	0x40000c00

00001a78 <_system_pinmux_config>:

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1a78:	78d3      	ldrb	r3, [r2, #3]
{
    1a7a:	b530      	push	{r4, r5, lr}
	if (!config->powersave) {
    1a7c:	2b00      	cmp	r3, #0
    1a7e:	d135      	bne.n	1aec <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1a80:	7814      	ldrb	r4, [r2, #0]
    1a82:	2c80      	cmp	r4, #128	; 0x80
    1a84:	d003      	beq.n	1a8e <_system_pinmux_config+0x16>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1a86:	2380      	movs	r3, #128	; 0x80
    1a88:	0624      	lsls	r4, r4, #24
    1a8a:	025b      	lsls	r3, r3, #9
    1a8c:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1a8e:	2502      	movs	r5, #2
    1a90:	7854      	ldrb	r4, [r2, #1]
    1a92:	43ac      	bics	r4, r5
    1a94:	d106      	bne.n	1aa4 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1a96:	7894      	ldrb	r4, [r2, #2]
    1a98:	2c00      	cmp	r4, #0
    1a9a:	d124      	bne.n	1ae6 <_system_pinmux_config+0x6e>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1a9c:	2480      	movs	r4, #128	; 0x80
    1a9e:	02a4      	lsls	r4, r4, #10
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1aa0:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1aa2:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1aa4:	7854      	ldrb	r4, [r2, #1]
    1aa6:	3c01      	subs	r4, #1
    1aa8:	2c01      	cmp	r4, #1
    1aaa:	d801      	bhi.n	1ab0 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1aac:	4c12      	ldr	r4, [pc, #72]	; (1af8 <_system_pinmux_config+0x80>)
    1aae:	4023      	ands	r3, r4

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1ab0:	24a0      	movs	r4, #160	; 0xa0
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1ab2:	b28d      	uxth	r5, r1
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1ab4:	05e4      	lsls	r4, r4, #23
    1ab6:	432c      	orrs	r4, r5
    1ab8:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1aba:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1abc:	24d0      	movs	r4, #208	; 0xd0
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1abe:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1ac0:	0624      	lsls	r4, r4, #24
    1ac2:	432c      	orrs	r4, r5
    1ac4:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1ac6:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1ac8:	78d4      	ldrb	r4, [r2, #3]
    1aca:	2c00      	cmp	r4, #0
    1acc:	d10a      	bne.n	1ae4 <_system_pinmux_config+0x6c>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1ace:	035b      	lsls	r3, r3, #13
    1ad0:	d503      	bpl.n	1ada <_system_pinmux_config+0x62>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1ad2:	7893      	ldrb	r3, [r2, #2]
    1ad4:	2b01      	cmp	r3, #1
    1ad6:	d10c      	bne.n	1af2 <_system_pinmux_config+0x7a>
				port->OUTSET.reg = pin_mask;
    1ad8:	6181      	str	r1, [r0, #24]
				port->OUTCLR.reg = pin_mask;
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1ada:	7853      	ldrb	r3, [r2, #1]
    1adc:	3b01      	subs	r3, #1
    1ade:	2b01      	cmp	r3, #1
    1ae0:	d800      	bhi.n	1ae4 <_system_pinmux_config+0x6c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    1ae2:	6081      	str	r1, [r0, #8]
		}
	}
}
    1ae4:	bd30      	pop	{r4, r5, pc}
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1ae6:	24c0      	movs	r4, #192	; 0xc0
    1ae8:	02e4      	lsls	r4, r4, #11
    1aea:	e7d9      	b.n	1aa0 <_system_pinmux_config+0x28>
		port->DIRCLR.reg = pin_mask;
    1aec:	6041      	str	r1, [r0, #4]
	uint32_t pin_cfg = 0;
    1aee:	2300      	movs	r3, #0
    1af0:	e7de      	b.n	1ab0 <_system_pinmux_config+0x38>
				port->OUTCLR.reg = pin_mask;
    1af2:	6141      	str	r1, [r0, #20]
    1af4:	e7f1      	b.n	1ada <_system_pinmux_config+0x62>
    1af6:	46c0      	nop			; (mov r8, r8)
    1af8:	fffbffff 	.word	0xfffbffff

00001afc <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1afc:	b510      	push	{r4, lr}
    1afe:	0003      	movs	r3, r0
    1b00:	000a      	movs	r2, r1
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
	uint8_t port_index  = (gpio_pin / 128);
	uint8_t group_index = (gpio_pin / 32);
    1b02:	0944      	lsrs	r4, r0, #5

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1b04:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1b06:	2000      	movs	r0, #0
	if (port_index < PORT_INST_NUM) {
    1b08:	4281      	cmp	r1, r0
    1b0a:	d102      	bne.n	1b12 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1b0c:	4904      	ldr	r1, [pc, #16]	; (1b20 <system_pinmux_pin_set_config+0x24>)
    1b0e:	01e0      	lsls	r0, r4, #7
    1b10:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1b12:	211f      	movs	r1, #31
    1b14:	400b      	ands	r3, r1
    1b16:	391e      	subs	r1, #30
    1b18:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    1b1a:	f7ff ffad 	bl	1a78 <_system_pinmux_config>
}
    1b1e:	bd10      	pop	{r4, pc}
    1b20:	41004400 	.word	0x41004400

00001b24 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1b24:	4770      	bx	lr

00001b26 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1b26:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1b28:	f7ff fdf2 	bl	1710 <system_clock_init>
	//system_board_init();
	

	
	/* Initialize EVSYS hardware */
	_system_events_init();
    1b2c:	f7ff fffa 	bl	1b24 <_system_dummy_init>

	/* Initialize External hardware */
	_system_extint_init();
    1b30:	f7ff fff8 	bl	1b24 <_system_dummy_init>
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1b34:	f7ff fff6 	bl	1b24 <_system_dummy_init>
}
    1b38:	bd10      	pop	{r4, pc}
	...

00001b3c <_tcc_set_compare_value.isra.5>:
 *
 * \retval  STATUS_OK               The compare value was updated successfully
 * \retval  STATUS_ERR_INVALID_ARG  An invalid channel index was supplied or
 *                                  compare value exceed resolution
 */
static enum status_code _tcc_set_compare_value(
    1b3c:	b530      	push	{r4, r5, lr}
    1b3e:	0004      	movs	r4, r0
	/* Get a index of the module */
	uint8_t module_index = _tcc_get_inst_index(tcc_module);

	/* Check index */
	if (channel_index >= _tcc_cc_nums[module_index]) {
		return STATUS_ERR_INVALID_ARG;
    1b40:	2017      	movs	r0, #23
	if (channel_index >= _tcc_cc_nums[module_index]) {
    1b42:	2903      	cmp	r1, #3
    1b44:	d813      	bhi.n	1b6e <_tcc_set_compare_value.isra.5+0x32>
	}

	uint32_t max_count = _tcc_maxs[module_index];

	/* Check compare value */
	if (compare > max_count) {
    1b46:	4d10      	ldr	r5, [pc, #64]	; (1b88 <_tcc_set_compare_value.isra.5+0x4c>)
    1b48:	42aa      	cmp	r2, r5
    1b4a:	d810      	bhi.n	1b6e <_tcc_set_compare_value.isra.5+0x32>
		return STATUS_ERR_INVALID_ARG;
	}

	if (double_buffering_enabled) {
    1b4c:	2b00      	cmp	r3, #0
    1b4e:	d00f      	beq.n	1b70 <_tcc_set_compare_value.isra.5+0x34>
#if (SAML21) || (SAMC20) || (SAMC21) || (SAML22) || (SAMR30) || (SAMR34) || (SAMR35) || (WLR089)
		tcc_module->CCBUF[channel_index].reg = compare;
#else
		while(tcc_module->STATUS.reg  &
				(TCC_STATUS_CCBV0 << channel_index)) {
    1b50:	2380      	movs	r3, #128	; 0x80
    1b52:	025b      	lsls	r3, r3, #9
    1b54:	408b      	lsls	r3, r1
		while(tcc_module->STATUS.reg  &
    1b56:	6b20      	ldr	r0, [r4, #48]	; 0x30
    1b58:	4203      	tst	r3, r0
    1b5a:	d1fc      	bne.n	1b56 <_tcc_set_compare_value.isra.5+0x1a>
			/* Valid check */
		}
		while(tcc_module->SYNCBUSY.reg  &
				(TCC_SYNCBUSY_CCB0 << channel_index)) {
    1b5c:	2580      	movs	r5, #128	; 0x80
    1b5e:	032d      	lsls	r5, r5, #12
    1b60:	408d      	lsls	r5, r1
		while(tcc_module->SYNCBUSY.reg  &
    1b62:	68a0      	ldr	r0, [r4, #8]
    1b64:	4028      	ands	r0, r5
    1b66:	d1fc      	bne.n	1b62 <_tcc_set_compare_value.isra.5+0x26>
			/* Sync wait */
		}
		tcc_module->CCB[channel_index].reg = compare;
    1b68:	311c      	adds	r1, #28
    1b6a:	0089      	lsls	r1, r1, #2
    1b6c:	510a      	str	r2, [r1, r4]
			/* Sync wait */
		}
		tcc_module->CC[channel_index].reg = compare;
	}
	return STATUS_OK;
}
    1b6e:	bd30      	pop	{r4, r5, pc}
		while(tcc_module->SYNCBUSY.reg  & (TCC_SYNCBUSY_CC0 << channel_index)) {
    1b70:	2080      	movs	r0, #128	; 0x80
    1b72:	0040      	lsls	r0, r0, #1
    1b74:	4088      	lsls	r0, r1
    1b76:	68a3      	ldr	r3, [r4, #8]
    1b78:	4003      	ands	r3, r0
    1b7a:	d1fc      	bne.n	1b76 <_tcc_set_compare_value.isra.5+0x3a>
		tcc_module->CC[channel_index].reg = compare;
    1b7c:	3110      	adds	r1, #16
    1b7e:	0089      	lsls	r1, r1, #2
    1b80:	1861      	adds	r1, r4, r1
    1b82:	604a      	str	r2, [r1, #4]
	return STATUS_OK;
    1b84:	0018      	movs	r0, r3
    1b86:	e7f2      	b.n	1b6e <_tcc_set_compare_value.isra.5+0x32>
    1b88:	00ffffff 	.word	0x00ffffff

00001b8c <tcc_set_compare_value>:
		const uint32_t compare)
{
	/* Sanity check arguments */
	Assert(module_inst);

	return _tcc_set_compare_value(module_inst, channel_index, compare,
    1b8c:	0003      	movs	r3, r0
{
    1b8e:	b510      	push	{r4, lr}
	return _tcc_set_compare_value(module_inst, channel_index, compare,
    1b90:	333c      	adds	r3, #60	; 0x3c
    1b92:	781b      	ldrb	r3, [r3, #0]
    1b94:	6800      	ldr	r0, [r0, #0]
    1b96:	f7ff ffd1 	bl	1b3c <_tcc_set_compare_value.isra.5>
			module_inst->double_buffering_enabled);
}
    1b9a:	bd10      	pop	{r4, pc}

00001b9c <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    1b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    1b9e:	2500      	movs	r5, #0
	struct tcc_module *module =
    1ba0:	4b0b      	ldr	r3, [pc, #44]	; (1bd0 <_tcc_interrupt_handler+0x34>)
    1ba2:	0080      	lsls	r0, r0, #2
    1ba4:	58c4      	ldr	r4, [r0, r3]
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    1ba6:	6823      	ldr	r3, [r4, #0]
    1ba8:	6b62      	ldr	r2, [r4, #52]	; 0x34
    1baa:	6ade      	ldr	r6, [r3, #44]	; 0x2c
    1bac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    1bae:	4013      	ands	r3, r2
    1bb0:	401e      	ands	r6, r3
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    1bb2:	4b08      	ldr	r3, [pc, #32]	; (1bd4 <_tcc_interrupt_handler+0x38>)
    1bb4:	58ef      	ldr	r7, [r5, r3]
    1bb6:	4237      	tst	r7, r6
    1bb8:	d005      	beq.n	1bc6 <_tcc_interrupt_handler+0x2a>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    1bba:	1963      	adds	r3, r4, r5
    1bbc:	685b      	ldr	r3, [r3, #4]
    1bbe:	0020      	movs	r0, r4
    1bc0:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    1bc2:	6823      	ldr	r3, [r4, #0]
    1bc4:	62df      	str	r7, [r3, #44]	; 0x2c
    1bc6:	3504      	adds	r5, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    1bc8:	2d30      	cmp	r5, #48	; 0x30
    1bca:	d1f2      	bne.n	1bb2 <_tcc_interrupt_handler+0x16>
		}
	}
}
    1bcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1bce:	46c0      	nop			; (mov r8, r8)
    1bd0:	200001cc 	.word	0x200001cc
    1bd4:	00003ec4 	.word	0x00003ec4

00001bd8 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    1bd8:	b510      	push	{r4, lr}
    1bda:	2000      	movs	r0, #0
    1bdc:	f7ff ffde 	bl	1b9c <_tcc_interrupt_handler>
    1be0:	bd10      	pop	{r4, pc}

00001be2 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1be2:	1c93      	adds	r3, r2, #2
    1be4:	009b      	lsls	r3, r3, #2
    1be6:	5019      	str	r1, [r3, r0]
    1be8:	7e03      	ldrb	r3, [r0, #24]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    1bea:	2a02      	cmp	r2, #2
    1bec:	d104      	bne.n	1bf8 <tc_register_callback+0x16>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    1bee:	320e      	adds	r2, #14
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1bf0:	4313      	orrs	r3, r2
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    1bf2:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    1bf4:	2000      	movs	r0, #0
    1bf6:	4770      	bx	lr
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    1bf8:	2a03      	cmp	r2, #3
    1bfa:	d101      	bne.n	1c00 <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1bfc:	321d      	adds	r2, #29
    1bfe:	e7f7      	b.n	1bf0 <tc_register_callback+0xe>
		module->register_callback_mask |= (1 << callback_type);
    1c00:	2101      	movs	r1, #1
    1c02:	4091      	lsls	r1, r2
    1c04:	430b      	orrs	r3, r1
    1c06:	e7f4      	b.n	1bf2 <tc_register_callback+0x10>

00001c08 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    1c08:	b570      	push	{r4, r5, r6, lr}
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1c0a:	2601      	movs	r6, #1
	struct tc_module *module
    1c0c:	4b14      	ldr	r3, [pc, #80]	; (1c60 <_tc_interrupt_handler+0x58>)
    1c0e:	0080      	lsls	r0, r0, #2
    1c10:	58c4      	ldr	r4, [r0, r3]
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    1c12:	6823      	ldr	r3, [r4, #0]
    1c14:	7e22      	ldrb	r2, [r4, #24]
    1c16:	7e65      	ldrb	r5, [r4, #25]
    1c18:	7b9b      	ldrb	r3, [r3, #14]
    1c1a:	4015      	ands	r5, r2
    1c1c:	401d      	ands	r5, r3
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1c1e:	4235      	tst	r5, r6
    1c20:	d004      	beq.n	1c2c <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    1c22:	68a3      	ldr	r3, [r4, #8]
    1c24:	0020      	movs	r0, r4
    1c26:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    1c28:	6823      	ldr	r3, [r4, #0]
    1c2a:	739e      	strb	r6, [r3, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    1c2c:	2602      	movs	r6, #2
    1c2e:	4235      	tst	r5, r6
    1c30:	d004      	beq.n	1c3c <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    1c32:	68e3      	ldr	r3, [r4, #12]
    1c34:	0020      	movs	r0, r4
    1c36:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    1c38:	6823      	ldr	r3, [r4, #0]
    1c3a:	739e      	strb	r6, [r3, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    1c3c:	2610      	movs	r6, #16
    1c3e:	4235      	tst	r5, r6
    1c40:	d004      	beq.n	1c4c <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    1c42:	6923      	ldr	r3, [r4, #16]
    1c44:	0020      	movs	r0, r4
    1c46:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    1c48:	6823      	ldr	r3, [r4, #0]
    1c4a:	739e      	strb	r6, [r3, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    1c4c:	2620      	movs	r6, #32
    1c4e:	4235      	tst	r5, r6
    1c50:	d004      	beq.n	1c5c <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    1c52:	6963      	ldr	r3, [r4, #20]
    1c54:	0020      	movs	r0, r4
    1c56:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    1c58:	6823      	ldr	r3, [r4, #0]
    1c5a:	739e      	strb	r6, [r3, #14]
	}
}
    1c5c:	bd70      	pop	{r4, r5, r6, pc}
    1c5e:	46c0      	nop			; (mov r8, r8)
    1c60:	200001d0 	.word	0x200001d0

00001c64 <TC1_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    1c64:	b510      	push	{r4, lr}
    1c66:	2000      	movs	r0, #0
    1c68:	f7ff ffce 	bl	1c08 <_tc_interrupt_handler>
    1c6c:	bd10      	pop	{r4, pc}

00001c6e <TC2_Handler>:
    1c6e:	b510      	push	{r4, lr}
    1c70:	2001      	movs	r0, #1
    1c72:	f7ff ffc9 	bl	1c08 <_tc_interrupt_handler>
    1c76:	bd10      	pop	{r4, pc}

00001c78 <_tc_get_inst_index>:
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1c78:	4b06      	ldr	r3, [pc, #24]	; (1c94 <_tc_get_inst_index+0x1c>)
    1c7a:	4298      	cmp	r0, r3
    1c7c:	d007      	beq.n	1c8e <_tc_get_inst_index+0x16>
    1c7e:	4a06      	ldr	r2, [pc, #24]	; (1c98 <_tc_get_inst_index+0x20>)
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1c80:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    1c82:	4290      	cmp	r0, r2
    1c84:	d101      	bne.n	1c8a <_tc_get_inst_index+0x12>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    1c86:	3301      	adds	r3, #1
			return i;
    1c88:	b2db      	uxtb	r3, r3
}
    1c8a:	0018      	movs	r0, r3
    1c8c:	4770      	bx	lr
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    1c8e:	2300      	movs	r3, #0
    1c90:	e7fa      	b.n	1c88 <_tc_get_inst_index+0x10>
    1c92:	46c0      	nop			; (mov r8, r8)
    1c94:	42001800 	.word	0x42001800
    1c98:	42001c00 	.word	0x42001c00

00001c9c <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    1c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c9e:	0005      	movs	r5, r0
    1ca0:	b085      	sub	sp, #20
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    1ca2:	0008      	movs	r0, r1
{
    1ca4:	0014      	movs	r4, r2
    1ca6:	000e      	movs	r6, r1
	uint8_t instance = _tc_get_inst_index(hw);
    1ca8:	f7ff ffe6 	bl	1c78 <_tc_get_inst_index>

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    1cac:	466a      	mov	r2, sp
    1cae:	2312      	movs	r3, #18
    1cb0:	7113      	strb	r3, [r2, #4]
    1cb2:	7153      	strb	r3, [r2, #5]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    1cb4:	332e      	adds	r3, #46	; 0x2e
    1cb6:	8113      	strh	r3, [r2, #8]
    1cb8:	3340      	adds	r3, #64	; 0x40
    1cba:	8153      	strh	r3, [r2, #10]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    1cbc:	2300      	movs	r3, #0
    1cbe:	60ab      	str	r3, [r5, #8]
    1cc0:	60eb      	str	r3, [r5, #12]
    1cc2:	612b      	str	r3, [r5, #16]
    1cc4:	616b      	str	r3, [r5, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    1cc6:	762b      	strb	r3, [r5, #24]
	module_inst->enable_callback_mask       = 0x00;
    1cc8:	766b      	strb	r3, [r5, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    1cca:	4b7c      	ldr	r3, [pc, #496]	; (1ebc <tc_init+0x220>)
    1ccc:	0082      	lsls	r2, r0, #2
    1cce:	50d5      	str	r5, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    1cd0:	602e      	str	r6, [r5, #0]
#if SAMD09 || SAMD10 || SAMD11 || SAMHA1 || SAMHA0
	/* Check if even numbered TC modules are being configured in 32-bit
	 * counter size. Only odd numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1cd2:	78a3      	ldrb	r3, [r4, #2]
	uint8_t instance = _tc_get_inst_index(hw);
    1cd4:	0007      	movs	r7, r0
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1cd6:	2b08      	cmp	r3, #8
    1cd8:	d103      	bne.n	1ce2 <tc_init+0x46>
			!((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1cda:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1cdc:	07fa      	lsls	r2, r7, #31
    1cde:	d500      	bpl.n	1ce2 <tc_init+0x46>
    1ce0:	e0d5      	b.n	1e8e <tc_init+0x1f2>
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1ce2:	2201      	movs	r2, #1
	module_inst->counter_size = config->counter_size;
    1ce4:	712b      	strb	r3, [r5, #4]
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1ce6:	8833      	ldrh	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1ce8:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1cea:	4213      	tst	r3, r2
    1cec:	d000      	beq.n	1cf0 <tc_init+0x54>
    1cee:	e0ce      	b.n	1e8e <tc_init+0x1f2>
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1cf0:	7bf3      	ldrb	r3, [r6, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    1cf2:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1cf4:	06db      	lsls	r3, r3, #27
    1cf6:	d500      	bpl.n	1cfa <tc_init+0x5e>
    1cf8:	e0c9      	b.n	1e8e <tc_init+0x1f2>
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    1cfa:	2102      	movs	r1, #2
    1cfc:	8833      	ldrh	r3, [r6, #0]
    1cfe:	400b      	ands	r3, r1
    1d00:	d000      	beq.n	1d04 <tc_init+0x68>
    1d02:	e0c4      	b.n	1e8e <tc_init+0x1f2>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    1d04:	7c21      	ldrb	r1, [r4, #16]
    1d06:	2900      	cmp	r1, #0
    1d08:	d008      	beq.n	1d1c <tc_init+0x80>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1d0a:	a903      	add	r1, sp, #12
	config->powersave    = false;
    1d0c:	70cb      	strb	r3, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    1d0e:	7e23      	ldrb	r3, [r4, #24]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
		system_pinmux_pin_set_config(
    1d10:	7d20      	ldrb	r0, [r4, #20]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1d12:	708a      	strb	r2, [r1, #2]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    1d14:	700b      	strb	r3, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1d16:	704a      	strb	r2, [r1, #1]
		system_pinmux_pin_set_config(
    1d18:	f7ff fef0 	bl	1afc <system_pinmux_pin_set_config>
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    1d1c:	7f23      	ldrb	r3, [r4, #28]
    1d1e:	2b00      	cmp	r3, #0
    1d20:	d00e      	beq.n	1d40 <tc_init+0xa4>
	config->powersave    = false;
    1d22:	2200      	movs	r2, #0
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1d24:	2301      	movs	r3, #1
    1d26:	a903      	add	r1, sp, #12
	config->powersave    = false;
    1d28:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1d2a:	3224      	adds	r2, #36	; 0x24
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1d2c:	708b      	strb	r3, [r1, #2]
    1d2e:	18a2      	adds	r2, r4, r2
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1d30:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1d32:	331f      	adds	r3, #31
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1d34:	7812      	ldrb	r2, [r2, #0]
		system_pinmux_pin_set_config(
    1d36:	18e3      	adds	r3, r4, r3
    1d38:	7818      	ldrb	r0, [r3, #0]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1d3a:	700a      	strb	r2, [r1, #0]
		system_pinmux_pin_set_config(
    1d3c:	f7ff fede 	bl	1afc <system_pinmux_pin_set_config>
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    1d40:	007a      	lsls	r2, r7, #1
    1d42:	4694      	mov	ip, r2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1d44:	4668      	mov	r0, sp
    1d46:	2208      	movs	r2, #8
    1d48:	1880      	adds	r0, r0, r2
    1d4a:	4662      	mov	r2, ip
			PM->APBCMASK.reg |= mask;
    1d4c:	4b5c      	ldr	r3, [pc, #368]	; (1ec0 <tc_init+0x224>)
    1d4e:	5a82      	ldrh	r2, [r0, r2]
    1d50:	6a19      	ldr	r1, [r3, #32]
    1d52:	430a      	orrs	r2, r1
    1d54:	621a      	str	r2, [r3, #32]

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    1d56:	78a2      	ldrb	r2, [r4, #2]
    1d58:	2a08      	cmp	r2, #8
    1d5a:	d10a      	bne.n	1d72 <tc_init+0xd6>
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    1d5c:	1c79      	adds	r1, r7, #1
    1d5e:	004a      	lsls	r2, r1, #1
    1d60:	4694      	mov	ip, r2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1d62:	2108      	movs	r1, #8
    1d64:	466a      	mov	r2, sp
    1d66:	1852      	adds	r2, r2, r1
    1d68:	4661      	mov	r1, ip
    1d6a:	6a18      	ldr	r0, [r3, #32]
    1d6c:	5a52      	ldrh	r2, [r2, r1]
    1d6e:	4302      	orrs	r2, r0
    1d70:	621a      	str	r2, [r3, #32]
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    1d72:	466a      	mov	r2, sp
    1d74:	7823      	ldrb	r3, [r4, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    1d76:	4669      	mov	r1, sp
	gclk_chan_config.source_generator = config->clock_source;
    1d78:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    1d7a:	466b      	mov	r3, sp
    1d7c:	3304      	adds	r3, #4
    1d7e:	5ddf      	ldrb	r7, [r3, r7]
    1d80:	0038      	movs	r0, r7
    1d82:	f7ff fe59 	bl	1a38 <system_gclk_chan_set_config>
	system_gclk_chan_enable(inst_gclk_id[instance]);
    1d86:	0038      	movs	r0, r7
    1d88:	f7ff fe1a 	bl	19c0 <system_gclk_chan_enable>

	/* Set ctrla register */
	ctrla_tmp =
    1d8c:	8923      	ldrh	r3, [r4, #8]
    1d8e:	88a2      	ldrh	r2, [r4, #4]
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
    1d90:	79a1      	ldrb	r1, [r4, #6]
	ctrla_tmp =
    1d92:	431a      	orrs	r2, r3
			(uint32_t)config->wave_generation |
    1d94:	78a3      	ldrb	r3, [r4, #2]
    1d96:	430b      	orrs	r3, r1
	ctrla_tmp =
    1d98:	4313      	orrs	r3, r2
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    1d9a:	7862      	ldrb	r2, [r4, #1]
    1d9c:	2a00      	cmp	r2, #0
    1d9e:	d002      	beq.n	1da6 <tc_init+0x10a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    1da0:	2280      	movs	r2, #128	; 0x80
    1da2:	0112      	lsls	r2, r2, #4
    1da4:	4313      	orrs	r3, r2
    1da6:	6829      	ldr	r1, [r5, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1da8:	7bca      	ldrb	r2, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1daa:	b252      	sxtb	r2, r2
    1dac:	2a00      	cmp	r2, #0
    1dae:	dbfb      	blt.n	1da8 <tc_init+0x10c>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    1db0:	8033      	strh	r3, [r6, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    1db2:	7b63      	ldrb	r3, [r4, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    1db4:	1e5a      	subs	r2, r3, #1
    1db6:	4193      	sbcs	r3, r2
	}

	if (config->count_direction) {
    1db8:	7ba2      	ldrb	r2, [r4, #14]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    1dba:	009b      	lsls	r3, r3, #2
	if (config->count_direction) {
    1dbc:	2a00      	cmp	r2, #0
    1dbe:	d001      	beq.n	1dc4 <tc_init+0x128>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    1dc0:	2201      	movs	r2, #1
    1dc2:	4313      	orrs	r3, r2
    1dc4:	6829      	ldr	r1, [r5, #0]
    1dc6:	7bca      	ldrb	r2, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    1dc8:	b252      	sxtb	r2, r2
    1dca:	2a00      	cmp	r2, #0
    1dcc:	dbfb      	blt.n	1dc6 <tc_init+0x12a>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    1dce:	22ff      	movs	r2, #255	; 0xff
    1dd0:	7132      	strb	r2, [r6, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    1dd2:	2b00      	cmp	r3, #0
    1dd4:	d005      	beq.n	1de2 <tc_init+0x146>
    1dd6:	6829      	ldr	r1, [r5, #0]
    1dd8:	7bca      	ldrb	r2, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    1dda:	b252      	sxtb	r2, r2
    1ddc:	2a00      	cmp	r2, #0
    1dde:	dbfb      	blt.n	1dd8 <tc_init+0x13c>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    1de0:	7173      	strb	r3, [r6, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    1de2:	7ae3      	ldrb	r3, [r4, #11]
	ctrlc_tmp = config->waveform_invert_output;
    1de4:	7aa2      	ldrb	r2, [r4, #10]
		if (config->enable_capture_on_channel[i] == true) {
    1de6:	2b00      	cmp	r3, #0
    1de8:	d001      	beq.n	1dee <tc_init+0x152>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1dea:	2310      	movs	r3, #16
    1dec:	431a      	orrs	r2, r3
		if (config->enable_capture_on_channel[i] == true) {
    1dee:	7b23      	ldrb	r3, [r4, #12]
    1df0:	2b00      	cmp	r3, #0
    1df2:	d001      	beq.n	1df8 <tc_init+0x15c>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1df4:	2320      	movs	r3, #32
    1df6:	431a      	orrs	r2, r3
    1df8:	6829      	ldr	r1, [r5, #0]
    1dfa:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1dfc:	b25b      	sxtb	r3, r3
    1dfe:	2b00      	cmp	r3, #0
    1e00:	dbfb      	blt.n	1dfa <tc_init+0x15e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    1e02:	71b2      	strb	r2, [r6, #6]
    1e04:	682b      	ldr	r3, [r5, #0]
    1e06:	7bda      	ldrb	r2, [r3, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1e08:	b252      	sxtb	r2, r2
    1e0a:	2a00      	cmp	r2, #0
    1e0c:	dbfb      	blt.n	1e06 <tc_init+0x16a>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    1e0e:	792a      	ldrb	r2, [r5, #4]
    1e10:	2a04      	cmp	r2, #4
    1e12:	d019      	beq.n	1e48 <tc_init+0x1ac>
    1e14:	2a08      	cmp	r2, #8
    1e16:	d03c      	beq.n	1e92 <tc_init+0x1f6>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    1e18:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    1e1a:	2a00      	cmp	r2, #0
    1e1c:	d137      	bne.n	1e8e <tc_init+0x1f2>
    1e1e:	7bda      	ldrb	r2, [r3, #15]
			while (tc_is_syncing(module_inst)) {
    1e20:	b252      	sxtb	r2, r2
    1e22:	2a00      	cmp	r2, #0
    1e24:	dbfb      	blt.n	1e1e <tc_init+0x182>
				= config->counter_16_bit.value;
    1e26:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1e28:	8233      	strh	r3, [r6, #16]
    1e2a:	682a      	ldr	r2, [r5, #0]
    1e2c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1e2e:	b25b      	sxtb	r3, r3
    1e30:	2b00      	cmp	r3, #0
    1e32:	dbfb      	blt.n	1e2c <tc_init+0x190>
					config->counter_16_bit.compare_capture_channel[0];
    1e34:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    1e36:	8333      	strh	r3, [r6, #24]
    1e38:	682a      	ldr	r2, [r5, #0]
    1e3a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1e3c:	b25b      	sxtb	r3, r3
    1e3e:	2b00      	cmp	r3, #0
    1e40:	dbfb      	blt.n	1e3a <tc_init+0x19e>
					config->counter_16_bit.compare_capture_channel[1];
    1e42:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    1e44:	8373      	strh	r3, [r6, #26]
    1e46:	e021      	b.n	1e8c <tc_init+0x1f0>
    1e48:	7bda      	ldrb	r2, [r3, #15]
			while (tc_is_syncing(module_inst)) {
    1e4a:	b252      	sxtb	r2, r2
    1e4c:	2a00      	cmp	r2, #0
    1e4e:	dbfb      	blt.n	1e48 <tc_init+0x1ac>
					config->counter_8_bit.value;
    1e50:	0023      	movs	r3, r4
    1e52:	3328      	adds	r3, #40	; 0x28
    1e54:	781b      	ldrb	r3, [r3, #0]
			hw->COUNT8.COUNT.reg =
    1e56:	7433      	strb	r3, [r6, #16]
    1e58:	682a      	ldr	r2, [r5, #0]
    1e5a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1e5c:	b25b      	sxtb	r3, r3
    1e5e:	2b00      	cmp	r3, #0
    1e60:	dbfb      	blt.n	1e5a <tc_init+0x1be>
					config->counter_8_bit.period;
    1e62:	0023      	movs	r3, r4
    1e64:	3329      	adds	r3, #41	; 0x29
    1e66:	781b      	ldrb	r3, [r3, #0]
			hw->COUNT8.PER.reg =
    1e68:	7533      	strb	r3, [r6, #20]
    1e6a:	682a      	ldr	r2, [r5, #0]
    1e6c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1e6e:	b25b      	sxtb	r3, r3
    1e70:	2b00      	cmp	r3, #0
    1e72:	dbfb      	blt.n	1e6c <tc_init+0x1d0>
					config->counter_8_bit.compare_capture_channel[0];
    1e74:	0023      	movs	r3, r4
    1e76:	332a      	adds	r3, #42	; 0x2a
    1e78:	781b      	ldrb	r3, [r3, #0]
			hw->COUNT8.CC[0].reg =
    1e7a:	7633      	strb	r3, [r6, #24]
    1e7c:	682a      	ldr	r2, [r5, #0]
    1e7e:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1e80:	b25b      	sxtb	r3, r3
    1e82:	2b00      	cmp	r3, #0
    1e84:	dbfb      	blt.n	1e7e <tc_init+0x1e2>
					config->counter_8_bit.compare_capture_channel[1];
    1e86:	342b      	adds	r4, #43	; 0x2b
    1e88:	7823      	ldrb	r3, [r4, #0]
			hw->COUNT8.CC[1].reg =
    1e8a:	7673      	strb	r3, [r6, #25]
			return STATUS_OK;
    1e8c:	2000      	movs	r0, #0
}
    1e8e:	b005      	add	sp, #20
    1e90:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e92:	7bda      	ldrb	r2, [r3, #15]
			while (tc_is_syncing(module_inst)) {
    1e94:	b252      	sxtb	r2, r2
    1e96:	2a00      	cmp	r2, #0
    1e98:	dbfb      	blt.n	1e92 <tc_init+0x1f6>
				= config->counter_32_bit.value;
    1e9a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1e9c:	6133      	str	r3, [r6, #16]
    1e9e:	682a      	ldr	r2, [r5, #0]
    1ea0:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1ea2:	b25b      	sxtb	r3, r3
    1ea4:	2b00      	cmp	r3, #0
    1ea6:	dbfb      	blt.n	1ea0 <tc_init+0x204>
			hw->COUNT32.CC[0].reg =
    1ea8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1eaa:	61b3      	str	r3, [r6, #24]
    1eac:	682a      	ldr	r2, [r5, #0]
    1eae:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1eb0:	b25b      	sxtb	r3, r3
    1eb2:	2b00      	cmp	r3, #0
    1eb4:	dbfb      	blt.n	1eae <tc_init+0x212>
					config->counter_32_bit.compare_capture_channel[1];
    1eb6:	6b23      	ldr	r3, [r4, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    1eb8:	61f3      	str	r3, [r6, #28]
    1eba:	e7e7      	b.n	1e8c <tc_init+0x1f0>
    1ebc:	200001d0 	.word	0x200001d0
    1ec0:	40000400 	.word	0x40000400

00001ec4 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    1ec4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    1ec6:	6804      	ldr	r4, [r0, #0]
    1ec8:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    1eca:	b25b      	sxtb	r3, r3
    1ecc:	2b00      	cmp	r3, #0
    1ece:	dbfb      	blt.n	1ec8 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    1ed0:	7903      	ldrb	r3, [r0, #4]
    1ed2:	2b04      	cmp	r3, #4
    1ed4:	d00c      	beq.n	1ef0 <tc_set_compare_value+0x2c>
    1ed6:	2b08      	cmp	r3, #8
    1ed8:	d012      	beq.n	1f00 <tc_set_compare_value+0x3c>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1eda:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    1edc:	2b00      	cmp	r3, #0
    1ede:	d10e      	bne.n	1efe <tc_set_compare_value+0x3a>
	return STATUS_ERR_INVALID_ARG;
    1ee0:	2017      	movs	r0, #23
			if (channel_index <
    1ee2:	2901      	cmp	r1, #1
    1ee4:	d80b      	bhi.n	1efe <tc_set_compare_value+0x3a>
				tc_module->COUNT16.CC[channel_index].reg =
    1ee6:	310c      	adds	r1, #12
						(uint16_t)compare;
    1ee8:	b292      	uxth	r2, r2
				tc_module->COUNT16.CC[channel_index].reg =
    1eea:	0049      	lsls	r1, r1, #1
    1eec:	530a      	strh	r2, [r1, r4]
    1eee:	e005      	b.n	1efc <tc_set_compare_value+0x38>
	return STATUS_ERR_INVALID_ARG;
    1ef0:	2017      	movs	r0, #23
			if (channel_index <
    1ef2:	2901      	cmp	r1, #1
    1ef4:	d803      	bhi.n	1efe <tc_set_compare_value+0x3a>
						(uint8_t)compare;
    1ef6:	b2d2      	uxtb	r2, r2
				tc_module->COUNT8.CC[channel_index].reg  =
    1ef8:	1861      	adds	r1, r4, r1
    1efa:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    1efc:	2000      	movs	r0, #0
}
    1efe:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    1f00:	2017      	movs	r0, #23
			if (channel_index <
    1f02:	2901      	cmp	r1, #1
    1f04:	d8fb      	bhi.n	1efe <tc_set_compare_value+0x3a>
				tc_module->COUNT32.CC[channel_index].reg =
    1f06:	3106      	adds	r1, #6
    1f08:	0089      	lsls	r1, r1, #2
    1f0a:	510a      	str	r2, [r1, r4]
    1f0c:	e7f6      	b.n	1efc <tc_set_compare_value+0x38>

00001f0e <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1f0e:	e7fe      	b.n	1f0e <Dummy_Handler>

00001f10 <Reset_Handler>:
        if (pSrc != pDest) {
    1f10:	4821      	ldr	r0, [pc, #132]	; (1f98 <Reset_Handler+0x88>)
    1f12:	4922      	ldr	r1, [pc, #136]	; (1f9c <Reset_Handler+0x8c>)
{
    1f14:	b570      	push	{r4, r5, r6, lr}
        if (pSrc != pDest) {
    1f16:	4288      	cmp	r0, r1
    1f18:	d004      	beq.n	1f24 <Reset_Handler+0x14>
    1f1a:	2300      	movs	r3, #0
                for (; pDest < &_erelocate;) {
    1f1c:	4c20      	ldr	r4, [pc, #128]	; (1fa0 <Reset_Handler+0x90>)
    1f1e:	18ca      	adds	r2, r1, r3
    1f20:	42a2      	cmp	r2, r4
    1f22:	d332      	bcc.n	1f8a <Reset_Handler+0x7a>
                *pDest++ = 0;
    1f24:	2100      	movs	r1, #0
    1f26:	4b1f      	ldr	r3, [pc, #124]	; (1fa4 <Reset_Handler+0x94>)
        for (pDest = &_szero; pDest < &_ezero;) {
    1f28:	4a1f      	ldr	r2, [pc, #124]	; (1fa8 <Reset_Handler+0x98>)
    1f2a:	4293      	cmp	r3, r2
    1f2c:	d331      	bcc.n	1f92 <Reset_Handler+0x82>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1f2e:	21ff      	movs	r1, #255	; 0xff
    1f30:	4b1e      	ldr	r3, [pc, #120]	; (1fac <Reset_Handler+0x9c>)
    1f32:	4a1f      	ldr	r2, [pc, #124]	; (1fb0 <Reset_Handler+0xa0>)
    1f34:	438b      	bics	r3, r1
    1f36:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1f38:	2202      	movs	r2, #2
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1f3a:	250c      	movs	r5, #12
    1f3c:	2408      	movs	r4, #8
        DMAC->QOSCTRL.bit.DQOS = 2;
    1f3e:	2630      	movs	r6, #48	; 0x30
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1f40:	4b1c      	ldr	r3, [pc, #112]	; (1fb4 <Reset_Handler+0xa4>)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1f42:	481d      	ldr	r0, [pc, #116]	; (1fb8 <Reset_Handler+0xa8>)
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1f44:	625a      	str	r2, [r3, #36]	; 0x24
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1f46:	78c3      	ldrb	r3, [r0, #3]
    1f48:	39fc      	subs	r1, #252	; 0xfc
    1f4a:	438b      	bics	r3, r1
    1f4c:	4313      	orrs	r3, r2
    1f4e:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1f50:	78c3      	ldrb	r3, [r0, #3]
    1f52:	43ab      	bics	r3, r5
    1f54:	4323      	orrs	r3, r4
    1f56:	70c3      	strb	r3, [r0, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    1f58:	4b18      	ldr	r3, [pc, #96]	; (1fbc <Reset_Handler+0xac>)
    1f5a:	7b98      	ldrb	r0, [r3, #14]
    1f5c:	43b0      	bics	r0, r6
    1f5e:	0006      	movs	r6, r0
    1f60:	2020      	movs	r0, #32
    1f62:	4330      	orrs	r0, r6
    1f64:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1f66:	7b98      	ldrb	r0, [r3, #14]
    1f68:	43a8      	bics	r0, r5
    1f6a:	4304      	orrs	r4, r0
    1f6c:	739c      	strb	r4, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1f6e:	7b98      	ldrb	r0, [r3, #14]
    1f70:	4388      	bics	r0, r1
    1f72:	4302      	orrs	r2, r0
    1f74:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    1f76:	2380      	movs	r3, #128	; 0x80
    1f78:	4a11      	ldr	r2, [pc, #68]	; (1fc0 <Reset_Handler+0xb0>)
    1f7a:	6851      	ldr	r1, [r2, #4]
    1f7c:	430b      	orrs	r3, r1
    1f7e:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    1f80:	f001 ff42 	bl	3e08 <__libc_init_array>
        main();
    1f84:	f000 fa3e 	bl	2404 <main>
    1f88:	e7fe      	b.n	1f88 <Reset_Handler+0x78>
                        *pDest++ = *pSrc++;
    1f8a:	58c5      	ldr	r5, [r0, r3]
    1f8c:	3304      	adds	r3, #4
    1f8e:	6015      	str	r5, [r2, #0]
    1f90:	e7c5      	b.n	1f1e <Reset_Handler+0xe>
                *pDest++ = 0;
    1f92:	c302      	stmia	r3!, {r1}
    1f94:	e7c9      	b.n	1f2a <Reset_Handler+0x1a>
    1f96:	46c0      	nop			; (mov r8, r8)
    1f98:	00003fbc 	.word	0x00003fbc
    1f9c:	20000000 	.word	0x20000000
    1fa0:	20000020 	.word	0x20000020
    1fa4:	20000020 	.word	0x20000020
    1fa8:	20000200 	.word	0x20000200
    1fac:	00000000 	.word	0x00000000
    1fb0:	e000ed00 	.word	0xe000ed00
    1fb4:	410070fc 	.word	0x410070fc
    1fb8:	41005000 	.word	0x41005000
    1fbc:	41004800 	.word	0x41004800
    1fc0:	41004000 	.word	0x41004000

00001fc4 <set_color_green_indication>:
#define BUFFER_SET_LOW_ROUTINE_TRISE_TFALL				{0x02, 0x32}




void set_color_green_indication(void) {
    1fc4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint8_t buffer_set_color_green[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_GREEN;
    1fc6:	2502      	movs	r5, #2
    1fc8:	ae01      	add	r6, sp, #4
    1fca:	002a      	movs	r2, r5
    1fcc:	4907      	ldr	r1, [pc, #28]	; (1fec <set_color_green_indication+0x28>)
    1fce:	0030      	movs	r0, r6
    1fd0:	f001 ff3e 	bl	3e50 <memcpy>
  packet.data = buffer_set_color_green;
  packet.address = KTD2026_DEVICE_ADDRESS;
    1fd4:	2331      	movs	r3, #49	; 0x31
  packet.data = buffer_set_color_green;
    1fd6:	4c06      	ldr	r4, [pc, #24]	; (1ff0 <set_color_green_indication+0x2c>)
    1fd8:	6066      	str	r6, [r4, #4]
  packet.address = KTD2026_DEVICE_ADDRESS;
    1fda:	8023      	strh	r3, [r4, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;
    1fdc:	8065      	strh	r5, [r4, #2]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    1fde:	0021      	movs	r1, r4
    1fe0:	4804      	ldr	r0, [pc, #16]	; (1ff4 <set_color_green_indication+0x30>)
    1fe2:	f7ff f86b 	bl	10bc <i2c_master_write_packet_wait>
    1fe6:	2800      	cmp	r0, #0
    1fe8:	d1f9      	bne.n	1fde <set_color_green_indication+0x1a>
         STATUS_OK) {
  }
}
    1fea:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    1fec:	00003ef4 	.word	0x00003ef4
    1ff0:	20000014 	.word	0x20000014
    1ff4:	200001d8 	.word	0x200001d8

00001ff8 <set_color_red_indication>:

void set_color_red_indication(void) {
    1ff8:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint8_t buffer_set_color_red[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_RED;
    1ffa:	2502      	movs	r5, #2
    1ffc:	4909      	ldr	r1, [pc, #36]	; (2024 <set_color_red_indication+0x2c>)
    1ffe:	ae01      	add	r6, sp, #4
    2000:	002a      	movs	r2, r5
    2002:	1949      	adds	r1, r1, r5
    2004:	0030      	movs	r0, r6
    2006:	f001 ff23 	bl	3e50 <memcpy>
  packet.data = buffer_set_color_red;
  packet.address = KTD2026_DEVICE_ADDRESS;
    200a:	2331      	movs	r3, #49	; 0x31
  packet.data = buffer_set_color_red;
    200c:	4c06      	ldr	r4, [pc, #24]	; (2028 <set_color_red_indication+0x30>)
    200e:	6066      	str	r6, [r4, #4]
  packet.address = KTD2026_DEVICE_ADDRESS;
    2010:	8023      	strh	r3, [r4, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;
    2012:	8065      	strh	r5, [r4, #2]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    2014:	0021      	movs	r1, r4
    2016:	4805      	ldr	r0, [pc, #20]	; (202c <set_color_red_indication+0x34>)
    2018:	f7ff f850 	bl	10bc <i2c_master_write_packet_wait>
    201c:	2800      	cmp	r0, #0
    201e:	d1f9      	bne.n	2014 <set_color_red_indication+0x1c>
         STATUS_OK) {
  }
}
    2020:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    2022:	46c0      	nop			; (mov r8, r8)
    2024:	00003ef4 	.word	0x00003ef4
    2028:	20000014 	.word	0x20000014
    202c:	200001d8 	.word	0x200001d8

00002030 <set_color_blue_indication>:

void set_color_blue_indication(void) {
    2030:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint8_t buffer_set_color_blue[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE;
    2032:	2502      	movs	r5, #2
    2034:	4909      	ldr	r1, [pc, #36]	; (205c <set_color_blue_indication+0x2c>)
    2036:	ae01      	add	r6, sp, #4
    2038:	002a      	movs	r2, r5
    203a:	3104      	adds	r1, #4
    203c:	0030      	movs	r0, r6
    203e:	f001 ff07 	bl	3e50 <memcpy>
  packet.data = buffer_set_color_blue;
  packet.address = KTD2026_DEVICE_ADDRESS;
    2042:	2331      	movs	r3, #49	; 0x31
  packet.data = buffer_set_color_blue;
    2044:	4c06      	ldr	r4, [pc, #24]	; (2060 <set_color_blue_indication+0x30>)
    2046:	6066      	str	r6, [r4, #4]
  packet.address = KTD2026_DEVICE_ADDRESS;
    2048:	8023      	strh	r3, [r4, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;
    204a:	8065      	strh	r5, [r4, #2]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    204c:	0021      	movs	r1, r4
    204e:	4805      	ldr	r0, [pc, #20]	; (2064 <set_color_blue_indication+0x34>)
    2050:	f7ff f834 	bl	10bc <i2c_master_write_packet_wait>
    2054:	2800      	cmp	r0, #0
    2056:	d1f9      	bne.n	204c <set_color_blue_indication+0x1c>
         STATUS_OK) {
  }
}
    2058:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    205a:	46c0      	nop			; (mov r8, r8)
    205c:	00003ef4 	.word	0x00003ef4
    2060:	20000014 	.word	0x20000014
    2064:	200001d8 	.word	0x200001d8

00002068 <set_color_yellow_indication>:

void set_color_yellow_indication(void) {
    2068:	b573      	push	{r0, r1, r4, r5, r6, lr}
	uint8_t buffer_set_color_yellow[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_YELLOW;
    206a:	2502      	movs	r5, #2
    206c:	4909      	ldr	r1, [pc, #36]	; (2094 <set_color_yellow_indication+0x2c>)
    206e:	ae01      	add	r6, sp, #4
    2070:	002a      	movs	r2, r5
    2072:	3106      	adds	r1, #6
    2074:	0030      	movs	r0, r6
    2076:	f001 feeb 	bl	3e50 <memcpy>
	packet.data = buffer_set_color_yellow;
	packet.address = KTD2026_DEVICE_ADDRESS;
    207a:	2331      	movs	r3, #49	; 0x31
	packet.data = buffer_set_color_yellow;
    207c:	4c06      	ldr	r4, [pc, #24]	; (2098 <set_color_yellow_indication+0x30>)
    207e:	6066      	str	r6, [r4, #4]
	packet.address = KTD2026_DEVICE_ADDRESS;
    2080:	8023      	strh	r3, [r4, #0]
	packet.data_length = DATA_LENGTH_PRIMARY;
    2082:	8065      	strh	r5, [r4, #2]

	while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    2084:	0021      	movs	r1, r4
    2086:	4805      	ldr	r0, [pc, #20]	; (209c <set_color_yellow_indication+0x34>)
    2088:	f7ff f818 	bl	10bc <i2c_master_write_packet_wait>
    208c:	2800      	cmp	r0, #0
    208e:	d1f9      	bne.n	2084 <set_color_yellow_indication+0x1c>
	STATUS_OK) {
	}
}
    2090:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    2092:	46c0      	nop			; (mov r8, r8)
    2094:	00003ef4 	.word	0x00003ef4
    2098:	20000014 	.word	0x20000014
    209c:	200001d8 	.word	0x200001d8

000020a0 <set_battery_charge_routine>:
  while ((i2c_master_write_packet_wait(&i2c_master_instance,
                                       &packet)) != STATUS_OK) {
  }
}

void set_battery_charge_routine(void) {
    20a0:	b5f0      	push	{r4, r5, r6, r7, lr}

  uint8_t buffer_set_color_green_PWM[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_GREEN_PWM;
    20a2:	4c21      	ldr	r4, [pc, #132]	; (2128 <set_battery_charge_routine+0x88>)
    20a4:	2502      	movs	r5, #2
    20a6:	0021      	movs	r1, r4
void set_battery_charge_routine(void) {
    20a8:	b085      	sub	sp, #20
  uint8_t buffer_set_color_green_PWM[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_GREEN_PWM;
    20aa:	310c      	adds	r1, #12
    20ac:	002a      	movs	r2, r5
    20ae:	4668      	mov	r0, sp
    20b0:	f001 fece 	bl	3e50 <memcpy>
  uint8_t buffer_set_charge_routine_flash_period[DATA_LENGTH_PRIMARY] = BUFFER_SET_CHARGE_ROUTINE_FLASH_PERIOD;
    20b4:	0021      	movs	r1, r4
    20b6:	af01      	add	r7, sp, #4
    20b8:	310e      	adds	r1, #14
    20ba:	002a      	movs	r2, r5
    20bc:	0038      	movs	r0, r7
    20be:	f001 fec7 	bl	3e50 <memcpy>
  uint8_t buffer_set_charge_routine_trise_tfall[DATA_LENGTH_PRIMARY] = BUFFER_SET_CHARGE_ROUTINE_TRISE_TFALL;
    20c2:	0021      	movs	r1, r4
    20c4:	ae02      	add	r6, sp, #8
    20c6:	3110      	adds	r1, #16
    20c8:	002a      	movs	r2, r5
    20ca:	0030      	movs	r0, r6
    20cc:	f001 fec0 	bl	3e50 <memcpy>
  uint8_t buffer_set_charge_routine_PWM1_timer[DATA_LENGTH_PRIMARY] = BUFFER_SET_CHARGE_ROUTINE_PWM1_TIMER;
    20d0:	0021      	movs	r1, r4
    20d2:	002a      	movs	r2, r5
    20d4:	3112      	adds	r1, #18
    20d6:	a803      	add	r0, sp, #12
    20d8:	f001 feba 	bl	3e50 <memcpy>

  packet.address = KTD2026_DEVICE_ADDRESS;
    20dc:	2331      	movs	r3, #49	; 0x31
    20de:	4c13      	ldr	r4, [pc, #76]	; (212c <set_battery_charge_routine+0x8c>)
    20e0:	8023      	strh	r3, [r4, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;

  packet.data = buffer_set_color_green_PWM;
    20e2:	466b      	mov	r3, sp
  packet.data_length = DATA_LENGTH_PRIMARY;
    20e4:	8065      	strh	r5, [r4, #2]
  packet.data = buffer_set_color_green_PWM;
    20e6:	6063      	str	r3, [r4, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    20e8:	4d11      	ldr	r5, [pc, #68]	; (2130 <set_battery_charge_routine+0x90>)
    20ea:	0021      	movs	r1, r4
    20ec:	0028      	movs	r0, r5
    20ee:	f7fe ffe5 	bl	10bc <i2c_master_write_packet_wait>
    20f2:	2800      	cmp	r0, #0
    20f4:	d1f8      	bne.n	20e8 <set_battery_charge_routine+0x48>
         STATUS_OK) {
  }
  packet.data = buffer_set_charge_routine_flash_period;
    20f6:	6067      	str	r7, [r4, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    20f8:	0021      	movs	r1, r4
    20fa:	0028      	movs	r0, r5
    20fc:	f7fe ffde 	bl	10bc <i2c_master_write_packet_wait>
    2100:	2800      	cmp	r0, #0
    2102:	d1f9      	bne.n	20f8 <set_battery_charge_routine+0x58>
         STATUS_OK) {
  }
  packet.data = buffer_set_charge_routine_trise_tfall;
    2104:	6066      	str	r6, [r4, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance,
    2106:	0021      	movs	r1, r4
    2108:	0028      	movs	r0, r5
    210a:	f7fe ffd7 	bl	10bc <i2c_master_write_packet_wait>
    210e:	2800      	cmp	r0, #0
    2110:	d1f9      	bne.n	2106 <set_battery_charge_routine+0x66>
                                       &packet)) != STATUS_OK) {
  }
  packet.data = buffer_set_charge_routine_PWM1_timer;
    2112:	ab03      	add	r3, sp, #12
    2114:	6063      	str	r3, [r4, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance,
    2116:	0021      	movs	r1, r4
    2118:	0028      	movs	r0, r5
    211a:	f7fe ffcf 	bl	10bc <i2c_master_write_packet_wait>
    211e:	2800      	cmp	r0, #0
    2120:	d1f9      	bne.n	2116 <set_battery_charge_routine+0x76>
                                       &packet)) != STATUS_OK) {
  }
}
    2122:	b005      	add	sp, #20
    2124:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2126:	46c0      	nop			; (mov r8, r8)
    2128:	00003ef4 	.word	0x00003ef4
    212c:	20000014 	.word	0x20000014
    2130:	200001d8 	.word	0x200001d8

00002134 <set_battery_low_routine>:

void set_battery_low_routine(void) {
    2134:	b5f0      	push	{r4, r5, r6, r7, lr}

  uint8_t buffer_set_color_red_PWM[DATA_LENGTH_PRIMARY]				= BUFFER_SET_COLOR_RED_PWM;
    2136:	4c21      	ldr	r4, [pc, #132]	; (21bc <set_battery_low_routine+0x88>)
    2138:	2502      	movs	r5, #2
    213a:	0021      	movs	r1, r4
void set_battery_low_routine(void) {
    213c:	b085      	sub	sp, #20
  uint8_t buffer_set_color_red_PWM[DATA_LENGTH_PRIMARY]				= BUFFER_SET_COLOR_RED_PWM;
    213e:	3114      	adds	r1, #20
    2140:	002a      	movs	r2, r5
    2142:	4668      	mov	r0, sp
    2144:	f001 fe84 	bl	3e50 <memcpy>
  uint8_t buffer_set_low_routine_flash_period[DATA_LENGTH_PRIMARY]	= BUFFER_SET_LOW_ROUTINE_FLASH_PERIOD;
    2148:	0021      	movs	r1, r4
    214a:	af01      	add	r7, sp, #4
    214c:	3116      	adds	r1, #22
    214e:	002a      	movs	r2, r5
    2150:	0038      	movs	r0, r7
    2152:	f001 fe7d 	bl	3e50 <memcpy>
  uint8_t buffer_set_low_routine_trise_tfall[DATA_LENGTH_PRIMARY]	= BUFFER_SET_LOW_ROUTINE_TRISE_TFALL;
    2156:	0021      	movs	r1, r4
    2158:	002a      	movs	r2, r5
    215a:	3118      	adds	r1, #24
    215c:	a802      	add	r0, sp, #8
    215e:	f001 fe77 	bl	3e50 <memcpy>
  uint8_t buffer_set_low_routine_brightness[DATA_LENGTH_PRIMARY]	= BUFFER_SET_COLOR_RED_BRIGHTNESS;
    2162:	0021      	movs	r1, r4
    2164:	ae03      	add	r6, sp, #12
    2166:	311a      	adds	r1, #26
    2168:	002a      	movs	r2, r5
    216a:	0030      	movs	r0, r6
    216c:	f001 fe70 	bl	3e50 <memcpy>

  packet.address = KTD2026_DEVICE_ADDRESS;
    2170:	2331      	movs	r3, #49	; 0x31
    2172:	4c13      	ldr	r4, [pc, #76]	; (21c0 <set_battery_low_routine+0x8c>)
    2174:	8023      	strh	r3, [r4, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;

  packet.data = buffer_set_color_red_PWM;
    2176:	466b      	mov	r3, sp
  packet.data_length = DATA_LENGTH_PRIMARY;
    2178:	8065      	strh	r5, [r4, #2]
  packet.data = buffer_set_color_red_PWM;
    217a:	6063      	str	r3, [r4, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    217c:	4d11      	ldr	r5, [pc, #68]	; (21c4 <set_battery_low_routine+0x90>)
    217e:	0021      	movs	r1, r4
    2180:	0028      	movs	r0, r5
    2182:	f7fe ff9b 	bl	10bc <i2c_master_write_packet_wait>
    2186:	2800      	cmp	r0, #0
    2188:	d1f8      	bne.n	217c <set_battery_low_routine+0x48>
         STATUS_OK) {
  }
  packet.data = buffer_set_low_routine_flash_period;
    218a:	6067      	str	r7, [r4, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    218c:	0021      	movs	r1, r4
    218e:	0028      	movs	r0, r5
    2190:	f7fe ff94 	bl	10bc <i2c_master_write_packet_wait>
    2194:	2800      	cmp	r0, #0
    2196:	d1f9      	bne.n	218c <set_battery_low_routine+0x58>
         STATUS_OK) {
  }
  packet.data = buffer_set_low_routine_brightness;
    2198:	6066      	str	r6, [r4, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance,
    219a:	0021      	movs	r1, r4
    219c:	0028      	movs	r0, r5
    219e:	f7fe ff8d 	bl	10bc <i2c_master_write_packet_wait>
    21a2:	2800      	cmp	r0, #0
    21a4:	d1f9      	bne.n	219a <set_battery_low_routine+0x66>
                                       &packet)) != STATUS_OK) {
  }

	packet.data = buffer_set_low_routine_trise_tfall;
    21a6:	ab02      	add	r3, sp, #8
    21a8:	6063      	str	r3, [r4, #4]
	while ((i2c_master_write_packet_wait(&i2c_master_instance,
    21aa:	0021      	movs	r1, r4
    21ac:	0028      	movs	r0, r5
    21ae:	f7fe ff85 	bl	10bc <i2c_master_write_packet_wait>
    21b2:	2800      	cmp	r0, #0
    21b4:	d1f9      	bne.n	21aa <set_battery_low_routine+0x76>
	&packet)) != STATUS_OK) {
	}
}
    21b6:	b005      	add	sp, #20
    21b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21ba:	46c0      	nop			; (mov r8, r8)
    21bc:	00003ef4 	.word	0x00003ef4
    21c0:	20000014 	.word	0x20000014
    21c4:	200001d8 	.word	0x200001d8

000021c8 <set_motor_speed_1_indication>:
#define BUFFER_SET_COLOR_BLUE_PWM					{0x04, 0x20}
#define BUFFER_SET_COLOR_BLUE_PWM_TIMER				{0x02, 0x19}
#define BUFFER_SET_COLOR_BLUE_PWM_FLASH				{0x01, 0x82}


void set_motor_speed_1_indication(void){
    21c8:	b573      	push	{r0, r1, r4, r5, r6, lr}

  uint8_t buffer_set_blue[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_PWM;
    21ca:	4c12      	ldr	r4, [pc, #72]	; (2214 <set_motor_speed_1_indication+0x4c>)
    21cc:	2502      	movs	r5, #2
    21ce:	0021      	movs	r1, r4
    21d0:	002a      	movs	r2, r5
    21d2:	311c      	adds	r1, #28
    21d4:	4668      	mov	r0, sp
    21d6:	f001 fe3b 	bl	3e50 <memcpy>
  uint8_t buffer_set_blue_lowest_brightness[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_LOWEST_BRIGTHNESS;
    21da:	0021      	movs	r1, r4
    21dc:	ae01      	add	r6, sp, #4
    21de:	311e      	adds	r1, #30
    21e0:	002a      	movs	r2, r5
    21e2:	0030      	movs	r0, r6
    21e4:	f001 fe34 	bl	3e50 <memcpy>

  packet.address = KTD2026_DEVICE_ADDRESS;
    21e8:	2331      	movs	r3, #49	; 0x31
    21ea:	4c0b      	ldr	r4, [pc, #44]	; (2218 <set_motor_speed_1_indication+0x50>)
    21ec:	8023      	strh	r3, [r4, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;
  
  packet.data = buffer_set_blue;
    21ee:	466b      	mov	r3, sp
  packet.data_length = DATA_LENGTH_PRIMARY;
    21f0:	8065      	strh	r5, [r4, #2]
  packet.data = buffer_set_blue;
    21f2:	6063      	str	r3, [r4, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance,
    21f4:	4d09      	ldr	r5, [pc, #36]	; (221c <set_motor_speed_1_indication+0x54>)
    21f6:	0021      	movs	r1, r4
    21f8:	0028      	movs	r0, r5
    21fa:	f7fe ff5f 	bl	10bc <i2c_master_write_packet_wait>
    21fe:	2800      	cmp	r0, #0
    2200:	d1f8      	bne.n	21f4 <set_motor_speed_1_indication+0x2c>
  &packet)) != STATUS_OK) {
  }

  packet.data = buffer_set_blue_lowest_brightness;
    2202:	6066      	str	r6, [r4, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance,
    2204:	0021      	movs	r1, r4
    2206:	0028      	movs	r0, r5
    2208:	f7fe ff58 	bl	10bc <i2c_master_write_packet_wait>
    220c:	2800      	cmp	r0, #0
    220e:	d1f9      	bne.n	2204 <set_motor_speed_1_indication+0x3c>
  &packet)) != STATUS_OK) {
  }

}
    2210:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    2212:	46c0      	nop			; (mov r8, r8)
    2214:	00003ef4 	.word	0x00003ef4
    2218:	20000014 	.word	0x20000014
    221c:	200001d8 	.word	0x200001d8

00002220 <set_motor_speed_2_indication>:

void set_motor_speed_2_indication(void){
    2220:	b573      	push	{r0, r1, r4, r5, r6, lr}

	uint8_t buffer_set_blue[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_PWM;
    2222:	4c12      	ldr	r4, [pc, #72]	; (226c <set_motor_speed_2_indication+0x4c>)
    2224:	2502      	movs	r5, #2
    2226:	0021      	movs	r1, r4
    2228:	002a      	movs	r2, r5
    222a:	311c      	adds	r1, #28
    222c:	4668      	mov	r0, sp
    222e:	f001 fe0f 	bl	3e50 <memcpy>
	uint8_t buffer_set_blue_low_brightness[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_LOW_BRIGTHNESS;
    2232:	0021      	movs	r1, r4
    2234:	ae01      	add	r6, sp, #4
    2236:	3120      	adds	r1, #32
    2238:	002a      	movs	r2, r5
    223a:	0030      	movs	r0, r6
    223c:	f001 fe08 	bl	3e50 <memcpy>

	packet.address = KTD2026_DEVICE_ADDRESS;
    2240:	2331      	movs	r3, #49	; 0x31
    2242:	4c0b      	ldr	r4, [pc, #44]	; (2270 <set_motor_speed_2_indication+0x50>)
    2244:	8023      	strh	r3, [r4, #0]
	packet.data_length = DATA_LENGTH_PRIMARY;

	packet.data = buffer_set_blue;
    2246:	466b      	mov	r3, sp
	packet.data_length = DATA_LENGTH_PRIMARY;
    2248:	8065      	strh	r5, [r4, #2]
	packet.data = buffer_set_blue;
    224a:	6063      	str	r3, [r4, #4]
	while ((i2c_master_write_packet_wait(&i2c_master_instance,
    224c:	4d09      	ldr	r5, [pc, #36]	; (2274 <set_motor_speed_2_indication+0x54>)
    224e:	0021      	movs	r1, r4
    2250:	0028      	movs	r0, r5
    2252:	f7fe ff33 	bl	10bc <i2c_master_write_packet_wait>
    2256:	2800      	cmp	r0, #0
    2258:	d1f8      	bne.n	224c <set_motor_speed_2_indication+0x2c>
	&packet)) != STATUS_OK) {
	}

	packet.data = buffer_set_blue_low_brightness;
    225a:	6066      	str	r6, [r4, #4]
	while ((i2c_master_write_packet_wait(&i2c_master_instance,
    225c:	0021      	movs	r1, r4
    225e:	0028      	movs	r0, r5
    2260:	f7fe ff2c 	bl	10bc <i2c_master_write_packet_wait>
    2264:	2800      	cmp	r0, #0
    2266:	d1f9      	bne.n	225c <set_motor_speed_2_indication+0x3c>
	&packet)) != STATUS_OK) {
	}

}
    2268:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    226a:	46c0      	nop			; (mov r8, r8)
    226c:	00003ef4 	.word	0x00003ef4
    2270:	20000014 	.word	0x20000014
    2274:	200001d8 	.word	0x200001d8

00002278 <set_motor_speed_3_indication>:

void set_motor_speed_3_indication(void){
    2278:	b573      	push	{r0, r1, r4, r5, r6, lr}
	uint8_t buffer_set_blue[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_PWM;
    227a:	4c12      	ldr	r4, [pc, #72]	; (22c4 <set_motor_speed_3_indication+0x4c>)
    227c:	2502      	movs	r5, #2
    227e:	0021      	movs	r1, r4
    2280:	002a      	movs	r2, r5
    2282:	311c      	adds	r1, #28
    2284:	4668      	mov	r0, sp
    2286:	f001 fde3 	bl	3e50 <memcpy>
	uint8_t buffer_set_blue_high_brightness[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_HIGH_BRIGTHNESS;
    228a:	0021      	movs	r1, r4
    228c:	ae01      	add	r6, sp, #4
    228e:	3122      	adds	r1, #34	; 0x22
    2290:	002a      	movs	r2, r5
    2292:	0030      	movs	r0, r6
    2294:	f001 fddc 	bl	3e50 <memcpy>

	packet.address = KTD2026_DEVICE_ADDRESS;
    2298:	2331      	movs	r3, #49	; 0x31
    229a:	4c0b      	ldr	r4, [pc, #44]	; (22c8 <set_motor_speed_3_indication+0x50>)
    229c:	8023      	strh	r3, [r4, #0]
	packet.data_length = DATA_LENGTH_PRIMARY;

	packet.data = buffer_set_blue;
    229e:	466b      	mov	r3, sp
	packet.data_length = DATA_LENGTH_PRIMARY;
    22a0:	8065      	strh	r5, [r4, #2]
	packet.data = buffer_set_blue;
    22a2:	6063      	str	r3, [r4, #4]
	while ((i2c_master_write_packet_wait(&i2c_master_instance,
    22a4:	4d09      	ldr	r5, [pc, #36]	; (22cc <set_motor_speed_3_indication+0x54>)
    22a6:	0021      	movs	r1, r4
    22a8:	0028      	movs	r0, r5
    22aa:	f7fe ff07 	bl	10bc <i2c_master_write_packet_wait>
    22ae:	2800      	cmp	r0, #0
    22b0:	d1f8      	bne.n	22a4 <set_motor_speed_3_indication+0x2c>
	&packet)) != STATUS_OK) {
	}

	packet.data = buffer_set_blue_high_brightness;
    22b2:	6066      	str	r6, [r4, #4]
	while ((i2c_master_write_packet_wait(&i2c_master_instance,
    22b4:	0021      	movs	r1, r4
    22b6:	0028      	movs	r0, r5
    22b8:	f7fe ff00 	bl	10bc <i2c_master_write_packet_wait>
    22bc:	2800      	cmp	r0, #0
    22be:	d1f9      	bne.n	22b4 <set_motor_speed_3_indication+0x3c>
	&packet)) != STATUS_OK) {
	}
}
    22c0:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    22c2:	46c0      	nop			; (mov r8, r8)
    22c4:	00003ef4 	.word	0x00003ef4
    22c8:	20000014 	.word	0x20000014
    22cc:	200001d8 	.word	0x200001d8

000022d0 <set_motor_pulsating_indication>:

void set_motor_pulsating_indication(void){
    22d0:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t buffer_set_blue[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_PWM;
    22d2:	4c21      	ldr	r4, [pc, #132]	; (2358 <set_motor_pulsating_indication+0x88>)
    22d4:	2502      	movs	r5, #2
    22d6:	0021      	movs	r1, r4
void set_motor_pulsating_indication(void){
    22d8:	b085      	sub	sp, #20
	uint8_t buffer_set_blue[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_PWM;
    22da:	311c      	adds	r1, #28
    22dc:	002a      	movs	r2, r5
    22de:	4668      	mov	r0, sp
    22e0:	f001 fdb6 	bl	3e50 <memcpy>
	uint8_t buffer_set_blue_high_brightness[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_HIGH_BRIGTHNESS;
    22e4:	0021      	movs	r1, r4
    22e6:	af01      	add	r7, sp, #4
    22e8:	3122      	adds	r1, #34	; 0x22
    22ea:	002a      	movs	r2, r5
    22ec:	0038      	movs	r0, r7
    22ee:	f001 fdaf 	bl	3e50 <memcpy>
	uint8_t buffer_set_blue_pwm_timer[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_PWM_TIMER;
    22f2:	0021      	movs	r1, r4
    22f4:	ae02      	add	r6, sp, #8
    22f6:	3124      	adds	r1, #36	; 0x24
    22f8:	002a      	movs	r2, r5
    22fa:	0030      	movs	r0, r6
    22fc:	f001 fda8 	bl	3e50 <memcpy>
	uint8_t buffer_set_blue_pwm_flash[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_PWM_FLASH;
    2300:	0021      	movs	r1, r4
    2302:	002a      	movs	r2, r5
    2304:	3116      	adds	r1, #22
    2306:	a803      	add	r0, sp, #12
    2308:	f001 fda2 	bl	3e50 <memcpy>


	packet.address = KTD2026_DEVICE_ADDRESS;
    230c:	2331      	movs	r3, #49	; 0x31
    230e:	4c13      	ldr	r4, [pc, #76]	; (235c <set_motor_pulsating_indication+0x8c>)
    2310:	8023      	strh	r3, [r4, #0]
	packet.data_length = DATA_LENGTH_PRIMARY;

	packet.data = buffer_set_blue;
    2312:	466b      	mov	r3, sp
	packet.data_length = DATA_LENGTH_PRIMARY;
    2314:	8065      	strh	r5, [r4, #2]
	packet.data = buffer_set_blue;
    2316:	6063      	str	r3, [r4, #4]
	while ((i2c_master_write_packet_wait(&i2c_master_instance,
    2318:	4d11      	ldr	r5, [pc, #68]	; (2360 <set_motor_pulsating_indication+0x90>)
    231a:	0021      	movs	r1, r4
    231c:	0028      	movs	r0, r5
    231e:	f7fe fecd 	bl	10bc <i2c_master_write_packet_wait>
    2322:	2800      	cmp	r0, #0
    2324:	d1f8      	bne.n	2318 <set_motor_pulsating_indication+0x48>
	&packet)) != STATUS_OK) {
	}

	packet.data = buffer_set_blue_high_brightness;
    2326:	6067      	str	r7, [r4, #4]
	while ((i2c_master_write_packet_wait(&i2c_master_instance,
    2328:	0021      	movs	r1, r4
    232a:	0028      	movs	r0, r5
    232c:	f7fe fec6 	bl	10bc <i2c_master_write_packet_wait>
    2330:	2800      	cmp	r0, #0
    2332:	d1f9      	bne.n	2328 <set_motor_pulsating_indication+0x58>
	&packet)) != STATUS_OK) {
	}

	packet.data = buffer_set_blue_pwm_timer;
    2334:	6066      	str	r6, [r4, #4]
	while ((i2c_master_write_packet_wait(&i2c_master_instance,
    2336:	0021      	movs	r1, r4
    2338:	0028      	movs	r0, r5
    233a:	f7fe febf 	bl	10bc <i2c_master_write_packet_wait>
    233e:	2800      	cmp	r0, #0
    2340:	d1f9      	bne.n	2336 <set_motor_pulsating_indication+0x66>
	&packet)) != STATUS_OK) {
	}
	
	packet.data = buffer_set_blue_pwm_flash;
    2342:	ab03      	add	r3, sp, #12
    2344:	6063      	str	r3, [r4, #4]
	while ((i2c_master_write_packet_wait(&i2c_master_instance,
    2346:	0021      	movs	r1, r4
    2348:	0028      	movs	r0, r5
    234a:	f7fe feb7 	bl	10bc <i2c_master_write_packet_wait>
    234e:	2800      	cmp	r0, #0
    2350:	d1f9      	bne.n	2346 <set_motor_pulsating_indication+0x76>
	&packet)) != STATUS_OK) {
	}

}
    2352:	b005      	add	sp, #20
    2354:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2356:	46c0      	nop			; (mov r8, r8)
    2358:	00003ef4 	.word	0x00003ef4
    235c:	20000014 	.word	0x20000014
    2360:	200001d8 	.word	0x200001d8

00002364 <i2c_master_setup>:
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
#endif
	config->generator_source = GCLK_GENERATOR_0;
	config->run_in_standby   = false;
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    2364:	2180      	movs	r1, #128	; 0x80
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    2366:	2364      	movs	r3, #100	; 0x64


void i2c_master_setup(void) {
    2368:	b570      	push	{r4, r5, r6, lr}
    236a:	b08e      	sub	sp, #56	; 0x38
    236c:	aa01      	add	r2, sp, #4
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    236e:	0389      	lsls	r1, r1, #14
    2370:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
	config->unknown_bus_state_timeout = 65535;
    2372:	2101      	movs	r1, #1
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    2374:	9301      	str	r3, [sp, #4]
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    2376:	4b1e      	ldr	r3, [pc, #120]	; (23f0 <i2c_master_setup+0x8c>)
	config->unknown_bus_state_timeout = 65535;
    2378:	4249      	negs	r1, r1
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    237a:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    237c:	2300      	movs	r3, #0
	config->unknown_bus_state_timeout = 65535;
    237e:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
    2380:	310a      	adds	r1, #10
    2382:	4469      	add	r1, sp
    2384:	77cb      	strb	r3, [r1, #31]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    2386:	a90c      	add	r1, sp, #48	; 0x30
    2388:	700b      	strb	r3, [r1, #0]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    238a:	2131      	movs	r1, #49	; 0x31
    238c:	4469      	add	r1, sp
    238e:	700b      	strb	r3, [r1, #0]
	config->master_scl_low_extend_timeout  = false;
    2390:	2132      	movs	r1, #50	; 0x32
    2392:	4469      	add	r1, sp
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    2394:	6093      	str	r3, [r2, #8]
	config->generator_source = GCLK_GENERATOR_0;
    2396:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
    2398:	7613      	strb	r3, [r2, #24]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    239a:	61d3      	str	r3, [r2, #28]
	config->pinmux_pad1      = PINMUX_DEFAULT;
    239c:	6213      	str	r3, [r2, #32]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    239e:	6293      	str	r3, [r2, #40]	; 0x28
	config->master_scl_low_extend_timeout  = false;
    23a0:	700b      	strb	r3, [r1, #0]
  struct i2c_master_config config_i2c_master;
  i2c_master_get_config_defaults(&config_i2c_master);
  config_i2c_master.buffer_timeout = 10000;
  i2c_master_init(&i2c_master_instance, MASTER_MODULE, &config_i2c_master);
    23a2:	4e14      	ldr	r6, [pc, #80]	; (23f4 <i2c_master_setup+0x90>)
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    23a4:	33d7      	adds	r3, #215	; 0xd7
    23a6:	8613      	strh	r3, [r2, #48]	; 0x30
  config_i2c_master.buffer_timeout = 10000;
    23a8:	4b13      	ldr	r3, [pc, #76]	; (23f8 <i2c_master_setup+0x94>)
  i2c_master_init(&i2c_master_instance, MASTER_MODULE, &config_i2c_master);
    23aa:	4914      	ldr	r1, [pc, #80]	; (23fc <i2c_master_setup+0x98>)
    23ac:	0030      	movs	r0, r6
  config_i2c_master.buffer_timeout = 10000;
    23ae:	82d3      	strh	r3, [r2, #22]
  i2c_master_init(&i2c_master_instance, MASTER_MODULE, &config_i2c_master);
    23b0:	f7fe fc9c 	bl	cec <i2c_master_init>
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    23b4:	2207      	movs	r2, #7
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    23b6:	6835      	ldr	r5, [r6, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    23b8:	69ec      	ldr	r4, [r5, #28]
    23ba:	4014      	ands	r4, r2
	while (i2c_master_is_syncing(module)) {
    23bc:	d1fc      	bne.n	23b8 <i2c_master_setup+0x54>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    23be:	2302      	movs	r3, #2
    23c0:	682a      	ldr	r2, [r5, #0]
    23c2:	4313      	orrs	r3, r2
    23c4:	602b      	str	r3, [r5, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    23c6:	6830      	ldr	r0, [r6, #0]
    23c8:	f7ff f850 	bl	146c <_sercom_get_interrupt_vector>
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    23cc:	231f      	movs	r3, #31
    23ce:	4018      	ands	r0, r3
    23d0:	3b1e      	subs	r3, #30
    23d2:	4083      	lsls	r3, r0
    23d4:	4a0a      	ldr	r2, [pc, #40]	; (2400 <i2c_master_setup+0x9c>)
    23d6:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    23d8:	2210      	movs	r2, #16
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    23da:	88f0      	ldrh	r0, [r6, #6]
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    23dc:	8b69      	ldrh	r1, [r5, #26]
    23de:	4211      	tst	r1, r2
    23e0:	d103      	bne.n	23ea <i2c_master_setup+0x86>
		timeout_counter++;
    23e2:	3401      	adds	r4, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    23e4:	4284      	cmp	r4, r0
    23e6:	d3f9      	bcc.n	23dc <i2c_master_setup+0x78>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    23e8:	836a      	strh	r2, [r5, #26]
  i2c_master_enable(&i2c_master_instance);
}
    23ea:	b00e      	add	sp, #56	; 0x38
    23ec:	bd70      	pop	{r4, r5, r6, pc}
    23ee:	46c0      	nop			; (mov r8, r8)
    23f0:	00000d48 	.word	0x00000d48
    23f4:	200001d8 	.word	0x200001d8
    23f8:	00002710 	.word	0x00002710
    23fc:	42001000 	.word	0x42001000
    2400:	e000e100 	.word	0xe000e100

00002404 <main>:
#include "system_logic.h"

#include "adc_sample.h"


int main(void) {
    2404:	b510      	push	{r4, lr}
  startup_sys_configs();
    2406:	f7fe fbc3 	bl	b90 <startup_sys_configs>
  while (true) {
    system_state();						// Get latest system_state
    240a:	f7fe fc23 	bl	c54 <system_state>
    system_logic();						// Invoke System Logic
    240e:	f7fe fab9 	bl	984 <system_logic>
    2412:	e7fa      	b.n	240a <main+0x6>

00002414 <__gnu_thumb1_case_uqi>:
    2414:	b402      	push	{r1}
    2416:	4671      	mov	r1, lr
    2418:	0849      	lsrs	r1, r1, #1
    241a:	0049      	lsls	r1, r1, #1
    241c:	5c09      	ldrb	r1, [r1, r0]
    241e:	0049      	lsls	r1, r1, #1
    2420:	448e      	add	lr, r1
    2422:	bc02      	pop	{r1}
    2424:	4770      	bx	lr
    2426:	46c0      	nop			; (mov r8, r8)

00002428 <__udivsi3>:
    2428:	2200      	movs	r2, #0
    242a:	0843      	lsrs	r3, r0, #1
    242c:	428b      	cmp	r3, r1
    242e:	d374      	bcc.n	251a <__udivsi3+0xf2>
    2430:	0903      	lsrs	r3, r0, #4
    2432:	428b      	cmp	r3, r1
    2434:	d35f      	bcc.n	24f6 <__udivsi3+0xce>
    2436:	0a03      	lsrs	r3, r0, #8
    2438:	428b      	cmp	r3, r1
    243a:	d344      	bcc.n	24c6 <__udivsi3+0x9e>
    243c:	0b03      	lsrs	r3, r0, #12
    243e:	428b      	cmp	r3, r1
    2440:	d328      	bcc.n	2494 <__udivsi3+0x6c>
    2442:	0c03      	lsrs	r3, r0, #16
    2444:	428b      	cmp	r3, r1
    2446:	d30d      	bcc.n	2464 <__udivsi3+0x3c>
    2448:	22ff      	movs	r2, #255	; 0xff
    244a:	0209      	lsls	r1, r1, #8
    244c:	ba12      	rev	r2, r2
    244e:	0c03      	lsrs	r3, r0, #16
    2450:	428b      	cmp	r3, r1
    2452:	d302      	bcc.n	245a <__udivsi3+0x32>
    2454:	1212      	asrs	r2, r2, #8
    2456:	0209      	lsls	r1, r1, #8
    2458:	d065      	beq.n	2526 <__udivsi3+0xfe>
    245a:	0b03      	lsrs	r3, r0, #12
    245c:	428b      	cmp	r3, r1
    245e:	d319      	bcc.n	2494 <__udivsi3+0x6c>
    2460:	e000      	b.n	2464 <__udivsi3+0x3c>
    2462:	0a09      	lsrs	r1, r1, #8
    2464:	0bc3      	lsrs	r3, r0, #15
    2466:	428b      	cmp	r3, r1
    2468:	d301      	bcc.n	246e <__udivsi3+0x46>
    246a:	03cb      	lsls	r3, r1, #15
    246c:	1ac0      	subs	r0, r0, r3
    246e:	4152      	adcs	r2, r2
    2470:	0b83      	lsrs	r3, r0, #14
    2472:	428b      	cmp	r3, r1
    2474:	d301      	bcc.n	247a <__udivsi3+0x52>
    2476:	038b      	lsls	r3, r1, #14
    2478:	1ac0      	subs	r0, r0, r3
    247a:	4152      	adcs	r2, r2
    247c:	0b43      	lsrs	r3, r0, #13
    247e:	428b      	cmp	r3, r1
    2480:	d301      	bcc.n	2486 <__udivsi3+0x5e>
    2482:	034b      	lsls	r3, r1, #13
    2484:	1ac0      	subs	r0, r0, r3
    2486:	4152      	adcs	r2, r2
    2488:	0b03      	lsrs	r3, r0, #12
    248a:	428b      	cmp	r3, r1
    248c:	d301      	bcc.n	2492 <__udivsi3+0x6a>
    248e:	030b      	lsls	r3, r1, #12
    2490:	1ac0      	subs	r0, r0, r3
    2492:	4152      	adcs	r2, r2
    2494:	0ac3      	lsrs	r3, r0, #11
    2496:	428b      	cmp	r3, r1
    2498:	d301      	bcc.n	249e <__udivsi3+0x76>
    249a:	02cb      	lsls	r3, r1, #11
    249c:	1ac0      	subs	r0, r0, r3
    249e:	4152      	adcs	r2, r2
    24a0:	0a83      	lsrs	r3, r0, #10
    24a2:	428b      	cmp	r3, r1
    24a4:	d301      	bcc.n	24aa <__udivsi3+0x82>
    24a6:	028b      	lsls	r3, r1, #10
    24a8:	1ac0      	subs	r0, r0, r3
    24aa:	4152      	adcs	r2, r2
    24ac:	0a43      	lsrs	r3, r0, #9
    24ae:	428b      	cmp	r3, r1
    24b0:	d301      	bcc.n	24b6 <__udivsi3+0x8e>
    24b2:	024b      	lsls	r3, r1, #9
    24b4:	1ac0      	subs	r0, r0, r3
    24b6:	4152      	adcs	r2, r2
    24b8:	0a03      	lsrs	r3, r0, #8
    24ba:	428b      	cmp	r3, r1
    24bc:	d301      	bcc.n	24c2 <__udivsi3+0x9a>
    24be:	020b      	lsls	r3, r1, #8
    24c0:	1ac0      	subs	r0, r0, r3
    24c2:	4152      	adcs	r2, r2
    24c4:	d2cd      	bcs.n	2462 <__udivsi3+0x3a>
    24c6:	09c3      	lsrs	r3, r0, #7
    24c8:	428b      	cmp	r3, r1
    24ca:	d301      	bcc.n	24d0 <__udivsi3+0xa8>
    24cc:	01cb      	lsls	r3, r1, #7
    24ce:	1ac0      	subs	r0, r0, r3
    24d0:	4152      	adcs	r2, r2
    24d2:	0983      	lsrs	r3, r0, #6
    24d4:	428b      	cmp	r3, r1
    24d6:	d301      	bcc.n	24dc <__udivsi3+0xb4>
    24d8:	018b      	lsls	r3, r1, #6
    24da:	1ac0      	subs	r0, r0, r3
    24dc:	4152      	adcs	r2, r2
    24de:	0943      	lsrs	r3, r0, #5
    24e0:	428b      	cmp	r3, r1
    24e2:	d301      	bcc.n	24e8 <__udivsi3+0xc0>
    24e4:	014b      	lsls	r3, r1, #5
    24e6:	1ac0      	subs	r0, r0, r3
    24e8:	4152      	adcs	r2, r2
    24ea:	0903      	lsrs	r3, r0, #4
    24ec:	428b      	cmp	r3, r1
    24ee:	d301      	bcc.n	24f4 <__udivsi3+0xcc>
    24f0:	010b      	lsls	r3, r1, #4
    24f2:	1ac0      	subs	r0, r0, r3
    24f4:	4152      	adcs	r2, r2
    24f6:	08c3      	lsrs	r3, r0, #3
    24f8:	428b      	cmp	r3, r1
    24fa:	d301      	bcc.n	2500 <__udivsi3+0xd8>
    24fc:	00cb      	lsls	r3, r1, #3
    24fe:	1ac0      	subs	r0, r0, r3
    2500:	4152      	adcs	r2, r2
    2502:	0883      	lsrs	r3, r0, #2
    2504:	428b      	cmp	r3, r1
    2506:	d301      	bcc.n	250c <__udivsi3+0xe4>
    2508:	008b      	lsls	r3, r1, #2
    250a:	1ac0      	subs	r0, r0, r3
    250c:	4152      	adcs	r2, r2
    250e:	0843      	lsrs	r3, r0, #1
    2510:	428b      	cmp	r3, r1
    2512:	d301      	bcc.n	2518 <__udivsi3+0xf0>
    2514:	004b      	lsls	r3, r1, #1
    2516:	1ac0      	subs	r0, r0, r3
    2518:	4152      	adcs	r2, r2
    251a:	1a41      	subs	r1, r0, r1
    251c:	d200      	bcs.n	2520 <__udivsi3+0xf8>
    251e:	4601      	mov	r1, r0
    2520:	4152      	adcs	r2, r2
    2522:	4610      	mov	r0, r2
    2524:	4770      	bx	lr
    2526:	e7ff      	b.n	2528 <__udivsi3+0x100>
    2528:	b501      	push	{r0, lr}
    252a:	2000      	movs	r0, #0
    252c:	f000 f806 	bl	253c <__aeabi_idiv0>
    2530:	bd02      	pop	{r1, pc}
    2532:	46c0      	nop			; (mov r8, r8)

00002534 <__aeabi_uidivmod>:
    2534:	2900      	cmp	r1, #0
    2536:	d0f7      	beq.n	2528 <__udivsi3+0x100>
    2538:	e776      	b.n	2428 <__udivsi3>
    253a:	4770      	bx	lr

0000253c <__aeabi_idiv0>:
    253c:	4770      	bx	lr
    253e:	46c0      	nop			; (mov r8, r8)

00002540 <__aeabi_dadd>:
    2540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2542:	4645      	mov	r5, r8
    2544:	46de      	mov	lr, fp
    2546:	4657      	mov	r7, sl
    2548:	464e      	mov	r6, r9
    254a:	030c      	lsls	r4, r1, #12
    254c:	b5e0      	push	{r5, r6, r7, lr}
    254e:	004e      	lsls	r6, r1, #1
    2550:	0fc9      	lsrs	r1, r1, #31
    2552:	4688      	mov	r8, r1
    2554:	000d      	movs	r5, r1
    2556:	0a61      	lsrs	r1, r4, #9
    2558:	0f44      	lsrs	r4, r0, #29
    255a:	430c      	orrs	r4, r1
    255c:	00c7      	lsls	r7, r0, #3
    255e:	0319      	lsls	r1, r3, #12
    2560:	0058      	lsls	r0, r3, #1
    2562:	0fdb      	lsrs	r3, r3, #31
    2564:	469b      	mov	fp, r3
    2566:	0a4b      	lsrs	r3, r1, #9
    2568:	0f51      	lsrs	r1, r2, #29
    256a:	430b      	orrs	r3, r1
    256c:	0d76      	lsrs	r6, r6, #21
    256e:	0d40      	lsrs	r0, r0, #21
    2570:	0019      	movs	r1, r3
    2572:	00d2      	lsls	r2, r2, #3
    2574:	45d8      	cmp	r8, fp
    2576:	d100      	bne.n	257a <__aeabi_dadd+0x3a>
    2578:	e0ae      	b.n	26d8 <__aeabi_dadd+0x198>
    257a:	1a35      	subs	r5, r6, r0
    257c:	2d00      	cmp	r5, #0
    257e:	dc00      	bgt.n	2582 <__aeabi_dadd+0x42>
    2580:	e0f6      	b.n	2770 <__aeabi_dadd+0x230>
    2582:	2800      	cmp	r0, #0
    2584:	d10f      	bne.n	25a6 <__aeabi_dadd+0x66>
    2586:	4313      	orrs	r3, r2
    2588:	d100      	bne.n	258c <__aeabi_dadd+0x4c>
    258a:	e0db      	b.n	2744 <__aeabi_dadd+0x204>
    258c:	1e6b      	subs	r3, r5, #1
    258e:	2b00      	cmp	r3, #0
    2590:	d000      	beq.n	2594 <__aeabi_dadd+0x54>
    2592:	e137      	b.n	2804 <__aeabi_dadd+0x2c4>
    2594:	1aba      	subs	r2, r7, r2
    2596:	4297      	cmp	r7, r2
    2598:	41bf      	sbcs	r7, r7
    259a:	1a64      	subs	r4, r4, r1
    259c:	427f      	negs	r7, r7
    259e:	1be4      	subs	r4, r4, r7
    25a0:	2601      	movs	r6, #1
    25a2:	0017      	movs	r7, r2
    25a4:	e024      	b.n	25f0 <__aeabi_dadd+0xb0>
    25a6:	4bc6      	ldr	r3, [pc, #792]	; (28c0 <__aeabi_dadd+0x380>)
    25a8:	429e      	cmp	r6, r3
    25aa:	d04d      	beq.n	2648 <__aeabi_dadd+0x108>
    25ac:	2380      	movs	r3, #128	; 0x80
    25ae:	041b      	lsls	r3, r3, #16
    25b0:	4319      	orrs	r1, r3
    25b2:	2d38      	cmp	r5, #56	; 0x38
    25b4:	dd00      	ble.n	25b8 <__aeabi_dadd+0x78>
    25b6:	e107      	b.n	27c8 <__aeabi_dadd+0x288>
    25b8:	2d1f      	cmp	r5, #31
    25ba:	dd00      	ble.n	25be <__aeabi_dadd+0x7e>
    25bc:	e138      	b.n	2830 <__aeabi_dadd+0x2f0>
    25be:	2020      	movs	r0, #32
    25c0:	1b43      	subs	r3, r0, r5
    25c2:	469a      	mov	sl, r3
    25c4:	000b      	movs	r3, r1
    25c6:	4650      	mov	r0, sl
    25c8:	4083      	lsls	r3, r0
    25ca:	4699      	mov	r9, r3
    25cc:	0013      	movs	r3, r2
    25ce:	4648      	mov	r0, r9
    25d0:	40eb      	lsrs	r3, r5
    25d2:	4318      	orrs	r0, r3
    25d4:	0003      	movs	r3, r0
    25d6:	4650      	mov	r0, sl
    25d8:	4082      	lsls	r2, r0
    25da:	1e50      	subs	r0, r2, #1
    25dc:	4182      	sbcs	r2, r0
    25de:	40e9      	lsrs	r1, r5
    25e0:	431a      	orrs	r2, r3
    25e2:	1aba      	subs	r2, r7, r2
    25e4:	1a61      	subs	r1, r4, r1
    25e6:	4297      	cmp	r7, r2
    25e8:	41a4      	sbcs	r4, r4
    25ea:	0017      	movs	r7, r2
    25ec:	4264      	negs	r4, r4
    25ee:	1b0c      	subs	r4, r1, r4
    25f0:	0223      	lsls	r3, r4, #8
    25f2:	d562      	bpl.n	26ba <__aeabi_dadd+0x17a>
    25f4:	0264      	lsls	r4, r4, #9
    25f6:	0a65      	lsrs	r5, r4, #9
    25f8:	2d00      	cmp	r5, #0
    25fa:	d100      	bne.n	25fe <__aeabi_dadd+0xbe>
    25fc:	e0df      	b.n	27be <__aeabi_dadd+0x27e>
    25fe:	0028      	movs	r0, r5
    2600:	f001 fbe4 	bl	3dcc <__clzsi2>
    2604:	0003      	movs	r3, r0
    2606:	3b08      	subs	r3, #8
    2608:	2b1f      	cmp	r3, #31
    260a:	dd00      	ble.n	260e <__aeabi_dadd+0xce>
    260c:	e0d2      	b.n	27b4 <__aeabi_dadd+0x274>
    260e:	2220      	movs	r2, #32
    2610:	003c      	movs	r4, r7
    2612:	1ad2      	subs	r2, r2, r3
    2614:	409d      	lsls	r5, r3
    2616:	40d4      	lsrs	r4, r2
    2618:	409f      	lsls	r7, r3
    261a:	4325      	orrs	r5, r4
    261c:	429e      	cmp	r6, r3
    261e:	dd00      	ble.n	2622 <__aeabi_dadd+0xe2>
    2620:	e0c4      	b.n	27ac <__aeabi_dadd+0x26c>
    2622:	1b9e      	subs	r6, r3, r6
    2624:	1c73      	adds	r3, r6, #1
    2626:	2b1f      	cmp	r3, #31
    2628:	dd00      	ble.n	262c <__aeabi_dadd+0xec>
    262a:	e0f1      	b.n	2810 <__aeabi_dadd+0x2d0>
    262c:	2220      	movs	r2, #32
    262e:	0038      	movs	r0, r7
    2630:	0029      	movs	r1, r5
    2632:	1ad2      	subs	r2, r2, r3
    2634:	40d8      	lsrs	r0, r3
    2636:	4091      	lsls	r1, r2
    2638:	4097      	lsls	r7, r2
    263a:	002c      	movs	r4, r5
    263c:	4301      	orrs	r1, r0
    263e:	1e78      	subs	r0, r7, #1
    2640:	4187      	sbcs	r7, r0
    2642:	40dc      	lsrs	r4, r3
    2644:	2600      	movs	r6, #0
    2646:	430f      	orrs	r7, r1
    2648:	077b      	lsls	r3, r7, #29
    264a:	d009      	beq.n	2660 <__aeabi_dadd+0x120>
    264c:	230f      	movs	r3, #15
    264e:	403b      	ands	r3, r7
    2650:	2b04      	cmp	r3, #4
    2652:	d005      	beq.n	2660 <__aeabi_dadd+0x120>
    2654:	1d3b      	adds	r3, r7, #4
    2656:	42bb      	cmp	r3, r7
    2658:	41bf      	sbcs	r7, r7
    265a:	427f      	negs	r7, r7
    265c:	19e4      	adds	r4, r4, r7
    265e:	001f      	movs	r7, r3
    2660:	0223      	lsls	r3, r4, #8
    2662:	d52c      	bpl.n	26be <__aeabi_dadd+0x17e>
    2664:	4b96      	ldr	r3, [pc, #600]	; (28c0 <__aeabi_dadd+0x380>)
    2666:	3601      	adds	r6, #1
    2668:	429e      	cmp	r6, r3
    266a:	d100      	bne.n	266e <__aeabi_dadd+0x12e>
    266c:	e09a      	b.n	27a4 <__aeabi_dadd+0x264>
    266e:	4645      	mov	r5, r8
    2670:	4b94      	ldr	r3, [pc, #592]	; (28c4 <__aeabi_dadd+0x384>)
    2672:	08ff      	lsrs	r7, r7, #3
    2674:	401c      	ands	r4, r3
    2676:	0760      	lsls	r0, r4, #29
    2678:	0576      	lsls	r6, r6, #21
    267a:	0264      	lsls	r4, r4, #9
    267c:	4307      	orrs	r7, r0
    267e:	0b24      	lsrs	r4, r4, #12
    2680:	0d76      	lsrs	r6, r6, #21
    2682:	2100      	movs	r1, #0
    2684:	0324      	lsls	r4, r4, #12
    2686:	0b23      	lsrs	r3, r4, #12
    2688:	0d0c      	lsrs	r4, r1, #20
    268a:	4a8f      	ldr	r2, [pc, #572]	; (28c8 <__aeabi_dadd+0x388>)
    268c:	0524      	lsls	r4, r4, #20
    268e:	431c      	orrs	r4, r3
    2690:	4014      	ands	r4, r2
    2692:	0533      	lsls	r3, r6, #20
    2694:	4323      	orrs	r3, r4
    2696:	005b      	lsls	r3, r3, #1
    2698:	07ed      	lsls	r5, r5, #31
    269a:	085b      	lsrs	r3, r3, #1
    269c:	432b      	orrs	r3, r5
    269e:	0038      	movs	r0, r7
    26a0:	0019      	movs	r1, r3
    26a2:	bc3c      	pop	{r2, r3, r4, r5}
    26a4:	4690      	mov	r8, r2
    26a6:	4699      	mov	r9, r3
    26a8:	46a2      	mov	sl, r4
    26aa:	46ab      	mov	fp, r5
    26ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    26ae:	4664      	mov	r4, ip
    26b0:	4304      	orrs	r4, r0
    26b2:	d100      	bne.n	26b6 <__aeabi_dadd+0x176>
    26b4:	e211      	b.n	2ada <__aeabi_dadd+0x59a>
    26b6:	0004      	movs	r4, r0
    26b8:	4667      	mov	r7, ip
    26ba:	077b      	lsls	r3, r7, #29
    26bc:	d1c6      	bne.n	264c <__aeabi_dadd+0x10c>
    26be:	4645      	mov	r5, r8
    26c0:	0760      	lsls	r0, r4, #29
    26c2:	08ff      	lsrs	r7, r7, #3
    26c4:	4307      	orrs	r7, r0
    26c6:	08e4      	lsrs	r4, r4, #3
    26c8:	4b7d      	ldr	r3, [pc, #500]	; (28c0 <__aeabi_dadd+0x380>)
    26ca:	429e      	cmp	r6, r3
    26cc:	d030      	beq.n	2730 <__aeabi_dadd+0x1f0>
    26ce:	0324      	lsls	r4, r4, #12
    26d0:	0576      	lsls	r6, r6, #21
    26d2:	0b24      	lsrs	r4, r4, #12
    26d4:	0d76      	lsrs	r6, r6, #21
    26d6:	e7d4      	b.n	2682 <__aeabi_dadd+0x142>
    26d8:	1a33      	subs	r3, r6, r0
    26da:	469a      	mov	sl, r3
    26dc:	2b00      	cmp	r3, #0
    26de:	dd78      	ble.n	27d2 <__aeabi_dadd+0x292>
    26e0:	2800      	cmp	r0, #0
    26e2:	d031      	beq.n	2748 <__aeabi_dadd+0x208>
    26e4:	4876      	ldr	r0, [pc, #472]	; (28c0 <__aeabi_dadd+0x380>)
    26e6:	4286      	cmp	r6, r0
    26e8:	d0ae      	beq.n	2648 <__aeabi_dadd+0x108>
    26ea:	2080      	movs	r0, #128	; 0x80
    26ec:	0400      	lsls	r0, r0, #16
    26ee:	4301      	orrs	r1, r0
    26f0:	4653      	mov	r3, sl
    26f2:	2b38      	cmp	r3, #56	; 0x38
    26f4:	dc00      	bgt.n	26f8 <__aeabi_dadd+0x1b8>
    26f6:	e0e9      	b.n	28cc <__aeabi_dadd+0x38c>
    26f8:	430a      	orrs	r2, r1
    26fa:	1e51      	subs	r1, r2, #1
    26fc:	418a      	sbcs	r2, r1
    26fe:	2100      	movs	r1, #0
    2700:	19d2      	adds	r2, r2, r7
    2702:	42ba      	cmp	r2, r7
    2704:	41bf      	sbcs	r7, r7
    2706:	1909      	adds	r1, r1, r4
    2708:	427c      	negs	r4, r7
    270a:	0017      	movs	r7, r2
    270c:	190c      	adds	r4, r1, r4
    270e:	0223      	lsls	r3, r4, #8
    2710:	d5d3      	bpl.n	26ba <__aeabi_dadd+0x17a>
    2712:	4b6b      	ldr	r3, [pc, #428]	; (28c0 <__aeabi_dadd+0x380>)
    2714:	3601      	adds	r6, #1
    2716:	429e      	cmp	r6, r3
    2718:	d100      	bne.n	271c <__aeabi_dadd+0x1dc>
    271a:	e13a      	b.n	2992 <__aeabi_dadd+0x452>
    271c:	2001      	movs	r0, #1
    271e:	4b69      	ldr	r3, [pc, #420]	; (28c4 <__aeabi_dadd+0x384>)
    2720:	401c      	ands	r4, r3
    2722:	087b      	lsrs	r3, r7, #1
    2724:	4007      	ands	r7, r0
    2726:	431f      	orrs	r7, r3
    2728:	07e0      	lsls	r0, r4, #31
    272a:	4307      	orrs	r7, r0
    272c:	0864      	lsrs	r4, r4, #1
    272e:	e78b      	b.n	2648 <__aeabi_dadd+0x108>
    2730:	0023      	movs	r3, r4
    2732:	433b      	orrs	r3, r7
    2734:	d100      	bne.n	2738 <__aeabi_dadd+0x1f8>
    2736:	e1cb      	b.n	2ad0 <__aeabi_dadd+0x590>
    2738:	2280      	movs	r2, #128	; 0x80
    273a:	0312      	lsls	r2, r2, #12
    273c:	4314      	orrs	r4, r2
    273e:	0324      	lsls	r4, r4, #12
    2740:	0b24      	lsrs	r4, r4, #12
    2742:	e79e      	b.n	2682 <__aeabi_dadd+0x142>
    2744:	002e      	movs	r6, r5
    2746:	e77f      	b.n	2648 <__aeabi_dadd+0x108>
    2748:	0008      	movs	r0, r1
    274a:	4310      	orrs	r0, r2
    274c:	d100      	bne.n	2750 <__aeabi_dadd+0x210>
    274e:	e0b4      	b.n	28ba <__aeabi_dadd+0x37a>
    2750:	1e58      	subs	r0, r3, #1
    2752:	2800      	cmp	r0, #0
    2754:	d000      	beq.n	2758 <__aeabi_dadd+0x218>
    2756:	e0de      	b.n	2916 <__aeabi_dadd+0x3d6>
    2758:	18ba      	adds	r2, r7, r2
    275a:	42ba      	cmp	r2, r7
    275c:	419b      	sbcs	r3, r3
    275e:	1864      	adds	r4, r4, r1
    2760:	425b      	negs	r3, r3
    2762:	18e4      	adds	r4, r4, r3
    2764:	0017      	movs	r7, r2
    2766:	2601      	movs	r6, #1
    2768:	0223      	lsls	r3, r4, #8
    276a:	d5a6      	bpl.n	26ba <__aeabi_dadd+0x17a>
    276c:	2602      	movs	r6, #2
    276e:	e7d5      	b.n	271c <__aeabi_dadd+0x1dc>
    2770:	2d00      	cmp	r5, #0
    2772:	d16e      	bne.n	2852 <__aeabi_dadd+0x312>
    2774:	1c70      	adds	r0, r6, #1
    2776:	0540      	lsls	r0, r0, #21
    2778:	0d40      	lsrs	r0, r0, #21
    277a:	2801      	cmp	r0, #1
    277c:	dc00      	bgt.n	2780 <__aeabi_dadd+0x240>
    277e:	e0f9      	b.n	2974 <__aeabi_dadd+0x434>
    2780:	1ab8      	subs	r0, r7, r2
    2782:	4684      	mov	ip, r0
    2784:	4287      	cmp	r7, r0
    2786:	4180      	sbcs	r0, r0
    2788:	1ae5      	subs	r5, r4, r3
    278a:	4240      	negs	r0, r0
    278c:	1a2d      	subs	r5, r5, r0
    278e:	0228      	lsls	r0, r5, #8
    2790:	d400      	bmi.n	2794 <__aeabi_dadd+0x254>
    2792:	e089      	b.n	28a8 <__aeabi_dadd+0x368>
    2794:	1bd7      	subs	r7, r2, r7
    2796:	42ba      	cmp	r2, r7
    2798:	4192      	sbcs	r2, r2
    279a:	1b1c      	subs	r4, r3, r4
    279c:	4252      	negs	r2, r2
    279e:	1aa5      	subs	r5, r4, r2
    27a0:	46d8      	mov	r8, fp
    27a2:	e729      	b.n	25f8 <__aeabi_dadd+0xb8>
    27a4:	4645      	mov	r5, r8
    27a6:	2400      	movs	r4, #0
    27a8:	2700      	movs	r7, #0
    27aa:	e76a      	b.n	2682 <__aeabi_dadd+0x142>
    27ac:	4c45      	ldr	r4, [pc, #276]	; (28c4 <__aeabi_dadd+0x384>)
    27ae:	1af6      	subs	r6, r6, r3
    27b0:	402c      	ands	r4, r5
    27b2:	e749      	b.n	2648 <__aeabi_dadd+0x108>
    27b4:	003d      	movs	r5, r7
    27b6:	3828      	subs	r0, #40	; 0x28
    27b8:	4085      	lsls	r5, r0
    27ba:	2700      	movs	r7, #0
    27bc:	e72e      	b.n	261c <__aeabi_dadd+0xdc>
    27be:	0038      	movs	r0, r7
    27c0:	f001 fb04 	bl	3dcc <__clzsi2>
    27c4:	3020      	adds	r0, #32
    27c6:	e71d      	b.n	2604 <__aeabi_dadd+0xc4>
    27c8:	430a      	orrs	r2, r1
    27ca:	1e51      	subs	r1, r2, #1
    27cc:	418a      	sbcs	r2, r1
    27ce:	2100      	movs	r1, #0
    27d0:	e707      	b.n	25e2 <__aeabi_dadd+0xa2>
    27d2:	2b00      	cmp	r3, #0
    27d4:	d000      	beq.n	27d8 <__aeabi_dadd+0x298>
    27d6:	e0f3      	b.n	29c0 <__aeabi_dadd+0x480>
    27d8:	1c70      	adds	r0, r6, #1
    27da:	0543      	lsls	r3, r0, #21
    27dc:	0d5b      	lsrs	r3, r3, #21
    27de:	2b01      	cmp	r3, #1
    27e0:	dc00      	bgt.n	27e4 <__aeabi_dadd+0x2a4>
    27e2:	e0ad      	b.n	2940 <__aeabi_dadd+0x400>
    27e4:	4b36      	ldr	r3, [pc, #216]	; (28c0 <__aeabi_dadd+0x380>)
    27e6:	4298      	cmp	r0, r3
    27e8:	d100      	bne.n	27ec <__aeabi_dadd+0x2ac>
    27ea:	e0d1      	b.n	2990 <__aeabi_dadd+0x450>
    27ec:	18ba      	adds	r2, r7, r2
    27ee:	42ba      	cmp	r2, r7
    27f0:	41bf      	sbcs	r7, r7
    27f2:	1864      	adds	r4, r4, r1
    27f4:	427f      	negs	r7, r7
    27f6:	19e4      	adds	r4, r4, r7
    27f8:	07e7      	lsls	r7, r4, #31
    27fa:	0852      	lsrs	r2, r2, #1
    27fc:	4317      	orrs	r7, r2
    27fe:	0864      	lsrs	r4, r4, #1
    2800:	0006      	movs	r6, r0
    2802:	e721      	b.n	2648 <__aeabi_dadd+0x108>
    2804:	482e      	ldr	r0, [pc, #184]	; (28c0 <__aeabi_dadd+0x380>)
    2806:	4285      	cmp	r5, r0
    2808:	d100      	bne.n	280c <__aeabi_dadd+0x2cc>
    280a:	e093      	b.n	2934 <__aeabi_dadd+0x3f4>
    280c:	001d      	movs	r5, r3
    280e:	e6d0      	b.n	25b2 <__aeabi_dadd+0x72>
    2810:	0029      	movs	r1, r5
    2812:	3e1f      	subs	r6, #31
    2814:	40f1      	lsrs	r1, r6
    2816:	2b20      	cmp	r3, #32
    2818:	d100      	bne.n	281c <__aeabi_dadd+0x2dc>
    281a:	e08d      	b.n	2938 <__aeabi_dadd+0x3f8>
    281c:	2240      	movs	r2, #64	; 0x40
    281e:	1ad3      	subs	r3, r2, r3
    2820:	409d      	lsls	r5, r3
    2822:	432f      	orrs	r7, r5
    2824:	1e7d      	subs	r5, r7, #1
    2826:	41af      	sbcs	r7, r5
    2828:	2400      	movs	r4, #0
    282a:	430f      	orrs	r7, r1
    282c:	2600      	movs	r6, #0
    282e:	e744      	b.n	26ba <__aeabi_dadd+0x17a>
    2830:	002b      	movs	r3, r5
    2832:	0008      	movs	r0, r1
    2834:	3b20      	subs	r3, #32
    2836:	40d8      	lsrs	r0, r3
    2838:	0003      	movs	r3, r0
    283a:	2d20      	cmp	r5, #32
    283c:	d100      	bne.n	2840 <__aeabi_dadd+0x300>
    283e:	e07d      	b.n	293c <__aeabi_dadd+0x3fc>
    2840:	2040      	movs	r0, #64	; 0x40
    2842:	1b45      	subs	r5, r0, r5
    2844:	40a9      	lsls	r1, r5
    2846:	430a      	orrs	r2, r1
    2848:	1e51      	subs	r1, r2, #1
    284a:	418a      	sbcs	r2, r1
    284c:	2100      	movs	r1, #0
    284e:	431a      	orrs	r2, r3
    2850:	e6c7      	b.n	25e2 <__aeabi_dadd+0xa2>
    2852:	2e00      	cmp	r6, #0
    2854:	d050      	beq.n	28f8 <__aeabi_dadd+0x3b8>
    2856:	4e1a      	ldr	r6, [pc, #104]	; (28c0 <__aeabi_dadd+0x380>)
    2858:	42b0      	cmp	r0, r6
    285a:	d057      	beq.n	290c <__aeabi_dadd+0x3cc>
    285c:	2680      	movs	r6, #128	; 0x80
    285e:	426b      	negs	r3, r5
    2860:	4699      	mov	r9, r3
    2862:	0436      	lsls	r6, r6, #16
    2864:	4334      	orrs	r4, r6
    2866:	464b      	mov	r3, r9
    2868:	2b38      	cmp	r3, #56	; 0x38
    286a:	dd00      	ble.n	286e <__aeabi_dadd+0x32e>
    286c:	e0d6      	b.n	2a1c <__aeabi_dadd+0x4dc>
    286e:	2b1f      	cmp	r3, #31
    2870:	dd00      	ble.n	2874 <__aeabi_dadd+0x334>
    2872:	e135      	b.n	2ae0 <__aeabi_dadd+0x5a0>
    2874:	2620      	movs	r6, #32
    2876:	1af5      	subs	r5, r6, r3
    2878:	0026      	movs	r6, r4
    287a:	40ae      	lsls	r6, r5
    287c:	46b2      	mov	sl, r6
    287e:	003e      	movs	r6, r7
    2880:	40de      	lsrs	r6, r3
    2882:	46ac      	mov	ip, r5
    2884:	0035      	movs	r5, r6
    2886:	4656      	mov	r6, sl
    2888:	432e      	orrs	r6, r5
    288a:	4665      	mov	r5, ip
    288c:	40af      	lsls	r7, r5
    288e:	1e7d      	subs	r5, r7, #1
    2890:	41af      	sbcs	r7, r5
    2892:	40dc      	lsrs	r4, r3
    2894:	4337      	orrs	r7, r6
    2896:	1bd7      	subs	r7, r2, r7
    2898:	42ba      	cmp	r2, r7
    289a:	4192      	sbcs	r2, r2
    289c:	1b0c      	subs	r4, r1, r4
    289e:	4252      	negs	r2, r2
    28a0:	1aa4      	subs	r4, r4, r2
    28a2:	0006      	movs	r6, r0
    28a4:	46d8      	mov	r8, fp
    28a6:	e6a3      	b.n	25f0 <__aeabi_dadd+0xb0>
    28a8:	4664      	mov	r4, ip
    28aa:	4667      	mov	r7, ip
    28ac:	432c      	orrs	r4, r5
    28ae:	d000      	beq.n	28b2 <__aeabi_dadd+0x372>
    28b0:	e6a2      	b.n	25f8 <__aeabi_dadd+0xb8>
    28b2:	2500      	movs	r5, #0
    28b4:	2600      	movs	r6, #0
    28b6:	2700      	movs	r7, #0
    28b8:	e706      	b.n	26c8 <__aeabi_dadd+0x188>
    28ba:	001e      	movs	r6, r3
    28bc:	e6c4      	b.n	2648 <__aeabi_dadd+0x108>
    28be:	46c0      	nop			; (mov r8, r8)
    28c0:	000007ff 	.word	0x000007ff
    28c4:	ff7fffff 	.word	0xff7fffff
    28c8:	800fffff 	.word	0x800fffff
    28cc:	2b1f      	cmp	r3, #31
    28ce:	dc63      	bgt.n	2998 <__aeabi_dadd+0x458>
    28d0:	2020      	movs	r0, #32
    28d2:	1ac3      	subs	r3, r0, r3
    28d4:	0008      	movs	r0, r1
    28d6:	4098      	lsls	r0, r3
    28d8:	469c      	mov	ip, r3
    28da:	4683      	mov	fp, r0
    28dc:	4653      	mov	r3, sl
    28de:	0010      	movs	r0, r2
    28e0:	40d8      	lsrs	r0, r3
    28e2:	0003      	movs	r3, r0
    28e4:	4658      	mov	r0, fp
    28e6:	4318      	orrs	r0, r3
    28e8:	4663      	mov	r3, ip
    28ea:	409a      	lsls	r2, r3
    28ec:	1e53      	subs	r3, r2, #1
    28ee:	419a      	sbcs	r2, r3
    28f0:	4653      	mov	r3, sl
    28f2:	4302      	orrs	r2, r0
    28f4:	40d9      	lsrs	r1, r3
    28f6:	e703      	b.n	2700 <__aeabi_dadd+0x1c0>
    28f8:	0026      	movs	r6, r4
    28fa:	433e      	orrs	r6, r7
    28fc:	d006      	beq.n	290c <__aeabi_dadd+0x3cc>
    28fe:	43eb      	mvns	r3, r5
    2900:	4699      	mov	r9, r3
    2902:	2b00      	cmp	r3, #0
    2904:	d0c7      	beq.n	2896 <__aeabi_dadd+0x356>
    2906:	4e94      	ldr	r6, [pc, #592]	; (2b58 <__aeabi_dadd+0x618>)
    2908:	42b0      	cmp	r0, r6
    290a:	d1ac      	bne.n	2866 <__aeabi_dadd+0x326>
    290c:	000c      	movs	r4, r1
    290e:	0017      	movs	r7, r2
    2910:	0006      	movs	r6, r0
    2912:	46d8      	mov	r8, fp
    2914:	e698      	b.n	2648 <__aeabi_dadd+0x108>
    2916:	4b90      	ldr	r3, [pc, #576]	; (2b58 <__aeabi_dadd+0x618>)
    2918:	459a      	cmp	sl, r3
    291a:	d00b      	beq.n	2934 <__aeabi_dadd+0x3f4>
    291c:	4682      	mov	sl, r0
    291e:	e6e7      	b.n	26f0 <__aeabi_dadd+0x1b0>
    2920:	2800      	cmp	r0, #0
    2922:	d000      	beq.n	2926 <__aeabi_dadd+0x3e6>
    2924:	e09e      	b.n	2a64 <__aeabi_dadd+0x524>
    2926:	0018      	movs	r0, r3
    2928:	4310      	orrs	r0, r2
    292a:	d100      	bne.n	292e <__aeabi_dadd+0x3ee>
    292c:	e0e9      	b.n	2b02 <__aeabi_dadd+0x5c2>
    292e:	001c      	movs	r4, r3
    2930:	0017      	movs	r7, r2
    2932:	46d8      	mov	r8, fp
    2934:	4e88      	ldr	r6, [pc, #544]	; (2b58 <__aeabi_dadd+0x618>)
    2936:	e687      	b.n	2648 <__aeabi_dadd+0x108>
    2938:	2500      	movs	r5, #0
    293a:	e772      	b.n	2822 <__aeabi_dadd+0x2e2>
    293c:	2100      	movs	r1, #0
    293e:	e782      	b.n	2846 <__aeabi_dadd+0x306>
    2940:	0023      	movs	r3, r4
    2942:	433b      	orrs	r3, r7
    2944:	2e00      	cmp	r6, #0
    2946:	d000      	beq.n	294a <__aeabi_dadd+0x40a>
    2948:	e0ab      	b.n	2aa2 <__aeabi_dadd+0x562>
    294a:	2b00      	cmp	r3, #0
    294c:	d100      	bne.n	2950 <__aeabi_dadd+0x410>
    294e:	e0e7      	b.n	2b20 <__aeabi_dadd+0x5e0>
    2950:	000b      	movs	r3, r1
    2952:	4313      	orrs	r3, r2
    2954:	d100      	bne.n	2958 <__aeabi_dadd+0x418>
    2956:	e677      	b.n	2648 <__aeabi_dadd+0x108>
    2958:	18ba      	adds	r2, r7, r2
    295a:	42ba      	cmp	r2, r7
    295c:	41bf      	sbcs	r7, r7
    295e:	1864      	adds	r4, r4, r1
    2960:	427f      	negs	r7, r7
    2962:	19e4      	adds	r4, r4, r7
    2964:	0223      	lsls	r3, r4, #8
    2966:	d400      	bmi.n	296a <__aeabi_dadd+0x42a>
    2968:	e0f2      	b.n	2b50 <__aeabi_dadd+0x610>
    296a:	4b7c      	ldr	r3, [pc, #496]	; (2b5c <__aeabi_dadd+0x61c>)
    296c:	0017      	movs	r7, r2
    296e:	401c      	ands	r4, r3
    2970:	0006      	movs	r6, r0
    2972:	e669      	b.n	2648 <__aeabi_dadd+0x108>
    2974:	0020      	movs	r0, r4
    2976:	4338      	orrs	r0, r7
    2978:	2e00      	cmp	r6, #0
    297a:	d1d1      	bne.n	2920 <__aeabi_dadd+0x3e0>
    297c:	2800      	cmp	r0, #0
    297e:	d15b      	bne.n	2a38 <__aeabi_dadd+0x4f8>
    2980:	001c      	movs	r4, r3
    2982:	4314      	orrs	r4, r2
    2984:	d100      	bne.n	2988 <__aeabi_dadd+0x448>
    2986:	e0a8      	b.n	2ada <__aeabi_dadd+0x59a>
    2988:	001c      	movs	r4, r3
    298a:	0017      	movs	r7, r2
    298c:	46d8      	mov	r8, fp
    298e:	e65b      	b.n	2648 <__aeabi_dadd+0x108>
    2990:	0006      	movs	r6, r0
    2992:	2400      	movs	r4, #0
    2994:	2700      	movs	r7, #0
    2996:	e697      	b.n	26c8 <__aeabi_dadd+0x188>
    2998:	4650      	mov	r0, sl
    299a:	000b      	movs	r3, r1
    299c:	3820      	subs	r0, #32
    299e:	40c3      	lsrs	r3, r0
    29a0:	4699      	mov	r9, r3
    29a2:	4653      	mov	r3, sl
    29a4:	2b20      	cmp	r3, #32
    29a6:	d100      	bne.n	29aa <__aeabi_dadd+0x46a>
    29a8:	e095      	b.n	2ad6 <__aeabi_dadd+0x596>
    29aa:	2340      	movs	r3, #64	; 0x40
    29ac:	4650      	mov	r0, sl
    29ae:	1a1b      	subs	r3, r3, r0
    29b0:	4099      	lsls	r1, r3
    29b2:	430a      	orrs	r2, r1
    29b4:	1e51      	subs	r1, r2, #1
    29b6:	418a      	sbcs	r2, r1
    29b8:	464b      	mov	r3, r9
    29ba:	2100      	movs	r1, #0
    29bc:	431a      	orrs	r2, r3
    29be:	e69f      	b.n	2700 <__aeabi_dadd+0x1c0>
    29c0:	2e00      	cmp	r6, #0
    29c2:	d130      	bne.n	2a26 <__aeabi_dadd+0x4e6>
    29c4:	0026      	movs	r6, r4
    29c6:	433e      	orrs	r6, r7
    29c8:	d067      	beq.n	2a9a <__aeabi_dadd+0x55a>
    29ca:	43db      	mvns	r3, r3
    29cc:	469a      	mov	sl, r3
    29ce:	2b00      	cmp	r3, #0
    29d0:	d01c      	beq.n	2a0c <__aeabi_dadd+0x4cc>
    29d2:	4e61      	ldr	r6, [pc, #388]	; (2b58 <__aeabi_dadd+0x618>)
    29d4:	42b0      	cmp	r0, r6
    29d6:	d060      	beq.n	2a9a <__aeabi_dadd+0x55a>
    29d8:	4653      	mov	r3, sl
    29da:	2b38      	cmp	r3, #56	; 0x38
    29dc:	dd00      	ble.n	29e0 <__aeabi_dadd+0x4a0>
    29de:	e096      	b.n	2b0e <__aeabi_dadd+0x5ce>
    29e0:	2b1f      	cmp	r3, #31
    29e2:	dd00      	ble.n	29e6 <__aeabi_dadd+0x4a6>
    29e4:	e09f      	b.n	2b26 <__aeabi_dadd+0x5e6>
    29e6:	2620      	movs	r6, #32
    29e8:	1af3      	subs	r3, r6, r3
    29ea:	0026      	movs	r6, r4
    29ec:	409e      	lsls	r6, r3
    29ee:	469c      	mov	ip, r3
    29f0:	46b3      	mov	fp, r6
    29f2:	4653      	mov	r3, sl
    29f4:	003e      	movs	r6, r7
    29f6:	40de      	lsrs	r6, r3
    29f8:	0033      	movs	r3, r6
    29fa:	465e      	mov	r6, fp
    29fc:	431e      	orrs	r6, r3
    29fe:	4663      	mov	r3, ip
    2a00:	409f      	lsls	r7, r3
    2a02:	1e7b      	subs	r3, r7, #1
    2a04:	419f      	sbcs	r7, r3
    2a06:	4653      	mov	r3, sl
    2a08:	40dc      	lsrs	r4, r3
    2a0a:	4337      	orrs	r7, r6
    2a0c:	18bf      	adds	r7, r7, r2
    2a0e:	4297      	cmp	r7, r2
    2a10:	4192      	sbcs	r2, r2
    2a12:	1864      	adds	r4, r4, r1
    2a14:	4252      	negs	r2, r2
    2a16:	18a4      	adds	r4, r4, r2
    2a18:	0006      	movs	r6, r0
    2a1a:	e678      	b.n	270e <__aeabi_dadd+0x1ce>
    2a1c:	4327      	orrs	r7, r4
    2a1e:	1e7c      	subs	r4, r7, #1
    2a20:	41a7      	sbcs	r7, r4
    2a22:	2400      	movs	r4, #0
    2a24:	e737      	b.n	2896 <__aeabi_dadd+0x356>
    2a26:	4e4c      	ldr	r6, [pc, #304]	; (2b58 <__aeabi_dadd+0x618>)
    2a28:	42b0      	cmp	r0, r6
    2a2a:	d036      	beq.n	2a9a <__aeabi_dadd+0x55a>
    2a2c:	2680      	movs	r6, #128	; 0x80
    2a2e:	425b      	negs	r3, r3
    2a30:	0436      	lsls	r6, r6, #16
    2a32:	469a      	mov	sl, r3
    2a34:	4334      	orrs	r4, r6
    2a36:	e7cf      	b.n	29d8 <__aeabi_dadd+0x498>
    2a38:	0018      	movs	r0, r3
    2a3a:	4310      	orrs	r0, r2
    2a3c:	d100      	bne.n	2a40 <__aeabi_dadd+0x500>
    2a3e:	e603      	b.n	2648 <__aeabi_dadd+0x108>
    2a40:	1ab8      	subs	r0, r7, r2
    2a42:	4684      	mov	ip, r0
    2a44:	4567      	cmp	r7, ip
    2a46:	41ad      	sbcs	r5, r5
    2a48:	1ae0      	subs	r0, r4, r3
    2a4a:	426d      	negs	r5, r5
    2a4c:	1b40      	subs	r0, r0, r5
    2a4e:	0205      	lsls	r5, r0, #8
    2a50:	d400      	bmi.n	2a54 <__aeabi_dadd+0x514>
    2a52:	e62c      	b.n	26ae <__aeabi_dadd+0x16e>
    2a54:	1bd7      	subs	r7, r2, r7
    2a56:	42ba      	cmp	r2, r7
    2a58:	4192      	sbcs	r2, r2
    2a5a:	1b1c      	subs	r4, r3, r4
    2a5c:	4252      	negs	r2, r2
    2a5e:	1aa4      	subs	r4, r4, r2
    2a60:	46d8      	mov	r8, fp
    2a62:	e5f1      	b.n	2648 <__aeabi_dadd+0x108>
    2a64:	0018      	movs	r0, r3
    2a66:	4310      	orrs	r0, r2
    2a68:	d100      	bne.n	2a6c <__aeabi_dadd+0x52c>
    2a6a:	e763      	b.n	2934 <__aeabi_dadd+0x3f4>
    2a6c:	08f8      	lsrs	r0, r7, #3
    2a6e:	0767      	lsls	r7, r4, #29
    2a70:	4307      	orrs	r7, r0
    2a72:	2080      	movs	r0, #128	; 0x80
    2a74:	08e4      	lsrs	r4, r4, #3
    2a76:	0300      	lsls	r0, r0, #12
    2a78:	4204      	tst	r4, r0
    2a7a:	d008      	beq.n	2a8e <__aeabi_dadd+0x54e>
    2a7c:	08dd      	lsrs	r5, r3, #3
    2a7e:	4205      	tst	r5, r0
    2a80:	d105      	bne.n	2a8e <__aeabi_dadd+0x54e>
    2a82:	08d2      	lsrs	r2, r2, #3
    2a84:	0759      	lsls	r1, r3, #29
    2a86:	4311      	orrs	r1, r2
    2a88:	000f      	movs	r7, r1
    2a8a:	002c      	movs	r4, r5
    2a8c:	46d8      	mov	r8, fp
    2a8e:	0f7b      	lsrs	r3, r7, #29
    2a90:	00e4      	lsls	r4, r4, #3
    2a92:	431c      	orrs	r4, r3
    2a94:	00ff      	lsls	r7, r7, #3
    2a96:	4e30      	ldr	r6, [pc, #192]	; (2b58 <__aeabi_dadd+0x618>)
    2a98:	e5d6      	b.n	2648 <__aeabi_dadd+0x108>
    2a9a:	000c      	movs	r4, r1
    2a9c:	0017      	movs	r7, r2
    2a9e:	0006      	movs	r6, r0
    2aa0:	e5d2      	b.n	2648 <__aeabi_dadd+0x108>
    2aa2:	2b00      	cmp	r3, #0
    2aa4:	d038      	beq.n	2b18 <__aeabi_dadd+0x5d8>
    2aa6:	000b      	movs	r3, r1
    2aa8:	4313      	orrs	r3, r2
    2aaa:	d100      	bne.n	2aae <__aeabi_dadd+0x56e>
    2aac:	e742      	b.n	2934 <__aeabi_dadd+0x3f4>
    2aae:	08f8      	lsrs	r0, r7, #3
    2ab0:	0767      	lsls	r7, r4, #29
    2ab2:	4307      	orrs	r7, r0
    2ab4:	2080      	movs	r0, #128	; 0x80
    2ab6:	08e4      	lsrs	r4, r4, #3
    2ab8:	0300      	lsls	r0, r0, #12
    2aba:	4204      	tst	r4, r0
    2abc:	d0e7      	beq.n	2a8e <__aeabi_dadd+0x54e>
    2abe:	08cb      	lsrs	r3, r1, #3
    2ac0:	4203      	tst	r3, r0
    2ac2:	d1e4      	bne.n	2a8e <__aeabi_dadd+0x54e>
    2ac4:	08d2      	lsrs	r2, r2, #3
    2ac6:	0749      	lsls	r1, r1, #29
    2ac8:	4311      	orrs	r1, r2
    2aca:	000f      	movs	r7, r1
    2acc:	001c      	movs	r4, r3
    2ace:	e7de      	b.n	2a8e <__aeabi_dadd+0x54e>
    2ad0:	2700      	movs	r7, #0
    2ad2:	2400      	movs	r4, #0
    2ad4:	e5d5      	b.n	2682 <__aeabi_dadd+0x142>
    2ad6:	2100      	movs	r1, #0
    2ad8:	e76b      	b.n	29b2 <__aeabi_dadd+0x472>
    2ada:	2500      	movs	r5, #0
    2adc:	2700      	movs	r7, #0
    2ade:	e5f3      	b.n	26c8 <__aeabi_dadd+0x188>
    2ae0:	464e      	mov	r6, r9
    2ae2:	0025      	movs	r5, r4
    2ae4:	3e20      	subs	r6, #32
    2ae6:	40f5      	lsrs	r5, r6
    2ae8:	464b      	mov	r3, r9
    2aea:	002e      	movs	r6, r5
    2aec:	2b20      	cmp	r3, #32
    2aee:	d02d      	beq.n	2b4c <__aeabi_dadd+0x60c>
    2af0:	2540      	movs	r5, #64	; 0x40
    2af2:	1aed      	subs	r5, r5, r3
    2af4:	40ac      	lsls	r4, r5
    2af6:	4327      	orrs	r7, r4
    2af8:	1e7c      	subs	r4, r7, #1
    2afa:	41a7      	sbcs	r7, r4
    2afc:	2400      	movs	r4, #0
    2afe:	4337      	orrs	r7, r6
    2b00:	e6c9      	b.n	2896 <__aeabi_dadd+0x356>
    2b02:	2480      	movs	r4, #128	; 0x80
    2b04:	2500      	movs	r5, #0
    2b06:	0324      	lsls	r4, r4, #12
    2b08:	4e13      	ldr	r6, [pc, #76]	; (2b58 <__aeabi_dadd+0x618>)
    2b0a:	2700      	movs	r7, #0
    2b0c:	e5dc      	b.n	26c8 <__aeabi_dadd+0x188>
    2b0e:	4327      	orrs	r7, r4
    2b10:	1e7c      	subs	r4, r7, #1
    2b12:	41a7      	sbcs	r7, r4
    2b14:	2400      	movs	r4, #0
    2b16:	e779      	b.n	2a0c <__aeabi_dadd+0x4cc>
    2b18:	000c      	movs	r4, r1
    2b1a:	0017      	movs	r7, r2
    2b1c:	4e0e      	ldr	r6, [pc, #56]	; (2b58 <__aeabi_dadd+0x618>)
    2b1e:	e593      	b.n	2648 <__aeabi_dadd+0x108>
    2b20:	000c      	movs	r4, r1
    2b22:	0017      	movs	r7, r2
    2b24:	e590      	b.n	2648 <__aeabi_dadd+0x108>
    2b26:	4656      	mov	r6, sl
    2b28:	0023      	movs	r3, r4
    2b2a:	3e20      	subs	r6, #32
    2b2c:	40f3      	lsrs	r3, r6
    2b2e:	4699      	mov	r9, r3
    2b30:	4653      	mov	r3, sl
    2b32:	2b20      	cmp	r3, #32
    2b34:	d00e      	beq.n	2b54 <__aeabi_dadd+0x614>
    2b36:	2340      	movs	r3, #64	; 0x40
    2b38:	4656      	mov	r6, sl
    2b3a:	1b9b      	subs	r3, r3, r6
    2b3c:	409c      	lsls	r4, r3
    2b3e:	4327      	orrs	r7, r4
    2b40:	1e7c      	subs	r4, r7, #1
    2b42:	41a7      	sbcs	r7, r4
    2b44:	464b      	mov	r3, r9
    2b46:	2400      	movs	r4, #0
    2b48:	431f      	orrs	r7, r3
    2b4a:	e75f      	b.n	2a0c <__aeabi_dadd+0x4cc>
    2b4c:	2400      	movs	r4, #0
    2b4e:	e7d2      	b.n	2af6 <__aeabi_dadd+0x5b6>
    2b50:	0017      	movs	r7, r2
    2b52:	e5b2      	b.n	26ba <__aeabi_dadd+0x17a>
    2b54:	2400      	movs	r4, #0
    2b56:	e7f2      	b.n	2b3e <__aeabi_dadd+0x5fe>
    2b58:	000007ff 	.word	0x000007ff
    2b5c:	ff7fffff 	.word	0xff7fffff

00002b60 <__aeabi_ddiv>:
    2b60:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b62:	4657      	mov	r7, sl
    2b64:	4645      	mov	r5, r8
    2b66:	46de      	mov	lr, fp
    2b68:	464e      	mov	r6, r9
    2b6a:	b5e0      	push	{r5, r6, r7, lr}
    2b6c:	004c      	lsls	r4, r1, #1
    2b6e:	030e      	lsls	r6, r1, #12
    2b70:	b087      	sub	sp, #28
    2b72:	4683      	mov	fp, r0
    2b74:	4692      	mov	sl, r2
    2b76:	001d      	movs	r5, r3
    2b78:	4680      	mov	r8, r0
    2b7a:	0b36      	lsrs	r6, r6, #12
    2b7c:	0d64      	lsrs	r4, r4, #21
    2b7e:	0fcf      	lsrs	r7, r1, #31
    2b80:	2c00      	cmp	r4, #0
    2b82:	d04f      	beq.n	2c24 <__aeabi_ddiv+0xc4>
    2b84:	4b6f      	ldr	r3, [pc, #444]	; (2d44 <__aeabi_ddiv+0x1e4>)
    2b86:	429c      	cmp	r4, r3
    2b88:	d035      	beq.n	2bf6 <__aeabi_ddiv+0x96>
    2b8a:	2380      	movs	r3, #128	; 0x80
    2b8c:	0f42      	lsrs	r2, r0, #29
    2b8e:	041b      	lsls	r3, r3, #16
    2b90:	00f6      	lsls	r6, r6, #3
    2b92:	4313      	orrs	r3, r2
    2b94:	4333      	orrs	r3, r6
    2b96:	4699      	mov	r9, r3
    2b98:	00c3      	lsls	r3, r0, #3
    2b9a:	4698      	mov	r8, r3
    2b9c:	4b6a      	ldr	r3, [pc, #424]	; (2d48 <__aeabi_ddiv+0x1e8>)
    2b9e:	2600      	movs	r6, #0
    2ba0:	469c      	mov	ip, r3
    2ba2:	2300      	movs	r3, #0
    2ba4:	4464      	add	r4, ip
    2ba6:	9303      	str	r3, [sp, #12]
    2ba8:	032b      	lsls	r3, r5, #12
    2baa:	0b1b      	lsrs	r3, r3, #12
    2bac:	469b      	mov	fp, r3
    2bae:	006b      	lsls	r3, r5, #1
    2bb0:	0fed      	lsrs	r5, r5, #31
    2bb2:	4650      	mov	r0, sl
    2bb4:	0d5b      	lsrs	r3, r3, #21
    2bb6:	9501      	str	r5, [sp, #4]
    2bb8:	d05e      	beq.n	2c78 <__aeabi_ddiv+0x118>
    2bba:	4a62      	ldr	r2, [pc, #392]	; (2d44 <__aeabi_ddiv+0x1e4>)
    2bbc:	4293      	cmp	r3, r2
    2bbe:	d053      	beq.n	2c68 <__aeabi_ddiv+0x108>
    2bc0:	465a      	mov	r2, fp
    2bc2:	00d1      	lsls	r1, r2, #3
    2bc4:	2280      	movs	r2, #128	; 0x80
    2bc6:	0f40      	lsrs	r0, r0, #29
    2bc8:	0412      	lsls	r2, r2, #16
    2bca:	4302      	orrs	r2, r0
    2bcc:	430a      	orrs	r2, r1
    2bce:	4693      	mov	fp, r2
    2bd0:	4652      	mov	r2, sl
    2bd2:	00d1      	lsls	r1, r2, #3
    2bd4:	4a5c      	ldr	r2, [pc, #368]	; (2d48 <__aeabi_ddiv+0x1e8>)
    2bd6:	4694      	mov	ip, r2
    2bd8:	2200      	movs	r2, #0
    2bda:	4463      	add	r3, ip
    2bdc:	0038      	movs	r0, r7
    2bde:	4068      	eors	r0, r5
    2be0:	4684      	mov	ip, r0
    2be2:	9002      	str	r0, [sp, #8]
    2be4:	1ae4      	subs	r4, r4, r3
    2be6:	4316      	orrs	r6, r2
    2be8:	2e0f      	cmp	r6, #15
    2bea:	d900      	bls.n	2bee <__aeabi_ddiv+0x8e>
    2bec:	e0b4      	b.n	2d58 <__aeabi_ddiv+0x1f8>
    2bee:	4b57      	ldr	r3, [pc, #348]	; (2d4c <__aeabi_ddiv+0x1ec>)
    2bf0:	00b6      	lsls	r6, r6, #2
    2bf2:	599b      	ldr	r3, [r3, r6]
    2bf4:	469f      	mov	pc, r3
    2bf6:	0003      	movs	r3, r0
    2bf8:	4333      	orrs	r3, r6
    2bfa:	4699      	mov	r9, r3
    2bfc:	d16c      	bne.n	2cd8 <__aeabi_ddiv+0x178>
    2bfe:	2300      	movs	r3, #0
    2c00:	4698      	mov	r8, r3
    2c02:	3302      	adds	r3, #2
    2c04:	2608      	movs	r6, #8
    2c06:	9303      	str	r3, [sp, #12]
    2c08:	e7ce      	b.n	2ba8 <__aeabi_ddiv+0x48>
    2c0a:	46cb      	mov	fp, r9
    2c0c:	4641      	mov	r1, r8
    2c0e:	9a03      	ldr	r2, [sp, #12]
    2c10:	9701      	str	r7, [sp, #4]
    2c12:	2a02      	cmp	r2, #2
    2c14:	d165      	bne.n	2ce2 <__aeabi_ddiv+0x182>
    2c16:	9b01      	ldr	r3, [sp, #4]
    2c18:	4c4a      	ldr	r4, [pc, #296]	; (2d44 <__aeabi_ddiv+0x1e4>)
    2c1a:	469c      	mov	ip, r3
    2c1c:	2300      	movs	r3, #0
    2c1e:	2200      	movs	r2, #0
    2c20:	4698      	mov	r8, r3
    2c22:	e06b      	b.n	2cfc <__aeabi_ddiv+0x19c>
    2c24:	0003      	movs	r3, r0
    2c26:	4333      	orrs	r3, r6
    2c28:	4699      	mov	r9, r3
    2c2a:	d04e      	beq.n	2cca <__aeabi_ddiv+0x16a>
    2c2c:	2e00      	cmp	r6, #0
    2c2e:	d100      	bne.n	2c32 <__aeabi_ddiv+0xd2>
    2c30:	e1bc      	b.n	2fac <__aeabi_ddiv+0x44c>
    2c32:	0030      	movs	r0, r6
    2c34:	f001 f8ca 	bl	3dcc <__clzsi2>
    2c38:	0003      	movs	r3, r0
    2c3a:	3b0b      	subs	r3, #11
    2c3c:	2b1c      	cmp	r3, #28
    2c3e:	dd00      	ble.n	2c42 <__aeabi_ddiv+0xe2>
    2c40:	e1ac      	b.n	2f9c <__aeabi_ddiv+0x43c>
    2c42:	221d      	movs	r2, #29
    2c44:	1ad3      	subs	r3, r2, r3
    2c46:	465a      	mov	r2, fp
    2c48:	0001      	movs	r1, r0
    2c4a:	40da      	lsrs	r2, r3
    2c4c:	3908      	subs	r1, #8
    2c4e:	408e      	lsls	r6, r1
    2c50:	0013      	movs	r3, r2
    2c52:	4333      	orrs	r3, r6
    2c54:	4699      	mov	r9, r3
    2c56:	465b      	mov	r3, fp
    2c58:	408b      	lsls	r3, r1
    2c5a:	4698      	mov	r8, r3
    2c5c:	2300      	movs	r3, #0
    2c5e:	4c3c      	ldr	r4, [pc, #240]	; (2d50 <__aeabi_ddiv+0x1f0>)
    2c60:	2600      	movs	r6, #0
    2c62:	1a24      	subs	r4, r4, r0
    2c64:	9303      	str	r3, [sp, #12]
    2c66:	e79f      	b.n	2ba8 <__aeabi_ddiv+0x48>
    2c68:	4651      	mov	r1, sl
    2c6a:	465a      	mov	r2, fp
    2c6c:	4311      	orrs	r1, r2
    2c6e:	d129      	bne.n	2cc4 <__aeabi_ddiv+0x164>
    2c70:	2200      	movs	r2, #0
    2c72:	4693      	mov	fp, r2
    2c74:	3202      	adds	r2, #2
    2c76:	e7b1      	b.n	2bdc <__aeabi_ddiv+0x7c>
    2c78:	4659      	mov	r1, fp
    2c7a:	4301      	orrs	r1, r0
    2c7c:	d01e      	beq.n	2cbc <__aeabi_ddiv+0x15c>
    2c7e:	465b      	mov	r3, fp
    2c80:	2b00      	cmp	r3, #0
    2c82:	d100      	bne.n	2c86 <__aeabi_ddiv+0x126>
    2c84:	e19e      	b.n	2fc4 <__aeabi_ddiv+0x464>
    2c86:	4658      	mov	r0, fp
    2c88:	f001 f8a0 	bl	3dcc <__clzsi2>
    2c8c:	0003      	movs	r3, r0
    2c8e:	3b0b      	subs	r3, #11
    2c90:	2b1c      	cmp	r3, #28
    2c92:	dd00      	ble.n	2c96 <__aeabi_ddiv+0x136>
    2c94:	e18f      	b.n	2fb6 <__aeabi_ddiv+0x456>
    2c96:	0002      	movs	r2, r0
    2c98:	4659      	mov	r1, fp
    2c9a:	3a08      	subs	r2, #8
    2c9c:	4091      	lsls	r1, r2
    2c9e:	468b      	mov	fp, r1
    2ca0:	211d      	movs	r1, #29
    2ca2:	1acb      	subs	r3, r1, r3
    2ca4:	4651      	mov	r1, sl
    2ca6:	40d9      	lsrs	r1, r3
    2ca8:	000b      	movs	r3, r1
    2caa:	4659      	mov	r1, fp
    2cac:	430b      	orrs	r3, r1
    2cae:	4651      	mov	r1, sl
    2cb0:	469b      	mov	fp, r3
    2cb2:	4091      	lsls	r1, r2
    2cb4:	4b26      	ldr	r3, [pc, #152]	; (2d50 <__aeabi_ddiv+0x1f0>)
    2cb6:	2200      	movs	r2, #0
    2cb8:	1a1b      	subs	r3, r3, r0
    2cba:	e78f      	b.n	2bdc <__aeabi_ddiv+0x7c>
    2cbc:	2300      	movs	r3, #0
    2cbe:	2201      	movs	r2, #1
    2cc0:	469b      	mov	fp, r3
    2cc2:	e78b      	b.n	2bdc <__aeabi_ddiv+0x7c>
    2cc4:	4651      	mov	r1, sl
    2cc6:	2203      	movs	r2, #3
    2cc8:	e788      	b.n	2bdc <__aeabi_ddiv+0x7c>
    2cca:	2300      	movs	r3, #0
    2ccc:	4698      	mov	r8, r3
    2cce:	3301      	adds	r3, #1
    2cd0:	2604      	movs	r6, #4
    2cd2:	2400      	movs	r4, #0
    2cd4:	9303      	str	r3, [sp, #12]
    2cd6:	e767      	b.n	2ba8 <__aeabi_ddiv+0x48>
    2cd8:	2303      	movs	r3, #3
    2cda:	46b1      	mov	r9, r6
    2cdc:	9303      	str	r3, [sp, #12]
    2cde:	260c      	movs	r6, #12
    2ce0:	e762      	b.n	2ba8 <__aeabi_ddiv+0x48>
    2ce2:	2a03      	cmp	r2, #3
    2ce4:	d100      	bne.n	2ce8 <__aeabi_ddiv+0x188>
    2ce6:	e25c      	b.n	31a2 <__aeabi_ddiv+0x642>
    2ce8:	9b01      	ldr	r3, [sp, #4]
    2cea:	2a01      	cmp	r2, #1
    2cec:	d000      	beq.n	2cf0 <__aeabi_ddiv+0x190>
    2cee:	e1e4      	b.n	30ba <__aeabi_ddiv+0x55a>
    2cf0:	4013      	ands	r3, r2
    2cf2:	469c      	mov	ip, r3
    2cf4:	2300      	movs	r3, #0
    2cf6:	2400      	movs	r4, #0
    2cf8:	2200      	movs	r2, #0
    2cfa:	4698      	mov	r8, r3
    2cfc:	2100      	movs	r1, #0
    2cfe:	0312      	lsls	r2, r2, #12
    2d00:	0b13      	lsrs	r3, r2, #12
    2d02:	0d0a      	lsrs	r2, r1, #20
    2d04:	0512      	lsls	r2, r2, #20
    2d06:	431a      	orrs	r2, r3
    2d08:	0523      	lsls	r3, r4, #20
    2d0a:	4c12      	ldr	r4, [pc, #72]	; (2d54 <__aeabi_ddiv+0x1f4>)
    2d0c:	4640      	mov	r0, r8
    2d0e:	4022      	ands	r2, r4
    2d10:	4313      	orrs	r3, r2
    2d12:	4662      	mov	r2, ip
    2d14:	005b      	lsls	r3, r3, #1
    2d16:	07d2      	lsls	r2, r2, #31
    2d18:	085b      	lsrs	r3, r3, #1
    2d1a:	4313      	orrs	r3, r2
    2d1c:	0019      	movs	r1, r3
    2d1e:	b007      	add	sp, #28
    2d20:	bc3c      	pop	{r2, r3, r4, r5}
    2d22:	4690      	mov	r8, r2
    2d24:	4699      	mov	r9, r3
    2d26:	46a2      	mov	sl, r4
    2d28:	46ab      	mov	fp, r5
    2d2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2d2c:	2300      	movs	r3, #0
    2d2e:	2280      	movs	r2, #128	; 0x80
    2d30:	469c      	mov	ip, r3
    2d32:	0312      	lsls	r2, r2, #12
    2d34:	4698      	mov	r8, r3
    2d36:	4c03      	ldr	r4, [pc, #12]	; (2d44 <__aeabi_ddiv+0x1e4>)
    2d38:	e7e0      	b.n	2cfc <__aeabi_ddiv+0x19c>
    2d3a:	2300      	movs	r3, #0
    2d3c:	4c01      	ldr	r4, [pc, #4]	; (2d44 <__aeabi_ddiv+0x1e4>)
    2d3e:	2200      	movs	r2, #0
    2d40:	4698      	mov	r8, r3
    2d42:	e7db      	b.n	2cfc <__aeabi_ddiv+0x19c>
    2d44:	000007ff 	.word	0x000007ff
    2d48:	fffffc01 	.word	0xfffffc01
    2d4c:	00003f1c 	.word	0x00003f1c
    2d50:	fffffc0d 	.word	0xfffffc0d
    2d54:	800fffff 	.word	0x800fffff
    2d58:	45d9      	cmp	r9, fp
    2d5a:	d900      	bls.n	2d5e <__aeabi_ddiv+0x1fe>
    2d5c:	e139      	b.n	2fd2 <__aeabi_ddiv+0x472>
    2d5e:	d100      	bne.n	2d62 <__aeabi_ddiv+0x202>
    2d60:	e134      	b.n	2fcc <__aeabi_ddiv+0x46c>
    2d62:	2300      	movs	r3, #0
    2d64:	4646      	mov	r6, r8
    2d66:	464d      	mov	r5, r9
    2d68:	469a      	mov	sl, r3
    2d6a:	3c01      	subs	r4, #1
    2d6c:	465b      	mov	r3, fp
    2d6e:	0e0a      	lsrs	r2, r1, #24
    2d70:	021b      	lsls	r3, r3, #8
    2d72:	431a      	orrs	r2, r3
    2d74:	020b      	lsls	r3, r1, #8
    2d76:	0c17      	lsrs	r7, r2, #16
    2d78:	9303      	str	r3, [sp, #12]
    2d7a:	0413      	lsls	r3, r2, #16
    2d7c:	0c1b      	lsrs	r3, r3, #16
    2d7e:	0039      	movs	r1, r7
    2d80:	0028      	movs	r0, r5
    2d82:	4690      	mov	r8, r2
    2d84:	9301      	str	r3, [sp, #4]
    2d86:	f7ff fb4f 	bl	2428 <__udivsi3>
    2d8a:	0002      	movs	r2, r0
    2d8c:	9b01      	ldr	r3, [sp, #4]
    2d8e:	4683      	mov	fp, r0
    2d90:	435a      	muls	r2, r3
    2d92:	0028      	movs	r0, r5
    2d94:	0039      	movs	r1, r7
    2d96:	4691      	mov	r9, r2
    2d98:	f7ff fbcc 	bl	2534 <__aeabi_uidivmod>
    2d9c:	0c35      	lsrs	r5, r6, #16
    2d9e:	0409      	lsls	r1, r1, #16
    2da0:	430d      	orrs	r5, r1
    2da2:	45a9      	cmp	r9, r5
    2da4:	d90d      	bls.n	2dc2 <__aeabi_ddiv+0x262>
    2da6:	465b      	mov	r3, fp
    2da8:	4445      	add	r5, r8
    2daa:	3b01      	subs	r3, #1
    2dac:	45a8      	cmp	r8, r5
    2dae:	d900      	bls.n	2db2 <__aeabi_ddiv+0x252>
    2db0:	e13a      	b.n	3028 <__aeabi_ddiv+0x4c8>
    2db2:	45a9      	cmp	r9, r5
    2db4:	d800      	bhi.n	2db8 <__aeabi_ddiv+0x258>
    2db6:	e137      	b.n	3028 <__aeabi_ddiv+0x4c8>
    2db8:	2302      	movs	r3, #2
    2dba:	425b      	negs	r3, r3
    2dbc:	469c      	mov	ip, r3
    2dbe:	4445      	add	r5, r8
    2dc0:	44e3      	add	fp, ip
    2dc2:	464b      	mov	r3, r9
    2dc4:	1aeb      	subs	r3, r5, r3
    2dc6:	0039      	movs	r1, r7
    2dc8:	0018      	movs	r0, r3
    2dca:	9304      	str	r3, [sp, #16]
    2dcc:	f7ff fb2c 	bl	2428 <__udivsi3>
    2dd0:	9b01      	ldr	r3, [sp, #4]
    2dd2:	0005      	movs	r5, r0
    2dd4:	4343      	muls	r3, r0
    2dd6:	0039      	movs	r1, r7
    2dd8:	9804      	ldr	r0, [sp, #16]
    2dda:	4699      	mov	r9, r3
    2ddc:	f7ff fbaa 	bl	2534 <__aeabi_uidivmod>
    2de0:	0433      	lsls	r3, r6, #16
    2de2:	0409      	lsls	r1, r1, #16
    2de4:	0c1b      	lsrs	r3, r3, #16
    2de6:	430b      	orrs	r3, r1
    2de8:	4599      	cmp	r9, r3
    2dea:	d909      	bls.n	2e00 <__aeabi_ddiv+0x2a0>
    2dec:	4443      	add	r3, r8
    2dee:	1e6a      	subs	r2, r5, #1
    2df0:	4598      	cmp	r8, r3
    2df2:	d900      	bls.n	2df6 <__aeabi_ddiv+0x296>
    2df4:	e11a      	b.n	302c <__aeabi_ddiv+0x4cc>
    2df6:	4599      	cmp	r9, r3
    2df8:	d800      	bhi.n	2dfc <__aeabi_ddiv+0x29c>
    2dfa:	e117      	b.n	302c <__aeabi_ddiv+0x4cc>
    2dfc:	3d02      	subs	r5, #2
    2dfe:	4443      	add	r3, r8
    2e00:	464a      	mov	r2, r9
    2e02:	1a9b      	subs	r3, r3, r2
    2e04:	465a      	mov	r2, fp
    2e06:	0412      	lsls	r2, r2, #16
    2e08:	432a      	orrs	r2, r5
    2e0a:	9903      	ldr	r1, [sp, #12]
    2e0c:	4693      	mov	fp, r2
    2e0e:	0c10      	lsrs	r0, r2, #16
    2e10:	0c0a      	lsrs	r2, r1, #16
    2e12:	4691      	mov	r9, r2
    2e14:	0409      	lsls	r1, r1, #16
    2e16:	465a      	mov	r2, fp
    2e18:	0c09      	lsrs	r1, r1, #16
    2e1a:	464e      	mov	r6, r9
    2e1c:	000d      	movs	r5, r1
    2e1e:	0412      	lsls	r2, r2, #16
    2e20:	0c12      	lsrs	r2, r2, #16
    2e22:	4345      	muls	r5, r0
    2e24:	9105      	str	r1, [sp, #20]
    2e26:	4351      	muls	r1, r2
    2e28:	4372      	muls	r2, r6
    2e2a:	4370      	muls	r0, r6
    2e2c:	1952      	adds	r2, r2, r5
    2e2e:	0c0e      	lsrs	r6, r1, #16
    2e30:	18b2      	adds	r2, r6, r2
    2e32:	4295      	cmp	r5, r2
    2e34:	d903      	bls.n	2e3e <__aeabi_ddiv+0x2de>
    2e36:	2580      	movs	r5, #128	; 0x80
    2e38:	026d      	lsls	r5, r5, #9
    2e3a:	46ac      	mov	ip, r5
    2e3c:	4460      	add	r0, ip
    2e3e:	0c15      	lsrs	r5, r2, #16
    2e40:	0409      	lsls	r1, r1, #16
    2e42:	0412      	lsls	r2, r2, #16
    2e44:	0c09      	lsrs	r1, r1, #16
    2e46:	1828      	adds	r0, r5, r0
    2e48:	1852      	adds	r2, r2, r1
    2e4a:	4283      	cmp	r3, r0
    2e4c:	d200      	bcs.n	2e50 <__aeabi_ddiv+0x2f0>
    2e4e:	e0ce      	b.n	2fee <__aeabi_ddiv+0x48e>
    2e50:	d100      	bne.n	2e54 <__aeabi_ddiv+0x2f4>
    2e52:	e0c8      	b.n	2fe6 <__aeabi_ddiv+0x486>
    2e54:	1a1d      	subs	r5, r3, r0
    2e56:	4653      	mov	r3, sl
    2e58:	1a9e      	subs	r6, r3, r2
    2e5a:	45b2      	cmp	sl, r6
    2e5c:	4192      	sbcs	r2, r2
    2e5e:	4252      	negs	r2, r2
    2e60:	1aab      	subs	r3, r5, r2
    2e62:	469a      	mov	sl, r3
    2e64:	4598      	cmp	r8, r3
    2e66:	d100      	bne.n	2e6a <__aeabi_ddiv+0x30a>
    2e68:	e117      	b.n	309a <__aeabi_ddiv+0x53a>
    2e6a:	0039      	movs	r1, r7
    2e6c:	0018      	movs	r0, r3
    2e6e:	f7ff fadb 	bl	2428 <__udivsi3>
    2e72:	9b01      	ldr	r3, [sp, #4]
    2e74:	0005      	movs	r5, r0
    2e76:	4343      	muls	r3, r0
    2e78:	0039      	movs	r1, r7
    2e7a:	4650      	mov	r0, sl
    2e7c:	9304      	str	r3, [sp, #16]
    2e7e:	f7ff fb59 	bl	2534 <__aeabi_uidivmod>
    2e82:	9804      	ldr	r0, [sp, #16]
    2e84:	040b      	lsls	r3, r1, #16
    2e86:	0c31      	lsrs	r1, r6, #16
    2e88:	4319      	orrs	r1, r3
    2e8a:	4288      	cmp	r0, r1
    2e8c:	d909      	bls.n	2ea2 <__aeabi_ddiv+0x342>
    2e8e:	4441      	add	r1, r8
    2e90:	1e6b      	subs	r3, r5, #1
    2e92:	4588      	cmp	r8, r1
    2e94:	d900      	bls.n	2e98 <__aeabi_ddiv+0x338>
    2e96:	e107      	b.n	30a8 <__aeabi_ddiv+0x548>
    2e98:	4288      	cmp	r0, r1
    2e9a:	d800      	bhi.n	2e9e <__aeabi_ddiv+0x33e>
    2e9c:	e104      	b.n	30a8 <__aeabi_ddiv+0x548>
    2e9e:	3d02      	subs	r5, #2
    2ea0:	4441      	add	r1, r8
    2ea2:	9b04      	ldr	r3, [sp, #16]
    2ea4:	1acb      	subs	r3, r1, r3
    2ea6:	0018      	movs	r0, r3
    2ea8:	0039      	movs	r1, r7
    2eaa:	9304      	str	r3, [sp, #16]
    2eac:	f7ff fabc 	bl	2428 <__udivsi3>
    2eb0:	9b01      	ldr	r3, [sp, #4]
    2eb2:	4682      	mov	sl, r0
    2eb4:	4343      	muls	r3, r0
    2eb6:	0039      	movs	r1, r7
    2eb8:	9804      	ldr	r0, [sp, #16]
    2eba:	9301      	str	r3, [sp, #4]
    2ebc:	f7ff fb3a 	bl	2534 <__aeabi_uidivmod>
    2ec0:	9801      	ldr	r0, [sp, #4]
    2ec2:	040b      	lsls	r3, r1, #16
    2ec4:	0431      	lsls	r1, r6, #16
    2ec6:	0c09      	lsrs	r1, r1, #16
    2ec8:	4319      	orrs	r1, r3
    2eca:	4288      	cmp	r0, r1
    2ecc:	d90d      	bls.n	2eea <__aeabi_ddiv+0x38a>
    2ece:	4653      	mov	r3, sl
    2ed0:	4441      	add	r1, r8
    2ed2:	3b01      	subs	r3, #1
    2ed4:	4588      	cmp	r8, r1
    2ed6:	d900      	bls.n	2eda <__aeabi_ddiv+0x37a>
    2ed8:	e0e8      	b.n	30ac <__aeabi_ddiv+0x54c>
    2eda:	4288      	cmp	r0, r1
    2edc:	d800      	bhi.n	2ee0 <__aeabi_ddiv+0x380>
    2ede:	e0e5      	b.n	30ac <__aeabi_ddiv+0x54c>
    2ee0:	2302      	movs	r3, #2
    2ee2:	425b      	negs	r3, r3
    2ee4:	469c      	mov	ip, r3
    2ee6:	4441      	add	r1, r8
    2ee8:	44e2      	add	sl, ip
    2eea:	9b01      	ldr	r3, [sp, #4]
    2eec:	042d      	lsls	r5, r5, #16
    2eee:	1ace      	subs	r6, r1, r3
    2ef0:	4651      	mov	r1, sl
    2ef2:	4329      	orrs	r1, r5
    2ef4:	9d05      	ldr	r5, [sp, #20]
    2ef6:	464f      	mov	r7, r9
    2ef8:	002a      	movs	r2, r5
    2efa:	040b      	lsls	r3, r1, #16
    2efc:	0c08      	lsrs	r0, r1, #16
    2efe:	0c1b      	lsrs	r3, r3, #16
    2f00:	435a      	muls	r2, r3
    2f02:	4345      	muls	r5, r0
    2f04:	437b      	muls	r3, r7
    2f06:	4378      	muls	r0, r7
    2f08:	195b      	adds	r3, r3, r5
    2f0a:	0c17      	lsrs	r7, r2, #16
    2f0c:	18fb      	adds	r3, r7, r3
    2f0e:	429d      	cmp	r5, r3
    2f10:	d903      	bls.n	2f1a <__aeabi_ddiv+0x3ba>
    2f12:	2580      	movs	r5, #128	; 0x80
    2f14:	026d      	lsls	r5, r5, #9
    2f16:	46ac      	mov	ip, r5
    2f18:	4460      	add	r0, ip
    2f1a:	0c1d      	lsrs	r5, r3, #16
    2f1c:	0412      	lsls	r2, r2, #16
    2f1e:	041b      	lsls	r3, r3, #16
    2f20:	0c12      	lsrs	r2, r2, #16
    2f22:	1828      	adds	r0, r5, r0
    2f24:	189b      	adds	r3, r3, r2
    2f26:	4286      	cmp	r6, r0
    2f28:	d200      	bcs.n	2f2c <__aeabi_ddiv+0x3cc>
    2f2a:	e093      	b.n	3054 <__aeabi_ddiv+0x4f4>
    2f2c:	d100      	bne.n	2f30 <__aeabi_ddiv+0x3d0>
    2f2e:	e08e      	b.n	304e <__aeabi_ddiv+0x4ee>
    2f30:	2301      	movs	r3, #1
    2f32:	4319      	orrs	r1, r3
    2f34:	4ba0      	ldr	r3, [pc, #640]	; (31b8 <__aeabi_ddiv+0x658>)
    2f36:	18e3      	adds	r3, r4, r3
    2f38:	2b00      	cmp	r3, #0
    2f3a:	dc00      	bgt.n	2f3e <__aeabi_ddiv+0x3de>
    2f3c:	e099      	b.n	3072 <__aeabi_ddiv+0x512>
    2f3e:	074a      	lsls	r2, r1, #29
    2f40:	d000      	beq.n	2f44 <__aeabi_ddiv+0x3e4>
    2f42:	e09e      	b.n	3082 <__aeabi_ddiv+0x522>
    2f44:	465a      	mov	r2, fp
    2f46:	01d2      	lsls	r2, r2, #7
    2f48:	d506      	bpl.n	2f58 <__aeabi_ddiv+0x3f8>
    2f4a:	465a      	mov	r2, fp
    2f4c:	4b9b      	ldr	r3, [pc, #620]	; (31bc <__aeabi_ddiv+0x65c>)
    2f4e:	401a      	ands	r2, r3
    2f50:	2380      	movs	r3, #128	; 0x80
    2f52:	4693      	mov	fp, r2
    2f54:	00db      	lsls	r3, r3, #3
    2f56:	18e3      	adds	r3, r4, r3
    2f58:	4a99      	ldr	r2, [pc, #612]	; (31c0 <__aeabi_ddiv+0x660>)
    2f5a:	4293      	cmp	r3, r2
    2f5c:	dd68      	ble.n	3030 <__aeabi_ddiv+0x4d0>
    2f5e:	2301      	movs	r3, #1
    2f60:	9a02      	ldr	r2, [sp, #8]
    2f62:	4c98      	ldr	r4, [pc, #608]	; (31c4 <__aeabi_ddiv+0x664>)
    2f64:	401a      	ands	r2, r3
    2f66:	2300      	movs	r3, #0
    2f68:	4694      	mov	ip, r2
    2f6a:	4698      	mov	r8, r3
    2f6c:	2200      	movs	r2, #0
    2f6e:	e6c5      	b.n	2cfc <__aeabi_ddiv+0x19c>
    2f70:	2280      	movs	r2, #128	; 0x80
    2f72:	464b      	mov	r3, r9
    2f74:	0312      	lsls	r2, r2, #12
    2f76:	4213      	tst	r3, r2
    2f78:	d00a      	beq.n	2f90 <__aeabi_ddiv+0x430>
    2f7a:	465b      	mov	r3, fp
    2f7c:	4213      	tst	r3, r2
    2f7e:	d106      	bne.n	2f8e <__aeabi_ddiv+0x42e>
    2f80:	431a      	orrs	r2, r3
    2f82:	0312      	lsls	r2, r2, #12
    2f84:	0b12      	lsrs	r2, r2, #12
    2f86:	46ac      	mov	ip, r5
    2f88:	4688      	mov	r8, r1
    2f8a:	4c8e      	ldr	r4, [pc, #568]	; (31c4 <__aeabi_ddiv+0x664>)
    2f8c:	e6b6      	b.n	2cfc <__aeabi_ddiv+0x19c>
    2f8e:	464b      	mov	r3, r9
    2f90:	431a      	orrs	r2, r3
    2f92:	0312      	lsls	r2, r2, #12
    2f94:	0b12      	lsrs	r2, r2, #12
    2f96:	46bc      	mov	ip, r7
    2f98:	4c8a      	ldr	r4, [pc, #552]	; (31c4 <__aeabi_ddiv+0x664>)
    2f9a:	e6af      	b.n	2cfc <__aeabi_ddiv+0x19c>
    2f9c:	0003      	movs	r3, r0
    2f9e:	465a      	mov	r2, fp
    2fa0:	3b28      	subs	r3, #40	; 0x28
    2fa2:	409a      	lsls	r2, r3
    2fa4:	2300      	movs	r3, #0
    2fa6:	4691      	mov	r9, r2
    2fa8:	4698      	mov	r8, r3
    2faa:	e657      	b.n	2c5c <__aeabi_ddiv+0xfc>
    2fac:	4658      	mov	r0, fp
    2fae:	f000 ff0d 	bl	3dcc <__clzsi2>
    2fb2:	3020      	adds	r0, #32
    2fb4:	e640      	b.n	2c38 <__aeabi_ddiv+0xd8>
    2fb6:	0003      	movs	r3, r0
    2fb8:	4652      	mov	r2, sl
    2fba:	3b28      	subs	r3, #40	; 0x28
    2fbc:	409a      	lsls	r2, r3
    2fbe:	2100      	movs	r1, #0
    2fc0:	4693      	mov	fp, r2
    2fc2:	e677      	b.n	2cb4 <__aeabi_ddiv+0x154>
    2fc4:	f000 ff02 	bl	3dcc <__clzsi2>
    2fc8:	3020      	adds	r0, #32
    2fca:	e65f      	b.n	2c8c <__aeabi_ddiv+0x12c>
    2fcc:	4588      	cmp	r8, r1
    2fce:	d200      	bcs.n	2fd2 <__aeabi_ddiv+0x472>
    2fd0:	e6c7      	b.n	2d62 <__aeabi_ddiv+0x202>
    2fd2:	464b      	mov	r3, r9
    2fd4:	07de      	lsls	r6, r3, #31
    2fd6:	085d      	lsrs	r5, r3, #1
    2fd8:	4643      	mov	r3, r8
    2fda:	085b      	lsrs	r3, r3, #1
    2fdc:	431e      	orrs	r6, r3
    2fde:	4643      	mov	r3, r8
    2fe0:	07db      	lsls	r3, r3, #31
    2fe2:	469a      	mov	sl, r3
    2fe4:	e6c2      	b.n	2d6c <__aeabi_ddiv+0x20c>
    2fe6:	2500      	movs	r5, #0
    2fe8:	4592      	cmp	sl, r2
    2fea:	d300      	bcc.n	2fee <__aeabi_ddiv+0x48e>
    2fec:	e733      	b.n	2e56 <__aeabi_ddiv+0x2f6>
    2fee:	9e03      	ldr	r6, [sp, #12]
    2ff0:	4659      	mov	r1, fp
    2ff2:	46b4      	mov	ip, r6
    2ff4:	44e2      	add	sl, ip
    2ff6:	45b2      	cmp	sl, r6
    2ff8:	41ad      	sbcs	r5, r5
    2ffa:	426d      	negs	r5, r5
    2ffc:	4445      	add	r5, r8
    2ffe:	18eb      	adds	r3, r5, r3
    3000:	3901      	subs	r1, #1
    3002:	4598      	cmp	r8, r3
    3004:	d207      	bcs.n	3016 <__aeabi_ddiv+0x4b6>
    3006:	4298      	cmp	r0, r3
    3008:	d900      	bls.n	300c <__aeabi_ddiv+0x4ac>
    300a:	e07f      	b.n	310c <__aeabi_ddiv+0x5ac>
    300c:	d100      	bne.n	3010 <__aeabi_ddiv+0x4b0>
    300e:	e0bc      	b.n	318a <__aeabi_ddiv+0x62a>
    3010:	1a1d      	subs	r5, r3, r0
    3012:	468b      	mov	fp, r1
    3014:	e71f      	b.n	2e56 <__aeabi_ddiv+0x2f6>
    3016:	4598      	cmp	r8, r3
    3018:	d1fa      	bne.n	3010 <__aeabi_ddiv+0x4b0>
    301a:	9d03      	ldr	r5, [sp, #12]
    301c:	4555      	cmp	r5, sl
    301e:	d9f2      	bls.n	3006 <__aeabi_ddiv+0x4a6>
    3020:	4643      	mov	r3, r8
    3022:	468b      	mov	fp, r1
    3024:	1a1d      	subs	r5, r3, r0
    3026:	e716      	b.n	2e56 <__aeabi_ddiv+0x2f6>
    3028:	469b      	mov	fp, r3
    302a:	e6ca      	b.n	2dc2 <__aeabi_ddiv+0x262>
    302c:	0015      	movs	r5, r2
    302e:	e6e7      	b.n	2e00 <__aeabi_ddiv+0x2a0>
    3030:	465a      	mov	r2, fp
    3032:	08c9      	lsrs	r1, r1, #3
    3034:	0752      	lsls	r2, r2, #29
    3036:	430a      	orrs	r2, r1
    3038:	055b      	lsls	r3, r3, #21
    303a:	4690      	mov	r8, r2
    303c:	0d5c      	lsrs	r4, r3, #21
    303e:	465a      	mov	r2, fp
    3040:	2301      	movs	r3, #1
    3042:	9902      	ldr	r1, [sp, #8]
    3044:	0252      	lsls	r2, r2, #9
    3046:	4019      	ands	r1, r3
    3048:	0b12      	lsrs	r2, r2, #12
    304a:	468c      	mov	ip, r1
    304c:	e656      	b.n	2cfc <__aeabi_ddiv+0x19c>
    304e:	2b00      	cmp	r3, #0
    3050:	d100      	bne.n	3054 <__aeabi_ddiv+0x4f4>
    3052:	e76f      	b.n	2f34 <__aeabi_ddiv+0x3d4>
    3054:	4446      	add	r6, r8
    3056:	1e4a      	subs	r2, r1, #1
    3058:	45b0      	cmp	r8, r6
    305a:	d929      	bls.n	30b0 <__aeabi_ddiv+0x550>
    305c:	0011      	movs	r1, r2
    305e:	4286      	cmp	r6, r0
    3060:	d000      	beq.n	3064 <__aeabi_ddiv+0x504>
    3062:	e765      	b.n	2f30 <__aeabi_ddiv+0x3d0>
    3064:	9a03      	ldr	r2, [sp, #12]
    3066:	4293      	cmp	r3, r2
    3068:	d000      	beq.n	306c <__aeabi_ddiv+0x50c>
    306a:	e761      	b.n	2f30 <__aeabi_ddiv+0x3d0>
    306c:	e762      	b.n	2f34 <__aeabi_ddiv+0x3d4>
    306e:	2101      	movs	r1, #1
    3070:	4249      	negs	r1, r1
    3072:	2001      	movs	r0, #1
    3074:	1ac2      	subs	r2, r0, r3
    3076:	2a38      	cmp	r2, #56	; 0x38
    3078:	dd21      	ble.n	30be <__aeabi_ddiv+0x55e>
    307a:	9b02      	ldr	r3, [sp, #8]
    307c:	4003      	ands	r3, r0
    307e:	469c      	mov	ip, r3
    3080:	e638      	b.n	2cf4 <__aeabi_ddiv+0x194>
    3082:	220f      	movs	r2, #15
    3084:	400a      	ands	r2, r1
    3086:	2a04      	cmp	r2, #4
    3088:	d100      	bne.n	308c <__aeabi_ddiv+0x52c>
    308a:	e75b      	b.n	2f44 <__aeabi_ddiv+0x3e4>
    308c:	000a      	movs	r2, r1
    308e:	1d11      	adds	r1, r2, #4
    3090:	4291      	cmp	r1, r2
    3092:	4192      	sbcs	r2, r2
    3094:	4252      	negs	r2, r2
    3096:	4493      	add	fp, r2
    3098:	e754      	b.n	2f44 <__aeabi_ddiv+0x3e4>
    309a:	4b47      	ldr	r3, [pc, #284]	; (31b8 <__aeabi_ddiv+0x658>)
    309c:	18e3      	adds	r3, r4, r3
    309e:	2b00      	cmp	r3, #0
    30a0:	dde5      	ble.n	306e <__aeabi_ddiv+0x50e>
    30a2:	2201      	movs	r2, #1
    30a4:	4252      	negs	r2, r2
    30a6:	e7f2      	b.n	308e <__aeabi_ddiv+0x52e>
    30a8:	001d      	movs	r5, r3
    30aa:	e6fa      	b.n	2ea2 <__aeabi_ddiv+0x342>
    30ac:	469a      	mov	sl, r3
    30ae:	e71c      	b.n	2eea <__aeabi_ddiv+0x38a>
    30b0:	42b0      	cmp	r0, r6
    30b2:	d839      	bhi.n	3128 <__aeabi_ddiv+0x5c8>
    30b4:	d06e      	beq.n	3194 <__aeabi_ddiv+0x634>
    30b6:	0011      	movs	r1, r2
    30b8:	e73a      	b.n	2f30 <__aeabi_ddiv+0x3d0>
    30ba:	9302      	str	r3, [sp, #8]
    30bc:	e73a      	b.n	2f34 <__aeabi_ddiv+0x3d4>
    30be:	2a1f      	cmp	r2, #31
    30c0:	dc3c      	bgt.n	313c <__aeabi_ddiv+0x5dc>
    30c2:	2320      	movs	r3, #32
    30c4:	1a9b      	subs	r3, r3, r2
    30c6:	000c      	movs	r4, r1
    30c8:	4658      	mov	r0, fp
    30ca:	4099      	lsls	r1, r3
    30cc:	4098      	lsls	r0, r3
    30ce:	1e4b      	subs	r3, r1, #1
    30d0:	4199      	sbcs	r1, r3
    30d2:	465b      	mov	r3, fp
    30d4:	40d4      	lsrs	r4, r2
    30d6:	40d3      	lsrs	r3, r2
    30d8:	4320      	orrs	r0, r4
    30da:	4308      	orrs	r0, r1
    30dc:	001a      	movs	r2, r3
    30de:	0743      	lsls	r3, r0, #29
    30e0:	d009      	beq.n	30f6 <__aeabi_ddiv+0x596>
    30e2:	230f      	movs	r3, #15
    30e4:	4003      	ands	r3, r0
    30e6:	2b04      	cmp	r3, #4
    30e8:	d005      	beq.n	30f6 <__aeabi_ddiv+0x596>
    30ea:	0001      	movs	r1, r0
    30ec:	1d08      	adds	r0, r1, #4
    30ee:	4288      	cmp	r0, r1
    30f0:	419b      	sbcs	r3, r3
    30f2:	425b      	negs	r3, r3
    30f4:	18d2      	adds	r2, r2, r3
    30f6:	0213      	lsls	r3, r2, #8
    30f8:	d53a      	bpl.n	3170 <__aeabi_ddiv+0x610>
    30fa:	2301      	movs	r3, #1
    30fc:	9a02      	ldr	r2, [sp, #8]
    30fe:	2401      	movs	r4, #1
    3100:	401a      	ands	r2, r3
    3102:	2300      	movs	r3, #0
    3104:	4694      	mov	ip, r2
    3106:	4698      	mov	r8, r3
    3108:	2200      	movs	r2, #0
    310a:	e5f7      	b.n	2cfc <__aeabi_ddiv+0x19c>
    310c:	2102      	movs	r1, #2
    310e:	4249      	negs	r1, r1
    3110:	468c      	mov	ip, r1
    3112:	9d03      	ldr	r5, [sp, #12]
    3114:	44e3      	add	fp, ip
    3116:	46ac      	mov	ip, r5
    3118:	44e2      	add	sl, ip
    311a:	45aa      	cmp	sl, r5
    311c:	41ad      	sbcs	r5, r5
    311e:	426d      	negs	r5, r5
    3120:	4445      	add	r5, r8
    3122:	18ed      	adds	r5, r5, r3
    3124:	1a2d      	subs	r5, r5, r0
    3126:	e696      	b.n	2e56 <__aeabi_ddiv+0x2f6>
    3128:	1e8a      	subs	r2, r1, #2
    312a:	9903      	ldr	r1, [sp, #12]
    312c:	004d      	lsls	r5, r1, #1
    312e:	428d      	cmp	r5, r1
    3130:	4189      	sbcs	r1, r1
    3132:	4249      	negs	r1, r1
    3134:	4441      	add	r1, r8
    3136:	1876      	adds	r6, r6, r1
    3138:	9503      	str	r5, [sp, #12]
    313a:	e78f      	b.n	305c <__aeabi_ddiv+0x4fc>
    313c:	201f      	movs	r0, #31
    313e:	4240      	negs	r0, r0
    3140:	1ac3      	subs	r3, r0, r3
    3142:	4658      	mov	r0, fp
    3144:	40d8      	lsrs	r0, r3
    3146:	0003      	movs	r3, r0
    3148:	2a20      	cmp	r2, #32
    314a:	d028      	beq.n	319e <__aeabi_ddiv+0x63e>
    314c:	2040      	movs	r0, #64	; 0x40
    314e:	465d      	mov	r5, fp
    3150:	1a82      	subs	r2, r0, r2
    3152:	4095      	lsls	r5, r2
    3154:	4329      	orrs	r1, r5
    3156:	1e4a      	subs	r2, r1, #1
    3158:	4191      	sbcs	r1, r2
    315a:	4319      	orrs	r1, r3
    315c:	2307      	movs	r3, #7
    315e:	2200      	movs	r2, #0
    3160:	400b      	ands	r3, r1
    3162:	d009      	beq.n	3178 <__aeabi_ddiv+0x618>
    3164:	230f      	movs	r3, #15
    3166:	2200      	movs	r2, #0
    3168:	400b      	ands	r3, r1
    316a:	0008      	movs	r0, r1
    316c:	2b04      	cmp	r3, #4
    316e:	d1bd      	bne.n	30ec <__aeabi_ddiv+0x58c>
    3170:	0001      	movs	r1, r0
    3172:	0753      	lsls	r3, r2, #29
    3174:	0252      	lsls	r2, r2, #9
    3176:	0b12      	lsrs	r2, r2, #12
    3178:	08c9      	lsrs	r1, r1, #3
    317a:	4319      	orrs	r1, r3
    317c:	2301      	movs	r3, #1
    317e:	4688      	mov	r8, r1
    3180:	9902      	ldr	r1, [sp, #8]
    3182:	2400      	movs	r4, #0
    3184:	4019      	ands	r1, r3
    3186:	468c      	mov	ip, r1
    3188:	e5b8      	b.n	2cfc <__aeabi_ddiv+0x19c>
    318a:	4552      	cmp	r2, sl
    318c:	d8be      	bhi.n	310c <__aeabi_ddiv+0x5ac>
    318e:	468b      	mov	fp, r1
    3190:	2500      	movs	r5, #0
    3192:	e660      	b.n	2e56 <__aeabi_ddiv+0x2f6>
    3194:	9d03      	ldr	r5, [sp, #12]
    3196:	429d      	cmp	r5, r3
    3198:	d3c6      	bcc.n	3128 <__aeabi_ddiv+0x5c8>
    319a:	0011      	movs	r1, r2
    319c:	e762      	b.n	3064 <__aeabi_ddiv+0x504>
    319e:	2500      	movs	r5, #0
    31a0:	e7d8      	b.n	3154 <__aeabi_ddiv+0x5f4>
    31a2:	2280      	movs	r2, #128	; 0x80
    31a4:	465b      	mov	r3, fp
    31a6:	0312      	lsls	r2, r2, #12
    31a8:	431a      	orrs	r2, r3
    31aa:	9b01      	ldr	r3, [sp, #4]
    31ac:	0312      	lsls	r2, r2, #12
    31ae:	0b12      	lsrs	r2, r2, #12
    31b0:	469c      	mov	ip, r3
    31b2:	4688      	mov	r8, r1
    31b4:	4c03      	ldr	r4, [pc, #12]	; (31c4 <__aeabi_ddiv+0x664>)
    31b6:	e5a1      	b.n	2cfc <__aeabi_ddiv+0x19c>
    31b8:	000003ff 	.word	0x000003ff
    31bc:	feffffff 	.word	0xfeffffff
    31c0:	000007fe 	.word	0x000007fe
    31c4:	000007ff 	.word	0x000007ff

000031c8 <__aeabi_dmul>:
    31c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    31ca:	4657      	mov	r7, sl
    31cc:	4645      	mov	r5, r8
    31ce:	46de      	mov	lr, fp
    31d0:	464e      	mov	r6, r9
    31d2:	b5e0      	push	{r5, r6, r7, lr}
    31d4:	030c      	lsls	r4, r1, #12
    31d6:	4698      	mov	r8, r3
    31d8:	004e      	lsls	r6, r1, #1
    31da:	0b23      	lsrs	r3, r4, #12
    31dc:	b087      	sub	sp, #28
    31de:	0007      	movs	r7, r0
    31e0:	4692      	mov	sl, r2
    31e2:	469b      	mov	fp, r3
    31e4:	0d76      	lsrs	r6, r6, #21
    31e6:	0fcd      	lsrs	r5, r1, #31
    31e8:	2e00      	cmp	r6, #0
    31ea:	d06b      	beq.n	32c4 <__aeabi_dmul+0xfc>
    31ec:	4b6d      	ldr	r3, [pc, #436]	; (33a4 <__aeabi_dmul+0x1dc>)
    31ee:	429e      	cmp	r6, r3
    31f0:	d035      	beq.n	325e <__aeabi_dmul+0x96>
    31f2:	2480      	movs	r4, #128	; 0x80
    31f4:	465b      	mov	r3, fp
    31f6:	0f42      	lsrs	r2, r0, #29
    31f8:	0424      	lsls	r4, r4, #16
    31fa:	00db      	lsls	r3, r3, #3
    31fc:	4314      	orrs	r4, r2
    31fe:	431c      	orrs	r4, r3
    3200:	00c3      	lsls	r3, r0, #3
    3202:	4699      	mov	r9, r3
    3204:	4b68      	ldr	r3, [pc, #416]	; (33a8 <__aeabi_dmul+0x1e0>)
    3206:	46a3      	mov	fp, r4
    3208:	469c      	mov	ip, r3
    320a:	2300      	movs	r3, #0
    320c:	2700      	movs	r7, #0
    320e:	4466      	add	r6, ip
    3210:	9302      	str	r3, [sp, #8]
    3212:	4643      	mov	r3, r8
    3214:	031c      	lsls	r4, r3, #12
    3216:	005a      	lsls	r2, r3, #1
    3218:	0fdb      	lsrs	r3, r3, #31
    321a:	4650      	mov	r0, sl
    321c:	0b24      	lsrs	r4, r4, #12
    321e:	0d52      	lsrs	r2, r2, #21
    3220:	4698      	mov	r8, r3
    3222:	d100      	bne.n	3226 <__aeabi_dmul+0x5e>
    3224:	e076      	b.n	3314 <__aeabi_dmul+0x14c>
    3226:	4b5f      	ldr	r3, [pc, #380]	; (33a4 <__aeabi_dmul+0x1dc>)
    3228:	429a      	cmp	r2, r3
    322a:	d06d      	beq.n	3308 <__aeabi_dmul+0x140>
    322c:	2380      	movs	r3, #128	; 0x80
    322e:	0f41      	lsrs	r1, r0, #29
    3230:	041b      	lsls	r3, r3, #16
    3232:	430b      	orrs	r3, r1
    3234:	495c      	ldr	r1, [pc, #368]	; (33a8 <__aeabi_dmul+0x1e0>)
    3236:	00e4      	lsls	r4, r4, #3
    3238:	468c      	mov	ip, r1
    323a:	431c      	orrs	r4, r3
    323c:	00c3      	lsls	r3, r0, #3
    323e:	2000      	movs	r0, #0
    3240:	4462      	add	r2, ip
    3242:	4641      	mov	r1, r8
    3244:	18b6      	adds	r6, r6, r2
    3246:	4069      	eors	r1, r5
    3248:	1c72      	adds	r2, r6, #1
    324a:	9101      	str	r1, [sp, #4]
    324c:	4694      	mov	ip, r2
    324e:	4307      	orrs	r7, r0
    3250:	2f0f      	cmp	r7, #15
    3252:	d900      	bls.n	3256 <__aeabi_dmul+0x8e>
    3254:	e0b0      	b.n	33b8 <__aeabi_dmul+0x1f0>
    3256:	4a55      	ldr	r2, [pc, #340]	; (33ac <__aeabi_dmul+0x1e4>)
    3258:	00bf      	lsls	r7, r7, #2
    325a:	59d2      	ldr	r2, [r2, r7]
    325c:	4697      	mov	pc, r2
    325e:	465b      	mov	r3, fp
    3260:	4303      	orrs	r3, r0
    3262:	4699      	mov	r9, r3
    3264:	d000      	beq.n	3268 <__aeabi_dmul+0xa0>
    3266:	e087      	b.n	3378 <__aeabi_dmul+0x1b0>
    3268:	2300      	movs	r3, #0
    326a:	469b      	mov	fp, r3
    326c:	3302      	adds	r3, #2
    326e:	2708      	movs	r7, #8
    3270:	9302      	str	r3, [sp, #8]
    3272:	e7ce      	b.n	3212 <__aeabi_dmul+0x4a>
    3274:	4642      	mov	r2, r8
    3276:	9201      	str	r2, [sp, #4]
    3278:	2802      	cmp	r0, #2
    327a:	d067      	beq.n	334c <__aeabi_dmul+0x184>
    327c:	2803      	cmp	r0, #3
    327e:	d100      	bne.n	3282 <__aeabi_dmul+0xba>
    3280:	e20e      	b.n	36a0 <__aeabi_dmul+0x4d8>
    3282:	2801      	cmp	r0, #1
    3284:	d000      	beq.n	3288 <__aeabi_dmul+0xc0>
    3286:	e162      	b.n	354e <__aeabi_dmul+0x386>
    3288:	2300      	movs	r3, #0
    328a:	2400      	movs	r4, #0
    328c:	2200      	movs	r2, #0
    328e:	4699      	mov	r9, r3
    3290:	9901      	ldr	r1, [sp, #4]
    3292:	4001      	ands	r1, r0
    3294:	b2cd      	uxtb	r5, r1
    3296:	2100      	movs	r1, #0
    3298:	0312      	lsls	r2, r2, #12
    329a:	0d0b      	lsrs	r3, r1, #20
    329c:	0b12      	lsrs	r2, r2, #12
    329e:	051b      	lsls	r3, r3, #20
    32a0:	4313      	orrs	r3, r2
    32a2:	4a43      	ldr	r2, [pc, #268]	; (33b0 <__aeabi_dmul+0x1e8>)
    32a4:	0524      	lsls	r4, r4, #20
    32a6:	4013      	ands	r3, r2
    32a8:	431c      	orrs	r4, r3
    32aa:	0064      	lsls	r4, r4, #1
    32ac:	07ed      	lsls	r5, r5, #31
    32ae:	0864      	lsrs	r4, r4, #1
    32b0:	432c      	orrs	r4, r5
    32b2:	4648      	mov	r0, r9
    32b4:	0021      	movs	r1, r4
    32b6:	b007      	add	sp, #28
    32b8:	bc3c      	pop	{r2, r3, r4, r5}
    32ba:	4690      	mov	r8, r2
    32bc:	4699      	mov	r9, r3
    32be:	46a2      	mov	sl, r4
    32c0:	46ab      	mov	fp, r5
    32c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    32c4:	4303      	orrs	r3, r0
    32c6:	4699      	mov	r9, r3
    32c8:	d04f      	beq.n	336a <__aeabi_dmul+0x1a2>
    32ca:	465b      	mov	r3, fp
    32cc:	2b00      	cmp	r3, #0
    32ce:	d100      	bne.n	32d2 <__aeabi_dmul+0x10a>
    32d0:	e189      	b.n	35e6 <__aeabi_dmul+0x41e>
    32d2:	4658      	mov	r0, fp
    32d4:	f000 fd7a 	bl	3dcc <__clzsi2>
    32d8:	0003      	movs	r3, r0
    32da:	3b0b      	subs	r3, #11
    32dc:	2b1c      	cmp	r3, #28
    32de:	dd00      	ble.n	32e2 <__aeabi_dmul+0x11a>
    32e0:	e17a      	b.n	35d8 <__aeabi_dmul+0x410>
    32e2:	221d      	movs	r2, #29
    32e4:	1ad3      	subs	r3, r2, r3
    32e6:	003a      	movs	r2, r7
    32e8:	0001      	movs	r1, r0
    32ea:	465c      	mov	r4, fp
    32ec:	40da      	lsrs	r2, r3
    32ee:	3908      	subs	r1, #8
    32f0:	408c      	lsls	r4, r1
    32f2:	0013      	movs	r3, r2
    32f4:	408f      	lsls	r7, r1
    32f6:	4323      	orrs	r3, r4
    32f8:	469b      	mov	fp, r3
    32fa:	46b9      	mov	r9, r7
    32fc:	2300      	movs	r3, #0
    32fe:	4e2d      	ldr	r6, [pc, #180]	; (33b4 <__aeabi_dmul+0x1ec>)
    3300:	2700      	movs	r7, #0
    3302:	1a36      	subs	r6, r6, r0
    3304:	9302      	str	r3, [sp, #8]
    3306:	e784      	b.n	3212 <__aeabi_dmul+0x4a>
    3308:	4653      	mov	r3, sl
    330a:	4323      	orrs	r3, r4
    330c:	d12a      	bne.n	3364 <__aeabi_dmul+0x19c>
    330e:	2400      	movs	r4, #0
    3310:	2002      	movs	r0, #2
    3312:	e796      	b.n	3242 <__aeabi_dmul+0x7a>
    3314:	4653      	mov	r3, sl
    3316:	4323      	orrs	r3, r4
    3318:	d020      	beq.n	335c <__aeabi_dmul+0x194>
    331a:	2c00      	cmp	r4, #0
    331c:	d100      	bne.n	3320 <__aeabi_dmul+0x158>
    331e:	e157      	b.n	35d0 <__aeabi_dmul+0x408>
    3320:	0020      	movs	r0, r4
    3322:	f000 fd53 	bl	3dcc <__clzsi2>
    3326:	0003      	movs	r3, r0
    3328:	3b0b      	subs	r3, #11
    332a:	2b1c      	cmp	r3, #28
    332c:	dd00      	ble.n	3330 <__aeabi_dmul+0x168>
    332e:	e149      	b.n	35c4 <__aeabi_dmul+0x3fc>
    3330:	211d      	movs	r1, #29
    3332:	1acb      	subs	r3, r1, r3
    3334:	4651      	mov	r1, sl
    3336:	0002      	movs	r2, r0
    3338:	40d9      	lsrs	r1, r3
    333a:	4653      	mov	r3, sl
    333c:	3a08      	subs	r2, #8
    333e:	4094      	lsls	r4, r2
    3340:	4093      	lsls	r3, r2
    3342:	430c      	orrs	r4, r1
    3344:	4a1b      	ldr	r2, [pc, #108]	; (33b4 <__aeabi_dmul+0x1ec>)
    3346:	1a12      	subs	r2, r2, r0
    3348:	2000      	movs	r0, #0
    334a:	e77a      	b.n	3242 <__aeabi_dmul+0x7a>
    334c:	2501      	movs	r5, #1
    334e:	9b01      	ldr	r3, [sp, #4]
    3350:	4c14      	ldr	r4, [pc, #80]	; (33a4 <__aeabi_dmul+0x1dc>)
    3352:	401d      	ands	r5, r3
    3354:	2300      	movs	r3, #0
    3356:	2200      	movs	r2, #0
    3358:	4699      	mov	r9, r3
    335a:	e79c      	b.n	3296 <__aeabi_dmul+0xce>
    335c:	2400      	movs	r4, #0
    335e:	2200      	movs	r2, #0
    3360:	2001      	movs	r0, #1
    3362:	e76e      	b.n	3242 <__aeabi_dmul+0x7a>
    3364:	4653      	mov	r3, sl
    3366:	2003      	movs	r0, #3
    3368:	e76b      	b.n	3242 <__aeabi_dmul+0x7a>
    336a:	2300      	movs	r3, #0
    336c:	469b      	mov	fp, r3
    336e:	3301      	adds	r3, #1
    3370:	2704      	movs	r7, #4
    3372:	2600      	movs	r6, #0
    3374:	9302      	str	r3, [sp, #8]
    3376:	e74c      	b.n	3212 <__aeabi_dmul+0x4a>
    3378:	2303      	movs	r3, #3
    337a:	4681      	mov	r9, r0
    337c:	270c      	movs	r7, #12
    337e:	9302      	str	r3, [sp, #8]
    3380:	e747      	b.n	3212 <__aeabi_dmul+0x4a>
    3382:	2280      	movs	r2, #128	; 0x80
    3384:	2300      	movs	r3, #0
    3386:	2500      	movs	r5, #0
    3388:	0312      	lsls	r2, r2, #12
    338a:	4699      	mov	r9, r3
    338c:	4c05      	ldr	r4, [pc, #20]	; (33a4 <__aeabi_dmul+0x1dc>)
    338e:	e782      	b.n	3296 <__aeabi_dmul+0xce>
    3390:	465c      	mov	r4, fp
    3392:	464b      	mov	r3, r9
    3394:	9802      	ldr	r0, [sp, #8]
    3396:	e76f      	b.n	3278 <__aeabi_dmul+0xb0>
    3398:	465c      	mov	r4, fp
    339a:	464b      	mov	r3, r9
    339c:	9501      	str	r5, [sp, #4]
    339e:	9802      	ldr	r0, [sp, #8]
    33a0:	e76a      	b.n	3278 <__aeabi_dmul+0xb0>
    33a2:	46c0      	nop			; (mov r8, r8)
    33a4:	000007ff 	.word	0x000007ff
    33a8:	fffffc01 	.word	0xfffffc01
    33ac:	00003f5c 	.word	0x00003f5c
    33b0:	800fffff 	.word	0x800fffff
    33b4:	fffffc0d 	.word	0xfffffc0d
    33b8:	464a      	mov	r2, r9
    33ba:	4649      	mov	r1, r9
    33bc:	0c17      	lsrs	r7, r2, #16
    33be:	0c1a      	lsrs	r2, r3, #16
    33c0:	041b      	lsls	r3, r3, #16
    33c2:	0c1b      	lsrs	r3, r3, #16
    33c4:	0408      	lsls	r0, r1, #16
    33c6:	0019      	movs	r1, r3
    33c8:	0c00      	lsrs	r0, r0, #16
    33ca:	4341      	muls	r1, r0
    33cc:	0015      	movs	r5, r2
    33ce:	4688      	mov	r8, r1
    33d0:	0019      	movs	r1, r3
    33d2:	437d      	muls	r5, r7
    33d4:	4379      	muls	r1, r7
    33d6:	9503      	str	r5, [sp, #12]
    33d8:	4689      	mov	r9, r1
    33da:	0029      	movs	r1, r5
    33dc:	0015      	movs	r5, r2
    33de:	4345      	muls	r5, r0
    33e0:	444d      	add	r5, r9
    33e2:	9502      	str	r5, [sp, #8]
    33e4:	4645      	mov	r5, r8
    33e6:	0c2d      	lsrs	r5, r5, #16
    33e8:	46aa      	mov	sl, r5
    33ea:	9d02      	ldr	r5, [sp, #8]
    33ec:	4455      	add	r5, sl
    33ee:	45a9      	cmp	r9, r5
    33f0:	d906      	bls.n	3400 <__aeabi_dmul+0x238>
    33f2:	468a      	mov	sl, r1
    33f4:	2180      	movs	r1, #128	; 0x80
    33f6:	0249      	lsls	r1, r1, #9
    33f8:	4689      	mov	r9, r1
    33fa:	44ca      	add	sl, r9
    33fc:	4651      	mov	r1, sl
    33fe:	9103      	str	r1, [sp, #12]
    3400:	0c29      	lsrs	r1, r5, #16
    3402:	9104      	str	r1, [sp, #16]
    3404:	4641      	mov	r1, r8
    3406:	0409      	lsls	r1, r1, #16
    3408:	042d      	lsls	r5, r5, #16
    340a:	0c09      	lsrs	r1, r1, #16
    340c:	4688      	mov	r8, r1
    340e:	0029      	movs	r1, r5
    3410:	0c25      	lsrs	r5, r4, #16
    3412:	0424      	lsls	r4, r4, #16
    3414:	4441      	add	r1, r8
    3416:	0c24      	lsrs	r4, r4, #16
    3418:	9105      	str	r1, [sp, #20]
    341a:	0021      	movs	r1, r4
    341c:	4341      	muls	r1, r0
    341e:	4688      	mov	r8, r1
    3420:	0021      	movs	r1, r4
    3422:	4379      	muls	r1, r7
    3424:	468a      	mov	sl, r1
    3426:	4368      	muls	r0, r5
    3428:	4641      	mov	r1, r8
    342a:	4450      	add	r0, sl
    342c:	4681      	mov	r9, r0
    342e:	0c08      	lsrs	r0, r1, #16
    3430:	4448      	add	r0, r9
    3432:	436f      	muls	r7, r5
    3434:	4582      	cmp	sl, r0
    3436:	d903      	bls.n	3440 <__aeabi_dmul+0x278>
    3438:	2180      	movs	r1, #128	; 0x80
    343a:	0249      	lsls	r1, r1, #9
    343c:	4689      	mov	r9, r1
    343e:	444f      	add	r7, r9
    3440:	0c01      	lsrs	r1, r0, #16
    3442:	4689      	mov	r9, r1
    3444:	0039      	movs	r1, r7
    3446:	4449      	add	r1, r9
    3448:	9102      	str	r1, [sp, #8]
    344a:	4641      	mov	r1, r8
    344c:	040f      	lsls	r7, r1, #16
    344e:	9904      	ldr	r1, [sp, #16]
    3450:	0c3f      	lsrs	r7, r7, #16
    3452:	4688      	mov	r8, r1
    3454:	0400      	lsls	r0, r0, #16
    3456:	19c0      	adds	r0, r0, r7
    3458:	4480      	add	r8, r0
    345a:	4641      	mov	r1, r8
    345c:	9104      	str	r1, [sp, #16]
    345e:	4659      	mov	r1, fp
    3460:	0c0f      	lsrs	r7, r1, #16
    3462:	0409      	lsls	r1, r1, #16
    3464:	0c09      	lsrs	r1, r1, #16
    3466:	4688      	mov	r8, r1
    3468:	4359      	muls	r1, r3
    346a:	468a      	mov	sl, r1
    346c:	0039      	movs	r1, r7
    346e:	4351      	muls	r1, r2
    3470:	4689      	mov	r9, r1
    3472:	4641      	mov	r1, r8
    3474:	434a      	muls	r2, r1
    3476:	4651      	mov	r1, sl
    3478:	0c09      	lsrs	r1, r1, #16
    347a:	468b      	mov	fp, r1
    347c:	437b      	muls	r3, r7
    347e:	18d2      	adds	r2, r2, r3
    3480:	445a      	add	r2, fp
    3482:	4293      	cmp	r3, r2
    3484:	d903      	bls.n	348e <__aeabi_dmul+0x2c6>
    3486:	2380      	movs	r3, #128	; 0x80
    3488:	025b      	lsls	r3, r3, #9
    348a:	469b      	mov	fp, r3
    348c:	44d9      	add	r9, fp
    348e:	4651      	mov	r1, sl
    3490:	0409      	lsls	r1, r1, #16
    3492:	0c09      	lsrs	r1, r1, #16
    3494:	468a      	mov	sl, r1
    3496:	4641      	mov	r1, r8
    3498:	4361      	muls	r1, r4
    349a:	437c      	muls	r4, r7
    349c:	0c13      	lsrs	r3, r2, #16
    349e:	0412      	lsls	r2, r2, #16
    34a0:	444b      	add	r3, r9
    34a2:	4452      	add	r2, sl
    34a4:	46a1      	mov	r9, r4
    34a6:	468a      	mov	sl, r1
    34a8:	003c      	movs	r4, r7
    34aa:	4641      	mov	r1, r8
    34ac:	436c      	muls	r4, r5
    34ae:	434d      	muls	r5, r1
    34b0:	4651      	mov	r1, sl
    34b2:	444d      	add	r5, r9
    34b4:	0c0f      	lsrs	r7, r1, #16
    34b6:	197d      	adds	r5, r7, r5
    34b8:	45a9      	cmp	r9, r5
    34ba:	d903      	bls.n	34c4 <__aeabi_dmul+0x2fc>
    34bc:	2180      	movs	r1, #128	; 0x80
    34be:	0249      	lsls	r1, r1, #9
    34c0:	4688      	mov	r8, r1
    34c2:	4444      	add	r4, r8
    34c4:	9f04      	ldr	r7, [sp, #16]
    34c6:	9903      	ldr	r1, [sp, #12]
    34c8:	46b8      	mov	r8, r7
    34ca:	4441      	add	r1, r8
    34cc:	468b      	mov	fp, r1
    34ce:	4583      	cmp	fp, r0
    34d0:	4180      	sbcs	r0, r0
    34d2:	4241      	negs	r1, r0
    34d4:	4688      	mov	r8, r1
    34d6:	4651      	mov	r1, sl
    34d8:	0408      	lsls	r0, r1, #16
    34da:	042f      	lsls	r7, r5, #16
    34dc:	0c00      	lsrs	r0, r0, #16
    34de:	183f      	adds	r7, r7, r0
    34e0:	4658      	mov	r0, fp
    34e2:	9902      	ldr	r1, [sp, #8]
    34e4:	1810      	adds	r0, r2, r0
    34e6:	4689      	mov	r9, r1
    34e8:	4290      	cmp	r0, r2
    34ea:	4192      	sbcs	r2, r2
    34ec:	444f      	add	r7, r9
    34ee:	46ba      	mov	sl, r7
    34f0:	4252      	negs	r2, r2
    34f2:	4699      	mov	r9, r3
    34f4:	4693      	mov	fp, r2
    34f6:	44c2      	add	sl, r8
    34f8:	44d1      	add	r9, sl
    34fa:	44cb      	add	fp, r9
    34fc:	428f      	cmp	r7, r1
    34fe:	41bf      	sbcs	r7, r7
    3500:	45c2      	cmp	sl, r8
    3502:	4189      	sbcs	r1, r1
    3504:	4599      	cmp	r9, r3
    3506:	419b      	sbcs	r3, r3
    3508:	4593      	cmp	fp, r2
    350a:	4192      	sbcs	r2, r2
    350c:	427f      	negs	r7, r7
    350e:	4249      	negs	r1, r1
    3510:	0c2d      	lsrs	r5, r5, #16
    3512:	4252      	negs	r2, r2
    3514:	430f      	orrs	r7, r1
    3516:	425b      	negs	r3, r3
    3518:	4313      	orrs	r3, r2
    351a:	197f      	adds	r7, r7, r5
    351c:	18ff      	adds	r7, r7, r3
    351e:	465b      	mov	r3, fp
    3520:	193c      	adds	r4, r7, r4
    3522:	0ddb      	lsrs	r3, r3, #23
    3524:	9a05      	ldr	r2, [sp, #20]
    3526:	0264      	lsls	r4, r4, #9
    3528:	431c      	orrs	r4, r3
    352a:	0243      	lsls	r3, r0, #9
    352c:	4313      	orrs	r3, r2
    352e:	1e5d      	subs	r5, r3, #1
    3530:	41ab      	sbcs	r3, r5
    3532:	465a      	mov	r2, fp
    3534:	0dc0      	lsrs	r0, r0, #23
    3536:	4303      	orrs	r3, r0
    3538:	0252      	lsls	r2, r2, #9
    353a:	4313      	orrs	r3, r2
    353c:	01e2      	lsls	r2, r4, #7
    353e:	d556      	bpl.n	35ee <__aeabi_dmul+0x426>
    3540:	2001      	movs	r0, #1
    3542:	085a      	lsrs	r2, r3, #1
    3544:	4003      	ands	r3, r0
    3546:	4313      	orrs	r3, r2
    3548:	07e2      	lsls	r2, r4, #31
    354a:	4313      	orrs	r3, r2
    354c:	0864      	lsrs	r4, r4, #1
    354e:	485a      	ldr	r0, [pc, #360]	; (36b8 <__aeabi_dmul+0x4f0>)
    3550:	4460      	add	r0, ip
    3552:	2800      	cmp	r0, #0
    3554:	dd4d      	ble.n	35f2 <__aeabi_dmul+0x42a>
    3556:	075a      	lsls	r2, r3, #29
    3558:	d009      	beq.n	356e <__aeabi_dmul+0x3a6>
    355a:	220f      	movs	r2, #15
    355c:	401a      	ands	r2, r3
    355e:	2a04      	cmp	r2, #4
    3560:	d005      	beq.n	356e <__aeabi_dmul+0x3a6>
    3562:	1d1a      	adds	r2, r3, #4
    3564:	429a      	cmp	r2, r3
    3566:	419b      	sbcs	r3, r3
    3568:	425b      	negs	r3, r3
    356a:	18e4      	adds	r4, r4, r3
    356c:	0013      	movs	r3, r2
    356e:	01e2      	lsls	r2, r4, #7
    3570:	d504      	bpl.n	357c <__aeabi_dmul+0x3b4>
    3572:	2080      	movs	r0, #128	; 0x80
    3574:	4a51      	ldr	r2, [pc, #324]	; (36bc <__aeabi_dmul+0x4f4>)
    3576:	00c0      	lsls	r0, r0, #3
    3578:	4014      	ands	r4, r2
    357a:	4460      	add	r0, ip
    357c:	4a50      	ldr	r2, [pc, #320]	; (36c0 <__aeabi_dmul+0x4f8>)
    357e:	4290      	cmp	r0, r2
    3580:	dd00      	ble.n	3584 <__aeabi_dmul+0x3bc>
    3582:	e6e3      	b.n	334c <__aeabi_dmul+0x184>
    3584:	2501      	movs	r5, #1
    3586:	08db      	lsrs	r3, r3, #3
    3588:	0762      	lsls	r2, r4, #29
    358a:	431a      	orrs	r2, r3
    358c:	0264      	lsls	r4, r4, #9
    358e:	9b01      	ldr	r3, [sp, #4]
    3590:	4691      	mov	r9, r2
    3592:	0b22      	lsrs	r2, r4, #12
    3594:	0544      	lsls	r4, r0, #21
    3596:	0d64      	lsrs	r4, r4, #21
    3598:	401d      	ands	r5, r3
    359a:	e67c      	b.n	3296 <__aeabi_dmul+0xce>
    359c:	2280      	movs	r2, #128	; 0x80
    359e:	4659      	mov	r1, fp
    35a0:	0312      	lsls	r2, r2, #12
    35a2:	4211      	tst	r1, r2
    35a4:	d008      	beq.n	35b8 <__aeabi_dmul+0x3f0>
    35a6:	4214      	tst	r4, r2
    35a8:	d106      	bne.n	35b8 <__aeabi_dmul+0x3f0>
    35aa:	4322      	orrs	r2, r4
    35ac:	0312      	lsls	r2, r2, #12
    35ae:	0b12      	lsrs	r2, r2, #12
    35b0:	4645      	mov	r5, r8
    35b2:	4699      	mov	r9, r3
    35b4:	4c43      	ldr	r4, [pc, #268]	; (36c4 <__aeabi_dmul+0x4fc>)
    35b6:	e66e      	b.n	3296 <__aeabi_dmul+0xce>
    35b8:	465b      	mov	r3, fp
    35ba:	431a      	orrs	r2, r3
    35bc:	0312      	lsls	r2, r2, #12
    35be:	0b12      	lsrs	r2, r2, #12
    35c0:	4c40      	ldr	r4, [pc, #256]	; (36c4 <__aeabi_dmul+0x4fc>)
    35c2:	e668      	b.n	3296 <__aeabi_dmul+0xce>
    35c4:	0003      	movs	r3, r0
    35c6:	4654      	mov	r4, sl
    35c8:	3b28      	subs	r3, #40	; 0x28
    35ca:	409c      	lsls	r4, r3
    35cc:	2300      	movs	r3, #0
    35ce:	e6b9      	b.n	3344 <__aeabi_dmul+0x17c>
    35d0:	f000 fbfc 	bl	3dcc <__clzsi2>
    35d4:	3020      	adds	r0, #32
    35d6:	e6a6      	b.n	3326 <__aeabi_dmul+0x15e>
    35d8:	0003      	movs	r3, r0
    35da:	3b28      	subs	r3, #40	; 0x28
    35dc:	409f      	lsls	r7, r3
    35de:	2300      	movs	r3, #0
    35e0:	46bb      	mov	fp, r7
    35e2:	4699      	mov	r9, r3
    35e4:	e68a      	b.n	32fc <__aeabi_dmul+0x134>
    35e6:	f000 fbf1 	bl	3dcc <__clzsi2>
    35ea:	3020      	adds	r0, #32
    35ec:	e674      	b.n	32d8 <__aeabi_dmul+0x110>
    35ee:	46b4      	mov	ip, r6
    35f0:	e7ad      	b.n	354e <__aeabi_dmul+0x386>
    35f2:	2501      	movs	r5, #1
    35f4:	1a2a      	subs	r2, r5, r0
    35f6:	2a38      	cmp	r2, #56	; 0x38
    35f8:	dd06      	ble.n	3608 <__aeabi_dmul+0x440>
    35fa:	9b01      	ldr	r3, [sp, #4]
    35fc:	2400      	movs	r4, #0
    35fe:	401d      	ands	r5, r3
    3600:	2300      	movs	r3, #0
    3602:	2200      	movs	r2, #0
    3604:	4699      	mov	r9, r3
    3606:	e646      	b.n	3296 <__aeabi_dmul+0xce>
    3608:	2a1f      	cmp	r2, #31
    360a:	dc21      	bgt.n	3650 <__aeabi_dmul+0x488>
    360c:	2520      	movs	r5, #32
    360e:	0020      	movs	r0, r4
    3610:	1aad      	subs	r5, r5, r2
    3612:	001e      	movs	r6, r3
    3614:	40ab      	lsls	r3, r5
    3616:	40a8      	lsls	r0, r5
    3618:	40d6      	lsrs	r6, r2
    361a:	1e5d      	subs	r5, r3, #1
    361c:	41ab      	sbcs	r3, r5
    361e:	4330      	orrs	r0, r6
    3620:	4318      	orrs	r0, r3
    3622:	40d4      	lsrs	r4, r2
    3624:	0743      	lsls	r3, r0, #29
    3626:	d009      	beq.n	363c <__aeabi_dmul+0x474>
    3628:	230f      	movs	r3, #15
    362a:	4003      	ands	r3, r0
    362c:	2b04      	cmp	r3, #4
    362e:	d005      	beq.n	363c <__aeabi_dmul+0x474>
    3630:	0003      	movs	r3, r0
    3632:	1d18      	adds	r0, r3, #4
    3634:	4298      	cmp	r0, r3
    3636:	419b      	sbcs	r3, r3
    3638:	425b      	negs	r3, r3
    363a:	18e4      	adds	r4, r4, r3
    363c:	0223      	lsls	r3, r4, #8
    363e:	d521      	bpl.n	3684 <__aeabi_dmul+0x4bc>
    3640:	2501      	movs	r5, #1
    3642:	9b01      	ldr	r3, [sp, #4]
    3644:	2401      	movs	r4, #1
    3646:	401d      	ands	r5, r3
    3648:	2300      	movs	r3, #0
    364a:	2200      	movs	r2, #0
    364c:	4699      	mov	r9, r3
    364e:	e622      	b.n	3296 <__aeabi_dmul+0xce>
    3650:	251f      	movs	r5, #31
    3652:	0021      	movs	r1, r4
    3654:	426d      	negs	r5, r5
    3656:	1a28      	subs	r0, r5, r0
    3658:	40c1      	lsrs	r1, r0
    365a:	0008      	movs	r0, r1
    365c:	2a20      	cmp	r2, #32
    365e:	d01d      	beq.n	369c <__aeabi_dmul+0x4d4>
    3660:	355f      	adds	r5, #95	; 0x5f
    3662:	1aaa      	subs	r2, r5, r2
    3664:	4094      	lsls	r4, r2
    3666:	4323      	orrs	r3, r4
    3668:	1e5c      	subs	r4, r3, #1
    366a:	41a3      	sbcs	r3, r4
    366c:	2507      	movs	r5, #7
    366e:	4303      	orrs	r3, r0
    3670:	401d      	ands	r5, r3
    3672:	2200      	movs	r2, #0
    3674:	2d00      	cmp	r5, #0
    3676:	d009      	beq.n	368c <__aeabi_dmul+0x4c4>
    3678:	220f      	movs	r2, #15
    367a:	2400      	movs	r4, #0
    367c:	401a      	ands	r2, r3
    367e:	0018      	movs	r0, r3
    3680:	2a04      	cmp	r2, #4
    3682:	d1d6      	bne.n	3632 <__aeabi_dmul+0x46a>
    3684:	0003      	movs	r3, r0
    3686:	0765      	lsls	r5, r4, #29
    3688:	0264      	lsls	r4, r4, #9
    368a:	0b22      	lsrs	r2, r4, #12
    368c:	08db      	lsrs	r3, r3, #3
    368e:	432b      	orrs	r3, r5
    3690:	2501      	movs	r5, #1
    3692:	4699      	mov	r9, r3
    3694:	9b01      	ldr	r3, [sp, #4]
    3696:	2400      	movs	r4, #0
    3698:	401d      	ands	r5, r3
    369a:	e5fc      	b.n	3296 <__aeabi_dmul+0xce>
    369c:	2400      	movs	r4, #0
    369e:	e7e2      	b.n	3666 <__aeabi_dmul+0x49e>
    36a0:	2280      	movs	r2, #128	; 0x80
    36a2:	2501      	movs	r5, #1
    36a4:	0312      	lsls	r2, r2, #12
    36a6:	4322      	orrs	r2, r4
    36a8:	9901      	ldr	r1, [sp, #4]
    36aa:	0312      	lsls	r2, r2, #12
    36ac:	0b12      	lsrs	r2, r2, #12
    36ae:	400d      	ands	r5, r1
    36b0:	4699      	mov	r9, r3
    36b2:	4c04      	ldr	r4, [pc, #16]	; (36c4 <__aeabi_dmul+0x4fc>)
    36b4:	e5ef      	b.n	3296 <__aeabi_dmul+0xce>
    36b6:	46c0      	nop			; (mov r8, r8)
    36b8:	000003ff 	.word	0x000003ff
    36bc:	feffffff 	.word	0xfeffffff
    36c0:	000007fe 	.word	0x000007fe
    36c4:	000007ff 	.word	0x000007ff

000036c8 <__aeabi_dsub>:
    36c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    36ca:	4646      	mov	r6, r8
    36cc:	46d6      	mov	lr, sl
    36ce:	464f      	mov	r7, r9
    36d0:	030c      	lsls	r4, r1, #12
    36d2:	b5c0      	push	{r6, r7, lr}
    36d4:	0fcd      	lsrs	r5, r1, #31
    36d6:	004e      	lsls	r6, r1, #1
    36d8:	0a61      	lsrs	r1, r4, #9
    36da:	0f44      	lsrs	r4, r0, #29
    36dc:	430c      	orrs	r4, r1
    36de:	00c1      	lsls	r1, r0, #3
    36e0:	0058      	lsls	r0, r3, #1
    36e2:	0d40      	lsrs	r0, r0, #21
    36e4:	4684      	mov	ip, r0
    36e6:	468a      	mov	sl, r1
    36e8:	000f      	movs	r7, r1
    36ea:	0319      	lsls	r1, r3, #12
    36ec:	0f50      	lsrs	r0, r2, #29
    36ee:	0a49      	lsrs	r1, r1, #9
    36f0:	4301      	orrs	r1, r0
    36f2:	48c6      	ldr	r0, [pc, #792]	; (3a0c <__aeabi_dsub+0x344>)
    36f4:	0d76      	lsrs	r6, r6, #21
    36f6:	46a8      	mov	r8, r5
    36f8:	0fdb      	lsrs	r3, r3, #31
    36fa:	00d2      	lsls	r2, r2, #3
    36fc:	4584      	cmp	ip, r0
    36fe:	d100      	bne.n	3702 <__aeabi_dsub+0x3a>
    3700:	e0d8      	b.n	38b4 <__aeabi_dsub+0x1ec>
    3702:	2001      	movs	r0, #1
    3704:	4043      	eors	r3, r0
    3706:	42ab      	cmp	r3, r5
    3708:	d100      	bne.n	370c <__aeabi_dsub+0x44>
    370a:	e0a6      	b.n	385a <__aeabi_dsub+0x192>
    370c:	4660      	mov	r0, ip
    370e:	1a35      	subs	r5, r6, r0
    3710:	2d00      	cmp	r5, #0
    3712:	dc00      	bgt.n	3716 <__aeabi_dsub+0x4e>
    3714:	e105      	b.n	3922 <__aeabi_dsub+0x25a>
    3716:	2800      	cmp	r0, #0
    3718:	d110      	bne.n	373c <__aeabi_dsub+0x74>
    371a:	000b      	movs	r3, r1
    371c:	4313      	orrs	r3, r2
    371e:	d100      	bne.n	3722 <__aeabi_dsub+0x5a>
    3720:	e0d7      	b.n	38d2 <__aeabi_dsub+0x20a>
    3722:	1e6b      	subs	r3, r5, #1
    3724:	2b00      	cmp	r3, #0
    3726:	d000      	beq.n	372a <__aeabi_dsub+0x62>
    3728:	e14b      	b.n	39c2 <__aeabi_dsub+0x2fa>
    372a:	4653      	mov	r3, sl
    372c:	1a9f      	subs	r7, r3, r2
    372e:	45ba      	cmp	sl, r7
    3730:	4180      	sbcs	r0, r0
    3732:	1a64      	subs	r4, r4, r1
    3734:	4240      	negs	r0, r0
    3736:	1a24      	subs	r4, r4, r0
    3738:	2601      	movs	r6, #1
    373a:	e01e      	b.n	377a <__aeabi_dsub+0xb2>
    373c:	4bb3      	ldr	r3, [pc, #716]	; (3a0c <__aeabi_dsub+0x344>)
    373e:	429e      	cmp	r6, r3
    3740:	d048      	beq.n	37d4 <__aeabi_dsub+0x10c>
    3742:	2380      	movs	r3, #128	; 0x80
    3744:	041b      	lsls	r3, r3, #16
    3746:	4319      	orrs	r1, r3
    3748:	2d38      	cmp	r5, #56	; 0x38
    374a:	dd00      	ble.n	374e <__aeabi_dsub+0x86>
    374c:	e119      	b.n	3982 <__aeabi_dsub+0x2ba>
    374e:	2d1f      	cmp	r5, #31
    3750:	dd00      	ble.n	3754 <__aeabi_dsub+0x8c>
    3752:	e14c      	b.n	39ee <__aeabi_dsub+0x326>
    3754:	2320      	movs	r3, #32
    3756:	000f      	movs	r7, r1
    3758:	1b5b      	subs	r3, r3, r5
    375a:	0010      	movs	r0, r2
    375c:	409a      	lsls	r2, r3
    375e:	409f      	lsls	r7, r3
    3760:	40e8      	lsrs	r0, r5
    3762:	1e53      	subs	r3, r2, #1
    3764:	419a      	sbcs	r2, r3
    3766:	40e9      	lsrs	r1, r5
    3768:	4307      	orrs	r7, r0
    376a:	4317      	orrs	r7, r2
    376c:	4653      	mov	r3, sl
    376e:	1bdf      	subs	r7, r3, r7
    3770:	1a61      	subs	r1, r4, r1
    3772:	45ba      	cmp	sl, r7
    3774:	41a4      	sbcs	r4, r4
    3776:	4264      	negs	r4, r4
    3778:	1b0c      	subs	r4, r1, r4
    377a:	0223      	lsls	r3, r4, #8
    377c:	d400      	bmi.n	3780 <__aeabi_dsub+0xb8>
    377e:	e0c5      	b.n	390c <__aeabi_dsub+0x244>
    3780:	0264      	lsls	r4, r4, #9
    3782:	0a65      	lsrs	r5, r4, #9
    3784:	2d00      	cmp	r5, #0
    3786:	d100      	bne.n	378a <__aeabi_dsub+0xc2>
    3788:	e0f6      	b.n	3978 <__aeabi_dsub+0x2b0>
    378a:	0028      	movs	r0, r5
    378c:	f000 fb1e 	bl	3dcc <__clzsi2>
    3790:	0003      	movs	r3, r0
    3792:	3b08      	subs	r3, #8
    3794:	2b1f      	cmp	r3, #31
    3796:	dd00      	ble.n	379a <__aeabi_dsub+0xd2>
    3798:	e0e9      	b.n	396e <__aeabi_dsub+0x2a6>
    379a:	2220      	movs	r2, #32
    379c:	003c      	movs	r4, r7
    379e:	1ad2      	subs	r2, r2, r3
    37a0:	409d      	lsls	r5, r3
    37a2:	40d4      	lsrs	r4, r2
    37a4:	409f      	lsls	r7, r3
    37a6:	4325      	orrs	r5, r4
    37a8:	429e      	cmp	r6, r3
    37aa:	dd00      	ble.n	37ae <__aeabi_dsub+0xe6>
    37ac:	e0db      	b.n	3966 <__aeabi_dsub+0x29e>
    37ae:	1b9e      	subs	r6, r3, r6
    37b0:	1c73      	adds	r3, r6, #1
    37b2:	2b1f      	cmp	r3, #31
    37b4:	dd00      	ble.n	37b8 <__aeabi_dsub+0xf0>
    37b6:	e10a      	b.n	39ce <__aeabi_dsub+0x306>
    37b8:	2220      	movs	r2, #32
    37ba:	0038      	movs	r0, r7
    37bc:	1ad2      	subs	r2, r2, r3
    37be:	0029      	movs	r1, r5
    37c0:	4097      	lsls	r7, r2
    37c2:	002c      	movs	r4, r5
    37c4:	4091      	lsls	r1, r2
    37c6:	40d8      	lsrs	r0, r3
    37c8:	1e7a      	subs	r2, r7, #1
    37ca:	4197      	sbcs	r7, r2
    37cc:	40dc      	lsrs	r4, r3
    37ce:	2600      	movs	r6, #0
    37d0:	4301      	orrs	r1, r0
    37d2:	430f      	orrs	r7, r1
    37d4:	077b      	lsls	r3, r7, #29
    37d6:	d009      	beq.n	37ec <__aeabi_dsub+0x124>
    37d8:	230f      	movs	r3, #15
    37da:	403b      	ands	r3, r7
    37dc:	2b04      	cmp	r3, #4
    37de:	d005      	beq.n	37ec <__aeabi_dsub+0x124>
    37e0:	1d3b      	adds	r3, r7, #4
    37e2:	42bb      	cmp	r3, r7
    37e4:	41bf      	sbcs	r7, r7
    37e6:	427f      	negs	r7, r7
    37e8:	19e4      	adds	r4, r4, r7
    37ea:	001f      	movs	r7, r3
    37ec:	0223      	lsls	r3, r4, #8
    37ee:	d525      	bpl.n	383c <__aeabi_dsub+0x174>
    37f0:	4b86      	ldr	r3, [pc, #536]	; (3a0c <__aeabi_dsub+0x344>)
    37f2:	3601      	adds	r6, #1
    37f4:	429e      	cmp	r6, r3
    37f6:	d100      	bne.n	37fa <__aeabi_dsub+0x132>
    37f8:	e0af      	b.n	395a <__aeabi_dsub+0x292>
    37fa:	4b85      	ldr	r3, [pc, #532]	; (3a10 <__aeabi_dsub+0x348>)
    37fc:	2501      	movs	r5, #1
    37fe:	401c      	ands	r4, r3
    3800:	4643      	mov	r3, r8
    3802:	0762      	lsls	r2, r4, #29
    3804:	08ff      	lsrs	r7, r7, #3
    3806:	0264      	lsls	r4, r4, #9
    3808:	0576      	lsls	r6, r6, #21
    380a:	4317      	orrs	r7, r2
    380c:	0b24      	lsrs	r4, r4, #12
    380e:	0d76      	lsrs	r6, r6, #21
    3810:	401d      	ands	r5, r3
    3812:	2100      	movs	r1, #0
    3814:	0324      	lsls	r4, r4, #12
    3816:	0b23      	lsrs	r3, r4, #12
    3818:	0d0c      	lsrs	r4, r1, #20
    381a:	4a7e      	ldr	r2, [pc, #504]	; (3a14 <__aeabi_dsub+0x34c>)
    381c:	0524      	lsls	r4, r4, #20
    381e:	431c      	orrs	r4, r3
    3820:	4014      	ands	r4, r2
    3822:	0533      	lsls	r3, r6, #20
    3824:	4323      	orrs	r3, r4
    3826:	005b      	lsls	r3, r3, #1
    3828:	07ed      	lsls	r5, r5, #31
    382a:	085b      	lsrs	r3, r3, #1
    382c:	432b      	orrs	r3, r5
    382e:	0038      	movs	r0, r7
    3830:	0019      	movs	r1, r3
    3832:	bc1c      	pop	{r2, r3, r4}
    3834:	4690      	mov	r8, r2
    3836:	4699      	mov	r9, r3
    3838:	46a2      	mov	sl, r4
    383a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    383c:	2501      	movs	r5, #1
    383e:	4643      	mov	r3, r8
    3840:	0762      	lsls	r2, r4, #29
    3842:	08ff      	lsrs	r7, r7, #3
    3844:	4317      	orrs	r7, r2
    3846:	08e4      	lsrs	r4, r4, #3
    3848:	401d      	ands	r5, r3
    384a:	4b70      	ldr	r3, [pc, #448]	; (3a0c <__aeabi_dsub+0x344>)
    384c:	429e      	cmp	r6, r3
    384e:	d036      	beq.n	38be <__aeabi_dsub+0x1f6>
    3850:	0324      	lsls	r4, r4, #12
    3852:	0576      	lsls	r6, r6, #21
    3854:	0b24      	lsrs	r4, r4, #12
    3856:	0d76      	lsrs	r6, r6, #21
    3858:	e7db      	b.n	3812 <__aeabi_dsub+0x14a>
    385a:	4663      	mov	r3, ip
    385c:	1af3      	subs	r3, r6, r3
    385e:	2b00      	cmp	r3, #0
    3860:	dc00      	bgt.n	3864 <__aeabi_dsub+0x19c>
    3862:	e094      	b.n	398e <__aeabi_dsub+0x2c6>
    3864:	4660      	mov	r0, ip
    3866:	2800      	cmp	r0, #0
    3868:	d035      	beq.n	38d6 <__aeabi_dsub+0x20e>
    386a:	4868      	ldr	r0, [pc, #416]	; (3a0c <__aeabi_dsub+0x344>)
    386c:	4286      	cmp	r6, r0
    386e:	d0b1      	beq.n	37d4 <__aeabi_dsub+0x10c>
    3870:	2780      	movs	r7, #128	; 0x80
    3872:	043f      	lsls	r7, r7, #16
    3874:	4339      	orrs	r1, r7
    3876:	2b38      	cmp	r3, #56	; 0x38
    3878:	dc00      	bgt.n	387c <__aeabi_dsub+0x1b4>
    387a:	e0fd      	b.n	3a78 <__aeabi_dsub+0x3b0>
    387c:	430a      	orrs	r2, r1
    387e:	0017      	movs	r7, r2
    3880:	2100      	movs	r1, #0
    3882:	1e7a      	subs	r2, r7, #1
    3884:	4197      	sbcs	r7, r2
    3886:	4457      	add	r7, sl
    3888:	4557      	cmp	r7, sl
    388a:	4180      	sbcs	r0, r0
    388c:	1909      	adds	r1, r1, r4
    388e:	4244      	negs	r4, r0
    3890:	190c      	adds	r4, r1, r4
    3892:	0223      	lsls	r3, r4, #8
    3894:	d53a      	bpl.n	390c <__aeabi_dsub+0x244>
    3896:	4b5d      	ldr	r3, [pc, #372]	; (3a0c <__aeabi_dsub+0x344>)
    3898:	3601      	adds	r6, #1
    389a:	429e      	cmp	r6, r3
    389c:	d100      	bne.n	38a0 <__aeabi_dsub+0x1d8>
    389e:	e14b      	b.n	3b38 <__aeabi_dsub+0x470>
    38a0:	2201      	movs	r2, #1
    38a2:	4b5b      	ldr	r3, [pc, #364]	; (3a10 <__aeabi_dsub+0x348>)
    38a4:	401c      	ands	r4, r3
    38a6:	087b      	lsrs	r3, r7, #1
    38a8:	4017      	ands	r7, r2
    38aa:	431f      	orrs	r7, r3
    38ac:	07e2      	lsls	r2, r4, #31
    38ae:	4317      	orrs	r7, r2
    38b0:	0864      	lsrs	r4, r4, #1
    38b2:	e78f      	b.n	37d4 <__aeabi_dsub+0x10c>
    38b4:	0008      	movs	r0, r1
    38b6:	4310      	orrs	r0, r2
    38b8:	d000      	beq.n	38bc <__aeabi_dsub+0x1f4>
    38ba:	e724      	b.n	3706 <__aeabi_dsub+0x3e>
    38bc:	e721      	b.n	3702 <__aeabi_dsub+0x3a>
    38be:	0023      	movs	r3, r4
    38c0:	433b      	orrs	r3, r7
    38c2:	d100      	bne.n	38c6 <__aeabi_dsub+0x1fe>
    38c4:	e1b9      	b.n	3c3a <__aeabi_dsub+0x572>
    38c6:	2280      	movs	r2, #128	; 0x80
    38c8:	0312      	lsls	r2, r2, #12
    38ca:	4314      	orrs	r4, r2
    38cc:	0324      	lsls	r4, r4, #12
    38ce:	0b24      	lsrs	r4, r4, #12
    38d0:	e79f      	b.n	3812 <__aeabi_dsub+0x14a>
    38d2:	002e      	movs	r6, r5
    38d4:	e77e      	b.n	37d4 <__aeabi_dsub+0x10c>
    38d6:	0008      	movs	r0, r1
    38d8:	4310      	orrs	r0, r2
    38da:	d100      	bne.n	38de <__aeabi_dsub+0x216>
    38dc:	e0ca      	b.n	3a74 <__aeabi_dsub+0x3ac>
    38de:	1e58      	subs	r0, r3, #1
    38e0:	4684      	mov	ip, r0
    38e2:	2800      	cmp	r0, #0
    38e4:	d000      	beq.n	38e8 <__aeabi_dsub+0x220>
    38e6:	e0e7      	b.n	3ab8 <__aeabi_dsub+0x3f0>
    38e8:	4452      	add	r2, sl
    38ea:	4552      	cmp	r2, sl
    38ec:	4180      	sbcs	r0, r0
    38ee:	1864      	adds	r4, r4, r1
    38f0:	4240      	negs	r0, r0
    38f2:	1824      	adds	r4, r4, r0
    38f4:	0017      	movs	r7, r2
    38f6:	2601      	movs	r6, #1
    38f8:	0223      	lsls	r3, r4, #8
    38fa:	d507      	bpl.n	390c <__aeabi_dsub+0x244>
    38fc:	2602      	movs	r6, #2
    38fe:	e7cf      	b.n	38a0 <__aeabi_dsub+0x1d8>
    3900:	4664      	mov	r4, ip
    3902:	432c      	orrs	r4, r5
    3904:	d100      	bne.n	3908 <__aeabi_dsub+0x240>
    3906:	e1b3      	b.n	3c70 <__aeabi_dsub+0x5a8>
    3908:	002c      	movs	r4, r5
    390a:	4667      	mov	r7, ip
    390c:	077b      	lsls	r3, r7, #29
    390e:	d000      	beq.n	3912 <__aeabi_dsub+0x24a>
    3910:	e762      	b.n	37d8 <__aeabi_dsub+0x110>
    3912:	0763      	lsls	r3, r4, #29
    3914:	08ff      	lsrs	r7, r7, #3
    3916:	431f      	orrs	r7, r3
    3918:	2501      	movs	r5, #1
    391a:	4643      	mov	r3, r8
    391c:	08e4      	lsrs	r4, r4, #3
    391e:	401d      	ands	r5, r3
    3920:	e793      	b.n	384a <__aeabi_dsub+0x182>
    3922:	2d00      	cmp	r5, #0
    3924:	d178      	bne.n	3a18 <__aeabi_dsub+0x350>
    3926:	1c75      	adds	r5, r6, #1
    3928:	056d      	lsls	r5, r5, #21
    392a:	0d6d      	lsrs	r5, r5, #21
    392c:	2d01      	cmp	r5, #1
    392e:	dc00      	bgt.n	3932 <__aeabi_dsub+0x26a>
    3930:	e0f2      	b.n	3b18 <__aeabi_dsub+0x450>
    3932:	4650      	mov	r0, sl
    3934:	1a80      	subs	r0, r0, r2
    3936:	4582      	cmp	sl, r0
    3938:	41bf      	sbcs	r7, r7
    393a:	1a65      	subs	r5, r4, r1
    393c:	427f      	negs	r7, r7
    393e:	1bed      	subs	r5, r5, r7
    3940:	4684      	mov	ip, r0
    3942:	0228      	lsls	r0, r5, #8
    3944:	d400      	bmi.n	3948 <__aeabi_dsub+0x280>
    3946:	e08c      	b.n	3a62 <__aeabi_dsub+0x39a>
    3948:	4650      	mov	r0, sl
    394a:	1a17      	subs	r7, r2, r0
    394c:	42ba      	cmp	r2, r7
    394e:	4192      	sbcs	r2, r2
    3950:	1b0c      	subs	r4, r1, r4
    3952:	4255      	negs	r5, r2
    3954:	1b65      	subs	r5, r4, r5
    3956:	4698      	mov	r8, r3
    3958:	e714      	b.n	3784 <__aeabi_dsub+0xbc>
    395a:	2501      	movs	r5, #1
    395c:	4643      	mov	r3, r8
    395e:	2400      	movs	r4, #0
    3960:	401d      	ands	r5, r3
    3962:	2700      	movs	r7, #0
    3964:	e755      	b.n	3812 <__aeabi_dsub+0x14a>
    3966:	4c2a      	ldr	r4, [pc, #168]	; (3a10 <__aeabi_dsub+0x348>)
    3968:	1af6      	subs	r6, r6, r3
    396a:	402c      	ands	r4, r5
    396c:	e732      	b.n	37d4 <__aeabi_dsub+0x10c>
    396e:	003d      	movs	r5, r7
    3970:	3828      	subs	r0, #40	; 0x28
    3972:	4085      	lsls	r5, r0
    3974:	2700      	movs	r7, #0
    3976:	e717      	b.n	37a8 <__aeabi_dsub+0xe0>
    3978:	0038      	movs	r0, r7
    397a:	f000 fa27 	bl	3dcc <__clzsi2>
    397e:	3020      	adds	r0, #32
    3980:	e706      	b.n	3790 <__aeabi_dsub+0xc8>
    3982:	430a      	orrs	r2, r1
    3984:	0017      	movs	r7, r2
    3986:	2100      	movs	r1, #0
    3988:	1e7a      	subs	r2, r7, #1
    398a:	4197      	sbcs	r7, r2
    398c:	e6ee      	b.n	376c <__aeabi_dsub+0xa4>
    398e:	2b00      	cmp	r3, #0
    3990:	d000      	beq.n	3994 <__aeabi_dsub+0x2cc>
    3992:	e0e5      	b.n	3b60 <__aeabi_dsub+0x498>
    3994:	1c73      	adds	r3, r6, #1
    3996:	469c      	mov	ip, r3
    3998:	055b      	lsls	r3, r3, #21
    399a:	0d5b      	lsrs	r3, r3, #21
    399c:	2b01      	cmp	r3, #1
    399e:	dc00      	bgt.n	39a2 <__aeabi_dsub+0x2da>
    39a0:	e09f      	b.n	3ae2 <__aeabi_dsub+0x41a>
    39a2:	4b1a      	ldr	r3, [pc, #104]	; (3a0c <__aeabi_dsub+0x344>)
    39a4:	459c      	cmp	ip, r3
    39a6:	d100      	bne.n	39aa <__aeabi_dsub+0x2e2>
    39a8:	e0c5      	b.n	3b36 <__aeabi_dsub+0x46e>
    39aa:	4452      	add	r2, sl
    39ac:	4552      	cmp	r2, sl
    39ae:	4180      	sbcs	r0, r0
    39b0:	1864      	adds	r4, r4, r1
    39b2:	4240      	negs	r0, r0
    39b4:	1824      	adds	r4, r4, r0
    39b6:	07e7      	lsls	r7, r4, #31
    39b8:	0852      	lsrs	r2, r2, #1
    39ba:	4317      	orrs	r7, r2
    39bc:	0864      	lsrs	r4, r4, #1
    39be:	4666      	mov	r6, ip
    39c0:	e708      	b.n	37d4 <__aeabi_dsub+0x10c>
    39c2:	4812      	ldr	r0, [pc, #72]	; (3a0c <__aeabi_dsub+0x344>)
    39c4:	4285      	cmp	r5, r0
    39c6:	d100      	bne.n	39ca <__aeabi_dsub+0x302>
    39c8:	e085      	b.n	3ad6 <__aeabi_dsub+0x40e>
    39ca:	001d      	movs	r5, r3
    39cc:	e6bc      	b.n	3748 <__aeabi_dsub+0x80>
    39ce:	0029      	movs	r1, r5
    39d0:	3e1f      	subs	r6, #31
    39d2:	40f1      	lsrs	r1, r6
    39d4:	2b20      	cmp	r3, #32
    39d6:	d100      	bne.n	39da <__aeabi_dsub+0x312>
    39d8:	e07f      	b.n	3ada <__aeabi_dsub+0x412>
    39da:	2240      	movs	r2, #64	; 0x40
    39dc:	1ad3      	subs	r3, r2, r3
    39de:	409d      	lsls	r5, r3
    39e0:	432f      	orrs	r7, r5
    39e2:	1e7d      	subs	r5, r7, #1
    39e4:	41af      	sbcs	r7, r5
    39e6:	2400      	movs	r4, #0
    39e8:	430f      	orrs	r7, r1
    39ea:	2600      	movs	r6, #0
    39ec:	e78e      	b.n	390c <__aeabi_dsub+0x244>
    39ee:	002b      	movs	r3, r5
    39f0:	000f      	movs	r7, r1
    39f2:	3b20      	subs	r3, #32
    39f4:	40df      	lsrs	r7, r3
    39f6:	2d20      	cmp	r5, #32
    39f8:	d071      	beq.n	3ade <__aeabi_dsub+0x416>
    39fa:	2340      	movs	r3, #64	; 0x40
    39fc:	1b5d      	subs	r5, r3, r5
    39fe:	40a9      	lsls	r1, r5
    3a00:	430a      	orrs	r2, r1
    3a02:	1e51      	subs	r1, r2, #1
    3a04:	418a      	sbcs	r2, r1
    3a06:	2100      	movs	r1, #0
    3a08:	4317      	orrs	r7, r2
    3a0a:	e6af      	b.n	376c <__aeabi_dsub+0xa4>
    3a0c:	000007ff 	.word	0x000007ff
    3a10:	ff7fffff 	.word	0xff7fffff
    3a14:	800fffff 	.word	0x800fffff
    3a18:	2e00      	cmp	r6, #0
    3a1a:	d03e      	beq.n	3a9a <__aeabi_dsub+0x3d2>
    3a1c:	4eb3      	ldr	r6, [pc, #716]	; (3cec <__aeabi_dsub+0x624>)
    3a1e:	45b4      	cmp	ip, r6
    3a20:	d045      	beq.n	3aae <__aeabi_dsub+0x3e6>
    3a22:	2680      	movs	r6, #128	; 0x80
    3a24:	0436      	lsls	r6, r6, #16
    3a26:	426d      	negs	r5, r5
    3a28:	4334      	orrs	r4, r6
    3a2a:	2d38      	cmp	r5, #56	; 0x38
    3a2c:	dd00      	ble.n	3a30 <__aeabi_dsub+0x368>
    3a2e:	e0a8      	b.n	3b82 <__aeabi_dsub+0x4ba>
    3a30:	2d1f      	cmp	r5, #31
    3a32:	dd00      	ble.n	3a36 <__aeabi_dsub+0x36e>
    3a34:	e11f      	b.n	3c76 <__aeabi_dsub+0x5ae>
    3a36:	2620      	movs	r6, #32
    3a38:	0027      	movs	r7, r4
    3a3a:	4650      	mov	r0, sl
    3a3c:	1b76      	subs	r6, r6, r5
    3a3e:	40b7      	lsls	r7, r6
    3a40:	40e8      	lsrs	r0, r5
    3a42:	4307      	orrs	r7, r0
    3a44:	4650      	mov	r0, sl
    3a46:	40b0      	lsls	r0, r6
    3a48:	1e46      	subs	r6, r0, #1
    3a4a:	41b0      	sbcs	r0, r6
    3a4c:	40ec      	lsrs	r4, r5
    3a4e:	4338      	orrs	r0, r7
    3a50:	1a17      	subs	r7, r2, r0
    3a52:	42ba      	cmp	r2, r7
    3a54:	4192      	sbcs	r2, r2
    3a56:	1b0c      	subs	r4, r1, r4
    3a58:	4252      	negs	r2, r2
    3a5a:	1aa4      	subs	r4, r4, r2
    3a5c:	4666      	mov	r6, ip
    3a5e:	4698      	mov	r8, r3
    3a60:	e68b      	b.n	377a <__aeabi_dsub+0xb2>
    3a62:	4664      	mov	r4, ip
    3a64:	4667      	mov	r7, ip
    3a66:	432c      	orrs	r4, r5
    3a68:	d000      	beq.n	3a6c <__aeabi_dsub+0x3a4>
    3a6a:	e68b      	b.n	3784 <__aeabi_dsub+0xbc>
    3a6c:	2500      	movs	r5, #0
    3a6e:	2600      	movs	r6, #0
    3a70:	2700      	movs	r7, #0
    3a72:	e6ea      	b.n	384a <__aeabi_dsub+0x182>
    3a74:	001e      	movs	r6, r3
    3a76:	e6ad      	b.n	37d4 <__aeabi_dsub+0x10c>
    3a78:	2b1f      	cmp	r3, #31
    3a7a:	dc60      	bgt.n	3b3e <__aeabi_dsub+0x476>
    3a7c:	2720      	movs	r7, #32
    3a7e:	1af8      	subs	r0, r7, r3
    3a80:	000f      	movs	r7, r1
    3a82:	4684      	mov	ip, r0
    3a84:	4087      	lsls	r7, r0
    3a86:	0010      	movs	r0, r2
    3a88:	40d8      	lsrs	r0, r3
    3a8a:	4307      	orrs	r7, r0
    3a8c:	4660      	mov	r0, ip
    3a8e:	4082      	lsls	r2, r0
    3a90:	1e50      	subs	r0, r2, #1
    3a92:	4182      	sbcs	r2, r0
    3a94:	40d9      	lsrs	r1, r3
    3a96:	4317      	orrs	r7, r2
    3a98:	e6f5      	b.n	3886 <__aeabi_dsub+0x1be>
    3a9a:	0026      	movs	r6, r4
    3a9c:	4650      	mov	r0, sl
    3a9e:	4306      	orrs	r6, r0
    3aa0:	d005      	beq.n	3aae <__aeabi_dsub+0x3e6>
    3aa2:	43ed      	mvns	r5, r5
    3aa4:	2d00      	cmp	r5, #0
    3aa6:	d0d3      	beq.n	3a50 <__aeabi_dsub+0x388>
    3aa8:	4e90      	ldr	r6, [pc, #576]	; (3cec <__aeabi_dsub+0x624>)
    3aaa:	45b4      	cmp	ip, r6
    3aac:	d1bd      	bne.n	3a2a <__aeabi_dsub+0x362>
    3aae:	000c      	movs	r4, r1
    3ab0:	0017      	movs	r7, r2
    3ab2:	4666      	mov	r6, ip
    3ab4:	4698      	mov	r8, r3
    3ab6:	e68d      	b.n	37d4 <__aeabi_dsub+0x10c>
    3ab8:	488c      	ldr	r0, [pc, #560]	; (3cec <__aeabi_dsub+0x624>)
    3aba:	4283      	cmp	r3, r0
    3abc:	d00b      	beq.n	3ad6 <__aeabi_dsub+0x40e>
    3abe:	4663      	mov	r3, ip
    3ac0:	e6d9      	b.n	3876 <__aeabi_dsub+0x1ae>
    3ac2:	2d00      	cmp	r5, #0
    3ac4:	d000      	beq.n	3ac8 <__aeabi_dsub+0x400>
    3ac6:	e096      	b.n	3bf6 <__aeabi_dsub+0x52e>
    3ac8:	0008      	movs	r0, r1
    3aca:	4310      	orrs	r0, r2
    3acc:	d100      	bne.n	3ad0 <__aeabi_dsub+0x408>
    3ace:	e0e2      	b.n	3c96 <__aeabi_dsub+0x5ce>
    3ad0:	000c      	movs	r4, r1
    3ad2:	0017      	movs	r7, r2
    3ad4:	4698      	mov	r8, r3
    3ad6:	4e85      	ldr	r6, [pc, #532]	; (3cec <__aeabi_dsub+0x624>)
    3ad8:	e67c      	b.n	37d4 <__aeabi_dsub+0x10c>
    3ada:	2500      	movs	r5, #0
    3adc:	e780      	b.n	39e0 <__aeabi_dsub+0x318>
    3ade:	2100      	movs	r1, #0
    3ae0:	e78e      	b.n	3a00 <__aeabi_dsub+0x338>
    3ae2:	0023      	movs	r3, r4
    3ae4:	4650      	mov	r0, sl
    3ae6:	4303      	orrs	r3, r0
    3ae8:	2e00      	cmp	r6, #0
    3aea:	d000      	beq.n	3aee <__aeabi_dsub+0x426>
    3aec:	e0a8      	b.n	3c40 <__aeabi_dsub+0x578>
    3aee:	2b00      	cmp	r3, #0
    3af0:	d100      	bne.n	3af4 <__aeabi_dsub+0x42c>
    3af2:	e0de      	b.n	3cb2 <__aeabi_dsub+0x5ea>
    3af4:	000b      	movs	r3, r1
    3af6:	4313      	orrs	r3, r2
    3af8:	d100      	bne.n	3afc <__aeabi_dsub+0x434>
    3afa:	e66b      	b.n	37d4 <__aeabi_dsub+0x10c>
    3afc:	4452      	add	r2, sl
    3afe:	4552      	cmp	r2, sl
    3b00:	4180      	sbcs	r0, r0
    3b02:	1864      	adds	r4, r4, r1
    3b04:	4240      	negs	r0, r0
    3b06:	1824      	adds	r4, r4, r0
    3b08:	0017      	movs	r7, r2
    3b0a:	0223      	lsls	r3, r4, #8
    3b0c:	d400      	bmi.n	3b10 <__aeabi_dsub+0x448>
    3b0e:	e6fd      	b.n	390c <__aeabi_dsub+0x244>
    3b10:	4b77      	ldr	r3, [pc, #476]	; (3cf0 <__aeabi_dsub+0x628>)
    3b12:	4666      	mov	r6, ip
    3b14:	401c      	ands	r4, r3
    3b16:	e65d      	b.n	37d4 <__aeabi_dsub+0x10c>
    3b18:	0025      	movs	r5, r4
    3b1a:	4650      	mov	r0, sl
    3b1c:	4305      	orrs	r5, r0
    3b1e:	2e00      	cmp	r6, #0
    3b20:	d1cf      	bne.n	3ac2 <__aeabi_dsub+0x3fa>
    3b22:	2d00      	cmp	r5, #0
    3b24:	d14f      	bne.n	3bc6 <__aeabi_dsub+0x4fe>
    3b26:	000c      	movs	r4, r1
    3b28:	4314      	orrs	r4, r2
    3b2a:	d100      	bne.n	3b2e <__aeabi_dsub+0x466>
    3b2c:	e0a0      	b.n	3c70 <__aeabi_dsub+0x5a8>
    3b2e:	000c      	movs	r4, r1
    3b30:	0017      	movs	r7, r2
    3b32:	4698      	mov	r8, r3
    3b34:	e64e      	b.n	37d4 <__aeabi_dsub+0x10c>
    3b36:	4666      	mov	r6, ip
    3b38:	2400      	movs	r4, #0
    3b3a:	2700      	movs	r7, #0
    3b3c:	e685      	b.n	384a <__aeabi_dsub+0x182>
    3b3e:	001f      	movs	r7, r3
    3b40:	0008      	movs	r0, r1
    3b42:	3f20      	subs	r7, #32
    3b44:	40f8      	lsrs	r0, r7
    3b46:	0007      	movs	r7, r0
    3b48:	2b20      	cmp	r3, #32
    3b4a:	d100      	bne.n	3b4e <__aeabi_dsub+0x486>
    3b4c:	e08e      	b.n	3c6c <__aeabi_dsub+0x5a4>
    3b4e:	2040      	movs	r0, #64	; 0x40
    3b50:	1ac3      	subs	r3, r0, r3
    3b52:	4099      	lsls	r1, r3
    3b54:	430a      	orrs	r2, r1
    3b56:	1e51      	subs	r1, r2, #1
    3b58:	418a      	sbcs	r2, r1
    3b5a:	2100      	movs	r1, #0
    3b5c:	4317      	orrs	r7, r2
    3b5e:	e692      	b.n	3886 <__aeabi_dsub+0x1be>
    3b60:	2e00      	cmp	r6, #0
    3b62:	d114      	bne.n	3b8e <__aeabi_dsub+0x4c6>
    3b64:	0026      	movs	r6, r4
    3b66:	4650      	mov	r0, sl
    3b68:	4306      	orrs	r6, r0
    3b6a:	d062      	beq.n	3c32 <__aeabi_dsub+0x56a>
    3b6c:	43db      	mvns	r3, r3
    3b6e:	2b00      	cmp	r3, #0
    3b70:	d15c      	bne.n	3c2c <__aeabi_dsub+0x564>
    3b72:	1887      	adds	r7, r0, r2
    3b74:	4297      	cmp	r7, r2
    3b76:	4192      	sbcs	r2, r2
    3b78:	1864      	adds	r4, r4, r1
    3b7a:	4252      	negs	r2, r2
    3b7c:	18a4      	adds	r4, r4, r2
    3b7e:	4666      	mov	r6, ip
    3b80:	e687      	b.n	3892 <__aeabi_dsub+0x1ca>
    3b82:	4650      	mov	r0, sl
    3b84:	4320      	orrs	r0, r4
    3b86:	1e44      	subs	r4, r0, #1
    3b88:	41a0      	sbcs	r0, r4
    3b8a:	2400      	movs	r4, #0
    3b8c:	e760      	b.n	3a50 <__aeabi_dsub+0x388>
    3b8e:	4e57      	ldr	r6, [pc, #348]	; (3cec <__aeabi_dsub+0x624>)
    3b90:	45b4      	cmp	ip, r6
    3b92:	d04e      	beq.n	3c32 <__aeabi_dsub+0x56a>
    3b94:	2680      	movs	r6, #128	; 0x80
    3b96:	0436      	lsls	r6, r6, #16
    3b98:	425b      	negs	r3, r3
    3b9a:	4334      	orrs	r4, r6
    3b9c:	2b38      	cmp	r3, #56	; 0x38
    3b9e:	dd00      	ble.n	3ba2 <__aeabi_dsub+0x4da>
    3ba0:	e07f      	b.n	3ca2 <__aeabi_dsub+0x5da>
    3ba2:	2b1f      	cmp	r3, #31
    3ba4:	dd00      	ble.n	3ba8 <__aeabi_dsub+0x4e0>
    3ba6:	e08b      	b.n	3cc0 <__aeabi_dsub+0x5f8>
    3ba8:	2620      	movs	r6, #32
    3baa:	0027      	movs	r7, r4
    3bac:	4650      	mov	r0, sl
    3bae:	1af6      	subs	r6, r6, r3
    3bb0:	40b7      	lsls	r7, r6
    3bb2:	40d8      	lsrs	r0, r3
    3bb4:	4307      	orrs	r7, r0
    3bb6:	4650      	mov	r0, sl
    3bb8:	40b0      	lsls	r0, r6
    3bba:	1e46      	subs	r6, r0, #1
    3bbc:	41b0      	sbcs	r0, r6
    3bbe:	4307      	orrs	r7, r0
    3bc0:	40dc      	lsrs	r4, r3
    3bc2:	18bf      	adds	r7, r7, r2
    3bc4:	e7d6      	b.n	3b74 <__aeabi_dsub+0x4ac>
    3bc6:	000d      	movs	r5, r1
    3bc8:	4315      	orrs	r5, r2
    3bca:	d100      	bne.n	3bce <__aeabi_dsub+0x506>
    3bcc:	e602      	b.n	37d4 <__aeabi_dsub+0x10c>
    3bce:	4650      	mov	r0, sl
    3bd0:	1a80      	subs	r0, r0, r2
    3bd2:	4582      	cmp	sl, r0
    3bd4:	41bf      	sbcs	r7, r7
    3bd6:	1a65      	subs	r5, r4, r1
    3bd8:	427f      	negs	r7, r7
    3bda:	1bed      	subs	r5, r5, r7
    3bdc:	4684      	mov	ip, r0
    3bde:	0228      	lsls	r0, r5, #8
    3be0:	d400      	bmi.n	3be4 <__aeabi_dsub+0x51c>
    3be2:	e68d      	b.n	3900 <__aeabi_dsub+0x238>
    3be4:	4650      	mov	r0, sl
    3be6:	1a17      	subs	r7, r2, r0
    3be8:	42ba      	cmp	r2, r7
    3bea:	4192      	sbcs	r2, r2
    3bec:	1b0c      	subs	r4, r1, r4
    3bee:	4252      	negs	r2, r2
    3bf0:	1aa4      	subs	r4, r4, r2
    3bf2:	4698      	mov	r8, r3
    3bf4:	e5ee      	b.n	37d4 <__aeabi_dsub+0x10c>
    3bf6:	000d      	movs	r5, r1
    3bf8:	4315      	orrs	r5, r2
    3bfa:	d100      	bne.n	3bfe <__aeabi_dsub+0x536>
    3bfc:	e76b      	b.n	3ad6 <__aeabi_dsub+0x40e>
    3bfe:	4650      	mov	r0, sl
    3c00:	0767      	lsls	r7, r4, #29
    3c02:	08c0      	lsrs	r0, r0, #3
    3c04:	4307      	orrs	r7, r0
    3c06:	2080      	movs	r0, #128	; 0x80
    3c08:	08e4      	lsrs	r4, r4, #3
    3c0a:	0300      	lsls	r0, r0, #12
    3c0c:	4204      	tst	r4, r0
    3c0e:	d007      	beq.n	3c20 <__aeabi_dsub+0x558>
    3c10:	08cd      	lsrs	r5, r1, #3
    3c12:	4205      	tst	r5, r0
    3c14:	d104      	bne.n	3c20 <__aeabi_dsub+0x558>
    3c16:	002c      	movs	r4, r5
    3c18:	4698      	mov	r8, r3
    3c1a:	08d7      	lsrs	r7, r2, #3
    3c1c:	0749      	lsls	r1, r1, #29
    3c1e:	430f      	orrs	r7, r1
    3c20:	0f7b      	lsrs	r3, r7, #29
    3c22:	00e4      	lsls	r4, r4, #3
    3c24:	431c      	orrs	r4, r3
    3c26:	00ff      	lsls	r7, r7, #3
    3c28:	4e30      	ldr	r6, [pc, #192]	; (3cec <__aeabi_dsub+0x624>)
    3c2a:	e5d3      	b.n	37d4 <__aeabi_dsub+0x10c>
    3c2c:	4e2f      	ldr	r6, [pc, #188]	; (3cec <__aeabi_dsub+0x624>)
    3c2e:	45b4      	cmp	ip, r6
    3c30:	d1b4      	bne.n	3b9c <__aeabi_dsub+0x4d4>
    3c32:	000c      	movs	r4, r1
    3c34:	0017      	movs	r7, r2
    3c36:	4666      	mov	r6, ip
    3c38:	e5cc      	b.n	37d4 <__aeabi_dsub+0x10c>
    3c3a:	2700      	movs	r7, #0
    3c3c:	2400      	movs	r4, #0
    3c3e:	e5e8      	b.n	3812 <__aeabi_dsub+0x14a>
    3c40:	2b00      	cmp	r3, #0
    3c42:	d039      	beq.n	3cb8 <__aeabi_dsub+0x5f0>
    3c44:	000b      	movs	r3, r1
    3c46:	4313      	orrs	r3, r2
    3c48:	d100      	bne.n	3c4c <__aeabi_dsub+0x584>
    3c4a:	e744      	b.n	3ad6 <__aeabi_dsub+0x40e>
    3c4c:	08c0      	lsrs	r0, r0, #3
    3c4e:	0767      	lsls	r7, r4, #29
    3c50:	4307      	orrs	r7, r0
    3c52:	2080      	movs	r0, #128	; 0x80
    3c54:	08e4      	lsrs	r4, r4, #3
    3c56:	0300      	lsls	r0, r0, #12
    3c58:	4204      	tst	r4, r0
    3c5a:	d0e1      	beq.n	3c20 <__aeabi_dsub+0x558>
    3c5c:	08cb      	lsrs	r3, r1, #3
    3c5e:	4203      	tst	r3, r0
    3c60:	d1de      	bne.n	3c20 <__aeabi_dsub+0x558>
    3c62:	08d7      	lsrs	r7, r2, #3
    3c64:	0749      	lsls	r1, r1, #29
    3c66:	430f      	orrs	r7, r1
    3c68:	001c      	movs	r4, r3
    3c6a:	e7d9      	b.n	3c20 <__aeabi_dsub+0x558>
    3c6c:	2100      	movs	r1, #0
    3c6e:	e771      	b.n	3b54 <__aeabi_dsub+0x48c>
    3c70:	2500      	movs	r5, #0
    3c72:	2700      	movs	r7, #0
    3c74:	e5e9      	b.n	384a <__aeabi_dsub+0x182>
    3c76:	002e      	movs	r6, r5
    3c78:	0027      	movs	r7, r4
    3c7a:	3e20      	subs	r6, #32
    3c7c:	40f7      	lsrs	r7, r6
    3c7e:	2d20      	cmp	r5, #32
    3c80:	d02f      	beq.n	3ce2 <__aeabi_dsub+0x61a>
    3c82:	2640      	movs	r6, #64	; 0x40
    3c84:	1b75      	subs	r5, r6, r5
    3c86:	40ac      	lsls	r4, r5
    3c88:	4650      	mov	r0, sl
    3c8a:	4320      	orrs	r0, r4
    3c8c:	1e44      	subs	r4, r0, #1
    3c8e:	41a0      	sbcs	r0, r4
    3c90:	2400      	movs	r4, #0
    3c92:	4338      	orrs	r0, r7
    3c94:	e6dc      	b.n	3a50 <__aeabi_dsub+0x388>
    3c96:	2480      	movs	r4, #128	; 0x80
    3c98:	2500      	movs	r5, #0
    3c9a:	0324      	lsls	r4, r4, #12
    3c9c:	4e13      	ldr	r6, [pc, #76]	; (3cec <__aeabi_dsub+0x624>)
    3c9e:	2700      	movs	r7, #0
    3ca0:	e5d3      	b.n	384a <__aeabi_dsub+0x182>
    3ca2:	4650      	mov	r0, sl
    3ca4:	4320      	orrs	r0, r4
    3ca6:	0007      	movs	r7, r0
    3ca8:	1e78      	subs	r0, r7, #1
    3caa:	4187      	sbcs	r7, r0
    3cac:	2400      	movs	r4, #0
    3cae:	18bf      	adds	r7, r7, r2
    3cb0:	e760      	b.n	3b74 <__aeabi_dsub+0x4ac>
    3cb2:	000c      	movs	r4, r1
    3cb4:	0017      	movs	r7, r2
    3cb6:	e58d      	b.n	37d4 <__aeabi_dsub+0x10c>
    3cb8:	000c      	movs	r4, r1
    3cba:	0017      	movs	r7, r2
    3cbc:	4e0b      	ldr	r6, [pc, #44]	; (3cec <__aeabi_dsub+0x624>)
    3cbe:	e589      	b.n	37d4 <__aeabi_dsub+0x10c>
    3cc0:	001e      	movs	r6, r3
    3cc2:	0027      	movs	r7, r4
    3cc4:	3e20      	subs	r6, #32
    3cc6:	40f7      	lsrs	r7, r6
    3cc8:	2b20      	cmp	r3, #32
    3cca:	d00c      	beq.n	3ce6 <__aeabi_dsub+0x61e>
    3ccc:	2640      	movs	r6, #64	; 0x40
    3cce:	1af3      	subs	r3, r6, r3
    3cd0:	409c      	lsls	r4, r3
    3cd2:	4650      	mov	r0, sl
    3cd4:	4320      	orrs	r0, r4
    3cd6:	1e44      	subs	r4, r0, #1
    3cd8:	41a0      	sbcs	r0, r4
    3cda:	4307      	orrs	r7, r0
    3cdc:	2400      	movs	r4, #0
    3cde:	18bf      	adds	r7, r7, r2
    3ce0:	e748      	b.n	3b74 <__aeabi_dsub+0x4ac>
    3ce2:	2400      	movs	r4, #0
    3ce4:	e7d0      	b.n	3c88 <__aeabi_dsub+0x5c0>
    3ce6:	2400      	movs	r4, #0
    3ce8:	e7f3      	b.n	3cd2 <__aeabi_dsub+0x60a>
    3cea:	46c0      	nop			; (mov r8, r8)
    3cec:	000007ff 	.word	0x000007ff
    3cf0:	ff7fffff 	.word	0xff7fffff

00003cf4 <__aeabi_d2iz>:
    3cf4:	b530      	push	{r4, r5, lr}
    3cf6:	4d13      	ldr	r5, [pc, #76]	; (3d44 <__aeabi_d2iz+0x50>)
    3cf8:	030a      	lsls	r2, r1, #12
    3cfa:	004b      	lsls	r3, r1, #1
    3cfc:	0b12      	lsrs	r2, r2, #12
    3cfe:	0d5b      	lsrs	r3, r3, #21
    3d00:	0fc9      	lsrs	r1, r1, #31
    3d02:	2400      	movs	r4, #0
    3d04:	42ab      	cmp	r3, r5
    3d06:	dd10      	ble.n	3d2a <__aeabi_d2iz+0x36>
    3d08:	4c0f      	ldr	r4, [pc, #60]	; (3d48 <__aeabi_d2iz+0x54>)
    3d0a:	42a3      	cmp	r3, r4
    3d0c:	dc0f      	bgt.n	3d2e <__aeabi_d2iz+0x3a>
    3d0e:	2480      	movs	r4, #128	; 0x80
    3d10:	4d0e      	ldr	r5, [pc, #56]	; (3d4c <__aeabi_d2iz+0x58>)
    3d12:	0364      	lsls	r4, r4, #13
    3d14:	4322      	orrs	r2, r4
    3d16:	1aed      	subs	r5, r5, r3
    3d18:	2d1f      	cmp	r5, #31
    3d1a:	dd0b      	ble.n	3d34 <__aeabi_d2iz+0x40>
    3d1c:	480c      	ldr	r0, [pc, #48]	; (3d50 <__aeabi_d2iz+0x5c>)
    3d1e:	1ac3      	subs	r3, r0, r3
    3d20:	40da      	lsrs	r2, r3
    3d22:	4254      	negs	r4, r2
    3d24:	2900      	cmp	r1, #0
    3d26:	d100      	bne.n	3d2a <__aeabi_d2iz+0x36>
    3d28:	0014      	movs	r4, r2
    3d2a:	0020      	movs	r0, r4
    3d2c:	bd30      	pop	{r4, r5, pc}
    3d2e:	4b09      	ldr	r3, [pc, #36]	; (3d54 <__aeabi_d2iz+0x60>)
    3d30:	18cc      	adds	r4, r1, r3
    3d32:	e7fa      	b.n	3d2a <__aeabi_d2iz+0x36>
    3d34:	4c08      	ldr	r4, [pc, #32]	; (3d58 <__aeabi_d2iz+0x64>)
    3d36:	40e8      	lsrs	r0, r5
    3d38:	46a4      	mov	ip, r4
    3d3a:	4463      	add	r3, ip
    3d3c:	409a      	lsls	r2, r3
    3d3e:	4302      	orrs	r2, r0
    3d40:	e7ef      	b.n	3d22 <__aeabi_d2iz+0x2e>
    3d42:	46c0      	nop			; (mov r8, r8)
    3d44:	000003fe 	.word	0x000003fe
    3d48:	0000041d 	.word	0x0000041d
    3d4c:	00000433 	.word	0x00000433
    3d50:	00000413 	.word	0x00000413
    3d54:	7fffffff 	.word	0x7fffffff
    3d58:	fffffbed 	.word	0xfffffbed

00003d5c <__aeabi_ui2d>:
    3d5c:	b510      	push	{r4, lr}
    3d5e:	1e04      	subs	r4, r0, #0
    3d60:	d028      	beq.n	3db4 <__aeabi_ui2d+0x58>
    3d62:	f000 f833 	bl	3dcc <__clzsi2>
    3d66:	4b15      	ldr	r3, [pc, #84]	; (3dbc <__aeabi_ui2d+0x60>)
    3d68:	4a15      	ldr	r2, [pc, #84]	; (3dc0 <__aeabi_ui2d+0x64>)
    3d6a:	1a1b      	subs	r3, r3, r0
    3d6c:	1ad2      	subs	r2, r2, r3
    3d6e:	2a1f      	cmp	r2, #31
    3d70:	dd15      	ble.n	3d9e <__aeabi_ui2d+0x42>
    3d72:	4a14      	ldr	r2, [pc, #80]	; (3dc4 <__aeabi_ui2d+0x68>)
    3d74:	1ad2      	subs	r2, r2, r3
    3d76:	4094      	lsls	r4, r2
    3d78:	2200      	movs	r2, #0
    3d7a:	0324      	lsls	r4, r4, #12
    3d7c:	055b      	lsls	r3, r3, #21
    3d7e:	0b24      	lsrs	r4, r4, #12
    3d80:	0d5b      	lsrs	r3, r3, #21
    3d82:	2100      	movs	r1, #0
    3d84:	0010      	movs	r0, r2
    3d86:	0324      	lsls	r4, r4, #12
    3d88:	0d0a      	lsrs	r2, r1, #20
    3d8a:	0b24      	lsrs	r4, r4, #12
    3d8c:	0512      	lsls	r2, r2, #20
    3d8e:	4322      	orrs	r2, r4
    3d90:	4c0d      	ldr	r4, [pc, #52]	; (3dc8 <__aeabi_ui2d+0x6c>)
    3d92:	051b      	lsls	r3, r3, #20
    3d94:	4022      	ands	r2, r4
    3d96:	4313      	orrs	r3, r2
    3d98:	005b      	lsls	r3, r3, #1
    3d9a:	0859      	lsrs	r1, r3, #1
    3d9c:	bd10      	pop	{r4, pc}
    3d9e:	0021      	movs	r1, r4
    3da0:	4091      	lsls	r1, r2
    3da2:	000a      	movs	r2, r1
    3da4:	210b      	movs	r1, #11
    3da6:	1a08      	subs	r0, r1, r0
    3da8:	40c4      	lsrs	r4, r0
    3daa:	055b      	lsls	r3, r3, #21
    3dac:	0324      	lsls	r4, r4, #12
    3dae:	0b24      	lsrs	r4, r4, #12
    3db0:	0d5b      	lsrs	r3, r3, #21
    3db2:	e7e6      	b.n	3d82 <__aeabi_ui2d+0x26>
    3db4:	2300      	movs	r3, #0
    3db6:	2400      	movs	r4, #0
    3db8:	2200      	movs	r2, #0
    3dba:	e7e2      	b.n	3d82 <__aeabi_ui2d+0x26>
    3dbc:	0000041e 	.word	0x0000041e
    3dc0:	00000433 	.word	0x00000433
    3dc4:	00000413 	.word	0x00000413
    3dc8:	800fffff 	.word	0x800fffff

00003dcc <__clzsi2>:
    3dcc:	211c      	movs	r1, #28
    3dce:	2301      	movs	r3, #1
    3dd0:	041b      	lsls	r3, r3, #16
    3dd2:	4298      	cmp	r0, r3
    3dd4:	d301      	bcc.n	3dda <__clzsi2+0xe>
    3dd6:	0c00      	lsrs	r0, r0, #16
    3dd8:	3910      	subs	r1, #16
    3dda:	0a1b      	lsrs	r3, r3, #8
    3ddc:	4298      	cmp	r0, r3
    3dde:	d301      	bcc.n	3de4 <__clzsi2+0x18>
    3de0:	0a00      	lsrs	r0, r0, #8
    3de2:	3908      	subs	r1, #8
    3de4:	091b      	lsrs	r3, r3, #4
    3de6:	4298      	cmp	r0, r3
    3de8:	d301      	bcc.n	3dee <__clzsi2+0x22>
    3dea:	0900      	lsrs	r0, r0, #4
    3dec:	3904      	subs	r1, #4
    3dee:	a202      	add	r2, pc, #8	; (adr r2, 3df8 <__clzsi2+0x2c>)
    3df0:	5c10      	ldrb	r0, [r2, r0]
    3df2:	1840      	adds	r0, r0, r1
    3df4:	4770      	bx	lr
    3df6:	46c0      	nop			; (mov r8, r8)
    3df8:	02020304 	.word	0x02020304
    3dfc:	01010101 	.word	0x01010101
	...

00003e08 <__libc_init_array>:
    3e08:	b570      	push	{r4, r5, r6, lr}
    3e0a:	2600      	movs	r6, #0
    3e0c:	4d0c      	ldr	r5, [pc, #48]	; (3e40 <__libc_init_array+0x38>)
    3e0e:	4c0d      	ldr	r4, [pc, #52]	; (3e44 <__libc_init_array+0x3c>)
    3e10:	1b64      	subs	r4, r4, r5
    3e12:	10a4      	asrs	r4, r4, #2
    3e14:	42a6      	cmp	r6, r4
    3e16:	d109      	bne.n	3e2c <__libc_init_array+0x24>
    3e18:	2600      	movs	r6, #0
    3e1a:	f000 f8bf 	bl	3f9c <_init>
    3e1e:	4d0a      	ldr	r5, [pc, #40]	; (3e48 <__libc_init_array+0x40>)
    3e20:	4c0a      	ldr	r4, [pc, #40]	; (3e4c <__libc_init_array+0x44>)
    3e22:	1b64      	subs	r4, r4, r5
    3e24:	10a4      	asrs	r4, r4, #2
    3e26:	42a6      	cmp	r6, r4
    3e28:	d105      	bne.n	3e36 <__libc_init_array+0x2e>
    3e2a:	bd70      	pop	{r4, r5, r6, pc}
    3e2c:	00b3      	lsls	r3, r6, #2
    3e2e:	58eb      	ldr	r3, [r5, r3]
    3e30:	4798      	blx	r3
    3e32:	3601      	adds	r6, #1
    3e34:	e7ee      	b.n	3e14 <__libc_init_array+0xc>
    3e36:	00b3      	lsls	r3, r6, #2
    3e38:	58eb      	ldr	r3, [r5, r3]
    3e3a:	4798      	blx	r3
    3e3c:	3601      	adds	r6, #1
    3e3e:	e7f2      	b.n	3e26 <__libc_init_array+0x1e>
    3e40:	00003fa8 	.word	0x00003fa8
    3e44:	00003fa8 	.word	0x00003fa8
    3e48:	00003fa8 	.word	0x00003fa8
    3e4c:	00003fac 	.word	0x00003fac

00003e50 <memcpy>:
    3e50:	2300      	movs	r3, #0
    3e52:	b510      	push	{r4, lr}
    3e54:	429a      	cmp	r2, r3
    3e56:	d100      	bne.n	3e5a <memcpy+0xa>
    3e58:	bd10      	pop	{r4, pc}
    3e5a:	5ccc      	ldrb	r4, [r1, r3]
    3e5c:	54c4      	strb	r4, [r0, r3]
    3e5e:	3301      	adds	r3, #1
    3e60:	e7f8      	b.n	3e54 <memcpy+0x4>
    3e62:	0000      	movs	r0, r0
    3e64:	00000002 	.word	0x00000002
    3e68:	00000003 	.word	0x00000003
    3e6c:	00000004 	.word	0x00000004
    3e70:	00000005 	.word	0x00000005
    3e74:	00000006 	.word	0x00000006
    3e78:	00000007 	.word	0x00000007
    3e7c:	0000000e 	.word	0x0000000e
    3e80:	0000000f 	.word	0x0000000f
    3e84:	0000000a 	.word	0x0000000a
    3e88:	0000000b 	.word	0x0000000b
    3e8c:	0000ffff 	.word	0x0000ffff
    3e90:	0000ffff 	.word	0x0000ffff
    3e94:	0000ffff 	.word	0x0000ffff
    3e98:	0000ffff 	.word	0x0000ffff
    3e9c:	0000ffff 	.word	0x0000ffff
    3ea0:	0000ffff 	.word	0x0000ffff
    3ea4:	0000ffff 	.word	0x0000ffff
    3ea8:	0000ffff 	.word	0x0000ffff
    3eac:	0000ffff 	.word	0x0000ffff
    3eb0:	0000ffff 	.word	0x0000ffff

00003eb4 <tc_interrupt_vectors.12490>:
    3eb4:	00000e0d 42000800 42000c00 42001000     .......B...B...B

00003ec4 <_tcc_intflag>:
    3ec4:	00000001 00000002 00000004 00000008     ................
    3ed4:	00001000 00002000 00004000 00008000     ..... ...@......
    3ee4:	00010000 00020000 00040000 00080000     ................
    3ef4:	01040404 05041004 15041404 25010804     ...............%
    3f04:	1c02ef05 82010204 05063202 03082004     .........2... ..
    3f14:	15080908 00001902 00002d58 00002d3a     ........X-..:-..
    3f24:	00002cf4 00002c12 00002cf4 00002d2c     .,...,...,..,-..
    3f34:	00002cf4 00002c12 00002d3a 00002d3a     .,...,..:-..:-..
    3f44:	00002d2c 00002c12 00002c0a 00002c0a     ,-...,...,...,..
    3f54:	00002c0a 00002f70 000033b8 00003278     .,..p/...3..x2..
    3f64:	00003278 00003274 00003390 00003390     x2..t2...3...3..
    3f74:	00003382 00003274 00003390 00003382     .3..t2...3...3..
    3f84:	00003390 00003274 00003398 00003398     .3..t2...3...3..
    3f94:	00003398 0000359c                       .3...5..

00003f9c <_init>:
    3f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3f9e:	46c0      	nop			; (mov r8, r8)
    3fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3fa2:	bc08      	pop	{r3}
    3fa4:	469e      	mov	lr, r3
    3fa6:	4770      	bx	lr

00003fa8 <__init_array_start>:
    3fa8:	000000b5 	.word	0x000000b5

00003fac <_fini>:
    3fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3fae:	46c0      	nop			; (mov r8, r8)
    3fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3fb2:	bc08      	pop	{r3}
    3fb4:	469e      	mov	lr, r3
    3fb6:	4770      	bx	lr

00003fb8 <__fini_array_start>:
    3fb8:	0000008d 	.word	0x0000008d
