/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  wire [6:0] _04_;
  reg [6:0] _05_;
  reg [6:0] _06_;
  reg [9:0] _07_;
  reg [8:0] _08_;
  wire [18:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [28:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [25:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [18:0] celloutsig_0_25z;
  wire [12:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_36z;
  wire [18:0] celloutsig_0_38z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_68z;
  wire [4:0] celloutsig_0_69z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_24z = ~celloutsig_0_17z[6];
  assign celloutsig_0_27z = ~((celloutsig_0_23z[12] | celloutsig_0_3z[11]) & celloutsig_0_21z);
  assign celloutsig_0_45z = ~(celloutsig_0_28z[2] ^ celloutsig_0_21z);
  assign celloutsig_0_68z = ~(celloutsig_0_42z ^ celloutsig_0_32z[1]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z ^ celloutsig_1_0z);
  assign celloutsig_0_11z = ~(in_data[59] ^ celloutsig_0_10z);
  assign celloutsig_0_14z = ~(celloutsig_0_13z ^ celloutsig_0_0z[13]);
  reg [11:0] _16_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 12'h000;
    else _16_ <= { celloutsig_0_17z, celloutsig_0_32z };
  assign { _03_[11:6], _00_, _01_, _03_[3:0] } = _16_;
  reg [6:0] _17_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 7'h00;
    else _17_ <= celloutsig_0_0z[13:7];
  assign { _04_[6:4], _02_, _04_[2:0] } = _17_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _05_ <= 7'h00;
    else _05_ <= in_data[172:166];
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 7'h00;
    else _06_ <= { in_data[182:180], celloutsig_1_5z[3], 1'h1, celloutsig_1_5z[1:0] };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 10'h000;
    else _07_ <= { celloutsig_0_2z[3:2], celloutsig_0_7z, celloutsig_0_5z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 9'h000;
    else _08_ <= celloutsig_0_3z[8:0];
  assign celloutsig_1_0z = in_data[120:118] > in_data[188:186];
  assign celloutsig_1_17z = in_data[189:180] > { celloutsig_1_8z[2:0], celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_9z[2], 1'h1, celloutsig_1_9z[0] };
  assign celloutsig_1_19z = { celloutsig_1_5z[3], 1'h1, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_10z } > { _06_[5:0], celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_13z };
  assign celloutsig_0_10z = { celloutsig_0_5z[2:1], celloutsig_0_7z } > _07_[8:4];
  assign celloutsig_0_21z = { celloutsig_0_16z[1], celloutsig_0_7z } > { _04_[4], _02_, _04_[2], celloutsig_0_8z };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z } || { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_8z = celloutsig_0_3z[8:6] || celloutsig_0_0z[3:1];
  assign celloutsig_0_12z = { celloutsig_0_7z[1:0], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z } || { celloutsig_0_1z[11:3], _07_, celloutsig_0_1z };
  assign celloutsig_0_19z = celloutsig_0_1z[12:3] || celloutsig_0_0z[14:5];
  assign celloutsig_1_1z = in_data[146:144] < { in_data[179:178], celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[174:147], celloutsig_1_1z } < { in_data[157:130], celloutsig_1_1z };
  assign celloutsig_0_13z = { _04_[6:4], _02_, _04_[2:1] } < { _04_[6:4], _02_, _04_[2:1] };
  assign celloutsig_0_31z = celloutsig_0_1z[12:8] < celloutsig_0_3z[5:1];
  assign celloutsig_0_38z = { celloutsig_0_18z[20:19], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_24z } % { 1'h1, _03_[7:6], _00_, celloutsig_0_33z, celloutsig_0_14z, celloutsig_0_36z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_21z };
  assign celloutsig_0_23z = { _08_[7], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_3z } % { 1'h1, celloutsig_0_3z[6:3], _07_ };
  assign celloutsig_0_69z = - { _04_[2], celloutsig_0_20z, celloutsig_0_45z };
  assign celloutsig_1_10z = - celloutsig_1_8z[9:6];
  assign celloutsig_0_1z = - { in_data[61:55], celloutsig_0_0z };
  assign celloutsig_0_17z = - { celloutsig_0_0z[16:9], celloutsig_0_4z };
  assign celloutsig_0_20z = - celloutsig_0_16z[4:2];
  assign celloutsig_0_25z = - { celloutsig_0_22z[2:0], celloutsig_0_19z, celloutsig_0_23z };
  assign celloutsig_0_33z = { celloutsig_0_0z[8:4], celloutsig_0_12z, celloutsig_0_22z } !== { celloutsig_0_3z[11:2], celloutsig_0_31z };
  assign celloutsig_0_4z = { celloutsig_0_1z[21:11], celloutsig_0_0z } !== in_data[45:16];
  assign celloutsig_0_42z = { celloutsig_0_38z[2], celloutsig_0_21z, celloutsig_0_4z } !== celloutsig_0_7z;
  assign celloutsig_1_11z = { celloutsig_1_7z[4:3], celloutsig_1_3z } !== celloutsig_1_8z[7:5];
  assign celloutsig_1_13z = in_data[183:163] !== { celloutsig_1_7z, _06_, _06_ };
  assign celloutsig_1_18z = { _05_[3:1], celloutsig_1_5z[3], 1'h1, celloutsig_1_5z[1:0], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_17z } !== { _05_[6:4], celloutsig_1_7z };
  assign celloutsig_0_36z = { celloutsig_0_18z[9:8], celloutsig_0_2z } | celloutsig_0_0z[10:5];
  assign celloutsig_0_7z = celloutsig_0_1z[21:19] | celloutsig_0_1z[8:6];
  assign celloutsig_0_16z = { celloutsig_0_0z[8:2], celloutsig_0_11z } | { celloutsig_0_0z[13:9], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_0_3z = celloutsig_0_0z[14:3] | in_data[26:15];
  assign celloutsig_0_0z = in_data[58:40] >> in_data[52:34];
  assign celloutsig_1_7z = { _05_[3:1], celloutsig_1_5z[3], 1'h1, celloutsig_1_5z[1:0] } >> { in_data[139:134], celloutsig_1_3z };
  assign celloutsig_1_8z = { in_data[172:171], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_7z } >> { in_data[125:116], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_2z = celloutsig_0_1z[17:14] >> in_data[68:65];
  assign celloutsig_0_22z = celloutsig_0_0z[17:13] >> celloutsig_0_0z[7:3];
  assign celloutsig_0_28z = { celloutsig_0_26z[9:7], celloutsig_0_27z } >> { celloutsig_0_11z, celloutsig_0_20z };
  assign celloutsig_0_32z = _04_[6:4] >> { in_data[45:44], celloutsig_0_10z };
  assign celloutsig_0_5z = celloutsig_0_3z[10:6] ~^ celloutsig_0_3z[7:3];
  assign celloutsig_0_18z = in_data[76:48] ~^ { celloutsig_0_5z[3:0], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_12z, _04_[6:4], _02_, _04_[2:0], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_26z = { celloutsig_0_17z[8:6], celloutsig_0_24z, _08_ } ~^ { celloutsig_0_25z[17:6], celloutsig_0_8z };
  assign { celloutsig_1_5z[0], celloutsig_1_5z[1], celloutsig_1_5z[3] } = { celloutsig_1_2z, celloutsig_1_0z, in_data[139] } ~^ { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z };
  assign { celloutsig_1_9z[0], celloutsig_1_9z[2] } = { celloutsig_1_0z, celloutsig_1_5z[1] } ~^ { celloutsig_1_3z, celloutsig_1_4z };
  assign _03_[5:4] = { _00_, _01_ };
  assign _04_[3] = _02_;
  assign celloutsig_1_5z[2] = 1'h1;
  assign { celloutsig_1_9z[3], celloutsig_1_9z[1] } = { celloutsig_1_1z, 1'h1 };
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
