# Reading pref.tcl
# do Battleship_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3 {C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/vga.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:23 on Apr 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3" C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/vga.sv 
# -- Compiling module vga
# ** Warning: C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/vga.sv(3): (vlog-13314) Defaulting port 'matriz_barcos' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/vga.sv(4): (vlog-13314) Defaulting port 'matriz_golpes' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/vga.sv(5): (vlog-13314) Defaulting port 'matriz_disparos' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	vga
# End time: 17:18:23 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv -work work +incdir+C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3 {C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/vgaController.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:23 on Apr 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3" C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/vgaController.sv 
# -- Compiling module vgaController
# 
# Top level modules:
# 	vgaController
# End time: 17:18:23 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3 {C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:23 on Apr 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3" C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv 
# -- Compiling module videoGen
# ** Warning: C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv(3): (vlog-13314) Defaulting port 'matriz_barcos' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv(4): (vlog-13314) Defaulting port 'matriz_golpes' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv(5): (vlog-13314) Defaulting port 'matriz_disparos' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	videoGen
# End time: 17:18:23 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv -work work +incdir+C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3 {C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/pll.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:23 on Apr 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3" C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/pll.sv 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:18:23 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3 {C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:23 on Apr 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3" C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv 
# -- Compiling module Battleship
# 
# Top level modules:
# 	Battleship
# End time: 17:18:23 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3 {C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/contar_unos_operador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:23 on Apr 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3" C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/contar_unos_operador.sv 
# -- Compiling module contar_unos_operador
# 
# Top level modules:
# 	contar_unos_operador
# End time: 17:18:23 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3 {C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/movement.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:23 on Apr 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3" C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/movement.sv 
# -- Compiling module movement
# 
# Top level modules:
# 	movement
# End time: 17:18:23 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/output_files {C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/output_files/tb_contador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:23 on Apr 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/output_files" C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/output_files/tb_contador.sv 
# -- Compiling module tb_contador
# 
# Top level modules:
# 	tb_contador
# End time: 17:18:23 on Apr 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_contador
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_contador 
# Start time: 17:18:23 on Apr 15,2024
# Loading sv_std.std
# Loading work.tb_contador
# ** Error: (vsim-3033) Instantiation of 'contador' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_contador File: C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/output_files/tb_contador.sv Line: 15
#         Searched libraries:
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/simulation/modelsim/rtl_work
#             C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Battleship_run_msim_rtl_verilog.do PAUSED at line 18
# End time: 17:19:43 on Apr 15,2024, Elapsed time: 0:01:20
# Errors: 1, Warnings: 0
