TimeQuest Timing Analyzer report for blink
Fri Mar 21 20:46:49 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'
 13. Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'FPGA_CLK1_50'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 25. Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'FPGA_CLK1_50'
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Slow 1200mV 0C Model Metastability Report
 30. Fast 1200mV 0C Model Setup Summary
 31. Fast 1200mV 0C Model Hold Summary
 32. Fast 1200mV 0C Model Recovery Summary
 33. Fast 1200mV 0C Model Removal Summary
 34. Fast 1200mV 0C Model Minimum Pulse Width Summary
 35. Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 36. Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 37. Fast 1200mV 0C Model Minimum Pulse Width: 'FPGA_CLK1_50'
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Fast 1200mV 0C Model Metastability Report
 41. Multicorner Timing Analysis Summary
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Board Trace Model Assignments
 45. Input Transition Times
 46. Signal Integrity Metrics (Slow 1200mv 0c Model)
 47. Signal Integrity Metrics (Slow 1200mv 85c Model)
 48. Signal Integrity Metrics (Fast 1200mv 0c Model)
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; blink                                              ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE6E22C8                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                     ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; FPGA_CLK1_50 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK1_50 } ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                          ;
+------------+-----------------+--------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note                                                          ;
+------------+-----------------+--------------+---------------------------------------------------------------+
; 250.31 MHz ; 250.0 MHz       ; FPGA_CLK1_50 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------+
; Slow 1200mV 85C Model Setup Summary   ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; -2.995 ; -58.555       ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 85C Model Hold Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.433 ; 0.000         ;
+--------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------+--------+---------------------------+
; Clock        ; Slack  ; End Point TNS             ;
+--------------+--------+---------------------------+
; FPGA_CLK1_50 ; -3.000 ; -43.149                   ;
+--------------+--------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'                                                                                                               ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+
; -2.995 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.916      ;
; -2.995 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.916      ;
; -2.989 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.909      ;
; -2.984 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.905      ;
; -2.984 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.905      ;
; -2.978 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.898      ;
; -2.959 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.879      ;
; -2.948 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.868      ;
; -2.922 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.842      ;
; -2.906 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.825      ;
; -2.900 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.821      ;
; -2.900 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.821      ;
; -2.894 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.814      ;
; -2.879 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.800      ;
; -2.879 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.800      ;
; -2.873 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.793      ;
; -2.871 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.792      ;
; -2.871 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.792      ;
; -2.867 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.786      ;
; -2.865 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.785      ;
; -2.864 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.784      ;
; -2.863 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.782      ;
; -2.863 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.784      ;
; -2.863 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.784      ;
; -2.857 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.777      ;
; -2.856 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.775      ;
; -2.852 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.771      ;
; -2.843 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.763      ;
; -2.838 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.392      ; 4.231      ;
; -2.835 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.755      ;
; -2.827 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.747      ;
; -2.782 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.703      ;
; -2.782 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.703      ;
; -2.776 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.696      ;
; -2.772 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.691      ;
; -2.768 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.687      ;
; -2.751 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.670      ;
; -2.747 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.666      ;
; -2.743 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.662      ;
; -2.739 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.392      ; 4.132      ;
; -2.739 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.658      ;
; -2.735 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.654      ;
; -2.733 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.654      ;
; -2.733 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.654      ;
; -2.731 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.650      ;
; -2.727 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.647      ;
; -2.717 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.145      ;
; -2.717 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.145      ;
; -2.711 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.574     ; 3.138      ;
; -2.707 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.392      ; 4.100      ;
; -2.698 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.619      ;
; -2.698 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.619      ;
; -2.697 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.392      ; 4.090      ;
; -2.697 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.617      ;
; -2.692 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.612      ;
; -2.689 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.392      ; 4.082      ;
; -2.681 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.574     ; 3.108      ;
; -2.662 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.582      ;
; -2.654 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.573      ;
; -2.646 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.565      ;
; -2.642 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.079     ; 3.564      ;
; -2.642 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.079     ; 3.564      ;
; -2.636 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.557      ;
; -2.635 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.554      ;
; -2.630 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.550      ;
; -2.627 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.574     ; 3.054      ;
; -2.627 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.574     ; 3.054      ;
; -2.621 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.575     ; 3.047      ;
; -2.614 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.533      ;
; -2.608 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.392      ; 4.001      ;
; -2.606 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.527      ;
; -2.605 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.524      ;
; -2.601 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.392      ; 3.994      ;
; -2.601 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.520      ;
; -2.599 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.027      ;
; -2.599 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.027      ;
; -2.599 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.574     ; 3.026      ;
; -2.598 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.392      ; 3.991      ;
; -2.593 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.392      ; 3.986      ;
; -2.591 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.575     ; 3.017      ;
; -2.589 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.575     ; 3.015      ;
; -2.586 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.574     ; 3.013      ;
; -2.585 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.575     ; 3.011      ;
; -2.577 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.575     ; 3.003      ;
; -2.573 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.575     ; 2.999      ;
; -2.570 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.489      ;
; -2.567 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.487      ;
; -2.566 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.485      ;
; -2.563 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.483      ;
; -2.558 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.392      ; 3.951      ;
; -2.551 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.470      ;
; -2.551 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.470      ;
; -2.548 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.392      ; 3.941      ;
; -2.547 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.576     ; 2.972      ;
; -2.546 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.392      ; 3.939      ;
; -2.543 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.576     ; 2.968      ;
; -2.538 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[23] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.458      ;
; -2.531 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.452      ;
; -2.531 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.080     ; 3.452      ;
; -2.530 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.082     ; 3.449      ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'                                                                                                                 ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.433 ; clock_generator:tim_1Hz|clock_signal ; clock_generator:tim_1Hz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.101      ; 0.746      ;
; 0.489 ; clock_generator:tim_1Hz|counter[25]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.101      ; 0.802      ;
; 0.737 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.575      ; 1.524      ;
; 0.745 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.038      ;
; 0.762 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.056      ;
; 0.766 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.058      ;
; 0.772 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.575      ; 1.559      ;
; 1.099 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.391      ;
; 1.107 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.399      ;
; 1.116 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.409      ;
; 1.122 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.101      ; 1.435      ;
; 1.125 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.419      ;
; 1.134 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.426      ;
; 1.163 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 1.456      ;
; 1.174 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.575      ; 1.961      ;
; 1.193 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.574      ; 1.979      ;
; 1.196 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.574      ; 1.982      ;
; 1.231 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.574      ; 2.017      ;
; 1.247 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.541      ;
; 1.257 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.550      ;
; 1.265 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.557      ;
; 1.265 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.557      ;
; 1.267 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.559      ;
; 1.273 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.575      ; 2.060      ;
; 1.274 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.566      ;
; 1.275 ; clock_generator:tim_1Hz|counter[24]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.589      ;
; 1.276 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.568      ;
; 1.288 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 1.582      ;
; 1.306 ; clock_generator:tim_1Hz|counter[6]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 1.599      ;
; 1.313 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.575      ; 2.100      ;
; 1.338 ; clock_generator:tim_1Hz|counter[6]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 1.631      ;
; 1.350 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.101      ; 1.663      ;
; 1.374 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.666      ;
; 1.386 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.678      ;
; 1.388 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.680      ;
; 1.388 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.680      ;
; 1.389 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.681      ;
; 1.397 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.689      ;
; 1.398 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.690      ;
; 1.405 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.697      ;
; 1.405 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.697      ;
; 1.407 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.699      ;
; 1.409 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.575      ; 2.196      ;
; 1.412 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.575      ; 2.199      ;
; 1.414 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.706      ;
; 1.416 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.708      ;
; 1.424 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 1.718      ;
; 1.428 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 1.722      ;
; 1.438 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.730      ;
; 1.446 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.574      ; 2.232      ;
; 1.446 ; clock_generator:tim_1Hz|counter[6]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 1.739      ;
; 1.460 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.245      ;
; 1.472 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.257      ;
; 1.478 ; clock_generator:tim_1Hz|counter[6]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 1.771      ;
; 1.483 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.775      ;
; 1.494 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.576      ; 2.282      ;
; 1.499 ; clock_generator:tim_1Hz|counter[16]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.101      ; 1.812      ;
; 1.506 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.574      ; 2.292      ;
; 1.507 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 1.800      ;
; 1.510 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.802      ;
; 1.513 ; clock_generator:tim_1Hz|counter[24]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.101      ; 1.826      ;
; 1.514 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.806      ;
; 1.526 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.818      ;
; 1.527 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.819      ;
; 1.528 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 1.821      ;
; 1.528 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.820      ;
; 1.528 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.820      ;
; 1.537 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.829      ;
; 1.537 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.829      ;
; 1.538 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.574      ; 2.324      ;
; 1.545 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.837      ;
; 1.545 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.837      ;
; 1.554 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.846      ;
; 1.554 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.846      ;
; 1.564 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 1.858      ;
; 1.569 ; clock_generator:tim_1Hz|counter[20]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.883      ;
; 1.580 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.575      ; 2.367      ;
; 1.580 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.574      ; 2.366      ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'FPGA_CLK1_50'                                                                    ;
+--------+--------------+----------------+------------------+--------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------+------------+--------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; FPGA_CLK1_50 ; Rise       ; FPGA_CLK1_50                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|clock_signal ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[10]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[11]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[12]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[13]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[14]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[15]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[16]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[17]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[18]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[19]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[20]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[21]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[22]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[23]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[24]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[25]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[8]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[9]   ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[21]  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[25]  ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|clock_signal ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[16]  ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[18]  ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[19]  ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[20]  ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[24]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[0]   ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[10]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[11]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[12]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[13]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[14]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[15]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[17]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[1]   ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[22]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[23]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[2]   ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[3]   ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[4]   ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[5]   ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[6]   ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[7]   ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[8]   ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[9]   ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[0]   ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[10]  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[11]  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[12]  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[13]  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[14]  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[15]  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[17]  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[1]   ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[22]  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[23]  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[2]   ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[3]   ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[4]   ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[5]   ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[6]   ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[7]   ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[8]   ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[9]   ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|clock_signal ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[16]  ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[18]  ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[19]  ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[20]  ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[24]  ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[21]  ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[25]  ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[0]|clk               ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[10]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[11]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[12]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[13]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[14]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[15]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[17]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[1]|clk               ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[22]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[23]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[2]|clk               ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[3]|clk               ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[4]|clk               ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[5]|clk               ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[6]|clk               ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[7]|clk               ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[8]|clk               ;
+--------+--------------+----------------+------------------+--------------+------------+--------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 9.773 ; 9.526 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 9.773 ; 9.526 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 9.417 ; 9.178 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 9.417 ; 9.178 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                           ;
+------------+-----------------+--------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note                                                          ;
+------------+-----------------+--------------+---------------------------------------------------------------+
; 267.24 MHz ; 250.0 MHz       ; FPGA_CLK1_50 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------+
; Slow 1200mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; -2.742 ; -50.993       ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.382 ; 0.000         ;
+--------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; FPGA_CLK1_50 ; -3.000 ; -43.149                  ;
+--------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+
; -2.742 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.671      ;
; -2.741 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.670      ;
; -2.739 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.667      ;
; -2.733 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.662      ;
; -2.732 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.661      ;
; -2.730 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.658      ;
; -2.696 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.624      ;
; -2.687 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.615      ;
; -2.651 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.580      ;
; -2.650 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.579      ;
; -2.650 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.579      ;
; -2.649 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.578      ;
; -2.648 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.576      ;
; -2.647 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.575      ;
; -2.644 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.573      ;
; -2.643 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.572      ;
; -2.641 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.569      ;
; -2.624 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.553      ;
; -2.623 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.552      ;
; -2.621 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.549      ;
; -2.605 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.533      ;
; -2.604 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.532      ;
; -2.603 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.530      ;
; -2.599 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.526      ;
; -2.598 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.526      ;
; -2.594 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.521      ;
; -2.590 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.517      ;
; -2.578 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.506      ;
; -2.564 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.493      ;
; -2.563 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.492      ;
; -2.561 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.489      ;
; -2.557 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.484      ;
; -2.556 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.539     ; 3.019      ;
; -2.555 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.539     ; 3.018      ;
; -2.553 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.540     ; 3.015      ;
; -2.531 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.460      ;
; -2.530 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.459      ;
; -2.528 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.456      ;
; -2.518 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.446      ;
; -2.512 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.439      ;
; -2.511 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.438      ;
; -2.510 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.540     ; 2.972      ;
; -2.508 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.435      ;
; -2.507 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.434      ;
; -2.505 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.432      ;
; -2.501 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.428      ;
; -2.485 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.413      ;
; -2.485 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.412      ;
; -2.481 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.408      ;
; -2.479 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.408      ;
; -2.478 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.407      ;
; -2.476 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.404      ;
; -2.453 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.072     ; 3.383      ;
; -2.452 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.072     ; 3.382      ;
; -2.450 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.379      ;
; -2.448 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.539     ; 2.911      ;
; -2.447 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.539     ; 2.910      ;
; -2.445 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.540     ; 2.907      ;
; -2.433 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.361      ;
; -2.425 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.352      ;
; -2.421 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.374      ; 3.797      ;
; -2.417 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.541     ; 2.878      ;
; -2.413 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.541     ; 2.874      ;
; -2.407 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.336      ;
; -2.402 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.540     ; 2.864      ;
; -2.397 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.324      ;
; -2.392 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.319      ;
; -2.388 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.315      ;
; -2.388 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.315      ;
; -2.385 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.539     ; 2.848      ;
; -2.384 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.539     ; 2.847      ;
; -2.382 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.540     ; 2.844      ;
; -2.358 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.287      ;
; -2.357 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.286      ;
; -2.355 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.283      ;
; -2.340 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.267      ;
; -2.339 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.374      ; 3.715      ;
; -2.339 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.540     ; 2.801      ;
; -2.336 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.263      ;
; -2.331 ; clock_generator:tim_1Hz|counter[22] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.072     ; 3.261      ;
; -2.330 ; clock_generator:tim_1Hz|counter[22] ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.072     ; 3.260      ;
; -2.330 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.374      ; 3.706      ;
; -2.328 ; clock_generator:tim_1Hz|counter[22] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.257      ;
; -2.326 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.255      ;
; -2.325 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.254      ;
; -2.323 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.251      ;
; -2.320 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.374      ; 3.696      ;
; -2.314 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.242      ;
; -2.312 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.240      ;
; -2.310 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.238      ;
; -2.309 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.541     ; 2.770      ;
; -2.306 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.233      ;
; -2.306 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.233      ;
; -2.305 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.541     ; 2.766      ;
; -2.305 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.232      ;
; -2.299 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.226      ;
; -2.292 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.374      ; 3.668      ;
; -2.285 ; clock_generator:tim_1Hz|counter[22] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.073     ; 3.214      ;
; -2.280 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.074     ; 3.208      ;
; -2.279 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.075     ; 3.206      ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                  ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.382 ; clock_generator:tim_1Hz|clock_signal ; clock_generator:tim_1Hz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.092      ; 0.669      ;
; 0.451 ; clock_generator:tim_1Hz|counter[25]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.091      ; 0.737      ;
; 0.649 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.540      ; 1.384      ;
; 0.683 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.540      ; 1.418      ;
; 0.692 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 0.961      ;
; 0.695 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 0.963      ;
; 0.704 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 0.972      ;
; 0.706 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 0.975      ;
; 0.710 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 0.978      ;
; 1.012 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.280      ;
; 1.017 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.285      ;
; 1.025 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.540      ; 1.760      ;
; 1.025 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.293      ;
; 1.026 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.296      ;
; 1.031 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.299      ;
; 1.038 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.091      ; 1.324      ;
; 1.040 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.308      ;
; 1.043 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.311      ;
; 1.064 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.540      ; 1.799      ;
; 1.069 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.540      ; 1.804      ;
; 1.073 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.341      ;
; 1.095 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.540      ; 1.830      ;
; 1.120 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.388      ;
; 1.125 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.393      ;
; 1.125 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.393      ;
; 1.126 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.394      ;
; 1.126 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.394      ;
; 1.134 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.540      ; 1.869      ;
; 1.138 ; clock_generator:tim_1Hz|counter[24]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.092      ; 1.425      ;
; 1.146 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.540      ; 1.881      ;
; 1.147 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.415      ;
; 1.149 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 1.419      ;
; 1.150 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.418      ;
; 1.153 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.421      ;
; 1.153 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.421      ;
; 1.153 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.421      ;
; 1.165 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.433      ;
; 1.166 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.434      ;
; 1.167 ; clock_generator:tim_1Hz|counter[6]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 1.436      ;
; 1.213 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.091      ; 1.499      ;
; 1.240 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 1.507      ;
; 1.242 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.510      ;
; 1.244 ; clock_generator:tim_1Hz|counter[6]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 1.513      ;
; 1.247 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.515      ;
; 1.248 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.516      ;
; 1.256 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.540      ; 1.991      ;
; 1.256 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 1.523      ;
; 1.269 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.537      ;
; 1.270 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.538      ;
; 1.270 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 1.539      ;
; 1.271 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.539      ;
; 1.272 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 1.541      ;
; 1.272 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.540      ;
; 1.274 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.541      ; 2.010      ;
; 1.275 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.543      ;
; 1.283 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.540      ; 2.018      ;
; 1.284 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.552      ;
; 1.288 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.556      ;
; 1.289 ; clock_generator:tim_1Hz|counter[6]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 1.558      ;
; 1.293 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.541      ; 2.029      ;
; 1.298 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.539      ; 2.032      ;
; 1.304 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.539      ; 2.038      ;
; 1.330 ; clock_generator:tim_1Hz|counter[16]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.092      ; 1.617      ;
; 1.339 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.607      ;
; 1.341 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.609      ;
; 1.342 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.540      ; 2.077      ;
; 1.343 ; clock_generator:tim_1Hz|counter[24]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.092      ; 1.630      ;
; 1.359 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.627      ;
; 1.359 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 1.626      ;
; 1.362 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 1.629      ;
; 1.364 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.632      ;
; 1.366 ; clock_generator:tim_1Hz|counter[6]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 1.635      ;
; 1.369 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.637      ;
; 1.370 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.638      ;
; 1.372 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.540      ; 2.107      ;
; 1.378 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 1.645      ;
; 1.379 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 1.646      ;
; 1.383 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.539      ; 2.117      ;
; 1.390 ; clock_generator:tim_1Hz|counter[20]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.092      ; 1.677      ;
; 1.391 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.659      ;
; 1.392 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.660      ;
; 1.392 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 1.661      ;
; 1.393 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.661      ;
; 1.394 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.541      ; 2.130      ;
; 1.397 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 1.665      ;
; 1.399 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.539      ; 2.133      ;
; 1.405 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.540      ; 2.140      ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'FPGA_CLK1_50'                                                                     ;
+--------+--------------+----------------+------------------+--------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------+------------+--------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; FPGA_CLK1_50 ; Rise       ; FPGA_CLK1_50                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|clock_signal ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[10]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[11]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[12]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[13]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[14]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[15]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[16]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[17]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[18]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[19]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[20]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[21]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[22]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[23]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[24]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[25]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[8]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[9]   ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|clock_signal ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[16]  ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[18]  ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[19]  ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[20]  ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[24]  ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[21]  ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[25]  ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[0]   ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[10]  ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[11]  ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[12]  ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[13]  ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[14]  ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[15]  ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[17]  ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[1]   ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[22]  ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[23]  ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[2]   ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[3]   ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[4]   ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[5]   ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[6]   ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[7]   ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[8]   ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[9]   ;
; 0.321  ; 0.505        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[12]  ;
; 0.321  ; 0.505        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[13]  ;
; 0.321  ; 0.505        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[14]  ;
; 0.321  ; 0.505        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[15]  ;
; 0.321  ; 0.505        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[17]  ;
; 0.321  ; 0.505        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[22]  ;
; 0.321  ; 0.505        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[23]  ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[0]   ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[10]  ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[11]  ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[1]   ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[2]   ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[3]   ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[4]   ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[5]   ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[6]   ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[7]   ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[8]   ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[9]   ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|clock_signal ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[16]  ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[18]  ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[19]  ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[20]  ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[21]  ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[24]  ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[25]  ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[0]|clk               ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[10]|clk              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[11]|clk              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[12]|clk              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[13]|clk              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[14]|clk              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[15]|clk              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[17]|clk              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[1]|clk               ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[22]|clk              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[23]|clk              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[2]|clk               ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[3]|clk               ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[4]|clk               ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[5]|clk               ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[6]|clk               ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[7]|clk               ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[8]|clk               ;
+--------+--------------+----------------+------------------+--------------+------------+--------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 9.065 ; 8.609 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 9.065 ; 8.609 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 8.716 ; 8.277 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 8.716 ; 8.277 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------+
; Fast 1200mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; -0.736 ; -10.657       ;
+--------------+--------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.179 ; 0.000         ;
+--------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; FPGA_CLK1_50 ; -3.000 ; -31.906                  ;
+--------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+
; -0.736 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.686      ;
; -0.721 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.670      ;
; -0.708 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.154      ; 1.849      ;
; -0.688 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.638      ;
; -0.673 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.624      ;
; -0.673 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.624      ;
; -0.673 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.622      ;
; -0.670 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.621      ;
; -0.670 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.621      ;
; -0.668 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.618      ;
; -0.665 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.615      ;
; -0.664 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.614      ;
; -0.660 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.154      ; 1.801      ;
; -0.659 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.608      ;
; -0.656 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.605      ;
; -0.651 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.600      ;
; -0.649 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.154      ; 1.790      ;
; -0.636 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.154      ; 1.777      ;
; -0.634 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.585      ;
; -0.634 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.585      ;
; -0.629 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.579      ;
; -0.627 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.578      ;
; -0.627 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.578      ;
; -0.626 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.577      ;
; -0.626 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.577      ;
; -0.624 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.154      ; 1.765      ;
; -0.622 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.572      ;
; -0.621 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.571      ;
; -0.620 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.569      ;
; -0.620 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.570      ;
; -0.619 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.569      ;
; -0.619 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.570      ;
; -0.619 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.570      ;
; -0.615 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.564      ;
; -0.614 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.564      ;
; -0.613 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.562      ;
; -0.613 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.563      ;
; -0.612 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.561      ;
; -0.612 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.562      ;
; -0.608 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.557      ;
; -0.607 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.556      ;
; -0.605 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.554      ;
; -0.604 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.553      ;
; -0.601 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.154      ; 1.742      ;
; -0.600 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.550      ;
; -0.595 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.035     ; 1.547      ;
; -0.595 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.035     ; 1.547      ;
; -0.591 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.154      ; 1.732      ;
; -0.590 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.541      ;
; -0.587 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.234     ; 1.340      ;
; -0.587 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.234     ; 1.340      ;
; -0.586 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.154      ; 1.727      ;
; -0.585 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.534      ;
; -0.582 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.235     ; 1.334      ;
; -0.581 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.532      ;
; -0.581 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.532      ;
; -0.581 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.531      ;
; -0.581 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.532      ;
; -0.580 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.234     ; 1.333      ;
; -0.580 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.234     ; 1.333      ;
; -0.577 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.154      ; 1.718      ;
; -0.576 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.526      ;
; -0.576 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.154      ; 1.717      ;
; -0.576 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.526      ;
; -0.575 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.235     ; 1.327      ;
; -0.574 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.523      ;
; -0.573 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.236     ; 1.324      ;
; -0.573 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.235     ; 1.325      ;
; -0.572 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.154      ; 1.713      ;
; -0.572 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.154      ; 1.713      ;
; -0.571 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.522      ;
; -0.571 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.522      ;
; -0.569 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[23] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.519      ;
; -0.568 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.236     ; 1.319      ;
; -0.566 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.236     ; 1.317      ;
; -0.566 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.235     ; 1.318      ;
; -0.566 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.516      ;
; -0.566 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.234     ; 1.319      ;
; -0.566 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.234     ; 1.319      ;
; -0.561 ; clock_generator:tim_1Hz|counter[20] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.236     ; 1.312      ;
; -0.561 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.235     ; 1.313      ;
; -0.557 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.506      ;
; -0.557 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.507      ;
; -0.555 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[23] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.505      ;
; -0.552 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.502      ;
; -0.552 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.154      ; 1.693      ;
; -0.552 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.501      ;
; -0.552 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.236     ; 1.303      ;
; -0.552 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.235     ; 1.304      ;
; -0.550 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.501      ;
; -0.550 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.501      ;
; -0.549 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.498      ;
; -0.548 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.497      ;
; -0.547 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.236     ; 1.298      ;
; -0.545 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.495      ;
; -0.545 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.494      ;
; -0.544 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.495      ;
; -0.544 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.036     ; 1.495      ;
; -0.539 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.037     ; 1.489      ;
; -0.537 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.038     ; 1.486      ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                  ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.179 ; clock_generator:tim_1Hz|clock_signal ; clock_generator:tim_1Hz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.197 ; clock_generator:tim_1Hz|counter[25]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.325      ;
; 0.298 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.419      ;
; 0.304 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.426      ;
; 0.313 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.235      ; 0.632      ;
; 0.333 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.235      ; 0.652      ;
; 0.445 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.573      ;
; 0.447 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.567      ;
; 0.453 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.573      ;
; 0.455 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.575      ;
; 0.457 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.577      ;
; 0.459 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.580      ;
; 0.463 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.587      ;
; 0.477 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.235      ; 0.796      ;
; 0.480 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.235      ; 0.799      ;
; 0.500 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.235      ; 0.819      ;
; 0.516 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.235      ; 0.836      ;
; 0.518 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.641      ;
; 0.525 ; clock_generator:tim_1Hz|counter[24]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.653      ;
; 0.528 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.650      ;
; 0.529 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; clock_generator:tim_1Hz|counter[6]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.650      ;
; 0.533 ; clock_generator:tim_1Hz|counter[6]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.653      ;
; 0.538 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.235      ; 0.857      ;
; 0.555 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.236      ; 0.875      ;
; 0.570 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.698      ;
; 0.579 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.699      ;
; 0.580 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.700      ;
; 0.582 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.235      ; 0.901      ;
; 0.582 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.702      ;
; 0.583 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.704      ;
; 0.585 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.705      ;
; 0.586 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.706      ;
; 0.588 ; clock_generator:tim_1Hz|counter[16]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.716      ;
; 0.588 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.708      ;
; 0.589 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.235      ; 0.908      ;
; 0.593 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.713      ;
; 0.594 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.716      ;
; 0.595 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.715      ;
; 0.596 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.718      ;
; 0.596 ; clock_generator:tim_1Hz|counter[6]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.716      ;
; 0.597 ; clock_generator:tim_1Hz|counter[24]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.725      ;
; 0.598 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.718      ;
; 0.599 ; clock_generator:tim_1Hz|counter[6]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.720      ;
; 0.599 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.719      ;
; 0.600 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.720      ;
; 0.603 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.235      ; 0.922      ;
; 0.607 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.234      ; 0.925      ;
; 0.612 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.235      ; 0.931      ;
; 0.614 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.235      ; 0.933      ;
; 0.615 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.234      ; 0.933      ;
; 0.623 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.236      ; 0.943      ;
; 0.642 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.762      ;
; 0.646 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.766      ;
; 0.648 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.768      ;
; 0.649 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.770      ;
; 0.650 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.770      ;
; 0.651 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.771      ;
; 0.653 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.773      ;
; 0.654 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.235      ; 0.973      ;
; 0.654 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.774      ;
; 0.655 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.775      ;
; 0.660 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.236      ; 0.980      ;
; 0.661 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.781      ;
; 0.662 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.784      ;
; 0.662 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.782      ;
; 0.663 ; clock_generator:tim_1Hz|counter[20]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.791      ;
; 0.664 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.784      ;
; 0.665 ; clock_generator:tim_1Hz|counter[20]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.793      ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'FPGA_CLK1_50'                                                                     ;
+--------+--------------+----------------+------------------+--------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------+------------+--------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; FPGA_CLK1_50 ; Rise       ; FPGA_CLK1_50                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|clock_signal ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[9]   ;
; -0.089 ; 0.095        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[21]  ;
; -0.089 ; 0.095        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[25]  ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|clock_signal ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[16]  ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[18]  ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[19]  ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[20]  ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[24]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[12]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[13]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[14]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[0]   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[10]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[11]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[15]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[17]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[1]   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[22]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[23]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[2]   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[3]   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[4]   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[5]   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[6]   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[7]   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[8]   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[9]   ;
; 0.091  ; 0.091        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[21]|clk              ;
; 0.091  ; 0.091        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[25]|clk              ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|clock_signal|clk             ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[16]|clk              ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[18]|clk              ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[19]|clk              ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[20]|clk              ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[24]|clk              ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[12]|clk              ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[13]|clk              ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[14]|clk              ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[0]|clk               ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[10]|clk              ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[11]|clk              ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[15]|clk              ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[17]|clk              ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[1]|clk               ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[22]|clk              ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[23]|clk              ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[2]|clk               ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[3]|clk               ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[4]|clk               ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[5]|clk               ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[6]|clk               ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[7]|clk               ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[8]|clk               ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; tim_1Hz|counter[9]|clk               ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; FPGA_CLK1_50~input|o                 ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; FPGA_CLK1_50~inputclkctrl|inclk[0]   ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; FPGA_CLK1_50~inputclkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; FPGA_CLK1_50~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FPGA_CLK1_50 ; Rise       ; FPGA_CLK1_50~input|i                 ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[0]   ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[10]  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[11]  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[1]   ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[2]   ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[3]   ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[4]   ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[5]   ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[6]   ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[7]   ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[8]   ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[9]   ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; FPGA_CLK1_50 ; Rise       ; clock_generator:tim_1Hz|counter[12]  ;
+--------+--------------+----------------+------------------+--------------+------------+--------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 4.446 ; 4.648 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 4.446 ; 4.648 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 4.296 ; 4.490 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 4.296 ; 4.490 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.995  ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  FPGA_CLK1_50    ; -2.995  ; 0.179 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -58.555 ; 0.0   ; 0.0      ; 0.0     ; -43.149             ;
;  FPGA_CLK1_50    ; -58.555 ; 0.000 ; N/A      ; N/A     ; -43.149             ;
+------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 9.773 ; 9.526 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 9.773 ; 9.526 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; LED[*]    ; FPGA_CLK1_50 ; 4.296 ; 4.490 ; Rise       ; FPGA_CLK1_50    ;
;  LED[3]   ; FPGA_CLK1_50 ; 4.296 ; 4.490 ; Rise       ; FPGA_CLK1_50    ;
+-----------+--------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FPGA_CLK1_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------+
; Setup Transfers                                                         ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 716      ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Hold Transfers                                                          ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 716      ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Mar 21 20:46:45 2025
Info: Command: quartus_sta blink -c blink
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'blink.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.995
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.995             -58.555 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 FPGA_CLK1_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -43.149 FPGA_CLK1_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.742
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.742             -50.993 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 FPGA_CLK1_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -43.149 FPGA_CLK1_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.736             -10.657 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 FPGA_CLK1_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -31.906 FPGA_CLK1_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4623 megabytes
    Info: Processing ended: Fri Mar 21 20:46:49 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


