-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_8_ROM_AUTjbC is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_8_ROM_AUTjbC is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "10111100101110001111101100100100", 1 => "00111101010110011100110100100110", 2 => "00111101100110000111001000100100", 3 => "00111100011101110111100011001110", 
    4 => "00111100100001011111010101110010", 5 => "00111101100001101010101100001100", 6 => "00111100110111101001001101000000", 7 => "00111101000111001100011100000100", 
    8 => "00111100000001101010110000101100", 9 => "00111100011011111110010010010000", 10 => "10111101000000100011010111100000", 11 => "10111011101010101001010011101101", 
    12 => "10111011111011100110010010111011", 13 => "00111101011110011110000000111010", 14 => "00111101001001101001100110000001", 15 => "10111011011110100100101001101111", 
    16 => "10111100110011111100010011111110", 17 => "00111100101000000011011011110001", 18 => "00111010011001111010100010111011", 19 => "10111100010001100011111110110011", 
    20 => "10111011010101111010011010000000", 21 => "10111100100111111100010001000100", 22 => "10111100111011010110010011111111", 23 => "10111011001111001101010101011001", 
    24 => "10111101001100000000100001001100", 25 => "00111100110011110001001001000110", 26 => "00111101000110101001110111011110", 27 => "00111101000100110110001001001100", 
    28 => "10111011101001000100010110110001", 29 => "10111101010011011001110100010110", 30 => "10111101010110011001001010110101", 31 => "00111100001000000111111001000100", 
    32 => "00111100101001010100110101011100", 33 => "00111100000011101110011001001010", 34 => "10111010010100000100000111011010", 35 => "10111100110111110000010011110000", 
    36 => "00111100011000110111010110000111", 37 => "00111101011100110001111001100100", 38 => "10111100000110110010001011011110", 39 => "10111101000110011111101000011010", 
    40 => "00111100100000101010111010010111", 41 => "10111100010100110000101110110111", 42 => "00111101000000001000001010011101", 43 => "10111101010001001011011100010100", 
    44 => "10111100010101001110111000101011", 45 => "00111101001100110100000010010001", 46 => "10111100101010001100101000110100", 47 => "10111101000011110000101101110001", 
    48 => "00111101011001010110010111000001", 49 => "10111011011000101000101000011010", 50 => "00111100110101100011001100111001", 51 => "10111100101111010011110111000000", 
    52 => "10111101011110010001100001001001", 53 => "00111101100000010101101010001011", 54 => "10111100011101001111000110101100", 55 => "10111101010001001000111001011111", 
    56 => "00111101011111001110101101110100", 57 => "10111101010010011011000011110011", 58 => "00111101001100001111010000011101", 59 => "10111100001011100100011101011110", 
    60 => "10111100111110101011001001011100", 61 => "10111101011011011000111111110010", 62 => "00111101001011000001101011100010", 63 => "00111101001111010011011011110111", 
    64 => "00111100001111101011100100100101", 65 => "10111101001011000010001111111101", 66 => "00111101100100110011101101010001", 67 => "00111101011110001000011101010001", 
    68 => "10111100101011011011001010000101", 69 => "10111100001000111011110100111111", 70 => "10111100111111000010000110000101", 71 => "10111100011100100000111001101011", 
    72 => "10111100111001010001000110100010", 73 => "10111100100011110001010111110100", 74 => "10111100111100110001111101011010", 75 => "00111101000000011110101101111000", 
    76 => "00111100001110001100100001100001", 77 => "10111101000101011100000001101110", 78 => "10111101010111110001110111000000", 79 => "00111100010111000011110010111000", 
    80 => "10111011011010010001101011110010", 81 => "00111011001010001010100111011101", 82 => "00111101000111000100100010001100", 83 => "10111101001110000110101100001101", 
    84 => "00111100010010001111001000111110", 85 => "00111101010100110011110110100101", 86 => "10111101000010000111001010000011", 87 => "00111101010010101101110101101011", 
    88 => "10111100000110011001010111011000", 89 => "10111101011110101010010101100001", 90 => "10111100000010000000101011101000", 91 => "00111011111110000100100100110000", 
    92 => "10111011001100000011111111110101", 93 => "10111100100110000110001011000010", 94 => "00111100101010100000100001010010", 95 => "00111100111010101100010001101111", 
    96 => "10111011100111001101001111111000", 97 => "10111101001001110010011110101110", 98 => "10111101001101010101010010100111", 99 => "10111101101001100011010100110111");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

