INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/26_bidir_shift/26_bidir_shift.srcs/sources_1/new/bidir_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bidir_shift'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/26_bidir_shift/26_bidir_shift.srcs/sim_1/new/bidir_shift_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bidir_shift_sim'
