#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cca470 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cca600 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1cd4c80 .functor NOT 1, L_0x1cff070, C4<0>, C4<0>, C4<0>;
L_0x1cfee00 .functor XOR 1, L_0x1cfeca0, L_0x1cfed60, C4<0>, C4<0>;
L_0x1cfef60 .functor XOR 1, L_0x1cfee00, L_0x1cfeec0, C4<0>, C4<0>;
v0x1cfb700_0 .net *"_ivl_10", 0 0, L_0x1cfeec0;  1 drivers
v0x1cfb800_0 .net *"_ivl_12", 0 0, L_0x1cfef60;  1 drivers
v0x1cfb8e0_0 .net *"_ivl_2", 0 0, L_0x1cfe450;  1 drivers
v0x1cfb9a0_0 .net *"_ivl_4", 0 0, L_0x1cfeca0;  1 drivers
v0x1cfba80_0 .net *"_ivl_6", 0 0, L_0x1cfed60;  1 drivers
v0x1cfbbb0_0 .net *"_ivl_8", 0 0, L_0x1cfee00;  1 drivers
v0x1cfbc90_0 .net "a", 0 0, v0x1cf91f0_0;  1 drivers
v0x1cfbd30_0 .net "b", 0 0, v0x1cf9290_0;  1 drivers
v0x1cfbdd0_0 .net "c", 0 0, v0x1cf9330_0;  1 drivers
v0x1cfbe70_0 .var "clk", 0 0;
v0x1cfbf10_0 .net "d", 0 0, v0x1cf94a0_0;  1 drivers
v0x1cfbfb0_0 .net "out_dut", 0 0, L_0x1cfea70;  1 drivers
v0x1cfc050_0 .net "out_ref", 0 0, L_0x1cfd020;  1 drivers
v0x1cfc0f0_0 .var/2u "stats1", 159 0;
v0x1cfc190_0 .var/2u "strobe", 0 0;
v0x1cfc230_0 .net "tb_match", 0 0, L_0x1cff070;  1 drivers
v0x1cfc2f0_0 .net "tb_mismatch", 0 0, L_0x1cd4c80;  1 drivers
v0x1cfc4c0_0 .net "wavedrom_enable", 0 0, v0x1cf9590_0;  1 drivers
v0x1cfc560_0 .net "wavedrom_title", 511 0, v0x1cf9630_0;  1 drivers
L_0x1cfe450 .concat [ 1 0 0 0], L_0x1cfd020;
L_0x1cfeca0 .concat [ 1 0 0 0], L_0x1cfd020;
L_0x1cfed60 .concat [ 1 0 0 0], L_0x1cfea70;
L_0x1cfeec0 .concat [ 1 0 0 0], L_0x1cfd020;
L_0x1cff070 .cmp/eeq 1, L_0x1cfe450, L_0x1cfef60;
S_0x1cca790 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1cca600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1ccaf10 .functor NOT 1, v0x1cf9330_0, C4<0>, C4<0>, C4<0>;
L_0x1cd5540 .functor NOT 1, v0x1cf9290_0, C4<0>, C4<0>, C4<0>;
L_0x1cfc770 .functor AND 1, L_0x1ccaf10, L_0x1cd5540, C4<1>, C4<1>;
L_0x1cfc810 .functor NOT 1, v0x1cf94a0_0, C4<0>, C4<0>, C4<0>;
L_0x1cfc940 .functor NOT 1, v0x1cf91f0_0, C4<0>, C4<0>, C4<0>;
L_0x1cfca40 .functor AND 1, L_0x1cfc810, L_0x1cfc940, C4<1>, C4<1>;
L_0x1cfcb20 .functor OR 1, L_0x1cfc770, L_0x1cfca40, C4<0>, C4<0>;
L_0x1cfcbe0 .functor AND 1, v0x1cf91f0_0, v0x1cf9330_0, C4<1>, C4<1>;
L_0x1cfcca0 .functor AND 1, L_0x1cfcbe0, v0x1cf94a0_0, C4<1>, C4<1>;
L_0x1cfcd60 .functor OR 1, L_0x1cfcb20, L_0x1cfcca0, C4<0>, C4<0>;
L_0x1cfced0 .functor AND 1, v0x1cf9290_0, v0x1cf9330_0, C4<1>, C4<1>;
L_0x1cfcf40 .functor AND 1, L_0x1cfced0, v0x1cf94a0_0, C4<1>, C4<1>;
L_0x1cfd020 .functor OR 1, L_0x1cfcd60, L_0x1cfcf40, C4<0>, C4<0>;
v0x1cd4ef0_0 .net *"_ivl_0", 0 0, L_0x1ccaf10;  1 drivers
v0x1cd4f90_0 .net *"_ivl_10", 0 0, L_0x1cfca40;  1 drivers
v0x1cf79e0_0 .net *"_ivl_12", 0 0, L_0x1cfcb20;  1 drivers
v0x1cf7aa0_0 .net *"_ivl_14", 0 0, L_0x1cfcbe0;  1 drivers
v0x1cf7b80_0 .net *"_ivl_16", 0 0, L_0x1cfcca0;  1 drivers
v0x1cf7cb0_0 .net *"_ivl_18", 0 0, L_0x1cfcd60;  1 drivers
v0x1cf7d90_0 .net *"_ivl_2", 0 0, L_0x1cd5540;  1 drivers
v0x1cf7e70_0 .net *"_ivl_20", 0 0, L_0x1cfced0;  1 drivers
v0x1cf7f50_0 .net *"_ivl_22", 0 0, L_0x1cfcf40;  1 drivers
v0x1cf8030_0 .net *"_ivl_4", 0 0, L_0x1cfc770;  1 drivers
v0x1cf8110_0 .net *"_ivl_6", 0 0, L_0x1cfc810;  1 drivers
v0x1cf81f0_0 .net *"_ivl_8", 0 0, L_0x1cfc940;  1 drivers
v0x1cf82d0_0 .net "a", 0 0, v0x1cf91f0_0;  alias, 1 drivers
v0x1cf8390_0 .net "b", 0 0, v0x1cf9290_0;  alias, 1 drivers
v0x1cf8450_0 .net "c", 0 0, v0x1cf9330_0;  alias, 1 drivers
v0x1cf8510_0 .net "d", 0 0, v0x1cf94a0_0;  alias, 1 drivers
v0x1cf85d0_0 .net "out", 0 0, L_0x1cfd020;  alias, 1 drivers
S_0x1cf8730 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1cca600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1cf91f0_0 .var "a", 0 0;
v0x1cf9290_0 .var "b", 0 0;
v0x1cf9330_0 .var "c", 0 0;
v0x1cf9400_0 .net "clk", 0 0, v0x1cfbe70_0;  1 drivers
v0x1cf94a0_0 .var "d", 0 0;
v0x1cf9590_0 .var "wavedrom_enable", 0 0;
v0x1cf9630_0 .var "wavedrom_title", 511 0;
S_0x1cf89d0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1cf8730;
 .timescale -12 -12;
v0x1cf8c30_0 .var/2s "count", 31 0;
E_0x1cc53c0/0 .event negedge, v0x1cf9400_0;
E_0x1cc53c0/1 .event posedge, v0x1cf9400_0;
E_0x1cc53c0 .event/or E_0x1cc53c0/0, E_0x1cc53c0/1;
E_0x1cc5610 .event negedge, v0x1cf9400_0;
E_0x1caf9f0 .event posedge, v0x1cf9400_0;
S_0x1cf8d30 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1cf8730;
 .timescale -12 -12;
v0x1cf8f30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1cf9010 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1cf8730;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1cf9790 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1cca600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1cfd180 .functor AND 1, v0x1cf91f0_0, v0x1cf9290_0, C4<1>, C4<1>;
L_0x1cfd1f0 .functor NOT 1, v0x1cf9330_0, C4<0>, C4<0>, C4<0>;
L_0x1cfd280 .functor AND 1, L_0x1cfd180, L_0x1cfd1f0, C4<1>, C4<1>;
L_0x1cfd390 .functor AND 1, L_0x1cfd280, v0x1cf94a0_0, C4<1>, C4<1>;
L_0x1cfd480 .functor NOT 1, v0x1cf9290_0, C4<0>, C4<0>, C4<0>;
L_0x1cfd4f0 .functor AND 1, v0x1cf91f0_0, L_0x1cfd480, C4<1>, C4<1>;
L_0x1cfd5f0 .functor NOT 1, v0x1cf9330_0, C4<0>, C4<0>, C4<0>;
L_0x1cfd770 .functor AND 1, L_0x1cfd4f0, L_0x1cfd5f0, C4<1>, C4<1>;
L_0x1cfd8d0 .functor AND 1, L_0x1cfd770, v0x1cf94a0_0, C4<1>, C4<1>;
L_0x1cfdaa0 .functor OR 1, L_0x1cfd390, L_0x1cfd8d0, C4<0>, C4<0>;
L_0x1cfdc10 .functor NOT 1, v0x1cf91f0_0, C4<0>, C4<0>, C4<0>;
L_0x1cfdd90 .functor AND 1, L_0x1cfdc10, v0x1cf9290_0, C4<1>, C4<1>;
L_0x1cfdf80 .functor AND 1, L_0x1cfdd90, v0x1cf9330_0, C4<1>, C4<1>;
L_0x1cfe040 .functor AND 1, L_0x1cfdf80, v0x1cf94a0_0, C4<1>, C4<1>;
L_0x1cfdf10 .functor OR 1, L_0x1cfdaa0, L_0x1cfe040, C4<0>, C4<0>;
L_0x1cfe220 .functor AND 1, v0x1cf91f0_0, v0x1cf9290_0, C4<1>, C4<1>;
L_0x1cfe320 .functor AND 1, L_0x1cfe220, v0x1cf9330_0, C4<1>, C4<1>;
L_0x1cfe3e0 .functor NOT 1, v0x1cf94a0_0, C4<0>, C4<0>, C4<0>;
L_0x1cfe4f0 .functor AND 1, L_0x1cfe320, L_0x1cfe3e0, C4<1>, C4<1>;
L_0x1cfe600 .functor OR 1, L_0x1cfdf10, L_0x1cfe4f0, C4<0>, C4<0>;
L_0x1cfe7c0 .functor AND 1, v0x1cf91f0_0, v0x1cf9290_0, C4<1>, C4<1>;
L_0x1cfe830 .functor AND 1, L_0x1cfe7c0, v0x1cf9330_0, C4<1>, C4<1>;
L_0x1cfe9b0 .functor AND 1, L_0x1cfe830, v0x1cf94a0_0, C4<1>, C4<1>;
L_0x1cfea70 .functor OR 1, L_0x1cfe600, L_0x1cfe9b0, C4<0>, C4<0>;
v0x1cf9a80_0 .net *"_ivl_0", 0 0, L_0x1cfd180;  1 drivers
v0x1cf9b60_0 .net *"_ivl_10", 0 0, L_0x1cfd4f0;  1 drivers
v0x1cf9c40_0 .net *"_ivl_12", 0 0, L_0x1cfd5f0;  1 drivers
v0x1cf9d30_0 .net *"_ivl_14", 0 0, L_0x1cfd770;  1 drivers
v0x1cf9e10_0 .net *"_ivl_16", 0 0, L_0x1cfd8d0;  1 drivers
v0x1cf9f40_0 .net *"_ivl_18", 0 0, L_0x1cfdaa0;  1 drivers
v0x1cfa020_0 .net *"_ivl_2", 0 0, L_0x1cfd1f0;  1 drivers
v0x1cfa100_0 .net *"_ivl_20", 0 0, L_0x1cfdc10;  1 drivers
v0x1cfa1e0_0 .net *"_ivl_22", 0 0, L_0x1cfdd90;  1 drivers
v0x1cfa2c0_0 .net *"_ivl_24", 0 0, L_0x1cfdf80;  1 drivers
v0x1cfa3a0_0 .net *"_ivl_26", 0 0, L_0x1cfe040;  1 drivers
v0x1cfa480_0 .net *"_ivl_28", 0 0, L_0x1cfdf10;  1 drivers
v0x1cfa560_0 .net *"_ivl_30", 0 0, L_0x1cfe220;  1 drivers
v0x1cfa640_0 .net *"_ivl_32", 0 0, L_0x1cfe320;  1 drivers
v0x1cfa720_0 .net *"_ivl_34", 0 0, L_0x1cfe3e0;  1 drivers
v0x1cfa800_0 .net *"_ivl_36", 0 0, L_0x1cfe4f0;  1 drivers
v0x1cfa8e0_0 .net *"_ivl_38", 0 0, L_0x1cfe600;  1 drivers
v0x1cfaad0_0 .net *"_ivl_4", 0 0, L_0x1cfd280;  1 drivers
v0x1cfabb0_0 .net *"_ivl_40", 0 0, L_0x1cfe7c0;  1 drivers
v0x1cfac90_0 .net *"_ivl_42", 0 0, L_0x1cfe830;  1 drivers
v0x1cfad70_0 .net *"_ivl_44", 0 0, L_0x1cfe9b0;  1 drivers
v0x1cfae50_0 .net *"_ivl_6", 0 0, L_0x1cfd390;  1 drivers
v0x1cfaf30_0 .net *"_ivl_8", 0 0, L_0x1cfd480;  1 drivers
v0x1cfb010_0 .net "a", 0 0, v0x1cf91f0_0;  alias, 1 drivers
v0x1cfb0b0_0 .net "b", 0 0, v0x1cf9290_0;  alias, 1 drivers
v0x1cfb1a0_0 .net "c", 0 0, v0x1cf9330_0;  alias, 1 drivers
v0x1cfb290_0 .net "d", 0 0, v0x1cf94a0_0;  alias, 1 drivers
v0x1cfb380_0 .net "out", 0 0, L_0x1cfea70;  alias, 1 drivers
S_0x1cfb4e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1cca600;
 .timescale -12 -12;
E_0x1cc5160 .event anyedge, v0x1cfc190_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cfc190_0;
    %nor/r;
    %assign/vec4 v0x1cfc190_0, 0;
    %wait E_0x1cc5160;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cf8730;
T_3 ;
    %fork t_1, S_0x1cf89d0;
    %jmp t_0;
    .scope S_0x1cf89d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1cf8c30_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf94a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf9330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf9290_0, 0;
    %assign/vec4 v0x1cf91f0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1caf9f0;
    %load/vec4 v0x1cf8c30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1cf8c30_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf94a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf9330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf9290_0, 0;
    %assign/vec4 v0x1cf91f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1cc5610;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1cf9010;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cc53c0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf91f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf9290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf9330_0, 0;
    %assign/vec4 v0x1cf94a0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1cf8730;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1cca600;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cfbe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cfc190_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1cca600;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cfbe70_0;
    %inv;
    %store/vec4 v0x1cfbe70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1cca600;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cf9400_0, v0x1cfc2f0_0, v0x1cfbc90_0, v0x1cfbd30_0, v0x1cfbdd0_0, v0x1cfbf10_0, v0x1cfc050_0, v0x1cfbfb0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1cca600;
T_7 ;
    %load/vec4 v0x1cfc0f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1cfc0f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cfc0f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1cfc0f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cfc0f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cfc0f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cfc0f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1cca600;
T_8 ;
    %wait E_0x1cc53c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cfc0f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cfc0f0_0, 4, 32;
    %load/vec4 v0x1cfc230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1cfc0f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cfc0f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cfc0f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cfc0f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1cfc050_0;
    %load/vec4 v0x1cfc050_0;
    %load/vec4 v0x1cfbfb0_0;
    %xor;
    %load/vec4 v0x1cfc050_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1cfc0f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cfc0f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1cfc0f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cfc0f0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/kmap2/iter0/response14/top_module.sv";
