{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1763304010818 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AXI_PROJECT EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"AXI_PROJECT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1763304010866 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763304010881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763304010881 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1763304011246 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1763304011278 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1763304011690 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1763304011690 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1763304011690 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 24667 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1763304011706 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 24668 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1763304011706 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 24669 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1763304011706 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1763304011706 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_master_busy " "Pin alu_master_busy not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { alu_master_busy } } } { "../../src/wrapper/ip/dual_master_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 113 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_master_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763304011905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_master_done " "Pin alu_master_done not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { alu_master_done } } } { "../../src/wrapper/ip/dual_master_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 114 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_master_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763304011905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_mem_ready " "Pin inst_mem_ready not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inst_mem_ready } } } { "../../src/wrapper/ip/dual_master_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_mem_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763304011905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_ready " "Pin data_mem_ready not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_ready } } } { "../../src/wrapper/ip/dual_master_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 118 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763304011905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_mem_ready " "Pin alu_mem_ready not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { alu_mem_ready } } } { "../../src/wrapper/ip/dual_master_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 119 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_mem_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763304011905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reserved_mem_ready " "Pin reserved_mem_ready not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reserved_mem_ready } } } { "../../src/wrapper/ip/dual_master_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 121 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reserved_mem_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763304011905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_timer_irq " "Pin i_timer_irq not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_timer_irq } } } { "../../src/wrapper/ip/dual_master_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 109 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_timer_irq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763304011905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ARESETN " "Pin ARESETN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ARESETN } } } { "../../src/wrapper/ip/dual_master_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 106 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARESETN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763304011905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_master_start " "Pin alu_master_start not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { alu_master_start } } } { "../../src/wrapper/ip/dual_master_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 112 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_master_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763304011905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACLK " "Pin ACLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ACLK } } } { "../../src/wrapper/ip/dual_master_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 105 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763304011905 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1763304011905 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "46 " "TimeQuest Timing Analyzer is analyzing 46 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1763304012360 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AXI_PROJECT.sdc " "Synopsys Design Constraints File file not found: 'AXI_PROJECT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1763304012369 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1763304012369 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1763304012464 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node ACLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller\|current_state.FETCH_OP1 " "Destination node CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller\|current_state.FETCH_OP1" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 8872 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller\|current_state.FETCH_OP2 " "Destination node CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller\|current_state.FETCH_OP2" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 8871 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1763304012832 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ACLK } } } { "../../src/wrapper/ip/dual_master_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 105 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763304012832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller\|current_state.STORE_RESULT  " "Automatically promoted node CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller\|current_state.STORE_RESULT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller\|done~0 " "Destination node CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller\|done~0" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|done~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 17762 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller\|current_state~17 " "Destination node CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller\|current_state~17" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 17770 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller\|current_state~19 " "Destination node CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller\|current_state~19" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 17772 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|M_AXI_bready~0 " "Destination node CPU_ALU_Master:u_alu_master\|M_AXI_bready~0" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_ALU_Master.v" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|M_AXI_bready~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 17776 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|M_AXI_wlast~0 " "Destination node CPU_ALU_Master:u_alu_master\|M_AXI_wlast~0" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_ALU_Master.v" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|M_AXI_wlast~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 17828 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|write_addr_sent~1 " "Destination node CPU_ALU_Master:u_alu_master\|write_addr_sent~1" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_ALU_Master.v" 197 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|write_addr_sent~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 17832 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|M_AXI_awvalid~0 " "Destination node CPU_ALU_Master:u_alu_master\|M_AXI_awvalid~0" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_ALU_Master.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|M_AXI_awvalid~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 17880 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|M_AXI_wdata\[9\]~1 " "Destination node CPU_ALU_Master:u_alu_master\|M_AXI_wdata\[9\]~1" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_ALU_Master.v" 231 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|M_AXI_wdata[9]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 19139 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|M_AXI_awaddr\[2\]~1 " "Destination node CPU_ALU_Master:u_alu_master\|M_AXI_awaddr\[2\]~1" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_ALU_Master.v" 199 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|M_AXI_awaddr[2]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 19177 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller\|pc\[27\]~18 " "Destination node CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller\|pc\[27\]~18" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 75 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[27]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 19475 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1763304012832 ""}  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 8869 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763304012832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller\|current_state~14  " "Automatically promoted node CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller\|current_state~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller\|current_state~15 " "Destination node CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller\|current_state~15" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 17768 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|M_AXI_arvalid~0 " "Destination node CPU_ALU_Master:u_alu_master\|M_AXI_arvalid~0" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_ALU_Master.v" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|M_AXI_arvalid~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 17886 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|read_addr_sent~0 " "Destination node CPU_ALU_Master:u_alu_master\|read_addr_sent~0" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_ALU_Master.v" 144 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|read_addr_sent~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 17911 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|M_AXI_araddr\[15\]~1 " "Destination node CPU_ALU_Master:u_alu_master\|M_AXI_araddr\[15\]~1" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_ALU_Master.v" 146 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|M_AXI_araddr[15]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 19184 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1763304012832 ""}  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 17766 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763304012832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARESETN (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node ARESETN (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|M_AXI_bready " "Destination node CPU_ALU_Master:u_alu_master\|M_AXI_bready" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_ALU_Master.v" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|M_AXI_bready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 8938 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|M_AXI_rready " "Destination node CPU_ALU_Master:u_alu_master\|M_AXI_rready" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_ALU_Master.v" 75 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|M_AXI_rready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 8933 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|M_AXI_arvalid " "Destination node CPU_ALU_Master:u_alu_master\|M_AXI_arvalid" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_ALU_Master.v" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|M_AXI_arvalid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 8931 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|M_AXI_awvalid " "Destination node CPU_ALU_Master:u_alu_master\|M_AXI_awvalid" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_ALU_Master.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|M_AXI_awvalid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 8936 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|M_AXI_wlast " "Destination node CPU_ALU_Master:u_alu_master\|M_AXI_wlast" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_ALU_Master.v" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|M_AXI_wlast } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 8937 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_state:state\|gen_cnt_w_eq_1.cnt_lsb\[0\] " "Destination node serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_state:state\|gen_cnt_w_eq_1.cnt_lsb\[0\]" {  } { { "../../src/cores/serv/rtl/serv_state.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_state.v" 198 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 9053 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_state:state\|init_done " "Destination node serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_state:state\|init_done" {  } { { "../../src/cores/serv/rtl/serv_state.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_state.v" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|init_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 9059 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|write_addr_sent " "Destination node CPU_ALU_Master:u_alu_master\|write_addr_sent" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_ALU_Master.v" 197 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|write_addr_sent } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 8935 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_ctrl:ctrl\|o_ibus_adr\[31\] " "Destination node serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_ctrl:ctrl\|o_ibus_adr\[31\]" {  } { { "../../src/cores/serv/rtl/serv_ctrl.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_ctrl.v" 103 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 9042 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_alu_master\|read_addr_sent " "Destination node CPU_ALU_Master:u_alu_master\|read_addr_sent" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_ALU_Master.v" 144 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_alu_master|read_addr_sent } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 8930 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763304012832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1763304012832 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1763304012832 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ARESETN } } } { "../../src/wrapper/ip/dual_master_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 106 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARESETN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AXI/sim/quartus/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763304012832 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1763304013448 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1763304013459 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1763304013459 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763304013469 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763304013485 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1763304013496 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1763304013496 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1763304013507 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1763304013732 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1763304013744 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1763304013744 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 2 6 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 2 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1763304013748 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1763304013748 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1763304013748 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1763304013750 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1763304013750 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1763304013750 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1763304013750 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1763304013750 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1763304013750 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1763304013750 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1763304013750 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1763304013750 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1763304013750 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763304013836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1763304014729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763304016834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1763304016882 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1763304030533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763304030533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1763304031461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "64 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 64% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "D:/AXI/sim/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 64% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 64% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1763304040677 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1763304040677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:36 " "Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763304067616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1763304067616 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1763304067616 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.39 " "Total time spent on timing analysis during the Fitter is 6.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1763304067922 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1763304067942 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "6 " "Found 6 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_master_busy 0 " "Pin \"alu_master_busy\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763304068082 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_master_done 0 " "Pin \"alu_master_done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763304068082 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_mem_ready 0 " "Pin \"inst_mem_ready\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763304068082 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_ready 0 " "Pin \"data_mem_ready\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763304068082 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_mem_ready 0 " "Pin \"alu_mem_ready\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763304068082 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reserved_mem_ready 0 " "Pin \"reserved_mem_ready\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763304068082 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1763304068082 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1763304068720 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1763304069276 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1763304070040 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763304070546 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1763304070838 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/AXI/sim/quartus/output_files/AXI_PROJECT.fit.smsg " "Generated suppressed messages file D:/AXI/sim/quartus/output_files/AXI_PROJECT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1763304071543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5640 " "Peak virtual memory: 5640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763304073387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 16 21:41:13 2025 " "Processing ended: Sun Nov 16 21:41:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763304073387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763304073387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763304073387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1763304073387 ""}
