{"vcs1":{"timestamp_begin":1723212098.142847633, "rt":1.08, "ut":0.38, "st":0.13}}
{"vcselab":{"timestamp_begin":1723212099.296616818, "rt":0.84, "ut":0.28, "st":0.11}}
{"link":{"timestamp_begin":1723212100.203027952, "rt":0.37, "ut":0.13, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1723212097.384925099}
{"VCS_COMP_START_TIME": 1723212097.384925099}
{"VCS_COMP_END_TIME": 1723212105.633173824}
{"VCS_USER_OPTIONS": "-R -full64 -sverilog testbench.sv PATTERN.sv conv.v SRAM_I.v SRAM_K.v SRAM_B.v SRAM_BIAS.v SRAM_I000.v SRAM_I001.v SRAM_I010.v SRAM_I011.v SRAM_I100.v +maxdelays -debug_pp +v2k +memcbk +access+r +v2k +access+r -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 331584}}
{"stitch_vcselab": {"peak_mem": 231548}}
