
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001011                       # Number of seconds simulated
sim_ticks                                  1010815000                       # Number of ticks simulated
final_tick                                 1010815000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  89885                       # Simulator instruction rate (inst/s)
host_op_rate                                   168652                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              110872352                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707444                       # Number of bytes of host memory used
host_seconds                                     9.12                       # Real time elapsed on the host
sim_insts                                      819475                       # Number of instructions simulated
sim_ops                                       1537583                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1010815000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          106368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           36736                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              143104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       106368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         106368                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1662                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              574                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2236                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          105229938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           36342951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              141572889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     105229938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         105229938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         105229938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          36342951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             141572889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1662.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       574.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4551                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2236                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2236                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  143104                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   143104                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                250                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                235                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                314                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                132                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                146                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 84                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                144                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                109                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               113                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               157                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               118                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                64                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1010722000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2236                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1596                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      528                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       93                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          511                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     274.661448                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    174.973859                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    278.617414                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           182     35.62%     35.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          136     26.61%     62.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           67     13.11%     75.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           27      5.28%     80.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           27      5.28%     85.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           23      4.50%     90.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      2.15%     92.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            8      1.57%     94.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           30      5.87%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           511                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       106368                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        36736                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 105229938.218170493841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 36342950.985096186399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1662                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          574                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     60980250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     27561750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36690.88                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     48016.99                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      46617000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 88542000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11180000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      20848.39                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 39598.39                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        141.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     141.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.11                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.11                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.08                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1716                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.74                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      452022.36                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.74                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2263380                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1176450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9788940                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              23512500                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2088000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        132592830                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         53000160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         133183920                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               395099220                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             390.871940                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             953567250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3882500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       15860000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     525017750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    138015250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       37238500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    290801000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1449420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    762795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6176100                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          41795520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              18290160                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2561760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        142314750                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         68610720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         121867500                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               403828725                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             399.508045                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             963992750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       4895000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       17680000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     473266250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    178675750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       24197500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    312100500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1010815000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  298067                       # Number of BP lookups
system.cpu.branchPred.condPredicted            298067                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             42251                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               160739                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  108783                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              18547                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          160739                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              60350                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           100389                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        19923                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1010815000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      306177                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      231354                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1402                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           298                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1010815000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1010815000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      260396                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           275                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1010815000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2021631                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             148171                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1514327                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      298067                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             169133                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1753347                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   85686                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  135                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1531                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    260244                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1538                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1946164                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.532068                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.799413                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   379589     19.50%     19.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   151494      7.78%     27.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1415081     72.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1946164                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.147439                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.749062                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   267083                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                206343                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1332446                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 97449                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  42843                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                2641062                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                148188                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  42843                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   433566                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   54018                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1539                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1259184                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                155014                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                2489212                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 73741                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    44                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  65258                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  48885                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              771                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2291885                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               5944637                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4340807                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4899                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1402356                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   889529                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    142435                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               433585                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              275199                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             47986                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16762                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2339429                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 790                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1816259                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             93695                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          802635                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1417296                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            774                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1946164                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.933251                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.758542                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              629186     32.33%     32.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              817697     42.02%     74.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              499281     25.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1946164                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  575398     79.21%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    222      0.03%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    22      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 105451     14.52%     93.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 45312      6.24%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              9272      0.51%      0.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1236440     68.08%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1767      0.10%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    57      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  842      0.05%     68.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  294      0.02%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 287      0.02%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               329326     18.13%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              235552     12.97%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1525      0.08%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            879      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1816259                       # Type of FU issued
system.cpu.iq.rate                           0.898413                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      726423                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.399956                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            6390709                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           3136448                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1709897                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                8091                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               6956                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         3459                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2529295                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4115                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           107327                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       170003                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          718                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          567                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        54495                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  42843                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   27548                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5813                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2340219                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             37819                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                433585                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               275199                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                294                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    179                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5557                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            567                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          19382                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        25275                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                44657                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1727684                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                306043                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             88575                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       537354                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   152546                       # Number of branches executed
system.cpu.iew.exec_stores                     231311                       # Number of stores executed
system.cpu.iew.exec_rate                     0.854599                       # Inst execution rate
system.cpu.iew.wb_sent                        1717523                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1713356                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1181231                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2092514                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.847512                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.564503                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          727814                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             42373                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1878739                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.818412                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.879554                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       928263     49.41%     49.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       363369     19.34%     68.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       587107     31.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1878739                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               819475                       # Number of instructions committed
system.cpu.commit.committedOps                1537583                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         484286                       # Number of memory references committed
system.cpu.commit.loads                        263582                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     145863                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2820                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1523290                       # Number of committed integer instructions.
system.cpu.commit.function_calls                51163                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4969      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1045227     67.98%     68.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1697      0.11%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.05%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.02%     68.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.02%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          262774     17.09%     85.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         220048     14.31%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          808      0.05%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          656      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1537583                       # Class of committed instruction
system.cpu.commit.bw_lim_events                587107                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      3557029                       # The number of ROB reads
system.cpu.rob.rob_writes                     4598305                       # The number of ROB writes
system.cpu.timesIdled                             857                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           75467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      819475                       # Number of Instructions Simulated
system.cpu.committedOps                       1537583                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.466983                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.466983                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.405353                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.405353                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3014985                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1305290                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3692                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2374                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    293068                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   263433                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  807421                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1010815000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           249.826022                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              417914                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               666                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            627.498498                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   249.826022                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.975883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3345618                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3345618                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1010815000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       196892                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          196892                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       220349                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         220349                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       417241                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           417241                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       417241                       # number of overall hits
system.cpu.dcache.overall_hits::total          417241                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          501                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           501                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          377                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          377                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          878                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            878                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          878                       # number of overall misses
system.cpu.dcache.overall_misses::total           878                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     33462500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     33462500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37784000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37784000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     71246500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     71246500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     71246500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     71246500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       197393                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       197393                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       220726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       220726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       418119                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       418119                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       418119                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       418119                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002538                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001708                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001708                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002100                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002100                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002100                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002100                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66791.417166                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66791.417166                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100222.811671                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100222.811671                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81146.355353                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81146.355353                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81146.355353                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81146.355353                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          330                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.142857                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          271                       # number of writebacks
system.cpu.dcache.writebacks::total               271                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          204                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          206                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          206                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          206                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          206                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          297                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          375                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          375                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          672                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          672                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          672                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          672                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19930000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19930000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     37294000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     37294000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     57224000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     57224000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     57224000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     57224000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001505                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001505                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001699                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001699                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001607                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001607                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001607                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001607                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67104.377104                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67104.377104                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99450.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99450.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 85154.761905                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85154.761905                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 85154.761905                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85154.761905                       # average overall mshr miss latency
system.cpu.dcache.replacements                    410                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1010815000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           497.677219                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              259690                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2491                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            104.251305                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   497.677219                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.972026                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.972026                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          307                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2084443                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2084443                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1010815000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       257199                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          257199                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       257199                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           257199                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       257199                       # number of overall hits
system.cpu.icache.overall_hits::total          257199                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3045                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3045                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3045                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3045                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3045                       # number of overall misses
system.cpu.icache.overall_misses::total          3045                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    183745500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    183745500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    183745500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    183745500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    183745500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    183745500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       260244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       260244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       260244                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       260244                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       260244                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       260244                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011701                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011701                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011701                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011701                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011701                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011701                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60343.349754                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60343.349754                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60343.349754                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60343.349754                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60343.349754                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60343.349754                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          850                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   121.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          553                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          553                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          553                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          553                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          553                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          553                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2492                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2492                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2492                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2492                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2492                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2492                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    153145500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    153145500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    153145500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    153145500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    153145500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    153145500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009576                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009576                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009576                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009576                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61454.855538                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61454.855538                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61454.855538                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61454.855538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61454.855538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61454.855538                       # average overall mshr miss latency
system.cpu.icache.replacements                   1973                       # number of replacements
system.l2bus.snoop_filter.tot_requests           5547                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         2401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1010815000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2787                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           271                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2122                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 6                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                370                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               370                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2788                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         6950                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1748                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    8698                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       159040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        59968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   219008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                16                       # Total snoops (count)
system.l2bus.snoopTraffic                         384                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3174                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.011972                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.108778                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3136     98.80%     98.80% # Request fanout histogram
system.l2bus.snoop_fanout::1                       38      1.20%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3174                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              3315500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             6227500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1666497                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1010815000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1862.310743                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3422                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2236                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.530411                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1368.100205                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   494.210539                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.334009                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.120657                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.454666                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2226                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1905                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          199                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.543457                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                29620                       # Number of tag accesses
system.l2cache.tags.data_accesses               29620                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1010815000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          271                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          271                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           10                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               10                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          823                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           82                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          905                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             823                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              92                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 915                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            823                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             92                       # number of overall hits
system.l2cache.overall_hits::total                915                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          360                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            360                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1663                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          214                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1877                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1663                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           574                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2237                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1663                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          574                       # number of overall misses
system.l2cache.overall_misses::total             2237                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     36697500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     36697500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    141113000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     18533000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    159646000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    141113000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     55230500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    196343500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    141113000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     55230500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    196343500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          271                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          271                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          370                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          370                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2486                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          296                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2782                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2486                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          666                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3152                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2486                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          666                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3152                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.972973                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.972973                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.668946                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.722973                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.674694                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.668946                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.861862                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.709708                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.668946                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.861862                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.709708                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 101937.500000                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 101937.500000                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 84854.479856                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 86602.803738                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 85053.809270                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 84854.479856                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 96220.383275                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 87770.898525                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 84854.479856                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 96220.383275                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 87770.898525                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          360                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          360                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1663                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          214                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1877                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1663                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          574                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2237                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1663                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          574                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2237                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     35977500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     35977500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    137789000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18105000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    155894000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    137789000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     54082500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    191871500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    137789000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     54082500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    191871500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.972973                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.972973                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.668946                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.722973                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.674694                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.668946                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.861862                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.709708                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.668946                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.861862                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.709708                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 99937.500000                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 99937.500000                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 82855.682502                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84602.803738                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83054.874800                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 82855.682502                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 94220.383275                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 85771.792579                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 82855.682502                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 94220.383275                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 85771.792579                       # average overall mshr miss latency
system.l2cache.replacements                        10                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2246                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           10                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1010815000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1876                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                10                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                360                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               360                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1876                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4482                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       143104                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2236                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2236    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2236                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1123000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5590000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1010815000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1864.207957                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2236                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2236                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1369.985936                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   494.222021                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.041809                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.015082                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.056891                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2236                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1915                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          199                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.068237                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                38012                       # Number of tag accesses
system.l3cache.tags.data_accesses               38012                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1010815000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          360                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            360                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1662                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          214                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1876                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1662                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           574                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2236                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1662                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          574                       # number of overall misses
system.l3cache.overall_misses::total             2236                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     32737500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     32737500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    122831000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16179000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    139010000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    122831000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     48916500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    171747500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    122831000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     48916500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    171747500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          360                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          360                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1662                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          214                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1876                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1662                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          574                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2236                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1662                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          574                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2236                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 90937.500000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 90937.500000                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 73905.535499                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 75602.803738                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 74099.147122                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 73905.535499                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 85220.383275                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 76810.152057                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 73905.535499                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 85220.383275                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 76810.152057                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          360                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          360                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1662                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          214                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1876                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1662                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          574                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2236                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1662                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          574                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2236                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     32017500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     32017500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    119507000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     15751000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    135258000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    119507000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     47768500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    167275500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    119507000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     47768500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    167275500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 88937.500000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 88937.500000                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 71905.535499                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73602.803738                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 72099.147122                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 71905.535499                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 83220.383275                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 74810.152057                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 71905.535499                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 83220.383275                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 74810.152057                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2236                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1010815000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1876                       # Transaction distribution
system.membus.trans_dist::ReadExReq               360                       # Transaction distribution
system.membus.trans_dist::ReadExResp              360                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1876                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       143104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       143104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  143104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2236                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2236    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2236                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1118000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6063500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
