m255
K4
z2
!s11f MIXED_VERSIONS
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/LABIV/Integracao/Quartus/software/IntegracaoNios/obj/default/runtime/sim/mentor
valtera_conduit_bfm_0003
DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
DXx25 altera_common_sv_packages 13 verbosity_pkg 0 22 ZlOCfSe9@9NRFTm]NWLVj2
!s110 1657657252
!i10b 1
!s100 m>:CYIE]TR1mKV<HU4HeY0
!s11b Dg1SIo80bB@j0V0VzS_@n1
Ih@caKCMZiaLbaTnBMdbL31
VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1657650768
8C:/LABIV/Integracao/Quartus/IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_conduit_bfm_0003.sv
FC:/LABIV/Integracao/Quartus/IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_conduit_bfm_0003.sv
!i122 10
L0 36 246
OV;L;2020.1;71
r1
!s85 0
31
!s108 1657657252.000000
!s107 C:/LABIV/Integracao/Quartus/IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_conduit_bfm_0003.sv|
!s90 -reportprogress|300|-sv|C:/LABIV/Integracao/Quartus/IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_conduit_bfm_0003.sv|-L|altera_common_sv_packages|-work|IntegracaoPlatformDesigner_inst_vga_conduit_bfm|
!i113 1
o-sv -L altera_common_sv_packages -work IntegracaoPlatformDesigner_inst_vga_conduit_bfm
tCvgOpt 0
Paltera_conduit_bfm_0003_vhdl_pkg
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
Z3 w1657646395
R0
Z4 8C:/LABIV/Integracao/Quartus/IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_conduit_bfm_0003_vhdl_pkg.vhd
Z5 FC:/LABIV/Integracao/Quartus/IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_conduit_bfm_0003_vhdl_pkg.vhd
l0
L49 1
VWZDL[ARlJ<mTdUn2nN87F2
!s100 3c3DTMSYmYQQX8>iK1>;T0
Z6 OV;C;2020.1;71
32
b1
Z7 !s110 1657647039
!i10b 1
Z8 !s108 1657647038.000000
Z9 !s90 -reportprogress|300|C:/LABIV/Integracao/Quartus/IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_conduit_bfm_0003_vhdl_pkg.vhd|-work|IntegracaoPlatformDesigner_inst_vga_conduit_bfm|
Z10 !s107 C:/LABIV/Integracao/Quartus/IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_conduit_bfm_0003_vhdl_pkg.vhd|
!i113 1
Z11 o-work IntegracaoPlatformDesigner_inst_vga_conduit_bfm
Z12 tExplicit 1 CvgOpt 0
Bbody
DPx4 work 32 altera_conduit_bfm_0003_vhdl_pkg 0 22 WZDL[ARlJ<mTdUn2nN87F2
R1
R2
!i122 0
l0
L108 1
V0kL=TnFbEM=TIWiR8I>4D2
!s100 jdJ<;L:SWf^8CNQBRPbGO0
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
