// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "04/25/2019 13:08:42"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ram32x4_2_ports (
	SW,
	CLOCK_50,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	[9:0] SW;
input 	CLOCK_50;
input 	[1:0] KEY;
output 	[0:6] HEX0;
output 	[0:6] HEX1;
output 	[0:6] HEX2;
output 	[0:6] HEX3;
output 	[0:6] HEX4;
output 	[0:6] HEX5;

// Design Ports Information
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \SW[9]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SW[0]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \ex0|count0|Add0~37_sumout ;
wire \ex0|count0|Add0~38 ;
wire \ex0|count0|Add0~1_sumout ;
wire \ex0|count0|Add0~2 ;
wire \ex0|count0|Add0~101_sumout ;
wire \ex0|count0|Add0~102 ;
wire \ex0|count0|Add0~97_sumout ;
wire \ex0|count0|Add0~98 ;
wire \ex0|count0|Add0~93_sumout ;
wire \ex0|count0|Q[4]~DUPLICATE_q ;
wire \ex0|count0|Add0~94 ;
wire \ex0|count0|Add0~89_sumout ;
wire \ex0|count0|Add0~90 ;
wire \ex0|count0|Add0~85_sumout ;
wire \ex0|count0|Add0~86 ;
wire \ex0|count0|Add0~33_sumout ;
wire \ex0|count0|Add0~34 ;
wire \ex0|count0|Add0~29_sumout ;
wire \ex0|count0|Add0~30 ;
wire \ex0|count0|Add0~25_sumout ;
wire \ex0|count0|Add0~26 ;
wire \ex0|count0|Add0~21_sumout ;
wire \ex0|count0|Q[10]~DUPLICATE_q ;
wire \ex0|count0|Add0~22 ;
wire \ex0|count0|Add0~17_sumout ;
wire \ex0|count0|Q[11]~feeder_combout ;
wire \ex0|count0|Q[11]~DUPLICATE_q ;
wire \ex0|count0|Add0~18 ;
wire \ex0|count0|Add0~82 ;
wire \ex0|count0|Add0~77_sumout ;
wire \ex0|count0|Add0~78 ;
wire \ex0|count0|Add0~73_sumout ;
wire \ex0|count0|Add0~74 ;
wire \ex0|count0|Add0~69_sumout ;
wire \ex0|count0|Q[15]~DUPLICATE_q ;
wire \ex0|count0|Add0~70 ;
wire \ex0|count0|Add0~13_sumout ;
wire \ex0|count0|Add0~14 ;
wire \ex0|count0|Add0~65_sumout ;
wire \ex0|count0|Add0~66 ;
wire \ex0|count0|Add0~9_sumout ;
wire \ex0|count0|Q[18]~DUPLICATE_q ;
wire \ex0|count0|Add0~10 ;
wire \ex0|count0|Add0~61_sumout ;
wire \ex0|count0|Equal0~3_combout ;
wire \ex0|count0|Add0~62 ;
wire \ex0|count0|Add0~57_sumout ;
wire \ex0|count0|Add0~58 ;
wire \ex0|count0|Add0~53_sumout ;
wire \ex0|count0|Q[23]~DUPLICATE_q ;
wire \ex0|count0|Add0~54 ;
wire \ex0|count0|Add0~49_sumout ;
wire \ex0|count0|Add0~50 ;
wire \ex0|count0|Add0~45_sumout ;
wire \ex0|count0|Add0~46 ;
wire \ex0|count0|Add0~5_sumout ;
wire \ex0|count0|Add0~6 ;
wire \ex0|count0|Add0~41_sumout ;
wire \ex0|count0|Equal0~2_combout ;
wire \ex0|count0|Q[6]~DUPLICATE_q ;
wire \ex0|count0|Equal0~4_combout ;
wire \ex0|count0|Equal0~0_combout ;
wire \ex0|count0|Equal0~1_combout ;
wire \ex0|count0|Equal0~5_combout ;
wire \ex0|count0|Add0~81_sumout ;
wire \ex0|count0|Q[12]~DUPLICATE_q ;
wire \ex0|count0|Q[2]~DUPLICATE_q ;
wire \ex0|count1|Q~2_combout ;
wire \ex0|count0|Q[17]~DUPLICATE_q ;
wire \ex0|count1|Q~1_combout ;
wire \ex0|count1|Q~0_combout ;
wire \ex0|count1|Q~3_combout ;
wire \cnt_addr|Q[0]~4_combout ;
wire \KEY[0]~input_o ;
wire \cnt_addr|Q[1]~0_combout ;
wire \cnt_addr|Q[2]~1_combout ;
wire \cnt_addr|Q[3]~2_combout ;
wire \cnt_addr|Q[3]~DUPLICATE_q ;
wire \cnt_addr|Q[4]~3_combout ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \d0|WideOr6~0_combout ;
wire \d0|WideOr5~0_combout ;
wire \d0|WideOr4~0_combout ;
wire \d0|WideOr3~0_combout ;
wire \d0|WideOr2~0_combout ;
wire \d0|WideOr1~0_combout ;
wire \d0|WideOr0~0_combout ;
wire \d1|WideOr6~0_combout ;
wire \d1|WideOr5~0_combout ;
wire \d1|WideOr4~0_combout ;
wire \d1|WideOr3~0_combout ;
wire \d1|WideOr2~0_combout ;
wire \d1|WideOr1~0_combout ;
wire \d1|WideOr0~0_combout ;
wire \d2|WideOr6~0_combout ;
wire \d2|WideOr5~0_combout ;
wire \d2|WideOr4~0_combout ;
wire \d2|WideOr3~0_combout ;
wire \d2|WideOr2~0_combout ;
wire \d2|WideOr1~0_combout ;
wire \d2|WideOr0~0_combout ;
wire \d4|WideOr6~0_combout ;
wire \d4|WideOr5~0_combout ;
wire \d4|WideOr4~0_combout ;
wire \d4|WideOr3~0_combout ;
wire \d4|WideOr2~0_combout ;
wire \d4|WideOr1~0_combout ;
wire \d4|WideOr0~0_combout ;
wire [3:0] \mem|altsyncram_component|auto_generated|q_b ;
wire [4:0] \cnt_addr|Q ;
wire [25:0] \ex0|count0|Q ;
wire [0:0] \ex0|count1|Q ;

wire [39:0] \mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \mem|altsyncram_component|auto_generated|q_b [0] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \mem|altsyncram_component|auto_generated|q_b [1] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \mem|altsyncram_component|auto_generated|q_b [2] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \mem|altsyncram_component|auto_generated|q_b [3] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\d0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\d0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\d0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\d0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\d0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\d0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\d0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\d1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\d1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\d1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\d1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\d1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\d1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\d1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\d2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\d2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\d2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\d2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\d2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\d2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\d2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\cnt_addr|Q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\cnt_addr|Q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\cnt_addr|Q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\cnt_addr|Q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\d4|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\d4|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\d4|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\d4|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\d4|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\d4|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\d4|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N30
cyclonev_lcell_comb \ex0|count0|Add0~37 (
// Equation(s):
// \ex0|count0|Add0~37_sumout  = SUM(( \ex0|count0|Q [0] ) + ( VCC ) + ( !VCC ))
// \ex0|count0|Add0~38  = CARRY(( \ex0|count0|Q [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ex0|count0|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~37_sumout ),
	.cout(\ex0|count0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~37 .extended_lut = "off";
defparam \ex0|count0|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \ex0|count0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N31
dffeas \ex0|count0|Q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[0] .is_wysiwyg = "true";
defparam \ex0|count0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N33
cyclonev_lcell_comb \ex0|count0|Add0~1 (
// Equation(s):
// \ex0|count0|Add0~1_sumout  = SUM(( \ex0|count0|Q [1] ) + ( GND ) + ( \ex0|count0|Add0~38  ))
// \ex0|count0|Add0~2  = CARRY(( \ex0|count0|Q [1] ) + ( GND ) + ( \ex0|count0|Add0~38  ))

	.dataa(!\ex0|count0|Q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~1_sumout ),
	.cout(\ex0|count0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~1 .extended_lut = "off";
defparam \ex0|count0|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \ex0|count0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N35
dffeas \ex0|count0|Q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[1] .is_wysiwyg = "true";
defparam \ex0|count0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N36
cyclonev_lcell_comb \ex0|count0|Add0~101 (
// Equation(s):
// \ex0|count0|Add0~101_sumout  = SUM(( \ex0|count0|Q [2] ) + ( GND ) + ( \ex0|count0|Add0~2  ))
// \ex0|count0|Add0~102  = CARRY(( \ex0|count0|Q [2] ) + ( GND ) + ( \ex0|count0|Add0~2  ))

	.dataa(!\ex0|count0|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~101_sumout ),
	.cout(\ex0|count0|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~101 .extended_lut = "off";
defparam \ex0|count0|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \ex0|count0|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N38
dffeas \ex0|count0|Q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[2] .is_wysiwyg = "true";
defparam \ex0|count0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N39
cyclonev_lcell_comb \ex0|count0|Add0~97 (
// Equation(s):
// \ex0|count0|Add0~97_sumout  = SUM(( \ex0|count0|Q [3] ) + ( GND ) + ( \ex0|count0|Add0~102  ))
// \ex0|count0|Add0~98  = CARRY(( \ex0|count0|Q [3] ) + ( GND ) + ( \ex0|count0|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ex0|count0|Q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~97_sumout ),
	.cout(\ex0|count0|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~97 .extended_lut = "off";
defparam \ex0|count0|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \ex0|count0|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N40
dffeas \ex0|count0|Q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[3] .is_wysiwyg = "true";
defparam \ex0|count0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N42
cyclonev_lcell_comb \ex0|count0|Add0~93 (
// Equation(s):
// \ex0|count0|Add0~93_sumout  = SUM(( \ex0|count0|Q[4]~DUPLICATE_q  ) + ( GND ) + ( \ex0|count0|Add0~98  ))
// \ex0|count0|Add0~94  = CARRY(( \ex0|count0|Q[4]~DUPLICATE_q  ) + ( GND ) + ( \ex0|count0|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ex0|count0|Q[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~93_sumout ),
	.cout(\ex0|count0|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~93 .extended_lut = "off";
defparam \ex0|count0|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \ex0|count0|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N43
dffeas \ex0|count0|Q[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[4]~DUPLICATE .is_wysiwyg = "true";
defparam \ex0|count0|Q[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N45
cyclonev_lcell_comb \ex0|count0|Add0~89 (
// Equation(s):
// \ex0|count0|Add0~89_sumout  = SUM(( \ex0|count0|Q [5] ) + ( GND ) + ( \ex0|count0|Add0~94  ))
// \ex0|count0|Add0~90  = CARRY(( \ex0|count0|Q [5] ) + ( GND ) + ( \ex0|count0|Add0~94  ))

	.dataa(gnd),
	.datab(!\ex0|count0|Q [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~89_sumout ),
	.cout(\ex0|count0|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~89 .extended_lut = "off";
defparam \ex0|count0|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \ex0|count0|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N47
dffeas \ex0|count0|Q[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[5] .is_wysiwyg = "true";
defparam \ex0|count0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N48
cyclonev_lcell_comb \ex0|count0|Add0~85 (
// Equation(s):
// \ex0|count0|Add0~85_sumout  = SUM(( \ex0|count0|Q [6] ) + ( GND ) + ( \ex0|count0|Add0~90  ))
// \ex0|count0|Add0~86  = CARRY(( \ex0|count0|Q [6] ) + ( GND ) + ( \ex0|count0|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ex0|count0|Q [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~85_sumout ),
	.cout(\ex0|count0|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~85 .extended_lut = "off";
defparam \ex0|count0|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \ex0|count0|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N49
dffeas \ex0|count0|Q[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[6] .is_wysiwyg = "true";
defparam \ex0|count0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N51
cyclonev_lcell_comb \ex0|count0|Add0~33 (
// Equation(s):
// \ex0|count0|Add0~33_sumout  = SUM(( \ex0|count0|Q [7] ) + ( GND ) + ( \ex0|count0|Add0~86  ))
// \ex0|count0|Add0~34  = CARRY(( \ex0|count0|Q [7] ) + ( GND ) + ( \ex0|count0|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ex0|count0|Q [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~33_sumout ),
	.cout(\ex0|count0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~33 .extended_lut = "off";
defparam \ex0|count0|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \ex0|count0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N52
dffeas \ex0|count0|Q[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[7] .is_wysiwyg = "true";
defparam \ex0|count0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N54
cyclonev_lcell_comb \ex0|count0|Add0~29 (
// Equation(s):
// \ex0|count0|Add0~29_sumout  = SUM(( \ex0|count0|Q [8] ) + ( GND ) + ( \ex0|count0|Add0~34  ))
// \ex0|count0|Add0~30  = CARRY(( \ex0|count0|Q [8] ) + ( GND ) + ( \ex0|count0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ex0|count0|Q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~29_sumout ),
	.cout(\ex0|count0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~29 .extended_lut = "off";
defparam \ex0|count0|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \ex0|count0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N55
dffeas \ex0|count0|Q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[8] .is_wysiwyg = "true";
defparam \ex0|count0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N57
cyclonev_lcell_comb \ex0|count0|Add0~25 (
// Equation(s):
// \ex0|count0|Add0~25_sumout  = SUM(( \ex0|count0|Q [9] ) + ( GND ) + ( \ex0|count0|Add0~30  ))
// \ex0|count0|Add0~26  = CARRY(( \ex0|count0|Q [9] ) + ( GND ) + ( \ex0|count0|Add0~30  ))

	.dataa(gnd),
	.datab(!\ex0|count0|Q [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~25_sumout ),
	.cout(\ex0|count0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~25 .extended_lut = "off";
defparam \ex0|count0|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \ex0|count0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N59
dffeas \ex0|count0|Q[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[9] .is_wysiwyg = "true";
defparam \ex0|count0|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N0
cyclonev_lcell_comb \ex0|count0|Add0~21 (
// Equation(s):
// \ex0|count0|Add0~21_sumout  = SUM(( \ex0|count0|Q[10]~DUPLICATE_q  ) + ( GND ) + ( \ex0|count0|Add0~26  ))
// \ex0|count0|Add0~22  = CARRY(( \ex0|count0|Q[10]~DUPLICATE_q  ) + ( GND ) + ( \ex0|count0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ex0|count0|Q[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~21_sumout ),
	.cout(\ex0|count0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~21 .extended_lut = "off";
defparam \ex0|count0|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ex0|count0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N1
dffeas \ex0|count0|Q[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[10]~DUPLICATE .is_wysiwyg = "true";
defparam \ex0|count0|Q[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N3
cyclonev_lcell_comb \ex0|count0|Add0~17 (
// Equation(s):
// \ex0|count0|Add0~17_sumout  = SUM(( \ex0|count0|Q[11]~DUPLICATE_q  ) + ( GND ) + ( \ex0|count0|Add0~22  ))
// \ex0|count0|Add0~18  = CARRY(( \ex0|count0|Q[11]~DUPLICATE_q  ) + ( GND ) + ( \ex0|count0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ex0|count0|Q[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~17_sumout ),
	.cout(\ex0|count0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~17 .extended_lut = "off";
defparam \ex0|count0|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \ex0|count0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N3
cyclonev_lcell_comb \ex0|count0|Q[11]~feeder (
// Equation(s):
// \ex0|count0|Q[11]~feeder_combout  = ( \ex0|count0|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ex0|count0|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|count0|Q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Q[11]~feeder .extended_lut = "off";
defparam \ex0|count0|Q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ex0|count0|Q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N5
dffeas \ex0|count0|Q[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[11]~DUPLICATE .is_wysiwyg = "true";
defparam \ex0|count0|Q[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N6
cyclonev_lcell_comb \ex0|count0|Add0~81 (
// Equation(s):
// \ex0|count0|Add0~81_sumout  = SUM(( \ex0|count0|Q [12] ) + ( GND ) + ( \ex0|count0|Add0~18  ))
// \ex0|count0|Add0~82  = CARRY(( \ex0|count0|Q [12] ) + ( GND ) + ( \ex0|count0|Add0~18  ))

	.dataa(gnd),
	.datab(!\ex0|count0|Q [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~81_sumout ),
	.cout(\ex0|count0|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~81 .extended_lut = "off";
defparam \ex0|count0|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \ex0|count0|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N9
cyclonev_lcell_comb \ex0|count0|Add0~77 (
// Equation(s):
// \ex0|count0|Add0~77_sumout  = SUM(( \ex0|count0|Q [13] ) + ( GND ) + ( \ex0|count0|Add0~82  ))
// \ex0|count0|Add0~78  = CARRY(( \ex0|count0|Q [13] ) + ( GND ) + ( \ex0|count0|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ex0|count0|Q [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~77_sumout ),
	.cout(\ex0|count0|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~77 .extended_lut = "off";
defparam \ex0|count0|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \ex0|count0|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N10
dffeas \ex0|count0|Q[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[13] .is_wysiwyg = "true";
defparam \ex0|count0|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N12
cyclonev_lcell_comb \ex0|count0|Add0~73 (
// Equation(s):
// \ex0|count0|Add0~73_sumout  = SUM(( \ex0|count0|Q [14] ) + ( GND ) + ( \ex0|count0|Add0~78  ))
// \ex0|count0|Add0~74  = CARRY(( \ex0|count0|Q [14] ) + ( GND ) + ( \ex0|count0|Add0~78  ))

	.dataa(gnd),
	.datab(!\ex0|count0|Q [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~73_sumout ),
	.cout(\ex0|count0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~73 .extended_lut = "off";
defparam \ex0|count0|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \ex0|count0|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N14
dffeas \ex0|count0|Q[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[14] .is_wysiwyg = "true";
defparam \ex0|count0|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N15
cyclonev_lcell_comb \ex0|count0|Add0~69 (
// Equation(s):
// \ex0|count0|Add0~69_sumout  = SUM(( \ex0|count0|Q[15]~DUPLICATE_q  ) + ( GND ) + ( \ex0|count0|Add0~74  ))
// \ex0|count0|Add0~70  = CARRY(( \ex0|count0|Q[15]~DUPLICATE_q  ) + ( GND ) + ( \ex0|count0|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ex0|count0|Q[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~69_sumout ),
	.cout(\ex0|count0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~69 .extended_lut = "off";
defparam \ex0|count0|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ex0|count0|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N16
dffeas \ex0|count0|Q[15]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[15]~DUPLICATE .is_wysiwyg = "true";
defparam \ex0|count0|Q[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N18
cyclonev_lcell_comb \ex0|count0|Add0~13 (
// Equation(s):
// \ex0|count0|Add0~13_sumout  = SUM(( \ex0|count0|Q [16] ) + ( GND ) + ( \ex0|count0|Add0~70  ))
// \ex0|count0|Add0~14  = CARRY(( \ex0|count0|Q [16] ) + ( GND ) + ( \ex0|count0|Add0~70  ))

	.dataa(gnd),
	.datab(!\ex0|count0|Q [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~13_sumout ),
	.cout(\ex0|count0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~13 .extended_lut = "off";
defparam \ex0|count0|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \ex0|count0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N19
dffeas \ex0|count0|Q[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[16] .is_wysiwyg = "true";
defparam \ex0|count0|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N21
cyclonev_lcell_comb \ex0|count0|Add0~65 (
// Equation(s):
// \ex0|count0|Add0~65_sumout  = SUM(( \ex0|count0|Q [17] ) + ( GND ) + ( \ex0|count0|Add0~14  ))
// \ex0|count0|Add0~66  = CARRY(( \ex0|count0|Q [17] ) + ( GND ) + ( \ex0|count0|Add0~14  ))

	.dataa(!\ex0|count0|Q [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~65_sumout ),
	.cout(\ex0|count0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~65 .extended_lut = "off";
defparam \ex0|count0|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \ex0|count0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N23
dffeas \ex0|count0|Q[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[17] .is_wysiwyg = "true";
defparam \ex0|count0|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N24
cyclonev_lcell_comb \ex0|count0|Add0~9 (
// Equation(s):
// \ex0|count0|Add0~9_sumout  = SUM(( \ex0|count0|Q[18]~DUPLICATE_q  ) + ( GND ) + ( \ex0|count0|Add0~66  ))
// \ex0|count0|Add0~10  = CARRY(( \ex0|count0|Q[18]~DUPLICATE_q  ) + ( GND ) + ( \ex0|count0|Add0~66  ))

	.dataa(gnd),
	.datab(!\ex0|count0|Q[18]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~9_sumout ),
	.cout(\ex0|count0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~9 .extended_lut = "off";
defparam \ex0|count0|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \ex0|count0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N25
dffeas \ex0|count0|Q[18]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[18]~DUPLICATE .is_wysiwyg = "true";
defparam \ex0|count0|Q[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N27
cyclonev_lcell_comb \ex0|count0|Add0~61 (
// Equation(s):
// \ex0|count0|Add0~61_sumout  = SUM(( \ex0|count0|Q [19] ) + ( GND ) + ( \ex0|count0|Add0~10  ))
// \ex0|count0|Add0~62  = CARRY(( \ex0|count0|Q [19] ) + ( GND ) + ( \ex0|count0|Add0~10  ))

	.dataa(!\ex0|count0|Q [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~61_sumout ),
	.cout(\ex0|count0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~61 .extended_lut = "off";
defparam \ex0|count0|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \ex0|count0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N29
dffeas \ex0|count0|Q[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[19] .is_wysiwyg = "true";
defparam \ex0|count0|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N54
cyclonev_lcell_comb \ex0|count0|Equal0~3 (
// Equation(s):
// \ex0|count0|Equal0~3_combout  = ( \ex0|count0|Q [13] & ( \ex0|count0|Q[15]~DUPLICATE_q  & ( (\ex0|count0|Q [19] & (\ex0|count0|Q [14] & \ex0|count0|Q [17])) ) ) )

	.dataa(!\ex0|count0|Q [19]),
	.datab(!\ex0|count0|Q [14]),
	.datac(!\ex0|count0|Q [17]),
	.datad(gnd),
	.datae(!\ex0|count0|Q [13]),
	.dataf(!\ex0|count0|Q[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|count0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Equal0~3 .extended_lut = "off";
defparam \ex0|count0|Equal0~3 .lut_mask = 64'h0000000000000101;
defparam \ex0|count0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N30
cyclonev_lcell_comb \ex0|count0|Add0~57 (
// Equation(s):
// \ex0|count0|Add0~57_sumout  = SUM(( \ex0|count0|Q [20] ) + ( GND ) + ( \ex0|count0|Add0~62  ))
// \ex0|count0|Add0~58  = CARRY(( \ex0|count0|Q [20] ) + ( GND ) + ( \ex0|count0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ex0|count0|Q [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~57_sumout ),
	.cout(\ex0|count0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~57 .extended_lut = "off";
defparam \ex0|count0|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ex0|count0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N31
dffeas \ex0|count0|Q[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[20] .is_wysiwyg = "true";
defparam \ex0|count0|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N33
cyclonev_lcell_comb \ex0|count0|Add0~53 (
// Equation(s):
// \ex0|count0|Add0~53_sumout  = SUM(( \ex0|count0|Q [21] ) + ( GND ) + ( \ex0|count0|Add0~58  ))
// \ex0|count0|Add0~54  = CARRY(( \ex0|count0|Q [21] ) + ( GND ) + ( \ex0|count0|Add0~58  ))

	.dataa(!\ex0|count0|Q [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~53_sumout ),
	.cout(\ex0|count0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~53 .extended_lut = "off";
defparam \ex0|count0|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \ex0|count0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N35
dffeas \ex0|count0|Q[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[21] .is_wysiwyg = "true";
defparam \ex0|count0|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N40
dffeas \ex0|count0|Q[23]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[23]~DUPLICATE .is_wysiwyg = "true";
defparam \ex0|count0|Q[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N36
cyclonev_lcell_comb \ex0|count0|Add0~49 (
// Equation(s):
// \ex0|count0|Add0~49_sumout  = SUM(( \ex0|count0|Q [22] ) + ( GND ) + ( \ex0|count0|Add0~54  ))
// \ex0|count0|Add0~50  = CARRY(( \ex0|count0|Q [22] ) + ( GND ) + ( \ex0|count0|Add0~54  ))

	.dataa(!\ex0|count0|Q [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~49_sumout ),
	.cout(\ex0|count0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~49 .extended_lut = "off";
defparam \ex0|count0|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \ex0|count0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N38
dffeas \ex0|count0|Q[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[22] .is_wysiwyg = "true";
defparam \ex0|count0|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N39
cyclonev_lcell_comb \ex0|count0|Add0~45 (
// Equation(s):
// \ex0|count0|Add0~45_sumout  = SUM(( \ex0|count0|Q[23]~DUPLICATE_q  ) + ( GND ) + ( \ex0|count0|Add0~50  ))
// \ex0|count0|Add0~46  = CARRY(( \ex0|count0|Q[23]~DUPLICATE_q  ) + ( GND ) + ( \ex0|count0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ex0|count0|Q[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~45_sumout ),
	.cout(\ex0|count0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~45 .extended_lut = "off";
defparam \ex0|count0|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ex0|count0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N41
dffeas \ex0|count0|Q[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[23] .is_wysiwyg = "true";
defparam \ex0|count0|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N42
cyclonev_lcell_comb \ex0|count0|Add0~5 (
// Equation(s):
// \ex0|count0|Add0~5_sumout  = SUM(( \ex0|count0|Q [24] ) + ( GND ) + ( \ex0|count0|Add0~46  ))
// \ex0|count0|Add0~6  = CARRY(( \ex0|count0|Q [24] ) + ( GND ) + ( \ex0|count0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ex0|count0|Q [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~5_sumout ),
	.cout(\ex0|count0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~5 .extended_lut = "off";
defparam \ex0|count0|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \ex0|count0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N43
dffeas \ex0|count0|Q[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[24] .is_wysiwyg = "true";
defparam \ex0|count0|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N45
cyclonev_lcell_comb \ex0|count0|Add0~41 (
// Equation(s):
// \ex0|count0|Add0~41_sumout  = SUM(( \ex0|count0|Q [25] ) + ( GND ) + ( \ex0|count0|Add0~6  ))

	.dataa(gnd),
	.datab(!\ex0|count0|Q [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ex0|count0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ex0|count0|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Add0~41 .extended_lut = "off";
defparam \ex0|count0|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \ex0|count0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N47
dffeas \ex0|count0|Q[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[25] .is_wysiwyg = "true";
defparam \ex0|count0|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N51
cyclonev_lcell_comb \ex0|count0|Equal0~2 (
// Equation(s):
// \ex0|count0|Equal0~2_combout  = ( \ex0|count0|Q [22] & ( \ex0|count0|Q [0] & ( (\ex0|count0|Q [21] & (\ex0|count0|Q [23] & (\ex0|count0|Q [25] & \ex0|count0|Q [20]))) ) ) )

	.dataa(!\ex0|count0|Q [21]),
	.datab(!\ex0|count0|Q [23]),
	.datac(!\ex0|count0|Q [25]),
	.datad(!\ex0|count0|Q [20]),
	.datae(!\ex0|count0|Q [22]),
	.dataf(!\ex0|count0|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|count0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Equal0~2 .extended_lut = "off";
defparam \ex0|count0|Equal0~2 .lut_mask = 64'h0000000000000001;
defparam \ex0|count0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N44
dffeas \ex0|count0|Q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[4] .is_wysiwyg = "true";
defparam \ex0|count0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N50
dffeas \ex0|count0|Q[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[6]~DUPLICATE .is_wysiwyg = "true";
defparam \ex0|count0|Q[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N24
cyclonev_lcell_comb \ex0|count0|Equal0~4 (
// Equation(s):
// \ex0|count0|Equal0~4_combout  = ( \ex0|count0|Q [3] & ( \ex0|count0|Q [1] & ( (\ex0|count0|Q [2] & (\ex0|count0|Q [4] & (\ex0|count0|Q[6]~DUPLICATE_q  & \ex0|count0|Q [5]))) ) ) )

	.dataa(!\ex0|count0|Q [2]),
	.datab(!\ex0|count0|Q [4]),
	.datac(!\ex0|count0|Q[6]~DUPLICATE_q ),
	.datad(!\ex0|count0|Q [5]),
	.datae(!\ex0|count0|Q [3]),
	.dataf(!\ex0|count0|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|count0|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Equal0~4 .extended_lut = "off";
defparam \ex0|count0|Equal0~4 .lut_mask = 64'h0000000000000001;
defparam \ex0|count0|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N4
dffeas \ex0|count0|Q[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[11] .is_wysiwyg = "true";
defparam \ex0|count0|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N2
dffeas \ex0|count0|Q[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[10] .is_wysiwyg = "true";
defparam \ex0|count0|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N26
dffeas \ex0|count0|Q[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[18] .is_wysiwyg = "true";
defparam \ex0|count0|Q[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N45
cyclonev_lcell_comb \ex0|count0|Equal0~0 (
// Equation(s):
// \ex0|count0|Equal0~0_combout  = ( !\ex0|count0|Q [24] & ( !\ex0|count0|Q [18] & ( (!\ex0|count0|Q [16] & (!\ex0|count0|Q [11] & (!\ex0|count0|Q [10] & !\ex0|count0|Q [9]))) ) ) )

	.dataa(!\ex0|count0|Q [16]),
	.datab(!\ex0|count0|Q [11]),
	.datac(!\ex0|count0|Q [10]),
	.datad(!\ex0|count0|Q [9]),
	.datae(!\ex0|count0|Q [24]),
	.dataf(!\ex0|count0|Q [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|count0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Equal0~0 .extended_lut = "off";
defparam \ex0|count0|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \ex0|count0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N12
cyclonev_lcell_comb \ex0|count0|Equal0~1 (
// Equation(s):
// \ex0|count0|Equal0~1_combout  = (!\ex0|count0|Q [8] & !\ex0|count0|Q [7])

	.dataa(!\ex0|count0|Q [8]),
	.datab(!\ex0|count0|Q [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|count0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Equal0~1 .extended_lut = "off";
defparam \ex0|count0|Equal0~1 .lut_mask = 64'h8888888888888888;
defparam \ex0|count0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N54
cyclonev_lcell_comb \ex0|count0|Equal0~5 (
// Equation(s):
// \ex0|count0|Equal0~5_combout  = ( \ex0|count0|Equal0~0_combout  & ( \ex0|count0|Equal0~1_combout  & ( (\ex0|count0|Equal0~3_combout  & (\ex0|count0|Q[12]~DUPLICATE_q  & (\ex0|count0|Equal0~2_combout  & \ex0|count0|Equal0~4_combout ))) ) ) )

	.dataa(!\ex0|count0|Equal0~3_combout ),
	.datab(!\ex0|count0|Q[12]~DUPLICATE_q ),
	.datac(!\ex0|count0|Equal0~2_combout ),
	.datad(!\ex0|count0|Equal0~4_combout ),
	.datae(!\ex0|count0|Equal0~0_combout ),
	.dataf(!\ex0|count0|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|count0|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|count0|Equal0~5 .extended_lut = "off";
defparam \ex0|count0|Equal0~5 .lut_mask = 64'h0000000000000001;
defparam \ex0|count0|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N8
dffeas \ex0|count0|Q[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[12] .is_wysiwyg = "true";
defparam \ex0|count0|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N7
dffeas \ex0|count0|Q[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[12]~DUPLICATE .is_wysiwyg = "true";
defparam \ex0|count0|Q[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N37
dffeas \ex0|count0|Q[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[2]~DUPLICATE .is_wysiwyg = "true";
defparam \ex0|count0|Q[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N18
cyclonev_lcell_comb \ex0|count1|Q~2 (
// Equation(s):
// \ex0|count1|Q~2_combout  = ( !\ex0|count0|Q [5] & ( !\ex0|count0|Q[4]~DUPLICATE_q  & ( (!\ex0|count0|Q[12]~DUPLICATE_q  & (!\ex0|count0|Q [6] & (!\ex0|count0|Q [3] & !\ex0|count0|Q[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\ex0|count0|Q[12]~DUPLICATE_q ),
	.datab(!\ex0|count0|Q [6]),
	.datac(!\ex0|count0|Q [3]),
	.datad(!\ex0|count0|Q[2]~DUPLICATE_q ),
	.datae(!\ex0|count0|Q [5]),
	.dataf(!\ex0|count0|Q[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|count1|Q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|count1|Q~2 .extended_lut = "off";
defparam \ex0|count1|Q~2 .lut_mask = 64'h8000000000000000;
defparam \ex0|count1|Q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N17
dffeas \ex0|count0|Q[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[15] .is_wysiwyg = "true";
defparam \ex0|count0|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N22
dffeas \ex0|count0|Q[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ex0|count0|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ex0|count0|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count0|Q[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count0|Q[17]~DUPLICATE .is_wysiwyg = "true";
defparam \ex0|count0|Q[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N36
cyclonev_lcell_comb \ex0|count1|Q~1 (
// Equation(s):
// \ex0|count1|Q~1_combout  = ( !\ex0|count0|Q [14] & ( !\ex0|count0|Q [20] & ( (!\ex0|count0|Q [19] & (!\ex0|count0|Q [15] & (!\ex0|count0|Q [13] & !\ex0|count0|Q[17]~DUPLICATE_q ))) ) ) )

	.dataa(!\ex0|count0|Q [19]),
	.datab(!\ex0|count0|Q [15]),
	.datac(!\ex0|count0|Q [13]),
	.datad(!\ex0|count0|Q[17]~DUPLICATE_q ),
	.datae(!\ex0|count0|Q [14]),
	.dataf(!\ex0|count0|Q [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|count1|Q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|count1|Q~1 .extended_lut = "off";
defparam \ex0|count1|Q~1 .lut_mask = 64'h8000000000000000;
defparam \ex0|count1|Q~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N51
cyclonev_lcell_comb \ex0|count1|Q~0 (
// Equation(s):
// \ex0|count1|Q~0_combout  = ( !\ex0|count0|Q [0] & ( !\ex0|count1|Q [0] & ( (!\ex0|count0|Q [25] & (!\ex0|count0|Q [21] & (!\ex0|count0|Q [22] & !\ex0|count0|Q [23]))) ) ) )

	.dataa(!\ex0|count0|Q [25]),
	.datab(!\ex0|count0|Q [21]),
	.datac(!\ex0|count0|Q [22]),
	.datad(!\ex0|count0|Q [23]),
	.datae(!\ex0|count0|Q [0]),
	.dataf(!\ex0|count1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|count1|Q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|count1|Q~0 .extended_lut = "off";
defparam \ex0|count1|Q~0 .lut_mask = 64'h8000000000000000;
defparam \ex0|count1|Q~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N24
cyclonev_lcell_comb \ex0|count1|Q~3 (
// Equation(s):
// \ex0|count1|Q~3_combout  = ( \ex0|count1|Q~1_combout  & ( \ex0|count1|Q~0_combout  & ( (\ex0|count1|Q~2_combout  & (\ex0|count0|Equal0~0_combout  & (!\ex0|count0|Q [1] & \ex0|count0|Equal0~1_combout ))) ) ) )

	.dataa(!\ex0|count1|Q~2_combout ),
	.datab(!\ex0|count0|Equal0~0_combout ),
	.datac(!\ex0|count0|Q [1]),
	.datad(!\ex0|count0|Equal0~1_combout ),
	.datae(!\ex0|count1|Q~1_combout ),
	.dataf(!\ex0|count1|Q~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ex0|count1|Q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ex0|count1|Q~3 .extended_lut = "off";
defparam \ex0|count1|Q~3 .lut_mask = 64'h0000000000000010;
defparam \ex0|count1|Q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N26
dffeas \ex0|count1|Q[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\ex0|count1|Q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex0|count1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex0|count1|Q[0] .is_wysiwyg = "true";
defparam \ex0|count1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N3
cyclonev_lcell_comb \cnt_addr|Q[0]~4 (
// Equation(s):
// \cnt_addr|Q[0]~4_combout  = ( !\cnt_addr|Q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cnt_addr|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_addr|Q[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_addr|Q[0]~4 .extended_lut = "off";
defparam \cnt_addr|Q[0]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cnt_addr|Q[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y2_N35
dffeas \cnt_addr|Q[0] (
	.clk(\ex0|count1|Q [0]),
	.d(gnd),
	.asdata(\cnt_addr|Q[0]~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_addr|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_addr|Q[0] .is_wysiwyg = "true";
defparam \cnt_addr|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N21
cyclonev_lcell_comb \cnt_addr|Q[1]~0 (
// Equation(s):
// \cnt_addr|Q[1]~0_combout  = ( \cnt_addr|Q [0] & ( !\cnt_addr|Q [1] ) ) # ( !\cnt_addr|Q [0] & ( \cnt_addr|Q [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_addr|Q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cnt_addr|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_addr|Q[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_addr|Q[1]~0 .extended_lut = "off";
defparam \cnt_addr|Q[1]~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \cnt_addr|Q[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N8
dffeas \cnt_addr|Q[1] (
	.clk(\ex0|count1|Q [0]),
	.d(gnd),
	.asdata(\cnt_addr|Q[1]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_addr|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_addr|Q[1] .is_wysiwyg = "true";
defparam \cnt_addr|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N39
cyclonev_lcell_comb \cnt_addr|Q[2]~1 (
// Equation(s):
// \cnt_addr|Q[2]~1_combout  = ( \cnt_addr|Q [0] & ( !\cnt_addr|Q [1] $ (!\cnt_addr|Q [2]) ) ) # ( !\cnt_addr|Q [0] & ( \cnt_addr|Q [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_addr|Q [1]),
	.datad(!\cnt_addr|Q [2]),
	.datae(gnd),
	.dataf(!\cnt_addr|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_addr|Q[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_addr|Q[2]~1 .extended_lut = "off";
defparam \cnt_addr|Q[2]~1 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \cnt_addr|Q[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N47
dffeas \cnt_addr|Q[2] (
	.clk(\ex0|count1|Q [0]),
	.d(gnd),
	.asdata(\cnt_addr|Q[2]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_addr|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_addr|Q[2] .is_wysiwyg = "true";
defparam \cnt_addr|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N57
cyclonev_lcell_comb \cnt_addr|Q[3]~2 (
// Equation(s):
// \cnt_addr|Q[3]~2_combout  = ( \cnt_addr|Q [0] & ( !\cnt_addr|Q[3]~DUPLICATE_q  $ (((!\cnt_addr|Q [1]) # (!\cnt_addr|Q [2]))) ) ) # ( !\cnt_addr|Q [0] & ( \cnt_addr|Q[3]~DUPLICATE_q  ) )

	.dataa(!\cnt_addr|Q[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cnt_addr|Q [1]),
	.datad(!\cnt_addr|Q [2]),
	.datae(gnd),
	.dataf(!\cnt_addr|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_addr|Q[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_addr|Q[3]~2 .extended_lut = "off";
defparam \cnt_addr|Q[3]~2 .lut_mask = 64'h55555555555A555A;
defparam \cnt_addr|Q[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N50
dffeas \cnt_addr|Q[3]~DUPLICATE (
	.clk(\ex0|count1|Q [0]),
	.d(gnd),
	.asdata(\cnt_addr|Q[3]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_addr|Q[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_addr|Q[3]~DUPLICATE .is_wysiwyg = "true";
defparam \cnt_addr|Q[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y2_N49
dffeas \cnt_addr|Q[3] (
	.clk(\ex0|count1|Q [0]),
	.d(gnd),
	.asdata(\cnt_addr|Q[3]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_addr|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_addr|Q[3] .is_wysiwyg = "true";
defparam \cnt_addr|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N15
cyclonev_lcell_comb \cnt_addr|Q[4]~3 (
// Equation(s):
// \cnt_addr|Q[4]~3_combout  = ( \cnt_addr|Q [3] & ( \cnt_addr|Q [0] & ( !\cnt_addr|Q [4] $ (((!\cnt_addr|Q [2]) # (!\cnt_addr|Q [1]))) ) ) ) # ( !\cnt_addr|Q [3] & ( \cnt_addr|Q [0] & ( \cnt_addr|Q [4] ) ) ) # ( \cnt_addr|Q [3] & ( !\cnt_addr|Q [0] & ( 
// \cnt_addr|Q [4] ) ) ) # ( !\cnt_addr|Q [3] & ( !\cnt_addr|Q [0] & ( \cnt_addr|Q [4] ) ) )

	.dataa(gnd),
	.datab(!\cnt_addr|Q [2]),
	.datac(!\cnt_addr|Q [1]),
	.datad(!\cnt_addr|Q [4]),
	.datae(!\cnt_addr|Q [3]),
	.dataf(!\cnt_addr|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_addr|Q[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_addr|Q[4]~3 .extended_lut = "off";
defparam \cnt_addr|Q[4]~3 .lut_mask = 64'h00FF00FF00FF03FC;
defparam \cnt_addr|Q[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N20
dffeas \cnt_addr|Q[4] (
	.clk(\ex0|count1|Q [0]),
	.d(gnd),
	.asdata(\cnt_addr|Q[4]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_addr|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_addr|Q[4] .is_wysiwyg = "true";
defparam \cnt_addr|Q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X76_Y2_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\SW[9]~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\SW[9]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portaaddr({\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\cnt_addr|Q [4],\cnt_addr|Q[3]~DUPLICATE_q ,\cnt_addr|Q [2],\cnt_addr|Q [1],\cnt_addr|Q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ram32x4_2_ports.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram32x4:mem|altsyncram:altsyncram_component|altsyncram_1032:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000000000F000000000E000000000D000000000C000000000B000000000A0000000009000000000800000000070000000006000000000500000000040000000003000000000200000000010000000000000000000F000000000E000000000D000000000C000000000B000000000A0000000009000000000800000000070000000006000000000500000000040000000003000000000200000000010000000000";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N6
cyclonev_lcell_comb \d0|WideOr6~0 (
// Equation(s):
// \d0|WideOr6~0_combout  = ( \mem|altsyncram_component|auto_generated|q_b [3] & ( ((!\mem|altsyncram_component|auto_generated|q_b [2]) # (\mem|altsyncram_component|auto_generated|q_b [1])) # (\mem|altsyncram_component|auto_generated|q_b [0]) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|q_b [3] & ( (!\mem|altsyncram_component|auto_generated|q_b [2] & ((\mem|altsyncram_component|auto_generated|q_b [1]))) # (\mem|altsyncram_component|auto_generated|q_b [2] & 
// ((!\mem|altsyncram_component|auto_generated|q_b [0]) # (!\mem|altsyncram_component|auto_generated|q_b [1]))) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|q_b [0]),
	.datab(!\mem|altsyncram_component|auto_generated|q_b [2]),
	.datac(!\mem|altsyncram_component|auto_generated|q_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|altsyncram_component|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|WideOr6~0 .extended_lut = "off";
defparam \d0|WideOr6~0 .lut_mask = 64'h3E3E3E3EDFDFDFDF;
defparam \d0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N15
cyclonev_lcell_comb \d0|WideOr5~0 (
// Equation(s):
// \d0|WideOr5~0_combout  = ( \mem|altsyncram_component|auto_generated|q_b [3] & ( \mem|altsyncram_component|auto_generated|q_b [2] & ( (!\mem|altsyncram_component|auto_generated|q_b [1] & \mem|altsyncram_component|auto_generated|q_b [0]) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|q_b [3] & ( \mem|altsyncram_component|auto_generated|q_b [2] & ( (\mem|altsyncram_component|auto_generated|q_b [1] & \mem|altsyncram_component|auto_generated|q_b [0]) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|q_b [3] & ( !\mem|altsyncram_component|auto_generated|q_b [2] & ( (\mem|altsyncram_component|auto_generated|q_b [0]) # (\mem|altsyncram_component|auto_generated|q_b [1]) ) ) )

	.dataa(gnd),
	.datab(!\mem|altsyncram_component|auto_generated|q_b [1]),
	.datac(!\mem|altsyncram_component|auto_generated|q_b [0]),
	.datad(gnd),
	.datae(!\mem|altsyncram_component|auto_generated|q_b [3]),
	.dataf(!\mem|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|WideOr5~0 .extended_lut = "off";
defparam \d0|WideOr5~0 .lut_mask = 64'h3F3F000003030C0C;
defparam \d0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N42
cyclonev_lcell_comb \d0|WideOr4~0 (
// Equation(s):
// \d0|WideOr4~0_combout  = ( \mem|altsyncram_component|auto_generated|q_b [2] & ( (!\mem|altsyncram_component|auto_generated|q_b [3] & ((!\mem|altsyncram_component|auto_generated|q_b [1]) # (\mem|altsyncram_component|auto_generated|q_b [0]))) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|q_b [2] & ( (\mem|altsyncram_component|auto_generated|q_b [0] & ((!\mem|altsyncram_component|auto_generated|q_b [1]) # (!\mem|altsyncram_component|auto_generated|q_b [3]))) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|q_b [1]),
	.datab(gnd),
	.datac(!\mem|altsyncram_component|auto_generated|q_b [0]),
	.datad(!\mem|altsyncram_component|auto_generated|q_b [3]),
	.datae(gnd),
	.dataf(!\mem|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|WideOr4~0 .extended_lut = "off";
defparam \d0|WideOr4~0 .lut_mask = 64'h0F0A0F0AAF00AF00;
defparam \d0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N54
cyclonev_lcell_comb \d0|WideOr3~0 (
// Equation(s):
// \d0|WideOr3~0_combout  = ( \mem|altsyncram_component|auto_generated|q_b [3] & ( (\mem|altsyncram_component|auto_generated|q_b [1] & (!\mem|altsyncram_component|auto_generated|q_b [2] $ (\mem|altsyncram_component|auto_generated|q_b [0]))) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|q_b [3] & ( (!\mem|altsyncram_component|auto_generated|q_b [2] & (!\mem|altsyncram_component|auto_generated|q_b [1] & \mem|altsyncram_component|auto_generated|q_b [0])) # 
// (\mem|altsyncram_component|auto_generated|q_b [2] & (!\mem|altsyncram_component|auto_generated|q_b [1] $ (\mem|altsyncram_component|auto_generated|q_b [0]))) ) )

	.dataa(gnd),
	.datab(!\mem|altsyncram_component|auto_generated|q_b [2]),
	.datac(!\mem|altsyncram_component|auto_generated|q_b [1]),
	.datad(!\mem|altsyncram_component|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\mem|altsyncram_component|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|WideOr3~0 .extended_lut = "off";
defparam \d0|WideOr3~0 .lut_mask = 64'h30C330C30C030C03;
defparam \d0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N0
cyclonev_lcell_comb \d0|WideOr2~0 (
// Equation(s):
// \d0|WideOr2~0_combout  = ( \mem|altsyncram_component|auto_generated|q_b [3] & ( (\mem|altsyncram_component|auto_generated|q_b [2] & ((!\mem|altsyncram_component|auto_generated|q_b [0]) # (\mem|altsyncram_component|auto_generated|q_b [1]))) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|q_b [3] & ( (!\mem|altsyncram_component|auto_generated|q_b [2] & (\mem|altsyncram_component|auto_generated|q_b [1] & !\mem|altsyncram_component|auto_generated|q_b [0])) ) )

	.dataa(gnd),
	.datab(!\mem|altsyncram_component|auto_generated|q_b [2]),
	.datac(!\mem|altsyncram_component|auto_generated|q_b [1]),
	.datad(!\mem|altsyncram_component|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\mem|altsyncram_component|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|WideOr2~0 .extended_lut = "off";
defparam \d0|WideOr2~0 .lut_mask = 64'h0C000C0033033303;
defparam \d0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N9
cyclonev_lcell_comb \d0|WideOr1~0 (
// Equation(s):
// \d0|WideOr1~0_combout  = (!\mem|altsyncram_component|auto_generated|q_b [3] & (\mem|altsyncram_component|auto_generated|q_b [2] & (!\mem|altsyncram_component|auto_generated|q_b [0] $ (!\mem|altsyncram_component|auto_generated|q_b [1])))) # 
// (\mem|altsyncram_component|auto_generated|q_b [3] & ((!\mem|altsyncram_component|auto_generated|q_b [0] & (\mem|altsyncram_component|auto_generated|q_b [2])) # (\mem|altsyncram_component|auto_generated|q_b [0] & 
// ((\mem|altsyncram_component|auto_generated|q_b [1])))))

	.dataa(!\mem|altsyncram_component|auto_generated|q_b [0]),
	.datab(!\mem|altsyncram_component|auto_generated|q_b [2]),
	.datac(!\mem|altsyncram_component|auto_generated|q_b [3]),
	.datad(!\mem|altsyncram_component|auto_generated|q_b [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|WideOr1~0 .extended_lut = "off";
defparam \d0|WideOr1~0 .lut_mask = 64'h1227122712271227;
defparam \d0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N18
cyclonev_lcell_comb \d0|WideOr0~0 (
// Equation(s):
// \d0|WideOr0~0_combout  = ( \mem|altsyncram_component|auto_generated|q_b [2] & ( (!\mem|altsyncram_component|auto_generated|q_b [1] & (!\mem|altsyncram_component|auto_generated|q_b [3] $ (\mem|altsyncram_component|auto_generated|q_b [0]))) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|q_b [2] & ( (\mem|altsyncram_component|auto_generated|q_b [0] & (!\mem|altsyncram_component|auto_generated|q_b [3] $ (\mem|altsyncram_component|auto_generated|q_b [1]))) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|q_b [3]),
	.datab(!\mem|altsyncram_component|auto_generated|q_b [0]),
	.datac(!\mem|altsyncram_component|auto_generated|q_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|WideOr0~0 .extended_lut = "off";
defparam \d0|WideOr0~0 .lut_mask = 64'h2121212190909090;
defparam \d0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N33
cyclonev_lcell_comb \d1|WideOr6~0 (
// Equation(s):
// \d1|WideOr6~0_combout  = ( \SW[1]~input_o  & ( (!\SW[2]~input_o ) # ((!\SW[0]~input_o ) # (\SW[3]~input_o )) ) ) # ( !\SW[1]~input_o  & ( (!\SW[2]~input_o  & ((\SW[3]~input_o ))) # (\SW[2]~input_o  & ((!\SW[3]~input_o ) # (\SW[0]~input_o ))) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|WideOr6~0 .extended_lut = "off";
defparam \d1|WideOr6~0 .lut_mask = 64'h5B5B5B5BEFEFEFEF;
defparam \d1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N30
cyclonev_lcell_comb \d1|WideOr5~0 (
// Equation(s):
// \d1|WideOr5~0_combout  = ( \SW[0]~input_o  & ( !\SW[3]~input_o  $ (((\SW[2]~input_o  & !\SW[1]~input_o ))) ) ) # ( !\SW[0]~input_o  & ( (!\SW[2]~input_o  & (\SW[1]~input_o  & !\SW[3]~input_o )) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|WideOr5~0 .extended_lut = "off";
defparam \d1|WideOr5~0 .lut_mask = 64'h0A000A00AF50AF50;
defparam \d1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N39
cyclonev_lcell_comb \d1|WideOr4~0 (
// Equation(s):
// \d1|WideOr4~0_combout  = ( !\SW[3]~input_o  & ( \SW[1]~input_o  & ( \SW[0]~input_o  ) ) ) # ( \SW[3]~input_o  & ( !\SW[1]~input_o  & ( (\SW[0]~input_o  & !\SW[2]~input_o ) ) ) ) # ( !\SW[3]~input_o  & ( !\SW[1]~input_o  & ( (\SW[2]~input_o ) # 
// (\SW[0]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\SW[3]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|WideOr4~0 .extended_lut = "off";
defparam \d1|WideOr4~0 .lut_mask = 64'h5F5F505055550000;
defparam \d1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N9
cyclonev_lcell_comb \d1|WideOr3~0 (
// Equation(s):
// \d1|WideOr3~0_combout  = ( \SW[3]~input_o  & ( \SW[1]~input_o  & ( !\SW[0]~input_o  $ (\SW[2]~input_o ) ) ) ) # ( !\SW[3]~input_o  & ( \SW[1]~input_o  & ( (\SW[0]~input_o  & \SW[2]~input_o ) ) ) ) # ( !\SW[3]~input_o  & ( !\SW[1]~input_o  & ( 
// !\SW[0]~input_o  $ (!\SW[2]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\SW[3]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|WideOr3~0 .extended_lut = "off";
defparam \d1|WideOr3~0 .lut_mask = 64'h5A5A00000505A5A5;
defparam \d1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N3
cyclonev_lcell_comb \d1|WideOr2~0 (
// Equation(s):
// \d1|WideOr2~0_combout  = ( \SW[3]~input_o  & ( \SW[1]~input_o  & ( \SW[2]~input_o  ) ) ) # ( !\SW[3]~input_o  & ( \SW[1]~input_o  & ( (!\SW[0]~input_o  & !\SW[2]~input_o ) ) ) ) # ( \SW[3]~input_o  & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & 
// \SW[2]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\SW[3]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|WideOr2~0 .extended_lut = "off";
defparam \d1|WideOr2~0 .lut_mask = 64'h00000A0AA0A00F0F;
defparam \d1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N18
cyclonev_lcell_comb \d1|WideOr1~0 (
// Equation(s):
// \d1|WideOr1~0_combout  = ( \SW[3]~input_o  & ( \SW[2]~input_o  & ( (!\SW[0]~input_o ) # (\SW[1]~input_o ) ) ) ) # ( !\SW[3]~input_o  & ( \SW[2]~input_o  & ( !\SW[0]~input_o  $ (!\SW[1]~input_o ) ) ) ) # ( \SW[3]~input_o  & ( !\SW[2]~input_o  & ( 
// (\SW[0]~input_o  & \SW[1]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\SW[3]~input_o ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|WideOr1~0 .extended_lut = "off";
defparam \d1|WideOr1~0 .lut_mask = 64'h000005055A5AAFAF;
defparam \d1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N51
cyclonev_lcell_comb \d1|WideOr0~0 (
// Equation(s):
// \d1|WideOr0~0_combout  = ( \SW[3]~input_o  & ( \SW[1]~input_o  & ( (\SW[0]~input_o  & !\SW[2]~input_o ) ) ) ) # ( \SW[3]~input_o  & ( !\SW[1]~input_o  & ( (\SW[0]~input_o  & \SW[2]~input_o ) ) ) ) # ( !\SW[3]~input_o  & ( !\SW[1]~input_o  & ( 
// !\SW[0]~input_o  $ (!\SW[2]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\SW[3]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|WideOr0~0 .extended_lut = "off";
defparam \d1|WideOr0~0 .lut_mask = 64'h5A5A050500005050;
defparam \d1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N33
cyclonev_lcell_comb \d2|WideOr6~0 (
// Equation(s):
// \d2|WideOr6~0_combout  = ( \cnt_addr|Q[3]~DUPLICATE_q  & ( \cnt_addr|Q [0] ) ) # ( !\cnt_addr|Q[3]~DUPLICATE_q  & ( \cnt_addr|Q [0] & ( !\cnt_addr|Q [2] $ (!\cnt_addr|Q [1]) ) ) ) # ( \cnt_addr|Q[3]~DUPLICATE_q  & ( !\cnt_addr|Q [0] & ( (!\cnt_addr|Q [2]) 
// # (\cnt_addr|Q [1]) ) ) ) # ( !\cnt_addr|Q[3]~DUPLICATE_q  & ( !\cnt_addr|Q [0] & ( (\cnt_addr|Q [1]) # (\cnt_addr|Q [2]) ) ) )

	.dataa(!\cnt_addr|Q [2]),
	.datab(gnd),
	.datac(!\cnt_addr|Q [1]),
	.datad(gnd),
	.datae(!\cnt_addr|Q[3]~DUPLICATE_q ),
	.dataf(!\cnt_addr|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|WideOr6~0 .extended_lut = "off";
defparam \d2|WideOr6~0 .lut_mask = 64'h5F5FAFAF5A5AFFFF;
defparam \d2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N45
cyclonev_lcell_comb \d2|WideOr5~0 (
// Equation(s):
// \d2|WideOr5~0_combout  = ( \cnt_addr|Q [0] & ( !\cnt_addr|Q [3] $ (((!\cnt_addr|Q [1] & \cnt_addr|Q [2]))) ) ) # ( !\cnt_addr|Q [0] & ( (\cnt_addr|Q [1] & (!\cnt_addr|Q [3] & !\cnt_addr|Q [2])) ) )

	.dataa(gnd),
	.datab(!\cnt_addr|Q [1]),
	.datac(!\cnt_addr|Q [3]),
	.datad(!\cnt_addr|Q [2]),
	.datae(gnd),
	.dataf(!\cnt_addr|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|WideOr5~0 .extended_lut = "off";
defparam \d2|WideOr5~0 .lut_mask = 64'h30003000F03CF03C;
defparam \d2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N12
cyclonev_lcell_comb \d2|WideOr4~0 (
// Equation(s):
// \d2|WideOr4~0_combout  = ( \cnt_addr|Q[3]~DUPLICATE_q  & ( \cnt_addr|Q [0] & ( (!\cnt_addr|Q [1] & !\cnt_addr|Q [2]) ) ) ) # ( !\cnt_addr|Q[3]~DUPLICATE_q  & ( \cnt_addr|Q [0] ) ) # ( !\cnt_addr|Q[3]~DUPLICATE_q  & ( !\cnt_addr|Q [0] & ( (!\cnt_addr|Q [1] 
// & \cnt_addr|Q [2]) ) ) )

	.dataa(gnd),
	.datab(!\cnt_addr|Q [1]),
	.datac(!\cnt_addr|Q [2]),
	.datad(gnd),
	.datae(!\cnt_addr|Q[3]~DUPLICATE_q ),
	.dataf(!\cnt_addr|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|WideOr4~0 .extended_lut = "off";
defparam \d2|WideOr4~0 .lut_mask = 64'h0C0C0000FFFFC0C0;
defparam \d2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N54
cyclonev_lcell_comb \d2|WideOr3~0 (
// Equation(s):
// \d2|WideOr3~0_combout  = ( \cnt_addr|Q[3]~DUPLICATE_q  & ( \cnt_addr|Q [0] & ( (\cnt_addr|Q [1] & \cnt_addr|Q [2]) ) ) ) # ( !\cnt_addr|Q[3]~DUPLICATE_q  & ( \cnt_addr|Q [0] & ( !\cnt_addr|Q [1] $ (\cnt_addr|Q [2]) ) ) ) # ( \cnt_addr|Q[3]~DUPLICATE_q  & 
// ( !\cnt_addr|Q [0] & ( (\cnt_addr|Q [1] & !\cnt_addr|Q [2]) ) ) ) # ( !\cnt_addr|Q[3]~DUPLICATE_q  & ( !\cnt_addr|Q [0] & ( (!\cnt_addr|Q [1] & \cnt_addr|Q [2]) ) ) )

	.dataa(gnd),
	.datab(!\cnt_addr|Q [1]),
	.datac(!\cnt_addr|Q [2]),
	.datad(gnd),
	.datae(!\cnt_addr|Q[3]~DUPLICATE_q ),
	.dataf(!\cnt_addr|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|WideOr3~0 .extended_lut = "off";
defparam \d2|WideOr3~0 .lut_mask = 64'h0C0C3030C3C30303;
defparam \d2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N24
cyclonev_lcell_comb \d2|WideOr2~0 (
// Equation(s):
// \d2|WideOr2~0_combout  = ( \cnt_addr|Q[3]~DUPLICATE_q  & ( \cnt_addr|Q [0] & ( (\cnt_addr|Q [1] & \cnt_addr|Q [2]) ) ) ) # ( \cnt_addr|Q[3]~DUPLICATE_q  & ( !\cnt_addr|Q [0] & ( \cnt_addr|Q [2] ) ) ) # ( !\cnt_addr|Q[3]~DUPLICATE_q  & ( !\cnt_addr|Q [0] & 
// ( (\cnt_addr|Q [1] & !\cnt_addr|Q [2]) ) ) )

	.dataa(gnd),
	.datab(!\cnt_addr|Q [1]),
	.datac(!\cnt_addr|Q [2]),
	.datad(gnd),
	.datae(!\cnt_addr|Q[3]~DUPLICATE_q ),
	.dataf(!\cnt_addr|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|WideOr2~0 .extended_lut = "off";
defparam \d2|WideOr2~0 .lut_mask = 64'h30300F0F00000303;
defparam \d2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N42
cyclonev_lcell_comb \d2|WideOr1~0 (
// Equation(s):
// \d2|WideOr1~0_combout  = ( \cnt_addr|Q[3]~DUPLICATE_q  & ( \cnt_addr|Q [0] & ( \cnt_addr|Q [1] ) ) ) # ( !\cnt_addr|Q[3]~DUPLICATE_q  & ( \cnt_addr|Q [0] & ( (!\cnt_addr|Q [1] & \cnt_addr|Q [2]) ) ) ) # ( \cnt_addr|Q[3]~DUPLICATE_q  & ( !\cnt_addr|Q [0] & 
// ( \cnt_addr|Q [2] ) ) ) # ( !\cnt_addr|Q[3]~DUPLICATE_q  & ( !\cnt_addr|Q [0] & ( (\cnt_addr|Q [1] & \cnt_addr|Q [2]) ) ) )

	.dataa(gnd),
	.datab(!\cnt_addr|Q [1]),
	.datac(!\cnt_addr|Q [2]),
	.datad(gnd),
	.datae(!\cnt_addr|Q[3]~DUPLICATE_q ),
	.dataf(!\cnt_addr|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|WideOr1~0 .extended_lut = "off";
defparam \d2|WideOr1~0 .lut_mask = 64'h03030F0F0C0C3333;
defparam \d2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N36
cyclonev_lcell_comb \d2|WideOr0~0 (
// Equation(s):
// \d2|WideOr0~0_combout  = ( \cnt_addr|Q[3]~DUPLICATE_q  & ( (\cnt_addr|Q [0] & (!\cnt_addr|Q [1] $ (!\cnt_addr|Q [2]))) ) ) # ( !\cnt_addr|Q[3]~DUPLICATE_q  & ( (!\cnt_addr|Q [1] & (!\cnt_addr|Q [0] $ (!\cnt_addr|Q [2]))) ) )

	.dataa(!\cnt_addr|Q [0]),
	.datab(!\cnt_addr|Q [1]),
	.datac(gnd),
	.datad(!\cnt_addr|Q [2]),
	.datae(gnd),
	.dataf(!\cnt_addr|Q[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|WideOr0~0 .extended_lut = "off";
defparam \d2|WideOr0~0 .lut_mask = 64'h4488448811441144;
defparam \d2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N15
cyclonev_lcell_comb \d4|WideOr6~0 (
// Equation(s):
// \d4|WideOr6~0_combout  = ( \SW[5]~input_o  & ( \SW[7]~input_o  ) ) # ( !\SW[5]~input_o  & ( \SW[7]~input_o  & ( (!\SW[6]~input_o ) # (\SW[4]~input_o ) ) ) ) # ( \SW[5]~input_o  & ( !\SW[7]~input_o  & ( (!\SW[4]~input_o ) # (!\SW[6]~input_o ) ) ) ) # ( 
// !\SW[5]~input_o  & ( !\SW[7]~input_o  & ( \SW[6]~input_o  ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(!\SW[5]~input_o ),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d4|WideOr6~0 .extended_lut = "off";
defparam \d4|WideOr6~0 .lut_mask = 64'h0F0FFAFAF5F5FFFF;
defparam \d4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N18
cyclonev_lcell_comb \d4|WideOr5~0 (
// Equation(s):
// \d4|WideOr5~0_combout  = ( !\SW[5]~input_o  & ( \SW[7]~input_o  & ( (\SW[6]~input_o  & \SW[4]~input_o ) ) ) ) # ( \SW[5]~input_o  & ( !\SW[7]~input_o  & ( (!\SW[6]~input_o ) # (\SW[4]~input_o ) ) ) ) # ( !\SW[5]~input_o  & ( !\SW[7]~input_o  & ( 
// (!\SW[6]~input_o  & \SW[4]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(!\SW[5]~input_o ),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d4|WideOr5~0 .extended_lut = "off";
defparam \d4|WideOr5~0 .lut_mask = 64'h0C0CCFCF03030000;
defparam \d4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N39
cyclonev_lcell_comb \d4|WideOr4~0 (
// Equation(s):
// \d4|WideOr4~0_combout  = ( !\SW[5]~input_o  & ( \SW[7]~input_o  & ( (\SW[4]~input_o  & !\SW[6]~input_o ) ) ) ) # ( \SW[5]~input_o  & ( !\SW[7]~input_o  & ( \SW[4]~input_o  ) ) ) # ( !\SW[5]~input_o  & ( !\SW[7]~input_o  & ( (\SW[6]~input_o ) # 
// (\SW[4]~input_o ) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(!\SW[5]~input_o ),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d4|WideOr4~0 .extended_lut = "off";
defparam \d4|WideOr4~0 .lut_mask = 64'h5F5F555550500000;
defparam \d4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N30
cyclonev_lcell_comb \d4|WideOr3~0 (
// Equation(s):
// \d4|WideOr3~0_combout  = ( \SW[5]~input_o  & ( \SW[7]~input_o  & ( !\SW[6]~input_o  $ (\SW[4]~input_o ) ) ) ) # ( \SW[5]~input_o  & ( !\SW[7]~input_o  & ( (\SW[6]~input_o  & \SW[4]~input_o ) ) ) ) # ( !\SW[5]~input_o  & ( !\SW[7]~input_o  & ( 
// !\SW[6]~input_o  $ (!\SW[4]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(!\SW[5]~input_o ),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d4|WideOr3~0 .extended_lut = "off";
defparam \d4|WideOr3~0 .lut_mask = 64'h3C3C03030000C3C3;
defparam \d4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N24
cyclonev_lcell_comb \d4|WideOr2~0 (
// Equation(s):
// \d4|WideOr2~0_combout  = ( \SW[5]~input_o  & ( \SW[7]~input_o  & ( \SW[6]~input_o  ) ) ) # ( !\SW[5]~input_o  & ( \SW[7]~input_o  & ( (\SW[6]~input_o  & !\SW[4]~input_o ) ) ) ) # ( \SW[5]~input_o  & ( !\SW[7]~input_o  & ( (!\SW[6]~input_o  & 
// !\SW[4]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(!\SW[5]~input_o ),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d4|WideOr2~0 .extended_lut = "off";
defparam \d4|WideOr2~0 .lut_mask = 64'h0000C0C030303333;
defparam \d4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N57
cyclonev_lcell_comb \d4|WideOr1~0 (
// Equation(s):
// \d4|WideOr1~0_combout  = ( \SW[5]~input_o  & ( \SW[7]~input_o  & ( (\SW[6]~input_o ) # (\SW[4]~input_o ) ) ) ) # ( !\SW[5]~input_o  & ( \SW[7]~input_o  & ( (!\SW[4]~input_o  & \SW[6]~input_o ) ) ) ) # ( \SW[5]~input_o  & ( !\SW[7]~input_o  & ( 
// (!\SW[4]~input_o  & \SW[6]~input_o ) ) ) ) # ( !\SW[5]~input_o  & ( !\SW[7]~input_o  & ( (\SW[4]~input_o  & \SW[6]~input_o ) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(!\SW[5]~input_o ),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d4|WideOr1~0 .extended_lut = "off";
defparam \d4|WideOr1~0 .lut_mask = 64'h05050A0A0A0A5F5F;
defparam \d4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N48
cyclonev_lcell_comb \d4|WideOr0~0 (
// Equation(s):
// \d4|WideOr0~0_combout  = ( \SW[5]~input_o  & ( \SW[7]~input_o  & ( (!\SW[6]~input_o  & \SW[4]~input_o ) ) ) ) # ( !\SW[5]~input_o  & ( \SW[7]~input_o  & ( (\SW[6]~input_o  & \SW[4]~input_o ) ) ) ) # ( !\SW[5]~input_o  & ( !\SW[7]~input_o  & ( 
// !\SW[6]~input_o  $ (!\SW[4]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(!\SW[5]~input_o ),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d4|WideOr0~0 .extended_lut = "off";
defparam \d4|WideOr0~0 .lut_mask = 64'h3C3C000003030C0C;
defparam \d4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
