

================================================================
== Vivado HLS Report for 'mlp'
================================================================
* Date:           Sat Oct 26 14:05:41 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     4.532|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  63600|  63600|  63600|  63600|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-------+-------+-------+-------+---------+
        |                           |                |    Latency    |    Interval   | Pipeline|
        |          Instance         |     Module     |  min  |  max  |  min  |  max  |   Type  |
        +---------------------------+----------------+-------+-------+-------+-------+---------+
        |grp_mvprod_layer_2_fu_358  |mvprod_layer_2  |   1841|   1841|   1841|   1841|   none  |
        |grp_mvprod_layer_1_fu_366  |mvprod_layer_1  |  60201|  60201|  60201|  60201|   none  |
        +---------------------------+----------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- fill    |  1200|  1200|         3|          -|          -|   400|    no    |
        |- activ   |   200|   200|         8|          -|          -|    25|    no    |
        |- fill    |    50|    50|         2|          -|          -|    25|    no    |
        |- activ   |    80|    80|         8|          -|          -|    10|    no    |
        |- argmax  |    20|    20|         2|          -|          -|    10|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      2|       -|       -|
|Expression       |        -|      -|       0|     519|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      2|     271|     455|
|Memory           |        1|      -|     180|      30|
|Multiplexer      |        -|      -|       -|     412|
|Register         |        -|      -|     402|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      4|     853|    1416|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+-----+-----+
    |          Instance         |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------+---------+-------+-----+-----+
    |grp_mvprod_layer_1_fu_366  |mvprod_layer_1  |        0|      1|  121|  214|
    |grp_mvprod_layer_2_fu_358  |mvprod_layer_2  |        0|      1|  150|  241|
    +---------------------------+----------------+---------+-------+-----+-----+
    |Total                      |                |        0|      2|  271|  455|
    +---------------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |mlp_mul_mul_18s_1cud_U11  |mlp_mul_mul_18s_1cud  |  i0 * i0  |
    |mlp_mul_mul_18s_1cud_U12  |mlp_mul_mul_18s_1cud  |  i0 * i0  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +-------------------+---------------------+---------+----+----+------+-----+------+-------------+
    |       Memory      |        Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------+---------+----+----+------+-----+------+-------------+
    |L1_no_activ_V_U    |mlp_L1_no_activ_V    |        0|  36|   8|    25|   18|     1|          450|
    |L1_activ_V_U       |mlp_L1_no_activ_V    |        0|  36|   8|    25|   18|     1|          450|
    |L2_bias_added_V_U  |mlp_L2_bias_added_V  |        0|  36|   8|    26|   18|     1|          468|
    |L2_out_V_U         |mlp_L2_out_V         |        0|  36|   3|    10|   18|     1|          180|
    |L2_out_activ_V_U   |mlp_L2_out_V         |        0|  36|   3|    10|   18|     1|          180|
    |bias_added_V_U     |mlp_bias_added_V     |        1|   0|   0|   401|   18|     1|         7218|
    +-------------------+---------------------+---------+----+----+------+-----+------+-------------+
    |Total              |                     |        1| 180|  30|   497|  108|     6|         8946|
    +-------------------+---------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_515_p2                   |     +    |      0|  0|  15|           5|           1|
    |i_2_fu_401_p2                   |     +    |      0|  0|  15|           5|           1|
    |i_3_fu_536_p2                   |     +    |      0|  0|  13|           4|           1|
    |i_fu_380_p2                     |     +    |      0|  0|  16|           9|           1|
    |network_digit_fu_650_p2         |     +    |      0|  0|  13|           4|           1|
    |p_Val2_2_i_fu_592_p2            |     +    |      0|  0|  25|          18|          16|
    |p_Val2_5_i_fu_457_p2            |     +    |      0|  0|  25|          18|          16|
    |p_Val2_1_i9_fu_555_p2           |     -    |      0|  0|  25|           1|          18|
    |p_Val2_4_fu_479_p2              |     -    |      0|  0|  33|          26|          26|
    |p_Val2_7_i_fu_638_p2            |     -    |      0|  0|  25|          17|          18|
    |p_Val2_8_fu_614_p2              |     -    |      0|  0|  35|          28|          28|
    |p_Val2_8_i_fu_420_p2            |     -    |      0|  0|  25|           1|          18|
    |p_Val2_i_fu_503_p2              |     -    |      0|  0|  25|          17|          18|
    |tmp_15_i_fu_431_p2              |   icmp   |      0|  0|  18|          18|          15|
    |tmp_41_i_fu_661_p2              |   icmp   |      0|  0|  18|          18|          18|
    |tmp_7_i1_fu_566_p2              |   icmp   |      0|  0|  18|          18|          16|
    |tmp_i2_fu_395_p2                |   icmp   |      0|  0|  11|           5|           4|
    |tmp_i5_fu_509_p2                |   icmp   |      0|  0|  11|           5|           4|
    |tmp_i6_22_fu_530_p2             |   icmp   |      0|  0|   9|           4|           4|
    |tmp_i9_fu_644_p2                |   icmp   |      0|  0|   9|           4|           4|
    |tmp_i_fu_374_p2                 |   icmp   |      0|  0|  13|           9|           8|
    |max_V_1_i_0_i_fu_670_p3         |  select  |      0|  0|  18|           1|          18|
    |network_digit_2_i_ne_fu_678_p3  |  select  |      0|  0|  32|           1|          32|
    |p_Val2_3_fu_425_p3              |  select  |      0|  0|  18|           1|          18|
    |p_Val2_5_fu_495_p3              |  select  |      0|  0|  18|           1|          17|
    |p_Val2_7_fu_560_p3              |  select  |      0|  0|  18|           1|          18|
    |p_Val2_9_fu_630_p3              |  select  |      0|  0|  18|           1|          17|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 519|         240|         356|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |L1_activ_V_address0       |   17|          4|    5|         20|
    |L1_activ_V_d0             |   13|          3|   18|         54|
    |L1_no_activ_V_address0    |   13|          3|    5|         15|
    |L1_no_activ_V_ce0         |   13|          3|    1|          3|
    |L1_no_activ_V_we0         |    9|          2|    1|          2|
    |L2_bias_added_V_address0  |   17|          4|    5|         20|
    |L2_bias_added_V_ce0       |   13|          3|    1|          3|
    |L2_bias_added_V_d0        |   13|          3|   18|         54|
    |L2_out_V_address0         |   13|          3|    4|         12|
    |L2_out_V_ce0              |   13|          3|    1|          3|
    |L2_out_V_we0              |    9|          2|    1|          2|
    |L2_out_activ_V_address0   |   21|          5|    4|         20|
    |L2_out_activ_V_d0         |   13|          3|   18|         54|
    |ap_NS_fsm                 |  129|         28|    1|         28|
    |bias_added_V_address0     |   17|          4|    9|         36|
    |bias_added_V_ce0          |   13|          3|    1|          3|
    |bias_added_V_d0           |   13|          3|   18|         54|
    |digit_reg_335             |    9|          2|   32|         64|
    |i_i1_reg_292              |    9|          2|    5|         10|
    |i_i4_reg_303              |    9|          2|    5|         10|
    |i_i5_reg_314              |    9|          2|    4|          8|
    |i_i_reg_281               |    9|          2|    9|         18|
    |k_i_reg_347               |    9|          2|    4|          8|
    |p_0_i_reg_325             |    9|          2|   18|         36|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  412|         93|  188|        537|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  27|   0|   27|          0|
    |digit_reg_335                           |  32|   0|   32|          0|
    |grp_mvprod_layer_1_fu_366_ap_start_reg  |   1|   0|    1|          0|
    |grp_mvprod_layer_2_fu_358_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_786                             |   5|   0|    5|          0|
    |i_2_reg_720                             |   5|   0|    5|          0|
    |i_3_reg_800                             |   4|   0|    4|          0|
    |i_i1_reg_292                            |   5|   0|    5|          0|
    |i_i4_reg_303                            |   5|   0|    5|          0|
    |i_i5_reg_314                            |   4|   0|    4|          0|
    |i_i_reg_281                             |   9|   0|    9|          0|
    |i_reg_701                               |   9|   0|    9|          0|
    |input_V_load_reg_712                    |  18|   0|   18|          0|
    |k_i_reg_347                             |   4|   0|    4|          0|
    |network_digit_reg_876                   |   4|   0|    4|          0|
    |p_0_i_reg_325                           |  18|   0|   18|          0|
    |p_Val2_2_i_reg_858                      |  15|   0|   18|          3|
    |p_Val2_3_reg_747                        |  18|   0|   18|          0|
    |p_Val2_5_i_reg_773                      |  14|   0|   18|          4|
    |p_Val2_5_reg_778                        |  18|   0|   18|          0|
    |p_Val2_6_reg_821                        |  18|   0|   18|          0|
    |p_Val2_7_reg_832                        |  18|   0|   18|          0|
    |p_Val2_9_reg_863                        |  18|   0|   18|          0|
    |p_Val2_s_reg_736                        |  18|   0|   18|          0|
    |tmp_15_i_reg_752                        |   1|   0|    1|          0|
    |tmp_18_i_reg_768                        |  36|   0|   36|          0|
    |tmp_1_i_reg_805                         |   4|   0|   64|         60|
    |tmp_1_reg_742                           |   1|   0|    1|          0|
    |tmp_2_reg_827                           |   1|   0|    1|          0|
    |tmp_7_i1_reg_837                        |   1|   0|    1|          0|
    |tmp_8_i_reg_853                         |  36|   0|   36|          0|
    |tmp_i3_reg_725                          |   5|   0|   64|         59|
    |tmp_reg_757                             |  14|   0|   14|          0|
    |tmp_s_reg_842                           |  15|   0|   15|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 402|   0|  528|        126|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |      mlp     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |      mlp     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |      mlp     | return value |
|ap_done                | out |    1| ap_ctrl_hs |      mlp     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |      mlp     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |      mlp     | return value |
|ap_return              | out |   32| ap_ctrl_hs |      mlp     | return value |
|weights_L1_V_address0  | out |   14|  ap_memory | weights_L1_V |     array    |
|weights_L1_V_ce0       | out |    1|  ap_memory | weights_L1_V |     array    |
|weights_L1_V_q0        |  in |   18|  ap_memory | weights_L1_V |     array    |
|weights_L2_V_address0  | out |    9|  ap_memory | weights_L2_V |     array    |
|weights_L2_V_ce0       | out |    1|  ap_memory | weights_L2_V |     array    |
|weights_L2_V_q0        |  in |   18|  ap_memory | weights_L2_V |     array    |
|input_V_address0       | out |    9|  ap_memory |    input_V   |     array    |
|input_V_ce0            | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0             |  in |   18|  ap_memory |    input_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

