[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PatternAssignInteger/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 78
LIB: work
FILE: ${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv
n<> u<77> t<Top_level_rule> c<1> l<1:1> el<3:10>
  n<> u<1> t<Null_rule> p<77> s<76> l<1:1>
  n<> u<76> t<Source_text> p<77> c<75> l<1:1> el<3:10>
    n<> u<75> t<Description> p<76> c<74> l<1:1> el<3:10>
      n<> u<74> t<Module_declaration> p<75> c<24> l<1:1> el<3:10>
        n<> u<24> t<Module_ansi_header> p<74> c<2> s<72> l<1:1> el<1:33>
          n<module> u<2> t<Module_keyword> p<24> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<24> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<24> s<23> l<1:11> el<1:11>
          n<> u<23> t<Port_declaration_list> p<24> c<22> l<1:11> el<1:32>
            n<> u<22> t<Ansi_port_declaration> p<23> c<20> l<1:12> el<1:31>
              n<> u<20> t<Net_port_header> p<22> c<5> s<21> l<1:12> el<1:29>
                n<> u<5> t<PortDir_Out> p<20> s<19> l<1:12> el<1:18>
                n<> u<19> t<Net_port_type> p<20> c<18> l<1:19> el<1:29>
                  n<> u<18> t<Data_type_or_implicit> p<19> c<17> l<1:19> el<1:29>
                    n<> u<17> t<Data_type> p<18> c<6> l<1:19> el<1:29>
                      n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<1:19> el<1:24>
                      n<> u<16> t<Packed_dimension> p<17> c<15> l<1:24> el<1:29>
                        n<> u<15> t<Constant_range> p<16> c<10> l<1:25> el<1:28>
                          n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<1:25> el<1:26>
                            n<> u<9> t<Constant_primary> p<10> c<8> l<1:25> el<1:26>
                              n<> u<8> t<Primary_literal> p<9> c<7> l<1:25> el<1:26>
                                n<7> u<7> t<INT_CONST> p<8> l<1:25> el<1:26>
                          n<> u<14> t<Constant_expression> p<15> c<13> l<1:27> el<1:28>
                            n<> u<13> t<Constant_primary> p<14> c<12> l<1:27> el<1:28>
                              n<> u<12> t<Primary_literal> p<13> c<11> l<1:27> el<1:28>
                                n<0> u<11> t<INT_CONST> p<12> l<1:27> el<1:28>
              n<o> u<21> t<STRING_CONST> p<22> l<1:30> el<1:31>
        n<> u<72> t<Non_port_module_item> p<74> c<71> s<73> l<2:4> el<2:43>
          n<> u<71> t<Module_or_generate_item> p<72> c<70> l<2:4> el<2:43>
            n<> u<70> t<Module_common_item> p<71> c<69> l<2:4> el<2:43>
              n<> u<69> t<Continuous_assign> p<70> c<68> l<2:4> el<2:43>
                n<> u<68> t<Net_assignment_list> p<69> c<67> l<2:11> el<2:42>
                  n<> u<67> t<Net_assignment> p<68> c<29> l<2:11> el<2:42>
                    n<> u<29> t<Net_lvalue> p<67> c<26> s<66> l<2:11> el<2:12>
                      n<> u<26> t<Ps_or_hierarchical_identifier> p<29> c<25> s<28> l<2:11> el<2:12>
                        n<o> u<25> t<STRING_CONST> p<26> l<2:11> el<2:12>
                      n<> u<28> t<Constant_select> p<29> c<27> l<2:13> el<2:13>
                        n<> u<27> t<Constant_bit_select> p<28> l<2:13> el<2:13>
                    n<> u<66> t<Expression> p<67> c<65> l<2:15> el<2:42>
                      n<> u<65> t<Primary> p<66> c<64> l<2:15> el<2:42>
                        n<> u<64> t<Assignment_pattern_expression> p<65> c<63> l<2:15> el<2:42>
                          n<> u<63> t<Assignment_pattern> p<64> c<34> l<2:15> el<2:42>
                            n<> u<34> t<Array_pattern_key> p<63> c<33> s<38> l<2:17> el<2:18>
                              n<> u<33> t<Constant_expression> p<34> c<32> l<2:17> el<2:18>
                                n<> u<32> t<Constant_primary> p<33> c<31> l<2:17> el<2:18>
                                  n<> u<31> t<Primary_literal> p<32> c<30> l<2:17> el<2:18>
                                    n<0> u<30> t<INT_CONST> p<31> l<2:17> el<2:18>
                            n<> u<38> t<Expression> p<63> c<37> s<43> l<2:19> el<2:20>
                              n<> u<37> t<Primary> p<38> c<36> l<2:19> el<2:20>
                                n<> u<36> t<Primary_literal> p<37> c<35> l<2:19> el<2:20>
                                  n<1> u<35> t<INT_CONST> p<36> l<2:19> el<2:20>
                            n<> u<43> t<Array_pattern_key> p<63> c<42> s<47> l<2:22> el<2:23>
                              n<> u<42> t<Constant_expression> p<43> c<41> l<2:22> el<2:23>
                                n<> u<41> t<Constant_primary> p<42> c<40> l<2:22> el<2:23>
                                  n<> u<40> t<Primary_literal> p<41> c<39> l<2:22> el<2:23>
                                    n<3> u<39> t<INT_CONST> p<40> l<2:22> el<2:23>
                            n<> u<47> t<Expression> p<63> c<46> s<52> l<2:24> el<2:25>
                              n<> u<46> t<Primary> p<47> c<45> l<2:24> el<2:25>
                                n<> u<45> t<Primary_literal> p<46> c<44> l<2:24> el<2:25>
                                  n<1> u<44> t<INT_CONST> p<45> l<2:24> el<2:25>
                            n<> u<52> t<Array_pattern_key> p<63> c<51> s<56> l<2:27> el<2:28>
                              n<> u<51> t<Constant_expression> p<52> c<50> l<2:27> el<2:28>
                                n<> u<50> t<Constant_primary> p<51> c<49> l<2:27> el<2:28>
                                  n<> u<49> t<Primary_literal> p<50> c<48> l<2:27> el<2:28>
                                    n<7> u<48> t<INT_CONST> p<49> l<2:27> el<2:28>
                            n<> u<56> t<Expression> p<63> c<55> s<58> l<2:29> el<2:30>
                              n<> u<55> t<Primary> p<56> c<54> l<2:29> el<2:30>
                                n<> u<54> t<Primary_literal> p<55> c<53> l<2:29> el<2:30>
                                  n<1> u<53> t<INT_CONST> p<54> l<2:29> el<2:30>
                            n<> u<58> t<Array_pattern_key> p<63> c<57> s<62> l<2:32> el<2:39>
                              n<> u<57> t<Assignment_pattern_key> p<58> l<2:32> el<2:39>
                            n<> u<62> t<Expression> p<63> c<61> l<2:40> el<2:41>
                              n<> u<61> t<Primary> p<62> c<60> l<2:40> el<2:41>
                                n<> u<60> t<Primary_literal> p<61> c<59> l<2:40> el<2:41>
                                  n<0> u<59> t<INT_CONST> p<60> l<2:40> el<2:41>
        n<> u<73> t<ENDMODULE> p<74> l<3:1> el<3:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               4
ContAssign                                             1
Design                                                 1
Identifier                                             1
IntTypespec                                            4
IntegerTypespec                                        3
LogicTypespec                                          2
Module                                                 1
ModuleTypespec                                         1
Net                                                    1
Operation                                              1
Port                                                   1
RefObj                                                 1
RefTypespec                                           10
SourceFile                                             1
StringTypespec                                         1
TaggedPattern                                          4
------------------------------------------------------------
Total:                                                38
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PatternAssignInteger/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:1:8, endln:1:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv, line:1:1, endln:3:10
    |vpiName:work@top
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv, line:1:1, endln:3:10
  |vpiTypespec:
  \_IntegerTypespec: , line:2:17, endln:2:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv, line:1:1, endln:3:10
    |INT:0
  |vpiTypespec:
  \_StringTypespec: , line:2:32, endln:2:39
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv, line:1:1, endln:3:10
  |vpiTypespec:
  \_LogicTypespec: , line:1:19, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv, line:1:1, endln:3:10
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntegerTypespec: , line:2:17, endln:2:18
  |vpiImportTypespec:
  \_StringTypespec: , line:2:32, endln:2:39
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:19, endln:1:24
  |vpiImportTypespec:
  \_Net: (work@top.o), line:1:30, endln:1:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv, line:1:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:24
      |vpiParent:
      \_Net: (work@top.o), line:1:30, endln:1:31
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: , line:1:19, endln:1:24
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiDefName:work@top
  |vpiNet:
  \_Net: (work@top.o), line:1:30, endln:1:31
  |vpiPort:
  \_Port: (o), line:1:30, endln:1:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv, line:1:1, endln:3:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:24
      |vpiParent:
      \_Port: (o), line:1:30, endln:1:31
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: , line:1:19, endln:1:24
  |vpiContAssign:
  \_ContAssign: , line:2:11, endln:2:42
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_Operation: , line:2:15, endln:2:42
      |vpiParent:
      \_ContAssign: , line:2:11, endln:2:42
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:2:17, endln:2:20
        |vpiParent:
        \_Operation: , line:2:15, endln:2:42
        |vpiPattern:
        \_Constant: , line:2:19, endln:2:20
          |vpiParent:
          \_TaggedPattern: , line:2:17, endln:2:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiTypespec:
          \_RefTypespec: (work@top), line:2:19, endln:2:20
            |vpiParent:
            \_Constant: , line:2:19, endln:2:20
            |vpiFullName:work@top
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (work@top), line:2:17, endln:2:18
          |vpiParent:
          \_TaggedPattern: , line:2:17, endln:2:20
          |vpiFullName:work@top
          |vpiActual:
          \_IntegerTypespec: , line:2:17, endln:2:18
      |vpiOperand:
      \_TaggedPattern: , line:2:22, endln:2:25
        |vpiParent:
        \_Operation: , line:2:15, endln:2:42
        |vpiPattern:
        \_Constant: , line:2:24, endln:2:25
          |vpiParent:
          \_TaggedPattern: , line:2:22, endln:2:25
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiTypespec:
          \_RefTypespec: (work@top), line:2:24, endln:2:25
            |vpiParent:
            \_Constant: , line:2:24, endln:2:25
            |vpiFullName:work@top
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (work@top), line:2:22, endln:2:23
          |vpiParent:
          \_TaggedPattern: , line:2:22, endln:2:25
          |vpiFullName:work@top
          |vpiActual:
          \_IntegerTypespec: , line:2:17, endln:2:18
      |vpiOperand:
      \_TaggedPattern: , line:2:27, endln:2:30
        |vpiParent:
        \_Operation: , line:2:15, endln:2:42
        |vpiPattern:
        \_Constant: , line:2:29, endln:2:30
          |vpiParent:
          \_TaggedPattern: , line:2:27, endln:2:30
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiTypespec:
          \_RefTypespec: (work@top), line:2:29, endln:2:30
            |vpiParent:
            \_Constant: , line:2:29, endln:2:30
            |vpiFullName:work@top
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (work@top), line:2:27, endln:2:28
          |vpiParent:
          \_TaggedPattern: , line:2:27, endln:2:30
          |vpiFullName:work@top
          |vpiActual:
          \_IntegerTypespec: , line:2:17, endln:2:18
      |vpiOperand:
      \_TaggedPattern: , line:2:32, endln:2:41
        |vpiParent:
        \_Operation: , line:2:15, endln:2:42
        |vpiPattern:
        \_Constant: , line:2:40, endln:2:41
          |vpiParent:
          \_TaggedPattern: , line:2:32, endln:2:41
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiTypespec:
          \_RefTypespec: (work@top), line:2:40, endln:2:41
            |vpiParent:
            \_Constant: , line:2:40, endln:2:41
            |vpiFullName:work@top
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (work@top), line:2:32, endln:2:39
          |vpiParent:
          \_TaggedPattern: , line:2:32, endln:2:41
          |vpiFullName:work@top
          |vpiActual:
          \_StringTypespec: , line:2:32, endln:2:39
    |vpiLhs:
    \_RefObj: (work@top.o), line:2:11, endln:2:12
      |vpiParent:
      \_ContAssign: , line:2:11, endln:2:42
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_Net: (work@top.o), line:1:30, endln:1:31
|vpiTypespec:
\_ModuleTypespec: (work@top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv, line:1:1, endln:3:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
