

================================================================
== Vivado HLS Report for 'poly_Rq_to_S3'
================================================================
* Date:           Tue Aug 25 18:33:48 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru21
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.733|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4109|  4109|  4109|  4109|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 2  |  2463|  2463|         3|          -|          -|   821|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     456|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     119|
|Register         |        -|      -|      80|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      80|     575|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |a_assign_1_cast_fu_507_p2       |     +    |      0|  0|  15|           8|           8|
    |a_assign_1_fu_501_p2            |     +    |      0|  0|  23|          16|          16|
    |fold1_i9_cast_fu_631_p2         |     +    |      0|  0|   9|           2|           2|
    |fold1_i_cast_fu_313_p2          |     +    |      0|  0|   9|           2|           2|
    |fold2_i1_cast_fu_669_p2         |     +    |      0|  0|  10|           2|           2|
    |fold2_i_cast_fu_349_p2          |     +    |      0|  0|  10|           2|           2|
    |fold_i5_cast_fu_589_p2          |     +    |      0|  0|   9|           4|           4|
    |fold_i_cast_fu_271_p2           |     +    |      0|  0|  13|           4|           4|
    |i_8_fu_153_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_9_fu_436_p2                   |     +    |      0|  0|  17|          10|           1|
    |r_10_fu_677_p2                  |     +    |      0|  0|  12|           3|           3|
    |r_4_fu_281_p2                   |     +    |      0|  0|  15|           6|           6|
    |r_5_fu_323_p2                   |     +    |      0|  0|  13|           4|           4|
    |r_6_fu_361_p2                   |     +    |      0|  0|  12|           3|           3|
    |r_7_fu_537_p2                   |     +    |      0|  0|  16|           9|           9|
    |r_8_fu_599_p2                   |     +    |      0|  0|  15|           6|           6|
    |r_9_fu_650_p2                   |     +    |      0|  0|  13|           4|           4|
    |r_fu_223_p2                     |     +    |      0|  0|  16|           9|           9|
    |t_1_fu_683_p2                   |     +    |      0|  0|  12|           3|           3|
    |t_fu_367_p2                     |     +    |      0|  0|  12|           3|           3|
    |tmp_20_fu_297_p2                |     +    |      0|  0|   9|           2|           2|
    |tmp_32_fu_557_p2                |     +    |      0|  0|   9|           4|           4|
    |tmp_35_fu_583_p2                |     +    |      0|  0|  10|           2|           2|
    |tmp_36_fu_615_p2                |     +    |      0|  0|   9|           2|           2|
    |tmp_51_fu_217_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_57_fu_188_p2                |     +    |      0|  0|  23|          16|          16|
    |tmp_65_fu_531_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_127_i1_fu_705_p2            |    and   |      0|  0|   3|           3|           3|
    |tmp_127_i_fu_389_p2             |    and   |      0|  0|   3|           3|           3|
    |tmp_129_i1_fu_729_p2            |    and   |      0|  0|   3|           3|           3|
    |tmp_129_i_fu_413_p2             |    and   |      0|  0|   3|           3|           3|
    |exitcond1_fu_147_p2             |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_fu_430_p2              |   icmp   |      0|  0|  13|          10|           9|
    |c_5_cast_fu_697_p3              |  select  |      0|  0|   2|           1|           2|
    |c_cast_fu_381_p3                |  select  |      0|  0|   2|           1|           2|
    |tmp_128_i1_cast_cast_fu_721_p3  |  select  |      0|  0|   2|           1|           2|
    |tmp_128_i_cast_cast_fu_405_p3   |  select  |      0|  0|   2|           1|           2|
    |not_tmp_17_i1_fu_715_p2         |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_17_i_fu_399_p2          |    xor   |      0|  0|   2|           1|           2|
    |r_coeffs_d1                     |    xor   |      0|  0|  16|          16|          16|
    |tmp_130_i_fu_423_p2             |    xor   |      0|  0|  16|          16|          16|
    |tmp_56_fu_182_p2                |    xor   |      0|  0|  16|          16|          14|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 456|         238|         222|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  44|          9|    1|          9|
    |i_1_reg_136        |   9|          2|   10|         20|
    |i_reg_125          |   9|          2|   10|         20|
    |r_coeffs_address0  |  27|          5|   10|         50|
    |r_coeffs_address1  |  15|          3|   10|         30|
    |r_coeffs_d0        |  15|          3|   16|         48|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 119|         24|   57|        177|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   8|   0|    8|          0|
    |fold1_i9_cast_reg_799    |   2|   0|    2|          0|
    |fold2_i_cast_reg_775     |   2|   0|    2|          0|
    |i_1_reg_136              |  10|   0|   10|          0|
    |i_8_reg_749              |  10|   0|   10|          0|
    |i_9_reg_783              |  10|   0|   10|          0|
    |i_reg_125                |  10|   0|   10|          0|
    |r_coeffs_addr_9_reg_788  |  10|   0|   10|          0|
    |tmp_123_i8_cast_reg_794  |   4|   0|    4|          0|
    |tmp_38_reg_805           |   2|   0|    2|          0|
    |tmp_53_reg_770           |   2|   0|    2|          0|
    |tmp_s_reg_754            |  10|   0|   64|         54|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  80|   0|  134|         54|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | poly_Rq_to_S3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | poly_Rq_to_S3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | poly_Rq_to_S3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | poly_Rq_to_S3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | poly_Rq_to_S3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | poly_Rq_to_S3 | return value |
|r_coeffs_address0  | out |   10|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_ce0       | out |    1|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_we0       | out |    1|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_d0        | out |   16|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_q0        |  in |   16|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_address1  | out |   10|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_ce1       | out |    1|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_we1       | out |    1|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_d1        | out |   16|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_q1        |  in |   16|  ap_memory |    r_coeffs   |     array    |
|a_coeffs_address0  | out |   10|  ap_memory |    a_coeffs   |     array    |
|a_coeffs_ce0       | out |    1|  ap_memory |    a_coeffs   |     array    |
|a_coeffs_q0        |  in |   16|  ap_memory |    a_coeffs   |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

