
UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f28  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080020d4  080020d4  000120d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080020f4  080020f4  00020018  2**0
                  CONTENTS
  4 .ARM          00000008  080020f4  080020f4  000120f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080020fc  080020fc  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080020fc  080020fc  000120fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002100  08002100  00012100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08002104  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020018  2**0
                  CONTENTS
 10 .bss          000000bc  20000018  20000018  00020018  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000d4  200000d4  00020018  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ae85  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000018d0  00000000  00000000  0002aecd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000960  00000000  00000000  0002c7a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000008b8  00000000  00000000  0002d100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000027de  00000000  00000000  0002d9b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cf5e  00000000  00000000  00030196  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e41c2  00000000  00000000  0003d0f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001212b6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002564  00000000  00000000  00121308  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000018 	.word	0x20000018
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080020bc 	.word	0x080020bc

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	2000001c 	.word	0x2000001c
 80001e8:	080020bc 	.word	0x080020bc

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000200:	f000 b974 	b.w	80004ec <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	4604      	mov	r4, r0
 8000224:	468e      	mov	lr, r1
 8000226:	2b00      	cmp	r3, #0
 8000228:	d14d      	bne.n	80002c6 <__udivmoddi4+0xaa>
 800022a:	428a      	cmp	r2, r1
 800022c:	4694      	mov	ip, r2
 800022e:	d969      	bls.n	8000304 <__udivmoddi4+0xe8>
 8000230:	fab2 f282 	clz	r2, r2
 8000234:	b152      	cbz	r2, 800024c <__udivmoddi4+0x30>
 8000236:	fa01 f302 	lsl.w	r3, r1, r2
 800023a:	f1c2 0120 	rsb	r1, r2, #32
 800023e:	fa20 f101 	lsr.w	r1, r0, r1
 8000242:	fa0c fc02 	lsl.w	ip, ip, r2
 8000246:	ea41 0e03 	orr.w	lr, r1, r3
 800024a:	4094      	lsls	r4, r2
 800024c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000250:	0c21      	lsrs	r1, r4, #16
 8000252:	fbbe f6f8 	udiv	r6, lr, r8
 8000256:	fa1f f78c 	uxth.w	r7, ip
 800025a:	fb08 e316 	mls	r3, r8, r6, lr
 800025e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000262:	fb06 f107 	mul.w	r1, r6, r7
 8000266:	4299      	cmp	r1, r3
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x64>
 800026a:	eb1c 0303 	adds.w	r3, ip, r3
 800026e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000272:	f080 811f 	bcs.w	80004b4 <__udivmoddi4+0x298>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 811c 	bls.w	80004b4 <__udivmoddi4+0x298>
 800027c:	3e02      	subs	r6, #2
 800027e:	4463      	add	r3, ip
 8000280:	1a5b      	subs	r3, r3, r1
 8000282:	b2a4      	uxth	r4, r4
 8000284:	fbb3 f0f8 	udiv	r0, r3, r8
 8000288:	fb08 3310 	mls	r3, r8, r0, r3
 800028c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000290:	fb00 f707 	mul.w	r7, r0, r7
 8000294:	42a7      	cmp	r7, r4
 8000296:	d90a      	bls.n	80002ae <__udivmoddi4+0x92>
 8000298:	eb1c 0404 	adds.w	r4, ip, r4
 800029c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002a0:	f080 810a 	bcs.w	80004b8 <__udivmoddi4+0x29c>
 80002a4:	42a7      	cmp	r7, r4
 80002a6:	f240 8107 	bls.w	80004b8 <__udivmoddi4+0x29c>
 80002aa:	4464      	add	r4, ip
 80002ac:	3802      	subs	r0, #2
 80002ae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002b2:	1be4      	subs	r4, r4, r7
 80002b4:	2600      	movs	r6, #0
 80002b6:	b11d      	cbz	r5, 80002c0 <__udivmoddi4+0xa4>
 80002b8:	40d4      	lsrs	r4, r2
 80002ba:	2300      	movs	r3, #0
 80002bc:	e9c5 4300 	strd	r4, r3, [r5]
 80002c0:	4631      	mov	r1, r6
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0xc2>
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	f000 80ef 	beq.w	80004ae <__udivmoddi4+0x292>
 80002d0:	2600      	movs	r6, #0
 80002d2:	e9c5 0100 	strd	r0, r1, [r5]
 80002d6:	4630      	mov	r0, r6
 80002d8:	4631      	mov	r1, r6
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	fab3 f683 	clz	r6, r3
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	d14a      	bne.n	800037c <__udivmoddi4+0x160>
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d302      	bcc.n	80002f0 <__udivmoddi4+0xd4>
 80002ea:	4282      	cmp	r2, r0
 80002ec:	f200 80f9 	bhi.w	80004e2 <__udivmoddi4+0x2c6>
 80002f0:	1a84      	subs	r4, r0, r2
 80002f2:	eb61 0303 	sbc.w	r3, r1, r3
 80002f6:	2001      	movs	r0, #1
 80002f8:	469e      	mov	lr, r3
 80002fa:	2d00      	cmp	r5, #0
 80002fc:	d0e0      	beq.n	80002c0 <__udivmoddi4+0xa4>
 80002fe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000302:	e7dd      	b.n	80002c0 <__udivmoddi4+0xa4>
 8000304:	b902      	cbnz	r2, 8000308 <__udivmoddi4+0xec>
 8000306:	deff      	udf	#255	; 0xff
 8000308:	fab2 f282 	clz	r2, r2
 800030c:	2a00      	cmp	r2, #0
 800030e:	f040 8092 	bne.w	8000436 <__udivmoddi4+0x21a>
 8000312:	eba1 010c 	sub.w	r1, r1, ip
 8000316:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800031a:	fa1f fe8c 	uxth.w	lr, ip
 800031e:	2601      	movs	r6, #1
 8000320:	0c20      	lsrs	r0, r4, #16
 8000322:	fbb1 f3f7 	udiv	r3, r1, r7
 8000326:	fb07 1113 	mls	r1, r7, r3, r1
 800032a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800032e:	fb0e f003 	mul.w	r0, lr, r3
 8000332:	4288      	cmp	r0, r1
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x12c>
 8000336:	eb1c 0101 	adds.w	r1, ip, r1
 800033a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x12a>
 8000340:	4288      	cmp	r0, r1
 8000342:	f200 80cb 	bhi.w	80004dc <__udivmoddi4+0x2c0>
 8000346:	4643      	mov	r3, r8
 8000348:	1a09      	subs	r1, r1, r0
 800034a:	b2a4      	uxth	r4, r4
 800034c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000350:	fb07 1110 	mls	r1, r7, r0, r1
 8000354:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000358:	fb0e fe00 	mul.w	lr, lr, r0
 800035c:	45a6      	cmp	lr, r4
 800035e:	d908      	bls.n	8000372 <__udivmoddi4+0x156>
 8000360:	eb1c 0404 	adds.w	r4, ip, r4
 8000364:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000368:	d202      	bcs.n	8000370 <__udivmoddi4+0x154>
 800036a:	45a6      	cmp	lr, r4
 800036c:	f200 80bb 	bhi.w	80004e6 <__udivmoddi4+0x2ca>
 8000370:	4608      	mov	r0, r1
 8000372:	eba4 040e 	sub.w	r4, r4, lr
 8000376:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800037a:	e79c      	b.n	80002b6 <__udivmoddi4+0x9a>
 800037c:	f1c6 0720 	rsb	r7, r6, #32
 8000380:	40b3      	lsls	r3, r6
 8000382:	fa22 fc07 	lsr.w	ip, r2, r7
 8000386:	ea4c 0c03 	orr.w	ip, ip, r3
 800038a:	fa20 f407 	lsr.w	r4, r0, r7
 800038e:	fa01 f306 	lsl.w	r3, r1, r6
 8000392:	431c      	orrs	r4, r3
 8000394:	40f9      	lsrs	r1, r7
 8000396:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800039a:	fa00 f306 	lsl.w	r3, r0, r6
 800039e:	fbb1 f8f9 	udiv	r8, r1, r9
 80003a2:	0c20      	lsrs	r0, r4, #16
 80003a4:	fa1f fe8c 	uxth.w	lr, ip
 80003a8:	fb09 1118 	mls	r1, r9, r8, r1
 80003ac:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b0:	fb08 f00e 	mul.w	r0, r8, lr
 80003b4:	4288      	cmp	r0, r1
 80003b6:	fa02 f206 	lsl.w	r2, r2, r6
 80003ba:	d90b      	bls.n	80003d4 <__udivmoddi4+0x1b8>
 80003bc:	eb1c 0101 	adds.w	r1, ip, r1
 80003c0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003c4:	f080 8088 	bcs.w	80004d8 <__udivmoddi4+0x2bc>
 80003c8:	4288      	cmp	r0, r1
 80003ca:	f240 8085 	bls.w	80004d8 <__udivmoddi4+0x2bc>
 80003ce:	f1a8 0802 	sub.w	r8, r8, #2
 80003d2:	4461      	add	r1, ip
 80003d4:	1a09      	subs	r1, r1, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb1 f0f9 	udiv	r0, r1, r9
 80003dc:	fb09 1110 	mls	r1, r9, r0, r1
 80003e0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003e4:	fb00 fe0e 	mul.w	lr, r0, lr
 80003e8:	458e      	cmp	lr, r1
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x1e2>
 80003ec:	eb1c 0101 	adds.w	r1, ip, r1
 80003f0:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80003f4:	d26c      	bcs.n	80004d0 <__udivmoddi4+0x2b4>
 80003f6:	458e      	cmp	lr, r1
 80003f8:	d96a      	bls.n	80004d0 <__udivmoddi4+0x2b4>
 80003fa:	3802      	subs	r0, #2
 80003fc:	4461      	add	r1, ip
 80003fe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000402:	fba0 9402 	umull	r9, r4, r0, r2
 8000406:	eba1 010e 	sub.w	r1, r1, lr
 800040a:	42a1      	cmp	r1, r4
 800040c:	46c8      	mov	r8, r9
 800040e:	46a6      	mov	lr, r4
 8000410:	d356      	bcc.n	80004c0 <__udivmoddi4+0x2a4>
 8000412:	d053      	beq.n	80004bc <__udivmoddi4+0x2a0>
 8000414:	b15d      	cbz	r5, 800042e <__udivmoddi4+0x212>
 8000416:	ebb3 0208 	subs.w	r2, r3, r8
 800041a:	eb61 010e 	sbc.w	r1, r1, lr
 800041e:	fa01 f707 	lsl.w	r7, r1, r7
 8000422:	fa22 f306 	lsr.w	r3, r2, r6
 8000426:	40f1      	lsrs	r1, r6
 8000428:	431f      	orrs	r7, r3
 800042a:	e9c5 7100 	strd	r7, r1, [r5]
 800042e:	2600      	movs	r6, #0
 8000430:	4631      	mov	r1, r6
 8000432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000436:	f1c2 0320 	rsb	r3, r2, #32
 800043a:	40d8      	lsrs	r0, r3
 800043c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000440:	fa21 f303 	lsr.w	r3, r1, r3
 8000444:	4091      	lsls	r1, r2
 8000446:	4301      	orrs	r1, r0
 8000448:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800044c:	fa1f fe8c 	uxth.w	lr, ip
 8000450:	fbb3 f0f7 	udiv	r0, r3, r7
 8000454:	fb07 3610 	mls	r6, r7, r0, r3
 8000458:	0c0b      	lsrs	r3, r1, #16
 800045a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800045e:	fb00 f60e 	mul.w	r6, r0, lr
 8000462:	429e      	cmp	r6, r3
 8000464:	fa04 f402 	lsl.w	r4, r4, r2
 8000468:	d908      	bls.n	800047c <__udivmoddi4+0x260>
 800046a:	eb1c 0303 	adds.w	r3, ip, r3
 800046e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000472:	d22f      	bcs.n	80004d4 <__udivmoddi4+0x2b8>
 8000474:	429e      	cmp	r6, r3
 8000476:	d92d      	bls.n	80004d4 <__udivmoddi4+0x2b8>
 8000478:	3802      	subs	r0, #2
 800047a:	4463      	add	r3, ip
 800047c:	1b9b      	subs	r3, r3, r6
 800047e:	b289      	uxth	r1, r1
 8000480:	fbb3 f6f7 	udiv	r6, r3, r7
 8000484:	fb07 3316 	mls	r3, r7, r6, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb06 f30e 	mul.w	r3, r6, lr
 8000490:	428b      	cmp	r3, r1
 8000492:	d908      	bls.n	80004a6 <__udivmoddi4+0x28a>
 8000494:	eb1c 0101 	adds.w	r1, ip, r1
 8000498:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 800049c:	d216      	bcs.n	80004cc <__udivmoddi4+0x2b0>
 800049e:	428b      	cmp	r3, r1
 80004a0:	d914      	bls.n	80004cc <__udivmoddi4+0x2b0>
 80004a2:	3e02      	subs	r6, #2
 80004a4:	4461      	add	r1, ip
 80004a6:	1ac9      	subs	r1, r1, r3
 80004a8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004ac:	e738      	b.n	8000320 <__udivmoddi4+0x104>
 80004ae:	462e      	mov	r6, r5
 80004b0:	4628      	mov	r0, r5
 80004b2:	e705      	b.n	80002c0 <__udivmoddi4+0xa4>
 80004b4:	4606      	mov	r6, r0
 80004b6:	e6e3      	b.n	8000280 <__udivmoddi4+0x64>
 80004b8:	4618      	mov	r0, r3
 80004ba:	e6f8      	b.n	80002ae <__udivmoddi4+0x92>
 80004bc:	454b      	cmp	r3, r9
 80004be:	d2a9      	bcs.n	8000414 <__udivmoddi4+0x1f8>
 80004c0:	ebb9 0802 	subs.w	r8, r9, r2
 80004c4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004c8:	3801      	subs	r0, #1
 80004ca:	e7a3      	b.n	8000414 <__udivmoddi4+0x1f8>
 80004cc:	4646      	mov	r6, r8
 80004ce:	e7ea      	b.n	80004a6 <__udivmoddi4+0x28a>
 80004d0:	4620      	mov	r0, r4
 80004d2:	e794      	b.n	80003fe <__udivmoddi4+0x1e2>
 80004d4:	4640      	mov	r0, r8
 80004d6:	e7d1      	b.n	800047c <__udivmoddi4+0x260>
 80004d8:	46d0      	mov	r8, sl
 80004da:	e77b      	b.n	80003d4 <__udivmoddi4+0x1b8>
 80004dc:	3b02      	subs	r3, #2
 80004de:	4461      	add	r1, ip
 80004e0:	e732      	b.n	8000348 <__udivmoddi4+0x12c>
 80004e2:	4630      	mov	r0, r6
 80004e4:	e709      	b.n	80002fa <__udivmoddi4+0xde>
 80004e6:	4464      	add	r4, ip
 80004e8:	3802      	subs	r0, #2
 80004ea:	e742      	b.n	8000372 <__udivmoddi4+0x156>

080004ec <__aeabi_idiv0>:
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop

080004f0 <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	4603      	mov	r3, r0
 80004f8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 80004fa:	79fb      	ldrb	r3, [r7, #7]
 80004fc:	4a07      	ldr	r2, [pc, #28]	; (800051c <BSP_LED_On+0x2c>)
 80004fe:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000502:	79fb      	ldrb	r3, [r7, #7]
 8000504:	4a06      	ldr	r2, [pc, #24]	; (8000520 <BSP_LED_On+0x30>)
 8000506:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800050a:	2201      	movs	r2, #1
 800050c:	4619      	mov	r1, r3
 800050e:	f000 fb8f 	bl	8000c30 <HAL_GPIO_WritePin>
}
 8000512:	bf00      	nop
 8000514:	3708      	adds	r7, #8
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	20000000 	.word	0x20000000
 8000520:	080020d4 	.word	0x080020d4

08000524 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000528:	4b16      	ldr	r3, [pc, #88]	; (8000584 <SystemInit+0x60>)
 800052a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800052e:	4a15      	ldr	r2, [pc, #84]	; (8000584 <SystemInit+0x60>)
 8000530:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000534:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000538:	4b13      	ldr	r3, [pc, #76]	; (8000588 <SystemInit+0x64>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4a12      	ldr	r2, [pc, #72]	; (8000588 <SystemInit+0x64>)
 800053e:	f043 0301 	orr.w	r3, r3, #1
 8000542:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000544:	4b10      	ldr	r3, [pc, #64]	; (8000588 <SystemInit+0x64>)
 8000546:	2200      	movs	r2, #0
 8000548:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800054a:	4b0f      	ldr	r3, [pc, #60]	; (8000588 <SystemInit+0x64>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	4a0e      	ldr	r2, [pc, #56]	; (8000588 <SystemInit+0x64>)
 8000550:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000554:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000558:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800055a:	4b0b      	ldr	r3, [pc, #44]	; (8000588 <SystemInit+0x64>)
 800055c:	4a0b      	ldr	r2, [pc, #44]	; (800058c <SystemInit+0x68>)
 800055e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000560:	4b09      	ldr	r3, [pc, #36]	; (8000588 <SystemInit+0x64>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	4a08      	ldr	r2, [pc, #32]	; (8000588 <SystemInit+0x64>)
 8000566:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800056a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800056c:	4b06      	ldr	r3, [pc, #24]	; (8000588 <SystemInit+0x64>)
 800056e:	2200      	movs	r2, #0
 8000570:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000572:	4b04      	ldr	r3, [pc, #16]	; (8000584 <SystemInit+0x60>)
 8000574:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000578:	609a      	str	r2, [r3, #8]
#endif
}
 800057a:	bf00      	nop
 800057c:	46bd      	mov	sp, r7
 800057e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000582:	4770      	bx	lr
 8000584:	e000ed00 	.word	0xe000ed00
 8000588:	40023800 	.word	0x40023800
 800058c:	24003010 	.word	0x24003010

08000590 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
}
 8000594:	bf00      	nop
 8000596:	46bd      	mov	sp, r7
 8000598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059c:	4770      	bx	lr

0800059e <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800059e:	b480      	push	{r7}
 80005a0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80005a2:	e7fe      	b.n	80005a2 <HardFault_Handler+0x4>

080005a4 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80005a8:	e7fe      	b.n	80005a8 <MemManage_Handler+0x4>

080005aa <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80005aa:	b480      	push	{r7}
 80005ac:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80005ae:	e7fe      	b.n	80005ae <BusFault_Handler+0x4>

080005b0 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80005b4:	e7fe      	b.n	80005b4 <UsageFault_Handler+0x4>

080005b6 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80005b6:	b480      	push	{r7}
 80005b8:	af00      	add	r7, sp, #0
}
 80005ba:	bf00      	nop
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr

080005c4 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
}
 80005c8:	bf00      	nop
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr

080005d2 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80005d2:	b480      	push	{r7}
 80005d4:	af00      	add	r7, sp, #0
}
 80005d6:	bf00      	nop
 80005d8:	46bd      	mov	sp, r7
 80005da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005de:	4770      	bx	lr

080005e0 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
    HAL_IncTick();
 80005e4:	f000 f84e 	bl	8000684 <HAL_IncTick>
}
 80005e8:	bf00      	nop
 80005ea:	bd80      	pop	{r7, pc}

080005ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005f0:	4b0b      	ldr	r3, [pc, #44]	; (8000620 <HAL_Init+0x34>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a0a      	ldr	r2, [pc, #40]	; (8000620 <HAL_Init+0x34>)
 80005f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005fa:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005fc:	4b08      	ldr	r3, [pc, #32]	; (8000620 <HAL_Init+0x34>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a07      	ldr	r2, [pc, #28]	; (8000620 <HAL_Init+0x34>)
 8000602:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000606:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000608:	2003      	movs	r0, #3
 800060a:	f000 f931 	bl	8000870 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800060e:	200f      	movs	r0, #15
 8000610:	f000 f808 	bl	8000624 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000614:	f000 fb78 	bl	8000d08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000618:	2300      	movs	r3, #0
}
 800061a:	4618      	mov	r0, r3
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	40023c00 	.word	0x40023c00

08000624 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800062c:	4b12      	ldr	r3, [pc, #72]	; (8000678 <HAL_InitTick+0x54>)
 800062e:	681a      	ldr	r2, [r3, #0]
 8000630:	4b12      	ldr	r3, [pc, #72]	; (800067c <HAL_InitTick+0x58>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	4619      	mov	r1, r3
 8000636:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800063a:	fbb3 f3f1 	udiv	r3, r3, r1
 800063e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000642:	4618      	mov	r0, r3
 8000644:	f000 f93b 	bl	80008be <HAL_SYSTICK_Config>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800064e:	2301      	movs	r3, #1
 8000650:	e00e      	b.n	8000670 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	2b0f      	cmp	r3, #15
 8000656:	d80a      	bhi.n	800066e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000658:	2200      	movs	r2, #0
 800065a:	6879      	ldr	r1, [r7, #4]
 800065c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000660:	f000 f911 	bl	8000886 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000664:	4a06      	ldr	r2, [pc, #24]	; (8000680 <HAL_InitTick+0x5c>)
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800066a:	2300      	movs	r3, #0
 800066c:	e000      	b.n	8000670 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800066e:	2301      	movs	r3, #1
}
 8000670:	4618      	mov	r0, r3
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	2000000c 	.word	0x2000000c
 800067c:	20000014 	.word	0x20000014
 8000680:	20000010 	.word	0x20000010

08000684 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000688:	4b06      	ldr	r3, [pc, #24]	; (80006a4 <HAL_IncTick+0x20>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	461a      	mov	r2, r3
 800068e:	4b06      	ldr	r3, [pc, #24]	; (80006a8 <HAL_IncTick+0x24>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	4413      	add	r3, r2
 8000694:	4a04      	ldr	r2, [pc, #16]	; (80006a8 <HAL_IncTick+0x24>)
 8000696:	6013      	str	r3, [r2, #0]
}
 8000698:	bf00      	nop
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	20000014 	.word	0x20000014
 80006a8:	20000034 	.word	0x20000034

080006ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  return uwTick;
 80006b0:	4b03      	ldr	r3, [pc, #12]	; (80006c0 <HAL_GetTick+0x14>)
 80006b2:	681b      	ldr	r3, [r3, #0]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	46bd      	mov	sp, r7
 80006b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop
 80006c0:	20000034 	.word	0x20000034

080006c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006cc:	f7ff ffee 	bl	80006ac <HAL_GetTick>
 80006d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80006dc:	d005      	beq.n	80006ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006de:	4b0a      	ldr	r3, [pc, #40]	; (8000708 <HAL_Delay+0x44>)
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	461a      	mov	r2, r3
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	4413      	add	r3, r2
 80006e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80006ea:	bf00      	nop
 80006ec:	f7ff ffde 	bl	80006ac <HAL_GetTick>
 80006f0:	4602      	mov	r2, r0
 80006f2:	68bb      	ldr	r3, [r7, #8]
 80006f4:	1ad3      	subs	r3, r2, r3
 80006f6:	68fa      	ldr	r2, [r7, #12]
 80006f8:	429a      	cmp	r2, r3
 80006fa:	d8f7      	bhi.n	80006ec <HAL_Delay+0x28>
  {
  }
}
 80006fc:	bf00      	nop
 80006fe:	bf00      	nop
 8000700:	3710      	adds	r7, #16
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	20000014 	.word	0x20000014

0800070c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800070c:	b480      	push	{r7}
 800070e:	b085      	sub	sp, #20
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	f003 0307 	and.w	r3, r3, #7
 800071a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800071c:	4b0c      	ldr	r3, [pc, #48]	; (8000750 <__NVIC_SetPriorityGrouping+0x44>)
 800071e:	68db      	ldr	r3, [r3, #12]
 8000720:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000722:	68ba      	ldr	r2, [r7, #8]
 8000724:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000728:	4013      	ands	r3, r2
 800072a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000730:	68bb      	ldr	r3, [r7, #8]
 8000732:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000734:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000738:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800073c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800073e:	4a04      	ldr	r2, [pc, #16]	; (8000750 <__NVIC_SetPriorityGrouping+0x44>)
 8000740:	68bb      	ldr	r3, [r7, #8]
 8000742:	60d3      	str	r3, [r2, #12]
}
 8000744:	bf00      	nop
 8000746:	3714      	adds	r7, #20
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr
 8000750:	e000ed00 	.word	0xe000ed00

08000754 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000758:	4b04      	ldr	r3, [pc, #16]	; (800076c <__NVIC_GetPriorityGrouping+0x18>)
 800075a:	68db      	ldr	r3, [r3, #12]
 800075c:	0a1b      	lsrs	r3, r3, #8
 800075e:	f003 0307 	and.w	r3, r3, #7
}
 8000762:	4618      	mov	r0, r3
 8000764:	46bd      	mov	sp, r7
 8000766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076a:	4770      	bx	lr
 800076c:	e000ed00 	.word	0xe000ed00

08000770 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000770:	b480      	push	{r7}
 8000772:	b083      	sub	sp, #12
 8000774:	af00      	add	r7, sp, #0
 8000776:	4603      	mov	r3, r0
 8000778:	6039      	str	r1, [r7, #0]
 800077a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800077c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000780:	2b00      	cmp	r3, #0
 8000782:	db0a      	blt.n	800079a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000784:	683b      	ldr	r3, [r7, #0]
 8000786:	b2da      	uxtb	r2, r3
 8000788:	490c      	ldr	r1, [pc, #48]	; (80007bc <__NVIC_SetPriority+0x4c>)
 800078a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800078e:	0112      	lsls	r2, r2, #4
 8000790:	b2d2      	uxtb	r2, r2
 8000792:	440b      	add	r3, r1
 8000794:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000798:	e00a      	b.n	80007b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	b2da      	uxtb	r2, r3
 800079e:	4908      	ldr	r1, [pc, #32]	; (80007c0 <__NVIC_SetPriority+0x50>)
 80007a0:	79fb      	ldrb	r3, [r7, #7]
 80007a2:	f003 030f 	and.w	r3, r3, #15
 80007a6:	3b04      	subs	r3, #4
 80007a8:	0112      	lsls	r2, r2, #4
 80007aa:	b2d2      	uxtb	r2, r2
 80007ac:	440b      	add	r3, r1
 80007ae:	761a      	strb	r2, [r3, #24]
}
 80007b0:	bf00      	nop
 80007b2:	370c      	adds	r7, #12
 80007b4:	46bd      	mov	sp, r7
 80007b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ba:	4770      	bx	lr
 80007bc:	e000e100 	.word	0xe000e100
 80007c0:	e000ed00 	.word	0xe000ed00

080007c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007c4:	b480      	push	{r7}
 80007c6:	b089      	sub	sp, #36	; 0x24
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	60f8      	str	r0, [r7, #12]
 80007cc:	60b9      	str	r1, [r7, #8]
 80007ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	f003 0307 	and.w	r3, r3, #7
 80007d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007d8:	69fb      	ldr	r3, [r7, #28]
 80007da:	f1c3 0307 	rsb	r3, r3, #7
 80007de:	2b04      	cmp	r3, #4
 80007e0:	bf28      	it	cs
 80007e2:	2304      	movcs	r3, #4
 80007e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007e6:	69fb      	ldr	r3, [r7, #28]
 80007e8:	3304      	adds	r3, #4
 80007ea:	2b06      	cmp	r3, #6
 80007ec:	d902      	bls.n	80007f4 <NVIC_EncodePriority+0x30>
 80007ee:	69fb      	ldr	r3, [r7, #28]
 80007f0:	3b03      	subs	r3, #3
 80007f2:	e000      	b.n	80007f6 <NVIC_EncodePriority+0x32>
 80007f4:	2300      	movs	r3, #0
 80007f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80007fc:	69bb      	ldr	r3, [r7, #24]
 80007fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000802:	43da      	mvns	r2, r3
 8000804:	68bb      	ldr	r3, [r7, #8]
 8000806:	401a      	ands	r2, r3
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800080c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000810:	697b      	ldr	r3, [r7, #20]
 8000812:	fa01 f303 	lsl.w	r3, r1, r3
 8000816:	43d9      	mvns	r1, r3
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800081c:	4313      	orrs	r3, r2
         );
}
 800081e:	4618      	mov	r0, r3
 8000820:	3724      	adds	r7, #36	; 0x24
 8000822:	46bd      	mov	sp, r7
 8000824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000828:	4770      	bx	lr
	...

0800082c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	3b01      	subs	r3, #1
 8000838:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800083c:	d301      	bcc.n	8000842 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800083e:	2301      	movs	r3, #1
 8000840:	e00f      	b.n	8000862 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000842:	4a0a      	ldr	r2, [pc, #40]	; (800086c <SysTick_Config+0x40>)
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	3b01      	subs	r3, #1
 8000848:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800084a:	210f      	movs	r1, #15
 800084c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000850:	f7ff ff8e 	bl	8000770 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000854:	4b05      	ldr	r3, [pc, #20]	; (800086c <SysTick_Config+0x40>)
 8000856:	2200      	movs	r2, #0
 8000858:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800085a:	4b04      	ldr	r3, [pc, #16]	; (800086c <SysTick_Config+0x40>)
 800085c:	2207      	movs	r2, #7
 800085e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000860:	2300      	movs	r3, #0
}
 8000862:	4618      	mov	r0, r3
 8000864:	3708      	adds	r7, #8
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	e000e010 	.word	0xe000e010

08000870 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000878:	6878      	ldr	r0, [r7, #4]
 800087a:	f7ff ff47 	bl	800070c <__NVIC_SetPriorityGrouping>
}
 800087e:	bf00      	nop
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}

08000886 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000886:	b580      	push	{r7, lr}
 8000888:	b086      	sub	sp, #24
 800088a:	af00      	add	r7, sp, #0
 800088c:	4603      	mov	r3, r0
 800088e:	60b9      	str	r1, [r7, #8]
 8000890:	607a      	str	r2, [r7, #4]
 8000892:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000894:	2300      	movs	r3, #0
 8000896:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000898:	f7ff ff5c 	bl	8000754 <__NVIC_GetPriorityGrouping>
 800089c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800089e:	687a      	ldr	r2, [r7, #4]
 80008a0:	68b9      	ldr	r1, [r7, #8]
 80008a2:	6978      	ldr	r0, [r7, #20]
 80008a4:	f7ff ff8e 	bl	80007c4 <NVIC_EncodePriority>
 80008a8:	4602      	mov	r2, r0
 80008aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008ae:	4611      	mov	r1, r2
 80008b0:	4618      	mov	r0, r3
 80008b2:	f7ff ff5d 	bl	8000770 <__NVIC_SetPriority>
}
 80008b6:	bf00      	nop
 80008b8:	3718      	adds	r7, #24
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}

080008be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008be:	b580      	push	{r7, lr}
 80008c0:	b082      	sub	sp, #8
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008c6:	6878      	ldr	r0, [r7, #4]
 80008c8:	f7ff ffb0 	bl	800082c <SysTick_Config>
 80008cc:	4603      	mov	r3, r0
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	3708      	adds	r7, #8
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
	...

080008d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008d8:	b480      	push	{r7}
 80008da:	b089      	sub	sp, #36	; 0x24
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
 80008e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80008e2:	2300      	movs	r3, #0
 80008e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80008e6:	2300      	movs	r3, #0
 80008e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80008ea:	2300      	movs	r3, #0
 80008ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80008ee:	2300      	movs	r3, #0
 80008f0:	61fb      	str	r3, [r7, #28]
 80008f2:	e177      	b.n	8000be4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80008f4:	2201      	movs	r2, #1
 80008f6:	69fb      	ldr	r3, [r7, #28]
 80008f8:	fa02 f303 	lsl.w	r3, r2, r3
 80008fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	697a      	ldr	r2, [r7, #20]
 8000904:	4013      	ands	r3, r2
 8000906:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000908:	693a      	ldr	r2, [r7, #16]
 800090a:	697b      	ldr	r3, [r7, #20]
 800090c:	429a      	cmp	r2, r3
 800090e:	f040 8166 	bne.w	8000bde <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	685b      	ldr	r3, [r3, #4]
 8000916:	f003 0303 	and.w	r3, r3, #3
 800091a:	2b01      	cmp	r3, #1
 800091c:	d005      	beq.n	800092a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	685b      	ldr	r3, [r3, #4]
 8000922:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000926:	2b02      	cmp	r3, #2
 8000928:	d130      	bne.n	800098c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	689b      	ldr	r3, [r3, #8]
 800092e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000930:	69fb      	ldr	r3, [r7, #28]
 8000932:	005b      	lsls	r3, r3, #1
 8000934:	2203      	movs	r2, #3
 8000936:	fa02 f303 	lsl.w	r3, r2, r3
 800093a:	43db      	mvns	r3, r3
 800093c:	69ba      	ldr	r2, [r7, #24]
 800093e:	4013      	ands	r3, r2
 8000940:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	68da      	ldr	r2, [r3, #12]
 8000946:	69fb      	ldr	r3, [r7, #28]
 8000948:	005b      	lsls	r3, r3, #1
 800094a:	fa02 f303 	lsl.w	r3, r2, r3
 800094e:	69ba      	ldr	r2, [r7, #24]
 8000950:	4313      	orrs	r3, r2
 8000952:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	69ba      	ldr	r2, [r7, #24]
 8000958:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	685b      	ldr	r3, [r3, #4]
 800095e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000960:	2201      	movs	r2, #1
 8000962:	69fb      	ldr	r3, [r7, #28]
 8000964:	fa02 f303 	lsl.w	r3, r2, r3
 8000968:	43db      	mvns	r3, r3
 800096a:	69ba      	ldr	r2, [r7, #24]
 800096c:	4013      	ands	r3, r2
 800096e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	685b      	ldr	r3, [r3, #4]
 8000974:	091b      	lsrs	r3, r3, #4
 8000976:	f003 0201 	and.w	r2, r3, #1
 800097a:	69fb      	ldr	r3, [r7, #28]
 800097c:	fa02 f303 	lsl.w	r3, r2, r3
 8000980:	69ba      	ldr	r2, [r7, #24]
 8000982:	4313      	orrs	r3, r2
 8000984:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	69ba      	ldr	r2, [r7, #24]
 800098a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	685b      	ldr	r3, [r3, #4]
 8000990:	f003 0303 	and.w	r3, r3, #3
 8000994:	2b03      	cmp	r3, #3
 8000996:	d017      	beq.n	80009c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	68db      	ldr	r3, [r3, #12]
 800099c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800099e:	69fb      	ldr	r3, [r7, #28]
 80009a0:	005b      	lsls	r3, r3, #1
 80009a2:	2203      	movs	r2, #3
 80009a4:	fa02 f303 	lsl.w	r3, r2, r3
 80009a8:	43db      	mvns	r3, r3
 80009aa:	69ba      	ldr	r2, [r7, #24]
 80009ac:	4013      	ands	r3, r2
 80009ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	689a      	ldr	r2, [r3, #8]
 80009b4:	69fb      	ldr	r3, [r7, #28]
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	fa02 f303 	lsl.w	r3, r2, r3
 80009bc:	69ba      	ldr	r2, [r7, #24]
 80009be:	4313      	orrs	r3, r2
 80009c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	69ba      	ldr	r2, [r7, #24]
 80009c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	685b      	ldr	r3, [r3, #4]
 80009cc:	f003 0303 	and.w	r3, r3, #3
 80009d0:	2b02      	cmp	r3, #2
 80009d2:	d123      	bne.n	8000a1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80009d4:	69fb      	ldr	r3, [r7, #28]
 80009d6:	08da      	lsrs	r2, r3, #3
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	3208      	adds	r2, #8
 80009dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80009e2:	69fb      	ldr	r3, [r7, #28]
 80009e4:	f003 0307 	and.w	r3, r3, #7
 80009e8:	009b      	lsls	r3, r3, #2
 80009ea:	220f      	movs	r2, #15
 80009ec:	fa02 f303 	lsl.w	r3, r2, r3
 80009f0:	43db      	mvns	r3, r3
 80009f2:	69ba      	ldr	r2, [r7, #24]
 80009f4:	4013      	ands	r3, r2
 80009f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	691a      	ldr	r2, [r3, #16]
 80009fc:	69fb      	ldr	r3, [r7, #28]
 80009fe:	f003 0307 	and.w	r3, r3, #7
 8000a02:	009b      	lsls	r3, r3, #2
 8000a04:	fa02 f303 	lsl.w	r3, r2, r3
 8000a08:	69ba      	ldr	r2, [r7, #24]
 8000a0a:	4313      	orrs	r3, r2
 8000a0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000a0e:	69fb      	ldr	r3, [r7, #28]
 8000a10:	08da      	lsrs	r2, r3, #3
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	3208      	adds	r2, #8
 8000a16:	69b9      	ldr	r1, [r7, #24]
 8000a18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000a22:	69fb      	ldr	r3, [r7, #28]
 8000a24:	005b      	lsls	r3, r3, #1
 8000a26:	2203      	movs	r2, #3
 8000a28:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2c:	43db      	mvns	r3, r3
 8000a2e:	69ba      	ldr	r2, [r7, #24]
 8000a30:	4013      	ands	r3, r2
 8000a32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	f003 0203 	and.w	r2, r3, #3
 8000a3c:	69fb      	ldr	r3, [r7, #28]
 8000a3e:	005b      	lsls	r3, r3, #1
 8000a40:	fa02 f303 	lsl.w	r3, r2, r3
 8000a44:	69ba      	ldr	r2, [r7, #24]
 8000a46:	4313      	orrs	r3, r2
 8000a48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	69ba      	ldr	r2, [r7, #24]
 8000a4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	685b      	ldr	r3, [r3, #4]
 8000a54:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	f000 80c0 	beq.w	8000bde <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	60fb      	str	r3, [r7, #12]
 8000a62:	4b66      	ldr	r3, [pc, #408]	; (8000bfc <HAL_GPIO_Init+0x324>)
 8000a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a66:	4a65      	ldr	r2, [pc, #404]	; (8000bfc <HAL_GPIO_Init+0x324>)
 8000a68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a6c:	6453      	str	r3, [r2, #68]	; 0x44
 8000a6e:	4b63      	ldr	r3, [pc, #396]	; (8000bfc <HAL_GPIO_Init+0x324>)
 8000a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a76:	60fb      	str	r3, [r7, #12]
 8000a78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000a7a:	4a61      	ldr	r2, [pc, #388]	; (8000c00 <HAL_GPIO_Init+0x328>)
 8000a7c:	69fb      	ldr	r3, [r7, #28]
 8000a7e:	089b      	lsrs	r3, r3, #2
 8000a80:	3302      	adds	r3, #2
 8000a82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a88:	69fb      	ldr	r3, [r7, #28]
 8000a8a:	f003 0303 	and.w	r3, r3, #3
 8000a8e:	009b      	lsls	r3, r3, #2
 8000a90:	220f      	movs	r2, #15
 8000a92:	fa02 f303 	lsl.w	r3, r2, r3
 8000a96:	43db      	mvns	r3, r3
 8000a98:	69ba      	ldr	r2, [r7, #24]
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	4a58      	ldr	r2, [pc, #352]	; (8000c04 <HAL_GPIO_Init+0x32c>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d037      	beq.n	8000b16 <HAL_GPIO_Init+0x23e>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4a57      	ldr	r2, [pc, #348]	; (8000c08 <HAL_GPIO_Init+0x330>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d031      	beq.n	8000b12 <HAL_GPIO_Init+0x23a>
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	4a56      	ldr	r2, [pc, #344]	; (8000c0c <HAL_GPIO_Init+0x334>)
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d02b      	beq.n	8000b0e <HAL_GPIO_Init+0x236>
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	4a55      	ldr	r2, [pc, #340]	; (8000c10 <HAL_GPIO_Init+0x338>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d025      	beq.n	8000b0a <HAL_GPIO_Init+0x232>
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	4a54      	ldr	r2, [pc, #336]	; (8000c14 <HAL_GPIO_Init+0x33c>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d01f      	beq.n	8000b06 <HAL_GPIO_Init+0x22e>
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	4a53      	ldr	r2, [pc, #332]	; (8000c18 <HAL_GPIO_Init+0x340>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d019      	beq.n	8000b02 <HAL_GPIO_Init+0x22a>
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	4a52      	ldr	r2, [pc, #328]	; (8000c1c <HAL_GPIO_Init+0x344>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d013      	beq.n	8000afe <HAL_GPIO_Init+0x226>
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	4a51      	ldr	r2, [pc, #324]	; (8000c20 <HAL_GPIO_Init+0x348>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d00d      	beq.n	8000afa <HAL_GPIO_Init+0x222>
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	4a50      	ldr	r2, [pc, #320]	; (8000c24 <HAL_GPIO_Init+0x34c>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d007      	beq.n	8000af6 <HAL_GPIO_Init+0x21e>
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	4a4f      	ldr	r2, [pc, #316]	; (8000c28 <HAL_GPIO_Init+0x350>)
 8000aea:	4293      	cmp	r3, r2
 8000aec:	d101      	bne.n	8000af2 <HAL_GPIO_Init+0x21a>
 8000aee:	2309      	movs	r3, #9
 8000af0:	e012      	b.n	8000b18 <HAL_GPIO_Init+0x240>
 8000af2:	230a      	movs	r3, #10
 8000af4:	e010      	b.n	8000b18 <HAL_GPIO_Init+0x240>
 8000af6:	2308      	movs	r3, #8
 8000af8:	e00e      	b.n	8000b18 <HAL_GPIO_Init+0x240>
 8000afa:	2307      	movs	r3, #7
 8000afc:	e00c      	b.n	8000b18 <HAL_GPIO_Init+0x240>
 8000afe:	2306      	movs	r3, #6
 8000b00:	e00a      	b.n	8000b18 <HAL_GPIO_Init+0x240>
 8000b02:	2305      	movs	r3, #5
 8000b04:	e008      	b.n	8000b18 <HAL_GPIO_Init+0x240>
 8000b06:	2304      	movs	r3, #4
 8000b08:	e006      	b.n	8000b18 <HAL_GPIO_Init+0x240>
 8000b0a:	2303      	movs	r3, #3
 8000b0c:	e004      	b.n	8000b18 <HAL_GPIO_Init+0x240>
 8000b0e:	2302      	movs	r3, #2
 8000b10:	e002      	b.n	8000b18 <HAL_GPIO_Init+0x240>
 8000b12:	2301      	movs	r3, #1
 8000b14:	e000      	b.n	8000b18 <HAL_GPIO_Init+0x240>
 8000b16:	2300      	movs	r3, #0
 8000b18:	69fa      	ldr	r2, [r7, #28]
 8000b1a:	f002 0203 	and.w	r2, r2, #3
 8000b1e:	0092      	lsls	r2, r2, #2
 8000b20:	4093      	lsls	r3, r2
 8000b22:	69ba      	ldr	r2, [r7, #24]
 8000b24:	4313      	orrs	r3, r2
 8000b26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000b28:	4935      	ldr	r1, [pc, #212]	; (8000c00 <HAL_GPIO_Init+0x328>)
 8000b2a:	69fb      	ldr	r3, [r7, #28]
 8000b2c:	089b      	lsrs	r3, r3, #2
 8000b2e:	3302      	adds	r3, #2
 8000b30:	69ba      	ldr	r2, [r7, #24]
 8000b32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b36:	4b3d      	ldr	r3, [pc, #244]	; (8000c2c <HAL_GPIO_Init+0x354>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b3c:	693b      	ldr	r3, [r7, #16]
 8000b3e:	43db      	mvns	r3, r3
 8000b40:	69ba      	ldr	r2, [r7, #24]
 8000b42:	4013      	ands	r3, r2
 8000b44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	685b      	ldr	r3, [r3, #4]
 8000b4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d003      	beq.n	8000b5a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000b52:	69ba      	ldr	r2, [r7, #24]
 8000b54:	693b      	ldr	r3, [r7, #16]
 8000b56:	4313      	orrs	r3, r2
 8000b58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000b5a:	4a34      	ldr	r2, [pc, #208]	; (8000c2c <HAL_GPIO_Init+0x354>)
 8000b5c:	69bb      	ldr	r3, [r7, #24]
 8000b5e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000b60:	4b32      	ldr	r3, [pc, #200]	; (8000c2c <HAL_GPIO_Init+0x354>)
 8000b62:	685b      	ldr	r3, [r3, #4]
 8000b64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b66:	693b      	ldr	r3, [r7, #16]
 8000b68:	43db      	mvns	r3, r3
 8000b6a:	69ba      	ldr	r2, [r7, #24]
 8000b6c:	4013      	ands	r3, r2
 8000b6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d003      	beq.n	8000b84 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000b7c:	69ba      	ldr	r2, [r7, #24]
 8000b7e:	693b      	ldr	r3, [r7, #16]
 8000b80:	4313      	orrs	r3, r2
 8000b82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000b84:	4a29      	ldr	r2, [pc, #164]	; (8000c2c <HAL_GPIO_Init+0x354>)
 8000b86:	69bb      	ldr	r3, [r7, #24]
 8000b88:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b8a:	4b28      	ldr	r3, [pc, #160]	; (8000c2c <HAL_GPIO_Init+0x354>)
 8000b8c:	689b      	ldr	r3, [r3, #8]
 8000b8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	43db      	mvns	r3, r3
 8000b94:	69ba      	ldr	r2, [r7, #24]
 8000b96:	4013      	ands	r3, r2
 8000b98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d003      	beq.n	8000bae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000ba6:	69ba      	ldr	r2, [r7, #24]
 8000ba8:	693b      	ldr	r3, [r7, #16]
 8000baa:	4313      	orrs	r3, r2
 8000bac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000bae:	4a1f      	ldr	r2, [pc, #124]	; (8000c2c <HAL_GPIO_Init+0x354>)
 8000bb0:	69bb      	ldr	r3, [r7, #24]
 8000bb2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000bb4:	4b1d      	ldr	r3, [pc, #116]	; (8000c2c <HAL_GPIO_Init+0x354>)
 8000bb6:	68db      	ldr	r3, [r3, #12]
 8000bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000bba:	693b      	ldr	r3, [r7, #16]
 8000bbc:	43db      	mvns	r3, r3
 8000bbe:	69ba      	ldr	r2, [r7, #24]
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d003      	beq.n	8000bd8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8000bd0:	69ba      	ldr	r2, [r7, #24]
 8000bd2:	693b      	ldr	r3, [r7, #16]
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000bd8:	4a14      	ldr	r2, [pc, #80]	; (8000c2c <HAL_GPIO_Init+0x354>)
 8000bda:	69bb      	ldr	r3, [r7, #24]
 8000bdc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000bde:	69fb      	ldr	r3, [r7, #28]
 8000be0:	3301      	adds	r3, #1
 8000be2:	61fb      	str	r3, [r7, #28]
 8000be4:	69fb      	ldr	r3, [r7, #28]
 8000be6:	2b0f      	cmp	r3, #15
 8000be8:	f67f ae84 	bls.w	80008f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000bec:	bf00      	nop
 8000bee:	bf00      	nop
 8000bf0:	3724      	adds	r7, #36	; 0x24
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	40013800 	.word	0x40013800
 8000c04:	40020000 	.word	0x40020000
 8000c08:	40020400 	.word	0x40020400
 8000c0c:	40020800 	.word	0x40020800
 8000c10:	40020c00 	.word	0x40020c00
 8000c14:	40021000 	.word	0x40021000
 8000c18:	40021400 	.word	0x40021400
 8000c1c:	40021800 	.word	0x40021800
 8000c20:	40021c00 	.word	0x40021c00
 8000c24:	40022000 	.word	0x40022000
 8000c28:	40022400 	.word	0x40022400
 8000c2c:	40013c00 	.word	0x40013c00

08000c30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	460b      	mov	r3, r1
 8000c3a:	807b      	strh	r3, [r7, #2]
 8000c3c:	4613      	mov	r3, r2
 8000c3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c40:	787b      	ldrb	r3, [r7, #1]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d003      	beq.n	8000c4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c46:	887a      	ldrh	r2, [r7, #2]
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000c4c:	e003      	b.n	8000c56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000c4e:	887b      	ldrh	r3, [r7, #2]
 8000c50:	041a      	lsls	r2, r3, #16
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	619a      	str	r2, [r3, #24]
}
 8000c56:	bf00      	nop
 8000c58:	370c      	adds	r7, #12
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
	...

08000c64 <HAL_UART_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b08a      	sub	sp, #40	; 0x28
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;


  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	613b      	str	r3, [r7, #16]
 8000c70:	4b23      	ldr	r3, [pc, #140]	; (8000d00 <HAL_UART_MspInit+0x9c>)
 8000c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c74:	4a22      	ldr	r2, [pc, #136]	; (8000d00 <HAL_UART_MspInit+0x9c>)
 8000c76:	f043 0308 	orr.w	r3, r3, #8
 8000c7a:	6313      	str	r3, [r2, #48]	; 0x30
 8000c7c:	4b20      	ldr	r3, [pc, #128]	; (8000d00 <HAL_UART_MspInit+0x9c>)
 8000c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c80:	f003 0308 	and.w	r3, r3, #8
 8000c84:	613b      	str	r3, [r7, #16]
 8000c86:	693b      	ldr	r3, [r7, #16]
  USARTx_RX_GPIO_CLK_ENABLE();
 8000c88:	2300      	movs	r3, #0
 8000c8a:	60fb      	str	r3, [r7, #12]
 8000c8c:	4b1c      	ldr	r3, [pc, #112]	; (8000d00 <HAL_UART_MspInit+0x9c>)
 8000c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c90:	4a1b      	ldr	r2, [pc, #108]	; (8000d00 <HAL_UART_MspInit+0x9c>)
 8000c92:	f043 0308 	orr.w	r3, r3, #8
 8000c96:	6313      	str	r3, [r2, #48]	; 0x30
 8000c98:	4b19      	ldr	r3, [pc, #100]	; (8000d00 <HAL_UART_MspInit+0x9c>)
 8000c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9c:	f003 0308 	and.w	r3, r3, #8
 8000ca0:	60fb      	str	r3, [r7, #12]
 8000ca2:	68fb      	ldr	r3, [r7, #12]


  /* Enable USARTx clock */
  USARTx_CLK_ENABLE();
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	60bb      	str	r3, [r7, #8]
 8000ca8:	4b15      	ldr	r3, [pc, #84]	; (8000d00 <HAL_UART_MspInit+0x9c>)
 8000caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cac:	4a14      	ldr	r2, [pc, #80]	; (8000d00 <HAL_UART_MspInit+0x9c>)
 8000cae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cb2:	6413      	str	r3, [r2, #64]	; 0x40
 8000cb4:	4b12      	ldr	r3, [pc, #72]	; (8000d00 <HAL_UART_MspInit+0x9c>)
 8000cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cb8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000cbc:	60bb      	str	r3, [r7, #8]
 8000cbe:	68bb      	ldr	r3, [r7, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 8000cc0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cce:	2303      	movs	r3, #3
 8000cd0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8000cd2:	2307      	movs	r3, #7
 8000cd4:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8000cd6:	f107 0314 	add.w	r3, r7, #20
 8000cda:	4619      	mov	r1, r3
 8000cdc:	4809      	ldr	r0, [pc, #36]	; (8000d04 <HAL_UART_MspInit+0xa0>)
 8000cde:	f7ff fdfb 	bl	80008d8 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8000ce2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ce6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 8000ce8:	2307      	movs	r3, #7
 8000cea:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8000cec:	f107 0314 	add.w	r3, r7, #20
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4804      	ldr	r0, [pc, #16]	; (8000d04 <HAL_UART_MspInit+0xa0>)
 8000cf4:	f7ff fdf0 	bl	80008d8 <HAL_GPIO_Init>
}
 8000cf8:	bf00      	nop
 8000cfa:	3728      	adds	r7, #40	; 0x28
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	40023800 	.word	0x40023800
 8000d04:	40020c00 	.word	0x40020c00

08000d08 <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0

}
 8000d0c:	bf00      	nop
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
	...

08000d18 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d22:	2300      	movs	r3, #0
 8000d24:	603b      	str	r3, [r7, #0]
 8000d26:	4b20      	ldr	r3, [pc, #128]	; (8000da8 <HAL_PWREx_EnableOverDrive+0x90>)
 8000d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d2a:	4a1f      	ldr	r2, [pc, #124]	; (8000da8 <HAL_PWREx_EnableOverDrive+0x90>)
 8000d2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d30:	6413      	str	r3, [r2, #64]	; 0x40
 8000d32:	4b1d      	ldr	r3, [pc, #116]	; (8000da8 <HAL_PWREx_EnableOverDrive+0x90>)
 8000d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d3a:	603b      	str	r3, [r7, #0]
 8000d3c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000d3e:	4b1b      	ldr	r3, [pc, #108]	; (8000dac <HAL_PWREx_EnableOverDrive+0x94>)
 8000d40:	2201      	movs	r2, #1
 8000d42:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d44:	f7ff fcb2 	bl	80006ac <HAL_GetTick>
 8000d48:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000d4a:	e009      	b.n	8000d60 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000d4c:	f7ff fcae 	bl	80006ac <HAL_GetTick>
 8000d50:	4602      	mov	r2, r0
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d5a:	d901      	bls.n	8000d60 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8000d5c:	2303      	movs	r3, #3
 8000d5e:	e01f      	b.n	8000da0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000d60:	4b13      	ldr	r3, [pc, #76]	; (8000db0 <HAL_PWREx_EnableOverDrive+0x98>)
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d6c:	d1ee      	bne.n	8000d4c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000d6e:	4b11      	ldr	r3, [pc, #68]	; (8000db4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8000d70:	2201      	movs	r2, #1
 8000d72:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d74:	f7ff fc9a 	bl	80006ac <HAL_GetTick>
 8000d78:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000d7a:	e009      	b.n	8000d90 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000d7c:	f7ff fc96 	bl	80006ac <HAL_GetTick>
 8000d80:	4602      	mov	r2, r0
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d8a:	d901      	bls.n	8000d90 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8000d8c:	2303      	movs	r3, #3
 8000d8e:	e007      	b.n	8000da0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000d90:	4b07      	ldr	r3, [pc, #28]	; (8000db0 <HAL_PWREx_EnableOverDrive+0x98>)
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d98:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000d9c:	d1ee      	bne.n	8000d7c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8000d9e:	2300      	movs	r3, #0
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3708      	adds	r7, #8
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	40023800 	.word	0x40023800
 8000dac:	420e0040 	.word	0x420e0040
 8000db0:	40007000 	.word	0x40007000
 8000db4:	420e0044 	.word	0x420e0044

08000db8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b086      	sub	sp, #24
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d101      	bne.n	8000dca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	e267      	b.n	800129a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f003 0301 	and.w	r3, r3, #1
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d075      	beq.n	8000ec2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000dd6:	4b88      	ldr	r3, [pc, #544]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000dd8:	689b      	ldr	r3, [r3, #8]
 8000dda:	f003 030c 	and.w	r3, r3, #12
 8000dde:	2b04      	cmp	r3, #4
 8000de0:	d00c      	beq.n	8000dfc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000de2:	4b85      	ldr	r3, [pc, #532]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000de4:	689b      	ldr	r3, [r3, #8]
 8000de6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000dea:	2b08      	cmp	r3, #8
 8000dec:	d112      	bne.n	8000e14 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000dee:	4b82      	ldr	r3, [pc, #520]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000df6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000dfa:	d10b      	bne.n	8000e14 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dfc:	4b7e      	ldr	r3, [pc, #504]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d05b      	beq.n	8000ec0 <HAL_RCC_OscConfig+0x108>
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d157      	bne.n	8000ec0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000e10:	2301      	movs	r3, #1
 8000e12:	e242      	b.n	800129a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e1c:	d106      	bne.n	8000e2c <HAL_RCC_OscConfig+0x74>
 8000e1e:	4b76      	ldr	r3, [pc, #472]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a75      	ldr	r2, [pc, #468]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000e24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e28:	6013      	str	r3, [r2, #0]
 8000e2a:	e01d      	b.n	8000e68 <HAL_RCC_OscConfig+0xb0>
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e34:	d10c      	bne.n	8000e50 <HAL_RCC_OscConfig+0x98>
 8000e36:	4b70      	ldr	r3, [pc, #448]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a6f      	ldr	r2, [pc, #444]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000e3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e40:	6013      	str	r3, [r2, #0]
 8000e42:	4b6d      	ldr	r3, [pc, #436]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a6c      	ldr	r2, [pc, #432]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000e48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e4c:	6013      	str	r3, [r2, #0]
 8000e4e:	e00b      	b.n	8000e68 <HAL_RCC_OscConfig+0xb0>
 8000e50:	4b69      	ldr	r3, [pc, #420]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a68      	ldr	r2, [pc, #416]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000e56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e5a:	6013      	str	r3, [r2, #0]
 8000e5c:	4b66      	ldr	r3, [pc, #408]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a65      	ldr	r2, [pc, #404]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000e62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d013      	beq.n	8000e98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e70:	f7ff fc1c 	bl	80006ac <HAL_GetTick>
 8000e74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e76:	e008      	b.n	8000e8a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e78:	f7ff fc18 	bl	80006ac <HAL_GetTick>
 8000e7c:	4602      	mov	r2, r0
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	1ad3      	subs	r3, r2, r3
 8000e82:	2b64      	cmp	r3, #100	; 0x64
 8000e84:	d901      	bls.n	8000e8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000e86:	2303      	movs	r3, #3
 8000e88:	e207      	b.n	800129a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e8a:	4b5b      	ldr	r3, [pc, #364]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d0f0      	beq.n	8000e78 <HAL_RCC_OscConfig+0xc0>
 8000e96:	e014      	b.n	8000ec2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e98:	f7ff fc08 	bl	80006ac <HAL_GetTick>
 8000e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e9e:	e008      	b.n	8000eb2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ea0:	f7ff fc04 	bl	80006ac <HAL_GetTick>
 8000ea4:	4602      	mov	r2, r0
 8000ea6:	693b      	ldr	r3, [r7, #16]
 8000ea8:	1ad3      	subs	r3, r2, r3
 8000eaa:	2b64      	cmp	r3, #100	; 0x64
 8000eac:	d901      	bls.n	8000eb2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000eae:	2303      	movs	r3, #3
 8000eb0:	e1f3      	b.n	800129a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eb2:	4b51      	ldr	r3, [pc, #324]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d1f0      	bne.n	8000ea0 <HAL_RCC_OscConfig+0xe8>
 8000ebe:	e000      	b.n	8000ec2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ec0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f003 0302 	and.w	r3, r3, #2
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d063      	beq.n	8000f96 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000ece:	4b4a      	ldr	r3, [pc, #296]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000ed0:	689b      	ldr	r3, [r3, #8]
 8000ed2:	f003 030c 	and.w	r3, r3, #12
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d00b      	beq.n	8000ef2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000eda:	4b47      	ldr	r3, [pc, #284]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000ee2:	2b08      	cmp	r3, #8
 8000ee4:	d11c      	bne.n	8000f20 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000ee6:	4b44      	ldr	r3, [pc, #272]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d116      	bne.n	8000f20 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ef2:	4b41      	ldr	r3, [pc, #260]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f003 0302 	and.w	r3, r3, #2
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d005      	beq.n	8000f0a <HAL_RCC_OscConfig+0x152>
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	68db      	ldr	r3, [r3, #12]
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d001      	beq.n	8000f0a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
 8000f08:	e1c7      	b.n	800129a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f0a:	4b3b      	ldr	r3, [pc, #236]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	691b      	ldr	r3, [r3, #16]
 8000f16:	00db      	lsls	r3, r3, #3
 8000f18:	4937      	ldr	r1, [pc, #220]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f1e:	e03a      	b.n	8000f96 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d020      	beq.n	8000f6a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f28:	4b34      	ldr	r3, [pc, #208]	; (8000ffc <HAL_RCC_OscConfig+0x244>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f2e:	f7ff fbbd 	bl	80006ac <HAL_GetTick>
 8000f32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f34:	e008      	b.n	8000f48 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f36:	f7ff fbb9 	bl	80006ac <HAL_GetTick>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	1ad3      	subs	r3, r2, r3
 8000f40:	2b02      	cmp	r3, #2
 8000f42:	d901      	bls.n	8000f48 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000f44:	2303      	movs	r3, #3
 8000f46:	e1a8      	b.n	800129a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f48:	4b2b      	ldr	r3, [pc, #172]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f003 0302 	and.w	r3, r3, #2
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d0f0      	beq.n	8000f36 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f54:	4b28      	ldr	r3, [pc, #160]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	691b      	ldr	r3, [r3, #16]
 8000f60:	00db      	lsls	r3, r3, #3
 8000f62:	4925      	ldr	r1, [pc, #148]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000f64:	4313      	orrs	r3, r2
 8000f66:	600b      	str	r3, [r1, #0]
 8000f68:	e015      	b.n	8000f96 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f6a:	4b24      	ldr	r3, [pc, #144]	; (8000ffc <HAL_RCC_OscConfig+0x244>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f70:	f7ff fb9c 	bl	80006ac <HAL_GetTick>
 8000f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f76:	e008      	b.n	8000f8a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f78:	f7ff fb98 	bl	80006ac <HAL_GetTick>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	1ad3      	subs	r3, r2, r3
 8000f82:	2b02      	cmp	r3, #2
 8000f84:	d901      	bls.n	8000f8a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000f86:	2303      	movs	r3, #3
 8000f88:	e187      	b.n	800129a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f8a:	4b1b      	ldr	r3, [pc, #108]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f003 0302 	and.w	r3, r3, #2
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d1f0      	bne.n	8000f78 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f003 0308 	and.w	r3, r3, #8
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d036      	beq.n	8001010 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	695b      	ldr	r3, [r3, #20]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d016      	beq.n	8000fd8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000faa:	4b15      	ldr	r3, [pc, #84]	; (8001000 <HAL_RCC_OscConfig+0x248>)
 8000fac:	2201      	movs	r2, #1
 8000fae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fb0:	f7ff fb7c 	bl	80006ac <HAL_GetTick>
 8000fb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fb6:	e008      	b.n	8000fca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fb8:	f7ff fb78 	bl	80006ac <HAL_GetTick>
 8000fbc:	4602      	mov	r2, r0
 8000fbe:	693b      	ldr	r3, [r7, #16]
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	2b02      	cmp	r3, #2
 8000fc4:	d901      	bls.n	8000fca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	e167      	b.n	800129a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fca:	4b0b      	ldr	r3, [pc, #44]	; (8000ff8 <HAL_RCC_OscConfig+0x240>)
 8000fcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000fce:	f003 0302 	and.w	r3, r3, #2
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d0f0      	beq.n	8000fb8 <HAL_RCC_OscConfig+0x200>
 8000fd6:	e01b      	b.n	8001010 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fd8:	4b09      	ldr	r3, [pc, #36]	; (8001000 <HAL_RCC_OscConfig+0x248>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fde:	f7ff fb65 	bl	80006ac <HAL_GetTick>
 8000fe2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fe4:	e00e      	b.n	8001004 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fe6:	f7ff fb61 	bl	80006ac <HAL_GetTick>
 8000fea:	4602      	mov	r2, r0
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	1ad3      	subs	r3, r2, r3
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d907      	bls.n	8001004 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	e150      	b.n	800129a <HAL_RCC_OscConfig+0x4e2>
 8000ff8:	40023800 	.word	0x40023800
 8000ffc:	42470000 	.word	0x42470000
 8001000:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001004:	4b88      	ldr	r3, [pc, #544]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 8001006:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001008:	f003 0302 	and.w	r3, r3, #2
 800100c:	2b00      	cmp	r3, #0
 800100e:	d1ea      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f003 0304 	and.w	r3, r3, #4
 8001018:	2b00      	cmp	r3, #0
 800101a:	f000 8097 	beq.w	800114c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800101e:	2300      	movs	r3, #0
 8001020:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001022:	4b81      	ldr	r3, [pc, #516]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 8001024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800102a:	2b00      	cmp	r3, #0
 800102c:	d10f      	bne.n	800104e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800102e:	2300      	movs	r3, #0
 8001030:	60bb      	str	r3, [r7, #8]
 8001032:	4b7d      	ldr	r3, [pc, #500]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 8001034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001036:	4a7c      	ldr	r2, [pc, #496]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 8001038:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800103c:	6413      	str	r3, [r2, #64]	; 0x40
 800103e:	4b7a      	ldr	r3, [pc, #488]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 8001040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001046:	60bb      	str	r3, [r7, #8]
 8001048:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800104a:	2301      	movs	r3, #1
 800104c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800104e:	4b77      	ldr	r3, [pc, #476]	; (800122c <HAL_RCC_OscConfig+0x474>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001056:	2b00      	cmp	r3, #0
 8001058:	d118      	bne.n	800108c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800105a:	4b74      	ldr	r3, [pc, #464]	; (800122c <HAL_RCC_OscConfig+0x474>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4a73      	ldr	r2, [pc, #460]	; (800122c <HAL_RCC_OscConfig+0x474>)
 8001060:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001064:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001066:	f7ff fb21 	bl	80006ac <HAL_GetTick>
 800106a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800106c:	e008      	b.n	8001080 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800106e:	f7ff fb1d 	bl	80006ac <HAL_GetTick>
 8001072:	4602      	mov	r2, r0
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	1ad3      	subs	r3, r2, r3
 8001078:	2b02      	cmp	r3, #2
 800107a:	d901      	bls.n	8001080 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800107c:	2303      	movs	r3, #3
 800107e:	e10c      	b.n	800129a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001080:	4b6a      	ldr	r3, [pc, #424]	; (800122c <HAL_RCC_OscConfig+0x474>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001088:	2b00      	cmp	r3, #0
 800108a:	d0f0      	beq.n	800106e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	689b      	ldr	r3, [r3, #8]
 8001090:	2b01      	cmp	r3, #1
 8001092:	d106      	bne.n	80010a2 <HAL_RCC_OscConfig+0x2ea>
 8001094:	4b64      	ldr	r3, [pc, #400]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 8001096:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001098:	4a63      	ldr	r2, [pc, #396]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 800109a:	f043 0301 	orr.w	r3, r3, #1
 800109e:	6713      	str	r3, [r2, #112]	; 0x70
 80010a0:	e01c      	b.n	80010dc <HAL_RCC_OscConfig+0x324>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	2b05      	cmp	r3, #5
 80010a8:	d10c      	bne.n	80010c4 <HAL_RCC_OscConfig+0x30c>
 80010aa:	4b5f      	ldr	r3, [pc, #380]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 80010ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010ae:	4a5e      	ldr	r2, [pc, #376]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 80010b0:	f043 0304 	orr.w	r3, r3, #4
 80010b4:	6713      	str	r3, [r2, #112]	; 0x70
 80010b6:	4b5c      	ldr	r3, [pc, #368]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 80010b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010ba:	4a5b      	ldr	r2, [pc, #364]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 80010bc:	f043 0301 	orr.w	r3, r3, #1
 80010c0:	6713      	str	r3, [r2, #112]	; 0x70
 80010c2:	e00b      	b.n	80010dc <HAL_RCC_OscConfig+0x324>
 80010c4:	4b58      	ldr	r3, [pc, #352]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 80010c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010c8:	4a57      	ldr	r2, [pc, #348]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 80010ca:	f023 0301 	bic.w	r3, r3, #1
 80010ce:	6713      	str	r3, [r2, #112]	; 0x70
 80010d0:	4b55      	ldr	r3, [pc, #340]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 80010d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010d4:	4a54      	ldr	r2, [pc, #336]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 80010d6:	f023 0304 	bic.w	r3, r3, #4
 80010da:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	689b      	ldr	r3, [r3, #8]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d015      	beq.n	8001110 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010e4:	f7ff fae2 	bl	80006ac <HAL_GetTick>
 80010e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010ea:	e00a      	b.n	8001102 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010ec:	f7ff fade 	bl	80006ac <HAL_GetTick>
 80010f0:	4602      	mov	r2, r0
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d901      	bls.n	8001102 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80010fe:	2303      	movs	r3, #3
 8001100:	e0cb      	b.n	800129a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001102:	4b49      	ldr	r3, [pc, #292]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 8001104:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001106:	f003 0302 	and.w	r3, r3, #2
 800110a:	2b00      	cmp	r3, #0
 800110c:	d0ee      	beq.n	80010ec <HAL_RCC_OscConfig+0x334>
 800110e:	e014      	b.n	800113a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001110:	f7ff facc 	bl	80006ac <HAL_GetTick>
 8001114:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001116:	e00a      	b.n	800112e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001118:	f7ff fac8 	bl	80006ac <HAL_GetTick>
 800111c:	4602      	mov	r2, r0
 800111e:	693b      	ldr	r3, [r7, #16]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	f241 3288 	movw	r2, #5000	; 0x1388
 8001126:	4293      	cmp	r3, r2
 8001128:	d901      	bls.n	800112e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800112a:	2303      	movs	r3, #3
 800112c:	e0b5      	b.n	800129a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800112e:	4b3e      	ldr	r3, [pc, #248]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 8001130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001132:	f003 0302 	and.w	r3, r3, #2
 8001136:	2b00      	cmp	r3, #0
 8001138:	d1ee      	bne.n	8001118 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800113a:	7dfb      	ldrb	r3, [r7, #23]
 800113c:	2b01      	cmp	r3, #1
 800113e:	d105      	bne.n	800114c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001140:	4b39      	ldr	r3, [pc, #228]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 8001142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001144:	4a38      	ldr	r2, [pc, #224]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 8001146:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800114a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	699b      	ldr	r3, [r3, #24]
 8001150:	2b00      	cmp	r3, #0
 8001152:	f000 80a1 	beq.w	8001298 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001156:	4b34      	ldr	r3, [pc, #208]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 8001158:	689b      	ldr	r3, [r3, #8]
 800115a:	f003 030c 	and.w	r3, r3, #12
 800115e:	2b08      	cmp	r3, #8
 8001160:	d05c      	beq.n	800121c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	699b      	ldr	r3, [r3, #24]
 8001166:	2b02      	cmp	r3, #2
 8001168:	d141      	bne.n	80011ee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800116a:	4b31      	ldr	r3, [pc, #196]	; (8001230 <HAL_RCC_OscConfig+0x478>)
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001170:	f7ff fa9c 	bl	80006ac <HAL_GetTick>
 8001174:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001176:	e008      	b.n	800118a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001178:	f7ff fa98 	bl	80006ac <HAL_GetTick>
 800117c:	4602      	mov	r2, r0
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	2b02      	cmp	r3, #2
 8001184:	d901      	bls.n	800118a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001186:	2303      	movs	r3, #3
 8001188:	e087      	b.n	800129a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800118a:	4b27      	ldr	r3, [pc, #156]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001192:	2b00      	cmp	r3, #0
 8001194:	d1f0      	bne.n	8001178 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	69da      	ldr	r2, [r3, #28]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6a1b      	ldr	r3, [r3, #32]
 800119e:	431a      	orrs	r2, r3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a4:	019b      	lsls	r3, r3, #6
 80011a6:	431a      	orrs	r2, r3
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011ac:	085b      	lsrs	r3, r3, #1
 80011ae:	3b01      	subs	r3, #1
 80011b0:	041b      	lsls	r3, r3, #16
 80011b2:	431a      	orrs	r2, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011b8:	061b      	lsls	r3, r3, #24
 80011ba:	491b      	ldr	r1, [pc, #108]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 80011bc:	4313      	orrs	r3, r2
 80011be:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011c0:	4b1b      	ldr	r3, [pc, #108]	; (8001230 <HAL_RCC_OscConfig+0x478>)
 80011c2:	2201      	movs	r2, #1
 80011c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c6:	f7ff fa71 	bl	80006ac <HAL_GetTick>
 80011ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011cc:	e008      	b.n	80011e0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011ce:	f7ff fa6d 	bl	80006ac <HAL_GetTick>
 80011d2:	4602      	mov	r2, r0
 80011d4:	693b      	ldr	r3, [r7, #16]
 80011d6:	1ad3      	subs	r3, r2, r3
 80011d8:	2b02      	cmp	r3, #2
 80011da:	d901      	bls.n	80011e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80011dc:	2303      	movs	r3, #3
 80011de:	e05c      	b.n	800129a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011e0:	4b11      	ldr	r3, [pc, #68]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d0f0      	beq.n	80011ce <HAL_RCC_OscConfig+0x416>
 80011ec:	e054      	b.n	8001298 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011ee:	4b10      	ldr	r3, [pc, #64]	; (8001230 <HAL_RCC_OscConfig+0x478>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f4:	f7ff fa5a 	bl	80006ac <HAL_GetTick>
 80011f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80011fa:	e008      	b.n	800120e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011fc:	f7ff fa56 	bl	80006ac <HAL_GetTick>
 8001200:	4602      	mov	r2, r0
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	2b02      	cmp	r3, #2
 8001208:	d901      	bls.n	800120e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800120a:	2303      	movs	r3, #3
 800120c:	e045      	b.n	800129a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800120e:	4b06      	ldr	r3, [pc, #24]	; (8001228 <HAL_RCC_OscConfig+0x470>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001216:	2b00      	cmp	r3, #0
 8001218:	d1f0      	bne.n	80011fc <HAL_RCC_OscConfig+0x444>
 800121a:	e03d      	b.n	8001298 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	699b      	ldr	r3, [r3, #24]
 8001220:	2b01      	cmp	r3, #1
 8001222:	d107      	bne.n	8001234 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001224:	2301      	movs	r3, #1
 8001226:	e038      	b.n	800129a <HAL_RCC_OscConfig+0x4e2>
 8001228:	40023800 	.word	0x40023800
 800122c:	40007000 	.word	0x40007000
 8001230:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001234:	4b1b      	ldr	r3, [pc, #108]	; (80012a4 <HAL_RCC_OscConfig+0x4ec>)
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	699b      	ldr	r3, [r3, #24]
 800123e:	2b01      	cmp	r3, #1
 8001240:	d028      	beq.n	8001294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800124c:	429a      	cmp	r2, r3
 800124e:	d121      	bne.n	8001294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800125a:	429a      	cmp	r2, r3
 800125c:	d11a      	bne.n	8001294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800125e:	68fa      	ldr	r2, [r7, #12]
 8001260:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001264:	4013      	ands	r3, r2
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800126a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800126c:	4293      	cmp	r3, r2
 800126e:	d111      	bne.n	8001294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800127a:	085b      	lsrs	r3, r3, #1
 800127c:	3b01      	subs	r3, #1
 800127e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001280:	429a      	cmp	r2, r3
 8001282:	d107      	bne.n	8001294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800128e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001290:	429a      	cmp	r2, r3
 8001292:	d001      	beq.n	8001298 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001294:	2301      	movs	r3, #1
 8001296:	e000      	b.n	800129a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001298:	2300      	movs	r3, #0
}
 800129a:	4618      	mov	r0, r3
 800129c:	3718      	adds	r7, #24
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40023800 	.word	0x40023800

080012a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d101      	bne.n	80012bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012b8:	2301      	movs	r3, #1
 80012ba:	e0cc      	b.n	8001456 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012bc:	4b68      	ldr	r3, [pc, #416]	; (8001460 <HAL_RCC_ClockConfig+0x1b8>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f003 030f 	and.w	r3, r3, #15
 80012c4:	683a      	ldr	r2, [r7, #0]
 80012c6:	429a      	cmp	r2, r3
 80012c8:	d90c      	bls.n	80012e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012ca:	4b65      	ldr	r3, [pc, #404]	; (8001460 <HAL_RCC_ClockConfig+0x1b8>)
 80012cc:	683a      	ldr	r2, [r7, #0]
 80012ce:	b2d2      	uxtb	r2, r2
 80012d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012d2:	4b63      	ldr	r3, [pc, #396]	; (8001460 <HAL_RCC_ClockConfig+0x1b8>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f003 030f 	and.w	r3, r3, #15
 80012da:	683a      	ldr	r2, [r7, #0]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d001      	beq.n	80012e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80012e0:	2301      	movs	r3, #1
 80012e2:	e0b8      	b.n	8001456 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f003 0302 	and.w	r3, r3, #2
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d020      	beq.n	8001332 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 0304 	and.w	r3, r3, #4
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d005      	beq.n	8001308 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012fc:	4b59      	ldr	r3, [pc, #356]	; (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 80012fe:	689b      	ldr	r3, [r3, #8]
 8001300:	4a58      	ldr	r2, [pc, #352]	; (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 8001302:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001306:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f003 0308 	and.w	r3, r3, #8
 8001310:	2b00      	cmp	r3, #0
 8001312:	d005      	beq.n	8001320 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001314:	4b53      	ldr	r3, [pc, #332]	; (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	4a52      	ldr	r2, [pc, #328]	; (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 800131a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800131e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001320:	4b50      	ldr	r3, [pc, #320]	; (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	494d      	ldr	r1, [pc, #308]	; (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 800132e:	4313      	orrs	r3, r2
 8001330:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f003 0301 	and.w	r3, r3, #1
 800133a:	2b00      	cmp	r3, #0
 800133c:	d044      	beq.n	80013c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	2b01      	cmp	r3, #1
 8001344:	d107      	bne.n	8001356 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001346:	4b47      	ldr	r3, [pc, #284]	; (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800134e:	2b00      	cmp	r3, #0
 8001350:	d119      	bne.n	8001386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e07f      	b.n	8001456 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	2b02      	cmp	r3, #2
 800135c:	d003      	beq.n	8001366 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001362:	2b03      	cmp	r3, #3
 8001364:	d107      	bne.n	8001376 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001366:	4b3f      	ldr	r3, [pc, #252]	; (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800136e:	2b00      	cmp	r3, #0
 8001370:	d109      	bne.n	8001386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e06f      	b.n	8001456 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001376:	4b3b      	ldr	r3, [pc, #236]	; (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f003 0302 	and.w	r3, r3, #2
 800137e:	2b00      	cmp	r3, #0
 8001380:	d101      	bne.n	8001386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e067      	b.n	8001456 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001386:	4b37      	ldr	r3, [pc, #220]	; (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	f023 0203 	bic.w	r2, r3, #3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	4934      	ldr	r1, [pc, #208]	; (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 8001394:	4313      	orrs	r3, r2
 8001396:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001398:	f7ff f988 	bl	80006ac <HAL_GetTick>
 800139c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800139e:	e00a      	b.n	80013b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013a0:	f7ff f984 	bl	80006ac <HAL_GetTick>
 80013a4:	4602      	mov	r2, r0
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d901      	bls.n	80013b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013b2:	2303      	movs	r3, #3
 80013b4:	e04f      	b.n	8001456 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013b6:	4b2b      	ldr	r3, [pc, #172]	; (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	f003 020c 	and.w	r2, r3, #12
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d1eb      	bne.n	80013a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013c8:	4b25      	ldr	r3, [pc, #148]	; (8001460 <HAL_RCC_ClockConfig+0x1b8>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f003 030f 	and.w	r3, r3, #15
 80013d0:	683a      	ldr	r2, [r7, #0]
 80013d2:	429a      	cmp	r2, r3
 80013d4:	d20c      	bcs.n	80013f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013d6:	4b22      	ldr	r3, [pc, #136]	; (8001460 <HAL_RCC_ClockConfig+0x1b8>)
 80013d8:	683a      	ldr	r2, [r7, #0]
 80013da:	b2d2      	uxtb	r2, r2
 80013dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013de:	4b20      	ldr	r3, [pc, #128]	; (8001460 <HAL_RCC_ClockConfig+0x1b8>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 030f 	and.w	r3, r3, #15
 80013e6:	683a      	ldr	r2, [r7, #0]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d001      	beq.n	80013f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80013ec:	2301      	movs	r3, #1
 80013ee:	e032      	b.n	8001456 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 0304 	and.w	r3, r3, #4
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d008      	beq.n	800140e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013fc:	4b19      	ldr	r3, [pc, #100]	; (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	4916      	ldr	r1, [pc, #88]	; (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 800140a:	4313      	orrs	r3, r2
 800140c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 0308 	and.w	r3, r3, #8
 8001416:	2b00      	cmp	r3, #0
 8001418:	d009      	beq.n	800142e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800141a:	4b12      	ldr	r3, [pc, #72]	; (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	691b      	ldr	r3, [r3, #16]
 8001426:	00db      	lsls	r3, r3, #3
 8001428:	490e      	ldr	r1, [pc, #56]	; (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 800142a:	4313      	orrs	r3, r2
 800142c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800142e:	f000 f821 	bl	8001474 <HAL_RCC_GetSysClockFreq>
 8001432:	4602      	mov	r2, r0
 8001434:	4b0b      	ldr	r3, [pc, #44]	; (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	091b      	lsrs	r3, r3, #4
 800143a:	f003 030f 	and.w	r3, r3, #15
 800143e:	490a      	ldr	r1, [pc, #40]	; (8001468 <HAL_RCC_ClockConfig+0x1c0>)
 8001440:	5ccb      	ldrb	r3, [r1, r3]
 8001442:	fa22 f303 	lsr.w	r3, r2, r3
 8001446:	4a09      	ldr	r2, [pc, #36]	; (800146c <HAL_RCC_ClockConfig+0x1c4>)
 8001448:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800144a:	4b09      	ldr	r3, [pc, #36]	; (8001470 <HAL_RCC_ClockConfig+0x1c8>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff f8e8 	bl	8000624 <HAL_InitTick>

  return HAL_OK;
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	3710      	adds	r7, #16
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	40023c00 	.word	0x40023c00
 8001464:	40023800 	.word	0x40023800
 8001468:	080020dc 	.word	0x080020dc
 800146c:	2000000c 	.word	0x2000000c
 8001470:	20000010 	.word	0x20000010

08001474 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001474:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001478:	b094      	sub	sp, #80	; 0x50
 800147a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800147c:	2300      	movs	r3, #0
 800147e:	647b      	str	r3, [r7, #68]	; 0x44
 8001480:	2300      	movs	r3, #0
 8001482:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001484:	2300      	movs	r3, #0
 8001486:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001488:	2300      	movs	r3, #0
 800148a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800148c:	4b79      	ldr	r3, [pc, #484]	; (8001674 <HAL_RCC_GetSysClockFreq+0x200>)
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	f003 030c 	and.w	r3, r3, #12
 8001494:	2b08      	cmp	r3, #8
 8001496:	d00d      	beq.n	80014b4 <HAL_RCC_GetSysClockFreq+0x40>
 8001498:	2b08      	cmp	r3, #8
 800149a:	f200 80e1 	bhi.w	8001660 <HAL_RCC_GetSysClockFreq+0x1ec>
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d002      	beq.n	80014a8 <HAL_RCC_GetSysClockFreq+0x34>
 80014a2:	2b04      	cmp	r3, #4
 80014a4:	d003      	beq.n	80014ae <HAL_RCC_GetSysClockFreq+0x3a>
 80014a6:	e0db      	b.n	8001660 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80014a8:	4b73      	ldr	r3, [pc, #460]	; (8001678 <HAL_RCC_GetSysClockFreq+0x204>)
 80014aa:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80014ac:	e0db      	b.n	8001666 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80014ae:	4b73      	ldr	r3, [pc, #460]	; (800167c <HAL_RCC_GetSysClockFreq+0x208>)
 80014b0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80014b2:	e0d8      	b.n	8001666 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014b4:	4b6f      	ldr	r3, [pc, #444]	; (8001674 <HAL_RCC_GetSysClockFreq+0x200>)
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80014bc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80014be:	4b6d      	ldr	r3, [pc, #436]	; (8001674 <HAL_RCC_GetSysClockFreq+0x200>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d063      	beq.n	8001592 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014ca:	4b6a      	ldr	r3, [pc, #424]	; (8001674 <HAL_RCC_GetSysClockFreq+0x200>)
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	099b      	lsrs	r3, r3, #6
 80014d0:	2200      	movs	r2, #0
 80014d2:	63bb      	str	r3, [r7, #56]	; 0x38
 80014d4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80014d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014dc:	633b      	str	r3, [r7, #48]	; 0x30
 80014de:	2300      	movs	r3, #0
 80014e0:	637b      	str	r3, [r7, #52]	; 0x34
 80014e2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80014e6:	4622      	mov	r2, r4
 80014e8:	462b      	mov	r3, r5
 80014ea:	f04f 0000 	mov.w	r0, #0
 80014ee:	f04f 0100 	mov.w	r1, #0
 80014f2:	0159      	lsls	r1, r3, #5
 80014f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80014f8:	0150      	lsls	r0, r2, #5
 80014fa:	4602      	mov	r2, r0
 80014fc:	460b      	mov	r3, r1
 80014fe:	4621      	mov	r1, r4
 8001500:	1a51      	subs	r1, r2, r1
 8001502:	6139      	str	r1, [r7, #16]
 8001504:	4629      	mov	r1, r5
 8001506:	eb63 0301 	sbc.w	r3, r3, r1
 800150a:	617b      	str	r3, [r7, #20]
 800150c:	f04f 0200 	mov.w	r2, #0
 8001510:	f04f 0300 	mov.w	r3, #0
 8001514:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001518:	4659      	mov	r1, fp
 800151a:	018b      	lsls	r3, r1, #6
 800151c:	4651      	mov	r1, sl
 800151e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001522:	4651      	mov	r1, sl
 8001524:	018a      	lsls	r2, r1, #6
 8001526:	4651      	mov	r1, sl
 8001528:	ebb2 0801 	subs.w	r8, r2, r1
 800152c:	4659      	mov	r1, fp
 800152e:	eb63 0901 	sbc.w	r9, r3, r1
 8001532:	f04f 0200 	mov.w	r2, #0
 8001536:	f04f 0300 	mov.w	r3, #0
 800153a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800153e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001542:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001546:	4690      	mov	r8, r2
 8001548:	4699      	mov	r9, r3
 800154a:	4623      	mov	r3, r4
 800154c:	eb18 0303 	adds.w	r3, r8, r3
 8001550:	60bb      	str	r3, [r7, #8]
 8001552:	462b      	mov	r3, r5
 8001554:	eb49 0303 	adc.w	r3, r9, r3
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	f04f 0200 	mov.w	r2, #0
 800155e:	f04f 0300 	mov.w	r3, #0
 8001562:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001566:	4629      	mov	r1, r5
 8001568:	024b      	lsls	r3, r1, #9
 800156a:	4621      	mov	r1, r4
 800156c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001570:	4621      	mov	r1, r4
 8001572:	024a      	lsls	r2, r1, #9
 8001574:	4610      	mov	r0, r2
 8001576:	4619      	mov	r1, r3
 8001578:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800157a:	2200      	movs	r2, #0
 800157c:	62bb      	str	r3, [r7, #40]	; 0x28
 800157e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001580:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001584:	f7fe fe32 	bl	80001ec <__aeabi_uldivmod>
 8001588:	4602      	mov	r2, r0
 800158a:	460b      	mov	r3, r1
 800158c:	4613      	mov	r3, r2
 800158e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001590:	e058      	b.n	8001644 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001592:	4b38      	ldr	r3, [pc, #224]	; (8001674 <HAL_RCC_GetSysClockFreq+0x200>)
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	099b      	lsrs	r3, r3, #6
 8001598:	2200      	movs	r2, #0
 800159a:	4618      	mov	r0, r3
 800159c:	4611      	mov	r1, r2
 800159e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80015a2:	623b      	str	r3, [r7, #32]
 80015a4:	2300      	movs	r3, #0
 80015a6:	627b      	str	r3, [r7, #36]	; 0x24
 80015a8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80015ac:	4642      	mov	r2, r8
 80015ae:	464b      	mov	r3, r9
 80015b0:	f04f 0000 	mov.w	r0, #0
 80015b4:	f04f 0100 	mov.w	r1, #0
 80015b8:	0159      	lsls	r1, r3, #5
 80015ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015be:	0150      	lsls	r0, r2, #5
 80015c0:	4602      	mov	r2, r0
 80015c2:	460b      	mov	r3, r1
 80015c4:	4641      	mov	r1, r8
 80015c6:	ebb2 0a01 	subs.w	sl, r2, r1
 80015ca:	4649      	mov	r1, r9
 80015cc:	eb63 0b01 	sbc.w	fp, r3, r1
 80015d0:	f04f 0200 	mov.w	r2, #0
 80015d4:	f04f 0300 	mov.w	r3, #0
 80015d8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80015dc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80015e0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80015e4:	ebb2 040a 	subs.w	r4, r2, sl
 80015e8:	eb63 050b 	sbc.w	r5, r3, fp
 80015ec:	f04f 0200 	mov.w	r2, #0
 80015f0:	f04f 0300 	mov.w	r3, #0
 80015f4:	00eb      	lsls	r3, r5, #3
 80015f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80015fa:	00e2      	lsls	r2, r4, #3
 80015fc:	4614      	mov	r4, r2
 80015fe:	461d      	mov	r5, r3
 8001600:	4643      	mov	r3, r8
 8001602:	18e3      	adds	r3, r4, r3
 8001604:	603b      	str	r3, [r7, #0]
 8001606:	464b      	mov	r3, r9
 8001608:	eb45 0303 	adc.w	r3, r5, r3
 800160c:	607b      	str	r3, [r7, #4]
 800160e:	f04f 0200 	mov.w	r2, #0
 8001612:	f04f 0300 	mov.w	r3, #0
 8001616:	e9d7 4500 	ldrd	r4, r5, [r7]
 800161a:	4629      	mov	r1, r5
 800161c:	028b      	lsls	r3, r1, #10
 800161e:	4621      	mov	r1, r4
 8001620:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001624:	4621      	mov	r1, r4
 8001626:	028a      	lsls	r2, r1, #10
 8001628:	4610      	mov	r0, r2
 800162a:	4619      	mov	r1, r3
 800162c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800162e:	2200      	movs	r2, #0
 8001630:	61bb      	str	r3, [r7, #24]
 8001632:	61fa      	str	r2, [r7, #28]
 8001634:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001638:	f7fe fdd8 	bl	80001ec <__aeabi_uldivmod>
 800163c:	4602      	mov	r2, r0
 800163e:	460b      	mov	r3, r1
 8001640:	4613      	mov	r3, r2
 8001642:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001644:	4b0b      	ldr	r3, [pc, #44]	; (8001674 <HAL_RCC_GetSysClockFreq+0x200>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	0c1b      	lsrs	r3, r3, #16
 800164a:	f003 0303 	and.w	r3, r3, #3
 800164e:	3301      	adds	r3, #1
 8001650:	005b      	lsls	r3, r3, #1
 8001652:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001654:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001656:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001658:	fbb2 f3f3 	udiv	r3, r2, r3
 800165c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800165e:	e002      	b.n	8001666 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001660:	4b05      	ldr	r3, [pc, #20]	; (8001678 <HAL_RCC_GetSysClockFreq+0x204>)
 8001662:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001664:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001666:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001668:	4618      	mov	r0, r3
 800166a:	3750      	adds	r7, #80	; 0x50
 800166c:	46bd      	mov	sp, r7
 800166e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001672:	bf00      	nop
 8001674:	40023800 	.word	0x40023800
 8001678:	00f42400 	.word	0x00f42400
 800167c:	007a1200 	.word	0x007a1200

08001680 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001684:	4b03      	ldr	r3, [pc, #12]	; (8001694 <HAL_RCC_GetHCLKFreq+0x14>)
 8001686:	681b      	ldr	r3, [r3, #0]
}
 8001688:	4618      	mov	r0, r3
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	2000000c 	.word	0x2000000c

08001698 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800169c:	f7ff fff0 	bl	8001680 <HAL_RCC_GetHCLKFreq>
 80016a0:	4602      	mov	r2, r0
 80016a2:	4b05      	ldr	r3, [pc, #20]	; (80016b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	0a9b      	lsrs	r3, r3, #10
 80016a8:	f003 0307 	and.w	r3, r3, #7
 80016ac:	4903      	ldr	r1, [pc, #12]	; (80016bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80016ae:	5ccb      	ldrb	r3, [r1, r3]
 80016b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	40023800 	.word	0x40023800
 80016bc:	080020ec 	.word	0x080020ec

080016c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80016c4:	f7ff ffdc 	bl	8001680 <HAL_RCC_GetHCLKFreq>
 80016c8:	4602      	mov	r2, r0
 80016ca:	4b05      	ldr	r3, [pc, #20]	; (80016e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	0b5b      	lsrs	r3, r3, #13
 80016d0:	f003 0307 	and.w	r3, r3, #7
 80016d4:	4903      	ldr	r1, [pc, #12]	; (80016e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80016d6:	5ccb      	ldrb	r3, [r1, r3]
 80016d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80016dc:	4618      	mov	r0, r3
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	40023800 	.word	0x40023800
 80016e4:	080020ec 	.word	0x080020ec

080016e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d101      	bne.n	80016fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e083      	b.n	8001802 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d108      	bne.n	8001714 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800170a:	d009      	beq.n	8001720 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2200      	movs	r2, #0
 8001710:	61da      	str	r2, [r3, #28]
 8001712:	e005      	b.n	8001720 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2200      	movs	r2, #0
 8001718:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2200      	movs	r2, #0
 800171e:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001726:	b2db      	uxtb	r3, r3
 8001728:	2b00      	cmp	r3, #0
 800172a:	d106      	bne.n	800173a <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2200      	movs	r2, #0
 8001730:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f000 f868 	bl	800180a <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2202      	movs	r2, #2
 800173e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001750:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001762:	431a      	orrs	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800176c:	431a      	orrs	r2, r3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	691b      	ldr	r3, [r3, #16]
 8001772:	f003 0302 	and.w	r3, r3, #2
 8001776:	431a      	orrs	r2, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	695b      	ldr	r3, [r3, #20]
 800177c:	f003 0301 	and.w	r3, r3, #1
 8001780:	431a      	orrs	r2, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	699b      	ldr	r3, [r3, #24]
 8001786:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800178a:	431a      	orrs	r2, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	69db      	ldr	r3, [r3, #28]
 8001790:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001794:	431a      	orrs	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6a1b      	ldr	r3, [r3, #32]
 800179a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800179e:	ea42 0103 	orr.w	r1, r2, r3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017a6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	430a      	orrs	r2, r1
 80017b0:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	699b      	ldr	r3, [r3, #24]
 80017b6:	0c1b      	lsrs	r3, r3, #16
 80017b8:	f003 0104 	and.w	r1, r3, #4
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c0:	f003 0210 	and.w	r2, r3, #16
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	430a      	orrs	r2, r1
 80017ca:	605a      	str	r2, [r3, #4]

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80017d4:	d105      	bne.n	80017e2 <HAL_SPI_Init+0xfa>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	b292      	uxth	r2, r2
 80017e0:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	69da      	ldr	r2, [r3, #28]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80017f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2200      	movs	r2, #0
 80017f6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2201      	movs	r2, #1
 80017fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001800:	2300      	movs	r3, #0
}
 8001802:	4618      	mov	r0, r3
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}

0800180a <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800180a:	b480      	push	{r7}
 800180c:	b083      	sub	sp, #12
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8001812:	bf00      	nop
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr

0800181e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800181e:	b580      	push	{r7, lr}
 8001820:	b082      	sub	sp, #8
 8001822:	af00      	add	r7, sp, #0
 8001824:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d101      	bne.n	8001830 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e03f      	b.n	80018b0 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001836:	b2db      	uxtb	r3, r3
 8001838:	2b00      	cmp	r3, #0
 800183a:	d106      	bne.n	800184a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2200      	movs	r2, #0
 8001840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001844:	6878      	ldr	r0, [r7, #4]
 8001846:	f7ff fa0d 	bl	8000c64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2224      	movs	r2, #36	; 0x24
 800184e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	68da      	ldr	r2, [r3, #12]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001860:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f000 f828 	bl	80018b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	691a      	ldr	r2, [r3, #16]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001876:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	695a      	ldr	r2, [r3, #20]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001886:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	68da      	ldr	r2, [r3, #12]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001896:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2200      	movs	r2, #0
 800189c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2220      	movs	r2, #32
 80018a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2220      	movs	r2, #32
 80018aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80018ae:	2300      	movs	r3, #0
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3708      	adds	r7, #8
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80018b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018bc:	b0c0      	sub	sp, #256	; 0x100
 80018be:	af00      	add	r7, sp, #0
 80018c0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80018c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	691b      	ldr	r3, [r3, #16]
 80018cc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80018d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80018d4:	68d9      	ldr	r1, [r3, #12]
 80018d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	ea40 0301 	orr.w	r3, r0, r1
 80018e0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80018e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80018e6:	689a      	ldr	r2, [r3, #8]
 80018e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80018ec:	691b      	ldr	r3, [r3, #16]
 80018ee:	431a      	orrs	r2, r3
 80018f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80018f4:	695b      	ldr	r3, [r3, #20]
 80018f6:	431a      	orrs	r2, r3
 80018f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80018fc:	69db      	ldr	r3, [r3, #28]
 80018fe:	4313      	orrs	r3, r2
 8001900:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001910:	f021 010c 	bic.w	r1, r1, #12
 8001914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800191e:	430b      	orrs	r3, r1
 8001920:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	695b      	ldr	r3, [r3, #20]
 800192a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800192e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001932:	6999      	ldr	r1, [r3, #24]
 8001934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	ea40 0301 	orr.w	r3, r0, r1
 800193e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	4b8f      	ldr	r3, [pc, #572]	; (8001b84 <UART_SetConfig+0x2cc>)
 8001948:	429a      	cmp	r2, r3
 800194a:	d005      	beq.n	8001958 <UART_SetConfig+0xa0>
 800194c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	4b8d      	ldr	r3, [pc, #564]	; (8001b88 <UART_SetConfig+0x2d0>)
 8001954:	429a      	cmp	r2, r3
 8001956:	d104      	bne.n	8001962 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001958:	f7ff feb2 	bl	80016c0 <HAL_RCC_GetPCLK2Freq>
 800195c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001960:	e003      	b.n	800196a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001962:	f7ff fe99 	bl	8001698 <HAL_RCC_GetPCLK1Freq>
 8001966:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800196a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800196e:	69db      	ldr	r3, [r3, #28]
 8001970:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001974:	f040 810c 	bne.w	8001b90 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001978:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800197c:	2200      	movs	r2, #0
 800197e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001982:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001986:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800198a:	4622      	mov	r2, r4
 800198c:	462b      	mov	r3, r5
 800198e:	1891      	adds	r1, r2, r2
 8001990:	65b9      	str	r1, [r7, #88]	; 0x58
 8001992:	415b      	adcs	r3, r3
 8001994:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001996:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800199a:	4621      	mov	r1, r4
 800199c:	eb12 0801 	adds.w	r8, r2, r1
 80019a0:	4629      	mov	r1, r5
 80019a2:	eb43 0901 	adc.w	r9, r3, r1
 80019a6:	f04f 0200 	mov.w	r2, #0
 80019aa:	f04f 0300 	mov.w	r3, #0
 80019ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80019b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80019b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80019ba:	4690      	mov	r8, r2
 80019bc:	4699      	mov	r9, r3
 80019be:	4623      	mov	r3, r4
 80019c0:	eb18 0303 	adds.w	r3, r8, r3
 80019c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80019c8:	462b      	mov	r3, r5
 80019ca:	eb49 0303 	adc.w	r3, r9, r3
 80019ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80019d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	2200      	movs	r2, #0
 80019da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80019de:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80019e2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80019e6:	460b      	mov	r3, r1
 80019e8:	18db      	adds	r3, r3, r3
 80019ea:	653b      	str	r3, [r7, #80]	; 0x50
 80019ec:	4613      	mov	r3, r2
 80019ee:	eb42 0303 	adc.w	r3, r2, r3
 80019f2:	657b      	str	r3, [r7, #84]	; 0x54
 80019f4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80019f8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80019fc:	f7fe fbf6 	bl	80001ec <__aeabi_uldivmod>
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	4b61      	ldr	r3, [pc, #388]	; (8001b8c <UART_SetConfig+0x2d4>)
 8001a06:	fba3 2302 	umull	r2, r3, r3, r2
 8001a0a:	095b      	lsrs	r3, r3, #5
 8001a0c:	011c      	lsls	r4, r3, #4
 8001a0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001a12:	2200      	movs	r2, #0
 8001a14:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001a18:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8001a1c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8001a20:	4642      	mov	r2, r8
 8001a22:	464b      	mov	r3, r9
 8001a24:	1891      	adds	r1, r2, r2
 8001a26:	64b9      	str	r1, [r7, #72]	; 0x48
 8001a28:	415b      	adcs	r3, r3
 8001a2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a2c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001a30:	4641      	mov	r1, r8
 8001a32:	eb12 0a01 	adds.w	sl, r2, r1
 8001a36:	4649      	mov	r1, r9
 8001a38:	eb43 0b01 	adc.w	fp, r3, r1
 8001a3c:	f04f 0200 	mov.w	r2, #0
 8001a40:	f04f 0300 	mov.w	r3, #0
 8001a44:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001a48:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001a4c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001a50:	4692      	mov	sl, r2
 8001a52:	469b      	mov	fp, r3
 8001a54:	4643      	mov	r3, r8
 8001a56:	eb1a 0303 	adds.w	r3, sl, r3
 8001a5a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001a5e:	464b      	mov	r3, r9
 8001a60:	eb4b 0303 	adc.w	r3, fp, r3
 8001a64:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001a74:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001a78:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	18db      	adds	r3, r3, r3
 8001a80:	643b      	str	r3, [r7, #64]	; 0x40
 8001a82:	4613      	mov	r3, r2
 8001a84:	eb42 0303 	adc.w	r3, r2, r3
 8001a88:	647b      	str	r3, [r7, #68]	; 0x44
 8001a8a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001a8e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8001a92:	f7fe fbab 	bl	80001ec <__aeabi_uldivmod>
 8001a96:	4602      	mov	r2, r0
 8001a98:	460b      	mov	r3, r1
 8001a9a:	4611      	mov	r1, r2
 8001a9c:	4b3b      	ldr	r3, [pc, #236]	; (8001b8c <UART_SetConfig+0x2d4>)
 8001a9e:	fba3 2301 	umull	r2, r3, r3, r1
 8001aa2:	095b      	lsrs	r3, r3, #5
 8001aa4:	2264      	movs	r2, #100	; 0x64
 8001aa6:	fb02 f303 	mul.w	r3, r2, r3
 8001aaa:	1acb      	subs	r3, r1, r3
 8001aac:	00db      	lsls	r3, r3, #3
 8001aae:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001ab2:	4b36      	ldr	r3, [pc, #216]	; (8001b8c <UART_SetConfig+0x2d4>)
 8001ab4:	fba3 2302 	umull	r2, r3, r3, r2
 8001ab8:	095b      	lsrs	r3, r3, #5
 8001aba:	005b      	lsls	r3, r3, #1
 8001abc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001ac0:	441c      	add	r4, r3
 8001ac2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001acc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001ad0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8001ad4:	4642      	mov	r2, r8
 8001ad6:	464b      	mov	r3, r9
 8001ad8:	1891      	adds	r1, r2, r2
 8001ada:	63b9      	str	r1, [r7, #56]	; 0x38
 8001adc:	415b      	adcs	r3, r3
 8001ade:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ae0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001ae4:	4641      	mov	r1, r8
 8001ae6:	1851      	adds	r1, r2, r1
 8001ae8:	6339      	str	r1, [r7, #48]	; 0x30
 8001aea:	4649      	mov	r1, r9
 8001aec:	414b      	adcs	r3, r1
 8001aee:	637b      	str	r3, [r7, #52]	; 0x34
 8001af0:	f04f 0200 	mov.w	r2, #0
 8001af4:	f04f 0300 	mov.w	r3, #0
 8001af8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8001afc:	4659      	mov	r1, fp
 8001afe:	00cb      	lsls	r3, r1, #3
 8001b00:	4651      	mov	r1, sl
 8001b02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001b06:	4651      	mov	r1, sl
 8001b08:	00ca      	lsls	r2, r1, #3
 8001b0a:	4610      	mov	r0, r2
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4603      	mov	r3, r0
 8001b10:	4642      	mov	r2, r8
 8001b12:	189b      	adds	r3, r3, r2
 8001b14:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001b18:	464b      	mov	r3, r9
 8001b1a:	460a      	mov	r2, r1
 8001b1c:	eb42 0303 	adc.w	r3, r2, r3
 8001b20:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001b30:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001b34:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8001b38:	460b      	mov	r3, r1
 8001b3a:	18db      	adds	r3, r3, r3
 8001b3c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b3e:	4613      	mov	r3, r2
 8001b40:	eb42 0303 	adc.w	r3, r2, r3
 8001b44:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b46:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001b4a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8001b4e:	f7fe fb4d 	bl	80001ec <__aeabi_uldivmod>
 8001b52:	4602      	mov	r2, r0
 8001b54:	460b      	mov	r3, r1
 8001b56:	4b0d      	ldr	r3, [pc, #52]	; (8001b8c <UART_SetConfig+0x2d4>)
 8001b58:	fba3 1302 	umull	r1, r3, r3, r2
 8001b5c:	095b      	lsrs	r3, r3, #5
 8001b5e:	2164      	movs	r1, #100	; 0x64
 8001b60:	fb01 f303 	mul.w	r3, r1, r3
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	00db      	lsls	r3, r3, #3
 8001b68:	3332      	adds	r3, #50	; 0x32
 8001b6a:	4a08      	ldr	r2, [pc, #32]	; (8001b8c <UART_SetConfig+0x2d4>)
 8001b6c:	fba2 2303 	umull	r2, r3, r2, r3
 8001b70:	095b      	lsrs	r3, r3, #5
 8001b72:	f003 0207 	and.w	r2, r3, #7
 8001b76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4422      	add	r2, r4
 8001b7e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001b80:	e105      	b.n	8001d8e <UART_SetConfig+0x4d6>
 8001b82:	bf00      	nop
 8001b84:	40011000 	.word	0x40011000
 8001b88:	40011400 	.word	0x40011400
 8001b8c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001b90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001b94:	2200      	movs	r2, #0
 8001b96:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001b9a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001b9e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001ba2:	4642      	mov	r2, r8
 8001ba4:	464b      	mov	r3, r9
 8001ba6:	1891      	adds	r1, r2, r2
 8001ba8:	6239      	str	r1, [r7, #32]
 8001baa:	415b      	adcs	r3, r3
 8001bac:	627b      	str	r3, [r7, #36]	; 0x24
 8001bae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001bb2:	4641      	mov	r1, r8
 8001bb4:	1854      	adds	r4, r2, r1
 8001bb6:	4649      	mov	r1, r9
 8001bb8:	eb43 0501 	adc.w	r5, r3, r1
 8001bbc:	f04f 0200 	mov.w	r2, #0
 8001bc0:	f04f 0300 	mov.w	r3, #0
 8001bc4:	00eb      	lsls	r3, r5, #3
 8001bc6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001bca:	00e2      	lsls	r2, r4, #3
 8001bcc:	4614      	mov	r4, r2
 8001bce:	461d      	mov	r5, r3
 8001bd0:	4643      	mov	r3, r8
 8001bd2:	18e3      	adds	r3, r4, r3
 8001bd4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001bd8:	464b      	mov	r3, r9
 8001bda:	eb45 0303 	adc.w	r3, r5, r3
 8001bde:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001be2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	2200      	movs	r2, #0
 8001bea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001bee:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8001bf2:	f04f 0200 	mov.w	r2, #0
 8001bf6:	f04f 0300 	mov.w	r3, #0
 8001bfa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001bfe:	4629      	mov	r1, r5
 8001c00:	008b      	lsls	r3, r1, #2
 8001c02:	4621      	mov	r1, r4
 8001c04:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001c08:	4621      	mov	r1, r4
 8001c0a:	008a      	lsls	r2, r1, #2
 8001c0c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8001c10:	f7fe faec 	bl	80001ec <__aeabi_uldivmod>
 8001c14:	4602      	mov	r2, r0
 8001c16:	460b      	mov	r3, r1
 8001c18:	4b60      	ldr	r3, [pc, #384]	; (8001d9c <UART_SetConfig+0x4e4>)
 8001c1a:	fba3 2302 	umull	r2, r3, r3, r2
 8001c1e:	095b      	lsrs	r3, r3, #5
 8001c20:	011c      	lsls	r4, r3, #4
 8001c22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001c26:	2200      	movs	r2, #0
 8001c28:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001c2c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001c30:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8001c34:	4642      	mov	r2, r8
 8001c36:	464b      	mov	r3, r9
 8001c38:	1891      	adds	r1, r2, r2
 8001c3a:	61b9      	str	r1, [r7, #24]
 8001c3c:	415b      	adcs	r3, r3
 8001c3e:	61fb      	str	r3, [r7, #28]
 8001c40:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c44:	4641      	mov	r1, r8
 8001c46:	1851      	adds	r1, r2, r1
 8001c48:	6139      	str	r1, [r7, #16]
 8001c4a:	4649      	mov	r1, r9
 8001c4c:	414b      	adcs	r3, r1
 8001c4e:	617b      	str	r3, [r7, #20]
 8001c50:	f04f 0200 	mov.w	r2, #0
 8001c54:	f04f 0300 	mov.w	r3, #0
 8001c58:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001c5c:	4659      	mov	r1, fp
 8001c5e:	00cb      	lsls	r3, r1, #3
 8001c60:	4651      	mov	r1, sl
 8001c62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001c66:	4651      	mov	r1, sl
 8001c68:	00ca      	lsls	r2, r1, #3
 8001c6a:	4610      	mov	r0, r2
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4603      	mov	r3, r0
 8001c70:	4642      	mov	r2, r8
 8001c72:	189b      	adds	r3, r3, r2
 8001c74:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001c78:	464b      	mov	r3, r9
 8001c7a:	460a      	mov	r2, r1
 8001c7c:	eb42 0303 	adc.w	r3, r2, r3
 8001c80:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	67bb      	str	r3, [r7, #120]	; 0x78
 8001c8e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8001c90:	f04f 0200 	mov.w	r2, #0
 8001c94:	f04f 0300 	mov.w	r3, #0
 8001c98:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8001c9c:	4649      	mov	r1, r9
 8001c9e:	008b      	lsls	r3, r1, #2
 8001ca0:	4641      	mov	r1, r8
 8001ca2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001ca6:	4641      	mov	r1, r8
 8001ca8:	008a      	lsls	r2, r1, #2
 8001caa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8001cae:	f7fe fa9d 	bl	80001ec <__aeabi_uldivmod>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	4b39      	ldr	r3, [pc, #228]	; (8001d9c <UART_SetConfig+0x4e4>)
 8001cb8:	fba3 1302 	umull	r1, r3, r3, r2
 8001cbc:	095b      	lsrs	r3, r3, #5
 8001cbe:	2164      	movs	r1, #100	; 0x64
 8001cc0:	fb01 f303 	mul.w	r3, r1, r3
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	011b      	lsls	r3, r3, #4
 8001cc8:	3332      	adds	r3, #50	; 0x32
 8001cca:	4a34      	ldr	r2, [pc, #208]	; (8001d9c <UART_SetConfig+0x4e4>)
 8001ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd0:	095b      	lsrs	r3, r3, #5
 8001cd2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001cd6:	441c      	add	r4, r3
 8001cd8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001cdc:	2200      	movs	r2, #0
 8001cde:	673b      	str	r3, [r7, #112]	; 0x70
 8001ce0:	677a      	str	r2, [r7, #116]	; 0x74
 8001ce2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8001ce6:	4642      	mov	r2, r8
 8001ce8:	464b      	mov	r3, r9
 8001cea:	1891      	adds	r1, r2, r2
 8001cec:	60b9      	str	r1, [r7, #8]
 8001cee:	415b      	adcs	r3, r3
 8001cf0:	60fb      	str	r3, [r7, #12]
 8001cf2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001cf6:	4641      	mov	r1, r8
 8001cf8:	1851      	adds	r1, r2, r1
 8001cfa:	6039      	str	r1, [r7, #0]
 8001cfc:	4649      	mov	r1, r9
 8001cfe:	414b      	adcs	r3, r1
 8001d00:	607b      	str	r3, [r7, #4]
 8001d02:	f04f 0200 	mov.w	r2, #0
 8001d06:	f04f 0300 	mov.w	r3, #0
 8001d0a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8001d0e:	4659      	mov	r1, fp
 8001d10:	00cb      	lsls	r3, r1, #3
 8001d12:	4651      	mov	r1, sl
 8001d14:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001d18:	4651      	mov	r1, sl
 8001d1a:	00ca      	lsls	r2, r1, #3
 8001d1c:	4610      	mov	r0, r2
 8001d1e:	4619      	mov	r1, r3
 8001d20:	4603      	mov	r3, r0
 8001d22:	4642      	mov	r2, r8
 8001d24:	189b      	adds	r3, r3, r2
 8001d26:	66bb      	str	r3, [r7, #104]	; 0x68
 8001d28:	464b      	mov	r3, r9
 8001d2a:	460a      	mov	r2, r1
 8001d2c:	eb42 0303 	adc.w	r3, r2, r3
 8001d30:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001d32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	663b      	str	r3, [r7, #96]	; 0x60
 8001d3c:	667a      	str	r2, [r7, #100]	; 0x64
 8001d3e:	f04f 0200 	mov.w	r2, #0
 8001d42:	f04f 0300 	mov.w	r3, #0
 8001d46:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8001d4a:	4649      	mov	r1, r9
 8001d4c:	008b      	lsls	r3, r1, #2
 8001d4e:	4641      	mov	r1, r8
 8001d50:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001d54:	4641      	mov	r1, r8
 8001d56:	008a      	lsls	r2, r1, #2
 8001d58:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001d5c:	f7fe fa46 	bl	80001ec <__aeabi_uldivmod>
 8001d60:	4602      	mov	r2, r0
 8001d62:	460b      	mov	r3, r1
 8001d64:	4b0d      	ldr	r3, [pc, #52]	; (8001d9c <UART_SetConfig+0x4e4>)
 8001d66:	fba3 1302 	umull	r1, r3, r3, r2
 8001d6a:	095b      	lsrs	r3, r3, #5
 8001d6c:	2164      	movs	r1, #100	; 0x64
 8001d6e:	fb01 f303 	mul.w	r3, r1, r3
 8001d72:	1ad3      	subs	r3, r2, r3
 8001d74:	011b      	lsls	r3, r3, #4
 8001d76:	3332      	adds	r3, #50	; 0x32
 8001d78:	4a08      	ldr	r2, [pc, #32]	; (8001d9c <UART_SetConfig+0x4e4>)
 8001d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d7e:	095b      	lsrs	r3, r3, #5
 8001d80:	f003 020f 	and.w	r2, r3, #15
 8001d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4422      	add	r2, r4
 8001d8c:	609a      	str	r2, [r3, #8]
}
 8001d8e:	bf00      	nop
 8001d90:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8001d94:	46bd      	mov	sp, r7
 8001d96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d9a:	bf00      	nop
 8001d9c:	51eb851f 	.word	0x51eb851f

08001da0 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
         duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and 
         handled in milliseconds basis.
       - Set NVIC Group Priority to 4
       - Low Level Initialization
     */
  HAL_Init();
 8001da4:	f7fe fc22 	bl	80005ec <HAL_Init>

  /* Configure the system clock to 180 MHz */
  SystemClock_Config();
 8001da8:	f000 f886 	bl	8001eb8 <SystemClock_Config>
  MX_GPIO_Init();
 8001dac:	f000 f8e6 	bl	8001f7c <MX_GPIO_Init>
  // inicialización Uart
  UartHandle.Instance        = USARTx;
 8001db0:	4b39      	ldr	r3, [pc, #228]	; (8001e98 <main+0xf8>)
 8001db2:	4a3a      	ldr	r2, [pc, #232]	; (8001e9c <main+0xfc>)
 8001db4:	601a      	str	r2, [r3, #0]
  UartHandle.Init.BaudRate   = 9600;
 8001db6:	4b38      	ldr	r3, [pc, #224]	; (8001e98 <main+0xf8>)
 8001db8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001dbc:	605a      	str	r2, [r3, #4]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8001dbe:	4b36      	ldr	r3, [pc, #216]	; (8001e98 <main+0xf8>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	609a      	str	r2, [r3, #8]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 8001dc4:	4b34      	ldr	r3, [pc, #208]	; (8001e98 <main+0xf8>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	60da      	str	r2, [r3, #12]
  UartHandle.Init.Parity     = UART_PARITY_ODD;
 8001dca:	4b33      	ldr	r3, [pc, #204]	; (8001e98 <main+0xf8>)
 8001dcc:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8001dd0:	611a      	str	r2, [r3, #16]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8001dd2:	4b31      	ldr	r3, [pc, #196]	; (8001e98 <main+0xf8>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	619a      	str	r2, [r3, #24]
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 8001dd8:	4b2f      	ldr	r3, [pc, #188]	; (8001e98 <main+0xf8>)
 8001dda:	220c      	movs	r2, #12
 8001ddc:	615a      	str	r2, [r3, #20]
  UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dde:	4b2e      	ldr	r3, [pc, #184]	; (8001e98 <main+0xf8>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&UartHandle) != HAL_OK)
 8001de4:	482c      	ldr	r0, [pc, #176]	; (8001e98 <main+0xf8>)
 8001de6:	f7ff fd1a 	bl	800181e <HAL_UART_Init>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <main+0x54>
  {
    /* Initialization Error */
    Error_Handler();
 8001df0:	f000 f85c 	bl	8001eac <Error_Handler>
  }

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPIx;
 8001df4:	4b2a      	ldr	r3, [pc, #168]	; (8001ea0 <main+0x100>)
 8001df6:	4a2b      	ldr	r2, [pc, #172]	; (8001ea4 <main+0x104>)
 8001df8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001dfa:	4b29      	ldr	r3, [pc, #164]	; (8001ea0 <main+0x100>)
 8001dfc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e00:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e02:	4b27      	ldr	r3, [pc, #156]	; (8001ea0 <main+0x100>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e08:	4b25      	ldr	r3, [pc, #148]	; (8001ea0 <main+0x100>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e0e:	4b24      	ldr	r3, [pc, #144]	; (8001ea0 <main+0x100>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e14:	4b22      	ldr	r3, [pc, #136]	; (8001ea0 <main+0x100>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e1a:	4b21      	ldr	r3, [pc, #132]	; (8001ea0 <main+0x100>)
 8001e1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e20:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e22:	4b1f      	ldr	r3, [pc, #124]	; (8001ea0 <main+0x100>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e28:	4b1d      	ldr	r3, [pc, #116]	; (8001ea0 <main+0x100>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e2e:	4b1c      	ldr	r3, [pc, #112]	; (8001ea0 <main+0x100>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e34:	4b1a      	ldr	r3, [pc, #104]	; (8001ea0 <main+0x100>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001e3a:	4b19      	ldr	r3, [pc, #100]	; (8001ea0 <main+0x100>)
 8001e3c:	220a      	movs	r2, #10
 8001e3e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e40:	4817      	ldr	r0, [pc, #92]	; (8001ea0 <main+0x100>)
 8001e42:	f7ff fc51 	bl	80016e8 <HAL_SPI_Init>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <main+0xb0>
  {
    Error_Handler();
 8001e4c:	f000 f82e 	bl	8001eac <Error_Handler>
  }

  //BMP280_Init(&hspi1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
  //HAL_Delay(3000);
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8001e50:	2200      	movs	r2, #0
 8001e52:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e56:	4814      	ldr	r0, [pc, #80]	; (8001ea8 <main+0x108>)
 8001e58:	f7fe feea 	bl	8000c30 <HAL_GPIO_WritePin>
HAL_Delay(5);
 8001e5c:	2005      	movs	r0, #5
 8001e5e:	f7fe fc31 	bl	80006c4 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8001e62:	2201      	movs	r2, #1
 8001e64:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e68:	480f      	ldr	r0, [pc, #60]	; (8001ea8 <main+0x108>)
 8001e6a:	f7fe fee1 	bl	8000c30 <HAL_GPIO_WritePin>
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e74:	480c      	ldr	r0, [pc, #48]	; (8001ea8 <main+0x108>)
 8001e76:	f7fe fedb 	bl	8000c30 <HAL_GPIO_WritePin>
	  //adrr= BMP280_Read24(0xD0);
	  HAL_Delay(500);
 8001e7a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001e7e:	f7fe fc21 	bl	80006c4 <HAL_Delay>
	  //BMP280_ReadTemperatureAndPressure(&temperature, &pressure);
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8001e82:	2201      	movs	r2, #1
 8001e84:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e88:	4807      	ldr	r0, [pc, #28]	; (8001ea8 <main+0x108>)
 8001e8a:	f7fe fed1 	bl	8000c30 <HAL_GPIO_WritePin>
	  //HAL_UART_Transmit(&UartHandle, "chau", sizeof("chau"), 0xFFFF);
	  HAL_Delay(500);
 8001e8e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001e92:	f7fe fc17 	bl	80006c4 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8001e96:	e7ea      	b.n	8001e6e <main+0xce>
 8001e98:	20000038 	.word	0x20000038
 8001e9c:	40004800 	.word	0x40004800
 8001ea0:	2000007c 	.word	0x2000007c
 8001ea4:	40013000 	.word	0x40013000
 8001ea8:	40020c00 	.word	0x40020c00

08001eac <Error_Handler>:
  }
}

static void Error_Handler(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* Turn LED3 on */
  BSP_LED_On(LED3);
 8001eb0:	2002      	movs	r0, #2
 8001eb2:	f7fe fb1d 	bl	80004f0 <BSP_LED_On>
  while (1)
 8001eb6:	e7fe      	b.n	8001eb6 <Error_Handler+0xa>

08001eb8 <SystemClock_Config>:
  *            Flash Latency(WS)              = 5
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b094      	sub	sp, #80	; 0x50
 8001ebc:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60bb      	str	r3, [r7, #8]
 8001ec2:	4b2c      	ldr	r3, [pc, #176]	; (8001f74 <SystemClock_Config+0xbc>)
 8001ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec6:	4a2b      	ldr	r2, [pc, #172]	; (8001f74 <SystemClock_Config+0xbc>)
 8001ec8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ecc:	6413      	str	r3, [r2, #64]	; 0x40
 8001ece:	4b29      	ldr	r3, [pc, #164]	; (8001f74 <SystemClock_Config+0xbc>)
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed6:	60bb      	str	r3, [r7, #8]
 8001ed8:	68bb      	ldr	r3, [r7, #8]
  
  /* The voltage scaling allows optimizing the power consumption when the device is 
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001eda:	2300      	movs	r3, #0
 8001edc:	607b      	str	r3, [r7, #4]
 8001ede:	4b26      	ldr	r3, [pc, #152]	; (8001f78 <SystemClock_Config+0xc0>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a25      	ldr	r2, [pc, #148]	; (8001f78 <SystemClock_Config+0xc0>)
 8001ee4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ee8:	6013      	str	r3, [r2, #0]
 8001eea:	4b23      	ldr	r3, [pc, #140]	; (8001f78 <SystemClock_Config+0xc0>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001ef2:	607b      	str	r3, [r7, #4]
 8001ef4:	687b      	ldr	r3, [r7, #4]
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001efa:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001efe:	613b      	str	r3, [r7, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f00:	2302      	movs	r3, #2
 8001f02:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f04:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001f08:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001f0a:	2308      	movs	r3, #8
 8001f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 360;
 8001f0e:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8001f12:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f14:	2302      	movs	r3, #2
 8001f16:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001f18:	2307      	movs	r3, #7
 8001f1a:	63bb      	str	r3, [r7, #56]	; 0x38
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f1c:	f107 030c 	add.w	r3, r7, #12
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7fe ff49 	bl	8000db8 <HAL_RCC_OscConfig>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <SystemClock_Config+0x78>
  {
    /* Initialization Error */
    Error_Handler();
 8001f2c:	f7ff ffbe 	bl	8001eac <Error_Handler>
  }
  
  if(HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001f30:	f7fe fef2 	bl	8000d18 <HAL_PWREx_EnableOverDrive>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <SystemClock_Config+0x86>
  {
    /* Initialization Error */
    Error_Handler();
 8001f3a:	f7ff ffb7 	bl	8001eac <Error_Handler>
  }
  
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8001f3e:	230f      	movs	r3, #15
 8001f40:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f42:	2302      	movs	r3, #2
 8001f44:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f46:	2300      	movs	r3, #0
 8001f48:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;  
 8001f4a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001f4e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;  
 8001f50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f54:	64fb      	str	r3, [r7, #76]	; 0x4c
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001f56:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001f5a:	2105      	movs	r1, #5
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff f9a3 	bl	80012a8 <HAL_RCC_ClockConfig>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <SystemClock_Config+0xb4>
  {
    /* Initialization Error */
    Error_Handler();
 8001f68:	f7ff ffa0 	bl	8001eac <Error_Handler>
  }
}
 8001f6c:	bf00      	nop
 8001f6e:	3750      	adds	r7, #80	; 0x50
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	40023800 	.word	0x40023800
 8001f78:	40007000 	.word	0x40007000

08001f7c <MX_GPIO_Init>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b088      	sub	sp, #32
 8001f80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f82:	f107 030c 	add.w	r3, r7, #12
 8001f86:	2200      	movs	r2, #0
 8001f88:	601a      	str	r2, [r3, #0]
 8001f8a:	605a      	str	r2, [r3, #4]
 8001f8c:	609a      	str	r2, [r3, #8]
 8001f8e:	60da      	str	r2, [r3, #12]
 8001f90:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f92:	2300      	movs	r3, #0
 8001f94:	60bb      	str	r3, [r7, #8]
 8001f96:	4b20      	ldr	r3, [pc, #128]	; (8002018 <MX_GPIO_Init+0x9c>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9a:	4a1f      	ldr	r2, [pc, #124]	; (8002018 <MX_GPIO_Init+0x9c>)
 8001f9c:	f043 0301 	orr.w	r3, r3, #1
 8001fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa2:	4b1d      	ldr	r3, [pc, #116]	; (8002018 <MX_GPIO_Init+0x9c>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	60bb      	str	r3, [r7, #8]
 8001fac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fae:	2300      	movs	r3, #0
 8001fb0:	607b      	str	r3, [r7, #4]
 8001fb2:	4b19      	ldr	r3, [pc, #100]	; (8002018 <MX_GPIO_Init+0x9c>)
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb6:	4a18      	ldr	r2, [pc, #96]	; (8002018 <MX_GPIO_Init+0x9c>)
 8001fb8:	f043 0302 	orr.w	r3, r3, #2
 8001fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fbe:	4b16      	ldr	r3, [pc, #88]	; (8002018 <MX_GPIO_Init+0x9c>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	607b      	str	r3, [r7, #4]
 8001fc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	603b      	str	r3, [r7, #0]
 8001fce:	4b12      	ldr	r3, [pc, #72]	; (8002018 <MX_GPIO_Init+0x9c>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd2:	4a11      	ldr	r2, [pc, #68]	; (8002018 <MX_GPIO_Init+0x9c>)
 8001fd4:	f043 0308 	orr.w	r3, r3, #8
 8001fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fda:	4b0f      	ldr	r3, [pc, #60]	; (8002018 <MX_GPIO_Init+0x9c>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	f003 0308 	and.w	r3, r3, #8
 8001fe2:	603b      	str	r3, [r7, #0]
 8001fe4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001fec:	480b      	ldr	r0, [pc, #44]	; (800201c <MX_GPIO_Init+0xa0>)
 8001fee:	f7fe fe1f 	bl	8000c30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001ff2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ff6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002000:	2300      	movs	r3, #0
 8002002:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002004:	f107 030c 	add.w	r3, r7, #12
 8002008:	4619      	mov	r1, r3
 800200a:	4804      	ldr	r0, [pc, #16]	; (800201c <MX_GPIO_Init+0xa0>)
 800200c:	f7fe fc64 	bl	80008d8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002010:	bf00      	nop
 8002012:	3720      	adds	r7, #32
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	40023800 	.word	0x40023800
 800201c:	40020c00 	.word	0x40020c00

08002020 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002020:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002058 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002024:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002026:	e003      	b.n	8002030 <LoopCopyDataInit>

08002028 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002028:	4b0c      	ldr	r3, [pc, #48]	; (800205c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800202a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800202c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800202e:	3104      	adds	r1, #4

08002030 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002030:	480b      	ldr	r0, [pc, #44]	; (8002060 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002032:	4b0c      	ldr	r3, [pc, #48]	; (8002064 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002034:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002036:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002038:	d3f6      	bcc.n	8002028 <CopyDataInit>
  ldr  r2, =_sbss
 800203a:	4a0b      	ldr	r2, [pc, #44]	; (8002068 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800203c:	e002      	b.n	8002044 <LoopFillZerobss>

0800203e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800203e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002040:	f842 3b04 	str.w	r3, [r2], #4

08002044 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002044:	4b09      	ldr	r3, [pc, #36]	; (800206c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002046:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002048:	d3f9      	bcc.n	800203e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800204a:	f7fe fa6b 	bl	8000524 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800204e:	f000 f811 	bl	8002074 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002052:	f7ff fea5 	bl	8001da0 <main>
  bx  lr    
 8002056:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002058:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800205c:	08002104 	.word	0x08002104
  ldr  r0, =_sdata
 8002060:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002064:	20000018 	.word	0x20000018
  ldr  r2, =_sbss
 8002068:	20000018 	.word	0x20000018
  ldr  r3, = _ebss
 800206c:	200000d4 	.word	0x200000d4

08002070 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002070:	e7fe      	b.n	8002070 <ADC_IRQHandler>
	...

08002074 <__libc_init_array>:
 8002074:	b570      	push	{r4, r5, r6, lr}
 8002076:	4d0d      	ldr	r5, [pc, #52]	; (80020ac <__libc_init_array+0x38>)
 8002078:	4c0d      	ldr	r4, [pc, #52]	; (80020b0 <__libc_init_array+0x3c>)
 800207a:	1b64      	subs	r4, r4, r5
 800207c:	10a4      	asrs	r4, r4, #2
 800207e:	2600      	movs	r6, #0
 8002080:	42a6      	cmp	r6, r4
 8002082:	d109      	bne.n	8002098 <__libc_init_array+0x24>
 8002084:	4d0b      	ldr	r5, [pc, #44]	; (80020b4 <__libc_init_array+0x40>)
 8002086:	4c0c      	ldr	r4, [pc, #48]	; (80020b8 <__libc_init_array+0x44>)
 8002088:	f000 f818 	bl	80020bc <_init>
 800208c:	1b64      	subs	r4, r4, r5
 800208e:	10a4      	asrs	r4, r4, #2
 8002090:	2600      	movs	r6, #0
 8002092:	42a6      	cmp	r6, r4
 8002094:	d105      	bne.n	80020a2 <__libc_init_array+0x2e>
 8002096:	bd70      	pop	{r4, r5, r6, pc}
 8002098:	f855 3b04 	ldr.w	r3, [r5], #4
 800209c:	4798      	blx	r3
 800209e:	3601      	adds	r6, #1
 80020a0:	e7ee      	b.n	8002080 <__libc_init_array+0xc>
 80020a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80020a6:	4798      	blx	r3
 80020a8:	3601      	adds	r6, #1
 80020aa:	e7f2      	b.n	8002092 <__libc_init_array+0x1e>
 80020ac:	080020fc 	.word	0x080020fc
 80020b0:	080020fc 	.word	0x080020fc
 80020b4:	080020fc 	.word	0x080020fc
 80020b8:	08002100 	.word	0x08002100

080020bc <_init>:
 80020bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020be:	bf00      	nop
 80020c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020c2:	bc08      	pop	{r3}
 80020c4:	469e      	mov	lr, r3
 80020c6:	4770      	bx	lr

080020c8 <_fini>:
 80020c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020ca:	bf00      	nop
 80020cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020ce:	bc08      	pop	{r3}
 80020d0:	469e      	mov	lr, r3
 80020d2:	4770      	bx	lr
