Energy and switch area optimizations for FPGA global routing architectures