design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_v_tc_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd,incdir="$ref_dir/../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
mandelbrot_frame.v,verilog,xil_defaultlib,../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/3bb7/hdl/verilog/mandelbrot_frame.v,incdir="$ref_dir/../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_mandelbrot_frame_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mandelbrot_frame_0_0/sim/design_1_mandelbrot_frame_0_0.v,incdir="$ref_dir/../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_v_axi4s_vid_out_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v,incdir="$ref_dir/../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
glbl.v,Verilog,xil_defaultlib,glbl.v
