Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim/ipc1_public/server_009.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3201777 heartbeat IPC: 3.12327 cumulative IPC: 3.12327 (Simulation time: 0 hr 0 min 24 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6396963 heartbeat IPC: 3.12971 cumulative IPC: 3.12648 (Simulation time: 0 hr 0 min 47 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 9606623 heartbeat IPC: 3.1156 cumulative IPC: 3.12285 (Simulation time: 0 hr 1 min 10 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 12813153 heartbeat IPC: 3.11864 cumulative IPC: 3.12179 (Simulation time: 0 hr 1 min 32 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 16075471 heartbeat IPC: 3.0653 cumulative IPC: 3.11033 (Simulation time: 0 hr 1 min 56 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 16075472 (Simulation time: 0 hr 1 min 56 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 34151843 heartbeat IPC: 0.553208 cumulative IPC: 0.553208 (Simulation time: 0 hr 2 min 26 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 56103898 heartbeat IPC: 0.455538 cumulative IPC: 0.499645 (Simulation time: 0 hr 3 min 3 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 66919713 heartbeat IPC: 0.924572 cumulative IPC: 0.590037 (Simulation time: 0 hr 3 min 24 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 77854460 heartbeat IPC: 0.914516 cumulative IPC: 0.647469 (Simulation time: 0 hr 3 min 43 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 88630963 heartbeat IPC: 0.927945 cumulative IPC: 0.689128 (Simulation time: 0 hr 3 min 59 sec) 
Finished CPU 0 instructions: 50000000 cycles: 72555492 cumulative IPC: 0.689128 (Simulation time: 0 hr 3 min 59 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.689128 instructions: 50000000 cycles: 72555492
L1D TOTAL     ACCESS:   22585575  HIT:   18005078  MISS:    4580497
L1D LOAD      ACCESS:    9085876  HIT:    6815132  MISS:    2270744
L1D RFO       ACCESS:    4615254  HIT:    4510482  MISS:     104772
L1D PREFETCH  ACCESS:    8884445  HIT:    6679464  MISS:    2204981
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   17905777  ISSUED:   17663347  USEFUL:     264463  USELESS:    2433785
L1D AVERAGE MISS LATENCY: 19.947 cycles
L1I TOTAL     ACCESS:   10656646  HIT:    9634570  MISS:    1022076
L1I LOAD      ACCESS:   10656646  HIT:    9634570  MISS:    1022076
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I AVERAGE MISS LATENCY: 31.4337 cycles
L2C TOTAL     ACCESS:    7655023  HIT:    6682196  MISS:     972827
L2C LOAD      ACCESS:    3276370  HIT:    2620296  MISS:     656074
L2C RFO       ACCESS:     103792  HIT:      65656  MISS:      38136
L2C PREFETCH  ACCESS:    4018012  HIT:    3739900  MISS:     278112
L2C WRITEBACK ACCESS:     256849  HIT:     256344  MISS:        505
L2C PREFETCH  REQUESTED:   10586923  ISSUED:   10479867  USEFUL:     132680  USELESS:     499499
L2C AVERAGE MISS LATENCY: 41.3856 cycles
LLC TOTAL     ACCESS:    2927000  HIT:    2773936  MISS:     153064
LLC LOAD      ACCESS:     631313  HIT:     596718  MISS:      34595
LLC RFO       ACCESS:      38135  HIT:      29182  MISS:       8953
LLC PREFETCH  ACCESS:    2126264  HIT:    2017303  MISS:     108961
LLC WRITEBACK ACCESS:     131288  HIT:     130733  MISS:        555
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      50763  USELESS:     177312
LLC AVERAGE MISS LATENCY: 161.714 cycles
Major fault: 0 Minor fault: 6351
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      30488  ROW_BUFFER_MISS:     122021
 DBUS_CONGESTED:      61449
 WQ ROW_BUFFER_HIT:       8714  ROW_BUFFER_MISS:      40083  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.4713% MPKI: 1.11484 Average ROB Occupancy at Mispredict: 71.7315

Branch types
NOT_BRANCH: 39456620 78.9132%
BRANCH_DIRECT_JUMP: 445350 0.8907%
BRANCH_INDIRECT: 131149 0.262298%
BRANCH_CONDITIONAL: 8130198 16.2604%
BRANCH_DIRECT_CALL: 732485 1.46497%
BRANCH_INDIRECT_CALL: 172369 0.344738%
BRANCH_RETURN: 931558 1.86312%
BRANCH_OTHER: 0 0%

