{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@201:211@HdlIdDef", "wire lmfc_edge_synced;\n\nreg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};\nreg [NUM_LANES-1:0] event_frame_alignment_error_per_lane = {NUM_LANES{1'b0}};\n\nreg buffer_release_opportunity = 1'b0;\n\nalways @(posedge device_clk) begin\n  if (lmfc_counter == device_cfg_buffer_delay ||\n      device_cfg_buffer_early_release == 1'b1) begin\n    buffer_release_opportunity <= 1'b1;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@203:220", "reg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};\nreg [NUM_LANES-1:0] event_frame_alignment_error_per_lane = {NUM_LANES{1'b0}};\n\nreg buffer_release_opportunity = 1'b0;\n\nalways @(posedge device_clk) begin\n  if (lmfc_counter == device_cfg_buffer_delay ||\n      device_cfg_buffer_early_release == 1'b1) begin\n    buffer_release_opportunity <= 1'b1;\n  end else begin\n    buffer_release_opportunity <= 1'b0;\n  end\nend\n\nassign all_buffer_ready_n = |(buffer_ready_n & ~cfg_lanes_disable);\n\nsync_bits #(\n  .NUM_OF_BITS (1),\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@199:209", "wire err_statistics_reset;\n\nwire lmfc_edge_synced;\n\nreg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};\nreg [NUM_LANES-1:0] event_frame_alignment_error_per_lane = {NUM_LANES{1'b0}};\n\nreg buffer_release_opportunity = 1'b0;\n\nalways @(posedge device_clk) begin\n  if (lmfc_counter == device_cfg_buffer_delay ||\n"]], "Diff Content": {"Delete": [[206, "reg buffer_release_opportunity = 1'b0;\n"]], "Add": []}}