<!DOCTYPE html>
<html>
<head>
	<title>computer architecture
</title>
<style> .fares{text-align:center;} </style>

</head>
<body >
	<h1>computer architecture (memory hierarchy desing)
</h1>
	<h2>links</h2>
	<ul>
  <li><a href="index.html">main page</a></li>
  </li><a href="p1.html">introduction of memory hierarchy desing</a></li>
  <li><a href="p2.html">memory hierarchy desing table</a></li>
   <li><a href="p3.html">memory hierarchy desing image</a></li>
   <li><a href="p4.html">memory hierarchy desing quick review</a></li>
   
</ul>
 

<table style="width:100%;text-align:center;">
 <h2 class="fares" > row access strobe (RAS) </h2>
  <tr>
    <th>production</th>
    <th>chip size</th>
	<th>DRAM type</th>
    <th>slowest DRAM (ns)</th>
	<th>fastest DRAM </th>
	<th>column access strobe </th>
    <th>cycle time</th>
	
	
    
    
  </tr>
  <tr>
    <td>1980</td>
    <td>64k bit</td>
	<td>DRAM</td>
    <td>180</td>
	<td>150</td>
    <td>75</td>
	<td>250</td>
    
   
  </tr>
  <tr>
     <td>1983</td>
    <td>256k bit</td>
	<td>DRAM</td>
    <td>150</td>
	<td>120</td>
    <td>50</td>
	<td>220</td>
  </tr>
  <tr>
     <td>1986</td>
    <td>1M bit</td>
	<td>DRAM</td>
    <td>120</td>
	<td>100</td>
    <td>25</td>
	<td>190</td>
  </tr>
  
  <tr>
    <td>1989</td>
    <td>4M bit</td>
	 <td>DRAM</td>
    <td>100</td>
	 <td>80</td>
    <td>20</td>
	 <td>165</td> 
  </tr>
  <tr>
    <td>1992</td>
    <td>16M bit</td>
	 <td>DRAM</td>
    <td>80</td>
	 <td>60</td>
    <td>15</td>
	 <td>120</td> 
  </tr>
  <tr>
    <td>1996</td>
    <td>64M bit</td>
	 <td>SDRAM</td>
    <td>70</td>
	 <td>50</td>
    <td>12</td>
	 <td>110</td> 
  </tr>
  <tr>
    <td>1998</td>
    <td>128M bit</td>
	 <td>SDRAM</td>
    <td>70</td>
	 <td>50</td>
    <td>10</td>
	 <td>100</td> 
  </tr>
  <tr>
    <td>2000</td>
    <td>256M bit</td>
	 <td>DDR1</td>
    <td>65</td>
	 <td>45</td>
    <td>7</td>
	 <td>90</td> 
  </tr>
  <tr>
    <td>2002</td>
    <td>512M bit</td>
	 <td>DDR1</td>
    <td>60</td>
	 <td>40</td>
    <td>5</td>
	 <td>80</td> 
  </tr>
  <tr>
    <td>2004</td>
    <td>1G bit</td>
	 <td>DDR2</td>
    <td>55</td>
	 <td>35</td>
    <td>5</td>
	 <td>70</td> 
  </tr>
  <tr>
    <td>2006</td>
    <td>2G bit</td>
	 <td>DDR2</td>
    <td>50</td>
	 <td>30</td>
    <td>2.5</td>
	 <td>60</td> 
  </tr>
  <tr>
    <td>2010</td>
    <td>4G bit</td>
	 <td>DDR3</td>
    <td>36</td>
	 <td>28</td>
    <td>1</td>
	 <td>37</td> 
  </tr>
  <tr>
    <td>2012</td>
    <td>8G bit</td>
	 <td>DDR3</td>
    <td>30</td>
	 <td>24</td>
    <td>0.5</td>
	 <td>31</td> 
  </tr>
  
  
</table>
</body>
</html>