<div align="center">
  <a href="https://git.io/typing-svg">
    <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&weight=600&size=24&pause=1000&color=FFFFFF&center=true&vCenter=true&width=600&lines=Nic+%7C+Electrical+%26+Computer+System;Digital+Logic+%C2%B7+FPGA+%C2%B7+AI+%C2%B7+Semicon" alt="Typing SVG" />
  </a>
  
  <p style="color:#9aa0a6;margin-top:10px;">
    <strong>B.Eng (Hons) Electrical & Computer Systems Engineering</strong> | Minor in Semiconductors<br>
    Specializing in Digital Logic, Hardware Description Languages (HDL), and Machine Learning.
  </p>
</div>

---

<p align="center">
  <img alt="GitHub last commit" src="https://img.shields.io/github/last-commit/Niccc8/Niccc8?color=black&label=last%20commit&logo=github&logoColor=ffffff&style=flat-square" />
  <img alt="Profile views" src="https://visitor-badge.laobi.icu/badge?page_id=Niccc8.Niccc8&color=000000&style=flat-square" />
  <img alt="Status: Open to collaborate" src="https://img.shields.io/badge/Collab-Open-black?style=flat-square&logo=hands" />
</p>

---

## ‚ö° Engineering Focus
- **Digital Systems Design:** RTL design using Verilog, FPGA synthesis (Quartus/ModelSim), and Static Timing Analysis.
- **Embedded Control:** Real-time logic integration using Arduino, sensors, and discrete electronics (Op-amps, timers).
- **Computational Engineering:** Structural optimization and numerical analysis using Python (NumPy) and MATLAB.
- **Full-Stack Development:** Building scalable educational platforms with modern web technologies.

---

## üõ†Ô∏è Technical Arsenal
| **Digital Design (FPGA/ASIC)** | **AI & Scientific Computing** | **Embedded & Firmware** | **Web & Tools** |
| :---: | :---: | :---: | :---: |
| <img src="https://img.shields.io/badge/Verilog-HDL-blue?style=for-the-badge&logo=verilog" height="30"/> | <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white" height="30"/> | <img src="https://img.shields.io/badge/C++-%2300599C.svg?style=for-the-badge&logo=c%2B%2B&logoColor=white" height="30"/> | <img src="https://img.shields.io/badge/react-%2320232a.svg?style=for-the-badge&logo=react&logoColor=%2361DAFB" height="30"/> |
| <img src="https://img.shields.io/badge/Intel-Quartus-0071C5?style=for-the-badge" height="30"/> | <img src="https://img.shields.io/badge/PyTorch-%23EE4C2C.svg?style=for-the-badge&logo=PyTorch&logoColor=white" height="30"/> | <img src="https://img.shields.io/badge/-Arduino-00979D?style=for-the-badge&logo=Arduino&logoColor=white" height="30"/> | <img src="https://img.shields.io/badge/Visual%20Studio%20Code-0078d7.svg?style=for-the-badge&logo=visual-studio-code&logoColor=white" height="30"/> |
| <img src="https://img.shields.io/badge/ModelSim-Mentor-005F9E?style=for-the-badge" height="30"/> | <img src="https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white" height="30"/> | <img src="https://img.shields.io/badge/Java-ED8B00?style=for-the-badge&logo=openjdk&logoColor=white" height="30"/> | <img src="https://img.shields.io/badge/SolidWorks-D32D41?style=for-the-badge&logo=solidworks&logoColor=white" height="30"/> |

---

## üß© Selected Projects

<details open>
  <summary><strong>üß† GNN-based Static Timing Analysis (AI for EDA)</strong></summary>
  <br />
  
  - **Focus:** Applying Graph Neural Networks (GNNs) to predict timing violations in digital circuits.
  - **Tech Stack:** Python, PyTorch Geometric, NetworkX.
  - **Goal:** Accelerate the EDA flow by predicting timing hotspots without full sign-off analysis.
  
  <p align="left">
    <a href="https://github.com/Niccc8/gnn-static-timing-analysis-predictor">
      <img src="https://img.shields.io/badge/View_Repository-181717?style=for-the-badge&logo=github&logoColor=white" />
    </a>
  </p>
</details>

<details>
  <summary><strong>üìê FPGA Simulation: Scaled Triangular Sequence</strong></summary>
  <br />
  
  - **Focus:** Verilog RTL design and simulation verification.
  - **Tools:** ModelSim, Quartus Prime.
  - **Live Demo:** View the simulation waveform output directly in browser.

  <p align="left">
    <a href="https://niccc8.github.io/fpga-simulation-scaled-triangular-number-sequence/fpga_simulation.html">
      <img src="https://img.shields.io/badge/View_Simulation-2EA44F?style=for-the-badge&logo=github&logoColor=white" />
    </a>
  </p>
</details>

<details>
  <summary><strong>üö¶ Real-Time Traffic Control System</strong></summary>
  <br />

  - **Focus:** Embedded logic, Circuit Design, Control Systems.
  - **Stack:** Arduino (C++), Python (Pymata4), Discrete Components (Shift registers, Op-amps).
  - **Key Achievement:** Achieved 90% subsystem reliability and delivered prototype 20% ahead of schedule via Agile workflow.

  <img src="https://via.placeholder.com/760x200.png?text=Traffic+Control+Hardware+Prototype" alt="Traffic System" />
</details>

<details>
  <summary><strong>üíª NovaCode (EdTech Platform)</strong></summary>
  <br />

  - **Focus:** Full Stack Web Development, Product Management.
  - **Stack:** React, Node.js, Cloud Deployment.
  - **Key Achievement:** Onboarded 50+ students in week one; built custom tutor-matching filters and in-browser IDE.

  <img src="https://via.placeholder.com/760x200.png?text=NovaCode+Platform+Interface" alt="NovaCode" />
</details>

---

## üìä GitHub Stats
<div align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Niccc8&show_icons=true&theme=dark&border_radius=8&bg_color=0b0b0b&hide_border=true&count_private=true" alt="Niccc8's GitHub stats" />
  <br/>
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Niccc8&layout=compact&theme=dark&border_radius=8&bg_color=0b0b0b&hide_border=true" alt="Top Languages" />
</div>

---

<div align="center">
  <sub><i>"Hardware is just software crystallized."</i></sub>
</div>
