

================================================================
== Vitis HLS Report for 'Loop_Loop1_proc'
================================================================
* Date:           Sun Oct 22 02:36:53 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z2
* Solution:       sol5 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  14.00 ns|  12.774 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.462 us|  0.462 us|   33|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop1   |       32|       32|         2|          -|          -|    16|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%scale_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %scale"   --->   Operation 6 'read' 'scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [./source/lab4_z2.cpp:5]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i5 %i_1" [./source/lab4_z2.cpp:5]   --->   Operation 10 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.44ns)   --->   "%icmp_ln5 = icmp_eq  i5 %i_1, i5 16" [./source/lab4_z2.cpp:5]   --->   Operation 11 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.86ns)   --->   "%add_ln5 = add i5 %i_1, i5 1" [./source/lab4_z2.cpp:5]   --->   Operation 13 'add' 'add_ln5' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void, void %.split1.exitStub" [./source/lab4_z2.cpp:5]   --->   Operation 14 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr i32 %data_in, i64 0, i64 %zext_ln5" [./source/lab4_z2.cpp:7]   --->   Operation 15 'getelementptr' 'data_in_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (2.15ns)   --->   "%data_in_load = load i4 %data_in_addr" [./source/lab4_z2.cpp:7]   --->   Operation 16 'load' 'data_in_load' <Predicate = (!icmp_ln5)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln5 = store i5 %add_ln5, i5 %i" [./source/lab4_z2.cpp:5]   --->   Operation 17 'store' 'store_ln5' <Predicate = (!icmp_ln5)> <Delay = 1.61>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 12.7>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./source/lab4_z2.cpp:7]   --->   Operation 19 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (2.15ns)   --->   "%data_in_load = load i4 %data_in_addr" [./source/lab4_z2.cpp:7]   --->   Operation 20 'load' 'data_in_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 21 [1/1] (8.47ns)   --->   "%res = mul i32 %data_in_load, i32 %scale_read" [./source/lab4_z2.cpp:7]   --->   Operation 21 'mul' 'res' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tempA1_addr = getelementptr i32 %tempA1, i64 0, i64 %zext_ln5" [./source/lab4_z2.cpp:8]   --->   Operation 22 'getelementptr' 'tempA1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.15ns)   --->   "%store_ln8 = store i32 %res, i4 %tempA1_addr" [./source/lab4_z2.cpp:8]   --->   Operation 23 'store' 'store_ln8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tempA2_addr = getelementptr i32 %tempA2, i64 0, i64 %zext_ln5" [./source/lab4_z2.cpp:9]   --->   Operation 24 'getelementptr' 'tempA2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.15ns)   --->   "%store_ln9 = store i32 %res, i4 %tempA2_addr" [./source/lab4_z2.cpp:9]   --->   Operation 25 'store' 'store_ln9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln5 = br void" [./source/lab4_z2.cpp:5]   --->   Operation 26 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 14ns, clock uncertainty: 1ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [8]  (1.61 ns)

 <State 2>: 3.47ns
The critical path consists of the following:
	'load' operation ('i', ./source/lab4_z2.cpp:5) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln5', ./source/lab4_z2.cpp:5) [15]  (1.86 ns)
	'store' operation ('store_ln5', ./source/lab4_z2.cpp:5) of variable 'add_ln5', ./source/lab4_z2.cpp:5 on local variable 'i' [26]  (1.61 ns)

 <State 3>: 12.8ns
The critical path consists of the following:
	'load' operation ('data_in_load', ./source/lab4_z2.cpp:7) on array 'data_in' [20]  (2.15 ns)
	'mul' operation ('res', ./source/lab4_z2.cpp:7) [21]  (8.47 ns)
	'store' operation ('store_ln8', ./source/lab4_z2.cpp:8) of variable 'res', ./source/lab4_z2.cpp:7 on array 'tempA1' [23]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
