0.7
2020.1
May 27 2020
20:09:33
E:/INFOTECH/First Semester/Digital system design/Xilinx/Bin_gray_Bin/Bin_gray_Bin.srcs/sim_1/new/sim_bin_gray_bin.vhd,1605721214,vhdl,,,,bin_gray_bin_tb,,,,,,,,
E:/INFOTECH/First Semester/Digital system design/Xilinx/Bin_gray_Bin/Bin_gray_Bin.srcs/sources_1/new/Bin_gray_bin.vhd,1605721244,vhdl,,,,bin_gray_bin,,,,,,,,
