/* Copyright 2020 HPS/SAFARI Research Groups
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy of
 * this software and associated documentation files (the "Software"), to deal in
 * the Software without restriction, including without limitation the rights to
 * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies
 * of the Software, and to permit persons to whom the Software is furnished to do
 * so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

/* -*- Mode: c -*- */

/* These ".stat" files contain the various statistics that can be taken via STAT_EVENTs.
   It's not a good idea to reorder these, since many calls are made like
   STAT_EVENT(ICACHE_MISS + hit) which could update either.  All stats are printed both
   as 'Interval' and 'Cumulative'.  'Interval' is measured during the current stat
   interval, 'Cumulative' is over the entire run so far.

   DEF_STAT( Name, Type, Ratio )

   The 'Type' column is used to group statistics together and format the printouts
   somewhat.  See the 'RATIO' type for a description of the 'Ratio Stat' column.
   Possible 'Type' values are:

	COUNT -- The count is what's important.  Just print the number of times it
	occurred.  
	
	PER_CYCLE -- We care about how many times this occured per cycle, so divide by
	the number of cycles.  (Ex. IPC)  The count is also printed.

	PER_INST -- Same thing, but per instruction.

	DIST -- This is a little bit complicated.  The first DIST type encountered
	signals the beginning of a distribution.  The next DIST encountered marks the
	end of the distribution (inclusive).  All of the stats in-between should be of
	type COUNT.  All of the stats in a distribution are printed as a percentage of
	the total.

	RATIO -- This stat should be printed as a ratio.  The 'Ratio' argument
	determines which other stat should be used.  The current stat is divided by that
	specified in the 'Ratio Stat' column.  This column is ignored for all types but
	RATIO.

*/

DEF_STAT(  ICACHE_MISS		   , DIST  , NO_RATIO  )
DEF_STAT(  ICACHE_HIT		   , DIST  , NO_RATIO  )

DEF_STAT(  ICACHE_MISS_ONPATH		   , DIST  , NO_RATIO  )
DEF_STAT(  ICACHE_MISS_OFFPATH		   , DIST  , NO_RATIO  )

DEF_STAT(  ICACHE_HIT_ONPATH		   , DIST  , NO_RATIO  )
DEF_STAT(  ICACHE_HIT_OFFPATH		   , DIST  , NO_RATIO  )

DEF_STAT(  ICACHE_HIT_ONPATH_SAT_BY_OFFPATH		   , DIST  , NO_RATIO  )
DEF_STAT(  ICACHE_HIT_ONPATH_SAT_BY_ONPATH		   , DIST  , NO_RATIO  )

DEF_STAT(  ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH		   , DIST  , NO_RATIO  )
DEF_STAT(  ICACHE_HIT_OFFPATH_SAT_BY_ONPATH		   , DIST  , NO_RATIO  )

     /* these three are on path */
DEF_STAT(  DCACHE_MISS		   , DIST  , NO_RATIO  )
DEF_STAT(  DCACHE_ST_BUFFER_HIT	   , COUNT , NO_RATIO  )
DEF_STAT(  DCACHE_HIT		   , DIST  , NO_RATIO  )

DEF_STAT(  DCACHE_MISS_ONPATH		   , DIST  , NO_RATIO  )
DEF_STAT(  DCACHE_MISS_OFFPATH		   , DIST  , NO_RATIO  )

DEF_STAT(  DCACHE_ST_BUFFER_HIT_ONPATH	   , DIST , NO_RATIO  )
DEF_STAT(  DCACHE_ST_BUFFER_HIT_OFFPATH	   , DIST , NO_RATIO  )

DEF_STAT(  DCACHE_HIT_ONPATH		   , DIST  , NO_RATIO  )
DEF_STAT(  DCACHE_HIT_OFFPATH		   , DIST  , NO_RATIO  )

DEF_STAT(  DCACHE_HIT_ONPATH_SAT_BY_OFFPATH		   , DIST  , NO_RATIO  )
DEF_STAT(  DCACHE_HIT_ONPATH_SAT_BY_ONPATH		   , DIST  , NO_RATIO  )

DEF_STAT(  DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH		   , DIST  , NO_RATIO  )
DEF_STAT(  DCACHE_HIT_OFFPATH_SAT_BY_ONPATH		   , DIST  , NO_RATIO  )

DEF_STAT(  DCACHE_MISS_LD	   , DIST  , NO_RATIO  )
DEF_STAT(  DCACHE_MISS_ST	   , DIST  , NO_RATIO  )

DEF_STAT(  DCACHE_MISS_LD_ONPATH	   , DIST  , NO_RATIO  )
DEF_STAT(  DCACHE_MISS_LD_OFFPATH	   , DIST  , NO_RATIO  )

DEF_STAT(  DCACHE_MISS_ST_ONPATH	   , DIST  , NO_RATIO  )
DEF_STAT(  DCACHE_MISS_ST_OFFPATH	   , DIST  , NO_RATIO  )

DEF_STAT(  DCACHE_MISS_WAITMEM             , COUNT , NO_RATIO  ) // DCACHE could not insert request into L2

//Page mode row buffer hit or miss
DEF_STAT(  MEM_REQ_ROW_BUFFER_HITS	       , DIST  , NO_RATIO  )
DEF_STAT(  MEM_REQ_ROW_BUFFER_MISSES	   , COUNT , NO_RATIO  )  
DEF_STAT(  MEM_REQ_ROW_BUFFER_CONFLICTS	   , DIST  , NO_RATIO  )  

DEF_STAT(  SHADOW_ROW_BUFFER_HITS          , COUNT , NO_RATIO  )
DEF_STAT(  SHADOW_ROW_HIT_STALL_TIME       , COUNT , NO_RATIO  )

// Per Channel BUS
DEF_STAT(  CHANNEL0_BUS_BUSY_CYCLES                 , DIST  , NO_RATIO  )
DEF_STAT(  CHANNEL1_BUS_BUSY_CYCLES                 , COUNT , NO_RATIO  )
DEF_STAT(  CHANNEL2_BUS_BUSY_CYCLES                 , COUNT , NO_RATIO  )
DEF_STAT(  CHANNEL3_BUS_BUSY_CYCLES                 , COUNT , NO_RATIO  )
DEF_STAT(  CHANNEL4_BUS_BUSY_CYCLES                 , COUNT , NO_RATIO  )
DEF_STAT(  CHANNEL5_BUS_BUSY_CYCLES                 , COUNT , NO_RATIO  )
DEF_STAT(  CHANNEL6_BUS_BUSY_CYCLES                 , COUNT , NO_RATIO  )
DEF_STAT(  CHANNEL7_BUS_BUSY_CYCLES                 , DIST  , NO_RATIO  )

DEF_STAT(  CHANNEL_IDLE_DESPITE_READY_CMD           , COUNT , NO_RATIO  )

// Bank Level Parallelism (BLP)
DEF_STAT(  MEM_NUM_TOTAL_BUS_CYCLES                 , COUNT , NO_RATIO )
DEF_STAT(  MEM_NUM_BANK_BUSY_PER_BUS_CYCLE          , RATIO , MEM_NUM_TOTAL_BUS_CYCLES )
DEF_STAT(  CORE_NUM_BANK_BUSY_PER_BUS_CYCLE         , RATIO , MEM_NUM_TOTAL_BUS_CYCLES )
// Per Channel BLP
DEF_STAT(  CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES        , DIST  , NO_RATIO )
DEF_STAT(  CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES        , COUNT , NO_RATIO )
DEF_STAT(  CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES        , COUNT , NO_RATIO )
DEF_STAT(  CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES        , COUNT , NO_RATIO )
DEF_STAT(  CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES        , COUNT , NO_RATIO )
DEF_STAT(  CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES        , COUNT , NO_RATIO )
DEF_STAT(  CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES        , COUNT , NO_RATIO )
DEF_STAT(  CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES        , DIST  , NO_RATIO )

DEF_STAT(  CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE , RATIO , CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES )
DEF_STAT(  CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE , RATIO , CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES )
DEF_STAT(  CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE , RATIO , CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES )
DEF_STAT(  CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE , RATIO , CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES )
DEF_STAT(  CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE , RATIO , CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES )
DEF_STAT(  CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE , RATIO , CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES )
DEF_STAT(  CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE , RATIO , CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES )
DEF_STAT(  CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE , RATIO , CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES )

     /* Bus accesses */
DEF_STAT(  BUS_DEMAND_ACCESS       , COUNT, NO_RATIO)
DEF_STAT(  BUS_PREF_ACCESS         , COUNT, NO_RATIO)
DEF_STAT(  BUS_ACCESS              , COUNT, NO_RATIO)
     /* L1 accesses */
DEF_STAT(  L1_DEMAND_ACCESS       , COUNT, NO_RATIO)
DEF_STAT(  L1_PREF_ACCESS         , COUNT, NO_RATIO)
DEF_STAT(  L1_ACCESS              , COUNT, NO_RATIO)
     /* MLC accesses */
DEF_STAT(  MLC_DEMAND_ACCESS      , COUNT, NO_RATIO)
DEF_STAT(  MLC_PREF_ACCESS        , COUNT, NO_RATIO)
DEF_STAT(  MLC_ACCESS             , COUNT, NO_RATIO)

DEF_STAT(  L1_HIT		   , DIST  , NO_RATIO  )
DEF_STAT(  L1_MISS		   , DIST  , NO_RATIO  ) // Consider a prefetch hit by demand before l1 access as a demand

DEF_STAT(  L1_HIT_ALL		   , DIST  , NO_RATIO  )
DEF_STAT(  L1_MISS_ALL		   , DIST  , NO_RATIO  )

DEF_STAT(  L1_DEMAND_MISS                   ,DIST,    NO_RATIO) // Consider a prefetch hit by demand before l1 access as a prefetch
DEF_STAT(  L1_PREF_REQ_MISS                 ,COUNT,   NO_RATIO)
DEF_STAT(  L1_WB_MISS                       ,DIST,    NO_RATIO)

DEF_STAT(  L1_DEMAND_HIT                    ,DIST,    NO_RATIO)  
DEF_STAT(  L1_PREF_REQ_HIT                  ,COUNT,    NO_RATIO)
DEF_STAT(  L1_WB_HIT                        ,DIST,    NO_RATIO) 



DEF_STAT(  L1_MISS_ONPATH		   , DIST  , NO_RATIO  )
DEF_STAT(  L1_MISS_OFFPATH		   , DIST  , NO_RATIO  )

DEF_STAT(  L1_MISS_ALL_ONPATH		   , DIST  , NO_RATIO  )
DEF_STAT(  L1_MISS_ALL_OFFPATH		   , DIST  , NO_RATIO  )

DEF_STAT(  L1_HIT_ONPATH		   , DIST  , NO_RATIO  )
DEF_STAT(  L1_HIT_OFFPATH		   , DIST  , NO_RATIO  )

DEF_STAT(  L1_HIT_ALL_ONPATH		   , DIST  , NO_RATIO  )
DEF_STAT(  L1_HIT_ALL_OFFPATH		   , DIST  , NO_RATIO  )

DEF_STAT(  L1_HIT_ONPATH_SAT_BY_OFFPATH		   , DIST  , NO_RATIO  )
DEF_STAT(  L1_HIT_ONPATH_SAT_BY_ONPATH		   , DIST  , NO_RATIO  )

DEF_STAT(  L1_HIT_OFFPATH_SAT_BY_OFFPATH	   , DIST  , NO_RATIO  )
DEF_STAT(  L1_HIT_OFFPATH_SAT_BY_ONPATH		   , DIST  , NO_RATIO  )

DEF_STAT(  L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH		   , DIST  , NO_RATIO  )
DEF_STAT(  L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH		   , DIST  , NO_RATIO  )

DEF_STAT(  L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH		   , DIST  , NO_RATIO  )
DEF_STAT(  L1_HIT_ONPATH_DATA_SAT_BY_ONPATH		   , DIST  , NO_RATIO  )

DEF_STAT(  L1_FILL_OFFPATH_IFETCH		   , COUNT  , NO_RATIO  )
DEF_STAT(  L1_FILL_OFFPATH_DATA 		   , COUNT  , NO_RATIO  )
DEF_STAT(  L1_FILL_OFFPATH		           , COUNT  , NO_RATIO  )

DEF_STAT(  L1_USE_OFFPATH_IFETCH		   , RATIO  , L1_FILL_OFFPATH_IFETCH  )
DEF_STAT(  L1_USE_OFFPATH_DATA  		   , RATIO  , L1_FILL_OFFPATH_DATA  )
DEF_STAT(  L1_USE_OFFPATH		           , RATIO  , L1_FILL_OFFPATH )
DEF_STAT(  JUST_L1_USE_OFFPATH		           , RATIO  , L1_FILL_OFFPATH )

DEF_STAT(  L1_FILL_ONPATH_IFETCH		   , COUNT  , NO_RATIO  )
DEF_STAT(  L1_FILL_ONPATH_DATA 		           , COUNT  , NO_RATIO  )
DEF_STAT(  L1_FILL_ONPATH		           , COUNT  , NO_RATIO  )

DEF_STAT(  L1_USE_ONPATH_IFETCH		           , RATIO  , L1_FILL_ONPATH_IFETCH  )
DEF_STAT(  L1_USE_ONPATH_DATA  		           , RATIO  , L1_FILL_ONPATH_DATA  )
DEF_STAT(  L1_USE_ONPATH		           , RATIO  , L1_FILL_ONPATH )

// L1 (uncore) cycles
DEF_STAT(  L1_CYCLE       		           , COUNT  , NO_RATIO  )
DEF_STAT(  L1_LINES       		           , RATIO  , L1_CYCLE  )

DEF_STAT(  MLC_HIT		   , DIST  , NO_RATIO  )
DEF_STAT(  MLC_MISS		   , DIST  , NO_RATIO  ) // Consider a prefetch hit by demand before mlc access as a demand

DEF_STAT(  MLC_HIT_ALL		   , DIST  , NO_RATIO  )
DEF_STAT(  MLC_MISS_ALL		   , DIST  , NO_RATIO  )

DEF_STAT(  MLC_DEMAND_MISS                   ,DIST,    NO_RATIO) // Consider a prefetch hit by demand before mlc access as a prefetch
DEF_STAT(  MLC_PREF_REQ_MISS                 ,COUNT,   NO_RATIO)
DEF_STAT(  MLC_WB_MISS                       ,DIST,    NO_RATIO)

DEF_STAT(  MLC_DEMAND_HIT                    ,DIST,    NO_RATIO)  
DEF_STAT(  MLC_PREF_REQ_HIT                  ,COUNT,    NO_RATIO)
DEF_STAT(  MLC_WB_HIT                        ,DIST,    NO_RATIO) 

DEF_STAT(  MLC_MISS_ONPATH		   , DIST  , NO_RATIO  )
DEF_STAT(  MLC_MISS_OFFPATH		   , DIST  , NO_RATIO  )

DEF_STAT(  MLC_MISS_ALL_ONPATH		   , DIST  , NO_RATIO  )
DEF_STAT(  MLC_MISS_ALL_OFFPATH		   , DIST  , NO_RATIO  )

DEF_STAT(  MLC_HIT_ONPATH		   , DIST  , NO_RATIO  )
DEF_STAT(  MLC_HIT_OFFPATH		   , DIST  , NO_RATIO  )

DEF_STAT(  MLC_HIT_ALL_ONPATH		   , DIST  , NO_RATIO  )
DEF_STAT(  MLC_HIT_ALL_OFFPATH		   , DIST  , NO_RATIO  )


DEF_STAT(  DCACHE_FILL_OFFPATH		           , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_USE_OFFPATH		           , RATIO  , DCACHE_FILL_OFFPATH )

DEF_STAT(  DCACHE_FILL_ONPATH		           , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_USE_ONPATH		           , RATIO  , DCACHE_FILL_ONPATH )

DEF_STAT(  ICACHE_FILL_OFFPATH		           , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_USE_OFFPATH		           , RATIO , ICACHE_FILL_OFFPATH )

DEF_STAT(  ICACHE_FILL_ONPATH		           , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_USE_ONPATH		           , RATIO  , ICACHE_FILL_ONPATH )

DEF_STAT(  REQBUF_CREATE_ONPATH  		           , COUNT  , NO_RATIO  )
DEF_STAT(  REQBUF_ONPATH_MATCH_OFFPATH		           , RATIO  , REQBUF_CREATE_ONPATH  )

DEF_STAT(  REQBUF_CREATE_ONPATH_DATA  		           , COUNT  , NO_RATIO  )
DEF_STAT(  REQBUF_ONPATH_MATCH_OFFPATH_DATA		   , RATIO  , REQBUF_CREATE_ONPATH_DATA  )

DEF_STAT(  REQBUF_CREATE_ONPATH_IFETCH  		   , COUNT  , NO_RATIO  )
DEF_STAT(  REQBUF_ONPATH_MATCH_OFFPATH_IFETCH    	   , RATIO  , REQBUF_CREATE_ONPATH_IFETCH  )

DEF_STAT(  REQBUF_CREATE_OFFPATH  		           , COUNT  , NO_RATIO  )

DEF_STAT(  ONPATH_KICKED_OUT_OFFPATH		           , COUNT  , NO_RATIO  )
DEF_STAT(  ONPATH_KICKED_OUT_PREFETCH		           , COUNT  , NO_RATIO  )

DEF_STAT(  DIST_ICACHE_FILL_OFFPATH_USED		           , DIST  , NO_RATIO  )
DEF_STAT(  DIST_ICACHE_FILL_OFFPATH_NOTUSED		           , COUNT  , NO_RATIO  )
DEF_STAT(  DIST_ICACHE_FILL_ONPATH_PARTIAL		           , COUNT  , NO_RATIO  )
DEF_STAT(  DIST_ICACHE_FILL_ONPATH		                   , DIST  , NO_RATIO  )

DEF_STAT(  DIST_DCACHE_FILL_OFFPATH_USED		           , DIST  , NO_RATIO  )
DEF_STAT(  DIST_DCACHE_FILL_OFFPATH_NOTUSED		           , COUNT  , NO_RATIO  )
DEF_STAT(  DIST_DCACHE_FILL_ONPATH_PARTIAL		           , COUNT  , NO_RATIO  )
DEF_STAT(  DIST_DCACHE_FILL_ONPATH		                   , DIST  , NO_RATIO  )

DEF_STAT(  DIST_L1_FILL_OFFPATH_USED		           , DIST  , NO_RATIO  )
DEF_STAT(  DIST_L1_FILL_OFFPATH_NOTUSED		           , COUNT  , NO_RATIO  )
DEF_STAT(  DIST_L1_FILL_ONPATH_PARTIAL		           , COUNT  , NO_RATIO  )
DEF_STAT(  DIST_L1_FILL_ONPATH		                   , DIST  , NO_RATIO  )

DEF_STAT(  DIST_JUST_L1_FILL_OFFPATH_USED		           , DIST  , NO_RATIO  )
DEF_STAT(  DIST_JUST_L1_FILL_OFFPATH_NOTUSED		           , COUNT  , NO_RATIO  )
DEF_STAT(  DIST_JUST_L1_FILL_ONPATH_PARTIAL		           , COUNT  , NO_RATIO  )
DEF_STAT(  DIST_JUST_L1_FILL_ONPATH		                   , DIST  , NO_RATIO  )

DEF_STAT(  DIST_REQBUF_OFFPATH_USED		           , DIST  , NO_RATIO  )
DEF_STAT(  DIST_REQBUF_OFFPATH_NOTUSED		           , COUNT  , NO_RATIO  )
DEF_STAT(  DIST_REQBUF_ONPATH		                   , DIST  , NO_RATIO  )

DEF_STAT(  DIST2_REQBUF_OFFPATH_USED_PARTIAL               , DIST   , NO_RATIO  )
DEF_STAT(  DIST2_REQBUF_OFFPATH_USED_FULL      	           , COUNT  , NO_RATIO  )
DEF_STAT(  DIST2_REQBUF_OFFPATH_NOTUSED		           , COUNT  , NO_RATIO  )
DEF_STAT(  DIST2_REQBUF_ONPATH		                   , DIST   , NO_RATIO  )


     /* all fills into caches */
DEF_STAT(  DIST_ICACHE_FILL		           , COUNT  , NO_RATIO  )
DEF_STAT(  DIST_DCACHE_FILL		           , COUNT  , NO_RATIO  )
DEF_STAT(  DIST_L1_FILL		           , COUNT  , NO_RATIO  )

     /* partial and full used status of off path fills */
DEF_STAT(  DIST_USED_OFFPATH_ICACHE		   , DIST  , NO_RATIO  )
DEF_STAT(  DIST_NOTUSED_OFFPATH_ICACHE   	   , DIST  , NO_RATIO  )

DEF_STAT(  DIST_USED_OFFPATH_DCACHE		   , DIST  , NO_RATIO  )
DEF_STAT(  DIST_NOTUSED_OFFPATH_DCACHE   	   , DIST  , NO_RATIO  )

DEF_STAT(  DIST_USED_OFFPATH_L1		           , DIST  , NO_RATIO  )
DEF_STAT(  DIST_NOTUSED_OFFPATH_L1   	           , DIST  , NO_RATIO  )

DEF_STAT(  DIST_USED_OFFPATH_JUST_L1		           , DIST  , NO_RATIO  )
DEF_STAT(  DIST_NOTUSED_OFFPATH_JUST_L1   	           , DIST  , NO_RATIO  )


DEF_STAT(  DIST_OFFPATH_ICACHE_FULL		   , DIST  , NO_RATIO  )
DEF_STAT(  DIST_OFFPATH_ICACHE_PARTIAL		   , COUNT  , NO_RATIO  )
DEF_STAT(  DIST_OFFPATH_ICACHE_NOTUSED   	   , DIST  , NO_RATIO  )

DEF_STAT(  DIST_OFFPATH_DCACHE_FULL		   , DIST  , NO_RATIO  )
DEF_STAT(  DIST_OFFPATH_DCACHE_PARTIAL		   , COUNT  , NO_RATIO  )
DEF_STAT(  DIST_OFFPATH_DCACHE_NOTUSED   	   , DIST  , NO_RATIO  )

DEF_STAT(  DIST_OFFPATH_L1_FULL		   , DIST  , NO_RATIO  )
DEF_STAT(  DIST_OFFPATH_L1_PARTIAL	   , COUNT  , NO_RATIO  )
DEF_STAT(  DIST_OFFPATH_L1_NOTUSED   	   , DIST  , NO_RATIO  )

DEF_STAT(  DIST_OFFPATH_JUST_L1_FULL		   , DIST  , NO_RATIO  )
DEF_STAT(  DIST_OFFPATH_JUST_L1_PARTIAL	           , COUNT  , NO_RATIO  )
DEF_STAT(  DIST_OFFPATH_JUST_L1_NOTUSED   	   , DIST  , NO_RATIO  )


DEF_STAT(  MLC_MISS_ONPATH_IFETCH	 , DIST	 , NO_RATIO  )
DEF_STAT(  MLC_MISS_ONPATH_DFETCH	 , COUNT , NO_RATIO  )
DEF_STAT(  MLC_MISS_ONPATH_DSTORE	 , COUNT , NO_RATIO  )
DEF_STAT(  MLC_MISS_ONPATH_IPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MLC_MISS_ONPATH_DPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MLC_MISS_ONPATH_WB		 , COUNT , NO_RATIO  )
DEF_STAT(  MLC_MISS_ONPATH_WB_NODIRTY     , DIST	 , NO_RATIO  )

DEF_STAT(  MLC_MISS_OFFPATH_IFETCH	 , DIST	 , NO_RATIO  )
DEF_STAT(  MLC_MISS_OFFPATH_DFETCH	 , COUNT , NO_RATIO  )
DEF_STAT(  MLC_MISS_OFFPATH_DSTORE	 , COUNT , NO_RATIO  )
DEF_STAT(  MLC_MISS_OFFPATH_IPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MLC_MISS_OFFPATH_DPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MLC_MISS_OFFPATH_WB		 , COUNT , NO_RATIO  )
DEF_STAT(  MLC_MISS_OFFPATH_WB_NODIRTY	 , DIST	 , NO_RATIO  )

DEF_STAT(  MLC_HIT_ONPATH_IFETCH	         , DIST	 , NO_RATIO  )
DEF_STAT(  MLC_HIT_ONPATH_DFETCH	         , COUNT , NO_RATIO  )
DEF_STAT(  MLC_HIT_ONPATH_DSTORE	         , COUNT , NO_RATIO  )
DEF_STAT(  MLC_HIT_ONPATH_IPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MLC_HIT_ONPATH_DPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MLC_HIT_ONPATH_WB		 , COUNT , NO_RATIO  )
DEF_STAT(  MLC_HIT_ONPATH_WB_NODIRTY	 , DIST	 , NO_RATIO  )

DEF_STAT(  MLC_HIT_OFFPATH_IFETCH	 , DIST	 , NO_RATIO  )
DEF_STAT(  MLC_HIT_OFFPATH_DFETCH	 , COUNT , NO_RATIO  )
DEF_STAT(  MLC_HIT_OFFPATH_DSTORE	 , COUNT , NO_RATIO  )
DEF_STAT(  MLC_HIT_OFFPATH_IPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MLC_HIT_OFFPATH_DPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MLC_HIT_OFFPATH_WB		 , COUNT , NO_RATIO  )
DEF_STAT(  MLC_HIT_OFFPATH_WB_NODIRTY	 , DIST	 , NO_RATIO  )



DEF_STAT(  L1_MISS_ONPATH_IFETCH	 , DIST	 , NO_RATIO  )
DEF_STAT(  L1_MISS_ONPATH_DFETCH	 , COUNT , NO_RATIO  )
DEF_STAT(  L1_MISS_ONPATH_DSTORE	 , COUNT , NO_RATIO  )
DEF_STAT(  L1_MISS_ONPATH_IPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  L1_MISS_ONPATH_DPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  L1_MISS_ONPATH_WB		 , COUNT , NO_RATIO  )
DEF_STAT(  L1_MISS_ONPATH_WB_NODIRTY     , DIST	 , NO_RATIO  )

DEF_STAT(  L1_MISS_OFFPATH_IFETCH	 , DIST	 , NO_RATIO  )
DEF_STAT(  L1_MISS_OFFPATH_DFETCH	 , COUNT , NO_RATIO  )
DEF_STAT(  L1_MISS_OFFPATH_DSTORE	 , COUNT , NO_RATIO  )
DEF_STAT(  L1_MISS_OFFPATH_IPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  L1_MISS_OFFPATH_DPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  L1_MISS_OFFPATH_WB		 , COUNT , NO_RATIO  )
DEF_STAT(  L1_MISS_OFFPATH_WB_NODIRTY	 , DIST	 , NO_RATIO  )

DEF_STAT(  L1_HIT_ONPATH_IFETCH	         , DIST	 , NO_RATIO  )
DEF_STAT(  L1_HIT_ONPATH_DFETCH	         , COUNT , NO_RATIO  )
DEF_STAT(  L1_HIT_ONPATH_DSTORE	         , COUNT , NO_RATIO  )
DEF_STAT(  L1_HIT_ONPATH_IPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  L1_HIT_ONPATH_DPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  L1_HIT_ONPATH_WB		 , COUNT , NO_RATIO  )
DEF_STAT(  L1_HIT_ONPATH_WB_NODIRTY	 , DIST	 , NO_RATIO  )

DEF_STAT(  L1_HIT_OFFPATH_IFETCH	 , DIST	 , NO_RATIO  )
DEF_STAT(  L1_HIT_OFFPATH_DFETCH	 , COUNT , NO_RATIO  )
DEF_STAT(  L1_HIT_OFFPATH_DSTORE	 , COUNT , NO_RATIO  )
DEF_STAT(  L1_HIT_OFFPATH_IPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  L1_HIT_OFFPATH_DPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  L1_HIT_OFFPATH_WB		 , COUNT , NO_RATIO  )
DEF_STAT(  L1_HIT_OFFPATH_WB_NODIRTY	 , DIST	 , NO_RATIO  )

DEF_STAT(  DRAM_CYCLES                   , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_UNBLOCK_CYCLES           , RATIO , DRAM_CYCLES  )
DEF_STAT(  DRAM_UNBLOCK_PERIODS          , COUNT , NO_RATIO  )

DEF_STAT(  MEM_REQ_BUFFER_FULL	   , COUNT  , NO_RATIO  )
DEF_STAT(  MEM_REQ_BUFFER_FULL_DENIED_DEMAND	 , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MEM_BLOCKED        , COUNT  , NODE_CYCLE  )

DEF_STAT(  MEM_REQ_BUFFER_FULL_DENIED_IFETCH	 , DIST	 , NO_RATIO  )
DEF_STAT(  MEM_REQ_BUFFER_FULL_DENIED_DFETCH	 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_BUFFER_FULL_DENIED_DSTORE	 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_BUFFER_FULL_DENIED_IPRF	 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_BUFFER_FULL_DENIED_DPRF	 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_BUFFER_FULL_DENIED_WB	 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY , DIST	 , NO_RATIO  )

DEF_STAT(  MEM_QUEUE_FULL                        , COUNT , NO_RATIO  )

DEF_STAT(  MEM_REQ_BUFFER_MISS	   , DIST  , NO_RATIO  )
DEF_STAT(  MEM_REQ_BUFFER_HIT	   , DIST  , NO_RATIO  )

DEF_STAT(  MEM_REQ_IFETCH	 , DIST	 , NO_RATIO  )
DEF_STAT(  MEM_REQ_DFETCH	 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_DSTORE	 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_IPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_DPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_WB		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_WB_NODIRTY	 , DIST	 , NO_RATIO  )

DEF_STAT(  LD_NO_FORWARD	 , DIST	 , NO_RATIO  )
DEF_STAT(  FORWARDED_LD	         , DIST	 , NO_RATIO  )

DEF_STAT(  WRONGPATH_L1Q_REMOVALS     , DIST  ,  NO_RATIO  )
DEF_STAT(  WRONGPATH_BUSQ_REMOVALS    , COUNT ,  NO_RATIO  )
DEF_STAT(  WRONGPATH_MEMQ_REMOVALS    , COUNT ,  NO_RATIO  )
DEF_STAT(  WRONGPATH_L1FILLQ_REMOVALS , DIST  ,  NO_RATIO  )

DEF_STAT(  WRONGPATH_L1Q_DEMOTIONS     , DIST  ,  NO_RATIO  )
DEF_STAT(  WRONGPATH_BUSQ_DEMOTIONS    , COUNT ,  NO_RATIO  )
DEF_STAT(  WRONGPATH_MEMQ_DEMOTIONS    , COUNT ,  NO_RATIO  )
DEF_STAT(  WRONGPATH_L1FILLQ_DEMOTIONS , DIST  ,  NO_RATIO  )

DEF_STAT(  PROMOTION_QMLC             , DIST  ,  MEM_REQ_BUFFER_HIT  )
DEF_STAT(  PROMOTION_QL1              , DIST  ,  MEM_REQ_BUFFER_HIT  )
DEF_STAT(  PROMOTION_QBUSOUT          , COUNT ,  MEM_REQ_BUFFER_HIT  )
DEF_STAT(  PROMOTION_QMEM             , COUNT ,  MEM_REQ_BUFFER_HIT  )
DEF_STAT(  PROMOTION_QL1FILL          , COUNT ,  MEM_REQ_BUFFER_HIT  )
DEF_STAT(  PROMOTION_QMLC_FILL        , COUNT ,  MEM_REQ_BUFFER_HIT  )
DEF_STAT(  NOPROMOTION_QMEM           , COUNT ,  MEM_REQ_BUFFER_HIT  )
DEF_STAT(  NOPROMOTION_QL1FILL        , DIST  ,  MEM_REQ_BUFFER_HIT  )
DEF_STAT(  NOPROMOTION_QMLC_FILL      , DIST  ,  MEM_REQ_BUFFER_HIT  )

DEF_STAT(  ICACHE_FILL_CORRECT_REQ      , DIST ,  NO_RATIO  )
DEF_STAT(  ICACHE_FILL_INCORRECT_REQ    , DIST ,  NO_RATIO  )

DEF_STAT(  MEM_REQ_INIT	                 , COUNT	 , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE	         , RATIO	 , MEM_REQ_INIT  )
DEF_STAT(  MEM_REQ_KILLED	         , RATIO	 , MEM_REQ_INIT  )
DEF_STAT(  MEM_REQ_COMPLETE_MLC	         , RATIO	 , MEM_REQ_INIT  )
DEF_STAT(  MEM_REQ_COMPLETE_L1	         , RATIO	 , MEM_REQ_INIT  )
DEF_STAT(  MEM_REQ_COMPLETE_MEM	         , RATIO	 , MEM_REQ_INIT  )
DEF_STAT(  MEM_REQ_INIT_ONPATH	         , RATIO	 , MEM_REQ_INIT  )
DEF_STAT(  MEM_REQ_INIT_OFFPATH	         , RATIO	 , MEM_REQ_INIT  )
DEF_STAT(  MEM_REQ_COMPLETE_ONPATH       , RATIO	 , MEM_REQ_COMPLETE  )
DEF_STAT(  MEM_REQ_COMPLETE_OFFPATH      , RATIO	 , MEM_REQ_COMPLETE  )

DEF_STAT(  MEM_REQ_INIT_IFETCH	         , DIST	 , NO_RATIO  )
DEF_STAT(  MEM_REQ_INIT_DFETCH	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_INIT_DSTORE	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_INIT_IPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_INIT_DPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_INIT_WB		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_INIT_WB_NODIRTY	 , DIST	 , NO_RATIO  )

DEF_STAT(  MEM_REQ_COMPLETE_IFETCH	         , DIST	 , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_DFETCH	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_DSTORE	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_IPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_DPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_WB		         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_WB_NODIRTY	         , DIST	 , NO_RATIO  )

DEF_STAT(  MEM_REQ_KILLED_IFETCH	         , DIST	 , NO_RATIO  )
DEF_STAT(  MEM_REQ_KILLED_DFETCH	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_KILLED_DSTORE	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_KILLED_IPRF	         	 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_KILLED_DPRF		         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_KILLED_WB		         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_KILLED_WB_NODIRTY	         , DIST	 , NO_RATIO  )

DEF_STAT(  MEM_REQ_INIT_OFFPATH_IFETCH	         , DIST	 , NO_RATIO  )
DEF_STAT(  MEM_REQ_INIT_OFFPATH_DFETCH	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_INIT_OFFPATH_DSTORE	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_INIT_OFFPATH_IPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_INIT_OFFPATH_DPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_INIT_OFFPATH_WB		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_INIT_OFFPATH_WB_NODIRTY	 , DIST	 , NO_RATIO  )

DEF_STAT(  MEM_REQ_INIT_ONPATH_IFETCH	         , DIST	 , NO_RATIO  )
DEF_STAT(  MEM_REQ_INIT_ONPATH_DFETCH	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_INIT_ONPATH_DSTORE	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_INIT_ONPATH_IPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_INIT_ONPATH_DPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_INIT_ONPATH_WB		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_INIT_ONPATH_WB_NODIRTY	 , DIST	 , NO_RATIO  )

DEF_STAT(  MEM_REQ_MATCH_IFETCH	                 , DIST	 , NO_RATIO  )
DEF_STAT(  MEM_REQ_MATCH_DFETCH	                 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_MATCH_DSTORE	                 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_MATCH_IPRF	         	 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_MATCH_DPRF		         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_MATCH_WB		         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_MATCH_WB_NODIRTY	         , DIST	 , NO_RATIO  )

DEF_STAT(  MEM_REQ_COMPLETE_OFFPATH_IFETCH	         , DIST	 , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_OFFPATH_DFETCH	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_OFFPATH_DSTORE	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_OFFPATH_IPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_OFFPATH_DPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_OFFPATH_WB		         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY	         , DIST	 , NO_RATIO  )

DEF_STAT(  MEM_REQ_COMPLETE_ONPATH_IFETCH	         , DIST	 , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_ONPATH_DFETCH	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_ONPATH_DSTORE	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_ONPATH_IPRF		         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_ONPATH_DPRF		         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_ONPATH_WB		         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY	         , DIST	 , NO_RATIO  )

DEF_STAT(  MEM_REQ_COMPLETE_MEM_IFETCH	         , DIST	 , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_MEM_DFETCH	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_MEM_DSTORE	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_MEM_IPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_MEM_DPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_MEM_WB               , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_MEM_WB_NODIRTY       , DIST	 , NO_RATIO  )

DEF_STAT(  MEM_REQ_COMPLETE_MEM_BW_PREFETCHABLE  , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_MEM_MATCHED_BW_PREF  , COUNT , NO_RATIO  )

DEF_STAT(  MEM_REQ_COMPLETE_L1_IFETCH	         , DIST	 , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_L1_DFETCH	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_L1_DSTORE	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_L1_IPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_L1_DPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_L1_WB	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_L1_WB_NODIRTY        , DIST	 , NO_RATIO  )

DEF_STAT(  MEM_REQ_COMPLETE_MLC_IFETCH	         , DIST	 , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_MLC_DFETCH	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_MLC_DSTORE	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_MLC_IPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_MLC_DPRF		 , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_MLC_WB	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_COMPLETE_MLC_WB_NODIRTY        , DIST	 , NO_RATIO  )

DEF_STAT(  CORE_MLP_CLUSTERS                     , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP                              , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_IFETCH                       , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_DFETCH                       , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_DSTORE                       , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_IPRF                         , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_DPRF                         , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_WB                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_WB_NODIRTY                   , COUNT , NO_RATIO  )

DEF_STAT(  CORE_MLP_0                            , DIST  , NO_RATIO  )
DEF_STAT(  CORE_MLP_1                            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_2                            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_3                            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_4                            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_5                            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_6                            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_7                            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_8                            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_9                            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_10                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_11                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_12                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_13                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_14                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_15                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_16                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_17                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_18                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_19                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_20                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_21                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_22                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_23                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_24                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_25                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_26                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_27                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_28                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_29                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_30                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_31                           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLP_32                           , DIST  , NO_RATIO  )

DEF_STAT(  MEM_QUEUE_OCC_0                       , DIST  , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_4                       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_8                       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_12                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_16                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_20                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_24                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_28                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_32                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_36                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_40                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_44                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_48                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_52                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_56                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_60                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_64                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_68                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_72                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_76                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_80                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_84                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_88                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_92                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_96                      , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_100                     , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_104                     , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_108                     , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_112                     , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_116                     , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_120                     , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_124                     , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_OCC_128                     , DIST  , NO_RATIO  )

DEF_STAT(  OPEN_PAGE_HIT,     DIST,   NO_RATIO )
DEF_STAT(  CLOSED_PAGE_MISS,  COUNT,   NO_RATIO )
DEF_STAT(  WRONG_PAGE_MISS,   DIST,  NO_RATIO )

DEF_STAT(  L0_LD_BANK_BLOCK,   DIST,  NO_RATIO  )
DEF_STAT(  L0_LD_BANK_AVAIL,   DIST,  NO_RATIO  )

DEF_STAT(  L0_ST_BANK_BLOCK,   DIST,  NO_RATIO  )
DEF_STAT(  L0_ST_BANK_AVAIL,   DIST,  NO_RATIO  )

DEF_STAT(  L0_LD_CACHE_BLOCK,  DIST,  NO_RATIO  )
DEF_STAT(  L0_LD_CACHE_AVAIL,  DIST,  NO_RATIO  )

DEF_STAT(  MLC_LD_BANK_BLOCK,   DIST,  NO_RATIO  )
DEF_STAT(  MLC_LD_BANK_AVAIL,   DIST,  NO_RATIO  )

DEF_STAT(  MLC_ST_BANK_BLOCK,   DIST,  NO_RATIO  )
DEF_STAT(  MLC_ST_BANK_AVAIL,   DIST,  NO_RATIO  )

DEF_STAT(  MLC_LD_CACHE_BLOCK,  DIST,  NO_RATIO  )
DEF_STAT(  MLC_LD_CACHE_AVAIL,  DIST,  NO_RATIO  )

DEF_STAT(  MLC_ST_CACHE_BLOCK,  DIST,  NO_RATIO  )
DEF_STAT(  MLC_ST_CACHE_AVAIL,  DIST,  NO_RATIO  )

DEF_STAT(  L1_LD_BANK_BLOCK,   DIST,  NO_RATIO  )
DEF_STAT(  L1_LD_BANK_AVAIL,   DIST,  NO_RATIO  )

DEF_STAT(  L1_ST_BANK_BLOCK,   DIST,  NO_RATIO  )
DEF_STAT(  L1_ST_BANK_AVAIL,   DIST,  NO_RATIO  )

DEF_STAT(  L1_LD_CACHE_BLOCK,  DIST,  NO_RATIO  )
DEF_STAT(  L1_LD_CACHE_AVAIL,  DIST,  NO_RATIO  )

DEF_STAT(  L1_ST_CACHE_BLOCK,  DIST,  NO_RATIO  )
DEF_STAT(  L1_ST_CACHE_AVAIL,  DIST,  NO_RATIO  )

DEF_STAT(  MEM_LD_BANK_BLOCK,  DIST,  NO_RATIO  )
DEF_STAT(  MEM_LD_BANK_AVAIL,  DIST,  NO_RATIO  )

DEF_STAT(  MEM_ST_BANK_BLOCK,  DIST,  NO_RATIO  )
DEF_STAT(  MEM_ST_BANK_AVAIL,  DIST,  NO_RATIO  )

DEF_STAT(  MEM_PF_BANK_BLOCK,  DIST,  NO_RATIO  )
DEF_STAT(  MEM_PF_BANK_AVAIL,  DIST,  NO_RATIO  )

DEF_STAT(  L0_FILL,  COUNT,  NO_RATIO  )

DEF_STAT(  L1_FILL,     DIST,  NO_RATIO  )
DEF_STAT(  L1_WB_FILL,  DIST,  NO_RATIO  )  // filled by L0 writeback, therefore does not pay memory latency

DEF_STAT(  L1_DEMAND_FILL,  DIST,  NO_RATIO  )
DEF_STAT(  L1_PREF_FILL,    DIST,  NO_RATIO  ) 

DEF_STAT(  MLC_FILL,     DIST,  NO_RATIO  )
DEF_STAT(  MLC_WB_FILL,  DIST,  NO_RATIO  )  // filled by L0 writeback, therefore does not pay memory latency

DEF_STAT(  MLC_DEMAND_FILL,  DIST,  NO_RATIO  )
DEF_STAT(  MLC_PREF_FILL,    DIST,  NO_RATIO  ) 

DEF_STAT(  NORESET_L1_FILL               ,  COUNT,  NO_RATIO  )
DEF_STAT(  NORESET_L1_FILL_NONPREF       ,  COUNT,  NO_RATIO  )
DEF_STAT(  NORESET_L1_FILL_PREF          ,  COUNT,  NO_RATIO  )
DEF_STAT(  NORESET_L1_EVICT              ,  COUNT,  NO_RATIO  )
DEF_STAT(  NORESET_L1_EVICT_NONPREF      ,  COUNT,  NO_RATIO  )
DEF_STAT(  NORESET_L1_EVICT_PREF_USED    ,  COUNT,  NO_RATIO  )
DEF_STAT(  NORESET_L1_EVICT_PREF_UNUSED  ,  COUNT,  NO_RATIO  )
DEF_STAT(  NORESET_L1_PREF_USED          ,  COUNT,  NO_RATIO  )

     /* WP MEMORY */

DEF_STAT(ORACLE_OFFPATH_DC_FILL                          ,COUNT,            NO_RATIO) 
DEF_STAT(ORACLE_OFFPATH_IC_FILL                          ,COUNT,            NO_RATIO)  
DEF_STAT(ORACLE_OFFPATH_L1_FILL                          ,COUNT,            NO_RATIO) 

DEF_STAT(UPDATE_EVENT_QUEUE_PROCESS                      ,COUNT,            NO_RATIO) 
DEF_STAT(INSERT_EVENT_QUEUE_PROCESS                      ,COUNT,            NO_RATIO) 

DEF_STAT(ICFILL_AFTER_REDIRECT                           ,COUNT,            NO_RATIO) 

DEF_STAT(EVENT_QUEUE_MATCH_ADD_REQ                       ,COUNT,            NO_RATIO)


     /* PREF CACHE */


DEF_STAT(DC_PREF_CACHE_INSERT_REQ,                    COUNT,           NO_RATIO)

DEF_STAT(DC_PREF_REQ_DCACHE_HIT,                      DIST,            DC_PREF_CACHE_INSERT_REQ)
DEF_STAT(DC_PREF_REQ_PREF_CACHE_HIT,                  COUNT,           DC_PREF_CACHE_INSERT_REQ)
DEF_STAT(DC_PREF_REQ_L1_MISS,                         COUNT,           DC_PREF_CACHE_INSERT_REQ)
DEF_STAT(DC_PREF_REQ_CORR,                            DIST,            DC_PREF_CACHE_INSERT_REQ)

DEF_STAT(DC_PREF_CACHE_INSERT,                        COUNT,            NO_RATIO)

DEF_STAT(DC_PREF_CACHE_HIT_PER                      , PERCENT,        DCACHE_HIT )
DEF_STAT(DC_PREF_CACHE_HIT_PER_OFFPATH              , PERCENT,        DCACHE_HIT )
DEF_STAT(DC_PREF_CACHE_HIT                          , COUNT,           NO_RATIO)
DEF_STAT(DC_PREF_CACHE_HIT_OFFPATH                  , COUNT,           NO_RATIO)

DEF_STAT(DC_PREF_HIT_L1_MISS                        ,  COUNT,          NO_RATIO)


DEF_STAT(IC_PREF_CACHE_HIT_PER                      , PERCENT,        ICACHE_HIT )
DEF_STAT(IC_PREF_CACHE_HIT_PER_OFFPATH              , PERCENT,        ICACHE_HIT )
DEF_STAT(IC_PREF_CACHE_HIT                          , COUNT,           NO_RATIO)
DEF_STAT(IC_PREF_CACHE_HIT_OFFPATH                  , COUNT,           NO_RATIO)

DEF_STAT(L1_PREF_CACHE_HIT_PER                      , PERCENT,        L1_HIT )
DEF_STAT(L1_PREF_CACHE_HIT_PER_OFFPATH              , PERCENT,        L1_HIT )
DEF_STAT(L1_PREF_CACHE_HIT                          , COUNT,           NO_RATIO)
DEF_STAT(L1_PREF_CACHE_HIT_OFFPATH                  , COUNT,           NO_RATIO)




DEF_STAT(DC_PREF_CACHE_FILL,                          COUNT,           NO_RATIO)
DEF_STAT(DC_PREF_MOVE_DC,                             PERCENT,         DC_PREF_CACHE_FILL)
DEF_STAT(DC_PREF_MOVE_L1,                             PERCENT,         DC_PREF_CACHE_FILL)

DEF_STAT(IC_PREF_CACHE_FILL,                          COUNT,           NO_RATIO)
DEF_STAT(IC_PREF_MOVE_IC,                             PERCENT,         IC_PREF_CACHE_FILL)
DEF_STAT(IC_PREF_MOVE_L1,                             PERCENT,         IC_PREF_CACHE_FILL)

DEF_STAT(L1_PREF_CACHE_FILL,                          COUNT,           NO_RATIO)
DEF_STAT(L1_PREF_MOVE_L1,                             PERCENT,         L1_PREF_CACHE_FILL)


     /* exclusive cache and no L1 fill cache */

DEF_STAT(OFF_PATH_CONFIRMED,                          COUNT,           NO_RATIO)
DEF_STAT(OFF_PATH_NO_FILL_L1,                         COUNT,           NO_RATIO)

DEF_STAT(WB_L1_MISS_FILL_L1,                          COUNT,           NO_RATIO)
DEF_STAT(WB_MLC_MISS_FILL_MLC,                        COUNT,           NO_RATIO)


DEF_STAT(ICACHE_EVICT_REQ_WB_L1,                      COUNT,           NO_RATIO)
DEF_STAT(DCACHE_EVICT_REQ_WB_L1,                      COUNT,           NO_RATIO)     
DEF_STAT(DCACHE_EVICT_REQ_WB_L1_NOREAD,               COUNT,           NO_RATIO)     

DEF_STAT(L1_FILL_SKIPPED,                             COUNT,           NO_RATIO)
DEF_STAT(MLC_FILL_SKIPPED,                             COUNT,           NO_RATIO)


DEF_STAT( DCACHE_FILL,                                COUNT,           NO_RATIO)
DEF_STAT( DCACHE_WB_REQ,                              RATIO,        DCACHE_FILL)

DEF_STAT( DCACHE_WB_REQ_DIRTY,                        DIST,            NO_RATIO)
DEF_STAT( DCACHE_WB_REQ_NODIRTY,                      DIST,            NO_RATIO)


DEF_STAT( ICACHE_FILL,                                COUNT,           NO_RATIO)
DEF_STAT( ICACHE_WB_REQ,                              RATIO,        ICACHE_FILL)

DEF_STAT(L1_FILL_DIRTY,                               RATIO,           L1_FILL)
DEF_STAT(MLC_FILL_DIRTY,                              RATIO,           MLC_FILL)



     /* address checks */

DEF_STAT(  MEM_REQ_DENIED_NULL	                 , DIST	 , NO_RATIO  )
DEF_STAT(  MEM_REQ_DENIED_INST_OUTOF_CS	         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_DENIED_DATA_IN_CS             , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_DENIED_DATA_OUTOF_RANGE	 , DIST  , NO_RATIO  )

DEF_STAT(  MEM_REQ_DENIED	                 , DIST	 , NO_RATIO  )
DEF_STAT(  MEM_REQ_NOT_DENIED	                 , DIST  , NO_RATIO  )

DEF_STAT(  DEMAND_HIT_WB_STALL	         , COUNT , NO_RATIO  )

DEF_STAT(  EXCLUSION_VIOLATED_OSR	                 , DIST	  , NO_RATIO  )
DEF_STAT(  EXCLUSION_VIOLATED_NOTOSR	                 , COUNT  , NO_RATIO  )
DEF_STAT(  EXCLUSION_NOT_VIOLATED	                 , DIST   , NO_RATIO  )

DEF_STAT(  DIRTY_WRITE_TO_ICACHE	                 , COUNT  , NO_RATIO  )

DEF_STAT(  STREAM_DC_HIT_NOSEND	                 , DIST	 , NO_RATIO  )
DEF_STAT(  STREAM_WBQDC_HIT_NOSEND               , DIST  , NO_RATIO  )

DEF_STAT(  STREAM_DCACHE_PREF_HIT                , COUNT	 , NO_RATIO  )

DEF_STAT(  PREF_DC_HIT_ON_INSERT               , DIST	 , NO_RATIO  )
DEF_STAT(  PREF_L1_HIT_ON_INSERT               , DIST  , NO_RATIO  )

     /* different type matches */
DEF_STAT(  L1_NEWREQ_MATCHED_MLC_REQ                     , COUNT  , NO_RATIO  )
DEF_STAT(  MLC_NEWREQ_MATCHED_L2_PREF                    , COUNT  , NO_RATIO  )
DEF_STAT(  MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT            , RATIO  , MLC_NEWREQ_MATCHED_L2_PREF  )
DEF_STAT(  NEWREQ_WB_MATCH_IGNORED                       , COUNT  , NO_RATIO  )

DEF_STAT(  DEMAND_MATCH_WB_NEW_DONE_FUNC                 , DIST	  , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL            , COUNT  , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME            , COUNT  , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WB_DONE_FUNC_SAME                , DIST	  , NO_RATIO  )

DEF_STAT(  DEMAND_MATCH_WB                , DIST	 , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WB_NODIRTY        , DIST	 , NO_RATIO  )

DEF_STAT(  DEMAND_MATCH_WBALL_IFETCH	         , DIST	 , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WBALL_DFETCH	         , COUNT , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WBALL_DSTORE	         , COUNT , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WBALL_IPRF		         , COUNT , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WBALL_DPRF		         , COUNT , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WBALL_WB	                 , COUNT , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WBALL_WB_NODIRTY            , DIST	 , NO_RATIO  )

DEF_STAT(  DEMAND_MATCH_WB_IFETCH	         , DIST	 , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WB_DFETCH	         , COUNT , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WB_DSTORE	         , COUNT , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WB_IPRF		         , COUNT , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WB_DPRF		         , COUNT , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WB_WB	                 , COUNT , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WB_WB_NODIRTY            , DIST	 , NO_RATIO  )

DEF_STAT(  DEMAND_MATCH_WB_ND_IFETCH	         , DIST	 , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WB_ND_DFETCH	         , COUNT , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WB_ND_DSTORE	         , COUNT , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WB_ND_IPRF		         , COUNT , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WB_ND_DPRF		         , COUNT , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WB_ND_WB	                 , COUNT , NO_RATIO  )
DEF_STAT(  DEMAND_MATCH_WB_ND_WB_NODIRTY            , DIST	 , NO_RATIO  )

DEF_STAT(  WB_MATCH_DEMAND	         , DIST	  , NO_RATIO  )
DEF_STAT(  WB_MATCH_PREF	         , COUNT  , NO_RATIO  )
DEF_STAT(  WB_MATCH_WB	                 , COUNT  , NO_RATIO  )
DEF_STAT(  WB_MATCH_WB_FILTERED	         , DIST   , NO_RATIO  )

DEF_STAT(  WB_COMING_BACK_FROM_MEM	         , COUNT  , NO_RATIO  )
DEF_STAT(  WB_COMING_BACK_FROM_L1	         , COUNT  , NO_RATIO  )
DEF_STAT(  WB_COMING_BACK_FROM_MLC	         , COUNT  , NO_RATIO  )

DEF_STAT(  MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH , DIST , NO_RATIO) 
DEF_STAT(  MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC , DIST , NO_RATIO) 
    /* miss rates - per 1000 inst - full or partial */
DEF_STAT(  TOTAL_ONPATH_ICACHE_FILLS		           , COUNT  , NO_RATIO  )
DEF_STAT(  TOTAL_ONPATH_DCACHE_FILLS		           , COUNT  , NO_RATIO  )
DEF_STAT(  TOTAL_ONPATH_L1_FILLS		           , COUNT  , NO_RATIO  )

     /* these three are collected only if WP_COLLECT_STATS knob is set */
DEF_STAT(  PER1K_ONPATH_ICACHE_FILLS		           , PER_1000_INST, NO_RATIO  )
DEF_STAT(  PER1K_ONPATH_DCACHE_FILLS		           , PER_1000_INST, NO_RATIO  )
DEF_STAT(  PER1K_ONPATH_L1_FILLS		           , PER_1000_INST, NO_RATIO  )
DEF_STAT(  PER1K_L1_DEMAND_MISS_ONPATH		                   , PER_1000_INST, NO_RATIO  )
DEF_STAT(  PER1K_L1_DEMAND_MISS_OFFPATH                           , PER_1000_INST, NO_RATIO  )

/* idlea l2 to l1 cache */
DEF_STAT(L2_IDEAL_FILL_L1          , DIST,     NO_RATIO  )
DEF_STAT(L2_IDEAL_MISS_L2          , DIST,     NO_RATIO  ) 

DEF_STAT(L2_IDEAL_FILL_ICACHE      , DIST,     NO_RATIO  )
DEF_STAT(L2_IDEAL_MISS_ICACHE      , DIST,     NO_RATIO  ) 
 
/* cache miss and hit interval */

DEF_STAT(HPS_MISS_DELTA__0                       ,DIST,             NO_RATIO)
DEF_STAT(HPS_MISS_DELTA__1                       ,COUNT,            NO_RATIO)
DEF_STAT(HPS_MISS_DELTA__2                       ,COUNT,            NO_RATIO)
DEF_STAT(HPS_MISS_DELTA__3                       ,COUNT,            NO_RATIO)
DEF_STAT(HPS_MISS_DELTA__4                       ,COUNT,            NO_RATIO)
DEF_STAT(HPS_MISS_DELTA__5                       ,COUNT,            NO_RATIO)
DEF_STAT(HPS_MISS_DELTA__6                       ,COUNT,            NO_RATIO)
DEF_STAT(HPS_MISS_DELTA__7                       ,COUNT,            NO_RATIO)
DEF_STAT(HPS_MISS_DELTA__8                       ,COUNT,            NO_RATIO)
DEF_STAT(HPS_MISS_DELTA__9                       ,DIST,             NO_RATIO)

DEF_STAT(HPS_HIT_DELTA__0                       ,DIST,             NO_RATIO)
DEF_STAT(HPS_HIT_DELTA__1                       ,COUNT,             NO_RATIO)
DEF_STAT(HPS_HIT_DELTA__2                       ,COUNT,            NO_RATIO)
DEF_STAT(HPS_HIT_DELTA__3                       ,COUNT,            NO_RATIO)
DEF_STAT(HPS_HIT_DELTA__4                       ,COUNT,            NO_RATIO)
DEF_STAT(HPS_HIT_DELTA__5                       ,COUNT,            NO_RATIO)
DEF_STAT(HPS_HIT_DELTA__6                       ,COUNT,            NO_RATIO)
DEF_STAT(HPS_HIT_DELTA__7                       ,COUNT,            NO_RATIO)
DEF_STAT(HPS_HIT_DELTA__8                       ,COUNT,            NO_RATIO)
DEF_STAT(HPS_HIT_DELTA__9                       ,DIST,             NO_RATIO)

DEF_STAT(DC_MISS_DELTA__0                       ,DIST,             NO_RATIO)
DEF_STAT(DC_MISS_DELTA__1                       ,COUNT,             NO_RATIO)
DEF_STAT(DC_MISS_DELTA__2                       ,COUNT,            NO_RATIO)
DEF_STAT(DC_MISS_DELTA__3                       ,COUNT,            NO_RATIO)
DEF_STAT(DC_MISS_DELTA__4                       ,COUNT,            NO_RATIO)
DEF_STAT(DC_MISS_DELTA__5                       ,COUNT,            NO_RATIO)
DEF_STAT(DC_MISS_DELTA__6                       ,COUNT,            NO_RATIO)
DEF_STAT(DC_MISS_DELTA__7                       ,COUNT,            NO_RATIO)
DEF_STAT(DC_MISS_DELTA__8                       ,COUNT,            NO_RATIO)
DEF_STAT(DC_MISS_DELTA__9                       ,DIST,             NO_RATIO)


/* CMP The following can be used later: COLLECT_LINE_USE_STATS
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_0	 , DIST   , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_1	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_2	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_3	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_4	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_5	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_6	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_7	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_8	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_9	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_10	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_11	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_12	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_13	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_14	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_15	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_16	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_17	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_18	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_19	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_20	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_21	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_22	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_23	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_24	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_25	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_MAX	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_FIRSTUSE_TIME_NEVER    , DIST   , NO_RATIO  )

DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_0	 , DIST   , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_1	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_2	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_3	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_4	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_5	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_6	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_7	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_8	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_9	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_10	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_11	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_12	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_13	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_14	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_15	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_16	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_17	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_18	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_19	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_20	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_21	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_22	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_23	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_24	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_25	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_MAX	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_FIRSTUSE_TIME_NEVER, DIST   , NO_RATIO  )

DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_0	 , DIST   , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_1	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_2	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_3	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_4	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_5	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_6	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_7	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_8	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_9	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_10	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_11	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_12	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_13	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_14	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_15	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_16	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_17	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_18	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_19	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_20	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_21	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_22	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_23	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_24	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_25	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_MAX	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_NEVER     , DIST   , NO_RATIO  )

DEF_STAT(  DCACHE_RESIDENT_TIME_0	 , DIST   , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_1	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_2	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_3	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_4	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_5	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_6	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_7	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_8	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_9	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_10	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_11	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_12	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_13	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_14	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_15	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_16	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_17	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_18	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_19	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_20	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_21	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_22	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_23	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_24	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_25	 , COUNT  , NO_RATIO  )
DEF_STAT(  DCACHE_RESIDENT_TIME_MAX	 , DIST  , NO_RATIO  )

DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_0	 , DIST   , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_1	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_2	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_3	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_4	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_5	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_6	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_7	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_8	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_9	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_10	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_11	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_12	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_13	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_14	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_15	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_16	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_17	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_18	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_19	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_20	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_21	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_22	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_23	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_24	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_25	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_MAX	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_FIRSTUSE_TIME_NEVER    , DIST  , NO_RATIO  )

DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_0	 , DIST   , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_1	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_2	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_3	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_4	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_5	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_6	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_7	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_8	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_9	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_10	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_11	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_12	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_13	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_14	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_15	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_16	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_17	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_18	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_19	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_20	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_21	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_22	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_23	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_24	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_25	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_MAX	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_FIRSTUSE_TIME_NEVER, DIST   , NO_RATIO  )

DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_0	 , DIST   , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_1	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_2	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_3	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_4	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_5	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_6	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_7	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_8	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_9	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_10	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_11	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_12	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_13	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_14	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_15	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_16	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_17	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_18	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_19	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_20	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_21	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_22	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_23	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_24	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_25	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_MAX	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FIRSTUSE_TIME_NEVER     , DIST   , NO_RATIO  )

DEF_STAT(  ICACHE_RESIDENT_TIME_0	 , DIST   , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_1	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_2	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_3	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_4	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_5	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_6	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_7	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_8	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_9	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_10	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_11	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_12	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_13	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_14	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_15	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_16	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_17	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_18	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_19	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_20	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_21	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_22	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_23	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_24	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_25	 , COUNT  , NO_RATIO  )
DEF_STAT(  ICACHE_RESIDENT_TIME_MAX	 , DIST   , NO_RATIO  )

DEF_STAT(  L1_RESIDENT_TIME_0	 , DIST   , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_1	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_2	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_3	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_4	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_5	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_6	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_7	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_8	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_9	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_10	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_11	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_12	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_13	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_14	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_15	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_16	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_17	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_18	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_19	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_20	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_21	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_22	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_23	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_24	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_25	 , COUNT  , NO_RATIO  )
DEF_STAT(  L1_RESIDENT_TIME_MAX	 , DIST   , NO_RATIO  )

DEF_STAT(  ICACHE_OFFPATH_FINALLY_USED    , DIST  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_NEVER_USED      , DIST  , NO_RATIO  )

DEF_STAT(  ICACHE_HWP_FINALLY_USED    , DIST  , NO_RATIO  )
DEF_STAT(  ICACHE_HWP_NEVER_USED      , DIST  , NO_RATIO  )

DEF_STAT(  ICACHE_OFFPATH_OR_HWP_FINALLY_USED    , DIST  , NO_RATIO  )
DEF_STAT(  ICACHE_OFFPATH_OR_HWP_NEVER_USED      , DIST  , NO_RATIO  )


DEF_STAT(  DCACHE_OFFPATH_FINALLY_USED    , DIST  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_NEVER_USED      , DIST  , NO_RATIO  )

DEF_STAT(  DCACHE_HWP_FINALLY_USED    , DIST  , NO_RATIO  )
DEF_STAT(  DCACHE_HWP_NEVER_USED      , DIST  , NO_RATIO  )

DEF_STAT(  DCACHE_OFFPATH_OR_HWP_FINALLY_USED    , DIST  , NO_RATIO  )
DEF_STAT(  DCACHE_OFFPATH_OR_HWP_NEVER_USED      , DIST  , NO_RATIO  )

*/

// ONE_MORE_CACHE_LINE_ENABLE

DEF_STAT(  ONE_MORE_SUCESS	   , DIST	 , NO_RATIO  )
DEF_STAT(  ONE_MORE_DISCARDED_L0CACHE	 , COUNT , NO_RATIO  )
DEF_STAT(  ONE_MORE_DISCARDED_MEM_REQ_FULL	   , DIST	 , NO_RATIO  )


// PREF DROP
DEF_STAT(  PREF_L1_TOTAL_SENT	        , COUNT , NO_RATIO  )

DEF_STAT(  PREF_L1_TOTAL_USED	        , DIST  , NO_RATIO  )
DEF_STAT(  PREF_L1_TOTAL_PARTIAL_USED   , COUNT , NO_RATIO  )
DEF_STAT(  PREF_L1_TOTAL_NOT_USED       , COUNT , NO_RATIO  )
DEF_STAT(  PREF_L1_TOTAL_DROPPED        , DIST  , NO_RATIO  )

DEF_STAT(  PREF_MLC_TOTAL_SENT	        , COUNT , NO_RATIO  )

DEF_STAT(  PREF_MLC_TOTAL_USED	        , DIST  , NO_RATIO  )
DEF_STAT(  PREF_MLC_TOTAL_PARTIAL_USED   , COUNT , NO_RATIO  )
DEF_STAT(  PREF_MLC_TOTAL_NOT_USED       , COUNT , NO_RATIO  )
DEF_STAT(  PREF_MLC_TOTAL_DROPPED        , DIST  , NO_RATIO  )


// Per Core
DEF_STAT(  CORE_MLC_PREF_REQ_MISS                ,DIST,    NO_RATIO) // Consider a prefetch hit by demand before mlc access as a prefetch
DEF_STAT(  CORE_MLC_DEMAND_MISS                  ,COUNT,   NO_RATIO) 
DEF_STAT(  CORE_MLC_WB_MISS                      ,DIST,    NO_RATIO)
DEF_STAT(  CORE_MLC_PREF_REQ_HIT                 ,DIST,    NO_RATIO) 
DEF_STAT(  CORE_MLC_DEMAND_HIT                   ,COUNT,   NO_RATIO)
DEF_STAT(  CORE_MLC_WB_HIT                       ,DIST,    NO_RATIO) 

DEF_STAT(  CORE_MLC_HIT,   DIST,  NO_RATIO  )  // Consider a prefetch hit by demand before mlc access as a demand
DEF_STAT(  CORE_MLC_MISS,  DIST,  NO_RATIO  )   

DEF_STAT(  CORE_MLC_FILL,     DIST,  NO_RATIO  )	   
DEF_STAT(  CORE_MLC_WB_FILL,  DIST,  NO_RATIO  ) // filled by L0 writeback, therefore does not pay memory latency

DEF_STAT(  CORE_MLC_DEMAND_FILL,  DIST,  NO_RATIO  )
DEF_STAT(  CORE_MLC_PREF_FILL,    DIST,  NO_RATIO  ) 

DEF_STAT(  CORE_MLC_PREF_FILL_USED            , DIST  , NO_RATIO  )
DEF_STAT(  CORE_MLC_PREF_FILL_PARTIAL_USED    , COUNT , NO_RATIO  )
DEF_STAT(  CORE_MLC_PREF_FILL_NOT_USED        , DIST  , NO_RATIO  )


DEF_STAT(  CORE_L1_PREF_REQ_MISS                 ,DIST,    NO_RATIO) // Consider a prefetch hit by demand before l1 access as a prefetch
DEF_STAT(  CORE_L1_DEMAND_MISS                   ,COUNT,   NO_RATIO) 
DEF_STAT(  CORE_L1_WB_MISS                       ,DIST,    NO_RATIO)
DEF_STAT(  CORE_L1_PREF_REQ_HIT                  ,DIST,    NO_RATIO) 
DEF_STAT(  CORE_L1_DEMAND_HIT                    ,COUNT,   NO_RATIO)
DEF_STAT(  CORE_L1_WB_HIT                        ,DIST,    NO_RATIO) 

DEF_STAT(  CORE_L1_HIT,   DIST,  NO_RATIO  )  // Consider a prefetch hit by demand before l1 access as a demand
DEF_STAT(  CORE_L1_MISS,  DIST,  NO_RATIO  )   

DEF_STAT(  CORE_L1_FILL,     DIST,  NO_RATIO  )	   
DEF_STAT(  CORE_L1_WB_FILL,  DIST,  NO_RATIO  ) // filled by L0 writeback, therefore does not pay memory latency

DEF_STAT(  CORE_L1_DEMAND_FILL,  DIST,  NO_RATIO  )
DEF_STAT(  CORE_L1_PREF_FILL,    DIST,  NO_RATIO  ) 

DEF_STAT(  CORE_L1_PREF_FILL_USED            , DIST  , NO_RATIO  )
DEF_STAT(  CORE_L1_PREF_FILL_PARTIAL_USED    , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_PREF_FILL_NOT_USED        , DIST  , NO_RATIO  )

// L1 Cache hit position when L1_CACHE_HIT_POSITION_COLLECT is set
DEF_STAT(  CORE_L1_DEMAND_USED_POS0            , DIST  , NO_RATIO  )  // MRU
DEF_STAT(  CORE_L1_DEMAND_USED_POS1            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_DEMAND_USED_POS2            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_DEMAND_USED_POS3            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_DEMAND_USED_POS4            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_DEMAND_USED_POS5            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_DEMAND_USED_POS6            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_DEMAND_USED_POS7            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_DEMAND_USED_POS8            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_DEMAND_USED_POS9            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_DEMAND_USED_POS10           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_DEMAND_USED_POS11           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_DEMAND_USED_POS12           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_DEMAND_USED_POS13           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_DEMAND_USED_POS14           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_DEMAND_USED_POS15           , DIST  , NO_RATIO  )  // LRU    

DEF_STAT(  CORE_L1_PREF_USED_POS0            , DIST  , NO_RATIO  )  // MRU
DEF_STAT(  CORE_L1_PREF_USED_POS1            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_PREF_USED_POS2            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_PREF_USED_POS3            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_PREF_USED_POS4            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_PREF_USED_POS5            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_PREF_USED_POS6            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_PREF_USED_POS7            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_PREF_USED_POS8            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_PREF_USED_POS9            , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_PREF_USED_POS10           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_PREF_USED_POS11           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_PREF_USED_POS12           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_PREF_USED_POS13           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_PREF_USED_POS14           , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_PREF_USED_POS15           , DIST  , NO_RATIO  )  // LRU    

// Cache Partition
DEF_STAT(  CORE_TOTAL_SETS_ALL_INTERVALS      , COUNT , NO_RATIO  )
DEF_STAT(  CORE_L1_AVG_NUM_WAYS              , RATIO , CORE_TOTAL_SETS_ALL_INTERVALS)

DEF_STAT(  L1_PARTITION_INTERVALS            , COUNT , NO_RATIO  )
DEF_STAT(  NORESET_L1_PARTITION              , COUNT , NO_RATIO  )

DEF_STAT(  L1_SHADOW_ACCESS              , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_ACCESS_STALLING     , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_ACCESS_DEMAND       , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_HIT                 , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_HIT_STALLING        , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_HIT_DEMAND          , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_UNTIMELY_HIT        , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_UNTIMELY_HIT_STALLING,COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_UNTIMELY_HIT_DEMAND , COUNT , NO_RATIO  )

DEF_STAT(  L1_SHADOW_HIT_POS0            , DIST  , NO_RATIO  )  // MRU
DEF_STAT(  L1_SHADOW_HIT_POS1            , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_HIT_POS2            , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_HIT_POS3            , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_HIT_POS4            , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_HIT_POS5            , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_HIT_POS6            , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_HIT_POS7            , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_HIT_POS8            , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_HIT_POS9            , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_HIT_POS10           , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_HIT_POS11           , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_HIT_POS12           , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_HIT_POS13           , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_HIT_POS14           , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_HIT_POS15           , DIST  , NO_RATIO  )  // LRU    

DEF_STAT(  L1_SHADOW_STALLING_HIT_POS0            , DIST  , NO_RATIO  )  // MRU
DEF_STAT(  L1_SHADOW_STALLING_HIT_POS1            , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_STALLING_HIT_POS2            , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_STALLING_HIT_POS3            , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_STALLING_HIT_POS4            , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_STALLING_HIT_POS5            , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_STALLING_HIT_POS6            , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_STALLING_HIT_POS7            , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_STALLING_HIT_POS8            , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_STALLING_HIT_POS9            , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_STALLING_HIT_POS10           , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_STALLING_HIT_POS11           , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_STALLING_HIT_POS12           , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_STALLING_HIT_POS13           , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_STALLING_HIT_POS14           , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_STALLING_HIT_POS15           , DIST  , NO_RATIO  )  // LRU    

DEF_STAT(  L1_SHADOW_DEMAND_HIT_POS0              , DIST  , NO_RATIO  )  // MRU
DEF_STAT(  L1_SHADOW_DEMAND_HIT_POS1              , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_DEMAND_HIT_POS2              , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_DEMAND_HIT_POS3              , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_DEMAND_HIT_POS4              , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_DEMAND_HIT_POS5              , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_DEMAND_HIT_POS6              , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_DEMAND_HIT_POS7              , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_DEMAND_HIT_POS8              , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_DEMAND_HIT_POS9              , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_DEMAND_HIT_POS10             , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_DEMAND_HIT_POS11             , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_DEMAND_HIT_POS12             , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_DEMAND_HIT_POS13             , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_DEMAND_HIT_POS14             , COUNT , NO_RATIO  )
DEF_STAT(  L1_SHADOW_DEMAND_HIT_POS15             , DIST  , NO_RATIO  )  // LRU    

// PREF DROP
DEF_STAT(  CORE_PREF_MLC_SENT	        , COUNT , NO_RATIO  )

DEF_STAT(  CORE_PREF_MLC_USED           , DIST  , NO_RATIO  )
DEF_STAT(  CORE_PREF_MLC_PARTIAL_USED   , COUNT , NO_RATIO  )
DEF_STAT(  CORE_PREF_MLC_NOT_USED       , COUNT , NO_RATIO  )
DEF_STAT(  CORE_PREF_MLC_DROPPED        , DIST  , NO_RATIO  )

DEF_STAT(  CORE_PREF_L1_SENT	        , COUNT , NO_RATIO  )

DEF_STAT(  CORE_PREF_L1_USED            , DIST  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_PARTIAL_USED    , COUNT , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_NOT_USED        , COUNT , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_DROPPED         , DIST  , NO_RATIO  )

// average memory latency
DEF_STAT( TOTAL_MEM_LATENCY             , RATIO , L1_FILL)
DEF_STAT( TOTAL_MEM_LATENCY_DEMAND      , RATIO , L1_DEMAND_FILL)
DEF_STAT( TOTAL_MEM_LATENCY_PREF        , RATIO , L1_PREF_FILL)

DEF_STAT( CORE_MEM_LATENCY              , RATIO , CORE_L1_FILL)
DEF_STAT( CORE_MEM_LATENCY_DEMAND       , RATIO , CORE_L1_DEMAND_FILL)
DEF_STAT( CORE_MEM_LATENCY_PREF         , RATIO , CORE_L1_PREF_FILL)

DEF_STAT( CORE_MEM_LATENCY_IFETCH       , DIST  , NO_RATIO  )
DEF_STAT( CORE_MEM_LATENCY_DFETCH       , COUNT , NO_RATIO  )
DEF_STAT( CORE_MEM_LATENCY_DSTORE       , COUNT , NO_RATIO  )
DEF_STAT( CORE_MEM_LATENCY_IPRF         , COUNT , NO_RATIO  )
DEF_STAT( CORE_MEM_LATENCY_DPRF         , COUNT , NO_RATIO  )
DEF_STAT( CORE_MEM_LATENCY_WB           , COUNT , NO_RATIO  )
DEF_STAT( CORE_MEM_LATENCY_WB_NODIRTY   , DIST  , NO_RATIO  )

DEF_STAT( CORE_MEM_STALLING_LATENCY_IFETCH       , DIST  , NO_RATIO  )
DEF_STAT( CORE_MEM_STALLING_LATENCY_DFETCH       , COUNT , NO_RATIO  )
DEF_STAT( CORE_MEM_STALLING_LATENCY_DSTORE       , COUNT , NO_RATIO  )
DEF_STAT( CORE_MEM_STALLING_LATENCY_IPRF         , COUNT , NO_RATIO  )
DEF_STAT( CORE_MEM_STALLING_LATENCY_DPRF         , COUNT , NO_RATIO  )
DEF_STAT( CORE_MEM_STALLING_LATENCY_WB           , COUNT , NO_RATIO  )
DEF_STAT( CORE_MEM_STALLING_LATENCY_WB_NODIRTY   , DIST  , NO_RATIO  )

// average l1 miss latency (includes queueing delays from l1 miss to memory controller)
DEF_STAT( TOTAL_L1_MISS_LATENCY         , RATIO , L1_FILL)
DEF_STAT( TOTAL_L1_MISS_LATENCY_DEMAND  , RATIO , L1_DEMAND_FILL)
DEF_STAT( TOTAL_L1_MISS_LATENCY_PREF    , RATIO , L1_PREF_FILL)

DEF_STAT( CORE_L1_MISS_LATENCY              , RATIO , CORE_L1_FILL)
DEF_STAT( CORE_L1_MISS_LATENCY_DEMAND       , RATIO , CORE_L1_DEMAND_FILL)
DEF_STAT( CORE_L1_MISS_LATENCY_PREF         , RATIO , CORE_L1_PREF_FILL)

// more memory latency
DEF_STAT( CORE_EVICTED_L1_DEMAND       , DIST  , NO_RATIO)
DEF_STAT( CORE_EVICTED_L1_PREF_USED    , COUNT , NO_RATIO)
DEF_STAT( CORE_EVICTED_L1_PREF_NOT_USED, DIST  , NO_RATIO)

DEF_STAT( CORE_EVICTED_MLC_DEMAND       , DIST  , NO_RATIO)
DEF_STAT( CORE_EVICTED_MLC_PREF_USED    , COUNT , NO_RATIO)
DEF_STAT( CORE_EVICTED_MLC_PREF_NOT_USED, DIST  , NO_RATIO)

DEF_STAT( CORE_MEM_LATENCY_AVE_DEMAND          , RATIO , CORE_EVICTED_L1_DEMAND)
DEF_STAT( CORE_MEM_LATENCY_AVE_PREF_USED       , RATIO , CORE_EVICTED_L1_PREF_USED)
DEF_STAT( CORE_MEM_LATENCY_AVE_PREF_NOT_USED   , RATIO , CORE_EVICTED_L1_PREF_NOT_USED)

DEF_STAT( DRAM_LATENCY                         , COUNT , NO_RATIO)
DEF_STAT( TOTAL_DRAM_LATENCY                   , COUNT , NO_RATIO)

DEF_STAT( DRAM_CLOSED_PAGE_POLICY_CMD          , COUNT , NO_RATIO)
DEF_STAT( DRAM_ACTIVATE_STALLING               , COUNT , NO_RATIO)
DEF_STAT( DRAM_PRECHARGE_STALLING              , COUNT , NO_RATIO)
DEF_STAT( DRAM_PRECHARGE_STALLING_WAIT_CYCLES  , COUNT , NO_RATIO)

// average L1 stay per data type
DEF_STAT( L1_STAY_DEMAND                       , RATIO , CORE_EVICTED_L1_DEMAND)
DEF_STAT( L1_STAY_PREF_USED                    , RATIO , CORE_EVICTED_L1_PREF_USED)
DEF_STAT( L1_STAY_PREF_NOT_USED                , RATIO , CORE_EVICTED_L1_PREF_NOT_USED)

     /***** Miss latency stats *****/
DEF_STAT(  TOTAL_DATA_MISS_LATENCY             , COUNT   , NO_RATIO       )
DEF_STAT(  TOTAL_DATA_MISS_COUNT               , COUNT   , NO_RATIO       )

// Collect memory latency information of prefetches total number is the number of eviction
/*DEF_STAT(  CORE_PREF_L1_NOT_USED_LATENCY300            , DIST  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_L1_NOT_USED_LATENCY400            , COUNT  , NO_RATIO  ) 
DEF_STAT(  CORE_PREF_L1_NOT_USED_LATENCY500            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_NOT_USED_LATENCY600            , COUNT  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_L1_NOT_USED_LATENCY700            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_NOT_USED_LATENCY800            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_NOT_USED_LATENCY900            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_NOT_USED_LATENCY1000           , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_NOT_USED_LATENCY1000MORE       , DIST  , NO_RATIO  )

DEF_STAT(  CORE_PREF_L1_USED_LATENCY300            , DIST  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_L1_USED_LATENCY400            , COUNT  , NO_RATIO  ) 
DEF_STAT(  CORE_PREF_L1_USED_LATENCY500            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_USED_LATENCY600            , COUNT  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_L1_USED_LATENCY700            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_USED_LATENCY800            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_USED_LATENCY900            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_USED_LATENCY1000           , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_USED_LATENCY1000MORE       , DIST  , NO_RATIO  )
*/
DEF_STAT(  CORE_PREF_L1_NOT_USED_LATENCY200            , DIST  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_L1_NOT_USED_LATENCY400            , COUNT  , NO_RATIO  ) 
DEF_STAT(  CORE_PREF_L1_NOT_USED_LATENCY600            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_NOT_USED_LATENCY800            , COUNT  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_L1_NOT_USED_LATENCY1000            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_NOT_USED_LATENCY1200            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_NOT_USED_LATENCY1400            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_NOT_USED_LATENCY1600           , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_NOT_USED_LATENCY1600MORE       , DIST  , NO_RATIO  )

DEF_STAT(  CORE_PREF_L1_NOT_USED_DISTANCE_1            , DIST  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_L1_NOT_USED_DISTANCE_2            , COUNT  , NO_RATIO  ) 
DEF_STAT(  CORE_PREF_L1_NOT_USED_DISTANCE_4            , COUNT  , NO_RATIO  ) 
DEF_STAT(  CORE_PREF_L1_NOT_USED_DISTANCE_8            , COUNT  , NO_RATIO  ) 
DEF_STAT(  CORE_PREF_L1_NOT_USED_DISTANCE_16           , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_NOT_USED_DISTANCE_32           , COUNT  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_L1_NOT_USED_DISTANCE_MORE         , DIST  , NO_RATIO  )

DEF_STAT(  CORE_PREF_L1_USED_LATENCY200            , DIST  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_L1_USED_LATENCY400            , COUNT  , NO_RATIO  ) 
DEF_STAT(  CORE_PREF_L1_USED_LATENCY600            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_USED_LATENCY800            , COUNT  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_L1_USED_LATENCY1000            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_USED_LATENCY1200            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_USED_LATENCY1400            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_USED_LATENCY1600           , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_USED_LATENCY1600MORE       , DIST  , NO_RATIO  )

DEF_STAT(  CORE_PREF_L1_USED_DISTANCE_1            , DIST  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_L1_USED_DISTANCE_2            , COUNT  , NO_RATIO  ) 
DEF_STAT(  CORE_PREF_L1_USED_DISTANCE_4            , COUNT  , NO_RATIO  ) 
DEF_STAT(  CORE_PREF_L1_USED_DISTANCE_8            , COUNT  , NO_RATIO  ) 
DEF_STAT(  CORE_PREF_L1_USED_DISTANCE_16           , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_USED_DISTANCE_32           , COUNT  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_L1_USED_DISTANCE_MORE         , DIST  , NO_RATIO  )

DEF_STAT(  CORE_PREF_L1_DEMAND_LATENCY300            , DIST  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_L1_DEMAND_LATENCY400            , COUNT  , NO_RATIO  ) 
DEF_STAT(  CORE_PREF_L1_DEMAND_LATENCY500            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_DEMAND_LATENCY600            , COUNT  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_L1_DEMAND_LATENCY700            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_DEMAND_LATENCY800            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_DEMAND_LATENCY900            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_DEMAND_LATENCY1000           , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_L1_DEMAND_LATENCY1000MORE       , DIST  , NO_RATIO  )


DEF_STAT(  CORE_PREF_MLC_NOT_USED_LATENCY200            , DIST  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_MLC_NOT_USED_LATENCY400            , COUNT  , NO_RATIO  ) 
DEF_STAT(  CORE_PREF_MLC_NOT_USED_LATENCY600            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_MLC_NOT_USED_LATENCY800            , COUNT  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_MLC_NOT_USED_LATENCY1000            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_MLC_NOT_USED_LATENCY1200            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_MLC_NOT_USED_LATENCY1400            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_MLC_NOT_USED_LATENCY1600           , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_MLC_NOT_USED_LATENCY1600MORE       , DIST  , NO_RATIO  )

DEF_STAT(  CORE_PREF_MLC_USED_LATENCY200            , DIST  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_MLC_USED_LATENCY400            , COUNT  , NO_RATIO  ) 
DEF_STAT(  CORE_PREF_MLC_USED_LATENCY600            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_MLC_USED_LATENCY800            , COUNT  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_MLC_USED_LATENCY1000            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_MLC_USED_LATENCY1200            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_MLC_USED_LATENCY1400            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_MLC_USED_LATENCY1600           , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_MLC_USED_LATENCY1600MORE       , DIST  , NO_RATIO  )

DEF_STAT(  CORE_PREF_MLC_DEMAND_LATENCY300            , DIST  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_MLC_DEMAND_LATENCY400            , COUNT  , NO_RATIO  ) 
DEF_STAT(  CORE_PREF_MLC_DEMAND_LATENCY500            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_MLC_DEMAND_LATENCY600            , COUNT  , NO_RATIO  )  
DEF_STAT(  CORE_PREF_MLC_DEMAND_LATENCY700            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_MLC_DEMAND_LATENCY800            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_MLC_DEMAND_LATENCY900            , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_MLC_DEMAND_LATENCY1000           , COUNT  , NO_RATIO  )
DEF_STAT(  CORE_PREF_MLC_DEMAND_LATENCY1000MORE       , DIST  , NO_RATIO  )


// BATCH SCHEDULING
DEF_STAT(  TOTAL_BATCH_FORMED                                , COUNT  , NO_RATIO  )
DEF_STAT(  TOTAL_BATCH_MEM_REQ_MARKED                        , RATIO  , TOTAL_BATCH_FORMED)

DEF_STAT(  CORE_BATCH_MEM_REQ_MARKED                         , RATIO  , TOTAL_BATCH_FORMED)

DEF_STAT(  CORE_BATCH_MEM_REQ_MARKED_DEMAND                  , RATIO  , TOTAL_BATCH_FORMED)  
DEF_STAT(  CORE_BATCH_MEM_REQ_MARKED_PREF                    , RATIO  , TOTAL_BATCH_FORMED)  

DEF_STAT(  DRAM_ROW_BATCHES                                  , COUNT  , NO_RATIO  )

DEF_STAT( REJECTED_QUEUE_MLC                                    , COUNT, NO_RATIO)
DEF_STAT( REJECTED_QUEUE_L1                                     , COUNT, NO_RATIO)
DEF_STAT( REJECTED_QUEUE_BUS_OUT                                , COUNT, NO_RATIO)

// Performance prediction
DEF_STAT(  LEADING_LOAD_LATENCY                              , RATIO  ,  NODE_CYCLE)
DEF_STAT(  LEADING_LOADS                                     , RATIO  ,  L1_MISS)
DEF_STAT(  MEM_REQ_CRITICAL_PATH_LENGTH                      , RATIO  ,  NODE_CYCLE)
DEF_STAT(  TOTAL_MEM_REQ_LATENCY                             , COUNT  ,  NO_RATIO)
DEF_STAT(  TOTAL_CRITICAL_MEM_REQ_LATENCY                    , RATIO  ,  TOTAL_MEM_REQ_LATENCY)
DEF_STAT(  TOTAL_CRITICAL_BANK_LATENCY                       , RATIO  ,  TOTAL_MEM_REQ_LATENCY)
DEF_STAT(  TOTAL_MEMORY_SLACK                                , RATIO  ,  NODE_CYCLE)
DEF_STAT(  TOTAL_CHIP_UTILIZATION                            , RATIO  ,  NODE_CYCLE)
DEF_STAT(  CHIP_BUSY_UNDER_CRITICAL_REQS                     , RATIO  ,  NODE_CYCLE)
DEF_STAT(  PERF_PRED_NUM_STAT_RESETS                         , COUNT  ,  NO_RATIO )
DEF_STAT(  PERF_PRED_RESET_STATS_CYCLE                       , COUNT  ,  NO_RATIO )
DEF_STAT(  PERF_PRED_CYCLE                                   , COUNT  ,  NO_RATIO )
DEF_STAT(  ESTIMATED_ALONE_CYCLES                            , RATIO  ,  NODE_CYCLE)

// Performance prediction
DEF_STAT(  NUM_WINDOWS_WITH_DCACHE_MISS                      , COUNT  ,  NO_RATIO)
DEF_STAT(  LONGEST_DCACHE_MISS_CHAIN                         , COUNT  ,  NO_RATIO)

DEF_STAT(  NUM_DCACHE_MISSES_IN_WINDOW_1                     , DIST   ,  NO_RATIO)
DEF_STAT(  NUM_DCACHE_MISSES_IN_WINDOW_2                     , COUNT  ,  NO_RATIO)
DEF_STAT(  NUM_DCACHE_MISSES_IN_WINDOW_3                     , COUNT  ,  NO_RATIO)
DEF_STAT(  NUM_DCACHE_MISSES_IN_WINDOW_4                     , COUNT  ,  NO_RATIO)
DEF_STAT(  NUM_DCACHE_MISSES_IN_WINDOW_5                     , COUNT  ,  NO_RATIO)
DEF_STAT(  NUM_DCACHE_MISSES_IN_WINDOW_6                     , COUNT  ,  NO_RATIO)
DEF_STAT(  NUM_DCACHE_MISSES_IN_WINDOW_7                     , COUNT  ,  NO_RATIO)
DEF_STAT(  NUM_DCACHE_MISSES_IN_WINDOW_8                     , COUNT  ,  NO_RATIO)
DEF_STAT(  NUM_DCACHE_MISSES_IN_WINDOW_9                     , COUNT  ,  NO_RATIO)
DEF_STAT(  NUM_DCACHE_MISSES_IN_WINDOW_10                    , COUNT  ,  NO_RATIO)
DEF_STAT(  NUM_DCACHE_MISSES_IN_WINDOW_11                    , COUNT  ,  NO_RATIO)
DEF_STAT(  NUM_DCACHE_MISSES_IN_WINDOW_12                    , COUNT  ,  NO_RATIO)
DEF_STAT(  NUM_DCACHE_MISSES_IN_WINDOW_13                    , COUNT  ,  NO_RATIO)
DEF_STAT(  NUM_DCACHE_MISSES_IN_WINDOW_14                    , COUNT  ,  NO_RATIO)
DEF_STAT(  NUM_DCACHE_MISSES_IN_WINDOW_15                    , COUNT  ,  NO_RATIO)
DEF_STAT(  NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE            , DIST   ,  NO_RATIO)

DEF_STAT(  DCACHE_MLP_IN_WINDOW_1_0                          , DIST   ,  NO_RATIO)
DEF_STAT(  DCACHE_MLP_IN_WINDOW_1_5                          , COUNT  ,  NO_RATIO)
DEF_STAT(  DCACHE_MLP_IN_WINDOW_2_0                          , COUNT  ,  NO_RATIO)
DEF_STAT(  DCACHE_MLP_IN_WINDOW_2_5                          , COUNT  ,  NO_RATIO)
DEF_STAT(  DCACHE_MLP_IN_WINDOW_3_0                          , COUNT  ,  NO_RATIO)
DEF_STAT(  DCACHE_MLP_IN_WINDOW_3_5                          , COUNT  ,  NO_RATIO)
DEF_STAT(  DCACHE_MLP_IN_WINDOW_4_0                          , COUNT  ,  NO_RATIO)
DEF_STAT(  DCACHE_MLP_IN_WINDOW_4_5                          , COUNT  ,  NO_RATIO)
DEF_STAT(  DCACHE_MLP_IN_WINDOW_5_0                          , COUNT  ,  NO_RATIO)
DEF_STAT(  DCACHE_MLP_IN_WINDOW_5_5                          , COUNT  ,  NO_RATIO)
DEF_STAT(  DCACHE_MLP_IN_WINDOW_6_0                          , COUNT  ,  NO_RATIO)
DEF_STAT(  DCACHE_MLP_IN_WINDOW_6_5                          , COUNT  ,  NO_RATIO)
DEF_STAT(  DCACHE_MLP_IN_WINDOW_7_0                          , COUNT  ,  NO_RATIO)
DEF_STAT(  DCACHE_MLP_IN_WINDOW_7_5                          , COUNT  ,  NO_RATIO)
DEF_STAT(  DCACHE_MLP_IN_WINDOW_8_0                          , COUNT  ,  NO_RATIO)
DEF_STAT(  DCACHE_MLP_IN_WINDOW_8_5_OR_MORE                  , DIST   ,  NO_RATIO)

// DVFS helper stats
DEF_STAT(  PARAM_CHIP_CYCLE_TIME                             , COUNT  ,  NO_RATIO )
DEF_STAT(  PARAM_CORE_CYCLE_TIME                             , COUNT  ,  NO_RATIO )
DEF_STAT(  PARAM_L1_CYCLE_TIME                               , COUNT  ,  NO_RATIO )
DEF_STAT(  PARAM_MEMORY_CYCLE_TIME                           , COUNT  ,  NO_RATIO )

DEF_STAT(  MEM_REQ_NON_SCHEDULED__0         , DIST  , NO_RATIO  )
DEF_STAT(  MEM_REQ_NON_SCHEDULED__4         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_NON_SCHEDULED__8         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_NON_SCHEDULED_12         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_NON_SCHEDULED_16         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_NON_SCHEDULED_20         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_NON_SCHEDULED_24         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_NON_SCHEDULED_28         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_NON_SCHEDULED_32         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_NON_SCHEDULED_36         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_NON_SCHEDULED_40         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_NON_SCHEDULED_44         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_NON_SCHEDULED_48         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_NON_SCHEDULED_52         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_NON_SCHEDULED_56         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_NON_SCHEDULED_60         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_NON_SCHEDULED_64         , DIST  , NO_RATIO  )

DEF_STAT(  MEM_REQ_DEMANDS__0         , DIST  , NO_RATIO  )
DEF_STAT(  MEM_REQ_DEMANDS__4         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_DEMANDS__8         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_DEMANDS_12         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_DEMANDS_16         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_DEMANDS_20         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_DEMANDS_24         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_DEMANDS_28         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_DEMANDS_32         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_DEMANDS_36         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_DEMANDS_40         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_DEMANDS_44         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_DEMANDS_48         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_DEMANDS_52         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_DEMANDS_56         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_DEMANDS_60         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_DEMANDS_64         , DIST  , NO_RATIO  )

DEF_STAT(  MEM_REQ_PREFS__0         , DIST  , NO_RATIO  )
DEF_STAT(  MEM_REQ_PREFS__4         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_PREFS__8         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_PREFS_12         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_PREFS_16         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_PREFS_20         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_PREFS_24         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_PREFS_28         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_PREFS_32         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_PREFS_36         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_PREFS_40         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_PREFS_44         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_PREFS_48         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_PREFS_52         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_PREFS_56         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_PREFS_60         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_PREFS_64         , DIST  , NO_RATIO  )

DEF_STAT(  MEM_REQ_WRITEBACKS__0         , DIST  , NO_RATIO  )
DEF_STAT(  MEM_REQ_WRITEBACKS__4         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_WRITEBACKS__8         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_WRITEBACKS_12         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_WRITEBACKS_16         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_WRITEBACKS_20         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_WRITEBACKS_24         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_WRITEBACKS_28         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_WRITEBACKS_32         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_WRITEBACKS_36         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_WRITEBACKS_40         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_WRITEBACKS_44         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_WRITEBACKS_48         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_WRITEBACKS_52         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_WRITEBACKS_56         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_WRITEBACKS_60         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_WRITEBACKS_64         , DIST  , NO_RATIO  )

DEF_STAT(  MEM_REQ_DEMAND_CYCLES         , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_PREF_CYCLES           , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_WB_CYCLES             , COUNT , NO_RATIO  )

DEF_STAT(  DRAM_CHANNEL_REQS             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_CHANNEL_CRIT_REQS        , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_CHANNEL_CRIT_DIR_SWITCHES, COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BANK_CRIT_REQS           , COUNT , NO_RATIO  )

DEF_STAT(  DRAM_INSTA_MLP_SAMPLES        , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_INSTA_MLP_UNIQUE_REQS    , RATIO , DRAM_INSTA_MLP_SAMPLES  )
DEF_STAT(  DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_1000, RATIO , DRAM_INSTA_MLP_SAMPLES  )
DEF_STAT(  DRAM_GLOBAL_MLP               , RATIO , DRAM_CYCLES  )

DEF_STAT(  DRAM_GLOBAL_MLP_0             , DIST  , NO_RATIO  )
DEF_STAT(  DRAM_GLOBAL_MLP_1             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_GLOBAL_MLP_2             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_GLOBAL_MLP_3             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_GLOBAL_MLP_4             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_GLOBAL_MLP_5             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_GLOBAL_MLP_6             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_GLOBAL_MLP_7             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_GLOBAL_MLP_8             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_GLOBAL_MLP_9             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_GLOBAL_MLP_10            , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_GLOBAL_MLP_11            , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_GLOBAL_MLP_12            , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_GLOBAL_MLP_13            , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_GLOBAL_MLP_14            , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_GLOBAL_MLP_15            , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_GLOBAL_MLP_16            , DIST  , NO_RATIO  )

DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_0       , DIST  , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_1       , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_2       , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_3       , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_4       , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_5       , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_6       , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_7       , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_8       , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_9       , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_10      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_11      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_12      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_13      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_14      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_15      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_16      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_17      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_18      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_19      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_20      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_21      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_22      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_23      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_24      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_25      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_26      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_27      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_28      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_29      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_30      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_31      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_TOTAL_GLOBAL_MLP_32      , DIST  , NO_RATIO  )

DEF_STAT(  UNIQUE_ROWS_PER_BANK_0           , DIST  , NO_RATIO  )
DEF_STAT(  UNIQUE_ROWS_PER_BANK_1           , COUNT , NO_RATIO  )
DEF_STAT(  UNIQUE_ROWS_PER_BANK_2           , COUNT , NO_RATIO  )
DEF_STAT(  UNIQUE_ROWS_PER_BANK_3           , COUNT , NO_RATIO  )
DEF_STAT(  UNIQUE_ROWS_PER_BANK_4           , COUNT , NO_RATIO  )
DEF_STAT(  UNIQUE_ROWS_PER_BANK_5           , COUNT , NO_RATIO  )
DEF_STAT(  UNIQUE_ROWS_PER_BANK_6           , COUNT , NO_RATIO  )
DEF_STAT(  UNIQUE_ROWS_PER_BANK_7           , COUNT , NO_RATIO  )
DEF_STAT(  UNIQUE_ROWS_PER_BANK_MORE        , DIST  , NO_RATIO  )

DEF_STAT(  CORE_UNIQUE_ROWS_PER_BANK_0      , DIST  , NO_RATIO  )
DEF_STAT(  CORE_UNIQUE_ROWS_PER_BANK_1      , COUNT , NO_RATIO  )
DEF_STAT(  CORE_UNIQUE_ROWS_PER_BANK_2      , COUNT , NO_RATIO  )
DEF_STAT(  CORE_UNIQUE_ROWS_PER_BANK_3      , COUNT , NO_RATIO  )
DEF_STAT(  CORE_UNIQUE_ROWS_PER_BANK_4      , COUNT , NO_RATIO  )
DEF_STAT(  CORE_UNIQUE_ROWS_PER_BANK_5      , COUNT , NO_RATIO  )
DEF_STAT(  CORE_UNIQUE_ROWS_PER_BANK_6      , COUNT , NO_RATIO  )
DEF_STAT(  CORE_UNIQUE_ROWS_PER_BANK_7      , COUNT , NO_RATIO  )
DEF_STAT(  CORE_UNIQUE_ROWS_PER_BANK_MORE   , DIST  , NO_RATIO  )

DEF_STAT(  CORES_PER_BANK_0           , DIST  , NO_RATIO  )
DEF_STAT(  CORES_PER_BANK_1           , COUNT , NO_RATIO  )
DEF_STAT(  CORES_PER_BANK_2           , COUNT , NO_RATIO  )
DEF_STAT(  CORES_PER_BANK_3           , COUNT , NO_RATIO  )
DEF_STAT(  CORES_PER_BANK_4           , COUNT , NO_RATIO  )
DEF_STAT(  CORES_PER_BANK_5           , COUNT , NO_RATIO  )
DEF_STAT(  CORES_PER_BANK_6           , COUNT , NO_RATIO  )
DEF_STAT(  CORES_PER_BANK_7           , COUNT , NO_RATIO  )
DEF_STAT(  CORES_PER_BANK_MORE        , DIST  , NO_RATIO  )

DEF_STAT(  MEM_BANKS_WITH_REQS_0                     , DIST   ,  NO_RATIO)
DEF_STAT(  MEM_BANKS_WITH_REQS_1                     , COUNT  ,  NO_RATIO)
DEF_STAT(  MEM_BANKS_WITH_REQS_2                     , COUNT  ,  NO_RATIO)
DEF_STAT(  MEM_BANKS_WITH_REQS_3                     , COUNT  ,  NO_RATIO)
DEF_STAT(  MEM_BANKS_WITH_REQS_4                     , COUNT  ,  NO_RATIO)
DEF_STAT(  MEM_BANKS_WITH_REQS_5                     , COUNT  ,  NO_RATIO)
DEF_STAT(  MEM_BANKS_WITH_REQS_6                     , COUNT  ,  NO_RATIO)
DEF_STAT(  MEM_BANKS_WITH_REQS_7                     , COUNT  ,  NO_RATIO)
DEF_STAT(  MEM_BANKS_WITH_REQS_8                     , COUNT  ,  NO_RATIO)
DEF_STAT(  MEM_BANKS_WITH_REQS_9                     , COUNT  ,  NO_RATIO)
DEF_STAT(  MEM_BANKS_WITH_REQS_10                    , COUNT  ,  NO_RATIO)
DEF_STAT(  MEM_BANKS_WITH_REQS_11                    , COUNT  ,  NO_RATIO)
DEF_STAT(  MEM_BANKS_WITH_REQS_12                    , COUNT  ,  NO_RATIO)
DEF_STAT(  MEM_BANKS_WITH_REQS_13                    , COUNT  ,  NO_RATIO)
DEF_STAT(  MEM_BANKS_WITH_REQS_14                    , COUNT  ,  NO_RATIO)
DEF_STAT(  MEM_BANKS_WITH_REQS_15                    , COUNT  ,  NO_RATIO)
DEF_STAT(  MEM_BANKS_WITH_REQS_16                    , DIST   ,  NO_RATIO)

DEF_STAT(  MEM_BANKS_WITH_REQS                       , COUNT  ,  NO_RATIO)


DEF_STAT(  DRAM_CHANNEL_IN_DEMAND             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BUS_IN_DEMAND                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BANK_IN_DEMAND                , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BANK_IN_DEMAND_STALLING       , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ANY_BANK_IN_DEMAND            , COUNT , NO_RATIO  )

DEF_STAT(  DRAM_BANK_IN_DEMAND_BANK_0         , DIST   ,  NO_RATIO)
DEF_STAT(  DRAM_BANK_IN_DEMAND_BANK_1         , COUNT  ,  NO_RATIO)
DEF_STAT(  DRAM_BANK_IN_DEMAND_BANK_2         , COUNT  ,  NO_RATIO)
DEF_STAT(  DRAM_BANK_IN_DEMAND_BANK_3         , COUNT  ,  NO_RATIO)
DEF_STAT(  DRAM_BANK_IN_DEMAND_BANK_4         , COUNT  ,  NO_RATIO)
DEF_STAT(  DRAM_BANK_IN_DEMAND_BANK_5         , COUNT  ,  NO_RATIO)
DEF_STAT(  DRAM_BANK_IN_DEMAND_BANK_6         , COUNT  ,  NO_RATIO)
DEF_STAT(  DRAM_BANK_IN_DEMAND_BANK_7         , COUNT  ,  NO_RATIO)
DEF_STAT(  DRAM_BANK_IN_DEMAND_BANK_8         , COUNT  ,  NO_RATIO)
DEF_STAT(  DRAM_BANK_IN_DEMAND_BANK_9         , COUNT  ,  NO_RATIO)
DEF_STAT(  DRAM_BANK_IN_DEMAND_BANK_10        , COUNT  ,  NO_RATIO)
DEF_STAT(  DRAM_BANK_IN_DEMAND_BANK_11        , COUNT  ,  NO_RATIO)
DEF_STAT(  DRAM_BANK_IN_DEMAND_BANK_12        , COUNT  ,  NO_RATIO)
DEF_STAT(  DRAM_BANK_IN_DEMAND_BANK_13        , COUNT  ,  NO_RATIO)
DEF_STAT(  DRAM_BANK_IN_DEMAND_BANK_14        , COUNT  ,  NO_RATIO)
DEF_STAT(  DRAM_BANK_IN_DEMAND_BANK_15        , COUNT  ,  NO_RATIO)
DEF_STAT(  DRAM_BANK_IN_DEMAND_BANK_16        , DIST   ,  NO_RATIO)

DEF_STAT(  DRAM_CONTENTION_BUS                , RATIO , DRAM_CHANNEL_IN_DEMAND  )
DEF_STAT(  DRAM_CONTENTION_BANKS              , RATIO , DRAM_BANK_IN_DEMAND     )
DEF_STAT(  DRAM_CONTENTION_FAW                , RATIO , DRAM_CHANNEL_IN_DEMAND  )
DEF_STAT(  DRAM_CONTENTION_BANKS_TIMES_1000   , RATIO , DRAM_ANY_BANK_IN_DEMAND )

DEF_STAT(  DRAM_STALL_OTHER_CORE              , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_STALLED_BY_OTHER_CORE         , COUNT , NO_RATIO  )

DEF_STAT(  DRAM_MP_CRIT_PATH                  , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_MP_CRIT_PATH_BUS              , RATIO , DRAM_MP_CRIT_PATH  )
DEF_STAT(  DRAM_MP_CRIT_PATH_BANK             , RATIO , DRAM_MP_CRIT_PATH  )
DEF_STAT(  DRAM_MP_CRIT_PATH_BANK_TRAS        , RATIO , DRAM_MP_CRIT_PATH  )
DEF_STAT(  DRAM_MP_CRIT_PATH_FAW              , RATIO , DRAM_MP_CRIT_PATH  )
DEF_STAT(  DRAM_BLACK_BOX_SERVICE_TIMES_1000  , COUNT , NO_RATIO  )

DEF_STAT(  DRAM_BLACK_BOX_REQS_BUSY_0         , DIST  , NO_RATIO  )
DEF_STAT(  DRAM_BLACK_BOX_REQS_BUSY_1         , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BLACK_BOX_REQS_BUSY_2         , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BLACK_BOX_REQS_BUSY_3         , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BLACK_BOX_REQS_BUSY_4         , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BLACK_BOX_REQS_BUSY_5         , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BLACK_BOX_REQS_BUSY_6         , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BLACK_BOX_REQS_BUSY_7         , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BLACK_BOX_REQS_BUSY_8         , DIST  , NO_RATIO  )

DEF_STAT(  NUM_MEM_SCHED_DECISIONS          , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_NON_SCHEDULED_CANDIDATES , RATIO , NUM_MEM_SCHED_DECISIONS)
DEF_STAT(  NUM_MEM_SCHED_DECISIONS_PER_BANK          , COUNT , NO_RATIO  )
DEF_STAT(  MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BANK , RATIO , NUM_MEM_SCHED_DECISIONS_PER_BANK)

DEF_STAT(  ROW_BUFFER_HITS_BANK_0            , DIST  , NO_RATIO  )
DEF_STAT(  ROW_BUFFER_HITS_BANK_1            , COUNT , NO_RATIO  )
DEF_STAT(  ROW_BUFFER_HITS_BANK_2            , COUNT , NO_RATIO  )
DEF_STAT(  ROW_BUFFER_HITS_BANK_3            , COUNT , NO_RATIO  )
DEF_STAT(  ROW_BUFFER_HITS_BANK_4            , COUNT , NO_RATIO  )
DEF_STAT(  ROW_BUFFER_HITS_BANK_5            , COUNT , NO_RATIO  )
DEF_STAT(  ROW_BUFFER_HITS_BANK_6            , COUNT , NO_RATIO  )
DEF_STAT(  ROW_BUFFER_HITS_BANK_7            , DIST  , NO_RATIO  )

DEF_STAT(  ROW_BUFFER_CONFLICTS_BANK_0       , DIST  , NO_RATIO  )
DEF_STAT(  ROW_BUFFER_CONFLICTS_BANK_1       , COUNT , NO_RATIO  )
DEF_STAT(  ROW_BUFFER_CONFLICTS_BANK_2       , COUNT , NO_RATIO  )
DEF_STAT(  ROW_BUFFER_CONFLICTS_BANK_3       , COUNT , NO_RATIO  )
DEF_STAT(  ROW_BUFFER_CONFLICTS_BANK_4       , COUNT , NO_RATIO  )
DEF_STAT(  ROW_BUFFER_CONFLICTS_BANK_5       , COUNT , NO_RATIO  )
DEF_STAT(  ROW_BUFFER_CONFLICTS_BANK_6       , COUNT , NO_RATIO  )
DEF_STAT(  ROW_BUFFER_CONFLICTS_BANK_7       , DIST  , NO_RATIO  )

// Inter core interference
DEF_STAT(  MEM_BANK_WAITING_CYCLES                           , COUNT  ,  NO_RATIO)
DEF_STAT(  MEM_WAITING_CYCLES_TIMES_840                      , COUNT  ,  NO_RATIO)
DEF_STAT(  MEM_PROB_WAITING_CYCLES                           , COUNT  ,  NO_RATIO)

// DRAM inter-core scheduler stats
DEF_STAT(  DRAM_SCHED_QUANTA                 , COUNT , NO_RATIO  )

DEF_STAT(  DRAM_SCHED_CORE_PRIORITY_0        , DIST  , DRAM_SCHED_QUANTA  )
DEF_STAT(  DRAM_SCHED_CORE_PRIORITY_1        , COUNT , DRAM_SCHED_QUANTA  )
DEF_STAT(  DRAM_SCHED_CORE_PRIORITY_2        , COUNT , DRAM_SCHED_QUANTA  )
DEF_STAT(  DRAM_SCHED_CORE_PRIORITY_3        , COUNT , DRAM_SCHED_QUANTA  )
DEF_STAT(  DRAM_SCHED_CORE_PRIORITY_4        , COUNT , DRAM_SCHED_QUANTA  )
DEF_STAT(  DRAM_SCHED_CORE_PRIORITY_5        , COUNT , DRAM_SCHED_QUANTA  )
DEF_STAT(  DRAM_SCHED_CORE_PRIORITY_6        , COUNT , DRAM_SCHED_QUANTA  )
DEF_STAT(  DRAM_SCHED_CORE_PRIORITY_7        , DIST  , DRAM_SCHED_QUANTA  )

DEF_STAT(  DRAM_SCHED_CMD_SCHEDULED              , RATIO , DRAM_CYCLES  )
DEF_STAT(  DRAM_SCHED_DIFF_CORE_AVAILABLE        , RATIO , DRAM_SCHED_CMD_SCHEDULED  )
DEF_STAT(  DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1 , DIST  , DRAM_SCHED_DIFF_CORE_AVAILABLE  )
DEF_STAT(  DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2 , COUNT , DRAM_SCHED_DIFF_CORE_AVAILABLE  )
DEF_STAT(  DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3 , COUNT , DRAM_SCHED_DIFF_CORE_AVAILABLE  )
DEF_STAT(  DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4 , COUNT , DRAM_SCHED_DIFF_CORE_AVAILABLE  )
DEF_STAT(  DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5 , COUNT , DRAM_SCHED_DIFF_CORE_AVAILABLE  )
DEF_STAT(  DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6 , COUNT , DRAM_SCHED_DIFF_CORE_AVAILABLE  )
DEF_STAT(  DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7 , COUNT , DRAM_SCHED_DIFF_CORE_AVAILABLE  )
DEF_STAT(  DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8 , DIST  , DRAM_SCHED_DIFF_CORE_AVAILABLE  )

// DRAM sharing model
DEF_STAT(  DRAM_BANK_WAIT_CYCLES_ROW_CONFLICT, COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BANK_WAIT_CYCLES_ROW_MISS    , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BANK_WAIT_CYCLES_ROW_HIT     , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_OPEN_WAIT                , COUNT , NO_RATIO  )

DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_0        , DIST  , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_10       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_20       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_30       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_40       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_50       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_60       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_70       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_80       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_90       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_100       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_110       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_120       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_130       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_140       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_150       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_160       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_170       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_180       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_190       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_200       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_210       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_220       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_230       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_240       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_250       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_260       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_270       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_280       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_290       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_300       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_310       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_320       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_330       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_340       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_350       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_360       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_370       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_380       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_390       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_400       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_410       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_420       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_430       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_440       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_450       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_460       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_470       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_480       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_490       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_500       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_510       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_520       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_530       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_540       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_550       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_560       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_570       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_580       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_590       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_600       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_610       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_620       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_630       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_640       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_650       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_660       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_670       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_680       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_690       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_700       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_710       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_720       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_730       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_740       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_750       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_760       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_770       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_780       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_790       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_800       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_810       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_820       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_830       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_840       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_850       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_860       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_870       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_880       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_890       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_900       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_910       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_920       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_930       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_940       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_950       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_960       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_970       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_980       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_990       , COUNT , NO_RATIO  )
DEF_STAT(  MEM_QUEUE_ARRIVAL_DISTANCE_1000      , DIST  , NO_RATIO  )

DEF_STAT(  EQUAL_USE_QUANTUMS                   , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_BW_MEASURE_PERIODS         , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_BW                         , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_BOTTLENECK_BUS             , DIST  , NO_RATIO  )
DEF_STAT(  EQUAL_USE_BOTTLENECK_BANK            , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_BOTTLENECK_FAW             , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW    , DIST  , NO_RATIO  )
DEF_STAT(  EQUAL_USE_BW_BUS                     , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_BW_BANK                    , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_BW_FAW                     , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_BW_BUS_PLUS_FAW            , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_BW_BUS_PLUS_FAW2           , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_BW_BUS_PLUS_FAW3           , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_BW_CRIT_PATH               , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_BW_BLACK_BOX               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BANK_SERVICE                    , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_CONTENDED_BANK_SERVICE          , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BUS_DIR_SWITCHES                , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ACTIVATE_TO_COLUMN_LATENCY      , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ACTIVATE_TO_READ                , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ACTIVATE_TO_READ_LATENCY        , RATIO , DRAM_ACTIVATE_TO_READ  )
DEF_STAT(  DRAM_ACTIVATE_TO_WRITE               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ACTIVATE_TO_WRITE_LATENCY       , RATIO , DRAM_ACTIVATE_TO_WRITE )

DEF_STAT(  EQUAL_USE_PRIORITY_0                 , DIST  , NO_RATIO  )
DEF_STAT(  EQUAL_USE_PRIORITY_1                 , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_PRIORITY_2                 , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_PRIORITY_3                 , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_PRIORITY_4                 , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_PRIORITY_5                 , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_PRIORITY_6                 , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_PRIORITY_7                 , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_PRIORITY_8                 , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_PRIORITY_9                 , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_PRIORITY_10                , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_PRIORITY_11                , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_PRIORITY_12                , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_PRIORITY_13                , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_PRIORITY_14                , COUNT , NO_RATIO  )
DEF_STAT(  EQUAL_USE_PRIORITY_15                , DIST , NO_RATIO  )

DEF_STAT(  DRAM_ROW_ACCESSES_0                  , DIST  , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_1                  , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_2                  , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_3                  , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_4                  , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_5                  , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_6                  , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_7                  , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_8                  , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_9                  , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_10                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_11                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_12                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_13                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_14                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_15                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_16                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_17                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_18                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_19                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_20                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_21                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_22                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_23                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_24                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_25                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_26                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_27                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_28                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_29                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_30                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_31                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_32                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_33                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_34                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_35                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_36                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_37                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_38                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_39                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_40                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_41                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_42                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_43                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_44                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_45                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_46                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_47                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_48                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_49                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_50                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_51                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_52                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_53                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_54                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_55                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_56                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_57                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_58                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_59                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_60                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_61                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_62                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_63                 , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_ROW_ACCESSES_64                 , DIST  , NO_RATIO  )

DEF_STAT(  DRAM_NUM_REQS_0_TOTAL                , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_1_TOTAL                , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_2_TOTAL                , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_3_TOTAL                , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_4_TOTAL                , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_5_TOTAL                , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_6_TOTAL                , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_7_TOTAL                , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_8_TOTAL                , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_9_TOTAL                , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_10_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_11_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_12_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_13_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_14_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_15_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_16_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_17_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_18_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_19_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_20_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_21_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_22_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_23_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_24_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_25_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_26_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_27_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_28_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_29_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_30_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_31_TOTAL               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_NUM_REQS_32_TOTAL               , COUNT , NO_RATIO  )


DEF_STAT(  DRAM_NUM_REQS_0_IFETCH               , RATIO , DRAM_NUM_REQS_0_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_0_DFETCH               , RATIO , DRAM_NUM_REQS_0_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_0_DSTORE               , RATIO , DRAM_NUM_REQS_0_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_0_IPRF                 , RATIO , DRAM_NUM_REQS_0_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_0_DPRF                 , RATIO , DRAM_NUM_REQS_0_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_0_WB                   , RATIO , DRAM_NUM_REQS_0_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_0_WB_NODIRTY           , RATIO , DRAM_NUM_REQS_0_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_1_IFETCH               , RATIO , DRAM_NUM_REQS_1_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_1_DFETCH               , RATIO , DRAM_NUM_REQS_1_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_1_DSTORE               , RATIO , DRAM_NUM_REQS_1_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_1_IPRF                 , RATIO , DRAM_NUM_REQS_1_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_1_DPRF                 , RATIO , DRAM_NUM_REQS_1_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_1_WB                   , RATIO , DRAM_NUM_REQS_1_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_1_WB_NODIRTY           , RATIO , DRAM_NUM_REQS_1_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_2_IFETCH               , RATIO , DRAM_NUM_REQS_2_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_2_DFETCH               , RATIO , DRAM_NUM_REQS_2_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_2_DSTORE               , RATIO , DRAM_NUM_REQS_2_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_2_IPRF                 , RATIO , DRAM_NUM_REQS_2_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_2_DPRF                 , RATIO , DRAM_NUM_REQS_2_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_2_WB                   , RATIO , DRAM_NUM_REQS_2_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_2_WB_NODIRTY           , RATIO , DRAM_NUM_REQS_2_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_3_IFETCH               , RATIO , DRAM_NUM_REQS_3_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_3_DFETCH               , RATIO , DRAM_NUM_REQS_3_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_3_DSTORE               , RATIO , DRAM_NUM_REQS_3_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_3_IPRF                 , RATIO , DRAM_NUM_REQS_3_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_3_DPRF                 , RATIO , DRAM_NUM_REQS_3_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_3_WB                   , RATIO , DRAM_NUM_REQS_3_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_3_WB_NODIRTY           , RATIO , DRAM_NUM_REQS_3_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_4_IFETCH               , RATIO , DRAM_NUM_REQS_4_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_4_DFETCH               , RATIO , DRAM_NUM_REQS_4_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_4_DSTORE               , RATIO , DRAM_NUM_REQS_4_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_4_IPRF                 , RATIO , DRAM_NUM_REQS_4_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_4_DPRF                 , RATIO , DRAM_NUM_REQS_4_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_4_WB                   , RATIO , DRAM_NUM_REQS_4_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_4_WB_NODIRTY           , RATIO , DRAM_NUM_REQS_4_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_5_IFETCH               , RATIO , DRAM_NUM_REQS_5_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_5_DFETCH               , RATIO , DRAM_NUM_REQS_5_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_5_DSTORE               , RATIO , DRAM_NUM_REQS_5_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_5_IPRF                 , RATIO , DRAM_NUM_REQS_5_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_5_DPRF                 , RATIO , DRAM_NUM_REQS_5_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_5_WB                   , RATIO , DRAM_NUM_REQS_5_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_5_WB_NODIRTY           , RATIO , DRAM_NUM_REQS_5_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_6_IFETCH               , RATIO , DRAM_NUM_REQS_6_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_6_DFETCH               , RATIO , DRAM_NUM_REQS_6_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_6_DSTORE               , RATIO , DRAM_NUM_REQS_6_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_6_IPRF                 , RATIO , DRAM_NUM_REQS_6_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_6_DPRF                 , RATIO , DRAM_NUM_REQS_6_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_6_WB                   , RATIO , DRAM_NUM_REQS_6_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_6_WB_NODIRTY           , RATIO , DRAM_NUM_REQS_6_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_7_IFETCH               , RATIO , DRAM_NUM_REQS_7_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_7_DFETCH               , RATIO , DRAM_NUM_REQS_7_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_7_DSTORE               , RATIO , DRAM_NUM_REQS_7_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_7_IPRF                 , RATIO , DRAM_NUM_REQS_7_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_7_DPRF                 , RATIO , DRAM_NUM_REQS_7_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_7_WB                   , RATIO , DRAM_NUM_REQS_7_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_7_WB_NODIRTY           , RATIO , DRAM_NUM_REQS_7_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_8_IFETCH               , RATIO , DRAM_NUM_REQS_8_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_8_DFETCH               , RATIO , DRAM_NUM_REQS_8_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_8_DSTORE               , RATIO , DRAM_NUM_REQS_8_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_8_IPRF                 , RATIO , DRAM_NUM_REQS_8_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_8_DPRF                 , RATIO , DRAM_NUM_REQS_8_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_8_WB                   , RATIO , DRAM_NUM_REQS_8_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_8_WB_NODIRTY           , RATIO , DRAM_NUM_REQS_8_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_9_IFETCH               , RATIO , DRAM_NUM_REQS_9_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_9_DFETCH               , RATIO , DRAM_NUM_REQS_9_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_9_DSTORE               , RATIO , DRAM_NUM_REQS_9_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_9_IPRF                 , RATIO , DRAM_NUM_REQS_9_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_9_DPRF                 , RATIO , DRAM_NUM_REQS_9_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_9_WB                   , RATIO , DRAM_NUM_REQS_9_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_9_WB_NODIRTY           , RATIO , DRAM_NUM_REQS_9_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_10_IFETCH              , RATIO , DRAM_NUM_REQS_10_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_10_DFETCH              , RATIO , DRAM_NUM_REQS_10_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_10_DSTORE              , RATIO , DRAM_NUM_REQS_10_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_10_IPRF                , RATIO , DRAM_NUM_REQS_10_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_10_DPRF                , RATIO , DRAM_NUM_REQS_10_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_10_WB                  , RATIO , DRAM_NUM_REQS_10_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_10_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_10_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_11_IFETCH              , RATIO , DRAM_NUM_REQS_11_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_11_DFETCH              , RATIO , DRAM_NUM_REQS_11_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_11_DSTORE              , RATIO , DRAM_NUM_REQS_11_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_11_IPRF                , RATIO , DRAM_NUM_REQS_11_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_11_DPRF                , RATIO , DRAM_NUM_REQS_11_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_11_WB                  , RATIO , DRAM_NUM_REQS_11_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_11_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_11_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_12_IFETCH              , RATIO , DRAM_NUM_REQS_12_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_12_DFETCH              , RATIO , DRAM_NUM_REQS_12_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_12_DSTORE              , RATIO , DRAM_NUM_REQS_12_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_12_IPRF                , RATIO , DRAM_NUM_REQS_12_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_12_DPRF                , RATIO , DRAM_NUM_REQS_12_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_12_WB                  , RATIO , DRAM_NUM_REQS_12_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_12_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_12_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_13_IFETCH              , RATIO , DRAM_NUM_REQS_13_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_13_DFETCH              , RATIO , DRAM_NUM_REQS_13_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_13_DSTORE              , RATIO , DRAM_NUM_REQS_13_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_13_IPRF                , RATIO , DRAM_NUM_REQS_13_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_13_DPRF                , RATIO , DRAM_NUM_REQS_13_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_13_WB                  , RATIO , DRAM_NUM_REQS_13_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_13_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_13_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_14_IFETCH              , RATIO , DRAM_NUM_REQS_14_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_14_DFETCH              , RATIO , DRAM_NUM_REQS_14_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_14_DSTORE              , RATIO , DRAM_NUM_REQS_14_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_14_IPRF                , RATIO , DRAM_NUM_REQS_14_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_14_DPRF                , RATIO , DRAM_NUM_REQS_14_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_14_WB                  , RATIO , DRAM_NUM_REQS_14_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_14_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_14_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_15_IFETCH              , RATIO , DRAM_NUM_REQS_15_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_15_DFETCH              , RATIO , DRAM_NUM_REQS_15_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_15_DSTORE              , RATIO , DRAM_NUM_REQS_15_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_15_IPRF                , RATIO , DRAM_NUM_REQS_15_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_15_DPRF                , RATIO , DRAM_NUM_REQS_15_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_15_WB                  , RATIO , DRAM_NUM_REQS_15_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_15_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_15_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_16_IFETCH              , RATIO , DRAM_NUM_REQS_16_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_16_DFETCH              , RATIO , DRAM_NUM_REQS_16_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_16_DSTORE              , RATIO , DRAM_NUM_REQS_16_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_16_IPRF                , RATIO , DRAM_NUM_REQS_16_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_16_DPRF                , RATIO , DRAM_NUM_REQS_16_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_16_WB                  , RATIO , DRAM_NUM_REQS_16_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_16_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_16_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_17_IFETCH              , RATIO , DRAM_NUM_REQS_17_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_17_DFETCH              , RATIO , DRAM_NUM_REQS_17_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_17_DSTORE              , RATIO , DRAM_NUM_REQS_17_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_17_IPRF                , RATIO , DRAM_NUM_REQS_17_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_17_DPRF                , RATIO , DRAM_NUM_REQS_17_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_17_WB                  , RATIO , DRAM_NUM_REQS_17_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_17_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_17_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_18_IFETCH              , RATIO , DRAM_NUM_REQS_18_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_18_DFETCH              , RATIO , DRAM_NUM_REQS_18_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_18_DSTORE              , RATIO , DRAM_NUM_REQS_18_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_18_IPRF                , RATIO , DRAM_NUM_REQS_18_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_18_DPRF                , RATIO , DRAM_NUM_REQS_18_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_18_WB                  , RATIO , DRAM_NUM_REQS_18_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_18_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_18_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_19_IFETCH              , RATIO , DRAM_NUM_REQS_19_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_19_DFETCH              , RATIO , DRAM_NUM_REQS_19_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_19_DSTORE              , RATIO , DRAM_NUM_REQS_19_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_19_IPRF                , RATIO , DRAM_NUM_REQS_19_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_19_DPRF                , RATIO , DRAM_NUM_REQS_19_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_19_WB                  , RATIO , DRAM_NUM_REQS_19_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_19_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_19_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_20_IFETCH              , RATIO , DRAM_NUM_REQS_20_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_20_DFETCH              , RATIO , DRAM_NUM_REQS_20_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_20_DSTORE              , RATIO , DRAM_NUM_REQS_20_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_20_IPRF                , RATIO , DRAM_NUM_REQS_20_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_20_DPRF                , RATIO , DRAM_NUM_REQS_20_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_20_WB                  , RATIO , DRAM_NUM_REQS_20_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_20_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_20_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_21_IFETCH              , RATIO , DRAM_NUM_REQS_21_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_21_DFETCH              , RATIO , DRAM_NUM_REQS_21_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_21_DSTORE              , RATIO , DRAM_NUM_REQS_21_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_21_IPRF                , RATIO , DRAM_NUM_REQS_21_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_21_DPRF                , RATIO , DRAM_NUM_REQS_21_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_21_WB                  , RATIO , DRAM_NUM_REQS_21_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_21_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_21_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_22_IFETCH              , RATIO , DRAM_NUM_REQS_22_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_22_DFETCH              , RATIO , DRAM_NUM_REQS_22_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_22_DSTORE              , RATIO , DRAM_NUM_REQS_22_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_22_IPRF                , RATIO , DRAM_NUM_REQS_22_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_22_DPRF                , RATIO , DRAM_NUM_REQS_22_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_22_WB                  , RATIO , DRAM_NUM_REQS_22_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_22_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_22_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_23_IFETCH              , RATIO , DRAM_NUM_REQS_23_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_23_DFETCH              , RATIO , DRAM_NUM_REQS_23_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_23_DSTORE              , RATIO , DRAM_NUM_REQS_23_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_23_IPRF                , RATIO , DRAM_NUM_REQS_23_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_23_DPRF                , RATIO , DRAM_NUM_REQS_23_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_23_WB                  , RATIO , DRAM_NUM_REQS_23_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_23_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_23_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_24_IFETCH              , RATIO , DRAM_NUM_REQS_24_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_24_DFETCH              , RATIO , DRAM_NUM_REQS_24_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_24_DSTORE              , RATIO , DRAM_NUM_REQS_24_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_24_IPRF                , RATIO , DRAM_NUM_REQS_24_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_24_DPRF                , RATIO , DRAM_NUM_REQS_24_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_24_WB                  , RATIO , DRAM_NUM_REQS_24_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_24_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_24_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_25_IFETCH              , RATIO , DRAM_NUM_REQS_25_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_25_DFETCH              , RATIO , DRAM_NUM_REQS_25_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_25_DSTORE              , RATIO , DRAM_NUM_REQS_25_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_25_IPRF                , RATIO , DRAM_NUM_REQS_25_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_25_DPRF                , RATIO , DRAM_NUM_REQS_25_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_25_WB                  , RATIO , DRAM_NUM_REQS_25_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_25_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_25_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_26_IFETCH              , RATIO , DRAM_NUM_REQS_26_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_26_DFETCH              , RATIO , DRAM_NUM_REQS_26_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_26_DSTORE              , RATIO , DRAM_NUM_REQS_26_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_26_IPRF                , RATIO , DRAM_NUM_REQS_26_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_26_DPRF                , RATIO , DRAM_NUM_REQS_26_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_26_WB                  , RATIO , DRAM_NUM_REQS_26_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_26_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_26_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_27_IFETCH              , RATIO , DRAM_NUM_REQS_27_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_27_DFETCH              , RATIO , DRAM_NUM_REQS_27_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_27_DSTORE              , RATIO , DRAM_NUM_REQS_27_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_27_IPRF                , RATIO , DRAM_NUM_REQS_27_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_27_DPRF                , RATIO , DRAM_NUM_REQS_27_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_27_WB                  , RATIO , DRAM_NUM_REQS_27_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_27_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_27_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_28_IFETCH              , RATIO , DRAM_NUM_REQS_28_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_28_DFETCH              , RATIO , DRAM_NUM_REQS_28_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_28_DSTORE              , RATIO , DRAM_NUM_REQS_28_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_28_IPRF                , RATIO , DRAM_NUM_REQS_28_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_28_DPRF                , RATIO , DRAM_NUM_REQS_28_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_28_WB                  , RATIO , DRAM_NUM_REQS_28_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_28_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_28_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_29_IFETCH              , RATIO , DRAM_NUM_REQS_29_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_29_DFETCH              , RATIO , DRAM_NUM_REQS_29_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_29_DSTORE              , RATIO , DRAM_NUM_REQS_29_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_29_IPRF                , RATIO , DRAM_NUM_REQS_29_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_29_DPRF                , RATIO , DRAM_NUM_REQS_29_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_29_WB                  , RATIO , DRAM_NUM_REQS_29_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_29_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_29_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_30_IFETCH              , RATIO , DRAM_NUM_REQS_30_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_30_DFETCH              , RATIO , DRAM_NUM_REQS_30_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_30_DSTORE              , RATIO , DRAM_NUM_REQS_30_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_30_IPRF                , RATIO , DRAM_NUM_REQS_30_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_30_DPRF                , RATIO , DRAM_NUM_REQS_30_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_30_WB                  , RATIO , DRAM_NUM_REQS_30_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_30_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_30_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_31_IFETCH              , RATIO , DRAM_NUM_REQS_31_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_31_DFETCH              , RATIO , DRAM_NUM_REQS_31_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_31_DSTORE              , RATIO , DRAM_NUM_REQS_31_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_31_IPRF                , RATIO , DRAM_NUM_REQS_31_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_31_DPRF                , RATIO , DRAM_NUM_REQS_31_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_31_WB                  , RATIO , DRAM_NUM_REQS_31_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_31_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_31_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_32_IFETCH              , RATIO , DRAM_NUM_REQS_32_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_32_DFETCH              , RATIO , DRAM_NUM_REQS_32_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_32_DSTORE              , RATIO , DRAM_NUM_REQS_32_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_32_IPRF                , RATIO , DRAM_NUM_REQS_32_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_32_DPRF                , RATIO , DRAM_NUM_REQS_32_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_32_WB                  , RATIO , DRAM_NUM_REQS_32_TOTAL  )
DEF_STAT(  DRAM_NUM_REQS_32_WB_NODIRTY          , RATIO , DRAM_NUM_REQS_32_TOTAL  )

DEF_STAT(  DRAM_BOTTLENECK_BUS_0                , DIST  , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BUS_10               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BUS_20               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BUS_30               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BUS_40               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BUS_50               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BUS_60               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BUS_70               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BUS_80               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BUS_90               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BUS_100              , DIST  , NO_RATIO  )

DEF_STAT(  DRAM_BOTTLENECK_BANKS_0              , DIST  , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BANKS_10             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BANKS_20             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BANKS_30             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BANKS_40             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BANKS_50             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BANKS_60             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BANKS_70             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BANKS_80             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BANKS_90             , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_BANKS_100            , DIST  , NO_RATIO  )

DEF_STAT(  DRAM_BOTTLENECK_FAW_0                , DIST  , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_FAW_10               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_FAW_20               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_FAW_30               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_FAW_40               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_FAW_50               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_FAW_60               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_FAW_70               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_FAW_80               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_FAW_90               , COUNT , NO_RATIO  )
DEF_STAT(  DRAM_BOTTLENECK_FAW_100              , DIST  , NO_RATIO  )

DEF_STAT(  DRAM_ROW_HIT_GEN_AFTER_ROW_OPEN_STALLING   , COUNT , NO_RATIO  )

