#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Mar 10 17:52:40 2024
# Process ID: 4328
# Current directory: C:/FHNW/prj2/fhnw_zt/4_vivado/zt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10896 C:\FHNW\prj2\fhnw_zt\4_vivado\zt\zt.xpr
# Log file: C:/FHNW/prj2/fhnw_zt/4_vivado/zt/vivado.log
# Journal file: C:/FHNW/prj2/fhnw_zt/4_vivado/zt\vivado.jou
# Running On: DESKTOP-EOOIIGE, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 8, Host memory: 16539 MB
#-----------------------------------------------------------
start_gui
open_project C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd}
validate_bd_design -force
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_module_reference bd_lf_sampler_axi_maste_0_0
connect_bd_net [get_bd_pins lf_sampler_axi_maste_0/Axi_CLK] [get_bd_pins PS/FCLK_CLK0_0]
validate_bd_design
update_module_reference bd_lf_sampler_axi_maste_0_0
connect_bd_net [get_bd_pins lf_sampler_axi_maste_0/Axi_ACLK] [get_bd_pins PS/FCLK_CLK0_0]
save_bd_design
validate_bd_design
disconnect_bd_net /PS_FCLK_CLK0_0 [get_bd_pins lf_sampler_axi_maste_0/Axi_ACLK]
update_module_reference bd_lf_sampler_axi_maste_0_0
connect_bd_net [get_bd_pins lf_sampler_axi_maste_0/Axi_ACLK] [get_bd_pins PS/FCLK_CLK0_0]
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property CONFIG.c_include_s2mm_dre {1} [get_bd_cells DMA/axi_dma_0]
endgroup
validate_bd_design
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
close_project
open_project C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd}
validate_bd_design -force
save_bd_design
close_project
open_project C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd}
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_module_reference bd_lf_sampler_axi_maste_0_0
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_module_reference bd_lf_sampler_axi_maste_0_0
validate_bd_design
save_bd_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
report_methodology -name ultrafast_methodology_1
add_files -norecurse C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_axi_master_adapter.vhd
update_compile_order -fileset sources_1
set_property library zt_lib [get_files  C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_axi_master_adapter.vhd]
update_compile_order -fileset sources_1
open_bd_design {C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd}
update_module_reference bd_lf_sampler_axi_maste_0_0
update_module_reference bd_lf_sampler_axi_maste_0_0
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd}
