<stg><name>solveNextPatchPair</name>


<trans_list>

<trans id="598" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="5" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln783" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln783" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln788" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="6" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln788" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="27" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln783" val="1"/>
<literal name="icmp_ln788" val="1"/>
<literal name="tmp5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="tmp5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln788" val="0"/>
</and_exp><and_exp><literal name="icmp_ln783" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="91" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln812_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="91" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln812_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="106" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln815" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="106" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln815" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="130" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="130" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="131" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln857" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="131" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln857" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %z_top_max_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top_max_read

]]></Node>
<StgValue><ssdm name="z_top_max_read_1"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl

]]></Node>
<StgValue><ssdm name="ppl_read"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0

]]></Node>
<StgValue><ssdm name="apexZ0_read"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32" op_10_bw="25" op_11_bw="26">
<![CDATA[
:9 %ppl_assign4 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %apexZ0_read, i32 %z_top_max_read_1, i32 %ppl_read, i1 0, i32 %GDarrayDecoded, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="ppl_assign4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="203" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32" op_10_bw="25" op_11_bw="26">
<![CDATA[
:9 %ppl_assign4 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %apexZ0_read, i32 %z_top_max_read_1, i32 %ppl_read, i1 0, i32 %GDarrayDecoded, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="ppl_assign4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:10 %nPatchesAtOriginal = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="nPatchesAtOriginal"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11 %lastPatchIndex = add i8 %nPatchesAtOriginal, i8 255

]]></Node>
<StgValue><ssdm name="lastPatchIndex"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="8">
<![CDATA[
:12 %trunc_ln763 = trunc i8 %lastPatchIndex

]]></Node>
<StgValue><ssdm name="trunc_ln763"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
:14 %tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %trunc_ln763, i7 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:15 %tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %lastPatchIndex, i3 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="11">
<![CDATA[
:16 %zext_ln763 = zext i11 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln763"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:17 %sub_ln763 = sub i12 %tmp_cast, i12 %zext_ln763

]]></Node>
<StgValue><ssdm name="sub_ln763"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:20 %add_ln763_1 = add i12 %sub_ln763, i12 61

]]></Node>
<StgValue><ssdm name="add_ln763_1"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="12">
<![CDATA[
:21 %zext_ln763_2 = zext i12 %add_ln763_1

]]></Node>
<StgValue><ssdm name="zext_ln763_2"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln763_2

]]></Node>
<StgValue><ssdm name="patches_parameters_addr"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:23 %add_ln764 = add i12 %sub_ln763, i12 67

]]></Node>
<StgValue><ssdm name="add_ln764"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="12">
<![CDATA[
:24 %zext_ln764 = zext i12 %add_ln764

]]></Node>
<StgValue><ssdm name="zext_ln764"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %patches_parameters_addr_1 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln764

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_1"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
:39 %original_c_V = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="original_c_V"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
:40 %original_d_V = load i12 %patches_parameters_addr_1

]]></Node>
<StgValue><ssdm name="original_d_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_12, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_12, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %add_ln718 = add i32 %p_read_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln718"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:13 %tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %lastPatchIndex, i7 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:18 %add_ln763 = add i12 %sub_ln763, i12 60

]]></Node>
<StgValue><ssdm name="add_ln763"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="12">
<![CDATA[
:19 %zext_ln763_1 = zext i12 %add_ln763

]]></Node>
<StgValue><ssdm name="zext_ln763_1"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %patches_parameters_addr_2 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln763_1

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_2"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:27 %add_ln886 = add i12 %sub_ln763, i12 49

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="12">
<![CDATA[
:28 %zext_ln886 = zext i12 %add_ln886

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %patches_parameters_addr_3 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln886

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_3"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:30 %add_ln534 = add i12 %sub_ln763, i12 84

]]></Node>
<StgValue><ssdm name="add_ln534"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="12">
<![CDATA[
:31 %zext_ln534 = zext i12 %add_ln534

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %patches_parameters_addr_4 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_4"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:33 %add_ln534_1 = add i12 %sub_ln763, i12 72

]]></Node>
<StgValue><ssdm name="add_ln534_1"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="12">
<![CDATA[
:34 %zext_ln534_1 = zext i12 %add_ln534_1

]]></Node>
<StgValue><ssdm name="zext_ln534_1"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %patches_parameters_addr_5 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln534_1

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_5"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:36 %add_ln534_2 = add i12 %sub_ln763, i12 90

]]></Node>
<StgValue><ssdm name="add_ln534_2"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="12">
<![CDATA[
:37 %zext_ln534_2 = zext i12 %add_ln534_2

]]></Node>
<StgValue><ssdm name="zext_ln534_2"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38 %patches_parameters_addr_6 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln534_2

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_6"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
:39 %original_c_V = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="original_c_V"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
:40 %original_d_V = load i12 %patches_parameters_addr_1

]]></Node>
<StgValue><ssdm name="original_d_V"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:41 %icmp_ln783 = icmp_ugt  i8 %nPatchesAtOriginal, i8 2

]]></Node>
<StgValue><ssdm name="icmp_ln783"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:42 %br_ln783 = br i1 %icmp_ln783, void %.loopexit1_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln783"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln783" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %thirdLastPatchIndex = add i8 %nPatchesAtOriginal, i8 253

]]></Node>
<StgValue><ssdm name="thirdLastPatchIndex"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln783" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln788 = br void

]]></Node>
<StgValue><ssdm name="br_ln788"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 0, void, i3 %add_ln788, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %icmp_ln788 = icmp_ult  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln788"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %add_ln788 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln788"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln788 = br i1 %icmp_ln788, void %.loopexit1_ifconv.loopexit, void %.split

]]></Node>
<StgValue><ssdm name="br_ln788"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">
</state>

<state id="8" st_id="8">

<operation id="252" st_id="8" stage="20" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="253" st_id="9" stage="19" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="254" st_id="10" stage="18" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="255" st_id="11" stage="17" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="256" st_id="12" stage="16" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="257" st_id="13" stage="15" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="258" st_id="14" stage="14" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="259" st_id="15" stage="13" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="260" st_id="16" stage="12" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="261" st_id="17" stage="11" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="262" st_id="18" stage="10" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="263" st_id="19" stage="9" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="264" st_id="20" stage="8" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="265" st_id="21" stage="7" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="266" st_id="22" stage="6" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="267" st_id="23" stage="5" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="268" st_id="24" stage="4" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="269" st_id="25" stage="3" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="270" st_id="26" stage="2" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="271" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln783" val="1"/>
<literal name="icmp_ln788" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln788 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln788"/></StgValue>
</operation>

<operation id="272" st_id="27" stage="1" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln783" val="1"/>
<literal name="icmp_ln788" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="273" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln783" val="1"/>
<literal name="icmp_ln788" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:2 %br_ln790 = br i1 %tmp5, void %.loopexit1_ifconv.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln790"/></StgValue>
</operation>

<operation id="274" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln783" val="1"/>
<literal name="icmp_ln788" val="1"/>
<literal name="tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="275" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln783" val="1"/>
<literal name="tmp5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln783" val="1"/>
<literal name="icmp_ln788" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit1_ifconv.loopexit:0 %repeat_original_ph = phi i1 1, void, i1 0, void %.split

]]></Node>
<StgValue><ssdm name="repeat_original_ph"/></StgValue>
</operation>

<operation id="276" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln783" val="1"/>
<literal name="tmp5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln783" val="1"/>
<literal name="icmp_ln788" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1_ifconv.loopexit:1 %br_ln0 = br void %.loopexit1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="277" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln788" val="0"/>
</and_exp><and_exp><literal name="icmp_ln783" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit1_ifconv:1 %patches_parameters_load = load i12 %patches_parameters_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="278" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln788" val="0"/>
</and_exp><and_exp><literal name="icmp_ln783" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit1_ifconv:3 %patches_parameters_load_1 = load i12 %patches_parameters_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_load_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="279" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit1_ifconv:1 %patches_parameters_load = load i12 %patches_parameters_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="280" st_id="28" stage="64" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>

<operation id="281" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit1_ifconv:3 %patches_parameters_load_1 = load i12 %patches_parameters_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_load_1"/></StgValue>
</operation>

<operation id="282" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit1_ifconv:4 %icmp_ln886 = icmp_sgt  i32 %patches_parameters_load_1, i32 %z_top_max_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="283" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit1_ifconv:5 %patches_parameters_load_3 = load i12 %patches_parameters_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_load_3"/></StgValue>
</operation>

<operation id="284" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit1_ifconv:6 %patches_parameters_load_4 = load i12 %patches_parameters_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_load_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="285" st_id="29" stage="63" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>

<operation id="286" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit1_ifconv:5 %patches_parameters_load_3 = load i12 %patches_parameters_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_load_3"/></StgValue>
</operation>

<operation id="287" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit1_ifconv:6 %patches_parameters_load_4 = load i12 %patches_parameters_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_load_4"/></StgValue>
</operation>

<operation id="288" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit1_ifconv:7 %squarePatch_alternate2 = icmp_ne  i32 %patches_parameters_load_4, i32 0

]]></Node>
<StgValue><ssdm name="squarePatch_alternate2"/></StgValue>
</operation>

<operation id="289" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit1_ifconv:9 %icmp_ln803 = icmp_ne  i32 %patches_parameters_load_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln803"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="290" st_id="30" stage="62" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="291" st_id="31" stage="61" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="292" st_id="32" stage="60" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="293" st_id="33" stage="59" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="294" st_id="34" stage="58" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="295" st_id="35" stage="57" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="296" st_id="36" stage="56" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="297" st_id="37" stage="55" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="298" st_id="38" stage="54" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="299" st_id="39" stage="53" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="300" st_id="40" stage="52" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="301" st_id="41" stage="51" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="302" st_id="42" stage="50" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="303" st_id="43" stage="49" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="304" st_id="44" stage="48" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="305" st_id="45" stage="47" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="306" st_id="46" stage="46" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="307" st_id="47" stage="45" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="308" st_id="48" stage="44" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="309" st_id="49" stage="43" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="310" st_id="50" stage="42" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="311" st_id="51" stage="41" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="312" st_id="52" stage="40" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="313" st_id="53" stage="39" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="314" st_id="54" stage="38" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="315" st_id="55" stage="37" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="316" st_id="56" stage="36" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="317" st_id="57" stage="35" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="318" st_id="58" stage="34" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="319" st_id="59" stage="33" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="320" st_id="60" stage="32" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="321" st_id="61" stage="31" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="322" st_id="62" stage="30" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="323" st_id="63" stage="29" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="324" st_id="64" stage="28" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="325" st_id="65" stage="27" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="326" st_id="66" stage="26" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="327" st_id="67" stage="25" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="328" st_id="68" stage="24" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="329" st_id="69" stage="23" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="330" st_id="70" stage="22" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="331" st_id="71" stage="21" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="332" st_id="72" stage="20" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="333" st_id="73" stage="19" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="334" st_id="74" stage="18" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="335" st_id="75" stage="17" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="336" st_id="76" stage="16" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="337" st_id="77" stage="15" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="338" st_id="78" stage="14" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="339" st_id="79" stage="13" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="340" st_id="80" stage="12" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="341" st_id="81" stage="11" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="342" st_id="82" stage="10" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="343" st_id="83" stage="9" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="344" st_id="84" stage="8" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="345" st_id="85" stage="7" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="346" st_id="86" stage="6" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="347" st_id="87" stage="5" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="348" st_id="88" stage="4" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="349" st_id="89" stage="3" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="350" st_id="90" stage="2" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="351" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit1_ifconv:0 %repeat_original = phi i1 0, void, i1 %repeat_original_ph, void %.loopexit1_ifconv.loopexit

]]></Node>
<StgValue><ssdm name="repeat_original"/></StgValue>
</operation>

<operation id="352" st_id="91" stage="1" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>

<operation id="353" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1_ifconv:8 %and_ln886 = and i1 %icmp_ln886, i1 %squarePatch_alternate2

]]></Node>
<StgValue><ssdm name="and_ln886"/></StgValue>
</operation>

<operation id="354" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1_ifconv:10 %notChoppedPatch = or i1 %icmp_ln803, i1 %and_ln886

]]></Node>
<StgValue><ssdm name="notChoppedPatch"/></StgValue>
</operation>

<operation id="355" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1_ifconv:11 %xor_ln812 = xor i1 %notChoppedPatch, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln812"/></StgValue>
</operation>

<operation id="356" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit1_ifconv:12 %icmp_ln886_1 = icmp_sgt  i32 %original_c_V, i32 4244967196

]]></Node>
<StgValue><ssdm name="icmp_ln886_1"/></StgValue>
</operation>

<operation id="357" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit1_ifconv:13 %icmp_ln812 = icmp_slt  i32 %ref_tmp, i32 15000000

]]></Node>
<StgValue><ssdm name="icmp_ln812"/></StgValue>
</operation>

<operation id="358" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1_ifconv:14 %and_ln812 = and i1 %icmp_ln812, i1 %xor_ln812

]]></Node>
<StgValue><ssdm name="and_ln812"/></StgValue>
</operation>

<operation id="359" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1_ifconv:15 %and_ln812_1 = and i1 %and_ln812, i1 %icmp_ln886_1

]]></Node>
<StgValue><ssdm name="and_ln812_1"/></StgValue>
</operation>

<operation id="360" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1_ifconv:16 %br_ln812 = br i1 %and_ln812_1, void %.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln812"/></StgValue>
</operation>

<operation id="361" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln812_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="17" op_1_bw="8" op_2_bw="9">
<![CDATA[
:0 %shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %lastPatchIndex, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="362" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln812_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="17">
<![CDATA[
:1 %zext_ln814 = zext i17 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln814"/></StgValue>
</operation>

<operation id="363" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln812_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="15">
<![CDATA[
:2 %zext_ln814_1 = zext i15 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln814_1"/></StgValue>
</operation>

<operation id="364" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln812_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:3 %add_ln814 = add i18 %zext_ln814, i18 %zext_ln814_1

]]></Node>
<StgValue><ssdm name="add_ln814"/></StgValue>
</operation>

<operation id="365" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln812_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %add_ln814, i32 7, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="366" st_id="91" stage="15" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln812_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln814 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln814"/></StgValue>
</operation>

<operation id="367" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln812_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
:20 %patches_parameters_load_6 = load i12 %patches_parameters_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_load_6"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="368" st_id="92" stage="14" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln814 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln814"/></StgValue>
</operation>

<operation id="369" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
:20 %patches_parameters_load_6 = load i12 %patches_parameters_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_load_6"/></StgValue>
</operation>

<operation id="370" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21 %icmp_ln815 = icmp_eq  i32 %patches_parameters_load_6, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln815"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="371" st_id="93" stage="13" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln814 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln814"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="372" st_id="94" stage="12" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln814 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln814"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="373" st_id="95" stage="11" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln814 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln814"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="374" st_id="96" stage="10" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln814 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln814"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="375" st_id="97" stage="9" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln814 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln814"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="376" st_id="98" stage="8" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln814 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln814"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="377" st_id="99" stage="7" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln814 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln814"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="378" st_id="100" stage="6" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln814 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln814"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="379" st_id="101" stage="5" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln814 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln814"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="380" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="37" op_0_bw="18">
<![CDATA[
:4 %zext_ln814_2 = zext i18 %add_ln814

]]></Node>
<StgValue><ssdm name="zext_ln814_2"/></StgValue>
</operation>

<operation id="381" st_id="102" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:5 %mul_ln814 = mul i37 %zext_ln814_2, i37 419431

]]></Node>
<StgValue><ssdm name="mul_ln814"/></StgValue>
</operation>

<operation id="382" st_id="102" stage="4" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln814 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln814"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="383" st_id="103" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:5 %mul_ln814 = mul i37 %zext_ln814_2, i37 419431

]]></Node>
<StgValue><ssdm name="mul_ln814"/></StgValue>
</operation>

<operation id="384" st_id="103" stage="3" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln814 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln814"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="385" st_id="104" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:5 %mul_ln814 = mul i37 %zext_ln814_2, i37 419431

]]></Node>
<StgValue><ssdm name="mul_ln814"/></StgValue>
</operation>

<operation id="386" st_id="104" stage="2" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln814 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln814"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="387" st_id="105" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:5 %mul_ln814 = mul i37 %zext_ln814_2, i37 419431

]]></Node>
<StgValue><ssdm name="mul_ln814"/></StgValue>
</operation>

<operation id="388" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %tmp_1 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %mul_ln814, i32 28, i32 36

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="389" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="21" op_0_bw="9">
<![CDATA[
:7 %zext_ln814_3 = zext i9 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln814_3"/></StgValue>
</operation>

<operation id="390" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:8 %tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %tmp_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="391" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="21" op_0_bw="11">
<![CDATA[
:9 %zext_ln814_4 = zext i11 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln814_4"/></StgValue>
</operation>

<operation id="392" st_id="105" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:10 %add_ln814_1 = add i21 %zext_ln814_4, i21 %zext_ln814_3

]]></Node>
<StgValue><ssdm name="add_ln814_1"/></StgValue>
</operation>

<operation id="393" st_id="105" stage="1" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln814 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln814"/></StgValue>
</operation>

<operation id="394" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="21" op_0_bw="11">
<![CDATA[
:13 %zext_ln814_5 = zext i11 %urem_ln814

]]></Node>
<StgValue><ssdm name="zext_ln814_5"/></StgValue>
</operation>

<operation id="395" st_id="105" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:14 %add_ln814_2 = add i21 %add_ln814_1, i21 %zext_ln814_5

]]></Node>
<StgValue><ssdm name="add_ln814_2"/></StgValue>
</operation>

<operation id="396" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="25" op_0_bw="25" op_1_bw="21" op_2_bw="4">
<![CDATA[
:15 %tmp_4 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %add_ln814_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="397" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="25">
<![CDATA[
:16 %zext_ln814_6 = zext i25 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln814_6"/></StgValue>
</operation>

<operation id="398" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln814_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr"/></StgValue>
</operation>

<operation id="399" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18 %packedCoordinates_V = load i12 %patches_superpoints_addr

]]></Node>
<StgValue><ssdm name="packedCoordinates_V"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="400" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18 %packedCoordinates_V = load i12 %patches_superpoints_addr

]]></Node>
<StgValue><ssdm name="packedCoordinates_V"/></StgValue>
</operation>

<operation id="401" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="64">
<![CDATA[
:19 %trunc_ln69 = trunc i64 %packedCoordinates_V

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="402" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22 %or_ln815 = or i1 %repeat_original, i1 %icmp_ln815

]]></Node>
<StgValue><ssdm name="or_ln815"/></StgValue>
</operation>

<operation id="403" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23 %br_ln815 = br i1 %or_ln815, void %._crit_edge1, void

]]></Node>
<StgValue><ssdm name="br_ln815"/></StgValue>
</operation>

<operation id="404" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln815" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0 %add_ln824 = add i18 %add_ln814, i18 512

]]></Node>
<StgValue><ssdm name="add_ln824"/></StgValue>
</operation>

<operation id="405" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln815" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="37" op_0_bw="18">
<![CDATA[
:1 %zext_ln824 = zext i18 %add_ln824

]]></Node>
<StgValue><ssdm name="zext_ln824"/></StgValue>
</operation>

<operation id="406" st_id="106" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln815" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:2 %mul_ln824 = mul i37 %zext_ln824, i37 419431

]]></Node>
<StgValue><ssdm name="mul_ln824"/></StgValue>
</operation>

<operation id="407" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln815" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %trunc_ln2 = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %add_ln824, i32 7, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="408" st_id="106" stage="15" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln815" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln824 = urem i11 %trunc_ln2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln824"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="409" st_id="107" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:2 %mul_ln824 = mul i37 %zext_ln824, i37 419431

]]></Node>
<StgValue><ssdm name="mul_ln824"/></StgValue>
</operation>

<operation id="410" st_id="107" stage="14" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln824 = urem i11 %trunc_ln2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln824"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="411" st_id="108" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:2 %mul_ln824 = mul i37 %zext_ln824, i37 419431

]]></Node>
<StgValue><ssdm name="mul_ln824"/></StgValue>
</operation>

<operation id="412" st_id="108" stage="13" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln824 = urem i11 %trunc_ln2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln824"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="413" st_id="109" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:2 %mul_ln824 = mul i37 %zext_ln824, i37 419431

]]></Node>
<StgValue><ssdm name="mul_ln824"/></StgValue>
</operation>

<operation id="414" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="9" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %tmp_5 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %mul_ln824, i32 28, i32 36

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="415" st_id="109" stage="12" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln824 = urem i11 %trunc_ln2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln824"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="416" st_id="110" stage="11" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln824 = urem i11 %trunc_ln2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln824"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="417" st_id="111" stage="10" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln824 = urem i11 %trunc_ln2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln824"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="418" st_id="112" stage="9" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln824 = urem i11 %trunc_ln2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln824"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="419" st_id="113" stage="8" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln824 = urem i11 %trunc_ln2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln824"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="420" st_id="114" stage="7" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln824 = urem i11 %trunc_ln2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln824"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="421" st_id="115" stage="6" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln824 = urem i11 %trunc_ln2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln824"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="422" st_id="116" stage="5" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln824 = urem i11 %trunc_ln2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln824"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="423" st_id="117" stage="4" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln824 = urem i11 %trunc_ln2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln824"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="424" st_id="118" stage="3" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln824 = urem i11 %trunc_ln2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln824"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="425" st_id="119" stage="2" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln824 = urem i11 %trunc_ln2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln824"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="426" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="21" op_0_bw="9">
<![CDATA[
:4 %zext_ln824_1 = zext i9 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln824_1"/></StgValue>
</operation>

<operation id="427" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:5 %tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %tmp_5, i2 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="428" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="21" op_0_bw="11">
<![CDATA[
:6 %zext_ln824_2 = zext i11 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln824_2"/></StgValue>
</operation>

<operation id="429" st_id="120" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7 %add_ln824_1 = add i21 %zext_ln824_2, i21 %zext_ln824_1

]]></Node>
<StgValue><ssdm name="add_ln824_1"/></StgValue>
</operation>

<operation id="430" st_id="120" stage="1" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln824 = urem i11 %trunc_ln2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln824"/></StgValue>
</operation>

<operation id="431" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="21" op_0_bw="11">
<![CDATA[
:10 %zext_ln824_3 = zext i11 %urem_ln824

]]></Node>
<StgValue><ssdm name="zext_ln824_3"/></StgValue>
</operation>

<operation id="432" st_id="120" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:11 %add_ln824_2 = add i21 %add_ln824_1, i21 %zext_ln824_3

]]></Node>
<StgValue><ssdm name="add_ln824_2"/></StgValue>
</operation>

<operation id="433" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="25" op_0_bw="25" op_1_bw="21" op_2_bw="4">
<![CDATA[
:12 %tmp_7 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %add_ln824_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="434" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="25">
<![CDATA[
:13 %zext_ln824_4 = zext i25 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln824_4"/></StgValue>
</operation>

<operation id="435" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %patches_superpoints_addr_1 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln824_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_1"/></StgValue>
</operation>

<operation id="436" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15 %packedCoordinates_V_1 = load i12 %patches_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_1"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="437" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln815" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15 %packedCoordinates_V_1 = load i12 %patches_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_1"/></StgValue>
</operation>

<operation id="438" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln815" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="64">
<![CDATA[
:16 %trunc_ln69_2 = trunc i64 %packedCoordinates_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln69_2"/></StgValue>
</operation>

<operation id="439" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln815" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %icmp_ln878 = icmp_sgt  i32 %trunc_ln69_2, i32 4244967296

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="440" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln815" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %select_ln824 = select i1 %icmp_ln878, i32 %trunc_ln69_2, i32 4244967296

]]></Node>
<StgValue><ssdm name="select_ln824"/></StgValue>
</operation>

<operation id="441" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln815" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln0 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="442" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge1:0 %agg_tmp119_0 = phi i32 %select_ln824, void, i32 %original_d_V, void

]]></Node>
<StgValue><ssdm name="agg_tmp119_0"/></StgValue>
</operation>

<operation id="443" st_id="122" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32" op_10_bw="25" op_11_bw="26" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
._crit_edge1:1 %ppl_assign_s = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %trunc_ln69, i32 %agg_tmp119_0, i32 %ppl_assign4, i1 1, i32 %GDarrayDecoded, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="ppl_assign_s"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="444" st_id="123" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32" op_10_bw="25" op_11_bw="26" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
._crit_edge1:1 %ppl_assign_s = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %trunc_ln69, i32 %agg_tmp119_0, i32 %ppl_assign4, i1 1, i32 %GDarrayDecoded, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="ppl_assign_s"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="445" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge1:2 %n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>

<operation id="446" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="8">
<![CDATA[
._crit_edge1:3 %trunc_ln831 = trunc i8 %n_patches_read

]]></Node>
<StgValue><ssdm name="trunc_ln831"/></StgValue>
</operation>

<operation id="447" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge1:4 %lastPatchIndex_1 = add i5 %trunc_ln831, i5 31

]]></Node>
<StgValue><ssdm name="lastPatchIndex_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="448" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
._crit_edge1:5 %tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %lastPatchIndex_1, i7 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="449" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
._crit_edge1:6 %tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %lastPatchIndex_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="450" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="8">
<![CDATA[
._crit_edge1:7 %zext_ln841 = zext i8 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln841"/></StgValue>
</operation>

<operation id="451" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge1:8 %sub_ln841 = sub i12 %tmp_8, i12 %zext_ln841

]]></Node>
<StgValue><ssdm name="sub_ln841"/></StgValue>
</operation>

<operation id="452" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge1:9 %add_ln841 = add i12 %sub_ln841, i12 48

]]></Node>
<StgValue><ssdm name="add_ln841"/></StgValue>
</operation>

<operation id="453" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge1:10 %or_ln841 = or i12 %add_ln841, i12 1

]]></Node>
<StgValue><ssdm name="or_ln841"/></StgValue>
</operation>

<operation id="454" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge1:11 %zext_ln841_1 = zext i12 %or_ln841

]]></Node>
<StgValue><ssdm name="zext_ln841_1"/></StgValue>
</operation>

<operation id="455" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:12 %patches_parameters_addr_7 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln841_1

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_7"/></StgValue>
</operation>

<operation id="456" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge1:13 %add_ln842 = add i12 %sub_ln841, i12 55

]]></Node>
<StgValue><ssdm name="add_ln842"/></StgValue>
</operation>

<operation id="457" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge1:14 %zext_ln842 = zext i12 %add_ln842

]]></Node>
<StgValue><ssdm name="zext_ln842"/></StgValue>
</operation>

<operation id="458" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:15 %patches_parameters_addr_8 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln842

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_8"/></StgValue>
</operation>

<operation id="459" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge1:16 %complementary_a_V = load i12 %patches_parameters_addr_7

]]></Node>
<StgValue><ssdm name="complementary_a_V"/></StgValue>
</operation>

<operation id="460" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge1:17 %complementary_b_V = load i12 %patches_parameters_addr_8

]]></Node>
<StgValue><ssdm name="complementary_b_V"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="461" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge1:16 %complementary_a_V = load i12 %patches_parameters_addr_7

]]></Node>
<StgValue><ssdm name="complementary_a_V"/></StgValue>
</operation>

<operation id="462" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge1:17 %complementary_b_V = load i12 %patches_parameters_addr_8

]]></Node>
<StgValue><ssdm name="complementary_b_V"/></StgValue>
</operation>

<operation id="463" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge1:18 %sext_ln215 = sext i32 %original_c_V

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="464" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge1:19 %sext_ln215_1 = sext i32 %complementary_a_V

]]></Node>
<StgValue><ssdm name="sext_ln215_1"/></StgValue>
</operation>

<operation id="465" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge1:20 %ret = sub i33 %sext_ln215, i33 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="466" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge1:21 %sext_ln215_2 = sext i32 %original_d_V

]]></Node>
<StgValue><ssdm name="sext_ln215_2"/></StgValue>
</operation>

<operation id="467" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge1:22 %sext_ln215_3 = sext i32 %complementary_b_V

]]></Node>
<StgValue><ssdm name="sext_ln215_3"/></StgValue>
</operation>

<operation id="468" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge1:23 %ret_1 = sub i33 %sext_ln215_2, i33 %sext_ln215_3

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="469" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge1:24 %icmp_ln878_1 = icmp_slt  i33 %ret, i33 %ret_1

]]></Node>
<StgValue><ssdm name="icmp_ln878_1"/></StgValue>
</operation>

<operation id="470" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
._crit_edge1:25 %white_space_height = select i1 %icmp_ln878_1, i33 %ret_1, i33 %ret

]]></Node>
<StgValue><ssdm name="white_space_height"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="471" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="33">
<![CDATA[
._crit_edge1:26 %sext_ln534 = sext i33 %white_space_height

]]></Node>
<StgValue><ssdm name="sext_ln534"/></StgValue>
</operation>

<operation id="472" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:27 %br_ln852 = br void

]]></Node>
<StgValue><ssdm name="br_ln852"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="473" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %lastPatchIndex_0 = phi i5 %lastPatchIndex_1, void %._crit_edge1, i5 %empty_72, void

]]></Node>
<StgValue><ssdm name="lastPatchIndex_0"/></StgValue>
</operation>

<operation id="474" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %white_space_height_0 = phi i64 %sext_ln534, void %._crit_edge1, i64 %white_space_height_1, void

]]></Node>
<StgValue><ssdm name="white_space_height_0"/></StgValue>
</operation>

<operation id="475" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %previous_white_space_height_0 = phi i64 18446744073708551616, void %._crit_edge1, i64 %previous_white_space_height, void

]]></Node>
<StgValue><ssdm name="previous_white_space_height_0"/></StgValue>
</operation>

<operation id="476" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %current_z_top_index_0 = phi i32 4294967295, void %._crit_edge1, i32 %current_z_top_index, void

]]></Node>
<StgValue><ssdm name="current_z_top_index_0"/></StgValue>
</operation>

<operation id="477" st_id="128" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="5" op_3_bw="1" op_4_bw="64" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:8 %tmp_s = call i1 @getSolveNextPatchPairWhileCondition, i32 %GDn_points, i5 %lastPatchIndex_0, i1 %repeat_original, i64 %white_space_height_0, i64 %previous_white_space_height_0, i32 %current_z_top_index_0, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="478" st_id="129" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="5" op_3_bw="1" op_4_bw="64" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:8 %tmp_s = call i1 @getSolveNextPatchPairWhileCondition, i32 %GDn_points, i5 %lastPatchIndex_0, i1 %repeat_original, i64 %white_space_height_0, i64 %previous_white_space_height_0, i32 %current_z_top_index_0, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="479" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %counter_0 = phi i32 0, void %._crit_edge1, i32 %counter, void

]]></Node>
<StgValue><ssdm name="counter_0"/></StgValue>
</operation>

<operation id="480" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %counterUpshift_0 = phi i32 0, void %._crit_edge1, i32 %counterUpshift, void

]]></Node>
<StgValue><ssdm name="counterUpshift_0"/></StgValue>
</operation>

<operation id="481" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %previous_z_top_min_V_0 = phi i32 3295967296, void %._crit_edge1, i32 %previous_z_top_min_V, void

]]></Node>
<StgValue><ssdm name="previous_z_top_min_V_0"/></StgValue>
</operation>

<operation id="482" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:7 %z_top_min_0 = phi i32 %agg_tmp119_0, void %._crit_edge1, i32 %newret4, void

]]></Node>
<StgValue><ssdm name="z_top_min_0"/></StgValue>
</operation>

<operation id="483" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln852 = br i1 %tmp_s, void %.loopexit.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln852"/></StgValue>
</operation>

<operation id="484" st_id="130" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="296" op_0_bw="296" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="25" op_17_bw="26" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
:1 %call_ret = call i296 @solveComplmentaryPatch, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %ppl_assign_s, i8 %nPatchesAtOriginal, i32 %previous_z_top_min_V_0, i32 %trunc_ln69, i64 %white_space_height_0, i32 %original_c_V, i32 %original_d_V, i32 %counter_0, i32 %counterUpshift_0, i32 %z_top_min_0, i32 %GDarrayDecoded, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="485" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln855 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln855"/></StgValue>
</operation>

<operation id="486" st_id="131" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="296" op_0_bw="296" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="25" op_17_bw="26" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
:1 %call_ret = call i296 @solveComplmentaryPatch, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %ppl_assign_s, i8 %nPatchesAtOriginal, i32 %previous_z_top_min_V_0, i32 %trunc_ln69, i64 %white_space_height_0, i32 %original_c_V, i32 %original_d_V, i32 %counter_0, i32 %counterUpshift_0, i32 %z_top_min_0, i32 %GDarrayDecoded, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="487" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="296">
<![CDATA[
:2 %previous_white_space_height = extractvalue i296 %call_ret

]]></Node>
<StgValue><ssdm name="previous_white_space_height"/></StgValue>
</operation>

<operation id="488" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="296">
<![CDATA[
:3 %lastPatchIndex_2 = extractvalue i296 %call_ret

]]></Node>
<StgValue><ssdm name="lastPatchIndex_2"/></StgValue>
</operation>

<operation id="489" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="8">
<![CDATA[
:4 %empty_72 = trunc i8 %lastPatchIndex_2

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="490" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="296">
<![CDATA[
:5 %current_z_top_index = extractvalue i296 %call_ret

]]></Node>
<StgValue><ssdm name="current_z_top_index"/></StgValue>
</operation>

<operation id="491" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="296">
<![CDATA[
:6 %counter = extractvalue i296 %call_ret

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="492" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="296">
<![CDATA[
:7 %counterUpshift = extractvalue i296 %call_ret

]]></Node>
<StgValue><ssdm name="counterUpshift"/></StgValue>
</operation>

<operation id="493" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="296">
<![CDATA[
:8 %previous_z_top_min_V = extractvalue i296 %call_ret

]]></Node>
<StgValue><ssdm name="previous_z_top_min_V"/></StgValue>
</operation>

<operation id="494" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="296">
<![CDATA[
:9 %white_space_height_1 = extractvalue i296 %call_ret

]]></Node>
<StgValue><ssdm name="white_space_height_1"/></StgValue>
</operation>

<operation id="495" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="296">
<![CDATA[
:10 %newret4 = extractvalue i296 %call_ret

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="496" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %icmp_ln857 = icmp_sgt  i32 %counter, i32 25

]]></Node>
<StgValue><ssdm name="icmp_ln857"/></StgValue>
</operation>

<operation id="497" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln857 = br i1 %icmp_ln857, void, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln857"/></StgValue>
</operation>

<operation id="498" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln857" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln852 = br void

]]></Node>
<StgValue><ssdm name="br_ln852"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="499" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln812_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.loopexit:0 %z_top_min_2_ph = phi i32 %z_top_min_0, void, i32 %newret4, void

]]></Node>
<StgValue><ssdm name="z_top_min_2_ph"/></StgValue>
</operation>

<operation id="500" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln812_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:1 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="501" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:4 %n_patches_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read_1"/></StgValue>
</operation>

<operation id="502" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:5 %lastPatchIndex_3 = add i8 %n_patches_read_1, i8 255

]]></Node>
<StgValue><ssdm name="lastPatchIndex_3"/></StgValue>
</operation>

<operation id="503" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="8">
<![CDATA[
.loopexit:6 %trunc_ln867 = trunc i8 %lastPatchIndex_3

]]></Node>
<StgValue><ssdm name="trunc_ln867"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="504" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:0 %ppl_assign_0 = phi i32 %ppl_assign4, void %.loopexit1_ifconv, i32 %ppl_assign_s, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="ppl_assign_0"/></StgValue>
</operation>

<operation id="505" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:1 %complementary_apexZ0_0 = phi i32 %p_read, void %.loopexit1_ifconv, i32 %trunc_ln69, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="complementary_apexZ0_0"/></StgValue>
</operation>

<operation id="506" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:2 %z_top_min_2 = phi i32 %p_read_1, void %.loopexit1_ifconv, i32 %z_top_min_2_ph, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="z_top_min_2"/></StgValue>
</operation>

<operation id="507" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.loopexit:7 %tmp_14_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %trunc_ln867, i7 0

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="508" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.loopexit:8 %tmp_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %lastPatchIndex_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="509" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="11">
<![CDATA[
.loopexit:9 %zext_ln867 = zext i11 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln867"/></StgValue>
</operation>

<operation id="510" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit:10 %sub_ln867 = sub i12 %tmp_14_cast, i12 %zext_ln867

]]></Node>
<StgValue><ssdm name="sub_ln867"/></StgValue>
</operation>

<operation id="511" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit:11 %add_ln867 = add i12 %sub_ln867, i12 60

]]></Node>
<StgValue><ssdm name="add_ln867"/></StgValue>
</operation>

<operation id="512" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="12">
<![CDATA[
.loopexit:12 %zext_ln867_1 = zext i12 %add_ln867

]]></Node>
<StgValue><ssdm name="zext_ln867_1"/></StgValue>
</operation>

<operation id="513" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit:13 %add_ln867_1 = add i12 %sub_ln867, i12 61

]]></Node>
<StgValue><ssdm name="add_ln867_1"/></StgValue>
</operation>

<operation id="514" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="12">
<![CDATA[
.loopexit:14 %zext_ln867_2 = zext i12 %add_ln867_1

]]></Node>
<StgValue><ssdm name="zext_ln867_2"/></StgValue>
</operation>

<operation id="515" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:15 %patches_parameters_addr_9 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln867_2

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_9"/></StgValue>
</operation>

<operation id="516" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:16 %patches_parameters_addr_10 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln867_1

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_10"/></StgValue>
</operation>

<operation id="517" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:17 %patches_parameters_load_9 = load i12 %patches_parameters_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_load_9"/></StgValue>
</operation>

<operation id="518" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:18 %patches_parameters_load_10 = load i12 %patches_parameters_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_load_10"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="519" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:17 %patches_parameters_load_9 = load i12 %patches_parameters_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_load_9"/></StgValue>
</operation>

<operation id="520" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:18 %patches_parameters_load_10 = load i12 %patches_parameters_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_load_10"/></StgValue>
</operation>

<operation id="521" st_id="134" stage="64" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="522" st_id="135" stage="63" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="523" st_id="136" stage="62" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="524" st_id="137" stage="61" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="525" st_id="138" stage="60" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="526" st_id="139" stage="59" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="527" st_id="140" stage="58" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="528" st_id="141" stage="57" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="529" st_id="142" stage="56" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="530" st_id="143" stage="55" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="531" st_id="144" stage="54" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="532" st_id="145" stage="53" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="533" st_id="146" stage="52" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="534" st_id="147" stage="51" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="535" st_id="148" stage="50" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="536" st_id="149" stage="49" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="537" st_id="150" stage="48" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="538" st_id="151" stage="47" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="539" st_id="152" stage="46" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="540" st_id="153" stage="45" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="541" st_id="154" stage="44" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="542" st_id="155" stage="43" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="543" st_id="156" stage="42" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="544" st_id="157" stage="41" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="545" st_id="158" stage="40" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="546" st_id="159" stage="39" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="547" st_id="160" stage="38" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="548" st_id="161" stage="37" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="549" st_id="162" stage="36" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="550" st_id="163" stage="35" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="551" st_id="164" stage="34" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="552" st_id="165" stage="33" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="553" st_id="166" stage="32" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="554" st_id="167" stage="31" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="555" st_id="168" stage="30" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="556" st_id="169" stage="29" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="557" st_id="170" stage="28" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="558" st_id="171" stage="27" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="559" st_id="172" stage="26" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="560" st_id="173" stage="25" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="561" st_id="174" stage="24" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="562" st_id="175" stage="23" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="563" st_id="176" stage="22" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="564" st_id="177" stage="21" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="565" st_id="178" stage="20" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="566" st_id="179" stage="19" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="567" st_id="180" stage="18" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="568" st_id="181" stage="17" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="569" st_id="182" stage="16" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="570" st_id="183" stage="15" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="571" st_id="184" stage="14" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="572" st_id="185" stage="13" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="573" st_id="186" stage="12" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="574" st_id="187" stage="11" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="575" st_id="188" stage="10" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="576" st_id="189" stage="9" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="577" st_id="190" stage="8" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="578" st_id="191" stage="7" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="579" st_id="192" stage="6" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="580" st_id="193" stage="5" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="581" st_id="194" stage="4" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="582" st_id="195" stage="3" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="583" st_id="196" stage="2" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="584" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit:3 %madeComplementaryPatch = phi i1 0, void %.loopexit1_ifconv, i1 1, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="madeComplementaryPatch"/></StgValue>
</operation>

<operation id="585" st_id="197" stage="1" lat="64">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>

<operation id="586" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:20 %br_ln873 = br i1 %madeComplementaryPatch, void %.loopexit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln873"/></StgValue>
</operation>

<operation id="587" st_id="197" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="madeComplementaryPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="25" op_13_bw="26" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0">
<![CDATA[
:0 %call_ln875 = call void @makeThirdPatch, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i8 %lastPatchIndex_3, i32 %z_top_min_2, i32 %z_top_max_read_1, i32 %complementary_apexZ0_0, i32 %apexZ0_read, i32 %ppl_assign_0, i32 %GDarrayDecoded, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ln875"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="588" st_id="198" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="madeComplementaryPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="25" op_13_bw="26" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0">
<![CDATA[
:0 %call_ln875 = call void @makeThirdPatch, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i8 %lastPatchIndex_3, i32 %z_top_min_2, i32 %z_top_max_read_1, i32 %complementary_apexZ0_0, i32 %apexZ0_read, i32 %ppl_assign_0, i32 %GDarrayDecoded, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ln875"/></StgValue>
</operation>

<operation id="589" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="madeComplementaryPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln876 = br void %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln876"/></StgValue>
</operation>

<operation id="590" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:0 %mrv_s = insertvalue i224 <undef>, i32 %patches_parameters_load_10

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="591" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:1 %mrv_1 = insertvalue i224 %mrv_s, i32 %add_ln718

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="592" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:2 %mrv_2 = insertvalue i224 %mrv_1, i32 %patches_parameters_load_9

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="593" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:3 %mrv_3 = insertvalue i224 %mrv_2, i32 %ref_tmp1

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="594" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:4 %mrv_4 = insertvalue i224 %mrv_3, i32 %complementary_apexZ0_0

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="595" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:5 %mrv_5 = insertvalue i224 %mrv_4, i32 %patches_parameters_load_9

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="596" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:6 %mrv_6 = insertvalue i224 %mrv_5, i32 %z_top_min_2

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="597" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="224">
<![CDATA[
.loopexit._crit_edge:7 %ret_ln882 = ret i224 %mrv_6

]]></Node>
<StgValue><ssdm name="ret_ln882"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
