#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 23 12:03:49 2023
# Process ID: 10220
# Current directory: H:/5A/CE514/ZyboZ7/MatriceZyboZ7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3492 H:\5A\CE514\ZyboZ7\MatriceZyboZ7\MatriceZyboZ7.xpr
# Log file: H:/5A/CE514/ZyboZ7/MatriceZyboZ7/vivado.log
# Journal file: H:/5A/CE514/ZyboZ7/MatriceZyboZ7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.xpr
update_compile_order -fileset sources_1
open_bd_design {H:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design -force
ipx::edit_ip_in_project -upgrade true -name my_matrice_LED_v1_0_project -directory H:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.tmp/my_matrice_LED_v1_0_project h:/5A/CE514/ip_repo/my_matrice_LED_1.0/component.xml
update_compile_order -fileset sources_1
close_project
set_property  ip_repo_paths  {h:/5A/CE514/ip_repo/my_matrice_LED_1.0 H:/5A/CE514/kypd h:/CE515/vivado-library-zmod-v1-2019.1-2} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {h:/5A/CE514/ip_repo/my_matrice_LED_1.0 h:/CE515/vivado-library-zmod-v1-2019.1-2} [current_project]
update_ip_catalog
validate_bd_design -force
set_property  ip_repo_paths  h:/5A/CE514/ip_repo/my_matrice_LED_1.0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {h:/5A/CE514/ip_repo/my_matrice_LED_1.0 H:/5A/CE514/ZyboZ7/MatriceZyboZ7} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {h:/5A/CE514/ip_repo/my_matrice_LED_1.0 H:/CE515/vivado-library-zmod-v1-2019.1-2} [current_project]
update_ip_catalog
validate_bd_design -force
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodKYPD:1.0 PmodKYPD_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/PmodKYPD_0/AXI_LITE_GPIO} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins PmodKYPD_0/AXI_LITE_GPIO]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells PmodKYPD_0]
save_bd_design
validate_bd_design
save_bd_design
