Simulator report for vend
Tue Jul 23 15:35:54 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 245 nodes    ;
; Simulation Coverage         ;      37.96 % ;
; Total Number of Transitions ; 477          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                        ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                     ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                           ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                            ;               ;
; Vector input source                                                                        ; /home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/Waveform1.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                             ; On            ;
; Check outputs                                                                              ; Off                                                                            ; Off           ;
; Report simulation coverage                                                                 ; On                                                                             ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                             ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                             ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                             ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                            ; Off           ;
; Detect glitches                                                                            ; Off                                                                            ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                            ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                            ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                            ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                            ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                             ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                     ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                            ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                            ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                           ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      37.96 % ;
; Total nodes checked                                 ; 245          ;
; Total output ports checked                          ; 245          ;
; Total output ports with complete 1/0-value coverage ; 93           ;
; Total output ports with no 1/0-value coverage       ; 147          ;
; Total output ports with no 1-value coverage         ; 148          ;
; Total output ports with no 0-value coverage         ; 151          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                              ;
+-------------------------------------------+-------------------------------------------+------------------+
; Node Name                                 ; Output Port Name                          ; Output Port Type ;
+-------------------------------------------+-------------------------------------------+------------------+
; |vend|w_data[1]                           ; |vend|w_data[1]                           ; out              ;
; |vend|w_data[2]                           ; |vend|w_data[2]                           ; out              ;
; |vend|w_addr[0]                           ; |vend|w_addr[0]                           ; out              ;
; |vend|w_addr[1]                           ; |vend|w_addr[1]                           ; out              ;
; |vend|r_data[0]                           ; |vend|r_data[0]                           ; pin_out          ;
; |vend|r_data[1]                           ; |vend|r_data[1]                           ; pin_out          ;
; |vend|r_data[2]                           ; |vend|r_data[2]                           ; pin_out          ;
; |vend|r_data[3]                           ; |vend|r_data[3]                           ; pin_out          ;
; |vend|r_addr[0]                           ; |vend|r_addr[0]                           ; out              ;
; |vend|r_addr[1]                           ; |vend|r_addr[1]                           ; out              ;
; |vend|clock                               ; |vend|clock                               ; out              ;
; |vend|regfile:u2|mux:m|d~0                ; |vend|regfile:u2|mux:m|d~0                ; out0             ;
; |vend|regfile:u2|mux:m|d~1                ; |vend|regfile:u2|mux:m|d~1                ; out0             ;
; |vend|regfile:u2|mux:m|d~2                ; |vend|regfile:u2|mux:m|d~2                ; out0             ;
; |vend|regfile:u2|mux:m|d~6                ; |vend|regfile:u2|mux:m|d~6                ; out0             ;
; |vend|regfile:u2|mux:m|d~7                ; |vend|regfile:u2|mux:m|d~7                ; out0             ;
; |vend|regfile:u2|mux:m|d~8                ; |vend|regfile:u2|mux:m|d~8                ; out0             ;
; |vend|regfile:u2|mux:m|d~9                ; |vend|regfile:u2|mux:m|d~9                ; out0             ;
; |vend|regfile:u2|mux:m|d~10               ; |vend|regfile:u2|mux:m|d~10               ; out0             ;
; |vend|regfile:u2|mux:m|d~11               ; |vend|regfile:u2|mux:m|d~11               ; out0             ;
; |vend|regfile:u2|mux:m|d~12               ; |vend|regfile:u2|mux:m|d~12               ; out0             ;
; |vend|regfile:u2|mux:m|d~13               ; |vend|regfile:u2|mux:m|d~13               ; out0             ;
; |vend|regfile:u2|mux:m|d~14               ; |vend|regfile:u2|mux:m|d~14               ; out0             ;
; |vend|regfile:u2|mux:m|d~18               ; |vend|regfile:u2|mux:m|d~18               ; out0             ;
; |vend|regfile:u2|mux:m|d~22               ; |vend|regfile:u2|mux:m|d~22               ; out0             ;
; |vend|regfile:u2|mux:m|d~26               ; |vend|regfile:u2|mux:m|d~26               ; out0             ;
; |vend|regfile:u2|mux:m|d[0]               ; |vend|regfile:u2|mux:m|d[0]               ; out0             ;
; |vend|regfile:u2|mux:m|d~31               ; |vend|regfile:u2|mux:m|d~31               ; out0             ;
; |vend|regfile:u2|mux:m|d~32               ; |vend|regfile:u2|mux:m|d~32               ; out0             ;
; |vend|regfile:u2|mux:m|d~33               ; |vend|regfile:u2|mux:m|d~33               ; out0             ;
; |vend|regfile:u2|mux:m|d~37               ; |vend|regfile:u2|mux:m|d~37               ; out0             ;
; |vend|regfile:u2|mux:m|d~38               ; |vend|regfile:u2|mux:m|d~38               ; out0             ;
; |vend|regfile:u2|mux:m|d~39               ; |vend|regfile:u2|mux:m|d~39               ; out0             ;
; |vend|regfile:u2|mux:m|d~40               ; |vend|regfile:u2|mux:m|d~40               ; out0             ;
; |vend|regfile:u2|mux:m|d~41               ; |vend|regfile:u2|mux:m|d~41               ; out0             ;
; |vend|regfile:u2|mux:m|d~42               ; |vend|regfile:u2|mux:m|d~42               ; out0             ;
; |vend|regfile:u2|mux:m|d~43               ; |vend|regfile:u2|mux:m|d~43               ; out0             ;
; |vend|regfile:u2|mux:m|d~44               ; |vend|regfile:u2|mux:m|d~44               ; out0             ;
; |vend|regfile:u2|mux:m|d~45               ; |vend|regfile:u2|mux:m|d~45               ; out0             ;
; |vend|regfile:u2|mux:m|d~49               ; |vend|regfile:u2|mux:m|d~49               ; out0             ;
; |vend|regfile:u2|mux:m|d~53               ; |vend|regfile:u2|mux:m|d~53               ; out0             ;
; |vend|regfile:u2|mux:m|d~57               ; |vend|regfile:u2|mux:m|d~57               ; out0             ;
; |vend|regfile:u2|mux:m|d[1]               ; |vend|regfile:u2|mux:m|d[1]               ; out0             ;
; |vend|regfile:u2|mux:m|d~73               ; |vend|regfile:u2|mux:m|d~73               ; out0             ;
; |vend|regfile:u2|mux:m|d~74               ; |vend|regfile:u2|mux:m|d~74               ; out0             ;
; |vend|regfile:u2|mux:m|d~75               ; |vend|regfile:u2|mux:m|d~75               ; out0             ;
; |vend|regfile:u2|mux:m|d~76               ; |vend|regfile:u2|mux:m|d~76               ; out0             ;
; |vend|regfile:u2|mux:m|d~80               ; |vend|regfile:u2|mux:m|d~80               ; out0             ;
; |vend|regfile:u2|mux:m|d~84               ; |vend|regfile:u2|mux:m|d~84               ; out0             ;
; |vend|regfile:u2|mux:m|d~88               ; |vend|regfile:u2|mux:m|d~88               ; out0             ;
; |vend|regfile:u2|mux:m|d[2]               ; |vend|regfile:u2|mux:m|d[2]               ; out0             ;
; |vend|regfile:u2|mux:m|d~93               ; |vend|regfile:u2|mux:m|d~93               ; out0             ;
; |vend|regfile:u2|mux:m|d~94               ; |vend|regfile:u2|mux:m|d~94               ; out0             ;
; |vend|regfile:u2|mux:m|d~95               ; |vend|regfile:u2|mux:m|d~95               ; out0             ;
; |vend|regfile:u2|mux:m|d~99               ; |vend|regfile:u2|mux:m|d~99               ; out0             ;
; |vend|regfile:u2|mux:m|d~103              ; |vend|regfile:u2|mux:m|d~103              ; out0             ;
; |vend|regfile:u2|mux:m|d~107              ; |vend|regfile:u2|mux:m|d~107              ; out0             ;
; |vend|regfile:u2|mux:m|d~111              ; |vend|regfile:u2|mux:m|d~111              ; out0             ;
; |vend|regfile:u2|mux:m|d~115              ; |vend|regfile:u2|mux:m|d~115              ; out0             ;
; |vend|regfile:u2|mux:m|d~119              ; |vend|regfile:u2|mux:m|d~119              ; out0             ;
; |vend|regfile:u2|mux:m|d[3]               ; |vend|regfile:u2|mux:m|d[3]               ; out0             ;
; |vend|regfile:u2|threestate:t3|y[0]       ; |vend|regfile:u2|threestate:t3|y[0]       ; out0             ;
; |vend|regfile:u2|threestate:t3|y[1]       ; |vend|regfile:u2|threestate:t3|y[1]       ; out0             ;
; |vend|regfile:u2|threestate:t3|y[2]       ; |vend|regfile:u2|threestate:t3|y[2]       ; out0             ;
; |vend|regfile:u2|threestate:t2|y[0]       ; |vend|regfile:u2|threestate:t2|y[0]       ; out0             ;
; |vend|regfile:u2|threestate:t2|y[1]       ; |vend|regfile:u2|threestate:t2|y[1]       ; out0             ;
; |vend|regfile:u2|threestate:t0|y[0]       ; |vend|regfile:u2|threestate:t0|y[0]       ; out0             ;
; |vend|regfile:u2|threestate:t0|y[1]       ; |vend|regfile:u2|threestate:t0|y[1]       ; out0             ;
; |vend|regfile:u2|threestate:t0|y[3]       ; |vend|regfile:u2|threestate:t0|y[3]       ; out0             ;
; |vend|regfile:u2|regist:r3|flipflop:ff2|q ; |vend|regfile:u2|regist:r3|flipflop:ff2|q ; regout           ;
; |vend|regfile:u2|regist:r2|flipflop:ff1|q ; |vend|regfile:u2|regist:r2|flipflop:ff1|q ; regout           ;
; |vend|regfile:u2|regist:r0|flipflop:ff3|q ; |vend|regfile:u2|regist:r0|flipflop:ff3|q ; regout           ;
; |vend|regfile:u2|regist:r0|flipflop:ff1|q ; |vend|regfile:u2|regist:r0|flipflop:ff1|q ; regout           ;
; |vend|regfile:u2|decoder3x8:d1|y~0        ; |vend|regfile:u2|decoder3x8:d1|y~0        ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y[0]       ; |vend|regfile:u2|decoder3x8:d1|y[0]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y~2        ; |vend|regfile:u2|decoder3x8:d1|y~2        ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y~3        ; |vend|regfile:u2|decoder3x8:d1|y~3        ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y[1]       ; |vend|regfile:u2|decoder3x8:d1|y[1]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y~5        ; |vend|regfile:u2|decoder3x8:d1|y~5        ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y[2]       ; |vend|regfile:u2|decoder3x8:d1|y[2]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y~7        ; |vend|regfile:u2|decoder3x8:d1|y~7        ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y~8        ; |vend|regfile:u2|decoder3x8:d1|y~8        ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y[3]       ; |vend|regfile:u2|decoder3x8:d1|y[3]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y~0        ; |vend|regfile:u2|decoder3x8:d0|y~0        ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y[0]       ; |vend|regfile:u2|decoder3x8:d0|y[0]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y~2        ; |vend|regfile:u2|decoder3x8:d0|y~2        ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y~3        ; |vend|regfile:u2|decoder3x8:d0|y~3        ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y[1]       ; |vend|regfile:u2|decoder3x8:d0|y[1]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y~5        ; |vend|regfile:u2|decoder3x8:d0|y~5        ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y[2]       ; |vend|regfile:u2|decoder3x8:d0|y[2]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y~7        ; |vend|regfile:u2|decoder3x8:d0|y~7        ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y~8        ; |vend|regfile:u2|decoder3x8:d0|y~8        ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y[3]       ; |vend|regfile:u2|decoder3x8:d0|y[3]       ; out0             ;
+-------------------------------------------+-------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                 ;
+-------------------------------------------+-------------------------------------------+------------------+
; Node Name                                 ; Output Port Name                          ; Output Port Type ;
+-------------------------------------------+-------------------------------------------+------------------+
; |vend|w_data[0]                           ; |vend|w_data[0]                           ; out              ;
; |vend|w_data[3]                           ; |vend|w_data[3]                           ; out              ;
; |vend|w_addr[2]                           ; |vend|w_addr[2]                           ; out              ;
; |vend|w_en                                ; |vend|w_en                                ; out              ;
; |vend|r_addr[2]                           ; |vend|r_addr[2]                           ; out              ;
; |vend|r_en                                ; |vend|r_en                                ; out              ;
; |vend|regfile:u2|mux:m|d~3                ; |vend|regfile:u2|mux:m|d~3                ; out0             ;
; |vend|regfile:u2|mux:m|d~4                ; |vend|regfile:u2|mux:m|d~4                ; out0             ;
; |vend|regfile:u2|mux:m|d~5                ; |vend|regfile:u2|mux:m|d~5                ; out0             ;
; |vend|regfile:u2|mux:m|d~15               ; |vend|regfile:u2|mux:m|d~15               ; out0             ;
; |vend|regfile:u2|mux:m|d~16               ; |vend|regfile:u2|mux:m|d~16               ; out0             ;
; |vend|regfile:u2|mux:m|d~17               ; |vend|regfile:u2|mux:m|d~17               ; out0             ;
; |vend|regfile:u2|mux:m|d~19               ; |vend|regfile:u2|mux:m|d~19               ; out0             ;
; |vend|regfile:u2|mux:m|d~20               ; |vend|regfile:u2|mux:m|d~20               ; out0             ;
; |vend|regfile:u2|mux:m|d~21               ; |vend|regfile:u2|mux:m|d~21               ; out0             ;
; |vend|regfile:u2|mux:m|d~23               ; |vend|regfile:u2|mux:m|d~23               ; out0             ;
; |vend|regfile:u2|mux:m|d~24               ; |vend|regfile:u2|mux:m|d~24               ; out0             ;
; |vend|regfile:u2|mux:m|d~25               ; |vend|regfile:u2|mux:m|d~25               ; out0             ;
; |vend|regfile:u2|mux:m|d~27               ; |vend|regfile:u2|mux:m|d~27               ; out0             ;
; |vend|regfile:u2|mux:m|d~28               ; |vend|regfile:u2|mux:m|d~28               ; out0             ;
; |vend|regfile:u2|mux:m|d~29               ; |vend|regfile:u2|mux:m|d~29               ; out0             ;
; |vend|regfile:u2|mux:m|d~34               ; |vend|regfile:u2|mux:m|d~34               ; out0             ;
; |vend|regfile:u2|mux:m|d~35               ; |vend|regfile:u2|mux:m|d~35               ; out0             ;
; |vend|regfile:u2|mux:m|d~36               ; |vend|regfile:u2|mux:m|d~36               ; out0             ;
; |vend|regfile:u2|mux:m|d~46               ; |vend|regfile:u2|mux:m|d~46               ; out0             ;
; |vend|regfile:u2|mux:m|d~47               ; |vend|regfile:u2|mux:m|d~47               ; out0             ;
; |vend|regfile:u2|mux:m|d~48               ; |vend|regfile:u2|mux:m|d~48               ; out0             ;
; |vend|regfile:u2|mux:m|d~50               ; |vend|regfile:u2|mux:m|d~50               ; out0             ;
; |vend|regfile:u2|mux:m|d~51               ; |vend|regfile:u2|mux:m|d~51               ; out0             ;
; |vend|regfile:u2|mux:m|d~52               ; |vend|regfile:u2|mux:m|d~52               ; out0             ;
; |vend|regfile:u2|mux:m|d~54               ; |vend|regfile:u2|mux:m|d~54               ; out0             ;
; |vend|regfile:u2|mux:m|d~55               ; |vend|regfile:u2|mux:m|d~55               ; out0             ;
; |vend|regfile:u2|mux:m|d~56               ; |vend|regfile:u2|mux:m|d~56               ; out0             ;
; |vend|regfile:u2|mux:m|d~58               ; |vend|regfile:u2|mux:m|d~58               ; out0             ;
; |vend|regfile:u2|mux:m|d~59               ; |vend|regfile:u2|mux:m|d~59               ; out0             ;
; |vend|regfile:u2|mux:m|d~60               ; |vend|regfile:u2|mux:m|d~60               ; out0             ;
; |vend|regfile:u2|mux:m|d~62               ; |vend|regfile:u2|mux:m|d~62               ; out0             ;
; |vend|regfile:u2|mux:m|d~63               ; |vend|regfile:u2|mux:m|d~63               ; out0             ;
; |vend|regfile:u2|mux:m|d~64               ; |vend|regfile:u2|mux:m|d~64               ; out0             ;
; |vend|regfile:u2|mux:m|d~65               ; |vend|regfile:u2|mux:m|d~65               ; out0             ;
; |vend|regfile:u2|mux:m|d~66               ; |vend|regfile:u2|mux:m|d~66               ; out0             ;
; |vend|regfile:u2|mux:m|d~67               ; |vend|regfile:u2|mux:m|d~67               ; out0             ;
; |vend|regfile:u2|mux:m|d~68               ; |vend|regfile:u2|mux:m|d~68               ; out0             ;
; |vend|regfile:u2|mux:m|d~69               ; |vend|regfile:u2|mux:m|d~69               ; out0             ;
; |vend|regfile:u2|mux:m|d~70               ; |vend|regfile:u2|mux:m|d~70               ; out0             ;
; |vend|regfile:u2|mux:m|d~71               ; |vend|regfile:u2|mux:m|d~71               ; out0             ;
; |vend|regfile:u2|mux:m|d~72               ; |vend|regfile:u2|mux:m|d~72               ; out0             ;
; |vend|regfile:u2|mux:m|d~77               ; |vend|regfile:u2|mux:m|d~77               ; out0             ;
; |vend|regfile:u2|mux:m|d~78               ; |vend|regfile:u2|mux:m|d~78               ; out0             ;
; |vend|regfile:u2|mux:m|d~79               ; |vend|regfile:u2|mux:m|d~79               ; out0             ;
; |vend|regfile:u2|mux:m|d~81               ; |vend|regfile:u2|mux:m|d~81               ; out0             ;
; |vend|regfile:u2|mux:m|d~82               ; |vend|regfile:u2|mux:m|d~82               ; out0             ;
; |vend|regfile:u2|mux:m|d~83               ; |vend|regfile:u2|mux:m|d~83               ; out0             ;
; |vend|regfile:u2|mux:m|d~85               ; |vend|regfile:u2|mux:m|d~85               ; out0             ;
; |vend|regfile:u2|mux:m|d~86               ; |vend|regfile:u2|mux:m|d~86               ; out0             ;
; |vend|regfile:u2|mux:m|d~87               ; |vend|regfile:u2|mux:m|d~87               ; out0             ;
; |vend|regfile:u2|mux:m|d~89               ; |vend|regfile:u2|mux:m|d~89               ; out0             ;
; |vend|regfile:u2|mux:m|d~90               ; |vend|regfile:u2|mux:m|d~90               ; out0             ;
; |vend|regfile:u2|mux:m|d~91               ; |vend|regfile:u2|mux:m|d~91               ; out0             ;
; |vend|regfile:u2|mux:m|d~96               ; |vend|regfile:u2|mux:m|d~96               ; out0             ;
; |vend|regfile:u2|mux:m|d~97               ; |vend|regfile:u2|mux:m|d~97               ; out0             ;
; |vend|regfile:u2|mux:m|d~98               ; |vend|regfile:u2|mux:m|d~98               ; out0             ;
; |vend|regfile:u2|mux:m|d~100              ; |vend|regfile:u2|mux:m|d~100              ; out0             ;
; |vend|regfile:u2|mux:m|d~101              ; |vend|regfile:u2|mux:m|d~101              ; out0             ;
; |vend|regfile:u2|mux:m|d~102              ; |vend|regfile:u2|mux:m|d~102              ; out0             ;
; |vend|regfile:u2|mux:m|d~104              ; |vend|regfile:u2|mux:m|d~104              ; out0             ;
; |vend|regfile:u2|mux:m|d~105              ; |vend|regfile:u2|mux:m|d~105              ; out0             ;
; |vend|regfile:u2|mux:m|d~106              ; |vend|regfile:u2|mux:m|d~106              ; out0             ;
; |vend|regfile:u2|mux:m|d~108              ; |vend|regfile:u2|mux:m|d~108              ; out0             ;
; |vend|regfile:u2|mux:m|d~109              ; |vend|regfile:u2|mux:m|d~109              ; out0             ;
; |vend|regfile:u2|mux:m|d~110              ; |vend|regfile:u2|mux:m|d~110              ; out0             ;
; |vend|regfile:u2|mux:m|d~112              ; |vend|regfile:u2|mux:m|d~112              ; out0             ;
; |vend|regfile:u2|mux:m|d~113              ; |vend|regfile:u2|mux:m|d~113              ; out0             ;
; |vend|regfile:u2|mux:m|d~114              ; |vend|regfile:u2|mux:m|d~114              ; out0             ;
; |vend|regfile:u2|mux:m|d~116              ; |vend|regfile:u2|mux:m|d~116              ; out0             ;
; |vend|regfile:u2|mux:m|d~117              ; |vend|regfile:u2|mux:m|d~117              ; out0             ;
; |vend|regfile:u2|mux:m|d~118              ; |vend|regfile:u2|mux:m|d~118              ; out0             ;
; |vend|regfile:u2|mux:m|d~120              ; |vend|regfile:u2|mux:m|d~120              ; out0             ;
; |vend|regfile:u2|mux:m|d~121              ; |vend|regfile:u2|mux:m|d~121              ; out0             ;
; |vend|regfile:u2|mux:m|d~122              ; |vend|regfile:u2|mux:m|d~122              ; out0             ;
; |vend|regfile:u2|threestate:t7|y[0]       ; |vend|regfile:u2|threestate:t7|y[0]       ; out0             ;
; |vend|regfile:u2|threestate:t7|y[1]       ; |vend|regfile:u2|threestate:t7|y[1]       ; out0             ;
; |vend|regfile:u2|threestate:t7|y[2]       ; |vend|regfile:u2|threestate:t7|y[2]       ; out0             ;
; |vend|regfile:u2|threestate:t7|y[3]       ; |vend|regfile:u2|threestate:t7|y[3]       ; out0             ;
; |vend|regfile:u2|threestate:t6|y[0]       ; |vend|regfile:u2|threestate:t6|y[0]       ; out0             ;
; |vend|regfile:u2|threestate:t6|y[1]       ; |vend|regfile:u2|threestate:t6|y[1]       ; out0             ;
; |vend|regfile:u2|threestate:t6|y[2]       ; |vend|regfile:u2|threestate:t6|y[2]       ; out0             ;
; |vend|regfile:u2|threestate:t6|y[3]       ; |vend|regfile:u2|threestate:t6|y[3]       ; out0             ;
; |vend|regfile:u2|threestate:t5|y[0]       ; |vend|regfile:u2|threestate:t5|y[0]       ; out0             ;
; |vend|regfile:u2|threestate:t5|y[1]       ; |vend|regfile:u2|threestate:t5|y[1]       ; out0             ;
; |vend|regfile:u2|threestate:t5|y[2]       ; |vend|regfile:u2|threestate:t5|y[2]       ; out0             ;
; |vend|regfile:u2|threestate:t5|y[3]       ; |vend|regfile:u2|threestate:t5|y[3]       ; out0             ;
; |vend|regfile:u2|threestate:t4|y[0]       ; |vend|regfile:u2|threestate:t4|y[0]       ; out0             ;
; |vend|regfile:u2|threestate:t4|y[1]       ; |vend|regfile:u2|threestate:t4|y[1]       ; out0             ;
; |vend|regfile:u2|threestate:t4|y[2]       ; |vend|regfile:u2|threestate:t4|y[2]       ; out0             ;
; |vend|regfile:u2|threestate:t4|y[3]       ; |vend|regfile:u2|threestate:t4|y[3]       ; out0             ;
; |vend|regfile:u2|threestate:t3|y[3]       ; |vend|regfile:u2|threestate:t3|y[3]       ; out0             ;
; |vend|regfile:u2|threestate:t2|y[2]       ; |vend|regfile:u2|threestate:t2|y[2]       ; out0             ;
; |vend|regfile:u2|threestate:t2|y[3]       ; |vend|regfile:u2|threestate:t2|y[3]       ; out0             ;
; |vend|regfile:u2|threestate:t1|y[0]       ; |vend|regfile:u2|threestate:t1|y[0]       ; out0             ;
; |vend|regfile:u2|threestate:t1|y[1]       ; |vend|regfile:u2|threestate:t1|y[1]       ; out0             ;
; |vend|regfile:u2|threestate:t1|y[2]       ; |vend|regfile:u2|threestate:t1|y[2]       ; out0             ;
; |vend|regfile:u2|threestate:t1|y[3]       ; |vend|regfile:u2|threestate:t1|y[3]       ; out0             ;
; |vend|regfile:u2|threestate:t0|y[2]       ; |vend|regfile:u2|threestate:t0|y[2]       ; out0             ;
; |vend|regfile:u2|regist:r7|flipflop:ff3|q ; |vend|regfile:u2|regist:r7|flipflop:ff3|q ; regout           ;
; |vend|regfile:u2|regist:r7|flipflop:ff2|q ; |vend|regfile:u2|regist:r7|flipflop:ff2|q ; regout           ;
; |vend|regfile:u2|regist:r7|flipflop:ff1|q ; |vend|regfile:u2|regist:r7|flipflop:ff1|q ; regout           ;
; |vend|regfile:u2|regist:r7|flipflop:ff0|q ; |vend|regfile:u2|regist:r7|flipflop:ff0|q ; regout           ;
; |vend|regfile:u2|regist:r6|flipflop:ff3|q ; |vend|regfile:u2|regist:r6|flipflop:ff3|q ; regout           ;
; |vend|regfile:u2|regist:r6|flipflop:ff2|q ; |vend|regfile:u2|regist:r6|flipflop:ff2|q ; regout           ;
; |vend|regfile:u2|regist:r6|flipflop:ff1|q ; |vend|regfile:u2|regist:r6|flipflop:ff1|q ; regout           ;
; |vend|regfile:u2|regist:r6|flipflop:ff0|q ; |vend|regfile:u2|regist:r6|flipflop:ff0|q ; regout           ;
; |vend|regfile:u2|regist:r5|flipflop:ff3|q ; |vend|regfile:u2|regist:r5|flipflop:ff3|q ; regout           ;
; |vend|regfile:u2|regist:r5|flipflop:ff2|q ; |vend|regfile:u2|regist:r5|flipflop:ff2|q ; regout           ;
; |vend|regfile:u2|regist:r5|flipflop:ff1|q ; |vend|regfile:u2|regist:r5|flipflop:ff1|q ; regout           ;
; |vend|regfile:u2|regist:r5|flipflop:ff0|q ; |vend|regfile:u2|regist:r5|flipflop:ff0|q ; regout           ;
; |vend|regfile:u2|regist:r4|flipflop:ff3|q ; |vend|regfile:u2|regist:r4|flipflop:ff3|q ; regout           ;
; |vend|regfile:u2|regist:r4|flipflop:ff2|q ; |vend|regfile:u2|regist:r4|flipflop:ff2|q ; regout           ;
; |vend|regfile:u2|regist:r4|flipflop:ff1|q ; |vend|regfile:u2|regist:r4|flipflop:ff1|q ; regout           ;
; |vend|regfile:u2|regist:r4|flipflop:ff0|q ; |vend|regfile:u2|regist:r4|flipflop:ff0|q ; regout           ;
; |vend|regfile:u2|regist:r3|flipflop:ff3|q ; |vend|regfile:u2|regist:r3|flipflop:ff3|q ; regout           ;
; |vend|regfile:u2|regist:r2|flipflop:ff3|q ; |vend|regfile:u2|regist:r2|flipflop:ff3|q ; regout           ;
; |vend|regfile:u2|regist:r2|flipflop:ff2|q ; |vend|regfile:u2|regist:r2|flipflop:ff2|q ; regout           ;
; |vend|regfile:u2|regist:r1|flipflop:ff3|q ; |vend|regfile:u2|regist:r1|flipflop:ff3|q ; regout           ;
; |vend|regfile:u2|regist:r1|flipflop:ff2|q ; |vend|regfile:u2|regist:r1|flipflop:ff2|q ; regout           ;
; |vend|regfile:u2|regist:r1|flipflop:ff1|q ; |vend|regfile:u2|regist:r1|flipflop:ff1|q ; regout           ;
; |vend|regfile:u2|regist:r1|flipflop:ff0|q ; |vend|regfile:u2|regist:r1|flipflop:ff0|q ; regout           ;
; |vend|regfile:u2|regist:r0|flipflop:ff2|q ; |vend|regfile:u2|regist:r0|flipflop:ff2|q ; regout           ;
; |vend|regfile:u2|decoder3x8:d1|y~10       ; |vend|regfile:u2|decoder3x8:d1|y~10       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y[4]       ; |vend|regfile:u2|decoder3x8:d1|y[4]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y~12       ; |vend|regfile:u2|decoder3x8:d1|y~12       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y~13       ; |vend|regfile:u2|decoder3x8:d1|y~13       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y[5]       ; |vend|regfile:u2|decoder3x8:d1|y[5]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y~15       ; |vend|regfile:u2|decoder3x8:d1|y~15       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y[6]       ; |vend|regfile:u2|decoder3x8:d1|y[6]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y~17       ; |vend|regfile:u2|decoder3x8:d1|y~17       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y~18       ; |vend|regfile:u2|decoder3x8:d1|y~18       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y[7]       ; |vend|regfile:u2|decoder3x8:d1|y[7]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y~10       ; |vend|regfile:u2|decoder3x8:d0|y~10       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y[4]       ; |vend|regfile:u2|decoder3x8:d0|y[4]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y~12       ; |vend|regfile:u2|decoder3x8:d0|y~12       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y~13       ; |vend|regfile:u2|decoder3x8:d0|y~13       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y[5]       ; |vend|regfile:u2|decoder3x8:d0|y[5]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y~15       ; |vend|regfile:u2|decoder3x8:d0|y~15       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y[6]       ; |vend|regfile:u2|decoder3x8:d0|y[6]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y~17       ; |vend|regfile:u2|decoder3x8:d0|y~17       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y~18       ; |vend|regfile:u2|decoder3x8:d0|y~18       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y[7]       ; |vend|regfile:u2|decoder3x8:d0|y[7]       ; out0             ;
+-------------------------------------------+-------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                 ;
+-------------------------------------------+-------------------------------------------+------------------+
; Node Name                                 ; Output Port Name                          ; Output Port Type ;
+-------------------------------------------+-------------------------------------------+------------------+
; |vend|w_data[0]                           ; |vend|w_data[0]                           ; out              ;
; |vend|w_addr[2]                           ; |vend|w_addr[2]                           ; out              ;
; |vend|w_en                                ; |vend|w_en                                ; out              ;
; |vend|r_addr[2]                           ; |vend|r_addr[2]                           ; out              ;
; |vend|r_en                                ; |vend|r_en                                ; out              ;
; |vend|regfile:u2|mux:m|d~3                ; |vend|regfile:u2|mux:m|d~3                ; out0             ;
; |vend|regfile:u2|mux:m|d~4                ; |vend|regfile:u2|mux:m|d~4                ; out0             ;
; |vend|regfile:u2|mux:m|d~5                ; |vend|regfile:u2|mux:m|d~5                ; out0             ;
; |vend|regfile:u2|mux:m|d~15               ; |vend|regfile:u2|mux:m|d~15               ; out0             ;
; |vend|regfile:u2|mux:m|d~16               ; |vend|regfile:u2|mux:m|d~16               ; out0             ;
; |vend|regfile:u2|mux:m|d~17               ; |vend|regfile:u2|mux:m|d~17               ; out0             ;
; |vend|regfile:u2|mux:m|d~19               ; |vend|regfile:u2|mux:m|d~19               ; out0             ;
; |vend|regfile:u2|mux:m|d~20               ; |vend|regfile:u2|mux:m|d~20               ; out0             ;
; |vend|regfile:u2|mux:m|d~21               ; |vend|regfile:u2|mux:m|d~21               ; out0             ;
; |vend|regfile:u2|mux:m|d~23               ; |vend|regfile:u2|mux:m|d~23               ; out0             ;
; |vend|regfile:u2|mux:m|d~24               ; |vend|regfile:u2|mux:m|d~24               ; out0             ;
; |vend|regfile:u2|mux:m|d~25               ; |vend|regfile:u2|mux:m|d~25               ; out0             ;
; |vend|regfile:u2|mux:m|d~27               ; |vend|regfile:u2|mux:m|d~27               ; out0             ;
; |vend|regfile:u2|mux:m|d~28               ; |vend|regfile:u2|mux:m|d~28               ; out0             ;
; |vend|regfile:u2|mux:m|d~29               ; |vend|regfile:u2|mux:m|d~29               ; out0             ;
; |vend|regfile:u2|mux:m|d~34               ; |vend|regfile:u2|mux:m|d~34               ; out0             ;
; |vend|regfile:u2|mux:m|d~35               ; |vend|regfile:u2|mux:m|d~35               ; out0             ;
; |vend|regfile:u2|mux:m|d~36               ; |vend|regfile:u2|mux:m|d~36               ; out0             ;
; |vend|regfile:u2|mux:m|d~46               ; |vend|regfile:u2|mux:m|d~46               ; out0             ;
; |vend|regfile:u2|mux:m|d~47               ; |vend|regfile:u2|mux:m|d~47               ; out0             ;
; |vend|regfile:u2|mux:m|d~48               ; |vend|regfile:u2|mux:m|d~48               ; out0             ;
; |vend|regfile:u2|mux:m|d~50               ; |vend|regfile:u2|mux:m|d~50               ; out0             ;
; |vend|regfile:u2|mux:m|d~51               ; |vend|regfile:u2|mux:m|d~51               ; out0             ;
; |vend|regfile:u2|mux:m|d~52               ; |vend|regfile:u2|mux:m|d~52               ; out0             ;
; |vend|regfile:u2|mux:m|d~54               ; |vend|regfile:u2|mux:m|d~54               ; out0             ;
; |vend|regfile:u2|mux:m|d~55               ; |vend|regfile:u2|mux:m|d~55               ; out0             ;
; |vend|regfile:u2|mux:m|d~56               ; |vend|regfile:u2|mux:m|d~56               ; out0             ;
; |vend|regfile:u2|mux:m|d~58               ; |vend|regfile:u2|mux:m|d~58               ; out0             ;
; |vend|regfile:u2|mux:m|d~59               ; |vend|regfile:u2|mux:m|d~59               ; out0             ;
; |vend|regfile:u2|mux:m|d~60               ; |vend|regfile:u2|mux:m|d~60               ; out0             ;
; |vend|regfile:u2|mux:m|d~62               ; |vend|regfile:u2|mux:m|d~62               ; out0             ;
; |vend|regfile:u2|mux:m|d~63               ; |vend|regfile:u2|mux:m|d~63               ; out0             ;
; |vend|regfile:u2|mux:m|d~64               ; |vend|regfile:u2|mux:m|d~64               ; out0             ;
; |vend|regfile:u2|mux:m|d~65               ; |vend|regfile:u2|mux:m|d~65               ; out0             ;
; |vend|regfile:u2|mux:m|d~66               ; |vend|regfile:u2|mux:m|d~66               ; out0             ;
; |vend|regfile:u2|mux:m|d~67               ; |vend|regfile:u2|mux:m|d~67               ; out0             ;
; |vend|regfile:u2|mux:m|d~68               ; |vend|regfile:u2|mux:m|d~68               ; out0             ;
; |vend|regfile:u2|mux:m|d~69               ; |vend|regfile:u2|mux:m|d~69               ; out0             ;
; |vend|regfile:u2|mux:m|d~70               ; |vend|regfile:u2|mux:m|d~70               ; out0             ;
; |vend|regfile:u2|mux:m|d~71               ; |vend|regfile:u2|mux:m|d~71               ; out0             ;
; |vend|regfile:u2|mux:m|d~72               ; |vend|regfile:u2|mux:m|d~72               ; out0             ;
; |vend|regfile:u2|mux:m|d~77               ; |vend|regfile:u2|mux:m|d~77               ; out0             ;
; |vend|regfile:u2|mux:m|d~78               ; |vend|regfile:u2|mux:m|d~78               ; out0             ;
; |vend|regfile:u2|mux:m|d~79               ; |vend|regfile:u2|mux:m|d~79               ; out0             ;
; |vend|regfile:u2|mux:m|d~81               ; |vend|regfile:u2|mux:m|d~81               ; out0             ;
; |vend|regfile:u2|mux:m|d~82               ; |vend|regfile:u2|mux:m|d~82               ; out0             ;
; |vend|regfile:u2|mux:m|d~83               ; |vend|regfile:u2|mux:m|d~83               ; out0             ;
; |vend|regfile:u2|mux:m|d~85               ; |vend|regfile:u2|mux:m|d~85               ; out0             ;
; |vend|regfile:u2|mux:m|d~86               ; |vend|regfile:u2|mux:m|d~86               ; out0             ;
; |vend|regfile:u2|mux:m|d~87               ; |vend|regfile:u2|mux:m|d~87               ; out0             ;
; |vend|regfile:u2|mux:m|d~89               ; |vend|regfile:u2|mux:m|d~89               ; out0             ;
; |vend|regfile:u2|mux:m|d~90               ; |vend|regfile:u2|mux:m|d~90               ; out0             ;
; |vend|regfile:u2|mux:m|d~91               ; |vend|regfile:u2|mux:m|d~91               ; out0             ;
; |vend|regfile:u2|mux:m|d~96               ; |vend|regfile:u2|mux:m|d~96               ; out0             ;
; |vend|regfile:u2|mux:m|d~97               ; |vend|regfile:u2|mux:m|d~97               ; out0             ;
; |vend|regfile:u2|mux:m|d~98               ; |vend|regfile:u2|mux:m|d~98               ; out0             ;
; |vend|regfile:u2|mux:m|d~100              ; |vend|regfile:u2|mux:m|d~100              ; out0             ;
; |vend|regfile:u2|mux:m|d~101              ; |vend|regfile:u2|mux:m|d~101              ; out0             ;
; |vend|regfile:u2|mux:m|d~102              ; |vend|regfile:u2|mux:m|d~102              ; out0             ;
; |vend|regfile:u2|mux:m|d~104              ; |vend|regfile:u2|mux:m|d~104              ; out0             ;
; |vend|regfile:u2|mux:m|d~105              ; |vend|regfile:u2|mux:m|d~105              ; out0             ;
; |vend|regfile:u2|mux:m|d~106              ; |vend|regfile:u2|mux:m|d~106              ; out0             ;
; |vend|regfile:u2|mux:m|d~108              ; |vend|regfile:u2|mux:m|d~108              ; out0             ;
; |vend|regfile:u2|mux:m|d~109              ; |vend|regfile:u2|mux:m|d~109              ; out0             ;
; |vend|regfile:u2|mux:m|d~110              ; |vend|regfile:u2|mux:m|d~110              ; out0             ;
; |vend|regfile:u2|mux:m|d~112              ; |vend|regfile:u2|mux:m|d~112              ; out0             ;
; |vend|regfile:u2|mux:m|d~113              ; |vend|regfile:u2|mux:m|d~113              ; out0             ;
; |vend|regfile:u2|mux:m|d~114              ; |vend|regfile:u2|mux:m|d~114              ; out0             ;
; |vend|regfile:u2|mux:m|d~116              ; |vend|regfile:u2|mux:m|d~116              ; out0             ;
; |vend|regfile:u2|mux:m|d~117              ; |vend|regfile:u2|mux:m|d~117              ; out0             ;
; |vend|regfile:u2|mux:m|d~118              ; |vend|regfile:u2|mux:m|d~118              ; out0             ;
; |vend|regfile:u2|mux:m|d~120              ; |vend|regfile:u2|mux:m|d~120              ; out0             ;
; |vend|regfile:u2|mux:m|d~121              ; |vend|regfile:u2|mux:m|d~121              ; out0             ;
; |vend|regfile:u2|mux:m|d~122              ; |vend|regfile:u2|mux:m|d~122              ; out0             ;
; |vend|regfile:u2|threestate:t7|y[0]       ; |vend|regfile:u2|threestate:t7|y[0]       ; out0             ;
; |vend|regfile:u2|threestate:t7|y[1]       ; |vend|regfile:u2|threestate:t7|y[1]       ; out0             ;
; |vend|regfile:u2|threestate:t7|y[2]       ; |vend|regfile:u2|threestate:t7|y[2]       ; out0             ;
; |vend|regfile:u2|threestate:t7|y[3]       ; |vend|regfile:u2|threestate:t7|y[3]       ; out0             ;
; |vend|regfile:u2|threestate:t6|y[0]       ; |vend|regfile:u2|threestate:t6|y[0]       ; out0             ;
; |vend|regfile:u2|threestate:t6|y[1]       ; |vend|regfile:u2|threestate:t6|y[1]       ; out0             ;
; |vend|regfile:u2|threestate:t6|y[2]       ; |vend|regfile:u2|threestate:t6|y[2]       ; out0             ;
; |vend|regfile:u2|threestate:t6|y[3]       ; |vend|regfile:u2|threestate:t6|y[3]       ; out0             ;
; |vend|regfile:u2|threestate:t5|y[0]       ; |vend|regfile:u2|threestate:t5|y[0]       ; out0             ;
; |vend|regfile:u2|threestate:t5|y[1]       ; |vend|regfile:u2|threestate:t5|y[1]       ; out0             ;
; |vend|regfile:u2|threestate:t5|y[2]       ; |vend|regfile:u2|threestate:t5|y[2]       ; out0             ;
; |vend|regfile:u2|threestate:t5|y[3]       ; |vend|regfile:u2|threestate:t5|y[3]       ; out0             ;
; |vend|regfile:u2|threestate:t4|y[0]       ; |vend|regfile:u2|threestate:t4|y[0]       ; out0             ;
; |vend|regfile:u2|threestate:t4|y[1]       ; |vend|regfile:u2|threestate:t4|y[1]       ; out0             ;
; |vend|regfile:u2|threestate:t4|y[2]       ; |vend|regfile:u2|threestate:t4|y[2]       ; out0             ;
; |vend|regfile:u2|threestate:t4|y[3]       ; |vend|regfile:u2|threestate:t4|y[3]       ; out0             ;
; |vend|regfile:u2|threestate:t3|y[3]       ; |vend|regfile:u2|threestate:t3|y[3]       ; out0             ;
; |vend|regfile:u2|threestate:t2|y[2]       ; |vend|regfile:u2|threestate:t2|y[2]       ; out0             ;
; |vend|regfile:u2|threestate:t2|y[3]       ; |vend|regfile:u2|threestate:t2|y[3]       ; out0             ;
; |vend|regfile:u2|threestate:t1|y[0]       ; |vend|regfile:u2|threestate:t1|y[0]       ; out0             ;
; |vend|regfile:u2|threestate:t1|y[1]       ; |vend|regfile:u2|threestate:t1|y[1]       ; out0             ;
; |vend|regfile:u2|threestate:t1|y[2]       ; |vend|regfile:u2|threestate:t1|y[2]       ; out0             ;
; |vend|regfile:u2|threestate:t1|y[3]       ; |vend|regfile:u2|threestate:t1|y[3]       ; out0             ;
; |vend|regfile:u2|threestate:t0|y[2]       ; |vend|regfile:u2|threestate:t0|y[2]       ; out0             ;
; |vend|regfile:u2|regist:r7|flipflop:ff3|q ; |vend|regfile:u2|regist:r7|flipflop:ff3|q ; regout           ;
; |vend|regfile:u2|regist:r7|flipflop:ff2|q ; |vend|regfile:u2|regist:r7|flipflop:ff2|q ; regout           ;
; |vend|regfile:u2|regist:r7|flipflop:ff1|q ; |vend|regfile:u2|regist:r7|flipflop:ff1|q ; regout           ;
; |vend|regfile:u2|regist:r7|flipflop:ff0|q ; |vend|regfile:u2|regist:r7|flipflop:ff0|q ; regout           ;
; |vend|regfile:u2|regist:r6|flipflop:ff3|q ; |vend|regfile:u2|regist:r6|flipflop:ff3|q ; regout           ;
; |vend|regfile:u2|regist:r6|flipflop:ff2|q ; |vend|regfile:u2|regist:r6|flipflop:ff2|q ; regout           ;
; |vend|regfile:u2|regist:r6|flipflop:ff1|q ; |vend|regfile:u2|regist:r6|flipflop:ff1|q ; regout           ;
; |vend|regfile:u2|regist:r6|flipflop:ff0|q ; |vend|regfile:u2|regist:r6|flipflop:ff0|q ; regout           ;
; |vend|regfile:u2|regist:r5|flipflop:ff3|q ; |vend|regfile:u2|regist:r5|flipflop:ff3|q ; regout           ;
; |vend|regfile:u2|regist:r5|flipflop:ff2|q ; |vend|regfile:u2|regist:r5|flipflop:ff2|q ; regout           ;
; |vend|regfile:u2|regist:r5|flipflop:ff1|q ; |vend|regfile:u2|regist:r5|flipflop:ff1|q ; regout           ;
; |vend|regfile:u2|regist:r5|flipflop:ff0|q ; |vend|regfile:u2|regist:r5|flipflop:ff0|q ; regout           ;
; |vend|regfile:u2|regist:r4|flipflop:ff3|q ; |vend|regfile:u2|regist:r4|flipflop:ff3|q ; regout           ;
; |vend|regfile:u2|regist:r4|flipflop:ff2|q ; |vend|regfile:u2|regist:r4|flipflop:ff2|q ; regout           ;
; |vend|regfile:u2|regist:r4|flipflop:ff1|q ; |vend|regfile:u2|regist:r4|flipflop:ff1|q ; regout           ;
; |vend|regfile:u2|regist:r4|flipflop:ff0|q ; |vend|regfile:u2|regist:r4|flipflop:ff0|q ; regout           ;
; |vend|regfile:u2|regist:r3|flipflop:ff3|q ; |vend|regfile:u2|regist:r3|flipflop:ff3|q ; regout           ;
; |vend|regfile:u2|regist:r3|flipflop:ff1|q ; |vend|regfile:u2|regist:r3|flipflop:ff1|q ; regout           ;
; |vend|regfile:u2|regist:r3|flipflop:ff0|q ; |vend|regfile:u2|regist:r3|flipflop:ff0|q ; regout           ;
; |vend|regfile:u2|regist:r2|flipflop:ff3|q ; |vend|regfile:u2|regist:r2|flipflop:ff3|q ; regout           ;
; |vend|regfile:u2|regist:r2|flipflop:ff2|q ; |vend|regfile:u2|regist:r2|flipflop:ff2|q ; regout           ;
; |vend|regfile:u2|regist:r2|flipflop:ff0|q ; |vend|regfile:u2|regist:r2|flipflop:ff0|q ; regout           ;
; |vend|regfile:u2|regist:r1|flipflop:ff3|q ; |vend|regfile:u2|regist:r1|flipflop:ff3|q ; regout           ;
; |vend|regfile:u2|regist:r1|flipflop:ff2|q ; |vend|regfile:u2|regist:r1|flipflop:ff2|q ; regout           ;
; |vend|regfile:u2|regist:r1|flipflop:ff1|q ; |vend|regfile:u2|regist:r1|flipflop:ff1|q ; regout           ;
; |vend|regfile:u2|regist:r1|flipflop:ff0|q ; |vend|regfile:u2|regist:r1|flipflop:ff0|q ; regout           ;
; |vend|regfile:u2|regist:r0|flipflop:ff2|q ; |vend|regfile:u2|regist:r0|flipflop:ff2|q ; regout           ;
; |vend|regfile:u2|regist:r0|flipflop:ff0|q ; |vend|regfile:u2|regist:r0|flipflop:ff0|q ; regout           ;
; |vend|regfile:u2|decoder3x8:d1|y~10       ; |vend|regfile:u2|decoder3x8:d1|y~10       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y[4]       ; |vend|regfile:u2|decoder3x8:d1|y[4]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y~12       ; |vend|regfile:u2|decoder3x8:d1|y~12       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y~13       ; |vend|regfile:u2|decoder3x8:d1|y~13       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y[5]       ; |vend|regfile:u2|decoder3x8:d1|y[5]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y~15       ; |vend|regfile:u2|decoder3x8:d1|y~15       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y[6]       ; |vend|regfile:u2|decoder3x8:d1|y[6]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y~17       ; |vend|regfile:u2|decoder3x8:d1|y~17       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y~18       ; |vend|regfile:u2|decoder3x8:d1|y~18       ; out0             ;
; |vend|regfile:u2|decoder3x8:d1|y[7]       ; |vend|regfile:u2|decoder3x8:d1|y[7]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y~10       ; |vend|regfile:u2|decoder3x8:d0|y~10       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y[4]       ; |vend|regfile:u2|decoder3x8:d0|y[4]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y~12       ; |vend|regfile:u2|decoder3x8:d0|y~12       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y~13       ; |vend|regfile:u2|decoder3x8:d0|y~13       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y[5]       ; |vend|regfile:u2|decoder3x8:d0|y[5]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y~15       ; |vend|regfile:u2|decoder3x8:d0|y~15       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y[6]       ; |vend|regfile:u2|decoder3x8:d0|y[6]       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y~17       ; |vend|regfile:u2|decoder3x8:d0|y~17       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y~18       ; |vend|regfile:u2|decoder3x8:d0|y~18       ; out0             ;
; |vend|regfile:u2|decoder3x8:d0|y[7]       ; |vend|regfile:u2|decoder3x8:d0|y[7]       ; out0             ;
+-------------------------------------------+-------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jul 23 15:35:54 2024
Info: Command: quartus_sim --simulation_results_format=VWF vend -c vend
Info (324025): Using vector source file "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/Waveform1.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      37.96 %
Info (328052): Number of transitions in simulation is 477
Info (324045): Vector file vend.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 633 megabytes
    Info: Processing ended: Tue Jul 23 15:35:54 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


