vhdl xil_defaultlib  \
"../../../bd/design_1/ipshared/5aba/src/char8x12_lookup_table.vhd" \
"../../../bd/design_1/ipshared/5aba/src/scancode2ascii.vhd" \
"../../../bd/design_1/ipshared/5aba/hdl/videomemlab_master_v1_0_M00_AXI.vhd" \
"../../../bd/design_1/ipshared/5aba/hdl/videomemlab_master_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_videomemlab_master_0_0/sim/design_1_videomemlab_master_0_0.vhd" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.vhdl" \
"../../../bd/design_1/ipshared/6c7a/src/debounce.vhd" \
"../../../bd/design_1/ipshared/6c7a/hdl/keyboard_subordinate_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/6c7a/src/ps2_keyboard.vhd" \
"../../../bd/design_1/ipshared/6c7a/hdl/keyboard_subordinate_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_keyboard_subordinate_0_0/sim/design_1_keyboard_subordinate_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl" \
"../../../bd/design_1/ipshared/9d46/src/bram.vhd" \
"../../../bd/design_1/ipshared/9d46/src/list_ch12_01_vga_sync.vhd" \
"../../../bd/design_1/ipshared/9d46/hdl/vga_bram_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/9d46/hdl/vga_bram_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_vga_bram_0_0/sim/design_1_vga_bram_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_0_50M_0/sim/design_1_rst_clk_wiz_0_50M_0.vhd" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.vhd" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.vhd" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
