# sample_ethmac_repo
This is a temporary repository for creating a UVM testbench environment to verify the RTL Design of an Open Cores design of a 10/100 Mbps  Ethernet MAC Controller module.
