{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 04 15:06:46 2014 " "Info: Processing started: Tue Mar 04 15:06:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_d -c vga_d " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_d -c vga_d" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_d.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_d " "Info: Found entity 1: vga_d" {  } { { "vga_d.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/vga_d.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A VGA_display.v(22) " "Info (10281): Verilog HDL Declaration information at VGA_display.v(22): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_display " "Info: Found entity 1: VGA_display" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sm " "Info: Found entity 1: VGA_sm" {  } { { "VGA_sm.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_sm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_d " "Info: Elaborating entity \"vga_d\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_sm VGA_sm:sm " "Info: Elaborating entity \"VGA_sm\" for hierarchy \"VGA_sm:sm\"" {  } { { "vga_d.v" "sm" { Text "F:/Electronic_Course_Design/zhuangqiu/vga_d.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_sm.v(48) " "Warning (10230): Verilog HDL assignment warning at VGA_sm.v(48): truncated value with size 32 to match size of target (10)" {  } { { "VGA_sm.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_sm.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_sm.v(49) " "Warning (10230): Verilog HDL assignment warning at VGA_sm.v(49): truncated value with size 32 to match size of target (10)" {  } { { "VGA_sm.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_sm.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_display VGA_display:dis " "Info: Elaborating entity \"VGA_display\" for hierarchy \"VGA_display:dis\"" {  } { { "vga_d.v" "dis" { Text "F:/Electronic_Course_Design/zhuangqiu/vga_d.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(34) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(34): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_display.v(42) " "Warning (10270): Verilog HDL Case Statement warning at VGA_display.v(42): incomplete case statement has no default case item" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RGB VGA_display.v(38) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(38): inferring latch(es) for variable \"RGB\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(142) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(142): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(144) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(144): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(152) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(152): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(154) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(154): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(195) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(195): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(197) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(197): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(203) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(203): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(205) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(205): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(224) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(224): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(230) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(230): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(366) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(366): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(368) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(368): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(374) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(374): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(376) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(376): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[0\] VGA_display.v(42) " "Info (10041): Inferred latch for \"RGB\[0\]\" at VGA_display.v(42)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[1\] VGA_display.v(42) " "Info (10041): Inferred latch for \"RGB\[1\]\" at VGA_display.v(42)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[2\] VGA_display.v(42) " "Info (10041): Inferred latch for \"RGB\[2\]\" at VGA_display.v(42)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[3\] VGA_display.v(42) " "Info (10041): Inferred latch for \"RGB\[3\]\" at VGA_display.v(42)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[4\] VGA_display.v(42) " "Info (10041): Inferred latch for \"RGB\[4\]\" at VGA_display.v(42)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[5\] VGA_display.v(42) " "Info (10041): Inferred latch for \"RGB\[5\]\" at VGA_display.v(42)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[6\] VGA_display.v(42) " "Info (10041): Inferred latch for \"RGB\[6\]\" at VGA_display.v(42)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[7\] VGA_display.v(42) " "Info (10041): Inferred latch for \"RGB\[7\]\" at VGA_display.v(42)" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult2\"" {  } { { "VGA_display.v" "Mult2" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 382 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult3\"" {  } { { "VGA_display.v" "Mult3" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 382 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult0\"" {  } { { "VGA_display.v" "Mult0" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 210 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult1\"" {  } { { "VGA_display.v" "Mult1" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 210 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult2\"" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 382 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_mult:Mult2 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Info: Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Info: Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Info: Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 382 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_g4t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_g4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_g4t " "Info: Found entity 1: mult_g4t" {  } { { "db/mult_g4t.tdf" "" { Text "F:/Electronic_Course_Design/zhuangqiu/db/mult_g4t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB\[5\] " "Warning: Latch VGA_display:dis\|RGB\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[1\]" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 42 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB\[6\] " "Warning: Latch VGA_display:dis\|RGB\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[1\]" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 42 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB\[7\] " "Warning: Latch VGA_display:dis\|RGB\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[1\]" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 42 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB\[0\] " "Warning: Latch VGA_display:dis\|RGB\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[1\]" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 42 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB\[1\] " "Warning: Latch VGA_display:dis\|RGB\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[1\]" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 42 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB\[2\] " "Warning: Latch VGA_display:dis\|RGB\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[2\]" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 42 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB\[3\] " "Warning: Latch VGA_display:dis\|RGB\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[1\]" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 42 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB\[4\] " "Warning: Latch VGA_display:dis\|RGB\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[1\]" {  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 42 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "VGA_sm.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_sm.v" 3 -1 0 } } { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 261 -1 0 } } { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 111 -1 0 } } { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 239 -1 0 } } { "VGA_display.v" "" { Text "F:/Electronic_Course_Design/zhuangqiu/VGA_display.v" 167 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Electronic_Course_Design/zhuangqiu/vga_d.map.smsg " "Info: Generated suppressed messages file F:/Electronic_Course_Design/zhuangqiu/vga_d.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "892 " "Info: Implemented 892 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "869 " "Info: Implemented 869 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Info: Implemented 8 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Info: Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 04 15:07:01 2014 " "Info: Processing ended: Tue Mar 04 15:07:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
