verilog xil_defaultlib --include "../../../../W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ipshared/ec67/hdl" --include "../../../../W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ipshared/8c62/hdl" --include "../../../../W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ip/W2812b_design_1_processing_system7_0_0" \
"../../../bd/W2812b_design_1/ip/W2812b_design_1_processing_system7_0_0/sim/W2812b_design_1_processing_system7_0_0.v" \
"../../../bd/W2812b_design_1/ip/W2812b_design_1_xbar_0/sim/W2812b_design_1_xbar_0.v" \
"../../../bd/W2812b_design_1/ip/W2812b_design_1_auto_pc_0/sim/W2812b_design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
