Time resolution is 1 ps
$finish called at time : 200 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/counter_modulo_n_simple/counter_modulo_n_simple.srcs/sim_1/new/counter_modulo_n_simple_tb.v" Line 39
