<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Mar 06 13:53:59 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets fifo_read_clk]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.190ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FIFO8KB    CLKR           \left1/fifo_left_0_0  (from fifo_read_clk +)
   Destination:    FD1S3AX    D              \subMean1/sum_138__i19  (to fifo_read_clk +)

   Delay:                  12.044ns  (68.1% logic, 31.9% route), 13 logic levels.

 Constraint Details:

     12.044ns data_path \left1/fifo_left_0_0 to \subMean1/sum_138__i19 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 7.190ns

 Path Details: \left1/fifo_left_0_0 to \subMean1/sum_138__i19

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
EBSR_CO     ---     4.462           CLKR to DO[18]         \left1/fifo_left_0_0 (from fifo_read_clk)
Route        17   e 1.519                                  left_out[0]
A1_TO_FCO   ---     0.752           C[2] to COUT           \subMean1/add_129_1
Route         1   e 0.020                                  \subMean1/n3285
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_3
Route         1   e 0.020                                  \subMean1/n3286
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_5
Route         1   e 0.020                                  \subMean1/n3287
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_7
Route         1   e 0.020                                  \subMean1/n3288
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_9
Route         1   e 0.020                                  \subMean1/n3289
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_11
Route         1   e 0.020                                  \subMean1/n3290
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_13
Route         1   e 0.020                                  \subMean1/n3291
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_15
Route         1   e 0.020                                  \subMean1/n3292
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_17
Route         1   e 0.020                                  \subMean1/n3293
FCI_TO_F    ---     0.544            CIN to S[2]           \subMean1/add_129_19
Route         3   e 1.339                                  \subMean1/n421
A1_TO_FCO   ---     0.752           A[2] to COUT           \subMean1/sum_138_add_4_18
Route         1   e 0.020                                  \subMean1/n3212
FCI_TO_F    ---     0.544            CIN to S[2]           \subMean1/sum_138_add_4_20
Route         1   e 0.788                                  \subMean1/n87
                  --------
                   12.044  (68.1% logic, 31.9% route), 13 logic levels.


Error:  The following path violates requirements by 7.190ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FIFO8KB    CLKR           \left1/fifo_left_0_0  (from fifo_read_clk +)
   Destination:    FD1S3AX    D              \subMean1/sum_138__i18  (to fifo_read_clk +)

   Delay:                  12.044ns  (68.1% logic, 31.9% route), 13 logic levels.

 Constraint Details:

     12.044ns data_path \left1/fifo_left_0_0 to \subMean1/sum_138__i18 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 7.190ns

 Path Details: \left1/fifo_left_0_0 to \subMean1/sum_138__i18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
EBSR_CO     ---     4.462           CLKR to DO[18]         \left1/fifo_left_0_0 (from fifo_read_clk)
Route        17   e 1.519                                  left_out[0]
A1_TO_FCO   ---     0.752           C[2] to COUT           \subMean1/add_129_1
Route         1   e 0.020                                  \subMean1/n3285
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_3
Route         1   e 0.020                                  \subMean1/n3286
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_5
Route         1   e 0.020                                  \subMean1/n3287
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_7
Route         1   e 0.020                                  \subMean1/n3288
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_9
Route         1   e 0.020                                  \subMean1/n3289
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_11
Route         1   e 0.020                                  \subMean1/n3290
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_13
Route         1   e 0.020                                  \subMean1/n3291
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_15
Route         1   e 0.020                                  \subMean1/n3292
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_17
Route         1   e 0.020                                  \subMean1/n3293
FCI_TO_F    ---     0.544            CIN to S[2]           \subMean1/add_129_19
Route         3   e 1.339                                  \subMean1/n421
A1_TO_FCO   ---     0.752           A[2] to COUT           \subMean1/sum_138_add_4_18
Route         1   e 0.020                                  \subMean1/n3212
FCI_TO_F    ---     0.544            CIN to S[2]           \subMean1/sum_138_add_4_20
Route         1   e 0.788                                  \subMean1/n88
                  --------
                   12.044  (68.1% logic, 31.9% route), 13 logic levels.


Error:  The following path violates requirements by 7.027ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FIFO8KB    CLKR           \left1/fifo_left_0_0  (from fifo_read_clk +)
   Destination:    FD1S3AX    D              \subMean1/sum_138__i19  (to fifo_read_clk +)

   Delay:                  11.881ns  (67.8% logic, 32.2% route), 12 logic levels.

 Constraint Details:

     11.881ns data_path \left1/fifo_left_0_0 to \subMean1/sum_138__i19 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 7.027ns

 Path Details: \left1/fifo_left_0_0 to \subMean1/sum_138__i19

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
EBSR_CO     ---     4.462           CLKR to DO[18]         \left1/fifo_left_0_0 (from fifo_read_clk)
Route        17   e 1.519                                  left_out[1]
A1_TO_FCO   ---     0.752           C[2] to COUT           \subMean1/add_129_3
Route         1   e 0.020                                  \subMean1/n3286
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_5
Route         1   e 0.020                                  \subMean1/n3287
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_7
Route         1   e 0.020                                  \subMean1/n3288
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_9
Route         1   e 0.020                                  \subMean1/n3289
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_11
Route         1   e 0.020                                  \subMean1/n3290
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_13
Route         1   e 0.020                                  \subMean1/n3291
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_15
Route         1   e 0.020                                  \subMean1/n3292
FCI_TO_FCO  ---     0.143            CIN to COUT           \subMean1/add_129_17
Route         1   e 0.020                                  \subMean1/n3293
FCI_TO_F    ---     0.544            CIN to S[2]           \subMean1/add_129_19
Route         3   e 1.339                                  \subMean1/n421
A1_TO_FCO   ---     0.752           A[2] to COUT           \subMean1/sum_138_add_4_18
Route         1   e 0.020                                  \subMean1/n3212
FCI_TO_F    ---     0.544            CIN to S[2]           \subMean1/sum_138_add_4_20
Route         1   e 0.788                                  \subMean1/n87
                  --------
                   11.881  (67.8% logic, 32.2% route), 12 logic levels.

Warning: 12.190 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets o_sck_adj]
            342 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.418ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \port1/i2s_rx_inst/left_data_ones_compl_i_i0  (from o_sck_adj +)
   Destination:    FD1S3AX    D              \port1/i2s_rx_inst/left_data_twos_compl_i_i16  (to o_sck_adj +)

   Delay:                   4.436ns  (60.9% logic, 39.1% route), 10 logic levels.

 Constraint Details:

      4.436ns data_path \port1/i2s_rx_inst/left_data_ones_compl_i_i0 to \port1/i2s_rx_inst/left_data_twos_compl_i_i16 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.418ns

 Path Details: \port1/i2s_rx_inst/left_data_ones_compl_i_i0 to \port1/i2s_rx_inst/left_data_twos_compl_i_i16

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \port1/i2s_rx_inst/left_data_ones_compl_i_i0 (from o_sck_adj)
Route         1   e 0.788                                  \port1/i2s_rx_inst/left_data_ones_compl_i[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           \port1/i2s_rx_inst/add_25_1
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3269
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_25_3
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3270
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_25_5
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3271
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_25_7
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3272
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_25_9
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3273
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_25_11
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3274
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_25_13
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3275
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_25_15
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3276
FCI_TO_F    ---     0.544            CIN to S[2]           \port1/i2s_rx_inst/add_25_17
Route         1   e 0.788                                  \port1/i2s_rx_inst/n124
                  --------
                    4.436  (60.9% logic, 39.1% route), 10 logic levels.


Passed:  The following path meets requirements by 0.418ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \port1/i2s_rx_inst/right_data_ones_compl_i_i0  (from o_sck_adj +)
   Destination:    FD1S3AX    D              \port1/i2s_rx_inst/right_data_twos_compl_i_i16  (to o_sck_adj +)

   Delay:                   4.436ns  (60.9% logic, 39.1% route), 10 logic levels.

 Constraint Details:

      4.436ns data_path \port1/i2s_rx_inst/right_data_ones_compl_i_i0 to \port1/i2s_rx_inst/right_data_twos_compl_i_i16 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.418ns

 Path Details: \port1/i2s_rx_inst/right_data_ones_compl_i_i0 to \port1/i2s_rx_inst/right_data_twos_compl_i_i16

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \port1/i2s_rx_inst/right_data_ones_compl_i_i0 (from o_sck_adj)
Route         1   e 0.788                                  \port1/i2s_rx_inst/right_data_ones_compl_i[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           \port1/i2s_rx_inst/add_29_1
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3277
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_29_3
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3278
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_29_5
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3279
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_29_7
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3280
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_29_9
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3281
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_29_11
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3282
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_29_13
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3283
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_29_15
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3284
FCI_TO_F    ---     0.544            CIN to S[2]           \port1/i2s_rx_inst/add_29_17
Route         1   e 0.788                                  \port1/i2s_rx_inst/n193
                  --------
                    4.436  (60.9% logic, 39.1% route), 10 logic levels.


Passed:  The following path meets requirements by 0.581ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \port1/i2s_rx_inst/right_data_ones_compl_i_i1  (from o_sck_adj +)
   Destination:    FD1S3AX    D              \port1/i2s_rx_inst/right_data_twos_compl_i_i16  (to o_sck_adj +)

   Delay:                   4.273ns  (59.8% logic, 40.2% route), 9 logic levels.

 Constraint Details:

      4.273ns data_path \port1/i2s_rx_inst/right_data_ones_compl_i_i1 to \port1/i2s_rx_inst/right_data_twos_compl_i_i16 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.581ns

 Path Details: \port1/i2s_rx_inst/right_data_ones_compl_i_i1 to \port1/i2s_rx_inst/right_data_twos_compl_i_i16

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \port1/i2s_rx_inst/right_data_ones_compl_i_i1 (from o_sck_adj)
Route         1   e 0.788                                  \port1/i2s_rx_inst/right_data_ones_compl_i[1]
A1_TO_FCO   ---     0.752           A[2] to COUT           \port1/i2s_rx_inst/add_29_3
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3278
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_29_5
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3279
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_29_7
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3280
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_29_9
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3281
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_29_11
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3282
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_29_13
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3283
FCI_TO_FCO  ---     0.143            CIN to COUT           \port1/i2s_rx_inst/add_29_15
Route         1   e 0.020                                  \port1/i2s_rx_inst/n3284
FCI_TO_F    ---     0.544            CIN to S[2]           \port1/i2s_rx_inst/add_29_17
Route         1   e 0.788                                  \port1/i2s_rx_inst/n193
                  --------
                    4.273  (59.8% logic, 40.2% route), 9 logic levels.

Report: 4.582 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets fifo_read_clk]           |     5.000 ns|    12.190 ns|    13 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets o_sck_adj]               |     5.000 ns|     4.582 ns|    10  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\subMean1/n3288                         |       1|    1293|     31.57%
                                        |        |        |
\subMean1/n3210                         |       1|    1256|     30.66%
                                        |        |        |
\subMean1/n3287                         |       1|    1250|     30.52%
                                        |        |        |
\subMean1/n3209                         |       1|    1248|     30.47%
                                        |        |        |
\subMean1/n3289                         |       1|    1186|     28.96%
                                        |        |        |
window_count[4]                         |      36|    1158|     28.27%
                                        |        |        |
\subMean1/n3208                         |       1|    1110|     27.10%
                                        |        |        |
\subMean1/n3211                         |       1|    1078|     26.32%
                                        |        |        |
\subMean1/n3286                         |       1|    1010|     24.66%
                                        |        |        |
\subMean1/n3290                         |       1|     982|     23.97%
                                        |        |        |
\subMean1/n3207                         |       1|     883|     21.56%
                                        |        |        |
\subMean1/n3291                         |       1|     728|     17.77%
                                        |        |        |
\subMean1/n3212                         |       1|     678|     16.55%
                                        |        |        |
\subMean1/n3206                         |       1|     612|     14.94%
                                        |        |        |
\subMean1/n3285                         |       1|     527|     12.87%
                                        |        |        |
\subMean1/n3292                         |       1|     484|     11.82%
                                        |        |        |
\subMean1/n509                          |      33|     429|     10.47%
                                        |        |        |
\subMean1/n3299                         |       1|     429|     10.47%
                                        |        |        |
\subMean1/n3300                         |       1|     429|     10.47%
                                        |        |        |
\subMean1/n3301                         |       1|     429|     10.47%
                                        |        |        |
\subMean1/n3302                         |       1|     429|     10.47%
                                        |        |        |
\subMean1/n3303                         |       1|     429|     10.47%
                                        |        |        |
\subMean1/n3304                         |       1|     429|     10.47%
                                        |        |        |
\subMean1/n3305                         |       1|     429|     10.47%
                                        |        |        |
\subMean1/n3306                         |       1|     429|     10.47%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4096  Score: 11753923

Constraints cover  8469 paths, 553 nets, and 1095 connections (55.0% coverage)


Peak memory: 55484416 bytes, TRCE: 6172672 bytes, DLYMAN: 217088 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
