`define pp_1 0
`timescale 1 ps / 1 ps
module module_0 #(
    parameter [id_1 : 1 'b0] id_2 = id_1
) (
    output logic [id_2 : id_1] id_3,
    output [1 : id_2] id_4,
    output id_5,
    output id_6,
    output id_7,
    inout logic [id_6 : id_4] id_8,
    input id_9,
    input id_10,
    input [1 : id_4] id_11,
    input id_12
);
  always @(*) begin
    id_12[id_3] <= id_11;
  end
  id_13 id_14 (
      .id_15(id_15),
      .id_16(id_15),
      .id_16(id_16),
      .id_15(id_15)
  );
  id_17 id_18 (
      .id_14(1),
      .id_14(id_16)
  );
endmodule
