# compile vhdl design source files
vhdl xil_defaultlib  "C:/Users/ajayak02/Downloads/vhdl_tutorial_xilinx/vhdl_tutorial_xilinx/vhdl_tutorial_xilinx.srcs/sources_1/imports/Tutorial/tutorial.vhd"
vhdl xil_defaultlib  "C:/Users/ajayak02/Downloads/vhdl_tutorial_xilinx/vhdl_tutorial_xilinx/vhdl_tutorial_xilinx.srcs/sim_1/imports/Tutorial/tutorial_tb.vhd"
