digraph test {
    "Input,1,enable_clk" [style=filled, color=yellow];
    "Input,1,reset" [style=filled, color=yellow];
    "Output_Reg,1,falling_edge" [style=filled, color=green];
    "Output_Reg,1,middle_of_high_level" [style=filled, color=green];
    "Output_Reg,1,middle_of_low_level" [style=filled, color=green];
    "Output_Reg,1,new_clk" [style=filled, color=green];
    "Output_Reg,1,rising_edge" [style=filled, color=green];
    "Wire,10,_00_" [style=filled, color=orange];
    "Wire,1,_01_" [style=filled, color=orange];
    "Wire,1,_02_" [style=filled, color=orange];
    "Wire,1,_03_" [style=filled, color=orange];
    "Wire,1,_04_" [style=filled, color=orange];
    "Wire,1,_05_" [style=filled, color=orange];
    "Wire,32,_06_" [style=filled, color=orange];
    "Wire,1,_07_" [style=filled, color=orange];
    "Wire,1,_08_" [style=filled, color=orange];
    "Wire,1,_09_" [style=filled, color=orange];
    "Wire,1,_10_" [style=filled, color=orange];
    "Wire,1,_11_" [style=filled, color=orange];
    "Wire,1,_12_" [style=filled, color=orange];
    "Wire,1,_13_" [style=filled, color=orange];
    "Wire,1,_14_" [style=filled, color=orange];
    "Wire,1,_15_" [style=filled, color=orange];
    "Wire,1,_16_" [style=filled, color=orange];
    "Wire,10,_17_" [style=filled, color=orange];
    "Wire,1,_18_" [style=filled, color=orange];
    "Wire,1,_19_" [style=filled, color=orange];
    "Wire,1,_20_" [style=filled, color=orange];
    "Wire,1,_21_" [style=filled, color=orange];
    "Reg,10,clk_counter" [style=filled, color=orange];
    "Add,Null,Add_1" [style=filled, color=pink];
    "Const,32,Constant_32'D1" [style=filled, color=grey];
    "BitAnd,Null,BitAnd_1" [style=filled, color=pink];
    "BitAnd,Null,BitAnd_2" [style=filled, color=pink];
    "BitAnd,Null,BitAnd_3" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_0" [style=filled, color=pink];
    "Const,Null,Constant_10" [style=filled, color=grey];
    "BitAnd,Null,BitAnd_4" [style=filled, color=pink];
    "BitAnd,Null,BitAnd_5" [style=filled, color=pink];
    "BitAnd,Null,BitAnd_6" [style=filled, color=pink];
    "Not,Null,Not_1" [style=filled, color=pink];
    "Not,Null,Not_2" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_1" [style=filled, color=pink];
    "Const,Null,Constant_9" [style=filled, color=grey];
    "Not,Null,Not_3" [style=filled, color=pink];
    "Not,Null,Not_4" [style=filled, color=pink];
    "Cond,Null,Cond_1" [style=filled, color=pink];
    "Const,1,Constant_1'H0" [style=filled, color=grey];
    "Cond,Null,Cond_2" [style=filled, color=pink];
    "Cond,Null,Cond_3" [style=filled, color=pink];
    "Cond,Null,Cond_4" [style=filled, color=pink];
    "Cond,Null,Cond_5" [style=filled, color=pink];
    "Cond,Null,Cond_6" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_2" [style=filled, color=pink];
    "Const,Null,Constant_0" [style=filled, color=grey];
    "Cond,Null,Cond_7" [style=filled, color=pink];
    "Const,10,Constant_10'H0" [style=filled, color=grey];
    "URand,Null,URand_1" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_3" [style=filled, color=pink];
    "Const,Null,Constant_8" [style=filled, color=grey];
    "Const,Null,Constant_1" [style=filled, color=grey];
    "URand,Null,URand_2" [style=filled, color=pink];
    "BitXor,Null,BitXor_1" [style=filled, color=pink];
    "BitXor,Null,BitXor_2" [style=filled, color=pink];
    "Input,1,enable_clk" -> "Cond,Null,Cond_6" [label="1"];
    "Input,1,reset" -> "Cond,Null,Cond_1" [label="1"];
    "Input,1,reset" -> "Cond,Null,Cond_2" [label="1"];
    "Input,1,reset" -> "Cond,Null,Cond_3" [label="1"];
    "Input,1,reset" -> "Cond,Null,Cond_4" [label="1"];
    "Input,1,reset" -> "Cond,Null,Cond_5" [label="1"];
    "Input,1,reset" -> "Cond,Null,Cond_7" [label="1"];
    "Output_Reg,1,new_clk" -> "BitAnd,Null,BitAnd_2" [label="2"];
    "Output_Reg,1,new_clk" -> "Not,Null,Not_1" [label="1"];
    "Output_Reg,1,new_clk" -> "BitXor,Null,BitXor_1" [label="2"];
    "Output_Reg,1,new_clk" -> "BitXor,Null,BitXor_2" [label="2"];
    "Wire,10,_00_" -> "Reg,10,clk_counter" [label="1"];
    "Wire,1,_01_" -> "Output_Reg,1,falling_edge" [label="1"];
    "Wire,1,_02_" -> "Output_Reg,1,middle_of_high_level" [label="1"];
    "Wire,1,_03_" -> "Output_Reg,1,middle_of_low_level" [label="1"];
    "Wire,1,_04_" -> "Output_Reg,1,new_clk" [label="1"];
    "Wire,1,_05_" -> "Output_Reg,1,rising_edge" [label="1"];
    "Wire,32,_06_" -> "PartSelect,Null,PartSelect_2" [label="1"];
    "Wire,1,_07_" -> "Cond,Null,Cond_4" [label="3"];
    "Wire,1,_08_" -> "Cond,Null,Cond_3" [label="3"];
    "Wire,1,_09_" -> "BitAnd,Null,BitAnd_4" [label="1"];
    "Wire,1,_10_" -> "Cond,Null,Cond_2" [label="3"];
    "Wire,1,_11_" -> "BitAnd,Null,BitAnd_6" [label="1"];
    "Wire,1,_12_" -> "Cond,Null,Cond_1" [label="3"];
    "Wire,1,_13_" -> "BitAnd,Null,BitAnd_1" [label="2"];
    "Wire,1,_14_" -> "BitAnd,Null,BitAnd_3" [label="2"];
    "Wire,1,_15_" -> "BitAnd,Null,BitAnd_5" [label="1"];
    "Wire,1,_16_" -> "BitAnd,Null,BitAnd_5" [label="2"];
    "Wire,10,_17_" -> "Cond,Null,Cond_7" [label="3"];
    "Wire,1,_18_" -> "BitAnd,Null,BitAnd_4" [label="2"];
    "Wire,1,_19_" -> "BitAnd,Null,BitAnd_6" [label="2"];
    "Wire,1,_20_" -> "BitAnd,Null,BitAnd_1" [label="1"];
    "Wire,1,_21_" -> "BitAnd,Null,BitAnd_2" [label="1"];
    "Reg,10,clk_counter" -> "Add,Null,Add_1" [label="1"];
    "Reg,10,clk_counter" -> "PartSelect,Null,PartSelect_0" [label="1"];
    "Reg,10,clk_counter" -> "PartSelect,Null,PartSelect_1" [label="1"];
    "Reg,10,clk_counter" -> "Cond,Null,Cond_6" [label="3"];
    "Reg,10,clk_counter" -> "PartSelect,Null,PartSelect_3" [label="1"];
    "Add,Null,Add_1" -> "Wire,32,_06_" [label="1"];
    "Const,32,Constant_32'D1" -> "Add,Null,Add_1" [label="2"];
    "BitAnd,Null,BitAnd_1" -> "Wire,1,_07_" [label="1"];
    "BitAnd,Null,BitAnd_2" -> "Wire,1,_08_" [label="1"];
    "BitAnd,Null,BitAnd_3" -> "Wire,1,_09_" [label="1"];
    "PartSelect,Null,PartSelect_0" -> "BitAnd,Null,BitAnd_3" [label="1"];
    "PartSelect,Null,PartSelect_0" -> "Not,Null,Not_3" [label="1"];
    "PartSelect,Null,PartSelect_0" -> "Cond,Null,Cond_5" [label="3"];
    "PartSelect,Null,PartSelect_0" -> "BitXor,Null,BitXor_1" [label="1"];
    "PartSelect,Null,PartSelect_0" -> "BitXor,Null,BitXor_2" [label="1"];
    "Const,Null,Constant_10" -> "PartSelect,Null,PartSelect_0" [label="2"];
    "Const,Null,Constant_10" -> "PartSelect,Null,PartSelect_0" [label="3"];
    "BitAnd,Null,BitAnd_4" -> "Wire,1,_10_" [label="1"];
    "BitAnd,Null,BitAnd_5" -> "Wire,1,_11_" [label="1"];
    "BitAnd,Null,BitAnd_6" -> "Wire,1,_12_" [label="1"];
    "Not,Null,Not_1" -> "Wire,1,_13_" [label="1"];
    "Not,Null,Not_2" -> "Wire,1,_14_" [label="1"];
    "PartSelect,Null,PartSelect_1" -> "Not,Null,Not_2" [label="1"];
    "PartSelect,Null,PartSelect_1" -> "Not,Null,Not_4" [label="1"];
    "Const,Null,Constant_9" -> "PartSelect,Null,PartSelect_1" [label="2"];
    "Const,Null,Constant_9" -> "PartSelect,Null,PartSelect_1" [label="3"];
    "Const,Null,Constant_9" -> "PartSelect,Null,PartSelect_2" [label="2"];
    "Not,Null,Not_3" -> "Wire,1,_15_" [label="1"];
    "Not,Null,Not_4" -> "Wire,1,_16_" [label="1"];
    "Cond,Null,Cond_1" -> "Wire,1,_03_" [label="1"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_1" [label="2"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_2" [label="2"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_3" [label="2"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_4" [label="2"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_5" [label="2"];
    "Cond,Null,Cond_2" -> "Wire,1,_02_" [label="1"];
    "Cond,Null,Cond_3" -> "Wire,1,_01_" [label="1"];
    "Cond,Null,Cond_4" -> "Wire,1,_05_" [label="1"];
    "Cond,Null,Cond_5" -> "Wire,1,_04_" [label="1"];
    "Cond,Null,Cond_6" -> "Wire,10,_17_" [label="1"];
    "PartSelect,Null,PartSelect_2" -> "Cond,Null,Cond_6" [label="2"];
    "Const,Null,Constant_0" -> "PartSelect,Null,PartSelect_2" [label="3"];
    "Cond,Null,Cond_7" -> "Wire,10,_00_" [label="1"];
    "Const,10,Constant_10'H0" -> "Cond,Null,Cond_7" [label="2"];
    "URand,Null,URand_1" -> "Wire,1,_18_" [label="1"];
    "PartSelect,Null,PartSelect_3" -> "URand,Null,URand_1" [label="1"];
    "PartSelect,Null,PartSelect_3" -> "URand,Null,URand_2" [label="1"];
    "Const,Null,Constant_8" -> "PartSelect,Null,PartSelect_3" [label="2"];
    "Const,Null,Constant_1" -> "PartSelect,Null,PartSelect_3" [label="3"];
    "URand,Null,URand_2" -> "Wire,1,_19_" [label="1"];
    "BitXor,Null,BitXor_1" -> "Wire,1,_20_" [label="1"];
    "BitXor,Null,BitXor_2" -> "Wire,1,_21_" [label="1"];
}
