// Seed: 2928633399
module module_0;
  assign id_1 = 1'b0;
  assign id_1 = 1 - id_1;
endmodule
module module_1;
  tri0 id_2 = 1;
  module_0();
  wire id_3;
endmodule
module module_2 (
    input  tri   id_0,
    output logic id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  tri0  id_4
);
  tri id_6;
  id_7 :
  assert property (@(posedge id_0) 1)
  else;
  module_0(); id_8(
      .id_0(id_1 * {1 - 1 == id_0, 0, id_0, id_6}), .id_1()
  );
  wire id_9;
  always begin : id_10
    $display(id_10, 1, 1);
    id_1 <= 1;
    @(posedge 1);
  end
  wire id_11;
endmodule
