.\" Man page generated from reStructuredText.
.
.TH "FPGACONF" "8" "Nov 22, 2023" "2.10.0" "OPAE"
.SH NAME
fpgaconf \- Configure green bitstreams to an FPGA
.
.nr rst2man-indent-level 0
.
.de1 rstReportMargin
\\$1 \\n[an-margin]
level \\n[rst2man-indent-level]
level margin: \\n[rst2man-indent\\n[rst2man-indent-level]]
-
\\n[rst2man-indent0]
\\n[rst2man-indent1]
\\n[rst2man-indent2]
..
.de1 INDENT
.\" .rstReportMargin pre:
. RS \\$1
. nr rst2man-indent\\n[rst2man-indent-level] \\n[an-margin]
. nr rst2man-indent-level +1
.\" .rstReportMargin post:
..
.de UNINDENT
. RE
.\" indent \\n[an-margin]
.\" old: \\n[rst2man-indent\\n[rst2man-indent-level]]
.nr rst2man-indent-level -1
.\" new: \\n[rst2man-indent\\n[rst2man-indent-level]]
.in \\n[rst2man-indent\\n[rst2man-indent-level]]u
..
.SH SYNOPSIS
.sp
\fBfpgaconf [\-hvVn] [\-S <segment>] [\-B <bus>] [\-D <device>] [\-F <function>] [PCI_ADDR] <gbs>\fP
.SH DESCRIPTION
.sp
\fBfpgaconf\fP configures the FPGA with the accelerator function (AF). It also checks the AF for compatibility with
the targeted FPGA and the FPGA Interface Manager (FIM). \fBfpgaconf\fP takes the following arguments:
.sp
\fB\-h, \-\-help\fP
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
Prints usage information.
.ft P
.fi
.UNINDENT
.UNINDENT
.sp
\fB\-v, \-\-version\fP
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
Prints version information and exits.
.ft P
.fi
.UNINDENT
.UNINDENT
.sp
\fB\-V, \-\-verbose\fP
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
Prints more verbose messages while enumerating and configuring. Can be
requested more than once.
.ft P
.fi
.UNINDENT
.UNINDENT
.sp
\fB\-n, \-\-dry\-run\fP
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
Performs enumeration. Skips any operations with side\-effects such as the
actual AF configuration. 
.ft P
.fi
.UNINDENT
.UNINDENT
.sp
\fB\-S, \-\-segment\fP
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
PCIe segment number of the target FPGA.
.ft P
.fi
.UNINDENT
.UNINDENT
.sp
\fB\-B, \-\-bus\fP
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
PCIe bus number of the target FPGA.
.ft P
.fi
.UNINDENT
.UNINDENT
.sp
\fB\-D, \-\-device\fP
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
PCIe device number of the target FPGA. 
.ft P
.fi
.UNINDENT
.UNINDENT
.sp
\fB\-F, \-\-function\fP
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
PCIe function number of the target FPGA.
.ft P
.fi
.UNINDENT
.UNINDENT
.sp
\fB\-\-force\fP
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
Reconfigure the AFU even if it is in use.
.ft P
.fi
.UNINDENT
.UNINDENT
.sp
\fBfpgaconf\fP enumerates available FPGA devices in the system and selects
compatible FPGAs for configuration. If more than one FPGA is
compatible with the AF, \fBfpgaconf\fP exits and asks you to be
more specific in selecting the target FPGAs by specifying a
a PCIe BDF.
.SH EXAMPLES
.sp
\fBfpgaconf my_af.gbs\fP
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
Program "my_af.gbs" to a compatible FPGA.
.ft P
.fi
.UNINDENT
.UNINDENT
.sp
\fBfpgaconf \-V \-B 0x3b my_af.gbs\fP
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
Program "my_af.gbs" to the FPGA in bus 0x3b, if compatible,
while printing out slightly more verbose information.
.ft P
.fi
.UNINDENT
.UNINDENT
.sp
\fBfpgaconf 0000:3b:00.0 my_af.gbs\fP
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
Program "my_af.gbs" to the FPGA at address 0000:3b:00.0.
.ft P
.fi
.UNINDENT
.UNINDENT
.SH REVISION HISTORY
.sp
| Document Version |  Intel Acceleration Stack Version  | Changes  |
| —————\- |————————————|———\-|
|2018.05.21 | 1.1 Beta. (Supported with Intel Quartus Prime Pro Edition 17.1.1.) | Corrected typos. |
.SH AUTHOR
Intel DCG FPT SW
.SH COPYRIGHT
2017 Intel Corporation
.\" Generated by docutils manpage writer.
.
