
SIM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a64  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e0  08004c34  08004c34  00014c34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e14  08004e14  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004e14  08004e14  00014e14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e1c  08004e1c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e1c  08004e1c  00014e1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e20  08004e20  00014e20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004e24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ac  20000070  08004e94  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000031c  08004e94  0002031c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a19d  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ad3  00000000  00000000  0002a23d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000828  00000000  00000000  0002bd10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000780  00000000  00000000  0002c538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021ced  00000000  00000000  0002ccb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ab1a  00000000  00000000  0004e9a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c9bf9  00000000  00000000  000594bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001230b8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000298c  00000000  00000000  00123108  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004c1c 	.word	0x08004c1c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08004c1c 	.word	0x08004c1c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <_write>:

uint8_t buf[100];
char buf1[100];
char value[100];
char msg[100];
int _write(int file, char *ptr, int len){
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b084      	sub	sp, #16
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	60f8      	str	r0, [r7, #12]
 80005bc:	60b9      	str	r1, [r7, #8]
 80005be:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	b29a      	uxth	r2, r3
 80005c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005c8:	68b9      	ldr	r1, [r7, #8]
 80005ca:	4804      	ldr	r0, [pc, #16]	; (80005dc <_write+0x28>)
 80005cc:	f002 f9a1 	bl	8002912 <HAL_UART_Transmit>
	return len;
 80005d0:	687b      	ldr	r3, [r7, #4]
}
 80005d2:	4618      	mov	r0, r3
 80005d4:	3710      	adds	r7, #16
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	200000d0 	.word	0x200000d0

080005e0 <send>:
void send(int ch){						// for sending char to stm board
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
	while(!(USART2->SR&0X0080)){
 80005e8:	bf00      	nop
 80005ea:	4b07      	ldr	r3, [pc, #28]	; (8000608 <send+0x28>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d0f9      	beq.n	80005ea <send+0xa>

	}
	USART2->DR = (ch);
 80005f6:	4a04      	ldr	r2, [pc, #16]	; (8000608 <send+0x28>)
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	6053      	str	r3, [r2, #4]
}
 80005fc:	bf00      	nop
 80005fe:	370c      	adds	r7, #12
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr
 8000608:	40004400 	.word	0x40004400

0800060c <send_string>:
void send_string(char *data){ 			// for sending string to stm board
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
	while(*data != 0){
 8000614:	e007      	b.n	8000626 <send_string+0x1a>
		send(*data);
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	4618      	mov	r0, r3
 800061c:	f7ff ffe0 	bl	80005e0 <send>
		data++;
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	3301      	adds	r3, #1
 8000624:	607b      	str	r3, [r7, #4]
	while(*data != 0){
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	2b00      	cmp	r3, #0
 800062c:	d1f3      	bne.n	8000616 <send_string+0xa>
	}

}
 800062e:	bf00      	nop
 8000630:	bf00      	nop
 8000632:	3708      	adds	r7, #8
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}

08000638 <send1>:
void send1(int ch){						// for sending string to sim board or any another board connected to uart1
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
	while(!(USART1->SR&0X0080)){
 8000640:	bf00      	nop
 8000642:	4b07      	ldr	r3, [pc, #28]	; (8000660 <send1+0x28>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800064a:	2b00      	cmp	r3, #0
 800064c:	d0f9      	beq.n	8000642 <send1+0xa>

	}
	USART1->DR = (ch);
 800064e:	4a04      	ldr	r2, [pc, #16]	; (8000660 <send1+0x28>)
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	6053      	str	r3, [r2, #4]
}
 8000654:	bf00      	nop
 8000656:	370c      	adds	r7, #12
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr
 8000660:	40011000 	.word	0x40011000

08000664 <send_string1>:
void send_string1(char *data){ 			// for sending string to sim board or any another board connected to uart1
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
	while(*data != 0){
 800066c:	e007      	b.n	800067e <send_string1+0x1a>
		send1(*data);
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	4618      	mov	r0, r3
 8000674:	f7ff ffe0 	bl	8000638 <send1>
		data++;
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	3301      	adds	r3, #1
 800067c:	607b      	str	r3, [r7, #4]
	while(*data != 0){
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d1f3      	bne.n	800066e <send_string1+0xa>
	}

}
 8000686:	bf00      	nop
 8000688:	bf00      	nop
 800068a:	3708      	adds	r7, #8
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}

08000690 <checker>:


int checker (char *check, char *response){   // check is command to send eg at & response is to check data recieved data from module
 8000690:	b580      	push	{r7, lr}
 8000692:	b084      	sub	sp, #16
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
 8000698:	6039      	str	r1, [r7, #0]
	unsigned int idx=0;
 800069a:	2300      	movs	r3, #0
 800069c:	60fb      	str	r3, [r7, #12]
	memset(buf1,0,100);
 800069e:	2264      	movs	r2, #100	; 0x64
 80006a0:	2100      	movs	r1, #0
 80006a2:	4819      	ldr	r0, [pc, #100]	; (8000708 <checker+0x78>)
 80006a4:	f003 f9c8 	bl	8003a38 <memset>
	send_string(check);
 80006a8:	6878      	ldr	r0, [r7, #4]
 80006aa:	f7ff ffaf 	bl	800060c <send_string>
	send_string1(check);
 80006ae:	6878      	ldr	r0, [r7, #4]
 80006b0:	f7ff ffd8 	bl	8000664 <send_string1>

	while(1){
		  HAL_UART_Receive(&huart1, buf, 1, 1000);
 80006b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006b8:	2201      	movs	r2, #1
 80006ba:	4914      	ldr	r1, [pc, #80]	; (800070c <checker+0x7c>)
 80006bc:	4814      	ldr	r0, [pc, #80]	; (8000710 <checker+0x80>)
 80006be:	f002 f9ba 	bl	8002a36 <HAL_UART_Receive>
			if(buf[0]!=0){
 80006c2:	4b12      	ldr	r3, [pc, #72]	; (800070c <checker+0x7c>)
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d011      	beq.n	80006ee <checker+0x5e>
				send(buf[0]);
 80006ca:	4b10      	ldr	r3, [pc, #64]	; (800070c <checker+0x7c>)
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	4618      	mov	r0, r3
 80006d0:	f7ff ff86 	bl	80005e0 <send>
				buf1[idx]=buf[0];
 80006d4:	4b0d      	ldr	r3, [pc, #52]	; (800070c <checker+0x7c>)
 80006d6:	7819      	ldrb	r1, [r3, #0]
 80006d8:	4a0b      	ldr	r2, [pc, #44]	; (8000708 <checker+0x78>)
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	4413      	add	r3, r2
 80006de:	460a      	mov	r2, r1
 80006e0:	701a      	strb	r2, [r3, #0]
				idx++;
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	3301      	adds	r3, #1
 80006e6:	60fb      	str	r3, [r7, #12]
				buf[0]=0;
 80006e8:	4b08      	ldr	r3, [pc, #32]	; (800070c <checker+0x7c>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	701a      	strb	r2, [r3, #0]
			}
				if (strstr(buf1,response)){
 80006ee:	6839      	ldr	r1, [r7, #0]
 80006f0:	4805      	ldr	r0, [pc, #20]	; (8000708 <checker+0x78>)
 80006f2:	f003 fa5d 	bl	8003bb0 <strstr>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d0db      	beq.n	80006b4 <checker+0x24>
				return 1;
 80006fc:	2301      	movs	r3, #1
				}

	}
}
 80006fe:	4618      	mov	r0, r3
 8000700:	3710      	adds	r7, #16
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	200001d8 	.word	0x200001d8
 800070c:	20000174 	.word	0x20000174
 8000710:	2000008c 	.word	0x2000008c

08000714 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000718:	f000 fbf4 	bl	8000f04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800071c:	f000 f8bc 	bl	8000898 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000720:	f000 f99c 	bl	8000a5c <MX_GPIO_Init>
  MX_DMA_Init();
 8000724:	f000 f97a 	bl	8000a1c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000728:	f000 f94e 	bl	80009c8 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800072c:	f000 f922 	bl	8000974 <MX_USART1_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if (checker("","PB DONE")==1){
 8000730:	4942      	ldr	r1, [pc, #264]	; (800083c <main+0x128>)
 8000732:	4843      	ldr	r0, [pc, #268]	; (8000840 <main+0x12c>)
 8000734:	f7ff ffac 	bl	8000690 <checker>
 8000738:	4603      	mov	r3, r0
 800073a:	2b01      	cmp	r3, #1
 800073c:	d17c      	bne.n	8000838 <main+0x124>
		  printf("\n");
 800073e:	200a      	movs	r0, #10
 8000740:	f003 f982 	bl	8003a48 <putchar>
		  if(checker("at\r\n","OK")==1){
 8000744:	493f      	ldr	r1, [pc, #252]	; (8000844 <main+0x130>)
 8000746:	4840      	ldr	r0, [pc, #256]	; (8000848 <main+0x134>)
 8000748:	f7ff ffa2 	bl	8000690 <checker>
 800074c:	4603      	mov	r3, r0
 800074e:	2b01      	cmp	r3, #1
 8000750:	d102      	bne.n	8000758 <main+0x44>
			  printf("\nAT verified\n");
 8000752:	483e      	ldr	r0, [pc, #248]	; (800084c <main+0x138>)
 8000754:	f003 f9fc 	bl	8003b50 <puts>
		  }
		  HAL_Delay(1000);
 8000758:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800075c:	f000 fc44 	bl	8000fe8 <HAL_Delay>

		  if(checker("at+creg?\r\n","OK")==1){
 8000760:	4938      	ldr	r1, [pc, #224]	; (8000844 <main+0x130>)
 8000762:	483b      	ldr	r0, [pc, #236]	; (8000850 <main+0x13c>)
 8000764:	f7ff ff94 	bl	8000690 <checker>
 8000768:	4603      	mov	r3, r0
 800076a:	2b01      	cmp	r3, #1
 800076c:	d102      	bne.n	8000774 <main+0x60>
			  printf("\nNetwork Registered\n");
 800076e:	4839      	ldr	r0, [pc, #228]	; (8000854 <main+0x140>)
 8000770:	f003 f9ee 	bl	8003b50 <puts>
		  }
		  HAL_Delay(1000);
 8000774:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000778:	f000 fc36 	bl	8000fe8 <HAL_Delay>

		  if(checker("at+csq\r\n","OK")==1){
 800077c:	4931      	ldr	r1, [pc, #196]	; (8000844 <main+0x130>)
 800077e:	4836      	ldr	r0, [pc, #216]	; (8000858 <main+0x144>)
 8000780:	f7ff ff86 	bl	8000690 <checker>
 8000784:	4603      	mov	r3, r0
 8000786:	2b01      	cmp	r3, #1
 8000788:	d10a      	bne.n	80007a0 <main+0x8c>
			  strcpy(value,buf1);
 800078a:	4934      	ldr	r1, [pc, #208]	; (800085c <main+0x148>)
 800078c:	4834      	ldr	r0, [pc, #208]	; (8000860 <main+0x14c>)
 800078e:	f003 fa07 	bl	8003ba0 <strcpy>
			  printf("\nSignal Strength Checked\n");
 8000792:	4834      	ldr	r0, [pc, #208]	; (8000864 <main+0x150>)
 8000794:	f003 f9dc 	bl	8003b50 <puts>
			  HAL_Delay(1000);
 8000798:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800079c:	f000 fc24 	bl	8000fe8 <HAL_Delay>
		  }
		  if(value[17]>=1 && value[18]>=6){
 80007a0:	4b2f      	ldr	r3, [pc, #188]	; (8000860 <main+0x14c>)
 80007a2:	7c5b      	ldrb	r3, [r3, #17]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d047      	beq.n	8000838 <main+0x124>
 80007a8:	4b2d      	ldr	r3, [pc, #180]	; (8000860 <main+0x14c>)
 80007aa:	7c9b      	ldrb	r3, [r3, #18]
 80007ac:	2b05      	cmp	r3, #5
 80007ae:	d943      	bls.n	8000838 <main+0x124>
			  if(checker("at+cmgf?\r\n","OK")==1){
 80007b0:	4924      	ldr	r1, [pc, #144]	; (8000844 <main+0x130>)
 80007b2:	482d      	ldr	r0, [pc, #180]	; (8000868 <main+0x154>)
 80007b4:	f7ff ff6c 	bl	8000690 <checker>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b01      	cmp	r3, #1
 80007bc:	d102      	bne.n	80007c4 <main+0xb0>
				  printf("\nMsg service is ready to send\n");
 80007be:	482b      	ldr	r0, [pc, #172]	; (800086c <main+0x158>)
 80007c0:	f003 f9c6 	bl	8003b50 <puts>
			  }
			  HAL_Delay(1000);
 80007c4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007c8:	f000 fc0e 	bl	8000fe8 <HAL_Delay>

			  if(checker("at+cmgs=?\r\n","OK")==1){
 80007cc:	491d      	ldr	r1, [pc, #116]	; (8000844 <main+0x130>)
 80007ce:	4828      	ldr	r0, [pc, #160]	; (8000870 <main+0x15c>)
 80007d0:	f7ff ff5e 	bl	8000690 <checker>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b01      	cmp	r3, #1
 80007d8:	d102      	bne.n	80007e0 <main+0xcc>
				  printf("\nMsg can be sent\n");
 80007da:	4826      	ldr	r0, [pc, #152]	; (8000874 <main+0x160>)
 80007dc:	f003 f9b8 	bl	8003b50 <puts>
			  }
			  HAL_Delay(1000);
 80007e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007e4:	f000 fc00 	bl	8000fe8 <HAL_Delay>

			  if(checker("at+cmgf=1\r\n","OK")==1){
 80007e8:	4916      	ldr	r1, [pc, #88]	; (8000844 <main+0x130>)
 80007ea:	4823      	ldr	r0, [pc, #140]	; (8000878 <main+0x164>)
 80007ec:	f7ff ff50 	bl	8000690 <checker>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b01      	cmp	r3, #1
 80007f4:	d102      	bne.n	80007fc <main+0xe8>
				  printf("\ntext mode selected\n");
 80007f6:	4821      	ldr	r0, [pc, #132]	; (800087c <main+0x168>)
 80007f8:	f003 f9aa 	bl	8003b50 <puts>
			  }
			  HAL_Delay(1000);
 80007fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000800:	f000 fbf2 	bl	8000fe8 <HAL_Delay>

			  if(checker("at+cmgs=\"+4915753123588\"\r",">")==1){
 8000804:	491e      	ldr	r1, [pc, #120]	; (8000880 <main+0x16c>)
 8000806:	481f      	ldr	r0, [pc, #124]	; (8000884 <main+0x170>)
 8000808:	f7ff ff42 	bl	8000690 <checker>
 800080c:	4603      	mov	r3, r0
 800080e:	2b01      	cmp	r3, #1
 8000810:	d112      	bne.n	8000838 <main+0x124>
				  HAL_Delay(1000);
 8000812:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000816:	f000 fbe7 	bl	8000fe8 <HAL_Delay>
				  sprintf(msg,"Hello%c",0x1a);
 800081a:	221a      	movs	r2, #26
 800081c:	491a      	ldr	r1, [pc, #104]	; (8000888 <main+0x174>)
 800081e:	481b      	ldr	r0, [pc, #108]	; (800088c <main+0x178>)
 8000820:	f003 f99e 	bl	8003b60 <siprintf>
//				  send_string1(buf1);
//				  send_string(buf1);
				  if(checker(msg,"+CMGS")==1){
 8000824:	491a      	ldr	r1, [pc, #104]	; (8000890 <main+0x17c>)
 8000826:	4819      	ldr	r0, [pc, #100]	; (800088c <main+0x178>)
 8000828:	f7ff ff32 	bl	8000690 <checker>
 800082c:	4603      	mov	r3, r0
 800082e:	2b01      	cmp	r3, #1
 8000830:	d102      	bne.n	8000838 <main+0x124>
					  printf("\nMessage sent succesfully\n");
 8000832:	4818      	ldr	r0, [pc, #96]	; (8000894 <main+0x180>)
 8000834:	f003 f98c 	bl	8003b50 <puts>
				  }
			  }
		  }
	  }

	while(1){
 8000838:	e7fe      	b.n	8000838 <main+0x124>
 800083a:	bf00      	nop
 800083c:	08004c34 	.word	0x08004c34
 8000840:	08004c3c 	.word	0x08004c3c
 8000844:	08004c40 	.word	0x08004c40
 8000848:	08004c44 	.word	0x08004c44
 800084c:	08004c4c 	.word	0x08004c4c
 8000850:	08004c5c 	.word	0x08004c5c
 8000854:	08004c68 	.word	0x08004c68
 8000858:	08004c7c 	.word	0x08004c7c
 800085c:	200001d8 	.word	0x200001d8
 8000860:	2000023c 	.word	0x2000023c
 8000864:	08004c88 	.word	0x08004c88
 8000868:	08004ca4 	.word	0x08004ca4
 800086c:	08004cb0 	.word	0x08004cb0
 8000870:	08004cd0 	.word	0x08004cd0
 8000874:	08004cdc 	.word	0x08004cdc
 8000878:	08004cf0 	.word	0x08004cf0
 800087c:	08004cfc 	.word	0x08004cfc
 8000880:	08004d10 	.word	0x08004d10
 8000884:	08004d14 	.word	0x08004d14
 8000888:	08004d30 	.word	0x08004d30
 800088c:	200002a0 	.word	0x200002a0
 8000890:	08004d38 	.word	0x08004d38
 8000894:	08004d40 	.word	0x08004d40

08000898 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b094      	sub	sp, #80	; 0x50
 800089c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800089e:	f107 031c 	add.w	r3, r7, #28
 80008a2:	2234      	movs	r2, #52	; 0x34
 80008a4:	2100      	movs	r1, #0
 80008a6:	4618      	mov	r0, r3
 80008a8:	f003 f8c6 	bl	8003a38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008ac:	f107 0308 	add.w	r3, r7, #8
 80008b0:	2200      	movs	r2, #0
 80008b2:	601a      	str	r2, [r3, #0]
 80008b4:	605a      	str	r2, [r3, #4]
 80008b6:	609a      	str	r2, [r3, #8]
 80008b8:	60da      	str	r2, [r3, #12]
 80008ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008bc:	2300      	movs	r3, #0
 80008be:	607b      	str	r3, [r7, #4]
 80008c0:	4b2a      	ldr	r3, [pc, #168]	; (800096c <SystemClock_Config+0xd4>)
 80008c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008c4:	4a29      	ldr	r2, [pc, #164]	; (800096c <SystemClock_Config+0xd4>)
 80008c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008ca:	6413      	str	r3, [r2, #64]	; 0x40
 80008cc:	4b27      	ldr	r3, [pc, #156]	; (800096c <SystemClock_Config+0xd4>)
 80008ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008d4:	607b      	str	r3, [r7, #4]
 80008d6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008d8:	2300      	movs	r3, #0
 80008da:	603b      	str	r3, [r7, #0]
 80008dc:	4b24      	ldr	r3, [pc, #144]	; (8000970 <SystemClock_Config+0xd8>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80008e4:	4a22      	ldr	r2, [pc, #136]	; (8000970 <SystemClock_Config+0xd8>)
 80008e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008ea:	6013      	str	r3, [r2, #0]
 80008ec:	4b20      	ldr	r3, [pc, #128]	; (8000970 <SystemClock_Config+0xd8>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80008f4:	603b      	str	r3, [r7, #0]
 80008f6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008f8:	2302      	movs	r3, #2
 80008fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008fc:	2301      	movs	r3, #1
 80008fe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000900:	2310      	movs	r3, #16
 8000902:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000904:	2302      	movs	r3, #2
 8000906:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000908:	2300      	movs	r3, #0
 800090a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800090c:	2310      	movs	r3, #16
 800090e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000910:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000914:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000916:	2304      	movs	r3, #4
 8000918:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800091a:	2302      	movs	r3, #2
 800091c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800091e:	2302      	movs	r3, #2
 8000920:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000922:	f107 031c 	add.w	r3, r7, #28
 8000926:	4618      	mov	r0, r3
 8000928:	f001 fd08 	bl	800233c <HAL_RCC_OscConfig>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000932:	f000 f901 	bl	8000b38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000936:	230f      	movs	r3, #15
 8000938:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800093a:	2302      	movs	r3, #2
 800093c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800093e:	2300      	movs	r3, #0
 8000940:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000942:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000946:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000948:	2300      	movs	r3, #0
 800094a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800094c:	f107 0308 	add.w	r3, r7, #8
 8000950:	2102      	movs	r1, #2
 8000952:	4618      	mov	r0, r3
 8000954:	f001 f9a8 	bl	8001ca8 <HAL_RCC_ClockConfig>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800095e:	f000 f8eb 	bl	8000b38 <Error_Handler>
  }
}
 8000962:	bf00      	nop
 8000964:	3750      	adds	r7, #80	; 0x50
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	40023800 	.word	0x40023800
 8000970:	40007000 	.word	0x40007000

08000974 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000978:	4b11      	ldr	r3, [pc, #68]	; (80009c0 <MX_USART1_UART_Init+0x4c>)
 800097a:	4a12      	ldr	r2, [pc, #72]	; (80009c4 <MX_USART1_UART_Init+0x50>)
 800097c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800097e:	4b10      	ldr	r3, [pc, #64]	; (80009c0 <MX_USART1_UART_Init+0x4c>)
 8000980:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000984:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000986:	4b0e      	ldr	r3, [pc, #56]	; (80009c0 <MX_USART1_UART_Init+0x4c>)
 8000988:	2200      	movs	r2, #0
 800098a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800098c:	4b0c      	ldr	r3, [pc, #48]	; (80009c0 <MX_USART1_UART_Init+0x4c>)
 800098e:	2200      	movs	r2, #0
 8000990:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000992:	4b0b      	ldr	r3, [pc, #44]	; (80009c0 <MX_USART1_UART_Init+0x4c>)
 8000994:	2200      	movs	r2, #0
 8000996:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000998:	4b09      	ldr	r3, [pc, #36]	; (80009c0 <MX_USART1_UART_Init+0x4c>)
 800099a:	220c      	movs	r2, #12
 800099c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800099e:	4b08      	ldr	r3, [pc, #32]	; (80009c0 <MX_USART1_UART_Init+0x4c>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009a4:	4b06      	ldr	r3, [pc, #24]	; (80009c0 <MX_USART1_UART_Init+0x4c>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009aa:	4805      	ldr	r0, [pc, #20]	; (80009c0 <MX_USART1_UART_Init+0x4c>)
 80009ac:	f001 ff64 	bl	8002878 <HAL_UART_Init>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80009b6:	f000 f8bf 	bl	8000b38 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	2000008c 	.word	0x2000008c
 80009c4:	40011000 	.word	0x40011000

080009c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009cc:	4b11      	ldr	r3, [pc, #68]	; (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009ce:	4a12      	ldr	r2, [pc, #72]	; (8000a18 <MX_USART2_UART_Init+0x50>)
 80009d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009d2:	4b10      	ldr	r3, [pc, #64]	; (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009da:	4b0e      	ldr	r3, [pc, #56]	; (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009dc:	2200      	movs	r2, #0
 80009de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009e0:	4b0c      	ldr	r3, [pc, #48]	; (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009e6:	4b0b      	ldr	r3, [pc, #44]	; (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009ec:	4b09      	ldr	r3, [pc, #36]	; (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009ee:	220c      	movs	r2, #12
 80009f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009f2:	4b08      	ldr	r3, [pc, #32]	; (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f8:	4b06      	ldr	r3, [pc, #24]	; (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009fe:	4805      	ldr	r0, [pc, #20]	; (8000a14 <MX_USART2_UART_Init+0x4c>)
 8000a00:	f001 ff3a 	bl	8002878 <HAL_UART_Init>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a0a:	f000 f895 	bl	8000b38 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	200000d0 	.word	0x200000d0
 8000a18:	40004400 	.word	0x40004400

08000a1c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	607b      	str	r3, [r7, #4]
 8000a26:	4b0c      	ldr	r3, [pc, #48]	; (8000a58 <MX_DMA_Init+0x3c>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	4a0b      	ldr	r2, [pc, #44]	; (8000a58 <MX_DMA_Init+0x3c>)
 8000a2c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a30:	6313      	str	r3, [r2, #48]	; 0x30
 8000a32:	4b09      	ldr	r3, [pc, #36]	; (8000a58 <MX_DMA_Init+0x3c>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2100      	movs	r1, #0
 8000a42:	2010      	movs	r0, #16
 8000a44:	f000 fbcf 	bl	80011e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000a48:	2010      	movs	r0, #16
 8000a4a:	f000 fbe8 	bl	800121e <HAL_NVIC_EnableIRQ>

}
 8000a4e:	bf00      	nop
 8000a50:	3708      	adds	r7, #8
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	40023800 	.word	0x40023800

08000a5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b08a      	sub	sp, #40	; 0x28
 8000a60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a62:	f107 0314 	add.w	r3, r7, #20
 8000a66:	2200      	movs	r2, #0
 8000a68:	601a      	str	r2, [r3, #0]
 8000a6a:	605a      	str	r2, [r3, #4]
 8000a6c:	609a      	str	r2, [r3, #8]
 8000a6e:	60da      	str	r2, [r3, #12]
 8000a70:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	613b      	str	r3, [r7, #16]
 8000a76:	4b2d      	ldr	r3, [pc, #180]	; (8000b2c <MX_GPIO_Init+0xd0>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7a:	4a2c      	ldr	r2, [pc, #176]	; (8000b2c <MX_GPIO_Init+0xd0>)
 8000a7c:	f043 0304 	orr.w	r3, r3, #4
 8000a80:	6313      	str	r3, [r2, #48]	; 0x30
 8000a82:	4b2a      	ldr	r3, [pc, #168]	; (8000b2c <MX_GPIO_Init+0xd0>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a86:	f003 0304 	and.w	r3, r3, #4
 8000a8a:	613b      	str	r3, [r7, #16]
 8000a8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a8e:	2300      	movs	r3, #0
 8000a90:	60fb      	str	r3, [r7, #12]
 8000a92:	4b26      	ldr	r3, [pc, #152]	; (8000b2c <MX_GPIO_Init+0xd0>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a96:	4a25      	ldr	r2, [pc, #148]	; (8000b2c <MX_GPIO_Init+0xd0>)
 8000a98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a9e:	4b23      	ldr	r3, [pc, #140]	; (8000b2c <MX_GPIO_Init+0xd0>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000aa6:	60fb      	str	r3, [r7, #12]
 8000aa8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aaa:	2300      	movs	r3, #0
 8000aac:	60bb      	str	r3, [r7, #8]
 8000aae:	4b1f      	ldr	r3, [pc, #124]	; (8000b2c <MX_GPIO_Init+0xd0>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab2:	4a1e      	ldr	r2, [pc, #120]	; (8000b2c <MX_GPIO_Init+0xd0>)
 8000ab4:	f043 0301 	orr.w	r3, r3, #1
 8000ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aba:	4b1c      	ldr	r3, [pc, #112]	; (8000b2c <MX_GPIO_Init+0xd0>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000abe:	f003 0301 	and.w	r3, r3, #1
 8000ac2:	60bb      	str	r3, [r7, #8]
 8000ac4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	607b      	str	r3, [r7, #4]
 8000aca:	4b18      	ldr	r3, [pc, #96]	; (8000b2c <MX_GPIO_Init+0xd0>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ace:	4a17      	ldr	r2, [pc, #92]	; (8000b2c <MX_GPIO_Init+0xd0>)
 8000ad0:	f043 0302 	orr.w	r3, r3, #2
 8000ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ad6:	4b15      	ldr	r3, [pc, #84]	; (8000b2c <MX_GPIO_Init+0xd0>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ada:	f003 0302 	and.w	r3, r3, #2
 8000ade:	607b      	str	r3, [r7, #4]
 8000ae0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	2120      	movs	r1, #32
 8000ae6:	4812      	ldr	r0, [pc, #72]	; (8000b30 <MX_GPIO_Init+0xd4>)
 8000ae8:	f001 f8c4 	bl	8001c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000aec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000af0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000af2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000af6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af8:	2300      	movs	r3, #0
 8000afa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000afc:	f107 0314 	add.w	r3, r7, #20
 8000b00:	4619      	mov	r1, r3
 8000b02:	480c      	ldr	r0, [pc, #48]	; (8000b34 <MX_GPIO_Init+0xd8>)
 8000b04:	f000 ff22 	bl	800194c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b08:	2320      	movs	r3, #32
 8000b0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b14:	2300      	movs	r3, #0
 8000b16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b18:	f107 0314 	add.w	r3, r7, #20
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4804      	ldr	r0, [pc, #16]	; (8000b30 <MX_GPIO_Init+0xd4>)
 8000b20:	f000 ff14 	bl	800194c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b24:	bf00      	nop
 8000b26:	3728      	adds	r7, #40	; 0x28
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	40023800 	.word	0x40023800
 8000b30:	40020000 	.word	0x40020000
 8000b34:	40020800 	.word	0x40020800

08000b38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b3c:	b672      	cpsid	i
}
 8000b3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b40:	e7fe      	b.n	8000b40 <Error_Handler+0x8>
	...

08000b44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	607b      	str	r3, [r7, #4]
 8000b4e:	4b10      	ldr	r3, [pc, #64]	; (8000b90 <HAL_MspInit+0x4c>)
 8000b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b52:	4a0f      	ldr	r2, [pc, #60]	; (8000b90 <HAL_MspInit+0x4c>)
 8000b54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b58:	6453      	str	r3, [r2, #68]	; 0x44
 8000b5a:	4b0d      	ldr	r3, [pc, #52]	; (8000b90 <HAL_MspInit+0x4c>)
 8000b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b62:	607b      	str	r3, [r7, #4]
 8000b64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b66:	2300      	movs	r3, #0
 8000b68:	603b      	str	r3, [r7, #0]
 8000b6a:	4b09      	ldr	r3, [pc, #36]	; (8000b90 <HAL_MspInit+0x4c>)
 8000b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b6e:	4a08      	ldr	r2, [pc, #32]	; (8000b90 <HAL_MspInit+0x4c>)
 8000b70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b74:	6413      	str	r3, [r2, #64]	; 0x40
 8000b76:	4b06      	ldr	r3, [pc, #24]	; (8000b90 <HAL_MspInit+0x4c>)
 8000b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b7e:	603b      	str	r3, [r7, #0]
 8000b80:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b82:	2007      	movs	r0, #7
 8000b84:	f000 fb24 	bl	80011d0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b88:	bf00      	nop
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	40023800 	.word	0x40023800

08000b94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b08c      	sub	sp, #48	; 0x30
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	f107 031c 	add.w	r3, r7, #28
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
 8000ba8:	60da      	str	r2, [r3, #12]
 8000baa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a4d      	ldr	r2, [pc, #308]	; (8000ce8 <HAL_UART_MspInit+0x154>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d12d      	bne.n	8000c12 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	61bb      	str	r3, [r7, #24]
 8000bba:	4b4c      	ldr	r3, [pc, #304]	; (8000cec <HAL_UART_MspInit+0x158>)
 8000bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bbe:	4a4b      	ldr	r2, [pc, #300]	; (8000cec <HAL_UART_MspInit+0x158>)
 8000bc0:	f043 0310 	orr.w	r3, r3, #16
 8000bc4:	6453      	str	r3, [r2, #68]	; 0x44
 8000bc6:	4b49      	ldr	r3, [pc, #292]	; (8000cec <HAL_UART_MspInit+0x158>)
 8000bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bca:	f003 0310 	and.w	r3, r3, #16
 8000bce:	61bb      	str	r3, [r7, #24]
 8000bd0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	617b      	str	r3, [r7, #20]
 8000bd6:	4b45      	ldr	r3, [pc, #276]	; (8000cec <HAL_UART_MspInit+0x158>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bda:	4a44      	ldr	r2, [pc, #272]	; (8000cec <HAL_UART_MspInit+0x158>)
 8000bdc:	f043 0301 	orr.w	r3, r3, #1
 8000be0:	6313      	str	r3, [r2, #48]	; 0x30
 8000be2:	4b42      	ldr	r3, [pc, #264]	; (8000cec <HAL_UART_MspInit+0x158>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be6:	f003 0301 	and.w	r3, r3, #1
 8000bea:	617b      	str	r3, [r7, #20]
 8000bec:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000bee:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000bf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c00:	2307      	movs	r3, #7
 8000c02:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c04:	f107 031c 	add.w	r3, r7, #28
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4839      	ldr	r0, [pc, #228]	; (8000cf0 <HAL_UART_MspInit+0x15c>)
 8000c0c:	f000 fe9e 	bl	800194c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c10:	e066      	b.n	8000ce0 <HAL_UART_MspInit+0x14c>
  else if(huart->Instance==USART2)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4a37      	ldr	r2, [pc, #220]	; (8000cf4 <HAL_UART_MspInit+0x160>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d161      	bne.n	8000ce0 <HAL_UART_MspInit+0x14c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	613b      	str	r3, [r7, #16]
 8000c20:	4b32      	ldr	r3, [pc, #200]	; (8000cec <HAL_UART_MspInit+0x158>)
 8000c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c24:	4a31      	ldr	r2, [pc, #196]	; (8000cec <HAL_UART_MspInit+0x158>)
 8000c26:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c2a:	6413      	str	r3, [r2, #64]	; 0x40
 8000c2c:	4b2f      	ldr	r3, [pc, #188]	; (8000cec <HAL_UART_MspInit+0x158>)
 8000c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c34:	613b      	str	r3, [r7, #16]
 8000c36:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c38:	2300      	movs	r3, #0
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	4b2b      	ldr	r3, [pc, #172]	; (8000cec <HAL_UART_MspInit+0x158>)
 8000c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c40:	4a2a      	ldr	r2, [pc, #168]	; (8000cec <HAL_UART_MspInit+0x158>)
 8000c42:	f043 0301 	orr.w	r3, r3, #1
 8000c46:	6313      	str	r3, [r2, #48]	; 0x30
 8000c48:	4b28      	ldr	r3, [pc, #160]	; (8000cec <HAL_UART_MspInit+0x158>)
 8000c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4c:	f003 0301 	and.w	r3, r3, #1
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c54:	230c      	movs	r3, #12
 8000c56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c58:	2302      	movs	r3, #2
 8000c5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c60:	2303      	movs	r3, #3
 8000c62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c64:	2307      	movs	r3, #7
 8000c66:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c68:	f107 031c 	add.w	r3, r7, #28
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	4820      	ldr	r0, [pc, #128]	; (8000cf0 <HAL_UART_MspInit+0x15c>)
 8000c70:	f000 fe6c 	bl	800194c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8000c74:	4b20      	ldr	r3, [pc, #128]	; (8000cf8 <HAL_UART_MspInit+0x164>)
 8000c76:	4a21      	ldr	r2, [pc, #132]	; (8000cfc <HAL_UART_MspInit+0x168>)
 8000c78:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8000c7a:	4b1f      	ldr	r3, [pc, #124]	; (8000cf8 <HAL_UART_MspInit+0x164>)
 8000c7c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000c80:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c82:	4b1d      	ldr	r3, [pc, #116]	; (8000cf8 <HAL_UART_MspInit+0x164>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c88:	4b1b      	ldr	r3, [pc, #108]	; (8000cf8 <HAL_UART_MspInit+0x164>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000c8e:	4b1a      	ldr	r3, [pc, #104]	; (8000cf8 <HAL_UART_MspInit+0x164>)
 8000c90:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c94:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c96:	4b18      	ldr	r3, [pc, #96]	; (8000cf8 <HAL_UART_MspInit+0x164>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c9c:	4b16      	ldr	r3, [pc, #88]	; (8000cf8 <HAL_UART_MspInit+0x164>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000ca2:	4b15      	ldr	r3, [pc, #84]	; (8000cf8 <HAL_UART_MspInit+0x164>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000ca8:	4b13      	ldr	r3, [pc, #76]	; (8000cf8 <HAL_UART_MspInit+0x164>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000cae:	4b12      	ldr	r3, [pc, #72]	; (8000cf8 <HAL_UART_MspInit+0x164>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000cb4:	4810      	ldr	r0, [pc, #64]	; (8000cf8 <HAL_UART_MspInit+0x164>)
 8000cb6:	f000 facd 	bl	8001254 <HAL_DMA_Init>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <HAL_UART_MspInit+0x130>
      Error_Handler();
 8000cc0:	f7ff ff3a 	bl	8000b38 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	4a0c      	ldr	r2, [pc, #48]	; (8000cf8 <HAL_UART_MspInit+0x164>)
 8000cc8:	639a      	str	r2, [r3, #56]	; 0x38
 8000cca:	4a0b      	ldr	r2, [pc, #44]	; (8000cf8 <HAL_UART_MspInit+0x164>)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	2026      	movs	r0, #38	; 0x26
 8000cd6:	f000 fa86 	bl	80011e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000cda:	2026      	movs	r0, #38	; 0x26
 8000cdc:	f000 fa9f 	bl	800121e <HAL_NVIC_EnableIRQ>
}
 8000ce0:	bf00      	nop
 8000ce2:	3730      	adds	r7, #48	; 0x30
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	40011000 	.word	0x40011000
 8000cec:	40023800 	.word	0x40023800
 8000cf0:	40020000 	.word	0x40020000
 8000cf4:	40004400 	.word	0x40004400
 8000cf8:	20000114 	.word	0x20000114
 8000cfc:	40026088 	.word	0x40026088

08000d00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d04:	e7fe      	b.n	8000d04 <NMI_Handler+0x4>

08000d06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d06:	b480      	push	{r7}
 8000d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d0a:	e7fe      	b.n	8000d0a <HardFault_Handler+0x4>

08000d0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d10:	e7fe      	b.n	8000d10 <MemManage_Handler+0x4>

08000d12 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d12:	b480      	push	{r7}
 8000d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d16:	e7fe      	b.n	8000d16 <BusFault_Handler+0x4>

08000d18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d1c:	e7fe      	b.n	8000d1c <UsageFault_Handler+0x4>

08000d1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d1e:	b480      	push	{r7}
 8000d20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d22:	bf00      	nop
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr

08000d2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr

08000d3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d3a:	b480      	push	{r7}
 8000d3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d4c:	f000 f92c 	bl	8000fa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d50:	bf00      	nop
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000d58:	4802      	ldr	r0, [pc, #8]	; (8000d64 <DMA1_Stream5_IRQHandler+0x10>)
 8000d5a:	f000 fbbb 	bl	80014d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000d5e:	bf00      	nop
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	20000114 	.word	0x20000114

08000d68 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d6c:	4802      	ldr	r0, [pc, #8]	; (8000d78 <USART2_IRQHandler+0x10>)
 8000d6e:	f001 ff05 	bl	8002b7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d72:	bf00      	nop
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	200000d0 	.word	0x200000d0

08000d7c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b086      	sub	sp, #24
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	60f8      	str	r0, [r7, #12]
 8000d84:	60b9      	str	r1, [r7, #8]
 8000d86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d88:	2300      	movs	r3, #0
 8000d8a:	617b      	str	r3, [r7, #20]
 8000d8c:	e00a      	b.n	8000da4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d8e:	f3af 8000 	nop.w
 8000d92:	4601      	mov	r1, r0
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	1c5a      	adds	r2, r3, #1
 8000d98:	60ba      	str	r2, [r7, #8]
 8000d9a:	b2ca      	uxtb	r2, r1
 8000d9c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d9e:	697b      	ldr	r3, [r7, #20]
 8000da0:	3301      	adds	r3, #1
 8000da2:	617b      	str	r3, [r7, #20]
 8000da4:	697a      	ldr	r2, [r7, #20]
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	429a      	cmp	r2, r3
 8000daa:	dbf0      	blt.n	8000d8e <_read+0x12>
  }

  return len;
 8000dac:	687b      	ldr	r3, [r7, #4]
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	3718      	adds	r7, #24
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}

08000db6 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000db6:	b480      	push	{r7}
 8000db8:	b083      	sub	sp, #12
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000dbe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	370c      	adds	r7, #12
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr

08000dce <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dce:	b480      	push	{r7}
 8000dd0:	b083      	sub	sp, #12
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	6078      	str	r0, [r7, #4]
 8000dd6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dde:	605a      	str	r2, [r3, #4]
  return 0;
 8000de0:	2300      	movs	r3, #0
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	370c      	adds	r7, #12
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr

08000dee <_isatty>:

int _isatty(int file)
{
 8000dee:	b480      	push	{r7}
 8000df0:	b083      	sub	sp, #12
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000df6:	2301      	movs	r3, #1
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	370c      	adds	r7, #12
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr

08000e04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b085      	sub	sp, #20
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e10:	2300      	movs	r3, #0
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	3714      	adds	r7, #20
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
	...

08000e20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b086      	sub	sp, #24
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e28:	4a14      	ldr	r2, [pc, #80]	; (8000e7c <_sbrk+0x5c>)
 8000e2a:	4b15      	ldr	r3, [pc, #84]	; (8000e80 <_sbrk+0x60>)
 8000e2c:	1ad3      	subs	r3, r2, r3
 8000e2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e34:	4b13      	ldr	r3, [pc, #76]	; (8000e84 <_sbrk+0x64>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d102      	bne.n	8000e42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e3c:	4b11      	ldr	r3, [pc, #68]	; (8000e84 <_sbrk+0x64>)
 8000e3e:	4a12      	ldr	r2, [pc, #72]	; (8000e88 <_sbrk+0x68>)
 8000e40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e42:	4b10      	ldr	r3, [pc, #64]	; (8000e84 <_sbrk+0x64>)
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	4413      	add	r3, r2
 8000e4a:	693a      	ldr	r2, [r7, #16]
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	d207      	bcs.n	8000e60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e50:	f002 fdc8 	bl	80039e4 <__errno>
 8000e54:	4603      	mov	r3, r0
 8000e56:	220c      	movs	r2, #12
 8000e58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e5e:	e009      	b.n	8000e74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e60:	4b08      	ldr	r3, [pc, #32]	; (8000e84 <_sbrk+0x64>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e66:	4b07      	ldr	r3, [pc, #28]	; (8000e84 <_sbrk+0x64>)
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	4a05      	ldr	r2, [pc, #20]	; (8000e84 <_sbrk+0x64>)
 8000e70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e72:	68fb      	ldr	r3, [r7, #12]
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	3718      	adds	r7, #24
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	20020000 	.word	0x20020000
 8000e80:	00000400 	.word	0x00000400
 8000e84:	20000304 	.word	0x20000304
 8000e88:	20000320 	.word	0x20000320

08000e8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e90:	4b06      	ldr	r3, [pc, #24]	; (8000eac <SystemInit+0x20>)
 8000e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e96:	4a05      	ldr	r2, [pc, #20]	; (8000eac <SystemInit+0x20>)
 8000e98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ea0:	bf00      	nop
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	e000ed00 	.word	0xe000ed00

08000eb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000eb0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ee8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000eb4:	480d      	ldr	r0, [pc, #52]	; (8000eec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000eb6:	490e      	ldr	r1, [pc, #56]	; (8000ef0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000eb8:	4a0e      	ldr	r2, [pc, #56]	; (8000ef4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000eba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ebc:	e002      	b.n	8000ec4 <LoopCopyDataInit>

08000ebe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ebe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ec0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ec2:	3304      	adds	r3, #4

08000ec4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ec4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ec6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ec8:	d3f9      	bcc.n	8000ebe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eca:	4a0b      	ldr	r2, [pc, #44]	; (8000ef8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ecc:	4c0b      	ldr	r4, [pc, #44]	; (8000efc <LoopFillZerobss+0x26>)
  movs r3, #0
 8000ece:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ed0:	e001      	b.n	8000ed6 <LoopFillZerobss>

08000ed2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ed2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ed4:	3204      	adds	r2, #4

08000ed6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ed6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ed8:	d3fb      	bcc.n	8000ed2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000eda:	f7ff ffd7 	bl	8000e8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ede:	f002 fd87 	bl	80039f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ee2:	f7ff fc17 	bl	8000714 <main>
  bx  lr    
 8000ee6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ee8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000eec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ef0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000ef4:	08004e24 	.word	0x08004e24
  ldr r2, =_sbss
 8000ef8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000efc:	2000031c 	.word	0x2000031c

08000f00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f00:	e7fe      	b.n	8000f00 <ADC_IRQHandler>
	...

08000f04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f08:	4b0e      	ldr	r3, [pc, #56]	; (8000f44 <HAL_Init+0x40>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a0d      	ldr	r2, [pc, #52]	; (8000f44 <HAL_Init+0x40>)
 8000f0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f14:	4b0b      	ldr	r3, [pc, #44]	; (8000f44 <HAL_Init+0x40>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a0a      	ldr	r2, [pc, #40]	; (8000f44 <HAL_Init+0x40>)
 8000f1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f20:	4b08      	ldr	r3, [pc, #32]	; (8000f44 <HAL_Init+0x40>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a07      	ldr	r2, [pc, #28]	; (8000f44 <HAL_Init+0x40>)
 8000f26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f2c:	2003      	movs	r0, #3
 8000f2e:	f000 f94f 	bl	80011d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f32:	2000      	movs	r0, #0
 8000f34:	f000 f808 	bl	8000f48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f38:	f7ff fe04 	bl	8000b44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f3c:	2300      	movs	r3, #0
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	40023c00 	.word	0x40023c00

08000f48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f50:	4b12      	ldr	r3, [pc, #72]	; (8000f9c <HAL_InitTick+0x54>)
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	4b12      	ldr	r3, [pc, #72]	; (8000fa0 <HAL_InitTick+0x58>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	4619      	mov	r1, r3
 8000f5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f66:	4618      	mov	r0, r3
 8000f68:	f000 f967 	bl	800123a <HAL_SYSTICK_Config>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f72:	2301      	movs	r3, #1
 8000f74:	e00e      	b.n	8000f94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	2b0f      	cmp	r3, #15
 8000f7a:	d80a      	bhi.n	8000f92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	6879      	ldr	r1, [r7, #4]
 8000f80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f84:	f000 f92f 	bl	80011e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f88:	4a06      	ldr	r2, [pc, #24]	; (8000fa4 <HAL_InitTick+0x5c>)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	e000      	b.n	8000f94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f92:	2301      	movs	r3, #1
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3708      	adds	r7, #8
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	20000000 	.word	0x20000000
 8000fa0:	20000008 	.word	0x20000008
 8000fa4:	20000004 	.word	0x20000004

08000fa8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fac:	4b06      	ldr	r3, [pc, #24]	; (8000fc8 <HAL_IncTick+0x20>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	4b06      	ldr	r3, [pc, #24]	; (8000fcc <HAL_IncTick+0x24>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	4a04      	ldr	r2, [pc, #16]	; (8000fcc <HAL_IncTick+0x24>)
 8000fba:	6013      	str	r3, [r2, #0]
}
 8000fbc:	bf00      	nop
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	20000008 	.word	0x20000008
 8000fcc:	20000308 	.word	0x20000308

08000fd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fd4:	4b03      	ldr	r3, [pc, #12]	; (8000fe4 <HAL_GetTick+0x14>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	20000308 	.word	0x20000308

08000fe8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ff0:	f7ff ffee 	bl	8000fd0 <HAL_GetTick>
 8000ff4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001000:	d005      	beq.n	800100e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001002:	4b0a      	ldr	r3, [pc, #40]	; (800102c <HAL_Delay+0x44>)
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	461a      	mov	r2, r3
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	4413      	add	r3, r2
 800100c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800100e:	bf00      	nop
 8001010:	f7ff ffde 	bl	8000fd0 <HAL_GetTick>
 8001014:	4602      	mov	r2, r0
 8001016:	68bb      	ldr	r3, [r7, #8]
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	68fa      	ldr	r2, [r7, #12]
 800101c:	429a      	cmp	r2, r3
 800101e:	d8f7      	bhi.n	8001010 <HAL_Delay+0x28>
  {
  }
}
 8001020:	bf00      	nop
 8001022:	bf00      	nop
 8001024:	3710      	adds	r7, #16
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	20000008 	.word	0x20000008

08001030 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001030:	b480      	push	{r7}
 8001032:	b085      	sub	sp, #20
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	f003 0307 	and.w	r3, r3, #7
 800103e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001040:	4b0c      	ldr	r3, [pc, #48]	; (8001074 <__NVIC_SetPriorityGrouping+0x44>)
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001046:	68ba      	ldr	r2, [r7, #8]
 8001048:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800104c:	4013      	ands	r3, r2
 800104e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001058:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800105c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001060:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001062:	4a04      	ldr	r2, [pc, #16]	; (8001074 <__NVIC_SetPriorityGrouping+0x44>)
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	60d3      	str	r3, [r2, #12]
}
 8001068:	bf00      	nop
 800106a:	3714      	adds	r7, #20
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr
 8001074:	e000ed00 	.word	0xe000ed00

08001078 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800107c:	4b04      	ldr	r3, [pc, #16]	; (8001090 <__NVIC_GetPriorityGrouping+0x18>)
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	0a1b      	lsrs	r3, r3, #8
 8001082:	f003 0307 	and.w	r3, r3, #7
}
 8001086:	4618      	mov	r0, r3
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr
 8001090:	e000ed00 	.word	0xe000ed00

08001094 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800109e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	db0b      	blt.n	80010be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010a6:	79fb      	ldrb	r3, [r7, #7]
 80010a8:	f003 021f 	and.w	r2, r3, #31
 80010ac:	4907      	ldr	r1, [pc, #28]	; (80010cc <__NVIC_EnableIRQ+0x38>)
 80010ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b2:	095b      	lsrs	r3, r3, #5
 80010b4:	2001      	movs	r0, #1
 80010b6:	fa00 f202 	lsl.w	r2, r0, r2
 80010ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010be:	bf00      	nop
 80010c0:	370c      	adds	r7, #12
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop
 80010cc:	e000e100 	.word	0xe000e100

080010d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	6039      	str	r1, [r7, #0]
 80010da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	db0a      	blt.n	80010fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	b2da      	uxtb	r2, r3
 80010e8:	490c      	ldr	r1, [pc, #48]	; (800111c <__NVIC_SetPriority+0x4c>)
 80010ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ee:	0112      	lsls	r2, r2, #4
 80010f0:	b2d2      	uxtb	r2, r2
 80010f2:	440b      	add	r3, r1
 80010f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010f8:	e00a      	b.n	8001110 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	b2da      	uxtb	r2, r3
 80010fe:	4908      	ldr	r1, [pc, #32]	; (8001120 <__NVIC_SetPriority+0x50>)
 8001100:	79fb      	ldrb	r3, [r7, #7]
 8001102:	f003 030f 	and.w	r3, r3, #15
 8001106:	3b04      	subs	r3, #4
 8001108:	0112      	lsls	r2, r2, #4
 800110a:	b2d2      	uxtb	r2, r2
 800110c:	440b      	add	r3, r1
 800110e:	761a      	strb	r2, [r3, #24]
}
 8001110:	bf00      	nop
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr
 800111c:	e000e100 	.word	0xe000e100
 8001120:	e000ed00 	.word	0xe000ed00

08001124 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001124:	b480      	push	{r7}
 8001126:	b089      	sub	sp, #36	; 0x24
 8001128:	af00      	add	r7, sp, #0
 800112a:	60f8      	str	r0, [r7, #12]
 800112c:	60b9      	str	r1, [r7, #8]
 800112e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	f003 0307 	and.w	r3, r3, #7
 8001136:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001138:	69fb      	ldr	r3, [r7, #28]
 800113a:	f1c3 0307 	rsb	r3, r3, #7
 800113e:	2b04      	cmp	r3, #4
 8001140:	bf28      	it	cs
 8001142:	2304      	movcs	r3, #4
 8001144:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	3304      	adds	r3, #4
 800114a:	2b06      	cmp	r3, #6
 800114c:	d902      	bls.n	8001154 <NVIC_EncodePriority+0x30>
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	3b03      	subs	r3, #3
 8001152:	e000      	b.n	8001156 <NVIC_EncodePriority+0x32>
 8001154:	2300      	movs	r3, #0
 8001156:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001158:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800115c:	69bb      	ldr	r3, [r7, #24]
 800115e:	fa02 f303 	lsl.w	r3, r2, r3
 8001162:	43da      	mvns	r2, r3
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	401a      	ands	r2, r3
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800116c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	fa01 f303 	lsl.w	r3, r1, r3
 8001176:	43d9      	mvns	r1, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800117c:	4313      	orrs	r3, r2
         );
}
 800117e:	4618      	mov	r0, r3
 8001180:	3724      	adds	r7, #36	; 0x24
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
	...

0800118c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	3b01      	subs	r3, #1
 8001198:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800119c:	d301      	bcc.n	80011a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800119e:	2301      	movs	r3, #1
 80011a0:	e00f      	b.n	80011c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011a2:	4a0a      	ldr	r2, [pc, #40]	; (80011cc <SysTick_Config+0x40>)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	3b01      	subs	r3, #1
 80011a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011aa:	210f      	movs	r1, #15
 80011ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80011b0:	f7ff ff8e 	bl	80010d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011b4:	4b05      	ldr	r3, [pc, #20]	; (80011cc <SysTick_Config+0x40>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011ba:	4b04      	ldr	r3, [pc, #16]	; (80011cc <SysTick_Config+0x40>)
 80011bc:	2207      	movs	r2, #7
 80011be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011c0:	2300      	movs	r3, #0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	e000e010 	.word	0xe000e010

080011d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011d8:	6878      	ldr	r0, [r7, #4]
 80011da:	f7ff ff29 	bl	8001030 <__NVIC_SetPriorityGrouping>
}
 80011de:	bf00      	nop
 80011e0:	3708      	adds	r7, #8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}

080011e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011e6:	b580      	push	{r7, lr}
 80011e8:	b086      	sub	sp, #24
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	4603      	mov	r3, r0
 80011ee:	60b9      	str	r1, [r7, #8]
 80011f0:	607a      	str	r2, [r7, #4]
 80011f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011f4:	2300      	movs	r3, #0
 80011f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011f8:	f7ff ff3e 	bl	8001078 <__NVIC_GetPriorityGrouping>
 80011fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011fe:	687a      	ldr	r2, [r7, #4]
 8001200:	68b9      	ldr	r1, [r7, #8]
 8001202:	6978      	ldr	r0, [r7, #20]
 8001204:	f7ff ff8e 	bl	8001124 <NVIC_EncodePriority>
 8001208:	4602      	mov	r2, r0
 800120a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800120e:	4611      	mov	r1, r2
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff ff5d 	bl	80010d0 <__NVIC_SetPriority>
}
 8001216:	bf00      	nop
 8001218:	3718      	adds	r7, #24
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}

0800121e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800121e:	b580      	push	{r7, lr}
 8001220:	b082      	sub	sp, #8
 8001222:	af00      	add	r7, sp, #0
 8001224:	4603      	mov	r3, r0
 8001226:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001228:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff ff31 	bl	8001094 <__NVIC_EnableIRQ>
}
 8001232:	bf00      	nop
 8001234:	3708      	adds	r7, #8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}

0800123a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800123a:	b580      	push	{r7, lr}
 800123c:	b082      	sub	sp, #8
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f7ff ffa2 	bl	800118c <SysTick_Config>
 8001248:	4603      	mov	r3, r0
}
 800124a:	4618      	mov	r0, r3
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
	...

08001254 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800125c:	2300      	movs	r3, #0
 800125e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001260:	f7ff feb6 	bl	8000fd0 <HAL_GetTick>
 8001264:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d101      	bne.n	8001270 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800126c:	2301      	movs	r3, #1
 800126e:	e099      	b.n	80013a4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2202      	movs	r2, #2
 8001274:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2200      	movs	r2, #0
 800127c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f022 0201 	bic.w	r2, r2, #1
 800128e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001290:	e00f      	b.n	80012b2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001292:	f7ff fe9d 	bl	8000fd0 <HAL_GetTick>
 8001296:	4602      	mov	r2, r0
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	2b05      	cmp	r3, #5
 800129e:	d908      	bls.n	80012b2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2220      	movs	r2, #32
 80012a4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2203      	movs	r2, #3
 80012aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80012ae:	2303      	movs	r3, #3
 80012b0:	e078      	b.n	80013a4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f003 0301 	and.w	r3, r3, #1
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d1e8      	bne.n	8001292 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80012c8:	697a      	ldr	r2, [r7, #20]
 80012ca:	4b38      	ldr	r3, [pc, #224]	; (80013ac <HAL_DMA_Init+0x158>)
 80012cc:	4013      	ands	r3, r2
 80012ce:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	685a      	ldr	r2, [r3, #4]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80012de:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	691b      	ldr	r3, [r3, #16]
 80012e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	699b      	ldr	r3, [r3, #24]
 80012f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6a1b      	ldr	r3, [r3, #32]
 80012fc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80012fe:	697a      	ldr	r2, [r7, #20]
 8001300:	4313      	orrs	r3, r2
 8001302:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001308:	2b04      	cmp	r3, #4
 800130a:	d107      	bne.n	800131c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001314:	4313      	orrs	r3, r2
 8001316:	697a      	ldr	r2, [r7, #20]
 8001318:	4313      	orrs	r3, r2
 800131a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	697a      	ldr	r2, [r7, #20]
 8001322:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	695b      	ldr	r3, [r3, #20]
 800132a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	f023 0307 	bic.w	r3, r3, #7
 8001332:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001338:	697a      	ldr	r2, [r7, #20]
 800133a:	4313      	orrs	r3, r2
 800133c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001342:	2b04      	cmp	r3, #4
 8001344:	d117      	bne.n	8001376 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800134a:	697a      	ldr	r2, [r7, #20]
 800134c:	4313      	orrs	r3, r2
 800134e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001354:	2b00      	cmp	r3, #0
 8001356:	d00e      	beq.n	8001376 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f000 fa7b 	bl	8001854 <DMA_CheckFifoParam>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d008      	beq.n	8001376 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2240      	movs	r2, #64	; 0x40
 8001368:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2201      	movs	r2, #1
 800136e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001372:	2301      	movs	r3, #1
 8001374:	e016      	b.n	80013a4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	697a      	ldr	r2, [r7, #20]
 800137c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f000 fa32 	bl	80017e8 <DMA_CalcBaseAndBitshift>
 8001384:	4603      	mov	r3, r0
 8001386:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800138c:	223f      	movs	r2, #63	; 0x3f
 800138e:	409a      	lsls	r2, r3
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2200      	movs	r2, #0
 8001398:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2201      	movs	r2, #1
 800139e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80013a2:	2300      	movs	r3, #0
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3718      	adds	r7, #24
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	f010803f 	.word	0xf010803f

080013b0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013bc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80013be:	f7ff fe07 	bl	8000fd0 <HAL_GetTick>
 80013c2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	2b02      	cmp	r3, #2
 80013ce:	d008      	beq.n	80013e2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2280      	movs	r2, #128	; 0x80
 80013d4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2200      	movs	r2, #0
 80013da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	e052      	b.n	8001488 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	681a      	ldr	r2, [r3, #0]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f022 0216 	bic.w	r2, r2, #22
 80013f0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	695a      	ldr	r2, [r3, #20]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001400:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001406:	2b00      	cmp	r3, #0
 8001408:	d103      	bne.n	8001412 <HAL_DMA_Abort+0x62>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800140e:	2b00      	cmp	r3, #0
 8001410:	d007      	beq.n	8001422 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f022 0208 	bic.w	r2, r2, #8
 8001420:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f022 0201 	bic.w	r2, r2, #1
 8001430:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001432:	e013      	b.n	800145c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001434:	f7ff fdcc 	bl	8000fd0 <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	2b05      	cmp	r3, #5
 8001440:	d90c      	bls.n	800145c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2220      	movs	r2, #32
 8001446:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2203      	movs	r2, #3
 800144c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2200      	movs	r2, #0
 8001454:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001458:	2303      	movs	r3, #3
 800145a:	e015      	b.n	8001488 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	2b00      	cmp	r3, #0
 8001468:	d1e4      	bne.n	8001434 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800146e:	223f      	movs	r2, #63	; 0x3f
 8001470:	409a      	lsls	r2, r3
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2201      	movs	r2, #1
 800147a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2200      	movs	r2, #0
 8001482:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001486:	2300      	movs	r3, #0
}
 8001488:	4618      	mov	r0, r3
 800148a:	3710      	adds	r7, #16
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}

08001490 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800149e:	b2db      	uxtb	r3, r3
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d004      	beq.n	80014ae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2280      	movs	r2, #128	; 0x80
 80014a8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	e00c      	b.n	80014c8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2205      	movs	r2, #5
 80014b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f022 0201 	bic.w	r2, r2, #1
 80014c4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80014c6:	2300      	movs	r3, #0
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	370c      	adds	r7, #12
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr

080014d4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b086      	sub	sp, #24
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80014dc:	2300      	movs	r3, #0
 80014de:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80014e0:	4b8e      	ldr	r3, [pc, #568]	; (800171c <HAL_DMA_IRQHandler+0x248>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a8e      	ldr	r2, [pc, #568]	; (8001720 <HAL_DMA_IRQHandler+0x24c>)
 80014e6:	fba2 2303 	umull	r2, r3, r2, r3
 80014ea:	0a9b      	lsrs	r3, r3, #10
 80014ec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014f2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014fe:	2208      	movs	r2, #8
 8001500:	409a      	lsls	r2, r3
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	4013      	ands	r3, r2
 8001506:	2b00      	cmp	r3, #0
 8001508:	d01a      	beq.n	8001540 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f003 0304 	and.w	r3, r3, #4
 8001514:	2b00      	cmp	r3, #0
 8001516:	d013      	beq.n	8001540 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f022 0204 	bic.w	r2, r2, #4
 8001526:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800152c:	2208      	movs	r2, #8
 800152e:	409a      	lsls	r2, r3
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001538:	f043 0201 	orr.w	r2, r3, #1
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001544:	2201      	movs	r2, #1
 8001546:	409a      	lsls	r2, r3
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	4013      	ands	r3, r2
 800154c:	2b00      	cmp	r3, #0
 800154e:	d012      	beq.n	8001576 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	695b      	ldr	r3, [r3, #20]
 8001556:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800155a:	2b00      	cmp	r3, #0
 800155c:	d00b      	beq.n	8001576 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001562:	2201      	movs	r2, #1
 8001564:	409a      	lsls	r2, r3
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800156e:	f043 0202 	orr.w	r2, r3, #2
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800157a:	2204      	movs	r2, #4
 800157c:	409a      	lsls	r2, r3
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	4013      	ands	r3, r2
 8001582:	2b00      	cmp	r3, #0
 8001584:	d012      	beq.n	80015ac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 0302 	and.w	r3, r3, #2
 8001590:	2b00      	cmp	r3, #0
 8001592:	d00b      	beq.n	80015ac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001598:	2204      	movs	r2, #4
 800159a:	409a      	lsls	r2, r3
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015a4:	f043 0204 	orr.w	r2, r3, #4
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015b0:	2210      	movs	r2, #16
 80015b2:	409a      	lsls	r2, r3
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	4013      	ands	r3, r2
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d043      	beq.n	8001644 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 0308 	and.w	r3, r3, #8
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d03c      	beq.n	8001644 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015ce:	2210      	movs	r2, #16
 80015d0:	409a      	lsls	r2, r3
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d018      	beq.n	8001616 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d108      	bne.n	8001604 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d024      	beq.n	8001644 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	4798      	blx	r3
 8001602:	e01f      	b.n	8001644 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001608:	2b00      	cmp	r3, #0
 800160a:	d01b      	beq.n	8001644 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	4798      	blx	r3
 8001614:	e016      	b.n	8001644 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001620:	2b00      	cmp	r3, #0
 8001622:	d107      	bne.n	8001634 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f022 0208 	bic.w	r2, r2, #8
 8001632:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001638:	2b00      	cmp	r3, #0
 800163a:	d003      	beq.n	8001644 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001648:	2220      	movs	r2, #32
 800164a:	409a      	lsls	r2, r3
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	4013      	ands	r3, r2
 8001650:	2b00      	cmp	r3, #0
 8001652:	f000 808f 	beq.w	8001774 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f003 0310 	and.w	r3, r3, #16
 8001660:	2b00      	cmp	r3, #0
 8001662:	f000 8087 	beq.w	8001774 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800166a:	2220      	movs	r2, #32
 800166c:	409a      	lsls	r2, r3
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001678:	b2db      	uxtb	r3, r3
 800167a:	2b05      	cmp	r3, #5
 800167c:	d136      	bne.n	80016ec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f022 0216 	bic.w	r2, r2, #22
 800168c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	695a      	ldr	r2, [r3, #20]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800169c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d103      	bne.n	80016ae <HAL_DMA_IRQHandler+0x1da>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d007      	beq.n	80016be <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f022 0208 	bic.w	r2, r2, #8
 80016bc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016c2:	223f      	movs	r2, #63	; 0x3f
 80016c4:	409a      	lsls	r2, r3
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2201      	movs	r2, #1
 80016ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2200      	movs	r2, #0
 80016d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d07e      	beq.n	80017e0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	4798      	blx	r3
        }
        return;
 80016ea:	e079      	b.n	80017e0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d01d      	beq.n	8001736 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001704:	2b00      	cmp	r3, #0
 8001706:	d10d      	bne.n	8001724 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800170c:	2b00      	cmp	r3, #0
 800170e:	d031      	beq.n	8001774 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	4798      	blx	r3
 8001718:	e02c      	b.n	8001774 <HAL_DMA_IRQHandler+0x2a0>
 800171a:	bf00      	nop
 800171c:	20000000 	.word	0x20000000
 8001720:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001728:	2b00      	cmp	r3, #0
 800172a:	d023      	beq.n	8001774 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	4798      	blx	r3
 8001734:	e01e      	b.n	8001774 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001740:	2b00      	cmp	r3, #0
 8001742:	d10f      	bne.n	8001764 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f022 0210 	bic.w	r2, r2, #16
 8001752:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2201      	movs	r2, #1
 8001758:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2200      	movs	r2, #0
 8001760:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001768:	2b00      	cmp	r3, #0
 800176a:	d003      	beq.n	8001774 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001778:	2b00      	cmp	r3, #0
 800177a:	d032      	beq.n	80017e2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001780:	f003 0301 	and.w	r3, r3, #1
 8001784:	2b00      	cmp	r3, #0
 8001786:	d022      	beq.n	80017ce <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2205      	movs	r2, #5
 800178c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f022 0201 	bic.w	r2, r2, #1
 800179e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	3301      	adds	r3, #1
 80017a4:	60bb      	str	r3, [r7, #8]
 80017a6:	697a      	ldr	r2, [r7, #20]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d307      	bcc.n	80017bc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0301 	and.w	r3, r3, #1
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1f2      	bne.n	80017a0 <HAL_DMA_IRQHandler+0x2cc>
 80017ba:	e000      	b.n	80017be <HAL_DMA_IRQHandler+0x2ea>
          break;
 80017bc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2201      	movs	r2, #1
 80017c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2200      	movs	r2, #0
 80017ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d005      	beq.n	80017e2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	4798      	blx	r3
 80017de:	e000      	b.n	80017e2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80017e0:	bf00      	nop
    }
  }
}
 80017e2:	3718      	adds	r7, #24
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b085      	sub	sp, #20
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	3b10      	subs	r3, #16
 80017f8:	4a14      	ldr	r2, [pc, #80]	; (800184c <DMA_CalcBaseAndBitshift+0x64>)
 80017fa:	fba2 2303 	umull	r2, r3, r2, r3
 80017fe:	091b      	lsrs	r3, r3, #4
 8001800:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001802:	4a13      	ldr	r2, [pc, #76]	; (8001850 <DMA_CalcBaseAndBitshift+0x68>)
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	4413      	add	r3, r2
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	461a      	mov	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	2b03      	cmp	r3, #3
 8001814:	d909      	bls.n	800182a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800181e:	f023 0303 	bic.w	r3, r3, #3
 8001822:	1d1a      	adds	r2, r3, #4
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	659a      	str	r2, [r3, #88]	; 0x58
 8001828:	e007      	b.n	800183a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001832:	f023 0303 	bic.w	r3, r3, #3
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800183e:	4618      	mov	r0, r3
 8001840:	3714      	adds	r7, #20
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	aaaaaaab 	.word	0xaaaaaaab
 8001850:	08004d74 	.word	0x08004d74

08001854 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001854:	b480      	push	{r7}
 8001856:	b085      	sub	sp, #20
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800185c:	2300      	movs	r3, #0
 800185e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001864:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	699b      	ldr	r3, [r3, #24]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d11f      	bne.n	80018ae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	2b03      	cmp	r3, #3
 8001872:	d856      	bhi.n	8001922 <DMA_CheckFifoParam+0xce>
 8001874:	a201      	add	r2, pc, #4	; (adr r2, 800187c <DMA_CheckFifoParam+0x28>)
 8001876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800187a:	bf00      	nop
 800187c:	0800188d 	.word	0x0800188d
 8001880:	0800189f 	.word	0x0800189f
 8001884:	0800188d 	.word	0x0800188d
 8001888:	08001923 	.word	0x08001923
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001890:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d046      	beq.n	8001926 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001898:	2301      	movs	r3, #1
 800189a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800189c:	e043      	b.n	8001926 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80018a6:	d140      	bne.n	800192a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80018ac:	e03d      	b.n	800192a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	699b      	ldr	r3, [r3, #24]
 80018b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80018b6:	d121      	bne.n	80018fc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	2b03      	cmp	r3, #3
 80018bc:	d837      	bhi.n	800192e <DMA_CheckFifoParam+0xda>
 80018be:	a201      	add	r2, pc, #4	; (adr r2, 80018c4 <DMA_CheckFifoParam+0x70>)
 80018c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018c4:	080018d5 	.word	0x080018d5
 80018c8:	080018db 	.word	0x080018db
 80018cc:	080018d5 	.word	0x080018d5
 80018d0:	080018ed 	.word	0x080018ed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	73fb      	strb	r3, [r7, #15]
      break;
 80018d8:	e030      	b.n	800193c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d025      	beq.n	8001932 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80018ea:	e022      	b.n	8001932 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018f0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80018f4:	d11f      	bne.n	8001936 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80018fa:	e01c      	b.n	8001936 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d903      	bls.n	800190a <DMA_CheckFifoParam+0xb6>
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	2b03      	cmp	r3, #3
 8001906:	d003      	beq.n	8001910 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001908:	e018      	b.n	800193c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	73fb      	strb	r3, [r7, #15]
      break;
 800190e:	e015      	b.n	800193c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001914:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001918:	2b00      	cmp	r3, #0
 800191a:	d00e      	beq.n	800193a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	73fb      	strb	r3, [r7, #15]
      break;
 8001920:	e00b      	b.n	800193a <DMA_CheckFifoParam+0xe6>
      break;
 8001922:	bf00      	nop
 8001924:	e00a      	b.n	800193c <DMA_CheckFifoParam+0xe8>
      break;
 8001926:	bf00      	nop
 8001928:	e008      	b.n	800193c <DMA_CheckFifoParam+0xe8>
      break;
 800192a:	bf00      	nop
 800192c:	e006      	b.n	800193c <DMA_CheckFifoParam+0xe8>
      break;
 800192e:	bf00      	nop
 8001930:	e004      	b.n	800193c <DMA_CheckFifoParam+0xe8>
      break;
 8001932:	bf00      	nop
 8001934:	e002      	b.n	800193c <DMA_CheckFifoParam+0xe8>
      break;   
 8001936:	bf00      	nop
 8001938:	e000      	b.n	800193c <DMA_CheckFifoParam+0xe8>
      break;
 800193a:	bf00      	nop
    }
  } 
  
  return status; 
 800193c:	7bfb      	ldrb	r3, [r7, #15]
}
 800193e:	4618      	mov	r0, r3
 8001940:	3714      	adds	r7, #20
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop

0800194c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800194c:	b480      	push	{r7}
 800194e:	b089      	sub	sp, #36	; 0x24
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001956:	2300      	movs	r3, #0
 8001958:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800195a:	2300      	movs	r3, #0
 800195c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800195e:	2300      	movs	r3, #0
 8001960:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001962:	2300      	movs	r3, #0
 8001964:	61fb      	str	r3, [r7, #28]
 8001966:	e165      	b.n	8001c34 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001968:	2201      	movs	r2, #1
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	fa02 f303 	lsl.w	r3, r2, r3
 8001970:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	697a      	ldr	r2, [r7, #20]
 8001978:	4013      	ands	r3, r2
 800197a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800197c:	693a      	ldr	r2, [r7, #16]
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	429a      	cmp	r2, r3
 8001982:	f040 8154 	bne.w	8001c2e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f003 0303 	and.w	r3, r3, #3
 800198e:	2b01      	cmp	r3, #1
 8001990:	d005      	beq.n	800199e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800199a:	2b02      	cmp	r3, #2
 800199c:	d130      	bne.n	8001a00 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019a4:	69fb      	ldr	r3, [r7, #28]
 80019a6:	005b      	lsls	r3, r3, #1
 80019a8:	2203      	movs	r2, #3
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	43db      	mvns	r3, r3
 80019b0:	69ba      	ldr	r2, [r7, #24]
 80019b2:	4013      	ands	r3, r2
 80019b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	68da      	ldr	r2, [r3, #12]
 80019ba:	69fb      	ldr	r3, [r7, #28]
 80019bc:	005b      	lsls	r3, r3, #1
 80019be:	fa02 f303 	lsl.w	r3, r2, r3
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	69ba      	ldr	r2, [r7, #24]
 80019cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019d4:	2201      	movs	r2, #1
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	fa02 f303 	lsl.w	r3, r2, r3
 80019dc:	43db      	mvns	r3, r3
 80019de:	69ba      	ldr	r2, [r7, #24]
 80019e0:	4013      	ands	r3, r2
 80019e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	091b      	lsrs	r3, r3, #4
 80019ea:	f003 0201 	and.w	r2, r3, #1
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	fa02 f303 	lsl.w	r3, r2, r3
 80019f4:	69ba      	ldr	r2, [r7, #24]
 80019f6:	4313      	orrs	r3, r2
 80019f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	69ba      	ldr	r2, [r7, #24]
 80019fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f003 0303 	and.w	r3, r3, #3
 8001a08:	2b03      	cmp	r3, #3
 8001a0a:	d017      	beq.n	8001a3c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	005b      	lsls	r3, r3, #1
 8001a16:	2203      	movs	r2, #3
 8001a18:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1c:	43db      	mvns	r3, r3
 8001a1e:	69ba      	ldr	r2, [r7, #24]
 8001a20:	4013      	ands	r3, r2
 8001a22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	689a      	ldr	r2, [r3, #8]
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	69ba      	ldr	r2, [r7, #24]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	69ba      	ldr	r2, [r7, #24]
 8001a3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f003 0303 	and.w	r3, r3, #3
 8001a44:	2b02      	cmp	r3, #2
 8001a46:	d123      	bne.n	8001a90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	08da      	lsrs	r2, r3, #3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3208      	adds	r2, #8
 8001a50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	f003 0307 	and.w	r3, r3, #7
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	220f      	movs	r2, #15
 8001a60:	fa02 f303 	lsl.w	r3, r2, r3
 8001a64:	43db      	mvns	r3, r3
 8001a66:	69ba      	ldr	r2, [r7, #24]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	691a      	ldr	r2, [r3, #16]
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	f003 0307 	and.w	r3, r3, #7
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7c:	69ba      	ldr	r2, [r7, #24]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	08da      	lsrs	r2, r3, #3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	3208      	adds	r2, #8
 8001a8a:	69b9      	ldr	r1, [r7, #24]
 8001a8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	005b      	lsls	r3, r3, #1
 8001a9a:	2203      	movs	r2, #3
 8001a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa0:	43db      	mvns	r3, r3
 8001aa2:	69ba      	ldr	r2, [r7, #24]
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	f003 0203 	and.w	r2, r3, #3
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab8:	69ba      	ldr	r2, [r7, #24]
 8001aba:	4313      	orrs	r3, r2
 8001abc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	69ba      	ldr	r2, [r7, #24]
 8001ac2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	f000 80ae 	beq.w	8001c2e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60fb      	str	r3, [r7, #12]
 8001ad6:	4b5d      	ldr	r3, [pc, #372]	; (8001c4c <HAL_GPIO_Init+0x300>)
 8001ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ada:	4a5c      	ldr	r2, [pc, #368]	; (8001c4c <HAL_GPIO_Init+0x300>)
 8001adc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ae0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ae2:	4b5a      	ldr	r3, [pc, #360]	; (8001c4c <HAL_GPIO_Init+0x300>)
 8001ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001aee:	4a58      	ldr	r2, [pc, #352]	; (8001c50 <HAL_GPIO_Init+0x304>)
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	089b      	lsrs	r3, r3, #2
 8001af4:	3302      	adds	r3, #2
 8001af6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001afa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001afc:	69fb      	ldr	r3, [r7, #28]
 8001afe:	f003 0303 	and.w	r3, r3, #3
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	220f      	movs	r2, #15
 8001b06:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0a:	43db      	mvns	r3, r3
 8001b0c:	69ba      	ldr	r2, [r7, #24]
 8001b0e:	4013      	ands	r3, r2
 8001b10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a4f      	ldr	r2, [pc, #316]	; (8001c54 <HAL_GPIO_Init+0x308>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d025      	beq.n	8001b66 <HAL_GPIO_Init+0x21a>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a4e      	ldr	r2, [pc, #312]	; (8001c58 <HAL_GPIO_Init+0x30c>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d01f      	beq.n	8001b62 <HAL_GPIO_Init+0x216>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4a4d      	ldr	r2, [pc, #308]	; (8001c5c <HAL_GPIO_Init+0x310>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d019      	beq.n	8001b5e <HAL_GPIO_Init+0x212>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4a4c      	ldr	r2, [pc, #304]	; (8001c60 <HAL_GPIO_Init+0x314>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d013      	beq.n	8001b5a <HAL_GPIO_Init+0x20e>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	4a4b      	ldr	r2, [pc, #300]	; (8001c64 <HAL_GPIO_Init+0x318>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d00d      	beq.n	8001b56 <HAL_GPIO_Init+0x20a>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4a4a      	ldr	r2, [pc, #296]	; (8001c68 <HAL_GPIO_Init+0x31c>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d007      	beq.n	8001b52 <HAL_GPIO_Init+0x206>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4a49      	ldr	r2, [pc, #292]	; (8001c6c <HAL_GPIO_Init+0x320>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d101      	bne.n	8001b4e <HAL_GPIO_Init+0x202>
 8001b4a:	2306      	movs	r3, #6
 8001b4c:	e00c      	b.n	8001b68 <HAL_GPIO_Init+0x21c>
 8001b4e:	2307      	movs	r3, #7
 8001b50:	e00a      	b.n	8001b68 <HAL_GPIO_Init+0x21c>
 8001b52:	2305      	movs	r3, #5
 8001b54:	e008      	b.n	8001b68 <HAL_GPIO_Init+0x21c>
 8001b56:	2304      	movs	r3, #4
 8001b58:	e006      	b.n	8001b68 <HAL_GPIO_Init+0x21c>
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e004      	b.n	8001b68 <HAL_GPIO_Init+0x21c>
 8001b5e:	2302      	movs	r3, #2
 8001b60:	e002      	b.n	8001b68 <HAL_GPIO_Init+0x21c>
 8001b62:	2301      	movs	r3, #1
 8001b64:	e000      	b.n	8001b68 <HAL_GPIO_Init+0x21c>
 8001b66:	2300      	movs	r3, #0
 8001b68:	69fa      	ldr	r2, [r7, #28]
 8001b6a:	f002 0203 	and.w	r2, r2, #3
 8001b6e:	0092      	lsls	r2, r2, #2
 8001b70:	4093      	lsls	r3, r2
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b78:	4935      	ldr	r1, [pc, #212]	; (8001c50 <HAL_GPIO_Init+0x304>)
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	089b      	lsrs	r3, r3, #2
 8001b7e:	3302      	adds	r3, #2
 8001b80:	69ba      	ldr	r2, [r7, #24]
 8001b82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b86:	4b3a      	ldr	r3, [pc, #232]	; (8001c70 <HAL_GPIO_Init+0x324>)
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	43db      	mvns	r3, r3
 8001b90:	69ba      	ldr	r2, [r7, #24]
 8001b92:	4013      	ands	r3, r2
 8001b94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d003      	beq.n	8001baa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001ba2:	69ba      	ldr	r2, [r7, #24]
 8001ba4:	693b      	ldr	r3, [r7, #16]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001baa:	4a31      	ldr	r2, [pc, #196]	; (8001c70 <HAL_GPIO_Init+0x324>)
 8001bac:	69bb      	ldr	r3, [r7, #24]
 8001bae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001bb0:	4b2f      	ldr	r3, [pc, #188]	; (8001c70 <HAL_GPIO_Init+0x324>)
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	43db      	mvns	r3, r3
 8001bba:	69ba      	ldr	r2, [r7, #24]
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d003      	beq.n	8001bd4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001bcc:	69ba      	ldr	r2, [r7, #24]
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001bd4:	4a26      	ldr	r2, [pc, #152]	; (8001c70 <HAL_GPIO_Init+0x324>)
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001bda:	4b25      	ldr	r3, [pc, #148]	; (8001c70 <HAL_GPIO_Init+0x324>)
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	43db      	mvns	r3, r3
 8001be4:	69ba      	ldr	r2, [r7, #24]
 8001be6:	4013      	ands	r3, r2
 8001be8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d003      	beq.n	8001bfe <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001bf6:	69ba      	ldr	r2, [r7, #24]
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001bfe:	4a1c      	ldr	r2, [pc, #112]	; (8001c70 <HAL_GPIO_Init+0x324>)
 8001c00:	69bb      	ldr	r3, [r7, #24]
 8001c02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c04:	4b1a      	ldr	r3, [pc, #104]	; (8001c70 <HAL_GPIO_Init+0x324>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	43db      	mvns	r3, r3
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	4013      	ands	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d003      	beq.n	8001c28 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001c20:	69ba      	ldr	r2, [r7, #24]
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	4313      	orrs	r3, r2
 8001c26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c28:	4a11      	ldr	r2, [pc, #68]	; (8001c70 <HAL_GPIO_Init+0x324>)
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	3301      	adds	r3, #1
 8001c32:	61fb      	str	r3, [r7, #28]
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	2b0f      	cmp	r3, #15
 8001c38:	f67f ae96 	bls.w	8001968 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c3c:	bf00      	nop
 8001c3e:	bf00      	nop
 8001c40:	3724      	adds	r7, #36	; 0x24
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	40023800 	.word	0x40023800
 8001c50:	40013800 	.word	0x40013800
 8001c54:	40020000 	.word	0x40020000
 8001c58:	40020400 	.word	0x40020400
 8001c5c:	40020800 	.word	0x40020800
 8001c60:	40020c00 	.word	0x40020c00
 8001c64:	40021000 	.word	0x40021000
 8001c68:	40021400 	.word	0x40021400
 8001c6c:	40021800 	.word	0x40021800
 8001c70:	40013c00 	.word	0x40013c00

08001c74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	807b      	strh	r3, [r7, #2]
 8001c80:	4613      	mov	r3, r2
 8001c82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c84:	787b      	ldrb	r3, [r7, #1]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d003      	beq.n	8001c92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c8a:	887a      	ldrh	r2, [r7, #2]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c90:	e003      	b.n	8001c9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c92:	887b      	ldrh	r3, [r7, #2]
 8001c94:	041a      	lsls	r2, r3, #16
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	619a      	str	r2, [r3, #24]
}
 8001c9a:	bf00      	nop
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
	...

08001ca8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d101      	bne.n	8001cbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e0cc      	b.n	8001e56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001cbc:	4b68      	ldr	r3, [pc, #416]	; (8001e60 <HAL_RCC_ClockConfig+0x1b8>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 030f 	and.w	r3, r3, #15
 8001cc4:	683a      	ldr	r2, [r7, #0]
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d90c      	bls.n	8001ce4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cca:	4b65      	ldr	r3, [pc, #404]	; (8001e60 <HAL_RCC_ClockConfig+0x1b8>)
 8001ccc:	683a      	ldr	r2, [r7, #0]
 8001cce:	b2d2      	uxtb	r2, r2
 8001cd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cd2:	4b63      	ldr	r3, [pc, #396]	; (8001e60 <HAL_RCC_ClockConfig+0x1b8>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 030f 	and.w	r3, r3, #15
 8001cda:	683a      	ldr	r2, [r7, #0]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d001      	beq.n	8001ce4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e0b8      	b.n	8001e56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f003 0302 	and.w	r3, r3, #2
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d020      	beq.n	8001d32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 0304 	and.w	r3, r3, #4
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d005      	beq.n	8001d08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001cfc:	4b59      	ldr	r3, [pc, #356]	; (8001e64 <HAL_RCC_ClockConfig+0x1bc>)
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	4a58      	ldr	r2, [pc, #352]	; (8001e64 <HAL_RCC_ClockConfig+0x1bc>)
 8001d02:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001d06:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0308 	and.w	r3, r3, #8
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d005      	beq.n	8001d20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d14:	4b53      	ldr	r3, [pc, #332]	; (8001e64 <HAL_RCC_ClockConfig+0x1bc>)
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	4a52      	ldr	r2, [pc, #328]	; (8001e64 <HAL_RCC_ClockConfig+0x1bc>)
 8001d1a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001d1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d20:	4b50      	ldr	r3, [pc, #320]	; (8001e64 <HAL_RCC_ClockConfig+0x1bc>)
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	494d      	ldr	r1, [pc, #308]	; (8001e64 <HAL_RCC_ClockConfig+0x1bc>)
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0301 	and.w	r3, r3, #1
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d044      	beq.n	8001dc8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d107      	bne.n	8001d56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d46:	4b47      	ldr	r3, [pc, #284]	; (8001e64 <HAL_RCC_ClockConfig+0x1bc>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d119      	bne.n	8001d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e07f      	b.n	8001e56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d003      	beq.n	8001d66 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d62:	2b03      	cmp	r3, #3
 8001d64:	d107      	bne.n	8001d76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d66:	4b3f      	ldr	r3, [pc, #252]	; (8001e64 <HAL_RCC_ClockConfig+0x1bc>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d109      	bne.n	8001d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e06f      	b.n	8001e56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d76:	4b3b      	ldr	r3, [pc, #236]	; (8001e64 <HAL_RCC_ClockConfig+0x1bc>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d101      	bne.n	8001d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e067      	b.n	8001e56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d86:	4b37      	ldr	r3, [pc, #220]	; (8001e64 <HAL_RCC_ClockConfig+0x1bc>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	f023 0203 	bic.w	r2, r3, #3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	4934      	ldr	r1, [pc, #208]	; (8001e64 <HAL_RCC_ClockConfig+0x1bc>)
 8001d94:	4313      	orrs	r3, r2
 8001d96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d98:	f7ff f91a 	bl	8000fd0 <HAL_GetTick>
 8001d9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d9e:	e00a      	b.n	8001db6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001da0:	f7ff f916 	bl	8000fd0 <HAL_GetTick>
 8001da4:	4602      	mov	r2, r0
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d901      	bls.n	8001db6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e04f      	b.n	8001e56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001db6:	4b2b      	ldr	r3, [pc, #172]	; (8001e64 <HAL_RCC_ClockConfig+0x1bc>)
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	f003 020c 	and.w	r2, r3, #12
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d1eb      	bne.n	8001da0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001dc8:	4b25      	ldr	r3, [pc, #148]	; (8001e60 <HAL_RCC_ClockConfig+0x1b8>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 030f 	and.w	r3, r3, #15
 8001dd0:	683a      	ldr	r2, [r7, #0]
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d20c      	bcs.n	8001df0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dd6:	4b22      	ldr	r3, [pc, #136]	; (8001e60 <HAL_RCC_ClockConfig+0x1b8>)
 8001dd8:	683a      	ldr	r2, [r7, #0]
 8001dda:	b2d2      	uxtb	r2, r2
 8001ddc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dde:	4b20      	ldr	r3, [pc, #128]	; (8001e60 <HAL_RCC_ClockConfig+0x1b8>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 030f 	and.w	r3, r3, #15
 8001de6:	683a      	ldr	r2, [r7, #0]
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d001      	beq.n	8001df0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e032      	b.n	8001e56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 0304 	and.w	r3, r3, #4
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d008      	beq.n	8001e0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dfc:	4b19      	ldr	r3, [pc, #100]	; (8001e64 <HAL_RCC_ClockConfig+0x1bc>)
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	4916      	ldr	r1, [pc, #88]	; (8001e64 <HAL_RCC_ClockConfig+0x1bc>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0308 	and.w	r3, r3, #8
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d009      	beq.n	8001e2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e1a:	4b12      	ldr	r3, [pc, #72]	; (8001e64 <HAL_RCC_ClockConfig+0x1bc>)
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	691b      	ldr	r3, [r3, #16]
 8001e26:	00db      	lsls	r3, r3, #3
 8001e28:	490e      	ldr	r1, [pc, #56]	; (8001e64 <HAL_RCC_ClockConfig+0x1bc>)
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e2e:	f000 f855 	bl	8001edc <HAL_RCC_GetSysClockFreq>
 8001e32:	4602      	mov	r2, r0
 8001e34:	4b0b      	ldr	r3, [pc, #44]	; (8001e64 <HAL_RCC_ClockConfig+0x1bc>)
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	091b      	lsrs	r3, r3, #4
 8001e3a:	f003 030f 	and.w	r3, r3, #15
 8001e3e:	490a      	ldr	r1, [pc, #40]	; (8001e68 <HAL_RCC_ClockConfig+0x1c0>)
 8001e40:	5ccb      	ldrb	r3, [r1, r3]
 8001e42:	fa22 f303 	lsr.w	r3, r2, r3
 8001e46:	4a09      	ldr	r2, [pc, #36]	; (8001e6c <HAL_RCC_ClockConfig+0x1c4>)
 8001e48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001e4a:	4b09      	ldr	r3, [pc, #36]	; (8001e70 <HAL_RCC_ClockConfig+0x1c8>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7ff f87a 	bl	8000f48 <HAL_InitTick>

  return HAL_OK;
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3710      	adds	r7, #16
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	40023c00 	.word	0x40023c00
 8001e64:	40023800 	.word	0x40023800
 8001e68:	08004d5c 	.word	0x08004d5c
 8001e6c:	20000000 	.word	0x20000000
 8001e70:	20000004 	.word	0x20000004

08001e74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e78:	4b03      	ldr	r3, [pc, #12]	; (8001e88 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	20000000 	.word	0x20000000

08001e8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001e90:	f7ff fff0 	bl	8001e74 <HAL_RCC_GetHCLKFreq>
 8001e94:	4602      	mov	r2, r0
 8001e96:	4b05      	ldr	r3, [pc, #20]	; (8001eac <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	0a9b      	lsrs	r3, r3, #10
 8001e9c:	f003 0307 	and.w	r3, r3, #7
 8001ea0:	4903      	ldr	r1, [pc, #12]	; (8001eb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ea2:	5ccb      	ldrb	r3, [r1, r3]
 8001ea4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40023800 	.word	0x40023800
 8001eb0:	08004d6c 	.word	0x08004d6c

08001eb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001eb8:	f7ff ffdc 	bl	8001e74 <HAL_RCC_GetHCLKFreq>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	4b05      	ldr	r3, [pc, #20]	; (8001ed4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	0b5b      	lsrs	r3, r3, #13
 8001ec4:	f003 0307 	and.w	r3, r3, #7
 8001ec8:	4903      	ldr	r1, [pc, #12]	; (8001ed8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001eca:	5ccb      	ldrb	r3, [r1, r3]
 8001ecc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	40023800 	.word	0x40023800
 8001ed8:	08004d6c 	.word	0x08004d6c

08001edc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001edc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ee0:	b0ae      	sub	sp, #184	; 0xb8
 8001ee2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8001eea:	2300      	movs	r3, #0
 8001eec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8001efc:	2300      	movs	r3, #0
 8001efe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f02:	4bcb      	ldr	r3, [pc, #812]	; (8002230 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	f003 030c 	and.w	r3, r3, #12
 8001f0a:	2b0c      	cmp	r3, #12
 8001f0c:	f200 8206 	bhi.w	800231c <HAL_RCC_GetSysClockFreq+0x440>
 8001f10:	a201      	add	r2, pc, #4	; (adr r2, 8001f18 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f16:	bf00      	nop
 8001f18:	08001f4d 	.word	0x08001f4d
 8001f1c:	0800231d 	.word	0x0800231d
 8001f20:	0800231d 	.word	0x0800231d
 8001f24:	0800231d 	.word	0x0800231d
 8001f28:	08001f55 	.word	0x08001f55
 8001f2c:	0800231d 	.word	0x0800231d
 8001f30:	0800231d 	.word	0x0800231d
 8001f34:	0800231d 	.word	0x0800231d
 8001f38:	08001f5d 	.word	0x08001f5d
 8001f3c:	0800231d 	.word	0x0800231d
 8001f40:	0800231d 	.word	0x0800231d
 8001f44:	0800231d 	.word	0x0800231d
 8001f48:	0800214d 	.word	0x0800214d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f4c:	4bb9      	ldr	r3, [pc, #740]	; (8002234 <HAL_RCC_GetSysClockFreq+0x358>)
 8001f4e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001f52:	e1e7      	b.n	8002324 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f54:	4bb8      	ldr	r3, [pc, #736]	; (8002238 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001f56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001f5a:	e1e3      	b.n	8002324 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f5c:	4bb4      	ldr	r3, [pc, #720]	; (8002230 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f64:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f68:	4bb1      	ldr	r3, [pc, #708]	; (8002230 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d071      	beq.n	8002058 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f74:	4bae      	ldr	r3, [pc, #696]	; (8002230 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	099b      	lsrs	r3, r3, #6
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001f80:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001f84:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001f88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f8c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001f90:	2300      	movs	r3, #0
 8001f92:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001f96:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001f9a:	4622      	mov	r2, r4
 8001f9c:	462b      	mov	r3, r5
 8001f9e:	f04f 0000 	mov.w	r0, #0
 8001fa2:	f04f 0100 	mov.w	r1, #0
 8001fa6:	0159      	lsls	r1, r3, #5
 8001fa8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001fac:	0150      	lsls	r0, r2, #5
 8001fae:	4602      	mov	r2, r0
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	4621      	mov	r1, r4
 8001fb4:	1a51      	subs	r1, r2, r1
 8001fb6:	6439      	str	r1, [r7, #64]	; 0x40
 8001fb8:	4629      	mov	r1, r5
 8001fba:	eb63 0301 	sbc.w	r3, r3, r1
 8001fbe:	647b      	str	r3, [r7, #68]	; 0x44
 8001fc0:	f04f 0200 	mov.w	r2, #0
 8001fc4:	f04f 0300 	mov.w	r3, #0
 8001fc8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001fcc:	4649      	mov	r1, r9
 8001fce:	018b      	lsls	r3, r1, #6
 8001fd0:	4641      	mov	r1, r8
 8001fd2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001fd6:	4641      	mov	r1, r8
 8001fd8:	018a      	lsls	r2, r1, #6
 8001fda:	4641      	mov	r1, r8
 8001fdc:	1a51      	subs	r1, r2, r1
 8001fde:	63b9      	str	r1, [r7, #56]	; 0x38
 8001fe0:	4649      	mov	r1, r9
 8001fe2:	eb63 0301 	sbc.w	r3, r3, r1
 8001fe6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001fe8:	f04f 0200 	mov.w	r2, #0
 8001fec:	f04f 0300 	mov.w	r3, #0
 8001ff0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001ff4:	4649      	mov	r1, r9
 8001ff6:	00cb      	lsls	r3, r1, #3
 8001ff8:	4641      	mov	r1, r8
 8001ffa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001ffe:	4641      	mov	r1, r8
 8002000:	00ca      	lsls	r2, r1, #3
 8002002:	4610      	mov	r0, r2
 8002004:	4619      	mov	r1, r3
 8002006:	4603      	mov	r3, r0
 8002008:	4622      	mov	r2, r4
 800200a:	189b      	adds	r3, r3, r2
 800200c:	633b      	str	r3, [r7, #48]	; 0x30
 800200e:	462b      	mov	r3, r5
 8002010:	460a      	mov	r2, r1
 8002012:	eb42 0303 	adc.w	r3, r2, r3
 8002016:	637b      	str	r3, [r7, #52]	; 0x34
 8002018:	f04f 0200 	mov.w	r2, #0
 800201c:	f04f 0300 	mov.w	r3, #0
 8002020:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002024:	4629      	mov	r1, r5
 8002026:	024b      	lsls	r3, r1, #9
 8002028:	4621      	mov	r1, r4
 800202a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800202e:	4621      	mov	r1, r4
 8002030:	024a      	lsls	r2, r1, #9
 8002032:	4610      	mov	r0, r2
 8002034:	4619      	mov	r1, r3
 8002036:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800203a:	2200      	movs	r2, #0
 800203c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002040:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002044:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002048:	f7fe f932 	bl	80002b0 <__aeabi_uldivmod>
 800204c:	4602      	mov	r2, r0
 800204e:	460b      	mov	r3, r1
 8002050:	4613      	mov	r3, r2
 8002052:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002056:	e067      	b.n	8002128 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002058:	4b75      	ldr	r3, [pc, #468]	; (8002230 <HAL_RCC_GetSysClockFreq+0x354>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	099b      	lsrs	r3, r3, #6
 800205e:	2200      	movs	r2, #0
 8002060:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002064:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002068:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800206c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002070:	67bb      	str	r3, [r7, #120]	; 0x78
 8002072:	2300      	movs	r3, #0
 8002074:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002076:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800207a:	4622      	mov	r2, r4
 800207c:	462b      	mov	r3, r5
 800207e:	f04f 0000 	mov.w	r0, #0
 8002082:	f04f 0100 	mov.w	r1, #0
 8002086:	0159      	lsls	r1, r3, #5
 8002088:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800208c:	0150      	lsls	r0, r2, #5
 800208e:	4602      	mov	r2, r0
 8002090:	460b      	mov	r3, r1
 8002092:	4621      	mov	r1, r4
 8002094:	1a51      	subs	r1, r2, r1
 8002096:	62b9      	str	r1, [r7, #40]	; 0x28
 8002098:	4629      	mov	r1, r5
 800209a:	eb63 0301 	sbc.w	r3, r3, r1
 800209e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020a0:	f04f 0200 	mov.w	r2, #0
 80020a4:	f04f 0300 	mov.w	r3, #0
 80020a8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80020ac:	4649      	mov	r1, r9
 80020ae:	018b      	lsls	r3, r1, #6
 80020b0:	4641      	mov	r1, r8
 80020b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80020b6:	4641      	mov	r1, r8
 80020b8:	018a      	lsls	r2, r1, #6
 80020ba:	4641      	mov	r1, r8
 80020bc:	ebb2 0a01 	subs.w	sl, r2, r1
 80020c0:	4649      	mov	r1, r9
 80020c2:	eb63 0b01 	sbc.w	fp, r3, r1
 80020c6:	f04f 0200 	mov.w	r2, #0
 80020ca:	f04f 0300 	mov.w	r3, #0
 80020ce:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80020d2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80020d6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80020da:	4692      	mov	sl, r2
 80020dc:	469b      	mov	fp, r3
 80020de:	4623      	mov	r3, r4
 80020e0:	eb1a 0303 	adds.w	r3, sl, r3
 80020e4:	623b      	str	r3, [r7, #32]
 80020e6:	462b      	mov	r3, r5
 80020e8:	eb4b 0303 	adc.w	r3, fp, r3
 80020ec:	627b      	str	r3, [r7, #36]	; 0x24
 80020ee:	f04f 0200 	mov.w	r2, #0
 80020f2:	f04f 0300 	mov.w	r3, #0
 80020f6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80020fa:	4629      	mov	r1, r5
 80020fc:	028b      	lsls	r3, r1, #10
 80020fe:	4621      	mov	r1, r4
 8002100:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002104:	4621      	mov	r1, r4
 8002106:	028a      	lsls	r2, r1, #10
 8002108:	4610      	mov	r0, r2
 800210a:	4619      	mov	r1, r3
 800210c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002110:	2200      	movs	r2, #0
 8002112:	673b      	str	r3, [r7, #112]	; 0x70
 8002114:	677a      	str	r2, [r7, #116]	; 0x74
 8002116:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800211a:	f7fe f8c9 	bl	80002b0 <__aeabi_uldivmod>
 800211e:	4602      	mov	r2, r0
 8002120:	460b      	mov	r3, r1
 8002122:	4613      	mov	r3, r2
 8002124:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002128:	4b41      	ldr	r3, [pc, #260]	; (8002230 <HAL_RCC_GetSysClockFreq+0x354>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	0c1b      	lsrs	r3, r3, #16
 800212e:	f003 0303 	and.w	r3, r3, #3
 8002132:	3301      	adds	r3, #1
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800213a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800213e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002142:	fbb2 f3f3 	udiv	r3, r2, r3
 8002146:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800214a:	e0eb      	b.n	8002324 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800214c:	4b38      	ldr	r3, [pc, #224]	; (8002230 <HAL_RCC_GetSysClockFreq+0x354>)
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002154:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002158:	4b35      	ldr	r3, [pc, #212]	; (8002230 <HAL_RCC_GetSysClockFreq+0x354>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002160:	2b00      	cmp	r3, #0
 8002162:	d06b      	beq.n	800223c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002164:	4b32      	ldr	r3, [pc, #200]	; (8002230 <HAL_RCC_GetSysClockFreq+0x354>)
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	099b      	lsrs	r3, r3, #6
 800216a:	2200      	movs	r2, #0
 800216c:	66bb      	str	r3, [r7, #104]	; 0x68
 800216e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002170:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002172:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002176:	663b      	str	r3, [r7, #96]	; 0x60
 8002178:	2300      	movs	r3, #0
 800217a:	667b      	str	r3, [r7, #100]	; 0x64
 800217c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002180:	4622      	mov	r2, r4
 8002182:	462b      	mov	r3, r5
 8002184:	f04f 0000 	mov.w	r0, #0
 8002188:	f04f 0100 	mov.w	r1, #0
 800218c:	0159      	lsls	r1, r3, #5
 800218e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002192:	0150      	lsls	r0, r2, #5
 8002194:	4602      	mov	r2, r0
 8002196:	460b      	mov	r3, r1
 8002198:	4621      	mov	r1, r4
 800219a:	1a51      	subs	r1, r2, r1
 800219c:	61b9      	str	r1, [r7, #24]
 800219e:	4629      	mov	r1, r5
 80021a0:	eb63 0301 	sbc.w	r3, r3, r1
 80021a4:	61fb      	str	r3, [r7, #28]
 80021a6:	f04f 0200 	mov.w	r2, #0
 80021aa:	f04f 0300 	mov.w	r3, #0
 80021ae:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80021b2:	4659      	mov	r1, fp
 80021b4:	018b      	lsls	r3, r1, #6
 80021b6:	4651      	mov	r1, sl
 80021b8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80021bc:	4651      	mov	r1, sl
 80021be:	018a      	lsls	r2, r1, #6
 80021c0:	4651      	mov	r1, sl
 80021c2:	ebb2 0801 	subs.w	r8, r2, r1
 80021c6:	4659      	mov	r1, fp
 80021c8:	eb63 0901 	sbc.w	r9, r3, r1
 80021cc:	f04f 0200 	mov.w	r2, #0
 80021d0:	f04f 0300 	mov.w	r3, #0
 80021d4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80021d8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80021dc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80021e0:	4690      	mov	r8, r2
 80021e2:	4699      	mov	r9, r3
 80021e4:	4623      	mov	r3, r4
 80021e6:	eb18 0303 	adds.w	r3, r8, r3
 80021ea:	613b      	str	r3, [r7, #16]
 80021ec:	462b      	mov	r3, r5
 80021ee:	eb49 0303 	adc.w	r3, r9, r3
 80021f2:	617b      	str	r3, [r7, #20]
 80021f4:	f04f 0200 	mov.w	r2, #0
 80021f8:	f04f 0300 	mov.w	r3, #0
 80021fc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002200:	4629      	mov	r1, r5
 8002202:	024b      	lsls	r3, r1, #9
 8002204:	4621      	mov	r1, r4
 8002206:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800220a:	4621      	mov	r1, r4
 800220c:	024a      	lsls	r2, r1, #9
 800220e:	4610      	mov	r0, r2
 8002210:	4619      	mov	r1, r3
 8002212:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002216:	2200      	movs	r2, #0
 8002218:	65bb      	str	r3, [r7, #88]	; 0x58
 800221a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800221c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002220:	f7fe f846 	bl	80002b0 <__aeabi_uldivmod>
 8002224:	4602      	mov	r2, r0
 8002226:	460b      	mov	r3, r1
 8002228:	4613      	mov	r3, r2
 800222a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800222e:	e065      	b.n	80022fc <HAL_RCC_GetSysClockFreq+0x420>
 8002230:	40023800 	.word	0x40023800
 8002234:	00f42400 	.word	0x00f42400
 8002238:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800223c:	4b3d      	ldr	r3, [pc, #244]	; (8002334 <HAL_RCC_GetSysClockFreq+0x458>)
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	099b      	lsrs	r3, r3, #6
 8002242:	2200      	movs	r2, #0
 8002244:	4618      	mov	r0, r3
 8002246:	4611      	mov	r1, r2
 8002248:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800224c:	653b      	str	r3, [r7, #80]	; 0x50
 800224e:	2300      	movs	r3, #0
 8002250:	657b      	str	r3, [r7, #84]	; 0x54
 8002252:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8002256:	4642      	mov	r2, r8
 8002258:	464b      	mov	r3, r9
 800225a:	f04f 0000 	mov.w	r0, #0
 800225e:	f04f 0100 	mov.w	r1, #0
 8002262:	0159      	lsls	r1, r3, #5
 8002264:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002268:	0150      	lsls	r0, r2, #5
 800226a:	4602      	mov	r2, r0
 800226c:	460b      	mov	r3, r1
 800226e:	4641      	mov	r1, r8
 8002270:	1a51      	subs	r1, r2, r1
 8002272:	60b9      	str	r1, [r7, #8]
 8002274:	4649      	mov	r1, r9
 8002276:	eb63 0301 	sbc.w	r3, r3, r1
 800227a:	60fb      	str	r3, [r7, #12]
 800227c:	f04f 0200 	mov.w	r2, #0
 8002280:	f04f 0300 	mov.w	r3, #0
 8002284:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002288:	4659      	mov	r1, fp
 800228a:	018b      	lsls	r3, r1, #6
 800228c:	4651      	mov	r1, sl
 800228e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002292:	4651      	mov	r1, sl
 8002294:	018a      	lsls	r2, r1, #6
 8002296:	4651      	mov	r1, sl
 8002298:	1a54      	subs	r4, r2, r1
 800229a:	4659      	mov	r1, fp
 800229c:	eb63 0501 	sbc.w	r5, r3, r1
 80022a0:	f04f 0200 	mov.w	r2, #0
 80022a4:	f04f 0300 	mov.w	r3, #0
 80022a8:	00eb      	lsls	r3, r5, #3
 80022aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022ae:	00e2      	lsls	r2, r4, #3
 80022b0:	4614      	mov	r4, r2
 80022b2:	461d      	mov	r5, r3
 80022b4:	4643      	mov	r3, r8
 80022b6:	18e3      	adds	r3, r4, r3
 80022b8:	603b      	str	r3, [r7, #0]
 80022ba:	464b      	mov	r3, r9
 80022bc:	eb45 0303 	adc.w	r3, r5, r3
 80022c0:	607b      	str	r3, [r7, #4]
 80022c2:	f04f 0200 	mov.w	r2, #0
 80022c6:	f04f 0300 	mov.w	r3, #0
 80022ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80022ce:	4629      	mov	r1, r5
 80022d0:	028b      	lsls	r3, r1, #10
 80022d2:	4621      	mov	r1, r4
 80022d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80022d8:	4621      	mov	r1, r4
 80022da:	028a      	lsls	r2, r1, #10
 80022dc:	4610      	mov	r0, r2
 80022de:	4619      	mov	r1, r3
 80022e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80022e4:	2200      	movs	r2, #0
 80022e6:	64bb      	str	r3, [r7, #72]	; 0x48
 80022e8:	64fa      	str	r2, [r7, #76]	; 0x4c
 80022ea:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80022ee:	f7fd ffdf 	bl	80002b0 <__aeabi_uldivmod>
 80022f2:	4602      	mov	r2, r0
 80022f4:	460b      	mov	r3, r1
 80022f6:	4613      	mov	r3, r2
 80022f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80022fc:	4b0d      	ldr	r3, [pc, #52]	; (8002334 <HAL_RCC_GetSysClockFreq+0x458>)
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	0f1b      	lsrs	r3, r3, #28
 8002302:	f003 0307 	and.w	r3, r3, #7
 8002306:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800230a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800230e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002312:	fbb2 f3f3 	udiv	r3, r2, r3
 8002316:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800231a:	e003      	b.n	8002324 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800231c:	4b06      	ldr	r3, [pc, #24]	; (8002338 <HAL_RCC_GetSysClockFreq+0x45c>)
 800231e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002322:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002324:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8002328:	4618      	mov	r0, r3
 800232a:	37b8      	adds	r7, #184	; 0xb8
 800232c:	46bd      	mov	sp, r7
 800232e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002332:	bf00      	nop
 8002334:	40023800 	.word	0x40023800
 8002338:	00f42400 	.word	0x00f42400

0800233c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b086      	sub	sp, #24
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d101      	bne.n	800234e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e28d      	b.n	800286a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0301 	and.w	r3, r3, #1
 8002356:	2b00      	cmp	r3, #0
 8002358:	f000 8083 	beq.w	8002462 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800235c:	4b94      	ldr	r3, [pc, #592]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	f003 030c 	and.w	r3, r3, #12
 8002364:	2b04      	cmp	r3, #4
 8002366:	d019      	beq.n	800239c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002368:	4b91      	ldr	r3, [pc, #580]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002370:	2b08      	cmp	r3, #8
 8002372:	d106      	bne.n	8002382 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002374:	4b8e      	ldr	r3, [pc, #568]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800237c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002380:	d00c      	beq.n	800239c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002382:	4b8b      	ldr	r3, [pc, #556]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800238a:	2b0c      	cmp	r3, #12
 800238c:	d112      	bne.n	80023b4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800238e:	4b88      	ldr	r3, [pc, #544]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002396:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800239a:	d10b      	bne.n	80023b4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800239c:	4b84      	ldr	r3, [pc, #528]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d05b      	beq.n	8002460 <HAL_RCC_OscConfig+0x124>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d157      	bne.n	8002460 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e25a      	b.n	800286a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023bc:	d106      	bne.n	80023cc <HAL_RCC_OscConfig+0x90>
 80023be:	4b7c      	ldr	r3, [pc, #496]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a7b      	ldr	r2, [pc, #492]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 80023c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023c8:	6013      	str	r3, [r2, #0]
 80023ca:	e01d      	b.n	8002408 <HAL_RCC_OscConfig+0xcc>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023d4:	d10c      	bne.n	80023f0 <HAL_RCC_OscConfig+0xb4>
 80023d6:	4b76      	ldr	r3, [pc, #472]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a75      	ldr	r2, [pc, #468]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 80023dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023e0:	6013      	str	r3, [r2, #0]
 80023e2:	4b73      	ldr	r3, [pc, #460]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a72      	ldr	r2, [pc, #456]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 80023e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023ec:	6013      	str	r3, [r2, #0]
 80023ee:	e00b      	b.n	8002408 <HAL_RCC_OscConfig+0xcc>
 80023f0:	4b6f      	ldr	r3, [pc, #444]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a6e      	ldr	r2, [pc, #440]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 80023f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023fa:	6013      	str	r3, [r2, #0]
 80023fc:	4b6c      	ldr	r3, [pc, #432]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a6b      	ldr	r2, [pc, #428]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 8002402:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002406:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d013      	beq.n	8002438 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002410:	f7fe fdde 	bl	8000fd0 <HAL_GetTick>
 8002414:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002416:	e008      	b.n	800242a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002418:	f7fe fdda 	bl	8000fd0 <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b64      	cmp	r3, #100	; 0x64
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e21f      	b.n	800286a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800242a:	4b61      	ldr	r3, [pc, #388]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d0f0      	beq.n	8002418 <HAL_RCC_OscConfig+0xdc>
 8002436:	e014      	b.n	8002462 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002438:	f7fe fdca 	bl	8000fd0 <HAL_GetTick>
 800243c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800243e:	e008      	b.n	8002452 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002440:	f7fe fdc6 	bl	8000fd0 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b64      	cmp	r3, #100	; 0x64
 800244c:	d901      	bls.n	8002452 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e20b      	b.n	800286a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002452:	4b57      	ldr	r3, [pc, #348]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1f0      	bne.n	8002440 <HAL_RCC_OscConfig+0x104>
 800245e:	e000      	b.n	8002462 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002460:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0302 	and.w	r3, r3, #2
 800246a:	2b00      	cmp	r3, #0
 800246c:	d06f      	beq.n	800254e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800246e:	4b50      	ldr	r3, [pc, #320]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f003 030c 	and.w	r3, r3, #12
 8002476:	2b00      	cmp	r3, #0
 8002478:	d017      	beq.n	80024aa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800247a:	4b4d      	ldr	r3, [pc, #308]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002482:	2b08      	cmp	r3, #8
 8002484:	d105      	bne.n	8002492 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002486:	4b4a      	ldr	r3, [pc, #296]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d00b      	beq.n	80024aa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002492:	4b47      	ldr	r3, [pc, #284]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800249a:	2b0c      	cmp	r3, #12
 800249c:	d11c      	bne.n	80024d8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800249e:	4b44      	ldr	r3, [pc, #272]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d116      	bne.n	80024d8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024aa:	4b41      	ldr	r3, [pc, #260]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0302 	and.w	r3, r3, #2
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d005      	beq.n	80024c2 <HAL_RCC_OscConfig+0x186>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d001      	beq.n	80024c2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e1d3      	b.n	800286a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024c2:	4b3b      	ldr	r3, [pc, #236]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	00db      	lsls	r3, r3, #3
 80024d0:	4937      	ldr	r1, [pc, #220]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024d6:	e03a      	b.n	800254e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d020      	beq.n	8002522 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024e0:	4b34      	ldr	r3, [pc, #208]	; (80025b4 <HAL_RCC_OscConfig+0x278>)
 80024e2:	2201      	movs	r2, #1
 80024e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024e6:	f7fe fd73 	bl	8000fd0 <HAL_GetTick>
 80024ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024ec:	e008      	b.n	8002500 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024ee:	f7fe fd6f 	bl	8000fd0 <HAL_GetTick>
 80024f2:	4602      	mov	r2, r0
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d901      	bls.n	8002500 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80024fc:	2303      	movs	r3, #3
 80024fe:	e1b4      	b.n	800286a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002500:	4b2b      	ldr	r3, [pc, #172]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 0302 	and.w	r3, r3, #2
 8002508:	2b00      	cmp	r3, #0
 800250a:	d0f0      	beq.n	80024ee <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800250c:	4b28      	ldr	r3, [pc, #160]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	691b      	ldr	r3, [r3, #16]
 8002518:	00db      	lsls	r3, r3, #3
 800251a:	4925      	ldr	r1, [pc, #148]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 800251c:	4313      	orrs	r3, r2
 800251e:	600b      	str	r3, [r1, #0]
 8002520:	e015      	b.n	800254e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002522:	4b24      	ldr	r3, [pc, #144]	; (80025b4 <HAL_RCC_OscConfig+0x278>)
 8002524:	2200      	movs	r2, #0
 8002526:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002528:	f7fe fd52 	bl	8000fd0 <HAL_GetTick>
 800252c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002530:	f7fe fd4e 	bl	8000fd0 <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b02      	cmp	r3, #2
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e193      	b.n	800286a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002542:	4b1b      	ldr	r3, [pc, #108]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	2b00      	cmp	r3, #0
 800254c:	d1f0      	bne.n	8002530 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 0308 	and.w	r3, r3, #8
 8002556:	2b00      	cmp	r3, #0
 8002558:	d036      	beq.n	80025c8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	695b      	ldr	r3, [r3, #20]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d016      	beq.n	8002590 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002562:	4b15      	ldr	r3, [pc, #84]	; (80025b8 <HAL_RCC_OscConfig+0x27c>)
 8002564:	2201      	movs	r2, #1
 8002566:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002568:	f7fe fd32 	bl	8000fd0 <HAL_GetTick>
 800256c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800256e:	e008      	b.n	8002582 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002570:	f7fe fd2e 	bl	8000fd0 <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	2b02      	cmp	r3, #2
 800257c:	d901      	bls.n	8002582 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e173      	b.n	800286a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002582:	4b0b      	ldr	r3, [pc, #44]	; (80025b0 <HAL_RCC_OscConfig+0x274>)
 8002584:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002586:	f003 0302 	and.w	r3, r3, #2
 800258a:	2b00      	cmp	r3, #0
 800258c:	d0f0      	beq.n	8002570 <HAL_RCC_OscConfig+0x234>
 800258e:	e01b      	b.n	80025c8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002590:	4b09      	ldr	r3, [pc, #36]	; (80025b8 <HAL_RCC_OscConfig+0x27c>)
 8002592:	2200      	movs	r2, #0
 8002594:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002596:	f7fe fd1b 	bl	8000fd0 <HAL_GetTick>
 800259a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800259c:	e00e      	b.n	80025bc <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800259e:	f7fe fd17 	bl	8000fd0 <HAL_GetTick>
 80025a2:	4602      	mov	r2, r0
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	d907      	bls.n	80025bc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e15c      	b.n	800286a <HAL_RCC_OscConfig+0x52e>
 80025b0:	40023800 	.word	0x40023800
 80025b4:	42470000 	.word	0x42470000
 80025b8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025bc:	4b8a      	ldr	r3, [pc, #552]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 80025be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025c0:	f003 0302 	and.w	r3, r3, #2
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d1ea      	bne.n	800259e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 0304 	and.w	r3, r3, #4
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	f000 8097 	beq.w	8002704 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025d6:	2300      	movs	r3, #0
 80025d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025da:	4b83      	ldr	r3, [pc, #524]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 80025dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d10f      	bne.n	8002606 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025e6:	2300      	movs	r3, #0
 80025e8:	60bb      	str	r3, [r7, #8]
 80025ea:	4b7f      	ldr	r3, [pc, #508]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 80025ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ee:	4a7e      	ldr	r2, [pc, #504]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 80025f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025f4:	6413      	str	r3, [r2, #64]	; 0x40
 80025f6:	4b7c      	ldr	r3, [pc, #496]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 80025f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025fe:	60bb      	str	r3, [r7, #8]
 8002600:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002602:	2301      	movs	r3, #1
 8002604:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002606:	4b79      	ldr	r3, [pc, #484]	; (80027ec <HAL_RCC_OscConfig+0x4b0>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800260e:	2b00      	cmp	r3, #0
 8002610:	d118      	bne.n	8002644 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002612:	4b76      	ldr	r3, [pc, #472]	; (80027ec <HAL_RCC_OscConfig+0x4b0>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a75      	ldr	r2, [pc, #468]	; (80027ec <HAL_RCC_OscConfig+0x4b0>)
 8002618:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800261c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800261e:	f7fe fcd7 	bl	8000fd0 <HAL_GetTick>
 8002622:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002624:	e008      	b.n	8002638 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002626:	f7fe fcd3 	bl	8000fd0 <HAL_GetTick>
 800262a:	4602      	mov	r2, r0
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	1ad3      	subs	r3, r2, r3
 8002630:	2b02      	cmp	r3, #2
 8002632:	d901      	bls.n	8002638 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e118      	b.n	800286a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002638:	4b6c      	ldr	r3, [pc, #432]	; (80027ec <HAL_RCC_OscConfig+0x4b0>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002640:	2b00      	cmp	r3, #0
 8002642:	d0f0      	beq.n	8002626 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	2b01      	cmp	r3, #1
 800264a:	d106      	bne.n	800265a <HAL_RCC_OscConfig+0x31e>
 800264c:	4b66      	ldr	r3, [pc, #408]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 800264e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002650:	4a65      	ldr	r2, [pc, #404]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 8002652:	f043 0301 	orr.w	r3, r3, #1
 8002656:	6713      	str	r3, [r2, #112]	; 0x70
 8002658:	e01c      	b.n	8002694 <HAL_RCC_OscConfig+0x358>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	2b05      	cmp	r3, #5
 8002660:	d10c      	bne.n	800267c <HAL_RCC_OscConfig+0x340>
 8002662:	4b61      	ldr	r3, [pc, #388]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 8002664:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002666:	4a60      	ldr	r2, [pc, #384]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 8002668:	f043 0304 	orr.w	r3, r3, #4
 800266c:	6713      	str	r3, [r2, #112]	; 0x70
 800266e:	4b5e      	ldr	r3, [pc, #376]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 8002670:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002672:	4a5d      	ldr	r2, [pc, #372]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 8002674:	f043 0301 	orr.w	r3, r3, #1
 8002678:	6713      	str	r3, [r2, #112]	; 0x70
 800267a:	e00b      	b.n	8002694 <HAL_RCC_OscConfig+0x358>
 800267c:	4b5a      	ldr	r3, [pc, #360]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 800267e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002680:	4a59      	ldr	r2, [pc, #356]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 8002682:	f023 0301 	bic.w	r3, r3, #1
 8002686:	6713      	str	r3, [r2, #112]	; 0x70
 8002688:	4b57      	ldr	r3, [pc, #348]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 800268a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800268c:	4a56      	ldr	r2, [pc, #344]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 800268e:	f023 0304 	bic.w	r3, r3, #4
 8002692:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d015      	beq.n	80026c8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800269c:	f7fe fc98 	bl	8000fd0 <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026a2:	e00a      	b.n	80026ba <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026a4:	f7fe fc94 	bl	8000fd0 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e0d7      	b.n	800286a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026ba:	4b4b      	ldr	r3, [pc, #300]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 80026bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026be:	f003 0302 	and.w	r3, r3, #2
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d0ee      	beq.n	80026a4 <HAL_RCC_OscConfig+0x368>
 80026c6:	e014      	b.n	80026f2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026c8:	f7fe fc82 	bl	8000fd0 <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026ce:	e00a      	b.n	80026e6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026d0:	f7fe fc7e 	bl	8000fd0 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	f241 3288 	movw	r2, #5000	; 0x1388
 80026de:	4293      	cmp	r3, r2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e0c1      	b.n	800286a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026e6:	4b40      	ldr	r3, [pc, #256]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 80026e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026ea:	f003 0302 	and.w	r3, r3, #2
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1ee      	bne.n	80026d0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80026f2:	7dfb      	ldrb	r3, [r7, #23]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d105      	bne.n	8002704 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026f8:	4b3b      	ldr	r3, [pc, #236]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 80026fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fc:	4a3a      	ldr	r2, [pc, #232]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 80026fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002702:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	699b      	ldr	r3, [r3, #24]
 8002708:	2b00      	cmp	r3, #0
 800270a:	f000 80ad 	beq.w	8002868 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800270e:	4b36      	ldr	r3, [pc, #216]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f003 030c 	and.w	r3, r3, #12
 8002716:	2b08      	cmp	r3, #8
 8002718:	d060      	beq.n	80027dc <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	699b      	ldr	r3, [r3, #24]
 800271e:	2b02      	cmp	r3, #2
 8002720:	d145      	bne.n	80027ae <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002722:	4b33      	ldr	r3, [pc, #204]	; (80027f0 <HAL_RCC_OscConfig+0x4b4>)
 8002724:	2200      	movs	r2, #0
 8002726:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002728:	f7fe fc52 	bl	8000fd0 <HAL_GetTick>
 800272c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800272e:	e008      	b.n	8002742 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002730:	f7fe fc4e 	bl	8000fd0 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	2b02      	cmp	r3, #2
 800273c:	d901      	bls.n	8002742 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800273e:	2303      	movs	r3, #3
 8002740:	e093      	b.n	800286a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002742:	4b29      	ldr	r3, [pc, #164]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d1f0      	bne.n	8002730 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	69da      	ldr	r2, [r3, #28]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6a1b      	ldr	r3, [r3, #32]
 8002756:	431a      	orrs	r2, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275c:	019b      	lsls	r3, r3, #6
 800275e:	431a      	orrs	r2, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002764:	085b      	lsrs	r3, r3, #1
 8002766:	3b01      	subs	r3, #1
 8002768:	041b      	lsls	r3, r3, #16
 800276a:	431a      	orrs	r2, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002770:	061b      	lsls	r3, r3, #24
 8002772:	431a      	orrs	r2, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002778:	071b      	lsls	r3, r3, #28
 800277a:	491b      	ldr	r1, [pc, #108]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 800277c:	4313      	orrs	r3, r2
 800277e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002780:	4b1b      	ldr	r3, [pc, #108]	; (80027f0 <HAL_RCC_OscConfig+0x4b4>)
 8002782:	2201      	movs	r2, #1
 8002784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002786:	f7fe fc23 	bl	8000fd0 <HAL_GetTick>
 800278a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800278c:	e008      	b.n	80027a0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800278e:	f7fe fc1f 	bl	8000fd0 <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e064      	b.n	800286a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027a0:	4b11      	ldr	r3, [pc, #68]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d0f0      	beq.n	800278e <HAL_RCC_OscConfig+0x452>
 80027ac:	e05c      	b.n	8002868 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027ae:	4b10      	ldr	r3, [pc, #64]	; (80027f0 <HAL_RCC_OscConfig+0x4b4>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027b4:	f7fe fc0c 	bl	8000fd0 <HAL_GetTick>
 80027b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027ba:	e008      	b.n	80027ce <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027bc:	f7fe fc08 	bl	8000fd0 <HAL_GetTick>
 80027c0:	4602      	mov	r2, r0
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d901      	bls.n	80027ce <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	e04d      	b.n	800286a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027ce:	4b06      	ldr	r3, [pc, #24]	; (80027e8 <HAL_RCC_OscConfig+0x4ac>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d1f0      	bne.n	80027bc <HAL_RCC_OscConfig+0x480>
 80027da:	e045      	b.n	8002868 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	699b      	ldr	r3, [r3, #24]
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d107      	bne.n	80027f4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e040      	b.n	800286a <HAL_RCC_OscConfig+0x52e>
 80027e8:	40023800 	.word	0x40023800
 80027ec:	40007000 	.word	0x40007000
 80027f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80027f4:	4b1f      	ldr	r3, [pc, #124]	; (8002874 <HAL_RCC_OscConfig+0x538>)
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	699b      	ldr	r3, [r3, #24]
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d030      	beq.n	8002864 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800280c:	429a      	cmp	r2, r3
 800280e:	d129      	bne.n	8002864 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800281a:	429a      	cmp	r2, r3
 800281c:	d122      	bne.n	8002864 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800281e:	68fa      	ldr	r2, [r7, #12]
 8002820:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002824:	4013      	ands	r3, r2
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800282a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800282c:	4293      	cmp	r3, r2
 800282e:	d119      	bne.n	8002864 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800283a:	085b      	lsrs	r3, r3, #1
 800283c:	3b01      	subs	r3, #1
 800283e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002840:	429a      	cmp	r2, r3
 8002842:	d10f      	bne.n	8002864 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800284e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002850:	429a      	cmp	r2, r3
 8002852:	d107      	bne.n	8002864 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002860:	429a      	cmp	r2, r3
 8002862:	d001      	beq.n	8002868 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e000      	b.n	800286a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002868:	2300      	movs	r3, #0
}
 800286a:	4618      	mov	r0, r3
 800286c:	3718      	adds	r7, #24
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	40023800 	.word	0x40023800

08002878 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d101      	bne.n	800288a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e03f      	b.n	800290a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002890:	b2db      	uxtb	r3, r3
 8002892:	2b00      	cmp	r3, #0
 8002894:	d106      	bne.n	80028a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2200      	movs	r2, #0
 800289a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f7fe f978 	bl	8000b94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2224      	movs	r2, #36	; 0x24
 80028a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	68da      	ldr	r2, [r3, #12]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80028ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	f000 fe1d 	bl	80034fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	691a      	ldr	r2, [r3, #16]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80028d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	695a      	ldr	r2, [r3, #20]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80028e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	68da      	ldr	r2, [r3, #12]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80028f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2200      	movs	r2, #0
 80028f6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2220      	movs	r2, #32
 80028fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2220      	movs	r2, #32
 8002904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002908:	2300      	movs	r3, #0
}
 800290a:	4618      	mov	r0, r3
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	b08a      	sub	sp, #40	; 0x28
 8002916:	af02      	add	r7, sp, #8
 8002918:	60f8      	str	r0, [r7, #12]
 800291a:	60b9      	str	r1, [r7, #8]
 800291c:	603b      	str	r3, [r7, #0]
 800291e:	4613      	mov	r3, r2
 8002920:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002922:	2300      	movs	r3, #0
 8002924:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800292c:	b2db      	uxtb	r3, r3
 800292e:	2b20      	cmp	r3, #32
 8002930:	d17c      	bne.n	8002a2c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d002      	beq.n	800293e <HAL_UART_Transmit+0x2c>
 8002938:	88fb      	ldrh	r3, [r7, #6]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d101      	bne.n	8002942 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e075      	b.n	8002a2e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002948:	2b01      	cmp	r3, #1
 800294a:	d101      	bne.n	8002950 <HAL_UART_Transmit+0x3e>
 800294c:	2302      	movs	r3, #2
 800294e:	e06e      	b.n	8002a2e <HAL_UART_Transmit+0x11c>
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2201      	movs	r2, #1
 8002954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2200      	movs	r2, #0
 800295c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2221      	movs	r2, #33	; 0x21
 8002962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002966:	f7fe fb33 	bl	8000fd0 <HAL_GetTick>
 800296a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	88fa      	ldrh	r2, [r7, #6]
 8002970:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	88fa      	ldrh	r2, [r7, #6]
 8002976:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002980:	d108      	bne.n	8002994 <HAL_UART_Transmit+0x82>
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	691b      	ldr	r3, [r3, #16]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d104      	bne.n	8002994 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800298a:	2300      	movs	r3, #0
 800298c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	61bb      	str	r3, [r7, #24]
 8002992:	e003      	b.n	800299c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002998:	2300      	movs	r3, #0
 800299a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2200      	movs	r2, #0
 80029a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80029a4:	e02a      	b.n	80029fc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	9300      	str	r3, [sp, #0]
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	2200      	movs	r2, #0
 80029ae:	2180      	movs	r1, #128	; 0x80
 80029b0:	68f8      	ldr	r0, [r7, #12]
 80029b2:	f000 fb9b 	bl	80030ec <UART_WaitOnFlagUntilTimeout>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d001      	beq.n	80029c0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	e036      	b.n	8002a2e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80029c0:	69fb      	ldr	r3, [r7, #28]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d10b      	bne.n	80029de <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	881b      	ldrh	r3, [r3, #0]
 80029ca:	461a      	mov	r2, r3
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029d4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	3302      	adds	r3, #2
 80029da:	61bb      	str	r3, [r7, #24]
 80029dc:	e007      	b.n	80029ee <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	781a      	ldrb	r2, [r3, #0]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	3301      	adds	r3, #1
 80029ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	3b01      	subs	r3, #1
 80029f6:	b29a      	uxth	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d1cf      	bne.n	80029a6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	9300      	str	r3, [sp, #0]
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	2140      	movs	r1, #64	; 0x40
 8002a10:	68f8      	ldr	r0, [r7, #12]
 8002a12:	f000 fb6b 	bl	80030ec <UART_WaitOnFlagUntilTimeout>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d001      	beq.n	8002a20 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	e006      	b.n	8002a2e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2220      	movs	r2, #32
 8002a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	e000      	b.n	8002a2e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002a2c:	2302      	movs	r3, #2
  }
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3720      	adds	r7, #32
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a36:	b580      	push	{r7, lr}
 8002a38:	b08a      	sub	sp, #40	; 0x28
 8002a3a:	af02      	add	r7, sp, #8
 8002a3c:	60f8      	str	r0, [r7, #12]
 8002a3e:	60b9      	str	r1, [r7, #8]
 8002a40:	603b      	str	r3, [r7, #0]
 8002a42:	4613      	mov	r3, r2
 8002a44:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a46:	2300      	movs	r3, #0
 8002a48:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	2b20      	cmp	r3, #32
 8002a54:	f040 808c 	bne.w	8002b70 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d002      	beq.n	8002a64 <HAL_UART_Receive+0x2e>
 8002a5e:	88fb      	ldrh	r3, [r7, #6]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d101      	bne.n	8002a68 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e084      	b.n	8002b72 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d101      	bne.n	8002a76 <HAL_UART_Receive+0x40>
 8002a72:	2302      	movs	r3, #2
 8002a74:	e07d      	b.n	8002b72 <HAL_UART_Receive+0x13c>
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2201      	movs	r2, #1
 8002a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2200      	movs	r2, #0
 8002a82:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2222      	movs	r2, #34	; 0x22
 8002a88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a92:	f7fe fa9d 	bl	8000fd0 <HAL_GetTick>
 8002a96:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	88fa      	ldrh	r2, [r7, #6]
 8002a9c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	88fa      	ldrh	r2, [r7, #6]
 8002aa2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002aac:	d108      	bne.n	8002ac0 <HAL_UART_Receive+0x8a>
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	691b      	ldr	r3, [r3, #16]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d104      	bne.n	8002ac0 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	61bb      	str	r3, [r7, #24]
 8002abe:	e003      	b.n	8002ac8 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2200      	movs	r2, #0
 8002acc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002ad0:	e043      	b.n	8002b5a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	9300      	str	r3, [sp, #0]
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	2120      	movs	r1, #32
 8002adc:	68f8      	ldr	r0, [r7, #12]
 8002ade:	f000 fb05 	bl	80030ec <UART_WaitOnFlagUntilTimeout>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d001      	beq.n	8002aec <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e042      	b.n	8002b72 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d10c      	bne.n	8002b0c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	3302      	adds	r3, #2
 8002b08:	61bb      	str	r3, [r7, #24]
 8002b0a:	e01f      	b.n	8002b4c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b14:	d007      	beq.n	8002b26 <HAL_UART_Receive+0xf0>
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d10a      	bne.n	8002b34 <HAL_UART_Receive+0xfe>
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	691b      	ldr	r3, [r3, #16]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d106      	bne.n	8002b34 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	b2da      	uxtb	r2, r3
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	701a      	strb	r2, [r3, #0]
 8002b32:	e008      	b.n	8002b46 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b40:	b2da      	uxtb	r2, r3
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	3301      	adds	r3, #1
 8002b4a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	3b01      	subs	r3, #1
 8002b54:	b29a      	uxth	r2, r3
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1b6      	bne.n	8002ad2 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2220      	movs	r2, #32
 8002b68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	e000      	b.n	8002b72 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8002b70:	2302      	movs	r3, #2
  }
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3720      	adds	r7, #32
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
	...

08002b7c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b0ba      	sub	sp, #232	; 0xe8
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	695b      	ldr	r3, [r3, #20]
 8002b9e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002bae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bb2:	f003 030f 	and.w	r3, r3, #15
 8002bb6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002bba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d10f      	bne.n	8002be2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002bc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bc6:	f003 0320 	and.w	r3, r3, #32
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d009      	beq.n	8002be2 <HAL_UART_IRQHandler+0x66>
 8002bce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bd2:	f003 0320 	and.w	r3, r3, #32
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d003      	beq.n	8002be2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f000 fbd3 	bl	8003386 <UART_Receive_IT>
      return;
 8002be0:	e256      	b.n	8003090 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002be2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	f000 80de 	beq.w	8002da8 <HAL_UART_IRQHandler+0x22c>
 8002bec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002bf0:	f003 0301 	and.w	r3, r3, #1
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d106      	bne.n	8002c06 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002bf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bfc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	f000 80d1 	beq.w	8002da8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002c06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c0a:	f003 0301 	and.w	r3, r3, #1
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d00b      	beq.n	8002c2a <HAL_UART_IRQHandler+0xae>
 8002c12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d005      	beq.n	8002c2a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c22:	f043 0201 	orr.w	r2, r3, #1
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c2e:	f003 0304 	and.w	r3, r3, #4
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d00b      	beq.n	8002c4e <HAL_UART_IRQHandler+0xd2>
 8002c36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002c3a:	f003 0301 	and.w	r3, r3, #1
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d005      	beq.n	8002c4e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c46:	f043 0202 	orr.w	r2, r3, #2
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c52:	f003 0302 	and.w	r3, r3, #2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d00b      	beq.n	8002c72 <HAL_UART_IRQHandler+0xf6>
 8002c5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d005      	beq.n	8002c72 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6a:	f043 0204 	orr.w	r2, r3, #4
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002c72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c76:	f003 0308 	and.w	r3, r3, #8
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d011      	beq.n	8002ca2 <HAL_UART_IRQHandler+0x126>
 8002c7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c82:	f003 0320 	and.w	r3, r3, #32
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d105      	bne.n	8002c96 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002c8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002c8e:	f003 0301 	and.w	r3, r3, #1
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d005      	beq.n	8002ca2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9a:	f043 0208 	orr.w	r2, r3, #8
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	f000 81ed 	beq.w	8003086 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002cac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002cb0:	f003 0320 	and.w	r3, r3, #32
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d008      	beq.n	8002cca <HAL_UART_IRQHandler+0x14e>
 8002cb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cbc:	f003 0320 	and.w	r3, r3, #32
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d002      	beq.n	8002cca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f000 fb5e 	bl	8003386 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	695b      	ldr	r3, [r3, #20]
 8002cd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cd4:	2b40      	cmp	r3, #64	; 0x40
 8002cd6:	bf0c      	ite	eq
 8002cd8:	2301      	moveq	r3, #1
 8002cda:	2300      	movne	r3, #0
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce6:	f003 0308 	and.w	r3, r3, #8
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d103      	bne.n	8002cf6 <HAL_UART_IRQHandler+0x17a>
 8002cee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d04f      	beq.n	8002d96 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f000 fa66 	bl	80031c8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	695b      	ldr	r3, [r3, #20]
 8002d02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d06:	2b40      	cmp	r3, #64	; 0x40
 8002d08:	d141      	bne.n	8002d8e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	3314      	adds	r3, #20
 8002d10:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d14:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002d18:	e853 3f00 	ldrex	r3, [r3]
 8002d1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002d20:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002d24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d28:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	3314      	adds	r3, #20
 8002d32:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002d36:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002d3a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d3e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002d42:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002d46:	e841 2300 	strex	r3, r2, [r1]
 8002d4a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002d4e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d1d9      	bne.n	8002d0a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d013      	beq.n	8002d86 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d62:	4a7d      	ldr	r2, [pc, #500]	; (8002f58 <HAL_UART_IRQHandler+0x3dc>)
 8002d64:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7fe fb90 	bl	8001490 <HAL_DMA_Abort_IT>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d016      	beq.n	8002da4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002d80:	4610      	mov	r0, r2
 8002d82:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d84:	e00e      	b.n	8002da4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f000 f99a 	bl	80030c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d8c:	e00a      	b.n	8002da4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 f996 	bl	80030c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d94:	e006      	b.n	8002da4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f000 f992 	bl	80030c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002da2:	e170      	b.n	8003086 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002da4:	bf00      	nop
    return;
 8002da6:	e16e      	b.n	8003086 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	f040 814a 	bne.w	8003046 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002db2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002db6:	f003 0310 	and.w	r3, r3, #16
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	f000 8143 	beq.w	8003046 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002dc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002dc4:	f003 0310 	and.w	r3, r3, #16
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f000 813c 	beq.w	8003046 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002dce:	2300      	movs	r3, #0
 8002dd0:	60bb      	str	r3, [r7, #8]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	60bb      	str	r3, [r7, #8]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	60bb      	str	r3, [r7, #8]
 8002de2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	695b      	ldr	r3, [r3, #20]
 8002dea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dee:	2b40      	cmp	r3, #64	; 0x40
 8002df0:	f040 80b4 	bne.w	8002f5c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002e00:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	f000 8140 	beq.w	800308a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002e0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002e12:	429a      	cmp	r2, r3
 8002e14:	f080 8139 	bcs.w	800308a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002e1e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e24:	69db      	ldr	r3, [r3, #28]
 8002e26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e2a:	f000 8088 	beq.w	8002f3e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	330c      	adds	r3, #12
 8002e34:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e38:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002e3c:	e853 3f00 	ldrex	r3, [r3]
 8002e40:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002e44:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002e48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e4c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	330c      	adds	r3, #12
 8002e56:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002e5a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002e5e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e62:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002e66:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002e6a:	e841 2300 	strex	r3, r2, [r1]
 8002e6e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002e72:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d1d9      	bne.n	8002e2e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	3314      	adds	r3, #20
 8002e80:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e84:	e853 3f00 	ldrex	r3, [r3]
 8002e88:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002e8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e8c:	f023 0301 	bic.w	r3, r3, #1
 8002e90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	3314      	adds	r3, #20
 8002e9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002e9e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002ea2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ea4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002ea6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002eaa:	e841 2300 	strex	r3, r2, [r1]
 8002eae:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002eb0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1e1      	bne.n	8002e7a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	3314      	adds	r3, #20
 8002ebc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ebe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002ec0:	e853 3f00 	ldrex	r3, [r3]
 8002ec4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002ec6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ec8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ecc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	3314      	adds	r3, #20
 8002ed6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002eda:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002edc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ede:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002ee0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002ee2:	e841 2300 	strex	r3, r2, [r1]
 8002ee6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002ee8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d1e3      	bne.n	8002eb6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2220      	movs	r2, #32
 8002ef2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	330c      	adds	r3, #12
 8002f02:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f06:	e853 3f00 	ldrex	r3, [r3]
 8002f0a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002f0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f0e:	f023 0310 	bic.w	r3, r3, #16
 8002f12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	330c      	adds	r3, #12
 8002f1c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002f20:	65ba      	str	r2, [r7, #88]	; 0x58
 8002f22:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f24:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002f26:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002f28:	e841 2300 	strex	r3, r2, [r1]
 8002f2c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002f2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d1e3      	bne.n	8002efc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7fe fa39 	bl	80013b0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	4619      	mov	r1, r3
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 f8c0 	bl	80030d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002f54:	e099      	b.n	800308a <HAL_UART_IRQHandler+0x50e>
 8002f56:	bf00      	nop
 8002f58:	0800328f 	.word	0x0800328f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	f000 808b 	beq.w	800308e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002f78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f000 8086 	beq.w	800308e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	330c      	adds	r3, #12
 8002f88:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f8c:	e853 3f00 	ldrex	r3, [r3]
 8002f90:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002f92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f94:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002f98:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	330c      	adds	r3, #12
 8002fa2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002fa6:	647a      	str	r2, [r7, #68]	; 0x44
 8002fa8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002faa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002fac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002fae:	e841 2300 	strex	r3, r2, [r1]
 8002fb2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002fb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d1e3      	bne.n	8002f82 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	3314      	adds	r3, #20
 8002fc0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc4:	e853 3f00 	ldrex	r3, [r3]
 8002fc8:	623b      	str	r3, [r7, #32]
   return(result);
 8002fca:	6a3b      	ldr	r3, [r7, #32]
 8002fcc:	f023 0301 	bic.w	r3, r3, #1
 8002fd0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	3314      	adds	r3, #20
 8002fda:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002fde:	633a      	str	r2, [r7, #48]	; 0x30
 8002fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fe2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002fe4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002fe6:	e841 2300 	strex	r3, r2, [r1]
 8002fea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002fec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d1e3      	bne.n	8002fba <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2220      	movs	r2, #32
 8002ff6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	330c      	adds	r3, #12
 8003006:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	e853 3f00 	ldrex	r3, [r3]
 800300e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	f023 0310 	bic.w	r3, r3, #16
 8003016:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	330c      	adds	r3, #12
 8003020:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003024:	61fa      	str	r2, [r7, #28]
 8003026:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003028:	69b9      	ldr	r1, [r7, #24]
 800302a:	69fa      	ldr	r2, [r7, #28]
 800302c:	e841 2300 	strex	r3, r2, [r1]
 8003030:	617b      	str	r3, [r7, #20]
   return(result);
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d1e3      	bne.n	8003000 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003038:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800303c:	4619      	mov	r1, r3
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f000 f848 	bl	80030d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003044:	e023      	b.n	800308e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003046:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800304a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800304e:	2b00      	cmp	r3, #0
 8003050:	d009      	beq.n	8003066 <HAL_UART_IRQHandler+0x4ea>
 8003052:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003056:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800305a:	2b00      	cmp	r3, #0
 800305c:	d003      	beq.n	8003066 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f000 f929 	bl	80032b6 <UART_Transmit_IT>
    return;
 8003064:	e014      	b.n	8003090 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003066:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800306a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800306e:	2b00      	cmp	r3, #0
 8003070:	d00e      	beq.n	8003090 <HAL_UART_IRQHandler+0x514>
 8003072:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003076:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800307a:	2b00      	cmp	r3, #0
 800307c:	d008      	beq.n	8003090 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f000 f969 	bl	8003356 <UART_EndTransmit_IT>
    return;
 8003084:	e004      	b.n	8003090 <HAL_UART_IRQHandler+0x514>
    return;
 8003086:	bf00      	nop
 8003088:	e002      	b.n	8003090 <HAL_UART_IRQHandler+0x514>
      return;
 800308a:	bf00      	nop
 800308c:	e000      	b.n	8003090 <HAL_UART_IRQHandler+0x514>
      return;
 800308e:	bf00      	nop
  }
}
 8003090:	37e8      	adds	r7, #232	; 0xe8
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop

08003098 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003098:	b480      	push	{r7}
 800309a:	b083      	sub	sp, #12
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80030a0:	bf00      	nop
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80030b4:	bf00      	nop
 80030b6:	370c      	adds	r7, #12
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80030c8:	bf00      	nop
 80030ca:	370c      	adds	r7, #12
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr

080030d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
 80030dc:	460b      	mov	r3, r1
 80030de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b090      	sub	sp, #64	; 0x40
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	60b9      	str	r1, [r7, #8]
 80030f6:	603b      	str	r3, [r7, #0]
 80030f8:	4613      	mov	r3, r2
 80030fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030fc:	e050      	b.n	80031a0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003100:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003104:	d04c      	beq.n	80031a0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003106:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003108:	2b00      	cmp	r3, #0
 800310a:	d007      	beq.n	800311c <UART_WaitOnFlagUntilTimeout+0x30>
 800310c:	f7fd ff60 	bl	8000fd0 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003118:	429a      	cmp	r2, r3
 800311a:	d241      	bcs.n	80031a0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	330c      	adds	r3, #12
 8003122:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003126:	e853 3f00 	ldrex	r3, [r3]
 800312a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800312c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003132:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	330c      	adds	r3, #12
 800313a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800313c:	637a      	str	r2, [r7, #52]	; 0x34
 800313e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003140:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003142:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003144:	e841 2300 	strex	r3, r2, [r1]
 8003148:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800314a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800314c:	2b00      	cmp	r3, #0
 800314e:	d1e5      	bne.n	800311c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	3314      	adds	r3, #20
 8003156:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	e853 3f00 	ldrex	r3, [r3]
 800315e:	613b      	str	r3, [r7, #16]
   return(result);
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	f023 0301 	bic.w	r3, r3, #1
 8003166:	63bb      	str	r3, [r7, #56]	; 0x38
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	3314      	adds	r3, #20
 800316e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003170:	623a      	str	r2, [r7, #32]
 8003172:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003174:	69f9      	ldr	r1, [r7, #28]
 8003176:	6a3a      	ldr	r2, [r7, #32]
 8003178:	e841 2300 	strex	r3, r2, [r1]
 800317c:	61bb      	str	r3, [r7, #24]
   return(result);
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d1e5      	bne.n	8003150 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2220      	movs	r2, #32
 8003188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2220      	movs	r2, #32
 8003190:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2200      	movs	r2, #0
 8003198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800319c:	2303      	movs	r3, #3
 800319e:	e00f      	b.n	80031c0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	4013      	ands	r3, r2
 80031aa:	68ba      	ldr	r2, [r7, #8]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	bf0c      	ite	eq
 80031b0:	2301      	moveq	r3, #1
 80031b2:	2300      	movne	r3, #0
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	461a      	mov	r2, r3
 80031b8:	79fb      	ldrb	r3, [r7, #7]
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d09f      	beq.n	80030fe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80031be:	2300      	movs	r3, #0
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3740      	adds	r7, #64	; 0x40
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}

080031c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b095      	sub	sp, #84	; 0x54
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	330c      	adds	r3, #12
 80031d6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031da:	e853 3f00 	ldrex	r3, [r3]
 80031de:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80031e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031e2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80031e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	330c      	adds	r3, #12
 80031ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80031f0:	643a      	str	r2, [r7, #64]	; 0x40
 80031f2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031f4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80031f6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80031f8:	e841 2300 	strex	r3, r2, [r1]
 80031fc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80031fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003200:	2b00      	cmp	r3, #0
 8003202:	d1e5      	bne.n	80031d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	3314      	adds	r3, #20
 800320a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800320c:	6a3b      	ldr	r3, [r7, #32]
 800320e:	e853 3f00 	ldrex	r3, [r3]
 8003212:	61fb      	str	r3, [r7, #28]
   return(result);
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	f023 0301 	bic.w	r3, r3, #1
 800321a:	64bb      	str	r3, [r7, #72]	; 0x48
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	3314      	adds	r3, #20
 8003222:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003224:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003226:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003228:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800322a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800322c:	e841 2300 	strex	r3, r2, [r1]
 8003230:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003234:	2b00      	cmp	r3, #0
 8003236:	d1e5      	bne.n	8003204 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323c:	2b01      	cmp	r3, #1
 800323e:	d119      	bne.n	8003274 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	330c      	adds	r3, #12
 8003246:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	e853 3f00 	ldrex	r3, [r3]
 800324e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	f023 0310 	bic.w	r3, r3, #16
 8003256:	647b      	str	r3, [r7, #68]	; 0x44
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	330c      	adds	r3, #12
 800325e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003260:	61ba      	str	r2, [r7, #24]
 8003262:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003264:	6979      	ldr	r1, [r7, #20]
 8003266:	69ba      	ldr	r2, [r7, #24]
 8003268:	e841 2300 	strex	r3, r2, [r1]
 800326c:	613b      	str	r3, [r7, #16]
   return(result);
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d1e5      	bne.n	8003240 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2220      	movs	r2, #32
 8003278:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2200      	movs	r2, #0
 8003280:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003282:	bf00      	nop
 8003284:	3754      	adds	r7, #84	; 0x54
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr

0800328e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800328e:	b580      	push	{r7, lr}
 8003290:	b084      	sub	sp, #16
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800329a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2200      	movs	r2, #0
 80032a0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2200      	movs	r2, #0
 80032a6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80032a8:	68f8      	ldr	r0, [r7, #12]
 80032aa:	f7ff ff09 	bl	80030c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80032ae:	bf00      	nop
 80032b0:	3710      	adds	r7, #16
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80032b6:	b480      	push	{r7}
 80032b8:	b085      	sub	sp, #20
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2b21      	cmp	r3, #33	; 0x21
 80032c8:	d13e      	bne.n	8003348 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032d2:	d114      	bne.n	80032fe <UART_Transmit_IT+0x48>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	691b      	ldr	r3, [r3, #16]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d110      	bne.n	80032fe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a1b      	ldr	r3, [r3, #32]
 80032e0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	881b      	ldrh	r3, [r3, #0]
 80032e6:	461a      	mov	r2, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032f0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a1b      	ldr	r3, [r3, #32]
 80032f6:	1c9a      	adds	r2, r3, #2
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	621a      	str	r2, [r3, #32]
 80032fc:	e008      	b.n	8003310 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a1b      	ldr	r3, [r3, #32]
 8003302:	1c59      	adds	r1, r3, #1
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	6211      	str	r1, [r2, #32]
 8003308:	781a      	ldrb	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003314:	b29b      	uxth	r3, r3
 8003316:	3b01      	subs	r3, #1
 8003318:	b29b      	uxth	r3, r3
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	4619      	mov	r1, r3
 800331e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003320:	2b00      	cmp	r3, #0
 8003322:	d10f      	bne.n	8003344 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	68da      	ldr	r2, [r3, #12]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003332:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	68da      	ldr	r2, [r3, #12]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003342:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003344:	2300      	movs	r3, #0
 8003346:	e000      	b.n	800334a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003348:	2302      	movs	r3, #2
  }
}
 800334a:	4618      	mov	r0, r3
 800334c:	3714      	adds	r7, #20
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr

08003356 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003356:	b580      	push	{r7, lr}
 8003358:	b082      	sub	sp, #8
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68da      	ldr	r2, [r3, #12]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800336c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2220      	movs	r2, #32
 8003372:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f7ff fe8e 	bl	8003098 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	3708      	adds	r7, #8
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}

08003386 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b08c      	sub	sp, #48	; 0x30
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b22      	cmp	r3, #34	; 0x22
 8003398:	f040 80ab 	bne.w	80034f2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033a4:	d117      	bne.n	80033d6 <UART_Receive_IT+0x50>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	691b      	ldr	r3, [r3, #16]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d113      	bne.n	80033d6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80033ae:	2300      	movs	r3, #0
 80033b0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	b29b      	uxth	r3, r3
 80033c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033c4:	b29a      	uxth	r2, r3
 80033c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033c8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ce:	1c9a      	adds	r2, r3, #2
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	629a      	str	r2, [r3, #40]	; 0x28
 80033d4:	e026      	b.n	8003424 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033da:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80033dc:	2300      	movs	r3, #0
 80033de:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033e8:	d007      	beq.n	80033fa <UART_Receive_IT+0x74>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d10a      	bne.n	8003408 <UART_Receive_IT+0x82>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	691b      	ldr	r3, [r3, #16]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d106      	bne.n	8003408 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	b2da      	uxtb	r2, r3
 8003402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003404:	701a      	strb	r2, [r3, #0]
 8003406:	e008      	b.n	800341a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	b2db      	uxtb	r3, r3
 8003410:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003414:	b2da      	uxtb	r2, r3
 8003416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003418:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800341e:	1c5a      	adds	r2, r3, #1
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003428:	b29b      	uxth	r3, r3
 800342a:	3b01      	subs	r3, #1
 800342c:	b29b      	uxth	r3, r3
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	4619      	mov	r1, r3
 8003432:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003434:	2b00      	cmp	r3, #0
 8003436:	d15a      	bne.n	80034ee <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	68da      	ldr	r2, [r3, #12]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f022 0220 	bic.w	r2, r2, #32
 8003446:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	68da      	ldr	r2, [r3, #12]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003456:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	695a      	ldr	r2, [r3, #20]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f022 0201 	bic.w	r2, r2, #1
 8003466:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2220      	movs	r2, #32
 800346c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003474:	2b01      	cmp	r3, #1
 8003476:	d135      	bne.n	80034e4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	330c      	adds	r3, #12
 8003484:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	e853 3f00 	ldrex	r3, [r3]
 800348c:	613b      	str	r3, [r7, #16]
   return(result);
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	f023 0310 	bic.w	r3, r3, #16
 8003494:	627b      	str	r3, [r7, #36]	; 0x24
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	330c      	adds	r3, #12
 800349c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800349e:	623a      	str	r2, [r7, #32]
 80034a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034a2:	69f9      	ldr	r1, [r7, #28]
 80034a4:	6a3a      	ldr	r2, [r7, #32]
 80034a6:	e841 2300 	strex	r3, r2, [r1]
 80034aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80034ac:	69bb      	ldr	r3, [r7, #24]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d1e5      	bne.n	800347e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0310 	and.w	r3, r3, #16
 80034bc:	2b10      	cmp	r3, #16
 80034be:	d10a      	bne.n	80034d6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80034c0:	2300      	movs	r3, #0
 80034c2:	60fb      	str	r3, [r7, #12]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	60fb      	str	r3, [r7, #12]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	60fb      	str	r3, [r7, #12]
 80034d4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80034da:	4619      	mov	r1, r3
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f7ff fdf9 	bl	80030d4 <HAL_UARTEx_RxEventCallback>
 80034e2:	e002      	b.n	80034ea <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	f7ff fde1 	bl	80030ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80034ea:	2300      	movs	r3, #0
 80034ec:	e002      	b.n	80034f4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80034ee:	2300      	movs	r3, #0
 80034f0:	e000      	b.n	80034f4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80034f2:	2302      	movs	r3, #2
  }
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3730      	adds	r7, #48	; 0x30
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}

080034fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003500:	b0c0      	sub	sp, #256	; 0x100
 8003502:	af00      	add	r7, sp, #0
 8003504:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	691b      	ldr	r3, [r3, #16]
 8003510:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003518:	68d9      	ldr	r1, [r3, #12]
 800351a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	ea40 0301 	orr.w	r3, r0, r1
 8003524:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800352a:	689a      	ldr	r2, [r3, #8]
 800352c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	431a      	orrs	r2, r3
 8003534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003538:	695b      	ldr	r3, [r3, #20]
 800353a:	431a      	orrs	r2, r3
 800353c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003540:	69db      	ldr	r3, [r3, #28]
 8003542:	4313      	orrs	r3, r2
 8003544:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003554:	f021 010c 	bic.w	r1, r1, #12
 8003558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003562:	430b      	orrs	r3, r1
 8003564:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003566:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	695b      	ldr	r3, [r3, #20]
 800356e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003572:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003576:	6999      	ldr	r1, [r3, #24]
 8003578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	ea40 0301 	orr.w	r3, r0, r1
 8003582:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	4b8f      	ldr	r3, [pc, #572]	; (80037c8 <UART_SetConfig+0x2cc>)
 800358c:	429a      	cmp	r2, r3
 800358e:	d005      	beq.n	800359c <UART_SetConfig+0xa0>
 8003590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	4b8d      	ldr	r3, [pc, #564]	; (80037cc <UART_SetConfig+0x2d0>)
 8003598:	429a      	cmp	r2, r3
 800359a:	d104      	bne.n	80035a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800359c:	f7fe fc8a 	bl	8001eb4 <HAL_RCC_GetPCLK2Freq>
 80035a0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80035a4:	e003      	b.n	80035ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80035a6:	f7fe fc71 	bl	8001e8c <HAL_RCC_GetPCLK1Freq>
 80035aa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035b2:	69db      	ldr	r3, [r3, #28]
 80035b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035b8:	f040 810c 	bne.w	80037d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80035bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80035c0:	2200      	movs	r2, #0
 80035c2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80035c6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80035ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80035ce:	4622      	mov	r2, r4
 80035d0:	462b      	mov	r3, r5
 80035d2:	1891      	adds	r1, r2, r2
 80035d4:	65b9      	str	r1, [r7, #88]	; 0x58
 80035d6:	415b      	adcs	r3, r3
 80035d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80035da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80035de:	4621      	mov	r1, r4
 80035e0:	eb12 0801 	adds.w	r8, r2, r1
 80035e4:	4629      	mov	r1, r5
 80035e6:	eb43 0901 	adc.w	r9, r3, r1
 80035ea:	f04f 0200 	mov.w	r2, #0
 80035ee:	f04f 0300 	mov.w	r3, #0
 80035f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80035f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80035fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80035fe:	4690      	mov	r8, r2
 8003600:	4699      	mov	r9, r3
 8003602:	4623      	mov	r3, r4
 8003604:	eb18 0303 	adds.w	r3, r8, r3
 8003608:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800360c:	462b      	mov	r3, r5
 800360e:	eb49 0303 	adc.w	r3, r9, r3
 8003612:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003622:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003626:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800362a:	460b      	mov	r3, r1
 800362c:	18db      	adds	r3, r3, r3
 800362e:	653b      	str	r3, [r7, #80]	; 0x50
 8003630:	4613      	mov	r3, r2
 8003632:	eb42 0303 	adc.w	r3, r2, r3
 8003636:	657b      	str	r3, [r7, #84]	; 0x54
 8003638:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800363c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003640:	f7fc fe36 	bl	80002b0 <__aeabi_uldivmod>
 8003644:	4602      	mov	r2, r0
 8003646:	460b      	mov	r3, r1
 8003648:	4b61      	ldr	r3, [pc, #388]	; (80037d0 <UART_SetConfig+0x2d4>)
 800364a:	fba3 2302 	umull	r2, r3, r3, r2
 800364e:	095b      	lsrs	r3, r3, #5
 8003650:	011c      	lsls	r4, r3, #4
 8003652:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003656:	2200      	movs	r2, #0
 8003658:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800365c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003660:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003664:	4642      	mov	r2, r8
 8003666:	464b      	mov	r3, r9
 8003668:	1891      	adds	r1, r2, r2
 800366a:	64b9      	str	r1, [r7, #72]	; 0x48
 800366c:	415b      	adcs	r3, r3
 800366e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003670:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003674:	4641      	mov	r1, r8
 8003676:	eb12 0a01 	adds.w	sl, r2, r1
 800367a:	4649      	mov	r1, r9
 800367c:	eb43 0b01 	adc.w	fp, r3, r1
 8003680:	f04f 0200 	mov.w	r2, #0
 8003684:	f04f 0300 	mov.w	r3, #0
 8003688:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800368c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003690:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003694:	4692      	mov	sl, r2
 8003696:	469b      	mov	fp, r3
 8003698:	4643      	mov	r3, r8
 800369a:	eb1a 0303 	adds.w	r3, sl, r3
 800369e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80036a2:	464b      	mov	r3, r9
 80036a4:	eb4b 0303 	adc.w	r3, fp, r3
 80036a8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80036ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80036b8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80036bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80036c0:	460b      	mov	r3, r1
 80036c2:	18db      	adds	r3, r3, r3
 80036c4:	643b      	str	r3, [r7, #64]	; 0x40
 80036c6:	4613      	mov	r3, r2
 80036c8:	eb42 0303 	adc.w	r3, r2, r3
 80036cc:	647b      	str	r3, [r7, #68]	; 0x44
 80036ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80036d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80036d6:	f7fc fdeb 	bl	80002b0 <__aeabi_uldivmod>
 80036da:	4602      	mov	r2, r0
 80036dc:	460b      	mov	r3, r1
 80036de:	4611      	mov	r1, r2
 80036e0:	4b3b      	ldr	r3, [pc, #236]	; (80037d0 <UART_SetConfig+0x2d4>)
 80036e2:	fba3 2301 	umull	r2, r3, r3, r1
 80036e6:	095b      	lsrs	r3, r3, #5
 80036e8:	2264      	movs	r2, #100	; 0x64
 80036ea:	fb02 f303 	mul.w	r3, r2, r3
 80036ee:	1acb      	subs	r3, r1, r3
 80036f0:	00db      	lsls	r3, r3, #3
 80036f2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80036f6:	4b36      	ldr	r3, [pc, #216]	; (80037d0 <UART_SetConfig+0x2d4>)
 80036f8:	fba3 2302 	umull	r2, r3, r3, r2
 80036fc:	095b      	lsrs	r3, r3, #5
 80036fe:	005b      	lsls	r3, r3, #1
 8003700:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003704:	441c      	add	r4, r3
 8003706:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800370a:	2200      	movs	r2, #0
 800370c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003710:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003714:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003718:	4642      	mov	r2, r8
 800371a:	464b      	mov	r3, r9
 800371c:	1891      	adds	r1, r2, r2
 800371e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003720:	415b      	adcs	r3, r3
 8003722:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003724:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003728:	4641      	mov	r1, r8
 800372a:	1851      	adds	r1, r2, r1
 800372c:	6339      	str	r1, [r7, #48]	; 0x30
 800372e:	4649      	mov	r1, r9
 8003730:	414b      	adcs	r3, r1
 8003732:	637b      	str	r3, [r7, #52]	; 0x34
 8003734:	f04f 0200 	mov.w	r2, #0
 8003738:	f04f 0300 	mov.w	r3, #0
 800373c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003740:	4659      	mov	r1, fp
 8003742:	00cb      	lsls	r3, r1, #3
 8003744:	4651      	mov	r1, sl
 8003746:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800374a:	4651      	mov	r1, sl
 800374c:	00ca      	lsls	r2, r1, #3
 800374e:	4610      	mov	r0, r2
 8003750:	4619      	mov	r1, r3
 8003752:	4603      	mov	r3, r0
 8003754:	4642      	mov	r2, r8
 8003756:	189b      	adds	r3, r3, r2
 8003758:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800375c:	464b      	mov	r3, r9
 800375e:	460a      	mov	r2, r1
 8003760:	eb42 0303 	adc.w	r3, r2, r3
 8003764:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003774:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003778:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800377c:	460b      	mov	r3, r1
 800377e:	18db      	adds	r3, r3, r3
 8003780:	62bb      	str	r3, [r7, #40]	; 0x28
 8003782:	4613      	mov	r3, r2
 8003784:	eb42 0303 	adc.w	r3, r2, r3
 8003788:	62fb      	str	r3, [r7, #44]	; 0x2c
 800378a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800378e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003792:	f7fc fd8d 	bl	80002b0 <__aeabi_uldivmod>
 8003796:	4602      	mov	r2, r0
 8003798:	460b      	mov	r3, r1
 800379a:	4b0d      	ldr	r3, [pc, #52]	; (80037d0 <UART_SetConfig+0x2d4>)
 800379c:	fba3 1302 	umull	r1, r3, r3, r2
 80037a0:	095b      	lsrs	r3, r3, #5
 80037a2:	2164      	movs	r1, #100	; 0x64
 80037a4:	fb01 f303 	mul.w	r3, r1, r3
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	3332      	adds	r3, #50	; 0x32
 80037ae:	4a08      	ldr	r2, [pc, #32]	; (80037d0 <UART_SetConfig+0x2d4>)
 80037b0:	fba2 2303 	umull	r2, r3, r2, r3
 80037b4:	095b      	lsrs	r3, r3, #5
 80037b6:	f003 0207 	and.w	r2, r3, #7
 80037ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4422      	add	r2, r4
 80037c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80037c4:	e105      	b.n	80039d2 <UART_SetConfig+0x4d6>
 80037c6:	bf00      	nop
 80037c8:	40011000 	.word	0x40011000
 80037cc:	40011400 	.word	0x40011400
 80037d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80037d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037d8:	2200      	movs	r2, #0
 80037da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80037de:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80037e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80037e6:	4642      	mov	r2, r8
 80037e8:	464b      	mov	r3, r9
 80037ea:	1891      	adds	r1, r2, r2
 80037ec:	6239      	str	r1, [r7, #32]
 80037ee:	415b      	adcs	r3, r3
 80037f0:	627b      	str	r3, [r7, #36]	; 0x24
 80037f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80037f6:	4641      	mov	r1, r8
 80037f8:	1854      	adds	r4, r2, r1
 80037fa:	4649      	mov	r1, r9
 80037fc:	eb43 0501 	adc.w	r5, r3, r1
 8003800:	f04f 0200 	mov.w	r2, #0
 8003804:	f04f 0300 	mov.w	r3, #0
 8003808:	00eb      	lsls	r3, r5, #3
 800380a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800380e:	00e2      	lsls	r2, r4, #3
 8003810:	4614      	mov	r4, r2
 8003812:	461d      	mov	r5, r3
 8003814:	4643      	mov	r3, r8
 8003816:	18e3      	adds	r3, r4, r3
 8003818:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800381c:	464b      	mov	r3, r9
 800381e:	eb45 0303 	adc.w	r3, r5, r3
 8003822:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003826:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003832:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003836:	f04f 0200 	mov.w	r2, #0
 800383a:	f04f 0300 	mov.w	r3, #0
 800383e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003842:	4629      	mov	r1, r5
 8003844:	008b      	lsls	r3, r1, #2
 8003846:	4621      	mov	r1, r4
 8003848:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800384c:	4621      	mov	r1, r4
 800384e:	008a      	lsls	r2, r1, #2
 8003850:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003854:	f7fc fd2c 	bl	80002b0 <__aeabi_uldivmod>
 8003858:	4602      	mov	r2, r0
 800385a:	460b      	mov	r3, r1
 800385c:	4b60      	ldr	r3, [pc, #384]	; (80039e0 <UART_SetConfig+0x4e4>)
 800385e:	fba3 2302 	umull	r2, r3, r3, r2
 8003862:	095b      	lsrs	r3, r3, #5
 8003864:	011c      	lsls	r4, r3, #4
 8003866:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800386a:	2200      	movs	r2, #0
 800386c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003870:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003874:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003878:	4642      	mov	r2, r8
 800387a:	464b      	mov	r3, r9
 800387c:	1891      	adds	r1, r2, r2
 800387e:	61b9      	str	r1, [r7, #24]
 8003880:	415b      	adcs	r3, r3
 8003882:	61fb      	str	r3, [r7, #28]
 8003884:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003888:	4641      	mov	r1, r8
 800388a:	1851      	adds	r1, r2, r1
 800388c:	6139      	str	r1, [r7, #16]
 800388e:	4649      	mov	r1, r9
 8003890:	414b      	adcs	r3, r1
 8003892:	617b      	str	r3, [r7, #20]
 8003894:	f04f 0200 	mov.w	r2, #0
 8003898:	f04f 0300 	mov.w	r3, #0
 800389c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80038a0:	4659      	mov	r1, fp
 80038a2:	00cb      	lsls	r3, r1, #3
 80038a4:	4651      	mov	r1, sl
 80038a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038aa:	4651      	mov	r1, sl
 80038ac:	00ca      	lsls	r2, r1, #3
 80038ae:	4610      	mov	r0, r2
 80038b0:	4619      	mov	r1, r3
 80038b2:	4603      	mov	r3, r0
 80038b4:	4642      	mov	r2, r8
 80038b6:	189b      	adds	r3, r3, r2
 80038b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80038bc:	464b      	mov	r3, r9
 80038be:	460a      	mov	r2, r1
 80038c0:	eb42 0303 	adc.w	r3, r2, r3
 80038c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80038c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	67bb      	str	r3, [r7, #120]	; 0x78
 80038d2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80038d4:	f04f 0200 	mov.w	r2, #0
 80038d8:	f04f 0300 	mov.w	r3, #0
 80038dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80038e0:	4649      	mov	r1, r9
 80038e2:	008b      	lsls	r3, r1, #2
 80038e4:	4641      	mov	r1, r8
 80038e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80038ea:	4641      	mov	r1, r8
 80038ec:	008a      	lsls	r2, r1, #2
 80038ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80038f2:	f7fc fcdd 	bl	80002b0 <__aeabi_uldivmod>
 80038f6:	4602      	mov	r2, r0
 80038f8:	460b      	mov	r3, r1
 80038fa:	4b39      	ldr	r3, [pc, #228]	; (80039e0 <UART_SetConfig+0x4e4>)
 80038fc:	fba3 1302 	umull	r1, r3, r3, r2
 8003900:	095b      	lsrs	r3, r3, #5
 8003902:	2164      	movs	r1, #100	; 0x64
 8003904:	fb01 f303 	mul.w	r3, r1, r3
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	011b      	lsls	r3, r3, #4
 800390c:	3332      	adds	r3, #50	; 0x32
 800390e:	4a34      	ldr	r2, [pc, #208]	; (80039e0 <UART_SetConfig+0x4e4>)
 8003910:	fba2 2303 	umull	r2, r3, r2, r3
 8003914:	095b      	lsrs	r3, r3, #5
 8003916:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800391a:	441c      	add	r4, r3
 800391c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003920:	2200      	movs	r2, #0
 8003922:	673b      	str	r3, [r7, #112]	; 0x70
 8003924:	677a      	str	r2, [r7, #116]	; 0x74
 8003926:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800392a:	4642      	mov	r2, r8
 800392c:	464b      	mov	r3, r9
 800392e:	1891      	adds	r1, r2, r2
 8003930:	60b9      	str	r1, [r7, #8]
 8003932:	415b      	adcs	r3, r3
 8003934:	60fb      	str	r3, [r7, #12]
 8003936:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800393a:	4641      	mov	r1, r8
 800393c:	1851      	adds	r1, r2, r1
 800393e:	6039      	str	r1, [r7, #0]
 8003940:	4649      	mov	r1, r9
 8003942:	414b      	adcs	r3, r1
 8003944:	607b      	str	r3, [r7, #4]
 8003946:	f04f 0200 	mov.w	r2, #0
 800394a:	f04f 0300 	mov.w	r3, #0
 800394e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003952:	4659      	mov	r1, fp
 8003954:	00cb      	lsls	r3, r1, #3
 8003956:	4651      	mov	r1, sl
 8003958:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800395c:	4651      	mov	r1, sl
 800395e:	00ca      	lsls	r2, r1, #3
 8003960:	4610      	mov	r0, r2
 8003962:	4619      	mov	r1, r3
 8003964:	4603      	mov	r3, r0
 8003966:	4642      	mov	r2, r8
 8003968:	189b      	adds	r3, r3, r2
 800396a:	66bb      	str	r3, [r7, #104]	; 0x68
 800396c:	464b      	mov	r3, r9
 800396e:	460a      	mov	r2, r1
 8003970:	eb42 0303 	adc.w	r3, r2, r3
 8003974:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003976:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	2200      	movs	r2, #0
 800397e:	663b      	str	r3, [r7, #96]	; 0x60
 8003980:	667a      	str	r2, [r7, #100]	; 0x64
 8003982:	f04f 0200 	mov.w	r2, #0
 8003986:	f04f 0300 	mov.w	r3, #0
 800398a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800398e:	4649      	mov	r1, r9
 8003990:	008b      	lsls	r3, r1, #2
 8003992:	4641      	mov	r1, r8
 8003994:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003998:	4641      	mov	r1, r8
 800399a:	008a      	lsls	r2, r1, #2
 800399c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80039a0:	f7fc fc86 	bl	80002b0 <__aeabi_uldivmod>
 80039a4:	4602      	mov	r2, r0
 80039a6:	460b      	mov	r3, r1
 80039a8:	4b0d      	ldr	r3, [pc, #52]	; (80039e0 <UART_SetConfig+0x4e4>)
 80039aa:	fba3 1302 	umull	r1, r3, r3, r2
 80039ae:	095b      	lsrs	r3, r3, #5
 80039b0:	2164      	movs	r1, #100	; 0x64
 80039b2:	fb01 f303 	mul.w	r3, r1, r3
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	011b      	lsls	r3, r3, #4
 80039ba:	3332      	adds	r3, #50	; 0x32
 80039bc:	4a08      	ldr	r2, [pc, #32]	; (80039e0 <UART_SetConfig+0x4e4>)
 80039be:	fba2 2303 	umull	r2, r3, r2, r3
 80039c2:	095b      	lsrs	r3, r3, #5
 80039c4:	f003 020f 	and.w	r2, r3, #15
 80039c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4422      	add	r2, r4
 80039d0:	609a      	str	r2, [r3, #8]
}
 80039d2:	bf00      	nop
 80039d4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80039d8:	46bd      	mov	sp, r7
 80039da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039de:	bf00      	nop
 80039e0:	51eb851f 	.word	0x51eb851f

080039e4 <__errno>:
 80039e4:	4b01      	ldr	r3, [pc, #4]	; (80039ec <__errno+0x8>)
 80039e6:	6818      	ldr	r0, [r3, #0]
 80039e8:	4770      	bx	lr
 80039ea:	bf00      	nop
 80039ec:	2000000c 	.word	0x2000000c

080039f0 <__libc_init_array>:
 80039f0:	b570      	push	{r4, r5, r6, lr}
 80039f2:	4d0d      	ldr	r5, [pc, #52]	; (8003a28 <__libc_init_array+0x38>)
 80039f4:	4c0d      	ldr	r4, [pc, #52]	; (8003a2c <__libc_init_array+0x3c>)
 80039f6:	1b64      	subs	r4, r4, r5
 80039f8:	10a4      	asrs	r4, r4, #2
 80039fa:	2600      	movs	r6, #0
 80039fc:	42a6      	cmp	r6, r4
 80039fe:	d109      	bne.n	8003a14 <__libc_init_array+0x24>
 8003a00:	4d0b      	ldr	r5, [pc, #44]	; (8003a30 <__libc_init_array+0x40>)
 8003a02:	4c0c      	ldr	r4, [pc, #48]	; (8003a34 <__libc_init_array+0x44>)
 8003a04:	f001 f90a 	bl	8004c1c <_init>
 8003a08:	1b64      	subs	r4, r4, r5
 8003a0a:	10a4      	asrs	r4, r4, #2
 8003a0c:	2600      	movs	r6, #0
 8003a0e:	42a6      	cmp	r6, r4
 8003a10:	d105      	bne.n	8003a1e <__libc_init_array+0x2e>
 8003a12:	bd70      	pop	{r4, r5, r6, pc}
 8003a14:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a18:	4798      	blx	r3
 8003a1a:	3601      	adds	r6, #1
 8003a1c:	e7ee      	b.n	80039fc <__libc_init_array+0xc>
 8003a1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a22:	4798      	blx	r3
 8003a24:	3601      	adds	r6, #1
 8003a26:	e7f2      	b.n	8003a0e <__libc_init_array+0x1e>
 8003a28:	08004e1c 	.word	0x08004e1c
 8003a2c:	08004e1c 	.word	0x08004e1c
 8003a30:	08004e1c 	.word	0x08004e1c
 8003a34:	08004e20 	.word	0x08004e20

08003a38 <memset>:
 8003a38:	4402      	add	r2, r0
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d100      	bne.n	8003a42 <memset+0xa>
 8003a40:	4770      	bx	lr
 8003a42:	f803 1b01 	strb.w	r1, [r3], #1
 8003a46:	e7f9      	b.n	8003a3c <memset+0x4>

08003a48 <putchar>:
 8003a48:	4b09      	ldr	r3, [pc, #36]	; (8003a70 <putchar+0x28>)
 8003a4a:	b513      	push	{r0, r1, r4, lr}
 8003a4c:	681c      	ldr	r4, [r3, #0]
 8003a4e:	4601      	mov	r1, r0
 8003a50:	b134      	cbz	r4, 8003a60 <putchar+0x18>
 8003a52:	69a3      	ldr	r3, [r4, #24]
 8003a54:	b923      	cbnz	r3, 8003a60 <putchar+0x18>
 8003a56:	9001      	str	r0, [sp, #4]
 8003a58:	4620      	mov	r0, r4
 8003a5a:	f000 fa99 	bl	8003f90 <__sinit>
 8003a5e:	9901      	ldr	r1, [sp, #4]
 8003a60:	68a2      	ldr	r2, [r4, #8]
 8003a62:	4620      	mov	r0, r4
 8003a64:	b002      	add	sp, #8
 8003a66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a6a:	f000 bf67 	b.w	800493c <_putc_r>
 8003a6e:	bf00      	nop
 8003a70:	2000000c 	.word	0x2000000c

08003a74 <_puts_r>:
 8003a74:	b570      	push	{r4, r5, r6, lr}
 8003a76:	460e      	mov	r6, r1
 8003a78:	4605      	mov	r5, r0
 8003a7a:	b118      	cbz	r0, 8003a84 <_puts_r+0x10>
 8003a7c:	6983      	ldr	r3, [r0, #24]
 8003a7e:	b90b      	cbnz	r3, 8003a84 <_puts_r+0x10>
 8003a80:	f000 fa86 	bl	8003f90 <__sinit>
 8003a84:	69ab      	ldr	r3, [r5, #24]
 8003a86:	68ac      	ldr	r4, [r5, #8]
 8003a88:	b913      	cbnz	r3, 8003a90 <_puts_r+0x1c>
 8003a8a:	4628      	mov	r0, r5
 8003a8c:	f000 fa80 	bl	8003f90 <__sinit>
 8003a90:	4b2c      	ldr	r3, [pc, #176]	; (8003b44 <_puts_r+0xd0>)
 8003a92:	429c      	cmp	r4, r3
 8003a94:	d120      	bne.n	8003ad8 <_puts_r+0x64>
 8003a96:	686c      	ldr	r4, [r5, #4]
 8003a98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a9a:	07db      	lsls	r3, r3, #31
 8003a9c:	d405      	bmi.n	8003aaa <_puts_r+0x36>
 8003a9e:	89a3      	ldrh	r3, [r4, #12]
 8003aa0:	0598      	lsls	r0, r3, #22
 8003aa2:	d402      	bmi.n	8003aaa <_puts_r+0x36>
 8003aa4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003aa6:	f000 fb11 	bl	80040cc <__retarget_lock_acquire_recursive>
 8003aaa:	89a3      	ldrh	r3, [r4, #12]
 8003aac:	0719      	lsls	r1, r3, #28
 8003aae:	d51d      	bpl.n	8003aec <_puts_r+0x78>
 8003ab0:	6923      	ldr	r3, [r4, #16]
 8003ab2:	b1db      	cbz	r3, 8003aec <_puts_r+0x78>
 8003ab4:	3e01      	subs	r6, #1
 8003ab6:	68a3      	ldr	r3, [r4, #8]
 8003ab8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003abc:	3b01      	subs	r3, #1
 8003abe:	60a3      	str	r3, [r4, #8]
 8003ac0:	bb39      	cbnz	r1, 8003b12 <_puts_r+0x9e>
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	da38      	bge.n	8003b38 <_puts_r+0xc4>
 8003ac6:	4622      	mov	r2, r4
 8003ac8:	210a      	movs	r1, #10
 8003aca:	4628      	mov	r0, r5
 8003acc:	f000 f886 	bl	8003bdc <__swbuf_r>
 8003ad0:	3001      	adds	r0, #1
 8003ad2:	d011      	beq.n	8003af8 <_puts_r+0x84>
 8003ad4:	250a      	movs	r5, #10
 8003ad6:	e011      	b.n	8003afc <_puts_r+0x88>
 8003ad8:	4b1b      	ldr	r3, [pc, #108]	; (8003b48 <_puts_r+0xd4>)
 8003ada:	429c      	cmp	r4, r3
 8003adc:	d101      	bne.n	8003ae2 <_puts_r+0x6e>
 8003ade:	68ac      	ldr	r4, [r5, #8]
 8003ae0:	e7da      	b.n	8003a98 <_puts_r+0x24>
 8003ae2:	4b1a      	ldr	r3, [pc, #104]	; (8003b4c <_puts_r+0xd8>)
 8003ae4:	429c      	cmp	r4, r3
 8003ae6:	bf08      	it	eq
 8003ae8:	68ec      	ldreq	r4, [r5, #12]
 8003aea:	e7d5      	b.n	8003a98 <_puts_r+0x24>
 8003aec:	4621      	mov	r1, r4
 8003aee:	4628      	mov	r0, r5
 8003af0:	f000 f8c6 	bl	8003c80 <__swsetup_r>
 8003af4:	2800      	cmp	r0, #0
 8003af6:	d0dd      	beq.n	8003ab4 <_puts_r+0x40>
 8003af8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8003afc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003afe:	07da      	lsls	r2, r3, #31
 8003b00:	d405      	bmi.n	8003b0e <_puts_r+0x9a>
 8003b02:	89a3      	ldrh	r3, [r4, #12]
 8003b04:	059b      	lsls	r3, r3, #22
 8003b06:	d402      	bmi.n	8003b0e <_puts_r+0x9a>
 8003b08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b0a:	f000 fae0 	bl	80040ce <__retarget_lock_release_recursive>
 8003b0e:	4628      	mov	r0, r5
 8003b10:	bd70      	pop	{r4, r5, r6, pc}
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	da04      	bge.n	8003b20 <_puts_r+0xac>
 8003b16:	69a2      	ldr	r2, [r4, #24]
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	dc06      	bgt.n	8003b2a <_puts_r+0xb6>
 8003b1c:	290a      	cmp	r1, #10
 8003b1e:	d004      	beq.n	8003b2a <_puts_r+0xb6>
 8003b20:	6823      	ldr	r3, [r4, #0]
 8003b22:	1c5a      	adds	r2, r3, #1
 8003b24:	6022      	str	r2, [r4, #0]
 8003b26:	7019      	strb	r1, [r3, #0]
 8003b28:	e7c5      	b.n	8003ab6 <_puts_r+0x42>
 8003b2a:	4622      	mov	r2, r4
 8003b2c:	4628      	mov	r0, r5
 8003b2e:	f000 f855 	bl	8003bdc <__swbuf_r>
 8003b32:	3001      	adds	r0, #1
 8003b34:	d1bf      	bne.n	8003ab6 <_puts_r+0x42>
 8003b36:	e7df      	b.n	8003af8 <_puts_r+0x84>
 8003b38:	6823      	ldr	r3, [r4, #0]
 8003b3a:	250a      	movs	r5, #10
 8003b3c:	1c5a      	adds	r2, r3, #1
 8003b3e:	6022      	str	r2, [r4, #0]
 8003b40:	701d      	strb	r5, [r3, #0]
 8003b42:	e7db      	b.n	8003afc <_puts_r+0x88>
 8003b44:	08004da0 	.word	0x08004da0
 8003b48:	08004dc0 	.word	0x08004dc0
 8003b4c:	08004d80 	.word	0x08004d80

08003b50 <puts>:
 8003b50:	4b02      	ldr	r3, [pc, #8]	; (8003b5c <puts+0xc>)
 8003b52:	4601      	mov	r1, r0
 8003b54:	6818      	ldr	r0, [r3, #0]
 8003b56:	f7ff bf8d 	b.w	8003a74 <_puts_r>
 8003b5a:	bf00      	nop
 8003b5c:	2000000c 	.word	0x2000000c

08003b60 <siprintf>:
 8003b60:	b40e      	push	{r1, r2, r3}
 8003b62:	b500      	push	{lr}
 8003b64:	b09c      	sub	sp, #112	; 0x70
 8003b66:	ab1d      	add	r3, sp, #116	; 0x74
 8003b68:	9002      	str	r0, [sp, #8]
 8003b6a:	9006      	str	r0, [sp, #24]
 8003b6c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003b70:	4809      	ldr	r0, [pc, #36]	; (8003b98 <siprintf+0x38>)
 8003b72:	9107      	str	r1, [sp, #28]
 8003b74:	9104      	str	r1, [sp, #16]
 8003b76:	4909      	ldr	r1, [pc, #36]	; (8003b9c <siprintf+0x3c>)
 8003b78:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b7c:	9105      	str	r1, [sp, #20]
 8003b7e:	6800      	ldr	r0, [r0, #0]
 8003b80:	9301      	str	r3, [sp, #4]
 8003b82:	a902      	add	r1, sp, #8
 8003b84:	f000 fc46 	bl	8004414 <_svfiprintf_r>
 8003b88:	9b02      	ldr	r3, [sp, #8]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	701a      	strb	r2, [r3, #0]
 8003b8e:	b01c      	add	sp, #112	; 0x70
 8003b90:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b94:	b003      	add	sp, #12
 8003b96:	4770      	bx	lr
 8003b98:	2000000c 	.word	0x2000000c
 8003b9c:	ffff0208 	.word	0xffff0208

08003ba0 <strcpy>:
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ba6:	f803 2b01 	strb.w	r2, [r3], #1
 8003baa:	2a00      	cmp	r2, #0
 8003bac:	d1f9      	bne.n	8003ba2 <strcpy+0x2>
 8003bae:	4770      	bx	lr

08003bb0 <strstr>:
 8003bb0:	780a      	ldrb	r2, [r1, #0]
 8003bb2:	b570      	push	{r4, r5, r6, lr}
 8003bb4:	b96a      	cbnz	r2, 8003bd2 <strstr+0x22>
 8003bb6:	bd70      	pop	{r4, r5, r6, pc}
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d109      	bne.n	8003bd0 <strstr+0x20>
 8003bbc:	460c      	mov	r4, r1
 8003bbe:	4605      	mov	r5, r0
 8003bc0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d0f6      	beq.n	8003bb6 <strstr+0x6>
 8003bc8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003bcc:	429e      	cmp	r6, r3
 8003bce:	d0f7      	beq.n	8003bc0 <strstr+0x10>
 8003bd0:	3001      	adds	r0, #1
 8003bd2:	7803      	ldrb	r3, [r0, #0]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d1ef      	bne.n	8003bb8 <strstr+0x8>
 8003bd8:	4618      	mov	r0, r3
 8003bda:	e7ec      	b.n	8003bb6 <strstr+0x6>

08003bdc <__swbuf_r>:
 8003bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bde:	460e      	mov	r6, r1
 8003be0:	4614      	mov	r4, r2
 8003be2:	4605      	mov	r5, r0
 8003be4:	b118      	cbz	r0, 8003bee <__swbuf_r+0x12>
 8003be6:	6983      	ldr	r3, [r0, #24]
 8003be8:	b90b      	cbnz	r3, 8003bee <__swbuf_r+0x12>
 8003bea:	f000 f9d1 	bl	8003f90 <__sinit>
 8003bee:	4b21      	ldr	r3, [pc, #132]	; (8003c74 <__swbuf_r+0x98>)
 8003bf0:	429c      	cmp	r4, r3
 8003bf2:	d12b      	bne.n	8003c4c <__swbuf_r+0x70>
 8003bf4:	686c      	ldr	r4, [r5, #4]
 8003bf6:	69a3      	ldr	r3, [r4, #24]
 8003bf8:	60a3      	str	r3, [r4, #8]
 8003bfa:	89a3      	ldrh	r3, [r4, #12]
 8003bfc:	071a      	lsls	r2, r3, #28
 8003bfe:	d52f      	bpl.n	8003c60 <__swbuf_r+0x84>
 8003c00:	6923      	ldr	r3, [r4, #16]
 8003c02:	b36b      	cbz	r3, 8003c60 <__swbuf_r+0x84>
 8003c04:	6923      	ldr	r3, [r4, #16]
 8003c06:	6820      	ldr	r0, [r4, #0]
 8003c08:	1ac0      	subs	r0, r0, r3
 8003c0a:	6963      	ldr	r3, [r4, #20]
 8003c0c:	b2f6      	uxtb	r6, r6
 8003c0e:	4283      	cmp	r3, r0
 8003c10:	4637      	mov	r7, r6
 8003c12:	dc04      	bgt.n	8003c1e <__swbuf_r+0x42>
 8003c14:	4621      	mov	r1, r4
 8003c16:	4628      	mov	r0, r5
 8003c18:	f000 f926 	bl	8003e68 <_fflush_r>
 8003c1c:	bb30      	cbnz	r0, 8003c6c <__swbuf_r+0x90>
 8003c1e:	68a3      	ldr	r3, [r4, #8]
 8003c20:	3b01      	subs	r3, #1
 8003c22:	60a3      	str	r3, [r4, #8]
 8003c24:	6823      	ldr	r3, [r4, #0]
 8003c26:	1c5a      	adds	r2, r3, #1
 8003c28:	6022      	str	r2, [r4, #0]
 8003c2a:	701e      	strb	r6, [r3, #0]
 8003c2c:	6963      	ldr	r3, [r4, #20]
 8003c2e:	3001      	adds	r0, #1
 8003c30:	4283      	cmp	r3, r0
 8003c32:	d004      	beq.n	8003c3e <__swbuf_r+0x62>
 8003c34:	89a3      	ldrh	r3, [r4, #12]
 8003c36:	07db      	lsls	r3, r3, #31
 8003c38:	d506      	bpl.n	8003c48 <__swbuf_r+0x6c>
 8003c3a:	2e0a      	cmp	r6, #10
 8003c3c:	d104      	bne.n	8003c48 <__swbuf_r+0x6c>
 8003c3e:	4621      	mov	r1, r4
 8003c40:	4628      	mov	r0, r5
 8003c42:	f000 f911 	bl	8003e68 <_fflush_r>
 8003c46:	b988      	cbnz	r0, 8003c6c <__swbuf_r+0x90>
 8003c48:	4638      	mov	r0, r7
 8003c4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c4c:	4b0a      	ldr	r3, [pc, #40]	; (8003c78 <__swbuf_r+0x9c>)
 8003c4e:	429c      	cmp	r4, r3
 8003c50:	d101      	bne.n	8003c56 <__swbuf_r+0x7a>
 8003c52:	68ac      	ldr	r4, [r5, #8]
 8003c54:	e7cf      	b.n	8003bf6 <__swbuf_r+0x1a>
 8003c56:	4b09      	ldr	r3, [pc, #36]	; (8003c7c <__swbuf_r+0xa0>)
 8003c58:	429c      	cmp	r4, r3
 8003c5a:	bf08      	it	eq
 8003c5c:	68ec      	ldreq	r4, [r5, #12]
 8003c5e:	e7ca      	b.n	8003bf6 <__swbuf_r+0x1a>
 8003c60:	4621      	mov	r1, r4
 8003c62:	4628      	mov	r0, r5
 8003c64:	f000 f80c 	bl	8003c80 <__swsetup_r>
 8003c68:	2800      	cmp	r0, #0
 8003c6a:	d0cb      	beq.n	8003c04 <__swbuf_r+0x28>
 8003c6c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8003c70:	e7ea      	b.n	8003c48 <__swbuf_r+0x6c>
 8003c72:	bf00      	nop
 8003c74:	08004da0 	.word	0x08004da0
 8003c78:	08004dc0 	.word	0x08004dc0
 8003c7c:	08004d80 	.word	0x08004d80

08003c80 <__swsetup_r>:
 8003c80:	4b32      	ldr	r3, [pc, #200]	; (8003d4c <__swsetup_r+0xcc>)
 8003c82:	b570      	push	{r4, r5, r6, lr}
 8003c84:	681d      	ldr	r5, [r3, #0]
 8003c86:	4606      	mov	r6, r0
 8003c88:	460c      	mov	r4, r1
 8003c8a:	b125      	cbz	r5, 8003c96 <__swsetup_r+0x16>
 8003c8c:	69ab      	ldr	r3, [r5, #24]
 8003c8e:	b913      	cbnz	r3, 8003c96 <__swsetup_r+0x16>
 8003c90:	4628      	mov	r0, r5
 8003c92:	f000 f97d 	bl	8003f90 <__sinit>
 8003c96:	4b2e      	ldr	r3, [pc, #184]	; (8003d50 <__swsetup_r+0xd0>)
 8003c98:	429c      	cmp	r4, r3
 8003c9a:	d10f      	bne.n	8003cbc <__swsetup_r+0x3c>
 8003c9c:	686c      	ldr	r4, [r5, #4]
 8003c9e:	89a3      	ldrh	r3, [r4, #12]
 8003ca0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003ca4:	0719      	lsls	r1, r3, #28
 8003ca6:	d42c      	bmi.n	8003d02 <__swsetup_r+0x82>
 8003ca8:	06dd      	lsls	r5, r3, #27
 8003caa:	d411      	bmi.n	8003cd0 <__swsetup_r+0x50>
 8003cac:	2309      	movs	r3, #9
 8003cae:	6033      	str	r3, [r6, #0]
 8003cb0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003cb4:	81a3      	strh	r3, [r4, #12]
 8003cb6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003cba:	e03e      	b.n	8003d3a <__swsetup_r+0xba>
 8003cbc:	4b25      	ldr	r3, [pc, #148]	; (8003d54 <__swsetup_r+0xd4>)
 8003cbe:	429c      	cmp	r4, r3
 8003cc0:	d101      	bne.n	8003cc6 <__swsetup_r+0x46>
 8003cc2:	68ac      	ldr	r4, [r5, #8]
 8003cc4:	e7eb      	b.n	8003c9e <__swsetup_r+0x1e>
 8003cc6:	4b24      	ldr	r3, [pc, #144]	; (8003d58 <__swsetup_r+0xd8>)
 8003cc8:	429c      	cmp	r4, r3
 8003cca:	bf08      	it	eq
 8003ccc:	68ec      	ldreq	r4, [r5, #12]
 8003cce:	e7e6      	b.n	8003c9e <__swsetup_r+0x1e>
 8003cd0:	0758      	lsls	r0, r3, #29
 8003cd2:	d512      	bpl.n	8003cfa <__swsetup_r+0x7a>
 8003cd4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003cd6:	b141      	cbz	r1, 8003cea <__swsetup_r+0x6a>
 8003cd8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003cdc:	4299      	cmp	r1, r3
 8003cde:	d002      	beq.n	8003ce6 <__swsetup_r+0x66>
 8003ce0:	4630      	mov	r0, r6
 8003ce2:	f000 fa5b 	bl	800419c <_free_r>
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	6363      	str	r3, [r4, #52]	; 0x34
 8003cea:	89a3      	ldrh	r3, [r4, #12]
 8003cec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003cf0:	81a3      	strh	r3, [r4, #12]
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	6063      	str	r3, [r4, #4]
 8003cf6:	6923      	ldr	r3, [r4, #16]
 8003cf8:	6023      	str	r3, [r4, #0]
 8003cfa:	89a3      	ldrh	r3, [r4, #12]
 8003cfc:	f043 0308 	orr.w	r3, r3, #8
 8003d00:	81a3      	strh	r3, [r4, #12]
 8003d02:	6923      	ldr	r3, [r4, #16]
 8003d04:	b94b      	cbnz	r3, 8003d1a <__swsetup_r+0x9a>
 8003d06:	89a3      	ldrh	r3, [r4, #12]
 8003d08:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003d0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d10:	d003      	beq.n	8003d1a <__swsetup_r+0x9a>
 8003d12:	4621      	mov	r1, r4
 8003d14:	4630      	mov	r0, r6
 8003d16:	f000 fa01 	bl	800411c <__smakebuf_r>
 8003d1a:	89a0      	ldrh	r0, [r4, #12]
 8003d1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003d20:	f010 0301 	ands.w	r3, r0, #1
 8003d24:	d00a      	beq.n	8003d3c <__swsetup_r+0xbc>
 8003d26:	2300      	movs	r3, #0
 8003d28:	60a3      	str	r3, [r4, #8]
 8003d2a:	6963      	ldr	r3, [r4, #20]
 8003d2c:	425b      	negs	r3, r3
 8003d2e:	61a3      	str	r3, [r4, #24]
 8003d30:	6923      	ldr	r3, [r4, #16]
 8003d32:	b943      	cbnz	r3, 8003d46 <__swsetup_r+0xc6>
 8003d34:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003d38:	d1ba      	bne.n	8003cb0 <__swsetup_r+0x30>
 8003d3a:	bd70      	pop	{r4, r5, r6, pc}
 8003d3c:	0781      	lsls	r1, r0, #30
 8003d3e:	bf58      	it	pl
 8003d40:	6963      	ldrpl	r3, [r4, #20]
 8003d42:	60a3      	str	r3, [r4, #8]
 8003d44:	e7f4      	b.n	8003d30 <__swsetup_r+0xb0>
 8003d46:	2000      	movs	r0, #0
 8003d48:	e7f7      	b.n	8003d3a <__swsetup_r+0xba>
 8003d4a:	bf00      	nop
 8003d4c:	2000000c 	.word	0x2000000c
 8003d50:	08004da0 	.word	0x08004da0
 8003d54:	08004dc0 	.word	0x08004dc0
 8003d58:	08004d80 	.word	0x08004d80

08003d5c <__sflush_r>:
 8003d5c:	898a      	ldrh	r2, [r1, #12]
 8003d5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d62:	4605      	mov	r5, r0
 8003d64:	0710      	lsls	r0, r2, #28
 8003d66:	460c      	mov	r4, r1
 8003d68:	d458      	bmi.n	8003e1c <__sflush_r+0xc0>
 8003d6a:	684b      	ldr	r3, [r1, #4]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	dc05      	bgt.n	8003d7c <__sflush_r+0x20>
 8003d70:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	dc02      	bgt.n	8003d7c <__sflush_r+0x20>
 8003d76:	2000      	movs	r0, #0
 8003d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003d7e:	2e00      	cmp	r6, #0
 8003d80:	d0f9      	beq.n	8003d76 <__sflush_r+0x1a>
 8003d82:	2300      	movs	r3, #0
 8003d84:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003d88:	682f      	ldr	r7, [r5, #0]
 8003d8a:	602b      	str	r3, [r5, #0]
 8003d8c:	d032      	beq.n	8003df4 <__sflush_r+0x98>
 8003d8e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003d90:	89a3      	ldrh	r3, [r4, #12]
 8003d92:	075a      	lsls	r2, r3, #29
 8003d94:	d505      	bpl.n	8003da2 <__sflush_r+0x46>
 8003d96:	6863      	ldr	r3, [r4, #4]
 8003d98:	1ac0      	subs	r0, r0, r3
 8003d9a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003d9c:	b10b      	cbz	r3, 8003da2 <__sflush_r+0x46>
 8003d9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003da0:	1ac0      	subs	r0, r0, r3
 8003da2:	2300      	movs	r3, #0
 8003da4:	4602      	mov	r2, r0
 8003da6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003da8:	6a21      	ldr	r1, [r4, #32]
 8003daa:	4628      	mov	r0, r5
 8003dac:	47b0      	blx	r6
 8003dae:	1c43      	adds	r3, r0, #1
 8003db0:	89a3      	ldrh	r3, [r4, #12]
 8003db2:	d106      	bne.n	8003dc2 <__sflush_r+0x66>
 8003db4:	6829      	ldr	r1, [r5, #0]
 8003db6:	291d      	cmp	r1, #29
 8003db8:	d82c      	bhi.n	8003e14 <__sflush_r+0xb8>
 8003dba:	4a2a      	ldr	r2, [pc, #168]	; (8003e64 <__sflush_r+0x108>)
 8003dbc:	40ca      	lsrs	r2, r1
 8003dbe:	07d6      	lsls	r6, r2, #31
 8003dc0:	d528      	bpl.n	8003e14 <__sflush_r+0xb8>
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	6062      	str	r2, [r4, #4]
 8003dc6:	04d9      	lsls	r1, r3, #19
 8003dc8:	6922      	ldr	r2, [r4, #16]
 8003dca:	6022      	str	r2, [r4, #0]
 8003dcc:	d504      	bpl.n	8003dd8 <__sflush_r+0x7c>
 8003dce:	1c42      	adds	r2, r0, #1
 8003dd0:	d101      	bne.n	8003dd6 <__sflush_r+0x7a>
 8003dd2:	682b      	ldr	r3, [r5, #0]
 8003dd4:	b903      	cbnz	r3, 8003dd8 <__sflush_r+0x7c>
 8003dd6:	6560      	str	r0, [r4, #84]	; 0x54
 8003dd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003dda:	602f      	str	r7, [r5, #0]
 8003ddc:	2900      	cmp	r1, #0
 8003dde:	d0ca      	beq.n	8003d76 <__sflush_r+0x1a>
 8003de0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003de4:	4299      	cmp	r1, r3
 8003de6:	d002      	beq.n	8003dee <__sflush_r+0x92>
 8003de8:	4628      	mov	r0, r5
 8003dea:	f000 f9d7 	bl	800419c <_free_r>
 8003dee:	2000      	movs	r0, #0
 8003df0:	6360      	str	r0, [r4, #52]	; 0x34
 8003df2:	e7c1      	b.n	8003d78 <__sflush_r+0x1c>
 8003df4:	6a21      	ldr	r1, [r4, #32]
 8003df6:	2301      	movs	r3, #1
 8003df8:	4628      	mov	r0, r5
 8003dfa:	47b0      	blx	r6
 8003dfc:	1c41      	adds	r1, r0, #1
 8003dfe:	d1c7      	bne.n	8003d90 <__sflush_r+0x34>
 8003e00:	682b      	ldr	r3, [r5, #0]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d0c4      	beq.n	8003d90 <__sflush_r+0x34>
 8003e06:	2b1d      	cmp	r3, #29
 8003e08:	d001      	beq.n	8003e0e <__sflush_r+0xb2>
 8003e0a:	2b16      	cmp	r3, #22
 8003e0c:	d101      	bne.n	8003e12 <__sflush_r+0xb6>
 8003e0e:	602f      	str	r7, [r5, #0]
 8003e10:	e7b1      	b.n	8003d76 <__sflush_r+0x1a>
 8003e12:	89a3      	ldrh	r3, [r4, #12]
 8003e14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e18:	81a3      	strh	r3, [r4, #12]
 8003e1a:	e7ad      	b.n	8003d78 <__sflush_r+0x1c>
 8003e1c:	690f      	ldr	r7, [r1, #16]
 8003e1e:	2f00      	cmp	r7, #0
 8003e20:	d0a9      	beq.n	8003d76 <__sflush_r+0x1a>
 8003e22:	0793      	lsls	r3, r2, #30
 8003e24:	680e      	ldr	r6, [r1, #0]
 8003e26:	bf08      	it	eq
 8003e28:	694b      	ldreq	r3, [r1, #20]
 8003e2a:	600f      	str	r7, [r1, #0]
 8003e2c:	bf18      	it	ne
 8003e2e:	2300      	movne	r3, #0
 8003e30:	eba6 0807 	sub.w	r8, r6, r7
 8003e34:	608b      	str	r3, [r1, #8]
 8003e36:	f1b8 0f00 	cmp.w	r8, #0
 8003e3a:	dd9c      	ble.n	8003d76 <__sflush_r+0x1a>
 8003e3c:	6a21      	ldr	r1, [r4, #32]
 8003e3e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003e40:	4643      	mov	r3, r8
 8003e42:	463a      	mov	r2, r7
 8003e44:	4628      	mov	r0, r5
 8003e46:	47b0      	blx	r6
 8003e48:	2800      	cmp	r0, #0
 8003e4a:	dc06      	bgt.n	8003e5a <__sflush_r+0xfe>
 8003e4c:	89a3      	ldrh	r3, [r4, #12]
 8003e4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e52:	81a3      	strh	r3, [r4, #12]
 8003e54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003e58:	e78e      	b.n	8003d78 <__sflush_r+0x1c>
 8003e5a:	4407      	add	r7, r0
 8003e5c:	eba8 0800 	sub.w	r8, r8, r0
 8003e60:	e7e9      	b.n	8003e36 <__sflush_r+0xda>
 8003e62:	bf00      	nop
 8003e64:	20400001 	.word	0x20400001

08003e68 <_fflush_r>:
 8003e68:	b538      	push	{r3, r4, r5, lr}
 8003e6a:	690b      	ldr	r3, [r1, #16]
 8003e6c:	4605      	mov	r5, r0
 8003e6e:	460c      	mov	r4, r1
 8003e70:	b913      	cbnz	r3, 8003e78 <_fflush_r+0x10>
 8003e72:	2500      	movs	r5, #0
 8003e74:	4628      	mov	r0, r5
 8003e76:	bd38      	pop	{r3, r4, r5, pc}
 8003e78:	b118      	cbz	r0, 8003e82 <_fflush_r+0x1a>
 8003e7a:	6983      	ldr	r3, [r0, #24]
 8003e7c:	b90b      	cbnz	r3, 8003e82 <_fflush_r+0x1a>
 8003e7e:	f000 f887 	bl	8003f90 <__sinit>
 8003e82:	4b14      	ldr	r3, [pc, #80]	; (8003ed4 <_fflush_r+0x6c>)
 8003e84:	429c      	cmp	r4, r3
 8003e86:	d11b      	bne.n	8003ec0 <_fflush_r+0x58>
 8003e88:	686c      	ldr	r4, [r5, #4]
 8003e8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d0ef      	beq.n	8003e72 <_fflush_r+0xa>
 8003e92:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003e94:	07d0      	lsls	r0, r2, #31
 8003e96:	d404      	bmi.n	8003ea2 <_fflush_r+0x3a>
 8003e98:	0599      	lsls	r1, r3, #22
 8003e9a:	d402      	bmi.n	8003ea2 <_fflush_r+0x3a>
 8003e9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003e9e:	f000 f915 	bl	80040cc <__retarget_lock_acquire_recursive>
 8003ea2:	4628      	mov	r0, r5
 8003ea4:	4621      	mov	r1, r4
 8003ea6:	f7ff ff59 	bl	8003d5c <__sflush_r>
 8003eaa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003eac:	07da      	lsls	r2, r3, #31
 8003eae:	4605      	mov	r5, r0
 8003eb0:	d4e0      	bmi.n	8003e74 <_fflush_r+0xc>
 8003eb2:	89a3      	ldrh	r3, [r4, #12]
 8003eb4:	059b      	lsls	r3, r3, #22
 8003eb6:	d4dd      	bmi.n	8003e74 <_fflush_r+0xc>
 8003eb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003eba:	f000 f908 	bl	80040ce <__retarget_lock_release_recursive>
 8003ebe:	e7d9      	b.n	8003e74 <_fflush_r+0xc>
 8003ec0:	4b05      	ldr	r3, [pc, #20]	; (8003ed8 <_fflush_r+0x70>)
 8003ec2:	429c      	cmp	r4, r3
 8003ec4:	d101      	bne.n	8003eca <_fflush_r+0x62>
 8003ec6:	68ac      	ldr	r4, [r5, #8]
 8003ec8:	e7df      	b.n	8003e8a <_fflush_r+0x22>
 8003eca:	4b04      	ldr	r3, [pc, #16]	; (8003edc <_fflush_r+0x74>)
 8003ecc:	429c      	cmp	r4, r3
 8003ece:	bf08      	it	eq
 8003ed0:	68ec      	ldreq	r4, [r5, #12]
 8003ed2:	e7da      	b.n	8003e8a <_fflush_r+0x22>
 8003ed4:	08004da0 	.word	0x08004da0
 8003ed8:	08004dc0 	.word	0x08004dc0
 8003edc:	08004d80 	.word	0x08004d80

08003ee0 <std>:
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	b510      	push	{r4, lr}
 8003ee4:	4604      	mov	r4, r0
 8003ee6:	e9c0 3300 	strd	r3, r3, [r0]
 8003eea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003eee:	6083      	str	r3, [r0, #8]
 8003ef0:	8181      	strh	r1, [r0, #12]
 8003ef2:	6643      	str	r3, [r0, #100]	; 0x64
 8003ef4:	81c2      	strh	r2, [r0, #14]
 8003ef6:	6183      	str	r3, [r0, #24]
 8003ef8:	4619      	mov	r1, r3
 8003efa:	2208      	movs	r2, #8
 8003efc:	305c      	adds	r0, #92	; 0x5c
 8003efe:	f7ff fd9b 	bl	8003a38 <memset>
 8003f02:	4b05      	ldr	r3, [pc, #20]	; (8003f18 <std+0x38>)
 8003f04:	6263      	str	r3, [r4, #36]	; 0x24
 8003f06:	4b05      	ldr	r3, [pc, #20]	; (8003f1c <std+0x3c>)
 8003f08:	62a3      	str	r3, [r4, #40]	; 0x28
 8003f0a:	4b05      	ldr	r3, [pc, #20]	; (8003f20 <std+0x40>)
 8003f0c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003f0e:	4b05      	ldr	r3, [pc, #20]	; (8003f24 <std+0x44>)
 8003f10:	6224      	str	r4, [r4, #32]
 8003f12:	6323      	str	r3, [r4, #48]	; 0x30
 8003f14:	bd10      	pop	{r4, pc}
 8003f16:	bf00      	nop
 8003f18:	080049ed 	.word	0x080049ed
 8003f1c:	08004a0f 	.word	0x08004a0f
 8003f20:	08004a47 	.word	0x08004a47
 8003f24:	08004a6b 	.word	0x08004a6b

08003f28 <_cleanup_r>:
 8003f28:	4901      	ldr	r1, [pc, #4]	; (8003f30 <_cleanup_r+0x8>)
 8003f2a:	f000 b8af 	b.w	800408c <_fwalk_reent>
 8003f2e:	bf00      	nop
 8003f30:	08003e69 	.word	0x08003e69

08003f34 <__sfmoreglue>:
 8003f34:	b570      	push	{r4, r5, r6, lr}
 8003f36:	2268      	movs	r2, #104	; 0x68
 8003f38:	1e4d      	subs	r5, r1, #1
 8003f3a:	4355      	muls	r5, r2
 8003f3c:	460e      	mov	r6, r1
 8003f3e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003f42:	f000 f997 	bl	8004274 <_malloc_r>
 8003f46:	4604      	mov	r4, r0
 8003f48:	b140      	cbz	r0, 8003f5c <__sfmoreglue+0x28>
 8003f4a:	2100      	movs	r1, #0
 8003f4c:	e9c0 1600 	strd	r1, r6, [r0]
 8003f50:	300c      	adds	r0, #12
 8003f52:	60a0      	str	r0, [r4, #8]
 8003f54:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003f58:	f7ff fd6e 	bl	8003a38 <memset>
 8003f5c:	4620      	mov	r0, r4
 8003f5e:	bd70      	pop	{r4, r5, r6, pc}

08003f60 <__sfp_lock_acquire>:
 8003f60:	4801      	ldr	r0, [pc, #4]	; (8003f68 <__sfp_lock_acquire+0x8>)
 8003f62:	f000 b8b3 	b.w	80040cc <__retarget_lock_acquire_recursive>
 8003f66:	bf00      	nop
 8003f68:	2000030d 	.word	0x2000030d

08003f6c <__sfp_lock_release>:
 8003f6c:	4801      	ldr	r0, [pc, #4]	; (8003f74 <__sfp_lock_release+0x8>)
 8003f6e:	f000 b8ae 	b.w	80040ce <__retarget_lock_release_recursive>
 8003f72:	bf00      	nop
 8003f74:	2000030d 	.word	0x2000030d

08003f78 <__sinit_lock_acquire>:
 8003f78:	4801      	ldr	r0, [pc, #4]	; (8003f80 <__sinit_lock_acquire+0x8>)
 8003f7a:	f000 b8a7 	b.w	80040cc <__retarget_lock_acquire_recursive>
 8003f7e:	bf00      	nop
 8003f80:	2000030e 	.word	0x2000030e

08003f84 <__sinit_lock_release>:
 8003f84:	4801      	ldr	r0, [pc, #4]	; (8003f8c <__sinit_lock_release+0x8>)
 8003f86:	f000 b8a2 	b.w	80040ce <__retarget_lock_release_recursive>
 8003f8a:	bf00      	nop
 8003f8c:	2000030e 	.word	0x2000030e

08003f90 <__sinit>:
 8003f90:	b510      	push	{r4, lr}
 8003f92:	4604      	mov	r4, r0
 8003f94:	f7ff fff0 	bl	8003f78 <__sinit_lock_acquire>
 8003f98:	69a3      	ldr	r3, [r4, #24]
 8003f9a:	b11b      	cbz	r3, 8003fa4 <__sinit+0x14>
 8003f9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fa0:	f7ff bff0 	b.w	8003f84 <__sinit_lock_release>
 8003fa4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003fa8:	6523      	str	r3, [r4, #80]	; 0x50
 8003faa:	4b13      	ldr	r3, [pc, #76]	; (8003ff8 <__sinit+0x68>)
 8003fac:	4a13      	ldr	r2, [pc, #76]	; (8003ffc <__sinit+0x6c>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	62a2      	str	r2, [r4, #40]	; 0x28
 8003fb2:	42a3      	cmp	r3, r4
 8003fb4:	bf04      	itt	eq
 8003fb6:	2301      	moveq	r3, #1
 8003fb8:	61a3      	streq	r3, [r4, #24]
 8003fba:	4620      	mov	r0, r4
 8003fbc:	f000 f820 	bl	8004000 <__sfp>
 8003fc0:	6060      	str	r0, [r4, #4]
 8003fc2:	4620      	mov	r0, r4
 8003fc4:	f000 f81c 	bl	8004000 <__sfp>
 8003fc8:	60a0      	str	r0, [r4, #8]
 8003fca:	4620      	mov	r0, r4
 8003fcc:	f000 f818 	bl	8004000 <__sfp>
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	60e0      	str	r0, [r4, #12]
 8003fd4:	2104      	movs	r1, #4
 8003fd6:	6860      	ldr	r0, [r4, #4]
 8003fd8:	f7ff ff82 	bl	8003ee0 <std>
 8003fdc:	68a0      	ldr	r0, [r4, #8]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	2109      	movs	r1, #9
 8003fe2:	f7ff ff7d 	bl	8003ee0 <std>
 8003fe6:	68e0      	ldr	r0, [r4, #12]
 8003fe8:	2202      	movs	r2, #2
 8003fea:	2112      	movs	r1, #18
 8003fec:	f7ff ff78 	bl	8003ee0 <std>
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	61a3      	str	r3, [r4, #24]
 8003ff4:	e7d2      	b.n	8003f9c <__sinit+0xc>
 8003ff6:	bf00      	nop
 8003ff8:	08004d7c 	.word	0x08004d7c
 8003ffc:	08003f29 	.word	0x08003f29

08004000 <__sfp>:
 8004000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004002:	4607      	mov	r7, r0
 8004004:	f7ff ffac 	bl	8003f60 <__sfp_lock_acquire>
 8004008:	4b1e      	ldr	r3, [pc, #120]	; (8004084 <__sfp+0x84>)
 800400a:	681e      	ldr	r6, [r3, #0]
 800400c:	69b3      	ldr	r3, [r6, #24]
 800400e:	b913      	cbnz	r3, 8004016 <__sfp+0x16>
 8004010:	4630      	mov	r0, r6
 8004012:	f7ff ffbd 	bl	8003f90 <__sinit>
 8004016:	3648      	adds	r6, #72	; 0x48
 8004018:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800401c:	3b01      	subs	r3, #1
 800401e:	d503      	bpl.n	8004028 <__sfp+0x28>
 8004020:	6833      	ldr	r3, [r6, #0]
 8004022:	b30b      	cbz	r3, 8004068 <__sfp+0x68>
 8004024:	6836      	ldr	r6, [r6, #0]
 8004026:	e7f7      	b.n	8004018 <__sfp+0x18>
 8004028:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800402c:	b9d5      	cbnz	r5, 8004064 <__sfp+0x64>
 800402e:	4b16      	ldr	r3, [pc, #88]	; (8004088 <__sfp+0x88>)
 8004030:	60e3      	str	r3, [r4, #12]
 8004032:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004036:	6665      	str	r5, [r4, #100]	; 0x64
 8004038:	f000 f847 	bl	80040ca <__retarget_lock_init_recursive>
 800403c:	f7ff ff96 	bl	8003f6c <__sfp_lock_release>
 8004040:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004044:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004048:	6025      	str	r5, [r4, #0]
 800404a:	61a5      	str	r5, [r4, #24]
 800404c:	2208      	movs	r2, #8
 800404e:	4629      	mov	r1, r5
 8004050:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004054:	f7ff fcf0 	bl	8003a38 <memset>
 8004058:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800405c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004060:	4620      	mov	r0, r4
 8004062:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004064:	3468      	adds	r4, #104	; 0x68
 8004066:	e7d9      	b.n	800401c <__sfp+0x1c>
 8004068:	2104      	movs	r1, #4
 800406a:	4638      	mov	r0, r7
 800406c:	f7ff ff62 	bl	8003f34 <__sfmoreglue>
 8004070:	4604      	mov	r4, r0
 8004072:	6030      	str	r0, [r6, #0]
 8004074:	2800      	cmp	r0, #0
 8004076:	d1d5      	bne.n	8004024 <__sfp+0x24>
 8004078:	f7ff ff78 	bl	8003f6c <__sfp_lock_release>
 800407c:	230c      	movs	r3, #12
 800407e:	603b      	str	r3, [r7, #0]
 8004080:	e7ee      	b.n	8004060 <__sfp+0x60>
 8004082:	bf00      	nop
 8004084:	08004d7c 	.word	0x08004d7c
 8004088:	ffff0001 	.word	0xffff0001

0800408c <_fwalk_reent>:
 800408c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004090:	4606      	mov	r6, r0
 8004092:	4688      	mov	r8, r1
 8004094:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004098:	2700      	movs	r7, #0
 800409a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800409e:	f1b9 0901 	subs.w	r9, r9, #1
 80040a2:	d505      	bpl.n	80040b0 <_fwalk_reent+0x24>
 80040a4:	6824      	ldr	r4, [r4, #0]
 80040a6:	2c00      	cmp	r4, #0
 80040a8:	d1f7      	bne.n	800409a <_fwalk_reent+0xe>
 80040aa:	4638      	mov	r0, r7
 80040ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80040b0:	89ab      	ldrh	r3, [r5, #12]
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d907      	bls.n	80040c6 <_fwalk_reent+0x3a>
 80040b6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80040ba:	3301      	adds	r3, #1
 80040bc:	d003      	beq.n	80040c6 <_fwalk_reent+0x3a>
 80040be:	4629      	mov	r1, r5
 80040c0:	4630      	mov	r0, r6
 80040c2:	47c0      	blx	r8
 80040c4:	4307      	orrs	r7, r0
 80040c6:	3568      	adds	r5, #104	; 0x68
 80040c8:	e7e9      	b.n	800409e <_fwalk_reent+0x12>

080040ca <__retarget_lock_init_recursive>:
 80040ca:	4770      	bx	lr

080040cc <__retarget_lock_acquire_recursive>:
 80040cc:	4770      	bx	lr

080040ce <__retarget_lock_release_recursive>:
 80040ce:	4770      	bx	lr

080040d0 <__swhatbuf_r>:
 80040d0:	b570      	push	{r4, r5, r6, lr}
 80040d2:	460e      	mov	r6, r1
 80040d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040d8:	2900      	cmp	r1, #0
 80040da:	b096      	sub	sp, #88	; 0x58
 80040dc:	4614      	mov	r4, r2
 80040de:	461d      	mov	r5, r3
 80040e0:	da08      	bge.n	80040f4 <__swhatbuf_r+0x24>
 80040e2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80040e6:	2200      	movs	r2, #0
 80040e8:	602a      	str	r2, [r5, #0]
 80040ea:	061a      	lsls	r2, r3, #24
 80040ec:	d410      	bmi.n	8004110 <__swhatbuf_r+0x40>
 80040ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040f2:	e00e      	b.n	8004112 <__swhatbuf_r+0x42>
 80040f4:	466a      	mov	r2, sp
 80040f6:	f000 fcdf 	bl	8004ab8 <_fstat_r>
 80040fa:	2800      	cmp	r0, #0
 80040fc:	dbf1      	blt.n	80040e2 <__swhatbuf_r+0x12>
 80040fe:	9a01      	ldr	r2, [sp, #4]
 8004100:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004104:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004108:	425a      	negs	r2, r3
 800410a:	415a      	adcs	r2, r3
 800410c:	602a      	str	r2, [r5, #0]
 800410e:	e7ee      	b.n	80040ee <__swhatbuf_r+0x1e>
 8004110:	2340      	movs	r3, #64	; 0x40
 8004112:	2000      	movs	r0, #0
 8004114:	6023      	str	r3, [r4, #0]
 8004116:	b016      	add	sp, #88	; 0x58
 8004118:	bd70      	pop	{r4, r5, r6, pc}
	...

0800411c <__smakebuf_r>:
 800411c:	898b      	ldrh	r3, [r1, #12]
 800411e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004120:	079d      	lsls	r5, r3, #30
 8004122:	4606      	mov	r6, r0
 8004124:	460c      	mov	r4, r1
 8004126:	d507      	bpl.n	8004138 <__smakebuf_r+0x1c>
 8004128:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800412c:	6023      	str	r3, [r4, #0]
 800412e:	6123      	str	r3, [r4, #16]
 8004130:	2301      	movs	r3, #1
 8004132:	6163      	str	r3, [r4, #20]
 8004134:	b002      	add	sp, #8
 8004136:	bd70      	pop	{r4, r5, r6, pc}
 8004138:	ab01      	add	r3, sp, #4
 800413a:	466a      	mov	r2, sp
 800413c:	f7ff ffc8 	bl	80040d0 <__swhatbuf_r>
 8004140:	9900      	ldr	r1, [sp, #0]
 8004142:	4605      	mov	r5, r0
 8004144:	4630      	mov	r0, r6
 8004146:	f000 f895 	bl	8004274 <_malloc_r>
 800414a:	b948      	cbnz	r0, 8004160 <__smakebuf_r+0x44>
 800414c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004150:	059a      	lsls	r2, r3, #22
 8004152:	d4ef      	bmi.n	8004134 <__smakebuf_r+0x18>
 8004154:	f023 0303 	bic.w	r3, r3, #3
 8004158:	f043 0302 	orr.w	r3, r3, #2
 800415c:	81a3      	strh	r3, [r4, #12]
 800415e:	e7e3      	b.n	8004128 <__smakebuf_r+0xc>
 8004160:	4b0d      	ldr	r3, [pc, #52]	; (8004198 <__smakebuf_r+0x7c>)
 8004162:	62b3      	str	r3, [r6, #40]	; 0x28
 8004164:	89a3      	ldrh	r3, [r4, #12]
 8004166:	6020      	str	r0, [r4, #0]
 8004168:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800416c:	81a3      	strh	r3, [r4, #12]
 800416e:	9b00      	ldr	r3, [sp, #0]
 8004170:	6163      	str	r3, [r4, #20]
 8004172:	9b01      	ldr	r3, [sp, #4]
 8004174:	6120      	str	r0, [r4, #16]
 8004176:	b15b      	cbz	r3, 8004190 <__smakebuf_r+0x74>
 8004178:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800417c:	4630      	mov	r0, r6
 800417e:	f000 fcad 	bl	8004adc <_isatty_r>
 8004182:	b128      	cbz	r0, 8004190 <__smakebuf_r+0x74>
 8004184:	89a3      	ldrh	r3, [r4, #12]
 8004186:	f023 0303 	bic.w	r3, r3, #3
 800418a:	f043 0301 	orr.w	r3, r3, #1
 800418e:	81a3      	strh	r3, [r4, #12]
 8004190:	89a0      	ldrh	r0, [r4, #12]
 8004192:	4305      	orrs	r5, r0
 8004194:	81a5      	strh	r5, [r4, #12]
 8004196:	e7cd      	b.n	8004134 <__smakebuf_r+0x18>
 8004198:	08003f29 	.word	0x08003f29

0800419c <_free_r>:
 800419c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800419e:	2900      	cmp	r1, #0
 80041a0:	d044      	beq.n	800422c <_free_r+0x90>
 80041a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041a6:	9001      	str	r0, [sp, #4]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f1a1 0404 	sub.w	r4, r1, #4
 80041ae:	bfb8      	it	lt
 80041b0:	18e4      	addlt	r4, r4, r3
 80041b2:	f000 fcdd 	bl	8004b70 <__malloc_lock>
 80041b6:	4a1e      	ldr	r2, [pc, #120]	; (8004230 <_free_r+0x94>)
 80041b8:	9801      	ldr	r0, [sp, #4]
 80041ba:	6813      	ldr	r3, [r2, #0]
 80041bc:	b933      	cbnz	r3, 80041cc <_free_r+0x30>
 80041be:	6063      	str	r3, [r4, #4]
 80041c0:	6014      	str	r4, [r2, #0]
 80041c2:	b003      	add	sp, #12
 80041c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80041c8:	f000 bcd8 	b.w	8004b7c <__malloc_unlock>
 80041cc:	42a3      	cmp	r3, r4
 80041ce:	d908      	bls.n	80041e2 <_free_r+0x46>
 80041d0:	6825      	ldr	r5, [r4, #0]
 80041d2:	1961      	adds	r1, r4, r5
 80041d4:	428b      	cmp	r3, r1
 80041d6:	bf01      	itttt	eq
 80041d8:	6819      	ldreq	r1, [r3, #0]
 80041da:	685b      	ldreq	r3, [r3, #4]
 80041dc:	1949      	addeq	r1, r1, r5
 80041de:	6021      	streq	r1, [r4, #0]
 80041e0:	e7ed      	b.n	80041be <_free_r+0x22>
 80041e2:	461a      	mov	r2, r3
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	b10b      	cbz	r3, 80041ec <_free_r+0x50>
 80041e8:	42a3      	cmp	r3, r4
 80041ea:	d9fa      	bls.n	80041e2 <_free_r+0x46>
 80041ec:	6811      	ldr	r1, [r2, #0]
 80041ee:	1855      	adds	r5, r2, r1
 80041f0:	42a5      	cmp	r5, r4
 80041f2:	d10b      	bne.n	800420c <_free_r+0x70>
 80041f4:	6824      	ldr	r4, [r4, #0]
 80041f6:	4421      	add	r1, r4
 80041f8:	1854      	adds	r4, r2, r1
 80041fa:	42a3      	cmp	r3, r4
 80041fc:	6011      	str	r1, [r2, #0]
 80041fe:	d1e0      	bne.n	80041c2 <_free_r+0x26>
 8004200:	681c      	ldr	r4, [r3, #0]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	6053      	str	r3, [r2, #4]
 8004206:	4421      	add	r1, r4
 8004208:	6011      	str	r1, [r2, #0]
 800420a:	e7da      	b.n	80041c2 <_free_r+0x26>
 800420c:	d902      	bls.n	8004214 <_free_r+0x78>
 800420e:	230c      	movs	r3, #12
 8004210:	6003      	str	r3, [r0, #0]
 8004212:	e7d6      	b.n	80041c2 <_free_r+0x26>
 8004214:	6825      	ldr	r5, [r4, #0]
 8004216:	1961      	adds	r1, r4, r5
 8004218:	428b      	cmp	r3, r1
 800421a:	bf04      	itt	eq
 800421c:	6819      	ldreq	r1, [r3, #0]
 800421e:	685b      	ldreq	r3, [r3, #4]
 8004220:	6063      	str	r3, [r4, #4]
 8004222:	bf04      	itt	eq
 8004224:	1949      	addeq	r1, r1, r5
 8004226:	6021      	streq	r1, [r4, #0]
 8004228:	6054      	str	r4, [r2, #4]
 800422a:	e7ca      	b.n	80041c2 <_free_r+0x26>
 800422c:	b003      	add	sp, #12
 800422e:	bd30      	pop	{r4, r5, pc}
 8004230:	20000310 	.word	0x20000310

08004234 <sbrk_aligned>:
 8004234:	b570      	push	{r4, r5, r6, lr}
 8004236:	4e0e      	ldr	r6, [pc, #56]	; (8004270 <sbrk_aligned+0x3c>)
 8004238:	460c      	mov	r4, r1
 800423a:	6831      	ldr	r1, [r6, #0]
 800423c:	4605      	mov	r5, r0
 800423e:	b911      	cbnz	r1, 8004246 <sbrk_aligned+0x12>
 8004240:	f000 fbc4 	bl	80049cc <_sbrk_r>
 8004244:	6030      	str	r0, [r6, #0]
 8004246:	4621      	mov	r1, r4
 8004248:	4628      	mov	r0, r5
 800424a:	f000 fbbf 	bl	80049cc <_sbrk_r>
 800424e:	1c43      	adds	r3, r0, #1
 8004250:	d00a      	beq.n	8004268 <sbrk_aligned+0x34>
 8004252:	1cc4      	adds	r4, r0, #3
 8004254:	f024 0403 	bic.w	r4, r4, #3
 8004258:	42a0      	cmp	r0, r4
 800425a:	d007      	beq.n	800426c <sbrk_aligned+0x38>
 800425c:	1a21      	subs	r1, r4, r0
 800425e:	4628      	mov	r0, r5
 8004260:	f000 fbb4 	bl	80049cc <_sbrk_r>
 8004264:	3001      	adds	r0, #1
 8004266:	d101      	bne.n	800426c <sbrk_aligned+0x38>
 8004268:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800426c:	4620      	mov	r0, r4
 800426e:	bd70      	pop	{r4, r5, r6, pc}
 8004270:	20000314 	.word	0x20000314

08004274 <_malloc_r>:
 8004274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004278:	1ccd      	adds	r5, r1, #3
 800427a:	f025 0503 	bic.w	r5, r5, #3
 800427e:	3508      	adds	r5, #8
 8004280:	2d0c      	cmp	r5, #12
 8004282:	bf38      	it	cc
 8004284:	250c      	movcc	r5, #12
 8004286:	2d00      	cmp	r5, #0
 8004288:	4607      	mov	r7, r0
 800428a:	db01      	blt.n	8004290 <_malloc_r+0x1c>
 800428c:	42a9      	cmp	r1, r5
 800428e:	d905      	bls.n	800429c <_malloc_r+0x28>
 8004290:	230c      	movs	r3, #12
 8004292:	603b      	str	r3, [r7, #0]
 8004294:	2600      	movs	r6, #0
 8004296:	4630      	mov	r0, r6
 8004298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800429c:	4e2e      	ldr	r6, [pc, #184]	; (8004358 <_malloc_r+0xe4>)
 800429e:	f000 fc67 	bl	8004b70 <__malloc_lock>
 80042a2:	6833      	ldr	r3, [r6, #0]
 80042a4:	461c      	mov	r4, r3
 80042a6:	bb34      	cbnz	r4, 80042f6 <_malloc_r+0x82>
 80042a8:	4629      	mov	r1, r5
 80042aa:	4638      	mov	r0, r7
 80042ac:	f7ff ffc2 	bl	8004234 <sbrk_aligned>
 80042b0:	1c43      	adds	r3, r0, #1
 80042b2:	4604      	mov	r4, r0
 80042b4:	d14d      	bne.n	8004352 <_malloc_r+0xde>
 80042b6:	6834      	ldr	r4, [r6, #0]
 80042b8:	4626      	mov	r6, r4
 80042ba:	2e00      	cmp	r6, #0
 80042bc:	d140      	bne.n	8004340 <_malloc_r+0xcc>
 80042be:	6823      	ldr	r3, [r4, #0]
 80042c0:	4631      	mov	r1, r6
 80042c2:	4638      	mov	r0, r7
 80042c4:	eb04 0803 	add.w	r8, r4, r3
 80042c8:	f000 fb80 	bl	80049cc <_sbrk_r>
 80042cc:	4580      	cmp	r8, r0
 80042ce:	d13a      	bne.n	8004346 <_malloc_r+0xd2>
 80042d0:	6821      	ldr	r1, [r4, #0]
 80042d2:	3503      	adds	r5, #3
 80042d4:	1a6d      	subs	r5, r5, r1
 80042d6:	f025 0503 	bic.w	r5, r5, #3
 80042da:	3508      	adds	r5, #8
 80042dc:	2d0c      	cmp	r5, #12
 80042de:	bf38      	it	cc
 80042e0:	250c      	movcc	r5, #12
 80042e2:	4629      	mov	r1, r5
 80042e4:	4638      	mov	r0, r7
 80042e6:	f7ff ffa5 	bl	8004234 <sbrk_aligned>
 80042ea:	3001      	adds	r0, #1
 80042ec:	d02b      	beq.n	8004346 <_malloc_r+0xd2>
 80042ee:	6823      	ldr	r3, [r4, #0]
 80042f0:	442b      	add	r3, r5
 80042f2:	6023      	str	r3, [r4, #0]
 80042f4:	e00e      	b.n	8004314 <_malloc_r+0xa0>
 80042f6:	6822      	ldr	r2, [r4, #0]
 80042f8:	1b52      	subs	r2, r2, r5
 80042fa:	d41e      	bmi.n	800433a <_malloc_r+0xc6>
 80042fc:	2a0b      	cmp	r2, #11
 80042fe:	d916      	bls.n	800432e <_malloc_r+0xba>
 8004300:	1961      	adds	r1, r4, r5
 8004302:	42a3      	cmp	r3, r4
 8004304:	6025      	str	r5, [r4, #0]
 8004306:	bf18      	it	ne
 8004308:	6059      	strne	r1, [r3, #4]
 800430a:	6863      	ldr	r3, [r4, #4]
 800430c:	bf08      	it	eq
 800430e:	6031      	streq	r1, [r6, #0]
 8004310:	5162      	str	r2, [r4, r5]
 8004312:	604b      	str	r3, [r1, #4]
 8004314:	4638      	mov	r0, r7
 8004316:	f104 060b 	add.w	r6, r4, #11
 800431a:	f000 fc2f 	bl	8004b7c <__malloc_unlock>
 800431e:	f026 0607 	bic.w	r6, r6, #7
 8004322:	1d23      	adds	r3, r4, #4
 8004324:	1af2      	subs	r2, r6, r3
 8004326:	d0b6      	beq.n	8004296 <_malloc_r+0x22>
 8004328:	1b9b      	subs	r3, r3, r6
 800432a:	50a3      	str	r3, [r4, r2]
 800432c:	e7b3      	b.n	8004296 <_malloc_r+0x22>
 800432e:	6862      	ldr	r2, [r4, #4]
 8004330:	42a3      	cmp	r3, r4
 8004332:	bf0c      	ite	eq
 8004334:	6032      	streq	r2, [r6, #0]
 8004336:	605a      	strne	r2, [r3, #4]
 8004338:	e7ec      	b.n	8004314 <_malloc_r+0xa0>
 800433a:	4623      	mov	r3, r4
 800433c:	6864      	ldr	r4, [r4, #4]
 800433e:	e7b2      	b.n	80042a6 <_malloc_r+0x32>
 8004340:	4634      	mov	r4, r6
 8004342:	6876      	ldr	r6, [r6, #4]
 8004344:	e7b9      	b.n	80042ba <_malloc_r+0x46>
 8004346:	230c      	movs	r3, #12
 8004348:	603b      	str	r3, [r7, #0]
 800434a:	4638      	mov	r0, r7
 800434c:	f000 fc16 	bl	8004b7c <__malloc_unlock>
 8004350:	e7a1      	b.n	8004296 <_malloc_r+0x22>
 8004352:	6025      	str	r5, [r4, #0]
 8004354:	e7de      	b.n	8004314 <_malloc_r+0xa0>
 8004356:	bf00      	nop
 8004358:	20000310 	.word	0x20000310

0800435c <__ssputs_r>:
 800435c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004360:	688e      	ldr	r6, [r1, #8]
 8004362:	429e      	cmp	r6, r3
 8004364:	4682      	mov	sl, r0
 8004366:	460c      	mov	r4, r1
 8004368:	4690      	mov	r8, r2
 800436a:	461f      	mov	r7, r3
 800436c:	d838      	bhi.n	80043e0 <__ssputs_r+0x84>
 800436e:	898a      	ldrh	r2, [r1, #12]
 8004370:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004374:	d032      	beq.n	80043dc <__ssputs_r+0x80>
 8004376:	6825      	ldr	r5, [r4, #0]
 8004378:	6909      	ldr	r1, [r1, #16]
 800437a:	eba5 0901 	sub.w	r9, r5, r1
 800437e:	6965      	ldr	r5, [r4, #20]
 8004380:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004384:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004388:	3301      	adds	r3, #1
 800438a:	444b      	add	r3, r9
 800438c:	106d      	asrs	r5, r5, #1
 800438e:	429d      	cmp	r5, r3
 8004390:	bf38      	it	cc
 8004392:	461d      	movcc	r5, r3
 8004394:	0553      	lsls	r3, r2, #21
 8004396:	d531      	bpl.n	80043fc <__ssputs_r+0xa0>
 8004398:	4629      	mov	r1, r5
 800439a:	f7ff ff6b 	bl	8004274 <_malloc_r>
 800439e:	4606      	mov	r6, r0
 80043a0:	b950      	cbnz	r0, 80043b8 <__ssputs_r+0x5c>
 80043a2:	230c      	movs	r3, #12
 80043a4:	f8ca 3000 	str.w	r3, [sl]
 80043a8:	89a3      	ldrh	r3, [r4, #12]
 80043aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043ae:	81a3      	strh	r3, [r4, #12]
 80043b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80043b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043b8:	6921      	ldr	r1, [r4, #16]
 80043ba:	464a      	mov	r2, r9
 80043bc:	f000 fbb0 	bl	8004b20 <memcpy>
 80043c0:	89a3      	ldrh	r3, [r4, #12]
 80043c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80043c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043ca:	81a3      	strh	r3, [r4, #12]
 80043cc:	6126      	str	r6, [r4, #16]
 80043ce:	6165      	str	r5, [r4, #20]
 80043d0:	444e      	add	r6, r9
 80043d2:	eba5 0509 	sub.w	r5, r5, r9
 80043d6:	6026      	str	r6, [r4, #0]
 80043d8:	60a5      	str	r5, [r4, #8]
 80043da:	463e      	mov	r6, r7
 80043dc:	42be      	cmp	r6, r7
 80043de:	d900      	bls.n	80043e2 <__ssputs_r+0x86>
 80043e0:	463e      	mov	r6, r7
 80043e2:	6820      	ldr	r0, [r4, #0]
 80043e4:	4632      	mov	r2, r6
 80043e6:	4641      	mov	r1, r8
 80043e8:	f000 fba8 	bl	8004b3c <memmove>
 80043ec:	68a3      	ldr	r3, [r4, #8]
 80043ee:	1b9b      	subs	r3, r3, r6
 80043f0:	60a3      	str	r3, [r4, #8]
 80043f2:	6823      	ldr	r3, [r4, #0]
 80043f4:	4433      	add	r3, r6
 80043f6:	6023      	str	r3, [r4, #0]
 80043f8:	2000      	movs	r0, #0
 80043fa:	e7db      	b.n	80043b4 <__ssputs_r+0x58>
 80043fc:	462a      	mov	r2, r5
 80043fe:	f000 fbc3 	bl	8004b88 <_realloc_r>
 8004402:	4606      	mov	r6, r0
 8004404:	2800      	cmp	r0, #0
 8004406:	d1e1      	bne.n	80043cc <__ssputs_r+0x70>
 8004408:	6921      	ldr	r1, [r4, #16]
 800440a:	4650      	mov	r0, sl
 800440c:	f7ff fec6 	bl	800419c <_free_r>
 8004410:	e7c7      	b.n	80043a2 <__ssputs_r+0x46>
	...

08004414 <_svfiprintf_r>:
 8004414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004418:	4698      	mov	r8, r3
 800441a:	898b      	ldrh	r3, [r1, #12]
 800441c:	061b      	lsls	r3, r3, #24
 800441e:	b09d      	sub	sp, #116	; 0x74
 8004420:	4607      	mov	r7, r0
 8004422:	460d      	mov	r5, r1
 8004424:	4614      	mov	r4, r2
 8004426:	d50e      	bpl.n	8004446 <_svfiprintf_r+0x32>
 8004428:	690b      	ldr	r3, [r1, #16]
 800442a:	b963      	cbnz	r3, 8004446 <_svfiprintf_r+0x32>
 800442c:	2140      	movs	r1, #64	; 0x40
 800442e:	f7ff ff21 	bl	8004274 <_malloc_r>
 8004432:	6028      	str	r0, [r5, #0]
 8004434:	6128      	str	r0, [r5, #16]
 8004436:	b920      	cbnz	r0, 8004442 <_svfiprintf_r+0x2e>
 8004438:	230c      	movs	r3, #12
 800443a:	603b      	str	r3, [r7, #0]
 800443c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004440:	e0d1      	b.n	80045e6 <_svfiprintf_r+0x1d2>
 8004442:	2340      	movs	r3, #64	; 0x40
 8004444:	616b      	str	r3, [r5, #20]
 8004446:	2300      	movs	r3, #0
 8004448:	9309      	str	r3, [sp, #36]	; 0x24
 800444a:	2320      	movs	r3, #32
 800444c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004450:	f8cd 800c 	str.w	r8, [sp, #12]
 8004454:	2330      	movs	r3, #48	; 0x30
 8004456:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004600 <_svfiprintf_r+0x1ec>
 800445a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800445e:	f04f 0901 	mov.w	r9, #1
 8004462:	4623      	mov	r3, r4
 8004464:	469a      	mov	sl, r3
 8004466:	f813 2b01 	ldrb.w	r2, [r3], #1
 800446a:	b10a      	cbz	r2, 8004470 <_svfiprintf_r+0x5c>
 800446c:	2a25      	cmp	r2, #37	; 0x25
 800446e:	d1f9      	bne.n	8004464 <_svfiprintf_r+0x50>
 8004470:	ebba 0b04 	subs.w	fp, sl, r4
 8004474:	d00b      	beq.n	800448e <_svfiprintf_r+0x7a>
 8004476:	465b      	mov	r3, fp
 8004478:	4622      	mov	r2, r4
 800447a:	4629      	mov	r1, r5
 800447c:	4638      	mov	r0, r7
 800447e:	f7ff ff6d 	bl	800435c <__ssputs_r>
 8004482:	3001      	adds	r0, #1
 8004484:	f000 80aa 	beq.w	80045dc <_svfiprintf_r+0x1c8>
 8004488:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800448a:	445a      	add	r2, fp
 800448c:	9209      	str	r2, [sp, #36]	; 0x24
 800448e:	f89a 3000 	ldrb.w	r3, [sl]
 8004492:	2b00      	cmp	r3, #0
 8004494:	f000 80a2 	beq.w	80045dc <_svfiprintf_r+0x1c8>
 8004498:	2300      	movs	r3, #0
 800449a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800449e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80044a2:	f10a 0a01 	add.w	sl, sl, #1
 80044a6:	9304      	str	r3, [sp, #16]
 80044a8:	9307      	str	r3, [sp, #28]
 80044aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80044ae:	931a      	str	r3, [sp, #104]	; 0x68
 80044b0:	4654      	mov	r4, sl
 80044b2:	2205      	movs	r2, #5
 80044b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044b8:	4851      	ldr	r0, [pc, #324]	; (8004600 <_svfiprintf_r+0x1ec>)
 80044ba:	f7fb fea9 	bl	8000210 <memchr>
 80044be:	9a04      	ldr	r2, [sp, #16]
 80044c0:	b9d8      	cbnz	r0, 80044fa <_svfiprintf_r+0xe6>
 80044c2:	06d0      	lsls	r0, r2, #27
 80044c4:	bf44      	itt	mi
 80044c6:	2320      	movmi	r3, #32
 80044c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80044cc:	0711      	lsls	r1, r2, #28
 80044ce:	bf44      	itt	mi
 80044d0:	232b      	movmi	r3, #43	; 0x2b
 80044d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80044d6:	f89a 3000 	ldrb.w	r3, [sl]
 80044da:	2b2a      	cmp	r3, #42	; 0x2a
 80044dc:	d015      	beq.n	800450a <_svfiprintf_r+0xf6>
 80044de:	9a07      	ldr	r2, [sp, #28]
 80044e0:	4654      	mov	r4, sl
 80044e2:	2000      	movs	r0, #0
 80044e4:	f04f 0c0a 	mov.w	ip, #10
 80044e8:	4621      	mov	r1, r4
 80044ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80044ee:	3b30      	subs	r3, #48	; 0x30
 80044f0:	2b09      	cmp	r3, #9
 80044f2:	d94e      	bls.n	8004592 <_svfiprintf_r+0x17e>
 80044f4:	b1b0      	cbz	r0, 8004524 <_svfiprintf_r+0x110>
 80044f6:	9207      	str	r2, [sp, #28]
 80044f8:	e014      	b.n	8004524 <_svfiprintf_r+0x110>
 80044fa:	eba0 0308 	sub.w	r3, r0, r8
 80044fe:	fa09 f303 	lsl.w	r3, r9, r3
 8004502:	4313      	orrs	r3, r2
 8004504:	9304      	str	r3, [sp, #16]
 8004506:	46a2      	mov	sl, r4
 8004508:	e7d2      	b.n	80044b0 <_svfiprintf_r+0x9c>
 800450a:	9b03      	ldr	r3, [sp, #12]
 800450c:	1d19      	adds	r1, r3, #4
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	9103      	str	r1, [sp, #12]
 8004512:	2b00      	cmp	r3, #0
 8004514:	bfbb      	ittet	lt
 8004516:	425b      	neglt	r3, r3
 8004518:	f042 0202 	orrlt.w	r2, r2, #2
 800451c:	9307      	strge	r3, [sp, #28]
 800451e:	9307      	strlt	r3, [sp, #28]
 8004520:	bfb8      	it	lt
 8004522:	9204      	strlt	r2, [sp, #16]
 8004524:	7823      	ldrb	r3, [r4, #0]
 8004526:	2b2e      	cmp	r3, #46	; 0x2e
 8004528:	d10c      	bne.n	8004544 <_svfiprintf_r+0x130>
 800452a:	7863      	ldrb	r3, [r4, #1]
 800452c:	2b2a      	cmp	r3, #42	; 0x2a
 800452e:	d135      	bne.n	800459c <_svfiprintf_r+0x188>
 8004530:	9b03      	ldr	r3, [sp, #12]
 8004532:	1d1a      	adds	r2, r3, #4
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	9203      	str	r2, [sp, #12]
 8004538:	2b00      	cmp	r3, #0
 800453a:	bfb8      	it	lt
 800453c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004540:	3402      	adds	r4, #2
 8004542:	9305      	str	r3, [sp, #20]
 8004544:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004610 <_svfiprintf_r+0x1fc>
 8004548:	7821      	ldrb	r1, [r4, #0]
 800454a:	2203      	movs	r2, #3
 800454c:	4650      	mov	r0, sl
 800454e:	f7fb fe5f 	bl	8000210 <memchr>
 8004552:	b140      	cbz	r0, 8004566 <_svfiprintf_r+0x152>
 8004554:	2340      	movs	r3, #64	; 0x40
 8004556:	eba0 000a 	sub.w	r0, r0, sl
 800455a:	fa03 f000 	lsl.w	r0, r3, r0
 800455e:	9b04      	ldr	r3, [sp, #16]
 8004560:	4303      	orrs	r3, r0
 8004562:	3401      	adds	r4, #1
 8004564:	9304      	str	r3, [sp, #16]
 8004566:	f814 1b01 	ldrb.w	r1, [r4], #1
 800456a:	4826      	ldr	r0, [pc, #152]	; (8004604 <_svfiprintf_r+0x1f0>)
 800456c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004570:	2206      	movs	r2, #6
 8004572:	f7fb fe4d 	bl	8000210 <memchr>
 8004576:	2800      	cmp	r0, #0
 8004578:	d038      	beq.n	80045ec <_svfiprintf_r+0x1d8>
 800457a:	4b23      	ldr	r3, [pc, #140]	; (8004608 <_svfiprintf_r+0x1f4>)
 800457c:	bb1b      	cbnz	r3, 80045c6 <_svfiprintf_r+0x1b2>
 800457e:	9b03      	ldr	r3, [sp, #12]
 8004580:	3307      	adds	r3, #7
 8004582:	f023 0307 	bic.w	r3, r3, #7
 8004586:	3308      	adds	r3, #8
 8004588:	9303      	str	r3, [sp, #12]
 800458a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800458c:	4433      	add	r3, r6
 800458e:	9309      	str	r3, [sp, #36]	; 0x24
 8004590:	e767      	b.n	8004462 <_svfiprintf_r+0x4e>
 8004592:	fb0c 3202 	mla	r2, ip, r2, r3
 8004596:	460c      	mov	r4, r1
 8004598:	2001      	movs	r0, #1
 800459a:	e7a5      	b.n	80044e8 <_svfiprintf_r+0xd4>
 800459c:	2300      	movs	r3, #0
 800459e:	3401      	adds	r4, #1
 80045a0:	9305      	str	r3, [sp, #20]
 80045a2:	4619      	mov	r1, r3
 80045a4:	f04f 0c0a 	mov.w	ip, #10
 80045a8:	4620      	mov	r0, r4
 80045aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80045ae:	3a30      	subs	r2, #48	; 0x30
 80045b0:	2a09      	cmp	r2, #9
 80045b2:	d903      	bls.n	80045bc <_svfiprintf_r+0x1a8>
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d0c5      	beq.n	8004544 <_svfiprintf_r+0x130>
 80045b8:	9105      	str	r1, [sp, #20]
 80045ba:	e7c3      	b.n	8004544 <_svfiprintf_r+0x130>
 80045bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80045c0:	4604      	mov	r4, r0
 80045c2:	2301      	movs	r3, #1
 80045c4:	e7f0      	b.n	80045a8 <_svfiprintf_r+0x194>
 80045c6:	ab03      	add	r3, sp, #12
 80045c8:	9300      	str	r3, [sp, #0]
 80045ca:	462a      	mov	r2, r5
 80045cc:	4b0f      	ldr	r3, [pc, #60]	; (800460c <_svfiprintf_r+0x1f8>)
 80045ce:	a904      	add	r1, sp, #16
 80045d0:	4638      	mov	r0, r7
 80045d2:	f3af 8000 	nop.w
 80045d6:	1c42      	adds	r2, r0, #1
 80045d8:	4606      	mov	r6, r0
 80045da:	d1d6      	bne.n	800458a <_svfiprintf_r+0x176>
 80045dc:	89ab      	ldrh	r3, [r5, #12]
 80045de:	065b      	lsls	r3, r3, #25
 80045e0:	f53f af2c 	bmi.w	800443c <_svfiprintf_r+0x28>
 80045e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80045e6:	b01d      	add	sp, #116	; 0x74
 80045e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045ec:	ab03      	add	r3, sp, #12
 80045ee:	9300      	str	r3, [sp, #0]
 80045f0:	462a      	mov	r2, r5
 80045f2:	4b06      	ldr	r3, [pc, #24]	; (800460c <_svfiprintf_r+0x1f8>)
 80045f4:	a904      	add	r1, sp, #16
 80045f6:	4638      	mov	r0, r7
 80045f8:	f000 f87a 	bl	80046f0 <_printf_i>
 80045fc:	e7eb      	b.n	80045d6 <_svfiprintf_r+0x1c2>
 80045fe:	bf00      	nop
 8004600:	08004de0 	.word	0x08004de0
 8004604:	08004dea 	.word	0x08004dea
 8004608:	00000000 	.word	0x00000000
 800460c:	0800435d 	.word	0x0800435d
 8004610:	08004de6 	.word	0x08004de6

08004614 <_printf_common>:
 8004614:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004618:	4616      	mov	r6, r2
 800461a:	4699      	mov	r9, r3
 800461c:	688a      	ldr	r2, [r1, #8]
 800461e:	690b      	ldr	r3, [r1, #16]
 8004620:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004624:	4293      	cmp	r3, r2
 8004626:	bfb8      	it	lt
 8004628:	4613      	movlt	r3, r2
 800462a:	6033      	str	r3, [r6, #0]
 800462c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004630:	4607      	mov	r7, r0
 8004632:	460c      	mov	r4, r1
 8004634:	b10a      	cbz	r2, 800463a <_printf_common+0x26>
 8004636:	3301      	adds	r3, #1
 8004638:	6033      	str	r3, [r6, #0]
 800463a:	6823      	ldr	r3, [r4, #0]
 800463c:	0699      	lsls	r1, r3, #26
 800463e:	bf42      	ittt	mi
 8004640:	6833      	ldrmi	r3, [r6, #0]
 8004642:	3302      	addmi	r3, #2
 8004644:	6033      	strmi	r3, [r6, #0]
 8004646:	6825      	ldr	r5, [r4, #0]
 8004648:	f015 0506 	ands.w	r5, r5, #6
 800464c:	d106      	bne.n	800465c <_printf_common+0x48>
 800464e:	f104 0a19 	add.w	sl, r4, #25
 8004652:	68e3      	ldr	r3, [r4, #12]
 8004654:	6832      	ldr	r2, [r6, #0]
 8004656:	1a9b      	subs	r3, r3, r2
 8004658:	42ab      	cmp	r3, r5
 800465a:	dc26      	bgt.n	80046aa <_printf_common+0x96>
 800465c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004660:	1e13      	subs	r3, r2, #0
 8004662:	6822      	ldr	r2, [r4, #0]
 8004664:	bf18      	it	ne
 8004666:	2301      	movne	r3, #1
 8004668:	0692      	lsls	r2, r2, #26
 800466a:	d42b      	bmi.n	80046c4 <_printf_common+0xb0>
 800466c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004670:	4649      	mov	r1, r9
 8004672:	4638      	mov	r0, r7
 8004674:	47c0      	blx	r8
 8004676:	3001      	adds	r0, #1
 8004678:	d01e      	beq.n	80046b8 <_printf_common+0xa4>
 800467a:	6823      	ldr	r3, [r4, #0]
 800467c:	68e5      	ldr	r5, [r4, #12]
 800467e:	6832      	ldr	r2, [r6, #0]
 8004680:	f003 0306 	and.w	r3, r3, #6
 8004684:	2b04      	cmp	r3, #4
 8004686:	bf08      	it	eq
 8004688:	1aad      	subeq	r5, r5, r2
 800468a:	68a3      	ldr	r3, [r4, #8]
 800468c:	6922      	ldr	r2, [r4, #16]
 800468e:	bf0c      	ite	eq
 8004690:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004694:	2500      	movne	r5, #0
 8004696:	4293      	cmp	r3, r2
 8004698:	bfc4      	itt	gt
 800469a:	1a9b      	subgt	r3, r3, r2
 800469c:	18ed      	addgt	r5, r5, r3
 800469e:	2600      	movs	r6, #0
 80046a0:	341a      	adds	r4, #26
 80046a2:	42b5      	cmp	r5, r6
 80046a4:	d11a      	bne.n	80046dc <_printf_common+0xc8>
 80046a6:	2000      	movs	r0, #0
 80046a8:	e008      	b.n	80046bc <_printf_common+0xa8>
 80046aa:	2301      	movs	r3, #1
 80046ac:	4652      	mov	r2, sl
 80046ae:	4649      	mov	r1, r9
 80046b0:	4638      	mov	r0, r7
 80046b2:	47c0      	blx	r8
 80046b4:	3001      	adds	r0, #1
 80046b6:	d103      	bne.n	80046c0 <_printf_common+0xac>
 80046b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80046bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046c0:	3501      	adds	r5, #1
 80046c2:	e7c6      	b.n	8004652 <_printf_common+0x3e>
 80046c4:	18e1      	adds	r1, r4, r3
 80046c6:	1c5a      	adds	r2, r3, #1
 80046c8:	2030      	movs	r0, #48	; 0x30
 80046ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80046ce:	4422      	add	r2, r4
 80046d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80046d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80046d8:	3302      	adds	r3, #2
 80046da:	e7c7      	b.n	800466c <_printf_common+0x58>
 80046dc:	2301      	movs	r3, #1
 80046de:	4622      	mov	r2, r4
 80046e0:	4649      	mov	r1, r9
 80046e2:	4638      	mov	r0, r7
 80046e4:	47c0      	blx	r8
 80046e6:	3001      	adds	r0, #1
 80046e8:	d0e6      	beq.n	80046b8 <_printf_common+0xa4>
 80046ea:	3601      	adds	r6, #1
 80046ec:	e7d9      	b.n	80046a2 <_printf_common+0x8e>
	...

080046f0 <_printf_i>:
 80046f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80046f4:	7e0f      	ldrb	r7, [r1, #24]
 80046f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80046f8:	2f78      	cmp	r7, #120	; 0x78
 80046fa:	4691      	mov	r9, r2
 80046fc:	4680      	mov	r8, r0
 80046fe:	460c      	mov	r4, r1
 8004700:	469a      	mov	sl, r3
 8004702:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004706:	d807      	bhi.n	8004718 <_printf_i+0x28>
 8004708:	2f62      	cmp	r7, #98	; 0x62
 800470a:	d80a      	bhi.n	8004722 <_printf_i+0x32>
 800470c:	2f00      	cmp	r7, #0
 800470e:	f000 80d8 	beq.w	80048c2 <_printf_i+0x1d2>
 8004712:	2f58      	cmp	r7, #88	; 0x58
 8004714:	f000 80a3 	beq.w	800485e <_printf_i+0x16e>
 8004718:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800471c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004720:	e03a      	b.n	8004798 <_printf_i+0xa8>
 8004722:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004726:	2b15      	cmp	r3, #21
 8004728:	d8f6      	bhi.n	8004718 <_printf_i+0x28>
 800472a:	a101      	add	r1, pc, #4	; (adr r1, 8004730 <_printf_i+0x40>)
 800472c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004730:	08004789 	.word	0x08004789
 8004734:	0800479d 	.word	0x0800479d
 8004738:	08004719 	.word	0x08004719
 800473c:	08004719 	.word	0x08004719
 8004740:	08004719 	.word	0x08004719
 8004744:	08004719 	.word	0x08004719
 8004748:	0800479d 	.word	0x0800479d
 800474c:	08004719 	.word	0x08004719
 8004750:	08004719 	.word	0x08004719
 8004754:	08004719 	.word	0x08004719
 8004758:	08004719 	.word	0x08004719
 800475c:	080048a9 	.word	0x080048a9
 8004760:	080047cd 	.word	0x080047cd
 8004764:	0800488b 	.word	0x0800488b
 8004768:	08004719 	.word	0x08004719
 800476c:	08004719 	.word	0x08004719
 8004770:	080048cb 	.word	0x080048cb
 8004774:	08004719 	.word	0x08004719
 8004778:	080047cd 	.word	0x080047cd
 800477c:	08004719 	.word	0x08004719
 8004780:	08004719 	.word	0x08004719
 8004784:	08004893 	.word	0x08004893
 8004788:	682b      	ldr	r3, [r5, #0]
 800478a:	1d1a      	adds	r2, r3, #4
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	602a      	str	r2, [r5, #0]
 8004790:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004794:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004798:	2301      	movs	r3, #1
 800479a:	e0a3      	b.n	80048e4 <_printf_i+0x1f4>
 800479c:	6820      	ldr	r0, [r4, #0]
 800479e:	6829      	ldr	r1, [r5, #0]
 80047a0:	0606      	lsls	r6, r0, #24
 80047a2:	f101 0304 	add.w	r3, r1, #4
 80047a6:	d50a      	bpl.n	80047be <_printf_i+0xce>
 80047a8:	680e      	ldr	r6, [r1, #0]
 80047aa:	602b      	str	r3, [r5, #0]
 80047ac:	2e00      	cmp	r6, #0
 80047ae:	da03      	bge.n	80047b8 <_printf_i+0xc8>
 80047b0:	232d      	movs	r3, #45	; 0x2d
 80047b2:	4276      	negs	r6, r6
 80047b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047b8:	485e      	ldr	r0, [pc, #376]	; (8004934 <_printf_i+0x244>)
 80047ba:	230a      	movs	r3, #10
 80047bc:	e019      	b.n	80047f2 <_printf_i+0x102>
 80047be:	680e      	ldr	r6, [r1, #0]
 80047c0:	602b      	str	r3, [r5, #0]
 80047c2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80047c6:	bf18      	it	ne
 80047c8:	b236      	sxthne	r6, r6
 80047ca:	e7ef      	b.n	80047ac <_printf_i+0xbc>
 80047cc:	682b      	ldr	r3, [r5, #0]
 80047ce:	6820      	ldr	r0, [r4, #0]
 80047d0:	1d19      	adds	r1, r3, #4
 80047d2:	6029      	str	r1, [r5, #0]
 80047d4:	0601      	lsls	r1, r0, #24
 80047d6:	d501      	bpl.n	80047dc <_printf_i+0xec>
 80047d8:	681e      	ldr	r6, [r3, #0]
 80047da:	e002      	b.n	80047e2 <_printf_i+0xf2>
 80047dc:	0646      	lsls	r6, r0, #25
 80047de:	d5fb      	bpl.n	80047d8 <_printf_i+0xe8>
 80047e0:	881e      	ldrh	r6, [r3, #0]
 80047e2:	4854      	ldr	r0, [pc, #336]	; (8004934 <_printf_i+0x244>)
 80047e4:	2f6f      	cmp	r7, #111	; 0x6f
 80047e6:	bf0c      	ite	eq
 80047e8:	2308      	moveq	r3, #8
 80047ea:	230a      	movne	r3, #10
 80047ec:	2100      	movs	r1, #0
 80047ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80047f2:	6865      	ldr	r5, [r4, #4]
 80047f4:	60a5      	str	r5, [r4, #8]
 80047f6:	2d00      	cmp	r5, #0
 80047f8:	bfa2      	ittt	ge
 80047fa:	6821      	ldrge	r1, [r4, #0]
 80047fc:	f021 0104 	bicge.w	r1, r1, #4
 8004800:	6021      	strge	r1, [r4, #0]
 8004802:	b90e      	cbnz	r6, 8004808 <_printf_i+0x118>
 8004804:	2d00      	cmp	r5, #0
 8004806:	d04d      	beq.n	80048a4 <_printf_i+0x1b4>
 8004808:	4615      	mov	r5, r2
 800480a:	fbb6 f1f3 	udiv	r1, r6, r3
 800480e:	fb03 6711 	mls	r7, r3, r1, r6
 8004812:	5dc7      	ldrb	r7, [r0, r7]
 8004814:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004818:	4637      	mov	r7, r6
 800481a:	42bb      	cmp	r3, r7
 800481c:	460e      	mov	r6, r1
 800481e:	d9f4      	bls.n	800480a <_printf_i+0x11a>
 8004820:	2b08      	cmp	r3, #8
 8004822:	d10b      	bne.n	800483c <_printf_i+0x14c>
 8004824:	6823      	ldr	r3, [r4, #0]
 8004826:	07de      	lsls	r6, r3, #31
 8004828:	d508      	bpl.n	800483c <_printf_i+0x14c>
 800482a:	6923      	ldr	r3, [r4, #16]
 800482c:	6861      	ldr	r1, [r4, #4]
 800482e:	4299      	cmp	r1, r3
 8004830:	bfde      	ittt	le
 8004832:	2330      	movle	r3, #48	; 0x30
 8004834:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004838:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800483c:	1b52      	subs	r2, r2, r5
 800483e:	6122      	str	r2, [r4, #16]
 8004840:	f8cd a000 	str.w	sl, [sp]
 8004844:	464b      	mov	r3, r9
 8004846:	aa03      	add	r2, sp, #12
 8004848:	4621      	mov	r1, r4
 800484a:	4640      	mov	r0, r8
 800484c:	f7ff fee2 	bl	8004614 <_printf_common>
 8004850:	3001      	adds	r0, #1
 8004852:	d14c      	bne.n	80048ee <_printf_i+0x1fe>
 8004854:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004858:	b004      	add	sp, #16
 800485a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800485e:	4835      	ldr	r0, [pc, #212]	; (8004934 <_printf_i+0x244>)
 8004860:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004864:	6829      	ldr	r1, [r5, #0]
 8004866:	6823      	ldr	r3, [r4, #0]
 8004868:	f851 6b04 	ldr.w	r6, [r1], #4
 800486c:	6029      	str	r1, [r5, #0]
 800486e:	061d      	lsls	r5, r3, #24
 8004870:	d514      	bpl.n	800489c <_printf_i+0x1ac>
 8004872:	07df      	lsls	r7, r3, #31
 8004874:	bf44      	itt	mi
 8004876:	f043 0320 	orrmi.w	r3, r3, #32
 800487a:	6023      	strmi	r3, [r4, #0]
 800487c:	b91e      	cbnz	r6, 8004886 <_printf_i+0x196>
 800487e:	6823      	ldr	r3, [r4, #0]
 8004880:	f023 0320 	bic.w	r3, r3, #32
 8004884:	6023      	str	r3, [r4, #0]
 8004886:	2310      	movs	r3, #16
 8004888:	e7b0      	b.n	80047ec <_printf_i+0xfc>
 800488a:	6823      	ldr	r3, [r4, #0]
 800488c:	f043 0320 	orr.w	r3, r3, #32
 8004890:	6023      	str	r3, [r4, #0]
 8004892:	2378      	movs	r3, #120	; 0x78
 8004894:	4828      	ldr	r0, [pc, #160]	; (8004938 <_printf_i+0x248>)
 8004896:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800489a:	e7e3      	b.n	8004864 <_printf_i+0x174>
 800489c:	0659      	lsls	r1, r3, #25
 800489e:	bf48      	it	mi
 80048a0:	b2b6      	uxthmi	r6, r6
 80048a2:	e7e6      	b.n	8004872 <_printf_i+0x182>
 80048a4:	4615      	mov	r5, r2
 80048a6:	e7bb      	b.n	8004820 <_printf_i+0x130>
 80048a8:	682b      	ldr	r3, [r5, #0]
 80048aa:	6826      	ldr	r6, [r4, #0]
 80048ac:	6961      	ldr	r1, [r4, #20]
 80048ae:	1d18      	adds	r0, r3, #4
 80048b0:	6028      	str	r0, [r5, #0]
 80048b2:	0635      	lsls	r5, r6, #24
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	d501      	bpl.n	80048bc <_printf_i+0x1cc>
 80048b8:	6019      	str	r1, [r3, #0]
 80048ba:	e002      	b.n	80048c2 <_printf_i+0x1d2>
 80048bc:	0670      	lsls	r0, r6, #25
 80048be:	d5fb      	bpl.n	80048b8 <_printf_i+0x1c8>
 80048c0:	8019      	strh	r1, [r3, #0]
 80048c2:	2300      	movs	r3, #0
 80048c4:	6123      	str	r3, [r4, #16]
 80048c6:	4615      	mov	r5, r2
 80048c8:	e7ba      	b.n	8004840 <_printf_i+0x150>
 80048ca:	682b      	ldr	r3, [r5, #0]
 80048cc:	1d1a      	adds	r2, r3, #4
 80048ce:	602a      	str	r2, [r5, #0]
 80048d0:	681d      	ldr	r5, [r3, #0]
 80048d2:	6862      	ldr	r2, [r4, #4]
 80048d4:	2100      	movs	r1, #0
 80048d6:	4628      	mov	r0, r5
 80048d8:	f7fb fc9a 	bl	8000210 <memchr>
 80048dc:	b108      	cbz	r0, 80048e2 <_printf_i+0x1f2>
 80048de:	1b40      	subs	r0, r0, r5
 80048e0:	6060      	str	r0, [r4, #4]
 80048e2:	6863      	ldr	r3, [r4, #4]
 80048e4:	6123      	str	r3, [r4, #16]
 80048e6:	2300      	movs	r3, #0
 80048e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048ec:	e7a8      	b.n	8004840 <_printf_i+0x150>
 80048ee:	6923      	ldr	r3, [r4, #16]
 80048f0:	462a      	mov	r2, r5
 80048f2:	4649      	mov	r1, r9
 80048f4:	4640      	mov	r0, r8
 80048f6:	47d0      	blx	sl
 80048f8:	3001      	adds	r0, #1
 80048fa:	d0ab      	beq.n	8004854 <_printf_i+0x164>
 80048fc:	6823      	ldr	r3, [r4, #0]
 80048fe:	079b      	lsls	r3, r3, #30
 8004900:	d413      	bmi.n	800492a <_printf_i+0x23a>
 8004902:	68e0      	ldr	r0, [r4, #12]
 8004904:	9b03      	ldr	r3, [sp, #12]
 8004906:	4298      	cmp	r0, r3
 8004908:	bfb8      	it	lt
 800490a:	4618      	movlt	r0, r3
 800490c:	e7a4      	b.n	8004858 <_printf_i+0x168>
 800490e:	2301      	movs	r3, #1
 8004910:	4632      	mov	r2, r6
 8004912:	4649      	mov	r1, r9
 8004914:	4640      	mov	r0, r8
 8004916:	47d0      	blx	sl
 8004918:	3001      	adds	r0, #1
 800491a:	d09b      	beq.n	8004854 <_printf_i+0x164>
 800491c:	3501      	adds	r5, #1
 800491e:	68e3      	ldr	r3, [r4, #12]
 8004920:	9903      	ldr	r1, [sp, #12]
 8004922:	1a5b      	subs	r3, r3, r1
 8004924:	42ab      	cmp	r3, r5
 8004926:	dcf2      	bgt.n	800490e <_printf_i+0x21e>
 8004928:	e7eb      	b.n	8004902 <_printf_i+0x212>
 800492a:	2500      	movs	r5, #0
 800492c:	f104 0619 	add.w	r6, r4, #25
 8004930:	e7f5      	b.n	800491e <_printf_i+0x22e>
 8004932:	bf00      	nop
 8004934:	08004df1 	.word	0x08004df1
 8004938:	08004e02 	.word	0x08004e02

0800493c <_putc_r>:
 800493c:	b570      	push	{r4, r5, r6, lr}
 800493e:	460d      	mov	r5, r1
 8004940:	4614      	mov	r4, r2
 8004942:	4606      	mov	r6, r0
 8004944:	b118      	cbz	r0, 800494e <_putc_r+0x12>
 8004946:	6983      	ldr	r3, [r0, #24]
 8004948:	b90b      	cbnz	r3, 800494e <_putc_r+0x12>
 800494a:	f7ff fb21 	bl	8003f90 <__sinit>
 800494e:	4b1c      	ldr	r3, [pc, #112]	; (80049c0 <_putc_r+0x84>)
 8004950:	429c      	cmp	r4, r3
 8004952:	d124      	bne.n	800499e <_putc_r+0x62>
 8004954:	6874      	ldr	r4, [r6, #4]
 8004956:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004958:	07d8      	lsls	r0, r3, #31
 800495a:	d405      	bmi.n	8004968 <_putc_r+0x2c>
 800495c:	89a3      	ldrh	r3, [r4, #12]
 800495e:	0599      	lsls	r1, r3, #22
 8004960:	d402      	bmi.n	8004968 <_putc_r+0x2c>
 8004962:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004964:	f7ff fbb2 	bl	80040cc <__retarget_lock_acquire_recursive>
 8004968:	68a3      	ldr	r3, [r4, #8]
 800496a:	3b01      	subs	r3, #1
 800496c:	2b00      	cmp	r3, #0
 800496e:	60a3      	str	r3, [r4, #8]
 8004970:	da05      	bge.n	800497e <_putc_r+0x42>
 8004972:	69a2      	ldr	r2, [r4, #24]
 8004974:	4293      	cmp	r3, r2
 8004976:	db1c      	blt.n	80049b2 <_putc_r+0x76>
 8004978:	b2eb      	uxtb	r3, r5
 800497a:	2b0a      	cmp	r3, #10
 800497c:	d019      	beq.n	80049b2 <_putc_r+0x76>
 800497e:	6823      	ldr	r3, [r4, #0]
 8004980:	1c5a      	adds	r2, r3, #1
 8004982:	6022      	str	r2, [r4, #0]
 8004984:	701d      	strb	r5, [r3, #0]
 8004986:	b2ed      	uxtb	r5, r5
 8004988:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800498a:	07da      	lsls	r2, r3, #31
 800498c:	d405      	bmi.n	800499a <_putc_r+0x5e>
 800498e:	89a3      	ldrh	r3, [r4, #12]
 8004990:	059b      	lsls	r3, r3, #22
 8004992:	d402      	bmi.n	800499a <_putc_r+0x5e>
 8004994:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004996:	f7ff fb9a 	bl	80040ce <__retarget_lock_release_recursive>
 800499a:	4628      	mov	r0, r5
 800499c:	bd70      	pop	{r4, r5, r6, pc}
 800499e:	4b09      	ldr	r3, [pc, #36]	; (80049c4 <_putc_r+0x88>)
 80049a0:	429c      	cmp	r4, r3
 80049a2:	d101      	bne.n	80049a8 <_putc_r+0x6c>
 80049a4:	68b4      	ldr	r4, [r6, #8]
 80049a6:	e7d6      	b.n	8004956 <_putc_r+0x1a>
 80049a8:	4b07      	ldr	r3, [pc, #28]	; (80049c8 <_putc_r+0x8c>)
 80049aa:	429c      	cmp	r4, r3
 80049ac:	bf08      	it	eq
 80049ae:	68f4      	ldreq	r4, [r6, #12]
 80049b0:	e7d1      	b.n	8004956 <_putc_r+0x1a>
 80049b2:	4629      	mov	r1, r5
 80049b4:	4622      	mov	r2, r4
 80049b6:	4630      	mov	r0, r6
 80049b8:	f7ff f910 	bl	8003bdc <__swbuf_r>
 80049bc:	4605      	mov	r5, r0
 80049be:	e7e3      	b.n	8004988 <_putc_r+0x4c>
 80049c0:	08004da0 	.word	0x08004da0
 80049c4:	08004dc0 	.word	0x08004dc0
 80049c8:	08004d80 	.word	0x08004d80

080049cc <_sbrk_r>:
 80049cc:	b538      	push	{r3, r4, r5, lr}
 80049ce:	4d06      	ldr	r5, [pc, #24]	; (80049e8 <_sbrk_r+0x1c>)
 80049d0:	2300      	movs	r3, #0
 80049d2:	4604      	mov	r4, r0
 80049d4:	4608      	mov	r0, r1
 80049d6:	602b      	str	r3, [r5, #0]
 80049d8:	f7fc fa22 	bl	8000e20 <_sbrk>
 80049dc:	1c43      	adds	r3, r0, #1
 80049de:	d102      	bne.n	80049e6 <_sbrk_r+0x1a>
 80049e0:	682b      	ldr	r3, [r5, #0]
 80049e2:	b103      	cbz	r3, 80049e6 <_sbrk_r+0x1a>
 80049e4:	6023      	str	r3, [r4, #0]
 80049e6:	bd38      	pop	{r3, r4, r5, pc}
 80049e8:	20000318 	.word	0x20000318

080049ec <__sread>:
 80049ec:	b510      	push	{r4, lr}
 80049ee:	460c      	mov	r4, r1
 80049f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049f4:	f000 f8f8 	bl	8004be8 <_read_r>
 80049f8:	2800      	cmp	r0, #0
 80049fa:	bfab      	itete	ge
 80049fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80049fe:	89a3      	ldrhlt	r3, [r4, #12]
 8004a00:	181b      	addge	r3, r3, r0
 8004a02:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004a06:	bfac      	ite	ge
 8004a08:	6563      	strge	r3, [r4, #84]	; 0x54
 8004a0a:	81a3      	strhlt	r3, [r4, #12]
 8004a0c:	bd10      	pop	{r4, pc}

08004a0e <__swrite>:
 8004a0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a12:	461f      	mov	r7, r3
 8004a14:	898b      	ldrh	r3, [r1, #12]
 8004a16:	05db      	lsls	r3, r3, #23
 8004a18:	4605      	mov	r5, r0
 8004a1a:	460c      	mov	r4, r1
 8004a1c:	4616      	mov	r6, r2
 8004a1e:	d505      	bpl.n	8004a2c <__swrite+0x1e>
 8004a20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a24:	2302      	movs	r3, #2
 8004a26:	2200      	movs	r2, #0
 8004a28:	f000 f868 	bl	8004afc <_lseek_r>
 8004a2c:	89a3      	ldrh	r3, [r4, #12]
 8004a2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004a36:	81a3      	strh	r3, [r4, #12]
 8004a38:	4632      	mov	r2, r6
 8004a3a:	463b      	mov	r3, r7
 8004a3c:	4628      	mov	r0, r5
 8004a3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a42:	f000 b817 	b.w	8004a74 <_write_r>

08004a46 <__sseek>:
 8004a46:	b510      	push	{r4, lr}
 8004a48:	460c      	mov	r4, r1
 8004a4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a4e:	f000 f855 	bl	8004afc <_lseek_r>
 8004a52:	1c43      	adds	r3, r0, #1
 8004a54:	89a3      	ldrh	r3, [r4, #12]
 8004a56:	bf15      	itete	ne
 8004a58:	6560      	strne	r0, [r4, #84]	; 0x54
 8004a5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004a5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004a62:	81a3      	strheq	r3, [r4, #12]
 8004a64:	bf18      	it	ne
 8004a66:	81a3      	strhne	r3, [r4, #12]
 8004a68:	bd10      	pop	{r4, pc}

08004a6a <__sclose>:
 8004a6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a6e:	f000 b813 	b.w	8004a98 <_close_r>
	...

08004a74 <_write_r>:
 8004a74:	b538      	push	{r3, r4, r5, lr}
 8004a76:	4d07      	ldr	r5, [pc, #28]	; (8004a94 <_write_r+0x20>)
 8004a78:	4604      	mov	r4, r0
 8004a7a:	4608      	mov	r0, r1
 8004a7c:	4611      	mov	r1, r2
 8004a7e:	2200      	movs	r2, #0
 8004a80:	602a      	str	r2, [r5, #0]
 8004a82:	461a      	mov	r2, r3
 8004a84:	f7fb fd96 	bl	80005b4 <_write>
 8004a88:	1c43      	adds	r3, r0, #1
 8004a8a:	d102      	bne.n	8004a92 <_write_r+0x1e>
 8004a8c:	682b      	ldr	r3, [r5, #0]
 8004a8e:	b103      	cbz	r3, 8004a92 <_write_r+0x1e>
 8004a90:	6023      	str	r3, [r4, #0]
 8004a92:	bd38      	pop	{r3, r4, r5, pc}
 8004a94:	20000318 	.word	0x20000318

08004a98 <_close_r>:
 8004a98:	b538      	push	{r3, r4, r5, lr}
 8004a9a:	4d06      	ldr	r5, [pc, #24]	; (8004ab4 <_close_r+0x1c>)
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	4604      	mov	r4, r0
 8004aa0:	4608      	mov	r0, r1
 8004aa2:	602b      	str	r3, [r5, #0]
 8004aa4:	f7fc f987 	bl	8000db6 <_close>
 8004aa8:	1c43      	adds	r3, r0, #1
 8004aaa:	d102      	bne.n	8004ab2 <_close_r+0x1a>
 8004aac:	682b      	ldr	r3, [r5, #0]
 8004aae:	b103      	cbz	r3, 8004ab2 <_close_r+0x1a>
 8004ab0:	6023      	str	r3, [r4, #0]
 8004ab2:	bd38      	pop	{r3, r4, r5, pc}
 8004ab4:	20000318 	.word	0x20000318

08004ab8 <_fstat_r>:
 8004ab8:	b538      	push	{r3, r4, r5, lr}
 8004aba:	4d07      	ldr	r5, [pc, #28]	; (8004ad8 <_fstat_r+0x20>)
 8004abc:	2300      	movs	r3, #0
 8004abe:	4604      	mov	r4, r0
 8004ac0:	4608      	mov	r0, r1
 8004ac2:	4611      	mov	r1, r2
 8004ac4:	602b      	str	r3, [r5, #0]
 8004ac6:	f7fc f982 	bl	8000dce <_fstat>
 8004aca:	1c43      	adds	r3, r0, #1
 8004acc:	d102      	bne.n	8004ad4 <_fstat_r+0x1c>
 8004ace:	682b      	ldr	r3, [r5, #0]
 8004ad0:	b103      	cbz	r3, 8004ad4 <_fstat_r+0x1c>
 8004ad2:	6023      	str	r3, [r4, #0]
 8004ad4:	bd38      	pop	{r3, r4, r5, pc}
 8004ad6:	bf00      	nop
 8004ad8:	20000318 	.word	0x20000318

08004adc <_isatty_r>:
 8004adc:	b538      	push	{r3, r4, r5, lr}
 8004ade:	4d06      	ldr	r5, [pc, #24]	; (8004af8 <_isatty_r+0x1c>)
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	4604      	mov	r4, r0
 8004ae4:	4608      	mov	r0, r1
 8004ae6:	602b      	str	r3, [r5, #0]
 8004ae8:	f7fc f981 	bl	8000dee <_isatty>
 8004aec:	1c43      	adds	r3, r0, #1
 8004aee:	d102      	bne.n	8004af6 <_isatty_r+0x1a>
 8004af0:	682b      	ldr	r3, [r5, #0]
 8004af2:	b103      	cbz	r3, 8004af6 <_isatty_r+0x1a>
 8004af4:	6023      	str	r3, [r4, #0]
 8004af6:	bd38      	pop	{r3, r4, r5, pc}
 8004af8:	20000318 	.word	0x20000318

08004afc <_lseek_r>:
 8004afc:	b538      	push	{r3, r4, r5, lr}
 8004afe:	4d07      	ldr	r5, [pc, #28]	; (8004b1c <_lseek_r+0x20>)
 8004b00:	4604      	mov	r4, r0
 8004b02:	4608      	mov	r0, r1
 8004b04:	4611      	mov	r1, r2
 8004b06:	2200      	movs	r2, #0
 8004b08:	602a      	str	r2, [r5, #0]
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	f7fc f97a 	bl	8000e04 <_lseek>
 8004b10:	1c43      	adds	r3, r0, #1
 8004b12:	d102      	bne.n	8004b1a <_lseek_r+0x1e>
 8004b14:	682b      	ldr	r3, [r5, #0]
 8004b16:	b103      	cbz	r3, 8004b1a <_lseek_r+0x1e>
 8004b18:	6023      	str	r3, [r4, #0]
 8004b1a:	bd38      	pop	{r3, r4, r5, pc}
 8004b1c:	20000318 	.word	0x20000318

08004b20 <memcpy>:
 8004b20:	440a      	add	r2, r1
 8004b22:	4291      	cmp	r1, r2
 8004b24:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004b28:	d100      	bne.n	8004b2c <memcpy+0xc>
 8004b2a:	4770      	bx	lr
 8004b2c:	b510      	push	{r4, lr}
 8004b2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b36:	4291      	cmp	r1, r2
 8004b38:	d1f9      	bne.n	8004b2e <memcpy+0xe>
 8004b3a:	bd10      	pop	{r4, pc}

08004b3c <memmove>:
 8004b3c:	4288      	cmp	r0, r1
 8004b3e:	b510      	push	{r4, lr}
 8004b40:	eb01 0402 	add.w	r4, r1, r2
 8004b44:	d902      	bls.n	8004b4c <memmove+0x10>
 8004b46:	4284      	cmp	r4, r0
 8004b48:	4623      	mov	r3, r4
 8004b4a:	d807      	bhi.n	8004b5c <memmove+0x20>
 8004b4c:	1e43      	subs	r3, r0, #1
 8004b4e:	42a1      	cmp	r1, r4
 8004b50:	d008      	beq.n	8004b64 <memmove+0x28>
 8004b52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004b5a:	e7f8      	b.n	8004b4e <memmove+0x12>
 8004b5c:	4402      	add	r2, r0
 8004b5e:	4601      	mov	r1, r0
 8004b60:	428a      	cmp	r2, r1
 8004b62:	d100      	bne.n	8004b66 <memmove+0x2a>
 8004b64:	bd10      	pop	{r4, pc}
 8004b66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004b6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004b6e:	e7f7      	b.n	8004b60 <memmove+0x24>

08004b70 <__malloc_lock>:
 8004b70:	4801      	ldr	r0, [pc, #4]	; (8004b78 <__malloc_lock+0x8>)
 8004b72:	f7ff baab 	b.w	80040cc <__retarget_lock_acquire_recursive>
 8004b76:	bf00      	nop
 8004b78:	2000030c 	.word	0x2000030c

08004b7c <__malloc_unlock>:
 8004b7c:	4801      	ldr	r0, [pc, #4]	; (8004b84 <__malloc_unlock+0x8>)
 8004b7e:	f7ff baa6 	b.w	80040ce <__retarget_lock_release_recursive>
 8004b82:	bf00      	nop
 8004b84:	2000030c 	.word	0x2000030c

08004b88 <_realloc_r>:
 8004b88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b8c:	4680      	mov	r8, r0
 8004b8e:	4614      	mov	r4, r2
 8004b90:	460e      	mov	r6, r1
 8004b92:	b921      	cbnz	r1, 8004b9e <_realloc_r+0x16>
 8004b94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b98:	4611      	mov	r1, r2
 8004b9a:	f7ff bb6b 	b.w	8004274 <_malloc_r>
 8004b9e:	b92a      	cbnz	r2, 8004bac <_realloc_r+0x24>
 8004ba0:	f7ff fafc 	bl	800419c <_free_r>
 8004ba4:	4625      	mov	r5, r4
 8004ba6:	4628      	mov	r0, r5
 8004ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bac:	f000 f82e 	bl	8004c0c <_malloc_usable_size_r>
 8004bb0:	4284      	cmp	r4, r0
 8004bb2:	4607      	mov	r7, r0
 8004bb4:	d802      	bhi.n	8004bbc <_realloc_r+0x34>
 8004bb6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004bba:	d812      	bhi.n	8004be2 <_realloc_r+0x5a>
 8004bbc:	4621      	mov	r1, r4
 8004bbe:	4640      	mov	r0, r8
 8004bc0:	f7ff fb58 	bl	8004274 <_malloc_r>
 8004bc4:	4605      	mov	r5, r0
 8004bc6:	2800      	cmp	r0, #0
 8004bc8:	d0ed      	beq.n	8004ba6 <_realloc_r+0x1e>
 8004bca:	42bc      	cmp	r4, r7
 8004bcc:	4622      	mov	r2, r4
 8004bce:	4631      	mov	r1, r6
 8004bd0:	bf28      	it	cs
 8004bd2:	463a      	movcs	r2, r7
 8004bd4:	f7ff ffa4 	bl	8004b20 <memcpy>
 8004bd8:	4631      	mov	r1, r6
 8004bda:	4640      	mov	r0, r8
 8004bdc:	f7ff fade 	bl	800419c <_free_r>
 8004be0:	e7e1      	b.n	8004ba6 <_realloc_r+0x1e>
 8004be2:	4635      	mov	r5, r6
 8004be4:	e7df      	b.n	8004ba6 <_realloc_r+0x1e>
	...

08004be8 <_read_r>:
 8004be8:	b538      	push	{r3, r4, r5, lr}
 8004bea:	4d07      	ldr	r5, [pc, #28]	; (8004c08 <_read_r+0x20>)
 8004bec:	4604      	mov	r4, r0
 8004bee:	4608      	mov	r0, r1
 8004bf0:	4611      	mov	r1, r2
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	602a      	str	r2, [r5, #0]
 8004bf6:	461a      	mov	r2, r3
 8004bf8:	f7fc f8c0 	bl	8000d7c <_read>
 8004bfc:	1c43      	adds	r3, r0, #1
 8004bfe:	d102      	bne.n	8004c06 <_read_r+0x1e>
 8004c00:	682b      	ldr	r3, [r5, #0]
 8004c02:	b103      	cbz	r3, 8004c06 <_read_r+0x1e>
 8004c04:	6023      	str	r3, [r4, #0]
 8004c06:	bd38      	pop	{r3, r4, r5, pc}
 8004c08:	20000318 	.word	0x20000318

08004c0c <_malloc_usable_size_r>:
 8004c0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c10:	1f18      	subs	r0, r3, #4
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	bfbc      	itt	lt
 8004c16:	580b      	ldrlt	r3, [r1, r0]
 8004c18:	18c0      	addlt	r0, r0, r3
 8004c1a:	4770      	bx	lr

08004c1c <_init>:
 8004c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c1e:	bf00      	nop
 8004c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c22:	bc08      	pop	{r3}
 8004c24:	469e      	mov	lr, r3
 8004c26:	4770      	bx	lr

08004c28 <_fini>:
 8004c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c2a:	bf00      	nop
 8004c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c2e:	bc08      	pop	{r3}
 8004c30:	469e      	mov	lr, r3
 8004c32:	4770      	bx	lr
