{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713034765009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713034765014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 21:59:24 2024 " "Processing started: Sat Apr 13 21:59:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713034765014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713034765014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DAC_SW -c DAC_SW " "Command: quartus_map --read_settings_files=on --write_settings_files=off DAC_SW -c DAC_SW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713034765014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713034765305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713034765305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_sw.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dac_sw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_SW " "Found entity 1: DAC_SW" {  } { { "DAC_SW.bdf" "" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713034773668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713034773668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/cd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cd-b " "Found design unit 1: cd-b" {  } { { "output_files/cd.vhd" "" { Text "C:/LIHI/git/DAC_SW/output_files/cd.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713034773987 ""} { "Info" "ISGN_ENTITY_NAME" "1 cd " "Found entity 1: cd" {  } { { "output_files/cd.vhd" "" { Text "C:/LIHI/git/DAC_SW/output_files/cd.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713034773987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713034773987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "octava.vhd 2 1 " "Found 2 design units, including 1 entities, in source file octava.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 octava-behave " "Found design unit 1: octava-behave" {  } { { "octava.vhd" "" { Text "C:/LIHI/git/DAC_SW/octava.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713034773989 ""} { "Info" "ISGN_ENTITY_NAME" "1 octava " "Found entity 1: octava" {  } { { "octava.vhd" "" { Text "C:/LIHI/git/DAC_SW/octava.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713034773989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713034773989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "padding1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file padding1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 padding1-behave " "Found design unit 1: padding1-behave" {  } { { "padding1.vhd" "" { Text "C:/LIHI/git/DAC_SW/padding1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713034773990 ""} { "Info" "ISGN_ENTITY_NAME" "1 padding1 " "Found entity 1: padding1" {  } { { "padding1.vhd" "" { Text "C:/LIHI/git/DAC_SW/padding1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713034773990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713034773990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pulse_sw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/pulse_sw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_sw-behave " "Found design unit 1: pulse_sw-behave" {  } { { "output_files/pulse_sw.vhd" "" { Text "C:/LIHI/git/DAC_SW/output_files/pulse_sw.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713034773991 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_sw " "Found entity 1: pulse_sw" {  } { { "output_files/pulse_sw.vhd" "" { Text "C:/LIHI/git/DAC_SW/output_files/pulse_sw.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713034773991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713034773991 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DAC_SW " "Elaborating entity \"DAC_SW\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713034774065 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "sw " "Pin \"sw\" not connected" {  } { { "DAC_SW.bdf" "" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 464 48 216 480 "sw\[7..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1713034774079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "octava octava:inst6 " "Elaborating entity \"octava\" for hierarchy \"octava:inst6\"" {  } { { "DAC_SW.bdf" "inst6" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 264 624 792 376 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713034774088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_sw pulse_sw:inst19 " "Elaborating entity \"pulse_sw\" for hierarchy \"pulse_sw:inst19\"" {  } { { "DAC_SW.bdf" "inst19" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 264 416 552 344 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713034774118 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt pulse_sw.vhd(17) " "VHDL Process Statement warning at pulse_sw.vhd(17): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/pulse_sw.vhd" "" { Text "C:/LIHI/git/DAC_SW/output_files/pulse_sw.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713034774120 "|DAC_SW|pulse_sw:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr pulse_sw.vhd(24) " "VHDL Process Statement warning at pulse_sw.vhd(24): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/pulse_sw.vhd" "" { Text "C:/LIHI/git/DAC_SW/output_files/pulse_sw.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713034774120 "|DAC_SW|pulse_sw:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable pulse_sw.vhd(25) " "VHDL Process Statement warning at pulse_sw.vhd(25): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/pulse_sw.vhd" "" { Text "C:/LIHI/git/DAC_SW/output_files/pulse_sw.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713034774120 "|DAC_SW|pulse_sw:inst19"}
{ "Warning" "WSGN_SEARCH_FILE" "dac_wave.vhd 2 1 " "Using design file dac_wave.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac_wave-behave " "Found design unit 1: dac_wave-behave" {  } { { "dac_wave.vhd" "" { Text "C:/LIHI/git/DAC_SW/dac_wave.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713034774136 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac_wave " "Found entity 1: dac_wave" {  } { { "dac_wave.vhd" "" { Text "C:/LIHI/git/DAC_SW/dac_wave.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713034774136 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713034774136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_wave dac_wave:inst2 " "Elaborating entity \"dac_wave\" for hierarchy \"dac_wave:inst2\"" {  } { { "DAC_SW.bdf" "inst2" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 152 904 1056 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713034774137 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_d dac_wave.vhd(21) " "Inferred latch for \"u_d\" at dac_wave.vhd(21)" {  } { { "dac_wave.vhd" "" { Text "C:/LIHI/git/DAC_SW/dac_wave.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713034774148 "|DAC_SW|dac_wave:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd cd:inst " "Elaborating entity \"cd\" for hierarchy \"cd:inst\"" {  } { { "DAC_SW.bdf" "inst" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 136 592 736 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713034774148 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bin2dex.vhd 2 1 " "Using design file bin2dex.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2dex-behave " "Found design unit 1: bin2dex-behave" {  } { { "bin2dex.vhd" "" { Text "C:/LIHI/git/DAC_SW/bin2dex.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713034774166 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2dex " "Found entity 1: bin2dex" {  } { { "bin2dex.vhd" "" { Text "C:/LIHI/git/DAC_SW/bin2dex.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713034774166 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713034774166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2dex bin2dex:inst11 " "Elaborating entity \"bin2dex\" for hierarchy \"bin2dex:inst11\"" {  } { { "DAC_SW.bdf" "inst11" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 120 1712 1904 200 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713034774166 ""}
{ "Warning" "WSGN_SEARCH_FILE" "half8.vhd 2 1 " "Using design file half8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half8-behave " "Found design unit 1: half8-behave" {  } { { "half8.vhd" "" { Text "C:/LIHI/git/DAC_SW/half8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713034774184 ""} { "Info" "ISGN_ENTITY_NAME" "1 half8 " "Found entity 1: half8" {  } { { "half8.vhd" "" { Text "C:/LIHI/git/DAC_SW/half8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713034774184 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713034774184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half8 half8:inst12 " "Elaborating entity \"half8\" for hierarchy \"half8:inst12\"" {  } { { "DAC_SW.bdf" "inst12" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 168 1472 1648 248 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713034774185 ""}
{ "Warning" "WSGN_SEARCH_FILE" "padding.vhd 2 1 " "Using design file padding.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 padding-behave " "Found design unit 1: padding-behave" {  } { { "padding.vhd" "" { Text "C:/LIHI/git/DAC_SW/padding.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713034774199 ""} { "Info" "ISGN_ENTITY_NAME" "1 padding " "Found entity 1: padding" {  } { { "padding.vhd" "" { Text "C:/LIHI/git/DAC_SW/padding.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713034774199 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713034774199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "padding padding:inst14 " "Elaborating entity \"padding\" for hierarchy \"padding:inst14\"" {  } { { "DAC_SW.bdf" "inst14" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 216 1200 1376 296 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713034774200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "padding1 padding1:inst17 " "Elaborating entity \"padding1\" for hierarchy \"padding1:inst17\"" {  } { { "DAC_SW.bdf" "inst17" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 64 1208 1360 144 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713034774215 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b GND " "Pin \"b\" is stuck at GND" {  } { { "DAC_SW.bdf" "" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 424 888 1064 440 "b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713034776635 "|DAC_SW|b"} { "Warning" "WMLS_MLS_STUCK_PIN" "highB\[6\] GND " "Pin \"highB\[6\]\" is stuck at GND" {  } { { "DAC_SW.bdf" "" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 144 1928 2104 160 "highB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713034776635 "|DAC_SW|highB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highB\[5\] GND " "Pin \"highB\[5\]\" is stuck at GND" {  } { { "DAC_SW.bdf" "" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 144 1928 2104 160 "highB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713034776635 "|DAC_SW|highB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highB\[4\] GND " "Pin \"highB\[4\]\" is stuck at GND" {  } { { "DAC_SW.bdf" "" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 144 1928 2104 160 "highB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713034776635 "|DAC_SW|highB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highB\[3\] GND " "Pin \"highB\[3\]\" is stuck at GND" {  } { { "DAC_SW.bdf" "" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 144 1928 2104 160 "highB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713034776635 "|DAC_SW|highB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highB\[2\] GND " "Pin \"highB\[2\]\" is stuck at GND" {  } { { "DAC_SW.bdf" "" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 144 1928 2104 160 "highB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713034776635 "|DAC_SW|highB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highB\[1\] GND " "Pin \"highB\[1\]\" is stuck at GND" {  } { { "DAC_SW.bdf" "" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 144 1928 2104 160 "highB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713034776635 "|DAC_SW|highB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highB\[0\] VCC " "Pin \"highB\[0\]\" is stuck at VCC" {  } { { "DAC_SW.bdf" "" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 144 1928 2104 160 "highB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713034776635 "|DAC_SW|highB[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713034776635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713034776694 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713034777298 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713034777298 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "DAC_SW.bdf" "" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 464 48 216 480 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713034777458 "|DAC_SW|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "DAC_SW.bdf" "" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 464 48 216 480 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713034777458 "|DAC_SW|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "DAC_SW.bdf" "" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 464 48 216 480 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713034777458 "|DAC_SW|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "DAC_SW.bdf" "" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 464 48 216 480 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713034777458 "|DAC_SW|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "DAC_SW.bdf" "" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 464 48 216 480 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713034777458 "|DAC_SW|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "DAC_SW.bdf" "" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 464 48 216 480 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713034777458 "|DAC_SW|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "DAC_SW.bdf" "" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 464 48 216 480 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713034777458 "|DAC_SW|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "DAC_SW.bdf" "" { Schematic "C:/LIHI/git/DAC_SW/DAC_SW.bdf" { { 464 48 216 480 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713034777458 "|DAC_SW|sw[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713034777458 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713034777459 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713034777459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713034777459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713034777459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713034777476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 21:59:37 2024 " "Processing ended: Sat Apr 13 21:59:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713034777476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713034777476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713034777476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713034777476 ""}
