`timescale 1ns / 1ps

////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer:
//
// Create Date:   14:19:14 12/05/2021
// Design Name:   trying
// Module Name:   /home/ise/Desktop/Vending/trying/trying_tb.v
// Project Name:  trying
// Target Device:  
// Tool versions:  
// Description: 
//
// Verilog Test Fixture created by ISE for module: trying
//
// Dependencies:
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
////////////////////////////////////////////////////////////////////////////////

module trying_tb;

	// Inputs
	reg clk;
	reg rst;
	reg [1:0] in;

	// Outputs
	wire [1:0] change;
	wire out;

	// Instantiate the Unit Under Test (UUT)
	trying uut (
		.clk(clk), 
		.rst(rst), 
		.in(in), 
		.change(change), 
		.out(out)
	);

	initial begin
	rst=1;
	clk=0;
	#6 rst=0;
	in=2'b01;
	#19 in=2'b10; 
	#20 in=2'b11; #10;
	end 
	always #5 clk=~clk;
endmodule

