INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/ECEN340Vivado/UARTLab - Copy/uartputtytransmission/UARTLab/UARTLab.srcs/sources_1/new/Transmit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/ECEN340Vivado/UARTLab - Copy/uartputtytransmission/UARTLab/UARTLab.srcs/sources_1/new/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen2
INFO: [VRFC 10-311] analyzing module Oversample_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/ECEN340Vivado/UARTLab - Copy/uartputtytransmission/UARTLab/UARTLab.srcs/sim_1/new/Receive_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Receive_tb
