#Pin LOC constraints for the status signals init_calib_complete and data_compare_error

##set_property CFGBVS GND [current_design]
##set_property CONFIG_VOLTAGE 1.8 [current_design]
##set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]

#Pin LOC constraints for the status signals init_calib_complete and data_compare_error
#LOC constraints provided if the pins are selected for status signals

set_property PACKAGE_PIN AH24 [get_ports c0_data_compare_error]
set_property IOSTANDARD LVCMOS18 [get_ports c0_data_compare_error]
set_property DRIVE 8 [get_ports c0_data_compare_error]

set_property PACKAGE_PIN AJ23 [get_ports c0_init_calib_complete]
set_property IOSTANDARD LVCMOS18 [get_ports c0_init_calib_complete]
set_property DRIVE 8 [get_ports c0_init_calib_complete]

#set_property IOSTANDARD LVCMOS33 [get_ports user_led_g[1]]
#set_property DRIVE 4 [get_ports user_led_g[1]]
#set_property LOC AL24 [get_ports user_led_g[1]]

#set_property IOSTANDARD LVCMOS33 [get_ports user_led_g[2]]
#set_property DRIVE 4 [get_ports user_led_g[2]]
#set_property LOC AV23 [get_ports user_led_g[2]]

#set_property IOSTANDARD LVCMOS33 [get_ports user_led_g[3]]
#set_property DRIVE 4 [get_ports user_led_g[3]]
#set_property LOC AV22 [get_ports user_led_g[3]]

#set_property IOSTANDARD LVCMOS33 [get_ports led_clk]
#set_property DRIVE 4 [get_ports led_clk]
#set_property PACKAGE_PIN AU22 [get_ports led_clk]
#set_property IOSTANDARD LVCMOS33 [get_ports user_led_g[4]]
#set_property DRIVE 4 [get_ports user_led_g[4]]
#set_property LOC AU22 [get_ports user_led_g[4]]

#set_property IOSTANDARD LVCMOS33 [get_ports user_led_r[5]]
#set_property DRIVE 4 [get_ports user_led_r[5]]
#set_property LOC AT23 [get_ports user_led_r[5]]

#set_property IOSTANDARD LVCMOS33 [get_ports led_rst]
#set_property DRIVE 4 [get_ports led_rst]
#set_property PACKAGE_PIN AT22 [get_ports led_rst]
#set_property IOSTANDARD LVCMOS33 [get_ports user_led_r[6]]
#set_property DRIVE 4 [get_ports user_led_r[6]]
#set_property LOC AT22 [get_ports user_led_r[6]]

#set_property IOSTANDARD LVCMOS33 [get_ports user_led_r[7]]
#set_property DRIVE 4 [get_ports user_led_r[7]]
#set_property LOC AR23 [get_ports user_led_r[7]]

#set_property IOSTANDARD LVCMOS33 [get_ports user_led_r[8]]
#set_property DRIVE 4 [get_ports user_led_r[8]]
#set_property LOC AR22 [get_ports user_led_r[8]]

# System signals

set_property PACKAGE_PIN AV27 [get_ports sys_rst_n]
set_property IOSTANDARD LVCMOS18 [get_ports sys_rst_n]

set_property IOSTANDARD DIFF_HSTL_I_12 [get_ports c0_sys_clk_p]
  
set_property PACKAGE_PIN G31 [get_ports c0_sys_clk_p]
set_property PACKAGE_PIN G32 [get_ports c0_sys_clk_n]
set_property IOSTANDARD DIFF_HSTL_I_12 [get_ports c0_sys_clk_n]

# DDR4 signals

set_property PACKAGE_PIN C12 [get_ports c0_ddr4_act_n]
#set_property PACKAGE_PIN H7  [ get_ports "c0_ddr4_alert_n" ]

set_property PACKAGE_PIN F8 [get_ports {c0_ddr4_ba[0]}]
set_property PACKAGE_PIN H8 [get_ports {c0_ddr4_ba[1]}]
set_property PACKAGE_PIN D10 [get_ports {c0_ddr4_bg[0]}]
set_property PACKAGE_PIN E11 [get_ports {c0_ddr4_bg[1]}]
set_property PACKAGE_PIN H12 [get_ports {c0_ddr4_ck_t[0]}]
set_property PACKAGE_PIN G12 [get_ports {c0_ddr4_ck_c[0]}]
##set_property PACKAGE_PIN BC36 [ get_ports "c0_ddr4_ck_c[1]" ]
##set_property PACKAGE_PIN BB36 [ get_ports "c0_ddr4_ck_t[1]" ]
set_property PACKAGE_PIN B9 [get_ports {c0_ddr4_cke[0]}]
##set_property PACKAGE_PIN AW33 [ get_ports "c0_ddr4_cke[1]" ]
set_property PACKAGE_PIN E10 [get_ports {c0_ddr4_cs_n[0]}]
##set_property PACKAGE_PIN BF35 [ get_ports "c0_ddr4_cs_n[1]" ]
#set_property PACKAGE_PIN BE38 [ get_ports "c0_ddr4_cs_n[2]" ]
#set_property PACKAGE_PIN BF39 [ get_ports "c0_ddr4_cs_n[3]" ]
set_property PACKAGE_PIN A10 [get_ports {c0_ddr4_odt[0]}]
##set_property PACKAGE_PIN BF40 [ get_ports "c0_ddr4_odt[1]" ]
#set_property PACKAGE_PIN G7 [ get_ports "c0_ddr4_par" ]
set_property PACKAGE_PIN F7 [get_ports c0_ddr4_reset_n]
#set_property PACKAGE_PIN BD34 [ get_ports "c0_ddr4_event" ]

set_property PACKAGE_PIN F9 [get_ports {c0_ddr4_adr[0]}]
set_property PACKAGE_PIN G9 [get_ports {c0_ddr4_adr[1]}]
set_property PACKAGE_PIN G11 [get_ports {c0_ddr4_adr[2]}]
set_property PACKAGE_PIN D11 [get_ports {c0_ddr4_adr[3]}]
set_property PACKAGE_PIN E12 [get_ports {c0_ddr4_adr[4]}]
set_property PACKAGE_PIN G10 [get_ports {c0_ddr4_adr[5]}]
set_property PACKAGE_PIN F10 [get_ports {c0_ddr4_adr[6]}]
set_property PACKAGE_PIN J9 [get_ports {c0_ddr4_adr[7]}]
set_property PACKAGE_PIN J8 [get_ports {c0_ddr4_adr[8]}]
set_property PACKAGE_PIN F12 [get_ports {c0_ddr4_adr[9]}]
set_property PACKAGE_PIN D9 [get_ports {c0_ddr4_adr[10]}]
set_property PACKAGE_PIN H11 [get_ports {c0_ddr4_adr[11]}]
set_property PACKAGE_PIN E8 [get_ports {c0_ddr4_adr[12]}]
set_property PACKAGE_PIN J11 [get_ports {c0_ddr4_adr[13]}]
set_property PACKAGE_PIN C9 [get_ports {c0_ddr4_adr[14]}]
set_property PACKAGE_PIN B11 [get_ports {c0_ddr4_adr[15]}]
set_property PACKAGE_PIN K12 [get_ports {c0_ddr4_adr[16]}]
#set_property PACKAGE_PIN H9 [get_ports {c0_ddr4_adr[17]}]

set_property PACKAGE_PIN N12 [get_ports {c0_ddr4_dm_dbi_n[0]}]
set_property PACKAGE_PIN P14 [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property PACKAGE_PIN G15 [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property PACKAGE_PIN D14 [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property PACKAGE_PIN E20 [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property PACKAGE_PIN B20 [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property PACKAGE_PIN H22 [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property PACKAGE_PIN N22 [get_ports {c0_ddr4_dm_dbi_n[7]}]
#for ECC Byte lane
#set_property PACKAGE_PIN J13 [ get_ports "c0_ddr4_dm_dbi_n[8]" ]

set_property PACKAGE_PIN L10 [get_ports {c0_ddr4_dq[0]}]
set_property PACKAGE_PIN L9 [get_ports {c0_ddr4_dq[1]}]
set_property PACKAGE_PIN N9 [get_ports {c0_ddr4_dq[2]}]
set_property PACKAGE_PIN M9 [get_ports {c0_ddr4_dq[3]}]
set_property PACKAGE_PIN M10 [get_ports {c0_ddr4_dq[4]}]
set_property PACKAGE_PIN K11 [get_ports {c0_ddr4_dq[5]}]
set_property PACKAGE_PIN M11 [get_ports {c0_ddr4_dq[6]}]
set_property PACKAGE_PIN K10 [get_ports {c0_ddr4_dq[7]}]
set_property PACKAGE_PIN L17 [get_ports {c0_ddr4_dq[8]}]
set_property PACKAGE_PIN M16 [get_ports {c0_ddr4_dq[9]}]
set_property PACKAGE_PIN M15 [get_ports {c0_ddr4_dq[10]}]
set_property PACKAGE_PIN M17 [get_ports {c0_ddr4_dq[11]}]
set_property PACKAGE_PIN M14 [get_ports {c0_ddr4_dq[12]}]
set_property PACKAGE_PIN N18 [get_ports {c0_ddr4_dq[13]}]
set_property PACKAGE_PIN N16 [get_ports {c0_ddr4_dq[14]}]
set_property PACKAGE_PIN N17 [get_ports {c0_ddr4_dq[15]}]
set_property PACKAGE_PIN F15 [get_ports {c0_ddr4_dq[16]}]
set_property PACKAGE_PIN E16 [get_ports {c0_ddr4_dq[17]}]
set_property PACKAGE_PIN F14 [get_ports {c0_ddr4_dq[18]}]
set_property PACKAGE_PIN E17 [get_ports {c0_ddr4_dq[19]}]
set_property PACKAGE_PIN G16 [get_ports {c0_ddr4_dq[20]}]
set_property PACKAGE_PIN F17 [get_ports {c0_ddr4_dq[21]}]
set_property PACKAGE_PIN E15 [get_ports {c0_ddr4_dq[22]}]
set_property PACKAGE_PIN G17 [get_ports {c0_ddr4_dq[23]}]
set_property PACKAGE_PIN A17 [get_ports {c0_ddr4_dq[24]}]
set_property PACKAGE_PIN C16 [get_ports {c0_ddr4_dq[25]}]
set_property PACKAGE_PIN B16 [get_ports {c0_ddr4_dq[26]}]
set_property PACKAGE_PIN A14 [get_ports {c0_ddr4_dq[27]}]
set_property PACKAGE_PIN B17 [get_ports {c0_ddr4_dq[28]}]
set_property PACKAGE_PIN B14 [get_ports {c0_ddr4_dq[29]}]
set_property PACKAGE_PIN D16 [get_ports {c0_ddr4_dq[30]}]
set_property PACKAGE_PIN D15 [get_ports {c0_ddr4_dq[31]}]
set_property PACKAGE_PIN F18 [get_ports {c0_ddr4_dq[32]}]
set_property PACKAGE_PIN F20 [get_ports {c0_ddr4_dq[33]}]
set_property PACKAGE_PIN F19 [get_ports {c0_ddr4_dq[34]}]
set_property PACKAGE_PIN D21 [get_ports {c0_ddr4_dq[35]}]
set_property PACKAGE_PIN E18 [get_ports {c0_ddr4_dq[36]}]
set_property PACKAGE_PIN G19 [get_ports {c0_ddr4_dq[37]}]
set_property PACKAGE_PIN E21 [get_ports {c0_ddr4_dq[38]}]
set_property PACKAGE_PIN G20 [get_ports {c0_ddr4_dq[39]}]
set_property PACKAGE_PIN D18 [get_ports {c0_ddr4_dq[40]}]
set_property PACKAGE_PIN B22 [get_ports {c0_ddr4_dq[41]}]
set_property PACKAGE_PIN A19 [get_ports {c0_ddr4_dq[42]}]
set_property PACKAGE_PIN A18 [get_ports {c0_ddr4_dq[43]}]
set_property PACKAGE_PIN C19 [get_ports {c0_ddr4_dq[44]}]
set_property PACKAGE_PIN B19 [get_ports {c0_ddr4_dq[45]}]
set_property PACKAGE_PIN A22 [get_ports {c0_ddr4_dq[46]}]
set_property PACKAGE_PIN C18 [get_ports {c0_ddr4_dq[47]}]
set_property PACKAGE_PIN G22 [get_ports {c0_ddr4_dq[48]}]
set_property PACKAGE_PIN J20 [get_ports {c0_ddr4_dq[49]}]
set_property PACKAGE_PIN H19 [get_ports {c0_ddr4_dq[50]}]
set_property PACKAGE_PIN J19 [get_ports {c0_ddr4_dq[51]}]
set_property PACKAGE_PIN H18 [get_ports {c0_ddr4_dq[52]}]
set_property PACKAGE_PIN J18 [get_ports {c0_ddr4_dq[53]}]
set_property PACKAGE_PIN G21 [get_ports {c0_ddr4_dq[54]}]
set_property PACKAGE_PIN K18 [get_ports {c0_ddr4_dq[55]}]
set_property PACKAGE_PIN L20 [get_ports {c0_ddr4_dq[56]}]
set_property PACKAGE_PIN L18 [get_ports {c0_ddr4_dq[57]}]
set_property PACKAGE_PIN N19 [get_ports {c0_ddr4_dq[58]}]
set_property PACKAGE_PIN M21 [get_ports {c0_ddr4_dq[59]}]
set_property PACKAGE_PIN M19 [get_ports {c0_ddr4_dq[60]}]
set_property PACKAGE_PIN M22 [get_ports {c0_ddr4_dq[61]}]
set_property PACKAGE_PIN L19 [get_ports {c0_ddr4_dq[62]}]
set_property PACKAGE_PIN M20 [get_ports {c0_ddr4_dq[63]}]
##ECC PINS
#set_property PACKAGE_PIN AL34 [ get_ports "c0_ddr4_dq[65]" ]
#set_property PACKAGE_PIN AR33 [ get_ports "c0_ddr4_dq[66]" ]
#set_property PACKAGE_PIN AP34 [ get_ports "c0_ddr4_dq[67]" ]
#set_property PACKAGE_PIN AL32 [ get_ports "c0_ddr4_dq[68]" ]
#set_property PACKAGE_PIN AM34 [ get_ports "c0_ddr4_dq[69]" ]
#set_property PACKAGE_PIN AP33 [ get_ports "c0_ddr4_dq[70]" ]
#set_property PACKAGE_PIN AN34 [ get_ports "c0_ddr4_dq[71]" ]

#for ECC Byte lane
#set_property PACKAGE_PIN AN33 [ get_ports "c0_ddr4_dqs_c[8]" ]
set_property PACKAGE_PIN M12 [get_ports {c0_ddr4_dqs_t[0]}]
set_property PACKAGE_PIN L12 [get_ports {c0_ddr4_dqs_c[0]}]
set_property PACKAGE_PIN L15 [get_ports {c0_ddr4_dqs_t[1]}]
set_property PACKAGE_PIN L14 [get_ports {c0_ddr4_dqs_c[1]}]
set_property PACKAGE_PIN F13 [get_ports {c0_ddr4_dqs_t[2]}]
set_property PACKAGE_PIN E13 [get_ports {c0_ddr4_dqs_c[2]}]
set_property PACKAGE_PIN B15 [get_ports {c0_ddr4_dqs_t[3]}]
set_property PACKAGE_PIN A15 [get_ports {c0_ddr4_dqs_c[3]}]
set_property PACKAGE_PIN F22 [get_ports {c0_ddr4_dqs_t[4]}]
set_property PACKAGE_PIN E22 [get_ports {c0_ddr4_dqs_c[4]}]
set_property PACKAGE_PIN C21 [get_ports {c0_ddr4_dqs_t[5]}]
set_property PACKAGE_PIN B21 [get_ports {c0_ddr4_dqs_c[5]}]
set_property PACKAGE_PIN K21 [get_ports {c0_ddr4_dqs_t[6]}]
set_property PACKAGE_PIN K20 [get_ports {c0_ddr4_dqs_c[6]}]
set_property PACKAGE_PIN L22 [get_ports {c0_ddr4_dqs_t[7]}]
set_property PACKAGE_PIN K22 [get_ports {c0_ddr4_dqs_c[7]}]
#for ECC byte lane
#set_property PACKAGE_PIN AN32 [ get_ports "c0_ddr4_dqs_t[8]" ]

