# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3481 \
    name layer28_cpy2_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_0 \
    op interface \
    ports { layer28_cpy2_0_dout { I 16 vector } layer28_cpy2_0_num_data_valid { I 2 vector } layer28_cpy2_0_fifo_cap { I 2 vector } layer28_cpy2_0_empty_n { I 1 bit } layer28_cpy2_0_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3482 \
    name layer28_cpy2_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_1 \
    op interface \
    ports { layer28_cpy2_1_dout { I 16 vector } layer28_cpy2_1_num_data_valid { I 2 vector } layer28_cpy2_1_fifo_cap { I 2 vector } layer28_cpy2_1_empty_n { I 1 bit } layer28_cpy2_1_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3483 \
    name layer28_cpy2_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_2 \
    op interface \
    ports { layer28_cpy2_2_dout { I 16 vector } layer28_cpy2_2_num_data_valid { I 2 vector } layer28_cpy2_2_fifo_cap { I 2 vector } layer28_cpy2_2_empty_n { I 1 bit } layer28_cpy2_2_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3484 \
    name layer28_cpy2_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_3 \
    op interface \
    ports { layer28_cpy2_3_dout { I 16 vector } layer28_cpy2_3_num_data_valid { I 2 vector } layer28_cpy2_3_fifo_cap { I 2 vector } layer28_cpy2_3_empty_n { I 1 bit } layer28_cpy2_3_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3485 \
    name layer28_cpy2_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_4 \
    op interface \
    ports { layer28_cpy2_4_dout { I 16 vector } layer28_cpy2_4_num_data_valid { I 2 vector } layer28_cpy2_4_fifo_cap { I 2 vector } layer28_cpy2_4_empty_n { I 1 bit } layer28_cpy2_4_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3486 \
    name layer28_cpy2_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_5 \
    op interface \
    ports { layer28_cpy2_5_dout { I 16 vector } layer28_cpy2_5_num_data_valid { I 2 vector } layer28_cpy2_5_fifo_cap { I 2 vector } layer28_cpy2_5_empty_n { I 1 bit } layer28_cpy2_5_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3487 \
    name layer28_cpy2_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_6 \
    op interface \
    ports { layer28_cpy2_6_dout { I 16 vector } layer28_cpy2_6_num_data_valid { I 2 vector } layer28_cpy2_6_fifo_cap { I 2 vector } layer28_cpy2_6_empty_n { I 1 bit } layer28_cpy2_6_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3488 \
    name layer28_cpy2_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_7 \
    op interface \
    ports { layer28_cpy2_7_dout { I 16 vector } layer28_cpy2_7_num_data_valid { I 2 vector } layer28_cpy2_7_fifo_cap { I 2 vector } layer28_cpy2_7_empty_n { I 1 bit } layer28_cpy2_7_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3489 \
    name layer28_cpy2_8 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_8 \
    op interface \
    ports { layer28_cpy2_8_dout { I 16 vector } layer28_cpy2_8_num_data_valid { I 2 vector } layer28_cpy2_8_fifo_cap { I 2 vector } layer28_cpy2_8_empty_n { I 1 bit } layer28_cpy2_8_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3490 \
    name layer28_cpy2_9 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_9 \
    op interface \
    ports { layer28_cpy2_9_dout { I 16 vector } layer28_cpy2_9_num_data_valid { I 2 vector } layer28_cpy2_9_fifo_cap { I 2 vector } layer28_cpy2_9_empty_n { I 1 bit } layer28_cpy2_9_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3491 \
    name layer28_cpy2_10 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_10 \
    op interface \
    ports { layer28_cpy2_10_dout { I 16 vector } layer28_cpy2_10_num_data_valid { I 2 vector } layer28_cpy2_10_fifo_cap { I 2 vector } layer28_cpy2_10_empty_n { I 1 bit } layer28_cpy2_10_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3492 \
    name layer28_cpy2_11 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_11 \
    op interface \
    ports { layer28_cpy2_11_dout { I 16 vector } layer28_cpy2_11_num_data_valid { I 2 vector } layer28_cpy2_11_fifo_cap { I 2 vector } layer28_cpy2_11_empty_n { I 1 bit } layer28_cpy2_11_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3493 \
    name layer28_cpy2_12 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_12 \
    op interface \
    ports { layer28_cpy2_12_dout { I 16 vector } layer28_cpy2_12_num_data_valid { I 2 vector } layer28_cpy2_12_fifo_cap { I 2 vector } layer28_cpy2_12_empty_n { I 1 bit } layer28_cpy2_12_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3494 \
    name layer28_cpy2_13 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_13 \
    op interface \
    ports { layer28_cpy2_13_dout { I 16 vector } layer28_cpy2_13_num_data_valid { I 2 vector } layer28_cpy2_13_fifo_cap { I 2 vector } layer28_cpy2_13_empty_n { I 1 bit } layer28_cpy2_13_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3495 \
    name layer28_cpy2_14 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_14 \
    op interface \
    ports { layer28_cpy2_14_dout { I 16 vector } layer28_cpy2_14_num_data_valid { I 2 vector } layer28_cpy2_14_fifo_cap { I 2 vector } layer28_cpy2_14_empty_n { I 1 bit } layer28_cpy2_14_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3496 \
    name layer28_cpy2_15 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_15 \
    op interface \
    ports { layer28_cpy2_15_dout { I 16 vector } layer28_cpy2_15_num_data_valid { I 2 vector } layer28_cpy2_15_fifo_cap { I 2 vector } layer28_cpy2_15_empty_n { I 1 bit } layer28_cpy2_15_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3497 \
    name layer28_cpy2_16 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_16 \
    op interface \
    ports { layer28_cpy2_16_dout { I 16 vector } layer28_cpy2_16_num_data_valid { I 2 vector } layer28_cpy2_16_fifo_cap { I 2 vector } layer28_cpy2_16_empty_n { I 1 bit } layer28_cpy2_16_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3498 \
    name layer28_cpy2_17 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_17 \
    op interface \
    ports { layer28_cpy2_17_dout { I 16 vector } layer28_cpy2_17_num_data_valid { I 2 vector } layer28_cpy2_17_fifo_cap { I 2 vector } layer28_cpy2_17_empty_n { I 1 bit } layer28_cpy2_17_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3499 \
    name layer28_cpy2_18 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_18 \
    op interface \
    ports { layer28_cpy2_18_dout { I 16 vector } layer28_cpy2_18_num_data_valid { I 2 vector } layer28_cpy2_18_fifo_cap { I 2 vector } layer28_cpy2_18_empty_n { I 1 bit } layer28_cpy2_18_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3500 \
    name layer28_cpy2_19 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_19 \
    op interface \
    ports { layer28_cpy2_19_dout { I 16 vector } layer28_cpy2_19_num_data_valid { I 2 vector } layer28_cpy2_19_fifo_cap { I 2 vector } layer28_cpy2_19_empty_n { I 1 bit } layer28_cpy2_19_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3501 \
    name layer28_cpy2_20 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_20 \
    op interface \
    ports { layer28_cpy2_20_dout { I 16 vector } layer28_cpy2_20_num_data_valid { I 2 vector } layer28_cpy2_20_fifo_cap { I 2 vector } layer28_cpy2_20_empty_n { I 1 bit } layer28_cpy2_20_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3502 \
    name layer28_cpy2_21 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_21 \
    op interface \
    ports { layer28_cpy2_21_dout { I 16 vector } layer28_cpy2_21_num_data_valid { I 2 vector } layer28_cpy2_21_fifo_cap { I 2 vector } layer28_cpy2_21_empty_n { I 1 bit } layer28_cpy2_21_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3503 \
    name layer28_cpy2_22 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_22 \
    op interface \
    ports { layer28_cpy2_22_dout { I 16 vector } layer28_cpy2_22_num_data_valid { I 2 vector } layer28_cpy2_22_fifo_cap { I 2 vector } layer28_cpy2_22_empty_n { I 1 bit } layer28_cpy2_22_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3504 \
    name layer28_cpy2_23 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_23 \
    op interface \
    ports { layer28_cpy2_23_dout { I 16 vector } layer28_cpy2_23_num_data_valid { I 2 vector } layer28_cpy2_23_fifo_cap { I 2 vector } layer28_cpy2_23_empty_n { I 1 bit } layer28_cpy2_23_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3505 \
    name layer28_cpy2_24 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_24 \
    op interface \
    ports { layer28_cpy2_24_dout { I 16 vector } layer28_cpy2_24_num_data_valid { I 2 vector } layer28_cpy2_24_fifo_cap { I 2 vector } layer28_cpy2_24_empty_n { I 1 bit } layer28_cpy2_24_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3506 \
    name layer28_cpy2_25 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_25 \
    op interface \
    ports { layer28_cpy2_25_dout { I 16 vector } layer28_cpy2_25_num_data_valid { I 2 vector } layer28_cpy2_25_fifo_cap { I 2 vector } layer28_cpy2_25_empty_n { I 1 bit } layer28_cpy2_25_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3507 \
    name layer28_cpy2_26 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_26 \
    op interface \
    ports { layer28_cpy2_26_dout { I 16 vector } layer28_cpy2_26_num_data_valid { I 2 vector } layer28_cpy2_26_fifo_cap { I 2 vector } layer28_cpy2_26_empty_n { I 1 bit } layer28_cpy2_26_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3508 \
    name layer28_cpy2_27 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_27 \
    op interface \
    ports { layer28_cpy2_27_dout { I 16 vector } layer28_cpy2_27_num_data_valid { I 2 vector } layer28_cpy2_27_fifo_cap { I 2 vector } layer28_cpy2_27_empty_n { I 1 bit } layer28_cpy2_27_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3509 \
    name layer28_cpy2_28 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_28 \
    op interface \
    ports { layer28_cpy2_28_dout { I 16 vector } layer28_cpy2_28_num_data_valid { I 2 vector } layer28_cpy2_28_fifo_cap { I 2 vector } layer28_cpy2_28_empty_n { I 1 bit } layer28_cpy2_28_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3510 \
    name layer28_cpy2_29 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_29 \
    op interface \
    ports { layer28_cpy2_29_dout { I 16 vector } layer28_cpy2_29_num_data_valid { I 2 vector } layer28_cpy2_29_fifo_cap { I 2 vector } layer28_cpy2_29_empty_n { I 1 bit } layer28_cpy2_29_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3511 \
    name layer28_cpy2_30 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_30 \
    op interface \
    ports { layer28_cpy2_30_dout { I 16 vector } layer28_cpy2_30_num_data_valid { I 2 vector } layer28_cpy2_30_fifo_cap { I 2 vector } layer28_cpy2_30_empty_n { I 1 bit } layer28_cpy2_30_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3512 \
    name layer28_cpy2_31 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_31 \
    op interface \
    ports { layer28_cpy2_31_dout { I 16 vector } layer28_cpy2_31_num_data_valid { I 2 vector } layer28_cpy2_31_fifo_cap { I 2 vector } layer28_cpy2_31_empty_n { I 1 bit } layer28_cpy2_31_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3513 \
    name layer28_cpy2_32 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_32 \
    op interface \
    ports { layer28_cpy2_32_dout { I 16 vector } layer28_cpy2_32_num_data_valid { I 2 vector } layer28_cpy2_32_fifo_cap { I 2 vector } layer28_cpy2_32_empty_n { I 1 bit } layer28_cpy2_32_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3514 \
    name layer28_cpy2_33 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_33 \
    op interface \
    ports { layer28_cpy2_33_dout { I 16 vector } layer28_cpy2_33_num_data_valid { I 2 vector } layer28_cpy2_33_fifo_cap { I 2 vector } layer28_cpy2_33_empty_n { I 1 bit } layer28_cpy2_33_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3515 \
    name layer28_cpy2_34 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_34 \
    op interface \
    ports { layer28_cpy2_34_dout { I 16 vector } layer28_cpy2_34_num_data_valid { I 2 vector } layer28_cpy2_34_fifo_cap { I 2 vector } layer28_cpy2_34_empty_n { I 1 bit } layer28_cpy2_34_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3516 \
    name layer28_cpy2_35 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_35 \
    op interface \
    ports { layer28_cpy2_35_dout { I 16 vector } layer28_cpy2_35_num_data_valid { I 2 vector } layer28_cpy2_35_fifo_cap { I 2 vector } layer28_cpy2_35_empty_n { I 1 bit } layer28_cpy2_35_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3517 \
    name layer28_cpy2_36 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_36 \
    op interface \
    ports { layer28_cpy2_36_dout { I 16 vector } layer28_cpy2_36_num_data_valid { I 2 vector } layer28_cpy2_36_fifo_cap { I 2 vector } layer28_cpy2_36_empty_n { I 1 bit } layer28_cpy2_36_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3518 \
    name layer28_cpy2_37 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_37 \
    op interface \
    ports { layer28_cpy2_37_dout { I 16 vector } layer28_cpy2_37_num_data_valid { I 2 vector } layer28_cpy2_37_fifo_cap { I 2 vector } layer28_cpy2_37_empty_n { I 1 bit } layer28_cpy2_37_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3519 \
    name layer28_cpy2_38 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_38 \
    op interface \
    ports { layer28_cpy2_38_dout { I 16 vector } layer28_cpy2_38_num_data_valid { I 2 vector } layer28_cpy2_38_fifo_cap { I 2 vector } layer28_cpy2_38_empty_n { I 1 bit } layer28_cpy2_38_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3520 \
    name layer28_cpy2_39 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_39 \
    op interface \
    ports { layer28_cpy2_39_dout { I 16 vector } layer28_cpy2_39_num_data_valid { I 2 vector } layer28_cpy2_39_fifo_cap { I 2 vector } layer28_cpy2_39_empty_n { I 1 bit } layer28_cpy2_39_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3521 \
    name layer28_cpy2_40 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_40 \
    op interface \
    ports { layer28_cpy2_40_dout { I 16 vector } layer28_cpy2_40_num_data_valid { I 2 vector } layer28_cpy2_40_fifo_cap { I 2 vector } layer28_cpy2_40_empty_n { I 1 bit } layer28_cpy2_40_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3522 \
    name layer28_cpy2_41 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_41 \
    op interface \
    ports { layer28_cpy2_41_dout { I 16 vector } layer28_cpy2_41_num_data_valid { I 2 vector } layer28_cpy2_41_fifo_cap { I 2 vector } layer28_cpy2_41_empty_n { I 1 bit } layer28_cpy2_41_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3523 \
    name layer28_cpy2_42 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_42 \
    op interface \
    ports { layer28_cpy2_42_dout { I 16 vector } layer28_cpy2_42_num_data_valid { I 2 vector } layer28_cpy2_42_fifo_cap { I 2 vector } layer28_cpy2_42_empty_n { I 1 bit } layer28_cpy2_42_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3524 \
    name layer28_cpy2_43 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_43 \
    op interface \
    ports { layer28_cpy2_43_dout { I 16 vector } layer28_cpy2_43_num_data_valid { I 2 vector } layer28_cpy2_43_fifo_cap { I 2 vector } layer28_cpy2_43_empty_n { I 1 bit } layer28_cpy2_43_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3525 \
    name layer28_cpy2_44 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_44 \
    op interface \
    ports { layer28_cpy2_44_dout { I 16 vector } layer28_cpy2_44_num_data_valid { I 2 vector } layer28_cpy2_44_fifo_cap { I 2 vector } layer28_cpy2_44_empty_n { I 1 bit } layer28_cpy2_44_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3526 \
    name layer28_cpy2_45 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_45 \
    op interface \
    ports { layer28_cpy2_45_dout { I 16 vector } layer28_cpy2_45_num_data_valid { I 2 vector } layer28_cpy2_45_fifo_cap { I 2 vector } layer28_cpy2_45_empty_n { I 1 bit } layer28_cpy2_45_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3527 \
    name layer28_cpy2_46 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_46 \
    op interface \
    ports { layer28_cpy2_46_dout { I 16 vector } layer28_cpy2_46_num_data_valid { I 2 vector } layer28_cpy2_46_fifo_cap { I 2 vector } layer28_cpy2_46_empty_n { I 1 bit } layer28_cpy2_46_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3528 \
    name layer28_cpy2_47 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_47 \
    op interface \
    ports { layer28_cpy2_47_dout { I 16 vector } layer28_cpy2_47_num_data_valid { I 2 vector } layer28_cpy2_47_fifo_cap { I 2 vector } layer28_cpy2_47_empty_n { I 1 bit } layer28_cpy2_47_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3529 \
    name layer28_cpy2_48 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_48 \
    op interface \
    ports { layer28_cpy2_48_dout { I 16 vector } layer28_cpy2_48_num_data_valid { I 2 vector } layer28_cpy2_48_fifo_cap { I 2 vector } layer28_cpy2_48_empty_n { I 1 bit } layer28_cpy2_48_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3530 \
    name layer28_cpy2_49 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_49 \
    op interface \
    ports { layer28_cpy2_49_dout { I 16 vector } layer28_cpy2_49_num_data_valid { I 2 vector } layer28_cpy2_49_fifo_cap { I 2 vector } layer28_cpy2_49_empty_n { I 1 bit } layer28_cpy2_49_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3531 \
    name layer28_cpy2_50 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_50 \
    op interface \
    ports { layer28_cpy2_50_dout { I 16 vector } layer28_cpy2_50_num_data_valid { I 2 vector } layer28_cpy2_50_fifo_cap { I 2 vector } layer28_cpy2_50_empty_n { I 1 bit } layer28_cpy2_50_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3532 \
    name layer28_cpy2_51 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_51 \
    op interface \
    ports { layer28_cpy2_51_dout { I 16 vector } layer28_cpy2_51_num_data_valid { I 2 vector } layer28_cpy2_51_fifo_cap { I 2 vector } layer28_cpy2_51_empty_n { I 1 bit } layer28_cpy2_51_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3533 \
    name layer28_cpy2_52 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_52 \
    op interface \
    ports { layer28_cpy2_52_dout { I 16 vector } layer28_cpy2_52_num_data_valid { I 2 vector } layer28_cpy2_52_fifo_cap { I 2 vector } layer28_cpy2_52_empty_n { I 1 bit } layer28_cpy2_52_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3534 \
    name layer28_cpy2_53 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_53 \
    op interface \
    ports { layer28_cpy2_53_dout { I 16 vector } layer28_cpy2_53_num_data_valid { I 2 vector } layer28_cpy2_53_fifo_cap { I 2 vector } layer28_cpy2_53_empty_n { I 1 bit } layer28_cpy2_53_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3535 \
    name layer28_cpy2_54 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_54 \
    op interface \
    ports { layer28_cpy2_54_dout { I 16 vector } layer28_cpy2_54_num_data_valid { I 2 vector } layer28_cpy2_54_fifo_cap { I 2 vector } layer28_cpy2_54_empty_n { I 1 bit } layer28_cpy2_54_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3536 \
    name layer28_cpy2_55 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_55 \
    op interface \
    ports { layer28_cpy2_55_dout { I 16 vector } layer28_cpy2_55_num_data_valid { I 2 vector } layer28_cpy2_55_fifo_cap { I 2 vector } layer28_cpy2_55_empty_n { I 1 bit } layer28_cpy2_55_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3537 \
    name layer28_cpy2_56 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_56 \
    op interface \
    ports { layer28_cpy2_56_dout { I 16 vector } layer28_cpy2_56_num_data_valid { I 2 vector } layer28_cpy2_56_fifo_cap { I 2 vector } layer28_cpy2_56_empty_n { I 1 bit } layer28_cpy2_56_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3538 \
    name layer28_cpy2_57 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_57 \
    op interface \
    ports { layer28_cpy2_57_dout { I 16 vector } layer28_cpy2_57_num_data_valid { I 2 vector } layer28_cpy2_57_fifo_cap { I 2 vector } layer28_cpy2_57_empty_n { I 1 bit } layer28_cpy2_57_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3539 \
    name layer28_cpy2_58 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_58 \
    op interface \
    ports { layer28_cpy2_58_dout { I 16 vector } layer28_cpy2_58_num_data_valid { I 2 vector } layer28_cpy2_58_fifo_cap { I 2 vector } layer28_cpy2_58_empty_n { I 1 bit } layer28_cpy2_58_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3540 \
    name layer28_cpy2_59 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_59 \
    op interface \
    ports { layer28_cpy2_59_dout { I 16 vector } layer28_cpy2_59_num_data_valid { I 2 vector } layer28_cpy2_59_fifo_cap { I 2 vector } layer28_cpy2_59_empty_n { I 1 bit } layer28_cpy2_59_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3541 \
    name layer28_cpy2_60 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_60 \
    op interface \
    ports { layer28_cpy2_60_dout { I 16 vector } layer28_cpy2_60_num_data_valid { I 2 vector } layer28_cpy2_60_fifo_cap { I 2 vector } layer28_cpy2_60_empty_n { I 1 bit } layer28_cpy2_60_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3542 \
    name layer28_cpy2_61 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_61 \
    op interface \
    ports { layer28_cpy2_61_dout { I 16 vector } layer28_cpy2_61_num_data_valid { I 2 vector } layer28_cpy2_61_fifo_cap { I 2 vector } layer28_cpy2_61_empty_n { I 1 bit } layer28_cpy2_61_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3543 \
    name layer28_cpy2_62 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_62 \
    op interface \
    ports { layer28_cpy2_62_dout { I 16 vector } layer28_cpy2_62_num_data_valid { I 2 vector } layer28_cpy2_62_fifo_cap { I 2 vector } layer28_cpy2_62_empty_n { I 1 bit } layer28_cpy2_62_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3544 \
    name layer28_cpy2_63 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_63 \
    op interface \
    ports { layer28_cpy2_63_dout { I 16 vector } layer28_cpy2_63_num_data_valid { I 2 vector } layer28_cpy2_63_fifo_cap { I 2 vector } layer28_cpy2_63_empty_n { I 1 bit } layer28_cpy2_63_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3545 \
    name layer28_cpy2_64 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_64 \
    op interface \
    ports { layer28_cpy2_64_dout { I 16 vector } layer28_cpy2_64_num_data_valid { I 2 vector } layer28_cpy2_64_fifo_cap { I 2 vector } layer28_cpy2_64_empty_n { I 1 bit } layer28_cpy2_64_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3546 \
    name layer28_cpy2_65 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_65 \
    op interface \
    ports { layer28_cpy2_65_dout { I 16 vector } layer28_cpy2_65_num_data_valid { I 2 vector } layer28_cpy2_65_fifo_cap { I 2 vector } layer28_cpy2_65_empty_n { I 1 bit } layer28_cpy2_65_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3547 \
    name layer28_cpy2_66 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_66 \
    op interface \
    ports { layer28_cpy2_66_dout { I 16 vector } layer28_cpy2_66_num_data_valid { I 2 vector } layer28_cpy2_66_fifo_cap { I 2 vector } layer28_cpy2_66_empty_n { I 1 bit } layer28_cpy2_66_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3548 \
    name layer28_cpy2_67 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_67 \
    op interface \
    ports { layer28_cpy2_67_dout { I 16 vector } layer28_cpy2_67_num_data_valid { I 2 vector } layer28_cpy2_67_fifo_cap { I 2 vector } layer28_cpy2_67_empty_n { I 1 bit } layer28_cpy2_67_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3549 \
    name layer28_cpy2_68 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_68 \
    op interface \
    ports { layer28_cpy2_68_dout { I 16 vector } layer28_cpy2_68_num_data_valid { I 2 vector } layer28_cpy2_68_fifo_cap { I 2 vector } layer28_cpy2_68_empty_n { I 1 bit } layer28_cpy2_68_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3550 \
    name layer28_cpy2_69 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_69 \
    op interface \
    ports { layer28_cpy2_69_dout { I 16 vector } layer28_cpy2_69_num_data_valid { I 2 vector } layer28_cpy2_69_fifo_cap { I 2 vector } layer28_cpy2_69_empty_n { I 1 bit } layer28_cpy2_69_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3551 \
    name layer28_cpy2_70 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_70 \
    op interface \
    ports { layer28_cpy2_70_dout { I 16 vector } layer28_cpy2_70_num_data_valid { I 2 vector } layer28_cpy2_70_fifo_cap { I 2 vector } layer28_cpy2_70_empty_n { I 1 bit } layer28_cpy2_70_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3552 \
    name layer28_cpy2_71 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_71 \
    op interface \
    ports { layer28_cpy2_71_dout { I 16 vector } layer28_cpy2_71_num_data_valid { I 2 vector } layer28_cpy2_71_fifo_cap { I 2 vector } layer28_cpy2_71_empty_n { I 1 bit } layer28_cpy2_71_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3553 \
    name layer28_cpy2_72 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_72 \
    op interface \
    ports { layer28_cpy2_72_dout { I 16 vector } layer28_cpy2_72_num_data_valid { I 2 vector } layer28_cpy2_72_fifo_cap { I 2 vector } layer28_cpy2_72_empty_n { I 1 bit } layer28_cpy2_72_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3554 \
    name layer28_cpy2_73 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_73 \
    op interface \
    ports { layer28_cpy2_73_dout { I 16 vector } layer28_cpy2_73_num_data_valid { I 2 vector } layer28_cpy2_73_fifo_cap { I 2 vector } layer28_cpy2_73_empty_n { I 1 bit } layer28_cpy2_73_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3555 \
    name layer28_cpy2_74 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_74 \
    op interface \
    ports { layer28_cpy2_74_dout { I 16 vector } layer28_cpy2_74_num_data_valid { I 2 vector } layer28_cpy2_74_fifo_cap { I 2 vector } layer28_cpy2_74_empty_n { I 1 bit } layer28_cpy2_74_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3556 \
    name layer28_cpy2_75 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_75 \
    op interface \
    ports { layer28_cpy2_75_dout { I 16 vector } layer28_cpy2_75_num_data_valid { I 2 vector } layer28_cpy2_75_fifo_cap { I 2 vector } layer28_cpy2_75_empty_n { I 1 bit } layer28_cpy2_75_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3557 \
    name layer28_cpy2_76 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_76 \
    op interface \
    ports { layer28_cpy2_76_dout { I 16 vector } layer28_cpy2_76_num_data_valid { I 2 vector } layer28_cpy2_76_fifo_cap { I 2 vector } layer28_cpy2_76_empty_n { I 1 bit } layer28_cpy2_76_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3558 \
    name layer28_cpy2_77 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_77 \
    op interface \
    ports { layer28_cpy2_77_dout { I 16 vector } layer28_cpy2_77_num_data_valid { I 2 vector } layer28_cpy2_77_fifo_cap { I 2 vector } layer28_cpy2_77_empty_n { I 1 bit } layer28_cpy2_77_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3559 \
    name layer28_cpy2_78 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_78 \
    op interface \
    ports { layer28_cpy2_78_dout { I 16 vector } layer28_cpy2_78_num_data_valid { I 2 vector } layer28_cpy2_78_fifo_cap { I 2 vector } layer28_cpy2_78_empty_n { I 1 bit } layer28_cpy2_78_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3560 \
    name layer28_cpy2_79 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_79 \
    op interface \
    ports { layer28_cpy2_79_dout { I 16 vector } layer28_cpy2_79_num_data_valid { I 2 vector } layer28_cpy2_79_fifo_cap { I 2 vector } layer28_cpy2_79_empty_n { I 1 bit } layer28_cpy2_79_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3561 \
    name layer28_cpy2_80 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_80 \
    op interface \
    ports { layer28_cpy2_80_dout { I 16 vector } layer28_cpy2_80_num_data_valid { I 2 vector } layer28_cpy2_80_fifo_cap { I 2 vector } layer28_cpy2_80_empty_n { I 1 bit } layer28_cpy2_80_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3562 \
    name layer28_cpy2_81 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_81 \
    op interface \
    ports { layer28_cpy2_81_dout { I 16 vector } layer28_cpy2_81_num_data_valid { I 2 vector } layer28_cpy2_81_fifo_cap { I 2 vector } layer28_cpy2_81_empty_n { I 1 bit } layer28_cpy2_81_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3563 \
    name layer28_cpy2_82 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_82 \
    op interface \
    ports { layer28_cpy2_82_dout { I 16 vector } layer28_cpy2_82_num_data_valid { I 2 vector } layer28_cpy2_82_fifo_cap { I 2 vector } layer28_cpy2_82_empty_n { I 1 bit } layer28_cpy2_82_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3564 \
    name layer28_cpy2_83 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_83 \
    op interface \
    ports { layer28_cpy2_83_dout { I 16 vector } layer28_cpy2_83_num_data_valid { I 2 vector } layer28_cpy2_83_fifo_cap { I 2 vector } layer28_cpy2_83_empty_n { I 1 bit } layer28_cpy2_83_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3565 \
    name layer28_cpy2_84 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_84 \
    op interface \
    ports { layer28_cpy2_84_dout { I 16 vector } layer28_cpy2_84_num_data_valid { I 2 vector } layer28_cpy2_84_fifo_cap { I 2 vector } layer28_cpy2_84_empty_n { I 1 bit } layer28_cpy2_84_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3566 \
    name layer28_cpy2_85 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_85 \
    op interface \
    ports { layer28_cpy2_85_dout { I 16 vector } layer28_cpy2_85_num_data_valid { I 2 vector } layer28_cpy2_85_fifo_cap { I 2 vector } layer28_cpy2_85_empty_n { I 1 bit } layer28_cpy2_85_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3567 \
    name layer28_cpy2_86 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_86 \
    op interface \
    ports { layer28_cpy2_86_dout { I 16 vector } layer28_cpy2_86_num_data_valid { I 2 vector } layer28_cpy2_86_fifo_cap { I 2 vector } layer28_cpy2_86_empty_n { I 1 bit } layer28_cpy2_86_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3568 \
    name layer28_cpy2_87 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_87 \
    op interface \
    ports { layer28_cpy2_87_dout { I 16 vector } layer28_cpy2_87_num_data_valid { I 2 vector } layer28_cpy2_87_fifo_cap { I 2 vector } layer28_cpy2_87_empty_n { I 1 bit } layer28_cpy2_87_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3569 \
    name layer28_cpy2_88 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_88 \
    op interface \
    ports { layer28_cpy2_88_dout { I 16 vector } layer28_cpy2_88_num_data_valid { I 2 vector } layer28_cpy2_88_fifo_cap { I 2 vector } layer28_cpy2_88_empty_n { I 1 bit } layer28_cpy2_88_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3570 \
    name layer28_cpy2_89 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_89 \
    op interface \
    ports { layer28_cpy2_89_dout { I 16 vector } layer28_cpy2_89_num_data_valid { I 2 vector } layer28_cpy2_89_fifo_cap { I 2 vector } layer28_cpy2_89_empty_n { I 1 bit } layer28_cpy2_89_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3571 \
    name layer28_cpy2_90 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_90 \
    op interface \
    ports { layer28_cpy2_90_dout { I 16 vector } layer28_cpy2_90_num_data_valid { I 2 vector } layer28_cpy2_90_fifo_cap { I 2 vector } layer28_cpy2_90_empty_n { I 1 bit } layer28_cpy2_90_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3572 \
    name layer28_cpy2_91 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_91 \
    op interface \
    ports { layer28_cpy2_91_dout { I 16 vector } layer28_cpy2_91_num_data_valid { I 2 vector } layer28_cpy2_91_fifo_cap { I 2 vector } layer28_cpy2_91_empty_n { I 1 bit } layer28_cpy2_91_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3573 \
    name layer28_cpy2_92 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_92 \
    op interface \
    ports { layer28_cpy2_92_dout { I 16 vector } layer28_cpy2_92_num_data_valid { I 2 vector } layer28_cpy2_92_fifo_cap { I 2 vector } layer28_cpy2_92_empty_n { I 1 bit } layer28_cpy2_92_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3574 \
    name layer28_cpy2_93 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_93 \
    op interface \
    ports { layer28_cpy2_93_dout { I 16 vector } layer28_cpy2_93_num_data_valid { I 2 vector } layer28_cpy2_93_fifo_cap { I 2 vector } layer28_cpy2_93_empty_n { I 1 bit } layer28_cpy2_93_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3575 \
    name layer28_cpy2_94 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_94 \
    op interface \
    ports { layer28_cpy2_94_dout { I 16 vector } layer28_cpy2_94_num_data_valid { I 2 vector } layer28_cpy2_94_fifo_cap { I 2 vector } layer28_cpy2_94_empty_n { I 1 bit } layer28_cpy2_94_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3576 \
    name layer28_cpy2_95 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_95 \
    op interface \
    ports { layer28_cpy2_95_dout { I 16 vector } layer28_cpy2_95_num_data_valid { I 2 vector } layer28_cpy2_95_fifo_cap { I 2 vector } layer28_cpy2_95_empty_n { I 1 bit } layer28_cpy2_95_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3577 \
    name layer28_cpy2_96 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_96 \
    op interface \
    ports { layer28_cpy2_96_dout { I 16 vector } layer28_cpy2_96_num_data_valid { I 2 vector } layer28_cpy2_96_fifo_cap { I 2 vector } layer28_cpy2_96_empty_n { I 1 bit } layer28_cpy2_96_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3578 \
    name layer28_cpy2_97 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_97 \
    op interface \
    ports { layer28_cpy2_97_dout { I 16 vector } layer28_cpy2_97_num_data_valid { I 2 vector } layer28_cpy2_97_fifo_cap { I 2 vector } layer28_cpy2_97_empty_n { I 1 bit } layer28_cpy2_97_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3579 \
    name layer28_cpy2_98 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_98 \
    op interface \
    ports { layer28_cpy2_98_dout { I 16 vector } layer28_cpy2_98_num_data_valid { I 2 vector } layer28_cpy2_98_fifo_cap { I 2 vector } layer28_cpy2_98_empty_n { I 1 bit } layer28_cpy2_98_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3580 \
    name layer28_cpy2_99 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_99 \
    op interface \
    ports { layer28_cpy2_99_dout { I 16 vector } layer28_cpy2_99_num_data_valid { I 2 vector } layer28_cpy2_99_fifo_cap { I 2 vector } layer28_cpy2_99_empty_n { I 1 bit } layer28_cpy2_99_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3581 \
    name layer28_cpy2_100 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_100 \
    op interface \
    ports { layer28_cpy2_100_dout { I 16 vector } layer28_cpy2_100_num_data_valid { I 2 vector } layer28_cpy2_100_fifo_cap { I 2 vector } layer28_cpy2_100_empty_n { I 1 bit } layer28_cpy2_100_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3582 \
    name layer28_cpy2_101 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_101 \
    op interface \
    ports { layer28_cpy2_101_dout { I 16 vector } layer28_cpy2_101_num_data_valid { I 2 vector } layer28_cpy2_101_fifo_cap { I 2 vector } layer28_cpy2_101_empty_n { I 1 bit } layer28_cpy2_101_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3583 \
    name layer28_cpy2_102 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_102 \
    op interface \
    ports { layer28_cpy2_102_dout { I 16 vector } layer28_cpy2_102_num_data_valid { I 2 vector } layer28_cpy2_102_fifo_cap { I 2 vector } layer28_cpy2_102_empty_n { I 1 bit } layer28_cpy2_102_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3584 \
    name layer28_cpy2_103 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_103 \
    op interface \
    ports { layer28_cpy2_103_dout { I 16 vector } layer28_cpy2_103_num_data_valid { I 2 vector } layer28_cpy2_103_fifo_cap { I 2 vector } layer28_cpy2_103_empty_n { I 1 bit } layer28_cpy2_103_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3585 \
    name layer28_cpy2_104 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_104 \
    op interface \
    ports { layer28_cpy2_104_dout { I 16 vector } layer28_cpy2_104_num_data_valid { I 2 vector } layer28_cpy2_104_fifo_cap { I 2 vector } layer28_cpy2_104_empty_n { I 1 bit } layer28_cpy2_104_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3586 \
    name layer28_cpy2_105 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_105 \
    op interface \
    ports { layer28_cpy2_105_dout { I 16 vector } layer28_cpy2_105_num_data_valid { I 2 vector } layer28_cpy2_105_fifo_cap { I 2 vector } layer28_cpy2_105_empty_n { I 1 bit } layer28_cpy2_105_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3587 \
    name layer28_cpy2_106 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_106 \
    op interface \
    ports { layer28_cpy2_106_dout { I 16 vector } layer28_cpy2_106_num_data_valid { I 2 vector } layer28_cpy2_106_fifo_cap { I 2 vector } layer28_cpy2_106_empty_n { I 1 bit } layer28_cpy2_106_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3588 \
    name layer28_cpy2_107 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_107 \
    op interface \
    ports { layer28_cpy2_107_dout { I 16 vector } layer28_cpy2_107_num_data_valid { I 2 vector } layer28_cpy2_107_fifo_cap { I 2 vector } layer28_cpy2_107_empty_n { I 1 bit } layer28_cpy2_107_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3589 \
    name layer28_cpy2_108 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_108 \
    op interface \
    ports { layer28_cpy2_108_dout { I 16 vector } layer28_cpy2_108_num_data_valid { I 2 vector } layer28_cpy2_108_fifo_cap { I 2 vector } layer28_cpy2_108_empty_n { I 1 bit } layer28_cpy2_108_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3590 \
    name layer28_cpy2_109 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_109 \
    op interface \
    ports { layer28_cpy2_109_dout { I 16 vector } layer28_cpy2_109_num_data_valid { I 2 vector } layer28_cpy2_109_fifo_cap { I 2 vector } layer28_cpy2_109_empty_n { I 1 bit } layer28_cpy2_109_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3591 \
    name layer28_cpy2_110 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_110 \
    op interface \
    ports { layer28_cpy2_110_dout { I 16 vector } layer28_cpy2_110_num_data_valid { I 2 vector } layer28_cpy2_110_fifo_cap { I 2 vector } layer28_cpy2_110_empty_n { I 1 bit } layer28_cpy2_110_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3592 \
    name layer28_cpy2_111 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_111 \
    op interface \
    ports { layer28_cpy2_111_dout { I 16 vector } layer28_cpy2_111_num_data_valid { I 2 vector } layer28_cpy2_111_fifo_cap { I 2 vector } layer28_cpy2_111_empty_n { I 1 bit } layer28_cpy2_111_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3593 \
    name layer28_cpy2_112 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_112 \
    op interface \
    ports { layer28_cpy2_112_dout { I 16 vector } layer28_cpy2_112_num_data_valid { I 2 vector } layer28_cpy2_112_fifo_cap { I 2 vector } layer28_cpy2_112_empty_n { I 1 bit } layer28_cpy2_112_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3594 \
    name layer28_cpy2_113 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_113 \
    op interface \
    ports { layer28_cpy2_113_dout { I 16 vector } layer28_cpy2_113_num_data_valid { I 2 vector } layer28_cpy2_113_fifo_cap { I 2 vector } layer28_cpy2_113_empty_n { I 1 bit } layer28_cpy2_113_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3595 \
    name layer28_cpy2_114 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_114 \
    op interface \
    ports { layer28_cpy2_114_dout { I 16 vector } layer28_cpy2_114_num_data_valid { I 2 vector } layer28_cpy2_114_fifo_cap { I 2 vector } layer28_cpy2_114_empty_n { I 1 bit } layer28_cpy2_114_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3596 \
    name layer28_cpy2_115 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_115 \
    op interface \
    ports { layer28_cpy2_115_dout { I 16 vector } layer28_cpy2_115_num_data_valid { I 2 vector } layer28_cpy2_115_fifo_cap { I 2 vector } layer28_cpy2_115_empty_n { I 1 bit } layer28_cpy2_115_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3597 \
    name layer28_cpy2_116 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_116 \
    op interface \
    ports { layer28_cpy2_116_dout { I 16 vector } layer28_cpy2_116_num_data_valid { I 2 vector } layer28_cpy2_116_fifo_cap { I 2 vector } layer28_cpy2_116_empty_n { I 1 bit } layer28_cpy2_116_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3598 \
    name layer28_cpy2_117 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_117 \
    op interface \
    ports { layer28_cpy2_117_dout { I 16 vector } layer28_cpy2_117_num_data_valid { I 2 vector } layer28_cpy2_117_fifo_cap { I 2 vector } layer28_cpy2_117_empty_n { I 1 bit } layer28_cpy2_117_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3599 \
    name layer28_cpy2_118 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_118 \
    op interface \
    ports { layer28_cpy2_118_dout { I 16 vector } layer28_cpy2_118_num_data_valid { I 2 vector } layer28_cpy2_118_fifo_cap { I 2 vector } layer28_cpy2_118_empty_n { I 1 bit } layer28_cpy2_118_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3600 \
    name layer28_cpy2_119 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_119 \
    op interface \
    ports { layer28_cpy2_119_dout { I 16 vector } layer28_cpy2_119_num_data_valid { I 2 vector } layer28_cpy2_119_fifo_cap { I 2 vector } layer28_cpy2_119_empty_n { I 1 bit } layer28_cpy2_119_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3601 \
    name layer28_cpy2_120 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_120 \
    op interface \
    ports { layer28_cpy2_120_dout { I 16 vector } layer28_cpy2_120_num_data_valid { I 2 vector } layer28_cpy2_120_fifo_cap { I 2 vector } layer28_cpy2_120_empty_n { I 1 bit } layer28_cpy2_120_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3602 \
    name layer28_cpy2_121 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_121 \
    op interface \
    ports { layer28_cpy2_121_dout { I 16 vector } layer28_cpy2_121_num_data_valid { I 2 vector } layer28_cpy2_121_fifo_cap { I 2 vector } layer28_cpy2_121_empty_n { I 1 bit } layer28_cpy2_121_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3603 \
    name layer28_cpy2_122 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_122 \
    op interface \
    ports { layer28_cpy2_122_dout { I 16 vector } layer28_cpy2_122_num_data_valid { I 2 vector } layer28_cpy2_122_fifo_cap { I 2 vector } layer28_cpy2_122_empty_n { I 1 bit } layer28_cpy2_122_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3604 \
    name layer28_cpy2_123 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_123 \
    op interface \
    ports { layer28_cpy2_123_dout { I 16 vector } layer28_cpy2_123_num_data_valid { I 2 vector } layer28_cpy2_123_fifo_cap { I 2 vector } layer28_cpy2_123_empty_n { I 1 bit } layer28_cpy2_123_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3605 \
    name layer28_cpy2_124 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_124 \
    op interface \
    ports { layer28_cpy2_124_dout { I 16 vector } layer28_cpy2_124_num_data_valid { I 2 vector } layer28_cpy2_124_fifo_cap { I 2 vector } layer28_cpy2_124_empty_n { I 1 bit } layer28_cpy2_124_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3606 \
    name layer28_cpy2_125 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_125 \
    op interface \
    ports { layer28_cpy2_125_dout { I 16 vector } layer28_cpy2_125_num_data_valid { I 2 vector } layer28_cpy2_125_fifo_cap { I 2 vector } layer28_cpy2_125_empty_n { I 1 bit } layer28_cpy2_125_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3607 \
    name layer28_cpy2_126 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_126 \
    op interface \
    ports { layer28_cpy2_126_dout { I 16 vector } layer28_cpy2_126_num_data_valid { I 2 vector } layer28_cpy2_126_fifo_cap { I 2 vector } layer28_cpy2_126_empty_n { I 1 bit } layer28_cpy2_126_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3608 \
    name layer28_cpy2_127 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy2_127 \
    op interface \
    ports { layer28_cpy2_127_dout { I 16 vector } layer28_cpy2_127_num_data_valid { I 2 vector } layer28_cpy2_127_fifo_cap { I 2 vector } layer28_cpy2_127_empty_n { I 1 bit } layer28_cpy2_127_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3609 \
    name layer6_out_0 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_0 \
    op interface \
    ports { layer6_out_0_din { O 16 vector } layer6_out_0_num_data_valid { I 2 vector } layer6_out_0_fifo_cap { I 2 vector } layer6_out_0_full_n { I 1 bit } layer6_out_0_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3610 \
    name layer6_out_1 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_1 \
    op interface \
    ports { layer6_out_1_din { O 16 vector } layer6_out_1_num_data_valid { I 2 vector } layer6_out_1_fifo_cap { I 2 vector } layer6_out_1_full_n { I 1 bit } layer6_out_1_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3611 \
    name layer6_out_2 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_2 \
    op interface \
    ports { layer6_out_2_din { O 16 vector } layer6_out_2_num_data_valid { I 2 vector } layer6_out_2_fifo_cap { I 2 vector } layer6_out_2_full_n { I 1 bit } layer6_out_2_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3612 \
    name layer6_out_3 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_3 \
    op interface \
    ports { layer6_out_3_din { O 16 vector } layer6_out_3_num_data_valid { I 2 vector } layer6_out_3_fifo_cap { I 2 vector } layer6_out_3_full_n { I 1 bit } layer6_out_3_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3613 \
    name layer6_out_4 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_4 \
    op interface \
    ports { layer6_out_4_din { O 16 vector } layer6_out_4_num_data_valid { I 2 vector } layer6_out_4_fifo_cap { I 2 vector } layer6_out_4_full_n { I 1 bit } layer6_out_4_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3614 \
    name layer6_out_5 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_5 \
    op interface \
    ports { layer6_out_5_din { O 16 vector } layer6_out_5_num_data_valid { I 2 vector } layer6_out_5_fifo_cap { I 2 vector } layer6_out_5_full_n { I 1 bit } layer6_out_5_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3615 \
    name layer6_out_6 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_6 \
    op interface \
    ports { layer6_out_6_din { O 16 vector } layer6_out_6_num_data_valid { I 2 vector } layer6_out_6_fifo_cap { I 2 vector } layer6_out_6_full_n { I 1 bit } layer6_out_6_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3616 \
    name layer6_out_7 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_7 \
    op interface \
    ports { layer6_out_7_din { O 16 vector } layer6_out_7_num_data_valid { I 2 vector } layer6_out_7_fifo_cap { I 2 vector } layer6_out_7_full_n { I 1 bit } layer6_out_7_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3617 \
    name layer6_out_8 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_8 \
    op interface \
    ports { layer6_out_8_din { O 16 vector } layer6_out_8_num_data_valid { I 2 vector } layer6_out_8_fifo_cap { I 2 vector } layer6_out_8_full_n { I 1 bit } layer6_out_8_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3618 \
    name layer6_out_9 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_9 \
    op interface \
    ports { layer6_out_9_din { O 16 vector } layer6_out_9_num_data_valid { I 2 vector } layer6_out_9_fifo_cap { I 2 vector } layer6_out_9_full_n { I 1 bit } layer6_out_9_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3619 \
    name layer6_out_10 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_10 \
    op interface \
    ports { layer6_out_10_din { O 16 vector } layer6_out_10_num_data_valid { I 2 vector } layer6_out_10_fifo_cap { I 2 vector } layer6_out_10_full_n { I 1 bit } layer6_out_10_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3620 \
    name layer6_out_11 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_11 \
    op interface \
    ports { layer6_out_11_din { O 16 vector } layer6_out_11_num_data_valid { I 2 vector } layer6_out_11_fifo_cap { I 2 vector } layer6_out_11_full_n { I 1 bit } layer6_out_11_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3621 \
    name layer6_out_12 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_12 \
    op interface \
    ports { layer6_out_12_din { O 16 vector } layer6_out_12_num_data_valid { I 2 vector } layer6_out_12_fifo_cap { I 2 vector } layer6_out_12_full_n { I 1 bit } layer6_out_12_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3622 \
    name layer6_out_13 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_13 \
    op interface \
    ports { layer6_out_13_din { O 16 vector } layer6_out_13_num_data_valid { I 2 vector } layer6_out_13_fifo_cap { I 2 vector } layer6_out_13_full_n { I 1 bit } layer6_out_13_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3623 \
    name layer6_out_14 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_14 \
    op interface \
    ports { layer6_out_14_din { O 16 vector } layer6_out_14_num_data_valid { I 2 vector } layer6_out_14_fifo_cap { I 2 vector } layer6_out_14_full_n { I 1 bit } layer6_out_14_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3624 \
    name layer6_out_15 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_15 \
    op interface \
    ports { layer6_out_15_din { O 16 vector } layer6_out_15_num_data_valid { I 2 vector } layer6_out_15_fifo_cap { I 2 vector } layer6_out_15_full_n { I 1 bit } layer6_out_15_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3625 \
    name layer6_out_16 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_16 \
    op interface \
    ports { layer6_out_16_din { O 16 vector } layer6_out_16_num_data_valid { I 2 vector } layer6_out_16_fifo_cap { I 2 vector } layer6_out_16_full_n { I 1 bit } layer6_out_16_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3626 \
    name layer6_out_17 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_17 \
    op interface \
    ports { layer6_out_17_din { O 16 vector } layer6_out_17_num_data_valid { I 2 vector } layer6_out_17_fifo_cap { I 2 vector } layer6_out_17_full_n { I 1 bit } layer6_out_17_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3627 \
    name layer6_out_18 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_18 \
    op interface \
    ports { layer6_out_18_din { O 16 vector } layer6_out_18_num_data_valid { I 2 vector } layer6_out_18_fifo_cap { I 2 vector } layer6_out_18_full_n { I 1 bit } layer6_out_18_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3628 \
    name layer6_out_19 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_19 \
    op interface \
    ports { layer6_out_19_din { O 16 vector } layer6_out_19_num_data_valid { I 2 vector } layer6_out_19_fifo_cap { I 2 vector } layer6_out_19_full_n { I 1 bit } layer6_out_19_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3629 \
    name layer6_out_20 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_20 \
    op interface \
    ports { layer6_out_20_din { O 16 vector } layer6_out_20_num_data_valid { I 2 vector } layer6_out_20_fifo_cap { I 2 vector } layer6_out_20_full_n { I 1 bit } layer6_out_20_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3630 \
    name layer6_out_21 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_21 \
    op interface \
    ports { layer6_out_21_din { O 16 vector } layer6_out_21_num_data_valid { I 2 vector } layer6_out_21_fifo_cap { I 2 vector } layer6_out_21_full_n { I 1 bit } layer6_out_21_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3631 \
    name layer6_out_22 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_22 \
    op interface \
    ports { layer6_out_22_din { O 16 vector } layer6_out_22_num_data_valid { I 2 vector } layer6_out_22_fifo_cap { I 2 vector } layer6_out_22_full_n { I 1 bit } layer6_out_22_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3632 \
    name layer6_out_23 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_23 \
    op interface \
    ports { layer6_out_23_din { O 16 vector } layer6_out_23_num_data_valid { I 2 vector } layer6_out_23_fifo_cap { I 2 vector } layer6_out_23_full_n { I 1 bit } layer6_out_23_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3633 \
    name layer6_out_24 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_24 \
    op interface \
    ports { layer6_out_24_din { O 16 vector } layer6_out_24_num_data_valid { I 2 vector } layer6_out_24_fifo_cap { I 2 vector } layer6_out_24_full_n { I 1 bit } layer6_out_24_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3634 \
    name layer6_out_25 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_25 \
    op interface \
    ports { layer6_out_25_din { O 16 vector } layer6_out_25_num_data_valid { I 2 vector } layer6_out_25_fifo_cap { I 2 vector } layer6_out_25_full_n { I 1 bit } layer6_out_25_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3635 \
    name layer6_out_26 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_26 \
    op interface \
    ports { layer6_out_26_din { O 16 vector } layer6_out_26_num_data_valid { I 2 vector } layer6_out_26_fifo_cap { I 2 vector } layer6_out_26_full_n { I 1 bit } layer6_out_26_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3636 \
    name layer6_out_27 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_27 \
    op interface \
    ports { layer6_out_27_din { O 16 vector } layer6_out_27_num_data_valid { I 2 vector } layer6_out_27_fifo_cap { I 2 vector } layer6_out_27_full_n { I 1 bit } layer6_out_27_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3637 \
    name layer6_out_28 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_28 \
    op interface \
    ports { layer6_out_28_din { O 16 vector } layer6_out_28_num_data_valid { I 2 vector } layer6_out_28_fifo_cap { I 2 vector } layer6_out_28_full_n { I 1 bit } layer6_out_28_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3638 \
    name layer6_out_29 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_29 \
    op interface \
    ports { layer6_out_29_din { O 16 vector } layer6_out_29_num_data_valid { I 2 vector } layer6_out_29_fifo_cap { I 2 vector } layer6_out_29_full_n { I 1 bit } layer6_out_29_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3639 \
    name layer6_out_30 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_30 \
    op interface \
    ports { layer6_out_30_din { O 16 vector } layer6_out_30_num_data_valid { I 2 vector } layer6_out_30_fifo_cap { I 2 vector } layer6_out_30_full_n { I 1 bit } layer6_out_30_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3640 \
    name layer6_out_31 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_31 \
    op interface \
    ports { layer6_out_31_din { O 16 vector } layer6_out_31_num_data_valid { I 2 vector } layer6_out_31_fifo_cap { I 2 vector } layer6_out_31_full_n { I 1 bit } layer6_out_31_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3641 \
    name layer6_out_32 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_32 \
    op interface \
    ports { layer6_out_32_din { O 16 vector } layer6_out_32_num_data_valid { I 2 vector } layer6_out_32_fifo_cap { I 2 vector } layer6_out_32_full_n { I 1 bit } layer6_out_32_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3642 \
    name layer6_out_33 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_33 \
    op interface \
    ports { layer6_out_33_din { O 16 vector } layer6_out_33_num_data_valid { I 2 vector } layer6_out_33_fifo_cap { I 2 vector } layer6_out_33_full_n { I 1 bit } layer6_out_33_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3643 \
    name layer6_out_34 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_34 \
    op interface \
    ports { layer6_out_34_din { O 16 vector } layer6_out_34_num_data_valid { I 2 vector } layer6_out_34_fifo_cap { I 2 vector } layer6_out_34_full_n { I 1 bit } layer6_out_34_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3644 \
    name layer6_out_35 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_35 \
    op interface \
    ports { layer6_out_35_din { O 16 vector } layer6_out_35_num_data_valid { I 2 vector } layer6_out_35_fifo_cap { I 2 vector } layer6_out_35_full_n { I 1 bit } layer6_out_35_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3645 \
    name layer6_out_36 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_36 \
    op interface \
    ports { layer6_out_36_din { O 16 vector } layer6_out_36_num_data_valid { I 2 vector } layer6_out_36_fifo_cap { I 2 vector } layer6_out_36_full_n { I 1 bit } layer6_out_36_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3646 \
    name layer6_out_37 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_37 \
    op interface \
    ports { layer6_out_37_din { O 16 vector } layer6_out_37_num_data_valid { I 2 vector } layer6_out_37_fifo_cap { I 2 vector } layer6_out_37_full_n { I 1 bit } layer6_out_37_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3647 \
    name layer6_out_38 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_38 \
    op interface \
    ports { layer6_out_38_din { O 16 vector } layer6_out_38_num_data_valid { I 2 vector } layer6_out_38_fifo_cap { I 2 vector } layer6_out_38_full_n { I 1 bit } layer6_out_38_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3648 \
    name layer6_out_39 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_39 \
    op interface \
    ports { layer6_out_39_din { O 16 vector } layer6_out_39_num_data_valid { I 2 vector } layer6_out_39_fifo_cap { I 2 vector } layer6_out_39_full_n { I 1 bit } layer6_out_39_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3649 \
    name layer6_out_40 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_40 \
    op interface \
    ports { layer6_out_40_din { O 16 vector } layer6_out_40_num_data_valid { I 2 vector } layer6_out_40_fifo_cap { I 2 vector } layer6_out_40_full_n { I 1 bit } layer6_out_40_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3650 \
    name layer6_out_41 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_41 \
    op interface \
    ports { layer6_out_41_din { O 16 vector } layer6_out_41_num_data_valid { I 2 vector } layer6_out_41_fifo_cap { I 2 vector } layer6_out_41_full_n { I 1 bit } layer6_out_41_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3651 \
    name layer6_out_42 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_42 \
    op interface \
    ports { layer6_out_42_din { O 16 vector } layer6_out_42_num_data_valid { I 2 vector } layer6_out_42_fifo_cap { I 2 vector } layer6_out_42_full_n { I 1 bit } layer6_out_42_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3652 \
    name layer6_out_43 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_43 \
    op interface \
    ports { layer6_out_43_din { O 16 vector } layer6_out_43_num_data_valid { I 2 vector } layer6_out_43_fifo_cap { I 2 vector } layer6_out_43_full_n { I 1 bit } layer6_out_43_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3653 \
    name layer6_out_44 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_44 \
    op interface \
    ports { layer6_out_44_din { O 16 vector } layer6_out_44_num_data_valid { I 2 vector } layer6_out_44_fifo_cap { I 2 vector } layer6_out_44_full_n { I 1 bit } layer6_out_44_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3654 \
    name layer6_out_45 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_45 \
    op interface \
    ports { layer6_out_45_din { O 16 vector } layer6_out_45_num_data_valid { I 2 vector } layer6_out_45_fifo_cap { I 2 vector } layer6_out_45_full_n { I 1 bit } layer6_out_45_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3655 \
    name layer6_out_46 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_46 \
    op interface \
    ports { layer6_out_46_din { O 16 vector } layer6_out_46_num_data_valid { I 2 vector } layer6_out_46_fifo_cap { I 2 vector } layer6_out_46_full_n { I 1 bit } layer6_out_46_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3656 \
    name layer6_out_47 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_47 \
    op interface \
    ports { layer6_out_47_din { O 16 vector } layer6_out_47_num_data_valid { I 2 vector } layer6_out_47_fifo_cap { I 2 vector } layer6_out_47_full_n { I 1 bit } layer6_out_47_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3657 \
    name layer6_out_48 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_48 \
    op interface \
    ports { layer6_out_48_din { O 16 vector } layer6_out_48_num_data_valid { I 2 vector } layer6_out_48_fifo_cap { I 2 vector } layer6_out_48_full_n { I 1 bit } layer6_out_48_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3658 \
    name layer6_out_49 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_49 \
    op interface \
    ports { layer6_out_49_din { O 16 vector } layer6_out_49_num_data_valid { I 2 vector } layer6_out_49_fifo_cap { I 2 vector } layer6_out_49_full_n { I 1 bit } layer6_out_49_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3659 \
    name layer6_out_50 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_50 \
    op interface \
    ports { layer6_out_50_din { O 16 vector } layer6_out_50_num_data_valid { I 2 vector } layer6_out_50_fifo_cap { I 2 vector } layer6_out_50_full_n { I 1 bit } layer6_out_50_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3660 \
    name layer6_out_51 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_51 \
    op interface \
    ports { layer6_out_51_din { O 16 vector } layer6_out_51_num_data_valid { I 2 vector } layer6_out_51_fifo_cap { I 2 vector } layer6_out_51_full_n { I 1 bit } layer6_out_51_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3661 \
    name layer6_out_52 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_52 \
    op interface \
    ports { layer6_out_52_din { O 16 vector } layer6_out_52_num_data_valid { I 2 vector } layer6_out_52_fifo_cap { I 2 vector } layer6_out_52_full_n { I 1 bit } layer6_out_52_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3662 \
    name layer6_out_53 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_53 \
    op interface \
    ports { layer6_out_53_din { O 16 vector } layer6_out_53_num_data_valid { I 2 vector } layer6_out_53_fifo_cap { I 2 vector } layer6_out_53_full_n { I 1 bit } layer6_out_53_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3663 \
    name layer6_out_54 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_54 \
    op interface \
    ports { layer6_out_54_din { O 16 vector } layer6_out_54_num_data_valid { I 2 vector } layer6_out_54_fifo_cap { I 2 vector } layer6_out_54_full_n { I 1 bit } layer6_out_54_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3664 \
    name layer6_out_55 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_55 \
    op interface \
    ports { layer6_out_55_din { O 16 vector } layer6_out_55_num_data_valid { I 2 vector } layer6_out_55_fifo_cap { I 2 vector } layer6_out_55_full_n { I 1 bit } layer6_out_55_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3665 \
    name layer6_out_56 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_56 \
    op interface \
    ports { layer6_out_56_din { O 16 vector } layer6_out_56_num_data_valid { I 2 vector } layer6_out_56_fifo_cap { I 2 vector } layer6_out_56_full_n { I 1 bit } layer6_out_56_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3666 \
    name layer6_out_57 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_57 \
    op interface \
    ports { layer6_out_57_din { O 16 vector } layer6_out_57_num_data_valid { I 2 vector } layer6_out_57_fifo_cap { I 2 vector } layer6_out_57_full_n { I 1 bit } layer6_out_57_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3667 \
    name layer6_out_58 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_58 \
    op interface \
    ports { layer6_out_58_din { O 16 vector } layer6_out_58_num_data_valid { I 2 vector } layer6_out_58_fifo_cap { I 2 vector } layer6_out_58_full_n { I 1 bit } layer6_out_58_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3668 \
    name layer6_out_59 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_59 \
    op interface \
    ports { layer6_out_59_din { O 16 vector } layer6_out_59_num_data_valid { I 2 vector } layer6_out_59_fifo_cap { I 2 vector } layer6_out_59_full_n { I 1 bit } layer6_out_59_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3669 \
    name layer6_out_60 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_60 \
    op interface \
    ports { layer6_out_60_din { O 16 vector } layer6_out_60_num_data_valid { I 2 vector } layer6_out_60_fifo_cap { I 2 vector } layer6_out_60_full_n { I 1 bit } layer6_out_60_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3670 \
    name layer6_out_61 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_61 \
    op interface \
    ports { layer6_out_61_din { O 16 vector } layer6_out_61_num_data_valid { I 2 vector } layer6_out_61_fifo_cap { I 2 vector } layer6_out_61_full_n { I 1 bit } layer6_out_61_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3671 \
    name layer6_out_62 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_62 \
    op interface \
    ports { layer6_out_62_din { O 16 vector } layer6_out_62_num_data_valid { I 2 vector } layer6_out_62_fifo_cap { I 2 vector } layer6_out_62_full_n { I 1 bit } layer6_out_62_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3672 \
    name layer6_out_63 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer6_out_63 \
    op interface \
    ports { layer6_out_63_din { O 16 vector } layer6_out_63_num_data_valid { I 2 vector } layer6_out_63_fifo_cap { I 2 vector } layer6_out_63_full_n { I 1 bit } layer6_out_63_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


