Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec  3 11:58:42 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file PG_OV_wrapper_timing_summary_routed.rpt -pb PG_OV_wrapper_timing_summary_routed.pb -rpx PG_OV_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : PG_OV_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.799    -5099.385                   1064                 6002        0.030        0.000                      0                 6002        0.067        0.000                       0                  2701  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk_fpga_0                    {0.000 5.000}        10.000          100.000         
sys_clock                     {0.000 4.000}        8.000           125.000         
  clk_out1_PG_OV_clk_wiz_0_0  {0.000 1.111}        2.222           450.000         
  clkfbout_PG_OV_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                          1.905        0.000                      0                 4884        0.030        0.000                      0                 4884        4.020        0.000                       0                  2138  
sys_clock                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_PG_OV_clk_wiz_0_0       -4.926    -1356.971                    511                  565        0.213        0.000                      0                  565        0.067        0.000                       0                   559  
  clkfbout_PG_OV_clk_wiz_0_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                  clk_out1_PG_OV_clk_wiz_0_0       -6.799    -4910.929                    813                  813        1.036        0.000                      0                  813  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.498ns  (logic 0.456ns (6.081%)  route 7.042ns (93.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 12.861 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.828     3.122    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y121        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456     3.578 r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         7.042    10.620    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X31Y124        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.682    12.861    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y124        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
                         clock pessimism              0.247    13.108    
                         clock uncertainty           -0.154    12.954    
    SLICE_X31Y124        FDRE (Setup_fdre_C_R)       -0.429    12.525    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 0.456ns (6.166%)  route 6.940ns (93.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 12.815 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.828     3.122    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y121        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456     3.578 r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         6.940    10.518    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X33Y124        FDSE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.636    12.815    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y124        FDSE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.247    13.062    
                         clock uncertainty           -0.154    12.908    
    SLICE_X33Y124        FDSE (Setup_fdse_C_S)       -0.429    12.479    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.479    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 0.456ns (6.166%)  route 6.940ns (93.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 12.815 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.828     3.122    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y121        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456     3.578 r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         6.940    10.518    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X33Y124        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.636    12.815    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y124        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
                         clock pessimism              0.247    13.062    
                         clock uncertainty           -0.154    12.908    
    SLICE_X33Y124        FDRE (Setup_fdre_C_R)       -0.429    12.479    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg
  -------------------------------------------------------------------
                         required time                         12.479    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 0.456ns (6.166%)  route 6.940ns (93.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 12.815 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.828     3.122    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y121        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456     3.578 r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         6.940    10.518    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X33Y124        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.636    12.815    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y124        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                         clock pessimism              0.247    13.062    
                         clock uncertainty           -0.154    12.908    
    SLICE_X33Y124        FDRE (Setup_fdre_C_R)       -0.429    12.479    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg
  -------------------------------------------------------------------
                         required time                         12.479    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.276ns  (logic 0.456ns (6.267%)  route 6.820ns (93.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.828     3.122    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y121        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456     3.578 r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         6.820    10.398    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X30Y123        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.684    12.863    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y123        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.247    13.110    
                         clock uncertainty           -0.154    12.956    
    SLICE_X30Y123        FDRE (Setup_fdre_C_R)       -0.524    12.432    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 0.456ns (6.283%)  route 6.801ns (93.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12.817 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.828     3.122    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y121        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456     3.578 r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         6.801    10.379    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X33Y123        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.638    12.817    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y123        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.247    13.064    
                         clock uncertainty           -0.154    12.910    
    SLICE_X33Y123        FDRE (Setup_fdre_C_R)       -0.429    12.481    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 0.456ns (6.283%)  route 6.801ns (93.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12.817 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.828     3.122    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y121        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456     3.578 r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         6.801    10.379    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X33Y123        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.638    12.817    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y123        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.247    13.064    
                         clock uncertainty           -0.154    12.910    
    SLICE_X33Y123        FDRE (Setup_fdre_C_R)       -0.429    12.481    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.276ns  (logic 0.456ns (6.267%)  route 6.820ns (93.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.828     3.122    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y121        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456     3.578 r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         6.820    10.398    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X31Y123        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.684    12.863    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y123        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                         clock pessimism              0.247    13.110    
                         clock uncertainty           -0.154    12.956    
    SLICE_X31Y123        FDRE (Setup_fdre_C_R)       -0.429    12.527    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.276ns  (logic 0.456ns (6.267%)  route 6.820ns (93.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.828     3.122    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y121        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456     3.578 r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         6.820    10.398    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X31Y123        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.684    12.863    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y123        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                         clock pessimism              0.247    13.110    
                         clock uncertainty           -0.154    12.956    
    SLICE_X31Y123        FDRE (Setup_fdre_C_R)       -0.429    12.527    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/axi_ch3/U0/gpio_core_1/gpio_xferAck_Reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 0.456ns (6.419%)  route 6.648ns (93.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.828     3.122    PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y121        FDRE                                         r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456     3.578 r  PG_OV_i/axi_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         6.648    10.226    PG_OV_i/axi_ch3/U0/gpio_core_1/SS[0]
    SLICE_X32Y121        FDRE                                         r  PG_OV_i/axi_ch3/U0/gpio_core_1/gpio_xferAck_Reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.641    12.820    PG_OV_i/axi_ch3/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y121        FDRE                                         r  PG_OV_i/axi_ch3/U0/gpio_core_1/gpio_xferAck_Reg_reg/C
                         clock pessimism              0.247    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X32Y121        FDRE (Setup_fdre_C_R)       -0.524    12.389    PG_OV_i/axi_ch3/U0/gpio_core_1/gpio_xferAck_Reg_reg
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  2.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 PG_OV_i/axi_del1/U0/ip2bus_data_i_D1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/axi_del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.302%)  route 0.206ns (55.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.630     0.966    PG_OV_i/axi_del1/U0/s_axi_aclk
    SLICE_X50Y114        FDRE                                         r  PG_OV_i/axi_del1/U0/ip2bus_data_i_D1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDRE (Prop_fdre_C_Q)         0.164     1.130 r  PG_OV_i/axi_del1/U0/ip2bus_data_i_D1_reg[23]/Q
                         net (fo=1, routed)           0.206     1.336    PG_OV_i/axi_del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[8]
    SLICE_X49Y115        FDRE                                         r  PG_OV_i/axi_del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.904     1.270    PG_OV_i/axi_del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y115        FDRE                                         r  PG_OV_i/axi_del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X49Y115        FDRE (Hold_fdre_C_D)         0.075     1.306    PG_OV_i/axi_del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 PG_OV_i/axi_del1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/axi_del1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[25].reg3_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.542%)  route 0.225ns (61.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.634     0.970    PG_OV_i/axi_del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y114        FDRE                                         r  PG_OV_i/axi_del1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  PG_OV_i/axi_del1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.225     1.336    PG_OV_i/axi_del1/U0/gpio_core_1/gpio2_io_o[6]
    SLICE_X51Y114        FDRE                                         r  PG_OV_i/axi_del1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[25].reg3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.901     1.267    PG_OV_i/axi_del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y114        FDRE                                         r  PG_OV_i/axi_del1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[25].reg3_reg[25]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X51Y114        FDRE (Hold_fdre_C_D)         0.075     1.303    PG_OV_i/axi_del1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[25].reg3_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 PG_OV_i/axi_del1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/axi_del1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[17].reg3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.414%)  route 0.226ns (61.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.634     0.970    PG_OV_i/axi_del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y114        FDRE                                         r  PG_OV_i/axi_del1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  PG_OV_i/axi_del1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.226     1.337    PG_OV_i/axi_del1/U0/gpio_core_1/gpio2_io_o[14]
    SLICE_X50Y113        FDRE                                         r  PG_OV_i/axi_del1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[17].reg3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.901     1.267    PG_OV_i/axi_del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y113        FDRE                                         r  PG_OV_i/axi_del1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[17].reg3_reg[17]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X50Y113        FDRE (Hold_fdre_C_D)         0.060     1.288    PG_OV_i/axi_del1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[17].reg3_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 PG_OV_i/axi_del1/U0/ip2bus_data_i_D1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/axi_del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.146%)  route 0.225ns (57.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.632     0.968    PG_OV_i/axi_del1/U0/s_axi_aclk
    SLICE_X50Y110        FDRE                                         r  PG_OV_i/axi_del1/U0/ip2bus_data_i_D1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  PG_OV_i/axi_del1/U0/ip2bus_data_i_D1_reg[20]/Q
                         net (fo=1, routed)           0.225     1.357    PG_OV_i/axi_del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[11]
    SLICE_X49Y105        FDRE                                         r  PG_OV_i/axi_del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.910     1.276    PG_OV_i/axi_del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y105        FDRE                                         r  PG_OV_i/axi_del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y105        FDRE (Hold_fdre_C_D)         0.070     1.307    PG_OV_i/axi_del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.386%)  route 0.144ns (43.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.656     0.992    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.144     1.277    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[11]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.322 r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.322    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.844     1.210    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 PG_OV_i/axi_ch1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/axi_ch1/U0/ip2bus_data_i_D1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.603%)  route 0.148ns (41.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.639     0.975    PG_OV_i/axi_ch1/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y100        FDRE                                         r  PG_OV_i/axi_ch1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  PG_OV_i/axi_ch1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/Q
                         net (fo=1, routed)           0.148     1.287    PG_OV_i/axi_ch1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[21].reg3_reg
    SLICE_X46Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.332 r  PG_OV_i/axi_ch1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[21]_i_1/O
                         net (fo=1, routed)           0.000     1.332    PG_OV_i/axi_ch1/U0/ip2bus_data[21]
    SLICE_X46Y99         FDRE                                         r  PG_OV_i/axi_ch1/U0/ip2bus_data_i_D1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.825     1.191    PG_OV_i/axi_ch1/U0/s_axi_aclk
    SLICE_X46Y99         FDRE                                         r  PG_OV_i/axi_ch1/U0/ip2bus_data_i_D1_reg[21]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.120     1.276    PG_OV_i/axi_ch1/U0/ip2bus_data_i_D1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.980%)  route 0.114ns (41.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.559     0.895    PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y98         FDRE                                         r  PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.114     1.173    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X34Y97         SRLC32E                                      r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.826     1.192    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.264     0.928    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 PG_OV_i/axi_del1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/axi_del1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[24].reg3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.384%)  route 0.214ns (62.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.630     0.966    PG_OV_i/axi_del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y118        FDRE                                         r  PG_OV_i/axi_del1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDRE (Prop_fdre_C_Q)         0.128     1.094 r  PG_OV_i/axi_del1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.214     1.308    PG_OV_i/axi_del1/U0/gpio_core_1/gpio2_io_o[7]
    SLICE_X50Y115        FDRE                                         r  PG_OV_i/axi_del1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[24].reg3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.900     1.266    PG_OV_i/axi_del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y115        FDRE                                         r  PG_OV_i/axi_del1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[24].reg3_reg[24]/C
                         clock pessimism             -0.039     1.227    
    SLICE_X50Y115        FDRE (Hold_fdre_C_D)         0.010     1.237    PG_OV_i/axi_del1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[24].reg3_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 PG_OV_i/axi_ch0/U0/ip2bus_data_i_D1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/axi_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.692%)  route 0.249ns (60.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.634     0.970    PG_OV_i/axi_ch0/U0/s_axi_aclk
    SLICE_X50Y104        FDRE                                         r  PG_OV_i/axi_ch0/U0/ip2bus_data_i_D1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  PG_OV_i/axi_ch0/U0/ip2bus_data_i_D1_reg[17]/Q
                         net (fo=1, routed)           0.249     1.383    PG_OV_i/axi_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[14]
    SLICE_X48Y101        FDRE                                         r  PG_OV_i/axi_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.911     1.277    PG_OV_i/axi_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y101        FDRE                                         r  PG_OV_i/axi_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.072     1.310    PG_OV_i/axi_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.036%)  route 0.230ns (61.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.659     0.995    PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y100        FDRE                                         r  PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.230     1.366    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X30Y92         SRLC32E                                      r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.843     1.209    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.035     1.174    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.291    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y103   PG_OV_i/axi_ch0/U0/ip2bus_data_i_D1_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y102   PG_OV_i/axi_ch0/U0/ip2bus_data_i_D1_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y102   PG_OV_i/axi_ch0/U0/ip2bus_data_i_D1_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y102   PG_OV_i/axi_ch0/U0/ip2bus_data_i_D1_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y104   PG_OV_i/axi_ch0/U0/ip2bus_data_i_D1_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y102   PG_OV_i/axi_ch0/U0/ip2bus_data_i_D1_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y102   PG_OV_i/axi_ch0/U0/ip2bus_data_i_D1_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y102   PG_OV_i/axi_ch0/U0/ip2bus_data_i_D1_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y103   PG_OV_i/axi_ch0/U0/ip2bus_data_i_D1_reg[27]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y96    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y96    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y96    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y96    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y96    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y96    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y96    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PG_OV_clk_wiz_0_0
  To Clock:  clk_out1_PG_OV_clk_wiz_0_0

Setup :          511  Failing Endpoints,  Worst Slack       -4.926ns,  Total Violation    -1356.971ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.926ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uDC3_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 2.982ns (44.505%)  route 3.718ns (55.495%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 0.188 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.827    -2.397    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X51Y112        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.941 f  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/Q
                         net (fo=4, routed)           1.268    -0.674    PG_OV_i/PG_CORE_0/U0/uTLIM3[2]
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.124    -0.550 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.550    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.017 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.017    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.100 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.100    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.217 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.217    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.456 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__2/O[2]
                         net (fo=1, routed)           1.010     1.467    PG_OV_i/PG_CORE_0/U0/minusOp4_in[15]
    SLICE_X38Y110        LUT6 (Prop_lut6_I1_O)        0.301     1.768 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.768    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.301 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.301    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     2.553 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__1/CO[2]
                         net (fo=2, routed)           0.592     3.145    PG_OV_i/PG_CORE_0/U0/RSTs05_out
    SLICE_X45Y112        LUT2 (Prop_lut2_I0_O)        0.310     3.455 r  PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1/O
                         net (fo=64, routed)          0.848     4.303    PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1_n_0
    SLICE_X45Y106        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.784    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -3.563 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -1.556    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.465 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.652     0.188    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X45Y106        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[17]/C
                         clock pessimism             -0.506    -0.318    
                         clock uncertainty           -0.100    -0.418    
    SLICE_X45Y106        FDRE (Setup_fdre_C_CE)      -0.205    -0.623    PG_OV_i/PG_CORE_0/U0/uDC3_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                          -4.303    
  -------------------------------------------------------------------
                         slack                                 -4.926    

Slack (VIOLATED) :        -4.926ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uDC3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 2.982ns (44.505%)  route 3.718ns (55.495%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 0.188 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.827    -2.397    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X51Y112        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.941 f  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/Q
                         net (fo=4, routed)           1.268    -0.674    PG_OV_i/PG_CORE_0/U0/uTLIM3[2]
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.124    -0.550 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.550    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.017 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.017    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.100 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.100    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.217 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.217    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.456 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__2/O[2]
                         net (fo=1, routed)           1.010     1.467    PG_OV_i/PG_CORE_0/U0/minusOp4_in[15]
    SLICE_X38Y110        LUT6 (Prop_lut6_I1_O)        0.301     1.768 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.768    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.301 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.301    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     2.553 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__1/CO[2]
                         net (fo=2, routed)           0.592     3.145    PG_OV_i/PG_CORE_0/U0/RSTs05_out
    SLICE_X45Y112        LUT2 (Prop_lut2_I0_O)        0.310     3.455 r  PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1/O
                         net (fo=64, routed)          0.848     4.303    PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1_n_0
    SLICE_X45Y106        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.784    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -3.563 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -1.556    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.465 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.652     0.188    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X45Y106        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[1]/C
                         clock pessimism             -0.506    -0.318    
                         clock uncertainty           -0.100    -0.418    
    SLICE_X45Y106        FDRE (Setup_fdre_C_CE)      -0.205    -0.623    PG_OV_i/PG_CORE_0/U0/uDC3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                          -4.303    
  -------------------------------------------------------------------
                         slack                                 -4.926    

Slack (VIOLATED) :        -4.926ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uDC3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 2.982ns (44.505%)  route 3.718ns (55.495%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 0.188 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.827    -2.397    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X51Y112        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.941 f  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/Q
                         net (fo=4, routed)           1.268    -0.674    PG_OV_i/PG_CORE_0/U0/uTLIM3[2]
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.124    -0.550 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.550    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.017 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.017    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.100 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.100    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.217 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.217    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.456 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__2/O[2]
                         net (fo=1, routed)           1.010     1.467    PG_OV_i/PG_CORE_0/U0/minusOp4_in[15]
    SLICE_X38Y110        LUT6 (Prop_lut6_I1_O)        0.301     1.768 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.768    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.301 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.301    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     2.553 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__1/CO[2]
                         net (fo=2, routed)           0.592     3.145    PG_OV_i/PG_CORE_0/U0/RSTs05_out
    SLICE_X45Y112        LUT2 (Prop_lut2_I0_O)        0.310     3.455 r  PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1/O
                         net (fo=64, routed)          0.848     4.303    PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1_n_0
    SLICE_X45Y106        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.784    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -3.563 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -1.556    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.465 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.652     0.188    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X45Y106        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[2]/C
                         clock pessimism             -0.506    -0.318    
                         clock uncertainty           -0.100    -0.418    
    SLICE_X45Y106        FDRE (Setup_fdre_C_CE)      -0.205    -0.623    PG_OV_i/PG_CORE_0/U0/uDC3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                          -4.303    
  -------------------------------------------------------------------
                         slack                                 -4.926    

Slack (VIOLATED) :        -4.926ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uDC3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 2.982ns (44.505%)  route 3.718ns (55.495%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 0.188 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.827    -2.397    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X51Y112        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.941 f  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/Q
                         net (fo=4, routed)           1.268    -0.674    PG_OV_i/PG_CORE_0/U0/uTLIM3[2]
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.124    -0.550 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.550    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.017 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.017    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.100 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.100    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.217 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.217    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.456 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__2/O[2]
                         net (fo=1, routed)           1.010     1.467    PG_OV_i/PG_CORE_0/U0/minusOp4_in[15]
    SLICE_X38Y110        LUT6 (Prop_lut6_I1_O)        0.301     1.768 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.768    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.301 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.301    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     2.553 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__1/CO[2]
                         net (fo=2, routed)           0.592     3.145    PG_OV_i/PG_CORE_0/U0/RSTs05_out
    SLICE_X45Y112        LUT2 (Prop_lut2_I0_O)        0.310     3.455 r  PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1/O
                         net (fo=64, routed)          0.848     4.303    PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1_n_0
    SLICE_X45Y106        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.784    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -3.563 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -1.556    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.465 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.652     0.188    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X45Y106        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[4]/C
                         clock pessimism             -0.506    -0.318    
                         clock uncertainty           -0.100    -0.418    
    SLICE_X45Y106        FDRE (Setup_fdre_C_CE)      -0.205    -0.623    PG_OV_i/PG_CORE_0/U0/uDC3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                          -4.303    
  -------------------------------------------------------------------
                         slack                                 -4.926    

Slack (VIOLATED) :        -4.860ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uDC3_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 2.982ns (44.969%)  route 3.649ns (55.031%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 0.185 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.827    -2.397    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X51Y112        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.941 f  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/Q
                         net (fo=4, routed)           1.268    -0.674    PG_OV_i/PG_CORE_0/U0/uTLIM3[2]
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.124    -0.550 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.550    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.017 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.017    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.100 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.100    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.217 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.217    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.456 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__2/O[2]
                         net (fo=1, routed)           1.010     1.467    PG_OV_i/PG_CORE_0/U0/minusOp4_in[15]
    SLICE_X38Y110        LUT6 (Prop_lut6_I1_O)        0.301     1.768 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.768    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.301 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.301    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     2.553 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__1/CO[2]
                         net (fo=2, routed)           0.592     3.145    PG_OV_i/PG_CORE_0/U0/RSTs05_out
    SLICE_X45Y112        LUT2 (Prop_lut2_I0_O)        0.310     3.455 r  PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1/O
                         net (fo=64, routed)          0.779     4.234    PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1_n_0
    SLICE_X37Y112        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.784    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -3.563 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -1.556    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.465 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.649     0.185    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X37Y112        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[6]/C
                         clock pessimism             -0.506    -0.321    
                         clock uncertainty           -0.100    -0.421    
    SLICE_X37Y112        FDRE (Setup_fdre_C_CE)      -0.205    -0.626    PG_OV_i/PG_CORE_0/U0/uDC3_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                 -4.860    

Slack (VIOLATED) :        -4.844ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uDC3_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 2.982ns (45.064%)  route 3.635ns (54.936%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 0.187 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.827    -2.397    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X51Y112        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.941 f  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/Q
                         net (fo=4, routed)           1.268    -0.674    PG_OV_i/PG_CORE_0/U0/uTLIM3[2]
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.124    -0.550 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.550    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.017 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.017    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.100 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.100    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.217 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.217    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.456 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__2/O[2]
                         net (fo=1, routed)           1.010     1.467    PG_OV_i/PG_CORE_0/U0/minusOp4_in[15]
    SLICE_X38Y110        LUT6 (Prop_lut6_I1_O)        0.301     1.768 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.768    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.301 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.301    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     2.553 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__1/CO[2]
                         net (fo=2, routed)           0.592     3.145    PG_OV_i/PG_CORE_0/U0/RSTs05_out
    SLICE_X45Y112        LUT2 (Prop_lut2_I0_O)        0.310     3.455 r  PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1/O
                         net (fo=64, routed)          0.765     4.220    PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1_n_0
    SLICE_X45Y108        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.784    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -3.563 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -1.556    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.465 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.651     0.187    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X45Y108        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[16]/C
                         clock pessimism             -0.506    -0.319    
                         clock uncertainty           -0.100    -0.419    
    SLICE_X45Y108        FDRE (Setup_fdre_C_CE)      -0.205    -0.624    PG_OV_i/PG_CORE_0/U0/uDC3_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                 -4.844    

Slack (VIOLATED) :        -4.844ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uDC3_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 2.982ns (45.064%)  route 3.635ns (54.936%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 0.187 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.827    -2.397    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X51Y112        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.941 f  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/Q
                         net (fo=4, routed)           1.268    -0.674    PG_OV_i/PG_CORE_0/U0/uTLIM3[2]
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.124    -0.550 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.550    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.017 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.017    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.100 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.100    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.217 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.217    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.456 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__2/O[2]
                         net (fo=1, routed)           1.010     1.467    PG_OV_i/PG_CORE_0/U0/minusOp4_in[15]
    SLICE_X38Y110        LUT6 (Prop_lut6_I1_O)        0.301     1.768 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.768    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.301 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.301    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     2.553 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__1/CO[2]
                         net (fo=2, routed)           0.592     3.145    PG_OV_i/PG_CORE_0/U0/RSTs05_out
    SLICE_X45Y112        LUT2 (Prop_lut2_I0_O)        0.310     3.455 r  PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1/O
                         net (fo=64, routed)          0.765     4.220    PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1_n_0
    SLICE_X45Y108        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.784    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -3.563 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -1.556    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.465 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.651     0.187    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X45Y108        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[18]/C
                         clock pessimism             -0.506    -0.319    
                         clock uncertainty           -0.100    -0.419    
    SLICE_X45Y108        FDRE (Setup_fdre_C_CE)      -0.205    -0.624    PG_OV_i/PG_CORE_0/U0/uDC3_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                 -4.844    

Slack (VIOLATED) :        -4.844ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uDC3_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 2.982ns (45.064%)  route 3.635ns (54.936%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 0.187 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.827    -2.397    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X51Y112        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.941 f  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/Q
                         net (fo=4, routed)           1.268    -0.674    PG_OV_i/PG_CORE_0/U0/uTLIM3[2]
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.124    -0.550 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.550    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.017 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.017    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.100 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.100    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.217 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.217    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.456 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__2/O[2]
                         net (fo=1, routed)           1.010     1.467    PG_OV_i/PG_CORE_0/U0/minusOp4_in[15]
    SLICE_X38Y110        LUT6 (Prop_lut6_I1_O)        0.301     1.768 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.768    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.301 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.301    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     2.553 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__1/CO[2]
                         net (fo=2, routed)           0.592     3.145    PG_OV_i/PG_CORE_0/U0/RSTs05_out
    SLICE_X45Y112        LUT2 (Prop_lut2_I0_O)        0.310     3.455 r  PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1/O
                         net (fo=64, routed)          0.765     4.220    PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1_n_0
    SLICE_X45Y108        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.784    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -3.563 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -1.556    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.465 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.651     0.187    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X45Y108        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[24]/C
                         clock pessimism             -0.506    -0.319    
                         clock uncertainty           -0.100    -0.419    
    SLICE_X45Y108        FDRE (Setup_fdre_C_CE)      -0.205    -0.624    PG_OV_i/PG_CORE_0/U0/uDC3_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                 -4.844    

Slack (VIOLATED) :        -4.844ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uDC3_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 2.982ns (45.064%)  route 3.635ns (54.936%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 0.187 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.827    -2.397    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X51Y112        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.941 f  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/Q
                         net (fo=4, routed)           1.268    -0.674    PG_OV_i/PG_CORE_0/U0/uTLIM3[2]
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.124    -0.550 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.550    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.017 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.017    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.100 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.100    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.217 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.217    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.456 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__2/O[2]
                         net (fo=1, routed)           1.010     1.467    PG_OV_i/PG_CORE_0/U0/minusOp4_in[15]
    SLICE_X38Y110        LUT6 (Prop_lut6_I1_O)        0.301     1.768 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.768    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.301 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.301    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     2.553 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__1/CO[2]
                         net (fo=2, routed)           0.592     3.145    PG_OV_i/PG_CORE_0/U0/RSTs05_out
    SLICE_X45Y112        LUT2 (Prop_lut2_I0_O)        0.310     3.455 r  PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1/O
                         net (fo=64, routed)          0.765     4.220    PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1_n_0
    SLICE_X45Y108        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.784    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -3.563 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -1.556    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.465 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.651     0.187    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X45Y108        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[26]/C
                         clock pessimism             -0.506    -0.319    
                         clock uncertainty           -0.100    -0.419    
    SLICE_X45Y108        FDRE (Setup_fdre_C_CE)      -0.205    -0.624    PG_OV_i/PG_CORE_0/U0/uDC3_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                 -4.844    

Slack (VIOLATED) :        -4.811ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 2.982ns (45.041%)  route 3.639ns (54.959%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 0.188 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.827    -2.397    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X51Y112        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.941 f  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[2]/Q
                         net (fo=4, routed)           1.268    -0.674    PG_OV_i/PG_CORE_0/U0/uTLIM3[2]
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.124    -0.550 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.550    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_i_3_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.017 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.017    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.100 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.100    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__0_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.217 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.217    PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.456 r  PG_OV_i/PG_CORE_0/U0/minusOp__182_carry__2/O[2]
                         net (fo=1, routed)           1.010     1.467    PG_OV_i/PG_CORE_0/U0/minusOp4_in[15]
    SLICE_X38Y110        LUT6 (Prop_lut6_I1_O)        0.301     1.768 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.768    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_i_3_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.301 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.301    PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     2.553 r  PG_OV_i/PG_CORE_0/U0/RSTs0__32_carry__1/CO[2]
                         net (fo=2, routed)           0.592     3.145    PG_OV_i/PG_CORE_0/U0/RSTs05_out
    SLICE_X45Y112        LUT2 (Prop_lut2_I0_O)        0.310     3.455 r  PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1/O
                         net (fo=64, routed)          0.768     4.223    PG_OV_i/PG_CORE_0/U0/uTLIM3[31]_i_1_n_0
    SLICE_X36Y108        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.784    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -3.563 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -1.556    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.465 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.652     0.188    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X36Y108        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[0]/C
                         clock pessimism             -0.506    -0.318    
                         clock uncertainty           -0.100    -0.418    
    SLICE_X36Y108        FDRE (Setup_fdre_C_CE)      -0.169    -0.587    PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                 -4.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/CHOUTP_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.281ns (72.904%)  route 0.104ns (27.096%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.637    -0.542    PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X39Y108        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.401 f  PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/Q
                         net (fo=6, routed)           0.104    -0.297    PG_OV_i/PG_CORE_0/U0/C_3[31]
    SLICE_X38Y108        LUT4 (Prop_lut4_I2_O)        0.049    -0.248 r  PG_OV_i/PG_CORE_0/U0/CHOUTP1__47_carry__2_i_1/O
                         net (fo=1, routed)           0.000    -0.248    PG_OV_i/PG_CORE_0/U0/CHOUTP1__47_carry__2_i_1_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.157 r  PG_OV_i/PG_CORE_0/U0/CHOUTP1__47_carry__2/CO[3]
                         net (fo=2, routed)           0.000    -0.157    PG_OV_i/PG_CORE_0/U0/CHOUTP119_in
    SLICE_X38Y108        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CHOUTP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.909    -0.310    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X38Y108        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CHOUTP_reg[3]/C
                         clock pessimism             -0.219    -0.529    
    SLICE_X38Y108        FDRE (Hold_fdre_C_D)         0.159    -0.370    PG_OV_i/PG_CORE_0/U0/CHOUTP_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_CORE_0/U0/uDC2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/CHOUTP_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.305ns (78.790%)  route 0.082ns (21.210%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.634    -0.545    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X36Y114        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  PG_OV_i/PG_CORE_0/U0/uDC2_reg[30]/Q
                         net (fo=2, routed)           0.082    -0.299    PG_OV_i/PG_CORE_0/U0/uDC2_reg_n_0_[30]
    SLICE_X37Y114        LUT4 (Prop_lut4_I0_O)        0.049    -0.250 r  PG_OV_i/PG_CORE_0/U0/CHOUTP1__31_carry__2_i_1/O
                         net (fo=1, routed)           0.000    -0.250    PG_OV_i/PG_CORE_0/U0/CHOUTP1__31_carry__2_i_1_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.158 r  PG_OV_i/PG_CORE_0/U0/CHOUTP1__31_carry__2/CO[3]
                         net (fo=2, routed)           0.000    -0.158    PG_OV_i/PG_CORE_0/U0/CHOUTP116_in
    SLICE_X37Y114        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CHOUTP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.905    -0.314    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X37Y114        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CHOUTP_reg[2]/C
                         clock pessimism             -0.218    -0.532    
    SLICE_X37Y114        FDRE (Hold_fdre_C_D)         0.130    -0.402    PG_OV_i/PG_CORE_0/U0/CHOUTP_reg[2]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.637    -0.542    PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y107        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/Q
                         net (fo=6, routed)           0.120    -0.281    PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[27]
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.173    PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[27]
    SLICE_X43Y107        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.909    -0.310    PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y107        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism             -0.232    -0.542    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.105    -0.437    PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.637    -0.542    PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X39Y107        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/Q
                         net (fo=6, routed)           0.120    -0.281    PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[27]
    SLICE_X39Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.173    PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[27]
    SLICE_X39Y107        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.909    -0.310    PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X39Y107        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism             -0.232    -0.542    
    SLICE_X39Y107        FDRE (Hold_fdre_C_D)         0.105    -0.437    PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.639    -0.540    PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X39Y102        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=6, routed)           0.120    -0.279    PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[7]
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.171 r  PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.171    PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[7]
    SLICE_X39Y102        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.911    -0.308    PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X39Y102        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism             -0.232    -0.540    
    SLICE_X39Y102        FDRE (Hold_fdre_C_D)         0.105    -0.435    PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.637    -0.542    PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y109        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=9, routed)           0.120    -0.281    PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
    SLICE_X41Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.173    PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[3]
    SLICE_X41Y109        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.909    -0.310    PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y109        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.232    -0.542    
    SLICE_X41Y109        FDRE (Hold_fdre_C_D)         0.105    -0.437    PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.638    -0.541    PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X35Y111        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=6, routed)           0.120    -0.280    PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[11]
    SLICE_X35Y111        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.172 r  PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.172    PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[11]
    SLICE_X35Y111        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.909    -0.310    PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X35Y111        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism             -0.231    -0.541    
    SLICE_X35Y111        FDRE (Hold_fdre_C_D)         0.105    -0.436    PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.638    -0.541    PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X39Y104        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=6, routed)           0.120    -0.280    PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[15]
    SLICE_X39Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.172 r  PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.172    PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[15]
    SLICE_X39Y104        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.910    -0.309    PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X39Y104        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism             -0.232    -0.541    
    SLICE_X39Y104        FDRE (Hold_fdre_C_D)         0.105    -0.436    PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.637    -0.542    PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y108        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=6, routed)           0.117    -0.284    PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[28]
    SLICE_X43Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.169 r  PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.169    PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[28]
    SLICE_X43Y108        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.909    -0.310    PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y108        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism             -0.232    -0.542    
    SLICE_X43Y108        FDRE (Hold_fdre_C_D)         0.105    -0.437    PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.636    -0.543    PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X35Y115        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/Q
                         net (fo=6, routed)           0.122    -0.280    PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[26]
    SLICE_X35Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.169 r  PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.169    PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[26]
    SLICE_X35Y115        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.905    -0.314    PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X35Y115        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                         clock pessimism             -0.229    -0.543    
    SLICE_X35Y115        FDRE (Hold_fdre_C_D)         0.105    -0.438    PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PG_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         2.222       0.067      BUFGCTRL_X0Y17  PG_OV_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.222       0.973      PLLE2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         2.222       1.222      SLICE_X41Y111   PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.222       1.222      SLICE_X41Y111   PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.222       1.222      SLICE_X41Y111   PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.222       1.222      SLICE_X41Y112   PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.222       1.222      SLICE_X41Y112   PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.222       1.222      SLICE_X41Y112   PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.222       1.222      SLICE_X41Y112   PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.222       1.222      SLICE_X41Y113   PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.222       157.778    PLLE2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.111       0.611      SLICE_X47Y108   PG_OV_i/PG_CORE_0/U0/uTLIM0_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.111       0.611      SLICE_X48Y112   PG_OV_i/PG_CORE_0/U0/uTLIM1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.111       0.611      SLICE_X48Y112   PG_OV_i/PG_CORE_0/U0/uTLIM1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.111       0.611      SLICE_X48Y112   PG_OV_i/PG_CORE_0/U0/uTLIM1_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.111       0.611      SLICE_X48Y112   PG_OV_i/PG_CORE_0/U0/uTLIM1_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.111       0.611      SLICE_X48Y112   PG_OV_i/PG_CORE_0/U0/uTLIM1_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.111       0.611      SLICE_X48Y112   PG_OV_i/PG_CORE_0/U0/uTLIM1_reg[22]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         1.111       0.611      SLICE_X47Y118   PG_OV_i/PG_CORE_0/U0/RSTo_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         1.111       0.611      SLICE_X47Y118   PG_OV_i/PG_CORE_0/U0/RSTo_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         1.111       0.611      SLICE_X47Y118   PG_OV_i/PG_CORE_0/U0/RSTo_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.111       0.611      SLICE_X41Y112   PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.111       0.611      SLICE_X41Y112   PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.111       0.611      SLICE_X41Y112   PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.111       0.611      SLICE_X41Y112   PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.111       0.611      SLICE_X47Y112   PG_OV_i/PG_CORE_0/U0/uTLIM0_reg[9]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         1.111       0.611      SLICE_X41Y112   PG_OV_i/PG_CORE_0/U0/RSTo_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.111       0.611      SLICE_X39Y101   PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.111       0.611      SLICE_X47Y112   PG_OV_i/PG_CORE_0/U0/uDC0_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.111       0.611      SLICE_X36Y112   PG_OV_i/PG_CORE_0/U0/uTLIM2_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.111       0.611      SLICE_X36Y112   PG_OV_i/PG_CORE_0/U0/uTLIM2_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PG_OV_clk_wiz_0_0
  To Clock:  clkfbout_PG_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PG_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  PG_OV_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_PG_OV_clk_wiz_0_0

Setup :          813  Failing Endpoints,  Worst Slack       -6.799ns,  Total Violation    -4910.929ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.799ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 9.070 - 11.111 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 13.133 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.839    13.133    PG_OV_i/axi_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y112        FDRE                                         r  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDRE (Prop_fdre_C_Q)         0.456    13.589 f  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.385    13.974    PG_OV_i/PG_CORE_0/U0/RSTn
    SLICE_X45Y112        LUT1 (Prop_lut1_I0_O)        0.124    14.098 r  PG_OV_i/PG_CORE_0/U0/STABLE_i_1/O
                         net (fo=169, routed)         0.913    15.011    PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SINIT
    SLICE_X41Y116        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.672    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     5.326 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     7.333    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.424 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.646     9.070    PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y116        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.000     9.070    
                         clock uncertainty           -0.430     8.640    
    SLICE_X41Y116        FDRE (Setup_fdre_C_R)       -0.429     8.211    PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                          8.211    
                         arrival time                         -15.011    
  -------------------------------------------------------------------
                         slack                                 -6.799    

Slack (VIOLATED) :        -6.799ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 9.070 - 11.111 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 13.133 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.839    13.133    PG_OV_i/axi_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y112        FDRE                                         r  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDRE (Prop_fdre_C_Q)         0.456    13.589 f  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.385    13.974    PG_OV_i/PG_CORE_0/U0/RSTn
    SLICE_X45Y112        LUT1 (Prop_lut1_I0_O)        0.124    14.098 r  PG_OV_i/PG_CORE_0/U0/STABLE_i_1/O
                         net (fo=169, routed)         0.913    15.011    PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SINIT
    SLICE_X41Y116        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.672    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     5.326 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     7.333    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.424 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.646     9.070    PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y116        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                         clock pessimism              0.000     9.070    
                         clock uncertainty           -0.430     8.640    
    SLICE_X41Y116        FDRE (Setup_fdre_C_R)       -0.429     8.211    PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]
  -------------------------------------------------------------------
                         required time                          8.211    
                         arrival time                         -15.011    
  -------------------------------------------------------------------
                         slack                                 -6.799    

Slack (VIOLATED) :        -6.799ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 9.070 - 11.111 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 13.133 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.839    13.133    PG_OV_i/axi_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y112        FDRE                                         r  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDRE (Prop_fdre_C_Q)         0.456    13.589 f  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.385    13.974    PG_OV_i/PG_CORE_0/U0/RSTn
    SLICE_X45Y112        LUT1 (Prop_lut1_I0_O)        0.124    14.098 r  PG_OV_i/PG_CORE_0/U0/STABLE_i_1/O
                         net (fo=169, routed)         0.913    15.011    PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SINIT
    SLICE_X41Y116        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.672    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     5.326 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     7.333    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.424 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.646     9.070    PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y116        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                         clock pessimism              0.000     9.070    
                         clock uncertainty           -0.430     8.640    
    SLICE_X41Y116        FDRE (Setup_fdre_C_R)       -0.429     8.211    PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]
  -------------------------------------------------------------------
                         required time                          8.211    
                         arrival time                         -15.011    
  -------------------------------------------------------------------
                         slack                                 -6.799    

Slack (VIOLATED) :        -6.799ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 9.070 - 11.111 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 13.133 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.839    13.133    PG_OV_i/axi_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y112        FDRE                                         r  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDRE (Prop_fdre_C_Q)         0.456    13.589 f  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.385    13.974    PG_OV_i/PG_CORE_0/U0/RSTn
    SLICE_X45Y112        LUT1 (Prop_lut1_I0_O)        0.124    14.098 r  PG_OV_i/PG_CORE_0/U0/STABLE_i_1/O
                         net (fo=169, routed)         0.913    15.011    PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SINIT
    SLICE_X41Y116        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.672    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     5.326 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     7.333    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.424 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.646     9.070    PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y116        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                         clock pessimism              0.000     9.070    
                         clock uncertainty           -0.430     8.640    
    SLICE_X41Y116        FDRE (Setup_fdre_C_R)       -0.429     8.211    PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]
  -------------------------------------------------------------------
                         required time                          8.211    
                         arrival time                         -15.011    
  -------------------------------------------------------------------
                         slack                                 -6.799    

Slack (VIOLATED) :        -6.739ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/RSTs_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.727ns  (logic 0.580ns (33.591%)  route 1.147ns (66.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 9.074 - 11.111 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 13.133 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.839    13.133    PG_OV_i/axi_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y112        FDRE                                         r  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDRE (Prop_fdre_C_Q)         0.456    13.589 f  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.385    13.974    PG_OV_i/PG_CORE_0/U0/RSTn
    SLICE_X45Y112        LUT1 (Prop_lut1_I0_O)        0.124    14.098 r  PG_OV_i/PG_CORE_0/U0/STABLE_i_1/O
                         net (fo=169, routed)         0.762    14.860    PG_OV_i/PG_CORE_0/U0/SINIT
    SLICE_X38Y111        FDSE                                         r  PG_OV_i/PG_CORE_0/U0/RSTs_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.672    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     5.326 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     7.333    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.424 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.650     9.074    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X38Y111        FDSE                                         r  PG_OV_i/PG_CORE_0/U0/RSTs_reg[3]/C
                         clock pessimism              0.000     9.074    
                         clock uncertainty           -0.430     8.644    
    SLICE_X38Y111        FDSE (Setup_fdse_C_S)       -0.524     8.120    PG_OV_i/PG_CORE_0/U0/RSTs_reg[3]
  -------------------------------------------------------------------
                         required time                          8.120    
                         arrival time                         -14.860    
  -------------------------------------------------------------------
                         slack                                 -6.739    

Slack (VIOLATED) :        -6.739ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/STABLE_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.727ns  (logic 0.580ns (33.591%)  route 1.147ns (66.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 9.074 - 11.111 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 13.133 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.839    13.133    PG_OV_i/axi_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y112        FDRE                                         r  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDRE (Prop_fdre_C_Q)         0.456    13.589 f  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.385    13.974    PG_OV_i/PG_CORE_0/U0/RSTn
    SLICE_X45Y112        LUT1 (Prop_lut1_I0_O)        0.124    14.098 r  PG_OV_i/PG_CORE_0/U0/STABLE_i_1/O
                         net (fo=169, routed)         0.762    14.860    PG_OV_i/PG_CORE_0/U0/SINIT
    SLICE_X38Y111        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/STABLE_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.672    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     5.326 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     7.333    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.424 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.650     9.074    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X38Y111        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/STABLE_reg/C
                         clock pessimism              0.000     9.074    
                         clock uncertainty           -0.430     8.644    
    SLICE_X38Y111        FDRE (Setup_fdre_C_R)       -0.524     8.120    PG_OV_i/PG_CORE_0/U0/STABLE_reg
  -------------------------------------------------------------------
                         required time                          8.120    
                         arrival time                         -14.860    
  -------------------------------------------------------------------
                         slack                                 -6.739    

Slack (VIOLATED) :        -6.734ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/CHOUTP_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.819ns  (logic 0.718ns (39.471%)  route 1.101ns (60.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 9.073 - 11.111 ) 
    Source Clock Delay      (SCD):    3.129ns = ( 13.129 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.835    13.129    PG_OV_i/axi_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y116        FDRE                                         r  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.419    13.548 r  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.706    14.254    PG_OV_i/PG_CORE_0/U0/EN[1]
    SLICE_X44Y116        LUT3 (Prop_lut3_I0_O)        0.299    14.553 r  PG_OV_i/PG_CORE_0/U0/CHOUTP[1]_i_1/O
                         net (fo=1, routed)           0.395    14.948    PG_OV_i/PG_CORE_0/U0/CHOUTP[1]_i_1_n_0
    SLICE_X40Y112        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CHOUTP_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.672    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     5.326 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     7.333    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.424 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.649     9.073    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X40Y112        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/CHOUTP_reg[1]/C
                         clock pessimism              0.000     9.073    
                         clock uncertainty           -0.430     8.643    
    SLICE_X40Y112        FDRE (Setup_fdre_C_R)       -0.429     8.214    PG_OV_i/PG_CORE_0/U0/CHOUTP_reg[1]
  -------------------------------------------------------------------
                         required time                          8.214    
                         arrival time                         -14.948    
  -------------------------------------------------------------------
                         slack                                 -6.734    

Slack (VIOLATED) :        -6.728ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/RSTo_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.802ns  (logic 0.580ns (32.182%)  route 1.222ns (67.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 9.066 - 11.111 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 13.133 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.839    13.133    PG_OV_i/axi_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y112        FDRE                                         r  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDRE (Prop_fdre_C_Q)         0.456    13.589 f  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.385    13.974    PG_OV_i/PG_CORE_0/U0/RSTn
    SLICE_X45Y112        LUT1 (Prop_lut1_I0_O)        0.124    14.098 r  PG_OV_i/PG_CORE_0/U0/STABLE_i_1/O
                         net (fo=169, routed)         0.838    14.935    PG_OV_i/PG_CORE_0/U0/SINIT
    SLICE_X47Y118        FDSE                                         r  PG_OV_i/PG_CORE_0/U0/RSTo_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.672    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     5.326 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     7.333    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.424 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.642     9.066    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X47Y118        FDSE                                         r  PG_OV_i/PG_CORE_0/U0/RSTo_reg[1]/C
                         clock pessimism              0.000     9.066    
                         clock uncertainty           -0.430     8.636    
    SLICE_X47Y118        FDSE (Setup_fdse_C_S)       -0.429     8.207    PG_OV_i/PG_CORE_0/U0/RSTo_reg[1]
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                         -14.935    
  -------------------------------------------------------------------
                         slack                                 -6.728    

Slack (VIOLATED) :        -6.728ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/RSTo_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.802ns  (logic 0.580ns (32.182%)  route 1.222ns (67.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 9.066 - 11.111 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 13.133 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.839    13.133    PG_OV_i/axi_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y112        FDRE                                         r  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDRE (Prop_fdre_C_Q)         0.456    13.589 f  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.385    13.974    PG_OV_i/PG_CORE_0/U0/RSTn
    SLICE_X45Y112        LUT1 (Prop_lut1_I0_O)        0.124    14.098 r  PG_OV_i/PG_CORE_0/U0/STABLE_i_1/O
                         net (fo=169, routed)         0.838    14.935    PG_OV_i/PG_CORE_0/U0/SINIT
    SLICE_X47Y118        FDSE                                         r  PG_OV_i/PG_CORE_0/U0/RSTo_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.672    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     5.326 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     7.333    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.424 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.642     9.066    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X47Y118        FDSE                                         r  PG_OV_i/PG_CORE_0/U0/RSTo_reg[2]/C
                         clock pessimism              0.000     9.066    
                         clock uncertainty           -0.430     8.636    
    SLICE_X47Y118        FDSE (Setup_fdse_C_S)       -0.429     8.207    PG_OV_i/PG_CORE_0/U0/RSTo_reg[2]
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                         -14.935    
  -------------------------------------------------------------------
                         slack                                 -6.728    

Slack (VIOLATED) :        -6.728ns  (required time - arrival time)
  Source:                 PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/RSTo_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.802ns  (logic 0.580ns (32.182%)  route 1.222ns (67.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 9.066 - 11.111 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 13.133 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        1.839    13.133    PG_OV_i/axi_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y112        FDRE                                         r  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDRE (Prop_fdre_C_Q)         0.456    13.589 f  PG_OV_i/axi_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.385    13.974    PG_OV_i/PG_CORE_0/U0/RSTn
    SLICE_X45Y112        LUT1 (Prop_lut1_I0_O)        0.124    14.098 r  PG_OV_i/PG_CORE_0/U0/STABLE_i_1/O
                         net (fo=169, routed)         0.838    14.935    PG_OV_i/PG_CORE_0/U0/SINIT
    SLICE_X47Y118        FDSE                                         r  PG_OV_i/PG_CORE_0/U0/RSTo_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.672    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     5.326 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     7.333    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.424 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         1.642     9.066    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X47Y118        FDSE                                         r  PG_OV_i/PG_CORE_0/U0/RSTo_reg[3]/C
                         clock pessimism              0.000     9.066    
                         clock uncertainty           -0.430     8.636    
    SLICE_X47Y118        FDSE (Setup_fdse_C_S)       -0.429     8.207    PG_OV_i/PG_CORE_0/U0/RSTo_reg[3]
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                         -14.935    
  -------------------------------------------------------------------
                         slack                                 -6.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 PG_OV_i/axi_ch3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.609%)  route 0.117ns (45.391%))
  Logic Levels:           0  
  Clock Path Skew:        -1.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.631     0.967    PG_OV_i/axi_ch3/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y112        FDRE                                         r  PG_OV_i/axi_ch3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  PG_OV_i/axi_ch3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.117     1.225    PG_OV_i/PG_CORE_0/U0/TLIM3[6]
    SLICE_X51Y112        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.902    -0.317    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X51Y112        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[6]/C
                         clock pessimism              0.000    -0.317    
                         clock uncertainty            0.430     0.113    
    SLICE_X51Y112        FDRE (Hold_fdre_C_D)         0.076     0.189    PG_OV_i/PG_CORE_0/U0/uTLIM3_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 PG_OV_i/axi_ch0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uDC0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.363%)  route 0.118ns (45.637%))
  Logic Levels:           0  
  Clock Path Skew:        -1.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.637     0.973    PG_OV_i/axi_ch0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y107        FDRE                                         r  PG_OV_i/axi_ch0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y107        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  PG_OV_i/axi_ch0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.118     1.232    PG_OV_i/PG_CORE_0/U0/DC0[27]
    SLICE_X42Y107        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.909    -0.310    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X42Y107        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC0_reg[27]/C
                         clock pessimism              0.000    -0.310    
                         clock uncertainty            0.430     0.120    
    SLICE_X42Y107        FDRE (Hold_fdre_C_D)         0.075     0.195    PG_OV_i/PG_CORE_0/U0/uDC0_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 PG_OV_i/axi_ch2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uDC2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           0  
  Clock Path Skew:        -1.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.634     0.970    PG_OV_i/axi_ch2/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y113        FDRE                                         r  PG_OV_i/axi_ch2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y113        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  PG_OV_i/axi_ch2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.120     1.231    PG_OV_i/PG_CORE_0/U0/DC2[19]
    SLICE_X36Y114        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.905    -0.314    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X36Y114        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC2_reg[19]/C
                         clock pessimism              0.000    -0.314    
                         clock uncertainty            0.430     0.116    
    SLICE_X36Y114        FDRE (Hold_fdre_C_D)         0.076     0.192    PG_OV_i/PG_CORE_0/U0/uDC2_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 PG_OV_i/axi_ch2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uTLIM2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.190%)  route 0.110ns (43.810%))
  Logic Levels:           0  
  Clock Path Skew:        -1.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.633     0.969    PG_OV_i/axi_ch2/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y116        FDRE                                         r  PG_OV_i/axi_ch2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  PG_OV_i/axi_ch2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.110     1.220    PG_OV_i/PG_CORE_0/U0/TLIM2[7]
    SLICE_X36Y116        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uTLIM2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.903    -0.316    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X36Y116        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uTLIM2_reg[7]/C
                         clock pessimism              0.000    -0.316    
                         clock uncertainty            0.430     0.114    
    SLICE_X36Y116        FDRE (Hold_fdre_C_D)         0.064     0.178    PG_OV_i/PG_CORE_0/U0/uTLIM2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 PG_OV_i/axi_ch2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uTLIM2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        -1.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.633     0.969    PG_OV_i/axi_ch2/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y116        FDRE                                         r  PG_OV_i/axi_ch2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  PG_OV_i/axi_ch2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.111     1.221    PG_OV_i/PG_CORE_0/U0/TLIM2[8]
    SLICE_X36Y116        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uTLIM2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.903    -0.316    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X36Y116        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uTLIM2_reg[8]/C
                         clock pessimism              0.000    -0.316    
                         clock uncertainty            0.430     0.114    
    SLICE_X36Y116        FDRE (Hold_fdre_C_D)         0.064     0.178    PG_OV_i/PG_CORE_0/U0/uTLIM2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 PG_OV_i/axi_del0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uDEL0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.190%)  route 0.124ns (46.810%))
  Logic Levels:           0  
  Clock Path Skew:        -1.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.629     0.965    PG_OV_i/axi_del0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y120        FDRE                                         r  PG_OV_i/axi_del0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  PG_OV_i/axi_del0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.124     1.230    PG_OV_i/PG_CORE_0/U0/DEL0[31]
    SLICE_X45Y119        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDEL0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.900    -0.319    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X45Y119        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDEL0_reg[31]/C
                         clock pessimism              0.000    -0.319    
                         clock uncertainty            0.430     0.111    
    SLICE_X45Y119        FDRE (Hold_fdre_C_D)         0.075     0.186    PG_OV_i/PG_CORE_0/U0/uDEL0_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 PG_OV_i/axi_ch2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uDC2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.100%)  route 0.125ns (46.900%))
  Logic Levels:           0  
  Clock Path Skew:        -1.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.634     0.970    PG_OV_i/axi_ch2/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y115        FDRE                                         r  PG_OV_i/axi_ch2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  PG_OV_i/axi_ch2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.125     1.236    PG_OV_i/PG_CORE_0/U0/DC2[9]
    SLICE_X36Y116        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.903    -0.316    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X36Y116        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC2_reg[9]/C
                         clock pessimism              0.000    -0.316    
                         clock uncertainty            0.430     0.114    
    SLICE_X36Y116        FDRE (Hold_fdre_C_D)         0.076     0.190    PG_OV_i/PG_CORE_0/U0/uDC2_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 PG_OV_i/axi_ch1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uDC1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.190%)  route 0.124ns (46.810%))
  Logic Levels:           0  
  Clock Path Skew:        -1.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.635     0.971    PG_OV_i/axi_ch1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y112        FDRE                                         r  PG_OV_i/axi_ch1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  PG_OV_i/axi_ch1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.124     1.236    PG_OV_i/PG_CORE_0/U0/DC1[21]
    SLICE_X45Y111        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.908    -0.311    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X45Y111        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC1_reg[21]/C
                         clock pessimism              0.000    -0.311    
                         clock uncertainty            0.430     0.119    
    SLICE_X45Y111        FDRE (Hold_fdre_C_D)         0.071     0.190    PG_OV_i/PG_CORE_0/U0/uDC1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 PG_OV_i/axi_ch3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uDC3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        -1.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.637     0.973    PG_OV_i/axi_ch3/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y109        FDRE                                         r  PG_OV_i/axi_ch3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  PG_OV_i/axi_ch3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.128     1.242    PG_OV_i/PG_CORE_0/U0/DC3[7]
    SLICE_X43Y109        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.909    -0.310    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X43Y109        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDC3_reg[7]/C
                         clock pessimism              0.000    -0.310    
                         clock uncertainty            0.430     0.120    
    SLICE_X43Y109        FDRE (Hold_fdre_C_D)         0.076     0.196    PG_OV_i/PG_CORE_0/U0/uDC3_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 PG_OV_i/axi_del1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_CORE_0/U0/uDEL3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.664%)  route 0.132ns (48.336%))
  Logic Levels:           0  
  Clock Path Skew:        -1.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2138, routed)        0.630     0.966    PG_OV_i/axi_del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y118        FDRE                                         r  PG_OV_i/axi_del1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  PG_OV_i/axi_del1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.132     1.239    PG_OV_i/PG_CORE_0/U0/DEL3[19]
    SLICE_X47Y117        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDEL3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  PG_OV_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=557, routed)         0.902    -0.317    PG_OV_i/PG_CORE_0/U0/MCLK
    SLICE_X47Y117        FDRE                                         r  PG_OV_i/PG_CORE_0/U0/uDEL3_reg[19]/C
                         clock pessimism              0.000    -0.317    
                         clock uncertainty            0.430     0.113    
    SLICE_X47Y117        FDRE (Hold_fdre_C_D)         0.075     0.188    PG_OV_i/PG_CORE_0/U0/uDEL3_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  1.050    





