PDFMaker,Acrobat PDFMaker,0.18793740248452162,'Introduction'
doesnt trigger,infinity,0.16261401994124275,'3.2.5 Overflow'
Result,Result,0.0,'4.1 Addition and Subtraction'
hardware area,hardware area,0.15331771726422552,'4.3 Division'
exactly,default,0.2761656942955203,'3.3.1 Round to nearest even'
Scientist Should Know,1991,0.19781917666818447,'References'
including,including,0.12383354086725906,'3.1 Formats'
hardware,square-root,0.28593640681828064,'4.4 Square-Root'
Goldberg,Arithmetic,0.171345819670863,'References'
speed,enable,0.19190081656013447,'Hardware implementation'
another,259,0.13791229903470553,'Hardware implementation'
simply,cause,0.19625358218198635,'3.2.4 Underflow'
Cyclone IEP1C6Q240C6,Quartus,0.1984316314676326,'4.4 FPU comparsion'
extra,thing,0.26204170904885815,'Hardware implementation'
known,Summery,0.1775231673324012,'4.4 FPU comparsion'
Basically,truncated,0.1733944591971711,'3.3.2 Round-to-Zero'
"exponent placeholder,",-27,0.17043305173866305,'3.1 Formats'
Inexact,Inexact,0.0,'Introduction'
11,inf_o,0.1018538422565495,'4.1 Interface'
stages,stages,0.0,'Hardware implementation'
beginning,successfully,0.5021747823106447,'Conclusion'
unit,combine,0.22227237582658063,'Hardware implementation'
283,283,0.11007425854867474,'4.2 Multiplication'
work,Another,0.24810439916382548,'Floating point numbers'
Standard,Binary,0.38256640995788876,'Introduction'
101,unused,0.17891839301160195,'4.1 Interface'
sign bit:,root,0.18859524456543972,'3.2.1 Invalid Operation'
Point Unit,Point,0.14292300859768817,'Introduction'
guard,ever,0.15822772369297408,'3.3 Rounding Modes'
divisors,implementations,0.19892807296537426,'4.4 Square-Root'
adding,integers,0.19057639980005553,'4.1 Addition and Subtraction'
FP,basic,0.617783198800575,'4.1 Addition and Subtraction'
denormalization,tininess,0.19917562912929643,'3.2.4 Underflow'
would,would,0.12383354086725906,'Floating point numbers'
regard,detect,0.23308534291723537,'3.2.7 Zero'
3.3.3,Round-Up,0.09984223460598922,'Introduction'
point unit,point,0.18978481345999615,'Introduction'
comparsion,FPU comparsion,0.18201194952544647,'4.4 FPU comparsion'
default,exactly,0.2761656942955203,'3.3.1 Round to nearest even'
biased,special,0.19617224370997263,'3.1 Formats'
3.2.3,3.2.3,0.0,'Introduction'
MHz operating,MHz,0.17782544234802752,'Conclusion'
FPU,choosing,0.15897349378860068,'4.3 Test and verification'
unused,101,0.17891839301160195,'4.1 Interface'
"storage holders,","storage holders,",0.15331771726422552,'3.3 Rounding Modes'
format,strings,0.3233667382108955,'3.1 Formats'
include,like,0.19360442573718242,'Floating point numbers'
4.1,4.1,0.0,'4.1 Interface'
exception,precision range,0.47350299283814773,'3.2.3 Inexact'
"precise results,",precise,0.1837246168708609,'3.3.1 Round to nearest even'
Not-a-Number,result,0.23969345565889597,'Floating point numbers'
Decreasing,enable,0.22313888103557397,'Hardware implementation'
3.3.1,3.3.1,0.0,'Introduction'
presented,open,0.17974377644031983,'4.4 FPU comparsion'
calculated,divisors,0.17778355269471535,'4.4 Square-Root'
higher,listed,0.2707461733291603,'Hardware implementation'
away,powers,0.21771512026668657,'Floating point numbers'
Electronics,Electrical,0.19662598041838097,'3.1 Formats'
Point,36,0.3056848343431004,'Introduction'
implementation,explain,0.3261744636215909,'Introduction'
loss,Tininess,0.18672337790029597,'3.2.4 Underflow'
1.1100,1.1100,0.0,'4.2 Multiplication'
fmax,fmax,0.14676567806489962,'Hardware implementation'
square,root,0.17430649792256475,'3.2.1 Invalid Operation'
1.1110,1.1110,0.0,'4.1 Addition and Subtraction'
928,928,0.08255569391150605,'4.2 Compilation and Synthesis'
root operation,increase,0.22371316588212983,'Hardware implementation'
elements,multiplexer,0.293678386314752,'Hardware implementation'
zero,zero,0.0,'3.1 Formats'
sometimes,ever,0.3031753172884378,'3.3 Rounding Modes'
set,never,0.21444981860388748,'3.2.1 Invalid Operation'
taken,times,0.30786890919304855,'4.2 Multiplication'
snan_o,111,0.11209322911760708,'4.1 Interface'
goals,run,0.18827758325359656,'Introduction'
multiplier,times,0.183890332797439,'4.2 Multiplication'
Arithmetic,Scientist,0.18015001570269332,'References'
3.1,Formats,0.2013878742701178,'Introduction'
100,100,0.0,'4.1 Addition and Subtraction'
Calculate,Calculate,0.12383354086725906,'4.3 Division'
sign bit,depending,0.18731608733199184,'3.1 Formats'
3.2.5,3.2.5,0.0,'Introduction'
ine_o,"= add,",0.18702412159333948,'4.1 Interface'
systems,real,0.37089997008383685,'Floating point numbers'
amount,decreased,0.21145670798517135,'Hardware implementation'
back,last,0.19118361219535013,'3.3 Rounding Modes'
011,10,0.19930120148884997,'4.1 Interface'
Every,1991,0.26092532905970495,'References'
v.5,Synplify,0.16090081054945302,'4.2 Compilation and Synthesis'
made,written,0.18772492788870873,'Introduction'
Introduction,Introduction,0.0,'Introduction'
3.3,Modes,0.1534502953303491,'Introduction'
help,whole,0.22527246544152957,'3.1 Formats'
lets,accurate,0.34535539221674116,'3.3 Rounding Modes'
34,34,0.0,'Hardware implementation'
Scientist,Computer,0.18256035142589208,'References'
-27,whole range,0.17512863754659033,'3.1 Formats'
3.5,3.5,0.0,'3.3.1 Round to nearest even'
Overflow,Overflow,0.0,'3.2.5 Overflow'
3.4,one,0.39052702175747495,'Floating point numbers'
intended,synthesized,0.19781672907951248,'4.2 Compilation and Synthesis'
22,24,0.21342937464991857,'4.1 Addition and Subtraction'
dividing,enable,0.2166913817897338,'Hardware implementation'
processing,floating,0.24615511750938757,'Introduction'
Interface,Interface,0.0,'Introduction'
bit,starts,0.12658660396781485,'3.1 Formats'
Altera Quartus,Altera Quartus II,0.15241051183662654,'4.2 Compilation and Synthesis'
flag,Million,0.19334190813403715,'4.3 Test and verification'
every,However,0.1605585011913454,'3.2.1 Invalid Operation'
Electrical,Electronics,0.19662598041838097,'3.1 Formats'
FPU operations:,start_i,0.1839880636935501,'4.1 Interface'
ready_o,Description,0.13541792471485237,'4.1 Interface'
FP numbers:,FP numbers:,0.12383354086725906,'4.3 Division'
3.2,Exceptions,0.21343813146117058,'Introduction'
extended,formats,0.21198871838091604,'3.1 Formats'
top,written,0.17733274299754553,'Introduction'
differ,logic,0.1602289609867581,'Hardware implementation'
Cycles,Clock,0.21157951394025212,'4.4 FPU comparsion'
reasons,flag,0.19239859922837152,'4.3 Test and verification'
logic elements:,logic elements:,0.0,'4.2 Compilation and Synthesis'
Hardware,Hardware implementation,0.11470756974194417,'Hardware implementation'
QNaN string,QNaN string,0.11007425854867474,'3.2.1 Invalid Operation'
boundary,test,0.4986229768888812,'4.3 Test and verification'
Signal Name,Signal,0.14023209608337575,'4.1 Interface'
4387,Total,0.18259798373790792,'4.2 Compilation and Synthesis'
society,754,0.19811569187138775,'References'
project,dependent,0.17494191871323211,'3.1 Formats'
core,current,0.1316115962978356,'Hardware implementation'
infinite,turned,0.22437654561483397,'3.3 Rounding Modes'
ready,modes,0.16823336151446436,'4.1 Interface'
less,less,0.11007425854867474,'3.2.1 Invalid Operation'
signaling,types,0.3780734282890072,'3.2.1 Invalid Operation'
point,point unit,0.18978481345999615,'Introduction'
serially,process,0.3984931786395999,'4.3 Division'
excess,truncated,0.4190014058035726,'3.3.2 Round-to-Zero'
save hardware,pre-,0.17376900035917187,'Hardware implementation'
addition,may,0.1824811931928451,'3.2.2 Division by Zero'
therefore,leading,0.39769034018926885,'3.1 Formats'
multiple,saving,0.349101546717195,'4.3 Division'
efficient,calculated,0.16447338562064548,'4.4 Square-Root'
please,much,0.2961943538126991,'Arithmetic on floating point numbers'
left-shift,lets,0.163942526537668,'3.3 Rounding Modes'
326,Top,0.15958803384485593,'4.2 Compilation and Synthesis'
rounding,rounding,0.08255569391150605,'Introduction'
value,value,0.11007425854867474,'3.1 Formats'
reduce,thing,0.22068115337720592,'Hardware implementation'
Meeting,able,0.2526596136407435,'Introduction'
multiplexer,elements,0.293678386314752,'Hardware implementation'
accuracy,time,0.21018798651437326,'3.2.4 Underflow'
using,make,0.19780950486407672,'3.1 Formats'
Single,Single precision,0.20917975221769386,'3.1 Formats'
Worth mentioning,Million test,0.18181855209779635,'4.3 Test and verification'
Operation,Operation,0.0,'3.2.1 Invalid Operation'
sections,commented,0.2854245563752143,'Arithmetic on floating point numbers'
zeros,zeros,0.08255569391150605,'4.3 Division'
fracB,fracB,0.08255569391150605,'4.3 Division'
specified,specified,0.08255569391150605,'Hardware implementation'
Copyright,2006,0.28165948363254617,'Introduction'
pipelining,throughput,0.1798507221011006,'Hardware implementation'
= sign,= sign,0.0,'3.1 Formats'
Cyclone,II,0.3021561875155057,'4.2 Compilation and Synthesis'
example,representation,0.16779640094965886,'Floating point numbers'
24,eS,0.23956779930350497,'4.1 Addition and Subtraction'
"mantissa m,","mantissa m,",0.08255569391150605,'Floating point numbers'
exponent range,infinity,0.16368432046200104,'3.2.5 Overflow'
32,operand,0.148424179548726,'4.1 Interface'
cost,arithmetic,0.45056231236910865,'Hardware implementation'
000,1.1001,0.08871071581596979,'4.1 Addition and Subtraction'
unbiased,exponent,0.0935336112311756,'3.1 Formats'
Output,signals,0.14567242532566324,'4.1 Interface'
Square-Root,Square-Root,0.0,'4.4 Square-Root'
1038,one,0.21124352703726615,'Floating point numbers'
overflow,trigger,0.22342293806262803,'3.2.5 Overflow'
verify,used,0.3896485845388731,'4.3 Test and verification'
bit status,status flag,0.14740563221375158,'3.2 Exceptions'
00000,10000,0.16805697369364794,'4.3 Division'
easy,easy,0.11007425854867474,'Hardware implementation'
complex,flow,0.3291621235462373,'4.1 Addition and Subtraction'
26,13,0.19363296959613596,'Hardware implementation'
corresponding,sign bit,0.18366827632738042,'3.1 Formats'
layout,wide,0.16812820985329183,'3.1 Formats'
102.7,102.7,0.0,'4.2 Compilation and Synthesis'
fraction bit,-27,0.17043305173866305,'3.1 Formats'
"square root,",subtract,0.3376465332575146,'3.1 Formats'
3.2.4,3.2.4,0.0,'Introduction'
mantissa,storage,0.272513115022559,'3.1 Formats'
multiply,calculate,0.3784933113974914,'4.2 Multiplication'
1996,1996,0.12383354086725906,'References'
detect faster,detect faster,0.11007425854867474,'3.2.6 Infinity'
start_i,FPU operations:,0.1839880636935501,'4.1 Interface'
standard,defined,0.31539235067162136,'3.2.7 Zero'
wide,show,0.19326664215237305,'3.1 Formats'
01,010,0.180458824999007,'4.1 Interface'
Clock Cycles,7392,0.1459506288681212,'4.4 FPU comparsion'
losing,1.4,0.24314989199769405,'Floating point numbers'
algorithm,hardware,0.23955671452278232,'4.4 Square-Root'
110,qnan_o,0.11209322911760708,'4.1 Interface'
implemented,time,0.23880509985576823,'3.2.4 Underflow'
table,better,0.25341453291327937,'3.1 Formats'
fraction,fraction,0.0,'4.2 Multiplication'
written,made,0.18772492788870873,'Introduction'
"clock cycles,",save,0.16042342979523633,'4.2 Multiplication'
want,want,0.0,'4.2 Multiplication'
David,Arithmetic,0.1720020756548473,'References'
needs,arithmetic,0.19885729780626438,'Hardware implementation'
single-precision,format is:,0.3051483512707397,'3.1 Formats'
fpu_op_i,operand,0.1561251732539706,'4.1 Interface'
uninitialized,signal,0.19351824108894647,'3.2.1 Invalid Operation'
shifted,four,0.453469383646166,'3.3 Rounding Modes'
Input,Input signals:,0.11053877146572563,'4.1 Interface'
base number,base number,0.12383354086725906,'Floating point numbers'
Computer,Know,0.20582563622973213,'References'
maximum value,infinity,0.16190048626073722,'3.2.5 Overflow'
MHz,MHz operating,0.17782544234802752,'Conclusion'
Scientist Should Know About,1991,0.19781917666818447,'References'
cause,lies,0.20870759286222124,'3.2.4 Underflow'
according,according,0.12383354086725906,'4.3 Division'
10-45,one,0.19704902266364951,'Floating point numbers'
Formats,3.1,0.2013878742701178,'Introduction'
need,fast,0.16402516869789563,'4.4 Square-Root'
"base b=10,",base,0.15077497863187297,'Floating point numbers'
"= multiply,",underflow_o,0.182641574839274,'4.1 Interface'
MHz operating frequency,frequency,0.19479433447705624,'Conclusion'
clk_i,Width,0.13379718447457747,'4.1 Interface'
3.3.4,3.3.4,0.0,'Introduction'
compiled,files,0.14274910856969855,'4.2 Compilation and Synthesis'
handle,makes,0.18609129023716345,'Hardware implementation'
compare,remainder,0.21404056610305167,'3.1 Formats'
thought,brings,0.23086605337760518,'Floating point numbers'
special,biased,0.19617224370997263,'3.1 Formats'
positive,always,0.17588120492349846,'4.4 Square-Root'
flow,complex,0.3291621235462373,'4.1 Addition and Subtraction'
problems,financial,0.2346234628378677,'Floating point numbers'
non,handling,0.17497130743621497,'3.1 Formats'
results,without,0.1721466860511226,'3.2.7 Zero'
0.0100,0.0100,0.0,'4.1 Addition and Subtraction'
theory,implementation,0.2968902680218493,'Introduction'
cycles,parallel,0.16932999946143978,'4.2 Multiplication'
implementer,time,0.20603239149769084,'3.2.4 Underflow'
5.6,5.6,0.0,'3.3.1 Round to nearest even'
leave,positions,0.1850031074512224,'4.1 Addition and Subtraction'
integer,integer,0.0,'3.1 Formats'
common,Institute,0.26923680933794875,'3.1 Formats'
say,add,0.16319382102734117,'4.1 Addition and Subtraction'
verification,4.3,0.21667901073347717,'Introduction'
reduced,decreased,0.180670779863866,'Hardware implementation'
2110,1.0000,0.17287676723628617,'4.3 Division'
FPUs,IEP1C6Q240C6,0.17090262754554772,'4.4 FPU comparsion'
exact,represented,0.22122235225257533,'Floating point numbers'
decimal,binary,0.23741236526975357,'Floating point numbers'
II v.5,II v.5,0.08255569391150605,'4.2 Compilation and Synthesis'
infinity,range,0.1734476252400377,'3.2.5 Overflow'
subtractions,area,0.3700875462353311,'4.3 Division'
2140,2140,0.0,'4.3 Division'
result precision,result precision,0.15331771726422552,'3.3 Rounding Modes'
divider,extra,0.1846390881568994,'Hardware implementation'
called,also,0.13449689681910068,'Floating point numbers'
Multiplication,Multiplication,0.0,'Hardware implementation'
current,designed,0.1676549990715909,'Hardware implementation'
number representation,etc,0.18002945719648425,'Floating point numbers'
operand,output_o,0.1561251732539706,'4.1 Interface'
implicit,actual,0.2734798187885082,'3.1 Formats'
components,divided,0.18942399342205743,'3.1 Formats'
NaN,NaN,0.0,'3.2.1 Invalid Operation'
Synthesis,Synthesis,0.0,'Introduction'
Hardware implementation,Hardware,0.11470756974194417,'Hardware implementation'
xml,xml,0.0,'Introduction'
input,otherwise,0.18680230066320727,'3.2.1 Invalid Operation'
code,Future,0.23341490625870379,'Hardware implementation'
three,giving,0.33178452959142296,'3.3 Rounding Modes'
signals,Output,0.14567242532566324,'4.1 Interface'
choose,base,0.2505906011015805,'Floating point numbers'
always,except,0.21965431835315058,'4.4 Square-Root'
way,situation,0.22612250128948927,'Floating point numbers'
iterative,implementations,0.2491503014106625,'4.4 Square-Root'
0.0001,number,0.19134928862765405,'3.3 Rounding Modes'
Pro,FPGA,0.17796007647319603,'4.2 Compilation and Synthesis'
subtracting,diagram,0.19238804149382965,'4.1 Addition and Subtraction'
SNaN,SNaN exception,0.3006622399266129,'3.2.1 Invalid Operation'
occurs,Two,0.1687718171733378,'3.2.4 Underflow'
Contents,Contents,0.0,'Introduction'
supposedly,bench,0.18593839518037955,'4.3 Test and verification'
powers,commercial,0.23274475810773645,'Floating point numbers'
0.01,commercial,0.22147252972694909,'Floating point numbers'
integers,adding,0.19057639980005553,'4.1 Addition and Subtraction'
starts,left,0.17581380005157696,'3.1 Formats'
describe,explain,0.28435052817472645,'Introduction'
specifies,specifies,0.0,'3.3 Rounding Modes'
fixed,3.4,0.15536256294766554,'Floating point numbers'
2.5,2.5,0.0,'3.3.1 Round to nearest even'
Rounding,3.3,0.14330147017829906,'Introduction'
necessary,normal,0.20719410387313622,'3.3 Rounding Modes'
Square,Square root:,0.16911980067794652,'3.2.1 Invalid Operation'
positions,leave,0.1850031074512224,'4.1 Addition and Subtraction'
placeholder,understand,0.20923233864743726,'3.1 Formats'
approximately,times,0.1584498985356416,'4.2 Multiplication'
arithmetic,cost,0.45056231236910865,'Hardware implementation'
digits,systems,0.19828291658258185,'Floating point numbers'
34.0000,Another,0.20241416190540143,'Floating point numbers'
Unit,36,0.29102109312947055,'Introduction'
supports,following,0.3652411705320545,'Introduction'
maximum,operands,0.20346183129748743,'3.2.5 Overflow'
lies,cause,0.20870759286222124,'3.2.4 Underflow'
11000,11000,0.08255569391150605,'4.3 Division'
3.2.2,3.2.2,0.0,'3.2.2 Division by Zero'
"= divide,",div_zero_o,0.18702412159333948,'4.1 Interface'
gives,us,0.2014213954253311,'4.1 Addition and Subtraction'
choosing,bench,0.18395487067015412,'4.3 Test and verification'
Conclusion,Conclusion,0.0,'Conclusion'
00000000,00000000,0.0,'3.1 Formats'
defined,standard,0.31539235067162136,'3.2.7 Zero'
algorithms,detail,0.15571975354363585,'Arithmetic on floating point numbers'
giving,three,0.33178452959142296,'3.3 Rounding Modes'
architecture,architecture,0.08255569391150605,'Hardware implementation'
although,combine,0.1257231491891596,'Hardware implementation'
multipliers,replaced,0.2200059336048411,'4.4 Square-Root'
applications,fractional,0.21226434758725754,'Floating point numbers'
Tininess,time,0.20822458812312003,'3.2.4 Underflow'
fractions,Add,0.5438966892340396,'4.1 Addition and Subtraction'
4.3,verification,0.21667901073347717,'Introduction'
result,Not-a-Number,0.23969345565889597,'Floating point numbers'
implementations,iterative,0.2491503014106625,'4.4 Square-Root'
Multiply,Multiply,0.0,'Introduction'
important,compared,0.17998460724850038,'4.4 FPU comparsion'
instantiating,disable,0.20688494005769478,'Hardware implementation'
significant,left,0.34914113741900504,'3.1 Formats'
underflow,Tininess,0.18836790931259217,'3.2.4 Underflow'
Description,rmode_i,0.13541792471485237,'4.1 Interface'
Exceptions,3.2,0.21343813146117058,'Introduction'
commercial,powers,0.23274475810773645,'Floating point numbers'
Start signal,nearest,0.1861933549479433,'4.1 Interface'
Subtract,Subtract,0.0,'Hardware implementation'
negative,like,0.22963209335459245,'Floating point numbers'
Altera Quartus II v.5,Altera Quartus,0.15241051183662654,'4.2 Compilation and Synthesis'
Future,units,0.31498361110508877,'Hardware implementation'
invalid,operation,0.17203231067358066,'3.2.1 Invalid Operation'
SNaN string otherwise,However,0.29284745201497,'3.2.1 Invalid Operation'
Value,Value,0.0,'3.1 Formats'
Acrobat,Acrobat PDFMaker,0.15129042386935634,'Introduction'
zero_o,101,0.1408713935462149,'4.1 Interface'
connecting,Future,0.2283231519211585,'Hardware implementation'
Altera Quartus II,Altera Quartus II v.5,0.15241051183662654,'4.2 Compilation and Synthesis'
following,supports,0.3652411705320545,'Introduction'
done serial,cycles,0.16210027312167888,'4.2 Multiplication'
Start,even,0.34714229044199074,'4.1 Interface'
cannot,applications,0.20283375563440845,'Floating point numbers'
test,boundary,0.4986229768888812,'4.3 Test and verification'
3.47,truncated,0.17235907527540123,'3.3.2 Round-to-Zero'
encountered,defines,1.0,'3.2 Exceptions'
b0-23,bin,0.18614765726665447,'3.1 Formats'
divide,demonstrate,0.2357924445226302,'4.3 Division'
3.2.7,Zero,0.335442464003243,'3.2.7 Zero'
brings,financial,0.2365021675679989,'Floating point numbers'
Summery,known,0.1775231673324012,'4.4 FPU comparsion'
Acrobat Distiller,Distiller,0.23353086136347284,'Introduction'
Altera Quartus,Altera Quartus II v.5,0.15241051183662654,'4.2 Compilation and Synthesis'
exponent and/or,exception,0.4441323637890872,'3.2.3 Inexact'
normalized,else,0.4683487543874575,'3.1 Formats'
show,wide,0.19326664215237305,'3.1 Formats'
111,snan_o,0.11209322911760708,'4.1 Interface'
00,001,0.18029601054924443,'4.1 Interface'
logic,differ,0.1602289609867581,'Hardware implementation'
format is:,single-precision,0.3051483512707397,'3.1 Formats'
3.2.6,Infinity,0.2161776859113686,'3.2.6 Infinity'
fast,iterative,0.17616750184420493,'4.4 Square-Root'
Addition unit:,Addition unit:,0.08255569391150605,'4.2 Compilation and Synthesis'
Distiller,Acrobat Distiller,0.23353086136347284,'Introduction'
4.2,Compilation,0.13974081250569234,'Introduction'
underflow_o,round,0.25212993831396713,'4.1 Interface'
operand,fpu_op_i,0.1561251732539706,'4.1 Interface'
Since,area,0.400861997941307,'4.3 Division'
count,count,0.08255569391150605,'4.3 Division'
choice,time,0.29735557365062776,'3.2.4 Underflow'
round-up,round-up,0.11007425854867474,'3.3.4 Round-Down'
Institute,common,0.26923680933794875,'3.1 Formats'
919,919,0.11007425854867474,'4.2 Compilation and Synthesis'
overflow exception,trigger,0.22479701902392119,'3.2.5 Overflow'
underflow flag,Million,0.19310267771812437,'4.3 Test and verification'
events,time,0.19561635273963615,'3.2.4 Underflow'
2nd,reasons,0.1795338671753915,'4.3 Test and verification'
outlined,commented,0.24119892939332696,'Arithmetic on floating point numbers'
"= subtract,",overflow_o,0.1760677547081758,'4.1 Interface'
digital,Another,0.24970318900005495,'Floating point numbers'
get,Step1,0.14424447635973695,'4.1 Addition and Subtraction'
totally,Future,0.2689241634312861,'Hardware implementation'
1.1001,000,0.08871071581596979,'4.1 Addition and Subtraction'
leading,therefore,0.39769034018926885,'3.1 Formats'
instead,taken,0.22629318269588483,'4.2 Multiplication'
Nr,Nr,0.0,'4.4 FPU comparsion'
range,infinity,0.1734476252400377,'3.2.5 Overflow'
processing unit,Jidan,0.22086641255588116,'Introduction'
signaled,regard,0.14156838618105602,'3.2.7 Zero'
"multiplexer code,",output multiplexer,0.16490088625544275,'Hardware implementation'
36,Point,0.3056848343431004,'Introduction'
8.1,intended,0.17698520971690548,'4.2 Compilation and Synthesis'
turned,sometimes,0.23644853264278565,'3.3 Rounding Modes'
except,always,0.21965431835315058,'4.4 Square-Root'
understand,sign,0.2664689249768837,'3.1 Formats'
provided,within,0.18459594359807444,'Floating point numbers'
multiplication,numbers,0.2071453286911139,'3.2.2 Division by Zero'
temporally,sometimes,0.24965310067891752,'3.3 Rounding Modes'
halfway,infinitely,0.20687223783633385,'3.3.1 Round to nearest even'
subtract,"square root,",0.3376465332575146,'3.1 Formats'
accurate,lets,0.34535539221674116,'3.3 Rounding Modes'
even,Start,0.34714229044199074,'4.1 Interface'
Width,clk_i,0.13379718447457747,'4.1 Interface'
lot,shown,0.251663047534879,'4.1 Addition and Subtraction'
0.0010,four,0.22422194098883946,'3.3 Rounding Modes'
output_o,operand,0.1561251732539706,'4.1 Interface'
underflow exception,whenever tininess,0.17894929024031342,'3.2.4 Underflow'
signal,uninitialized,0.19351824108894647,'3.2.1 Invalid Operation'
Signal,Name,0.18517682575555272,'4.1 Interface'
Addition,Number,0.13120109601274313,'Hardware implementation'
+ infinity,+ infinity,0.0,'3.1 Formats'
types,signaling,0.3780734282890072,'3.2.1 Invalid Operation'
thing,extra,0.26204170904885815,'Hardware implementation'
demonstrate,divide,0.2357924445226302,'4.3 Division'
serial,parallel,0.23831549414787262,'4.2 Multiplication'
remember,number,0.4364644610123273,'3.3 Rounding Modes'
yield,number,0.22983878005944378,'3.3 Rounding Modes'
Binary,Standard,0.38256640995788876,'Introduction'
use fixed-point,number representation,0.16193322060961998,'Floating point numbers'
infinitely,halfway,0.20687223783633385,'3.3.1 Round to nearest even'
produced,Electrical,0.17580381388298147,'3.1 Formats'
1985,754,0.1567158344212928,'References'
open,presented,0.17974377644031983,'4.4 FPU comparsion'
doesnt concern,basic-,0.15443513607717338,'3.1 Formats'
wanted,saved,0.30784848886750027,'Hardware implementation'
opposite,towards,0.17983931717619137,'3.3.4 Round-Down'
overflow_o,nearest,0.20701917040157322,'4.1 Interface'
Division,12,0.10647645428200661,'Hardware implementation'
due,due,0.12383354086725906,'3.2.3 Inexact'
1.7,17,0.4981994857554426,'Floating point numbers'
whole range,-27,0.17512863754659033,'3.1 Formats'
solution,scale,0.4833934716881195,'Floating point numbers'
possible,VHDL,0.30595190378678777,'Introduction'
10000001,0.5,0.18259798373790792,'3.1 Formats'
given,seen,0.24513322216639957,'3.1 Formats'
towards,opposite,0.17983931717619137,'3.3.4 Round-Down'
precise,"precise results,",0.1837246168708609,'3.3.1 Round to nearest even'
square-root algorithm,hardware,0.1740863860843904,'4.4 Square-Root'
0.5,10000001,0.18259798373790792,'3.1 Formats'
Underflow,Underflow,0.0,'3.2.4 Underflow'
save clock,save,0.1593730570304591,'4.2 Multiplication'
priority,difficult,0.22182051953237214,'Introduction'
Conversions,format,0.13209556061483932,'3.1 Formats'
loops,implementations,0.21342093802638662,'4.4 Square-Root'
exponent diff,diff,0.1757313925340348,'4.1 Addition and Subtraction'
VHDL,possible,0.30595190378678777,'Introduction'
otherwise,input,0.18680230066320727,'3.2.1 Invalid Operation'
Engineers,Electrical,0.184798963033162,'3.1 Formats'
represent,represent,0.12383354086725906,'3.1 Formats'
schools,process,0.3587686185006062,'4.3 Division'
added,occurred,0.2941527988861728,'3.2.6 Infinity'
enable,Decreasing,0.22313888103557397,'Hardware implementation'
1.11000010,1.11000010,0.0,'4.2 Multiplication'
save,"clock cycles,",0.16042342979523633,'4.2 Multiplication'
clock signal,opb_i,0.1269215111508666,'4.1 Interface'
use,could,0.1871734255968477,'Floating point numbers'
2006,Copyright,0.28165948363254617,'Introduction'
sticky,internally,0.2596770434987707,'3.3 Rounding Modes'
cases,cases,0.14447246434513558,'3.2.2 Division by Zero'
rmode_i,Description,0.13541792471485237,'4.1 Interface'
bias,therefore,0.32394872140279796,'3.1 Formats'
handling,exceptions,0.18610806404762756,'3.1 Formats'
operation,invalid,0.17203231067358066,'3.2.1 Invalid Operation'
Divide,Divide,0.0,'Hardware implementation'
right,equal,0.19688627446701423,'4.1 Addition and Subtraction'
computer,754,0.2459176674739153,'References'
Rounded,Rounded,0.0,'3.3.1 Round to nearest even'
1530,1530,0.08255569391150605,'4.2 Compilation and Synthesis'
brought,come,0.1485413258885436,'3.1 Formats'
designed,current,0.1676549990715909,'Hardware implementation'
zB,zB,0.12383354086725906,'4.3 Division'
Acrobat PDFMaker,PDFMaker,0.18793740248452162,'Introduction'
diff,exponent diff,0.1757313925340348,'4.1 Addition and Subtraction'
fully,allows,0.20636645272797263,'Introduction'
Top,326,0.15958803384485593,'4.2 Compilation and Synthesis'
taught,process,0.3736653285527289,'4.3 Division'
square-root,hardware,0.28593640681828064,'4.4 Square-Root'
"get truncated,",truncated,0.13961102129331618,'3.3.2 Round-to-Zero'
larger,larger,0.11007425854867474,'4.1 Addition and Subtraction'
Logic,needed,0.12063456859997358,'4.2 Compilation and Synthesis'
Jidan,processing unit,0.22086641255588116,'Introduction'
FPGA,Pro,0.17796007647319603,'4.2 Compilation and Synthesis'
Quartus II v.5,Quartus II,0.16098901399136747,'4.4 FPU comparsion'
give,give,0.11007425854867474,'3.2.1 Invalid Operation'
17,1.7,0.4981994857554426,'Floating point numbers'
precision range,exception,0.47350299283814773,'3.2.3 Inexact'
four,shifted,0.453469383646166,'3.3 Rounding Modes'
divide-by-zero,divide-by-zero exception,0.1675218955096011,'3.2.2 Division by Zero'
pre-,time fmax,0.18415813540256362,'Hardware implementation'
root,sign bit:,0.18859524456543972,'3.2.1 Invalid Operation'
division,divisions,0.18159431851484056,'4.3 Division'
detected,time,0.23392180365555937,'3.2.4 Underflow'
Disadvantage,parallel,0.23203416368146978,'4.2 Multiplication'
mentioning,bench,0.18593839518037955,'4.3 Test and verification'
remainder,compare,0.21404056610305167,'3.1 Formats'
QNaN,QNaN,0.14676567806489962,'3.2.1 Invalid Operation'
13,26,0.19363296959613596,'Hardware implementation'
dependent,width,0.17597206674499966,'3.1 Formats'
area,Since,0.400861997941307,'4.3 Division'
situation,way,0.22612250128948927,'Floating point numbers'
whenever,tininess,0.17166795375668165,'3.2.4 Underflow'
scale,solution,0.4833934716881195,'Floating point numbers'
verified,tested,0.09448575665368349,'Conclusion'
Invalid Operation,Invalid Operation,0.0,'Introduction'
Jidan Al-Eryani,processing unit,0.17078290952062058,'Introduction'
Basic,formats,0.2521808686178113,'3.1 Formats'
time fmax,pre-,0.18415813540256362,'Hardware implementation'
12.1019,Another,0.20075626083507303,'Floating point numbers'
mode,sometimes,0.280209905274508,'3.3 Rounding Modes'
output multiplexer,"multiplexer code,",0.16490088625544275,'Hardware implementation'
modifying,Future,0.20031740466939785,'Hardware implementation'
able,Meeting,0.2526596136407435,'Introduction'
Top unit:,Top,0.15064178076728318,'4.2 Compilation and Synthesis'
equal,right,0.19688627446701423,'4.1 Addition and Subtraction'
times,taken,0.30786890919304855,'4.2 Multiplication'
Altera Quartus II v.5,Altera Quartus II v.5,0.15241051183662654,'4.2 Compilation and Synthesis'
Windows,Distiller,0.12428628393787262,'Introduction'
127,explained,0.2561521321527716,'3.1 Formats'
saving,multiple,0.349101546717195,'4.3 Division'
effecting,amount,0.1993666244646081,'Hardware implementation'
3.3.2,Round-to-Zero,0.09117509647607293,'3.3.2 Round-to-Zero'
eO,eO,0.11007425854867474,'4.2 Multiplication'
independent,chip,0.26246039559179307,'Hardware implementation'
faster,exact,0.21680080400507826,'Floating point numbers'
Altera Quartus II,Altera Quartus,0.15241051183662654,'4.2 Compilation and Synthesis'
bench,differently,0.19883130449684516,'4.3 Test and verification'
one,3.4,0.39052702175747495,'Floating point numbers'
Al-Eryani,Al-Eryani,0.0,'Introduction'
operating,MHz operating frequency,0.1686035021064271,'Conclusion'
1991,Every,0.26092532905970495,'References'
010,01,0.180458824999007,'4.1 Interface'
Using,cannot,0.19957553534092115,'Floating point numbers'
rounded,rounded,0.0,'3.3.3 Round-Up'
done,unit,0.1337672846899662,'Hardware implementation'
see,commented,0.3660027006436878,'Arithmetic on floating point numbers'
run,Meeting,0.19975492760461105,'Introduction'
basic,FP,0.617783198800575,'4.1 Addition and Subtraction'
opb_i,clock signal,0.1269215111508666,'4.1 Interface'
eL,24,0.13483759063654513,'4.1 Addition and Subtraction'
files,order,0.33877047537258625,'4.2 Compilation and Synthesis'
exception whenever,underflow exception,0.17743970088569874,'3.2.4 Underflow'
actually,therefore,0.26234354956967687,'3.1 Formats'
disable,units,0.24981956984562775,'Hardware implementation'
listed,higher,0.2707461733291603,'Hardware implementation'
Synplify Pro,Cyclone,0.18419151237221615,'4.2 Compilation and Synthesis'
replaced,multipliers,0.2200059336048411,'4.4 Square-Root'
divisions,multiplications,0.20604837784931157,'4.3 Division'
Step,Step,0.0,'4.2 Multiplication'
easily,units,0.23428318318397057,'Hardware implementation'
6.17,6.17,0.0,'4.4 FPU comparsion'
real,systems,0.37089997008383685,'Floating point numbers'
internally,sticky,0.2596770434987707,'3.3 Rounding Modes'
round,underflow_o,0.25212993831396713,'4.1 Interface'
formats,Basic,0.2521808686178113,'3.1 Formats'
make,using,0.19780950486407672,'3.1 Formats'
SNaN string,SNaN,0.16058466282321043,'3.2.1 Invalid Operation'
holders,sometimes,0.2182518930467241,'3.3 Rounding Modes'
within,provided,0.18459594359807444,'Floating point numbers'
lowering,enable,0.1961799326945851,'Hardware implementation'
financial,brings,0.2365021675679989,'Floating point numbers'
qnan_o,110,0.11209322911760708,'4.1 Interface'
modular,current,0.15026463907971976,'Hardware implementation'
3.2.1,Invalid,0.26424721263202455,'Introduction'
strings,format,0.3233667382108955,'3.1 Formats'
Worth,flag,0.18815671052588967,'4.3 Test and verification'
ever,sometimes,0.3031753172884378,'3.3 Rounding Modes'
001,00,0.18029601054924443,'4.1 Interface'
quiet,signaling,0.22367746296704624,'3.2.1 Invalid Operation'
different,different,0.0,'3.1 Formats'
0.1,financial,0.21395771080642412,'Floating point numbers'
Kahan,Kahan,0.12383354086725906,'References'
commented,see,0.3660027006436878,'Arithmetic on floating point numbers'
subtraction,subtraction,0.0,'3.2.1 Invalid Operation'
detail please,"VHDL code,",0.16922488598109245,'Arithmetic on floating point numbers'
show below:,show,0.15499411729685428,'3.1 Formats'
exceeds,operands,0.18962020209108654,'3.2.5 Overflow'
behind,theory,0.1510897831734388,'Introduction'
transformed,transformed,0.08255569391150605,'Hardware implementation'
684,684,0.08255569391150605,'4.2 Compilation and Synthesis'
representations,negative,0.1626662456867595,'Floating point numbers'
Modes,3.3,0.1534502953303491,'Introduction'
allows,fully,0.20636645272797263,'Introduction'
explain,implementation,0.3261744636215909,'Introduction'
Lets,two,0.39956279902633124,'4.1 Addition and Subtraction'
shall,QNaN exception,0.2864809584286616,'3.2.1 Invalid Operation'
Compilation,4.2,0.13974081250569234,'Introduction'
fracA,fracA,0.11007425854867474,'4.3 Division'
happens,However,0.3471113275017327,'3.2.1 Invalid Operation'
modes,ready,0.16823336151446436,'4.1 Interface'
calculate,multiply,0.3784933113974914,'4.2 Multiplication'
exponents,binary,0.2406015611579001,'Floating point numbers'
exceptions,handling,0.18610806404762756,'3.1 Formats'
used,verify,0.3896485845388731,'4.3 Test and verification'
compared,important,0.17998460724850038,'4.4 FPU comparsion'
five,encountered,0.2967482817662658,'3.2 Exceptions'
hand,hand,0.12383354086725906,'4.3 Test and verification'
numbers,multiplication,0.2071453286911139,'3.2.2 Division by Zero'
Square-root,Square-root unit:,0.18091426477903494,'4.2 Compilation and Synthesis'
throughput,reach,0.20245609978734722,'Hardware implementation'
sign,understand,0.2664689249768837,'3.1 Formats'
successfully,beginning,0.5021747823106447,'Conclusion'
often,area,0.3662748717803269,'4.3 Division'
number,remember,0.4364644610123273,'3.3 Rounding Modes'
explained,127,0.2561521321527716,'3.1 Formats'
formula,understand,0.21036712162258206,'3.1 Formats'
1.0000,2110,0.17287676723628617,'4.3 Division'
II,Cyclone,0.3021561875155057,'4.2 Compilation and Synthesis'
storage,mantissa,0.272513115022559,'3.1 Formats'
differently,bench,0.19883130449684516,'4.3 Test and verification'
12,Division,0.10647645428200661,'Hardware implementation'
Total,4387,0.18259798373790792,'4.2 Compilation and Synthesis'
NA,NA,0.0,'4.4 FPU comparsion'
Round-to-Zero,3.3.2,0.09117509647607293,'3.3.2 Round-to-Zero'
Division unit:,Division unit:,0.08255569391150605,'4.2 Compilation and Synthesis'
differentiate,multiplication,0.1848306995660481,'3.2.2 Division by Zero'
etc,way,0.21519521652492218,'Floating point numbers'
fond,flag,0.17490564997173508,'4.3 Test and verification'
come,brought,0.1485413258885436,'3.1 Formats'
truncated,excess,0.4190014058035726,'3.3.2 Round-to-Zero'
Word,Acrobat,0.1284336932299161,'Introduction'
miscellaneous,bench,0.18197134615992863,'4.3 Test and verification'
supported,supported,0.08255569391150605,'Introduction'
Infinity,3.2.6,0.2161776859113686,'3.2.6 Infinity'
Square Root,Square Root,0.0,'Hardware implementation'
IEP1C6Q240C6,Quartus,0.18879125856370635,'4.4 FPU comparsion'
decreases,enable,0.21310943776426697,'Hardware implementation'
FPU comparsion,comparsion,0.18201194952544647,'4.4 FPU comparsion'
2100,0.0011,0.17287676723628617,'4.3 Division'
add,say,0.16319382102734117,'4.1 Addition and Subtraction'
achieved,successfully,0.14516716899156037,'Conclusion'
square-unit,square-unit,0.08255569391150605,'4.4 FPU comparsion'
Description,ready_o,0.13541792471485237,'4.1 Interface'
Million test,Worth mentioning,0.18181855209779635,'4.3 Test and verification'
14,vectors,0.17942481279158934,'4.3 Test and verification'
never,set,0.21444981860388748,'3.2.1 Invalid Operation'
comes,groups,0.27541246190680324,'3.1 Formats'
bin,b0-23,0.18614765726665447,'3.1 Formats'
synthesized,intended,0.19781672907951248,'4.2 Compilation and Synthesis'
Usselmann,*3468,0.3272482198723064,'4.4 FPU comparsion'
without,results,0.1721466860511226,'3.2.7 Zero'
259,889,0.3003781283924608,'Hardware implementation'
post-normalization unit,post-normalization unit,0.13759282318584343,'Hardware implementation'
Another,digital,0.24970318900005495,'Floating point numbers'
889,259,0.3003781283924608,'Hardware implementation'
defines,encountered,1.0,'3.2 Exceptions'
values,special,0.12830909467569424,'3.1 Formats'
left,significant,0.34914113741900504,'3.1 Formats'
floating,processing,0.24615511750938757,'Introduction'
shown below:,shown below:,0.08255569391150605,'Hardware implementation'
better,table,0.25341453291327937,'3.1 Formats'
Round,Round,0.0,'Introduction'
Root,Root,0.0,'Introduction'
eS,24,0.23956779930350497,'4.1 Addition and Subtraction'
complies,floating,0.20284660355717232,'Introduction'
else,normalized,0.4683487543874575,'3.1 Formats'
Without,Without,0.08255569391150605,'4.4 FPU comparsion'
10,011,0.19930120148884997,'4.1 Interface'
Although,Electrical,0.1727488350087045,'3.1 Formats'
clock,root operation,0.17657550332843486,'Hardware implementation'
Number,Addition,0.13120109601274313,'Hardware implementation'
Multiplication unit:,Multiplication unit:,0.08255569391150605,'4.2 Compilation and Synthesis'
two,Lets,0.39956279902633124,'4.1 Addition and Subtraction'
radix,also,0.19628927155097212,'Floating point numbers'
*3468,Usselmann,0.3272482198723064,'4.4 FPU comparsion'
Know,Computer,0.20582563622973213,'References'
discussed,discussed,0.12383354086725906,'3.1 Formats'
representation,example,0.16779640094965886,'Floating point numbers'
subject,string,0.20893110902090162,'3.2.1 Invalid Operation'
whenever tininess,underflow exception,0.17894929024031342,'3.2.4 Underflow'
ease,solution,0.3143061146347812,'Floating point numbers'
needed,Logic,0.12063456859997358,'4.2 Compilation and Synthesis'
00000001,00000001,0.0,'3.1 Formats'
concern,double-precision,0.14703285075400527,'3.1 Formats'
chip,independent,0.26246039559179307,'Hardware implementation'
"= add,",ine_o,0.18702412159333948,'4.1 Interface'
7.0,Distiller,0.15993596880101582,'Introduction'
base,choose,0.2505906011015805,'Floating point numbers'
difficult,VHDL,0.25586393625382386,'Introduction'
Loss,time,0.20785922201888182,'3.2.4 Underflow'
shift,smaller,0.17876418613814327,'4.1 Addition and Subtraction'
bugs,bench,0.1760207726292522,'4.3 Test and verification'
order,files,0.33877047537258625,'4.2 Compilation and Synthesis'
seen,depending,0.3183633074447739,'3.1 Formats'
small,made,0.1756103639038756,'Introduction'
precision,extra,0.18324089093571128,'Hardware implementation'
operations,FPU operations:,0.17120374689761603,'4.1 Interface'
take,back,0.18140652805572338,'3.3 Rounding Modes'
parameters,important,0.15866871996615672,'4.4 FPU comparsion'
Input signals:,Input,0.11053877146572563,'4.1 Interface'
since,chip,0.2151265478426204,'Hardware implementation'
11111111,11111111,0.0,'3.2.1 Invalid Operation'
saved,wanted,0.30784848886750027,'Hardware implementation'
7392,Cycles,0.1663009858619053,'4.4 FPU comparsion'
combine,unit,0.22227237582658063,'Hardware implementation'
normal,necessary,0.20719410387313622,'3.3 Rounding Modes'
could,systems,0.19074393277358873,'Floating point numbers'
Round-Up,3.3.3,0.09984223460598922,'Introduction'
Two,occurs,0.1687718171733378,'3.2.4 Underflow'
status flag,status,0.15253944572704764,'3.2 Exceptions'
opa_i,opa_i,0.0,'4.1 Interface'
restricted,overflow,0.1932222977580337,'3.2.5 Overflow'
fracO,fracO,0.11007425854867474,'4.2 Multiplication'
occurred,added,0.2941527988861728,'3.2.6 Infinity'
detect,regard,0.23308534291723537,'3.2.7 Zero'
Altera,Altera,0.08255569391150605,'4.2 Compilation and Synthesis'
Quartus,Cyclone IEP1C6Q240C6,0.1984316314676326,'4.4 FPU comparsion'
source,test,0.21968542808568642,'4.3 Test and verification'
double-precision,doesnt,0.16412735076274515,'3.1 Formats'
much,please,0.2961943538126991,'Arithmetic on floating point numbers'
divided,components,0.18942399342205743,'3.1 Formats'
parallel,serial,0.23831549414787262,'4.2 Multiplication'
However,happens,0.3471113275017327,'3.2.1 Invalid Operation'
time,choice,0.29735557365062776,'3.2.4 Underflow'
process,serially,0.3984931786395999,'4.3 Division'
multiplications,divisions,0.20604837784931157,'4.3 Division'
1.1101,1.1101,0.0,'4.1 Addition and Subtraction'
1.0001,work,0.19956207668482295,'Floating point numbers'
zA,zA,0.12383354086725906,'4.3 Division'
output,FPU operations:,0.13758235418765608,'4.1 Interface'
stored,better,0.21574479705239688,'3.1 Formats'
steps,steps,0.12383354086725906,'4.3 Division'
like,negative,0.22963209335459245,'Floating point numbers'
QNaN exception:,QNaN exception:,0.11007425854867474,'3.2.1 Invalid Operation'
binary,exponents,0.2406015611579001,'Floating point numbers'
depending,seen,0.3183633074447739,'3.1 Formats'
groups,comes,0.27541246190680324,'3.1 Formats'
units,Future,0.31498361110508877,'Hardware implementation'
tininess,inexact,0.21171437046385147,'3.2.4 Underflow'
us,gives,0.2014213954253311,'4.1 Addition and Subtraction'
vectors,14,0.17942481279158934,'4.3 Test and verification'
"VHDL code,",detail please,0.16922488598109245,'Arithmetic on floating point numbers'
Test,4.3,0.1918213010130835,'Introduction'
fractional,applications,0.21226434758725754,'Floating point numbers'
also,radix,0.19628927155097212,'Floating point numbers'
flow diagram,flow,0.1554392859768551,'4.1 Addition and Subtraction'
status,defines,0.21143086880923342,'3.2 Exceptions'
doesnt,double-precision,0.16412735076274515,'3.1 Formats'
Modelsim,underflow flag,0.1869929879281367,'4.3 Test and verification'
window,solution,0.37852563496592917,'Floating point numbers'
represented,exact,0.22122235225257533,'Floating point numbers'
Synplify,Synplify Pro,0.17091959578317767,'4.2 Compilation and Synthesis'
Thats,used,0.20665119546469646,'4.3 Test and verification'
define,common,0.21824551680687226,'3.1 Formats'
Altera Quartus,Altera Quartus,0.15241051183662654,'4.2 Compilation and Synthesis'
divide-by-zero exception,divide-by-zero,0.1675218955096011,'3.2.2 Division by Zero'
nearest,overflow_o,0.20701917040157322,'4.1 Interface'
1.4,losing,0.24314989199769405,'Floating point numbers'
Square root:,Square,0.16911980067794652,'3.2.1 Invalid Operation'
test bench,test,0.23866537649598324,'4.3 Test and verification'
whole,therefore,0.24760476878218374,'3.1 Formats'
Step1,get,0.14424447635973695,'4.1 Addition and Subtraction'
frequency,MHz operating frequency,0.19479433447705624,'Conclusion'
35,35,0.0,'Hardware implementation'
stated,beginning,0.12925393189702125,'Conclusion'
div_zero_o,"= divide,",0.18702412159333948,'4.1 Interface'
Square-root unit:,Square-root,0.18091426477903494,'4.2 Compilation and Synthesis'
increase,root operation,0.22371316588212983,'Hardware implementation'
smallest,smallest,0.0,'3.1 Formats'
Floating,Floating,0.0,'Floating point numbers'
Clock,Cycles,0.21157951394025212,'4.4 FPU comparsion'
importantly,importantly,0.0,'Hardware implementation'
Subtraction,Subtraction,0.0,'4.1 Addition and Subtraction'
last,back,0.19118361219535013,'3.3 Rounding Modes'
10000,00000,0.16805697369364794,'4.3 Division'
reach,throughput,0.20245609978734722,'Hardware implementation'
save logic,output multiplexer,0.1636378768500267,'Hardware implementation'
Invalid,3.2.1,0.26424721263202455,'Introduction'
QNaN exception,shall,0.2864809584286616,'3.2.1 Invalid Operation'
Million,flag,0.19334190813403715,'4.3 Test and verification'
IEEE,computer,0.15297331527448113,'References'
makes,handle,0.18609129023716345,'Hardware implementation'
bits,comes,0.19879331406318063,'3.1 Formats'
may,addition,0.1824811931928451,'3.2.2 Division by Zero'
exponent e,exponent e,0.08255569391150605,'Floating point numbers'
operands,maximum,0.20346183129748743,'3.2.5 Overflow'
denormalization loss,underflow exception,0.17743970088569874,'3.2.4 Underflow'
inf_o,11,0.1018538422565495,'4.1 Interface'
smaller,us,0.17895993649370392,'4.1 Addition and Subtraction'
Add,fractions,0.5438966892340396,'4.1 Addition and Subtraction'
string,subject,0.20893110902090162,'3.2.1 Invalid Operation'
Output signals:,Output,0.1232662818791345,'4.1 Interface'
decreased,amount,0.21145670798517135,'Hardware implementation'
Single precision,Single,0.20917975221769386,'3.1 Formats'
Quartus II,Cyclone IEP1C6Q240C6,0.16524526298590456,'4.4 FPU comparsion'
detail,much,0.26351272511734497,'Arithmetic on floating point numbers'
0.0011,2100,0.17287676723628617,'4.3 Division'
SNaN exception,SNaN,0.3006622399266129,'3.2.1 Invalid Operation'
1.0010,1.0010,0.0,'4.2 Multiplication'
diagram,complex,0.32281716487804,'4.1 Addition and Subtraction'
basic-,project,0.15873920820408582,'3.1 Formats'
Altera Quartus II,Altera Quartus II,0.15241051183662654,'4.2 Compilation and Synthesis'
Altera Quartus II v.5,Altera Quartus II,0.15241051183662654,'4.2 Compilation and Synthesis'
width,dependent,0.17597206674499966,'3.1 Formats'
Name,Signal,0.18517682575555272,'4.1 Interface'
Fraction,Fraction,0.0,'3.1 Formats'
exponent,unbiased,0.0935336112311756,'3.1 Formats'
inexact,tininess,0.21171437046385147,'3.2.4 Underflow'
trigger,overflow exception,0.22479701902392119,'3.2.5 Overflow'
754,computer,0.2459176674739153,'References'
shown,lot,0.251663047534879,'4.1 Addition and Subtraction'
actual,therefore,0.3300007519196129,'3.1 Formats'
Zero,3.2.7,0.335442464003243,'3.2.7 Zero'
done parallel,save,0.14215806465280006,'4.2 Multiplication'
4.4,4.4,0.0,'Introduction'
tested,verified,0.09448575665368349,'Conclusion'
