# Entity: add_constComplex_logic

## Diagram

![Diagram](add_constComplex_logic.svg "Diagram")
## Generics

| Generic name  | Type    | Value    | Description |
| ------------- | ------- | -------- | ----------- |
| format        | string  | "signed" |             |
| DATA_OUT_SIZE | natural | 18       |             |
| DATA_IN_SIZE  | natural | 16       |             |
## Ports

| Port name | Direction | Type                                       | Description            |
| --------- | --------- | ------------------------------------------ | ---------------------- |
| rst_i     | in        | std_logic                                  | Syscon signals         |
| clk_i     | in        | std_logic                                  |                        |
| add_val   | in        | std_logic_vector(DATA_IN_SIZE-1 downto 0)  | config                 |
| data_i_i  | in        | std_logic_vector(DATA_IN_SIZE-1 downto 0)  | input data             |
| data_q_i  | in        | std_logic_vector(DATA_IN_SIZE-1 downto 0)  |                        |
| data_en_i | in        | std_logic                                  |                        |
| data_q_o  | out       | std_logic_vector(DATA_OUT_SIZE-1 downto 0) | for the next component |
| data_i_o  | out       | std_logic_vector(DATA_OUT_SIZE-1 downto 0) |                        |
| data_en_o | out       | std_logic                                  |                        |
## Signals

| Name        | Type                                       | Description |
| ----------- | ------------------------------------------ | ----------- |
| data_in_i_s | std_logic_vector(DATA_OUT_SIZE-1 downto 0) |             |
|  data_i_s   | std_logic_vector(DATA_OUT_SIZE-1 downto 0) |             |
| add_val_s   | std_logic_vector(DATA_IN_SIZE-1 downto 0)  |             |
| add_val2_s  | std_logic_vector(DATA_IN_SIZE-1 downto 0)  |             |
## Processes
- unnamed: ( clk_i )
- unnamed: ( clk_i )
