// Seed: 3736552926
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  tri0 id_3, id_4 = 1 == id_4;
  initial begin
    id_4 = id_2;
  end
  wire id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 id_6;
  assign id_6 = 1;
  wire id_7;
  integer id_8 (
      id_3,
      1'b0,
  );
  buf (id_4, id_2);
  module_0(
      id_2, id_6
  );
  supply0 id_9 = id_6;
endmodule
