// Seed: 1869880486
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input reg id_2,
    input id_3,
    input logic id_4,
    output id_5,
    output supply1 id_6,
    input id_7,
    input logic id_8,
    input logic id_9,
    input id_10,
    input id_11,
    input id_12,
    input id_13,
    input id_14,
    inout id_15,
    input id_16,
    output id_17,
    input reg id_18,
    input logic id_19,
    output id_20
);
  always @(id_14[1'b0 : 1+1'b0]) begin
    if (1) begin
      if (1 && 1) id_6[1] <= (id_18);
      else begin
        SystemTFIdentifier;
      end
    end else if (id_8) begin
      id_20 <= id_2;
    end
  end
endmodule
