{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 10 13:51:06 2014 " "Info: Processing started: Mon Feb 10 13:51:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g31_seven_segment_decoder -c g31_seven_segment_decoder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g31_seven_segment_decoder -c g31_seven_segment_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_binary_to_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g31_binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_binary_to_BCD-a " "Info: Found design unit 1: g31_binary_to_BCD-a" {  } { { "g31_binary_to_BCD.vhd" "" { Text "C:/altera/DSDLabs/trunk/Lab2.2/g31_binary_to_BCD.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_binary_to_BCD " "Info: Found entity 1: g31_binary_to_BCD" {  } { { "g31_binary_to_BCD.vhd" "" { Text "C:/altera/DSDLabs/trunk/Lab2.2/g31_binary_to_BCD.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_binary_to_seven_segment.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g31_binary_to_seven_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_binary_to_seven_segment-a " "Info: Found design unit 1: g31_binary_to_seven_segment-a" {  } { { "g31_binary_to_seven_segment.vhd" "" { Text "C:/altera/DSDLabs/trunk/Lab2.2/g31_binary_to_seven_segment.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_binary_to_seven_segment " "Info: Found entity 1: g31_binary_to_seven_segment" {  } { { "g31_binary_to_seven_segment.vhd" "" { Text "C:/altera/DSDLabs/trunk/Lab2.2/g31_binary_to_seven_segment.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_binary_to_seven_segment_circuit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g31_binary_to_seven_segment_circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g31_binary_to_seven_segment_circuit " "Info: Found entity 1: g31_binary_to_seven_segment_circuit" {  } { { "g31_binary_to_seven_segment_circuit.bdf" "" { Schematic "C:/altera/DSDLabs/trunk/Lab2.2/g31_binary_to_seven_segment_circuit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_seven_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g31_seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_seven_segment_decoder-a " "Info: Found design unit 1: g31_seven_segment_decoder-a" {  } { { "g31_seven_segment_decoder.vhd" "" { Text "C:/altera/DSDLabs/trunk/Lab2.2/g31_seven_segment_decoder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_seven_segment_decoder " "Info: Found entity 1: g31_seven_segment_decoder" {  } { { "g31_seven_segment_decoder.vhd" "" { Text "C:/altera/DSDLabs/trunk/Lab2.2/g31_seven_segment_decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_seven_segment_decoder_circuit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g31_seven_segment_decoder_circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g31_seven_segment_decoder_circuit " "Info: Found entity 1: g31_seven_segment_decoder_circuit" {  } { { "g31_seven_segment_decoder_circuit.bdf" "" { Schematic "C:/altera/DSDLabs/trunk/Lab2.2/g31_seven_segment_decoder_circuit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g31_seven_segment_decoder_circuit " "Info: Elaborating entity \"g31_seven_segment_decoder_circuit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_seven_segment_decoder g31_seven_segment_decoder:inst " "Info: Elaborating entity \"g31_seven_segment_decoder\" for hierarchy \"g31_seven_segment_decoder:inst\"" {  } { { "g31_seven_segment_decoder_circuit.bdf" "inst" { Schematic "C:/altera/DSDLabs/trunk/Lab2.2/g31_seven_segment_decoder_circuit.bdf" { { 128 392 600 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Info: Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 10 13:51:07 2014 " "Info: Processing ended: Mon Feb 10 13:51:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
