

================================================================
== Vitis HLS Report for 'tasi_metaLoader'
================================================================
* Date:           Tue Jul 19 06:13:22 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  4.277 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  8.554 ns|  8.554 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.27>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tasi_meta2pkgPushCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tasi_meta2pkgPushCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tasi_meta2pkgPushCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2txSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2txSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2txSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txAppStream2event_mergeEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txAppStream2event_mergeEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txAppStream2event_mergeEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tasi_meta2pkgPushCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2txSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txAppStream2event_mergeEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %m_axis_tx_data_rsp_V, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_tx_data_req_metadata_V, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:39]   --->   Operation 30 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tai_state_load = load i1 %tai_state"   --->   Operation 31 'load' 'tai_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%len_V = load i16 %tasi_writeMeta_length_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:89]   --->   Operation 32 'load' 'len_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tai_state_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:57]   --->   Operation 33 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %s_axis_tx_data_req_metadata_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 34 'nbreadreq' 'tmp_i' <Predicate = (!tai_state_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %tmp_i, void %tasi_metaLoader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:60]   --->   Operation 35 'br' 'br_ln60' <Predicate = (!tai_state_load)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%s_axis_tx_data_req_metadata_V_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %s_axis_tx_data_req_metadata_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'read' 's_axis_tx_data_req_metadata_V_read' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %s_axis_tx_data_req_metadata_V_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'trunc' 'trunc_ln145' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i16 %tasi_writeMeta_sessionID_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'store' 'store_ln145' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %s_axis_tx_data_req_metadata_V_read, i32 16, i32 31" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'partselect' 'trunc_ln145_s' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %trunc_ln145_s, i16 %tasi_writeMeta_length_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'store' 'store_ln145' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %tai_state"   --->   Operation 41 'store' 'store_ln0' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_i_245 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %txSar2txApp_upd_rsp, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 42 'nbreadreq' 'tmp_i_245' <Predicate = (tai_state_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %tmp_i_245, void %tasi_metaLoader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:72]   --->   Operation 43 'br' 'br_ln72' <Predicate = (tai_state_load)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %stateTable2txApp_rsp, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 44 'nbreadreq' 'tmp_3_i' <Predicate = (tai_state_load & tmp_i_245)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %tmp_3_i, void %tasi_metaLoader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:72]   --->   Operation 45 'br' 'br_ln72' <Predicate = (tai_state_load & tmp_i_245)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.16ns)   --->   "%state_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %stateTable2txApp_rsp" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'read' 'state_5' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (1.06ns)   --->   "%txSar2txApp_upd_rsp_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %txSar2txApp_upd_rsp" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'read' 'txSar2txApp_upd_rsp_read' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%writeSar_ackd_V = partselect i18 @_ssdm_op_PartSelect.i18.i128.i32.i32, i128 %txSar2txApp_upd_rsp_read, i32 32, i32 49" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'partselect' 'writeSar_ackd_V' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%writeSar_mempt_V = partselect i18 @_ssdm_op_PartSelect.i18.i128.i32.i32, i128 %txSar2txApp_upd_rsp_read, i32 64, i32 81" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'partselect' 'writeSar_mempt_V' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%writeSar_min_window_V = partselect i18 @_ssdm_op_PartSelect.i18.i128.i32.i32, i128 %txSar2txApp_upd_rsp_read, i32 96, i32 113" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'partselect' 'writeSar_min_window_V' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213 = sub i18 %writeSar_ackd_V, i18 %writeSar_mempt_V"   --->   Operation 51 'sub' 'sub_ln213' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 52 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%maxWriteLength = add i18 %sub_ln213, i18 262143"   --->   Operation 52 'add' 'maxWriteLength' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 53 [1/1] (0.79ns)   --->   "%usedLength = sub i18 %writeSar_mempt_V, i18 %writeSar_ackd_V"   --->   Operation 53 'sub' 'usedLength' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.69ns)   --->   "%icmp_ln886 = icmp_ugt  i18 %writeSar_min_window_V, i18 %usedLength"   --->   Operation 54 'icmp' 'icmp_ln886' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.79ns)   --->   "%usableWindow_V = sub i18 %writeSar_min_window_V, i18 %usedLength"   --->   Operation 55 'sub' 'usableWindow_V' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.29ns)   --->   "%usableWindow_V_1 = select i1 %icmp_ln886, i18 %usableWindow_V, i18 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:81]   --->   Operation 56 'select' 'usableWindow_V_1' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.85ns)   --->   "%icmp_ln86 = icmp_eq  i32 %state_5, i32 3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:86]   --->   Operation 57 'icmp' 'icmp_ln86' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:86]   --->   Operation 58 'br' 'br_ln86' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %tai_state"   --->   Operation 59 'store' 'store_ln0' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & !icmp_ln86)> <Delay = 0.38>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i16 %len_V"   --->   Operation 60 'zext' 'zext_ln886' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.69ns)   --->   "%icmp_ln886_2 = icmp_ugt  i18 %zext_ln886, i18 %maxWriteLength"   --->   Operation 61 'icmp' 'icmp_ln886_2' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.69ns)   --->   "%icmp_ln878 = icmp_ult  i18 %usableWindow_V_1, i18 %zext_ln886"   --->   Operation 62 'icmp' 'icmp_ln878' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.12ns)   --->   "%or_ln100 = or i1 %icmp_ln886_2, i1 %icmp_ln878" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:100]   --->   Operation 63 'or' 'or_ln100' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %or_ln100, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:100]   --->   Operation 64 'br' 'br_ln100' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %tai_state"   --->   Operation 65 'store' 'store_ln0' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %tai_state"   --->   Operation 66 'store' 'store_ln0' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & or_ln100)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.85>
ST_2 : Operation 67 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %txApp2stateTable_req, i16 %trunc_ln145" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 67 'write' 'write_ln174' <Predicate = (!tai_state_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i16 %trunc_ln145" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 68 'zext' 'zext_ln174' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.06ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %txApp2txSar_upd_req, i96 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'write' 'write_ln174' <Predicate = (!tai_state_load & tmp_i)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 64> <FIFO>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln69 = br void %tasi_metaLoader.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:69]   --->   Operation 70 'br' 'br_ln69' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_Val2_s = load i16 %tasi_writeMeta_sessionID_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:89]   --->   Operation 71 'load' 'p_Val2_s' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i15.i18.i16.i16, i15 16384, i18 %maxWriteLength, i16 %len_V, i16 %p_Val2_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'bitconcatenate' 'or_ln' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & !icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln174_11 = zext i65 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'zext' 'zext_ln174_11' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & !icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_tx_data_rsp_V, i96 %zext_ln174_11" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'write' 'write_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & !icmp_ln86)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i16 %p_Val2_s"   --->   Operation 75 'trunc' 'trunc_ln215' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_57_i = bitconcatenate i94 @_ssdm_op_BitConcatenate.i94.i12.i18.i48.i16, i12 %trunc_ln215, i18 %writeSar_mempt_V, i48 0, i16 %len_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'bitconcatenate' 'tmp_57_i' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln174 = or i94 %tmp_57_i, i94 72339073309605888" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'or' 'or_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln174_13 = zext i94 %or_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 78 'zext' 'zext_ln174_13' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tasi_meta2pkgPushCmd, i128 %zext_ln174_13" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 79 'write' 'write_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_58_i = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i18.i16.i16, i18 %maxWriteLength, i16 %len_V, i16 %p_Val2_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 80 'bitconcatenate' 'tmp_58_i' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln174_14 = zext i50 %tmp_58_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'zext' 'zext_ln174_14' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_tx_data_rsp_V, i96 %zext_ln174_14" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 82 'write' 'write_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln174_s = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i16.i14.i18.i16.i16.i32, i16 %len_V, i14 0, i18 %writeSar_mempt_V, i16 0, i16 %p_Val2_s, i32 0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'bitconcatenate' 'or_ln174_s' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln174_15 = zext i112 %or_ln174_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'zext' 'zext_ln174_15' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.06ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %txAppStream2event_mergeEvent, i128 %zext_ln174_15" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'write' 'write_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_2 : Operation 86 [1/1] (0.79ns)   --->   "%add_ln208 = add i18 %writeSar_mempt_V, i18 %zext_ln886"   --->   Operation 86 'add' 'add_ln208' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln174_2 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i15.i18.i16.i16, i15 16384, i18 %add_ln208, i16 0, i16 %p_Val2_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'bitconcatenate' 'or_ln174_2' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln174_16 = zext i65 %or_ln174_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 88 'zext' 'zext_ln174_16' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.06ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %txApp2txSar_upd_req, i96 %zext_ln174_16" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 89 'write' 'write_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 64> <FIFO>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln174_1 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i16.i18.i16.i16, i16 32768, i18 %usableWindow_V_1, i16 %len_V, i16 %p_Val2_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 90 'bitconcatenate' 'or_ln174_1' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & or_ln100)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln174_12 = zext i66 %or_ln174_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 91 'zext' 'zext_ln174_12' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & or_ln100)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_tx_data_rsp_V, i96 %zext_ln174_12" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'write' 'write_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & or_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 93 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_tx_data_rsp_V, i96 %zext_ln174_11" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 93 'write' 'write_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & !icmp_ln86)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln91 = br void %tasi_metaLoader.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:91]   --->   Operation 94 'br' 'br_ln91' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & !icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 95 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_tx_data_rsp_V, i96 %zext_ln174_14" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 95 'write' 'write_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %tasi_metaLoader.exit"   --->   Operation 96 'br' 'br_ln0' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 97 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_tx_data_rsp_V, i96 %zext_ln174_12" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 97 'write' 'write_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & or_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln106 = br void %tasi_metaLoader.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:106]   --->   Operation 98 'br' 'br_ln106' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & or_ln100)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 99 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_tx_data_req_metadata_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tx_data_rsp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tai_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ tasi_writeMeta_length_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ tasi_writeMeta_sessionID_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txApp2stateTable_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txApp2txSar_upd_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txSar2txApp_upd_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stateTable2txApp_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tasi_meta2pkgPushCmd]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txAppStream2event_mergeEvent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specinterface_ln0                  (specinterface ) [ 0000]
specpipeline_ln39                  (specpipeline  ) [ 0000]
tai_state_load                     (load          ) [ 0111]
len_V                              (load          ) [ 0110]
br_ln57                            (br            ) [ 0000]
tmp_i                              (nbreadreq     ) [ 0110]
br_ln60                            (br            ) [ 0000]
s_axis_tx_data_req_metadata_V_read (read          ) [ 0000]
trunc_ln145                        (trunc         ) [ 0110]
store_ln145                        (store         ) [ 0000]
trunc_ln145_s                      (partselect    ) [ 0000]
store_ln145                        (store         ) [ 0000]
store_ln0                          (store         ) [ 0000]
tmp_i_245                          (nbreadreq     ) [ 0111]
br_ln72                            (br            ) [ 0000]
tmp_3_i                            (nbreadreq     ) [ 0111]
br_ln72                            (br            ) [ 0000]
state_5                            (read          ) [ 0000]
txSar2txApp_upd_rsp_read           (read          ) [ 0000]
writeSar_ackd_V                    (partselect    ) [ 0000]
writeSar_mempt_V                   (partselect    ) [ 0110]
writeSar_min_window_V              (partselect    ) [ 0000]
sub_ln213                          (sub           ) [ 0000]
maxWriteLength                     (add           ) [ 0110]
usedLength                         (sub           ) [ 0000]
icmp_ln886                         (icmp          ) [ 0000]
usableWindow_V                     (sub           ) [ 0000]
usableWindow_V_1                   (select        ) [ 0110]
icmp_ln86                          (icmp          ) [ 0111]
br_ln86                            (br            ) [ 0000]
store_ln0                          (store         ) [ 0000]
zext_ln886                         (zext          ) [ 0110]
icmp_ln886_2                       (icmp          ) [ 0000]
icmp_ln878                         (icmp          ) [ 0000]
or_ln100                           (or            ) [ 0111]
br_ln100                           (br            ) [ 0000]
store_ln0                          (store         ) [ 0000]
store_ln0                          (store         ) [ 0000]
write_ln174                        (write         ) [ 0000]
zext_ln174                         (zext          ) [ 0000]
write_ln174                        (write         ) [ 0000]
br_ln69                            (br            ) [ 0000]
p_Val2_s                           (load          ) [ 0000]
or_ln                              (bitconcatenate) [ 0000]
zext_ln174_11                      (zext          ) [ 0101]
trunc_ln215                        (trunc         ) [ 0000]
tmp_57_i                           (bitconcatenate) [ 0000]
or_ln174                           (or            ) [ 0000]
zext_ln174_13                      (zext          ) [ 0000]
write_ln174                        (write         ) [ 0000]
tmp_58_i                           (bitconcatenate) [ 0000]
zext_ln174_14                      (zext          ) [ 0101]
or_ln174_s                         (bitconcatenate) [ 0000]
zext_ln174_15                      (zext          ) [ 0000]
write_ln174                        (write         ) [ 0000]
add_ln208                          (add           ) [ 0000]
or_ln174_2                         (bitconcatenate) [ 0000]
zext_ln174_16                      (zext          ) [ 0000]
write_ln174                        (write         ) [ 0000]
or_ln174_1                         (bitconcatenate) [ 0000]
zext_ln174_12                      (zext          ) [ 0101]
write_ln174                        (write         ) [ 0000]
br_ln91                            (br            ) [ 0000]
write_ln174                        (write         ) [ 0000]
br_ln0                             (br            ) [ 0000]
write_ln174                        (write         ) [ 0000]
br_ln106                           (br            ) [ 0000]
ret_ln0                            (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_tx_data_req_metadata_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tx_data_req_metadata_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_tx_data_rsp_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tx_data_rsp_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tai_state">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tai_state"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tasi_writeMeta_length_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tasi_writeMeta_length_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tasi_writeMeta_sessionID_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tasi_writeMeta_sessionID_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="txApp2stateTable_req">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txApp2stateTable_req"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="txApp2txSar_upd_req">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txApp2txSar_upd_req"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="txSar2txApp_upd_rsp">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txSar2txApp_upd_rsp"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stateTable2txApp_rsp">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stateTable2txApp_rsp"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tasi_meta2pkgPushCmd">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tasi_meta2pkgPushCmd"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="txAppStream2event_mergeEvent">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txAppStream2event_mergeEvent"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i65.i15.i18.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i96P128A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i94.i12.i18.i48.i16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i18.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i112.i16.i14.i18.i16.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i66.i16.i18.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_i_nbreadreq_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="s_axis_tx_data_req_metadata_V_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_tx_data_req_metadata_V_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_i_245_nbreadreq_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="128" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_245/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_3_i_nbreadreq_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_3_i/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="state_5_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_5/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="txSar2txApp_upd_rsp_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="128" slack="0"/>
<pin id="148" dir="0" index="1" bw="128" slack="0"/>
<pin id="149" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txSar2txApp_upd_rsp_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln174_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="0" index="2" bw="16" slack="1"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="96" slack="0"/>
<pin id="162" dir="0" index="2" bw="65" slack="0"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="96" slack="0"/>
<pin id="169" dir="0" index="2" bw="66" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="write_ln174_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="128" slack="0"/>
<pin id="176" dir="0" index="2" bw="94" slack="0"/>
<pin id="177" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln174_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="128" slack="0"/>
<pin id="183" dir="0" index="2" bw="112" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 store_ln0/1 store_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tai_state_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tai_state_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="len_V_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="len_V/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="trunc_ln145_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln145_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln145_s_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="0" index="3" bw="6" slack="0"/>
<pin id="216" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_s/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln145_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln0_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="writeSar_ackd_V_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="18" slack="0"/>
<pin id="235" dir="0" index="1" bw="128" slack="0"/>
<pin id="236" dir="0" index="2" bw="7" slack="0"/>
<pin id="237" dir="0" index="3" bw="7" slack="0"/>
<pin id="238" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="writeSar_ackd_V/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="writeSar_mempt_V_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="18" slack="0"/>
<pin id="245" dir="0" index="1" bw="128" slack="0"/>
<pin id="246" dir="0" index="2" bw="8" slack="0"/>
<pin id="247" dir="0" index="3" bw="8" slack="0"/>
<pin id="248" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="writeSar_mempt_V/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="writeSar_min_window_V_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="18" slack="0"/>
<pin id="255" dir="0" index="1" bw="128" slack="0"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="0" index="3" bw="8" slack="0"/>
<pin id="258" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="writeSar_min_window_V/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sub_ln213_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="18" slack="0"/>
<pin id="265" dir="0" index="1" bw="18" slack="0"/>
<pin id="266" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="maxWriteLength_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="18" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="maxWriteLength/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="usedLength_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="18" slack="0"/>
<pin id="277" dir="0" index="1" bw="18" slack="0"/>
<pin id="278" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="usedLength/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln886_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="18" slack="0"/>
<pin id="283" dir="0" index="1" bw="18" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="usableWindow_V_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="18" slack="0"/>
<pin id="289" dir="0" index="1" bw="18" slack="0"/>
<pin id="290" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="usableWindow_V/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="usableWindow_V_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="18" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="usableWindow_V_1/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln86_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="3" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln886_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln886_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="0" index="1" bw="18" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_2/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln878_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="18" slack="0"/>
<pin id="319" dir="0" index="1" bw="16" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="or_ln100_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln100/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln174_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="1"/>
<pin id="331" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_Val2_s_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="or_ln_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="65" slack="0"/>
<pin id="339" dir="0" index="1" bw="15" slack="0"/>
<pin id="340" dir="0" index="2" bw="18" slack="1"/>
<pin id="341" dir="0" index="3" bw="16" slack="1"/>
<pin id="342" dir="0" index="4" bw="16" slack="0"/>
<pin id="343" dir="1" index="5" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln174_11_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="65" slack="0"/>
<pin id="349" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_11/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln215_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_57_i_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="94" slack="0"/>
<pin id="358" dir="0" index="1" bw="12" slack="0"/>
<pin id="359" dir="0" index="2" bw="18" slack="1"/>
<pin id="360" dir="0" index="3" bw="1" slack="0"/>
<pin id="361" dir="0" index="4" bw="16" slack="1"/>
<pin id="362" dir="1" index="5" bw="94" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_57_i/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="or_ln174_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="94" slack="0"/>
<pin id="368" dir="0" index="1" bw="58" slack="0"/>
<pin id="369" dir="1" index="2" bw="94" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln174/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln174_13_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="94" slack="0"/>
<pin id="374" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_13/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_58_i_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="50" slack="0"/>
<pin id="379" dir="0" index="1" bw="18" slack="1"/>
<pin id="380" dir="0" index="2" bw="16" slack="1"/>
<pin id="381" dir="0" index="3" bw="16" slack="0"/>
<pin id="382" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_58_i/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln174_14_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="50" slack="0"/>
<pin id="387" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_14/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="or_ln174_s_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="112" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="1"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="0" index="3" bw="18" slack="1"/>
<pin id="395" dir="0" index="4" bw="1" slack="0"/>
<pin id="396" dir="0" index="5" bw="16" slack="0"/>
<pin id="397" dir="0" index="6" bw="1" slack="0"/>
<pin id="398" dir="1" index="7" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln174_s/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln174_15_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="112" slack="0"/>
<pin id="406" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_15/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln208_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="18" slack="1"/>
<pin id="411" dir="0" index="1" bw="16" slack="1"/>
<pin id="412" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="or_ln174_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="65" slack="0"/>
<pin id="415" dir="0" index="1" bw="15" slack="0"/>
<pin id="416" dir="0" index="2" bw="18" slack="0"/>
<pin id="417" dir="0" index="3" bw="1" slack="0"/>
<pin id="418" dir="0" index="4" bw="16" slack="0"/>
<pin id="419" dir="1" index="5" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln174_2/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln174_16_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="65" slack="0"/>
<pin id="427" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_16/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="or_ln174_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="66" slack="0"/>
<pin id="432" dir="0" index="1" bw="16" slack="0"/>
<pin id="433" dir="0" index="2" bw="18" slack="1"/>
<pin id="434" dir="0" index="3" bw="16" slack="1"/>
<pin id="435" dir="0" index="4" bw="16" slack="0"/>
<pin id="436" dir="1" index="5" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln174_1/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln174_12_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="66" slack="0"/>
<pin id="442" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_12/2 "/>
</bind>
</comp>

<comp id="445" class="1005" name="tai_state_load_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tai_state_load "/>
</bind>
</comp>

<comp id="449" class="1005" name="len_V_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="1"/>
<pin id="451" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="len_V "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_i_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="462" class="1005" name="trunc_ln145_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="1"/>
<pin id="464" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="468" class="1005" name="tmp_i_245_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_245 "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_3_i_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="476" class="1005" name="writeSar_mempt_V_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="18" slack="1"/>
<pin id="478" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="writeSar_mempt_V "/>
</bind>
</comp>

<comp id="483" class="1005" name="maxWriteLength_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="18" slack="1"/>
<pin id="485" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="maxWriteLength "/>
</bind>
</comp>

<comp id="489" class="1005" name="usableWindow_V_1_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="18" slack="1"/>
<pin id="491" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="usableWindow_V_1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="icmp_ln86_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="1"/>
<pin id="496" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="498" class="1005" name="zext_ln886_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="18" slack="1"/>
<pin id="500" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln886 "/>
</bind>
</comp>

<comp id="503" class="1005" name="or_ln100_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln100 "/>
</bind>
</comp>

<comp id="507" class="1005" name="zext_ln174_11_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="96" slack="1"/>
<pin id="509" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174_11 "/>
</bind>
</comp>

<comp id="512" class="1005" name="zext_ln174_14_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="96" slack="1"/>
<pin id="514" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174_14 "/>
</bind>
</comp>

<comp id="517" class="1005" name="zext_ln174_12_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="96" slack="1"/>
<pin id="519" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="50" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="56" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="80" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="82" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="88" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="96" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="96" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="78" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="4" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="4" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="118" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="8" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="118" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="225"><net_src comp="211" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="4" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="58" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="146" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="60" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="62" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="249"><net_src comp="58" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="146" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="64" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="66" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="259"><net_src comp="58" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="146" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="68" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="70" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="267"><net_src comp="233" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="243" pin="4"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="72" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="243" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="233" pin="4"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="253" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="275" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="253" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="275" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="281" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="287" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="74" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="305"><net_src comp="140" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="76" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="197" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="269" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="293" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="307" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="311" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="336"><net_src comp="8" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="344"><net_src comp="84" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="86" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="333" pin="1"/><net_sink comp="337" pin=4"/></net>

<net id="350"><net_src comp="337" pin="5"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="355"><net_src comp="333" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="90" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="92" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="370"><net_src comp="356" pin="5"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="94" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="383"><net_src comp="98" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="333" pin="1"/><net_sink comp="377" pin=3"/></net>

<net id="388"><net_src comp="377" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="399"><net_src comp="100" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="102" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="104" pin="0"/><net_sink comp="390" pin=4"/></net>

<net id="402"><net_src comp="333" pin="1"/><net_sink comp="390" pin=5"/></net>

<net id="403"><net_src comp="26" pin="0"/><net_sink comp="390" pin=6"/></net>

<net id="407"><net_src comp="390" pin="7"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="420"><net_src comp="84" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="86" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="409" pin="2"/><net_sink comp="413" pin=2"/></net>

<net id="423"><net_src comp="104" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="424"><net_src comp="333" pin="1"/><net_sink comp="413" pin=4"/></net>

<net id="428"><net_src comp="413" pin="5"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="437"><net_src comp="106" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="108" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="333" pin="1"/><net_sink comp="430" pin=4"/></net>

<net id="443"><net_src comp="430" pin="5"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="448"><net_src comp="193" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="197" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="337" pin=3"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="356" pin=4"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="456"><net_src comp="449" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="430" pin=3"/></net>

<net id="461"><net_src comp="110" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="201" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="471"><net_src comp="124" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="132" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="243" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="390" pin=3"/></net>

<net id="482"><net_src comp="476" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="486"><net_src comp="269" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="492"><net_src comp="293" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="497"><net_src comp="301" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="307" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="506"><net_src comp="323" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="347" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="515"><net_src comp="385" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="520"><net_src comp="440" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="166" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_tx_data_rsp_V | {3 }
	Port: tai_state | {1 }
	Port: tasi_writeMeta_length_V | {1 }
	Port: tasi_writeMeta_sessionID_V | {1 }
	Port: txApp2stateTable_req | {2 }
	Port: txApp2txSar_upd_req | {2 }
	Port: tasi_meta2pkgPushCmd | {2 }
	Port: txAppStream2event_mergeEvent | {2 }
 - Input state : 
	Port: tasi_metaLoader : s_axis_tx_data_req_metadata_V | {1 }
	Port: tasi_metaLoader : tai_state | {1 }
	Port: tasi_metaLoader : tasi_writeMeta_length_V | {1 }
	Port: tasi_metaLoader : tasi_writeMeta_sessionID_V | {2 }
	Port: tasi_metaLoader : txSar2txApp_upd_rsp | {1 }
	Port: tasi_metaLoader : stateTable2txApp_rsp | {1 }
  - Chain level:
	State 1
		br_ln57 : 1
		store_ln145 : 1
		store_ln145 : 1
		sub_ln213 : 1
		maxWriteLength : 2
		usedLength : 1
		icmp_ln886 : 2
		usableWindow_V : 2
		usableWindow_V_1 : 3
		br_ln86 : 1
		zext_ln886 : 1
		icmp_ln886_2 : 3
		icmp_ln878 : 4
		or_ln100 : 5
		br_ln100 : 5
	State 2
		write_ln174 : 1
		or_ln : 1
		zext_ln174_11 : 2
		write_ln174 : 3
		trunc_ln215 : 1
		tmp_57_i : 2
		or_ln174 : 3
		zext_ln174_13 : 3
		write_ln174 : 4
		tmp_58_i : 1
		zext_ln174_14 : 2
		write_ln174 : 3
		or_ln174_s : 1
		zext_ln174_15 : 2
		write_ln174 : 3
		or_ln174_2 : 1
		zext_ln174_16 : 2
		write_ln174 : 3
		or_ln174_1 : 1
		zext_ln174_12 : 2
		write_ln174 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|
|          |                sub_ln213_fu_263                |    0    |    18   |
|    sub   |                usedLength_fu_275               |    0    |    25   |
|          |              usableWindow_V_fu_287             |    0    |    25   |
|----------|------------------------------------------------|---------|---------|
|          |                icmp_ln886_fu_281               |    0    |    13   |
|   icmp   |                icmp_ln86_fu_301                |    0    |    20   |
|          |               icmp_ln886_2_fu_311              |    0    |    13   |
|          |                icmp_ln878_fu_317               |    0    |    13   |
|----------|------------------------------------------------|---------|---------|
|    add   |              maxWriteLength_fu_269             |    0    |    18   |
|          |                add_ln208_fu_409                |    0    |    25   |
|----------|------------------------------------------------|---------|---------|
|  select  |             usableWindow_V_1_fu_293            |    0    |    18   |
|----------|------------------------------------------------|---------|---------|
|    or    |                 or_ln100_fu_323                |    0    |    2    |
|          |                 or_ln174_fu_366                |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |             tmp_i_nbreadreq_fu_110             |    0    |    0    |
| nbreadreq|           tmp_i_245_nbreadreq_fu_124           |    0    |    0    |
|          |            tmp_3_i_nbreadreq_fu_132            |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          | s_axis_tx_data_req_metadata_V_read_read_fu_118 |    0    |    0    |
|   read   |               state_5_read_fu_140              |    0    |    0    |
|          |      txSar2txApp_upd_rsp_read_read_fu_146      |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |            write_ln174_write_fu_152            |    0    |    0    |
|          |                grp_write_fu_159                |    0    |    0    |
|   write  |                grp_write_fu_166                |    0    |    0    |
|          |            write_ln174_write_fu_173            |    0    |    0    |
|          |            write_ln174_write_fu_180            |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   trunc  |               trunc_ln145_fu_201               |    0    |    0    |
|          |               trunc_ln215_fu_352               |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |              trunc_ln145_s_fu_211              |    0    |    0    |
|partselect|             writeSar_ackd_V_fu_233             |    0    |    0    |
|          |             writeSar_mempt_V_fu_243            |    0    |    0    |
|          |          writeSar_min_window_V_fu_253          |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                zext_ln886_fu_307               |    0    |    0    |
|          |                zext_ln174_fu_329               |    0    |    0    |
|          |              zext_ln174_11_fu_347              |    0    |    0    |
|   zext   |              zext_ln174_13_fu_372              |    0    |    0    |
|          |              zext_ln174_14_fu_385              |    0    |    0    |
|          |              zext_ln174_15_fu_404              |    0    |    0    |
|          |              zext_ln174_16_fu_425              |    0    |    0    |
|          |              zext_ln174_12_fu_440              |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                  or_ln_fu_337                  |    0    |    0    |
|          |                 tmp_57_i_fu_356                |    0    |    0    |
|bitconcatenate|                 tmp_58_i_fu_377                |    0    |    0    |
|          |                or_ln174_s_fu_390               |    0    |    0    |
|          |                or_ln174_2_fu_413               |    0    |    0    |
|          |                or_ln174_1_fu_430               |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   Total  |                                                |    0    |   190   |
|----------|------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    icmp_ln86_reg_494   |    1   |
|      len_V_reg_449     |   16   |
| maxWriteLength_reg_483 |   18   |
|    or_ln100_reg_503    |    1   |
| tai_state_load_reg_445 |    1   |
|     tmp_3_i_reg_472    |    1   |
|    tmp_i_245_reg_468   |    1   |
|      tmp_i_reg_458     |    1   |
|   trunc_ln145_reg_462  |   16   |
|usableWindow_V_1_reg_489|   18   |
|writeSar_mempt_V_reg_476|   18   |
|  zext_ln174_11_reg_507 |   96   |
|  zext_ln174_12_reg_517 |   96   |
|  zext_ln174_14_reg_512 |   96   |
|   zext_ln886_reg_498   |   18   |
+------------------------+--------+
|          Total         |   398  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_159 |  p2  |   2  |  65  |   130  ||    9    |
| grp_write_fu_166 |  p2  |   6  |  66  |   396  ||    31   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   526  || 0.905429||    40   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   190  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   40   |
|  Register |    -   |   398  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   398  |   230  |
+-----------+--------+--------+--------+
