@!@!@STARTMSG 2262:0 @!@!@
TLC2 Version 2.20 of Day Month 20?? (rev: bacd9d2)
@!@!@ENDMSG 2262 @!@!@
@!@!@STARTMSG 2187:0 @!@!@
Running breadth-first search Model-Checking with fp 41 and seed -2651596566358075218 with 1 worker on 8 cores with 2590MB heap and 64MB offheap memory [pid: 13111] (Linux 6.8.0-52-generic amd64, Ubuntu 11.0.26 x86_64, MSBDiskFPSet, DiskStateQueue).
@!@!@ENDMSG 2187 @!@!@
@!@!@STARTMSG 2220:0 @!@!@
Starting SANY...
@!@!@ENDMSG 2220 @!@!@
Parsing file /home/ajr/Desktop/VF/Estudo_teste1/Ficha1/Clockdefective.tla
Parsing file /tmp/tlc-13485364046222263696/Naturals.tla (jar:file:/home/ajr/.vscode/extensions/tlaplus.vscode-ide-2025.3.80550/tools/tla2tools.jar!/tla2sany/StandardModules/Naturals.tla)
Semantic processing of module Naturals
Semantic processing of module Clockdefective
@!@!@STARTMSG 2219:0 @!@!@
SANY finished.
@!@!@ENDMSG 2219 @!@!@
@!@!@STARTMSG 2185:0 @!@!@
Starting... (2025-03-12 22:02:58)
@!@!@ENDMSG 2185 @!@!@
@!@!@STARTMSG 2212:0 @!@!@
Implied-temporal checking--satisfiability problem has 2 branches.
@!@!@ENDMSG 2212 @!@!@
@!@!@STARTMSG 2189:0 @!@!@
Computing initial states...
@!@!@ENDMSG 2189 @!@!@
@!@!@STARTMSG 2190:0 @!@!@
Finished computing initial states: 1 distinct state generated at 2025-03-12 22:02:58.
@!@!@ENDMSG 2190 @!@!@
@!@!@STARTMSG 2200:0 @!@!@
Progress(24) at 2025-03-12 22:02:58: 26 states generated, 24 distinct states found, 0 states left on queue.
@!@!@ENDMSG 2200 @!@!@
@!@!@STARTMSG 2192:0 @!@!@
Checking 2 branches of temporal properties for the complete state space with 48 total distinct states at (2025-03-12 22:02:58)
@!@!@ENDMSG 2192 @!@!@
@!@!@STARTMSG 2116:1 @!@!@
Temporal properties were violated.

@!@!@ENDMSG 2116 @!@!@
@!@!@STARTMSG 2264:1 @!@!@
The following behavior constitutes a counter-example:

@!@!@ENDMSG 2264 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
1: <Initial predicate>
h = 0

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
2: <ChangeHour line 20, col 5 to line 21, col 17 of module Clockdefective>
h = 1

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
3: <ChangeHour line 20, col 5 to line 21, col 17 of module Clockdefective>
h = 2

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
4: <ChangeHour line 20, col 5 to line 21, col 17 of module Clockdefective>
h = 3

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
5: <ChangeHour line 20, col 5 to line 21, col 17 of module Clockdefective>
h = 4

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
6: <ChangeHour line 20, col 5 to line 21, col 17 of module Clockdefective>
h = 5

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
7: <ChangeHour line 20, col 5 to line 21, col 17 of module Clockdefective>
h = 6

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
8: <ChangeHour line 20, col 5 to line 21, col 17 of module Clockdefective>
h = 7

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
9: <ChangeHour line 20, col 5 to line 21, col 17 of module Clockdefective>
h = 8

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
10: <ChangeHour line 20, col 5 to line 21, col 17 of module Clockdefective>
h = 9

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
11: <ChangeHour line 20, col 5 to line 21, col 17 of module Clockdefective>
h = 10

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
12: <ChangeHour line 20, col 5 to line 21, col 17 of module Clockdefective>
h = 11

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2122:4 @!@!@
1: Back to state: <AmbiguousStep line 16, col 5 to line 17, col 26 of module Clockdefective>

@!@!@ENDMSG 2122 @!@!@
@!@!@STARTMSG 2267:0 @!@!@
Finished checking temporal properties in 00s at 2025-03-12 22:02:58
@!@!@ENDMSG 2267 @!@!@
@!@!@STARTMSG 2201:0 @!@!@
The coverage statistics at 2025-03-12 22:02:58
@!@!@ENDMSG 2201 @!@!@
@!@!@STARTMSG 2773:0 @!@!@
<Init line 9, col 1 to line 9, col 4 of module Clockdefective>: 2:2
@!@!@ENDMSG 2773 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 9, col 9 to line 9, col 13 of module Clockdefective: 2
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2772:0 @!@!@
<Midnight1 line 11, col 1 to line 11, col 9 of module Clockdefective>: 0:1
@!@!@ENDMSG 2772 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 12, col 8 to line 12, col 13 of module Clockdefective: 37
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 12, col 8 to line 12, col 8 of module Clockdefective: 36
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 13, col 8 to line 13, col 13 of module Clockdefective: 1
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2772:0 @!@!@
<AmbiguousStep line 15, col 1 to line 15, col 13 of module Clockdefective>: 1:4
@!@!@ENDMSG 2772 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 16, col 8 to line 16, col 13 of module Clockdefective: 27
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 16, col 8 to line 16, col 8 of module Clockdefective: 25
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 17, col 9 to line 17, col 25 of module Clockdefective: 2
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2772:0 @!@!@
<ChangeHour line 19, col 1 to line 19, col 10 of module Clockdefective>: 22:33
@!@!@ENDMSG 2772 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 20, col 9 to line 20, col 14 of module Clockdefective: 22
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 20, col 9 to line 20, col 9 of module Clockdefective: 36
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 20, col 20 to line 20, col 25 of module Clockdefective: 11
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 20, col 20 to line 20, col 20 of module Clockdefective: 36
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 20, col 30 to line 20, col 35 of module Clockdefective: 11
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 20, col 30 to line 20, col 30 of module Clockdefective: 12
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 21, col 8 to line 21, col 17 of module Clockdefective: 33
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2774:0 @!@!@
<TypeOK line 7, col 1 to line 7, col 6 of module Clockdefective>
@!@!@ENDMSG 2774 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 7, col 11 to line 7, col 21 of module Clockdefective: 24
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2774:0 @!@!@
<Action line 28, col 14 to line 28, col 20 of module Clockdefective>
@!@!@ENDMSG 2774 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 28, col 14 to line 28, col 20 of module Clockdefective: 24
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2202:0 @!@!@
End of statistics.
@!@!@ENDMSG 2202 @!@!@
@!@!@STARTMSG 2200:0 @!@!@
Progress(24) at 2025-03-12 22:02:58: 26 states generated (1 315 s/min), 24 distinct states found (1 214 ds/min), 0 states left on queue.
@!@!@ENDMSG 2200 @!@!@
@!@!@STARTMSG 2199:0 @!@!@
26 states generated, 24 distinct states found, 0 states left on queue.
@!@!@ENDMSG 2199 @!@!@
@!@!@STARTMSG 2194:0 @!@!@
The depth of the complete state graph search is 24.
@!@!@ENDMSG 2194 @!@!@
@!@!@STARTMSG 2186:0 @!@!@
Finished in 1199ms at (2025-03-12 22:02:58)
@!@!@ENDMSG 2186 @!@!@
