
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002675                       # Number of seconds simulated
sim_ticks                                  2674846000                       # Number of ticks simulated
final_tick                                 2674846000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  72647                       # Simulator instruction rate (inst/s)
host_op_rate                                   112943                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               59749238                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670628                       # Number of bytes of host memory used
host_seconds                                    44.77                       # Real time elapsed on the host
sim_insts                                     3252256                       # Number of instructions simulated
sim_ops                                       5056231                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2674846000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         160064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             211456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3304                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          19213069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          59840454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              79053523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     19213069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19213069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         19213069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         59840454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             79053523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6907                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3304                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3304                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 211456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  211456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2674734000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3304                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.544994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.634494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.337377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          134     16.98%     16.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          446     56.53%     73.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           66      8.37%     81.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      2.66%     84.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           27      3.42%     87.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      1.77%     89.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      1.14%     90.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      1.14%     92.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           63      7.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          789                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       160064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 19213068.714983966202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 59840454.366344831884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26543500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    102451750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33055.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40964.31                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     67045250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               128995250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16520000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20292.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39042.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        79.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     79.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2506                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     809544.19                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3570000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1886115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13273260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         151816080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             50700360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              7297440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       630976320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       162255360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        193230360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1215114885                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            454.274708                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2544263000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     12620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      64220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    738160250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    422552750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      53533500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1383759500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2127720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1108140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10317300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         50400480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25603830                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2070720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       207558090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        49667040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        492432600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              841285920                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            314.517516                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2613215750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3203000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      21320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2028790500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    129330500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      37043000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    455159000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2674846000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1111977                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1111977                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             93950                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               771693                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   38563                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3886                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          771693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             597446                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           174247                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        19490                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2674846000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      554020                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      401224                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           452                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            90                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2674846000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2674846000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      861932                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           149                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2674846000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2674847                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             923985                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        6092205                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1111977                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             636009                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1620610                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  188434                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        108                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           564                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    861855                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 22522                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2639564                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.572210                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.589714                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1226412     46.46%     46.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    15602      0.59%     47.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    48152      1.82%     48.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    40029      1.52%     50.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   115344      4.37%     54.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   142019      5.38%     60.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   129934      4.92%     65.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   130568      4.95%     70.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   791504     29.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2639564                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.415716                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.277590                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   858077                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                375911                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1245942                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 65417                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  94217                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8912242                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  94217                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   903586                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  347034                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2459                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1249722                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 42546                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8612989                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1616                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   7454                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    354                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  18275                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            10408563                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20079416                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         12621921                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12311                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6118216                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4290347                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 90                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             62                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    132961                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               613998                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              487807                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1147                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           126482                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7651690                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7094511                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             22495                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2595535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2362142                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2639564                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.687759                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.512263                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              943127     35.73%     35.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               47203      1.79%     37.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              427445     16.19%     53.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              258045      9.78%     63.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              199369      7.55%     71.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              193394      7.33%     78.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              395541     14.99%     93.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              122929      4.66%     98.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               52511      1.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2639564                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  248438     99.55%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.01%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     22      0.01%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    628      0.25%     99.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   415      0.17%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                17      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               22      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2210      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6098533     85.96%     85.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     85.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1142      0.02%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 155      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  414      0.01%     86.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  825      0.01%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1049      0.01%     86.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 615      0.01%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                199      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               571768      8.06%     94.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              415603      5.86%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1575      0.02%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            393      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7094511                       # Type of FU issued
system.cpu.iq.rate                           2.652305                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      249563                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.035177                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           17089904                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          10236933                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6795551                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10740                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10612                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4818                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7336489                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5375                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            17381                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       178124                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          247                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       158572                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           206                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  94217                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  304678                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4818                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7651767                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             12945                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                613998                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               487807                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 57                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    605                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4004                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            247                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          47200                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        55943                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               103143                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               6887827                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                553998                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            206684                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       955218                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   755025                       # Number of branches executed
system.cpu.iew.exec_stores                     401220                       # Number of stores executed
system.cpu.iew.exec_rate                     2.575036                       # Inst execution rate
system.cpu.iew.wb_sent                        6820122                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       6800369                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5223711                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7204933                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.542339                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.725019                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2595639                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             93981                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2271706                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.225742                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.872759                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       960401     42.28%     42.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       376443     16.57%     58.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       256047     11.27%     70.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       140169      6.17%     76.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        70611      3.11%     79.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        61134      2.69%     82.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        40871      1.80%     83.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        14393      0.63%     84.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       351637     15.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2271706                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3252256                       # Number of instructions committed
system.cpu.commit.committedOps                5056231                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         765109                       # Number of memory references committed
system.cpu.commit.loads                        435874                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     587118                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   5053345                       # Number of committed integer instructions.
system.cpu.commit.function_calls                25162                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1154      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4286915     84.78%     84.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     84.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     84.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     84.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     84.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     84.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          435212      8.61%     93.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         328899      6.50%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5056231                       # Class of committed instruction
system.cpu.commit.bw_lim_events                351637                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      9571939                       # The number of ROB reads
system.cpu.rob.rob_writes                    15674763                       # The number of ROB writes
system.cpu.timesIdled                             487                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35283                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3252256                       # Number of Instructions Simulated
system.cpu.committedOps                       5056231                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.822459                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.822459                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.215866                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.215866                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  9754208                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5660249                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7612                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4017                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3054321                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2614580                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2542013                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2674846000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           979.674071                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              860013                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2920                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            294.525000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   979.674071                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.956713                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956713                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          329                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          618                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1733494                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1733494                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2674846000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       528899                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          528899                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       328194                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         328194                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       857093                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           857093                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       857093                       # number of overall hits
system.cpu.dcache.overall_hits::total          857093                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7153                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1041                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1041                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         8194                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8194                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8194                       # number of overall misses
system.cpu.dcache.overall_misses::total          8194                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    613389000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    613389000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    119305000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    119305000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    732694000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    732694000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    732694000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    732694000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       536052                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       536052                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       329235                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       329235                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       865287                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       865287                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       865287                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       865287                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013344                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013344                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003162                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009470                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009470                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009470                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009470                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 85752.691179                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85752.691179                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 114606.147935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 114606.147935                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 89418.354894                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89418.354894                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 89418.354894                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89418.354894                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7181                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               198                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.267677                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          841                       # number of writebacks
system.cpu.dcache.writebacks::total               841                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5266                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5266                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         5274                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5274                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5274                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5274                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1887                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1887                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1033                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         2920                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2920                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2920                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2920                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    181808000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    181808000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    116760000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    116760000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    298568000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    298568000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    298568000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    298568000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003520                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003520                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003138                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003138                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003375                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003375                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003375                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003375                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 96347.641759                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96347.641759                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 113030.009681                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 113030.009681                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102249.315068                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102249.315068                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102249.315068                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102249.315068                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1896                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2674846000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2674846000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2674846000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           676.402083                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              861575                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               815                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1057.147239                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   676.402083                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.660549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.660549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          721                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          671                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.704102                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1724525                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1724525                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2674846000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       860760                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          860760                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       860760                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           860760                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       860760                       # number of overall hits
system.cpu.icache.overall_hits::total          860760                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1095                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1095                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1095                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1095                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1095                       # number of overall misses
system.cpu.icache.overall_misses::total          1095                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    109085998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109085998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    109085998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109085998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    109085998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109085998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       861855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       861855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       861855                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       861855                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       861855                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       861855                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001271                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001271                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001271                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001271                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001271                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99621.915982                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99621.915982                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99621.915982                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99621.915982                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99621.915982                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99621.915982                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          214                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           94                       # number of writebacks
system.cpu.icache.writebacks::total                94                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          280                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          280                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          280                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          280                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          280                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          280                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          815                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          815                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          815                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          815                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          815                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          815                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86526998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86526998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86526998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86526998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86526998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86526998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000946                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000946                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000946                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000946                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000946                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000946                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 106168.095706                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106168.095706                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 106168.095706                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106168.095706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 106168.095706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106168.095706                       # average overall mshr miss latency
system.cpu.icache.replacements                     94                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2674846000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2674846000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2674846000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2695.853314                       # Cycle average of tags in use
system.l2.tags.total_refs                        5717                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3304                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.730327                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       736.708353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1959.144961                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.059788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.082271                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          341                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2906                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.100830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     49040                       # Number of tag accesses
system.l2.tags.data_accesses                    49040                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2674846000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          841                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              841                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           93                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               93                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   106                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               313                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  419                       # number of demand (read+write) hits
system.l2.demand_hits::total                      431                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data                 419                       # number of overall hits
system.l2.overall_hits::total                     431                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             927                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 927                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              803                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1574                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2501                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3304                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               803                       # number of overall misses
system.l2.overall_misses::.cpu.data              2501                       # number of overall misses
system.l2.overall_misses::total                  3304                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    111400000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     111400000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83807000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83807000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    169454000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    169454000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     83807000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    280854000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        364661000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83807000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    280854000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       364661000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          841                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          841                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           93                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           93                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1033                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1033                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         1887                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1887                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2920                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3735                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2920                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3735                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.897386                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.897386                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985276                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.834128                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.834128                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985276                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.856507                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.884605                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985276                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.856507                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.884605                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 120172.599784                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120172.599784                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104367.372354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104367.372354                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 107658.195680                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107658.195680                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 104367.372354                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 112296.681327                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110369.552058                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104367.372354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 112296.681327                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110369.552058                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          927                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            927                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1574                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1574                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3304                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3304                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     92860000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     92860000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     67747000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     67747000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    137974000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    137974000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     67747000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    230834000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    298581000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     67747000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    230834000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    298581000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.897386                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.897386                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.834128                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.834128                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.856507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.884605                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.856507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.884605                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 100172.599784                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100172.599784                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84367.372354                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84367.372354                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87658.195680                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87658.195680                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84367.372354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92296.681327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90369.552058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84367.372354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92296.681327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90369.552058                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3304                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2674846000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2377                       # Transaction distribution
system.membus.trans_dist::ReadExReq               927                       # Transaction distribution
system.membus.trans_dist::ReadExResp              927                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2377                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       211456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       211456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  211456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3304                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3304    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3304                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3304000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17519250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         5725                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         1990                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2674846000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2702                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          841                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           94                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1055                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1033                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1033                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           815                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1887                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  9460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       240704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 298880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3735                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002142                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046237                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3727     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3735                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7595000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2447997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8760000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
