Running: D:\Polytech\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Admin/Desktop/MKS/Lab_2_Example/TopLevel_isim_beh.exe -prj C:/Users/Admin/Desktop/MKS/Lab_2_Example/TopLevel_beh.prj work.TopLevel 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Admin/Desktop/MKS/Lab_2_Example/TransitionLogic.vhd" into library work
Parsing VHDL file "C:/Users/Admin/Desktop/MKS/Lab_2_Example/OutputLogic.vhd" into library work
Parsing VHDL file "C:/Users/Admin/Desktop/MKS/Lab_2_Example/LightController.vhf" into library work
Parsing VHDL file "C:/Users/Admin/Desktop/MKS/Lab_2_Example/TopLevel.vhf" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture cc16re_hxilinx_toplevel_v of entity CC16RE_HXILINX_TopLevel [cc16re_hxilinx_toplevel_default]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture out_logic_arch of entity out_logic_intf [out_logic_intf_default]
Compiling architecture transition_logic_arch of entity transition_logic_intf [transition_logic_intf_default]
Compiling architecture behavioral of entity LightController_MUSER_TopLevel [lightcontroller_muser_toplevel_d...]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture behavioral of entity toplevel
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Built simulation executable C:/Users/Admin/Desktop/MKS/Lab_2_Example/TopLevel_isim_beh.exe
Fuse Memory Usage: 50012 KB
Fuse CPU Usage: 390 ms
