DECL|_ARC_V2_AUX_IRQ_ACT|macro|_ARC_V2_AUX_IRQ_ACT
DECL|_ARC_V2_AUX_IRQ_CTRL|macro|_ARC_V2_AUX_IRQ_CTRL
DECL|_ARC_V2_AUX_IRQ_HINT|macro|_ARC_V2_AUX_IRQ_HINT
DECL|_ARC_V2_AUX_REGS__H_|macro|_ARC_V2_AUX_REGS__H_
DECL|_ARC_V2_ECR_CODE|macro|_ARC_V2_ECR_CODE
DECL|_ARC_V2_ECR_PARAMETER|macro|_ARC_V2_ECR_PARAMETER
DECL|_ARC_V2_ECR_VECTOR|macro|_ARC_V2_ECR_VECTOR
DECL|_ARC_V2_ECR|macro|_ARC_V2_ECR
DECL|_ARC_V2_EFA|macro|_ARC_V2_EFA
DECL|_ARC_V2_ERET|macro|_ARC_V2_ERET
DECL|_ARC_V2_ERSTATUS|macro|_ARC_V2_ERSTATUS
DECL|_ARC_V2_ICAUSE|macro|_ARC_V2_ICAUSE
DECL|_ARC_V2_IC_CTRL|macro|_ARC_V2_IC_CTRL
DECL|_ARC_V2_IRQ_ENABLE|macro|_ARC_V2_IRQ_ENABLE
DECL|_ARC_V2_IRQ_PENDING|macro|_ARC_V2_IRQ_PENDING
DECL|_ARC_V2_IRQ_PRIORITY|macro|_ARC_V2_IRQ_PRIORITY
DECL|_ARC_V2_IRQ_PRIO_PEND|macro|_ARC_V2_IRQ_PRIO_PEND
DECL|_ARC_V2_IRQ_PULSE_CANCEL|macro|_ARC_V2_IRQ_PULSE_CANCEL
DECL|_ARC_V2_IRQ_SELECT|macro|_ARC_V2_IRQ_SELECT
DECL|_ARC_V2_IRQ_STATUS|macro|_ARC_V2_IRQ_STATUS
DECL|_ARC_V2_IRQ_TRIGGER|macro|_ARC_V2_IRQ_TRIGGER
DECL|_ARC_V2_IRQ_VECT_BASE|macro|_ARC_V2_IRQ_VECT_BASE
DECL|_ARC_V2_LP_END|macro|_ARC_V2_LP_END
DECL|_ARC_V2_LP_START|macro|_ARC_V2_LP_START
DECL|_ARC_V2_STATUS32_AE_BIT|macro|_ARC_V2_STATUS32_AE_BIT
DECL|_ARC_V2_STATUS32_AE|macro|_ARC_V2_STATUS32_AE
DECL|_ARC_V2_STATUS32_C|macro|_ARC_V2_STATUS32_C
DECL|_ARC_V2_STATUS32_DE|macro|_ARC_V2_STATUS32_DE
DECL|_ARC_V2_STATUS32_DZ|macro|_ARC_V2_STATUS32_DZ
DECL|_ARC_V2_STATUS32_ES|macro|_ARC_V2_STATUS32_ES
DECL|_ARC_V2_STATUS32_E|macro|_ARC_V2_STATUS32_E
DECL|_ARC_V2_STATUS32_H|macro|_ARC_V2_STATUS32_H
DECL|_ARC_V2_STATUS32_IE|macro|_ARC_V2_STATUS32_IE
DECL|_ARC_V2_STATUS32_L|macro|_ARC_V2_STATUS32_L
DECL|_ARC_V2_STATUS32_N|macro|_ARC_V2_STATUS32_N
DECL|_ARC_V2_STATUS32_P0|macro|_ARC_V2_STATUS32_P0
DECL|_ARC_V2_STATUS32_RB|macro|_ARC_V2_STATUS32_RB
DECL|_ARC_V2_STATUS32_SC|macro|_ARC_V2_STATUS32_SC
DECL|_ARC_V2_STATUS32_U|macro|_ARC_V2_STATUS32_U
DECL|_ARC_V2_STATUS32_V|macro|_ARC_V2_STATUS32_V
DECL|_ARC_V2_STATUS32_Z|macro|_ARC_V2_STATUS32_Z
DECL|_ARC_V2_STATUS32|macro|_ARC_V2_STATUS32
DECL|_ARC_V2_TMR0_CONTROL|macro|_ARC_V2_TMR0_CONTROL
DECL|_ARC_V2_TMR0_COUNT|macro|_ARC_V2_TMR0_COUNT
DECL|_ARC_V2_TMR0_LIMIT|macro|_ARC_V2_TMR0_LIMIT
DECL|_ARC_V2_TMR1_CONTROL|macro|_ARC_V2_TMR1_CONTROL
DECL|_ARC_V2_TMR1_COUNT|macro|_ARC_V2_TMR1_COUNT
DECL|_ARC_V2_TMR1_LIMIT|macro|_ARC_V2_TMR1_LIMIT
DECL|_arc_v2_aux_reg_read|macro|_arc_v2_aux_reg_read
DECL|_arc_v2_aux_reg_read|macro|_arc_v2_aux_reg_read
DECL|_arc_v2_aux_reg_write|macro|_arc_v2_aux_reg_write
DECL|_arc_v2_aux_reg_write|macro|_arc_v2_aux_reg_write
