// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "12/28/2016 16:58:54"

// 
// Device: Altera EPM570T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	BusB,
	clk,
	rst_n,
	rs232_rx,
	BusA,
	BusC,
	BusD,
	led);
output 	[33:33] BusB;
input 	clk;
input 	rst_n;
input 	rs232_rx;
output 	[17:8] BusA;
output 	[55:55] BusC;
output 	[91:67] BusD;
output 	led;

// Design Ports Information
// led	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[9]	=>  Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[10]	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[11]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[12]	=>  Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[13]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[14]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[68]	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[70]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[72]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[74]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[76]	=>  Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[77]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[78]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[79]	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[80]	=>  Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[82]	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[84]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[85]	=>  Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[86]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[88]	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[89]	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[90]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[8]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[15]	=>  Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[16]	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[17]	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[33]	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[55]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[67]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[69]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[71]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[73]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[75]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[81]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[83]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[87]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[91]	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst_n	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs232_rx	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \spi_slave_instance|Add4~35 ;
wire \BusA[15]~11 ;
wire \BusA[16]~12 ;
wire \BusB[33]~0 ;
wire \BusD[71]~18 ;
wire \BusD[73]~19 ;
wire \BusD[83]~22 ;
wire \BusD[87]~23 ;
wire \BusD[91]~24 ;
wire \clk~combout ;
wire \rst_n~combout ;
wire \speed_select|cnt_rx[0]~21 ;
wire \speed_select|cnt_rx[1]~23 ;
wire \speed_select|cnt_rx[1]~23COUT1_37 ;
wire \speed_select|cnt_rx[2]~25 ;
wire \speed_select|cnt_rx[2]~25COUT1_39 ;
wire \speed_select|cnt_rx[3]~17 ;
wire \speed_select|cnt_rx[3]~17COUT1_41 ;
wire \speed_select|cnt_rx[4]~19 ;
wire \speed_select|cnt_rx[4]~19COUT1_43 ;
wire \speed_select|cnt_rx[5]~13 ;
wire \speed_select|cnt_rx[6]~11 ;
wire \speed_select|cnt_rx[6]~11COUT1_45 ;
wire \speed_select|LessThan0~0_combout ;
wire \speed_select|LessThan0~1_combout ;
wire \speed_select|cnt_rx[7]~15 ;
wire \speed_select|cnt_rx[7]~15COUT1_47 ;
wire \speed_select|cnt_rx[8]~9 ;
wire \speed_select|cnt_rx[8]~9COUT1_49 ;
wire \speed_select|cnt_rx[9]~1 ;
wire \speed_select|cnt_rx[9]~1COUT1_51 ;
wire \speed_select|cnt_rx[10]~5 ;
wire \speed_select|cnt_rx[11]~7 ;
wire \speed_select|cnt_rx[11]~7COUT1_53 ;
wire \rs232_rx~combout ;
wire \my_uart_rx|rx_data_reg[7]~0_combout ;
wire \my_uart_rx|rx_complete_reg~1_combout ;
wire \my_uart_rx|rx_complete_reg~regout ;
wire \my_uart_rx|rx_enable_reg~0_combout ;
wire \my_uart_rx|rx_enable_reg~regout ;
wire \speed_select|always2~0_combout ;
wire \speed_select|always2~1_combout ;
wire \speed_select|always1~0_combout ;
wire \speed_select|always2~2_combout ;
wire \speed_select|always2~3_combout ;
wire \speed_select|always2~4_combout ;
wire \speed_select|buad_clk_rx_reg~regout ;
wire \my_uart_rx|rx_data_temp[1]~4_combout ;
wire \my_uart_rx|rx_data_temp[0]~6_combout ;
wire \my_uart_rx|rx_data_reg[7]~1_combout ;
wire \my_uart_rx|Mux6~2_combout ;
wire \my_uart_rx|Mux2~0_combout ;
wire \my_uart_rx|Mux7~3_combout ;
wire \my_uart_rx|Mux7~2_combout ;
wire \my_uart_rx|Mux8~0_combout ;
wire \my_uart_rx|rx_data_temp[7]~0_combout ;
wire \my_uart_rx|rx_data_temp[7]~1_combout ;
wire \my_uart_rx|Mux5~0_combout ;
wire \Equal0~0 ;
wire \Equal0~1 ;
wire \Equal0~2 ;
wire \Current.IDLE~regout ;
wire \Equal1~0 ;
wire \flag_reg~regout ;
wire \Selector1~0 ;
wire \Current.S1~regout ;
wire \Flag_temp~regout ;
wire \always2~0_combout ;
wire \Current.SAVE~regout ;
wire \Current.WAIT~regout ;
wire \Equal2~6 ;
wire \Equal15~0 ;
wire \Equal6~0 ;
wire \Equal6~1 ;
wire \Equal10~0 ;
wire \Equal2~9_combout ;
wire \Equal12~4_combout ;
wire \Equal17~0_combout ;
wire \Equal2~2 ;
wire \Equal2~3 ;
wire \Equal2~4 ;
wire \Equal2~5_combout ;
wire \Equal10~1_combout ;
wire \Equal2~7 ;
wire \Equal2~11_combout ;
wire \Equal10~2_combout ;
wire \Equal13~0_combout ;
wire \Equal3~0 ;
wire \Equal5~0 ;
wire \Equal2~8_combout ;
wire \Equal13~1_combout ;
wire \Equal7~0 ;
wire \Equal12~0 ;
wire \Equal12~1_combout ;
wire \Equal12~2_combout ;
wire \Equal12~3_combout ;
wire \Equal7~1 ;
wire \Equal7~2_combout ;
wire \Equal15~1_combout ;
wire \Equal16~0_combout ;
wire \Equal16~1_combout ;
wire \Equal5~1 ;
wire \Equal5~2_combout ;
wire \Equal16~2_combout ;
wire \Equal14~0_combout ;
wire \Equal14~1_combout ;
wire \Equal11~0_combout ;
wire \WideOr8~0_combout ;
wire \WideNor1~1_combout ;
wire \Equal2~12_combout ;
wire \Equal8~0_combout ;
wire \Equal2~10 ;
wire \Equal6~2 ;
wire \Equal8~1_combout ;
wire \Equal5~3_combout ;
wire \Equal9~0_combout ;
wire \Equal9~1_combout ;
wire \Equal5~4_combout ;
wire \Equal5~5_combout ;
wire \Equal4~0_combout ;
wire \Equal4~1_combout ;
wire \Equal3~1_combout ;
wire \Equal3~2_combout ;
wire \Equal7~3_combout ;
wire \Equal6~3 ;
wire \Equal6~4_combout ;
wire \WideOr2~0_combout ;
wire \WideOr0~0_combout ;
wire \WideNor1~0_combout ;
wire \led~reg0_regout ;
wire \WideOr0~1_combout ;
wire \linkFCP~regout ;
wire \Equal7~4_combout ;
wire \WideOr3~0_combout ;
wire \WideOr4~0_combout ;
wire \linkGLO~regout ;
wire \WideOr6~0_combout ;
wire \linkMCG~regout ;
wire \BusA[15]~25_combout ;
wire \WideOr11~0_combout ;
wire \WideOr10~0_combout ;
wire \linkFOC~regout ;
wire \WideOr8~2_combout ;
wire \WideOr9~0_combout ;
wire \linkFSP~regout ;
wire \WideOr8~1_combout ;
wire \linkFPT~regout ;
wire \BusA[15]~24_combout ;
wire \BusA[15]~26_combout ;
wire \BusA[8]~29_combout ;
wire \Selector41~0_combout ;
wire \linkSHL~regout ;
wire \WideOr13~0_combout ;
wire \linkCMP~regout ;
wire \BusA[17]~27_combout ;
wire \BusA[17]~28_combout ;
wire \WideOr10~combout ;
wire \spi_slave_rst~regout ;
wire \linkSPI~regout ;
wire \spi_slave_instance|bitcnt[1]~1 ;
wire \spi_slave_instance|byte_received~0 ;
wire \spi_slave_instance|byte_received~regout ;
wire \spi_slave_instance|Add1~0_combout ;
wire \spi_slave_instance|Add1~2 ;
wire \spi_slave_instance|Add1~2COUT1_54 ;
wire \spi_slave_instance|Add1~5_combout ;
wire \spi_slave_instance|Add1~7 ;
wire \spi_slave_instance|Add1~7COUT1_56 ;
wire \spi_slave_instance|Add1~15_combout ;
wire \spi_slave_instance|Add1~17 ;
wire \spi_slave_instance|Add1~17COUT1_58 ;
wire \spi_slave_instance|Add1~10_combout ;
wire \spi_slave_instance|Add1~12 ;
wire \spi_slave_instance|Add1~12COUT1_60 ;
wire \spi_slave_instance|Add1~20_combout ;
wire \spi_slave_instance|Add1~22 ;
wire \spi_slave_instance|Add1~25_combout ;
wire \spi_slave_instance|Add1~27 ;
wire \spi_slave_instance|Add1~27COUT1_62 ;
wire \spi_slave_instance|Add1~30_combout ;
wire \spi_slave_instance|Add1~32 ;
wire \spi_slave_instance|Add1~32COUT1_64 ;
wire \spi_slave_instance|Add1~35_combout ;
wire \spi_slave_instance|always5~3 ;
wire \spi_slave_instance|always5~4 ;
wire \spi_slave_instance|Add2~7 ;
wire \spi_slave_instance|Add2~7COUT1_42 ;
wire \spi_slave_instance|Add2~2 ;
wire \spi_slave_instance|Add2~2COUT1_44 ;
wire \spi_slave_instance|Add2~10_combout ;
wire \spi_slave_instance|Add2~12 ;
wire \spi_slave_instance|Add2~12COUT1_46 ;
wire \spi_slave_instance|Add2~15_combout ;
wire \spi_slave_instance|Add2~5_combout ;
wire \spi_slave_instance|always5~1 ;
wire \spi_slave_instance|Add2~17 ;
wire \spi_slave_instance|Add2~22 ;
wire \spi_slave_instance|Add2~22COUT1_48 ;
wire \spi_slave_instance|Add2~25_combout ;
wire \spi_slave_instance|Add2~20_combout ;
wire \spi_slave_instance|always5~0 ;
wire \spi_slave_instance|always5~2_combout ;
wire \spi_slave_instance|always5~5 ;
wire \spi_slave_instance|Add1~37 ;
wire \spi_slave_instance|Add1~37COUT1_66 ;
wire \spi_slave_instance|Add1~40_combout ;
wire \spi_slave_instance|received_memory[7]~23 ;
wire \spi_slave_instance|received_memory[7]~24_combout ;
wire \spi_slave_instance|received_memory[7]~21 ;
wire \spi_slave_instance|Equal7~0_combout ;
wire \spi_slave_instance|received_memory[7]~22_combout ;
wire \spi_slave_instance|received_memory[7]~25_combout ;
wire \spi_slave_instance|Add2~27 ;
wire \spi_slave_instance|Add2~27COUT1_50 ;
wire \spi_slave_instance|Add2~30_combout ;
wire \spi_slave_instance|received_memory[7]~16 ;
wire \spi_slave_instance|Add2~0_combout ;
wire \spi_slave_instance|Equal6~0 ;
wire \spi_slave_instance|received_memory[7]~17_combout ;
wire \spi_slave_instance|received_memory[7]~18 ;
wire \spi_slave_instance|received_memory[7]~19 ;
wire \spi_slave_instance|received_memory[7]~20_combout ;
wire \spi_slave_instance|received_memory[7]~26_combout ;
wire \spi_slave_instance|received_memory[0]~1 ;
wire \spi_slave_instance|received_memory[0]~1COUT1_35 ;
wire \spi_slave_instance|received_memory[1]~3 ;
wire \spi_slave_instance|received_memory[1]~3COUT1_37 ;
wire \spi_slave_instance|received_memory[2]~13 ;
wire \spi_slave_instance|received_memory[2]~13COUT1_39 ;
wire \spi_slave_instance|received_memory[3]~15 ;
wire \spi_slave_instance|received_memory[3]~15COUT1_41 ;
wire \spi_slave_instance|received_memory[4]~7 ;
wire \spi_slave_instance|received_memory[5]~9 ;
wire \spi_slave_instance|received_memory[5]~9COUT1_43 ;
wire \spi_slave_instance|received_memory[6]~5 ;
wire \spi_slave_instance|received_memory[6]~5COUT1_45 ;
wire \spi_slave_instance|Equal9~1_combout ;
wire \spi_slave_instance|Equal9~0_combout ;
wire \spi_slave_instance|recived_status~regout ;
wire \WideOr2~1_combout ;
wire \linkFDC~regout ;
wire \WideOr4~1_combout ;
wire \linkFIC~regout ;
wire \BusD[67]~50_combout ;
wire \BusD[67]~51_combout ;
wire \spi_slave_instance|Equal8~0_combout ;
wire \spi_slave_instance|always8~0 ;
wire \spi_slave_instance|Add4~37_cout0 ;
wire \spi_slave_instance|Add4~37COUT1_48 ;
wire \spi_slave_instance|Add4~30_combout ;
wire \spi_slave_instance|cnt[4]~1_combout ;
wire \spi_slave_instance|Add4~32 ;
wire \spi_slave_instance|Add4~32COUT1_50 ;
wire \spi_slave_instance|Add4~25_combout ;
wire \spi_slave_instance|Add4~27 ;
wire \spi_slave_instance|Add4~27COUT1_52 ;
wire \spi_slave_instance|Add4~20_combout ;
wire \spi_slave_instance|Add4~22 ;
wire \spi_slave_instance|Add4~22COUT1_54 ;
wire \spi_slave_instance|Add4~15_combout ;
wire \spi_slave_instance|Add4~17 ;
wire \spi_slave_instance|Add4~10_combout ;
wire \spi_slave_instance|Add4~12 ;
wire \spi_slave_instance|Add4~12COUT1_56 ;
wire \spi_slave_instance|Add4~5_combout ;
wire \spi_slave_instance|Add4~7 ;
wire \spi_slave_instance|Add4~7COUT1_58 ;
wire \spi_slave_instance|Add4~0_combout ;
wire \linkEWM~regout ;
wire \WideOr7~combout ;
wire \linkPMH~regout ;
wire \WideOr3~combout ;
wire \linkPMS~regout ;
wire \linkGII~regout ;
wire \BusD[81]~52_combout ;
wire \BusD[81]~53_combout ;
wire [7:0] \spi_slave_instance|bytecnt ;
wire [2:0] \spi_slave_instance|bitcnt ;
wire [7:0] \spi_slave_instance|byte_data_received ;
wire [7:0] \spi_slave_instance|received_memory ;
wire [7:0] \spi_slave_instance|byte_data_sent ;
wire [7:0] \spi_slave_instance|cnt ;
wire [7:0] \spi_slave_instance|first_byte ;
wire [1:0] \spi_slave_instance|mosir ;
wire [2:0] \spi_slave_instance|sckr ;
wire [2:0] \spi_slave_instance|sselr ;
wire [31:0] Buff_temp;
wire [23:0] Rx_cmd;
wire [3:0] \my_uart_rx|rx_count ;
wire [7:0] \my_uart_rx|rx_data_reg ;
wire [7:0] \my_uart_rx|rx_data_temp ;
wire [12:0] \speed_select|cnt_rx ;


// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[15]~I (
	.datain(\BusA[15]~26_combout ),
	.oe(\BusA[8]~29_combout ),
	.combout(\BusA[15]~11 ),
	.padio(BusA[15]));
// synopsys translate_off
defparam \BusA[15]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[16]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusA[16]~12 ),
	.padio(BusA[16]));
// synopsys translate_off
defparam \BusA[16]~I .open_drain_output = "true";
defparam \BusA[16]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[33]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusB[33]~0 ),
	.padio(BusB[33]));
// synopsys translate_off
defparam \BusB[33]~I .open_drain_output = "true";
defparam \BusB[33]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[71]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusD[71]~18 ),
	.padio(BusD[71]));
// synopsys translate_off
defparam \BusD[71]~I .open_drain_output = "true";
defparam \BusD[71]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[73]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusD[73]~19 ),
	.padio(BusD[73]));
// synopsys translate_off
defparam \BusD[73]~I .open_drain_output = "true";
defparam \BusD[73]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[83]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusD[83]~22 ),
	.padio(BusD[83]));
// synopsys translate_off
defparam \BusD[83]~I .open_drain_output = "true";
defparam \BusD[83]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[87]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusD[87]~23 ),
	.padio(BusD[87]));
// synopsys translate_off
defparam \BusD[87]~I .open_drain_output = "true";
defparam \BusD[87]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[91]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusD[91]~24 ),
	.padio(BusD[91]));
// synopsys translate_off
defparam \BusD[91]~I .open_drain_output = "true";
defparam \BusD[91]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst_n~combout ),
	.padio(rst_n));
// synopsys translate_off
defparam \rst_n~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxii_lcell \speed_select|cnt_rx[0] (
// Equation(s):
// \speed_select|cnt_rx [0] = DFFEAS((!\speed_select|cnt_rx [0]), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[0]~21  = CARRY((\speed_select|cnt_rx [0]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [0]),
	.cout(\speed_select|cnt_rx[0]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[0] .lut_mask = "55aa";
defparam \speed_select|cnt_rx[0] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[0] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[0] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[0] .sum_lutc_input = "datac";
defparam \speed_select|cnt_rx[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \speed_select|cnt_rx[1] (
// Equation(s):
// \speed_select|cnt_rx [1] = DFFEAS(\speed_select|cnt_rx [1] $ ((((\speed_select|cnt_rx[0]~21 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[1]~23  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))
// \speed_select|cnt_rx[1]~23COUT1_37  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [1]),
	.cout(),
	.cout0(\speed_select|cnt_rx[1]~23 ),
	.cout1(\speed_select|cnt_rx[1]~23COUT1_37 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[1] .cin_used = "true";
defparam \speed_select|cnt_rx[1] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[1] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[1] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[1] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[1] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \speed_select|cnt_rx[2] (
// Equation(s):
// \speed_select|cnt_rx [2] = DFFEAS(\speed_select|cnt_rx [2] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23COUT1_37 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[2]~25  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23 ))))
// \speed_select|cnt_rx[2]~25COUT1_39  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23COUT1_37 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[1]~23 ),
	.cin1(\speed_select|cnt_rx[1]~23COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [2]),
	.cout(),
	.cout0(\speed_select|cnt_rx[2]~25 ),
	.cout1(\speed_select|cnt_rx[2]~25COUT1_39 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[2] .cin0_used = "true";
defparam \speed_select|cnt_rx[2] .cin1_used = "true";
defparam \speed_select|cnt_rx[2] .cin_used = "true";
defparam \speed_select|cnt_rx[2] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[2] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[2] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[2] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[2] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \speed_select|cnt_rx[3] (
// Equation(s):
// \speed_select|cnt_rx [3] = DFFEAS((\speed_select|cnt_rx [3] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25COUT1_39 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[3]~17  = CARRY(((!\speed_select|cnt_rx[2]~25 ) # (!\speed_select|cnt_rx [3])))
// \speed_select|cnt_rx[3]~17COUT1_41  = CARRY(((!\speed_select|cnt_rx[2]~25COUT1_39 ) # (!\speed_select|cnt_rx [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[2]~25 ),
	.cin1(\speed_select|cnt_rx[2]~25COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [3]),
	.cout(),
	.cout0(\speed_select|cnt_rx[3]~17 ),
	.cout1(\speed_select|cnt_rx[3]~17COUT1_41 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[3] .cin0_used = "true";
defparam \speed_select|cnt_rx[3] .cin1_used = "true";
defparam \speed_select|cnt_rx[3] .cin_used = "true";
defparam \speed_select|cnt_rx[3] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[3] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[3] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[3] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[3] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \speed_select|cnt_rx[4] (
// Equation(s):
// \speed_select|cnt_rx [4] = DFFEAS(\speed_select|cnt_rx [4] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17COUT1_41 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[4]~19  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17 ))))
// \speed_select|cnt_rx[4]~19COUT1_43  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17COUT1_41 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[3]~17 ),
	.cin1(\speed_select|cnt_rx[3]~17COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [4]),
	.cout(),
	.cout0(\speed_select|cnt_rx[4]~19 ),
	.cout1(\speed_select|cnt_rx[4]~19COUT1_43 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[4] .cin0_used = "true";
defparam \speed_select|cnt_rx[4] .cin1_used = "true";
defparam \speed_select|cnt_rx[4] .cin_used = "true";
defparam \speed_select|cnt_rx[4] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[4] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[4] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[4] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[4] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxii_lcell \speed_select|cnt_rx[5] (
// Equation(s):
// \speed_select|cnt_rx [5] = DFFEAS((\speed_select|cnt_rx [5] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19COUT1_43 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[5]~13  = CARRY(((!\speed_select|cnt_rx[4]~19COUT1_43 ) # (!\speed_select|cnt_rx [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[4]~19 ),
	.cin1(\speed_select|cnt_rx[4]~19COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [5]),
	.cout(\speed_select|cnt_rx[5]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[5] .cin0_used = "true";
defparam \speed_select|cnt_rx[5] .cin1_used = "true";
defparam \speed_select|cnt_rx[5] .cin_used = "true";
defparam \speed_select|cnt_rx[5] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[5] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[5] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[5] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[5] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \speed_select|cnt_rx[6] (
// Equation(s):
// \speed_select|cnt_rx [6] = DFFEAS((\speed_select|cnt_rx [6] $ ((!\speed_select|cnt_rx[5]~13 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[6]~11  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))
// \speed_select|cnt_rx[6]~11COUT1_45  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [6]),
	.cout(),
	.cout0(\speed_select|cnt_rx[6]~11 ),
	.cout1(\speed_select|cnt_rx[6]~11COUT1_45 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[6] .cin_used = "true";
defparam \speed_select|cnt_rx[6] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[6] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[6] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[6] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[6] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \speed_select|cnt_rx[7] (
// Equation(s):
// \speed_select|cnt_rx [7] = DFFEAS((\speed_select|cnt_rx [7] $ (((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11COUT1_45 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[7]~15  = CARRY(((!\speed_select|cnt_rx[6]~11 ) # (!\speed_select|cnt_rx [7])))
// \speed_select|cnt_rx[7]~15COUT1_47  = CARRY(((!\speed_select|cnt_rx[6]~11COUT1_45 ) # (!\speed_select|cnt_rx [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[6]~11 ),
	.cin1(\speed_select|cnt_rx[6]~11COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [7]),
	.cout(),
	.cout0(\speed_select|cnt_rx[7]~15 ),
	.cout1(\speed_select|cnt_rx[7]~15COUT1_47 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[7] .cin0_used = "true";
defparam \speed_select|cnt_rx[7] .cin1_used = "true";
defparam \speed_select|cnt_rx[7] .cin_used = "true";
defparam \speed_select|cnt_rx[7] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[7] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[7] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[7] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[7] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \speed_select|LessThan0~0 (
// Equation(s):
// \speed_select|LessThan0~0_combout  = ((!\speed_select|cnt_rx [3] & (!\speed_select|cnt_rx [1] & !\speed_select|cnt_rx [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|cnt_rx [1]),
	.datad(\speed_select|cnt_rx [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~0 .lut_mask = "0003";
defparam \speed_select|LessThan0~0 .operation_mode = "normal";
defparam \speed_select|LessThan0~0 .output_mode = "comb_only";
defparam \speed_select|LessThan0~0 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~0 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxii_lcell \speed_select|LessThan0~1 (
// Equation(s):
// \speed_select|LessThan0~1_combout  = (!\speed_select|cnt_rx [6] & (((\speed_select|LessThan0~0_combout ) # (!\speed_select|cnt_rx [5])) # (!\speed_select|cnt_rx [4])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(\speed_select|cnt_rx [5]),
	.datac(\speed_select|cnt_rx [6]),
	.datad(\speed_select|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~1 .lut_mask = "0f07";
defparam \speed_select|LessThan0~1 .operation_mode = "normal";
defparam \speed_select|LessThan0~1 .output_mode = "comb_only";
defparam \speed_select|LessThan0~1 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~1 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \speed_select|cnt_rx[8] (
// Equation(s):
// \speed_select|cnt_rx [8] = DFFEAS((\speed_select|cnt_rx [8] $ ((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15COUT1_47 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[8]~9  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15 )))
// \speed_select|cnt_rx[8]~9COUT1_49  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15COUT1_47 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[7]~15 ),
	.cin1(\speed_select|cnt_rx[7]~15COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [8]),
	.cout(),
	.cout0(\speed_select|cnt_rx[8]~9 ),
	.cout1(\speed_select|cnt_rx[8]~9COUT1_49 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[8] .cin0_used = "true";
defparam \speed_select|cnt_rx[8] .cin1_used = "true";
defparam \speed_select|cnt_rx[8] .cin_used = "true";
defparam \speed_select|cnt_rx[8] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[8] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[8] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[8] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[8] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \speed_select|cnt_rx[9] (
// Equation(s):
// \speed_select|cnt_rx [9] = DFFEAS(\speed_select|cnt_rx [9] $ (((((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9COUT1_49 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[9]~1  = CARRY(((!\speed_select|cnt_rx[8]~9 )) # (!\speed_select|cnt_rx [9]))
// \speed_select|cnt_rx[9]~1COUT1_51  = CARRY(((!\speed_select|cnt_rx[8]~9COUT1_49 )) # (!\speed_select|cnt_rx [9]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[8]~9 ),
	.cin1(\speed_select|cnt_rx[8]~9COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [9]),
	.cout(),
	.cout0(\speed_select|cnt_rx[9]~1 ),
	.cout1(\speed_select|cnt_rx[9]~1COUT1_51 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[9] .cin0_used = "true";
defparam \speed_select|cnt_rx[9] .cin1_used = "true";
defparam \speed_select|cnt_rx[9] .cin_used = "true";
defparam \speed_select|cnt_rx[9] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[9] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[9] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[9] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[9] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \speed_select|cnt_rx[10] (
// Equation(s):
// \speed_select|cnt_rx [10] = DFFEAS(\speed_select|cnt_rx [10] $ ((((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1COUT1_51 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[10]~5  = CARRY((\speed_select|cnt_rx [10] & ((!\speed_select|cnt_rx[9]~1COUT1_51 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[9]~1 ),
	.cin1(\speed_select|cnt_rx[9]~1COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [10]),
	.cout(\speed_select|cnt_rx[10]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[10] .cin0_used = "true";
defparam \speed_select|cnt_rx[10] .cin1_used = "true";
defparam \speed_select|cnt_rx[10] .cin_used = "true";
defparam \speed_select|cnt_rx[10] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[10] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[10] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[10] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[10] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \speed_select|cnt_rx[11] (
// Equation(s):
// \speed_select|cnt_rx [11] = DFFEAS(\speed_select|cnt_rx [11] $ ((((\speed_select|cnt_rx[10]~5 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[11]~7  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))
// \speed_select|cnt_rx[11]~7COUT1_53  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [11]),
	.cout(),
	.cout0(\speed_select|cnt_rx[11]~7 ),
	.cout1(\speed_select|cnt_rx[11]~7COUT1_53 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[11] .cin_used = "true";
defparam \speed_select|cnt_rx[11] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[11] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[11] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[11] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[11] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \speed_select|cnt_rx[12] (
// Equation(s):
// \speed_select|cnt_rx [12] = DFFEAS((((!\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7 ) # (\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7COUT1_53 ) $ (!\speed_select|cnt_rx [12]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\speed_select|cnt_rx [12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(\speed_select|cnt_rx[11]~7 ),
	.cin1(\speed_select|cnt_rx[11]~7COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[12] .cin0_used = "true";
defparam \speed_select|cnt_rx[12] .cin1_used = "true";
defparam \speed_select|cnt_rx[12] .cin_used = "true";
defparam \speed_select|cnt_rx[12] .lut_mask = "f00f";
defparam \speed_select|cnt_rx[12] .operation_mode = "normal";
defparam \speed_select|cnt_rx[12] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[12] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[12] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[12] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rs232_rx~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rs232_rx~combout ),
	.padio(rs232_rx));
// synopsys translate_off
defparam \rs232_rx~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \my_uart_rx|rx_count[0] (
// Equation(s):
// \my_uart_rx|rx_count [0] = DFFEAS(\my_uart_rx|rx_count [0] $ ((((!\my_uart_rx|rx_count [1] & !\my_uart_rx|rx_count [2])) # (!\my_uart_rx|rx_count [3]))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[0] .lut_mask = "a955";
defparam \my_uart_rx|rx_count[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \my_uart_rx|rx_count[3] (
// Equation(s):
// \my_uart_rx|rx_count [3] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_count [2]) # (\my_uart_rx|rx_count [3]))) # (!\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_count [2] & \my_uart_rx|rx_count [3])))) # 
// (!\my_uart_rx|rx_count [0] & (((\my_uart_rx|rx_count [3])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[3] .lut_mask = "fd80";
defparam \my_uart_rx|rx_count[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \my_uart_rx|rx_count[1] (
// Equation(s):
// \my_uart_rx|rx_count [1] = DFFEAS((\my_uart_rx|rx_count [1] $ (((!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [0])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[1] .lut_mask = "c3cc";
defparam \my_uart_rx|rx_count[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \my_uart_rx|rx_count[2] (
// Equation(s):
// \my_uart_rx|rx_count [2] = DFFEAS(\my_uart_rx|rx_count [2] $ (((\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_count [0] & !\my_uart_rx|rx_count [3])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[2] .lut_mask = "aa6a";
defparam \my_uart_rx|rx_count[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxii_lcell \my_uart_rx|rx_data_reg[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~0_combout  = (((!\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~0 .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \my_uart_rx|rx_complete_reg~1 (
// Equation(s):
// \my_uart_rx|rx_complete_reg~1_combout  = (((!\my_uart_rx|rx_enable_reg~regout ) # (!\rst_n~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst_n~combout ),
	.datad(\my_uart_rx|rx_enable_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_complete_reg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg~1 .lut_mask = "0fff";
defparam \my_uart_rx|rx_complete_reg~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_complete_reg~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \my_uart_rx|rx_complete_reg (
// Equation(s):
// \my_uart_rx|rx_complete_reg~regout  = DFFEAS((\my_uart_rx|rx_complete_reg~regout ) # ((\my_uart_rx|rx_data_reg[7]~0_combout  & (!\my_uart_rx|rx_count [0] & !\my_uart_rx|rx_count [1]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// !\my_uart_rx|rx_complete_reg~1_combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_complete_reg~regout ),
	.aclr(\my_uart_rx|rx_complete_reg~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_complete_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg .lut_mask = "ff02";
defparam \my_uart_rx|rx_complete_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_complete_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \my_uart_rx|rx_enable_reg~0 (
// Equation(s):
// \my_uart_rx|rx_enable_reg~0_combout  = (((\my_uart_rx|rx_complete_reg~regout ) # (!\rst_n~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst_n~combout ),
	.datad(\my_uart_rx|rx_complete_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_enable_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg~0 .lut_mask = "ff0f";
defparam \my_uart_rx|rx_enable_reg~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_enable_reg~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \my_uart_rx|rx_enable_reg (
// Equation(s):
// \my_uart_rx|rx_enable_reg~regout  = DFFEAS(VCC, !\rs232_rx~combout , !\my_uart_rx|rx_enable_reg~0_combout , , , , , , )

	.clk(!\rs232_rx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\my_uart_rx|rx_enable_reg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_enable_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg .lut_mask = "ffff";
defparam \my_uart_rx|rx_enable_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_enable_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \speed_select|always2~0 (
// Equation(s):
// \speed_select|always2~0_combout  = (((!\speed_select|cnt_rx [9] & \my_uart_rx|rx_enable_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\speed_select|cnt_rx [9]),
	.datad(\my_uart_rx|rx_enable_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~0 .lut_mask = "0f00";
defparam \speed_select|always2~0 .operation_mode = "normal";
defparam \speed_select|always2~0 .output_mode = "comb_only";
defparam \speed_select|always2~0 .register_cascade_mode = "off";
defparam \speed_select|always2~0 .sum_lutc_input = "datac";
defparam \speed_select|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \speed_select|always2~1 (
// Equation(s):
// \speed_select|always2~1_combout  = (!\speed_select|cnt_rx [11] & (!\speed_select|cnt_rx [10] & (!\speed_select|cnt_rx [12] & \speed_select|always2~0_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [11]),
	.datab(\speed_select|cnt_rx [10]),
	.datac(\speed_select|cnt_rx [12]),
	.datad(\speed_select|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~1 .lut_mask = "0100";
defparam \speed_select|always2~1 .operation_mode = "normal";
defparam \speed_select|always2~1 .output_mode = "comb_only";
defparam \speed_select|always2~1 .register_cascade_mode = "off";
defparam \speed_select|always2~1 .sum_lutc_input = "datac";
defparam \speed_select|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \speed_select|always1~0 (
// Equation(s):
// \speed_select|always1~0_combout  = ((\speed_select|cnt_rx [7] & (\speed_select|cnt_rx [8] & !\speed_select|LessThan0~1_combout ))) # (!\speed_select|always2~1_combout )

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [7]),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|LessThan0~1_combout ),
	.datad(\speed_select|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always1~0 .lut_mask = "08ff";
defparam \speed_select|always1~0 .operation_mode = "normal";
defparam \speed_select|always1~0 .output_mode = "comb_only";
defparam \speed_select|always1~0 .register_cascade_mode = "off";
defparam \speed_select|always1~0 .sum_lutc_input = "datac";
defparam \speed_select|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \speed_select|always2~2 (
// Equation(s):
// \speed_select|always2~2_combout  = (\speed_select|cnt_rx [2]) # ((\speed_select|cnt_rx [1] & ((\speed_select|cnt_rx [0]) # (\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [1] & (\speed_select|cnt_rx [0] & \speed_select|cnt_rx [7])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(\speed_select|cnt_rx [0]),
	.datac(\speed_select|cnt_rx [2]),
	.datad(\speed_select|cnt_rx [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~2 .lut_mask = "fef8";
defparam \speed_select|always2~2 .operation_mode = "normal";
defparam \speed_select|always2~2 .output_mode = "comb_only";
defparam \speed_select|always2~2 .register_cascade_mode = "off";
defparam \speed_select|always2~2 .sum_lutc_input = "datac";
defparam \speed_select|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \speed_select|always2~3 (
// Equation(s):
// \speed_select|always2~3_combout  = (\speed_select|cnt_rx [7] & (\speed_select|always2~2_combout  & (\speed_select|cnt_rx [3] & \speed_select|cnt_rx [4]))) # (!\speed_select|cnt_rx [7] & ((\speed_select|cnt_rx [4]) # ((\speed_select|always2~2_combout  & 
// \speed_select|cnt_rx [3]))))

	.clk(gnd),
	.dataa(\speed_select|always2~2_combout ),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|cnt_rx [7]),
	.datad(\speed_select|cnt_rx [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~3 .lut_mask = "8f08";
defparam \speed_select|always2~3 .operation_mode = "normal";
defparam \speed_select|always2~3 .output_mode = "comb_only";
defparam \speed_select|always2~3 .register_cascade_mode = "off";
defparam \speed_select|always2~3 .sum_lutc_input = "datac";
defparam \speed_select|always2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \speed_select|always2~4 (
// Equation(s):
// \speed_select|always2~4_combout  = (\speed_select|cnt_rx [6] & (((!\speed_select|cnt_rx [5] & !\speed_select|always2~3_combout )) # (!\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [6] & ((\speed_select|cnt_rx [5]) # ((\speed_select|cnt_rx [7]) # 
// (\speed_select|always2~3_combout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [6]),
	.datab(\speed_select|cnt_rx [5]),
	.datac(\speed_select|cnt_rx [7]),
	.datad(\speed_select|always2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~4 .lut_mask = "5f7e";
defparam \speed_select|always2~4 .operation_mode = "normal";
defparam \speed_select|always2~4 .output_mode = "comb_only";
defparam \speed_select|always2~4 .register_cascade_mode = "off";
defparam \speed_select|always2~4 .sum_lutc_input = "datac";
defparam \speed_select|always2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \speed_select|buad_clk_rx_reg (
// Equation(s):
// \speed_select|buad_clk_rx_reg~regout  = DFFEAS((!\speed_select|cnt_rx [8] & (((\speed_select|always2~4_combout  & \speed_select|always2~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [8]),
	.datab(vcc),
	.datac(\speed_select|always2~4_combout ),
	.datad(\speed_select|always2~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|buad_clk_rx_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|buad_clk_rx_reg .lut_mask = "5000";
defparam \speed_select|buad_clk_rx_reg .operation_mode = "normal";
defparam \speed_select|buad_clk_rx_reg .output_mode = "reg_only";
defparam \speed_select|buad_clk_rx_reg .register_cascade_mode = "off";
defparam \speed_select|buad_clk_rx_reg .sum_lutc_input = "datac";
defparam \speed_select|buad_clk_rx_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxii_lcell \my_uart_rx|rx_data_temp[1]~4 (
// Equation(s):
// \my_uart_rx|rx_data_temp[1]~4_combout  = ((\rs232_rx~combout  & (\my_uart_rx|rx_count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1]~4 .lut_mask = "c0c0";
defparam \my_uart_rx|rx_data_temp[1]~4 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1]~4 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[1]~4 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1]~4 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \my_uart_rx|rx_data_temp[0]~6 (
// Equation(s):
// \my_uart_rx|rx_data_temp[0]~6_combout  = (\my_uart_rx|rx_data_temp [0] & ((\my_uart_rx|rx_count [0] $ (!\my_uart_rx|rx_count [1])) # (!\my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_data_temp [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0]~6 .lut_mask = "d700";
defparam \my_uart_rx|rx_data_temp[0]~6 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0]~6 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[0]~6 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0]~6 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \my_uart_rx|rx_data_temp[0] (
// Equation(s):
// \my_uart_rx|rx_data_temp [0] = DFFEAS((\my_uart_rx|rx_data_temp[0]~6_combout ) # ((\my_uart_rx|rx_data_temp[1]~4_combout  & (!\my_uart_rx|rx_count [0] & \my_uart_rx|rx_data_reg[7]~0_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datad(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0] .lut_mask = "ff20";
defparam \my_uart_rx|rx_data_temp[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \my_uart_rx|rx_data_reg[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~1_combout  = (\my_uart_rx|rx_enable_reg~regout  & (!\my_uart_rx|rx_count [1] & (!\my_uart_rx|rx_count [0] & \my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_enable_reg~regout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~1 .lut_mask = "0200";
defparam \my_uart_rx|rx_data_reg[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \my_uart_rx|rx_data_reg[0] (
// Equation(s):
// \my_uart_rx|rx_data_reg [0] = DFFEAS((((\my_uart_rx|rx_data_temp [0]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_data_temp [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[0] .lut_mask = "ff00";
defparam \my_uart_rx|rx_data_reg[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxii_lcell \my_uart_rx|Mux6~2 (
// Equation(s):
// \my_uart_rx|Mux6~2_combout  = (\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_count [2] & (\rs232_rx~combout )) # (!\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_data_temp [5]))))) # (!\my_uart_rx|rx_count [1] & (((\my_uart_rx|rx_count [2] & 
// \my_uart_rx|rx_data_temp [5]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_data_temp [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux6~2 .lut_mask = "da80";
defparam \my_uart_rx|Mux6~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux6~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux6~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux6~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxii_lcell \my_uart_rx|Mux2~0 (
// Equation(s):
// \my_uart_rx|Mux2~0_combout  = (((!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux2~0 .lut_mask = "0f00";
defparam \my_uart_rx|Mux2~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux2~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux2~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux2~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxii_lcell \my_uart_rx|rx_data_temp[5] (
// Equation(s):
// \my_uart_rx|rx_data_temp [5] = DFFEAS(((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [0] & \my_uart_rx|Mux6~2_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|Mux6~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[5] .lut_mask = "3000";
defparam \my_uart_rx|rx_data_temp[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[5] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[5] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \my_uart_rx|rx_data_temp[1] (
// Equation(s):
// \my_uart_rx|rx_data_temp [1] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_reg[7]~0_combout  & (\my_uart_rx|rx_data_temp[1]~4_combout )) # (!\my_uart_rx|rx_data_reg[7]~0_combout  & ((\my_uart_rx|rx_data_temp [1]))))) # (!\my_uart_rx|rx_count 
// [0] & (((\my_uart_rx|rx_data_temp [1])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_data_temp [1]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1] .lut_mask = "b8f0";
defparam \my_uart_rx|rx_data_temp[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \my_uart_rx|rx_data_reg[1] (
// Equation(s):
// \my_uart_rx|rx_data_reg [1] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [1], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [1]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[1] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxii_lcell \my_uart_rx|Mux7~3 (
// Equation(s):
// \my_uart_rx|Mux7~3_combout  = (\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_count [2] & ((\rs232_rx~combout ))) # (!\my_uart_rx|rx_count [2] & (\my_uart_rx|rx_data_temp [4])))) # (!\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_count [2] & 
// (\my_uart_rx|rx_data_temp [4])))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_data_temp [4]),
	.datad(\rs232_rx~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~3 .lut_mask = "e860";
defparam \my_uart_rx|Mux7~3 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~3 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~3 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~3 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \my_uart_rx|Mux7~2 (
// Equation(s):
// \my_uart_rx|Mux7~2_combout  = ((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [2] $ (\my_uart_rx|rx_count [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~2 .lut_mask = "030c";
defparam \my_uart_rx|Mux7~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxii_lcell \my_uart_rx|rx_data_temp[4] (
// Equation(s):
// \my_uart_rx|rx_data_temp [4] = DFFEAS((!\my_uart_rx|rx_count [3] & (\my_uart_rx|Mux7~3_combout  & (\my_uart_rx|rx_count [0] $ (\my_uart_rx|rx_count [2])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux7~2_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|Mux7~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[4] .lut_mask = "1400";
defparam \my_uart_rx|rx_data_temp[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \my_uart_rx|rx_data_reg[4] (
// Equation(s):
// \my_uart_rx|rx_data_reg [4] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [4], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [4]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[4] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \my_uart_rx|Mux8~0 (
// Equation(s):
// \my_uart_rx|Mux8~0_combout  = (\rs232_rx~combout  & (((\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [1]))))

	.clk(gnd),
	.dataa(\rs232_rx~combout ),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux8~0 .lut_mask = "00a0";
defparam \my_uart_rx|Mux8~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux8~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux8~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux8~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \my_uart_rx|rx_data_temp[2] (
// Equation(s):
// \my_uart_rx|rx_data_temp [2] = DFFEAS((\my_uart_rx|Mux7~2_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_temp [2])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux7~2_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux8~0_combout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|Mux7~2_combout ),
	.datad(\my_uart_rx|rx_data_temp [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[2] .lut_mask = "e0a0";
defparam \my_uart_rx|rx_data_temp[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \my_uart_rx|rx_data_temp[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~0_combout  = (!\my_uart_rx|rx_count [2] & (\rs232_rx~combout  & (\my_uart_rx|rx_count [3] & !\my_uart_rx|rx_count [1])))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~0 .lut_mask = "0040";
defparam \my_uart_rx|rx_data_temp[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \my_uart_rx|rx_data_temp[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~1_combout  = (((!\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~1 .lut_mask = "000f";
defparam \my_uart_rx|rx_data_temp[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \my_uart_rx|rx_data_temp[7] (
// Equation(s):
// \my_uart_rx|rx_data_temp [7] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((!\my_uart_rx|rx_data_temp[7]~1_combout  & \my_uart_rx|rx_data_temp [7])))) # (!\my_uart_rx|rx_count [0] & (((\my_uart_rx|rx_data_temp [7])))), 
// !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.datad(\my_uart_rx|rx_data_temp [7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7] .lut_mask = "bf88";
defparam \my_uart_rx|rx_data_temp[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \my_uart_rx|Mux5~0 (
// Equation(s):
// \my_uart_rx|Mux5~0_combout  = (\my_uart_rx|rx_count [3] $ (((\my_uart_rx|rx_count [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(vcc),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux5~0 .lut_mask = "33cc";
defparam \my_uart_rx|Mux5~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux5~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux5~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux5~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxii_lcell \my_uart_rx|rx_data_temp[6] (
// Equation(s):
// \my_uart_rx|rx_data_temp [6] = DFFEAS((\my_uart_rx|Mux5~0_combout  & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((!\my_uart_rx|rx_data_temp[7]~1_combout  & \my_uart_rx|rx_data_temp [6])))) # (!\my_uart_rx|Mux5~0_combout  & (((\my_uart_rx|rx_data_temp 
// [6])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.datab(\my_uart_rx|Mux5~0_combout ),
	.datac(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.datad(\my_uart_rx|rx_data_temp [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[6] .lut_mask = "bf88";
defparam \my_uart_rx|rx_data_temp[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \my_uart_rx|rx_data_reg[6] (
// Equation(s):
// \my_uart_rx|rx_data_reg [6] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [6], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [6]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[6] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \my_uart_rx|rx_data_reg[7] (
// Equation(s):
// \Equal0~0  = (((!B1_rx_data_reg[7] & !\my_uart_rx|rx_data_reg [6])))
// \my_uart_rx|rx_data_reg [7] = DFFEAS(\Equal0~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [7], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [7]),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0 ),
	.regout(\my_uart_rx|rx_data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7] .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \my_uart_rx|rx_data_reg[2] (
// Equation(s):
// \Equal0~1  = (!\my_uart_rx|rx_data_reg [1] & (!\my_uart_rx|rx_data_reg [4] & (B1_rx_data_reg[2] & \Equal0~0 )))
// \my_uart_rx|rx_data_reg [2] = DFFEAS(\Equal0~1 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [2], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [1]),
	.datab(\my_uart_rx|rx_data_reg [4]),
	.datac(\my_uart_rx|rx_data_temp [2]),
	.datad(\Equal0~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1 ),
	.regout(\my_uart_rx|rx_data_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[2] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[2] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[2] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \my_uart_rx|rx_data_reg[5] (
// Equation(s):
// \Equal0~2  = (!\my_uart_rx|rx_data_reg [3] & (!\my_uart_rx|rx_data_reg [0] & (B1_rx_data_reg[5] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [5] = DFFEAS(\Equal0~2 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [5], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [3]),
	.datab(\my_uart_rx|rx_data_reg [0]),
	.datac(\my_uart_rx|rx_data_temp [5]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2 ),
	.regout(\my_uart_rx|rx_data_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[5] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[5] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[5] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxii_lcell \my_uart_rx|rx_data_temp[3] (
// Equation(s):
// \my_uart_rx|rx_data_temp [3] = DFFEAS((\my_uart_rx|Mux2~0_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_temp [3])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux8~0_combout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|Mux2~0_combout ),
	.datad(\my_uart_rx|rx_data_temp [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[3] .lut_mask = "e0a0";
defparam \my_uart_rx|rx_data_temp[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \my_uart_rx|rx_data_reg[3] (
// Equation(s):
// \Equal1~0  = (\my_uart_rx|rx_data_reg [0] & (!\my_uart_rx|rx_data_reg [5] & (B1_rx_data_reg[3] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [3] = DFFEAS(\Equal1~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [3], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [0]),
	.datab(\my_uart_rx|rx_data_reg [5]),
	.datac(\my_uart_rx|rx_data_temp [3]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0 ),
	.regout(\my_uart_rx|rx_data_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[3] .lut_mask = "2000";
defparam \my_uart_rx|rx_data_reg[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[3] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[3] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \Current.IDLE (
// Equation(s):
// \Current.IDLE~regout  = DFFEAS(((!\Current.SAVE~regout  & ((\Current.IDLE~regout ) # (\Equal0~2 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Current.IDLE~regout ),
	.datac(\Equal0~2 ),
	.datad(\Current.SAVE~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.IDLE .lut_mask = "00fc";
defparam \Current.IDLE .operation_mode = "normal";
defparam \Current.IDLE .output_mode = "reg_only";
defparam \Current.IDLE .register_cascade_mode = "off";
defparam \Current.IDLE .sum_lutc_input = "datac";
defparam \Current.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell flag_reg(
// Equation(s):
// \flag_reg~regout  = DFFEAS((((!\flag_reg~regout ))), !\my_uart_rx|rx_enable_reg~regout , GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\my_uart_rx|rx_enable_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\flag_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam flag_reg.lut_mask = "00ff";
defparam flag_reg.operation_mode = "normal";
defparam flag_reg.output_mode = "reg_only";
defparam flag_reg.register_cascade_mode = "off";
defparam flag_reg.sum_lutc_input = "datac";
defparam flag_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell Flag_temp(
// Equation(s):
// \Selector1~0  = (\Current.WAIT~regout  & ((Flag_temp $ (\flag_reg~regout )))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & (Flag_temp $ (\flag_reg~regout ))))
// \Flag_temp~regout  = DFFEAS(\Selector1~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , \flag_reg~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(\flag_reg~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~0 ),
	.regout(\Flag_temp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam Flag_temp.lut_mask = "0ee0";
defparam Flag_temp.operation_mode = "normal";
defparam Flag_temp.output_mode = "reg_and_comb";
defparam Flag_temp.register_cascade_mode = "off";
defparam Flag_temp.sum_lutc_input = "qfbk";
defparam Flag_temp.synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \Current.S1 (
// Equation(s):
// \Current.S1~regout  = DFFEAS((\Current.IDLE~regout  & (!\Equal1~0  & ((\Selector1~0 )))) # (!\Current.IDLE~regout  & ((\Equal0~2 ) # ((!\Equal1~0  & \Selector1~0 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Equal1~0 ),
	.datac(\Equal0~2 ),
	.datad(\Selector1~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.S1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.S1 .lut_mask = "7350";
defparam \Current.S1 .operation_mode = "normal";
defparam \Current.S1 .output_mode = "reg_only";
defparam \Current.S1 .register_cascade_mode = "off";
defparam \Current.S1 .sum_lutc_input = "datac";
defparam \Current.S1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \always2~0 (
// Equation(s):
// \always2~0_combout  = ((\Flag_temp~regout  $ (\flag_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Flag_temp~regout ),
	.datad(\flag_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always2~0 .lut_mask = "0ff0";
defparam \always2~0 .operation_mode = "normal";
defparam \always2~0 .output_mode = "comb_only";
defparam \always2~0 .register_cascade_mode = "off";
defparam \always2~0 .sum_lutc_input = "datac";
defparam \always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \Current.SAVE (
// Equation(s):
// \Current.SAVE~regout  = DFFEAS((\Current.IDLE~regout  & (!\Current.SAVE~regout  & (\Equal1~0  & \always2~0_combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Current.SAVE~regout ),
	.datac(\Equal1~0 ),
	.datad(\always2~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.SAVE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.SAVE .lut_mask = "2000";
defparam \Current.SAVE .operation_mode = "normal";
defparam \Current.SAVE .output_mode = "reg_only";
defparam \Current.SAVE .register_cascade_mode = "off";
defparam \Current.SAVE .sum_lutc_input = "datac";
defparam \Current.SAVE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \Current.WAIT (
// Equation(s):
// \Current.WAIT~regout  = DFFEAS((!\Current.SAVE~regout  & (\Current.IDLE~regout  & (\Flag_temp~regout  $ (!\flag_reg~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.SAVE~regout ),
	.datab(\Flag_temp~regout ),
	.datac(\flag_reg~regout ),
	.datad(\Current.IDLE~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.WAIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.WAIT .lut_mask = "4100";
defparam \Current.WAIT .operation_mode = "normal";
defparam \Current.WAIT .output_mode = "reg_only";
defparam \Current.WAIT .register_cascade_mode = "off";
defparam \Current.WAIT .sum_lutc_input = "datac";
defparam \Current.WAIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \Buff_temp[4] (
// Equation(s):
// Buff_temp[4] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[4]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [4])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [4])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[4]),
	.datad(\my_uart_rx|rx_data_reg [4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[4] .lut_mask = "eca0";
defparam \Buff_temp[4] .operation_mode = "normal";
defparam \Buff_temp[4] .output_mode = "reg_only";
defparam \Buff_temp[4] .register_cascade_mode = "off";
defparam \Buff_temp[4] .sum_lutc_input = "datac";
defparam \Buff_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \Buff_temp[12] (
// Equation(s):
// Buff_temp[12] = DFFEAS((Buff_temp[4] & ((\Current.S1~regout ) # ((Buff_temp[12] & \Current.WAIT~regout )))) # (!Buff_temp[4] & (Buff_temp[12] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[4]),
	.datab(Buff_temp[12]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[12] .lut_mask = "eac0";
defparam \Buff_temp[12] .operation_mode = "normal";
defparam \Buff_temp[12] .output_mode = "reg_only";
defparam \Buff_temp[12] .register_cascade_mode = "off";
defparam \Buff_temp[12] .sum_lutc_input = "datac";
defparam \Buff_temp[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \Rx_cmd[12] (
// Equation(s):
// \Equal5~0  = (((!Rx_cmd[12] & !Rx_cmd[2])))
// Rx_cmd[12] = DFFEAS(\Equal5~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[12], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[12]),
	.datad(Rx_cmd[2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~0 ),
	.regout(Rx_cmd[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[12] .lut_mask = "000f";
defparam \Rx_cmd[12] .operation_mode = "normal";
defparam \Rx_cmd[12] .output_mode = "reg_and_comb";
defparam \Rx_cmd[12] .register_cascade_mode = "off";
defparam \Rx_cmd[12] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \Buff_temp[3] (
// Equation(s):
// Buff_temp[3] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[3]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [3])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [3])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[3]),
	.datad(\my_uart_rx|rx_data_reg [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[3] .lut_mask = "eca0";
defparam \Buff_temp[3] .operation_mode = "normal";
defparam \Buff_temp[3] .output_mode = "reg_only";
defparam \Buff_temp[3] .register_cascade_mode = "off";
defparam \Buff_temp[3] .sum_lutc_input = "datac";
defparam \Buff_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \Buff_temp[2] (
// Equation(s):
// Buff_temp[2] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[2]) # ((\my_uart_rx|rx_data_reg [2] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (((\my_uart_rx|rx_data_reg [2] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[2]),
	.datac(\my_uart_rx|rx_data_reg [2]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[2] .lut_mask = "f888";
defparam \Buff_temp[2] .operation_mode = "normal";
defparam \Buff_temp[2] .output_mode = "reg_only";
defparam \Buff_temp[2] .register_cascade_mode = "off";
defparam \Buff_temp[2] .sum_lutc_input = "datac";
defparam \Buff_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \Buff_temp[10] (
// Equation(s):
// Buff_temp[10] = DFFEAS((Buff_temp[10] & ((\Current.WAIT~regout ) # ((Buff_temp[2] & \Current.S1~regout )))) # (!Buff_temp[10] & (Buff_temp[2] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[10]),
	.datab(Buff_temp[2]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[10] .lut_mask = "eca0";
defparam \Buff_temp[10] .operation_mode = "normal";
defparam \Buff_temp[10] .output_mode = "reg_only";
defparam \Buff_temp[10] .register_cascade_mode = "off";
defparam \Buff_temp[10] .sum_lutc_input = "datac";
defparam \Buff_temp[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \Buff_temp[18] (
// Equation(s):
// Buff_temp[18] = DFFEAS((Buff_temp[10] & ((\Current.S1~regout ) # ((Buff_temp[18] & \Current.WAIT~regout )))) # (!Buff_temp[10] & (Buff_temp[18] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[10]),
	.datab(Buff_temp[18]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[18] .lut_mask = "eac0";
defparam \Buff_temp[18] .operation_mode = "normal";
defparam \Buff_temp[18] .output_mode = "reg_only";
defparam \Buff_temp[18] .register_cascade_mode = "off";
defparam \Buff_temp[18] .sum_lutc_input = "datac";
defparam \Buff_temp[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \Buff_temp[11] (
// Equation(s):
// Buff_temp[11] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[11]) # ((Buff_temp[3] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (Buff_temp[3] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[3]),
	.datac(Buff_temp[11]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[11] .lut_mask = "eca0";
defparam \Buff_temp[11] .operation_mode = "normal";
defparam \Buff_temp[11] .output_mode = "reg_only";
defparam \Buff_temp[11] .register_cascade_mode = "off";
defparam \Buff_temp[11] .sum_lutc_input = "datac";
defparam \Buff_temp[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \Rx_cmd[18] (
// Equation(s):
// \Equal2~6  = (((Rx_cmd[18] & !Rx_cmd[20])))
// Rx_cmd[18] = DFFEAS(\Equal2~6 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[18], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[18]),
	.datad(Rx_cmd[20]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~6 ),
	.regout(Rx_cmd[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[18] .lut_mask = "00f0";
defparam \Rx_cmd[18] .operation_mode = "normal";
defparam \Rx_cmd[18] .output_mode = "reg_and_comb";
defparam \Rx_cmd[18] .register_cascade_mode = "off";
defparam \Rx_cmd[18] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \Rx_cmd[11] (
// Equation(s):
// \Equal7~1  = (!Rx_cmd[12] & (Rx_cmd[0] & (Rx_cmd[11] & \Equal2~6 )))
// Rx_cmd[11] = DFFEAS(\Equal7~1 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[11], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[12]),
	.datab(Rx_cmd[0]),
	.datac(Buff_temp[11]),
	.datad(\Equal2~6 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~1 ),
	.regout(Rx_cmd[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[11] .lut_mask = "4000";
defparam \Rx_cmd[11] .operation_mode = "normal";
defparam \Rx_cmd[11] .output_mode = "reg_and_comb";
defparam \Rx_cmd[11] .register_cascade_mode = "off";
defparam \Rx_cmd[11] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \Buff_temp[0] (
// Equation(s):
// Buff_temp[0] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [0]) # ((Buff_temp[0] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[0] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[0]),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[0] .lut_mask = "eac0";
defparam \Buff_temp[0] .operation_mode = "normal";
defparam \Buff_temp[0] .output_mode = "reg_only";
defparam \Buff_temp[0] .register_cascade_mode = "off";
defparam \Buff_temp[0] .sum_lutc_input = "datac";
defparam \Buff_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \Buff_temp[8] (
// Equation(s):
// Buff_temp[8] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[8]) # ((Buff_temp[0] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (Buff_temp[0] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[0]),
	.datac(Buff_temp[8]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[8] .lut_mask = "eca0";
defparam \Buff_temp[8] .operation_mode = "normal";
defparam \Buff_temp[8] .output_mode = "reg_only";
defparam \Buff_temp[8] .register_cascade_mode = "off";
defparam \Buff_temp[8] .sum_lutc_input = "datac";
defparam \Buff_temp[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \Buff_temp[16] (
// Equation(s):
// Buff_temp[16] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[16]) # ((Buff_temp[8] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (((Buff_temp[8] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[16]),
	.datac(Buff_temp[8]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[16] .lut_mask = "f888";
defparam \Buff_temp[16] .operation_mode = "normal";
defparam \Buff_temp[16] .output_mode = "reg_only";
defparam \Buff_temp[16] .register_cascade_mode = "off";
defparam \Buff_temp[16] .sum_lutc_input = "datac";
defparam \Buff_temp[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \Rx_cmd[16] (
// Equation(s):
// \Equal2~7  = (!Rx_cmd[3] & (((!Rx_cmd[16] & Rx_cmd[17]))))
// Rx_cmd[16] = DFFEAS(\Equal2~7 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[16], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[3]),
	.datab(vcc),
	.datac(Buff_temp[16]),
	.datad(Rx_cmd[17]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~7 ),
	.regout(Rx_cmd[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[16] .lut_mask = "0500";
defparam \Rx_cmd[16] .operation_mode = "normal";
defparam \Rx_cmd[16] .output_mode = "reg_and_comb";
defparam \Rx_cmd[16] .register_cascade_mode = "off";
defparam \Rx_cmd[16] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \Buff_temp[1] (
// Equation(s):
// Buff_temp[1] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[1]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [1])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [1])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[1]),
	.datad(\my_uart_rx|rx_data_reg [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[1] .lut_mask = "eca0";
defparam \Buff_temp[1] .operation_mode = "normal";
defparam \Buff_temp[1] .output_mode = "reg_only";
defparam \Buff_temp[1] .register_cascade_mode = "off";
defparam \Buff_temp[1] .sum_lutc_input = "datac";
defparam \Buff_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \Buff_temp[9] (
// Equation(s):
// Buff_temp[9] = DFFEAS((Buff_temp[9] & ((\Current.WAIT~regout ) # ((Buff_temp[1] & \Current.S1~regout )))) # (!Buff_temp[9] & (Buff_temp[1] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[9]),
	.datab(Buff_temp[1]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[9] .lut_mask = "eca0";
defparam \Buff_temp[9] .operation_mode = "normal";
defparam \Buff_temp[9] .output_mode = "reg_only";
defparam \Buff_temp[9] .register_cascade_mode = "off";
defparam \Buff_temp[9] .sum_lutc_input = "datac";
defparam \Buff_temp[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \Rx_cmd[9] (
// Equation(s):
// \Equal6~1  = (!Rx_cmd[11] & (Rx_cmd[16] & (Rx_cmd[9] & Rx_cmd[8])))
// Rx_cmd[9] = DFFEAS(\Equal6~1 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[9], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[11]),
	.datab(Rx_cmd[16]),
	.datac(Buff_temp[9]),
	.datad(Rx_cmd[8]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~1 ),
	.regout(Rx_cmd[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[9] .lut_mask = "4000";
defparam \Rx_cmd[9] .operation_mode = "normal";
defparam \Rx_cmd[9] .output_mode = "reg_and_comb";
defparam \Rx_cmd[9] .register_cascade_mode = "off";
defparam \Rx_cmd[9] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \Rx_cmd[8] (
// Equation(s):
// \Equal5~1  = (!Rx_cmd[18] & (Rx_cmd[11] & (Rx_cmd[8] & !Rx_cmd[9])))
// Rx_cmd[8] = DFFEAS(\Equal5~1 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[8], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[18]),
	.datab(Rx_cmd[11]),
	.datac(Buff_temp[8]),
	.datad(Rx_cmd[9]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~1 ),
	.regout(Rx_cmd[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[8] .lut_mask = "0040";
defparam \Rx_cmd[8] .operation_mode = "normal";
defparam \Rx_cmd[8] .output_mode = "reg_and_comb";
defparam \Rx_cmd[8] .register_cascade_mode = "off";
defparam \Rx_cmd[8] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \Buff_temp[20] (
// Equation(s):
// Buff_temp[20] = DFFEAS((Buff_temp[20] & ((\Current.WAIT~regout ) # ((Buff_temp[12] & \Current.S1~regout )))) # (!Buff_temp[20] & (Buff_temp[12] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[20]),
	.datab(Buff_temp[12]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[20] .lut_mask = "eca0";
defparam \Buff_temp[20] .operation_mode = "normal";
defparam \Buff_temp[20] .output_mode = "reg_only";
defparam \Buff_temp[20] .register_cascade_mode = "off";
defparam \Buff_temp[20] .sum_lutc_input = "datac";
defparam \Buff_temp[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \Rx_cmd[10] (
// Equation(s):
// \Equal15~0  = (((!Rx_cmd[10] & !Rx_cmd[1])))
// Rx_cmd[10] = DFFEAS(\Equal15~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[10]),
	.datad(Rx_cmd[1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal15~0 ),
	.regout(Rx_cmd[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[10] .lut_mask = "000f";
defparam \Rx_cmd[10] .operation_mode = "normal";
defparam \Rx_cmd[10] .output_mode = "reg_and_comb";
defparam \Rx_cmd[10] .register_cascade_mode = "off";
defparam \Rx_cmd[10] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \Rx_cmd[20] (
// Equation(s):
// \Equal12~0  = (!Rx_cmd[18] & (!Rx_cmd[8] & (Rx_cmd[20] & \Equal15~0 )))
// Rx_cmd[20] = DFFEAS(\Equal12~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[20], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[18]),
	.datab(Rx_cmd[8]),
	.datac(Buff_temp[20]),
	.datad(\Equal15~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~0 ),
	.regout(Rx_cmd[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[20] .lut_mask = "1000";
defparam \Rx_cmd[20] .operation_mode = "normal";
defparam \Rx_cmd[20] .output_mode = "reg_and_comb";
defparam \Rx_cmd[20] .register_cascade_mode = "off";
defparam \Rx_cmd[20] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \Rx_cmd[0] (
// Equation(s):
// \Equal6~0  = (!Rx_cmd[17] & (Rx_cmd[18] & (Rx_cmd[0] & !Rx_cmd[20])))
// Rx_cmd[0] = DFFEAS(\Equal6~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[17]),
	.datab(Rx_cmd[18]),
	.datac(Buff_temp[0]),
	.datad(Rx_cmd[20]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~0 ),
	.regout(Rx_cmd[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[0] .lut_mask = "0040";
defparam \Rx_cmd[0] .operation_mode = "normal";
defparam \Rx_cmd[0] .output_mode = "reg_and_comb";
defparam \Rx_cmd[0] .register_cascade_mode = "off";
defparam \Rx_cmd[0] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \Rx_cmd[4] (
// Equation(s):
// \Equal10~0  = (!Rx_cmd[11] & (!Rx_cmd[0] & (Rx_cmd[4] & \Equal15~0 )))
// Rx_cmd[4] = DFFEAS(\Equal10~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[11]),
	.datab(Rx_cmd[0]),
	.datac(Buff_temp[4]),
	.datad(\Equal15~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~0 ),
	.regout(Rx_cmd[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[4] .lut_mask = "1000";
defparam \Rx_cmd[4] .operation_mode = "normal";
defparam \Rx_cmd[4] .output_mode = "reg_and_comb";
defparam \Rx_cmd[4] .register_cascade_mode = "off";
defparam \Rx_cmd[4] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \Rx_cmd[1] (
// Equation(s):
// \Equal3~0  = (Rx_cmd[0] & (((Rx_cmd[1] & !Rx_cmd[4]))))
// Rx_cmd[1] = DFFEAS(\Equal3~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[0]),
	.datab(vcc),
	.datac(Buff_temp[1]),
	.datad(Rx_cmd[4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~0 ),
	.regout(Rx_cmd[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[1] .lut_mask = "00a0";
defparam \Rx_cmd[1] .operation_mode = "normal";
defparam \Rx_cmd[1] .output_mode = "reg_and_comb";
defparam \Rx_cmd[1] .register_cascade_mode = "off";
defparam \Rx_cmd[1] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxii_lcell \Rx_cmd[3] (
// Equation(s):
// \Equal6~3  = (Rx_cmd[12] & (((Rx_cmd[3] & !Rx_cmd[1]))))
// Rx_cmd[3] = DFFEAS(\Equal6~3 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[12]),
	.datab(vcc),
	.datac(Buff_temp[3]),
	.datad(Rx_cmd[1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~3 ),
	.regout(Rx_cmd[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[3] .lut_mask = "00a0";
defparam \Rx_cmd[3] .operation_mode = "normal";
defparam \Rx_cmd[3] .output_mode = "reg_and_comb";
defparam \Rx_cmd[3] .register_cascade_mode = "off";
defparam \Rx_cmd[3] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \Buff_temp[17] (
// Equation(s):
// Buff_temp[17] = DFFEAS((Buff_temp[9] & ((\Current.S1~regout ) # ((Buff_temp[17] & \Current.WAIT~regout )))) # (!Buff_temp[9] & (Buff_temp[17] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[9]),
	.datab(Buff_temp[17]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[17] .lut_mask = "eac0";
defparam \Buff_temp[17] .operation_mode = "normal";
defparam \Buff_temp[17] .output_mode = "reg_only";
defparam \Buff_temp[17] .register_cascade_mode = "off";
defparam \Buff_temp[17] .sum_lutc_input = "datac";
defparam \Buff_temp[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \Rx_cmd[17] (
// Equation(s):
// \Equal7~0  = (Rx_cmd[3] & (Rx_cmd[16] & (Rx_cmd[17] & !Rx_cmd[4])))
// Rx_cmd[17] = DFFEAS(\Equal7~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[17], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[3]),
	.datab(Rx_cmd[16]),
	.datac(Buff_temp[17]),
	.datad(Rx_cmd[4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~0 ),
	.regout(Rx_cmd[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[17] .lut_mask = "0080";
defparam \Rx_cmd[17] .operation_mode = "normal";
defparam \Rx_cmd[17] .output_mode = "reg_and_comb";
defparam \Rx_cmd[17] .register_cascade_mode = "off";
defparam \Rx_cmd[17] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \Rx_cmd[2] (
// Equation(s):
// \Equal6~2  = (\Equal6~0  & (!Rx_cmd[4] & (Rx_cmd[2] & \Equal6~1 )))
// Rx_cmd[2] = DFFEAS(\Equal6~2 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Equal6~0 ),
	.datab(Rx_cmd[4]),
	.datac(Buff_temp[2]),
	.datad(\Equal6~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~2 ),
	.regout(Rx_cmd[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[2] .lut_mask = "2000";
defparam \Rx_cmd[2] .operation_mode = "normal";
defparam \Rx_cmd[2] .output_mode = "reg_and_comb";
defparam \Rx_cmd[2] .register_cascade_mode = "off";
defparam \Rx_cmd[2] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \Equal2~9 (
// Equation(s):
// \Equal2~9_combout  = ((Rx_cmd[9] & (Rx_cmd[8] & \Equal10~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[9]),
	.datac(Rx_cmd[8]),
	.datad(\Equal10~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~9 .lut_mask = "c000";
defparam \Equal2~9 .operation_mode = "normal";
defparam \Equal2~9 .output_mode = "comb_only";
defparam \Equal2~9 .register_cascade_mode = "off";
defparam \Equal2~9 .sum_lutc_input = "datac";
defparam \Equal2~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \Equal12~4 (
// Equation(s):
// \Equal12~4_combout  = (Rx_cmd[20] & (((!Rx_cmd[18]))))

	.clk(gnd),
	.dataa(Rx_cmd[20]),
	.datab(vcc),
	.datac(Rx_cmd[18]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal12~4 .lut_mask = "0a0a";
defparam \Equal12~4 .operation_mode = "normal";
defparam \Equal12~4 .output_mode = "comb_only";
defparam \Equal12~4 .register_cascade_mode = "off";
defparam \Equal12~4 .sum_lutc_input = "datac";
defparam \Equal12~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \Equal17~0 (
// Equation(s):
// \Equal17~0_combout  = (Rx_cmd[2] & (\Equal2~9_combout  & (Rx_cmd[12] & \Equal12~4_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[2]),
	.datab(\Equal2~9_combout ),
	.datac(Rx_cmd[12]),
	.datad(\Equal12~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal17~0 .lut_mask = "8000";
defparam \Equal17~0 .operation_mode = "normal";
defparam \Equal17~0 .output_mode = "comb_only";
defparam \Equal17~0 .register_cascade_mode = "off";
defparam \Equal17~0 .sum_lutc_input = "datac";
defparam \Equal17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \Buff_temp[7] (
// Equation(s):
// Buff_temp[7] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[7]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [7])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [7])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[7]),
	.datad(\my_uart_rx|rx_data_reg [7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[7] .lut_mask = "eca0";
defparam \Buff_temp[7] .operation_mode = "normal";
defparam \Buff_temp[7] .output_mode = "reg_only";
defparam \Buff_temp[7] .register_cascade_mode = "off";
defparam \Buff_temp[7] .sum_lutc_input = "datac";
defparam \Buff_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \Buff_temp[15] (
// Equation(s):
// Buff_temp[15] = DFFEAS((Buff_temp[7] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[15])))) # (!Buff_temp[7] & (((\Current.WAIT~regout  & Buff_temp[15])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[7]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[15]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[15] .lut_mask = "f888";
defparam \Buff_temp[15] .operation_mode = "normal";
defparam \Buff_temp[15] .output_mode = "reg_only";
defparam \Buff_temp[15] .register_cascade_mode = "off";
defparam \Buff_temp[15] .sum_lutc_input = "datac";
defparam \Buff_temp[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \Buff_temp[23] (
// Equation(s):
// Buff_temp[23] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[23]) # ((Buff_temp[15] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (Buff_temp[15] & (\Current.S1~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[15]),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[23]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[23] .lut_mask = "eac0";
defparam \Buff_temp[23] .operation_mode = "normal";
defparam \Buff_temp[23] .output_mode = "reg_only";
defparam \Buff_temp[23] .register_cascade_mode = "off";
defparam \Buff_temp[23] .sum_lutc_input = "datac";
defparam \Buff_temp[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \Rx_cmd[23] (
// Equation(s):
// Rx_cmd[23] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[23], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[23]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[23] .lut_mask = "0000";
defparam \Rx_cmd[23] .operation_mode = "normal";
defparam \Rx_cmd[23] .output_mode = "reg_only";
defparam \Rx_cmd[23] .register_cascade_mode = "off";
defparam \Rx_cmd[23] .sum_lutc_input = "datac";
defparam \Rx_cmd[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \Buff_temp[5] (
// Equation(s):
// Buff_temp[5] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[5]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [5])))) # (!\Current.WAIT~regout  & (((\Current.S1~regout  & \my_uart_rx|rx_data_reg [5])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[5]),
	.datac(\Current.S1~regout ),
	.datad(\my_uart_rx|rx_data_reg [5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[5] .lut_mask = "f888";
defparam \Buff_temp[5] .operation_mode = "normal";
defparam \Buff_temp[5] .output_mode = "reg_only";
defparam \Buff_temp[5] .register_cascade_mode = "off";
defparam \Buff_temp[5] .sum_lutc_input = "datac";
defparam \Buff_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \Buff_temp[13] (
// Equation(s):
// Buff_temp[13] = DFFEAS((Buff_temp[13] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[5])))) # (!Buff_temp[13] & (\Current.S1~regout  & ((Buff_temp[5])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[13]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[13] .lut_mask = "eca0";
defparam \Buff_temp[13] .operation_mode = "normal";
defparam \Buff_temp[13] .output_mode = "reg_only";
defparam \Buff_temp[13] .register_cascade_mode = "off";
defparam \Buff_temp[13] .sum_lutc_input = "datac";
defparam \Buff_temp[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \Buff_temp[21] (
// Equation(s):
// Buff_temp[21] = DFFEAS((Buff_temp[13] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[21])))) # (!Buff_temp[13] & (((\Current.WAIT~regout  & Buff_temp[21])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[13]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[21]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[21] .lut_mask = "f888";
defparam \Buff_temp[21] .operation_mode = "normal";
defparam \Buff_temp[21] .output_mode = "reg_only";
defparam \Buff_temp[21] .register_cascade_mode = "off";
defparam \Buff_temp[21] .sum_lutc_input = "datac";
defparam \Buff_temp[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \Rx_cmd[21] (
// Equation(s):
// Rx_cmd[21] = DFFEAS((((Buff_temp[21]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[21]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[21] .lut_mask = "ff00";
defparam \Rx_cmd[21] .operation_mode = "normal";
defparam \Rx_cmd[21] .output_mode = "reg_only";
defparam \Rx_cmd[21] .register_cascade_mode = "off";
defparam \Rx_cmd[21] .sum_lutc_input = "datac";
defparam \Rx_cmd[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \Buff_temp[6] (
// Equation(s):
// Buff_temp[6] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[6]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [6])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [6])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[6]),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[6] .lut_mask = "eca0";
defparam \Buff_temp[6] .operation_mode = "normal";
defparam \Buff_temp[6] .output_mode = "reg_only";
defparam \Buff_temp[6] .register_cascade_mode = "off";
defparam \Buff_temp[6] .sum_lutc_input = "datac";
defparam \Buff_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \Buff_temp[14] (
// Equation(s):
// Buff_temp[14] = DFFEAS((Buff_temp[14] & ((\Current.WAIT~regout ) # ((Buff_temp[6] & \Current.S1~regout )))) # (!Buff_temp[14] & (Buff_temp[6] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[14]),
	.datab(Buff_temp[6]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[14] .lut_mask = "eca0";
defparam \Buff_temp[14] .operation_mode = "normal";
defparam \Buff_temp[14] .output_mode = "reg_only";
defparam \Buff_temp[14] .register_cascade_mode = "off";
defparam \Buff_temp[14] .sum_lutc_input = "datac";
defparam \Buff_temp[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \Buff_temp[22] (
// Equation(s):
// Buff_temp[22] = DFFEAS((Buff_temp[14] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[22])))) # (!Buff_temp[14] & (((\Current.WAIT~regout  & Buff_temp[22])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[14]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[22]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[22] .lut_mask = "f888";
defparam \Buff_temp[22] .operation_mode = "normal";
defparam \Buff_temp[22] .output_mode = "reg_only";
defparam \Buff_temp[22] .register_cascade_mode = "off";
defparam \Buff_temp[22] .sum_lutc_input = "datac";
defparam \Buff_temp[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \Rx_cmd[15] (
// Equation(s):
// Rx_cmd[15] = DFFEAS((((Buff_temp[15]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[15]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[15] .lut_mask = "ff00";
defparam \Rx_cmd[15] .operation_mode = "normal";
defparam \Rx_cmd[15] .output_mode = "reg_only";
defparam \Rx_cmd[15] .register_cascade_mode = "off";
defparam \Rx_cmd[15] .sum_lutc_input = "datac";
defparam \Rx_cmd[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \Rx_cmd[22] (
// Equation(s):
// \Equal2~2  = (!Rx_cmd[23] & (!Rx_cmd[21] & (Rx_cmd[22] & !Rx_cmd[15])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[23]),
	.datab(Rx_cmd[21]),
	.datac(Buff_temp[22]),
	.datad(Rx_cmd[15]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~2 ),
	.regout(Rx_cmd[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[22] .lut_mask = "0010";
defparam \Rx_cmd[22] .operation_mode = "normal";
defparam \Rx_cmd[22] .output_mode = "comb_only";
defparam \Rx_cmd[22] .register_cascade_mode = "off";
defparam \Rx_cmd[22] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \Rx_cmd[7] (
// Equation(s):
// Rx_cmd[7] = DFFEAS((((Buff_temp[7]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[7] .lut_mask = "ff00";
defparam \Rx_cmd[7] .operation_mode = "normal";
defparam \Rx_cmd[7] .output_mode = "reg_only";
defparam \Rx_cmd[7] .register_cascade_mode = "off";
defparam \Rx_cmd[7] .sum_lutc_input = "datac";
defparam \Rx_cmd[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \Rx_cmd[6] (
// Equation(s):
// Rx_cmd[6] = DFFEAS((((Buff_temp[6]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[6] .lut_mask = "ff00";
defparam \Rx_cmd[6] .operation_mode = "normal";
defparam \Rx_cmd[6] .output_mode = "reg_only";
defparam \Rx_cmd[6] .register_cascade_mode = "off";
defparam \Rx_cmd[6] .sum_lutc_input = "datac";
defparam \Rx_cmd[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \Rx_cmd[13] (
// Equation(s):
// Rx_cmd[13] = DFFEAS((((Buff_temp[13]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[13]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[13] .lut_mask = "ff00";
defparam \Rx_cmd[13] .operation_mode = "normal";
defparam \Rx_cmd[13] .output_mode = "reg_only";
defparam \Rx_cmd[13] .register_cascade_mode = "off";
defparam \Rx_cmd[13] .sum_lutc_input = "datac";
defparam \Rx_cmd[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \Rx_cmd[14] (
// Equation(s):
// \Equal2~3  = (!Rx_cmd[7] & (Rx_cmd[6] & (Rx_cmd[14] & !Rx_cmd[13])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[7]),
	.datab(Rx_cmd[6]),
	.datac(Buff_temp[14]),
	.datad(Rx_cmd[13]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~3 ),
	.regout(Rx_cmd[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[14] .lut_mask = "0040";
defparam \Rx_cmd[14] .operation_mode = "normal";
defparam \Rx_cmd[14] .output_mode = "comb_only";
defparam \Rx_cmd[14] .register_cascade_mode = "off";
defparam \Rx_cmd[14] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \Rx_cmd[5] (
// Equation(s):
// \Equal2~10  = (\Equal2~2  & (((!Rx_cmd[5] & \Equal2~3 ))))
// Rx_cmd[5] = DFFEAS(\Equal2~10 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Equal2~2 ),
	.datab(vcc),
	.datac(Buff_temp[5]),
	.datad(\Equal2~3 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~10 ),
	.regout(Rx_cmd[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[5] .lut_mask = "0a00";
defparam \Rx_cmd[5] .operation_mode = "normal";
defparam \Rx_cmd[5] .output_mode = "reg_and_comb";
defparam \Rx_cmd[5] .register_cascade_mode = "off";
defparam \Rx_cmd[5] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \Buff_temp[19] (
// Equation(s):
// Buff_temp[19] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[19]) # ((Buff_temp[11] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (Buff_temp[11] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[11]),
	.datac(Buff_temp[19]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[19] .lut_mask = "eca0";
defparam \Buff_temp[19] .operation_mode = "normal";
defparam \Buff_temp[19] .output_mode = "reg_only";
defparam \Buff_temp[19] .register_cascade_mode = "off";
defparam \Buff_temp[19] .sum_lutc_input = "datac";
defparam \Buff_temp[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \Rx_cmd[19] (
// Equation(s):
// \Equal2~4  = (\Equal2~2  & (!Rx_cmd[5] & (!Rx_cmd[19] & \Equal2~3 )))
// Rx_cmd[19] = DFFEAS(\Equal2~4 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[19], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Equal2~2 ),
	.datab(Rx_cmd[5]),
	.datac(Buff_temp[19]),
	.datad(\Equal2~3 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~4 ),
	.regout(Rx_cmd[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[19] .lut_mask = "0200";
defparam \Rx_cmd[19] .operation_mode = "normal";
defparam \Rx_cmd[19] .output_mode = "reg_and_comb";
defparam \Rx_cmd[19] .register_cascade_mode = "off";
defparam \Rx_cmd[19] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = (!Rx_cmd[16] & (Rx_cmd[17] & (\Equal2~4  & !Rx_cmd[3])))

	.clk(gnd),
	.dataa(Rx_cmd[16]),
	.datab(Rx_cmd[17]),
	.datac(\Equal2~4 ),
	.datad(Rx_cmd[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~5 .lut_mask = "0040";
defparam \Equal2~5 .operation_mode = "normal";
defparam \Equal2~5 .output_mode = "comb_only";
defparam \Equal2~5 .register_cascade_mode = "off";
defparam \Equal2~5 .sum_lutc_input = "datac";
defparam \Equal2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxii_lcell \Equal10~1 (
// Equation(s):
// \Equal10~1_combout  = (Rx_cmd[12] & (!Rx_cmd[9] & (!Rx_cmd[8] & Rx_cmd[2])))

	.clk(gnd),
	.dataa(Rx_cmd[12]),
	.datab(Rx_cmd[9]),
	.datac(Rx_cmd[8]),
	.datad(Rx_cmd[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal10~1 .lut_mask = "0200";
defparam \Equal10~1 .operation_mode = "normal";
defparam \Equal10~1 .output_mode = "comb_only";
defparam \Equal10~1 .register_cascade_mode = "off";
defparam \Equal10~1 .sum_lutc_input = "datac";
defparam \Equal10~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \Equal2~11 (
// Equation(s):
// \Equal2~11_combout  = (!Rx_cmd[20] & (Rx_cmd[18] & (\Equal2~4  & \Equal2~7 )))

	.clk(gnd),
	.dataa(Rx_cmd[20]),
	.datab(Rx_cmd[18]),
	.datac(\Equal2~4 ),
	.datad(\Equal2~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~11 .lut_mask = "4000";
defparam \Equal2~11 .operation_mode = "normal";
defparam \Equal2~11 .output_mode = "comb_only";
defparam \Equal2~11 .register_cascade_mode = "off";
defparam \Equal2~11 .sum_lutc_input = "datac";
defparam \Equal2~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \Equal10~2 (
// Equation(s):
// \Equal10~2_combout  = ((\Equal10~1_combout  & (\Equal10~0  & \Equal2~11_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal10~1_combout ),
	.datac(\Equal10~0 ),
	.datad(\Equal2~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal10~2 .lut_mask = "c000";
defparam \Equal10~2 .operation_mode = "normal";
defparam \Equal10~2 .output_mode = "comb_only";
defparam \Equal10~2 .register_cascade_mode = "off";
defparam \Equal10~2 .sum_lutc_input = "datac";
defparam \Equal10~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N9
maxii_lcell \Equal13~0 (
// Equation(s):
// \Equal13~0_combout  = ((Rx_cmd[8] & (Rx_cmd[11] & Rx_cmd[9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[8]),
	.datac(Rx_cmd[11]),
	.datad(Rx_cmd[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal13~0 .lut_mask = "c000";
defparam \Equal13~0 .operation_mode = "normal";
defparam \Equal13~0 .output_mode = "comb_only";
defparam \Equal13~0 .register_cascade_mode = "off";
defparam \Equal13~0 .sum_lutc_input = "datac";
defparam \Equal13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N1
maxii_lcell \Equal2~8 (
// Equation(s):
// \Equal2~8_combout  = (\Equal5~0  & (\Equal2~7  & (\Equal2~4  & \Equal2~6 )))

	.clk(gnd),
	.dataa(\Equal5~0 ),
	.datab(\Equal2~7 ),
	.datac(\Equal2~4 ),
	.datad(\Equal2~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~8 .lut_mask = "8000";
defparam \Equal2~8 .operation_mode = "normal";
defparam \Equal2~8 .output_mode = "comb_only";
defparam \Equal2~8 .register_cascade_mode = "off";
defparam \Equal2~8 .sum_lutc_input = "datac";
defparam \Equal2~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N3
maxii_lcell \Equal13~1 (
// Equation(s):
// \Equal13~1_combout  = (Rx_cmd[10] & (\Equal13~0_combout  & (\Equal3~0  & \Equal2~8_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[10]),
	.datab(\Equal13~0_combout ),
	.datac(\Equal3~0 ),
	.datad(\Equal2~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal13~1 .lut_mask = "8000";
defparam \Equal13~1 .operation_mode = "normal";
defparam \Equal13~1 .output_mode = "comb_only";
defparam \Equal13~1 .register_cascade_mode = "off";
defparam \Equal13~1 .sum_lutc_input = "datac";
defparam \Equal13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \Equal12~1 (
// Equation(s):
// \Equal12~1_combout  = (!Rx_cmd[9] & (\Equal7~0  & (\Equal2~4  & \Equal12~0 )))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(\Equal7~0 ),
	.datac(\Equal2~4 ),
	.datad(\Equal12~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal12~1 .lut_mask = "4000";
defparam \Equal12~1 .operation_mode = "normal";
defparam \Equal12~1 .output_mode = "comb_only";
defparam \Equal12~1 .register_cascade_mode = "off";
defparam \Equal12~1 .sum_lutc_input = "datac";
defparam \Equal12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \Equal12~2 (
// Equation(s):
// \Equal12~2_combout  = (Rx_cmd[0] & (!Rx_cmd[11] & (Rx_cmd[12] & !Rx_cmd[2])))

	.clk(gnd),
	.dataa(Rx_cmd[0]),
	.datab(Rx_cmd[11]),
	.datac(Rx_cmd[12]),
	.datad(Rx_cmd[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal12~2 .lut_mask = "0020";
defparam \Equal12~2 .operation_mode = "normal";
defparam \Equal12~2 .output_mode = "comb_only";
defparam \Equal12~2 .register_cascade_mode = "off";
defparam \Equal12~2 .sum_lutc_input = "datac";
defparam \Equal12~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \Equal12~3 (
// Equation(s):
// \Equal12~3_combout  = (((\Equal12~1_combout  & \Equal12~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal12~1_combout ),
	.datad(\Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal12~3 .lut_mask = "f000";
defparam \Equal12~3 .operation_mode = "normal";
defparam \Equal12~3 .output_mode = "comb_only";
defparam \Equal12~3 .register_cascade_mode = "off";
defparam \Equal12~3 .sum_lutc_input = "datac";
defparam \Equal12~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \Equal7~2 (
// Equation(s):
// \Equal7~2_combout  = (!Rx_cmd[9] & (\Equal7~0  & (\Equal2~4  & \Equal7~1 )))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(\Equal7~0 ),
	.datac(\Equal2~4 ),
	.datad(\Equal7~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~2 .lut_mask = "4000";
defparam \Equal7~2 .operation_mode = "normal";
defparam \Equal7~2 .output_mode = "comb_only";
defparam \Equal7~2 .register_cascade_mode = "off";
defparam \Equal7~2 .sum_lutc_input = "datac";
defparam \Equal7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \Equal15~1 (
// Equation(s):
// \Equal15~1_combout  = (\Equal15~0  & (Rx_cmd[8] & (!Rx_cmd[2] & \Equal7~2_combout )))

	.clk(gnd),
	.dataa(\Equal15~0 ),
	.datab(Rx_cmd[8]),
	.datac(Rx_cmd[2]),
	.datad(\Equal7~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal15~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal15~1 .lut_mask = "0800";
defparam \Equal15~1 .operation_mode = "normal";
defparam \Equal15~1 .output_mode = "comb_only";
defparam \Equal15~1 .register_cascade_mode = "off";
defparam \Equal15~1 .sum_lutc_input = "datac";
defparam \Equal15~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell \Equal16~0 (
// Equation(s):
// \Equal16~0_combout  = (Rx_cmd[17] & (((Rx_cmd[16]))))

	.clk(gnd),
	.dataa(Rx_cmd[17]),
	.datab(vcc),
	.datac(vcc),
	.datad(Rx_cmd[16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal16~0 .lut_mask = "aa00";
defparam \Equal16~0 .operation_mode = "normal";
defparam \Equal16~0 .output_mode = "comb_only";
defparam \Equal16~0 .register_cascade_mode = "off";
defparam \Equal16~0 .sum_lutc_input = "datac";
defparam \Equal16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \Equal16~1 (
// Equation(s):
// \Equal16~1_combout  = (Rx_cmd[4] & (!Rx_cmd[3] & (!Rx_cmd[0] & !Rx_cmd[1])))

	.clk(gnd),
	.dataa(Rx_cmd[4]),
	.datab(Rx_cmd[3]),
	.datac(Rx_cmd[0]),
	.datad(Rx_cmd[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal16~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal16~1 .lut_mask = "0002";
defparam \Equal16~1 .operation_mode = "normal";
defparam \Equal16~1 .output_mode = "comb_only";
defparam \Equal16~1 .register_cascade_mode = "off";
defparam \Equal16~1 .sum_lutc_input = "datac";
defparam \Equal16~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \Equal5~2 (
// Equation(s):
// \Equal5~2_combout  = (\Equal5~1  & (Rx_cmd[10] & (\Equal5~0  & \Equal2~4 )))

	.clk(gnd),
	.dataa(\Equal5~1 ),
	.datab(Rx_cmd[10]),
	.datac(\Equal5~0 ),
	.datad(\Equal2~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~2 .lut_mask = "8000";
defparam \Equal5~2 .operation_mode = "normal";
defparam \Equal5~2 .output_mode = "comb_only";
defparam \Equal5~2 .register_cascade_mode = "off";
defparam \Equal5~2 .sum_lutc_input = "datac";
defparam \Equal5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \Equal16~2 (
// Equation(s):
// \Equal16~2_combout  = (!Rx_cmd[20] & (\Equal16~0_combout  & (\Equal16~1_combout  & \Equal5~2_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[20]),
	.datab(\Equal16~0_combout ),
	.datac(\Equal16~1_combout ),
	.datad(\Equal5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal16~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal16~2 .lut_mask = "4000";
defparam \Equal16~2 .operation_mode = "normal";
defparam \Equal16~2 .output_mode = "comb_only";
defparam \Equal16~2 .register_cascade_mode = "off";
defparam \Equal16~2 .sum_lutc_input = "datac";
defparam \Equal16~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \Equal14~0 (
// Equation(s):
// \Equal14~0_combout  = (Rx_cmd[11] & (!Rx_cmd[0] & (!Rx_cmd[12] & Rx_cmd[2])))

	.clk(gnd),
	.dataa(Rx_cmd[11]),
	.datab(Rx_cmd[0]),
	.datac(Rx_cmd[12]),
	.datad(Rx_cmd[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal14~0 .lut_mask = "0200";
defparam \Equal14~0 .operation_mode = "normal";
defparam \Equal14~0 .output_mode = "comb_only";
defparam \Equal14~0 .register_cascade_mode = "off";
defparam \Equal14~0 .sum_lutc_input = "datac";
defparam \Equal14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \Equal14~1 (
// Equation(s):
// \Equal14~1_combout  = (((\Equal14~0_combout  & \Equal12~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal14~0_combout ),
	.datad(\Equal12~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal14~1 .lut_mask = "f000";
defparam \Equal14~1 .operation_mode = "normal";
defparam \Equal14~1 .output_mode = "comb_only";
defparam \Equal14~1 .register_cascade_mode = "off";
defparam \Equal14~1 .sum_lutc_input = "datac";
defparam \Equal14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \Equal11~0 (
// Equation(s):
// \Equal11~0_combout  = (Rx_cmd[12] & (!Rx_cmd[2] & (\Equal2~11_combout  & \Equal2~9_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[12]),
	.datab(Rx_cmd[2]),
	.datac(\Equal2~11_combout ),
	.datad(\Equal2~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal11~0 .lut_mask = "2000";
defparam \Equal11~0 .operation_mode = "normal";
defparam \Equal11~0 .output_mode = "comb_only";
defparam \Equal11~0 .register_cascade_mode = "off";
defparam \Equal11~0 .sum_lutc_input = "datac";
defparam \Equal11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \WideOr8~0 (
// Equation(s):
// \WideOr8~0_combout  = (!\Equal15~1_combout  & (!\Equal16~2_combout  & (!\Equal14~1_combout  & !\Equal11~0_combout )))

	.clk(gnd),
	.dataa(\Equal15~1_combout ),
	.datab(\Equal16~2_combout ),
	.datac(\Equal14~1_combout ),
	.datad(\Equal11~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr8~0 .lut_mask = "0001";
defparam \WideOr8~0 .operation_mode = "normal";
defparam \WideOr8~0 .output_mode = "comb_only";
defparam \WideOr8~0 .register_cascade_mode = "off";
defparam \WideOr8~0 .sum_lutc_input = "datac";
defparam \WideOr8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \WideNor1~1 (
// Equation(s):
// \WideNor1~1_combout  = (!\Equal10~2_combout  & (!\Equal13~1_combout  & (!\Equal12~3_combout  & \WideOr8~0_combout )))

	.clk(gnd),
	.dataa(\Equal10~2_combout ),
	.datab(\Equal13~1_combout ),
	.datac(\Equal12~3_combout ),
	.datad(\WideOr8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~1 .lut_mask = "0100";
defparam \WideNor1~1 .operation_mode = "normal";
defparam \WideNor1~1 .output_mode = "comb_only";
defparam \WideNor1~1 .register_cascade_mode = "off";
defparam \WideNor1~1 .sum_lutc_input = "datac";
defparam \WideNor1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxii_lcell \Equal2~12 (
// Equation(s):
// \Equal2~12_combout  = (Rx_cmd[8] & (Rx_cmd[9] & (\Equal10~0  & \Equal2~8_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(Rx_cmd[9]),
	.datac(\Equal10~0 ),
	.datad(\Equal2~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~12 .lut_mask = "8000";
defparam \Equal2~12 .operation_mode = "normal";
defparam \Equal2~12 .output_mode = "comb_only";
defparam \Equal2~12 .register_cascade_mode = "off";
defparam \Equal2~12 .sum_lutc_input = "datac";
defparam \Equal2~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = (!Rx_cmd[10] & (!Rx_cmd[3] & (!Rx_cmd[12] & Rx_cmd[19])))

	.clk(gnd),
	.dataa(Rx_cmd[10]),
	.datab(Rx_cmd[3]),
	.datac(Rx_cmd[12]),
	.datad(Rx_cmd[19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal8~0 .lut_mask = "0100";
defparam \Equal8~0 .operation_mode = "normal";
defparam \Equal8~0 .output_mode = "comb_only";
defparam \Equal8~0 .register_cascade_mode = "off";
defparam \Equal8~0 .sum_lutc_input = "datac";
defparam \Equal8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \Equal8~1 (
// Equation(s):
// \Equal8~1_combout  = (Rx_cmd[1] & (\Equal8~0_combout  & (\Equal2~10  & \Equal6~2 )))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(\Equal8~0_combout ),
	.datac(\Equal2~10 ),
	.datad(\Equal6~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal8~1 .lut_mask = "8000";
defparam \Equal8~1 .operation_mode = "normal";
defparam \Equal8~1 .output_mode = "comb_only";
defparam \Equal8~1 .register_cascade_mode = "off";
defparam \Equal8~1 .sum_lutc_input = "datac";
defparam \Equal8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \Equal5~3 (
// Equation(s):
// \Equal5~3_combout  = (((!Rx_cmd[16] & !Rx_cmd[17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Rx_cmd[16]),
	.datad(Rx_cmd[17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~3 .lut_mask = "000f";
defparam \Equal5~3 .operation_mode = "normal";
defparam \Equal5~3 .output_mode = "comb_only";
defparam \Equal5~3 .register_cascade_mode = "off";
defparam \Equal5~3 .sum_lutc_input = "datac";
defparam \Equal5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = (Rx_cmd[3] & (!Rx_cmd[1] & (!Rx_cmd[4] & !Rx_cmd[0])))

	.clk(gnd),
	.dataa(Rx_cmd[3]),
	.datab(Rx_cmd[1]),
	.datac(Rx_cmd[4]),
	.datad(Rx_cmd[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal9~0 .lut_mask = "0002";
defparam \Equal9~0 .operation_mode = "normal";
defparam \Equal9~0 .output_mode = "comb_only";
defparam \Equal9~0 .register_cascade_mode = "off";
defparam \Equal9~0 .sum_lutc_input = "datac";
defparam \Equal9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxii_lcell \Equal9~1 (
// Equation(s):
// \Equal9~1_combout  = (Rx_cmd[20] & (\Equal5~3_combout  & (\Equal9~0_combout  & \Equal5~2_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[20]),
	.datab(\Equal5~3_combout ),
	.datac(\Equal9~0_combout ),
	.datad(\Equal5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal9~1 .lut_mask = "8000";
defparam \Equal9~1 .operation_mode = "normal";
defparam \Equal9~1 .output_mode = "comb_only";
defparam \Equal9~1 .register_cascade_mode = "off";
defparam \Equal9~1 .sum_lutc_input = "datac";
defparam \Equal9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \Equal5~4 (
// Equation(s):
// \Equal5~4_combout  = (!Rx_cmd[3] & (Rx_cmd[1] & (Rx_cmd[4] & Rx_cmd[0])))

	.clk(gnd),
	.dataa(Rx_cmd[3]),
	.datab(Rx_cmd[1]),
	.datac(Rx_cmd[4]),
	.datad(Rx_cmd[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~4 .lut_mask = "4000";
defparam \Equal5~4 .operation_mode = "normal";
defparam \Equal5~4 .output_mode = "comb_only";
defparam \Equal5~4 .register_cascade_mode = "off";
defparam \Equal5~4 .sum_lutc_input = "datac";
defparam \Equal5~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxii_lcell \Equal5~5 (
// Equation(s):
// \Equal5~5_combout  = (Rx_cmd[20] & (\Equal5~3_combout  & (\Equal5~4_combout  & \Equal5~2_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[20]),
	.datab(\Equal5~3_combout ),
	.datac(\Equal5~4_combout ),
	.datad(\Equal5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~5 .lut_mask = "8000";
defparam \Equal5~5 .operation_mode = "normal";
defparam \Equal5~5 .output_mode = "comb_only";
defparam \Equal5~5 .register_cascade_mode = "off";
defparam \Equal5~5 .sum_lutc_input = "datac";
defparam \Equal5~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxii_lcell \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = ((!Rx_cmd[8] & (!Rx_cmd[11] & !Rx_cmd[9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[8]),
	.datac(Rx_cmd[11]),
	.datad(Rx_cmd[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = "0003";
defparam \Equal4~0 .operation_mode = "normal";
defparam \Equal4~0 .output_mode = "comb_only";
defparam \Equal4~0 .register_cascade_mode = "off";
defparam \Equal4~0 .sum_lutc_input = "datac";
defparam \Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxii_lcell \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = (Rx_cmd[10] & (\Equal4~0_combout  & (\Equal3~0  & \Equal2~8_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[10]),
	.datab(\Equal4~0_combout ),
	.datac(\Equal3~0 ),
	.datad(\Equal2~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal4~1 .lut_mask = "8000";
defparam \Equal4~1 .operation_mode = "normal";
defparam \Equal4~1 .output_mode = "comb_only";
defparam \Equal4~1 .register_cascade_mode = "off";
defparam \Equal4~1 .sum_lutc_input = "datac";
defparam \Equal4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N7
maxii_lcell \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = ((Rx_cmd[8] & (Rx_cmd[11] & !Rx_cmd[9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[8]),
	.datac(Rx_cmd[11]),
	.datad(Rx_cmd[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = "00c0";
defparam \Equal3~1 .operation_mode = "normal";
defparam \Equal3~1 .output_mode = "comb_only";
defparam \Equal3~1 .register_cascade_mode = "off";
defparam \Equal3~1 .sum_lutc_input = "datac";
defparam \Equal3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N0
maxii_lcell \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (\Equal3~1_combout  & (!Rx_cmd[10] & (\Equal3~0  & \Equal2~8_combout )))

	.clk(gnd),
	.dataa(\Equal3~1_combout ),
	.datab(Rx_cmd[10]),
	.datac(\Equal3~0 ),
	.datad(\Equal2~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~2 .lut_mask = "2000";
defparam \Equal3~2 .operation_mode = "normal";
defparam \Equal3~2 .output_mode = "comb_only";
defparam \Equal3~2 .register_cascade_mode = "off";
defparam \Equal3~2 .sum_lutc_input = "datac";
defparam \Equal3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \Equal7~3 (
// Equation(s):
// \Equal7~3_combout  = (!Rx_cmd[8] & (Rx_cmd[10] & (Rx_cmd[1] & Rx_cmd[2])))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(Rx_cmd[10]),
	.datac(Rx_cmd[1]),
	.datad(Rx_cmd[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~3 .lut_mask = "4000";
defparam \Equal7~3 .operation_mode = "normal";
defparam \Equal7~3 .output_mode = "comb_only";
defparam \Equal7~3 .register_cascade_mode = "off";
defparam \Equal7~3 .sum_lutc_input = "datac";
defparam \Equal7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxii_lcell \Equal6~4 (
// Equation(s):
// \Equal6~4_combout  = (\Equal6~3  & (Rx_cmd[10] & (\Equal6~2  & \Equal2~4 )))

	.clk(gnd),
	.dataa(\Equal6~3 ),
	.datab(Rx_cmd[10]),
	.datac(\Equal6~2 ),
	.datad(\Equal2~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~4 .lut_mask = "8000";
defparam \Equal6~4 .operation_mode = "normal";
defparam \Equal6~4 .output_mode = "comb_only";
defparam \Equal6~4 .register_cascade_mode = "off";
defparam \Equal6~4 .sum_lutc_input = "datac";
defparam \Equal6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N1
maxii_lcell \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ((!\Equal6~4_combout  & ((!\Equal7~2_combout ) # (!\Equal7~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal7~3_combout ),
	.datac(\Equal7~2_combout ),
	.datad(\Equal6~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = "003f";
defparam \WideOr2~0 .operation_mode = "normal";
defparam \WideOr2~0 .output_mode = "comb_only";
defparam \WideOr2~0 .register_cascade_mode = "off";
defparam \WideOr2~0 .sum_lutc_input = "datac";
defparam \WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N2
maxii_lcell \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (!\Equal5~5_combout  & (!\Equal4~1_combout  & (!\Equal3~2_combout  & \WideOr2~0_combout )))

	.clk(gnd),
	.dataa(\Equal5~5_combout ),
	.datab(\Equal4~1_combout ),
	.datac(\Equal3~2_combout ),
	.datad(\WideOr2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = "0100";
defparam \WideOr0~0 .operation_mode = "normal";
defparam \WideOr0~0 .output_mode = "comb_only";
defparam \WideOr0~0 .register_cascade_mode = "off";
defparam \WideOr0~0 .sum_lutc_input = "datac";
defparam \WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N0
maxii_lcell \WideNor1~0 (
// Equation(s):
// \WideNor1~0_combout  = (!\Equal2~12_combout  & (!\Equal8~1_combout  & (!\Equal9~1_combout  & \WideOr0~0_combout )))

	.clk(gnd),
	.dataa(\Equal2~12_combout ),
	.datab(\Equal8~1_combout ),
	.datac(\Equal9~1_combout ),
	.datad(\WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~0 .lut_mask = "0100";
defparam \WideNor1~0 .operation_mode = "normal";
defparam \WideNor1~0 .output_mode = "comb_only";
defparam \WideNor1~0 .register_cascade_mode = "off";
defparam \WideNor1~0 .sum_lutc_input = "datac";
defparam \WideNor1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \led~reg0 (
// Equation(s):
// \led~reg0_regout  = DFFEAS((\Equal17~0_combout  & (!\Equal2~5_combout  & ((!\WideNor1~0_combout ) # (!\WideNor1~1_combout )))) # (!\Equal17~0_combout  & (((!\WideNor1~0_combout ) # (!\WideNor1~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout 
// ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal17~0_combout ),
	.datab(\Equal2~5_combout ),
	.datac(\WideNor1~1_combout ),
	.datad(\WideNor1~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\led~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led~reg0 .lut_mask = "0777";
defparam \led~reg0 .operation_mode = "normal";
defparam \led~reg0 .output_mode = "reg_only";
defparam \led~reg0 .register_cascade_mode = "off";
defparam \led~reg0 .sum_lutc_input = "datac";
defparam \led~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \WideOr0~1 (
// Equation(s):
// \WideOr0~1_combout  = (!\Equal9~1_combout  & (!\Equal8~1_combout  & (\WideNor1~1_combout )))

	.clk(gnd),
	.dataa(\Equal9~1_combout ),
	.datab(\Equal8~1_combout ),
	.datac(\WideNor1~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr0~1 .lut_mask = "1010";
defparam \WideOr0~1 .operation_mode = "normal";
defparam \WideOr0~1 .output_mode = "comb_only";
defparam \WideOr0~1 .register_cascade_mode = "off";
defparam \WideOr0~1 .sum_lutc_input = "datac";
defparam \WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell linkFCP(
// Equation(s):
// \linkFCP~regout  = DFFEAS((\Equal2~12_combout ) # ((\linkFCP~regout  & ((!\WideOr0~1_combout ) # (!\WideOr0~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkFCP~regout ),
	.datab(\WideOr0~0_combout ),
	.datac(\Equal2~12_combout ),
	.datad(\WideOr0~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFCP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFCP.lut_mask = "f2fa";
defparam linkFCP.operation_mode = "normal";
defparam linkFCP.output_mode = "reg_only";
defparam linkFCP.register_cascade_mode = "off";
defparam linkFCP.sum_lutc_input = "datac";
defparam linkFCP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \Equal7~4 (
// Equation(s):
// \Equal7~4_combout  = ((\Equal7~2_combout  & (\Equal7~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal7~2_combout ),
	.datac(\Equal7~3_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~4 .lut_mask = "c0c0";
defparam \Equal7~4 .operation_mode = "normal";
defparam \Equal7~4 .output_mode = "comb_only";
defparam \Equal7~4 .register_cascade_mode = "off";
defparam \Equal7~4 .sum_lutc_input = "datac";
defparam \Equal7~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = (!\Equal9~1_combout  & (!\Equal2~12_combout  & (!\Equal8~1_combout  & \WideNor1~1_combout )))

	.clk(gnd),
	.dataa(\Equal9~1_combout ),
	.datab(\Equal2~12_combout ),
	.datac(\Equal8~1_combout ),
	.datad(\WideNor1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr3~0 .lut_mask = "0100";
defparam \WideOr3~0 .operation_mode = "normal";
defparam \WideOr3~0 .output_mode = "comb_only";
defparam \WideOr3~0 .register_cascade_mode = "off";
defparam \WideOr3~0 .sum_lutc_input = "datac";
defparam \WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = (!\Equal4~1_combout  & (!\Equal3~2_combout  & (!\Equal5~5_combout  & \WideOr3~0_combout )))

	.clk(gnd),
	.dataa(\Equal4~1_combout ),
	.datab(\Equal3~2_combout ),
	.datac(\Equal5~5_combout ),
	.datad(\WideOr3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr4~0 .lut_mask = "0100";
defparam \WideOr4~0 .operation_mode = "normal";
defparam \WideOr4~0 .output_mode = "comb_only";
defparam \WideOr4~0 .register_cascade_mode = "off";
defparam \WideOr4~0 .sum_lutc_input = "datac";
defparam \WideOr4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell linkGLO(
// Equation(s):
// \linkGLO~regout  = DFFEAS((\Equal7~4_combout ) # ((\linkGLO~regout  & ((\Equal6~4_combout ) # (!\WideOr4~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkGLO~regout ),
	.datab(\Equal6~4_combout ),
	.datac(\Equal7~4_combout ),
	.datad(\WideOr4~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkGLO~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkGLO.lut_mask = "f8fa";
defparam linkGLO.operation_mode = "normal";
defparam linkGLO.output_mode = "reg_only";
defparam linkGLO.register_cascade_mode = "off";
defparam linkGLO.sum_lutc_input = "datac";
defparam linkGLO.synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N3
maxii_lcell \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = (!\Equal9~1_combout  & (\WideOr0~0_combout  & ((!\Equal2~9_combout ) # (!\Equal2~8_combout ))))

	.clk(gnd),
	.dataa(\Equal2~8_combout ),
	.datab(\Equal2~9_combout ),
	.datac(\Equal9~1_combout ),
	.datad(\WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr6~0 .lut_mask = "0700";
defparam \WideOr6~0 .operation_mode = "normal";
defparam \WideOr6~0 .output_mode = "comb_only";
defparam \WideOr6~0 .register_cascade_mode = "off";
defparam \WideOr6~0 .sum_lutc_input = "datac";
defparam \WideOr6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell linkMCG(
// Equation(s):
// \linkMCG~regout  = DFFEAS((\Equal8~1_combout ) # ((\linkMCG~regout  & ((!\WideOr6~0_combout ) # (!\WideNor1~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal8~1_combout ),
	.datab(\linkMCG~regout ),
	.datac(\WideNor1~1_combout ),
	.datad(\WideOr6~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkMCG~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkMCG.lut_mask = "aeee";
defparam linkMCG.operation_mode = "normal";
defparam linkMCG.output_mode = "reg_only";
defparam linkMCG.register_cascade_mode = "off";
defparam linkMCG.sum_lutc_input = "datac";
defparam linkMCG.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \BusA[15]~25 (
// Equation(s):
// \BusA[15]~25_combout  = (!\linkFCP~regout  & (((!\linkGLO~regout  & !\linkMCG~regout ))))

	.clk(gnd),
	.dataa(\linkFCP~regout ),
	.datab(vcc),
	.datac(\linkGLO~regout ),
	.datad(\linkMCG~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~25 .lut_mask = "0005";
defparam \BusA[15]~25 .operation_mode = "normal";
defparam \BusA[15]~25 .output_mode = "comb_only";
defparam \BusA[15]~25 .register_cascade_mode = "off";
defparam \BusA[15]~25 .sum_lutc_input = "datac";
defparam \BusA[15]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N5
maxii_lcell \WideOr11~0 (
// Equation(s):
// \WideOr11~0_combout  = ((\WideNor1~0_combout  & ((!\Equal12~1_combout ) # (!\Equal12~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal12~2_combout ),
	.datac(\WideNor1~0_combout ),
	.datad(\Equal12~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr11~0 .lut_mask = "30f0";
defparam \WideOr11~0 .operation_mode = "normal";
defparam \WideOr11~0 .output_mode = "comb_only";
defparam \WideOr11~0 .register_cascade_mode = "off";
defparam \WideOr11~0 .sum_lutc_input = "datac";
defparam \WideOr11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N7
maxii_lcell \WideOr10~0 (
// Equation(s):
// \WideOr10~0_combout  = (\WideOr8~0_combout  & (((!\Equal10~0 ) # (!\Equal2~11_combout )) # (!\Equal10~1_combout )))

	.clk(gnd),
	.dataa(\Equal10~1_combout ),
	.datab(\Equal2~11_combout ),
	.datac(\Equal10~0 ),
	.datad(\WideOr8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr10~0 .lut_mask = "7f00";
defparam \WideOr10~0 .operation_mode = "normal";
defparam \WideOr10~0 .output_mode = "comb_only";
defparam \WideOr10~0 .register_cascade_mode = "off";
defparam \WideOr10~0 .sum_lutc_input = "datac";
defparam \WideOr10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N8
maxii_lcell linkFOC(
// Equation(s):
// \linkFOC~regout  = DFFEAS((\Equal13~1_combout ) # ((\linkFOC~regout  & ((!\WideOr10~0_combout ) # (!\WideOr11~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkFOC~regout ),
	.datab(\Equal13~1_combout ),
	.datac(\WideOr11~0_combout ),
	.datad(\WideOr10~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFOC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFOC.lut_mask = "ceee";
defparam linkFOC.operation_mode = "normal";
defparam linkFOC.output_mode = "reg_only";
defparam linkFOC.register_cascade_mode = "off";
defparam linkFOC.sum_lutc_input = "datac";
defparam linkFOC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N9
maxii_lcell \WideOr8~2 (
// Equation(s):
// \WideOr8~2_combout  = (!\Equal15~1_combout  & (!\Equal16~2_combout  & ((!\Equal12~1_combout ) # (!\Equal14~0_combout ))))

	.clk(gnd),
	.dataa(\Equal14~0_combout ),
	.datab(\Equal15~1_combout ),
	.datac(\Equal12~1_combout ),
	.datad(\Equal16~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr8~2 .lut_mask = "0013";
defparam \WideOr8~2 .operation_mode = "normal";
defparam \WideOr8~2 .output_mode = "comb_only";
defparam \WideOr8~2 .register_cascade_mode = "off";
defparam \WideOr8~2 .sum_lutc_input = "datac";
defparam \WideOr8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N1
maxii_lcell \WideOr9~0 (
// Equation(s):
// \WideOr9~0_combout  = (!\Equal10~2_combout  & (!\Equal13~1_combout  & (!\Equal12~3_combout  & \WideNor1~0_combout )))

	.clk(gnd),
	.dataa(\Equal10~2_combout ),
	.datab(\Equal13~1_combout ),
	.datac(\Equal12~3_combout ),
	.datad(\WideNor1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr9~0 .lut_mask = "0100";
defparam \WideOr9~0 .operation_mode = "normal";
defparam \WideOr9~0 .output_mode = "comb_only";
defparam \WideOr9~0 .register_cascade_mode = "off";
defparam \WideOr9~0 .sum_lutc_input = "datac";
defparam \WideOr9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N2
maxii_lcell linkFSP(
// Equation(s):
// \linkFSP~regout  = DFFEAS((\Equal11~0_combout ) # ((\linkFSP~regout  & ((!\WideOr9~0_combout ) # (!\WideOr8~2_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal11~0_combout ),
	.datab(\WideOr8~2_combout ),
	.datac(\linkFSP~regout ),
	.datad(\WideOr9~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFSP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFSP.lut_mask = "bafa";
defparam linkFSP.operation_mode = "normal";
defparam linkFSP.output_mode = "reg_only";
defparam linkFSP.register_cascade_mode = "off";
defparam linkFSP.sum_lutc_input = "datac";
defparam linkFSP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N8
maxii_lcell \WideOr8~1 (
// Equation(s):
// \WideOr8~1_combout  = (!\Equal12~3_combout  & (!\Equal13~1_combout  & (!\Equal8~1_combout  & \WideOr6~0_combout )))

	.clk(gnd),
	.dataa(\Equal12~3_combout ),
	.datab(\Equal13~1_combout ),
	.datac(\Equal8~1_combout ),
	.datad(\WideOr6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr8~1 .lut_mask = "0100";
defparam \WideOr8~1 .operation_mode = "normal";
defparam \WideOr8~1 .output_mode = "comb_only";
defparam \WideOr8~1 .register_cascade_mode = "off";
defparam \WideOr8~1 .sum_lutc_input = "datac";
defparam \WideOr8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N4
maxii_lcell linkFPT(
// Equation(s):
// \linkFPT~regout  = DFFEAS((\Equal10~2_combout ) # ((\linkFPT~regout  & ((!\WideOr8~1_combout ) # (!\WideOr8~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkFPT~regout ),
	.datab(\Equal10~2_combout ),
	.datac(\WideOr8~0_combout ),
	.datad(\WideOr8~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFPT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFPT.lut_mask = "ceee";
defparam linkFPT.operation_mode = "normal";
defparam linkFPT.output_mode = "reg_only";
defparam linkFPT.register_cascade_mode = "off";
defparam linkFPT.sum_lutc_input = "datac";
defparam linkFPT.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \BusA[15]~24 (
// Equation(s):
// \BusA[15]~24_combout  = (!\linkFOC~regout  & (!\linkFSP~regout  & (!\linkFPT~regout )))

	.clk(gnd),
	.dataa(\linkFOC~regout ),
	.datab(\linkFSP~regout ),
	.datac(\linkFPT~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~24 .lut_mask = "0101";
defparam \BusA[15]~24 .operation_mode = "normal";
defparam \BusA[15]~24 .output_mode = "comb_only";
defparam \BusA[15]~24 .register_cascade_mode = "off";
defparam \BusA[15]~24 .sum_lutc_input = "datac";
defparam \BusA[15]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \BusA[15]~26 (
// Equation(s):
// \BusA[15]~26_combout  = (\BusA[15]~25_combout  & ((\BusA[15]~24_combout ) # ((\BusD[71]~18 )))) # (!\BusA[15]~25_combout  & (\BusD[83]~22  & ((\BusA[15]~24_combout ) # (\BusD[71]~18 ))))

	.clk(gnd),
	.dataa(\BusA[15]~25_combout ),
	.datab(\BusA[15]~24_combout ),
	.datac(\BusD[71]~18 ),
	.datad(\BusD[83]~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~26 .lut_mask = "fca8";
defparam \BusA[15]~26 .operation_mode = "normal";
defparam \BusA[15]~26 .output_mode = "comb_only";
defparam \BusA[15]~26 .register_cascade_mode = "off";
defparam \BusA[15]~26 .sum_lutc_input = "datac";
defparam \BusA[15]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \BusA[8]~29 (
// Equation(s):
// \BusA[8]~29_combout  = (\linkFPT~regout ) # ((\linkFSP~regout ) # ((\linkFOC~regout ) # (!\BusA[15]~25_combout )))

	.clk(gnd),
	.dataa(\linkFPT~regout ),
	.datab(\linkFSP~regout ),
	.datac(\linkFOC~regout ),
	.datad(\BusA[15]~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[8]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[8]~29 .lut_mask = "feff";
defparam \BusA[8]~29 .operation_mode = "normal";
defparam \BusA[8]~29 .output_mode = "comb_only";
defparam \BusA[8]~29 .register_cascade_mode = "off";
defparam \BusA[8]~29 .sum_lutc_input = "datac";
defparam \BusA[8]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxii_lcell \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = (\Equal15~1_combout ) # ((\Equal10~2_combout ) # ((\Equal11~0_combout ) # (\Equal16~2_combout )))

	.clk(gnd),
	.dataa(\Equal15~1_combout ),
	.datab(\Equal10~2_combout ),
	.datac(\Equal11~0_combout ),
	.datad(\Equal16~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector41~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector41~0 .lut_mask = "fffe";
defparam \Selector41~0 .operation_mode = "normal";
defparam \Selector41~0 .output_mode = "comb_only";
defparam \Selector41~0 .register_cascade_mode = "off";
defparam \Selector41~0 .sum_lutc_input = "datac";
defparam \Selector41~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N5
maxii_lcell linkSHL(
// Equation(s):
// \linkSHL~regout  = DFFEAS((\Equal14~1_combout ) # ((\linkSHL~regout  & ((\Selector41~0_combout ) # (!\WideOr8~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal14~1_combout ),
	.datab(\Selector41~0_combout ),
	.datac(\linkSHL~regout ),
	.datad(\WideOr8~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSHL~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSHL.lut_mask = "eafa";
defparam linkSHL.operation_mode = "normal";
defparam linkSHL.output_mode = "reg_only";
defparam linkSHL.register_cascade_mode = "off";
defparam linkSHL.sum_lutc_input = "datac";
defparam linkSHL.synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N9
maxii_lcell \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = (!\Equal14~1_combout  & (!\Equal10~2_combout  & (!\Equal11~0_combout  & \WideOr8~1_combout )))

	.clk(gnd),
	.dataa(\Equal14~1_combout ),
	.datab(\Equal10~2_combout ),
	.datac(\Equal11~0_combout ),
	.datad(\WideOr8~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr13~0 .lut_mask = "0100";
defparam \WideOr13~0 .operation_mode = "normal";
defparam \WideOr13~0 .output_mode = "comb_only";
defparam \WideOr13~0 .register_cascade_mode = "off";
defparam \WideOr13~0 .sum_lutc_input = "datac";
defparam \WideOr13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N6
maxii_lcell linkCMP(
// Equation(s):
// \linkCMP~regout  = DFFEAS((\Equal16~2_combout ) # ((\linkCMP~regout  & ((\Equal15~1_combout ) # (!\WideOr13~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal16~2_combout ),
	.datab(\linkCMP~regout ),
	.datac(\Equal15~1_combout ),
	.datad(\WideOr13~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkCMP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkCMP.lut_mask = "eaee";
defparam linkCMP.operation_mode = "normal";
defparam linkCMP.output_mode = "reg_only";
defparam linkCMP.register_cascade_mode = "off";
defparam linkCMP.sum_lutc_input = "datac";
defparam linkCMP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \BusA[17]~27 (
// Equation(s):
// \BusA[17]~27_combout  = (\BusD[73]~19  & ((\BusD[83]~22 ) # ((!\linkCMP~regout )))) # (!\BusD[73]~19  & (!\linkSHL~regout  & ((\BusD[83]~22 ) # (!\linkCMP~regout ))))

	.clk(gnd),
	.dataa(\BusD[73]~19 ),
	.datab(\BusD[83]~22 ),
	.datac(\linkSHL~regout ),
	.datad(\linkCMP~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[17]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[17]~27 .lut_mask = "8caf";
defparam \BusA[17]~27 .operation_mode = "normal";
defparam \BusA[17]~27 .output_mode = "comb_only";
defparam \BusA[17]~27 .register_cascade_mode = "off";
defparam \BusA[17]~27 .sum_lutc_input = "datac";
defparam \BusA[17]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \BusA[17]~28 (
// Equation(s):
// \BusA[17]~28_combout  = ((\linkCMP~regout ) # ((\linkSHL~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\linkCMP~regout ),
	.datac(vcc),
	.datad(\linkSHL~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[17]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[17]~28 .lut_mask = "ffcc";
defparam \BusA[17]~28 .operation_mode = "normal";
defparam \BusA[17]~28 .output_mode = "comb_only";
defparam \BusA[17]~28 .register_cascade_mode = "off";
defparam \BusA[17]~28 .sum_lutc_input = "datac";
defparam \BusA[17]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N3
maxii_lcell WideOr10(
// Equation(s):
// \WideOr10~combout  = (\Equal10~2_combout ) # ((\Equal13~1_combout ) # ((!\WideOr8~0_combout ) # (!\WideNor1~0_combout )))

	.clk(gnd),
	.dataa(\Equal10~2_combout ),
	.datab(\Equal13~1_combout ),
	.datac(\WideNor1~0_combout ),
	.datad(\WideOr8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr10~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam WideOr10.lut_mask = "efff";
defparam WideOr10.operation_mode = "normal";
defparam WideOr10.output_mode = "comb_only";
defparam WideOr10.register_cascade_mode = "off";
defparam WideOr10.sum_lutc_input = "datac";
defparam WideOr10.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N6
maxii_lcell spi_slave_rst(
// Equation(s):
// \spi_slave_rst~regout  = DFFEAS((\spi_slave_rst~regout  & ((\WideOr10~combout ) # ((\Equal12~2_combout  & \Equal12~1_combout )))) # (!\spi_slave_rst~regout  & (\Equal12~2_combout  & (\Equal12~1_combout ))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , 
// , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_rst~regout ),
	.datab(\Equal12~2_combout ),
	.datac(\Equal12~1_combout ),
	.datad(\WideOr10~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_rst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam spi_slave_rst.lut_mask = "eac0";
defparam spi_slave_rst.operation_mode = "normal";
defparam spi_slave_rst.output_mode = "reg_only";
defparam spi_slave_rst.register_cascade_mode = "off";
defparam spi_slave_rst.sum_lutc_input = "datac";
defparam spi_slave_rst.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N4
maxii_lcell linkSPI(
// Equation(s):
// \linkSPI~regout  = DFFEAS((\linkSPI~regout  & ((\WideOr10~combout ) # ((\Equal12~2_combout  & \Equal12~1_combout )))) # (!\linkSPI~regout  & (\Equal12~2_combout  & (\Equal12~1_combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkSPI~regout ),
	.datab(\Equal12~2_combout ),
	.datac(\Equal12~1_combout ),
	.datad(\WideOr10~combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSPI~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSPI.lut_mask = "eac0";
defparam linkSPI.operation_mode = "normal";
defparam linkSPI.output_mode = "reg_only";
defparam linkSPI.register_cascade_mode = "off";
defparam linkSPI.sum_lutc_input = "datac";
defparam linkSPI.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \spi_slave_instance|sckr[0] (
// Equation(s):
// \spi_slave_instance|sckr [0] = DFFEAS((((\BusD[91]~24 ) # (!\linkSPI~regout ))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\BusD[91]~24 ),
	.datad(\linkSPI~regout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|sckr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|sckr[0] .lut_mask = "f0ff";
defparam \spi_slave_instance|sckr[0] .operation_mode = "normal";
defparam \spi_slave_instance|sckr[0] .output_mode = "reg_only";
defparam \spi_slave_instance|sckr[0] .register_cascade_mode = "off";
defparam \spi_slave_instance|sckr[0] .sum_lutc_input = "datac";
defparam \spi_slave_instance|sckr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \spi_slave_instance|sckr[2] (
// Equation(s):
// \spi_slave_instance|always8~0  = ((!\spi_slave_instance|sckr [1] & (E1_sckr[2] & !\spi_slave_instance|sselr [1])))
// \spi_slave_instance|sckr [2] = DFFEAS(\spi_slave_instance|always8~0 , GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , , \spi_slave_instance|sckr [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|sckr [1]),
	.datac(\spi_slave_instance|sckr [1]),
	.datad(\spi_slave_instance|sselr [1]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|always8~0 ),
	.regout(\spi_slave_instance|sckr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|sckr[2] .lut_mask = "0030";
defparam \spi_slave_instance|sckr[2] .operation_mode = "normal";
defparam \spi_slave_instance|sckr[2] .output_mode = "reg_and_comb";
defparam \spi_slave_instance|sckr[2] .register_cascade_mode = "off";
defparam \spi_slave_instance|sckr[2] .sum_lutc_input = "qfbk";
defparam \spi_slave_instance|sckr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \spi_slave_instance|sckr[1] (
// Equation(s):
// \spi_slave_instance|byte_received~0  = ((!\spi_slave_instance|sselr [1] & (E1_sckr[1] & !\spi_slave_instance|sckr [2])))
// \spi_slave_instance|sckr [1] = DFFEAS(\spi_slave_instance|byte_received~0 , GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , , \spi_slave_instance|sckr [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|sselr [1]),
	.datac(\spi_slave_instance|sckr [0]),
	.datad(\spi_slave_instance|sckr [2]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|byte_received~0 ),
	.regout(\spi_slave_instance|sckr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|sckr[1] .lut_mask = "0030";
defparam \spi_slave_instance|sckr[1] .operation_mode = "normal";
defparam \spi_slave_instance|sckr[1] .output_mode = "reg_and_comb";
defparam \spi_slave_instance|sckr[1] .register_cascade_mode = "off";
defparam \spi_slave_instance|sckr[1] .sum_lutc_input = "qfbk";
defparam \spi_slave_instance|sckr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \spi_slave_instance|sselr[0] (
// Equation(s):
// \spi_slave_instance|sselr [0] = DFFEAS((((\BusB[33]~0 ) # (!\linkSPI~regout ))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\BusB[33]~0 ),
	.datad(\linkSPI~regout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|sselr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|sselr[0] .lut_mask = "f0ff";
defparam \spi_slave_instance|sselr[0] .operation_mode = "normal";
defparam \spi_slave_instance|sselr[0] .output_mode = "reg_only";
defparam \spi_slave_instance|sselr[0] .register_cascade_mode = "off";
defparam \spi_slave_instance|sselr[0] .sum_lutc_input = "datac";
defparam \spi_slave_instance|sselr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \spi_slave_instance|sselr[1] (
// Equation(s):
// \spi_slave_instance|bitcnt[1]~1  = ((E1_sselr[1]) # ((\spi_slave_instance|sckr [1] & !\spi_slave_instance|sckr [2])))
// \spi_slave_instance|sselr [1] = DFFEAS(\spi_slave_instance|bitcnt[1]~1 , GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , , \spi_slave_instance|sselr [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|sckr [1]),
	.datac(\spi_slave_instance|sselr [0]),
	.datad(\spi_slave_instance|sckr [2]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|bitcnt[1]~1 ),
	.regout(\spi_slave_instance|sselr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|sselr[1] .lut_mask = "f0fc";
defparam \spi_slave_instance|sselr[1] .operation_mode = "normal";
defparam \spi_slave_instance|sselr[1] .output_mode = "reg_and_comb";
defparam \spi_slave_instance|sselr[1] .register_cascade_mode = "off";
defparam \spi_slave_instance|sselr[1] .sum_lutc_input = "qfbk";
defparam \spi_slave_instance|sselr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \spi_slave_instance|bitcnt[0] (
// Equation(s):
// \spi_slave_instance|bitcnt [0] = DFFEAS((((!\spi_slave_instance|bitcnt [0] & !\spi_slave_instance|sselr [1]))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|bitcnt[1]~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_instance|bitcnt [0]),
	.datad(\spi_slave_instance|sselr [1]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|bitcnt[1]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|bitcnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|bitcnt[0] .lut_mask = "000f";
defparam \spi_slave_instance|bitcnt[0] .operation_mode = "normal";
defparam \spi_slave_instance|bitcnt[0] .output_mode = "reg_only";
defparam \spi_slave_instance|bitcnt[0] .register_cascade_mode = "off";
defparam \spi_slave_instance|bitcnt[0] .sum_lutc_input = "datac";
defparam \spi_slave_instance|bitcnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \spi_slave_instance|bitcnt[1] (
// Equation(s):
// \spi_slave_instance|bitcnt [1] = DFFEAS(((!\spi_slave_instance|sselr [1] & (\spi_slave_instance|bitcnt [1] $ (\spi_slave_instance|bitcnt [0])))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|bitcnt[1]~1 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|bitcnt [1]),
	.datab(vcc),
	.datac(\spi_slave_instance|bitcnt [0]),
	.datad(\spi_slave_instance|sselr [1]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|bitcnt[1]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|bitcnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|bitcnt[1] .lut_mask = "005a";
defparam \spi_slave_instance|bitcnt[1] .operation_mode = "normal";
defparam \spi_slave_instance|bitcnt[1] .output_mode = "reg_only";
defparam \spi_slave_instance|bitcnt[1] .register_cascade_mode = "off";
defparam \spi_slave_instance|bitcnt[1] .sum_lutc_input = "datac";
defparam \spi_slave_instance|bitcnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \spi_slave_instance|bitcnt[2] (
// Equation(s):
// \spi_slave_instance|bitcnt [2] = DFFEAS((!\spi_slave_instance|sselr [1] & (\spi_slave_instance|bitcnt [2] $ (((\spi_slave_instance|bitcnt [1] & \spi_slave_instance|bitcnt [0]))))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , 
// \spi_slave_instance|bitcnt[1]~1 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|bitcnt [1]),
	.datab(\spi_slave_instance|sselr [1]),
	.datac(\spi_slave_instance|bitcnt [0]),
	.datad(\spi_slave_instance|bitcnt [2]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|bitcnt[1]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|bitcnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|bitcnt[2] .lut_mask = "1320";
defparam \spi_slave_instance|bitcnt[2] .operation_mode = "normal";
defparam \spi_slave_instance|bitcnt[2] .output_mode = "reg_only";
defparam \spi_slave_instance|bitcnt[2] .register_cascade_mode = "off";
defparam \spi_slave_instance|bitcnt[2] .sum_lutc_input = "datac";
defparam \spi_slave_instance|bitcnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \spi_slave_instance|byte_received (
// Equation(s):
// \spi_slave_instance|byte_received~regout  = DFFEAS((\spi_slave_instance|bitcnt [1] & (\spi_slave_instance|byte_received~0  & (\spi_slave_instance|bitcnt [0] & \spi_slave_instance|bitcnt [2]))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , , , 
// , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|bitcnt [1]),
	.datab(\spi_slave_instance|byte_received~0 ),
	.datac(\spi_slave_instance|bitcnt [0]),
	.datad(\spi_slave_instance|bitcnt [2]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|byte_received~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_received .lut_mask = "8000";
defparam \spi_slave_instance|byte_received .operation_mode = "normal";
defparam \spi_slave_instance|byte_received .output_mode = "reg_only";
defparam \spi_slave_instance|byte_received .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_received .sum_lutc_input = "datac";
defparam \spi_slave_instance|byte_received .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \spi_slave_instance|Add1~0 (
// Equation(s):
// \spi_slave_instance|Add1~0_combout  = (!\spi_slave_instance|bytecnt [0])
// \spi_slave_instance|Add1~2  = CARRY((\spi_slave_instance|bytecnt [0]))
// \spi_slave_instance|Add1~2COUT1_54  = CARRY((\spi_slave_instance|bytecnt [0]))

	.clk(gnd),
	.dataa(\spi_slave_instance|bytecnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_instance|Add1~2 ),
	.cout1(\spi_slave_instance|Add1~2COUT1_54 ));
// synopsys translate_off
defparam \spi_slave_instance|Add1~0 .lut_mask = "55aa";
defparam \spi_slave_instance|Add1~0 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add1~0 .output_mode = "comb_only";
defparam \spi_slave_instance|Add1~0 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add1~0 .sum_lutc_input = "datac";
defparam \spi_slave_instance|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \spi_slave_instance|bytecnt[0] (
// Equation(s):
// \spi_slave_instance|bytecnt [0] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|byte_received~regout , \spi_slave_instance|Add1~0_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_instance|Add1~0_combout ),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|bytecnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|bytecnt[0] .lut_mask = "0000";
defparam \spi_slave_instance|bytecnt[0] .operation_mode = "normal";
defparam \spi_slave_instance|bytecnt[0] .output_mode = "reg_only";
defparam \spi_slave_instance|bytecnt[0] .register_cascade_mode = "off";
defparam \spi_slave_instance|bytecnt[0] .sum_lutc_input = "datac";
defparam \spi_slave_instance|bytecnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \spi_slave_instance|Add1~5 (
// Equation(s):
// \spi_slave_instance|Add1~5_combout  = (\spi_slave_instance|bytecnt [1] $ ((\spi_slave_instance|Add1~2 )))
// \spi_slave_instance|Add1~7  = CARRY(((!\spi_slave_instance|Add1~2 ) # (!\spi_slave_instance|bytecnt [1])))
// \spi_slave_instance|Add1~7COUT1_56  = CARRY(((!\spi_slave_instance|Add1~2COUT1_54 ) # (!\spi_slave_instance|bytecnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_instance|bytecnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_instance|Add1~2 ),
	.cin1(\spi_slave_instance|Add1~2COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_instance|Add1~7 ),
	.cout1(\spi_slave_instance|Add1~7COUT1_56 ));
// synopsys translate_off
defparam \spi_slave_instance|Add1~5 .cin0_used = "true";
defparam \spi_slave_instance|Add1~5 .cin1_used = "true";
defparam \spi_slave_instance|Add1~5 .lut_mask = "3c3f";
defparam \spi_slave_instance|Add1~5 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add1~5 .output_mode = "comb_only";
defparam \spi_slave_instance|Add1~5 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add1~5 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \spi_slave_instance|bytecnt[1] (
// Equation(s):
// \spi_slave_instance|bytecnt [1] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|byte_received~regout , \spi_slave_instance|Add1~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_instance|Add1~5_combout ),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|bytecnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|bytecnt[1] .lut_mask = "0000";
defparam \spi_slave_instance|bytecnt[1] .operation_mode = "normal";
defparam \spi_slave_instance|bytecnt[1] .output_mode = "reg_only";
defparam \spi_slave_instance|bytecnt[1] .register_cascade_mode = "off";
defparam \spi_slave_instance|bytecnt[1] .sum_lutc_input = "datac";
defparam \spi_slave_instance|bytecnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \spi_slave_instance|Add1~15 (
// Equation(s):
// \spi_slave_instance|Add1~15_combout  = (\spi_slave_instance|bytecnt [2] $ ((!\spi_slave_instance|Add1~7 )))
// \spi_slave_instance|Add1~17  = CARRY(((\spi_slave_instance|bytecnt [2] & !\spi_slave_instance|Add1~7 )))
// \spi_slave_instance|Add1~17COUT1_58  = CARRY(((\spi_slave_instance|bytecnt [2] & !\spi_slave_instance|Add1~7COUT1_56 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_instance|bytecnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_instance|Add1~7 ),
	.cin1(\spi_slave_instance|Add1~7COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_instance|Add1~17 ),
	.cout1(\spi_slave_instance|Add1~17COUT1_58 ));
// synopsys translate_off
defparam \spi_slave_instance|Add1~15 .cin0_used = "true";
defparam \spi_slave_instance|Add1~15 .cin1_used = "true";
defparam \spi_slave_instance|Add1~15 .lut_mask = "c30c";
defparam \spi_slave_instance|Add1~15 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add1~15 .output_mode = "comb_only";
defparam \spi_slave_instance|Add1~15 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add1~15 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \spi_slave_instance|bytecnt[2] (
// Equation(s):
// \spi_slave_instance|bytecnt [2] = DFFEAS((((\spi_slave_instance|Add1~15_combout ))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|byte_received~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\spi_slave_instance|Add1~15_combout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|bytecnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|bytecnt[2] .lut_mask = "ff00";
defparam \spi_slave_instance|bytecnt[2] .operation_mode = "normal";
defparam \spi_slave_instance|bytecnt[2] .output_mode = "reg_only";
defparam \spi_slave_instance|bytecnt[2] .register_cascade_mode = "off";
defparam \spi_slave_instance|bytecnt[2] .sum_lutc_input = "datac";
defparam \spi_slave_instance|bytecnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \spi_slave_instance|Add1~10 (
// Equation(s):
// \spi_slave_instance|Add1~10_combout  = (\spi_slave_instance|bytecnt [3] $ ((\spi_slave_instance|Add1~17 )))
// \spi_slave_instance|Add1~12  = CARRY(((!\spi_slave_instance|Add1~17 ) # (!\spi_slave_instance|bytecnt [3])))
// \spi_slave_instance|Add1~12COUT1_60  = CARRY(((!\spi_slave_instance|Add1~17COUT1_58 ) # (!\spi_slave_instance|bytecnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_instance|bytecnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_instance|Add1~17 ),
	.cin1(\spi_slave_instance|Add1~17COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_instance|Add1~12 ),
	.cout1(\spi_slave_instance|Add1~12COUT1_60 ));
// synopsys translate_off
defparam \spi_slave_instance|Add1~10 .cin0_used = "true";
defparam \spi_slave_instance|Add1~10 .cin1_used = "true";
defparam \spi_slave_instance|Add1~10 .lut_mask = "3c3f";
defparam \spi_slave_instance|Add1~10 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add1~10 .output_mode = "comb_only";
defparam \spi_slave_instance|Add1~10 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add1~10 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \spi_slave_instance|bytecnt[3] (
// Equation(s):
// \spi_slave_instance|always5~4  = (!\spi_slave_instance|bytecnt [0] & (!\spi_slave_instance|bytecnt [1] & (!E1_bytecnt[3] & !\spi_slave_instance|bytecnt [2])))
// \spi_slave_instance|bytecnt [3] = DFFEAS(\spi_slave_instance|always5~4 , GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|byte_received~regout , \spi_slave_instance|Add1~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|bytecnt [0]),
	.datab(\spi_slave_instance|bytecnt [1]),
	.datac(\spi_slave_instance|Add1~10_combout ),
	.datad(\spi_slave_instance|bytecnt [2]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|always5~4 ),
	.regout(\spi_slave_instance|bytecnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|bytecnt[3] .lut_mask = "0001";
defparam \spi_slave_instance|bytecnt[3] .operation_mode = "normal";
defparam \spi_slave_instance|bytecnt[3] .output_mode = "reg_and_comb";
defparam \spi_slave_instance|bytecnt[3] .register_cascade_mode = "off";
defparam \spi_slave_instance|bytecnt[3] .sum_lutc_input = "qfbk";
defparam \spi_slave_instance|bytecnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \spi_slave_instance|Add1~20 (
// Equation(s):
// \spi_slave_instance|Add1~20_combout  = \spi_slave_instance|bytecnt [4] $ ((((!\spi_slave_instance|Add1~12 ))))
// \spi_slave_instance|Add1~22  = CARRY((\spi_slave_instance|bytecnt [4] & ((!\spi_slave_instance|Add1~12COUT1_60 ))))

	.clk(gnd),
	.dataa(\spi_slave_instance|bytecnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_instance|Add1~12 ),
	.cin1(\spi_slave_instance|Add1~12COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add1~20_combout ),
	.regout(),
	.cout(\spi_slave_instance|Add1~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|Add1~20 .cin0_used = "true";
defparam \spi_slave_instance|Add1~20 .cin1_used = "true";
defparam \spi_slave_instance|Add1~20 .lut_mask = "a50a";
defparam \spi_slave_instance|Add1~20 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add1~20 .output_mode = "comb_only";
defparam \spi_slave_instance|Add1~20 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add1~20 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \spi_slave_instance|bytecnt[4] (
// Equation(s):
// \spi_slave_instance|bytecnt [4] = DFFEAS((((\spi_slave_instance|Add1~20_combout ))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|byte_received~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\spi_slave_instance|Add1~20_combout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|bytecnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|bytecnt[4] .lut_mask = "ff00";
defparam \spi_slave_instance|bytecnt[4] .operation_mode = "normal";
defparam \spi_slave_instance|bytecnt[4] .output_mode = "reg_only";
defparam \spi_slave_instance|bytecnt[4] .register_cascade_mode = "off";
defparam \spi_slave_instance|bytecnt[4] .sum_lutc_input = "datac";
defparam \spi_slave_instance|bytecnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \spi_slave_instance|Add1~25 (
// Equation(s):
// \spi_slave_instance|Add1~25_combout  = \spi_slave_instance|bytecnt [5] $ ((((\spi_slave_instance|Add1~22 ))))
// \spi_slave_instance|Add1~27  = CARRY(((!\spi_slave_instance|Add1~22 )) # (!\spi_slave_instance|bytecnt [5]))
// \spi_slave_instance|Add1~27COUT1_62  = CARRY(((!\spi_slave_instance|Add1~22 )) # (!\spi_slave_instance|bytecnt [5]))

	.clk(gnd),
	.dataa(\spi_slave_instance|bytecnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_instance|Add1~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_instance|Add1~27 ),
	.cout1(\spi_slave_instance|Add1~27COUT1_62 ));
// synopsys translate_off
defparam \spi_slave_instance|Add1~25 .cin_used = "true";
defparam \spi_slave_instance|Add1~25 .lut_mask = "5a5f";
defparam \spi_slave_instance|Add1~25 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add1~25 .output_mode = "comb_only";
defparam \spi_slave_instance|Add1~25 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add1~25 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \spi_slave_instance|bytecnt[5] (
// Equation(s):
// \spi_slave_instance|bytecnt [5] = DFFEAS((((\spi_slave_instance|Add1~25_combout ))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|byte_received~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\spi_slave_instance|Add1~25_combout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|bytecnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|bytecnt[5] .lut_mask = "ff00";
defparam \spi_slave_instance|bytecnt[5] .operation_mode = "normal";
defparam \spi_slave_instance|bytecnt[5] .output_mode = "reg_only";
defparam \spi_slave_instance|bytecnt[5] .register_cascade_mode = "off";
defparam \spi_slave_instance|bytecnt[5] .sum_lutc_input = "datac";
defparam \spi_slave_instance|bytecnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \spi_slave_instance|Add1~30 (
// Equation(s):
// \spi_slave_instance|Add1~30_combout  = (\spi_slave_instance|bytecnt [6] $ ((!(!\spi_slave_instance|Add1~22  & \spi_slave_instance|Add1~27 ) # (\spi_slave_instance|Add1~22  & \spi_slave_instance|Add1~27COUT1_62 ))))
// \spi_slave_instance|Add1~32  = CARRY(((\spi_slave_instance|bytecnt [6] & !\spi_slave_instance|Add1~27 )))
// \spi_slave_instance|Add1~32COUT1_64  = CARRY(((\spi_slave_instance|bytecnt [6] & !\spi_slave_instance|Add1~27COUT1_62 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_instance|bytecnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_instance|Add1~22 ),
	.cin0(\spi_slave_instance|Add1~27 ),
	.cin1(\spi_slave_instance|Add1~27COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_instance|Add1~32 ),
	.cout1(\spi_slave_instance|Add1~32COUT1_64 ));
// synopsys translate_off
defparam \spi_slave_instance|Add1~30 .cin0_used = "true";
defparam \spi_slave_instance|Add1~30 .cin1_used = "true";
defparam \spi_slave_instance|Add1~30 .cin_used = "true";
defparam \spi_slave_instance|Add1~30 .lut_mask = "c30c";
defparam \spi_slave_instance|Add1~30 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add1~30 .output_mode = "comb_only";
defparam \spi_slave_instance|Add1~30 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add1~30 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \spi_slave_instance|bytecnt[6] (
// Equation(s):
// \spi_slave_instance|bytecnt [6] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|byte_received~regout , \spi_slave_instance|Add1~30_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_instance|Add1~30_combout ),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|bytecnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|bytecnt[6] .lut_mask = "0000";
defparam \spi_slave_instance|bytecnt[6] .operation_mode = "normal";
defparam \spi_slave_instance|bytecnt[6] .output_mode = "reg_only";
defparam \spi_slave_instance|bytecnt[6] .register_cascade_mode = "off";
defparam \spi_slave_instance|bytecnt[6] .sum_lutc_input = "datac";
defparam \spi_slave_instance|bytecnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \spi_slave_instance|bytecnt[7] (
// Equation(s):
// \spi_slave_instance|always5~3  = (!\spi_slave_instance|bytecnt [4] & (!\spi_slave_instance|bytecnt [5] & (!E1_bytecnt[7] & !\spi_slave_instance|bytecnt [6])))
// \spi_slave_instance|bytecnt [7] = DFFEAS(\spi_slave_instance|always5~3 , GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|byte_received~regout , \spi_slave_instance|Add1~35_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|bytecnt [4]),
	.datab(\spi_slave_instance|bytecnt [5]),
	.datac(\spi_slave_instance|Add1~35_combout ),
	.datad(\spi_slave_instance|bytecnt [6]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|always5~3 ),
	.regout(\spi_slave_instance|bytecnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|bytecnt[7] .lut_mask = "0001";
defparam \spi_slave_instance|bytecnt[7] .operation_mode = "normal";
defparam \spi_slave_instance|bytecnt[7] .output_mode = "reg_and_comb";
defparam \spi_slave_instance|bytecnt[7] .register_cascade_mode = "off";
defparam \spi_slave_instance|bytecnt[7] .sum_lutc_input = "qfbk";
defparam \spi_slave_instance|bytecnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \spi_slave_instance|Add1~35 (
// Equation(s):
// \spi_slave_instance|Add1~35_combout  = (\spi_slave_instance|bytecnt [7] $ (((!\spi_slave_instance|Add1~22  & \spi_slave_instance|Add1~32 ) # (\spi_slave_instance|Add1~22  & \spi_slave_instance|Add1~32COUT1_64 ))))
// \spi_slave_instance|Add1~37  = CARRY(((!\spi_slave_instance|Add1~32 ) # (!\spi_slave_instance|bytecnt [7])))
// \spi_slave_instance|Add1~37COUT1_66  = CARRY(((!\spi_slave_instance|Add1~32COUT1_64 ) # (!\spi_slave_instance|bytecnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_instance|bytecnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_instance|Add1~22 ),
	.cin0(\spi_slave_instance|Add1~32 ),
	.cin1(\spi_slave_instance|Add1~32COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_instance|Add1~37 ),
	.cout1(\spi_slave_instance|Add1~37COUT1_66 ));
// synopsys translate_off
defparam \spi_slave_instance|Add1~35 .cin0_used = "true";
defparam \spi_slave_instance|Add1~35 .cin1_used = "true";
defparam \spi_slave_instance|Add1~35 .cin_used = "true";
defparam \spi_slave_instance|Add1~35 .lut_mask = "3c3f";
defparam \spi_slave_instance|Add1~35 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add1~35 .output_mode = "comb_only";
defparam \spi_slave_instance|Add1~35 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add1~35 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \spi_slave_instance|Add2~5 (
// Equation(s):
// \spi_slave_instance|Add2~5_combout  = \spi_slave_instance|bytecnt [2] $ ((\spi_slave_instance|bytecnt [1]))
// \spi_slave_instance|Add2~7  = CARRY((\spi_slave_instance|bytecnt [2] & (\spi_slave_instance|bytecnt [1])))
// \spi_slave_instance|Add2~7COUT1_42  = CARRY((\spi_slave_instance|bytecnt [2] & (\spi_slave_instance|bytecnt [1])))

	.clk(gnd),
	.dataa(\spi_slave_instance|bytecnt [2]),
	.datab(\spi_slave_instance|bytecnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add2~5_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_instance|Add2~7 ),
	.cout1(\spi_slave_instance|Add2~7COUT1_42 ));
// synopsys translate_off
defparam \spi_slave_instance|Add2~5 .lut_mask = "6688";
defparam \spi_slave_instance|Add2~5 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add2~5 .output_mode = "comb_only";
defparam \spi_slave_instance|Add2~5 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add2~5 .sum_lutc_input = "datac";
defparam \spi_slave_instance|Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \spi_slave_instance|Add2~0 (
// Equation(s):
// \spi_slave_instance|Add2~0_combout  = \spi_slave_instance|bytecnt [3] $ ((((\spi_slave_instance|Add2~7 ))))
// \spi_slave_instance|Add2~2  = CARRY(((!\spi_slave_instance|Add2~7 )) # (!\spi_slave_instance|bytecnt [3]))
// \spi_slave_instance|Add2~2COUT1_44  = CARRY(((!\spi_slave_instance|Add2~7COUT1_42 )) # (!\spi_slave_instance|bytecnt [3]))

	.clk(gnd),
	.dataa(\spi_slave_instance|bytecnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_instance|Add2~7 ),
	.cin1(\spi_slave_instance|Add2~7COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_instance|Add2~2 ),
	.cout1(\spi_slave_instance|Add2~2COUT1_44 ));
// synopsys translate_off
defparam \spi_slave_instance|Add2~0 .cin0_used = "true";
defparam \spi_slave_instance|Add2~0 .cin1_used = "true";
defparam \spi_slave_instance|Add2~0 .lut_mask = "5a5f";
defparam \spi_slave_instance|Add2~0 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add2~0 .output_mode = "comb_only";
defparam \spi_slave_instance|Add2~0 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add2~0 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \spi_slave_instance|Add2~10 (
// Equation(s):
// \spi_slave_instance|Add2~10_combout  = (\spi_slave_instance|bytecnt [4] $ ((!\spi_slave_instance|Add2~2 )))
// \spi_slave_instance|Add2~12  = CARRY(((\spi_slave_instance|bytecnt [4] & !\spi_slave_instance|Add2~2 )))
// \spi_slave_instance|Add2~12COUT1_46  = CARRY(((\spi_slave_instance|bytecnt [4] & !\spi_slave_instance|Add2~2COUT1_44 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_instance|bytecnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_instance|Add2~2 ),
	.cin1(\spi_slave_instance|Add2~2COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add2~10_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_instance|Add2~12 ),
	.cout1(\spi_slave_instance|Add2~12COUT1_46 ));
// synopsys translate_off
defparam \spi_slave_instance|Add2~10 .cin0_used = "true";
defparam \spi_slave_instance|Add2~10 .cin1_used = "true";
defparam \spi_slave_instance|Add2~10 .lut_mask = "c30c";
defparam \spi_slave_instance|Add2~10 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add2~10 .output_mode = "comb_only";
defparam \spi_slave_instance|Add2~10 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add2~10 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \spi_slave_instance|Add2~15 (
// Equation(s):
// \spi_slave_instance|Add2~15_combout  = (\spi_slave_instance|bytecnt [5] $ ((\spi_slave_instance|Add2~12 )))
// \spi_slave_instance|Add2~17  = CARRY(((!\spi_slave_instance|Add2~12COUT1_46 ) # (!\spi_slave_instance|bytecnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_instance|bytecnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_instance|Add2~12 ),
	.cin1(\spi_slave_instance|Add2~12COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add2~15_combout ),
	.regout(),
	.cout(\spi_slave_instance|Add2~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|Add2~15 .cin0_used = "true";
defparam \spi_slave_instance|Add2~15 .cin1_used = "true";
defparam \spi_slave_instance|Add2~15 .lut_mask = "3c3f";
defparam \spi_slave_instance|Add2~15 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add2~15 .output_mode = "comb_only";
defparam \spi_slave_instance|Add2~15 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add2~15 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \spi_slave_instance|byte_data_received[5] (
// Equation(s):
// \spi_slave_instance|received_memory[7]~18  = (\spi_slave_instance|byte_data_received [4] & (\spi_slave_instance|Add2~10_combout  & (E1_byte_data_received[5] $ (!\spi_slave_instance|Add2~15_combout )))) # (!\spi_slave_instance|byte_data_received [4] & 
// (!\spi_slave_instance|Add2~10_combout  & (E1_byte_data_received[5] $ (!\spi_slave_instance|Add2~15_combout ))))
// \spi_slave_instance|byte_data_received [5] = DFFEAS(\spi_slave_instance|received_memory[7]~18 , GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|byte_received~0 , \spi_slave_instance|byte_data_received [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|byte_data_received [4]),
	.datab(\spi_slave_instance|Add2~10_combout ),
	.datac(\spi_slave_instance|byte_data_received [4]),
	.datad(\spi_slave_instance|Add2~15_combout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|received_memory[7]~18 ),
	.regout(\spi_slave_instance|byte_data_received [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_received[5] .lut_mask = "9009";
defparam \spi_slave_instance|byte_data_received[5] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_received[5] .output_mode = "reg_and_comb";
defparam \spi_slave_instance|byte_data_received[5] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_received[5] .sum_lutc_input = "qfbk";
defparam \spi_slave_instance|byte_data_received[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \spi_slave_instance|mosir[0] (
// Equation(s):
// \spi_slave_instance|mosir [0] = DFFEAS(((\BusD[87]~23 ) # ((!\linkSPI~regout ))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\BusD[87]~23 ),
	.datac(\linkSPI~regout ),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|mosir [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|mosir[0] .lut_mask = "cfcf";
defparam \spi_slave_instance|mosir[0] .operation_mode = "normal";
defparam \spi_slave_instance|mosir[0] .output_mode = "reg_only";
defparam \spi_slave_instance|mosir[0] .register_cascade_mode = "off";
defparam \spi_slave_instance|mosir[0] .sum_lutc_input = "datac";
defparam \spi_slave_instance|mosir[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \spi_slave_instance|mosir[1] (
// Equation(s):
// \spi_slave_instance|mosir [1] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , , \spi_slave_instance|mosir [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_instance|mosir [0]),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|mosir [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|mosir[1] .lut_mask = "0000";
defparam \spi_slave_instance|mosir[1] .operation_mode = "normal";
defparam \spi_slave_instance|mosir[1] .output_mode = "reg_only";
defparam \spi_slave_instance|mosir[1] .register_cascade_mode = "off";
defparam \spi_slave_instance|mosir[1] .sum_lutc_input = "datac";
defparam \spi_slave_instance|mosir[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \spi_slave_instance|byte_data_received[0] (
// Equation(s):
// \spi_slave_instance|received_memory[7]~16  = (\spi_slave_instance|bytecnt [0] & (E1_byte_data_received[0] & (\spi_slave_instance|bytecnt [1] $ (\spi_slave_instance|byte_data_received [1])))) # (!\spi_slave_instance|bytecnt [0] & (!E1_byte_data_received[0] 
// & (\spi_slave_instance|bytecnt [1] $ (\spi_slave_instance|byte_data_received [1]))))
// \spi_slave_instance|byte_data_received [0] = DFFEAS(\spi_slave_instance|received_memory[7]~16 , GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|byte_received~0 , \spi_slave_instance|mosir [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|bytecnt [0]),
	.datab(\spi_slave_instance|bytecnt [1]),
	.datac(\spi_slave_instance|mosir [1]),
	.datad(\spi_slave_instance|byte_data_received [1]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|received_memory[7]~16 ),
	.regout(\spi_slave_instance|byte_data_received [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_received[0] .lut_mask = "2184";
defparam \spi_slave_instance|byte_data_received[0] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_received[0] .output_mode = "reg_and_comb";
defparam \spi_slave_instance|byte_data_received[0] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_received[0] .sum_lutc_input = "qfbk";
defparam \spi_slave_instance|byte_data_received[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \spi_slave_instance|byte_data_received[1] (
// Equation(s):
// \spi_slave_instance|received_memory[7]~21  = (\spi_slave_instance|Add1~0_combout  & (\spi_slave_instance|byte_data_received [0] & (E1_byte_data_received[1] $ (!\spi_slave_instance|Add1~5_combout )))) # (!\spi_slave_instance|Add1~0_combout  & 
// (!\spi_slave_instance|byte_data_received [0] & (E1_byte_data_received[1] $ (!\spi_slave_instance|Add1~5_combout ))))
// \spi_slave_instance|byte_data_received [1] = DFFEAS(\spi_slave_instance|received_memory[7]~21 , GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|byte_received~0 , \spi_slave_instance|byte_data_received [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|Add1~0_combout ),
	.datab(\spi_slave_instance|byte_data_received [0]),
	.datac(\spi_slave_instance|byte_data_received [0]),
	.datad(\spi_slave_instance|Add1~5_combout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|received_memory[7]~21 ),
	.regout(\spi_slave_instance|byte_data_received [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_received[1] .lut_mask = "9009";
defparam \spi_slave_instance|byte_data_received[1] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_received[1] .output_mode = "reg_and_comb";
defparam \spi_slave_instance|byte_data_received[1] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_received[1] .sum_lutc_input = "qfbk";
defparam \spi_slave_instance|byte_data_received[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \spi_slave_instance|byte_data_received[2] (
// Equation(s):
// \spi_slave_instance|Equal6~0  = ((E1_byte_data_received[2] $ (\spi_slave_instance|Add2~5_combout )))
// \spi_slave_instance|byte_data_received [2] = DFFEAS(\spi_slave_instance|Equal6~0 , GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|byte_received~0 , \spi_slave_instance|byte_data_received [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_instance|byte_data_received [1]),
	.datad(\spi_slave_instance|Add2~5_combout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Equal6~0 ),
	.regout(\spi_slave_instance|byte_data_received [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_received[2] .lut_mask = "0ff0";
defparam \spi_slave_instance|byte_data_received[2] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_received[2] .output_mode = "reg_and_comb";
defparam \spi_slave_instance|byte_data_received[2] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_received[2] .sum_lutc_input = "qfbk";
defparam \spi_slave_instance|byte_data_received[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \spi_slave_instance|byte_data_received[3] (
// Equation(s):
// \spi_slave_instance|always5~1  = (!\spi_slave_instance|byte_data_received [2] & (!\spi_slave_instance|byte_data_received [0] & (!E1_byte_data_received[3] & \spi_slave_instance|byte_data_received [1])))
// \spi_slave_instance|byte_data_received [3] = DFFEAS(\spi_slave_instance|always5~1 , GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|byte_received~0 , \spi_slave_instance|byte_data_received [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|byte_data_received [2]),
	.datab(\spi_slave_instance|byte_data_received [0]),
	.datac(\spi_slave_instance|byte_data_received [2]),
	.datad(\spi_slave_instance|byte_data_received [1]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|always5~1 ),
	.regout(\spi_slave_instance|byte_data_received [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_received[3] .lut_mask = "0100";
defparam \spi_slave_instance|byte_data_received[3] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_received[3] .output_mode = "reg_and_comb";
defparam \spi_slave_instance|byte_data_received[3] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_received[3] .sum_lutc_input = "qfbk";
defparam \spi_slave_instance|byte_data_received[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \spi_slave_instance|byte_data_received[4] (
// Equation(s):
// \spi_slave_instance|received_memory[7]~23  = (\spi_slave_instance|Add1~25_combout  & (\spi_slave_instance|byte_data_received [5] & (E1_byte_data_received[4] $ (!\spi_slave_instance|Add1~20_combout )))) # (!\spi_slave_instance|Add1~25_combout  & 
// (!\spi_slave_instance|byte_data_received [5] & (E1_byte_data_received[4] $ (!\spi_slave_instance|Add1~20_combout ))))
// \spi_slave_instance|byte_data_received [4] = DFFEAS(\spi_slave_instance|received_memory[7]~23 , GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|byte_received~0 , \spi_slave_instance|byte_data_received [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|Add1~25_combout ),
	.datab(\spi_slave_instance|byte_data_received [5]),
	.datac(\spi_slave_instance|byte_data_received [3]),
	.datad(\spi_slave_instance|Add1~20_combout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|received_memory[7]~23 ),
	.regout(\spi_slave_instance|byte_data_received [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_received[4] .lut_mask = "9009";
defparam \spi_slave_instance|byte_data_received[4] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_received[4] .output_mode = "reg_and_comb";
defparam \spi_slave_instance|byte_data_received[4] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_received[4] .sum_lutc_input = "qfbk";
defparam \spi_slave_instance|byte_data_received[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \spi_slave_instance|byte_data_received[7] (
// Equation(s):
// \spi_slave_instance|always5~0  = (((!E1_byte_data_received[7] & !\spi_slave_instance|byte_data_received [6])))
// \spi_slave_instance|byte_data_received [7] = DFFEAS(\spi_slave_instance|always5~0 , GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|byte_received~0 , \spi_slave_instance|byte_data_received [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_instance|byte_data_received [6]),
	.datad(\spi_slave_instance|byte_data_received [6]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|always5~0 ),
	.regout(\spi_slave_instance|byte_data_received [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_received[7] .lut_mask = "000f";
defparam \spi_slave_instance|byte_data_received[7] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_received[7] .output_mode = "reg_and_comb";
defparam \spi_slave_instance|byte_data_received[7] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_received[7] .sum_lutc_input = "qfbk";
defparam \spi_slave_instance|byte_data_received[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \spi_slave_instance|Add2~20 (
// Equation(s):
// \spi_slave_instance|Add2~20_combout  = (\spi_slave_instance|bytecnt [6] $ ((!\spi_slave_instance|Add2~17 )))
// \spi_slave_instance|Add2~22  = CARRY(((\spi_slave_instance|bytecnt [6] & !\spi_slave_instance|Add2~17 )))
// \spi_slave_instance|Add2~22COUT1_48  = CARRY(((\spi_slave_instance|bytecnt [6] & !\spi_slave_instance|Add2~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_instance|bytecnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_instance|Add2~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add2~20_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_instance|Add2~22 ),
	.cout1(\spi_slave_instance|Add2~22COUT1_48 ));
// synopsys translate_off
defparam \spi_slave_instance|Add2~20 .cin_used = "true";
defparam \spi_slave_instance|Add2~20 .lut_mask = "c30c";
defparam \spi_slave_instance|Add2~20 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add2~20 .output_mode = "comb_only";
defparam \spi_slave_instance|Add2~20 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add2~20 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \spi_slave_instance|Add2~25 (
// Equation(s):
// \spi_slave_instance|Add2~25_combout  = \spi_slave_instance|bytecnt [7] $ (((((!\spi_slave_instance|Add2~17  & \spi_slave_instance|Add2~22 ) # (\spi_slave_instance|Add2~17  & \spi_slave_instance|Add2~22COUT1_48 )))))
// \spi_slave_instance|Add2~27  = CARRY(((!\spi_slave_instance|Add2~22 )) # (!\spi_slave_instance|bytecnt [7]))
// \spi_slave_instance|Add2~27COUT1_50  = CARRY(((!\spi_slave_instance|Add2~22COUT1_48 )) # (!\spi_slave_instance|bytecnt [7]))

	.clk(gnd),
	.dataa(\spi_slave_instance|bytecnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_instance|Add2~17 ),
	.cin0(\spi_slave_instance|Add2~22 ),
	.cin1(\spi_slave_instance|Add2~22COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add2~25_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_instance|Add2~27 ),
	.cout1(\spi_slave_instance|Add2~27COUT1_50 ));
// synopsys translate_off
defparam \spi_slave_instance|Add2~25 .cin0_used = "true";
defparam \spi_slave_instance|Add2~25 .cin1_used = "true";
defparam \spi_slave_instance|Add2~25 .cin_used = "true";
defparam \spi_slave_instance|Add2~25 .lut_mask = "5a5f";
defparam \spi_slave_instance|Add2~25 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add2~25 .output_mode = "comb_only";
defparam \spi_slave_instance|Add2~25 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add2~25 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \spi_slave_instance|byte_data_received[6] (
// Equation(s):
// \spi_slave_instance|received_memory[7]~19  = (\spi_slave_instance|byte_data_received [7] & (\spi_slave_instance|Add2~25_combout  & (E1_byte_data_received[6] $ (!\spi_slave_instance|Add2~20_combout )))) # (!\spi_slave_instance|byte_data_received [7] & 
// (!\spi_slave_instance|Add2~25_combout  & (E1_byte_data_received[6] $ (!\spi_slave_instance|Add2~20_combout ))))
// \spi_slave_instance|byte_data_received [6] = DFFEAS(\spi_slave_instance|received_memory[7]~19 , GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|byte_received~0 , \spi_slave_instance|byte_data_received [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|byte_data_received [7]),
	.datab(\spi_slave_instance|Add2~25_combout ),
	.datac(\spi_slave_instance|byte_data_received [5]),
	.datad(\spi_slave_instance|Add2~20_combout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|received_memory[7]~19 ),
	.regout(\spi_slave_instance|byte_data_received [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_received[6] .lut_mask = "9009";
defparam \spi_slave_instance|byte_data_received[6] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_received[6] .output_mode = "reg_and_comb";
defparam \spi_slave_instance|byte_data_received[6] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_received[6] .sum_lutc_input = "qfbk";
defparam \spi_slave_instance|byte_data_received[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \spi_slave_instance|always5~2 (
// Equation(s):
// \spi_slave_instance|always5~2_combout  = (!\spi_slave_instance|byte_data_received [4] & (!\spi_slave_instance|byte_data_received [5] & (\spi_slave_instance|always5~1  & \spi_slave_instance|always5~0 )))

	.clk(gnd),
	.dataa(\spi_slave_instance|byte_data_received [4]),
	.datab(\spi_slave_instance|byte_data_received [5]),
	.datac(\spi_slave_instance|always5~1 ),
	.datad(\spi_slave_instance|always5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|always5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|always5~2 .lut_mask = "1000";
defparam \spi_slave_instance|always5~2 .operation_mode = "normal";
defparam \spi_slave_instance|always5~2 .output_mode = "comb_only";
defparam \spi_slave_instance|always5~2 .register_cascade_mode = "off";
defparam \spi_slave_instance|always5~2 .sum_lutc_input = "datac";
defparam \spi_slave_instance|always5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \spi_slave_instance|first_byte[1] (
// Equation(s):
// \spi_slave_instance|always5~5  = (E1_first_byte[1]) # ((\spi_slave_instance|always5~3  & (\spi_slave_instance|always5~4  & \spi_slave_instance|always5~2_combout )))
// \spi_slave_instance|first_byte [1] = DFFEAS(\spi_slave_instance|always5~5 , GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|always5~3 ),
	.datab(\spi_slave_instance|always5~4 ),
	.datac(vcc),
	.datad(\spi_slave_instance|always5~2_combout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|always5~5 ),
	.regout(\spi_slave_instance|first_byte [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|first_byte[1] .lut_mask = "f8f0";
defparam \spi_slave_instance|first_byte[1] .operation_mode = "normal";
defparam \spi_slave_instance|first_byte[1] .output_mode = "reg_and_comb";
defparam \spi_slave_instance|first_byte[1] .register_cascade_mode = "off";
defparam \spi_slave_instance|first_byte[1] .sum_lutc_input = "qfbk";
defparam \spi_slave_instance|first_byte[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \spi_slave_instance|Add1~40 (
// Equation(s):
// \spi_slave_instance|Add1~40_combout  = (((!(!\spi_slave_instance|Add1~22  & \spi_slave_instance|Add1~37 ) # (\spi_slave_instance|Add1~22  & \spi_slave_instance|Add1~37COUT1_66 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_instance|Add1~22 ),
	.cin0(\spi_slave_instance|Add1~37 ),
	.cin1(\spi_slave_instance|Add1~37COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add1~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|Add1~40 .cin0_used = "true";
defparam \spi_slave_instance|Add1~40 .cin1_used = "true";
defparam \spi_slave_instance|Add1~40 .cin_used = "true";
defparam \spi_slave_instance|Add1~40 .lut_mask = "0f0f";
defparam \spi_slave_instance|Add1~40 .operation_mode = "normal";
defparam \spi_slave_instance|Add1~40 .output_mode = "comb_only";
defparam \spi_slave_instance|Add1~40 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add1~40 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add1~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \spi_slave_instance|received_memory[7]~24 (
// Equation(s):
// \spi_slave_instance|received_memory[7]~24_combout  = (\spi_slave_instance|byte_data_received [7] & (\spi_slave_instance|Add1~35_combout  & (\spi_slave_instance|byte_data_received [6] $ (!\spi_slave_instance|Add1~30_combout )))) # 
// (!\spi_slave_instance|byte_data_received [7] & (!\spi_slave_instance|Add1~35_combout  & (\spi_slave_instance|byte_data_received [6] $ (!\spi_slave_instance|Add1~30_combout ))))

	.clk(gnd),
	.dataa(\spi_slave_instance|byte_data_received [7]),
	.datab(\spi_slave_instance|byte_data_received [6]),
	.datac(\spi_slave_instance|Add1~30_combout ),
	.datad(\spi_slave_instance|Add1~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|received_memory[7]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|received_memory[7]~24 .lut_mask = "8241";
defparam \spi_slave_instance|received_memory[7]~24 .operation_mode = "normal";
defparam \spi_slave_instance|received_memory[7]~24 .output_mode = "comb_only";
defparam \spi_slave_instance|received_memory[7]~24 .register_cascade_mode = "off";
defparam \spi_slave_instance|received_memory[7]~24 .sum_lutc_input = "datac";
defparam \spi_slave_instance|received_memory[7]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \spi_slave_instance|Equal7~0 (
// Equation(s):
// \spi_slave_instance|Equal7~0_combout  = ((\spi_slave_instance|Add1~15_combout  $ (\spi_slave_instance|byte_data_received [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_instance|Add1~15_combout ),
	.datad(\spi_slave_instance|byte_data_received [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|Equal7~0 .lut_mask = "0ff0";
defparam \spi_slave_instance|Equal7~0 .operation_mode = "normal";
defparam \spi_slave_instance|Equal7~0 .output_mode = "comb_only";
defparam \spi_slave_instance|Equal7~0 .register_cascade_mode = "off";
defparam \spi_slave_instance|Equal7~0 .sum_lutc_input = "datac";
defparam \spi_slave_instance|Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \spi_slave_instance|received_memory[7]~22 (
// Equation(s):
// \spi_slave_instance|received_memory[7]~22_combout  = (\spi_slave_instance|received_memory[7]~21  & (!\spi_slave_instance|Equal7~0_combout  & (\spi_slave_instance|byte_data_received [3] $ (!\spi_slave_instance|Add1~10_combout ))))

	.clk(gnd),
	.dataa(\spi_slave_instance|byte_data_received [3]),
	.datab(\spi_slave_instance|received_memory[7]~21 ),
	.datac(\spi_slave_instance|Add1~10_combout ),
	.datad(\spi_slave_instance|Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|received_memory[7]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|received_memory[7]~22 .lut_mask = "0084";
defparam \spi_slave_instance|received_memory[7]~22 .operation_mode = "normal";
defparam \spi_slave_instance|received_memory[7]~22 .output_mode = "comb_only";
defparam \spi_slave_instance|received_memory[7]~22 .register_cascade_mode = "off";
defparam \spi_slave_instance|received_memory[7]~22 .sum_lutc_input = "datac";
defparam \spi_slave_instance|received_memory[7]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \spi_slave_instance|received_memory[7]~25 (
// Equation(s):
// \spi_slave_instance|received_memory[7]~25_combout  = (!\spi_slave_instance|Add1~40_combout  & (\spi_slave_instance|received_memory[7]~23  & (\spi_slave_instance|received_memory[7]~24_combout  & \spi_slave_instance|received_memory[7]~22_combout )))

	.clk(gnd),
	.dataa(\spi_slave_instance|Add1~40_combout ),
	.datab(\spi_slave_instance|received_memory[7]~23 ),
	.datac(\spi_slave_instance|received_memory[7]~24_combout ),
	.datad(\spi_slave_instance|received_memory[7]~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|received_memory[7]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|received_memory[7]~25 .lut_mask = "4000";
defparam \spi_slave_instance|received_memory[7]~25 .operation_mode = "normal";
defparam \spi_slave_instance|received_memory[7]~25 .output_mode = "comb_only";
defparam \spi_slave_instance|received_memory[7]~25 .register_cascade_mode = "off";
defparam \spi_slave_instance|received_memory[7]~25 .sum_lutc_input = "datac";
defparam \spi_slave_instance|received_memory[7]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \spi_slave_instance|Add2~30 (
// Equation(s):
// \spi_slave_instance|Add2~30_combout  = (((!(!\spi_slave_instance|Add2~17  & \spi_slave_instance|Add2~27 ) # (\spi_slave_instance|Add2~17  & \spi_slave_instance|Add2~27COUT1_50 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_instance|Add2~17 ),
	.cin0(\spi_slave_instance|Add2~27 ),
	.cin1(\spi_slave_instance|Add2~27COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add2~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|Add2~30 .cin0_used = "true";
defparam \spi_slave_instance|Add2~30 .cin1_used = "true";
defparam \spi_slave_instance|Add2~30 .cin_used = "true";
defparam \spi_slave_instance|Add2~30 .lut_mask = "0f0f";
defparam \spi_slave_instance|Add2~30 .operation_mode = "normal";
defparam \spi_slave_instance|Add2~30 .output_mode = "comb_only";
defparam \spi_slave_instance|Add2~30 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add2~30 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \spi_slave_instance|received_memory[7]~17 (
// Equation(s):
// \spi_slave_instance|received_memory[7]~17_combout  = (\spi_slave_instance|received_memory[7]~16  & (!\spi_slave_instance|Equal6~0  & (\spi_slave_instance|byte_data_received [3] $ (!\spi_slave_instance|Add2~0_combout ))))

	.clk(gnd),
	.dataa(\spi_slave_instance|byte_data_received [3]),
	.datab(\spi_slave_instance|received_memory[7]~16 ),
	.datac(\spi_slave_instance|Add2~0_combout ),
	.datad(\spi_slave_instance|Equal6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|received_memory[7]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|received_memory[7]~17 .lut_mask = "0084";
defparam \spi_slave_instance|received_memory[7]~17 .operation_mode = "normal";
defparam \spi_slave_instance|received_memory[7]~17 .output_mode = "comb_only";
defparam \spi_slave_instance|received_memory[7]~17 .register_cascade_mode = "off";
defparam \spi_slave_instance|received_memory[7]~17 .sum_lutc_input = "datac";
defparam \spi_slave_instance|received_memory[7]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \spi_slave_instance|received_memory[7]~20 (
// Equation(s):
// \spi_slave_instance|received_memory[7]~20_combout  = (!\spi_slave_instance|Add2~30_combout  & (\spi_slave_instance|received_memory[7]~17_combout  & (\spi_slave_instance|received_memory[7]~18  & \spi_slave_instance|received_memory[7]~19 )))

	.clk(gnd),
	.dataa(\spi_slave_instance|Add2~30_combout ),
	.datab(\spi_slave_instance|received_memory[7]~17_combout ),
	.datac(\spi_slave_instance|received_memory[7]~18 ),
	.datad(\spi_slave_instance|received_memory[7]~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|received_memory[7]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|received_memory[7]~20 .lut_mask = "4000";
defparam \spi_slave_instance|received_memory[7]~20 .operation_mode = "normal";
defparam \spi_slave_instance|received_memory[7]~20 .output_mode = "comb_only";
defparam \spi_slave_instance|received_memory[7]~20 .register_cascade_mode = "off";
defparam \spi_slave_instance|received_memory[7]~20 .sum_lutc_input = "datac";
defparam \spi_slave_instance|received_memory[7]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \spi_slave_instance|received_memory[7]~26 (
// Equation(s):
// \spi_slave_instance|received_memory[7]~26_combout  = (\spi_slave_instance|byte_received~regout  & ((\spi_slave_instance|always5~5  & ((\spi_slave_instance|received_memory[7]~20_combout ))) # (!\spi_slave_instance|always5~5  & 
// (\spi_slave_instance|received_memory[7]~25_combout ))))

	.clk(gnd),
	.dataa(\spi_slave_instance|byte_received~regout ),
	.datab(\spi_slave_instance|always5~5 ),
	.datac(\spi_slave_instance|received_memory[7]~25_combout ),
	.datad(\spi_slave_instance|received_memory[7]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|received_memory[7]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|received_memory[7]~26 .lut_mask = "a820";
defparam \spi_slave_instance|received_memory[7]~26 .operation_mode = "normal";
defparam \spi_slave_instance|received_memory[7]~26 .output_mode = "comb_only";
defparam \spi_slave_instance|received_memory[7]~26 .register_cascade_mode = "off";
defparam \spi_slave_instance|received_memory[7]~26 .sum_lutc_input = "datac";
defparam \spi_slave_instance|received_memory[7]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \spi_slave_instance|received_memory[0] (
// Equation(s):
// \spi_slave_instance|received_memory [0] = DFFEAS(((!\spi_slave_instance|received_memory [0])), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|received_memory[7]~26_combout , , , , )
// \spi_slave_instance|received_memory[0]~1  = CARRY(((\spi_slave_instance|received_memory [0])))
// \spi_slave_instance|received_memory[0]~1COUT1_35  = CARRY(((\spi_slave_instance|received_memory [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|received_memory [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|received_memory[7]~26_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|received_memory [0]),
	.cout(),
	.cout0(\spi_slave_instance|received_memory[0]~1 ),
	.cout1(\spi_slave_instance|received_memory[0]~1COUT1_35 ));
// synopsys translate_off
defparam \spi_slave_instance|received_memory[0] .lut_mask = "33cc";
defparam \spi_slave_instance|received_memory[0] .operation_mode = "arithmetic";
defparam \spi_slave_instance|received_memory[0] .output_mode = "reg_only";
defparam \spi_slave_instance|received_memory[0] .register_cascade_mode = "off";
defparam \spi_slave_instance|received_memory[0] .sum_lutc_input = "datac";
defparam \spi_slave_instance|received_memory[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \spi_slave_instance|received_memory[1] (
// Equation(s):
// \spi_slave_instance|received_memory [1] = DFFEAS((\spi_slave_instance|received_memory [1] $ ((\spi_slave_instance|received_memory[0]~1 ))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|received_memory[7]~26_combout , , , , 
// )
// \spi_slave_instance|received_memory[1]~3  = CARRY(((!\spi_slave_instance|received_memory[0]~1 ) # (!\spi_slave_instance|received_memory [1])))
// \spi_slave_instance|received_memory[1]~3COUT1_37  = CARRY(((!\spi_slave_instance|received_memory[0]~1COUT1_35 ) # (!\spi_slave_instance|received_memory [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|received_memory [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|received_memory[7]~26_combout ),
	.cin(gnd),
	.cin0(\spi_slave_instance|received_memory[0]~1 ),
	.cin1(\spi_slave_instance|received_memory[0]~1COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|received_memory [1]),
	.cout(),
	.cout0(\spi_slave_instance|received_memory[1]~3 ),
	.cout1(\spi_slave_instance|received_memory[1]~3COUT1_37 ));
// synopsys translate_off
defparam \spi_slave_instance|received_memory[1] .cin0_used = "true";
defparam \spi_slave_instance|received_memory[1] .cin1_used = "true";
defparam \spi_slave_instance|received_memory[1] .lut_mask = "3c3f";
defparam \spi_slave_instance|received_memory[1] .operation_mode = "arithmetic";
defparam \spi_slave_instance|received_memory[1] .output_mode = "reg_only";
defparam \spi_slave_instance|received_memory[1] .register_cascade_mode = "off";
defparam \spi_slave_instance|received_memory[1] .sum_lutc_input = "cin";
defparam \spi_slave_instance|received_memory[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \spi_slave_instance|received_memory[2] (
// Equation(s):
// \spi_slave_instance|received_memory [2] = DFFEAS((\spi_slave_instance|received_memory [2] $ ((!\spi_slave_instance|received_memory[1]~3 ))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|received_memory[7]~26_combout , , , , 
// )
// \spi_slave_instance|received_memory[2]~13  = CARRY(((\spi_slave_instance|received_memory [2] & !\spi_slave_instance|received_memory[1]~3 )))
// \spi_slave_instance|received_memory[2]~13COUT1_39  = CARRY(((\spi_slave_instance|received_memory [2] & !\spi_slave_instance|received_memory[1]~3COUT1_37 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|received_memory [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|received_memory[7]~26_combout ),
	.cin(gnd),
	.cin0(\spi_slave_instance|received_memory[1]~3 ),
	.cin1(\spi_slave_instance|received_memory[1]~3COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|received_memory [2]),
	.cout(),
	.cout0(\spi_slave_instance|received_memory[2]~13 ),
	.cout1(\spi_slave_instance|received_memory[2]~13COUT1_39 ));
// synopsys translate_off
defparam \spi_slave_instance|received_memory[2] .cin0_used = "true";
defparam \spi_slave_instance|received_memory[2] .cin1_used = "true";
defparam \spi_slave_instance|received_memory[2] .lut_mask = "c30c";
defparam \spi_slave_instance|received_memory[2] .operation_mode = "arithmetic";
defparam \spi_slave_instance|received_memory[2] .output_mode = "reg_only";
defparam \spi_slave_instance|received_memory[2] .register_cascade_mode = "off";
defparam \spi_slave_instance|received_memory[2] .sum_lutc_input = "cin";
defparam \spi_slave_instance|received_memory[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \spi_slave_instance|received_memory[3] (
// Equation(s):
// \spi_slave_instance|received_memory [3] = DFFEAS(\spi_slave_instance|received_memory [3] $ ((((\spi_slave_instance|received_memory[2]~13 )))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|received_memory[7]~26_combout , , , 
// , )
// \spi_slave_instance|received_memory[3]~15  = CARRY(((!\spi_slave_instance|received_memory[2]~13 )) # (!\spi_slave_instance|received_memory [3]))
// \spi_slave_instance|received_memory[3]~15COUT1_41  = CARRY(((!\spi_slave_instance|received_memory[2]~13COUT1_39 )) # (!\spi_slave_instance|received_memory [3]))

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|received_memory [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|received_memory[7]~26_combout ),
	.cin(gnd),
	.cin0(\spi_slave_instance|received_memory[2]~13 ),
	.cin1(\spi_slave_instance|received_memory[2]~13COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|received_memory [3]),
	.cout(),
	.cout0(\spi_slave_instance|received_memory[3]~15 ),
	.cout1(\spi_slave_instance|received_memory[3]~15COUT1_41 ));
// synopsys translate_off
defparam \spi_slave_instance|received_memory[3] .cin0_used = "true";
defparam \spi_slave_instance|received_memory[3] .cin1_used = "true";
defparam \spi_slave_instance|received_memory[3] .lut_mask = "5a5f";
defparam \spi_slave_instance|received_memory[3] .operation_mode = "arithmetic";
defparam \spi_slave_instance|received_memory[3] .output_mode = "reg_only";
defparam \spi_slave_instance|received_memory[3] .register_cascade_mode = "off";
defparam \spi_slave_instance|received_memory[3] .sum_lutc_input = "cin";
defparam \spi_slave_instance|received_memory[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \spi_slave_instance|received_memory[4] (
// Equation(s):
// \spi_slave_instance|received_memory [4] = DFFEAS(\spi_slave_instance|received_memory [4] $ ((((!\spi_slave_instance|received_memory[3]~15 )))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|received_memory[7]~26_combout , , 
// , , )
// \spi_slave_instance|received_memory[4]~7  = CARRY((\spi_slave_instance|received_memory [4] & ((!\spi_slave_instance|received_memory[3]~15COUT1_41 ))))

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|received_memory [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|received_memory[7]~26_combout ),
	.cin(gnd),
	.cin0(\spi_slave_instance|received_memory[3]~15 ),
	.cin1(\spi_slave_instance|received_memory[3]~15COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|received_memory [4]),
	.cout(\spi_slave_instance|received_memory[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|received_memory[4] .cin0_used = "true";
defparam \spi_slave_instance|received_memory[4] .cin1_used = "true";
defparam \spi_slave_instance|received_memory[4] .lut_mask = "a50a";
defparam \spi_slave_instance|received_memory[4] .operation_mode = "arithmetic";
defparam \spi_slave_instance|received_memory[4] .output_mode = "reg_only";
defparam \spi_slave_instance|received_memory[4] .register_cascade_mode = "off";
defparam \spi_slave_instance|received_memory[4] .sum_lutc_input = "cin";
defparam \spi_slave_instance|received_memory[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \spi_slave_instance|received_memory[5] (
// Equation(s):
// \spi_slave_instance|received_memory [5] = DFFEAS(\spi_slave_instance|received_memory [5] $ ((((\spi_slave_instance|received_memory[4]~7 )))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|received_memory[7]~26_combout , , , 
// , )
// \spi_slave_instance|received_memory[5]~9  = CARRY(((!\spi_slave_instance|received_memory[4]~7 )) # (!\spi_slave_instance|received_memory [5]))
// \spi_slave_instance|received_memory[5]~9COUT1_43  = CARRY(((!\spi_slave_instance|received_memory[4]~7 )) # (!\spi_slave_instance|received_memory [5]))

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|received_memory [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|received_memory[7]~26_combout ),
	.cin(\spi_slave_instance|received_memory[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|received_memory [5]),
	.cout(),
	.cout0(\spi_slave_instance|received_memory[5]~9 ),
	.cout1(\spi_slave_instance|received_memory[5]~9COUT1_43 ));
// synopsys translate_off
defparam \spi_slave_instance|received_memory[5] .cin_used = "true";
defparam \spi_slave_instance|received_memory[5] .lut_mask = "5a5f";
defparam \spi_slave_instance|received_memory[5] .operation_mode = "arithmetic";
defparam \spi_slave_instance|received_memory[5] .output_mode = "reg_only";
defparam \spi_slave_instance|received_memory[5] .register_cascade_mode = "off";
defparam \spi_slave_instance|received_memory[5] .sum_lutc_input = "cin";
defparam \spi_slave_instance|received_memory[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \spi_slave_instance|received_memory[6] (
// Equation(s):
// \spi_slave_instance|received_memory [6] = DFFEAS((\spi_slave_instance|received_memory [6] $ ((!(!\spi_slave_instance|received_memory[4]~7  & \spi_slave_instance|received_memory[5]~9 ) # (\spi_slave_instance|received_memory[4]~7  & 
// \spi_slave_instance|received_memory[5]~9COUT1_43 )))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|received_memory[7]~26_combout , , , , )
// \spi_slave_instance|received_memory[6]~5  = CARRY(((\spi_slave_instance|received_memory [6] & !\spi_slave_instance|received_memory[5]~9 )))
// \spi_slave_instance|received_memory[6]~5COUT1_45  = CARRY(((\spi_slave_instance|received_memory [6] & !\spi_slave_instance|received_memory[5]~9COUT1_43 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|received_memory [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|received_memory[7]~26_combout ),
	.cin(\spi_slave_instance|received_memory[4]~7 ),
	.cin0(\spi_slave_instance|received_memory[5]~9 ),
	.cin1(\spi_slave_instance|received_memory[5]~9COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|received_memory [6]),
	.cout(),
	.cout0(\spi_slave_instance|received_memory[6]~5 ),
	.cout1(\spi_slave_instance|received_memory[6]~5COUT1_45 ));
// synopsys translate_off
defparam \spi_slave_instance|received_memory[6] .cin0_used = "true";
defparam \spi_slave_instance|received_memory[6] .cin1_used = "true";
defparam \spi_slave_instance|received_memory[6] .cin_used = "true";
defparam \spi_slave_instance|received_memory[6] .lut_mask = "c30c";
defparam \spi_slave_instance|received_memory[6] .operation_mode = "arithmetic";
defparam \spi_slave_instance|received_memory[6] .output_mode = "reg_only";
defparam \spi_slave_instance|received_memory[6] .register_cascade_mode = "off";
defparam \spi_slave_instance|received_memory[6] .sum_lutc_input = "cin";
defparam \spi_slave_instance|received_memory[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \spi_slave_instance|received_memory[7] (
// Equation(s):
// \spi_slave_instance|received_memory [7] = DFFEAS((\spi_slave_instance|received_memory [7] $ (((!\spi_slave_instance|received_memory[4]~7  & \spi_slave_instance|received_memory[6]~5 ) # (\spi_slave_instance|received_memory[4]~7  & 
// \spi_slave_instance|received_memory[6]~5COUT1_45 )))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|received_memory[7]~26_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|received_memory [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|received_memory[7]~26_combout ),
	.cin(\spi_slave_instance|received_memory[4]~7 ),
	.cin0(\spi_slave_instance|received_memory[6]~5 ),
	.cin1(\spi_slave_instance|received_memory[6]~5COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|received_memory [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|received_memory[7] .cin0_used = "true";
defparam \spi_slave_instance|received_memory[7] .cin1_used = "true";
defparam \spi_slave_instance|received_memory[7] .cin_used = "true";
defparam \spi_slave_instance|received_memory[7] .lut_mask = "3c3c";
defparam \spi_slave_instance|received_memory[7] .operation_mode = "normal";
defparam \spi_slave_instance|received_memory[7] .output_mode = "reg_only";
defparam \spi_slave_instance|received_memory[7] .register_cascade_mode = "off";
defparam \spi_slave_instance|received_memory[7] .sum_lutc_input = "cin";
defparam \spi_slave_instance|received_memory[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \spi_slave_instance|Equal9~1 (
// Equation(s):
// \spi_slave_instance|Equal9~1_combout  = (!\spi_slave_instance|received_memory [5] & (!\spi_slave_instance|received_memory [7] & (!\spi_slave_instance|received_memory [4] & \spi_slave_instance|received_memory [6])))

	.clk(gnd),
	.dataa(\spi_slave_instance|received_memory [5]),
	.datab(\spi_slave_instance|received_memory [7]),
	.datac(\spi_slave_instance|received_memory [4]),
	.datad(\spi_slave_instance|received_memory [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Equal9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|Equal9~1 .lut_mask = "0100";
defparam \spi_slave_instance|Equal9~1 .operation_mode = "normal";
defparam \spi_slave_instance|Equal9~1 .output_mode = "comb_only";
defparam \spi_slave_instance|Equal9~1 .register_cascade_mode = "off";
defparam \spi_slave_instance|Equal9~1 .sum_lutc_input = "datac";
defparam \spi_slave_instance|Equal9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \spi_slave_instance|Equal9~0 (
// Equation(s):
// \spi_slave_instance|Equal9~0_combout  = (((!\spi_slave_instance|received_memory [0] & !\spi_slave_instance|received_memory [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_instance|received_memory [0]),
	.datad(\spi_slave_instance|received_memory [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Equal9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|Equal9~0 .lut_mask = "000f";
defparam \spi_slave_instance|Equal9~0 .operation_mode = "normal";
defparam \spi_slave_instance|Equal9~0 .output_mode = "comb_only";
defparam \spi_slave_instance|Equal9~0 .register_cascade_mode = "off";
defparam \spi_slave_instance|Equal9~0 .sum_lutc_input = "datac";
defparam \spi_slave_instance|Equal9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \spi_slave_instance|recived_status (
// Equation(s):
// \spi_slave_instance|recived_status~regout  = DFFEAS((\spi_slave_instance|Equal9~1_combout  & (!\spi_slave_instance|received_memory [3] & (!\spi_slave_instance|received_memory [2] & \spi_slave_instance|Equal9~0_combout ))), GLOBAL(\clk~combout ), 
// GLOBAL(\spi_slave_rst~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|Equal9~1_combout ),
	.datab(\spi_slave_instance|received_memory [3]),
	.datac(\spi_slave_instance|received_memory [2]),
	.datad(\spi_slave_instance|Equal9~0_combout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|recived_status~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|recived_status .lut_mask = "0200";
defparam \spi_slave_instance|recived_status .operation_mode = "normal";
defparam \spi_slave_instance|recived_status .output_mode = "reg_only";
defparam \spi_slave_instance|recived_status .register_cascade_mode = "off";
defparam \spi_slave_instance|recived_status .sum_lutc_input = "datac";
defparam \spi_slave_instance|recived_status .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \WideOr2~1 (
// Equation(s):
// \WideOr2~1_combout  = ((!\Equal5~5_combout  & (\WideOr2~0_combout  & !\Equal3~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal5~5_combout ),
	.datac(\WideOr2~0_combout ),
	.datad(\Equal3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr2~1 .lut_mask = "0030";
defparam \WideOr2~1 .operation_mode = "normal";
defparam \WideOr2~1 .output_mode = "comb_only";
defparam \WideOr2~1 .register_cascade_mode = "off";
defparam \WideOr2~1 .sum_lutc_input = "datac";
defparam \WideOr2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell linkFDC(
// Equation(s):
// \linkFDC~regout  = DFFEAS((\Equal4~1_combout ) # ((\linkFDC~regout  & ((!\WideOr3~0_combout ) # (!\WideOr2~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkFDC~regout ),
	.datab(\Equal4~1_combout ),
	.datac(\WideOr2~1_combout ),
	.datad(\WideOr3~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFDC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFDC.lut_mask = "ceee";
defparam linkFDC.operation_mode = "normal";
defparam linkFDC.output_mode = "reg_only";
defparam linkFDC.register_cascade_mode = "off";
defparam linkFDC.sum_lutc_input = "datac";
defparam linkFDC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxii_lcell \WideOr4~1 (
// Equation(s):
// \WideOr4~1_combout  = ((!\Equal5~5_combout  & (!\Equal4~1_combout  & \WideOr3~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal5~5_combout ),
	.datac(\Equal4~1_combout ),
	.datad(\WideOr3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr4~1 .lut_mask = "0300";
defparam \WideOr4~1 .operation_mode = "normal";
defparam \WideOr4~1 .output_mode = "comb_only";
defparam \WideOr4~1 .register_cascade_mode = "off";
defparam \WideOr4~1 .sum_lutc_input = "datac";
defparam \WideOr4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxii_lcell linkFIC(
// Equation(s):
// \linkFIC~regout  = DFFEAS((\Equal3~2_combout ) # ((\linkFIC~regout  & ((!\WideOr4~1_combout ) # (!\WideOr2~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkFIC~regout ),
	.datab(\Equal3~2_combout ),
	.datac(\WideOr2~0_combout ),
	.datad(\WideOr4~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFIC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFIC.lut_mask = "ceee";
defparam linkFIC.operation_mode = "normal";
defparam linkFIC.output_mode = "reg_only";
defparam linkFIC.register_cascade_mode = "off";
defparam linkFIC.sum_lutc_input = "datac";
defparam linkFIC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \BusD[67]~50 (
// Equation(s):
// \BusD[67]~50_combout  = (\BusA[16]~12  & ((\BusA[15]~11 ) # ((!\linkFDC~regout )))) # (!\BusA[16]~12  & (!\linkFIC~regout  & ((\BusA[15]~11 ) # (!\linkFDC~regout ))))

	.clk(gnd),
	.dataa(\BusA[16]~12 ),
	.datab(\BusA[15]~11 ),
	.datac(\linkFDC~regout ),
	.datad(\linkFIC~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusD[67]~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusD[67]~50 .lut_mask = "8acf";
defparam \BusD[67]~50 .operation_mode = "normal";
defparam \BusD[67]~50 .output_mode = "comb_only";
defparam \BusD[67]~50 .register_cascade_mode = "off";
defparam \BusD[67]~50 .sum_lutc_input = "datac";
defparam \BusD[67]~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxii_lcell \BusD[67]~51 (
// Equation(s):
// \BusD[67]~51_combout  = (((\linkFDC~regout ) # (\linkFIC~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\linkFDC~regout ),
	.datad(\linkFIC~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusD[67]~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusD[67]~51 .lut_mask = "fff0";
defparam \BusD[67]~51 .operation_mode = "normal";
defparam \BusD[67]~51 .output_mode = "comb_only";
defparam \BusD[67]~51 .register_cascade_mode = "off";
defparam \BusD[67]~51 .sum_lutc_input = "datac";
defparam \BusD[67]~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \spi_slave_instance|Equal8~0 (
// Equation(s):
// \spi_slave_instance|Equal8~0_combout  = ((!\spi_slave_instance|bitcnt [1] & (!\spi_slave_instance|bitcnt [0] & !\spi_slave_instance|bitcnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_instance|bitcnt [1]),
	.datac(\spi_slave_instance|bitcnt [0]),
	.datad(\spi_slave_instance|bitcnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Equal8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|Equal8~0 .lut_mask = "0003";
defparam \spi_slave_instance|Equal8~0 .operation_mode = "normal";
defparam \spi_slave_instance|Equal8~0 .output_mode = "comb_only";
defparam \spi_slave_instance|Equal8~0 .register_cascade_mode = "off";
defparam \spi_slave_instance|Equal8~0 .sum_lutc_input = "datac";
defparam \spi_slave_instance|Equal8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \spi_slave_instance|cnt[0] (
// Equation(s):
// \spi_slave_instance|cnt [0] = DFFEAS((\spi_slave_instance|recived_status~regout  & (\spi_slave_instance|cnt [0] $ ((\spi_slave_instance|byte_received~regout )))) # (!\spi_slave_instance|recived_status~regout  & ((\spi_slave_instance|cnt [0]) # 
// ((\spi_slave_instance|first_byte [1])))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|cnt [0]),
	.datab(\spi_slave_instance|recived_status~regout ),
	.datac(\spi_slave_instance|byte_received~regout ),
	.datad(\spi_slave_instance|first_byte [1]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|cnt[0] .lut_mask = "7b6a";
defparam \spi_slave_instance|cnt[0] .operation_mode = "normal";
defparam \spi_slave_instance|cnt[0] .output_mode = "reg_only";
defparam \spi_slave_instance|cnt[0] .register_cascade_mode = "off";
defparam \spi_slave_instance|cnt[0] .sum_lutc_input = "datac";
defparam \spi_slave_instance|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \spi_slave_instance|byte_data_sent[0] (
// Equation(s):
// \spi_slave_instance|byte_data_sent [0] = DFFEAS((!\spi_slave_instance|cnt [0] & (!\spi_slave_instance|bitcnt [2] & (!\spi_slave_instance|bitcnt [0] & !\spi_slave_instance|bitcnt [1]))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , 
// \spi_slave_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|cnt [0]),
	.datab(\spi_slave_instance|bitcnt [2]),
	.datac(\spi_slave_instance|bitcnt [0]),
	.datad(\spi_slave_instance|bitcnt [1]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|byte_data_sent [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_sent[0] .lut_mask = "0001";
defparam \spi_slave_instance|byte_data_sent[0] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_sent[0] .output_mode = "reg_only";
defparam \spi_slave_instance|byte_data_sent[0] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_sent[0] .sum_lutc_input = "datac";
defparam \spi_slave_instance|byte_data_sent[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \spi_slave_instance|Add4~37 (
// Equation(s):
// \spi_slave_instance|Add4~37_cout0  = CARRY(((!\spi_slave_instance|cnt [0])))
// \spi_slave_instance|Add4~37COUT1_48  = CARRY(((!\spi_slave_instance|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_instance|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add4~35 ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_instance|Add4~37_cout0 ),
	.cout1(\spi_slave_instance|Add4~37COUT1_48 ));
// synopsys translate_off
defparam \spi_slave_instance|Add4~37 .lut_mask = "ff33";
defparam \spi_slave_instance|Add4~37 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add4~37 .output_mode = "none";
defparam \spi_slave_instance|Add4~37 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add4~37 .sum_lutc_input = "datac";
defparam \spi_slave_instance|Add4~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \spi_slave_instance|Add4~30 (
// Equation(s):
// \spi_slave_instance|Add4~30_combout  = (\spi_slave_instance|cnt [1] $ ((\spi_slave_instance|Add4~37_cout0 )))
// \spi_slave_instance|Add4~32  = CARRY(((!\spi_slave_instance|Add4~37_cout0 ) # (!\spi_slave_instance|cnt [1])))
// \spi_slave_instance|Add4~32COUT1_50  = CARRY(((!\spi_slave_instance|Add4~37COUT1_48 ) # (!\spi_slave_instance|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_instance|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_instance|Add4~37_cout0 ),
	.cin1(\spi_slave_instance|Add4~37COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add4~30_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_instance|Add4~32 ),
	.cout1(\spi_slave_instance|Add4~32COUT1_50 ));
// synopsys translate_off
defparam \spi_slave_instance|Add4~30 .cin0_used = "true";
defparam \spi_slave_instance|Add4~30 .cin1_used = "true";
defparam \spi_slave_instance|Add4~30 .lut_mask = "3c3f";
defparam \spi_slave_instance|Add4~30 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add4~30 .output_mode = "comb_only";
defparam \spi_slave_instance|Add4~30 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add4~30 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add4~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \spi_slave_instance|cnt[4]~1 (
// Equation(s):
// \spi_slave_instance|cnt[4]~1_combout  = ((\spi_slave_instance|recived_status~regout  & (\spi_slave_instance|byte_received~regout )) # (!\spi_slave_instance|recived_status~regout  & ((\spi_slave_instance|first_byte [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_instance|recived_status~regout ),
	.datac(\spi_slave_instance|byte_received~regout ),
	.datad(\spi_slave_instance|first_byte [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|cnt[4]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|cnt[4]~1 .lut_mask = "f3c0";
defparam \spi_slave_instance|cnt[4]~1 .operation_mode = "normal";
defparam \spi_slave_instance|cnt[4]~1 .output_mode = "comb_only";
defparam \spi_slave_instance|cnt[4]~1 .register_cascade_mode = "off";
defparam \spi_slave_instance|cnt[4]~1 .sum_lutc_input = "datac";
defparam \spi_slave_instance|cnt[4]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \spi_slave_instance|cnt[1] (
// Equation(s):
// \spi_slave_instance|cnt [1] = DFFEAS(((\spi_slave_instance|Add4~30_combout ) # ((!\spi_slave_instance|recived_status~regout  & \spi_slave_instance|first_byte [1]))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , 
// \spi_slave_instance|cnt[4]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|recived_status~regout ),
	.datac(\spi_slave_instance|Add4~30_combout ),
	.datad(\spi_slave_instance|first_byte [1]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|cnt[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|cnt[1] .lut_mask = "f3f0";
defparam \spi_slave_instance|cnt[1] .operation_mode = "normal";
defparam \spi_slave_instance|cnt[1] .output_mode = "reg_only";
defparam \spi_slave_instance|cnt[1] .register_cascade_mode = "off";
defparam \spi_slave_instance|cnt[1] .sum_lutc_input = "datac";
defparam \spi_slave_instance|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \spi_slave_instance|byte_data_sent[1] (
// Equation(s):
// \spi_slave_instance|byte_data_sent [1] = DFFEAS(((\spi_slave_instance|Equal8~0_combout  & ((\spi_slave_instance|cnt [1]))) # (!\spi_slave_instance|Equal8~0_combout  & (\spi_slave_instance|byte_data_sent [0]))), GLOBAL(\clk~combout ), 
// GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|Equal8~0_combout ),
	.datac(\spi_slave_instance|byte_data_sent [0]),
	.datad(\spi_slave_instance|cnt [1]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|byte_data_sent [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_sent[1] .lut_mask = "fc30";
defparam \spi_slave_instance|byte_data_sent[1] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_sent[1] .output_mode = "reg_only";
defparam \spi_slave_instance|byte_data_sent[1] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_sent[1] .sum_lutc_input = "datac";
defparam \spi_slave_instance|byte_data_sent[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \spi_slave_instance|Add4~25 (
// Equation(s):
// \spi_slave_instance|Add4~25_combout  = (\spi_slave_instance|cnt [2] $ ((!\spi_slave_instance|Add4~32 )))
// \spi_slave_instance|Add4~27  = CARRY(((\spi_slave_instance|cnt [2] & !\spi_slave_instance|Add4~32 )))
// \spi_slave_instance|Add4~27COUT1_52  = CARRY(((\spi_slave_instance|cnt [2] & !\spi_slave_instance|Add4~32COUT1_50 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_instance|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_instance|Add4~32 ),
	.cin1(\spi_slave_instance|Add4~32COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add4~25_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_instance|Add4~27 ),
	.cout1(\spi_slave_instance|Add4~27COUT1_52 ));
// synopsys translate_off
defparam \spi_slave_instance|Add4~25 .cin0_used = "true";
defparam \spi_slave_instance|Add4~25 .cin1_used = "true";
defparam \spi_slave_instance|Add4~25 .lut_mask = "c30c";
defparam \spi_slave_instance|Add4~25 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add4~25 .output_mode = "comb_only";
defparam \spi_slave_instance|Add4~25 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add4~25 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add4~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \spi_slave_instance|cnt[2] (
// Equation(s):
// \spi_slave_instance|cnt [2] = DFFEAS((\spi_slave_instance|Add4~25_combout  & (((\spi_slave_instance|recived_status~regout )) # (!\spi_slave_instance|first_byte [1]))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , 
// \spi_slave_instance|cnt[4]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|first_byte [1]),
	.datab(\spi_slave_instance|recived_status~regout ),
	.datac(\spi_slave_instance|Add4~25_combout ),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|cnt[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|cnt[2] .lut_mask = "d0d0";
defparam \spi_slave_instance|cnt[2] .operation_mode = "normal";
defparam \spi_slave_instance|cnt[2] .output_mode = "reg_only";
defparam \spi_slave_instance|cnt[2] .register_cascade_mode = "off";
defparam \spi_slave_instance|cnt[2] .sum_lutc_input = "datac";
defparam \spi_slave_instance|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \spi_slave_instance|byte_data_sent[2] (
// Equation(s):
// \spi_slave_instance|byte_data_sent [2] = DFFEAS(((\spi_slave_instance|Equal8~0_combout  & ((\spi_slave_instance|cnt [2]))) # (!\spi_slave_instance|Equal8~0_combout  & (\spi_slave_instance|byte_data_sent [1]))), GLOBAL(\clk~combout ), 
// GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|Equal8~0_combout ),
	.datac(\spi_slave_instance|byte_data_sent [1]),
	.datad(\spi_slave_instance|cnt [2]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|byte_data_sent [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_sent[2] .lut_mask = "fc30";
defparam \spi_slave_instance|byte_data_sent[2] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_sent[2] .output_mode = "reg_only";
defparam \spi_slave_instance|byte_data_sent[2] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_sent[2] .sum_lutc_input = "datac";
defparam \spi_slave_instance|byte_data_sent[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \spi_slave_instance|Add4~20 (
// Equation(s):
// \spi_slave_instance|Add4~20_combout  = (\spi_slave_instance|cnt [3] $ ((\spi_slave_instance|Add4~27 )))
// \spi_slave_instance|Add4~22  = CARRY(((!\spi_slave_instance|Add4~27 ) # (!\spi_slave_instance|cnt [3])))
// \spi_slave_instance|Add4~22COUT1_54  = CARRY(((!\spi_slave_instance|Add4~27COUT1_52 ) # (!\spi_slave_instance|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_instance|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_instance|Add4~27 ),
	.cin1(\spi_slave_instance|Add4~27COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add4~20_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_instance|Add4~22 ),
	.cout1(\spi_slave_instance|Add4~22COUT1_54 ));
// synopsys translate_off
defparam \spi_slave_instance|Add4~20 .cin0_used = "true";
defparam \spi_slave_instance|Add4~20 .cin1_used = "true";
defparam \spi_slave_instance|Add4~20 .lut_mask = "3c3f";
defparam \spi_slave_instance|Add4~20 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add4~20 .output_mode = "comb_only";
defparam \spi_slave_instance|Add4~20 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add4~20 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add4~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \spi_slave_instance|cnt[3] (
// Equation(s):
// \spi_slave_instance|cnt [3] = DFFEAS(((\spi_slave_instance|Add4~20_combout  & ((\spi_slave_instance|recived_status~regout ) # (!\spi_slave_instance|first_byte [1])))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , 
// \spi_slave_instance|cnt[4]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|recived_status~regout ),
	.datac(\spi_slave_instance|Add4~20_combout ),
	.datad(\spi_slave_instance|first_byte [1]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|cnt[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|cnt[3] .lut_mask = "c0f0";
defparam \spi_slave_instance|cnt[3] .operation_mode = "normal";
defparam \spi_slave_instance|cnt[3] .output_mode = "reg_only";
defparam \spi_slave_instance|cnt[3] .register_cascade_mode = "off";
defparam \spi_slave_instance|cnt[3] .sum_lutc_input = "datac";
defparam \spi_slave_instance|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \spi_slave_instance|byte_data_sent[3] (
// Equation(s):
// \spi_slave_instance|byte_data_sent [3] = DFFEAS(((\spi_slave_instance|Equal8~0_combout  & ((\spi_slave_instance|cnt [3]))) # (!\spi_slave_instance|Equal8~0_combout  & (\spi_slave_instance|byte_data_sent [2]))), GLOBAL(\clk~combout ), 
// GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|Equal8~0_combout ),
	.datac(\spi_slave_instance|byte_data_sent [2]),
	.datad(\spi_slave_instance|cnt [3]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|byte_data_sent [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_sent[3] .lut_mask = "fc30";
defparam \spi_slave_instance|byte_data_sent[3] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_sent[3] .output_mode = "reg_only";
defparam \spi_slave_instance|byte_data_sent[3] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_sent[3] .sum_lutc_input = "datac";
defparam \spi_slave_instance|byte_data_sent[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \spi_slave_instance|Add4~15 (
// Equation(s):
// \spi_slave_instance|Add4~15_combout  = \spi_slave_instance|cnt [4] $ ((((!\spi_slave_instance|Add4~22 ))))
// \spi_slave_instance|Add4~17  = CARRY((\spi_slave_instance|cnt [4] & ((!\spi_slave_instance|Add4~22COUT1_54 ))))

	.clk(gnd),
	.dataa(\spi_slave_instance|cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_instance|Add4~22 ),
	.cin1(\spi_slave_instance|Add4~22COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add4~15_combout ),
	.regout(),
	.cout(\spi_slave_instance|Add4~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|Add4~15 .cin0_used = "true";
defparam \spi_slave_instance|Add4~15 .cin1_used = "true";
defparam \spi_slave_instance|Add4~15 .lut_mask = "a50a";
defparam \spi_slave_instance|Add4~15 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add4~15 .output_mode = "comb_only";
defparam \spi_slave_instance|Add4~15 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add4~15 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add4~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \spi_slave_instance|cnt[4] (
// Equation(s):
// \spi_slave_instance|cnt [4] = DFFEAS((\spi_slave_instance|Add4~15_combout  & (((\spi_slave_instance|recived_status~regout )) # (!\spi_slave_instance|first_byte [1]))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , 
// \spi_slave_instance|cnt[4]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|first_byte [1]),
	.datab(\spi_slave_instance|recived_status~regout ),
	.datac(\spi_slave_instance|Add4~15_combout ),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|cnt[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|cnt[4] .lut_mask = "d0d0";
defparam \spi_slave_instance|cnt[4] .operation_mode = "normal";
defparam \spi_slave_instance|cnt[4] .output_mode = "reg_only";
defparam \spi_slave_instance|cnt[4] .register_cascade_mode = "off";
defparam \spi_slave_instance|cnt[4] .sum_lutc_input = "datac";
defparam \spi_slave_instance|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \spi_slave_instance|byte_data_sent[4] (
// Equation(s):
// \spi_slave_instance|byte_data_sent [4] = DFFEAS(((\spi_slave_instance|Equal8~0_combout  & ((\spi_slave_instance|cnt [4]))) # (!\spi_slave_instance|Equal8~0_combout  & (\spi_slave_instance|byte_data_sent [3]))), GLOBAL(\clk~combout ), 
// GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|byte_data_sent [3]),
	.datac(\spi_slave_instance|cnt [4]),
	.datad(\spi_slave_instance|Equal8~0_combout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|byte_data_sent [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_sent[4] .lut_mask = "f0cc";
defparam \spi_slave_instance|byte_data_sent[4] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_sent[4] .output_mode = "reg_only";
defparam \spi_slave_instance|byte_data_sent[4] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_sent[4] .sum_lutc_input = "datac";
defparam \spi_slave_instance|byte_data_sent[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \spi_slave_instance|Add4~10 (
// Equation(s):
// \spi_slave_instance|Add4~10_combout  = \spi_slave_instance|cnt [5] $ ((((\spi_slave_instance|Add4~17 ))))
// \spi_slave_instance|Add4~12  = CARRY(((!\spi_slave_instance|Add4~17 )) # (!\spi_slave_instance|cnt [5]))
// \spi_slave_instance|Add4~12COUT1_56  = CARRY(((!\spi_slave_instance|Add4~17 )) # (!\spi_slave_instance|cnt [5]))

	.clk(gnd),
	.dataa(\spi_slave_instance|cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_instance|Add4~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add4~10_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_instance|Add4~12 ),
	.cout1(\spi_slave_instance|Add4~12COUT1_56 ));
// synopsys translate_off
defparam \spi_slave_instance|Add4~10 .cin_used = "true";
defparam \spi_slave_instance|Add4~10 .lut_mask = "5a5f";
defparam \spi_slave_instance|Add4~10 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add4~10 .output_mode = "comb_only";
defparam \spi_slave_instance|Add4~10 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add4~10 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add4~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \spi_slave_instance|cnt[5] (
// Equation(s):
// \spi_slave_instance|cnt [5] = DFFEAS((\spi_slave_instance|Add4~10_combout  & ((\spi_slave_instance|recived_status~regout ) # ((!\spi_slave_instance|first_byte [1])))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , 
// \spi_slave_instance|cnt[4]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|Add4~10_combout ),
	.datab(\spi_slave_instance|recived_status~regout ),
	.datac(vcc),
	.datad(\spi_slave_instance|first_byte [1]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|cnt[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|cnt[5] .lut_mask = "88aa";
defparam \spi_slave_instance|cnt[5] .operation_mode = "normal";
defparam \spi_slave_instance|cnt[5] .output_mode = "reg_only";
defparam \spi_slave_instance|cnt[5] .register_cascade_mode = "off";
defparam \spi_slave_instance|cnt[5] .sum_lutc_input = "datac";
defparam \spi_slave_instance|cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \spi_slave_instance|byte_data_sent[5] (
// Equation(s):
// \spi_slave_instance|byte_data_sent [5] = DFFEAS(((\spi_slave_instance|Equal8~0_combout  & ((\spi_slave_instance|cnt [5]))) # (!\spi_slave_instance|Equal8~0_combout  & (\spi_slave_instance|byte_data_sent [4]))), GLOBAL(\clk~combout ), 
// GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|byte_data_sent [4]),
	.datab(\spi_slave_instance|cnt [5]),
	.datac(vcc),
	.datad(\spi_slave_instance|Equal8~0_combout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|byte_data_sent [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_sent[5] .lut_mask = "ccaa";
defparam \spi_slave_instance|byte_data_sent[5] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_sent[5] .output_mode = "reg_only";
defparam \spi_slave_instance|byte_data_sent[5] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_sent[5] .sum_lutc_input = "datac";
defparam \spi_slave_instance|byte_data_sent[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \spi_slave_instance|Add4~5 (
// Equation(s):
// \spi_slave_instance|Add4~5_combout  = \spi_slave_instance|cnt [6] $ ((((!(!\spi_slave_instance|Add4~17  & \spi_slave_instance|Add4~12 ) # (\spi_slave_instance|Add4~17  & \spi_slave_instance|Add4~12COUT1_56 )))))
// \spi_slave_instance|Add4~7  = CARRY((\spi_slave_instance|cnt [6] & ((!\spi_slave_instance|Add4~12 ))))
// \spi_slave_instance|Add4~7COUT1_58  = CARRY((\spi_slave_instance|cnt [6] & ((!\spi_slave_instance|Add4~12COUT1_56 ))))

	.clk(gnd),
	.dataa(\spi_slave_instance|cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_instance|Add4~17 ),
	.cin0(\spi_slave_instance|Add4~12 ),
	.cin1(\spi_slave_instance|Add4~12COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add4~5_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_instance|Add4~7 ),
	.cout1(\spi_slave_instance|Add4~7COUT1_58 ));
// synopsys translate_off
defparam \spi_slave_instance|Add4~5 .cin0_used = "true";
defparam \spi_slave_instance|Add4~5 .cin1_used = "true";
defparam \spi_slave_instance|Add4~5 .cin_used = "true";
defparam \spi_slave_instance|Add4~5 .lut_mask = "a50a";
defparam \spi_slave_instance|Add4~5 .operation_mode = "arithmetic";
defparam \spi_slave_instance|Add4~5 .output_mode = "comb_only";
defparam \spi_slave_instance|Add4~5 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add4~5 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \spi_slave_instance|cnt[6] (
// Equation(s):
// \spi_slave_instance|cnt [6] = DFFEAS(((\spi_slave_instance|Add4~5_combout  & ((\spi_slave_instance|recived_status~regout ) # (!\spi_slave_instance|first_byte [1])))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , 
// \spi_slave_instance|cnt[4]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|recived_status~regout ),
	.datac(\spi_slave_instance|Add4~5_combout ),
	.datad(\spi_slave_instance|first_byte [1]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|cnt[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|cnt[6] .lut_mask = "c0f0";
defparam \spi_slave_instance|cnt[6] .operation_mode = "normal";
defparam \spi_slave_instance|cnt[6] .output_mode = "reg_only";
defparam \spi_slave_instance|cnt[6] .register_cascade_mode = "off";
defparam \spi_slave_instance|cnt[6] .sum_lutc_input = "datac";
defparam \spi_slave_instance|cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \spi_slave_instance|byte_data_sent[6] (
// Equation(s):
// \spi_slave_instance|byte_data_sent [6] = DFFEAS(((\spi_slave_instance|Equal8~0_combout  & ((\spi_slave_instance|cnt [6]))) # (!\spi_slave_instance|Equal8~0_combout  & (\spi_slave_instance|byte_data_sent [5]))), GLOBAL(\clk~combout ), 
// GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|byte_data_sent [5]),
	.datac(\spi_slave_instance|cnt [6]),
	.datad(\spi_slave_instance|Equal8~0_combout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|byte_data_sent [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_sent[6] .lut_mask = "f0cc";
defparam \spi_slave_instance|byte_data_sent[6] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_sent[6] .output_mode = "reg_only";
defparam \spi_slave_instance|byte_data_sent[6] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_sent[6] .sum_lutc_input = "datac";
defparam \spi_slave_instance|byte_data_sent[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \spi_slave_instance|Add4~0 (
// Equation(s):
// \spi_slave_instance|Add4~0_combout  = (((!\spi_slave_instance|Add4~17  & \spi_slave_instance|Add4~7 ) # (\spi_slave_instance|Add4~17  & \spi_slave_instance|Add4~7COUT1_58 ) $ (\spi_slave_instance|cnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\spi_slave_instance|cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_instance|Add4~17 ),
	.cin0(\spi_slave_instance|Add4~7 ),
	.cin1(\spi_slave_instance|Add4~7COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Add4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|Add4~0 .cin0_used = "true";
defparam \spi_slave_instance|Add4~0 .cin1_used = "true";
defparam \spi_slave_instance|Add4~0 .cin_used = "true";
defparam \spi_slave_instance|Add4~0 .lut_mask = "0ff0";
defparam \spi_slave_instance|Add4~0 .operation_mode = "normal";
defparam \spi_slave_instance|Add4~0 .output_mode = "comb_only";
defparam \spi_slave_instance|Add4~0 .register_cascade_mode = "off";
defparam \spi_slave_instance|Add4~0 .sum_lutc_input = "cin";
defparam \spi_slave_instance|Add4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \spi_slave_instance|cnt[7] (
// Equation(s):
// \spi_slave_instance|cnt [7] = DFFEAS((\spi_slave_instance|Add4~0_combout  & (((\spi_slave_instance|recived_status~regout )) # (!\spi_slave_instance|first_byte [1]))), GLOBAL(\clk~combout ), GLOBAL(\spi_slave_rst~regout ), , 
// \spi_slave_instance|cnt[4]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|first_byte [1]),
	.datab(\spi_slave_instance|recived_status~regout ),
	.datac(\spi_slave_instance|Add4~0_combout ),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|cnt[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|cnt[7] .lut_mask = "d0d0";
defparam \spi_slave_instance|cnt[7] .operation_mode = "normal";
defparam \spi_slave_instance|cnt[7] .output_mode = "reg_only";
defparam \spi_slave_instance|cnt[7] .register_cascade_mode = "off";
defparam \spi_slave_instance|cnt[7] .sum_lutc_input = "datac";
defparam \spi_slave_instance|cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \spi_slave_instance|byte_data_sent[7] (
// Equation(s):
// \spi_slave_instance|byte_data_sent [7] = DFFEAS((\spi_slave_instance|Equal8~0_combout  & (((\spi_slave_instance|cnt [7])))) # (!\spi_slave_instance|Equal8~0_combout  & (\spi_slave_instance|byte_data_sent [6])), GLOBAL(\clk~combout ), 
// GLOBAL(\spi_slave_rst~regout ), , \spi_slave_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|byte_data_sent [6]),
	.datab(\spi_slave_instance|Equal8~0_combout ),
	.datac(vcc),
	.datad(\spi_slave_instance|cnt [7]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|byte_data_sent [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_sent[7] .lut_mask = "ee22";
defparam \spi_slave_instance|byte_data_sent[7] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_sent[7] .output_mode = "reg_only";
defparam \spi_slave_instance|byte_data_sent[7] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_sent[7] .sum_lutc_input = "datac";
defparam \spi_slave_instance|byte_data_sent[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell linkEWM(
// Equation(s):
// \linkEWM~regout  = DFFEAS((\Equal6~4_combout ) # ((\linkEWM~regout  & ((\Equal7~4_combout ) # (!\WideOr4~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkEWM~regout ),
	.datab(\Equal6~4_combout ),
	.datac(\Equal7~4_combout ),
	.datad(\WideOr4~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkEWM~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkEWM.lut_mask = "ecee";
defparam linkEWM.operation_mode = "normal";
defparam linkEWM.output_mode = "reg_only";
defparam linkEWM.register_cascade_mode = "off";
defparam linkEWM.sum_lutc_input = "datac";
defparam linkEWM.synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell WideOr7(
// Equation(s):
// \WideOr7~combout  = (\Equal8~1_combout ) # ((\Equal2~12_combout ) # ((!\WideOr0~0_combout ) # (!\WideNor1~1_combout )))

	.clk(gnd),
	.dataa(\Equal8~1_combout ),
	.datab(\Equal2~12_combout ),
	.datac(\WideNor1~1_combout ),
	.datad(\WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr7~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam WideOr7.lut_mask = "efff";
defparam WideOr7.operation_mode = "normal";
defparam WideOr7.output_mode = "comb_only";
defparam WideOr7.register_cascade_mode = "off";
defparam WideOr7.sum_lutc_input = "datac";
defparam WideOr7.synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell linkPMH(
// Equation(s):
// \linkPMH~regout  = DFFEAS(((\Equal9~1_combout ) # ((\linkPMH~regout  & \WideOr7~combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\linkPMH~regout ),
	.datac(\Equal9~1_combout ),
	.datad(\WideOr7~combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkPMH~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkPMH.lut_mask = "fcf0";
defparam linkPMH.operation_mode = "normal";
defparam linkPMH.output_mode = "reg_only";
defparam linkPMH.register_cascade_mode = "off";
defparam linkPMH.sum_lutc_input = "datac";
defparam linkPMH.synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell WideOr3(
// Equation(s):
// \WideOr3~combout  = (\Equal4~1_combout ) # ((\Equal3~2_combout ) # ((!\WideOr3~0_combout ) # (!\WideOr2~0_combout )))

	.clk(gnd),
	.dataa(\Equal4~1_combout ),
	.datab(\Equal3~2_combout ),
	.datac(\WideOr2~0_combout ),
	.datad(\WideOr3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr3~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam WideOr3.lut_mask = "efff";
defparam WideOr3.operation_mode = "normal";
defparam WideOr3.output_mode = "comb_only";
defparam WideOr3.register_cascade_mode = "off";
defparam WideOr3.sum_lutc_input = "datac";
defparam WideOr3.synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell linkPMS(
// Equation(s):
// \linkPMS~regout  = DFFEAS((\Equal5~5_combout ) # ((\linkPMS~regout  & ((\WideOr3~combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkPMS~regout ),
	.datab(\Equal5~5_combout ),
	.datac(vcc),
	.datad(\WideOr3~combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkPMS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkPMS.lut_mask = "eecc";
defparam linkPMS.operation_mode = "normal";
defparam linkPMS.output_mode = "reg_only";
defparam linkPMS.register_cascade_mode = "off";
defparam linkPMS.sum_lutc_input = "datac";
defparam linkPMS.synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N7
maxii_lcell linkGII(
// Equation(s):
// \linkGII~regout  = DFFEAS((\Equal15~1_combout ) # ((\linkGII~regout  & ((\Equal16~2_combout ) # (!\WideOr13~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal16~2_combout ),
	.datab(\linkGII~regout ),
	.datac(\Equal15~1_combout ),
	.datad(\WideOr13~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkGII~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkGII.lut_mask = "f8fc";
defparam linkGII.operation_mode = "normal";
defparam linkGII.output_mode = "reg_only";
defparam linkGII.register_cascade_mode = "off";
defparam linkGII.sum_lutc_input = "datac";
defparam linkGII.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \BusD[81]~52 (
// Equation(s):
// \BusD[81]~52_combout  = (\linkEWM~regout ) # ((\linkPMH~regout ) # ((\linkPMS~regout ) # (\linkGII~regout )))

	.clk(gnd),
	.dataa(\linkEWM~regout ),
	.datab(\linkPMH~regout ),
	.datac(\linkPMS~regout ),
	.datad(\linkGII~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusD[81]~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusD[81]~52 .lut_mask = "fffe";
defparam \BusD[81]~52 .operation_mode = "normal";
defparam \BusD[81]~52 .output_mode = "comb_only";
defparam \BusD[81]~52 .register_cascade_mode = "off";
defparam \BusD[81]~52 .sum_lutc_input = "datac";
defparam \BusD[81]~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \BusD[81]~53 (
// Equation(s):
// \BusD[81]~53_combout  = ((\BusA[16]~12 ) # ((!\BusD[81]~52_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\BusA[16]~12 ),
	.datac(\BusD[81]~52_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusD[81]~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusD[81]~53 .lut_mask = "cfcf";
defparam \BusD[81]~53 .operation_mode = "normal";
defparam \BusD[81]~53 .output_mode = "comb_only";
defparam \BusD[81]~53 .register_cascade_mode = "off";
defparam \BusD[81]~53 .sum_lutc_input = "datac";
defparam \BusD[81]~53 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led~I (
	.datain(\led~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(led));
// synopsys translate_off
defparam \led~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[9]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[9]));
// synopsys translate_off
defparam \BusA[9]~I .open_drain_output = "true";
defparam \BusA[9]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[10]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[10]));
// synopsys translate_off
defparam \BusA[10]~I .open_drain_output = "true";
defparam \BusA[10]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[11]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[11]));
// synopsys translate_off
defparam \BusA[11]~I .open_drain_output = "true";
defparam \BusA[11]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[12]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[12]));
// synopsys translate_off
defparam \BusA[12]~I .open_drain_output = "true";
defparam \BusA[12]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[13]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[13]));
// synopsys translate_off
defparam \BusA[13]~I .open_drain_output = "true";
defparam \BusA[13]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[14]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[14]));
// synopsys translate_off
defparam \BusA[14]~I .open_drain_output = "true";
defparam \BusA[14]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[68]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[68]));
// synopsys translate_off
defparam \BusD[68]~I .open_drain_output = "true";
defparam \BusD[68]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[70]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[70]));
// synopsys translate_off
defparam \BusD[70]~I .open_drain_output = "true";
defparam \BusD[70]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[72]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[72]));
// synopsys translate_off
defparam \BusD[72]~I .open_drain_output = "true";
defparam \BusD[72]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[74]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[74]));
// synopsys translate_off
defparam \BusD[74]~I .open_drain_output = "true";
defparam \BusD[74]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[76]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[76]));
// synopsys translate_off
defparam \BusD[76]~I .open_drain_output = "true";
defparam \BusD[76]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[77]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[77]));
// synopsys translate_off
defparam \BusD[77]~I .open_drain_output = "true";
defparam \BusD[77]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[78]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[78]));
// synopsys translate_off
defparam \BusD[78]~I .open_drain_output = "true";
defparam \BusD[78]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[79]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[79]));
// synopsys translate_off
defparam \BusD[79]~I .open_drain_output = "true";
defparam \BusD[79]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[80]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[80]));
// synopsys translate_off
defparam \BusD[80]~I .open_drain_output = "true";
defparam \BusD[80]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[82]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[82]));
// synopsys translate_off
defparam \BusD[82]~I .open_drain_output = "true";
defparam \BusD[82]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[84]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[84]));
// synopsys translate_off
defparam \BusD[84]~I .open_drain_output = "true";
defparam \BusD[84]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[85]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[85]));
// synopsys translate_off
defparam \BusD[85]~I .open_drain_output = "true";
defparam \BusD[85]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[86]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[86]));
// synopsys translate_off
defparam \BusD[86]~I .open_drain_output = "true";
defparam \BusD[86]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[88]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[88]));
// synopsys translate_off
defparam \BusD[88]~I .open_drain_output = "true";
defparam \BusD[88]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[89]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[89]));
// synopsys translate_off
defparam \BusD[89]~I .open_drain_output = "true";
defparam \BusD[89]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[90]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusD[90]));
// synopsys translate_off
defparam \BusD[90]~I .open_drain_output = "true";
defparam \BusD[90]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[8]~I (
	.datain(\BusA[15]~26_combout ),
	.oe(\BusA[8]~29_combout ),
	.combout(),
	.padio(BusA[8]));
// synopsys translate_off
defparam \BusA[8]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[17]~I (
	.datain(\BusA[17]~27_combout ),
	.oe(\BusA[17]~28_combout ),
	.combout(),
	.padio(BusA[17]));
// synopsys translate_off
defparam \BusA[17]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[55]~I (
	.datain(\spi_slave_instance|recived_status~regout ),
	.oe(\linkSPI~regout ),
	.combout(),
	.padio(BusC[55]));
// synopsys translate_off
defparam \BusC[55]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[67]~I (
	.datain(\BusD[67]~50_combout ),
	.oe(\BusD[67]~51_combout ),
	.combout(),
	.padio(BusD[67]));
// synopsys translate_off
defparam \BusD[67]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[69]~I (
	.datain(\spi_slave_instance|byte_data_sent [7]),
	.oe(\linkSPI~regout ),
	.combout(),
	.padio(BusD[69]));
// synopsys translate_off
defparam \BusD[69]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[75]~I (
	.datain(\BusA[16]~12 ),
	.oe(\linkCMP~regout ),
	.combout(),
	.padio(BusD[75]));
// synopsys translate_off
defparam \BusD[75]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[81]~I (
	.datain(\BusD[81]~53_combout ),
	.oe(\BusD[81]~52_combout ),
	.combout(),
	.padio(BusD[81]));
// synopsys translate_off
defparam \BusD[81]~I .operation_mode = "bidir";
// synopsys translate_on

endmodule
