# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Downloads/mux_4t1_nb_v1_06.v" \
"../../../../../Downloads/reg_nb_v1_03.v" \

sv xil_defaultlib  \
"../../../../CPE 233 Project 2.srcs/sources_1/new/PC_MOD.sv" \
"../../../../../Downloads/otter_memory_v1_06.sv" \
"../../../../CPE 233 Project 2.srcs/sources_1/new/experiment2Top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
