#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri Jan 15 01:15:16 2021
# Process ID: 8116
# Current directory: C:/Users/loren/Desktop/Lab/Adder/Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7524 C:\Users\loren\Desktop\Lab\Adder\Adder\Adder.xpr
# Log file: C:/Users/loren/Desktop/Lab/Adder/Adder/vivado.log
# Journal file: C:/Users/loren/Desktop/Lab/Adder/Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Fabio/Downloads/01 - Adder/01 - Adder/Adder' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tisbv484-1L
Top: Adder_4bit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 857.203 ; gain = 34.344
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Adder_4bit' [C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/Adder_4bit.vhd:14]
INFO: [Synth 8-3491] module 'HalfAdder' declared at 'C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/HalfAdder.vhd:4' bound to instance 'node_1' of component 'HalfAdder' [C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/Adder_4bit.vhd:40]
INFO: [Synth 8-638] synthesizing module 'HalfAdder' [C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/HalfAdder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'HalfAdder' (1#1) [C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/HalfAdder.vhd:14]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'node_2' of component 'FullAdder' [C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/Adder_4bit.vhd:50]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/FullAdder.vhd:14]
INFO: [Synth 8-3491] module 'HalfAdder' declared at 'C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/HalfAdder.vhd:4' bound to instance 'HA_inst1' of component 'HalfAdder' [C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/FullAdder.vhd:31]
INFO: [Synth 8-3491] module 'HalfAdder' declared at 'C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/HalfAdder.vhd:4' bound to instance 'HA_inst2' of component 'HalfAdder' [C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/FullAdder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (2#1) [C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/FullAdder.vhd:14]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'node_3' of component 'FullAdder' [C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/Adder_4bit.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'node_4' of component 'FullAdder' [C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/Adder_4bit.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'Adder_4bit' (3#1) [C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/Adder_4bit.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 896.273 ; gain = 73.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 896.273 ; gain = 73.414
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tisbv484-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1270.930 ; gain = 448.070
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1270.930 ; gain = 448.070
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/HalfAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HalfAdder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/Adder_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 87ebc0a179b4406fa5819f19f117a0d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.HalfAdder [halfadder_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_4bit [adder_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.sim/sim_1/behav/xsim/xsim.dir/top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 15 01:18:40 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1270.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1270.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1290.562 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 15 01:19:56 2021...
