#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 10 10:29:10 2018
# Process ID: 8172
# Current directory: F:/ppi 2/PCI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11104 F:\ppi 2\PCI\PCI.xpr
# Log file: F:/ppi 2/PCI/vivado.log
# Journal file: F:/ppi 2/PCI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/ppi 2/PCI/PCI.xpr}
INFO: [Project 1-313] Project file moved from 'E:/Faculty of Engineering Ain Shams University/3rd CSE 2018 - 2019/Lectures/Computer Organization/Project/CO2018/PCI' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'F:/ppi 2/PCI/PCI.ip_user_files', nor could it be found using path 'E:/Faculty of Engineering Ain Shams University/3rd CSE 2018 - 2019/Lectures/Computer Organization/Project/CO2018/PCI/PCI.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 825.758 ; gain = 112.340
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arbiter_priority' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arbiter_priority_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arbiter_priority_behav xil_defaultlib.tb_arbiter_priority xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.arbiter_priority
Compiling module xil_defaultlib.tb_arbiter_priority
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arbiter_priority_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arbiter_priority_behav -key {Behavioral:sim_1:Functional:tb_arbiter_priority} -tclbatch {tb_arbiter_priority.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arbiter_priority.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 REQ = xxxxxxxx  FRAME = x  GNT = xxxxxxxx  RST = x
                   2 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 0
                   5 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 0
                   7 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 1
                  12 REQ = 00000111  FRAME = 1  GNT = 11111111  RST = 1
                  15 REQ = 00000111  FRAME = 1  GNT = 11110111  RST = 1
                  17 REQ = 00000100  FRAME = 1  GNT = 11110111  RST = 1
                  22 REQ = 00000110  FRAME = 1  GNT = 11110111  RST = 1
                  25 REQ = 00000110  FRAME = 1  GNT = 11111110  RST = 1
                  27 REQ = 00000100  FRAME = 1  GNT = 11111110  RST = 1
                  32 REQ = 00000111  FRAME = 1  GNT = 11111110  RST = 1
                  35 REQ = 00000111  FRAME = 1  GNT = 11110111  RST = 1
                  42 REQ = 00000001  FRAME = 1  GNT = 11110111  RST = 1
                  45 REQ = 00000001  FRAME = 1  GNT = 11111101  RST = 1
                  47 REQ = 00000110  FRAME = 1  GNT = 11111101  RST = 1
                  52 REQ = 00000100  FRAME = 1  GNT = 11111101  RST = 1
                  55 REQ = 00000100  FRAME = 1  GNT = 11111110  RST = 1
                  57 REQ = 00000111  FRAME = 1  GNT = 11111110  RST = 1
                  62 REQ = 00000010  FRAME = 1  GNT = 11111110  RST = 1
                  67 REQ = 00000011  FRAME = 1  GNT = 11111110  RST = 1
                  72 REQ = 00000111  FRAME = 1  GNT = 11111110  RST = 1
                  75 REQ = 00000111  FRAME = 1  GNT = 11110111  RST = 1
                  77 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                  82 REQ = 00000001  FRAME = 1  GNT = 11110111  RST = 1
                  85 REQ = 00000001  FRAME = 1  GNT = 11111101  RST = 1
                  87 REQ = 00000011  FRAME = 1  GNT = 11111101  RST = 1
                  95 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 102 REQ = 00000110  FRAME = 1  GNT = 11111011  RST = 1
                 105 REQ = 00000110  FRAME = 1  GNT = 11111110  RST = 1
                 107 REQ = 00000010  FRAME = 1  GNT = 11111110  RST = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arbiter_priority_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 886.531 ; gain = 16.004
set_property top arbiter_FCFS [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arbiter_priority' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arbiter_priority_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arbiter_priority_behav xil_defaultlib.tb_arbiter_priority xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arbiter_priority_behav -key {Behavioral:sim_1:Functional:tb_arbiter_priority} -tclbatch {tb_arbiter_priority.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arbiter_priority.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 REQ = xxxxxxxx  FRAME = x  GNT = xxxxxxxx  RST = x
                   2 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 0
                   5 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 0
                   7 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 1
                  12 REQ = 00000111  FRAME = 1  GNT = 11111111  RST = 1
                  15 REQ = 00000111  FRAME = 1  GNT = 11110111  RST = 1
                  17 REQ = 00000100  FRAME = 1  GNT = 11110111  RST = 1
                  22 REQ = 00000110  FRAME = 1  GNT = 11110111  RST = 1
                  25 REQ = 00000110  FRAME = 1  GNT = 11111110  RST = 1
                  27 REQ = 00000100  FRAME = 1  GNT = 11111110  RST = 1
                  32 REQ = 00000111  FRAME = 1  GNT = 11111110  RST = 1
                  35 REQ = 00000111  FRAME = 1  GNT = 11110111  RST = 1
                  42 REQ = 00000001  FRAME = 1  GNT = 11110111  RST = 1
                  45 REQ = 00000001  FRAME = 1  GNT = 11111101  RST = 1
                  47 REQ = 00000110  FRAME = 1  GNT = 11111101  RST = 1
                  52 REQ = 00000100  FRAME = 1  GNT = 11111101  RST = 1
                  55 REQ = 00000100  FRAME = 1  GNT = 11111110  RST = 1
                  57 REQ = 00000111  FRAME = 1  GNT = 11111110  RST = 1
                  62 REQ = 00000010  FRAME = 1  GNT = 11111110  RST = 1
                  67 REQ = 00000011  FRAME = 1  GNT = 11111110  RST = 1
                  72 REQ = 00000111  FRAME = 1  GNT = 11111110  RST = 1
                  75 REQ = 00000111  FRAME = 1  GNT = 11110111  RST = 1
                  77 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                  82 REQ = 00000001  FRAME = 1  GNT = 11110111  RST = 1
                  85 REQ = 00000001  FRAME = 1  GNT = 11111101  RST = 1
                  87 REQ = 00000011  FRAME = 1  GNT = 11111101  RST = 1
                  95 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 102 REQ = 00000110  FRAME = 1  GNT = 11111011  RST = 1
                 105 REQ = 00000110  FRAME = 1  GNT = 11111110  RST = 1
                 107 REQ = 00000010  FRAME = 1  GNT = 11111110  RST = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arbiter_priority_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 895.527 ; gain = 0.000
set_property top arbiter_FCFS [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'arbiter_FCFS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj arbiter_FCFS_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot arbiter_FCFS_behav xil_defaultlib.arbiter_FCFS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.glbl
Built simulation snapshot arbiter_FCFS_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/ppi -notrace
couldn't read file "F:/ppi": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 11:16:54 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "arbiter_FCFS_behav -key {Behavioral:sim_1:Functional:arbiter_FCFS} -tclbatch {arbiter_FCFS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source arbiter_FCFS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'arbiter_FCFS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 904.758 ; gain = 9.230
set_property top tb_fcfs [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fcfs' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fcfs_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fcfs_behav xil_defaultlib.tb_fcfs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.tb_fcfs
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fcfs_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/ppi -notrace
couldn't read file "F:/ppi": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 11:18:18 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 906.156 ; gain = 0.117
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fcfs_behav -key {Behavioral:sim_1:Functional:tb_fcfs} -tclbatch {tb_fcfs.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_fcfs.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 REQ = xxxxxxxx  FRAME = x  GNT = xxxxxxxx  RST = x
                   2 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 0
                   5 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 0
                   7 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 1
                  12 REQ = 00000111  FRAME = 1  GNT = 11111111  RST = 1
                  15 REQ = 00000111  FRAME = 1  GNT = 11110111  RST = 1
                  17 REQ = 00000100  FRAME = 1  GNT = 11110111  RST = 1
                  22 REQ = 00000110  FRAME = 1  GNT = 11110111  RST = 1
                  25 REQ = 00000110  FRAME = 1  GNT = 11111110  RST = 1
                  27 REQ = 00000100  FRAME = 1  GNT = 11111110  RST = 1
                  32 REQ = 00000111  FRAME = 1  GNT = 11111110  RST = 1
                  35 REQ = 00000111  FRAME = 1  GNT = 11110111  RST = 1
                  42 REQ = 00000001  FRAME = 1  GNT = 11110111  RST = 1
                  45 REQ = 00000001  FRAME = 1  GNT = 11111101  RST = 1
                  47 REQ = 00000110  FRAME = 1  GNT = 11111101  RST = 1
                  52 REQ = 00000100  FRAME = 1  GNT = 11111101  RST = 1
                  55 REQ = 00000100  FRAME = 1  GNT = 11111110  RST = 1
                  57 REQ = 00000111  FRAME = 1  GNT = 11111110  RST = 1
                  62 REQ = 00000010  FRAME = 1  GNT = 11111110  RST = 1
                  67 REQ = 00000011  FRAME = 1  GNT = 11111110  RST = 1
                  72 REQ = 00000111  FRAME = 1  GNT = 11111110  RST = 1
                  75 REQ = 00000111  FRAME = 1  GNT = 11110111  RST = 1
                  77 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                  82 REQ = 00000001  FRAME = 1  GNT = 11110111  RST = 1
                  85 REQ = 00000001  FRAME = 1  GNT = 11111101  RST = 1
                  87 REQ = 00000011  FRAME = 1  GNT = 11111101  RST = 1
                  95 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 102 REQ = 00000110  FRAME = 1  GNT = 11111011  RST = 1
                 105 REQ = 00000110  FRAME = 1  GNT = 11111110  RST = 1
                 107 REQ = 00000010  FRAME = 1  GNT = 11111110  RST = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fcfs_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 917.004 ; gain = 11.105
