Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gru_cell_parallel_behav xil_defaultlib.tb_gru_cell_parallel xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_cell_parallel.sv" Line 4. Module gru_cell_parallel_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" Line 1. Module gru_reset_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" Line 1. Module gru_reset_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" Line 1. Module gru_reset_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" Line 1. Module gru_reset_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" Line 1. Module gru_reset_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" Line 1. Module gru_reset_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" Line 1. Module gru_reset_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" Line 4. Module gru_update_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" Line 4. Module gru_update_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" Line 4. Module gru_update_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" Line 4. Module gru_update_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" Line 4. Module gru_update_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" Line 4. Module gru_update_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" Line 4. Module gru_update_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" Line 4. Module gru_new_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" Line 4. Module gru_new_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" Line 4. Module gru_new_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" Line 4. Module gru_new_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" Line 4. Module gru_new_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" Line 4. Module gru_new_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" Line 4. Module gru_new_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" Line 4. Module gru_hidden_state_element(DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" Line 4. Module gru_hidden_state_element(DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" Line 4. Module gru_hidden_state_element(DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" Line 4. Module gru_hidden_state_element(DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" Line 4. Module gru_hidden_state_element(DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" Line 4. Module gru_hidden_state_element(DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" Line 4. Module gru_hidden_state_element(DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_cell_parallel.sv" Line 4. Module gru_cell_parallel_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" Line 1. Module gru_reset_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" Line 1. Module gru_reset_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" Line 1. Module gru_reset_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" Line 1. Module gru_reset_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" Line 1. Module gru_reset_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" Line 1. Module gru_reset_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" Line 1. Module gru_reset_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" Line 4. Module gru_update_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" Line 4. Module gru_update_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" Line 4. Module gru_update_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" Line 4. Module gru_update_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" Line 4. Module gru_update_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" Line 4. Module gru_update_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" Line 4. Module gru_update_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" Line 4. Module gru_new_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" Line 4. Module gru_new_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" Line 4. Module gru_new_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" Line 4. Module gru_new_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" Line 4. Module gru_new_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" Line 4. Module gru_new_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" Line 4. Module gru_new_gate_element(D=64,H=16,DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" Line 4. Module gru_hidden_state_element(DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" Line 4. Module gru_hidden_state_element(DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" Line 4. Module gru_hidden_state_element(DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" Line 4. Module gru_hidden_state_element(DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" Line 4. Module gru_hidden_state_element(DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" Line 4. Module gru_hidden_state_element(DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" Line 4. Module gru_hidden_state_element(DATA_WIDTH=15,FRAC_BITS=9) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gru_reset_gate_element(D=64,H=16...
Compiling module xil_defaultlib.gru_update_gate_element(D=64,H=1...
Compiling module xil_defaultlib.gru_new_gate_element(D=64,H=16,D...
Compiling module xil_defaultlib.gru_hidden_state_element(DATA_WI...
Compiling module xil_defaultlib.gru_cell_parallel_default
Compiling module xil_defaultlib.tb_gru_cell_parallel
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gru_cell_parallel_behav
