## MAC/Load

00 02 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:02 coef:00
00 02 04  // opcode:00 write:00 eram:00 shifter:0 mem_offs:02 coef:04
00 04 01  // opcode:00 write:00 eram:00 shifter:0 mem_offs:04 coef:01
00 04 03  // opcode:00 write:00 eram:00 shifter:0 mem_offs:04 coef:03
00 04 10  // opcode:00 write:00 eram:00 shifter:0 mem_offs:04 coef:10
00 04 20  // opcode:00 write:00 eram:00 shifter:0 mem_offs:04 coef:20
00 04 39  // opcode:00 write:00 eram:00 shifter:0 mem_offs:04 coef:39
00 04 3e  // opcode:00 write:00 eram:00 shifter:0 mem_offs:04 coef:3e
00 04 40  // opcode:00 write:00 eram:00 shifter:0 mem_offs:04 coef:40
00 04 71  // opcode:00 write:00 eram:00 shifter:0 mem_offs:04 coef:71
00 04 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:04 coef:80
00 04 c0  // opcode:00 write:00 eram:00 shifter:0 mem_offs:04 coef:c0
00 04 e6  // opcode:00 write:00 eram:00 shifter:0 mem_offs:04 coef:e6
00 04 fc  // opcode:00 write:00 eram:00 shifter:0 mem_offs:04 coef:fc
00 04 fd  // opcode:00 write:00 eram:00 shifter:0 mem_offs:04 coef:fd
00 08 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:08 coef:00
00 0a 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0a coef:00
00 0a 0f  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0a coef:0f
00 0a 31  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0a coef:31
00 0a 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0a coef:80
00 0b 17  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0b coef:17
00 0b 28  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0b coef:28
00 0b 7a  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0b coef:7a
00 0b 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0b coef:80
00 0c 17  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0c coef:17
00 0c 28  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0c coef:28
00 0c 35  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0c coef:35
00 0d 0f  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0d coef:0f
00 0d 31  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0d coef:31
00 0d 7a  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0d coef:7a
00 0e 06  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0e coef:06
00 0e 35  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0e coef:35
00 0e 39  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0e coef:39
00 0e 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0e coef:80
00 0f 40  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0f coef:40
00 0f 7a  // opcode:00 write:00 eram:00 shifter:0 mem_offs:0f coef:7a
00 10 35  // opcode:00 write:00 eram:00 shifter:0 mem_offs:10 coef:35
00 11 20  // opcode:00 write:00 eram:00 shifter:0 mem_offs:11 coef:20
00 11 33  // opcode:00 write:00 eram:00 shifter:0 mem_offs:11 coef:33
00 11 4d  // opcode:00 write:00 eram:00 shifter:0 mem_offs:11 coef:4d
00 11 7a  // opcode:00 write:00 eram:00 shifter:0 mem_offs:11 coef:7a
00 11 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:11 coef:80
00 11 84  // opcode:00 write:00 eram:00 shifter:0 mem_offs:11 coef:84
00 11 86  // opcode:00 write:00 eram:00 shifter:0 mem_offs:11 coef:86
00 11 88  // opcode:00 write:00 eram:00 shifter:0 mem_offs:11 coef:88
00 12 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:12 coef:00
00 12 30  // opcode:00 write:00 eram:00 shifter:0 mem_offs:12 coef:30
00 12 33  // opcode:00 write:00 eram:00 shifter:0 mem_offs:12 coef:33
00 12 35  // opcode:00 write:00 eram:00 shifter:0 mem_offs:12 coef:35
00 12 4d  // opcode:00 write:00 eram:00 shifter:0 mem_offs:12 coef:4d
00 12 70  // opcode:00 write:00 eram:00 shifter:0 mem_offs:12 coef:70
00 12 78  // opcode:00 write:00 eram:00 shifter:0 mem_offs:12 coef:78
00 12 7a  // opcode:00 write:00 eram:00 shifter:0 mem_offs:12 coef:7a
00 12 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:12 coef:80
00 12 83  // opcode:00 write:00 eram:00 shifter:0 mem_offs:12 coef:83
00 13 11  // opcode:00 write:00 eram:00 shifter:0 mem_offs:13 coef:11
00 13 18  // opcode:00 write:00 eram:00 shifter:0 mem_offs:13 coef:18
00 13 19  // opcode:00 write:00 eram:00 shifter:0 mem_offs:13 coef:19
00 13 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:13 coef:80
00 13 99  // opcode:00 write:00 eram:00 shifter:0 mem_offs:13 coef:99
00 13 b7  // opcode:00 write:00 eram:00 shifter:0 mem_offs:13 coef:b7
00 13 cf  // opcode:00 write:00 eram:00 shifter:0 mem_offs:13 coef:cf
00 13 ff  // opcode:00 write:00 eram:00 shifter:0 mem_offs:13 coef:ff
00 14 56  // opcode:00 write:00 eram:00 shifter:0 mem_offs:14 coef:56
00 14 7e  // opcode:00 write:00 eram:00 shifter:0 mem_offs:14 coef:7e
00 14 9f  // opcode:00 write:00 eram:00 shifter:0 mem_offs:14 coef:9f
00 15 12  // opcode:00 write:00 eram:00 shifter:0 mem_offs:15 coef:12
00 15 35  // opcode:00 write:00 eram:00 shifter:0 mem_offs:15 coef:35
00 16 35  // opcode:00 write:00 eram:00 shifter:0 mem_offs:16 coef:35
00 16 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:16 coef:80
00 17 63  // opcode:00 write:00 eram:00 shifter:0 mem_offs:17 coef:63
00 17 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:17 coef:80
00 17 bd  // opcode:00 write:00 eram:00 shifter:0 mem_offs:17 coef:bd
00 18 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:18 coef:80
00 18 f3  // opcode:00 write:00 eram:00 shifter:0 mem_offs:18 coef:f3
00 19 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:19 coef:00
00 19 56  // opcode:00 write:00 eram:00 shifter:0 mem_offs:19 coef:56
00 19 7f  // opcode:00 write:00 eram:00 shifter:0 mem_offs:19 coef:7f
00 19 c4  // opcode:00 write:00 eram:00 shifter:0 mem_offs:19 coef:c4
00 19 e1  // opcode:00 write:00 eram:00 shifter:0 mem_offs:19 coef:e1
00 19 e7  // opcode:00 write:00 eram:00 shifter:0 mem_offs:19 coef:e7
00 1a 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:1a coef:00
00 1b 06  // opcode:00 write:00 eram:00 shifter:0 mem_offs:1b coef:06
00 1b 7f  // opcode:00 write:00 eram:00 shifter:0 mem_offs:1b coef:7f
00 1c 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:1c coef:80
00 1d 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:1d coef:00
00 1d 61  // opcode:00 write:00 eram:00 shifter:0 mem_offs:1d coef:61
00 1d 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:1d coef:80
00 1d a5  // opcode:00 write:00 eram:00 shifter:0 mem_offs:1d coef:a5
00 1d c8  // opcode:00 write:00 eram:00 shifter:0 mem_offs:1d coef:c8
00 1e 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:1e coef:00
00 1f 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:1f coef:00
00 1f e2  // opcode:00 write:00 eram:00 shifter:0 mem_offs:1f coef:e2
00 21 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:21 coef:00
00 21 7e  // opcode:00 write:00 eram:00 shifter:0 mem_offs:21 coef:7e
00 21 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:21 coef:80
00 21 88  // opcode:00 write:00 eram:00 shifter:0 mem_offs:21 coef:88
00 22 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:22 coef:00
00 22 30  // opcode:00 write:00 eram:00 shifter:0 mem_offs:22 coef:30
00 22 50  // opcode:00 write:00 eram:00 shifter:0 mem_offs:22 coef:50
00 22 61  // opcode:00 write:00 eram:00 shifter:0 mem_offs:22 coef:61
00 22 76  // opcode:00 write:00 eram:00 shifter:0 mem_offs:22 coef:76
00 22 7a  // opcode:00 write:00 eram:00 shifter:0 mem_offs:22 coef:7a
00 22 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:22 coef:80
00 23 5f  // opcode:00 write:00 eram:00 shifter:0 mem_offs:23 coef:5f
00 23 7e  // opcode:00 write:00 eram:00 shifter:0 mem_offs:23 coef:7e
00 23 b7  // opcode:00 write:00 eram:00 shifter:0 mem_offs:23 coef:b7
00 23 ff  // opcode:00 write:00 eram:00 shifter:0 mem_offs:23 coef:ff
00 24 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:24 coef:00
00 24 20  // opcode:00 write:00 eram:00 shifter:0 mem_offs:24 coef:20
00 24 89  // opcode:00 write:00 eram:00 shifter:0 mem_offs:24 coef:89
00 24 9f  // opcode:00 write:00 eram:00 shifter:0 mem_offs:24 coef:9f
00 25 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:25 coef:00
00 25 12  // opcode:00 write:00 eram:00 shifter:0 mem_offs:25 coef:12
00 25 73  // opcode:00 write:00 eram:00 shifter:0 mem_offs:25 coef:73
00 25 7e  // opcode:00 write:00 eram:00 shifter:0 mem_offs:25 coef:7e
00 25 e2  // opcode:00 write:00 eram:00 shifter:0 mem_offs:25 coef:e2
00 26 15  // opcode:00 write:00 eram:00 shifter:0 mem_offs:26 coef:15
00 27 55  // opcode:00 write:00 eram:00 shifter:0 mem_offs:27 coef:55
00 27 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:27 coef:80
00 27 92  // opcode:00 write:00 eram:00 shifter:0 mem_offs:27 coef:92
00 27 bd  // opcode:00 write:00 eram:00 shifter:0 mem_offs:27 coef:bd
00 28 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:28 coef:00
00 29 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:29 coef:00
00 29 5c  // opcode:00 write:00 eram:00 shifter:0 mem_offs:29 coef:5c
00 2a 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:2a coef:00
00 2b e4  // opcode:00 write:00 eram:00 shifter:0 mem_offs:2b coef:e4
00 2c 71  // opcode:00 write:00 eram:00 shifter:0 mem_offs:2c coef:71
00 2d c7  // opcode:00 write:00 eram:00 shifter:0 mem_offs:2d coef:c7
00 2f 24  // opcode:00 write:00 eram:00 shifter:0 mem_offs:2f coef:24
00 2f 60  // opcode:00 write:00 eram:00 shifter:0 mem_offs:2f coef:60
00 31 e2  // opcode:00 write:00 eram:00 shifter:0 mem_offs:31 coef:e2
00 32 7f  // opcode:00 write:00 eram:00 shifter:0 mem_offs:32 coef:7f
00 33 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:33 coef:00
00 33 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:33 coef:80
00 34 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:34 coef:00
00 34 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:34 coef:80
00 35 79  // opcode:00 write:00 eram:00 shifter:0 mem_offs:35 coef:79
00 37 da  // opcode:00 write:00 eram:00 shifter:0 mem_offs:37 coef:da
00 3b 38  // opcode:00 write:00 eram:00 shifter:0 mem_offs:3b coef:38
00 3b 68  // opcode:00 write:00 eram:00 shifter:0 mem_offs:3b coef:68
00 3d e0  // opcode:00 write:00 eram:00 shifter:0 mem_offs:3d coef:e0
00 3f 40  // opcode:00 write:00 eram:00 shifter:0 mem_offs:3f coef:40
00 41 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:41 coef:80
00 42 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:42 coef:00
00 42 33  // opcode:00 write:00 eram:00 shifter:0 mem_offs:42 coef:33
00 43 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:43 coef:80
00 44 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:44 coef:80
00 46 fe  // opcode:00 write:00 eram:00 shifter:0 mem_offs:46 coef:fe
00 48 44  // opcode:00 write:00 eram:00 shifter:0 mem_offs:48 coef:44
00 48 80  // opcode:00 write:00 eram:00 shifter:0 mem_offs:48 coef:80
00 49 c7  // opcode:00 write:00 eram:00 shifter:0 mem_offs:49 coef:c7
00 4b 24  // opcode:00 write:00 eram:00 shifter:0 mem_offs:4b coef:24
00 4e 31  // opcode:00 write:00 eram:00 shifter:0 mem_offs:4e coef:31
00 52 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:52 coef:00
00 55 71  // opcode:00 write:00 eram:00 shifter:0 mem_offs:55 coef:71
00 5a c7  // opcode:00 write:00 eram:00 shifter:0 mem_offs:5a coef:c7
00 5b fe  // opcode:00 write:00 eram:00 shifter:0 mem_offs:5b coef:fe
00 5d 44  // opcode:00 write:00 eram:00 shifter:0 mem_offs:5d coef:44
00 61 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:61 coef:00
00 61 85  // opcode:00 write:00 eram:00 shifter:0 mem_offs:61 coef:85
00 62 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:62 coef:00
00 62 75  // opcode:00 write:00 eram:00 shifter:0 mem_offs:62 coef:75
00 62 78  // opcode:00 write:00 eram:00 shifter:0 mem_offs:62 coef:78
00 62 7a  // opcode:00 write:00 eram:00 shifter:0 mem_offs:62 coef:7a
00 63 31  // opcode:00 write:00 eram:00 shifter:0 mem_offs:63 coef:31
00 63 35  // opcode:00 write:00 eram:00 shifter:0 mem_offs:63 coef:35
00 63 7a  // opcode:00 write:00 eram:00 shifter:0 mem_offs:63 coef:7a
00 64 35  // opcode:00 write:00 eram:00 shifter:0 mem_offs:64 coef:35
00 65 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:65 coef:00
00 65 85  // opcode:00 write:00 eram:00 shifter:0 mem_offs:65 coef:85
00 66 00  // opcode:00 write:00 eram:00 shifter:0 mem_offs:66 coef:00
00 66 75  // opcode:00 write:00 eram:00 shifter:0 mem_offs:66 coef:75
00 66 78  // opcode:00 write:00 eram:00 shifter:0 mem_offs:66 coef:78
00 66 7a  // opcode:00 write:00 eram:00 shifter:0 mem_offs:66 coef:7a
00 67 35  // opcode:00 write:00 eram:00 shifter:0 mem_offs:67 coef:35
00 6b 31  // opcode:00 write:00 eram:00 shifter:0 mem_offs:6b coef:31
00 6e 44  // opcode:00 write:00 eram:00 shifter:0 mem_offs:6e coef:44
00 74 31  // opcode:00 write:00 eram:00 shifter:0 mem_offs:74 coef:31
00 76 56  // opcode:00 write:00 eram:00 shifter:0 mem_offs:76 coef:56
00 76 7f  // opcode:00 write:00 eram:00 shifter:0 mem_offs:76 coef:7f
00 7e 40  // opcode:00 write:00 eram:00 shifter:0 mem_offs:7e coef:40
00 7e 7f  // opcode:00 write:00 eram:00 shifter:0 mem_offs:7e coef:7f
00 7f 40  // opcode:00 write:00 eram:00 shifter:0 mem_offs:7f coef:40
00 7f 7f  // opcode:00 write:00 eram:00 shifter:0 mem_offs:7f coef:7f
00 82 01  // opcode:00 write:00 eram:00 shifter:1 mem_offs:02 coef:01
00 82 02  // opcode:00 write:00 eram:00 shifter:1 mem_offs:02 coef:02
00 82 03  // opcode:00 write:00 eram:00 shifter:1 mem_offs:02 coef:03
00 82 04  // opcode:00 write:00 eram:00 shifter:1 mem_offs:02 coef:04
00 82 07  // opcode:00 write:00 eram:00 shifter:1 mem_offs:02 coef:07
00 82 08  // opcode:00 write:00 eram:00 shifter:1 mem_offs:02 coef:08
00 82 0b  // opcode:00 write:00 eram:00 shifter:1 mem_offs:02 coef:0b
00 82 0c  // opcode:00 write:00 eram:00 shifter:1 mem_offs:02 coef:0c
00 82 f0  // opcode:00 write:00 eram:00 shifter:1 mem_offs:02 coef:f0
00 83 06  // opcode:00 write:00 eram:00 shifter:1 mem_offs:03 coef:06
00 83 40  // opcode:00 write:00 eram:00 shifter:1 mem_offs:03 coef:40
00 84 00  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:00
00 84 01  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:01
00 84 02  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:02
00 84 03  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:03
00 84 05  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:05
00 84 10  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:10
00 84 14  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:14
00 84 15  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:15
00 84 1c  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:1c
00 84 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:20
00 84 21  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:21
00 84 2a  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:2a
00 84 40  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:40
00 84 46  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:46
00 84 55  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:55
00 84 60  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:60
00 84 6a  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:6a
00 84 b9  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:b9
00 84 c0  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:c0
00 84 e6  // opcode:00 write:00 eram:00 shifter:1 mem_offs:04 coef:e6
00 86 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:06 coef:20
00 88 00  // opcode:00 write:00 eram:00 shifter:1 mem_offs:08 coef:00
00 88 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:08 coef:20
00 89 00  // opcode:00 write:00 eram:00 shifter:1 mem_offs:09 coef:00
00 89 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:09 coef:20
00 8a 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:0a coef:20
00 8b 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:0b coef:20
00 8d 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:0d coef:20
00 8e 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:0e coef:20
00 8f 40  // opcode:00 write:00 eram:00 shifter:1 mem_offs:0f coef:40
00 90 00  // opcode:00 write:00 eram:00 shifter:1 mem_offs:10 coef:00
00 91 00  // opcode:00 write:00 eram:00 shifter:1 mem_offs:11 coef:00
00 91 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:11 coef:20
00 91 27  // opcode:00 write:00 eram:00 shifter:1 mem_offs:11 coef:27
00 91 3f  // opcode:00 write:00 eram:00 shifter:1 mem_offs:11 coef:3f
00 91 7f  // opcode:00 write:00 eram:00 shifter:1 mem_offs:11 coef:7f
00 92 08  // opcode:00 write:00 eram:00 shifter:1 mem_offs:12 coef:08
00 92 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:12 coef:20
00 93 08  // opcode:00 write:00 eram:00 shifter:1 mem_offs:13 coef:08
00 93 26  // opcode:00 write:00 eram:00 shifter:1 mem_offs:13 coef:26
00 94 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:14 coef:20
00 96 08  // opcode:00 write:00 eram:00 shifter:1 mem_offs:16 coef:08
00 96 18  // opcode:00 write:00 eram:00 shifter:1 mem_offs:16 coef:18
00 96 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:16 coef:20
00 97 08  // opcode:00 write:00 eram:00 shifter:1 mem_offs:17 coef:08
00 97 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:17 coef:20
00 97 21  // opcode:00 write:00 eram:00 shifter:1 mem_offs:17 coef:21
00 98 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:18 coef:20
00 98 cb  // opcode:00 write:00 eram:00 shifter:1 mem_offs:18 coef:cb
00 99 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:19 coef:20
00 9a 00  // opcode:00 write:00 eram:00 shifter:1 mem_offs:1a coef:00
00 9a d3  // opcode:00 write:00 eram:00 shifter:1 mem_offs:1a coef:d3
00 9b 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:1b coef:20
00 9c 00  // opcode:00 write:00 eram:00 shifter:1 mem_offs:1c coef:00
00 9c 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:1c coef:20
00 9c 2d  // opcode:00 write:00 eram:00 shifter:1 mem_offs:1c coef:2d
00 9e 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:1e coef:20
00 a0 1e  // opcode:00 write:00 eram:00 shifter:1 mem_offs:20 coef:1e
00 a1 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:21 coef:20
00 a1 c4  // opcode:00 write:00 eram:00 shifter:1 mem_offs:21 coef:c4
00 a2 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:22 coef:20
00 a3 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:23 coef:20
00 a3 26  // opcode:00 write:00 eram:00 shifter:1 mem_offs:23 coef:26
00 a3 38  // opcode:00 write:00 eram:00 shifter:1 mem_offs:23 coef:38
00 a3 60  // opcode:00 write:00 eram:00 shifter:1 mem_offs:23 coef:60
00 a4 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:24 coef:20
00 a4 c0  // opcode:00 write:00 eram:00 shifter:1 mem_offs:24 coef:c0
00 a4 c4  // opcode:00 write:00 eram:00 shifter:1 mem_offs:24 coef:c4
00 a6 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:26 coef:20
00 a6 3b  // opcode:00 write:00 eram:00 shifter:1 mem_offs:26 coef:3b
00 a6 3f  // opcode:00 write:00 eram:00 shifter:1 mem_offs:26 coef:3f
00 a7 21  // opcode:00 write:00 eram:00 shifter:1 mem_offs:27 coef:21
00 a8 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:28 coef:20
00 a8 cb  // opcode:00 write:00 eram:00 shifter:1 mem_offs:28 coef:cb
00 a9 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:29 coef:20
00 b2 00  // opcode:00 write:00 eram:00 shifter:1 mem_offs:32 coef:00
00 b2 7f  // opcode:00 write:00 eram:00 shifter:1 mem_offs:32 coef:7f
00 b5 d0  // opcode:00 write:00 eram:00 shifter:1 mem_offs:35 coef:d0
00 b7 00  // opcode:00 write:00 eram:00 shifter:1 mem_offs:37 coef:00
00 ba da  // opcode:00 write:00 eram:00 shifter:1 mem_offs:3a coef:da
00 c1 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:41 coef:20
00 c3 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:43 coef:20
00 c7 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:47 coef:20
00 e0 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:60 coef:20
00 e3 00  // opcode:00 write:00 eram:00 shifter:1 mem_offs:63 coef:00
00 e4 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:64 coef:20
00 eb 76  // opcode:00 write:00 eram:00 shifter:1 mem_offs:6b coef:76
00 eb 8a  // opcode:00 write:00 eram:00 shifter:1 mem_offs:6b coef:8a
00 ec 00  // opcode:00 write:00 eram:00 shifter:1 mem_offs:6c coef:00
00 f4 76  // opcode:00 write:00 eram:00 shifter:1 mem_offs:74 coef:76
00 f4 8a  // opcode:00 write:00 eram:00 shifter:1 mem_offs:74 coef:8a
00 fa 20  // opcode:00 write:00 eram:00 shifter:1 mem_offs:7a coef:20
01 00 00  // opcode:00 write:00 eram:01 shifter:0 mem_offs:00 coef:00
01 63 35  // opcode:00 write:00 eram:01 shifter:0 mem_offs:63 coef:35
01 7a 7f  // opcode:00 write:00 eram:01 shifter:0 mem_offs:7a coef:7f
01 84 e0  // opcode:00 write:00 eram:01 shifter:1 mem_offs:04 coef:e0
01 fa 20  // opcode:00 write:00 eram:01 shifter:1 mem_offs:7a coef:20
02 00 00  // opcode:00 write:00 eram:02 shifter:0 mem_offs:00 coef:00
02 7a 7f  // opcode:00 write:00 eram:02 shifter:0 mem_offs:7a coef:7f
02 7e 40  // opcode:00 write:00 eram:02 shifter:0 mem_offs:7e coef:40
02 88 20  // opcode:00 write:00 eram:02 shifter:1 mem_offs:08 coef:20
02 fa 20  // opcode:00 write:00 eram:02 shifter:1 mem_offs:7a coef:20
03 00 00  // opcode:00 write:00 eram:03 shifter:0 mem_offs:00 coef:00
03 88 20  // opcode:00 write:00 eram:03 shifter:1 mem_offs:08 coef:20
04 00 00  // opcode:00 write:00 eram:04 shifter:0 mem_offs:00 coef:00
04 65 44  // opcode:00 write:00 eram:04 shifter:0 mem_offs:65 coef:44
04 88 20  // opcode:00 write:00 eram:04 shifter:1 mem_offs:08 coef:20
05 00 00  // opcode:00 write:00 eram:05 shifter:0 mem_offs:00 coef:00
05 fa 20  // opcode:00 write:00 eram:05 shifter:1 mem_offs:7a coef:20
06 00 00  // opcode:00 write:00 eram:06 shifter:0 mem_offs:00 coef:00
07 00 00  // opcode:00 write:00 eram:07 shifter:0 mem_offs:00 coef:00
08 05 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:05 coef:00
08 06 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:06 coef:00
08 07 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:07 coef:00
08 08 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:08 coef:00
08 09 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:09 coef:00
08 0a 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:0a coef:00
08 0b 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:0b coef:00
08 0c 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:0c coef:00
08 0d 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:0d coef:00
08 0e 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:0e coef:00
08 0e ff  // opcode:00 write:08 eram:00 shifter:0 mem_offs:0e coef:ff
08 0f 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:0f coef:00
08 0f 17  // opcode:00 write:08 eram:00 shifter:0 mem_offs:0f coef:17
08 0f 7f  // opcode:00 write:08 eram:00 shifter:0 mem_offs:0f coef:7f
08 10 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:10 coef:00
08 10 03  // opcode:00 write:08 eram:00 shifter:0 mem_offs:10 coef:03
08 10 7f  // opcode:00 write:08 eram:00 shifter:0 mem_offs:10 coef:7f
08 10 ff  // opcode:00 write:08 eram:00 shifter:0 mem_offs:10 coef:ff
08 11 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:11 coef:00
08 11 7d  // opcode:00 write:08 eram:00 shifter:0 mem_offs:11 coef:7d
08 11 7f  // opcode:00 write:08 eram:00 shifter:0 mem_offs:11 coef:7f
08 12 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:12 coef:00
08 12 11  // opcode:00 write:08 eram:00 shifter:0 mem_offs:12 coef:11
08 12 18  // opcode:00 write:08 eram:00 shifter:0 mem_offs:12 coef:18
08 12 f2  // opcode:00 write:08 eram:00 shifter:0 mem_offs:12 coef:f2
08 12 ff  // opcode:00 write:08 eram:00 shifter:0 mem_offs:12 coef:ff
08 13 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:13 coef:00
08 13 16  // opcode:00 write:08 eram:00 shifter:0 mem_offs:13 coef:16
08 13 7a  // opcode:00 write:08 eram:00 shifter:0 mem_offs:13 coef:7a
08 14 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:14 coef:00
08 14 04  // opcode:00 write:08 eram:00 shifter:0 mem_offs:14 coef:04
08 14 5b  // opcode:00 write:08 eram:00 shifter:0 mem_offs:14 coef:5b
08 15 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:15 coef:00
08 15 ff  // opcode:00 write:08 eram:00 shifter:0 mem_offs:15 coef:ff
08 16 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:16 coef:00
08 16 43  // opcode:00 write:08 eram:00 shifter:0 mem_offs:16 coef:43
08 17 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:17 coef:00
08 17 87  // opcode:00 write:08 eram:00 shifter:0 mem_offs:17 coef:87
08 18 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:18 coef:00
08 18 04  // opcode:00 write:08 eram:00 shifter:0 mem_offs:18 coef:04
08 18 30  // opcode:00 write:08 eram:00 shifter:0 mem_offs:18 coef:30
08 18 41  // opcode:00 write:08 eram:00 shifter:0 mem_offs:18 coef:41
08 18 7f  // opcode:00 write:08 eram:00 shifter:0 mem_offs:18 coef:7f
08 19 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:19 coef:00
08 19 6e  // opcode:00 write:08 eram:00 shifter:0 mem_offs:19 coef:6e
08 19 7f  // opcode:00 write:08 eram:00 shifter:0 mem_offs:19 coef:7f
08 1b 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:1b coef:00
08 1b ff  // opcode:00 write:08 eram:00 shifter:0 mem_offs:1b coef:ff
08 1c 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:1c coef:00
08 1d 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:1d coef:00
08 1e 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:1e coef:00
08 1e 10  // opcode:00 write:08 eram:00 shifter:0 mem_offs:1e coef:10
08 20 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:20 coef:00
08 20 20  // opcode:00 write:08 eram:00 shifter:0 mem_offs:20 coef:20
08 20 47  // opcode:00 write:08 eram:00 shifter:0 mem_offs:20 coef:47
08 20 78  // opcode:00 write:08 eram:00 shifter:0 mem_offs:20 coef:78
08 20 ff  // opcode:00 write:08 eram:00 shifter:0 mem_offs:20 coef:ff
08 21 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:21 coef:00
08 22 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:22 coef:00
08 22 ff  // opcode:00 write:08 eram:00 shifter:0 mem_offs:22 coef:ff
08 23 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:23 coef:00
08 23 02  // opcode:00 write:08 eram:00 shifter:0 mem_offs:23 coef:02
08 23 7a  // opcode:00 write:08 eram:00 shifter:0 mem_offs:23 coef:7a
08 23 ff  // opcode:00 write:08 eram:00 shifter:0 mem_offs:23 coef:ff
08 24 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:24 coef:00
08 24 27  // opcode:00 write:08 eram:00 shifter:0 mem_offs:24 coef:27
08 25 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:25 coef:00
08 26 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:26 coef:00
08 26 43  // opcode:00 write:08 eram:00 shifter:0 mem_offs:26 coef:43
08 27 7f  // opcode:00 write:08 eram:00 shifter:0 mem_offs:27 coef:7f
08 27 87  // opcode:00 write:08 eram:00 shifter:0 mem_offs:27 coef:87
08 28 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:28 coef:00
08 28 7f  // opcode:00 write:08 eram:00 shifter:0 mem_offs:28 coef:7f
08 29 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:29 coef:00
08 2a 07  // opcode:00 write:08 eram:00 shifter:0 mem_offs:2a coef:07
08 2a 0a  // opcode:00 write:08 eram:00 shifter:0 mem_offs:2a coef:0a
08 2b 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:2b coef:00
08 30 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:30 coef:00
08 30 fc  // opcode:00 write:08 eram:00 shifter:0 mem_offs:30 coef:fc
08 30 ff  // opcode:00 write:08 eram:00 shifter:0 mem_offs:30 coef:ff
08 31 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:31 coef:00
08 31 ff  // opcode:00 write:08 eram:00 shifter:0 mem_offs:31 coef:ff
08 32 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:32 coef:00
08 33 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:33 coef:00
08 34 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:34 coef:00
08 35 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:35 coef:00
08 36 f2  // opcode:00 write:08 eram:00 shifter:0 mem_offs:36 coef:f2
08 37 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:37 coef:00
08 38 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:38 coef:00
08 3c 40  // opcode:00 write:08 eram:00 shifter:0 mem_offs:3c coef:40
08 3c ef  // opcode:00 write:08 eram:00 shifter:0 mem_offs:3c coef:ef
08 3f 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:3f coef:00
08 40 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:40 coef:00
08 40 ff  // opcode:00 write:08 eram:00 shifter:0 mem_offs:40 coef:ff
08 42 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:42 coef:00
08 43 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:43 coef:00
08 45 40  // opcode:00 write:08 eram:00 shifter:0 mem_offs:45 coef:40
08 47 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:47 coef:00
08 50 7f  // opcode:00 write:08 eram:00 shifter:0 mem_offs:50 coef:7f
08 53 79  // opcode:00 write:08 eram:00 shifter:0 mem_offs:53 coef:79
08 59 e2  // opcode:00 write:08 eram:00 shifter:0 mem_offs:59 coef:e2
08 5c 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:5c coef:00
08 60 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:60 coef:00
08 62 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:62 coef:00
08 63 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:63 coef:00
08 64 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:64 coef:00
08 64 65  // opcode:00 write:08 eram:00 shifter:0 mem_offs:64 coef:65
08 66 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:66 coef:00
08 6c 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:6c coef:00
08 6d 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:6d coef:00
08 75 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:00
08 75 01  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:01
08 75 02  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:02
08 75 03  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:03
08 75 04  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:04
08 75 05  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:05
08 75 06  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:06
08 75 0c  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:0c
08 75 10  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:10
08 75 19  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:19
08 75 1f  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:1f
08 75 28  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:28
08 75 31  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:31
08 75 40  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:40
08 75 42  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:42
08 75 47  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:47
08 75 4d  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:4d
08 75 55  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:55
08 75 56  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:56
08 75 57  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:57
08 75 61  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:61
08 75 7f  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:7f
08 75 80  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:80
08 75 ff  // opcode:00 write:08 eram:00 shifter:0 mem_offs:75 coef:ff
08 76 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:76 coef:00
08 76 ff  // opcode:00 write:08 eram:00 shifter:0 mem_offs:76 coef:ff
08 77 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:77 coef:00
08 79 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:79 coef:00
08 7a 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:7a coef:00
08 7a 42  // opcode:00 write:08 eram:00 shifter:0 mem_offs:7a coef:42
08 7e 00  // opcode:00 write:08 eram:00 shifter:0 mem_offs:7e coef:00
08 89 20  // opcode:00 write:08 eram:00 shifter:1 mem_offs:09 coef:20
08 8a 20  // opcode:00 write:08 eram:00 shifter:1 mem_offs:0a coef:20
08 8b 20  // opcode:00 write:08 eram:00 shifter:1 mem_offs:0b coef:20
08 8c 20  // opcode:00 write:08 eram:00 shifter:1 mem_offs:0c coef:20
08 8d 20  // opcode:00 write:08 eram:00 shifter:1 mem_offs:0d coef:20
08 8e 20  // opcode:00 write:08 eram:00 shifter:1 mem_offs:0e coef:20
08 8f 20  // opcode:00 write:08 eram:00 shifter:1 mem_offs:0f coef:20
08 90 20  // opcode:00 write:08 eram:00 shifter:1 mem_offs:10 coef:20
08 90 40  // opcode:00 write:08 eram:00 shifter:1 mem_offs:10 coef:40
08 a5 28  // opcode:00 write:08 eram:00 shifter:1 mem_offs:25 coef:28
08 a7 28  // opcode:00 write:08 eram:00 shifter:1 mem_offs:27 coef:28
08 a8 00  // opcode:00 write:08 eram:00 shifter:1 mem_offs:28 coef:00
08 b6 0a  // opcode:00 write:08 eram:00 shifter:1 mem_offs:36 coef:0a
08 d8 2e  // opcode:00 write:08 eram:00 shifter:1 mem_offs:58 coef:2e
08 e0 20  // opcode:00 write:08 eram:00 shifter:1 mem_offs:60 coef:20
08 e1 12  // opcode:00 write:08 eram:00 shifter:1 mem_offs:61 coef:12
08 e1 14  // opcode:00 write:08 eram:00 shifter:1 mem_offs:61 coef:14
08 e1 19  // opcode:00 write:08 eram:00 shifter:1 mem_offs:61 coef:19
08 e1 20  // opcode:00 write:08 eram:00 shifter:1 mem_offs:61 coef:20
08 e2 20  // opcode:00 write:08 eram:00 shifter:1 mem_offs:62 coef:20
08 e4 20  // opcode:00 write:08 eram:00 shifter:1 mem_offs:64 coef:20
08 e5 14  // opcode:00 write:08 eram:00 shifter:1 mem_offs:65 coef:14
08 e5 19  // opcode:00 write:08 eram:00 shifter:1 mem_offs:65 coef:19
08 e5 20  // opcode:00 write:08 eram:00 shifter:1 mem_offs:65 coef:20
08 f5 00  // opcode:00 write:08 eram:00 shifter:1 mem_offs:75 coef:00
08 f5 20  // opcode:00 write:08 eram:00 shifter:1 mem_offs:75 coef:20
08 f5 2d  // opcode:00 write:08 eram:00 shifter:1 mem_offs:75 coef:2d
08 f5 42  // opcode:00 write:08 eram:00 shifter:1 mem_offs:75 coef:42
08 f5 7f  // opcode:00 write:08 eram:00 shifter:1 mem_offs:75 coef:7f
08 f6 00  // opcode:00 write:08 eram:00 shifter:1 mem_offs:76 coef:00
08 f6 20  // opcode:00 write:08 eram:00 shifter:1 mem_offs:76 coef:20
09 09 00  // opcode:00 write:08 eram:01 shifter:0 mem_offs:09 coef:00
0a 07 00  // opcode:00 write:08 eram:02 shifter:0 mem_offs:07 coef:00
0a 25 00  // opcode:00 write:08 eram:02 shifter:0 mem_offs:25 coef:00
0a 35 00  // opcode:00 write:08 eram:02 shifter:0 mem_offs:35 coef:00
0b 0b 00  // opcode:00 write:08 eram:03 shifter:0 mem_offs:0b coef:00
0c 09 20  // opcode:00 write:08 eram:04 shifter:0 mem_offs:09 coef:20
0c 11 00  // opcode:00 write:08 eram:04 shifter:0 mem_offs:11 coef:00
0c 75 7f  // opcode:00 write:08 eram:04 shifter:0 mem_offs:75 coef:7f
0d e1 20  // opcode:00 write:08 eram:05 shifter:1 mem_offs:61 coef:20
0e 0a 20  // opcode:00 write:08 eram:06 shifter:0 mem_offs:0a coef:20
10 05 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:05 coef:00
10 07 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:07 coef:00
10 09 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:09 coef:00
10 0f 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:0f coef:00
10 10 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:10 coef:00
10 10 59  // opcode:00 write:10 eram:00 shifter:0 mem_offs:10 coef:59
10 11 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:11 coef:00
10 12 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:12 coef:00
10 12 59  // opcode:00 write:10 eram:00 shifter:0 mem_offs:12 coef:59
10 13 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:13 coef:00
10 15 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:15 coef:00
10 17 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:17 coef:00
10 18 7f  // opcode:00 write:10 eram:00 shifter:0 mem_offs:18 coef:7f
10 1d 7f  // opcode:00 write:10 eram:00 shifter:0 mem_offs:1d coef:7f
10 27 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:27 coef:00
10 29 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:29 coef:00
10 31 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:31 coef:00
10 33 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:33 coef:00
10 35 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:35 coef:00
10 38 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:38 coef:00
10 41 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:41 coef:00
10 64 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:64 coef:00
10 66 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:66 coef:00
10 75 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:75 coef:00
10 76 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:76 coef:00
10 77 00  // opcode:00 write:10 eram:00 shifter:0 mem_offs:77 coef:00
10 7e 40  // opcode:00 write:10 eram:00 shifter:0 mem_offs:7e coef:40
10 94 20  // opcode:00 write:10 eram:00 shifter:1 mem_offs:14 coef:20
10 95 20  // opcode:00 write:10 eram:00 shifter:1 mem_offs:15 coef:20
10 99 20  // opcode:00 write:10 eram:00 shifter:1 mem_offs:19 coef:20
10 9a 20  // opcode:00 write:10 eram:00 shifter:1 mem_offs:1a coef:20
10 a0 20  // opcode:00 write:10 eram:00 shifter:1 mem_offs:20 coef:20
10 a5 20  // opcode:00 write:10 eram:00 shifter:1 mem_offs:25 coef:20
10 a6 20  // opcode:00 write:10 eram:00 shifter:1 mem_offs:26 coef:20
10 a9 20  // opcode:00 write:10 eram:00 shifter:1 mem_offs:29 coef:20
10 ab 20  // opcode:00 write:10 eram:00 shifter:1 mem_offs:2b coef:20
10 ac 20  // opcode:00 write:10 eram:00 shifter:1 mem_offs:2c coef:20
10 b2 20  // opcode:00 write:10 eram:00 shifter:1 mem_offs:32 coef:20
10 b8 20  // opcode:00 write:10 eram:00 shifter:1 mem_offs:38 coef:20
10 be 20  // opcode:00 write:10 eram:00 shifter:1 mem_offs:3e coef:20
10 db 20  // opcode:00 write:10 eram:00 shifter:1 mem_offs:5b coef:20
10 e4 20  // opcode:00 write:10 eram:00 shifter:1 mem_offs:64 coef:20
10 f5 00  // opcode:00 write:10 eram:00 shifter:1 mem_offs:75 coef:00
18 08 00  // opcode:00 write:18 eram:00 shifter:0 mem_offs:08 coef:00
18 0c 00  // opcode:00 write:18 eram:00 shifter:0 mem_offs:0c coef:00
18 0d 00  // opcode:00 write:18 eram:00 shifter:0 mem_offs:0d coef:00
18 0e 00  // opcode:00 write:18 eram:00 shifter:0 mem_offs:0e coef:00
18 12 00  // opcode:00 write:18 eram:00 shifter:0 mem_offs:12 coef:00
18 13 00  // opcode:00 write:18 eram:00 shifter:0 mem_offs:13 coef:00
18 15 00  // opcode:00 write:18 eram:00 shifter:0 mem_offs:15 coef:00
18 16 00  // opcode:00 write:18 eram:00 shifter:0 mem_offs:16 coef:00
18 17 00  // opcode:00 write:18 eram:00 shifter:0 mem_offs:17 coef:00
18 30 00  // opcode:00 write:18 eram:00 shifter:0 mem_offs:30 coef:00
18 32 00  // opcode:00 write:18 eram:00 shifter:0 mem_offs:32 coef:00
18 75 80  // opcode:00 write:18 eram:00 shifter:0 mem_offs:75 coef:80
18 7a 00  // opcode:00 write:18 eram:00 shifter:0 mem_offs:7a coef:00
18 89 20  // opcode:00 write:18 eram:00 shifter:1 mem_offs:09 coef:20
18 b9 1b  // opcode:00 write:18 eram:00 shifter:1 mem_offs:39 coef:1b
18 ba 20  // opcode:00 write:18 eram:00 shifter:1 mem_offs:3a coef:20
20 01 00  // opcode:20 write:00 eram:00 shifter:0 mem_offs:01 coef:00
20 01 02  // opcode:20 write:00 eram:00 shifter:0 mem_offs:01 coef:02
20 04 00  // opcode:20 write:00 eram:00 shifter:0 mem_offs:04 coef:00
20 04 01  // opcode:20 write:00 eram:00 shifter:0 mem_offs:04 coef:01
20 04 03  // opcode:20 write:00 eram:00 shifter:0 mem_offs:04 coef:03
20 04 04  // opcode:20 write:00 eram:00 shifter:0 mem_offs:04 coef:04
20 04 20  // opcode:20 write:00 eram:00 shifter:0 mem_offs:04 coef:20
20 04 39  // opcode:20 write:00 eram:00 shifter:0 mem_offs:04 coef:39
20 04 3e  // opcode:20 write:00 eram:00 shifter:0 mem_offs:04 coef:3e
20 04 7c  // opcode:20 write:00 eram:00 shifter:0 mem_offs:04 coef:7c
20 04 80  // opcode:20 write:00 eram:00 shifter:0 mem_offs:04 coef:80
20 04 88  // opcode:20 write:00 eram:00 shifter:0 mem_offs:04 coef:88
20 04 99  // opcode:20 write:00 eram:00 shifter:0 mem_offs:04 coef:99
20 04 aa  // opcode:20 write:00 eram:00 shifter:0 mem_offs:04 coef:aa
20 04 bb  // opcode:20 write:00 eram:00 shifter:0 mem_offs:04 coef:bb
20 04 cc  // opcode:20 write:00 eram:00 shifter:0 mem_offs:04 coef:cc
20 04 dd  // opcode:20 write:00 eram:00 shifter:0 mem_offs:04 coef:dd
20 04 ee  // opcode:20 write:00 eram:00 shifter:0 mem_offs:04 coef:ee
20 05 40  // opcode:20 write:00 eram:00 shifter:0 mem_offs:05 coef:40
20 05 80  // opcode:20 write:00 eram:00 shifter:0 mem_offs:05 coef:80
20 09 06  // opcode:20 write:00 eram:00 shifter:0 mem_offs:09 coef:06
20 09 39  // opcode:20 write:00 eram:00 shifter:0 mem_offs:09 coef:39
20 09 80  // opcode:20 write:00 eram:00 shifter:0 mem_offs:09 coef:80
20 0a 00  // opcode:20 write:00 eram:00 shifter:0 mem_offs:0a coef:00
20 0a 28  // opcode:20 write:00 eram:00 shifter:0 mem_offs:0a coef:28
20 0a 85  // opcode:20 write:00 eram:00 shifter:0 mem_offs:0a coef:85
20 0b 5e  // opcode:20 write:00 eram:00 shifter:0 mem_offs:0b coef:5e
20 0b ca  // opcode:20 write:00 eram:00 shifter:0 mem_offs:0b coef:ca
20 0c 85  // opcode:20 write:00 eram:00 shifter:0 mem_offs:0c coef:85
20 0d ca  // opcode:20 write:00 eram:00 shifter:0 mem_offs:0d coef:ca
20 0e 00  // opcode:20 write:00 eram:00 shifter:0 mem_offs:0e coef:00
20 0e 40  // opcode:20 write:00 eram:00 shifter:0 mem_offs:0e coef:40
20 0e 48  // opcode:20 write:00 eram:00 shifter:0 mem_offs:0e coef:48
20 0e 85  // opcode:20 write:00 eram:00 shifter:0 mem_offs:0e coef:85
20 0f 80  // opcode:20 write:00 eram:00 shifter:0 mem_offs:0f coef:80
20 0f ca  // opcode:20 write:00 eram:00 shifter:0 mem_offs:0f coef:ca
20 10 00  // opcode:20 write:00 eram:00 shifter:0 mem_offs:10 coef:00
20 10 19  // opcode:20 write:00 eram:00 shifter:0 mem_offs:10 coef:19
20 10 20  // opcode:20 write:00 eram:00 shifter:0 mem_offs:10 coef:20
20 10 26  // opcode:20 write:00 eram:00 shifter:0 mem_offs:10 coef:26
20 10 65  // opcode:20 write:00 eram:00 shifter:0 mem_offs:10 coef:65
20 10 78  // opcode:20 write:00 eram:00 shifter:0 mem_offs:10 coef:78
20 10 7c  // opcode:20 write:00 eram:00 shifter:0 mem_offs:10 coef:7c
20 10 80  // opcode:20 write:00 eram:00 shifter:0 mem_offs:10 coef:80
20 10 85  // opcode:20 write:00 eram:00 shifter:0 mem_offs:10 coef:85
20 10 99  // opcode:20 write:00 eram:00 shifter:0 mem_offs:10 coef:99
20 11 ca  // opcode:20 write:00 eram:00 shifter:0 mem_offs:11 coef:ca
20 12 00  // opcode:20 write:00 eram:00 shifter:0 mem_offs:12 coef:00
20 12 19  // opcode:20 write:00 eram:00 shifter:0 mem_offs:12 coef:19
20 12 26  // opcode:20 write:00 eram:00 shifter:0 mem_offs:12 coef:26
20 12 2a  // opcode:20 write:00 eram:00 shifter:0 mem_offs:12 coef:2a
20 12 49  // opcode:20 write:00 eram:00 shifter:0 mem_offs:12 coef:49
20 12 65  // opcode:20 write:00 eram:00 shifter:0 mem_offs:12 coef:65
20 13 00  // opcode:20 write:00 eram:00 shifter:0 mem_offs:13 coef:00
20 13 7b  // opcode:20 write:00 eram:00 shifter:0 mem_offs:13 coef:7b
20 13 80  // opcode:20 write:00 eram:00 shifter:0 mem_offs:13 coef:80
20 14 4f  // opcode:20 write:00 eram:00 shifter:0 mem_offs:14 coef:4f
20 14 5e  // opcode:20 write:00 eram:00 shifter:0 mem_offs:14 coef:5e
20 15 00  // opcode:20 write:00 eram:00 shifter:0 mem_offs:15 coef:00
20 15 5e  // opcode:20 write:00 eram:00 shifter:0 mem_offs:15 coef:5e
20 15 80  // opcode:20 write:00 eram:00 shifter:0 mem_offs:15 coef:80
20 15 a5  // opcode:20 write:00 eram:00 shifter:0 mem_offs:15 coef:a5
20 17 47  // opcode:20 write:00 eram:00 shifter:0 mem_offs:17 coef:47
20 18 7f  // opcode:20 write:00 eram:00 shifter:0 mem_offs:18 coef:7f
20 19 00  // opcode:20 write:00 eram:00 shifter:0 mem_offs:19 coef:00
20 19 06  // opcode:20 write:00 eram:00 shifter:0 mem_offs:19 coef:06
20 19 1f  // opcode:20 write:00 eram:00 shifter:0 mem_offs:19 coef:1f
20 1a 69  // opcode:20 write:00 eram:00 shifter:0 mem_offs:1a coef:69
20 1a 7b  // opcode:20 write:00 eram:00 shifter:0 mem_offs:1a coef:7b
20 1b 00  // opcode:20 write:00 eram:00 shifter:0 mem_offs:1b coef:00
20 1b 4a  // opcode:20 write:00 eram:00 shifter:0 mem_offs:1b coef:4a
20 1c 07  // opcode:20 write:00 eram:00 shifter:0 mem_offs:1c coef:07
20 1c 5b  // opcode:20 write:00 eram:00 shifter:0 mem_offs:1c coef:5b
20 1e 00  // opcode:20 write:00 eram:00 shifter:0 mem_offs:1e coef:00
20 21 00  // opcode:20 write:00 eram:00 shifter:0 mem_offs:21 coef:00
20 21 97  // opcode:20 write:00 eram:00 shifter:0 mem_offs:21 coef:97
20 22 49  // opcode:20 write:00 eram:00 shifter:0 mem_offs:22 coef:49
20 25 7f  // opcode:20 write:00 eram:00 shifter:0 mem_offs:25 coef:7f
20 26 7f  // opcode:20 write:00 eram:00 shifter:0 mem_offs:26 coef:7f
20 28 00  // opcode:20 write:00 eram:00 shifter:0 mem_offs:28 coef:00
20 29 06  // opcode:20 write:00 eram:00 shifter:0 mem_offs:29 coef:06
20 2b 07  // opcode:20 write:00 eram:00 shifter:0 mem_offs:2b coef:07
20 2b 7f  // opcode:20 write:00 eram:00 shifter:0 mem_offs:2b coef:7f
20 30 7f  // opcode:20 write:00 eram:00 shifter:0 mem_offs:30 coef:7f
20 33 0a  // opcode:20 write:00 eram:00 shifter:0 mem_offs:33 coef:0a
20 34 50  // opcode:20 write:00 eram:00 shifter:0 mem_offs:34 coef:50
20 35 0a  // opcode:20 write:00 eram:00 shifter:0 mem_offs:35 coef:0a
20 3e 80  // opcode:20 write:00 eram:00 shifter:0 mem_offs:3e coef:80
20 46 40  // opcode:20 write:00 eram:00 shifter:0 mem_offs:46 coef:40
20 4e 80  // opcode:20 write:00 eram:00 shifter:0 mem_offs:4e coef:80
20 51 00  // opcode:20 write:00 eram:00 shifter:0 mem_offs:51 coef:00
20 54 87  // opcode:20 write:00 eram:00 shifter:0 mem_offs:54 coef:87
20 61 85  // opcode:20 write:00 eram:00 shifter:0 mem_offs:61 coef:85
20 61 88  // opcode:20 write:00 eram:00 shifter:0 mem_offs:61 coef:88
20 61 8a  // opcode:20 write:00 eram:00 shifter:0 mem_offs:61 coef:8a
20 62 01  // opcode:20 write:00 eram:00 shifter:0 mem_offs:62 coef:01
20 62 5e  // opcode:20 write:00 eram:00 shifter:0 mem_offs:62 coef:5e
20 62 85  // opcode:20 write:00 eram:00 shifter:0 mem_offs:62 coef:85
20 62 ca  // opcode:20 write:00 eram:00 shifter:0 mem_offs:62 coef:ca
20 62 e5  // opcode:20 write:00 eram:00 shifter:0 mem_offs:62 coef:e5
20 62 f7  // opcode:20 write:00 eram:00 shifter:0 mem_offs:62 coef:f7
20 63 80  // opcode:20 write:00 eram:00 shifter:0 mem_offs:63 coef:80
20 63 ca  // opcode:20 write:00 eram:00 shifter:0 mem_offs:63 coef:ca
20 65 85  // opcode:20 write:00 eram:00 shifter:0 mem_offs:65 coef:85
20 65 88  // opcode:20 write:00 eram:00 shifter:0 mem_offs:65 coef:88
20 65 8a  // opcode:20 write:00 eram:00 shifter:0 mem_offs:65 coef:8a
20 66 ca  // opcode:20 write:00 eram:00 shifter:0 mem_offs:66 coef:ca
20 66 e5  // opcode:20 write:00 eram:00 shifter:0 mem_offs:66 coef:e5
20 66 f7  // opcode:20 write:00 eram:00 shifter:0 mem_offs:66 coef:f7
20 6c 0d  // opcode:20 write:00 eram:00 shifter:0 mem_offs:6c coef:0d
20 75 40  // opcode:20 write:00 eram:00 shifter:0 mem_offs:75 coef:40
20 75 5e  // opcode:20 write:00 eram:00 shifter:0 mem_offs:75 coef:5e
20 75 7f  // opcode:20 write:00 eram:00 shifter:0 mem_offs:75 coef:7f
20 76 00  // opcode:20 write:00 eram:00 shifter:0 mem_offs:76 coef:00
20 76 25  // opcode:20 write:00 eram:00 shifter:0 mem_offs:76 coef:25
20 78 46  // opcode:20 write:00 eram:00 shifter:0 mem_offs:78 coef:46
20 78 4a  // opcode:20 write:00 eram:00 shifter:0 mem_offs:78 coef:4a
20 78 56  // opcode:20 write:00 eram:00 shifter:0 mem_offs:78 coef:56
20 78 57  // opcode:20 write:00 eram:00 shifter:0 mem_offs:78 coef:57
20 78 61  // opcode:20 write:00 eram:00 shifter:0 mem_offs:78 coef:61
20 78 6b  // opcode:20 write:00 eram:00 shifter:0 mem_offs:78 coef:6b
20 78 7f  // opcode:20 write:00 eram:00 shifter:0 mem_offs:78 coef:7f
20 79 46  // opcode:20 write:00 eram:00 shifter:0 mem_offs:79 coef:46
20 79 4a  // opcode:20 write:00 eram:00 shifter:0 mem_offs:79 coef:4a
20 79 56  // opcode:20 write:00 eram:00 shifter:0 mem_offs:79 coef:56
20 79 57  // opcode:20 write:00 eram:00 shifter:0 mem_offs:79 coef:57
20 79 61  // opcode:20 write:00 eram:00 shifter:0 mem_offs:79 coef:61
20 79 6b  // opcode:20 write:00 eram:00 shifter:0 mem_offs:79 coef:6b
20 79 7f  // opcode:20 write:00 eram:00 shifter:0 mem_offs:79 coef:7f
20 7a 1f  // opcode:20 write:00 eram:00 shifter:0 mem_offs:7a coef:1f
20 7c 35  // opcode:20 write:00 eram:00 shifter:0 mem_offs:7c coef:35
20 7e 00  // opcode:20 write:00 eram:00 shifter:0 mem_offs:7e coef:00
20 7e 20  // opcode:20 write:00 eram:00 shifter:0 mem_offs:7e coef:20
20 7e 40  // opcode:20 write:00 eram:00 shifter:0 mem_offs:7e coef:40
20 7e 7f  // opcode:20 write:00 eram:00 shifter:0 mem_offs:7e coef:7f
20 7f 00  // opcode:20 write:00 eram:00 shifter:0 mem_offs:7f coef:00
20 7f 20  // opcode:20 write:00 eram:00 shifter:0 mem_offs:7f coef:20
20 7f 40  // opcode:20 write:00 eram:00 shifter:0 mem_offs:7f coef:40
20 7f 7f  // opcode:20 write:00 eram:00 shifter:0 mem_offs:7f coef:7f
20 81 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:01 coef:20
20 84 00  // opcode:20 write:00 eram:00 shifter:1 mem_offs:04 coef:00
20 84 01  // opcode:20 write:00 eram:00 shifter:1 mem_offs:04 coef:01
20 84 02  // opcode:20 write:00 eram:00 shifter:1 mem_offs:04 coef:02
20 84 03  // opcode:20 write:00 eram:00 shifter:1 mem_offs:04 coef:03
20 84 05  // opcode:20 write:00 eram:00 shifter:1 mem_offs:04 coef:05
20 84 14  // opcode:20 write:00 eram:00 shifter:1 mem_offs:04 coef:14
20 84 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:04 coef:20
20 84 3e  // opcode:20 write:00 eram:00 shifter:1 mem_offs:04 coef:3e
20 84 40  // opcode:20 write:00 eram:00 shifter:1 mem_offs:04 coef:40
20 84 60  // opcode:20 write:00 eram:00 shifter:1 mem_offs:04 coef:60
20 84 c0  // opcode:20 write:00 eram:00 shifter:1 mem_offs:04 coef:c0
20 84 c2  // opcode:20 write:00 eram:00 shifter:1 mem_offs:04 coef:c2
20 84 c4  // opcode:20 write:00 eram:00 shifter:1 mem_offs:04 coef:c4
20 84 c8  // opcode:20 write:00 eram:00 shifter:1 mem_offs:04 coef:c8
20 84 cc  // opcode:20 write:00 eram:00 shifter:1 mem_offs:04 coef:cc
20 84 d1  // opcode:20 write:00 eram:00 shifter:1 mem_offs:04 coef:d1
20 84 d5  // opcode:20 write:00 eram:00 shifter:1 mem_offs:04 coef:d5
20 84 d9  // opcode:20 write:00 eram:00 shifter:1 mem_offs:04 coef:d9
20 84 dd  // opcode:20 write:00 eram:00 shifter:1 mem_offs:04 coef:dd
20 85 80  // opcode:20 write:00 eram:00 shifter:1 mem_offs:05 coef:80
20 86 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:06 coef:20
20 87 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:07 coef:20
20 88 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:08 coef:20
20 89 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:09 coef:20
20 89 80  // opcode:20 write:00 eram:00 shifter:1 mem_offs:09 coef:80
20 8a 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:0a coef:20
20 8b 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:0b coef:20
20 8c 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:0c coef:20
20 8d 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:0d coef:20
20 8e 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:0e coef:20
20 8f 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:0f coef:20
20 90 00  // opcode:20 write:00 eram:00 shifter:1 mem_offs:10 coef:00
20 90 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:10 coef:20
20 91 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:11 coef:20
20 91 40  // opcode:20 write:00 eram:00 shifter:1 mem_offs:11 coef:40
20 92 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:12 coef:20
20 93 18  // opcode:20 write:00 eram:00 shifter:1 mem_offs:13 coef:18
20 93 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:13 coef:20
20 94 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:14 coef:20
20 95 00  // opcode:20 write:00 eram:00 shifter:1 mem_offs:15 coef:00
20 95 09  // opcode:20 write:00 eram:00 shifter:1 mem_offs:15 coef:09
20 95 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:15 coef:20
20 96 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:16 coef:20
20 96 40  // opcode:20 write:00 eram:00 shifter:1 mem_offs:16 coef:40
20 97 0b  // opcode:20 write:00 eram:00 shifter:1 mem_offs:17 coef:0b
20 97 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:17 coef:20
20 97 28  // opcode:20 write:00 eram:00 shifter:1 mem_offs:17 coef:28
20 98 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:18 coef:20
20 99 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:19 coef:20
20 9a 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:1a coef:20
20 9b 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:1b coef:20
20 9c 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:1c coef:20
20 9d 18  // opcode:20 write:00 eram:00 shifter:1 mem_offs:1d coef:18
20 9f 0f  // opcode:20 write:00 eram:00 shifter:1 mem_offs:1f coef:0f
20 9f 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:1f coef:20
20 a0 00  // opcode:20 write:00 eram:00 shifter:1 mem_offs:20 coef:00
20 a0 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:20 coef:20
20 a1 14  // opcode:20 write:00 eram:00 shifter:1 mem_offs:21 coef:14
20 a1 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:21 coef:20
20 a1 30  // opcode:20 write:00 eram:00 shifter:1 mem_offs:21 coef:30
20 a2 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:22 coef:20
20 a3 1e  // opcode:20 write:00 eram:00 shifter:1 mem_offs:23 coef:1e
20 a3 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:23 coef:20
20 a4 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:24 coef:20
20 a4 28  // opcode:20 write:00 eram:00 shifter:1 mem_offs:24 coef:28
20 a5 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:25 coef:20
20 a5 31  // opcode:20 write:00 eram:00 shifter:1 mem_offs:25 coef:31
20 a6 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:26 coef:20
20 a6 28  // opcode:20 write:00 eram:00 shifter:1 mem_offs:26 coef:28
20 a6 31  // opcode:20 write:00 eram:00 shifter:1 mem_offs:26 coef:31
20 a8 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:28 coef:20
20 a9 00  // opcode:20 write:00 eram:00 shifter:1 mem_offs:29 coef:00
20 aa 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:2a coef:20
20 ab 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:2b coef:20
20 ae 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:2e coef:20
20 b0 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:30 coef:20
20 b1 00  // opcode:20 write:00 eram:00 shifter:1 mem_offs:31 coef:00
20 b1 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:31 coef:20
20 b1 7f  // opcode:20 write:00 eram:00 shifter:1 mem_offs:31 coef:7f
20 b2 40  // opcode:20 write:00 eram:00 shifter:1 mem_offs:32 coef:40
20 b3 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:33 coef:20
20 b4 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:34 coef:20
20 b4 40  // opcode:20 write:00 eram:00 shifter:1 mem_offs:34 coef:40
20 b5 0a  // opcode:20 write:00 eram:00 shifter:1 mem_offs:35 coef:0a
20 b7 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:37 coef:20
20 b8 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:38 coef:20
20 ba 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:3a coef:20
20 bb e0  // opcode:20 write:00 eram:00 shifter:1 mem_offs:3b coef:e0
20 bd 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:3d coef:20
20 be 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:3e coef:20
20 c1 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:41 coef:20
20 c3 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:43 coef:20
20 c4 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:44 coef:20
20 c8 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:48 coef:20
20 d2 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:52 coef:20
20 d3 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:53 coef:20
20 d8 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:58 coef:20
20 d9 2e  // opcode:20 write:00 eram:00 shifter:1 mem_offs:59 coef:2e
20 da 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:5a coef:20
20 e0 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:60 coef:20
20 e2 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:62 coef:20
20 e3 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:63 coef:20
20 e4 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:64 coef:20
20 e6 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:66 coef:20
20 ec 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:6c coef:20
20 f5 00  // opcode:20 write:00 eram:00 shifter:1 mem_offs:75 coef:00
20 f5 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:75 coef:20
20 f6 00  // opcode:20 write:00 eram:00 shifter:1 mem_offs:76 coef:00
20 f6 25  // opcode:20 write:00 eram:00 shifter:1 mem_offs:76 coef:25
20 f6 30  // opcode:20 write:00 eram:00 shifter:1 mem_offs:76 coef:30
20 fa 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:7a coef:20
20 fe 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:7e coef:20
20 ff 20  // opcode:20 write:00 eram:00 shifter:1 mem_offs:7f coef:20
21 86 20  // opcode:20 write:00 eram:01 shifter:1 mem_offs:06 coef:20
21 90 20  // opcode:20 write:00 eram:01 shifter:1 mem_offs:10 coef:20
22 63 0d  // opcode:20 write:00 eram:02 shifter:0 mem_offs:63 coef:0d
22 7b 35  // opcode:20 write:00 eram:02 shifter:0 mem_offs:7b coef:35
22 a0 20  // opcode:20 write:00 eram:02 shifter:1 mem_offs:20 coef:20
24 a7 20  // opcode:20 write:00 eram:04 shifter:1 mem_offs:27 coef:20
26 0a 00  // opcode:20 write:00 eram:06 shifter:0 mem_offs:0a coef:00
26 0c 28  // opcode:20 write:00 eram:06 shifter:0 mem_offs:0c coef:28
26 20 7f  // opcode:20 write:00 eram:06 shifter:0 mem_offs:20 coef:7f
26 23 7f  // opcode:20 write:00 eram:06 shifter:0 mem_offs:23 coef:7f
26 7f 7f  // opcode:20 write:00 eram:06 shifter:0 mem_offs:7f coef:7f
26 90 20  // opcode:20 write:00 eram:06 shifter:1 mem_offs:10 coef:20
28 07 7f  // opcode:20 write:08 eram:00 shifter:0 mem_offs:07 coef:7f
28 09 20  // opcode:20 write:08 eram:00 shifter:0 mem_offs:09 coef:20
28 0b 40  // opcode:20 write:08 eram:00 shifter:0 mem_offs:0b coef:40
28 10 19  // opcode:20 write:08 eram:00 shifter:0 mem_offs:10 coef:19
28 12 00  // opcode:20 write:08 eram:00 shifter:0 mem_offs:12 coef:00
28 16 5e  // opcode:20 write:08 eram:00 shifter:0 mem_offs:16 coef:5e
28 16 63  // opcode:20 write:08 eram:00 shifter:0 mem_offs:16 coef:63
28 1a 07  // opcode:20 write:08 eram:00 shifter:0 mem_offs:1a coef:07
28 1b 0e  // opcode:20 write:08 eram:00 shifter:0 mem_offs:1b coef:0e
28 1b 11  // opcode:20 write:08 eram:00 shifter:0 mem_offs:1b coef:11
28 1c 61  // opcode:20 write:08 eram:00 shifter:0 mem_offs:1c coef:61
28 20 7f  // opcode:20 write:08 eram:00 shifter:0 mem_offs:20 coef:7f
28 21 7f  // opcode:20 write:08 eram:00 shifter:0 mem_offs:21 coef:7f
28 22 5f  // opcode:20 write:08 eram:00 shifter:0 mem_offs:22 coef:5f
28 23 7f  // opcode:20 write:08 eram:00 shifter:0 mem_offs:23 coef:7f
28 28 5c  // opcode:20 write:08 eram:00 shifter:0 mem_offs:28 coef:5c
28 2e 60  // opcode:20 write:08 eram:00 shifter:0 mem_offs:2e coef:60
28 34 20  // opcode:20 write:08 eram:00 shifter:0 mem_offs:34 coef:20
28 34 79  // opcode:20 write:08 eram:00 shifter:0 mem_offs:34 coef:79
28 3a 0d  // opcode:20 write:08 eram:00 shifter:0 mem_offs:3a coef:0d
28 3a 68  // opcode:20 write:08 eram:00 shifter:0 mem_offs:3a coef:68
28 3d 0a  // opcode:20 write:08 eram:00 shifter:0 mem_offs:3d coef:0a
28 4f 0d  // opcode:20 write:08 eram:00 shifter:0 mem_offs:4f coef:0d
28 62 5e  // opcode:20 write:08 eram:00 shifter:0 mem_offs:62 coef:5e
28 63 5e  // opcode:20 write:08 eram:00 shifter:0 mem_offs:63 coef:5e
28 75 00  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:00
28 75 01  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:01
28 75 0a  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:0a
28 75 0f  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:0f
28 75 10  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:10
28 75 13  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:13
28 75 1b  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:1b
28 75 1c  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:1c
28 75 20  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:20
28 75 29  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:29
28 75 2f  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:2f
28 75 33  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:33
28 75 35  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:35
28 75 4d  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:4d
28 75 4f  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:4f
28 75 57  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:57
28 75 5e  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:5e
28 75 73  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:73
28 75 7f  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:7f
28 75 80  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:80
28 75 ff  // opcode:20 write:08 eram:00 shifter:0 mem_offs:75 coef:ff
28 76 5e  // opcode:20 write:08 eram:00 shifter:0 mem_offs:76 coef:5e
28 7f 40  // opcode:20 write:08 eram:00 shifter:0 mem_offs:7f coef:40
28 7f ff  // opcode:20 write:08 eram:00 shifter:0 mem_offs:7f coef:ff
28 8a 20  // opcode:20 write:08 eram:00 shifter:1 mem_offs:0a coef:20
28 90 20  // opcode:20 write:08 eram:00 shifter:1 mem_offs:10 coef:20
28 90 27  // opcode:20 write:08 eram:00 shifter:1 mem_offs:10 coef:27
28 91 14  // opcode:20 write:08 eram:00 shifter:1 mem_offs:11 coef:14
28 92 26  // opcode:20 write:08 eram:00 shifter:1 mem_offs:12 coef:26
28 93 30  // opcode:20 write:08 eram:00 shifter:1 mem_offs:13 coef:30
28 93 4c  // opcode:20 write:08 eram:00 shifter:1 mem_offs:13 coef:4c
28 94 40  // opcode:20 write:08 eram:00 shifter:1 mem_offs:14 coef:40
28 95 0b  // opcode:20 write:08 eram:00 shifter:1 mem_offs:15 coef:0b
28 95 7f  // opcode:20 write:08 eram:00 shifter:1 mem_offs:15 coef:7f
28 96 21  // opcode:20 write:08 eram:00 shifter:1 mem_offs:16 coef:21
28 98 50  // opcode:20 write:08 eram:00 shifter:1 mem_offs:18 coef:50
28 9f 14  // opcode:20 write:08 eram:00 shifter:1 mem_offs:1f coef:14
28 a0 20  // opcode:20 write:08 eram:00 shifter:1 mem_offs:20 coef:20
28 a1 14  // opcode:20 write:08 eram:00 shifter:1 mem_offs:21 coef:14
28 a1 20  // opcode:20 write:08 eram:00 shifter:1 mem_offs:21 coef:20
28 a2 26  // opcode:20 write:08 eram:00 shifter:1 mem_offs:22 coef:26
28 a4 20  // opcode:20 write:08 eram:00 shifter:1 mem_offs:24 coef:20
28 a4 40  // opcode:20 write:08 eram:00 shifter:1 mem_offs:24 coef:40
28 a5 24  // opcode:20 write:08 eram:00 shifter:1 mem_offs:25 coef:24
28 a5 70  // opcode:20 write:08 eram:00 shifter:1 mem_offs:25 coef:70
28 a6 21  // opcode:20 write:08 eram:00 shifter:1 mem_offs:26 coef:21
28 d1 20  // opcode:20 write:08 eram:00 shifter:1 mem_offs:51 coef:20
28 d4 20  // opcode:20 write:08 eram:00 shifter:1 mem_offs:54 coef:20
28 e0 20  // opcode:20 write:08 eram:00 shifter:1 mem_offs:60 coef:20
28 e2 20  // opcode:20 write:08 eram:00 shifter:1 mem_offs:62 coef:20
28 e2 5e  // opcode:20 write:08 eram:00 shifter:1 mem_offs:62 coef:5e
28 e4 20  // opcode:20 write:08 eram:00 shifter:1 mem_offs:64 coef:20
28 e6 20  // opcode:20 write:08 eram:00 shifter:1 mem_offs:66 coef:20
28 f5 00  // opcode:20 write:08 eram:00 shifter:1 mem_offs:75 coef:00
28 f5 01  // opcode:20 write:08 eram:00 shifter:1 mem_offs:75 coef:01
28 f5 15  // opcode:20 write:08 eram:00 shifter:1 mem_offs:75 coef:15
28 f5 1d  // opcode:20 write:08 eram:00 shifter:1 mem_offs:75 coef:1d
28 f5 20  // opcode:20 write:08 eram:00 shifter:1 mem_offs:75 coef:20
28 f5 40  // opcode:20 write:08 eram:00 shifter:1 mem_offs:75 coef:40
28 f5 7f  // opcode:20 write:08 eram:00 shifter:1 mem_offs:75 coef:7f
28 f5 80  // opcode:20 write:08 eram:00 shifter:1 mem_offs:75 coef:80
2a 75 40  // opcode:20 write:08 eram:02 shifter:0 mem_offs:75 coef:40
2a 75 ff  // opcode:20 write:08 eram:02 shifter:0 mem_offs:75 coef:ff
2a a0 20  // opcode:20 write:08 eram:02 shifter:1 mem_offs:20 coef:20
2c 24 7f  // opcode:20 write:08 eram:04 shifter:0 mem_offs:24 coef:7f
2c 75 40  // opcode:20 write:08 eram:04 shifter:0 mem_offs:75 coef:40
2c 75 4d  // opcode:20 write:08 eram:04 shifter:0 mem_offs:75 coef:4d
2c 75 7f  // opcode:20 write:08 eram:04 shifter:0 mem_offs:75 coef:7f
2d 75 40  // opcode:20 write:08 eram:05 shifter:0 mem_offs:75 coef:40
2d 75 4d  // opcode:20 write:08 eram:05 shifter:0 mem_offs:75 coef:4d
2e 75 7f  // opcode:20 write:08 eram:06 shifter:0 mem_offs:75 coef:7f
2e 75 ff  // opcode:20 write:08 eram:06 shifter:0 mem_offs:75 coef:ff
2f 75 40  // opcode:20 write:08 eram:07 shifter:0 mem_offs:75 coef:40
2f 75 4d  // opcode:20 write:08 eram:07 shifter:0 mem_offs:75 coef:4d
30 17 2a  // opcode:20 write:10 eram:00 shifter:0 mem_offs:17 coef:2a
30 20 76  // opcode:20 write:10 eram:00 shifter:0 mem_offs:20 coef:76
30 25 15  // opcode:20 write:10 eram:00 shifter:0 mem_offs:25 coef:15
30 45 80  // opcode:20 write:10 eram:00 shifter:0 mem_offs:45 coef:80
30 49 80  // opcode:20 write:10 eram:00 shifter:0 mem_offs:49 coef:80
30 75 32  // opcode:20 write:10 eram:00 shifter:0 mem_offs:75 coef:32
30 90 20  // opcode:20 write:10 eram:00 shifter:1 mem_offs:10 coef:20
30 92 20  // opcode:20 write:10 eram:00 shifter:1 mem_offs:12 coef:20
30 a7 23  // opcode:20 write:10 eram:00 shifter:1 mem_offs:27 coef:23
30 a7 5b  // opcode:20 write:10 eram:00 shifter:1 mem_offs:27 coef:5b
36 75 28  // opcode:20 write:10 eram:06 shifter:0 mem_offs:75 coef:28
38 1b 7f  // opcode:20 write:18 eram:00 shifter:0 mem_offs:1b coef:7f
38 25 20  // opcode:20 write:18 eram:00 shifter:0 mem_offs:25 coef:20
38 75 40  // opcode:20 write:18 eram:00 shifter:0 mem_offs:75 coef:40
38 87 20  // opcode:20 write:18 eram:00 shifter:1 mem_offs:07 coef:20
38 90 20  // opcode:20 write:18 eram:00 shifter:1 mem_offs:10 coef:20
38 94 20  // opcode:20 write:18 eram:00 shifter:1 mem_offs:14 coef:20
38 97 20  // opcode:20 write:18 eram:00 shifter:1 mem_offs:17 coef:20
38 f5 00  // opcode:20 write:18 eram:00 shifter:1 mem_offs:75 coef:00
38 f5 20  // opcode:20 write:18 eram:00 shifter:1 mem_offs:75 coef:20
40 04 00  // opcode:40 write:00 eram:00 shifter:0 mem_offs:04 coef:00
40 04 f3  // opcode:40 write:00 eram:00 shifter:0 mem_offs:04 coef:f3
40 04 fe  // opcode:40 write:00 eram:00 shifter:0 mem_offs:04 coef:fe
40 16 40  // opcode:40 write:00 eram:00 shifter:0 mem_offs:16 coef:40
40 16 80  // opcode:40 write:00 eram:00 shifter:0 mem_offs:16 coef:80
40 19 00  // opcode:40 write:00 eram:00 shifter:0 mem_offs:19 coef:00
40 19 0c  // opcode:40 write:00 eram:00 shifter:0 mem_offs:19 coef:0c
40 19 c3  // opcode:40 write:00 eram:00 shifter:0 mem_offs:19 coef:c3
40 19 c5  // opcode:40 write:00 eram:00 shifter:0 mem_offs:19 coef:c5
40 19 ca  // opcode:40 write:00 eram:00 shifter:0 mem_offs:19 coef:ca
40 19 d3  // opcode:40 write:00 eram:00 shifter:0 mem_offs:19 coef:d3
40 19 d8  // opcode:40 write:00 eram:00 shifter:0 mem_offs:19 coef:d8
40 19 dd  // opcode:40 write:00 eram:00 shifter:0 mem_offs:19 coef:dd
40 19 e8  // opcode:40 write:00 eram:00 shifter:0 mem_offs:19 coef:e8
40 19 e9  // opcode:40 write:00 eram:00 shifter:0 mem_offs:19 coef:e9
40 19 f3  // opcode:40 write:00 eram:00 shifter:0 mem_offs:19 coef:f3
40 19 fe  // opcode:40 write:00 eram:00 shifter:0 mem_offs:19 coef:fe
40 1b 01  // opcode:40 write:00 eram:00 shifter:0 mem_offs:1b coef:01
40 1b 02  // opcode:40 write:00 eram:00 shifter:0 mem_offs:1b coef:02
40 1b 04  // opcode:40 write:00 eram:00 shifter:0 mem_offs:1b coef:04
40 1b 07  // opcode:40 write:00 eram:00 shifter:0 mem_offs:1b coef:07
40 1b 0d  // opcode:40 write:00 eram:00 shifter:0 mem_offs:1b coef:0d
40 1b 14  // opcode:40 write:00 eram:00 shifter:0 mem_offs:1b coef:14
40 1b 1e  // opcode:40 write:00 eram:00 shifter:0 mem_offs:1b coef:1e
40 1b 20  // opcode:40 write:00 eram:00 shifter:0 mem_offs:1b coef:20
40 1b 2c  // opcode:40 write:00 eram:00 shifter:0 mem_offs:1b coef:2c
40 1b 30  // opcode:40 write:00 eram:00 shifter:0 mem_offs:1b coef:30
40 1b 37  // opcode:40 write:00 eram:00 shifter:0 mem_offs:1b coef:37
40 1b 39  // opcode:40 write:00 eram:00 shifter:0 mem_offs:1b coef:39
40 1b 3d  // opcode:40 write:00 eram:00 shifter:0 mem_offs:1b coef:3d
40 1b 46  // opcode:40 write:00 eram:00 shifter:0 mem_offs:1b coef:46
40 1d 4a  // opcode:40 write:00 eram:00 shifter:0 mem_offs:1d coef:4a
40 1e 00  // opcode:40 write:00 eram:00 shifter:0 mem_offs:1e coef:00
40 1e 03  // opcode:40 write:00 eram:00 shifter:0 mem_offs:1e coef:03
40 1e 24  // opcode:40 write:00 eram:00 shifter:0 mem_offs:1e coef:24
40 21 05  // opcode:40 write:00 eram:00 shifter:0 mem_offs:21 coef:05
40 21 1b  // opcode:40 write:00 eram:00 shifter:0 mem_offs:21 coef:1b
40 23 35  // opcode:40 write:00 eram:00 shifter:0 mem_offs:23 coef:35
40 24 07  // opcode:40 write:00 eram:00 shifter:0 mem_offs:24 coef:07
40 24 09  // opcode:40 write:00 eram:00 shifter:0 mem_offs:24 coef:09
40 24 16  // opcode:40 write:00 eram:00 shifter:0 mem_offs:24 coef:16
40 27 09  // opcode:40 write:00 eram:00 shifter:0 mem_offs:27 coef:09
40 27 13  // opcode:40 write:00 eram:00 shifter:0 mem_offs:27 coef:13
40 27 28  // opcode:40 write:00 eram:00 shifter:0 mem_offs:27 coef:28
40 28 00  // opcode:40 write:00 eram:00 shifter:0 mem_offs:28 coef:00
40 28 5f  // opcode:40 write:00 eram:00 shifter:0 mem_offs:28 coef:5f
40 29 07  // opcode:40 write:00 eram:00 shifter:0 mem_offs:29 coef:07
40 2a 0b  // opcode:40 write:00 eram:00 shifter:0 mem_offs:2a coef:0b
40 2a 11  // opcode:40 write:00 eram:00 shifter:0 mem_offs:2a coef:11
40 2a 14  // opcode:40 write:00 eram:00 shifter:0 mem_offs:2a coef:14
40 2a 1d  // opcode:40 write:00 eram:00 shifter:0 mem_offs:2a coef:1d
40 2a 5f  // opcode:40 write:00 eram:00 shifter:0 mem_offs:2a coef:5f
40 2c 0d  // opcode:40 write:00 eram:00 shifter:0 mem_offs:2c coef:0d
40 2c 0f  // opcode:40 write:00 eram:00 shifter:0 mem_offs:2c coef:0f
40 2d 06  // opcode:40 write:00 eram:00 shifter:0 mem_offs:2d coef:06
40 2f 71  // opcode:40 write:00 eram:00 shifter:0 mem_offs:2f coef:71
40 30 05  // opcode:40 write:00 eram:00 shifter:0 mem_offs:30 coef:05
40 30 08  // opcode:40 write:00 eram:00 shifter:0 mem_offs:30 coef:08
40 32 05  // opcode:40 write:00 eram:00 shifter:0 mem_offs:32 coef:05
40 33 05  // opcode:40 write:00 eram:00 shifter:0 mem_offs:33 coef:05
40 33 7f  // opcode:40 write:00 eram:00 shifter:0 mem_offs:33 coef:7f
40 34 04  // opcode:40 write:00 eram:00 shifter:0 mem_offs:34 coef:04
40 3f 40  // opcode:40 write:00 eram:00 shifter:0 mem_offs:3f coef:40
40 46 06  // opcode:40 write:00 eram:00 shifter:0 mem_offs:46 coef:06
40 62 06  // opcode:40 write:00 eram:00 shifter:0 mem_offs:62 coef:06
40 65 85  // opcode:40 write:00 eram:00 shifter:0 mem_offs:65 coef:85
40 66 7a  // opcode:40 write:00 eram:00 shifter:0 mem_offs:66 coef:7a
40 67 35  // opcode:40 write:00 eram:00 shifter:0 mem_offs:67 coef:35
40 7a 55  // opcode:40 write:00 eram:00 shifter:0 mem_offs:7a coef:55
40 7a 7f  // opcode:40 write:00 eram:00 shifter:0 mem_offs:7a coef:7f
40 7e 7f  // opcode:40 write:00 eram:00 shifter:0 mem_offs:7e coef:7f
40 82 66  // opcode:40 write:00 eram:00 shifter:1 mem_offs:02 coef:66
40 84 00  // opcode:40 write:00 eram:00 shifter:1 mem_offs:04 coef:00
40 84 08  // opcode:40 write:00 eram:00 shifter:1 mem_offs:04 coef:08
40 84 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:04 coef:20
40 84 c0  // opcode:40 write:00 eram:00 shifter:1 mem_offs:04 coef:c0
40 84 e0  // opcode:40 write:00 eram:00 shifter:1 mem_offs:04 coef:e0
40 88 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:08 coef:20
40 89 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:09 coef:20
40 8a 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:0a coef:20
40 93 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:13 coef:20
40 95 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:15 coef:20
40 96 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:16 coef:20
40 9a 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:1a coef:20
40 9b 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:1b coef:20
40 a1 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:21 coef:20
40 a6 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:26 coef:20
40 a7 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:27 coef:20
40 aa 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:2a coef:20
40 ac 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:2c coef:20
40 ad 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:2d coef:20
40 b3 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:33 coef:20
40 b8 00  // opcode:40 write:00 eram:00 shifter:1 mem_offs:38 coef:00
40 b9 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:39 coef:20
40 bf 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:3f coef:20
40 c6 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:46 coef:20
40 ca 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:4a coef:20
40 dc 20  // opcode:40 write:00 eram:00 shifter:1 mem_offs:5c coef:20
46 90 20  // opcode:40 write:00 eram:06 shifter:1 mem_offs:10 coef:20
48 2d 07  // opcode:40 write:08 eram:00 shifter:0 mem_offs:2d coef:07
48 75 80  // opcode:40 write:08 eram:00 shifter:0 mem_offs:75 coef:80
50 39 80  // opcode:40 write:10 eram:00 shifter:0 mem_offs:39 coef:80
50 75 56  // opcode:40 write:10 eram:00 shifter:0 mem_offs:75 coef:56
50 75 57  // opcode:40 write:10 eram:00 shifter:0 mem_offs:75 coef:57
50 75 7f  // opcode:40 write:10 eram:00 shifter:0 mem_offs:75 coef:7f
50 75 80  // opcode:40 write:10 eram:00 shifter:0 mem_offs:75 coef:80
50 e5 20  // opcode:40 write:10 eram:00 shifter:1 mem_offs:65 coef:20
50 f5 00  // opcode:40 write:10 eram:00 shifter:1 mem_offs:75 coef:00
56 75 7f  // opcode:40 write:10 eram:06 shifter:0 mem_offs:75 coef:7f
57 75 7f  // opcode:40 write:10 eram:07 shifter:0 mem_offs:75 coef:7f
60 04 00  // opcode:60 write:00 eram:00 shifter:0 mem_offs:04 coef:00
60 04 10  // opcode:60 write:00 eram:00 shifter:0 mem_offs:04 coef:10
60 04 40  // opcode:60 write:00 eram:00 shifter:0 mem_offs:04 coef:40
60 0c 00  // opcode:60 write:00 eram:00 shifter:0 mem_offs:0c coef:00
60 0e 00  // opcode:60 write:00 eram:00 shifter:0 mem_offs:0e coef:00
60 11 2a  // opcode:60 write:00 eram:00 shifter:0 mem_offs:11 coef:2a
60 12 00  // opcode:60 write:00 eram:00 shifter:0 mem_offs:12 coef:00
60 12 80  // opcode:60 write:00 eram:00 shifter:0 mem_offs:12 coef:80
60 13 2a  // opcode:60 write:00 eram:00 shifter:0 mem_offs:13 coef:2a
60 13 fa  // opcode:60 write:00 eram:00 shifter:0 mem_offs:13 coef:fa
60 14 80  // opcode:60 write:00 eram:00 shifter:0 mem_offs:14 coef:80
60 14 e2  // opcode:60 write:00 eram:00 shifter:0 mem_offs:14 coef:e2
60 15 5e  // opcode:60 write:00 eram:00 shifter:0 mem_offs:15 coef:5e
60 15 80  // opcode:60 write:00 eram:00 shifter:0 mem_offs:15 coef:80
60 16 40  // opcode:60 write:00 eram:00 shifter:0 mem_offs:16 coef:40
60 16 5e  // opcode:60 write:00 eram:00 shifter:0 mem_offs:16 coef:5e
60 17 4a  // opcode:60 write:00 eram:00 shifter:0 mem_offs:17 coef:4a
60 18 f0  // opcode:60 write:00 eram:00 shifter:0 mem_offs:18 coef:f0
60 19 f4  // opcode:60 write:00 eram:00 shifter:0 mem_offs:19 coef:f4
60 1f e9  // opcode:60 write:00 eram:00 shifter:0 mem_offs:1f coef:e9
60 24 e2  // opcode:60 write:00 eram:00 shifter:0 mem_offs:24 coef:e2
60 25 e3  // opcode:60 write:00 eram:00 shifter:0 mem_offs:25 coef:e3
60 28 f0  // opcode:60 write:00 eram:00 shifter:0 mem_offs:28 coef:f0
60 2a 00  // opcode:60 write:00 eram:00 shifter:0 mem_offs:2a coef:00
60 2b d3  // opcode:60 write:00 eram:00 shifter:0 mem_offs:2b coef:d3
60 2e 07  // opcode:60 write:00 eram:00 shifter:0 mem_offs:2e coef:07
60 31 7f  // opcode:60 write:00 eram:00 shifter:0 mem_offs:31 coef:7f
60 31 be  // opcode:60 write:00 eram:00 shifter:0 mem_offs:31 coef:be
60 36 28  // opcode:60 write:00 eram:00 shifter:0 mem_offs:36 coef:28
60 36 2b  // opcode:60 write:00 eram:00 shifter:0 mem_offs:36 coef:2b
60 36 3c  // opcode:60 write:00 eram:00 shifter:0 mem_offs:36 coef:3c
60 36 45  // opcode:60 write:00 eram:00 shifter:0 mem_offs:36 coef:45
60 36 4c  // opcode:60 write:00 eram:00 shifter:0 mem_offs:36 coef:4c
60 36 4d  // opcode:60 write:00 eram:00 shifter:0 mem_offs:36 coef:4d
60 36 54  // opcode:60 write:00 eram:00 shifter:0 mem_offs:36 coef:54
60 36 55  // opcode:60 write:00 eram:00 shifter:0 mem_offs:36 coef:55
60 36 59  // opcode:60 write:00 eram:00 shifter:0 mem_offs:36 coef:59
60 36 5a  // opcode:60 write:00 eram:00 shifter:0 mem_offs:36 coef:5a
60 36 5c  // opcode:60 write:00 eram:00 shifter:0 mem_offs:36 coef:5c
60 36 5e  // opcode:60 write:00 eram:00 shifter:0 mem_offs:36 coef:5e
60 36 5f  // opcode:60 write:00 eram:00 shifter:0 mem_offs:36 coef:5f
60 37 b5  // opcode:60 write:00 eram:00 shifter:0 mem_offs:37 coef:b5
60 3d 8d  // opcode:60 write:00 eram:00 shifter:0 mem_offs:3d coef:8d
60 41 0e  // opcode:60 write:00 eram:00 shifter:0 mem_offs:41 coef:0e
60 44 02  // opcode:60 write:00 eram:00 shifter:0 mem_offs:44 coef:02
60 48 61  // opcode:60 write:00 eram:00 shifter:0 mem_offs:48 coef:61
60 5a ea  // opcode:60 write:00 eram:00 shifter:0 mem_offs:5a coef:ea
60 5d 0e  // opcode:60 write:00 eram:00 shifter:0 mem_offs:5d coef:0e
60 62 5e  // opcode:60 write:00 eram:00 shifter:0 mem_offs:62 coef:5e
60 63 5e  // opcode:60 write:00 eram:00 shifter:0 mem_offs:63 coef:5e
60 64 69  // opcode:60 write:00 eram:00 shifter:0 mem_offs:64 coef:69
60 64 6e  // opcode:60 write:00 eram:00 shifter:0 mem_offs:64 coef:6e
60 64 76  // opcode:60 write:00 eram:00 shifter:0 mem_offs:64 coef:76
60 66 ca  // opcode:60 write:00 eram:00 shifter:0 mem_offs:66 coef:ca
60 75 00  // opcode:60 write:00 eram:00 shifter:0 mem_offs:75 coef:00
60 75 40  // opcode:60 write:00 eram:00 shifter:0 mem_offs:75 coef:40
60 75 5e  // opcode:60 write:00 eram:00 shifter:0 mem_offs:75 coef:5e
60 75 7f  // opcode:60 write:00 eram:00 shifter:0 mem_offs:75 coef:7f
60 76 5e  // opcode:60 write:00 eram:00 shifter:0 mem_offs:76 coef:5e
60 7e 00  // opcode:60 write:00 eram:00 shifter:0 mem_offs:7e coef:00
60 7e 7f  // opcode:60 write:00 eram:00 shifter:0 mem_offs:7e coef:7f
60 82 60  // opcode:60 write:00 eram:00 shifter:1 mem_offs:02 coef:60
60 82 f5  // opcode:60 write:00 eram:00 shifter:1 mem_offs:02 coef:f5
60 84 00  // opcode:60 write:00 eram:00 shifter:1 mem_offs:04 coef:00
60 84 14  // opcode:60 write:00 eram:00 shifter:1 mem_offs:04 coef:14
60 84 40  // opcode:60 write:00 eram:00 shifter:1 mem_offs:04 coef:40
60 84 c0  // opcode:60 write:00 eram:00 shifter:1 mem_offs:04 coef:c0
60 86 20  // opcode:60 write:00 eram:00 shifter:1 mem_offs:06 coef:20
60 8a 20  // opcode:60 write:00 eram:00 shifter:1 mem_offs:0a coef:20
60 8b 20  // opcode:60 write:00 eram:00 shifter:1 mem_offs:0b coef:20
60 8c 20  // opcode:60 write:00 eram:00 shifter:1 mem_offs:0c coef:20
60 91 20  // opcode:60 write:00 eram:00 shifter:1 mem_offs:11 coef:20
60 92 00  // opcode:60 write:00 eram:00 shifter:1 mem_offs:12 coef:00
60 94 20  // opcode:60 write:00 eram:00 shifter:1 mem_offs:14 coef:20
60 95 20  // opcode:60 write:00 eram:00 shifter:1 mem_offs:15 coef:20
60 95 88  // opcode:60 write:00 eram:00 shifter:1 mem_offs:15 coef:88
60 96 08  // opcode:60 write:00 eram:00 shifter:1 mem_offs:16 coef:08
60 96 20  // opcode:60 write:00 eram:00 shifter:1 mem_offs:16 coef:20
60 97 20  // opcode:60 write:00 eram:00 shifter:1 mem_offs:17 coef:20
60 9b 20  // opcode:60 write:00 eram:00 shifter:1 mem_offs:1b coef:20
60 b4 20  // opcode:60 write:00 eram:00 shifter:1 mem_offs:34 coef:20
60 ba 20  // opcode:60 write:00 eram:00 shifter:1 mem_offs:3a coef:20
60 c0 20  // opcode:60 write:00 eram:00 shifter:1 mem_offs:40 coef:20
60 c2 20  // opcode:60 write:00 eram:00 shifter:1 mem_offs:42 coef:20
60 e2 5e  // opcode:60 write:00 eram:00 shifter:1 mem_offs:62 coef:5e
60 e4 20  // opcode:60 write:00 eram:00 shifter:1 mem_offs:64 coef:20
60 e4 21  // opcode:60 write:00 eram:00 shifter:1 mem_offs:64 coef:21
60 e4 25  // opcode:60 write:00 eram:00 shifter:1 mem_offs:64 coef:25
60 e4 26  // opcode:60 write:00 eram:00 shifter:1 mem_offs:64 coef:26
60 e4 2a  // opcode:60 write:00 eram:00 shifter:1 mem_offs:64 coef:2a
60 e4 2c  // opcode:60 write:00 eram:00 shifter:1 mem_offs:64 coef:2c
60 e4 2f  // opcode:60 write:00 eram:00 shifter:1 mem_offs:64 coef:2f
60 e4 30  // opcode:60 write:00 eram:00 shifter:1 mem_offs:64 coef:30
60 e4 33  // opcode:60 write:00 eram:00 shifter:1 mem_offs:64 coef:33
60 e4 34  // opcode:60 write:00 eram:00 shifter:1 mem_offs:64 coef:34
60 f5 20  // opcode:60 write:00 eram:00 shifter:1 mem_offs:75 coef:20
60 f6 20  // opcode:60 write:00 eram:00 shifter:1 mem_offs:76 coef:20
64 f6 20  // opcode:60 write:00 eram:04 shifter:1 mem_offs:76 coef:20
66 0c 00  // opcode:60 write:00 eram:06 shifter:0 mem_offs:0c coef:00
66 0e 00  // opcode:60 write:00 eram:06 shifter:0 mem_offs:0e coef:00
68 0c 40  // opcode:60 write:08 eram:00 shifter:0 mem_offs:0c coef:40
68 0c c0  // opcode:60 write:08 eram:00 shifter:0 mem_offs:0c coef:c0
70 0b 3c  // opcode:60 write:10 eram:00 shifter:0 mem_offs:0b coef:3c
70 0d 3c  // opcode:60 write:10 eram:00 shifter:0 mem_offs:0d coef:3c
70 2e 7f  // opcode:60 write:10 eram:00 shifter:0 mem_offs:2e coef:7f
70 75 00  // opcode:60 write:10 eram:00 shifter:0 mem_offs:75 coef:00
70 75 40  // opcode:60 write:10 eram:00 shifter:0 mem_offs:75 coef:40
70 75 7f  // opcode:60 write:10 eram:00 shifter:0 mem_offs:75 coef:7f
70 75 8a  // opcode:60 write:10 eram:00 shifter:0 mem_offs:75 coef:8a
70 75 ff  // opcode:60 write:10 eram:00 shifter:0 mem_offs:75 coef:ff
70 7e ff  // opcode:60 write:10 eram:00 shifter:0 mem_offs:7e coef:ff
70 91 40  // opcode:60 write:10 eram:00 shifter:1 mem_offs:11 coef:40
70 f5 20  // opcode:60 write:10 eram:00 shifter:1 mem_offs:75 coef:20
70 f5 7f  // opcode:60 write:10 eram:00 shifter:1 mem_offs:75 coef:7f
71 75 ff  // opcode:60 write:10 eram:01 shifter:0 mem_offs:75 coef:ff


## Multiplication

80 04 01  // opcode:80 write:00 eram:00 shifter:0 mem_offs:04 coef:01
80 11 01  // opcode:80 write:00 eram:00 shifter:0 mem_offs:11 coef:01
80 82 01  // opcode:80 write:00 eram:00 shifter:1 mem_offs:02 coef:01
80 84 01  // opcode:80 write:00 eram:00 shifter:1 mem_offs:04 coef:01
80 ce 01  // opcode:80 write:00 eram:00 shifter:1 mem_offs:4e coef:01
80 e3 01  // opcode:80 write:00 eram:00 shifter:1 mem_offs:63 coef:01
88 10 01  // opcode:80 write:08 eram:00 shifter:0 mem_offs:10 coef:01
88 11 01  // opcode:80 write:08 eram:00 shifter:0 mem_offs:11 coef:01
88 12 01  // opcode:80 write:08 eram:00 shifter:0 mem_offs:12 coef:01
88 14 01  // opcode:80 write:08 eram:00 shifter:0 mem_offs:14 coef:01
88 16 01  // opcode:80 write:08 eram:00 shifter:0 mem_offs:16 coef:01
88 20 01  // opcode:80 write:08 eram:00 shifter:0 mem_offs:20 coef:01
88 22 01  // opcode:80 write:08 eram:00 shifter:0 mem_offs:22 coef:01
88 24 01  // opcode:80 write:08 eram:00 shifter:0 mem_offs:24 coef:01
88 26 01  // opcode:80 write:08 eram:00 shifter:0 mem_offs:26 coef:01
88 75 01  // opcode:80 write:08 eram:00 shifter:0 mem_offs:75 coef:01
88 f5 01  // opcode:80 write:08 eram:00 shifter:1 mem_offs:75 coef:01
80 11 02  // opcode:80 write:00 eram:00 shifter:0 mem_offs:11 coef:02
80 21 02  // opcode:80 write:00 eram:00 shifter:0 mem_offs:21 coef:02
80 29 02  // opcode:80 write:00 eram:00 shifter:0 mem_offs:29 coef:02
80 93 02  // opcode:80 write:00 eram:00 shifter:1 mem_offs:13 coef:02
80 95 02  // opcode:80 write:00 eram:00 shifter:1 mem_offs:15 coef:02
80 97 02  // opcode:80 write:00 eram:00 shifter:1 mem_offs:17 coef:02
80 99 02  // opcode:80 write:00 eram:00 shifter:1 mem_offs:19 coef:02
80 a3 02  // opcode:80 write:00 eram:00 shifter:1 mem_offs:23 coef:02
80 a5 02  // opcode:80 write:00 eram:00 shifter:1 mem_offs:25 coef:02
80 a7 02  // opcode:80 write:00 eram:00 shifter:1 mem_offs:27 coef:02
80 a9 02  // opcode:80 write:00 eram:00 shifter:1 mem_offs:29 coef:02
88 75 02  // opcode:80 write:08 eram:00 shifter:0 mem_offs:75 coef:02
80 04 05  // opcode:80 write:00 eram:00 shifter:0 mem_offs:04 coef:05
80 14 05  // opcode:80 write:00 eram:00 shifter:0 mem_offs:14 coef:05
80 16 05  // opcode:80 write:00 eram:00 shifter:0 mem_offs:16 coef:05
80 18 05  // opcode:80 write:00 eram:00 shifter:0 mem_offs:18 coef:05
80 1a 05  // opcode:80 write:00 eram:00 shifter:0 mem_offs:1a coef:05
80 24 05  // opcode:80 write:00 eram:00 shifter:0 mem_offs:24 coef:05
80 26 05  // opcode:80 write:00 eram:00 shifter:0 mem_offs:26 coef:05
80 28 05  // opcode:80 write:00 eram:00 shifter:0 mem_offs:28 coef:05
80 2a 05  // opcode:80 write:00 eram:00 shifter:0 mem_offs:2a coef:05
80 37 05  // opcode:80 write:00 eram:00 shifter:0 mem_offs:37 coef:05
80 7a 05  // opcode:80 write:00 eram:00 shifter:0 mem_offs:7a coef:05
84 7a 05  // opcode:80 write:00 eram:04 shifter:0 mem_offs:7a coef:05
80 10 09  // opcode:80 write:00 eram:00 shifter:0 mem_offs:10 coef:09
80 13 09  // opcode:80 write:00 eram:00 shifter:0 mem_offs:13 coef:09
80 15 09  // opcode:80 write:00 eram:00 shifter:0 mem_offs:15 coef:09
80 17 09  // opcode:80 write:00 eram:00 shifter:0 mem_offs:17 coef:09
80 1b 09  // opcode:80 write:00 eram:00 shifter:0 mem_offs:1b coef:09
80 20 09  // opcode:80 write:00 eram:00 shifter:0 mem_offs:20 coef:09
80 28 09  // opcode:80 write:00 eram:00 shifter:0 mem_offs:28 coef:09
80 7a 09  // opcode:80 write:00 eram:00 shifter:0 mem_offs:7a coef:09
80 7b 09  // opcode:80 write:00 eram:00 shifter:0 mem_offs:7b coef:09
80 7f 09  // opcode:80 write:00 eram:00 shifter:0 mem_offs:7f coef:09
80 8e 09  // opcode:80 write:00 eram:00 shifter:1 mem_offs:0e coef:09
80 92 09  // opcode:80 write:00 eram:00 shifter:1 mem_offs:12 coef:09
80 fa 09  // opcode:80 write:00 eram:00 shifter:1 mem_offs:7a coef:09
84 7b 09  // opcode:80 write:00 eram:04 shifter:0 mem_offs:7b coef:09
86 7b 09  // opcode:80 write:00 eram:06 shifter:0 mem_offs:7b coef:09
88 11 09  // opcode:80 write:08 eram:00 shifter:0 mem_offs:11 coef:09
88 20 09  // opcode:80 write:08 eram:00 shifter:0 mem_offs:20 coef:09
88 22 09  // opcode:80 write:08 eram:00 shifter:0 mem_offs:22 coef:09
88 75 09  // opcode:80 write:08 eram:00 shifter:0 mem_offs:75 coef:09
88 8f 09  // opcode:80 write:08 eram:00 shifter:1 mem_offs:0f coef:09
88 93 09  // opcode:80 write:08 eram:00 shifter:1 mem_offs:13 coef:09
88 f5 09  // opcode:80 write:08 eram:00 shifter:1 mem_offs:75 coef:09
90 75 09  // opcode:80 write:10 eram:00 shifter:0 mem_offs:75 coef:09
98 22 09  // opcode:80 write:18 eram:00 shifter:0 mem_offs:22 coef:09
88 75 0a  // opcode:80 write:08 eram:00 shifter:0 mem_offs:75 coef:0a
88 f5 0a  // opcode:80 write:08 eram:00 shifter:1 mem_offs:75 coef:0a
80 37 0d  // opcode:80 write:00 eram:00 shifter:0 mem_offs:37 coef:0d
80 4b 0d  // opcode:80 write:00 eram:00 shifter:0 mem_offs:4b coef:0d
80 50 0d  // opcode:80 write:00 eram:00 shifter:0 mem_offs:50 coef:0d
80 5f 0d  // opcode:80 write:00 eram:00 shifter:0 mem_offs:5f coef:0d
80 91 0e  // opcode:80 write:00 eram:00 shifter:1 mem_offs:11 coef:0e
80 93 0e  // opcode:80 write:00 eram:00 shifter:1 mem_offs:13 coef:0e
80 95 0e  // opcode:80 write:00 eram:00 shifter:1 mem_offs:15 coef:0e
80 97 0e  // opcode:80 write:00 eram:00 shifter:1 mem_offs:17 coef:0e
80 a1 0e  // opcode:80 write:00 eram:00 shifter:1 mem_offs:21 coef:0e
80 a3 0e  // opcode:80 write:00 eram:00 shifter:1 mem_offs:23 coef:0e
80 a5 0e  // opcode:80 write:00 eram:00 shifter:1 mem_offs:25 coef:0e
80 a7 0e  // opcode:80 write:00 eram:00 shifter:1 mem_offs:27 coef:0e
80 13 11  // opcode:80 write:00 eram:00 shifter:0 mem_offs:13 coef:11
80 38 15  // opcode:80 write:00 eram:00 shifter:0 mem_offs:38 coef:15
80 7a 15  // opcode:80 write:00 eram:00 shifter:0 mem_offs:7a coef:15
80 04 19  // opcode:80 write:00 eram:00 shifter:0 mem_offs:04 coef:19
80 7b 19  // opcode:80 write:00 eram:00 shifter:0 mem_offs:7b coef:19
90 75 19  // opcode:80 write:10 eram:00 shifter:0 mem_offs:75 coef:19
80 7e 1a  // opcode:80 write:00 eram:00 shifter:0 mem_offs:7e coef:1a
90 75 1a  // opcode:80 write:10 eram:00 shifter:0 mem_offs:75 coef:1a
90 f5 1a  // opcode:80 write:10 eram:00 shifter:1 mem_offs:75 coef:1a
80 38 1d  // opcode:80 write:00 eram:00 shifter:0 mem_offs:38 coef:1d
80 04 41  // opcode:80 write:00 eram:00 shifter:0 mem_offs:04 coef:41
80 10 41  // opcode:80 write:00 eram:00 shifter:0 mem_offs:10 coef:41
80 11 41  // opcode:80 write:00 eram:00 shifter:0 mem_offs:11 coef:41
80 12 41  // opcode:80 write:00 eram:00 shifter:0 mem_offs:12 coef:41
80 13 41  // opcode:80 write:00 eram:00 shifter:0 mem_offs:13 coef:41
80 14 41  // opcode:80 write:00 eram:00 shifter:0 mem_offs:14 coef:41
80 15 41  // opcode:80 write:00 eram:00 shifter:0 mem_offs:15 coef:41
80 16 41  // opcode:80 write:00 eram:00 shifter:0 mem_offs:16 coef:41
80 17 41  // opcode:80 write:00 eram:00 shifter:0 mem_offs:17 coef:41
80 1b 41  // opcode:80 write:00 eram:00 shifter:0 mem_offs:1b coef:41
80 20 41  // opcode:80 write:00 eram:00 shifter:0 mem_offs:20 coef:41
80 22 41  // opcode:80 write:00 eram:00 shifter:0 mem_offs:22 coef:41
80 24 41  // opcode:80 write:00 eram:00 shifter:0 mem_offs:24 coef:41
80 26 41  // opcode:80 write:00 eram:00 shifter:0 mem_offs:26 coef:41
80 28 41  // opcode:80 write:00 eram:00 shifter:0 mem_offs:28 coef:41
80 75 41  // opcode:80 write:00 eram:00 shifter:0 mem_offs:75 coef:41
80 7a 41  // opcode:80 write:00 eram:00 shifter:0 mem_offs:7a coef:41
80 7f 41  // opcode:80 write:00 eram:00 shifter:0 mem_offs:7f coef:41
80 82 41  // opcode:80 write:00 eram:00 shifter:1 mem_offs:02 coef:41
80 84 41  // opcode:80 write:00 eram:00 shifter:1 mem_offs:04 coef:41
80 8e 41  // opcode:80 write:00 eram:00 shifter:1 mem_offs:0e coef:41
80 8f 41  // opcode:80 write:00 eram:00 shifter:1 mem_offs:0f coef:41
80 92 41  // opcode:80 write:00 eram:00 shifter:1 mem_offs:12 coef:41
80 93 41  // opcode:80 write:00 eram:00 shifter:1 mem_offs:13 coef:41
80 f5 41  // opcode:80 write:00 eram:00 shifter:1 mem_offs:75 coef:41
80 fa 41  // opcode:80 write:00 eram:00 shifter:1 mem_offs:7a coef:41
80 29 42  // opcode:80 write:00 eram:00 shifter:0 mem_offs:29 coef:42
80 75 42  // opcode:80 write:00 eram:00 shifter:0 mem_offs:75 coef:42
80 93 42  // opcode:80 write:00 eram:00 shifter:1 mem_offs:13 coef:42
80 95 42  // opcode:80 write:00 eram:00 shifter:1 mem_offs:15 coef:42
80 97 42  // opcode:80 write:00 eram:00 shifter:1 mem_offs:17 coef:42
80 99 42  // opcode:80 write:00 eram:00 shifter:1 mem_offs:19 coef:42
80 a3 42  // opcode:80 write:00 eram:00 shifter:1 mem_offs:23 coef:42
80 a5 42  // opcode:80 write:00 eram:00 shifter:1 mem_offs:25 coef:42
80 a7 42  // opcode:80 write:00 eram:00 shifter:1 mem_offs:27 coef:42
80 a9 42  // opcode:80 write:00 eram:00 shifter:1 mem_offs:29 coef:42
80 f5 42  // opcode:80 write:00 eram:00 shifter:1 mem_offs:75 coef:42
80 04 45  // opcode:80 write:00 eram:00 shifter:0 mem_offs:04 coef:45
80 14 45  // opcode:80 write:00 eram:00 shifter:0 mem_offs:14 coef:45
80 16 45  // opcode:80 write:00 eram:00 shifter:0 mem_offs:16 coef:45
80 18 45  // opcode:80 write:00 eram:00 shifter:0 mem_offs:18 coef:45
80 1a 45  // opcode:80 write:00 eram:00 shifter:0 mem_offs:1a coef:45
80 24 45  // opcode:80 write:00 eram:00 shifter:0 mem_offs:24 coef:45
80 26 45  // opcode:80 write:00 eram:00 shifter:0 mem_offs:26 coef:45
80 28 45  // opcode:80 write:00 eram:00 shifter:0 mem_offs:28 coef:45
80 2a 45  // opcode:80 write:00 eram:00 shifter:0 mem_offs:2a coef:45
80 37 45  // opcode:80 write:00 eram:00 shifter:0 mem_offs:37 coef:45
80 4b 45  // opcode:80 write:00 eram:00 shifter:0 mem_offs:4b coef:45
80 50 45  // opcode:80 write:00 eram:00 shifter:0 mem_offs:50 coef:45
80 5f 45  // opcode:80 write:00 eram:00 shifter:0 mem_offs:5f coef:45
80 91 46  // opcode:80 write:00 eram:00 shifter:1 mem_offs:11 coef:46
80 93 46  // opcode:80 write:00 eram:00 shifter:1 mem_offs:13 coef:46
80 95 46  // opcode:80 write:00 eram:00 shifter:1 mem_offs:15 coef:46
80 97 46  // opcode:80 write:00 eram:00 shifter:1 mem_offs:17 coef:46
80 a1 46  // opcode:80 write:00 eram:00 shifter:1 mem_offs:21 coef:46
80 a3 46  // opcode:80 write:00 eram:00 shifter:1 mem_offs:23 coef:46
80 a5 46  // opcode:80 write:00 eram:00 shifter:1 mem_offs:25 coef:46
80 a7 46  // opcode:80 write:00 eram:00 shifter:1 mem_offs:27 coef:46
80 04 51  // opcode:80 write:00 eram:00 shifter:0 mem_offs:04 coef:51
80 75 52  // opcode:80 write:00 eram:00 shifter:0 mem_offs:75 coef:52
80 7e 52  // opcode:80 write:00 eram:00 shifter:0 mem_offs:7e coef:52
80 f5 52  // opcode:80 write:00 eram:00 shifter:1 mem_offs:75 coef:52
80 38 55  // opcode:80 write:00 eram:00 shifter:0 mem_offs:38 coef:55


## Absolute val ??

a0 09 80  // opcode:a0 write:00 eram:00 shifter:0 mem_offs:09 coef:80
a0 0e 40  // opcode:a0 write:00 eram:00 shifter:0 mem_offs:0e coef:40
a0 13 80  // opcode:a0 write:00 eram:00 shifter:0 mem_offs:13 coef:80
a0 17 80  // opcode:a0 write:00 eram:00 shifter:0 mem_offs:17 coef:80
a0 18 40  // opcode:a0 write:00 eram:00 shifter:0 mem_offs:18 coef:40
a0 19 80  // opcode:a0 write:00 eram:00 shifter:0 mem_offs:19 coef:80
a0 1b 7f  // opcode:a0 write:00 eram:00 shifter:0 mem_offs:1b coef:7f
a0 25 40  // opcode:a0 write:00 eram:00 shifter:0 mem_offs:25 coef:40
a8 4b 7f  // opcode:a0 write:08 eram:00 shifter:0 mem_offs:4b coef:7f
a8 50 7f  // opcode:a0 write:08 eram:00 shifter:0 mem_offs:50 coef:7f
a8 5f 7f  // opcode:a0 write:08 eram:00 shifter:0 mem_offs:5f coef:7f
a8 75 7f  // opcode:a0 write:08 eram:00 shifter:0 mem_offs:75 coef:7f
a8 75 80  // opcode:a0 write:08 eram:00 shifter:0 mem_offs:75 coef:80
a8 76 7f  // opcode:a0 write:08 eram:00 shifter:0 mem_offs:76 coef:7f
b8 05 80  // opcode:a0 write:18 eram:00 shifter:0 mem_offs:05 coef:80
b8 07 80  // opcode:a0 write:18 eram:00 shifter:0 mem_offs:07 coef:80
b8 10 80  // opcode:a0 write:18 eram:00 shifter:0 mem_offs:10 coef:80
b8 12 40  // opcode:a0 write:18 eram:00 shifter:0 mem_offs:12 coef:40
b8 12 80  // opcode:a0 write:18 eram:00 shifter:0 mem_offs:12 coef:80
b8 15 80  // opcode:a0 write:18 eram:00 shifter:0 mem_offs:15 coef:80
b8 1a 80  // opcode:a0 write:18 eram:00 shifter:0 mem_offs:1a coef:80
b8 52 80  // opcode:a0 write:18 eram:00 shifter:0 mem_offs:52 coef:80
b8 75 57  // opcode:a0 write:18 eram:00 shifter:0 mem_offs:75 coef:57
b8 75 80  // opcode:a0 write:18 eram:00 shifter:0 mem_offs:75 coef:80


## Special reg ?


c0 50 00  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:00
c0 50 02  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:02
c0 50 03  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:03
c0 50 04  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:04
c0 50 05  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:05
c0 50 08  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:08
c0 50 0c  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:0c
c0 50 10  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:10
c0 50 16  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:16
c0 50 1c  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:1c
c0 50 1f  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:1f
c0 50 20  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:20
c0 50 29  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:29
c0 50 2a  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:2a
c0 50 33  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:33
c0 50 34  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:34
c0 50 37  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:37
c0 50 3c  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:3c
c0 50 3d  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:3d
c0 50 40  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:40
c0 50 43  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:43
c0 50 4a  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:4a
c0 50 4d  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:4d
c0 50 66  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:66
c0 50 6e  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:6e
c0 50 70  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:70
c0 50 7a  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:7a
c0 50 7f  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:7f
c0 50 80  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:80
c0 50 81  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:81
c0 50 83  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:83
c0 50 85  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:85
c0 50 86  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:86
c0 50 88  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:88
c0 50 8d  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:8d
c0 50 90  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:90
c0 50 97  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:97
c0 50 9a  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:9a
c0 50 a0  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:a0
c0 50 a2  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:a2
c0 50 a6  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:a6
c0 50 aa  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:aa
c0 50 ae  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:ae
c0 50 b3  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:b3
c0 50 bc  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:bc
c0 50 bd  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:bd
c0 50 be  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:be
c0 50 c0  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:c0
c0 50 c3  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:c3
c0 50 c4  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:c4
c0 50 c7  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:c7
c0 50 c8  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:c8
c0 50 cc  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:cc
c0 50 ce  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:ce
c0 50 d9  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:d9
c0 50 de  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:de
c0 50 ec  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:ec
c0 50 ee  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:ee
c0 50 f0  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:f0
c0 50 f8  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:f8
c0 50 f9  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:f9
c0 50 fc  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:fc
c0 50 ff  // opcode:c0 write:00 eram:00 shifter:0 mem_offs:50 coef:ff
c0 d0 00  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:00
c0 d0 09  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:09
c0 d0 0e  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:0e
c0 d0 12  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:12
c0 d0 20  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:20
c0 d0 23  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:23
c0 d0 24  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:24
c0 d0 2a  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:2a
c0 d0 2b  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:2b
c0 d0 2c  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:2c
c0 d0 33  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:33
c0 d0 3a  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:3a
c0 d0 3e  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:3e
c0 d0 41  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:41
c0 d0 42  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:42
c0 d0 44  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:44
c0 d0 4c  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:4c
c0 d0 52  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:52
c0 d0 55  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:55
c0 d0 56  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:56
c0 d0 58  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:58
c0 d0 60  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:60
c0 d0 61  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:61
c0 d0 64  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:64
c0 d0 66  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:66
c0 d0 68  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:68
c0 d0 6c  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:6c
c0 d0 70  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:70
c0 d0 74  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:74
c0 d0 76  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:76
c0 d0 78  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:78
c0 d0 7a  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:7a
c0 d0 7e  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:7e
c0 d0 80  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:80
c0 d0 88  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:88
c0 d0 8c  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:8c
c0 d0 90  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:90
c0 d0 92  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:92
c0 d0 9a  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:9a
c0 d0 a0  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:a0
c0 d0 a8  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:a8
c0 d0 aa  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:aa
c0 d0 af  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:af
c0 d0 b3  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:b3
c0 d0 b5  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:b5
c0 d0 c2  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:c2
c0 d0 cc  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:cc
c0 d0 d6  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:d6
c0 d0 de  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:de
c0 d0 e7  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:e7
c0 d0 ec  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:ec
c0 d0 f9  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:f9
c0 d0 fa  // opcode:c0 write:00 eram:00 shifter:1 mem_offs:50 coef:fa
c2 50 00  // opcode:c0 write:00 eram:02 shifter:0 mem_offs:50 coef:00
c2 50 7a  // opcode:c0 write:00 eram:02 shifter:0 mem_offs:50 coef:7a
c2 50 80  // opcode:c0 write:00 eram:02 shifter:0 mem_offs:50 coef:80
c2 50 c0  // opcode:c0 write:00 eram:02 shifter:0 mem_offs:50 coef:c0
c4 50 00  // opcode:c0 write:00 eram:04 shifter:0 mem_offs:50 coef:00
c4 50 7f  // opcode:c0 write:00 eram:04 shifter:0 mem_offs:50 coef:7f
c6 50 3d  // opcode:c0 write:00 eram:06 shifter:0 mem_offs:50 coef:3d
c6 50 c0  // opcode:c0 write:00 eram:06 shifter:0 mem_offs:50 coef:c0
c6 50 ff  // opcode:c0 write:00 eram:06 shifter:0 mem_offs:50 coef:ff
c6 d0 00  // opcode:c0 write:00 eram:06 shifter:1 mem_offs:50 coef:00
c6 d0 f3  // opcode:c0 write:00 eram:06 shifter:1 mem_offs:50 coef:f3
c7 50 80  // opcode:c0 write:00 eram:07 shifter:0 mem_offs:50 coef:80
e0 50 00  // opcode:e0 write:00 eram:00 shifter:0 mem_offs:50 coef:00
e0 50 34  // opcode:e0 write:00 eram:00 shifter:0 mem_offs:50 coef:34
e0 50 7a  // opcode:e0 write:00 eram:00 shifter:0 mem_offs:50 coef:7a
e0 50 7b  // opcode:e0 write:00 eram:00 shifter:0 mem_offs:50 coef:7b
e0 50 7d  // opcode:e0 write:00 eram:00 shifter:0 mem_offs:50 coef:7d
e0 50 7f  // opcode:e0 write:00 eram:00 shifter:0 mem_offs:50 coef:7f
e0 50 80  // opcode:e0 write:00 eram:00 shifter:0 mem_offs:50 coef:80
e0 50 81  // opcode:e0 write:00 eram:00 shifter:0 mem_offs:50 coef:81
e0 50 83  // opcode:e0 write:00 eram:00 shifter:0 mem_offs:50 coef:83
e0 50 86  // opcode:e0 write:00 eram:00 shifter:0 mem_offs:50 coef:86
e0 50 b9  // opcode:e0 write:00 eram:00 shifter:0 mem_offs:50 coef:b9
e0 50 c0  // opcode:e0 write:00 eram:00 shifter:0 mem_offs:50 coef:c0
e0 50 f8  // opcode:e0 write:00 eram:00 shifter:0 mem_offs:50 coef:f8
e0 50 ff  // opcode:e0 write:00 eram:00 shifter:0 mem_offs:50 coef:ff
e0 d0 00  // opcode:e0 write:00 eram:00 shifter:1 mem_offs:50 coef:00
e0 d0 5a  // opcode:e0 write:00 eram:00 shifter:1 mem_offs:50 coef:5a


c8 50 00  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:50 coef:00
c9 50 00  // opcode:c0 write:08 eram:01 shifter:0 mem_offs:50 coef:00
ca 50 00  // opcode:c0 write:08 eram:02 shifter:0 mem_offs:50 coef:00
cb 50 00  // opcode:c0 write:08 eram:03 shifter:0 mem_offs:50 coef:00
cc 50 00  // opcode:c0 write:08 eram:04 shifter:0 mem_offs:50 coef:00
ce 50 00  // opcode:c0 write:08 eram:06 shifter:0 mem_offs:50 coef:00
cf 50 00  // opcode:c0 write:08 eram:07 shifter:0 mem_offs:50 coef:00
d0 50 00  // opcode:c0 write:10 eram:00 shifter:0 mem_offs:50 coef:00
d8 53 00  // opcode:c0 write:18 eram:00 shifter:0 mem_offs:53 coef:00
c8 54 00  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:54 coef:00
d0 54 00  // opcode:c0 write:10 eram:00 shifter:0 mem_offs:54 coef:00
d8 54 00  // opcode:c0 write:18 eram:00 shifter:0 mem_offs:54 coef:00
c8 55 00  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:55 coef:00
d0 55 00  // opcode:c0 write:10 eram:00 shifter:0 mem_offs:55 coef:00
c8 58 00  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:58 coef:00
c8 5a 00  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:5a coef:00
c8 5a 40  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:5a coef:40
c8 5a 7f  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:5a coef:7f
c8 5a c0  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:5a coef:c0
c8 da 20  // opcode:c0 write:08 eram:00 shifter:1 mem_offs:5a coef:20
c9 5a b3  // opcode:c0 write:08 eram:01 shifter:0 mem_offs:5a coef:b3
c9 5a c0  // opcode:c0 write:08 eram:01 shifter:0 mem_offs:5a coef:c0
ca 5a 40  // opcode:c0 write:08 eram:02 shifter:0 mem_offs:5a coef:40
ca 5a c0  // opcode:c0 write:08 eram:02 shifter:0 mem_offs:5a coef:c0
ca da 20  // opcode:c0 write:08 eram:02 shifter:1 mem_offs:5a coef:20
e8 5a 00  // opcode:e0 write:08 eram:00 shifter:0 mem_offs:5a coef:00
e8 5a 40  // opcode:e0 write:08 eram:00 shifter:0 mem_offs:5a coef:40
e8 da 20  // opcode:e0 write:08 eram:00 shifter:1 mem_offs:5a coef:20
c8 5b 7f  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:5b coef:7f
c9 5b 00  // opcode:c0 write:08 eram:01 shifter:0 mem_offs:5b coef:00
c9 5b 7f  // opcode:c0 write:08 eram:01 shifter:0 mem_offs:5b coef:7f
c8 5c 00  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:5c coef:00
c8 5d fe  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:5d coef:fe
ca 5d fe  // opcode:c0 write:08 eram:02 shifter:0 mem_offs:5d coef:fe
c8 6d 4b  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6d coef:4b
c8 6d 66  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6d coef:66
c8 6d 73  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6d coef:73
c8 6d 96  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6d coef:96
c8 6d d5  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6d coef:d5
c8 6d d8  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6d coef:d8
c8 6d db  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6d coef:db
c8 6d e9  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6d coef:e9
c8 6e 4d  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6e coef:4d
c8 6e 52  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6e coef:52
c8 6e 5a  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6e coef:5a
c8 6e 5b  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6e coef:5b
c8 6e 5c  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6e coef:5c
c8 6e 5e  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6e coef:5e
c8 6e 61  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6e coef:61
c8 6e 65  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6e coef:65
c8 6e 6b  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6e coef:6b
c8 6e 7f  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6e coef:7f
c8 6e 89  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6e coef:89
c8 6e a1  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6e coef:a1
c8 6e d5  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6e coef:d5
d0 6e 70  // opcode:c0 write:10 eram:00 shifter:0 mem_offs:6e coef:70
d0 6e 7b  // opcode:c0 write:10 eram:00 shifter:0 mem_offs:6e coef:7b
c8 6f 5b  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6f coef:5b
c8 6f 5f  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6f coef:5f
c8 6f 61  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6f coef:61
c8 6f 62  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6f coef:62
c8 6f 64  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6f coef:64
c8 6f 6f  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6f coef:6f
c8 6f 80  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6f coef:80
c8 6f 83  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6f coef:83
c8 6f 99  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6f coef:99
c8 6f d8  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6f coef:d8
c8 6f fe  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:6f coef:fe
c8 7a 00  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:7a coef:00
c8 7a 7f  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:7a coef:7f
c8 7a b3  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:7a coef:b3
c8 7a c0  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:7a coef:c0
c8 fa 20  // opcode:c0 write:08 eram:00 shifter:1 mem_offs:7a coef:20
ca 7a 40  // opcode:c0 write:08 eram:02 shifter:0 mem_offs:7a coef:40
ca 7a 7f  // opcode:c0 write:08 eram:02 shifter:0 mem_offs:7a coef:7f
ca fa 20  // opcode:c0 write:08 eram:02 shifter:1 mem_offs:7a coef:20
ea 7a 7f  // opcode:e0 write:08 eram:02 shifter:0 mem_offs:7a coef:7f
ec 7a 7f  // opcode:e0 write:08 eram:04 shifter:0 mem_offs:7a coef:7f
c8 7b 00  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:7b coef:00
ca 7b 00  // opcode:c0 write:08 eram:02 shifter:0 mem_offs:7b coef:00
c8 7e 7f  // opcode:c0 write:08 eram:00 shifter:0 mem_offs:7e coef:7f
