// Seed: 2757589574
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  initial
  fork : SymbolIdentifier
  join : SymbolIdentifier
endmodule
module module_1 #(
    parameter id_11 = 32'd80,
    parameter id_19 = 32'd56,
    parameter id_30 = 32'd73,
    parameter id_31 = 32'd62,
    parameter id_33 = 32'd70,
    parameter id_4  = 32'd96,
    parameter id_9  = 32'd81
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    _id_30,
    _id_31,
    id_32,
    _id_33
);
  inout wire _id_33;
  inout wire id_32;
  inout wire _id_31;
  output wire _id_30;
  output wire id_29;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_32
  );
  output wire id_28;
  output wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire _id_19;
  input wire id_18;
  output wire id_17;
  output logic [7:0] id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire _id_11;
  inout wire id_10;
  inout wire _id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [id_9 : 1] id_34;
  generate
    if ((1)) begin : LABEL_0
      assign id_20 = id_24;
      assign id_16[id_11] = 1 * -1'b0;
    end
  endgenerate
  wire [(  -1  ) : 1  ^  id_31] id_35, id_36;
  logic [1 : id_19] id_37[id_33  -  id_30 : (  id_4  )];
endmodule
