clk 1 std_logic bool
rst 1 std_logic sc_logic
data_in_rsc_s_tdone 1 std_logic sc_logic
data_in_rsc_tr_write_done 1 std_logic sc_logic
data_in_rsc_RREADY 1 std_logic sc_logic
data_in_rsc_RVALID 1 std_logic sc_logic
data_in_rsc_RUSER 1 std_logic sc_logic
data_in_rsc_RLAST 1 std_logic sc_logic
data_in_rsc_RRESP 2 std_logic_vector sc_lv
data_in_rsc_RDATA 16 std_logic_vector sc_lv
data_in_rsc_RID 1 std_logic sc_logic
data_in_rsc_ARREADY 1 std_logic sc_logic
data_in_rsc_ARVALID 1 std_logic sc_logic
data_in_rsc_ARUSER 1 std_logic sc_logic
data_in_rsc_ARREGION 4 std_logic_vector sc_lv
data_in_rsc_ARQOS 4 std_logic_vector sc_lv
data_in_rsc_ARPROT 3 std_logic_vector sc_lv
data_in_rsc_ARCACHE 4 std_logic_vector sc_lv
data_in_rsc_ARLOCK 1 std_logic sc_logic
data_in_rsc_ARBURST 2 std_logic_vector sc_lv
data_in_rsc_ARSIZE 3 std_logic_vector sc_lv
data_in_rsc_ARLEN 8 std_logic_vector sc_lv
data_in_rsc_ARADDR 13 std_logic_vector sc_lv
data_in_rsc_ARID 1 std_logic sc_logic
data_in_rsc_BREADY 1 std_logic sc_logic
data_in_rsc_BVALID 1 std_logic sc_logic
data_in_rsc_BUSER 1 std_logic sc_logic
data_in_rsc_BRESP 2 std_logic_vector sc_lv
data_in_rsc_BID 1 std_logic sc_logic
data_in_rsc_WREADY 1 std_logic sc_logic
data_in_rsc_WVALID 1 std_logic sc_logic
data_in_rsc_WUSER 1 std_logic sc_logic
data_in_rsc_WLAST 1 std_logic sc_logic
data_in_rsc_WSTRB 2 std_logic_vector sc_lv
data_in_rsc_WDATA 16 std_logic_vector sc_lv
data_in_rsc_AWREADY 1 std_logic sc_logic
data_in_rsc_AWVALID 1 std_logic sc_logic
data_in_rsc_AWUSER 1 std_logic sc_logic
data_in_rsc_AWREGION 4 std_logic_vector sc_lv
data_in_rsc_AWQOS 4 std_logic_vector sc_lv
data_in_rsc_AWPROT 3 std_logic_vector sc_lv
data_in_rsc_AWCACHE 4 std_logic_vector sc_lv
data_in_rsc_AWLOCK 1 std_logic sc_logic
data_in_rsc_AWBURST 2 std_logic_vector sc_lv
data_in_rsc_AWSIZE 3 std_logic_vector sc_lv
data_in_rsc_AWLEN 8 std_logic_vector sc_lv
data_in_rsc_AWADDR 13 std_logic_vector sc_lv
data_in_rsc_AWID 1 std_logic sc_logic
data_in_rsc_req_vz 1 std_logic sc_logic
data_in_rsc_rls_lz 1 std_logic sc_logic
hist_out_rsc_s_tdone 1 std_logic sc_logic
hist_out_rsc_tr_write_done 1 std_logic sc_logic
hist_out_rsc_RREADY 1 std_logic sc_logic
hist_out_rsc_RVALID 1 std_logic sc_logic
hist_out_rsc_RUSER 1 std_logic sc_logic
hist_out_rsc_RLAST 1 std_logic sc_logic
hist_out_rsc_RRESP 2 std_logic_vector sc_lv
hist_out_rsc_RDATA 8 std_logic_vector sc_lv
hist_out_rsc_RID 1 std_logic sc_logic
hist_out_rsc_ARREADY 1 std_logic sc_logic
hist_out_rsc_ARVALID 1 std_logic sc_logic
hist_out_rsc_ARUSER 1 std_logic sc_logic
hist_out_rsc_ARREGION 4 std_logic_vector sc_lv
hist_out_rsc_ARQOS 4 std_logic_vector sc_lv
hist_out_rsc_ARPROT 3 std_logic_vector sc_lv
hist_out_rsc_ARCACHE 4 std_logic_vector sc_lv
hist_out_rsc_ARLOCK 1 std_logic sc_logic
hist_out_rsc_ARBURST 2 std_logic_vector sc_lv
hist_out_rsc_ARSIZE 3 std_logic_vector sc_lv
hist_out_rsc_ARLEN 8 std_logic_vector sc_lv
hist_out_rsc_ARADDR 12 std_logic_vector sc_lv
hist_out_rsc_ARID 1 std_logic sc_logic
hist_out_rsc_BREADY 1 std_logic sc_logic
hist_out_rsc_BVALID 1 std_logic sc_logic
hist_out_rsc_BUSER 1 std_logic sc_logic
hist_out_rsc_BRESP 2 std_logic_vector sc_lv
hist_out_rsc_BID 1 std_logic sc_logic
hist_out_rsc_WREADY 1 std_logic sc_logic
hist_out_rsc_WVALID 1 std_logic sc_logic
hist_out_rsc_WUSER 1 std_logic sc_logic
hist_out_rsc_WLAST 1 std_logic sc_logic
hist_out_rsc_WSTRB 1 std_logic sc_logic
hist_out_rsc_WDATA 8 std_logic_vector sc_lv
hist_out_rsc_AWREADY 1 std_logic sc_logic
hist_out_rsc_AWVALID 1 std_logic sc_logic
hist_out_rsc_AWUSER 1 std_logic sc_logic
hist_out_rsc_AWREGION 4 std_logic_vector sc_lv
hist_out_rsc_AWQOS 4 std_logic_vector sc_lv
hist_out_rsc_AWPROT 3 std_logic_vector sc_lv
hist_out_rsc_AWCACHE 4 std_logic_vector sc_lv
hist_out_rsc_AWLOCK 1 std_logic sc_logic
hist_out_rsc_AWBURST 2 std_logic_vector sc_lv
hist_out_rsc_AWSIZE 3 std_logic_vector sc_lv
hist_out_rsc_AWLEN 8 std_logic_vector sc_lv
hist_out_rsc_AWADDR 12 std_logic_vector sc_lv
hist_out_rsc_AWID 1 std_logic sc_logic
hist_out_rsc_req_vz 1 std_logic sc_logic
hist_out_rsc_rls_lz 1 std_logic sc_logic
