#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Aug 28 10:24:41 2023
# Process ID: 2096
# Current directory: O:/ENGS 31/Final_project/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11784 O:\ENGS 31\Final_project\Vivado\Final_project.xpr
# Log file: O:/ENGS 31/Final_project/Vivado/vivado.log
# Journal file: O:/ENGS 31/Final_project/Vivado\vivado.jou
# Running On: mecha-10, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 4, Host memory: 16953 MB
#-----------------------------------------------------------
start_gui
WARNING: [Common 17-2002] xilinx_board_store is available in tool installation area but store's item catalog metadata file is not mapped correctly for 2021.2 release.
open_project {O:/ENGS 31/Final_project/Vivado/Final_project.xpr}
WARNING: [Board 49-26] cannot add Board Part alpha-data.com:admpa100_2ms:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/AlphaData/admpa100_2ms/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part alpha-data.com:admpa101_2ms:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/AlphaData/admpa101_2ms/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultra96v1:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultra96v1/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultra96v2:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultra96v2/1.1/board.xml as part xczu3eg-sbva484-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultra96v2:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultra96v2/1.2/board.xml as part xczu3eg-sbva484-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultrazed_7ev_cc:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultrazed_7ev_cc/1.5/board.xml as part xczu7ev-fbvb900-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultrazed_eg_iocc_production:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultrazed_3eg_iocc/1.2/board.xml as part xczu3eg-sfva625-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultrazed_eg_pciecc_production:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultrazed_3eg_pciecc/1.3/board.xml as part xczu3eg-sfva625-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/zub1cg/1.0/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/arty-s7-25/1.1/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/arty-s7-50/1.1/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g30m-c4ev-4e002g-e008g-lia:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g30m-c4ev-4e002g-e008g-lia/1.0/board.xml as part xczu4ev-fbvb900-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g30m-c7ev-4e004g-e008g-lea:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g30m-c7ev-4e004g-e008g-lea/1.0/board.xml as part xczu7ev-fbvb900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g35m-11eg-4e004g-e008g-lia:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g35m-11eg-4e004g-e008g-lia/1.0/board.xml as part xczu11eg-ffvc1760-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g35m-17eg-4e004g-e008g-lia:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g35m-17eg-4e004g-e008g-lia/1.0/board.xml as part xczu17eg-ffvc1760-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g35m-19eg-4e004g-e008g-lia:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g35m-19eg-4e004g-e008g-lia/1.0/board.xml as part xczu19eg-ffvc1760-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-2cg1-4e002g-e008g-bee:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-2cg1-4e002g-e008g-bee/1.0/board.xml as part xczu2cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-3eg1-4e002g-e008g-bee:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-3eg1-4e002g-e008g-bee/1.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-4ev1-4e002g-e008g-bee:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-4ev1-4e002g-e008g-bee/1.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-5ev1-4e002g-e008g-bed:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-5ev1-4e002g-e008g-bed/1.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-5ev1-4e002g-e008g-bee:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-5ev1-4e002g-e008g-bee/1.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:brk1900-7cg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/BRK1900-7CG/1.0/board.xml as part xczu7cg-ffvc1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:brk1900-7eg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/BRK1900-7EG/1.0/board.xml as part xczu7eg-ffvc1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:brk1900-7ev:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/BRK1900-7EV/1.0/board.xml as part xczu7ev-ffvc1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7305-s50:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7305-S50/1.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7350-k160t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7350-K160T/1.0/board.xml as part xc7k160tffg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7350-k410t-3e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7350-K410T-3E/1.0/board.xml as part xc7k410tffg676-3 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7350-k410t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7350-K410T/1.0/board.xml as part xc7k410tffg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7350-k70t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7350-K70T/1.0/board.xml as part xc7k70tfbg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7360-k160t-3e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7360-K160T-3E/1.0/board.xml as part xc7k160tffg676-3 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7360-k160t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7360-K160T/1.0/board.xml as part xc7k160tffg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7360-k410t-3e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7360-K410T-3E/1.0/board.xml as part xc7k410tffg676-3 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7360-k410t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7360-K410T/1.0/board.xml as part xc7k410tffg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8310-au25p:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8310-AU25P/1.0/board.xml as part xcau25p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8320-au25p:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8320-AU25P/1.2/board.xml as part xcau25p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8350-ku060-3e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8350-KU060-3E/1.0/board.xml as part xcku060-ffva1517-3-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8350-ku060:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8350-KU060/1.0/board.xml as part xcku060-ffva1517-1-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8350-ku115:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8350-KU115/1.0/board.xml as part xcku115-flva1517-1-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:am0010_3eg_1i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/AM0010_3EG_1I/1.0/board.xml as part xczu3eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:am0010_4ev_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/AM0010_4EV_1E/1.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_070_2c:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_70_2C/1.0/board.xml as part xc7k70tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_070_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_70_2I/1.0/board.xml as part xc7k70tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_160_2c:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_160_2C/1.0/board.xml as part xc7k160tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_160_2c:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_160_2C/2.0/board.xml as part xc7k160tffg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_160_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_160_2I/1.0/board.xml as part xc7k160tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_160_3e:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_160_3E/2.0/board.xml as part xc7k160tffg676-3 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_325_2c:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_325_2C/1.0/board.xml as part xc7k325tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_325_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_325_2I/1.0/board.xml as part xc7k325tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_410_2c:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_410_2C/1.0/board.xml as part xc7k410tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_410_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_410_2I/1.0/board.xml as part xc7k410tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0802_2cg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0802_2CG_1E/1.0/board.xml as part xczu2cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0802_2cg_1e:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0802_2CG_1E/2.0/board.xml as part xczu2cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2cg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_2CG_1E/1.0/board.xml as part xczu2cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2cg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_2CG_1E/2.0/board.xml as part xczu2cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2eg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_2EG_1E/1.0/board.xml as part xczu2eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2eg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_2EG_1E/2.0/board.xml as part xczu2eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3CG_1E/1.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e:part0:5.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3CG_1E/5.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3CG_1E/2.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e_tebf0808:part0:6.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3CG_1E/6.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/1.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/3.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e:part0:5.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/5.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/2.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/4.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e_tebf0808:part0:6.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/6.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1i:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1I/3.0/board.xml as part xczu3eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1i_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1I/4.0/board.xml as part xczu3eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1li:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1LI/3.0/board.xml as part xczu3eg-sfvc784-1l-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1li_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1LI/4.0/board.xml as part xczu3eg-sfvc784-1l-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4cg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4CG_1E/1.0/board.xml as part xczu4cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4cg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4CG_1E/2.0/board.xml as part xczu4cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1E/1.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1E/3.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1E/2.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1E/4.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1I/3.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i:part0:5.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1I/5.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1I/4.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i_tebf0808:part0:6.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1I/6.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2E/1.0/board.xml as part xczu4eg-sfvc784-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2e:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2E/3.0/board.xml as part xczu4eg-sfvc784-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2E/2.0/board.xml as part xczu4eg-sfvc784-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2e_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2E/4.0/board.xml as part xczu4eg-sfvc784-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2I/1.0/board.xml as part xczu4eg-sfvc784-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2i:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2I/3.0/board.xml as part xczu4eg-sfvc784-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2i_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2I/2.0/board.xml as part xczu4eg-sfvc784-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2i_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2I/4.0/board.xml as part xczu4eg-sfvc784-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1E/1.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1E/3.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1E/2.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1E/4.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1i:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1I/3.0/board.xml as part xczu4ev-sfvc784-1-i specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'O:/ENGS 31/Final_project/Vivado/Final_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 1494.395 ; gain = 258.625
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FinalProject_Shell_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_Shell_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_Shell_tb} -tclbatch {FinalProject_Shell_tb.tcl} -view {{O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}
source FinalProject_Shell_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_Shell_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1555.703 ; gain = 23.242
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FinalProject_Shell_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1559.668 ; gain = 3.965
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1563.523 ; gain = 2.621
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1564.238 ; gain = 0.715
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1564.238 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1569.777 ; gain = 0.676
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1570.012 ; gain = 0.234
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1570.055 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1572.336 ; gain = 1.387
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1573.023 ; gain = 0.598
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1574.215 ; gain = 1.191
save_wave_config {O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1578.375 ; gain = 1.328
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1578.375 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1581.992 ; gain = 0.871
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1582.145 ; gain = 0.152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2025.484 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2025.484 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2025.484 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2025.484 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2025.484 ; gain = 0.000
set_property top button_interface_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'button_interface_tb'
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/FinalProject_Shell_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'button_interface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj button_interface_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/button_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot button_interface_tb_behav xil_defaultlib.button_interface_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot button_interface_tb_behav xil_defaultlib.button_interface_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'take_sample_port' has no actual or default value [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:17]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit button_interface_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2025.484 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
save_wave_config {O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'button_interface_tb'
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/FinalProject_Shell_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'button_interface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj button_interface_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/button_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot button_interface_tb_behav xil_defaultlib.button_interface_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot button_interface_tb_behav xil_defaultlib.button_interface_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'take_sample_port' has no actual or default value [O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:17]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit button_interface_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2025.484 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'button_interface_tb'
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/FinalProject_Shell_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'button_interface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj button_interface_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/button_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot button_interface_tb_behav xil_defaultlib.button_interface_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot button_interface_tb_behav xil_defaultlib.button_interface_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture testbench of entity xil_defaultlib.button_interface_tb
Built simulation snapshot button_interface_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "button_interface_tb_behav -key {Behavioral:sim_1:Functional:button_interface_tb} -tclbatch {button_interface_tb.tcl} -view {{O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}
WARNING: Simulation object /FinalProject_Shell_tb/clk_port was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/start_sig was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/button1_button_mp was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/button2_button_mp was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/button3_button_mp was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/button4_button_mp was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/button5_button_mp was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/led1 was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/led2 was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/led3 was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/led4 was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/led5 was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/seg_port was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/dut/datapath/highscore was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/dut/datapath/current_score was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/dut/datapath/button_input_port was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/dut/controller/button_output_port was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/dut/led_display/light_3_bits was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/dut/datapath/button_light_sig was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/dut/controller/current_state was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/dut/button1_monopulse/current_state was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/dut/button5_monopulse/current_state was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/dut/button5_monopulse/timeout_counter was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/dut/button5_monopulse/timeout was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/dut/led_display/mod_value was not found in the design.
WARNING: Simulation object /FinalProject_Shell_tb/dut/led_lfsr/light_output was not found in the design.
source button_interface_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'button_interface_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2025.484 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'button_interface_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: The process cannot access the file because it is being used by another process: "O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/simulate.log"
save_wave_config {O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'button_interface_tb'
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/FinalProject_Shell_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'button_interface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj button_interface_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/button_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot button_interface_tb_behav xil_defaultlib.button_interface_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot button_interface_tb_behav xil_defaultlib.button_interface_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture testbench of entity xil_defaultlib.button_interface_tb
Built simulation snapshot button_interface_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "button_interface_tb_behav -key {Behavioral:sim_1:Functional:button_interface_tb} -tclbatch {button_interface_tb.tcl} -view {{O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}
source button_interface_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'button_interface_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2025.484 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'button_interface_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: The process cannot access the file because it is being used by another process: "O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'button_interface_tb'
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/FinalProject_Shell_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'button_interface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj button_interface_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/button_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot button_interface_tb_behav xil_defaultlib.button_interface_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot button_interface_tb_behav xil_defaultlib.button_interface_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture testbench of entity xil_defaultlib.button_interface_tb
Built simulation snapshot button_interface_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "button_interface_tb_behav -key {Behavioral:sim_1:Functional:button_interface_tb} -tclbatch {button_interface_tb.tcl} -view {{O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}
source button_interface_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'button_interface_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2025.484 ; gain = 0.000
set_property top FinalProject_Shell_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/button_interface_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/FinalProject_Shell_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/xelab.pb
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FinalProject_Shell_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_Shell_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_Shell_tb} -tclbatch {FinalProject_Shell_tb.tcl} -view {{O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}
WARNING: Simulation object /button_interface_tb/clk was not found in the design.
WARNING: Simulation object /button_interface_tb/button was not found in the design.
WARNING: Simulation object /button_interface_tb/debounced was not found in the design.
WARNING: Simulation object /button_interface_tb/monopulsed was not found in the design.
WARNING: Simulation object /button_interface_tb/take_sample was not found in the design.
WARNING: Simulation object /button_interface_tb/uut/current_state was not found in the design.
source FinalProject_Shell_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_Shell_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2025.484 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: The process cannot access the file because it is being used by another process: "O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/simulate.log"
save_wave_config {O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/button_interface_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/FinalProject_Shell_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/xelab.pb
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FinalProject_Shell_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_Shell_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_Shell_tb} -tclbatch {FinalProject_Shell_tb.tcl} -view {{O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}
source FinalProject_Shell_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_Shell_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2025.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/button_interface_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/FinalProject_Shell_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/xelab.pb
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FinalProject_Shell_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_Shell_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_Shell_tb} -tclbatch {FinalProject_Shell_tb.tcl} -view {{O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}
source FinalProject_Shell_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_Shell_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2025.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/button_interface_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/FinalProject_Shell_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/xelab.pb
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FinalProject_Shell_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProject_Shell_tb_behav -key {Behavioral:sim_1:Functional:FinalProject_Shell_tb} -tclbatch {FinalProject_Shell_tb.tcl} -view {{O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {O:/ENGS 31/Final_project/Vivado/FinalProject_Shell_tb_behav.wcfg}
source FinalProject_Shell_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProject_Shell_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2025.484 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: The process cannot access the file because it is being used by another process: "O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim/simulate.log"
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2025.484 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2025.484 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2025.484 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2025.484 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2025.484 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2025.484 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2025.484 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2025.484 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2025.484 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2025.484 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/ENGS 31/Final_project/Vivado/Final_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Mon Aug 28 11:55:17 2023] Launched synth_1...
Run output will be captured here: O:/ENGS 31/Final_project/Vivado/Final_project.runs/synth_1/runme.log
[Mon Aug 28 11:55:17 2023] Launched impl_1...
Run output will be captured here: O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/ENGS 31/Final_project/Vivado/Final_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Mon Aug 28 11:57:11 2023] Launched synth_1...
Run output will be captured here: O:/ENGS 31/Final_project/Vivado/Final_project.runs/synth_1/runme.log
[Mon Aug 28 11:57:11 2023] Launched impl_1...
Run output will be captured here: O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2025.484 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636028A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3512.328 ; gain = 1486.844
set_property PROGRAM.FILE {O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/FinalProject_shell.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/ENGS 31/Final_project/Vivado/Final_project.runs/impl_1/FinalProject_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183636028A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636028A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xvhdl --relax -prj FinalProject_Shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tick_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS 31/Final_project/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalProject_Shell_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProject_Shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/ENGS 31/Final_project/Vivado/Final_project.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FinalProject_Shell_tb_behav xil_defaultlib.FinalProject_Shell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.system_clock_generation [\system_clock_generation(clock_d...]
Compiling architecture behavioral_architecture of entity xil_defaultlib.tick_generator [\tick_generator(frequency_divide...]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_controller [finalproject_controller_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_datapath [finalproject_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_LFSR [finalproject_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.FinalProject_Display [finalproject_display_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.FinalProject_shell [finalproject_shell_default]
Compiling architecture testbench of entity xil_defaultlib.finalproject_shell_tb
Built simulation snapshot FinalProject_Shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
