Running: D:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/workspace/FinishedProjects/MulticycleCPU/CPU_test_isim_beh.exe -prj F:/workspace/FinishedProjects/MulticycleCPU/CPU_test_beh.prj work.CPU_test work.glbl 
ISim P.49d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/workspace/FinishedProjects/MulticycleCPU/ALU.v" into library work
Analyzing Verilog file "F:/workspace/FinishedProjects/MulticycleCPU/Registers.v" into library work
Analyzing Verilog file "F:/workspace/FinishedProjects/MulticycleCPU/PC.v" into library work
Analyzing Verilog file "F:/workspace/FinishedProjects/MulticycleCPU/Mux5.v" into library work
Analyzing Verilog file "F:/workspace/FinishedProjects/MulticycleCPU/Mux32_4to1.v" into library work
Analyzing Verilog file "F:/workspace/FinishedProjects/MulticycleCPU/Mux32_2to1.v" into library work
Analyzing Verilog file "F:/workspace/FinishedProjects/MulticycleCPU/IR.v" into library work
Analyzing Verilog file "F:/workspace/FinishedProjects/MulticycleCPU/InstructionMemory.v" into library work
Analyzing Verilog file "F:/workspace/FinishedProjects/MulticycleCPU/Extend.v" into library work
Analyzing Verilog file "F:/workspace/FinishedProjects/MulticycleCPU/DataReg.v" into library work
Analyzing Verilog file "F:/workspace/FinishedProjects/MulticycleCPU/DataMemory.v" into library work
Analyzing Verilog file "F:/workspace/FinishedProjects/MulticycleCPU/ControlUnit.v" into library work
Analyzing Verilog file "F:/workspace/FinishedProjects/MulticycleCPU/ADD.v" into library work
Analyzing Verilog file "F:/workspace/FinishedProjects/MulticycleCPU/CPU.v" into library work
Analyzing Verilog file "F:/workspace/FinishedProjects/MulticycleCPU/CPU_test.v" into library work
Analyzing Verilog file "D:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "F:/workspace/FinishedProjects/MulticycleCPU/CPU_test.v" Line 113: Size mismatch in connection of port <InstructionIn>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 120136 KB
Fuse CPU Usage: 935 ms
Compiling module ControlUnit
Compiling module PC
Compiling module InstructionMemory
Compiling module ALU
Compiling module ADD
Compiling module IR
Compiling module Registers
Compiling module Extend
Compiling module DataMemory
Compiling module DataReg
Compiling module Mux32_2to1
Compiling module Mux32_4to1
Compiling module Mux5_4to1
Compiling module CPU
Compiling module CPU_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable F:/workspace/FinishedProjects/MulticycleCPU/CPU_test_isim_beh.exe
Fuse Memory Usage: 126776 KB
Fuse CPU Usage: 1543 ms
