Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\sebas\Documents\GitHub\TP2-E5\osscilator.qsys --block-symbol-file --output-directory=C:\Users\sebas\Documents\GitHub\TP2-E5\osscilator --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading TP2-E5/osscilator.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 23.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\sebas\Documents\GitHub\TP2-E5\osscilator.qsys --synthesis=VERILOG --output-directory=C:\Users\sebas\Documents\GitHub\TP2-E5\osscilator\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading TP2-E5/osscilator.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 23.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: osscilator: Generating osscilator "osscilator" for QUARTUS_SYNTH
Info: int_osc_0: Generating top-level entity altera_int_osc.
Info: int_osc_0: "osscilator" instantiated altera_int_osc "int_osc_0"
Info: osscilator: Done "osscilator" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
