// Seed: 2019617304
module module_0;
  string id_1;
  assign id_2 = 1 - "";
  assign id_1 = id_1;
  wire id_3;
  wire id_4;
  assign module_2.type_2 = 0;
  assign id_1 = "";
  wire id_5;
endmodule
module module_1;
  wire id_1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0,
    output tri0 id_1,
    output tri0 id_2,
    output wire id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri id_6,
    input uwire id_7,
    output tri0 id_8,
    input wor id_9,
    output tri0 id_10,
    input uwire id_11,
    output tri1 void id_12,
    input supply0 id_13,
    output wire id_14,
    input wand id_15,
    output supply0 id_16,
    input wand id_17,
    input supply0 id_18,
    output tri1 id_19,
    output tri id_20,
    input wor id_21,
    output tri1 id_22,
    output supply1 id_23,
    output tri1 id_24
);
  module_0 modCall_1 ();
  always @(1) id_3 = id_11;
  assign id_10 = -1'd0;
endmodule
