

================================================================
== Vitis HLS Report for 'maxpool'
================================================================
* Date:           Thu Dec 11 00:00:01 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ecg_cnn
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.193 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2871|     2871|  28.710 us|  28.710 us|  2857|  2857|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POOL_F_POOL_X  |     2869|     2869|        15|          1|          1|  2856|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.35>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../ecg_cnn.cpp:56]   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%f = alloca i32 1" [../ecg_cnn.cpp:55]   --->   Operation 19 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.61ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 34 [1/1] (1.61ns)   --->   "%store_ln55 = store i4 0, i4 %f" [../ecg_cnn.cpp:55]   --->   Operation 34 'store' 'store_ln55' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 35 [1/1] (1.61ns)   --->   "%store_ln56 = store i9 0, i9 %i" [../ecg_cnn.cpp:56]   --->   Operation 35 'store' 'store_ln56' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln55 = br void %VITIS_LOOP_59_1" [../ecg_cnn.cpp:55]   --->   Operation 36 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [../ecg_cnn.cpp:55]   --->   Operation 37 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln55 = icmp_eq  i12 %indvar_flatten_load, i12 2856" [../ecg_cnn.cpp:55]   --->   Operation 38 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%add_ln55_1 = add i12 %indvar_flatten_load, i12 1" [../ecg_cnn.cpp:55]   --->   Operation 39 'add' 'add_ln55_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %for.inc23, void %for.end25" [../ecg_cnn.cpp:55]   --->   Operation 40 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln55 = store i12 %add_ln55_1, i12 %indvar_flatten" [../ecg_cnn.cpp:55]   --->   Operation 41 'store' 'store_ln55' <Predicate = (!icmp_ln55)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.93>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [../ecg_cnn.cpp:56]   --->   Operation 42 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.11ns)   --->   "%icmp_ln56 = icmp_eq  i9 %i_load, i9 357" [../ecg_cnn.cpp:56]   --->   Operation 43 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.08ns)   --->   "%select_ln55 = select i1 %icmp_ln56, i9 0, i9 %i_load" [../ecg_cnn.cpp:55]   --->   Operation 44 'select' 'select_ln55' <Predicate = true> <Delay = 1.08> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [13/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 45 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.11ns)   --->   "%add_ln56 = add i9 %select_ln55, i9 1" [../ecg_cnn.cpp:56]   --->   Operation 46 'add' 'add_ln56' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.61ns)   --->   "%store_ln56 = store i9 %add_ln56, i9 %i" [../ecg_cnn.cpp:56]   --->   Operation 47 'store' 'store_ln56' <Predicate = true> <Delay = 1.61>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 48 [12/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 48 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.56>
ST_4 : Operation 49 [11/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 49 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.56>
ST_5 : Operation 50 [10/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 50 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.56>
ST_6 : Operation 51 [9/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 51 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.56>
ST_7 : Operation 52 [8/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 52 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.56>
ST_8 : Operation 53 [7/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 53 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.56>
ST_9 : Operation 54 [6/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 54 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.56>
ST_10 : Operation 55 [5/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 55 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.56>
ST_11 : Operation 56 [4/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 56 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.56>
ST_12 : Operation 57 [3/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 57 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.02>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%f_load = load i4 %f" [../ecg_cnn.cpp:55]   --->   Operation 58 'load' 'f_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [1/1] (1.77ns)   --->   "%add_ln55 = add i4 %f_load, i4 1" [../ecg_cnn.cpp:55]   --->   Operation 59 'add' 'add_ln55' <Predicate = (icmp_ln56)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 60 [1/1] (0.99ns)   --->   "%select_ln55_1 = select i1 %icmp_ln56, i4 %add_ln55, i4 %f_load" [../ecg_cnn.cpp:55]   --->   Operation 60 'select' 'select_ln55_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i4 %select_ln55_1" [../ecg_cnn.cpp:55]   --->   Operation 61 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln55_1, i32 1, i32 2" [../ecg_cnn.cpp:55]   --->   Operation 62 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i9 %select_ln55" [../ecg_cnn.cpp:56]   --->   Operation 63 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (5.62ns)   --->   "%mul_ln56 = mul i19 %zext_ln56, i19 820" [../ecg_cnn.cpp:56]   --->   Operation 64 'mul' 'mul_ln56' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_cast = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %mul_ln56, i32 12, i32 18" [../ecg_cnn.cpp:64]   --->   Operation 65 'partselect' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [2/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 66 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i1.i2, i9 %select_ln55, i1 0, i2 %lshr_ln" [../ecg_cnn.cpp:58]   --->   Operation 67 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i12 %tmp_2" [../ecg_cnn.cpp:58]   --->   Operation 68 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i11 %input_0, i64 0, i64 %zext_ln58" [../ecg_cnn.cpp:58]   --->   Operation 69 'getelementptr' 'input_0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i11 %input_1, i64 0, i64 %zext_ln58" [../ecg_cnn.cpp:58]   --->   Operation 70 'getelementptr' 'input_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [2/2] (3.25ns)   --->   "%input_0_load = load i12 %input_0_addr" [../ecg_cnn.cpp:58]   --->   Operation 71 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_13 : Operation 72 [2/2] (3.25ns)   --->   "%input_1_load = load i12 %input_1_addr" [../ecg_cnn.cpp:58]   --->   Operation 72 'load' 'input_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i1.i2, i9 %select_ln55, i1 1, i2 %lshr_ln" [../ecg_cnn.cpp:61]   --->   Operation 73 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i12 %tmp_3" [../ecg_cnn.cpp:61]   --->   Operation 74 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr i11 %input_0, i64 0, i64 %zext_ln61" [../ecg_cnn.cpp:61]   --->   Operation 75 'getelementptr' 'input_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%input_1_addr_1 = getelementptr i11 %input_1, i64 0, i64 %zext_ln61" [../ecg_cnn.cpp:61]   --->   Operation 76 'getelementptr' 'input_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [2/2] (3.25ns)   --->   "%input_0_load_1 = load i12 %input_0_addr_1" [../ecg_cnn.cpp:61]   --->   Operation 77 'load' 'input_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_13 : Operation 78 [2/2] (3.25ns)   --->   "%input_1_load_1 = load i12 %input_1_addr_1" [../ecg_cnn.cpp:61]   --->   Operation 78 'load' 'input_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %trunc_ln55, void %arrayidx1923.case.0, void %arrayidx1923.case.1" [../ecg_cnn.cpp:64]   --->   Operation 79 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923.exit" [../ecg_cnn.cpp:64]   --->   Operation 80 'br' 'br_ln64' <Predicate = (!trunc_ln55)> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923.exit" [../ecg_cnn.cpp:64]   --->   Operation 81 'br' 'br_ln64' <Predicate = (trunc_ln55)> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (1.61ns)   --->   "%store_ln55 = store i4 %select_ln55_1, i4 %f" [../ecg_cnn.cpp:55]   --->   Operation 82 'store' 'store_ln55' <Predicate = true> <Delay = 1.61>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln56 = br void %VITIS_LOOP_59_1" [../ecg_cnn.cpp:56]   --->   Operation 83 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.19>
ST_14 : Operation 84 [1/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 84 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i3 %urem_ln56" [../ecg_cnn.cpp:56]   --->   Operation 85 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_0_load = load i12 %input_0_addr" [../ecg_cnn.cpp:58]   --->   Operation 86 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_14 : Operation 87 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_1_load = load i12 %input_1_addr" [../ecg_cnn.cpp:58]   --->   Operation 87 'load' 'input_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_14 : Operation 88 [1/1] (0.90ns)   --->   "%maxval = select i1 %trunc_ln55, i11 %input_1_load, i11 %input_0_load" [../ecg_cnn.cpp:58]   --->   Operation 88 'select' 'maxval' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 89 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_0_load_1 = load i12 %input_0_addr_1" [../ecg_cnn.cpp:61]   --->   Operation 89 'load' 'input_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_14 : Operation 90 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_1_load_1 = load i12 %input_1_addr_1" [../ecg_cnn.cpp:61]   --->   Operation 90 'load' 'input_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_14 : Operation 91 [1/1] (0.90ns)   --->   "%v = select i1 %trunc_ln55, i11 %input_1_load_1, i11 %input_0_load_1" [../ecg_cnn.cpp:61]   --->   Operation 91 'select' 'v' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 92 [1/1] (2.12ns)   --->   "%icmp_ln62 = icmp_ugt  i11 %v, i11 %maxval" [../ecg_cnn.cpp:62]   --->   Operation 92 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 93 [1/1] (0.90ns)   --->   "%maxval_2 = select i1 %icmp_ln62, i11 %v, i11 %maxval" [../ecg_cnn.cpp:62]   --->   Operation 93 'select' 'maxval_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 94 [1/1] (1.68ns)   --->   "%switch_ln64 = switch i3 %trunc_ln56, void %arrayidx1923_0.case.4, i3 0, void %arrayidx1923_0.case.0, i3 1, void %arrayidx1923_0.case.1, i3 2, void %arrayidx1923_0.case.2, i3 3, void %arrayidx1923_0.case.3" [../ecg_cnn.cpp:64]   --->   Operation 94 'switch' 'switch_ln64' <Predicate = (!trunc_ln55)> <Delay = 1.68>
ST_14 : Operation 95 [1/1] (1.68ns)   --->   "%switch_ln64 = switch i3 %trunc_ln56, void %arrayidx1923_1.case.4, i3 0, void %arrayidx1923_1.case.0, i3 1, void %arrayidx1923_1.case.1, i3 2, void %arrayidx1923_1.case.2, i3 3, void %arrayidx1923_1.case.3" [../ecg_cnn.cpp:64]   --->   Operation 95 'switch' 'switch_ln64' <Predicate = (trunc_ln55)> <Delay = 1.68>
ST_14 : Operation 131 [1/1] (1.61ns)   --->   "%ret_ln67 = ret" [../ecg_cnn.cpp:67]   --->   Operation 131 'ret' 'ret_ln67' <Predicate = (icmp_ln55)> <Delay = 1.61>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @POOL_F_POOL_X_str"   --->   Operation 96 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2856, i64 2856, i64 2856"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [../ecg_cnn.cpp:57]   --->   Operation 98 'specpipeline' 'specpipeline_ln57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %tmp_cast, i2 %lshr_ln" [../ecg_cnn.cpp:64]   --->   Operation 99 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i9 %tmp_1" [../ecg_cnn.cpp:64]   --->   Operation 100 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%output_0_0_addr = getelementptr i11 %output_0_0, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 101 'getelementptr' 'output_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%output_0_1_addr = getelementptr i11 %output_0_1, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 102 'getelementptr' 'output_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%output_0_2_addr = getelementptr i11 %output_0_2, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 103 'getelementptr' 'output_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%output_0_3_addr = getelementptr i11 %output_0_3, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 104 'getelementptr' 'output_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%output_0_4_addr = getelementptr i11 %output_0_4, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 105 'getelementptr' 'output_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%output_1_0_addr = getelementptr i11 %output_1_0, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 106 'getelementptr' 'output_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%output_1_1_addr = getelementptr i11 %output_1_1, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 107 'getelementptr' 'output_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%output_1_2_addr = getelementptr i11 %output_1_2, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 108 'getelementptr' 'output_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%output_1_3_addr = getelementptr i11 %output_1_3, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 109 'getelementptr' 'output_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%output_1_4_addr = getelementptr i11 %output_1_4, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 110 'getelementptr' 'output_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_0_3_addr" [../ecg_cnn.cpp:64]   --->   Operation 111 'store' 'store_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_0.exit" [../ecg_cnn.cpp:64]   --->   Operation 112 'br' 'br_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 == 3)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_0_2_addr" [../ecg_cnn.cpp:64]   --->   Operation 113 'store' 'store_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_0.exit" [../ecg_cnn.cpp:64]   --->   Operation 114 'br' 'br_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 == 2)> <Delay = 0.00>
ST_15 : Operation 115 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_0_1_addr" [../ecg_cnn.cpp:64]   --->   Operation 115 'store' 'store_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_0.exit" [../ecg_cnn.cpp:64]   --->   Operation 116 'br' 'br_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 == 1)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_0_0_addr" [../ecg_cnn.cpp:64]   --->   Operation 117 'store' 'store_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_0.exit" [../ecg_cnn.cpp:64]   --->   Operation 118 'br' 'br_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 == 0)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_0_4_addr" [../ecg_cnn.cpp:64]   --->   Operation 119 'store' 'store_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 != 0 & trunc_ln56 != 1 & trunc_ln56 != 2 & trunc_ln56 != 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_0.exit" [../ecg_cnn.cpp:64]   --->   Operation 120 'br' 'br_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 != 0 & trunc_ln56 != 1 & trunc_ln56 != 2 & trunc_ln56 != 3)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_1_3_addr" [../ecg_cnn.cpp:64]   --->   Operation 121 'store' 'store_ln64' <Predicate = (trunc_ln55 & trunc_ln56 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_1.exit" [../ecg_cnn.cpp:64]   --->   Operation 122 'br' 'br_ln64' <Predicate = (trunc_ln55 & trunc_ln56 == 3)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_1_2_addr" [../ecg_cnn.cpp:64]   --->   Operation 123 'store' 'store_ln64' <Predicate = (trunc_ln55 & trunc_ln56 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_1.exit" [../ecg_cnn.cpp:64]   --->   Operation 124 'br' 'br_ln64' <Predicate = (trunc_ln55 & trunc_ln56 == 2)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_1_1_addr" [../ecg_cnn.cpp:64]   --->   Operation 125 'store' 'store_ln64' <Predicate = (trunc_ln55 & trunc_ln56 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_1.exit" [../ecg_cnn.cpp:64]   --->   Operation 126 'br' 'br_ln64' <Predicate = (trunc_ln55 & trunc_ln56 == 1)> <Delay = 0.00>
ST_15 : Operation 127 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_1_0_addr" [../ecg_cnn.cpp:64]   --->   Operation 127 'store' 'store_ln64' <Predicate = (trunc_ln55 & trunc_ln56 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_1.exit" [../ecg_cnn.cpp:64]   --->   Operation 128 'br' 'br_ln64' <Predicate = (trunc_ln55 & trunc_ln56 == 0)> <Delay = 0.00>
ST_15 : Operation 129 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_1_4_addr" [../ecg_cnn.cpp:64]   --->   Operation 129 'store' 'store_ln64' <Predicate = (trunc_ln55 & trunc_ln56 != 0 & trunc_ln56 != 1 & trunc_ln56 != 2 & trunc_ln56 != 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_1.exit" [../ecg_cnn.cpp:64]   --->   Operation 130 'br' 'br_ln64' <Predicate = (trunc_ln55 & trunc_ln56 != 0 & trunc_ln56 != 1 & trunc_ln56 != 2 & trunc_ln56 != 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 5.351ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [28]  (1.610 ns)
	'load' operation 12 bit ('indvar_flatten_load', ../ecg_cnn.cpp:55) on local variable 'indvar_flatten' [33]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln55', ../ecg_cnn.cpp:55) [34]  (2.131 ns)
	'store' operation 0 bit ('store_ln55', ../ecg_cnn.cpp:55) of variable 'add_ln55_1', ../ecg_cnn.cpp:55 on local variable 'indvar_flatten' [123]  (1.610 ns)

 <State 2>: 6.932ns
The critical path consists of the following:
	'load' operation 9 bit ('i_load', ../ecg_cnn.cpp:56) on local variable 'i', ../ecg_cnn.cpp:56 [38]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln56', ../ecg_cnn.cpp:56) [43]  (2.119 ns)
	'select' operation 9 bit ('select_ln55', ../ecg_cnn.cpp:55) [44]  (1.084 ns)
	'add' operation 9 bit ('add_ln56', ../ecg_cnn.cpp:56) [122]  (2.119 ns)
	'store' operation 0 bit ('store_ln56', ../ecg_cnn.cpp:56) of variable 'add_ln56', ../ecg_cnn.cpp:56 on local variable 'i', ../ecg_cnn.cpp:56 [125]  (1.610 ns)

 <State 3>: 3.565ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln56', ../ecg_cnn.cpp:56) [64]  (3.565 ns)

 <State 4>: 3.565ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln56', ../ecg_cnn.cpp:56) [64]  (3.565 ns)

 <State 5>: 3.565ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln56', ../ecg_cnn.cpp:56) [64]  (3.565 ns)

 <State 6>: 3.565ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln56', ../ecg_cnn.cpp:56) [64]  (3.565 ns)

 <State 7>: 3.565ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln56', ../ecg_cnn.cpp:56) [64]  (3.565 ns)

 <State 8>: 3.565ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln56', ../ecg_cnn.cpp:56) [64]  (3.565 ns)

 <State 9>: 3.565ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln56', ../ecg_cnn.cpp:56) [64]  (3.565 ns)

 <State 10>: 3.565ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln56', ../ecg_cnn.cpp:56) [64]  (3.565 ns)

 <State 11>: 3.565ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln56', ../ecg_cnn.cpp:56) [64]  (3.565 ns)

 <State 12>: 3.565ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln56', ../ecg_cnn.cpp:56) [64]  (3.565 ns)

 <State 13>: 6.024ns
The critical path consists of the following:
	'load' operation 4 bit ('f_load', ../ecg_cnn.cpp:55) on local variable 'f', ../ecg_cnn.cpp:55 [39]  (0.000 ns)
	'add' operation 4 bit ('add_ln55', ../ecg_cnn.cpp:55) [40]  (1.777 ns)
	'select' operation 4 bit ('select_ln55_1', ../ecg_cnn.cpp:55) [45]  (0.990 ns)
	'getelementptr' operation 12 bit ('input_0_addr', ../ecg_cnn.cpp:58) [68]  (0.000 ns)
	'load' operation 11 bit ('input_0_load', ../ecg_cnn.cpp:58) on array 'input_0' [70]  (3.257 ns)

 <State 14>: 7.193ns
The critical path consists of the following:
	'load' operation 11 bit ('input_0_load', ../ecg_cnn.cpp:58) on array 'input_0' [70]  (3.257 ns)
	'select' operation 11 bit ('maxval', ../ecg_cnn.cpp:58) [72]  (0.905 ns)
	'icmp' operation 1 bit ('icmp_ln62', ../ecg_cnn.cpp:62) [80]  (2.127 ns)
	'select' operation 11 bit ('maxval', ../ecg_cnn.cpp:62) [81]  (0.905 ns)

 <State 15>: 3.257ns
The critical path consists of the following:
	'getelementptr' operation 9 bit ('output_1_1_addr', ../ecg_cnn.cpp:64) [60]  (0.000 ns)
	'store' operation 0 bit ('store_ln64', ../ecg_cnn.cpp:64) of variable 'maxval', ../ecg_cnn.cpp:62 on array 'output_1_1' [111]  (3.257 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
