#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55841c681fe0 .scope module, "testbenchCPU" "testbenchCPU" 2 8;
 .timescale 0 0;
v0x55841c6ab3a0_0 .var "CLK", 0 0;
v0x55841c6ab4b0_0 .net "INS", 31 0, L_0x55841c6bf7f0;  1 drivers
v0x55841c6ab570 .array "INST_MEMORY", 0 1023, 7 0;
v0x55841c6ab610_0 .net "PC", 31 0, v0x55841c6aa040_0;  1 drivers
v0x55841c6ab700_0 .var "RESET", 0 0;
v0x55841c6ab7f0_0 .net *"_s0", 7 0, L_0x55841c6bebc0;  1 drivers
v0x55841c6ab8d0_0 .net *"_s10", 7 0, L_0x55841c6befa0;  1 drivers
v0x55841c6ab9b0_0 .net *"_s12", 32 0, L_0x55841c6bf040;  1 drivers
L_0x7fdf733431c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55841c6aba90_0 .net *"_s15", 0 0, L_0x7fdf733431c8;  1 drivers
L_0x7fdf73343210 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55841c6abb70_0 .net/2u *"_s16", 32 0, L_0x7fdf73343210;  1 drivers
v0x55841c6abc50_0 .net *"_s18", 32 0, L_0x55841c6bf170;  1 drivers
v0x55841c6abd30_0 .net *"_s2", 32 0, L_0x55841c6bec60;  1 drivers
v0x55841c6abe10_0 .net *"_s20", 7 0, L_0x55841c6bf340;  1 drivers
v0x55841c6abef0_0 .net *"_s22", 32 0, L_0x55841c6bf3e0;  1 drivers
L_0x7fdf73343258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55841c6abfd0_0 .net *"_s25", 0 0, L_0x7fdf73343258;  1 drivers
L_0x7fdf733432a0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55841c6ac0b0_0 .net/2u *"_s26", 32 0, L_0x7fdf733432a0;  1 drivers
v0x55841c6ac190_0 .net *"_s28", 32 0, L_0x55841c6bf5b0;  1 drivers
v0x55841c6ac380_0 .net *"_s30", 7 0, L_0x55841c6bf6f0;  1 drivers
L_0x7fdf73343138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55841c6ac460_0 .net *"_s5", 0 0, L_0x7fdf73343138;  1 drivers
L_0x7fdf73343180 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55841c6ac540_0 .net/2u *"_s6", 32 0, L_0x7fdf73343180;  1 drivers
v0x55841c6ac620_0 .net *"_s8", 32 0, L_0x55841c6beda0;  1 drivers
L_0x55841c6bebc0 .array/port v0x55841c6ab570, L_0x55841c6beda0;
L_0x55841c6bec60 .concat [ 32 1 0 0], v0x55841c6aa040_0, L_0x7fdf73343138;
L_0x55841c6beda0 .arith/sum 33, L_0x55841c6bec60, L_0x7fdf73343180;
L_0x55841c6befa0 .array/port v0x55841c6ab570, L_0x55841c6bf170;
L_0x55841c6bf040 .concat [ 32 1 0 0], v0x55841c6aa040_0, L_0x7fdf733431c8;
L_0x55841c6bf170 .arith/sum 33, L_0x55841c6bf040, L_0x7fdf73343210;
L_0x55841c6bf340 .array/port v0x55841c6ab570, L_0x55841c6bf5b0;
L_0x55841c6bf3e0 .concat [ 32 1 0 0], v0x55841c6aa040_0, L_0x7fdf73343258;
L_0x55841c6bf5b0 .arith/sum 33, L_0x55841c6bf3e0, L_0x7fdf733432a0;
L_0x55841c6bf6f0 .array/port v0x55841c6ab570, v0x55841c6aa040_0;
L_0x55841c6bf7f0 .delay 32 (2,2,2) L_0x55841c6bf7f0/d;
L_0x55841c6bf7f0/d .concat [ 8 8 8 8], L_0x55841c6bf6f0, L_0x55841c6bf340, L_0x55841c6befa0, L_0x55841c6bebc0;
S_0x55841c67d070 .scope module, "mycpu" "cpu" 2 17, 3 14 0, S_0x55841c681fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
L_0x55841c6be430 .functor AND 1, v0x55841c6a7c20_0, L_0x55841c6adbf0, C4<1>, C4<1>;
L_0x55841c6be4f0 .functor OR 1, L_0x55841c6be430, v0x55841c6a7db0_0, C4<0>, C4<0>;
L_0x55841c6beb50 .functor BUFZ 8, L_0x55841c652a90, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55841c6a9820_0 .net "ALOP1", 7 0, v0x55841c6a4ac0_0;  1 drivers
v0x55841c6a9930_0 .net "ALOP2", 7 0, L_0x55841c6beb50;  1 drivers
v0x55841c6a99f0_0 .net "ALUCOMP", 0 0, L_0x55841c6adbf0;  1 drivers
v0x55841c6a9af0_0 .net "ALUOUT", 7 0, v0x55841c6a63e0_0;  1 drivers
v0x55841c6a9be0_0 .net "ANDOUTBEQ", 0 0, L_0x55841c6be430;  1 drivers
v0x55841c6a9cd0_0 .net "CLK", 0 0, v0x55841c6ab3a0_0;  1 drivers
v0x55841c6a9d70_0 .net "DESTINATION", 7 0, L_0x55841c6be650;  1 drivers
v0x55841c6a9e10_0 .net "INSTRUCTION", 31 0, L_0x55841c6bf7f0;  alias, 1 drivers
v0x55841c6a9ef0_0 .net "OP", 7 0, L_0x55841c6beab0;  1 drivers
v0x55841c6aa040_0 .var "PC", 31 0;
v0x55841c6aa110_0 .net "PCINCBY4", 31 0, v0x55841c6a5df0_0;  1 drivers
v0x55841c6aa1b0_0 .net "PCJUMP", 31 0, v0x55841c683190_0;  1 drivers
v0x55841c6aa270_0 .net "PCNEXT", 31 0, v0x55841c6a50c0_0;  1 drivers
v0x55841c6aa330_0 .net "REGOUT1", 7 0, L_0x55841c652a90;  1 drivers
v0x55841c6aa400_0 .net "REGOUT2", 7 0, L_0x55841c681ae0;  1 drivers
v0x55841c6aa4a0_0 .net "RESET", 0 0, v0x55841c6ab700_0;  1 drivers
v0x55841c6aa590_0 .net "SOURCE1", 7 0, L_0x55841c6be7e0;  1 drivers
v0x55841c6aa780_0 .net "SOURCE2", 7 0, L_0x55841c6be920;  1 drivers
v0x55841c6aa840_0 .net "TWOSCOMPOUT", 7 0, v0x55841c6a9720_0;  1 drivers
v0x55841c6aa930_0 .net "TWOSMUXOUT", 7 0, v0x55841c6a56f0_0;  1 drivers
v0x55841c6aaa40_0 .net *"_s10", 21 0, L_0x55841c6bde30;  1 drivers
L_0x7fdf733430f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55841c6aab20_0 .net/2u *"_s12", 1 0, L_0x7fdf733430f0;  1 drivers
v0x55841c6aac00_0 .net *"_s19", 8 0, L_0x55841c6be6f0;  1 drivers
v0x55841c6aace0_0 .net *"_s9", 0 0, L_0x55841c6bdd10;  1 drivers
v0x55841c6aadc0_0 .net "aluOP", 2 0, v0x55841c6a7b30_0;  1 drivers
v0x55841c6aaed0_0 .net "beq", 0 0, v0x55841c6a7c20_0;  1 drivers
v0x55841c6aaf70_0 .net "immeMUXSEL", 0 0, v0x55841c6a7d10_0;  1 drivers
v0x55841c6ab060_0 .net "jump", 0 0, v0x55841c6a7db0_0;  1 drivers
v0x55841c6ab100_0 .net "jumpMUXSEL", 0 0, L_0x55841c6be4f0;  1 drivers
v0x55841c6ab1a0_0 .net "regWRITEEN", 0 0, v0x55841c6a7e50_0;  1 drivers
v0x55841c6ab290_0 .net "twoscompMUXSEL", 0 0, v0x55841c6a7f10_0;  1 drivers
L_0x55841c6acdb0 .part L_0x55841c6be650, 0, 3;
L_0x55841c6ace50 .part L_0x55841c6be7e0, 0, 3;
L_0x55841c6acf40 .part L_0x55841c6be920, 0, 3;
L_0x55841c6bdd10 .part L_0x55841c6be650, 7, 1;
LS_0x55841c6bde30_0_0 .concat [ 1 1 1 1], L_0x55841c6bdd10, L_0x55841c6bdd10, L_0x55841c6bdd10, L_0x55841c6bdd10;
LS_0x55841c6bde30_0_4 .concat [ 1 1 1 1], L_0x55841c6bdd10, L_0x55841c6bdd10, L_0x55841c6bdd10, L_0x55841c6bdd10;
LS_0x55841c6bde30_0_8 .concat [ 1 1 1 1], L_0x55841c6bdd10, L_0x55841c6bdd10, L_0x55841c6bdd10, L_0x55841c6bdd10;
LS_0x55841c6bde30_0_12 .concat [ 1 1 1 1], L_0x55841c6bdd10, L_0x55841c6bdd10, L_0x55841c6bdd10, L_0x55841c6bdd10;
LS_0x55841c6bde30_0_16 .concat [ 1 1 1 1], L_0x55841c6bdd10, L_0x55841c6bdd10, L_0x55841c6bdd10, L_0x55841c6bdd10;
LS_0x55841c6bde30_0_20 .concat [ 1 1 0 0], L_0x55841c6bdd10, L_0x55841c6bdd10;
LS_0x55841c6bde30_1_0 .concat [ 4 4 4 4], LS_0x55841c6bde30_0_0, LS_0x55841c6bde30_0_4, LS_0x55841c6bde30_0_8, LS_0x55841c6bde30_0_12;
LS_0x55841c6bde30_1_4 .concat [ 4 2 0 0], LS_0x55841c6bde30_0_16, LS_0x55841c6bde30_0_20;
L_0x55841c6bde30 .concat [ 16 6 0 0], LS_0x55841c6bde30_1_0, LS_0x55841c6bde30_1_4;
L_0x55841c6be300 .concat [ 2 8 22 0], L_0x7fdf733430f0, L_0x55841c6be650, L_0x55841c6bde30;
L_0x55841c6be650 .part L_0x55841c6bf7f0, 16, 8;
L_0x55841c6be6f0 .part L_0x55841c6bf7f0, 8, 9;
L_0x55841c6be7e0 .part L_0x55841c6be6f0, 0, 8;
L_0x55841c6be920 .part L_0x55841c6bf7f0, 0, 8;
L_0x55841c6beab0 .part L_0x55841c6bf7f0, 24, 8;
S_0x55841c67d2f0 .scope module, "jumpadder" "adder" 3 43, 4 6 0, S_0x55841c67d070;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INPUT1"
    .port_info 1 /INPUT 32 "INPUT2"
    .port_info 2 /OUTPUT 32 "RESULT"
v0x55841c67da90_0 .net "INPUT1", 31 0, v0x55841c6a5df0_0;  alias, 1 drivers
v0x55841c67df40_0 .net "INPUT2", 31 0, L_0x55841c6be300;  1 drivers
v0x55841c683190_0 .var "RESULT", 31 0;
E_0x55841c64a910 .event edge, v0x55841c67da90_0, v0x55841c67df40_0;
S_0x55841c6a4790 .scope module, "muximme" "mux2to1_8bit" 3 39, 5 6 0, S_0x55841c67d070;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT1"
    .port_info 1 /INPUT 8 "INPUT2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 1 "SELECT"
v0x55841c683230_0 .net "INPUT1", 7 0, v0x55841c6a56f0_0;  alias, 1 drivers
v0x55841c6a49e0_0 .net "INPUT2", 7 0, L_0x55841c6be920;  alias, 1 drivers
v0x55841c6a4ac0_0 .var "RESULT", 7 0;
v0x55841c6a4b80_0 .net "SELECT", 0 0, v0x55841c6a7d10_0;  alias, 1 drivers
E_0x55841c660fa0 .event edge, v0x55841c6a4b80_0, v0x55841c683230_0, v0x55841c6a49e0_0;
S_0x55841c6a4cc0 .scope module, "muxjump" "mux2to1_32bit" 3 40, 6 6 0, S_0x55841c67d070;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INPUT1"
    .port_info 1 /INPUT 32 "INPUT2"
    .port_info 2 /OUTPUT 32 "RESULT"
    .port_info 3 /INPUT 1 "SELECT"
v0x55841c6a4ee0_0 .net "INPUT1", 31 0, v0x55841c6a5df0_0;  alias, 1 drivers
v0x55841c6a4ff0_0 .net "INPUT2", 31 0, v0x55841c683190_0;  alias, 1 drivers
v0x55841c6a50c0_0 .var "RESULT", 31 0;
v0x55841c6a5190_0 .net "SELECT", 0 0, L_0x55841c6be4f0;  alias, 1 drivers
E_0x55841c6610e0 .event edge, v0x55841c6a5190_0, v0x55841c67da90_0, v0x55841c683190_0;
S_0x55841c6a5300 .scope module, "muxtwos" "mux2to1_8bit" 3 38, 5 6 0, S_0x55841c67d070;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT1"
    .port_info 1 /INPUT 8 "INPUT2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 1 "SELECT"
v0x55841c6a5510_0 .net "INPUT1", 7 0, L_0x55841c681ae0;  alias, 1 drivers
v0x55841c6a5610_0 .net "INPUT2", 7 0, v0x55841c6a9720_0;  alias, 1 drivers
v0x55841c6a56f0_0 .var "RESULT", 7 0;
v0x55841c6a57f0_0 .net "SELECT", 0 0, v0x55841c6a7f10_0;  alias, 1 drivers
E_0x55841c661350 .event edge, v0x55841c6a57f0_0, v0x55841c6a5510_0, v0x55841c6a5610_0;
S_0x55841c6a5940 .scope module, "myadder" "adder" 3 42, 4 6 0, S_0x55841c67d070;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INPUT1"
    .port_info 1 /INPUT 32 "INPUT2"
    .port_info 2 /OUTPUT 32 "RESULT"
v0x55841c6a5c10_0 .net "INPUT1", 31 0, v0x55841c6aa040_0;  alias, 1 drivers
L_0x7fdf733430a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55841c6a5d10_0 .net "INPUT2", 31 0, L_0x7fdf733430a8;  1 drivers
v0x55841c6a5df0_0 .var "RESULT", 31 0;
E_0x55841c687bb0 .event edge, v0x55841c6a5c10_0, v0x55841c6a5d10_0;
S_0x55841c6a5f60 .scope module, "myalu" "alu" 3 41, 7 6 0, S_0x55841c67d070;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
    .port_info 4 /OUTPUT 1 "COMP"
L_0x55841c682f00 .functor OR 1, L_0x55841c6ad080, L_0x55841c6ad120, C4<0>, C4<0>;
L_0x55841c6ad340 .functor OR 1, L_0x55841c682f00, L_0x55841c6ad2a0, C4<0>, C4<0>;
L_0x55841c6ad520 .functor OR 1, L_0x55841c6ad340, L_0x55841c6ad450, C4<0>, C4<0>;
L_0x55841c6ad6d0 .functor OR 1, L_0x55841c6ad520, L_0x55841c6ad630, C4<0>, C4<0>;
L_0x55841c6ad8f0 .functor OR 1, L_0x55841c6ad6d0, L_0x55841c6ad810, C4<0>, C4<0>;
L_0x55841c6adaa0 .functor OR 1, L_0x55841c6ad8f0, L_0x55841c6ada00, C4<0>, C4<0>;
L_0x55841c6adbf0 .functor NOT 1, L_0x55841c6adaa0, C4<0>, C4<0>, C4<0>;
v0x55841c6a6150_0 .net "COMP", 0 0, L_0x55841c6adbf0;  alias, 1 drivers
v0x55841c6a6230_0 .net "DATA1", 7 0, L_0x55841c6beb50;  alias, 1 drivers
v0x55841c6a6310_0 .net "DATA2", 7 0, v0x55841c6a4ac0_0;  alias, 1 drivers
v0x55841c6a63e0_0 .var "RESULT", 7 0;
v0x55841c6a64a0_0 .net "SELECT", 2 0, v0x55841c6a7b30_0;  alias, 1 drivers
v0x55841c6a65d0_0 .net *"_s1", 0 0, L_0x55841c6ad080;  1 drivers
v0x55841c6a66b0_0 .net *"_s11", 0 0, L_0x55841c6ad450;  1 drivers
v0x55841c6a6790_0 .net *"_s12", 0 0, L_0x55841c6ad520;  1 drivers
v0x55841c6a6870_0 .net *"_s15", 0 0, L_0x55841c6ad630;  1 drivers
v0x55841c6a6950_0 .net *"_s16", 0 0, L_0x55841c6ad6d0;  1 drivers
v0x55841c6a6a30_0 .net *"_s19", 0 0, L_0x55841c6ad810;  1 drivers
v0x55841c6a6b10_0 .net *"_s20", 0 0, L_0x55841c6ad8f0;  1 drivers
v0x55841c6a6bf0_0 .net *"_s23", 0 0, L_0x55841c6ada00;  1 drivers
v0x55841c6a6cd0_0 .net *"_s24", 0 0, L_0x55841c6adaa0;  1 drivers
v0x55841c6a6db0_0 .net *"_s3", 0 0, L_0x55841c6ad120;  1 drivers
v0x55841c6a6e90_0 .net *"_s4", 0 0, L_0x55841c682f00;  1 drivers
v0x55841c6a6f70_0 .net *"_s7", 0 0, L_0x55841c6ad2a0;  1 drivers
v0x55841c6a7050_0 .net *"_s8", 0 0, L_0x55841c6ad340;  1 drivers
E_0x55841c6883a0 .event edge, v0x55841c6a64a0_0, v0x55841c6a4ac0_0, v0x55841c6a6230_0;
L_0x55841c6ad080 .part v0x55841c6a63e0_0, 7, 1;
L_0x55841c6ad120 .part v0x55841c6a63e0_0, 6, 1;
L_0x55841c6ad2a0 .part v0x55841c6a63e0_0, 5, 1;
L_0x55841c6ad450 .part v0x55841c6a63e0_0, 4, 1;
L_0x55841c6ad630 .part v0x55841c6a63e0_0, 3, 1;
L_0x55841c6ad810 .part v0x55841c6a63e0_0, 2, 1;
L_0x55841c6ada00 .part v0x55841c6a63e0_0, 1, 1;
S_0x55841c6a71d0 .scope module, "mycu" "control_unit" 3 35, 8 6 0, S_0x55841c67d070;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OP"
    .port_info 1 /OUTPUT 1 "twoscompMUXSEL"
    .port_info 2 /OUTPUT 1 "immeMUXSEL"
    .port_info 3 /OUTPUT 1 "regWRITEEN"
    .port_info 4 /OUTPUT 3 "aluOP"
    .port_info 5 /OUTPUT 1 "jump"
    .port_info 6 /OUTPUT 1 "beq"
    .port_info 7 /INPUT 1 "RESET"
P_0x55841c684ab0 .param/l "ADD" 0 8 8, C4<00000000>;
P_0x55841c684af0 .param/l "AND" 0 8 10, C4<00000010>;
P_0x55841c684b30 .param/l "BEQ" 0 8 15, C4<00000111>;
P_0x55841c684b70 .param/l "J" 0 8 14, C4<00000110>;
P_0x55841c684bb0 .param/l "LOADI" 0 8 13, C4<00000101>;
P_0x55841c684bf0 .param/l "MOV" 0 8 12, C4<00000100>;
P_0x55841c684c30 .param/l "OR" 0 8 11, C4<00000011>;
P_0x55841c684c70 .param/l "SUB" 0 8 9, C4<00000001>;
o0x7fdf7338ca38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55841c6a78d0_0 .net "ALUCOMP", 0 0, o0x7fdf7338ca38;  0 drivers
v0x55841c6a79b0_0 .net "OP", 7 0, L_0x55841c6beab0;  alias, 1 drivers
v0x55841c6a7a90_0 .net "RESET", 0 0, v0x55841c6ab700_0;  alias, 1 drivers
v0x55841c6a7b30_0 .var "aluOP", 2 0;
v0x55841c6a7c20_0 .var "beq", 0 0;
v0x55841c6a7d10_0 .var "immeMUXSEL", 0 0;
v0x55841c6a7db0_0 .var "jump", 0 0;
v0x55841c6a7e50_0 .var "regWRITEEN", 0 0;
v0x55841c6a7f10_0 .var "twoscompMUXSEL", 0 0;
E_0x55841c6a77f0 .event edge, v0x55841c6a7a90_0;
E_0x55841c6a7870 .event edge, v0x55841c6a79b0_0;
S_0x55841c6a80c0 .scope module, "myreg" "reg_file" 3 36, 9 6 0, S_0x55841c67d070;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
L_0x55841c652a90/d .functor BUFZ 8, L_0x55841c6ac700, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55841c652a90 .delay 8 (2,2,2) L_0x55841c652a90/d;
L_0x55841c681ae0/d .functor BUFZ 8, L_0x55841c6acb00, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55841c681ae0 .delay 8 (2,2,2) L_0x55841c681ae0/d;
v0x55841c6a8450_0 .net "CLK", 0 0, v0x55841c6ab3a0_0;  alias, 1 drivers
v0x55841c6a8530_0 .net "IN", 7 0, v0x55841c6a63e0_0;  alias, 1 drivers
v0x55841c6a8620_0 .net "INADDRESS", 2 0, L_0x55841c6acdb0;  1 drivers
v0x55841c6a86f0_0 .net "OUT1", 7 0, L_0x55841c652a90;  alias, 1 drivers
v0x55841c6a87d0_0 .net "OUT1ADDRESS", 2 0, L_0x55841c6ace50;  1 drivers
v0x55841c6a8900_0 .net "OUT2", 7 0, L_0x55841c681ae0;  alias, 1 drivers
v0x55841c6a89c0_0 .net "OUT2ADDRESS", 2 0, L_0x55841c6acf40;  1 drivers
v0x55841c6a8a80 .array "REGISTERS", 0 7, 7 0;
v0x55841c6a8b40_0 .net "RESET", 0 0, v0x55841c6ab700_0;  alias, 1 drivers
v0x55841c6a8c10_0 .net "WRITE", 0 0, v0x55841c6a7e50_0;  alias, 1 drivers
v0x55841c6a8ce0_0 .net *"_s0", 7 0, L_0x55841c6ac700;  1 drivers
v0x55841c6a8d80_0 .net *"_s10", 4 0, L_0x55841c6acba0;  1 drivers
L_0x7fdf73343060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55841c6a8e60_0 .net *"_s13", 1 0, L_0x7fdf73343060;  1 drivers
v0x55841c6a8f40_0 .net *"_s2", 4 0, L_0x55841c6ac7c0;  1 drivers
L_0x7fdf73343018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55841c6a9020_0 .net *"_s5", 1 0, L_0x7fdf73343018;  1 drivers
v0x55841c6a9100_0 .net *"_s8", 7 0, L_0x55841c6acb00;  1 drivers
v0x55841c6a91e0_0 .var/i "i", 31 0;
E_0x55841c6a8370 .event edge, v0x55841c6a7a90_0, v0x55841c6a91e0_0;
E_0x55841c6a83f0 .event posedge, v0x55841c6a8450_0;
L_0x55841c6ac700 .array/port v0x55841c6a8a80, L_0x55841c6ac7c0;
L_0x55841c6ac7c0 .concat [ 3 2 0 0], L_0x55841c6ace50, L_0x7fdf73343018;
L_0x55841c6acb00 .array/port v0x55841c6a8a80, L_0x55841c6acba0;
L_0x55841c6acba0 .concat [ 3 2 0 0], L_0x55841c6acf40, L_0x7fdf73343060;
S_0x55841c6a93e0 .scope module, "twos" "twosComp" 3 37, 10 1 0, S_0x55841c67d070;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT"
    .port_info 1 /OUTPUT 8 "RESULT"
v0x55841c6a9640_0 .net "INPUT", 7 0, L_0x55841c681ae0;  alias, 1 drivers
v0x55841c6a9720_0 .var "RESULT", 7 0;
E_0x55841c6a95c0 .event edge, v0x55841c6a5510_0;
    .scope S_0x55841c6a71d0;
T_0 ;
    %wait E_0x55841c6a7870;
    %load/vec4 v0x55841c6a79b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55841c6a7e50_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55841c6a7b30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7c20_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55841c6a7f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55841c6a7e50_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55841c6a7b30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7c20_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55841c6a7e50_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55841c6a7b30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7c20_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55841c6a7e50_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55841c6a7b30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7c20_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55841c6a7e50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55841c6a7b30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7c20_0, 0, 1;
    %jmp T_0.8;
T_0.5 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55841c6a7d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55841c6a7e50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55841c6a7b30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7c20_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55841c6a7f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7e50_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55841c6a7b30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55841c6a7db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7c20_0, 0, 1;
    %jmp T_0.8;
T_0.7 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55841c6a7f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7e50_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55841c6a7b30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55841c6a7c20_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55841c6a71d0;
T_1 ;
    %wait E_0x55841c6a77f0;
    %load/vec4 v0x55841c6a7a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6a7c20_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55841c6a80c0;
T_2 ;
    %wait E_0x55841c6a83f0;
    %load/vec4 v0x55841c6a8c10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %delay 2, 0;
    %load/vec4 v0x55841c6a8530_0;
    %load/vec4 v0x55841c6a8620_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55841c6a8a80, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55841c6a80c0;
T_3 ;
    %wait E_0x55841c6a8370;
    %load/vec4 v0x55841c6a8b40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55841c6a91e0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x55841c6a91e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55841c6a91e0_0;
    %store/vec4a v0x55841c6a8a80, 4, 0;
    %load/vec4 v0x55841c6a91e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55841c6a91e0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55841c6a93e0;
T_4 ;
    %wait E_0x55841c6a95c0;
    %load/vec4 v0x55841c6a9640_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x55841c6a9720_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55841c6a5300;
T_5 ;
    %wait E_0x55841c661350;
    %load/vec4 v0x55841c6a57f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x55841c6a5510_0;
    %store/vec4 v0x55841c6a56f0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55841c6a5610_0;
    %store/vec4 v0x55841c6a56f0_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55841c6a4790;
T_6 ;
    %wait E_0x55841c660fa0;
    %load/vec4 v0x55841c6a4b80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55841c683230_0;
    %store/vec4 v0x55841c6a4ac0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55841c6a49e0_0;
    %store/vec4 v0x55841c6a4ac0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55841c6a4cc0;
T_7 ;
    %wait E_0x55841c6610e0;
    %load/vec4 v0x55841c6a5190_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x55841c6a4ee0_0;
    %store/vec4 v0x55841c6a50c0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55841c6a4ff0_0;
    %store/vec4 v0x55841c6a50c0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55841c6a5f60;
T_8 ;
    %wait E_0x55841c6883a0;
    %load/vec4 v0x55841c6a64a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55841c6a63e0_0, 0, 8;
    %jmp T_8.5;
T_8.0 ;
    %delay 1, 0;
    %load/vec4 v0x55841c6a6310_0;
    %store/vec4 v0x55841c6a63e0_0, 0, 8;
    %jmp T_8.5;
T_8.1 ;
    %delay 2, 0;
    %load/vec4 v0x55841c6a6230_0;
    %load/vec4 v0x55841c6a6310_0;
    %add;
    %store/vec4 v0x55841c6a63e0_0, 0, 8;
    %jmp T_8.5;
T_8.2 ;
    %delay 1, 0;
    %load/vec4 v0x55841c6a6230_0;
    %load/vec4 v0x55841c6a6310_0;
    %and;
    %store/vec4 v0x55841c6a63e0_0, 0, 8;
    %jmp T_8.5;
T_8.3 ;
    %delay 1, 0;
    %load/vec4 v0x55841c6a6230_0;
    %load/vec4 v0x55841c6a6310_0;
    %or;
    %store/vec4 v0x55841c6a63e0_0, 0, 8;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55841c6a5940;
T_9 ;
    %wait E_0x55841c687bb0;
    %delay 2, 0;
    %load/vec4 v0x55841c6a5c10_0;
    %load/vec4 v0x55841c6a5d10_0;
    %add;
    %store/vec4 v0x55841c6a5df0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55841c67d2f0;
T_10 ;
    %wait E_0x55841c64a910;
    %delay 2, 0;
    %load/vec4 v0x55841c67da90_0;
    %load/vec4 v0x55841c67df40_0;
    %add;
    %store/vec4 v0x55841c683190_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55841c67d070;
T_11 ;
    %wait E_0x55841c6a83f0;
    %load/vec4 v0x55841c6aa4a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x55841c6aa040_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %delay 1, 0;
    %load/vec4 v0x55841c6aa270_0;
    %store/vec4 v0x55841c6aa040_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55841c67d070;
T_12 ;
    %wait E_0x55841c6a77f0;
    %load/vec4 v0x55841c6aa4a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x55841c6aa040_0, 0, 32;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55841c681fe0;
T_13 ;
    %vpi_call 2 22 "$monitor", $time, " REG0: %b  REG1: %b  REG2: %b  REG3: %b  REG4: %b  REG5: %b  REG6: %b  REG7: %b ", &A<v0x55841c6a8a80, 0>, &A<v0x55841c6a8a80, 1>, &A<v0x55841c6a8a80, 2>, &A<v0x55841c6a8a80, 3>, &A<v0x55841c6a8a80, 4>, &A<v0x55841c6a8a80, 5>, &A<v0x55841c6a8a80, 6>, &A<v0x55841c6a8a80, 7> {0 0 0};
    %vpi_call 2 27 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55841c681fe0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x55841c681fe0;
T_14 ;
    %pushi/vec4 83886090, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %pushi/vec4 84082718, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %pushi/vec4 83951621, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %pushi/vec4 1, 0, 32;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %pushi/vec4 117506051, 0, 32;
    %split/vec4 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %pushi/vec4 117243904, 0, 32;
    %split/vec4 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %split/vec4 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %split/vec4 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55841c6ab570, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55841c6ab3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55841c6ab700_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6ab700_0, 0, 1;
    %delay 37, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6ab700_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55841c6ab700_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x55841c681fe0;
T_15 ;
    %delay 5, 0;
    %load/vec4 v0x55841c6ab3a0_0;
    %inv;
    %store/vec4 v0x55841c6ab3a0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "testbenchCPU.v";
    "./cpu.v";
    "./adder.v";
    "./mux2to1_8bit.v";
    "./mux2to1_32bit.v";
    "./alu.v";
    "./control_unit.v";
    "./reg_file.v";
    "./twosComp.v";
