V 000050 55 175068        1580965245059 structure
(_unit VHDL(axi_enhanced_pcie 0 77(structure 0 853))
	(_version vde)
	(_time 1580965245060 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code c999c09dc89e94dc9fc6cbca8c9390cfc8cf9ccfcacfcc)
	(_ent
		(_time 1580965245045)
	)
	(_comp
		(axi_pcie_v2_9_2_enhanced_core_top_wrap
			(_object
				(_gen(_int C_DATA_WIDTH -1 0 859(_ent((i 64)))))
				(_gen(_int STRB_WIDTH -1 0 860(_ent((i 8)))))
				(_gen(_int BAR0_U 203 0 861(_ent(_string \"1111111111111111"\))))
				(_gen(_int BAR0_L 203 0 862(_ent(_string \"1111111111111111"\))))
				(_gen(_int BAR1_U 203 0 863(_ent(_string \"1111111111111111"\))))
				(_gen(_int BAR1_L 203 0 864(_ent(_string \"1111111111111111"\))))
				(_gen(_int BAR2_U 203 0 865(_ent(_string \"1111111111111111"\))))
				(_gen(_int BAR2_L 203 0 866(_ent(_string \"1111111111111111"\))))
				(_gen(_int BAR3_U 203 0 867(_ent(_string \"1111111111111111"\))))
				(_gen(_int BAR3_L 203 0 868(_ent(_string \"1111111111111111"\))))
				(_gen(_int BAR4_U 203 0 869(_ent(_string \"1111111111111111"\))))
				(_gen(_int BAR4_L 203 0 870(_ent(_string \"1111111111111111"\))))
				(_gen(_int BAR5_U 203 0 871(_ent(_string \"1111111111111111"\))))
				(_gen(_int BAR5_L 203 0 872(_ent(_string \"1111111111111111"\))))
				(_gen(_int CARDBUS_CIS_POINTER -1 0 874(_ent(_code 0))))
				(_gen(_int CLASS_CODE -1 0 875(_ent(_code 1))))
				(_type(_int ~STRING~13 0 876(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int CMD_INTX_IMPLEMENTED 220 0 876(_ent(_string \"TRUE"\))))
				(_type(_int ~STRING~131 0 877(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int CPL_TIMEOUT_DISABLE_SUPPORTED 221 0 877(_ent(_string \"FALSE"\))))
				(_gen(_int CPL_TIMEOUT_RANGES_SUPPORTED -1 0 878(_ent(_code 2))))
				(_type(_int ~STRING~132 0 880(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DEV_CAP_EXT_TAG_SUPPORTED 222 0 880(_ent(_string \"FALSE"\))))
				(_gen(_int DEV_CAP_MAX_PAYLOAD_SUPPORTED -1 0 881(_ent((i 2)))))
				(_gen(_int DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT -1 0 882(_ent((i 0)))))
				(_gen(_int DEVICE_ID -1 0 883(_ent(_code 3))))
				(_type(_int ~STRING~133 0 885(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DISABLE_LANE_REVERSAL 223 0 885(_ent(_string \"TRUE"\))))
				(_type(_int ~STRING~134 0 886(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DISABLE_SCRAMBLING 224 0 886(_ent(_string \"FALSE"\))))
				(_gen(_int DSN_BASE_PTR -1 0 887(_ent(_code 4))))
				(_gen(_int DSN_CAP_NEXTPTR -1 0 888(_ent(_code 5))))
				(_type(_int ~STRING~135 0 889(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DSN_CAP_ON 225 0 889(_ent(_string \"TRUE"\))))
				(_gen(_int ENABLE_MSG_ROUTE -1 0 891(_ent(_code 6))))
				(_type(_int ~STRING~136 0 892(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int ENABLE_RX_TD_ECRC_TRIM 226 0 892(_ent(_string \"FALSE"\))))
				(_gen(_int EXPANSION_ROM_U -1 0 893(_ent(_code 7))))
				(_gen(_int EXPANSION_ROM_L -1 0 894(_ent(_code 8))))
				(_gen(_int EXT_CFG_CAP_PTR -1 0 895(_ent(_code 9))))
				(_gen(_int EXT_CFG_XP_CAP_PTR -1 0 896(_ent(_code 10))))
				(_gen(_int HEADER_TYPE -1 0 897(_ent(_code 11))))
				(_gen(_int INTERRUPT_PIN -1 0 898(_ent(_code 12))))
				(_type(_int ~STRING~137 0 900(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP 227 0 900(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~138 0 901(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP 228 0 901(_ent(_string \"FALSE"\))))
				(_gen(_int LINK_CAP_MAX_LINK_SPEED -1 0 902(_ent(_code 13))))
				(_gen(_int LINK_CAP_MAX_LINK_WIDTH -1 0 903(_ent(_code 14))))
				(_type(_int ~STRING~139 0 904(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE 229 0 904(_ent(_string \"FALSE"\))))
				(_gen(_int LINK_CONTROL_RCB -1 0 906(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 907(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int LINK_CTRL2_DEEMPHASIS 230 0 907(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1311 0 908(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE 231 0 908(_ent(_string \"FALSE"\))))
				(_gen(_int LINK_CTRL2_TARGET_LINK_SPEED -1 0 909(_ent(_code 15))))
				(_type(_int ~STRING~1312 0 910(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int LINK_STATUS_SLOT_CLOCK_CONFIG 232 0 910(_ent(_string \"FALSE"\))))
				(_gen(_int LL_ACK_TIMEOUT -1 0 912(_ent(_code 16))))
				(_type(_int ~STRING~1313 0 913(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int LL_ACK_TIMEOUT_EN 233 0 913(_ent(_string \"FALSE"\))))
				(_gen(_int LL_ACK_TIMEOUT_FUNC -1 0 914(_ent((i 0)))))
				(_gen(_int LL_REPLAY_TIMEOUT -1 0 915(_ent(_code 17))))
				(_type(_int ~STRING~1314 0 916(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int LL_REPLAY_TIMEOUT_EN 234 0 916(_ent(_string \"TRUE"\))))
				(_gen(_int LL_REPLAY_TIMEOUT_FUNC -1 0 917(_ent((i 1)))))
				(_gen(_int LTSSM_MAX_LINK_WIDTH -1 0 919(_ent(_code 18))))
				(_type(_int ~STRING~1315 0 920(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int MSI_DECODE_ENABLE 235 0 920(_ent(_string \"TRUE"\))))
				(_gen(_int MSI_CAP_MULTIMSGCAP -1 0 921(_ent((i 0)))))
				(_gen(_int MSI_CAP_MULTIMSG_EXTENSION -1 0 922(_ent((i 0)))))
				(_type(_int ~STRING~1316 0 923(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int MSI_CAP_ON 236 0 923(_ent(_string \"TRUE"\))))
				(_type(_int ~STRING~1317 0 924(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int MSI_CAP_PER_VECTOR_MASKING_CAPABLE 237 0 924(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1318 0 925(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int MSI_CAP_64_BIT_ADDR_CAPABLE 238 0 925(_ent(_string \"TRUE"\))))
				(_type(_int ~STRING~1319 0 927(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int MSIX_CAP_ON 239 0 927(_ent(_string \"FALSE"\))))
				(_gen(_int MSIX_CAP_PBA_BIR -1 0 928(_ent((i 0)))))
				(_gen(_int MSIX_CAP_PBA_OFFSET -1 0 929(_ent(_code 19))))
				(_gen(_int MSIX_CAP_TABLE_BIR -1 0 930(_ent((i 0)))))
				(_gen(_int MSIX_CAP_TABLE_OFFSET -1 0 931(_ent(_code 20))))
				(_gen(_int MSIX_CAP_TABLE_SIZE -1 0 932(_ent(_code 21))))
				(_gen(_int PCIE_CAP_DEVICE_PORT_TYPE -1 0 934(_ent(_code 22))))
				(_gen(_int PCIE_CAP_INT_MSG_NUM -1 0 935(_ent(_code 23))))
				(_gen(_int PCIE_CAP_NEXTPTR -1 0 936(_ent(_code 24))))
				(_type(_int ~STRING~1320 0 937(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PCIE_DRP_ENABLE 240 0 937(_ent(_string \"FALSE"\))))
				(_gen(_int PIPE_PIPELINE_STAGES -1 0 938(_ent((i 0)))))
				(_type(_int ~STRING~1321 0 940(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PM_CAP_DSI 241 0 940(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1322 0 941(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PM_CAP_D1SUPPORT 242 0 941(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1323 0 942(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PM_CAP_D2SUPPORT 243 0 942(_ent(_string \"FALSE"\))))
				(_gen(_int PM_CAP_NEXTPTR -1 0 943(_ent(_code 25))))
				(_gen(_int PM_CAP_PMESUPPORT -1 0 944(_ent(_code 26))))
				(_type(_int ~STRING~1324 0 945(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PM_CSR_NOSOFTRST 244 0 945(_ent(_string \"TRUE"\))))
				(_gen(_int PM_DATA_SCALE0 -1 0 947(_ent(_code 27))))
				(_gen(_int PM_DATA_SCALE1 -1 0 948(_ent(_code 28))))
				(_gen(_int PM_DATA_SCALE2 -1 0 949(_ent(_code 29))))
				(_gen(_int PM_DATA_SCALE3 -1 0 950(_ent(_code 30))))
				(_gen(_int PM_DATA_SCALE4 -1 0 951(_ent(_code 31))))
				(_gen(_int PM_DATA_SCALE5 -1 0 952(_ent(_code 32))))
				(_gen(_int PM_DATA_SCALE6 -1 0 953(_ent(_code 33))))
				(_gen(_int PM_DATA_SCALE7 -1 0 954(_ent(_code 34))))
				(_gen(_int PM_DATA0 -1 0 956(_ent(_code 35))))
				(_gen(_int PM_DATA1 -1 0 957(_ent(_code 36))))
				(_gen(_int PM_DATA2 -1 0 958(_ent(_code 37))))
				(_gen(_int PM_DATA3 -1 0 959(_ent(_code 38))))
				(_gen(_int PM_DATA4 -1 0 960(_ent(_code 39))))
				(_gen(_int PM_DATA5 -1 0 961(_ent(_code 40))))
				(_gen(_int PM_DATA6 -1 0 962(_ent(_code 41))))
				(_gen(_int PM_DATA7 -1 0 963(_ent(_code 42))))
				(_gen(_int REF_CLK_FREQ -1 0 965(_ent((i 0)))))
				(_gen(_int REVISION_ID -1 0 966(_ent(_code 43))))
				(_type(_int ~STRING~1325 0 967(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int ROOT_CAP_CRS_SW_VISIBILITY 245 0 967(_ent(_string \"FALSE"\))))
				(_gen(_int SPARE_BIT0 -1 0 968(_ent((i 0)))))
				(_gen(_int SUBSYSTEM_ID -1 0 969(_ent(_code 44))))
				(_gen(_int SUBSYSTEM_VENDOR_ID -1 0 970(_ent(_code 45))))
				(_type(_int ~STRING~1326 0 972(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int SLOT_CAP_ATT_BUTTON_PRESENT 246 0 972(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1327 0 973(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int SLOT_CAP_ATT_INDICATOR_PRESENT 247 0 973(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1328 0 974(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int SLOT_CAP_ELEC_INTERLOCK_PRESENT 248 0 974(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1329 0 975(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int SLOT_CAP_HOTPLUG_CAPABLE 249 0 975(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1330 0 976(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int SLOT_CAP_HOTPLUG_SURPRISE 250 0 976(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1331 0 977(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int SLOT_CAP_MRL_SENSOR_PRESENT 251 0 977(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1332 0 978(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int SLOT_CAP_NO_CMD_COMPLETED_SUPPORT 252 0 978(_ent(_string \"FALSE"\))))
				(_gen(_int SLOT_CAP_PHYSICAL_SLOT_NUM -1 0 979(_ent(_code 46))))
				(_type(_int ~STRING~1333 0 980(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int SLOT_CAP_POWER_CONTROLLER_PRESENT 253 0 980(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1334 0 981(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int SLOT_CAP_POWER_INDICATOR_PRESENT 254 0 981(_ent(_string \"FALSE"\))))
				(_gen(_int SLOT_CAP_SLOT_POWER_LIMIT_SCALE -1 0 982(_ent((i 0)))))
				(_gen(_int SLOT_CAP_SLOT_POWER_LIMIT_VALUE -1 0 983(_ent(_code 47))))
				(_gen(_int TL_RX_RAM_RADDR_LATENCY -1 0 985(_ent((i 0)))))
				(_gen(_int TL_RX_RAM_RDATA_LATENCY -1 0 986(_ent((i 2)))))
				(_gen(_int TL_RX_RAM_WRITE_LATENCY -1 0 987(_ent((i 0)))))
				(_gen(_int TL_TX_RAM_RADDR_LATENCY -1 0 988(_ent((i 0)))))
				(_gen(_int TL_TX_RAM_RDATA_LATENCY -1 0 989(_ent((i 2)))))
				(_gen(_int TL_TX_RAM_WRITE_LATENCY -1 0 990(_ent((i 0)))))
				(_type(_int ~STRING~1335 0 992(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int UPCONFIG_CAPABLE 255 0 992(_ent(_string \"TRUE"\))))
				(_type(_int ~STRING~1336 0 993(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int UPSTREAM_FACING 256 0 993(_ent(_string \"FALSE"\))))
				(_gen(_int USER_CLK_FREQ -1 0 994(_ent((i 1)))))
				(_gen(_int VC_BASE_PTR -1 0 995(_ent(_code 48))))
				(_gen(_int VC_CAP_NEXTPTR -1 0 996(_ent(_code 49))))
				(_type(_int ~STRING~1337 0 997(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int VC_CAP_ON 257 0 997(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1338 0 998(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int VC_CAP_REJECT_SNOOP_TRANSACTIONS 258 0 998(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1339 0 1000(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int VC0_CPL_INFINITE 259 0 1000(_ent(_string \"TRUE"\))))
				(_gen(_int VC0_RX_RAM_LIMIT -1 0 1001(_ent(_code 50))))
				(_gen(_int VC0_TOTAL_CREDITS_CD -1 0 1002(_ent((i 308)))))
				(_gen(_int VC0_TOTAL_CREDITS_CH -1 0 1003(_ent((i 36)))))
				(_gen(_int VC0_TOTAL_CREDITS_NPH -1 0 1004(_ent((i 12)))))
				(_gen(_int VC0_TOTAL_CREDITS_PD -1 0 1005(_ent((i 308)))))
				(_gen(_int VC0_TOTAL_CREDITS_PH -1 0 1006(_ent((i 32)))))
				(_gen(_int VC0_TX_LASTPACKET -1 0 1007(_ent((i 29)))))
				(_gen(_int VENDOR_ID -1 0 1009(_ent(_code 51))))
				(_gen(_int VSEC_BASE_PTR -1 0 1010(_ent(_code 52))))
				(_gen(_int VSEC_CAP_NEXTPTR -1 0 1011(_ent(_code 53))))
				(_type(_int ~STRING~1340 0 1012(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int VSEC_CAP_ON 260 0 1012(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1341 0 1014(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int ALLOW_X8_GEN2 261 0 1014(_ent(_string \"FALSE"\))))
				(_gen(_int AER_BASE_PTR -1 0 1015(_ent(_code 54))))
				(_type(_int ~STRING~1342 0 1016(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int AER_CAP_ECRC_CHECK_CAPABLE 262 0 1016(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1343 0 1017(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int AER_CAP_ECRC_GEN_CAPABLE 263 0 1017(_ent(_string \"FALSE"\))))
				(_gen(_int AER_CAP_ID -1 0 1018(_ent(_code 55))))
				(_gen(_int AER_CAP_INT_MSG_NUM_MSI -1 0 1019(_ent(_code 56))))
				(_gen(_int AER_CAP_INT_MSG_NUM_MSIX -1 0 1020(_ent(_code 57))))
				(_gen(_int AER_CAP_NEXTPTR -1 0 1021(_ent(_code 58))))
				(_type(_int ~STRING~1344 0 1022(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int AER_CAP_ON 264 0 1022(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1345 0 1023(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int AER_CAP_PERMIT_ROOTERR_UPDATE 265 0 1023(_ent(_string \"TRUE"\))))
				(_gen(_int AER_CAP_VERSION -1 0 1024(_ent(_code 59))))
				(_gen(_int CAPABILITIES_PTR -1 0 1026(_ent(_code 60))))
				(_gen(_int CRM_MODULE_RSTS -1 0 1027(_ent(_code 61))))
				(_gen(_int DEV_CAP_ENDPOINT_L0S_LATENCY -1 0 1028(_ent((i 0)))))
				(_gen(_int DEV_CAP_ENDPOINT_L1_LATENCY -1 0 1029(_ent((i 0)))))
				(_type(_int ~STRING~1346 0 1030(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 266 0 1030(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1347 0 1031(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DEV_CAP_ROLE_BASED_ERROR 267 0 1031(_ent(_string \"TRUE"\))))
				(_gen(_int DEV_CAP_RSVD_14_12 -1 0 1032(_ent((i 0)))))
				(_gen(_int DEV_CAP_RSVD_17_16 -1 0 1033(_ent((i 0)))))
				(_gen(_int DEV_CAP_RSVD_31_29 -1 0 1034(_ent((i 0)))))
				(_type(_int ~STRING~1348 0 1035(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE 268 0 1035(_ent(_string \"TRUE"\))))
				(_type(_int ~STRING~1349 0 1036(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE 269 0 1036(_ent(_string \"TRUE"\))))
				(_type(_int ~STRING~1350 0 1037(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DEV_CONTROL_AUX_POWER_SUPPORTED 270 0 1037(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1351 0 1039(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DISABLE_ASPM_L1_TIMER 271 0 1039(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1352 0 1040(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DISABLE_BAR_FILTERING 272 0 1040(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1353 0 1041(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DISABLE_ID_CHECK 273 0 1041(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1354 0 1042(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DISABLE_RX_TC_FILTER 274 0 1042(_ent(_string \"FALSE"\))))
				(_gen(_int DNSTREAM_LINK_NUM -1 0 1043(_ent(_code 62))))
				(_type(_int ~STRING~1355 0 1045(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DS_PORT_HOT_RST 275 0 1045(_ent(_string \"FALSE"\))))
				(_gen(_int DSN_CAP_ID -1 0 1046(_ent(_code 63))))
				(_gen(_int DSN_CAP_VERSION -1 0 1047(_ent(_code 64))))
				(_type(_int ~STRING~1356 0 1048(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int ENTER_RVRY_EI_L0 276 0 1048(_ent(_string \"TRUE"\))))
				(_gen(_int INFER_EI -1 0 1049(_ent(_code 65))))
				(_type(_int ~STRING~1357 0 1050(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int IS_SWITCH 277 0 1050(_ent(_string \"FALSE"\))))
				(_gen(_int LAST_CONFIG_DWORD -1 0 1052(_ent(_code 66))))
				(_gen(_int LINK_CAP_ASPM_SUPPORT -1 0 1053(_ent((i 1)))))
				(_type(_int ~STRING~1358 0 1054(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int LINK_CAP_CLOCK_POWER_MANAGEMENT 278 0 1054(_ent(_string \"FALSE"\))))
				(_gen(_int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 -1 0 1055(_ent((i 7)))))
				(_gen(_int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 -1 0 1056(_ent((i 7)))))
				(_gen(_int LINK_CAP_L0S_EXIT_LATENCY_GEN1 -1 0 1057(_ent((i 7)))))
				(_gen(_int LINK_CAP_L0S_EXIT_LATENCY_GEN2 -1 0 1058(_ent((i 7)))))
				(_gen(_int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 -1 0 1059(_ent((i 7)))))
				(_gen(_int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 -1 0 1060(_ent((i 7)))))
				(_gen(_int LINK_CAP_L1_EXIT_LATENCY_GEN1 -1 0 1061(_ent((i 7)))))
				(_gen(_int LINK_CAP_L1_EXIT_LATENCY_GEN2 -1 0 1062(_ent((i 7)))))
				(_gen(_int LINK_CAP_RSVD_23_22 -1 0 1063(_ent((i 0)))))
				(_gen(_int MSI_BASE_PTR -1 0 1065(_ent(_code 67))))
				(_gen(_int MSI_CAP_ID -1 0 1066(_ent(_code 68))))
				(_gen(_int MSI_CAP_NEXTPTR -1 0 1067(_ent(_code 69))))
				(_gen(_int MSIX_BASE_PTR -1 0 1068(_ent(_code 70))))
				(_gen(_int MSIX_CAP_ID -1 0 1069(_ent(_code 71))))
				(_gen(_int MSIX_CAP_NEXTPTR -1 0 1070(_ent(_code 72))))
				(_gen(_int N_FTS_COMCLK_GEN1 -1 0 1071(_ent((i 255)))))
				(_gen(_int N_FTS_COMCLK_GEN2 -1 0 1072(_ent((i 254)))))
				(_gen(_int N_FTS_GEN1 -1 0 1073(_ent((i 255)))))
				(_gen(_int N_FTS_GEN2 -1 0 1074(_ent((i 255)))))
				(_gen(_int PCIE_BASE_PTR -1 0 1076(_ent(_code 73))))
				(_gen(_int PCIE_CAP_CAPABILITY_ID -1 0 1077(_ent(_code 74))))
				(_gen(_int PCIE_CAP_CAPABILITY_VERSION -1 0 1078(_ent(_code 75))))
				(_type(_int ~STRING~1359 0 1079(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PCIE_CAP_ON 279 0 1079(_ent(_string \"TRUE"\))))
				(_gen(_int PCIE_CAP_RSVD_15_14 -1 0 1080(_ent((i 0)))))
				(_type(_int ~STRING~1360 0 1081(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PCIE_CAP_SLOT_IMPLEMENTED 280 0 1081(_ent(_string \"FALSE"\))))
				(_gen(_int PCIE_REVISION -1 0 1082(_ent((i 2)))))
				(_gen(_int PGL0_LANE -1 0 1083(_ent((i 0)))))
				(_gen(_int PGL1_LANE -1 0 1084(_ent((i 1)))))
				(_gen(_int PGL2_LANE -1 0 1085(_ent((i 2)))))
				(_gen(_int PGL3_LANE -1 0 1086(_ent((i 3)))))
				(_gen(_int PGL4_LANE -1 0 1087(_ent((i 4)))))
				(_gen(_int PGL5_LANE -1 0 1088(_ent((i 5)))))
				(_gen(_int PGL6_LANE -1 0 1089(_ent((i 6)))))
				(_gen(_int PGL7_LANE -1 0 1090(_ent((i 7)))))
				(_gen(_int PL_AUTO_CONFIG -1 0 1091(_ent((i 0)))))
				(_type(_int ~STRING~1361 0 1092(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PL_FAST_TRAIN 281 0 1092(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1362 0 1093(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PCIE_EXT_CLK 282 0 1093(_ent(_string \"TRUE"\))))
				(_type(_int ~STRING~1363 0 1094(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int NO_SLV_ERR 283 0 1094(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1364 0 1095(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PCIE_EXT_GT_COMMON 284 0 1095(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1365 0 1096(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int EXT_CH_GT_DRP 285 0 1096(_ent(_string \"FALSE"\))))
				(_gen(_int TX_MARGIN_FULL_0 -1 0 1098(_ent(_code 76))))
				(_gen(_int TX_MARGIN_FULL_1 -1 0 1099(_ent(_code 77))))
				(_gen(_int TX_MARGIN_FULL_2 -1 0 1100(_ent(_code 78))))
				(_gen(_int TX_MARGIN_FULL_3 -1 0 1101(_ent(_code 79))))
				(_gen(_int TX_MARGIN_FULL_4 -1 0 1102(_ent(_code 80))))
				(_gen(_int TX_MARGIN_LOW_0 -1 0 1103(_ent(_code 81))))
				(_gen(_int TX_MARGIN_LOW_1 -1 0 1104(_ent(_code 82))))
				(_gen(_int TX_MARGIN_LOW_2 -1 0 1105(_ent(_code 83))))
				(_gen(_int TX_MARGIN_LOW_3 -1 0 1106(_ent(_code 84))))
				(_gen(_int TX_MARGIN_LOW_4 -1 0 1107(_ent(_code 85))))
				(_gen(_int PM_BASE_PTR -1 0 1108(_ent(_code 86))))
				(_gen(_int PM_CAP_AUXCURRENT -1 0 1109(_ent((i 0)))))
				(_gen(_int PM_CAP_ID -1 0 1110(_ent(_code 87))))
				(_type(_int ~STRING~1366 0 1111(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PM_CAP_ON 286 0 1111(_ent(_string \"TRUE"\))))
				(_type(_int ~STRING~1367 0 1112(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PM_CAP_PME_CLOCK 287 0 1112(_ent(_string \"FALSE"\))))
				(_gen(_int PM_CAP_RSVD_04 -1 0 1113(_ent((i 0)))))
				(_gen(_int PM_CAP_VERSION -1 0 1114(_ent((i 3)))))
				(_type(_int ~STRING~1368 0 1115(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PM_CSR_BPCCEN 288 0 1115(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1369 0 1116(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PM_CSR_B2B3 289 0 1116(_ent(_string \"FALSE"\))))
				(_gen(_int RECRC_CHK -1 0 1118(_ent((i 0)))))
				(_type(_int ~STRING~1370 0 1119(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int RECRC_CHK_TRIM 290 0 1119(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1371 0 1120(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int SELECT_DLL_IF 291 0 1120(_ent(_string \"FALSE"\))))
				(_gen(_int SPARE_BIT1 -1 0 1121(_ent((i 0)))))
				(_gen(_int SPARE_BIT2 -1 0 1122(_ent((i 0)))))
				(_gen(_int SPARE_BIT3 -1 0 1123(_ent((i 0)))))
				(_gen(_int SPARE_BIT4 -1 0 1124(_ent((i 0)))))
				(_gen(_int SPARE_BIT5 -1 0 1125(_ent((i 0)))))
				(_gen(_int SPARE_BIT6 -1 0 1126(_ent((i 0)))))
				(_gen(_int SPARE_BIT7 -1 0 1127(_ent((i 0)))))
				(_gen(_int SPARE_BIT8 -1 0 1128(_ent((i 0)))))
				(_gen(_int SPARE_BYTE0 -1 0 1129(_ent(_code 88))))
				(_gen(_int SPARE_BYTE1 -1 0 1130(_ent(_code 89))))
				(_gen(_int SPARE_BYTE2 -1 0 1131(_ent(_code 90))))
				(_gen(_int SPARE_BYTE3 -1 0 1132(_ent(_code 91))))
				(_gen(_int SPARE_WORD0 -1 0 1133(_ent(_code 92))))
				(_gen(_int SPARE_WORD1 -1 0 1134(_ent(_code 93))))
				(_gen(_int SPARE_WORD2 -1 0 1135(_ent(_code 94))))
				(_gen(_int SPARE_WORD3 -1 0 1136(_ent(_code 95))))
				(_type(_int ~STRING~1372 0 1138(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int TL_RBYPASS 292 0 1138(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1373 0 1139(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int TL_TFC_DISABLE 293 0 1139(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1374 0 1140(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int TL_TX_CHECKS_DISABLE 294 0 1140(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1375 0 1141(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int EXIT_LOOPBACK_ON_EI 295 0 1141(_ent(_string \"TRUE"\))))
				(_type(_int ~STRING~1376 0 1142(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int UR_INV_REQ 296 0 1142(_ent(_string \"TRUE"\))))
				(_gen(_int VC_CAP_ID -1 0 1144(_ent(_code 96))))
				(_gen(_int VC_CAP_VERSION -1 0 1145(_ent(_code 97))))
				(_gen(_int VSEC_CAP_HDR_ID -1 0 1146(_ent(_code 98))))
				(_gen(_int VSEC_CAP_HDR_LENGTH -1 0 1147(_ent(_code 99))))
				(_gen(_int VSEC_CAP_HDR_REVISION -1 0 1148(_ent(_code 100))))
				(_gen(_int VSEC_CAP_ID -1 0 1149(_ent(_code 101))))
				(_type(_int ~STRING~1377 0 1150(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int VSEC_CAP_IS_LINK_VISIBLE 297 0 1150(_ent(_string \"TRUE"\))))
				(_gen(_int VSEC_CAP_VERSION -1 0 1151(_ent(_code 102))))
				(_gen(_int C_BASEADDR_U -1 0 1153(_ent(_code 103))))
				(_gen(_int C_BASEADDR_L -1 0 1154(_ent(_code 104))))
				(_gen(_int C_HIGHADDR_U -1 0 1155(_ent(_code 105))))
				(_gen(_int C_HIGHADDR_L -1 0 1156(_ent(_code 106))))
				(_gen(_int C_MAX_LNK_WDT -1 0 1158(_ent((i 1)))))
				(_type(_int ~STRING~1378 0 1159(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int C_ROOT_PORT 298 0 1159(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1379 0 1160(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int C_RP_BAR_HIDE 299 0 1160(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1380 0 1161(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int C_RX_REALIGN 300 0 1161(_ent(_string \"TRUE"\))))
				(_type(_int ~STRING~1381 0 1162(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int C_RX_PRESERVE_ORDER 301 0 1162(_ent(_string \"FALSE"\))))
				(_gen(_int C_LAST_CORE_CAP_ADDR -1 0 1163(_ent(_code 107))))
				(_gen(_int C_VSEC_CAP_ADDR -1 0 1164(_ent(_code 108))))
				(_type(_int ~STRING~1382 0 1165(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int C_VSEC_CAP_LAST 302 0 1165(_ent(_string \"FALSE"\))))
				(_gen(_int C_VSEC_ID -1 0 1166(_ent(_code 109))))
				(_gen(_int C_DEVICE_NUMBER -1 0 1167(_ent((i 0)))))
				(_gen(_int C_NUM_USER_INTR -1 0 1168(_ent((i 0)))))
				(_gen(_int C_USER_PTR -1 0 1169(_ent(_code 110))))
				(_gen(_int C_COMP_TIMEOUT -1 0 1170(_ent((i 0)))))
				(_gen(_int PTR_WIDTH -1 0 1171(_ent((i 4)))))
				(_type(_int ~STRING~1383 0 1172(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int C_FAMILY 303 0 1172(_ent(_string \"V6"\))))
				(_type(_int ~STRING~1384 0 1178(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int USR_CFG 304 0 1178(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1385 0 1179(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int USR_EXT_CFG 305 0 1179(_ent(_string \"FALSE"\))))
				(_gen(_int LINK_CAP_L0S_EXIT_LATENCY -1 0 1180(_ent((i 7)))))
				(_gen(_int LINK_CAP_L1_EXIT_LATENCY -1 0 1181(_ent((i 7)))))
				(_type(_int ~STRING~1386 0 1182(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PLM_AUTO_CONFIG 306 0 1182(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1387 0 1183(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int FAST_TRAIN 307 0 1183(_ent(_string \"FALSE"\))))
				(_gen(_int PCIE_GENERIC -1 0 1184(_ent(_code 111))))
				(_gen(_int GTP_SEL -1 0 1185(_ent((i 0)))))
				(_gen(_int CFG_VEN_ID -1 0 1186(_ent(_code 112))))
				(_gen(_int CFG_DEV_ID -1 0 1187(_ent(_code 113))))
				(_gen(_int CFG_REV_ID -1 0 1188(_ent(_code 114))))
				(_gen(_int CFG_SUBSYS_VEN_ID -1 0 1189(_ent(_code 115))))
				(_gen(_int CFG_SUBSYS_ID -1 0 1190(_ent(_code 116))))
				(_type(_int ~STRING~1388 0 1196(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int AER_CAP_MULTIHEADER 308 0 1196(_ent(_string \"FALSE"\))))
				(_gen(_int AER_CAP_OPTIONAL_ERR_SUPPORT -1 0 1197(_ent(_code 117))))
				(_type(_int ~STRING~1389 0 1198(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DEV_CAP2_ARI_FORWARDING_SUPPORTED 309 0 1198(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1390 0 1199(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED 310 0 1199(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1391 0 1200(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED 311 0 1200(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1392 0 1201(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED 312 0 1201(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1393 0 1202(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DEV_CAP2_CAS128_COMPLETER_SUPPORTED 313 0 1202(_ent(_string \"FALSE"\))))
				(_gen(_int DEV_CAP2_TPH_COMPLETER_SUPPORTED -1 0 1203(_ent(_code 118))))
				(_type(_int ~STRING~1394 0 1204(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DEV_CONTROL_EXT_TAG_DEFAULT 314 0 1204(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1395 0 1205(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DISABLE_RX_POISONED_RESP 315 0 1205(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~1396 0 1206(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int LINK_CAP_ASPM_OPTIONALITY 316 0 1206(_ent(_string \"FALSE"\))))
				(_gen(_int RBAR_BASE_PTR -1 0 1207(_ent(_code 119))))
				(_gen(_int RBAR_CAP_CONTROL_ENCODEDBAR0 -1 0 1208(_ent(_code 120))))
				(_gen(_int RBAR_CAP_CONTROL_ENCODEDBAR1 -1 0 1209(_ent(_code 121))))
				(_gen(_int RBAR_CAP_CONTROL_ENCODEDBAR2 -1 0 1210(_ent(_code 122))))
				(_gen(_int RBAR_CAP_CONTROL_ENCODEDBAR3 -1 0 1211(_ent(_code 123))))
				(_gen(_int RBAR_CAP_CONTROL_ENCODEDBAR4 -1 0 1212(_ent(_code 124))))
				(_gen(_int RBAR_CAP_CONTROL_ENCODEDBAR5 -1 0 1213(_ent(_code 125))))
				(_gen(_int RBAR_CAP_INDEX0 -1 0 1214(_ent(_code 126))))
				(_gen(_int RBAR_CAP_INDEX1 -1 0 1215(_ent(_code 127))))
				(_gen(_int RBAR_CAP_INDEX2 -1 0 1216(_ent(_code 128))))
				(_gen(_int RBAR_CAP_INDEX3 -1 0 1217(_ent(_code 129))))
				(_gen(_int RBAR_CAP_INDEX4 -1 0 1218(_ent(_code 130))))
				(_gen(_int RBAR_CAP_INDEX5 -1 0 1219(_ent(_code 131))))
				(_type(_int ~STRING~1397 0 1220(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int RBAR_CAP_ON 317 0 1220(_ent(_string \"FALSE"\))))
				(_gen(_int RBAR_CAP_SUP0 -1 0 1221(_ent(_code 132))))
				(_gen(_int RBAR_CAP_SUP1 -1 0 1222(_ent(_code 133))))
				(_gen(_int RBAR_CAP_SUP2 -1 0 1223(_ent(_code 134))))
				(_gen(_int RBAR_CAP_SUP3 -1 0 1224(_ent(_code 135))))
				(_gen(_int RBAR_CAP_SUP4 -1 0 1225(_ent(_code 136))))
				(_gen(_int RBAR_CAP_SUP5 -1 0 1226(_ent(_code 137))))
				(_gen(_int RBAR_NUM -1 0 1227(_ent(_code 138))))
				(_type(_int ~STRING~1398 0 1228(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int TRN_NP_FC 318 0 1228(_ent(_string \"TRUE"\))))
				(_type(_int ~STRING~1399 0 1229(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int TRN_DW 319 0 1229(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~13100 0 1230(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int UR_ATOMIC 320 0 1230(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~13101 0 1231(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int UR_PRS_RESPONSE 321 0 1231(_ent(_string \"TRUE"\))))
				(_type(_int ~STRING~13102 0 1232(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int USER_CLK2_DIV2 322 0 1232(_ent(_string \"FALSE"\))))
				(_gen(_int VC0_TOTAL_CREDITS_NPD -1 0 1233(_ent((i 24)))))
				(_gen(_int LINK_CAP_RSVD_23 -1 0 1234(_ent((i 0)))))
				(_gen(_int CFG_ECRC_ERR_CPLSTAT -1 0 1235(_ent((i 0)))))
				(_type(_int ~STRING~13103 0 1236(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DISABLE_ERR_MSG 323 0 1236(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~13104 0 1237(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DISABLE_LOCKED_FILTER 324 0 1237(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~13105 0 1238(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DISABLE_PPM_FILTER 325 0 1238(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~13106 0 1239(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED 326 0 1239(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~13107 0 1240(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int INTERRUPT_STAT_AUTO 327 0 1240(_ent(_string \"TRUE"\))))
				(_type(_int ~STRING~13108 0 1241(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int MPS_FORCE 328 0 1241(_ent(_string \"FALSE"\))))
				(_gen(_int PM_ASPML0S_TIMEOUT -1 0 1242(_ent(_code 139))))
				(_type(_int ~STRING~13109 0 1243(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PM_ASPML0S_TIMEOUT_EN 329 0 1243(_ent(_string \"FALSE"\))))
				(_gen(_int PM_ASPML0S_TIMEOUT_FUNC -1 0 1244(_ent((i 0)))))
				(_type(_int ~STRING~13110 0 1245(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PM_ASPM_FASTEXIT 330 0 1245(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~13111 0 1246(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PM_MF 331 0 1246(_ent(_string \"FALSE"\))))
				(_gen(_int RP_AUTO_SPD -1 0 1247(_ent(_code 140))))
				(_gen(_int RP_AUTO_SPD_LOOPCNT -1 0 1248(_ent(_code 141))))
				(_type(_int ~STRING~13112 0 1249(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int SIM_VERSION 332 0 1249(_ent(_string \"1.0"\))))
				(_type(_int ~STRING~13113 0 1250(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int SSL_MESSAGE_AUTO 333 0 1250(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~13114 0 1251(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int TECRC_EP_INV 334 0 1251(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~13115 0 1252(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int UR_CFG1 335 0 1252(_ent(_string \"TRUE"\))))
				(_type(_int ~STRING~13116 0 1253(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int USE_RID_PINS 336 0 1253(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~13117 0 1254(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED 337 0 1254(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~13118 0 1255(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED 338 0 1255(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~13119 0 1256(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DEV_CAP2_LTR_MECHANISM_SUPPORTED 339 0 1256(_ent(_string \"FALSE"\))))
				(_gen(_int DEV_CAP2_MAX_ENDEND_TLP_PREFIXES -1 0 1257(_ent(_code 142))))
				(_type(_int ~STRING~13120 0 1258(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING 340 0 1258(_ent(_string \"FALSE"\))))
				(_gen(_int RBAR_CAP_ID -1 0 1259(_ent(_code 143))))
				(_gen(_int RBAR_CAP_NEXTPTR -1 0 1260(_ent(_code 144))))
				(_gen(_int RBAR_CAP_VERSION -1 0 1261(_ent(_code 145))))
				(_type(_int ~STRING~13121 0 1262(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PCIE_USE_MODE 341 0 1262(_ent(_string \"1.0"\))))
				(_type(_int ~STRING~13122 0 1263(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PCIE_GT_DEVICE 342 0 1263(_ent(_string \"GTP"\))))
				(_gen(_int PCIE_CHAN_BOND -1 0 1264(_ent((i 1)))))
				(_type(_int ~STRING~13123 0 1265(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PCIE_PLL_SEL 343 0 1265(_ent(_string \"CPLL"\))))
				(_type(_int ~STRING~13124 0 1266(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PCIE_ASYNC_EN 344 0 1266(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~13125 0 1267(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int PCIE_TXBUF_EN 345 0 1267(_ent(_string \"FALSE"\))))
				(_type(_int ~STRING~13126 0 1268(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int EXT_PIPE_INTERFACE 346 0 1268(_ent(_string \"FALSE"\))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13 0 1274(_array -2((_dto c 146 i 0)))))
				(_port(_int pci_exp_txp 347 0 1274(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13128 0 1275(_array -2((_dto c 147 i 0)))))
				(_port(_int pci_exp_txn 348 0 1275(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13130 0 1277(_array -2((_dto c 148 i 0)))))
				(_port(_int pci_exp_rxp 349 0 1277(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13132 0 1278(_array -2((_dto c 149 i 0)))))
				(_port(_int pci_exp_rxn 350 0 1278(_ent (_in))))
				(_port(_int qpll_drp_crscode 204 0 1279(_ent (_in))))
				(_port(_int qpll_drp_fsm 205 0 1280(_ent (_in))))
				(_port(_int qpll_drp_done 206 0 1281(_ent (_in))))
				(_port(_int qpll_drp_reset 206 0 1282(_ent (_in))))
				(_port(_int qpll_qplllock 206 0 1283(_ent (_in))))
				(_port(_int qpll_qplloutclk 206 0 1284(_ent (_in))))
				(_port(_int qpll_qplloutrefclk 206 0 1285(_ent (_in))))
				(_port(_int qpll_qplld 206 0 1286(_ent (_out))))
				(_port(_int qpll_qpllreset 206 0 1287(_ent (_out))))
				(_port(_int qpll_drp_clk 206 0 1288(_ent (_out))))
				(_port(_int qpll_drp_rst_n 206 0 1289(_ent (_out))))
				(_port(_int qpll_drp_ovrd 206 0 1290(_ent (_out))))
				(_port(_int qpll_drp_gen3 206 0 1291(_ent (_out))))
				(_port(_int qpll_drp_start 206 0 1292(_ent (_out))))
				(_port(_int pipe_txprbssel 207 0 1294(_ent (_in))))
				(_port(_int pipe_rxprbssel 207 0 1295(_ent (_in))))
				(_port(_int pipe_txprbsforceerr -2 0 1296(_ent (_in))))
				(_port(_int pipe_rxprbscntreset -2 0 1297(_ent (_in))))
				(_port(_int pipe_loopback 207 0 1298(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13134 0 1299(_array -2((_dto c 150 i 0)))))
				(_port(_int pipe_txinhibit 351 0 1299(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13136 0 1301(_array -2((_dto c 151 i 0)))))
				(_port(_int pipe_rxprbserr 352 0 1301(_ent (_out))))
				(_port(_int pipe_rst_fsm 208 0 1304(_ent (_out))))
				(_port(_int pipe_qrst_fsm 204 0 1305(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*5}-1~downto~0}~13 0 1306(_array -2((_dto c 152 i 0)))))
				(_port(_int pipe_rate_fsm 353 0 1306(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*6}-1~downto~0}~13 0 1307(_array -2((_dto c 153 i 0)))))
				(_port(_int pipe_sync_fsm_tx 354 0 1307(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*7}-1~downto~0}~13 0 1308(_array -2((_dto c 154 i 0)))))
				(_port(_int pipe_sync_fsm_rx 355 0 1308(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*7}-1~downto~0}~13138 0 1309(_array -2((_dto c 155 i 0)))))
				(_port(_int pipe_drp_fsm 356 0 1309(_ent (_out))))
				(_port(_int pipe_rst_idle -2 0 1311(_ent (_out))))
				(_port(_int pipe_qrst_idle -2 0 1312(_ent (_out))))
				(_port(_int pipe_rate_idle -2 0 1313(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13140 0 1314(_array -2((_dto c 156 i 0)))))
				(_port(_int pipe_eyescandataerror 357 0 1314(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*3}-1~downto~0}~13 0 1315(_array -2((_dto c 157 i 0)))))
				(_port(_int pipe_rxstatus 358 0 1315(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*15}-1~downto~0}~13 0 1316(_array -2((_dto c 158 i 0)))))
				(_port(_int pipe_dmonitorout 359 0 1316(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13142 0 1318(_array -2((_dto c 159 i 0)))))
				(_port(_int pipe_cpll_lock 360 0 1318(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{{{LINK_CAP_MAX_LINK_WIDTH/8}+1}-1~downto~0}~13 0 1319(_array -2((_dto c 160 i 0)))))
				(_port(_int pipe_qpll_lock 361 0 1319(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13144 0 1320(_array -2((_dto c 161 i 0)))))
				(_port(_int pipe_rxpmaresetdone 362 0 1320(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*3}-1~downto~0}~13146 0 1321(_array -2((_dto c 162 i 0)))))
				(_port(_int pipe_rxbufstatus 363 0 1321(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13148 0 1322(_array -2((_dto c 163 i 0)))))
				(_port(_int pipe_txphaligndone 364 0 1322(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13150 0 1323(_array -2((_dto c 164 i 0)))))
				(_port(_int pipe_txphinitdone 365 0 1323(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13152 0 1324(_array -2((_dto c 165 i 0)))))
				(_port(_int pipe_txdlysresetdone 366 0 1324(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13154 0 1325(_array -2((_dto c 166 i 0)))))
				(_port(_int pipe_rxphaligndone 367 0 1325(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13156 0 1326(_array -2((_dto c 167 i 0)))))
				(_port(_int pipe_rxdlysresetdone 368 0 1326(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13158 0 1327(_array -2((_dto c 168 i 0)))))
				(_port(_int pipe_rxsyncdone 369 0 1327(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*8}-1~downto~0}~13 0 1328(_array -2((_dto c 169 i 0)))))
				(_port(_int pipe_rxdisperr 370 0 1328(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*8}-1~downto~0}~13160 0 1329(_array -2((_dto c 170 i 0)))))
				(_port(_int pipe_rxnotintable 371 0 1329(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13162 0 1330(_array -2((_dto c 171 i 0)))))
				(_port(_int pipe_rxcommadet 372 0 1330(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13164 0 1332(_array -2((_dto c 172 i 0)))))
				(_port(_int gt_ch_drp_rdy 373 0 1332(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13166 0 1333(_array -2((_dto c 173 i 0)))))
				(_port(_int pipe_debug_0 374 0 1333(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13168 0 1334(_array -2((_dto c 174 i 0)))))
				(_port(_int pipe_debug_1 375 0 1334(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13170 0 1335(_array -2((_dto c 175 i 0)))))
				(_port(_int pipe_debug_2 376 0 1335(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13172 0 1336(_array -2((_dto c 176 i 0)))))
				(_port(_int pipe_debug_3 377 0 1336(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13174 0 1337(_array -2((_dto c 177 i 0)))))
				(_port(_int pipe_debug_4 378 0 1337(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13176 0 1338(_array -2((_dto c 178 i 0)))))
				(_port(_int pipe_debug_5 379 0 1338(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13178 0 1339(_array -2((_dto c 179 i 0)))))
				(_port(_int pipe_debug_6 380 0 1339(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13180 0 1340(_array -2((_dto c 180 i 0)))))
				(_port(_int pipe_debug_7 381 0 1340(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13182 0 1341(_array -2((_dto c 181 i 0)))))
				(_port(_int pipe_debug_8 382 0 1341(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13184 0 1342(_array -2((_dto c 182 i 0)))))
				(_port(_int pipe_debug_9 383 0 1342(_ent (_out))))
				(_port(_int pipe_debug 209 0 1343(_ent (_out))))
				(_port(_int common_commands_in 204 0 1345(_ent (_in))))
				(_port(_int pipe_rx_0_sigs 210 0 1346(_ent (_in))))
				(_port(_int pipe_rx_1_sigs 210 0 1347(_ent (_in))))
				(_port(_int pipe_rx_2_sigs 210 0 1348(_ent (_in))))
				(_port(_int pipe_rx_3_sigs 210 0 1349(_ent (_in))))
				(_port(_int pipe_rx_4_sigs 210 0 1350(_ent (_in))))
				(_port(_int pipe_rx_5_sigs 210 0 1351(_ent (_in))))
				(_port(_int pipe_rx_6_sigs 210 0 1352(_ent (_in))))
				(_port(_int pipe_rx_7_sigs 210 0 1353(_ent (_in))))
				(_port(_int common_commands_out 204 0 1355(_ent (_out))))
				(_port(_int pipe_tx_0_sigs 210 0 1356(_ent (_out))))
				(_port(_int pipe_tx_1_sigs 210 0 1357(_ent (_out))))
				(_port(_int pipe_tx_2_sigs 210 0 1358(_ent (_out))))
				(_port(_int pipe_tx_3_sigs 210 0 1359(_ent (_out))))
				(_port(_int pipe_tx_4_sigs 210 0 1360(_ent (_out))))
				(_port(_int pipe_tx_5_sigs 210 0 1361(_ent (_out))))
				(_port(_int pipe_tx_6_sigs 210 0 1362(_ent (_out))))
				(_port(_int pipe_tx_7_sigs 210 0 1363(_ent (_out))))
				(_port(_int INT_PCLK_OUT_SLAVE -2 0 1365(_ent (_out))))
				(_port(_int INT_RXUSRCLK_OUT -2 0 1366(_ent (_out))))
				(_port(_int INT_DCLK_OUT -2 0 1367(_ent (_out))))
				(_port(_int INT_USERCLK1_OUT -2 0 1368(_ent (_out))))
				(_port(_int INT_USERCLK2_OUT -2 0 1369(_ent (_out))))
				(_port(_int INT_OOBCLK_OUT -2 0 1370(_ent (_out))))
				(_port(_int INT_MMCM_LOCK_OUT -2 0 1371(_ent (_out))))
				(_port(_int INT_QPLLLOCK_OUT 206 0 1372(_ent (_out))))
				(_port(_int INT_QPLLOUTCLK_OUT 206 0 1373(_ent (_out))))
				(_port(_int INT_QPLLOUTREFCLK_OUT 206 0 1374(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13186 0 1375(_array -2((_dto c 183 i 0)))))
				(_port(_int INT_RXOUTCLK_OUT 384 0 1375(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13188 0 1376(_array -2((_dto c 184 i 0)))))
				(_port(_int INT_PCLK_SEL_SLAVE 385 0 1376(_ent (_in))))
				(_port(_int ext_ch_gt_drpclk -2 0 1378(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*9}-1~downto~0}~13 0 1379(_array -2((_dto c 185 i 0)))))
				(_port(_int ext_ch_gt_drpaddr 386 0 1379(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13190 0 1380(_array -2((_dto c 186 i 0)))))
				(_port(_int ext_ch_gt_drpen 387 0 1380(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*16}-1~downto~0}~13 0 1381(_array -2((_dto c 187 i 0)))))
				(_port(_int ext_ch_gt_drpdi 388 0 1381(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13192 0 1382(_array -2((_dto c 188 i 0)))))
				(_port(_int ext_ch_gt_drpwe 389 0 1382(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*16}-1~downto~0}~13194 0 1384(_array -2((_dto c 189 i 0)))))
				(_port(_int ext_ch_gt_drpdo 390 0 1384(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13196 0 1385(_array -2((_dto c 190 i 0)))))
				(_port(_int ext_ch_gt_drprdy 391 0 1385(_ent (_out))))
				(_port(_int rx_np_ok -2 0 1391(_ent (_in))))
				(_port(_int rx_np_req -2 0 1392(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_DATA_WIDTH-1~downto~0}~13 0 1397(_array -2((_dto c 191 i 0)))))
				(_port(_int s_axis_rw_tdata 392 0 1397(_ent (_in))))
				(_port(_int s_axis_rw_tvalid -2 0 1398(_ent (_in))))
				(_port(_int s_axis_rw_tready -2 0 1399(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{STRB_WIDTH-1~downto~0}~13 0 1400(_array -2((_dto c 192 i 0)))))
				(_port(_int s_axis_rw_tstrb 393 0 1400(_ent (_in))))
				(_port(_int s_axis_rw_tlast -2 0 1401(_ent (_in))))
				(_port(_int s_axis_rw_tuser 211 0 1402(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_DATA_WIDTH-1~downto~0}~13198 0 1406(_array -2((_dto c 193 i 0)))))
				(_port(_int s_axis_rr_tdata 394 0 1406(_ent (_in))))
				(_port(_int s_axis_rr_tvalid -2 0 1407(_ent (_in))))
				(_port(_int s_axis_rr_tready -2 0 1408(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{STRB_WIDTH-1~downto~0}~13200 0 1409(_array -2((_dto c 194 i 0)))))
				(_port(_int s_axis_rr_tstrb 395 0 1409(_ent (_in))))
				(_port(_int s_axis_rr_tlast -2 0 1410(_ent (_in))))
				(_port(_int s_axis_rr_tuser 211 0 1411(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_DATA_WIDTH-1~downto~0}~13202 0 1415(_array -2((_dto c 195 i 0)))))
				(_port(_int s_axis_cc_tdata 396 0 1415(_ent (_in))))
				(_port(_int s_axis_cc_tvalid -2 0 1416(_ent (_in))))
				(_port(_int s_axis_cc_tready -2 0 1417(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{STRB_WIDTH-1~downto~0}~13204 0 1418(_array -2((_dto c 196 i 0)))))
				(_port(_int s_axis_cc_tstrb 397 0 1418(_ent (_in))))
				(_port(_int s_axis_cc_tlast -2 0 1419(_ent (_in))))
				(_port(_int s_axis_cc_tuser 211 0 1420(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_DATA_WIDTH-1~downto~0}~13206 0 1424(_array -2((_dto c 197 i 0)))))
				(_port(_int m_axis_cw_tdata 398 0 1424(_ent (_out))))
				(_port(_int m_axis_cw_tvalid -2 0 1425(_ent (_out))))
				(_port(_int m_axis_cw_tready -2 0 1426(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{STRB_WIDTH-1~downto~0}~13208 0 1427(_array -2((_dto c 198 i 0)))))
				(_port(_int m_axis_cw_tstrb 399 0 1427(_ent (_out))))
				(_port(_int m_axis_cw_tlast -2 0 1428(_ent (_out))))
				(_port(_int m_axis_cw_tuser 212 0 1429(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_DATA_WIDTH-1~downto~0}~13210 0 1433(_array -2((_dto c 199 i 0)))))
				(_port(_int m_axis_cr_tdata 400 0 1433(_ent (_out))))
				(_port(_int m_axis_cr_tvalid -2 0 1434(_ent (_out))))
				(_port(_int m_axis_cr_tready -2 0 1435(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{STRB_WIDTH-1~downto~0}~13212 0 1436(_array -2((_dto c 200 i 0)))))
				(_port(_int m_axis_cr_tstrb 401 0 1436(_ent (_out))))
				(_port(_int m_axis_cr_tlast -2 0 1437(_ent (_out))))
				(_port(_int m_axis_cr_tuser 212 0 1438(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_DATA_WIDTH-1~downto~0}~13214 0 1442(_array -2((_dto c 201 i 0)))))
				(_port(_int m_axis_rc_tdata 402 0 1442(_ent (_out))))
				(_port(_int m_axis_rc_tvalid -2 0 1443(_ent (_out))))
				(_port(_int m_axis_rc_tready -2 0 1444(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{STRB_WIDTH-1~downto~0}~13216 0 1445(_array -2((_dto c 202 i 0)))))
				(_port(_int m_axis_rc_tstrb 403 0 1445(_ent (_out))))
				(_port(_int m_axis_rc_tlast -2 0 1446(_ent (_out))))
				(_port(_int m_axis_rc_tuser 212 0 1447(_ent (_out))))
				(_port(_int s_axi_ctl_awaddr 209 0 1451(_ent (_in))))
				(_port(_int s_axi_ctl_awvalid -2 0 1452(_ent (_in))))
				(_port(_int s_axi_ctl_awready -2 0 1453(_ent (_out))))
				(_port(_int s_axi_ctl_wdata 209 0 1454(_ent (_in))))
				(_port(_int s_axi_ctl_wstrb 211 0 1455(_ent (_in))))
				(_port(_int s_axi_ctl_wvalid -2 0 1456(_ent (_in))))
				(_port(_int s_axi_ctl_wready -2 0 1457(_ent (_out))))
				(_port(_int s_axi_ctl_bresp 206 0 1458(_ent (_out))))
				(_port(_int s_axi_ctl_bvalid -2 0 1459(_ent (_out))))
				(_port(_int s_axi_ctl_bready -2 0 1460(_ent (_in))))
				(_port(_int s_axi_ctl_araddr 209 0 1462(_ent (_in))))
				(_port(_int s_axi_ctl_arvalid -2 0 1463(_ent (_in))))
				(_port(_int s_axi_ctl_arready -2 0 1464(_ent (_out))))
				(_port(_int s_axi_ctl_rdata 209 0 1465(_ent (_out))))
				(_port(_int s_axi_ctl_rresp 206 0 1466(_ent (_out))))
				(_port(_int s_axi_ctl_rvalid -2 0 1467(_ent (_out))))
				(_port(_int s_axi_ctl_rready -2 0 1468(_ent (_in))))
				(_port(_int Bus2IP_CS -2 0 1472(_ent (_out))))
				(_port(_int Bus2IP_BE 211 0 1473(_ent (_out))))
				(_port(_int Bus2IP_RNW -2 0 1474(_ent (_out))))
				(_port(_int Bus2IP_Addr 209 0 1475(_ent (_out))))
				(_port(_int Bus2IP_Data 209 0 1476(_ent (_out))))
				(_port(_int IP2Bus_RdAck -2 0 1477(_ent (_in))))
				(_port(_int IP2Bus_WrAck -2 0 1478(_ent (_in))))
				(_port(_int IP2Bus_Data 209 0 1479(_ent (_in))))
				(_port(_int IP2Bus_Error -2 0 1480(_ent (_in))))
				(_port(_int ctl_intr -2 0 1484(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_NUM_USER_INTR-1~downto~0}~13 0 1485(_array -2((_dto c 203 i 0)))))
				(_port(_int ctl_user_intr 404 0 1485(_ent (_in))))
				(_port(_int np_cpl_pending -2 0 1491(_ent (_in))))
				(_port(_int RP_bridge_en -2 0 1492(_ent (_out))))
				(_port(_int blk_err_cor -2 0 1498(_ent (_in))))
				(_port(_int blk_err_ur -2 0 1499(_ent (_in))))
				(_port(_int blk_err_ecrc -2 0 1500(_ent (_in))))
				(_port(_int blk_err_cpl_timeout -2 0 1501(_ent (_in))))
				(_port(_int blk_err_cpl_abort -2 0 1502(_ent (_in))))
				(_port(_int blk_err_cpl_unexpect -2 0 1503(_ent (_in))))
				(_port(_int blk_err_posted -2 0 1504(_ent (_in))))
				(_port(_int blk_err_locked -2 0 1505(_ent (_in))))
				(_port(_int blk_err_tlp_cpl_header 213 0 1506(_ent (_in))))
				(_port(_int blk_err_cpl_rdy -2 0 1507(_ent (_out))))
				(_port(_int blk_interrupt -2 0 1508(_ent (_in))))
				(_port(_int blk_interrupt_rdy -2 0 1509(_ent (_out))))
				(_port(_int blk_interrupt_assert -2 0 1510(_ent (_in))))
				(_port(_int blk_interrupt_di 214 0 1511(_ent (_in))))
				(_port(_int cfg_interrupt_do 214 0 1512(_ent (_out))))
				(_port(_int blk_interrupt_mmenable 207 0 1513(_ent (_out))))
				(_port(_int blk_interrupt_msienable -2 0 1514(_ent (_out))))
				(_port(_int blk_interrupt_msixenable -2 0 1515(_ent (_out))))
				(_port(_int blk_interrupt_msixfm -2 0 1516(_ent (_out))))
				(_port(_int blk_trn_pending -2 0 1517(_ent (_in))))
				(_port(_int cfg_pm_send_pme_to -2 0 1518(_ent (_in))))
				(_port(_int blk_status 203 0 1519(_ent (_out))))
				(_port(_int blk_command 203 0 1520(_ent (_out))))
				(_port(_int blk_dstatus 203 0 1521(_ent (_out))))
				(_port(_int blk_dcommand 203 0 1522(_ent (_out))))
				(_port(_int blk_lstatus 203 0 1523(_ent (_out))))
				(_port(_int blk_lcommand 203 0 1524(_ent (_out))))
				(_port(_int blk_dcommand2 203 0 1525(_ent (_out))))
				(_port(_int blk_pcie_link_state 207 0 1526(_ent (_out))))
				(_port(_int blk_dsn 215 0 1527(_ent (_in))))
				(_port(_int blk_pmcsr_pme_en -2 0 1528(_ent (_out))))
				(_port(_int blk_pmcsr_pme_status -2 0 1529(_ent (_out))))
				(_port(_int blk_pmcsr_powerstate 206 0 1530(_ent (_out))))
				(_port(_int cfg_msg_received -2 0 1532(_ent (_out))))
				(_port(_int blk_msg_data 203 0 1533(_ent (_out))))
				(_port(_int blk_msg_received_err_cor -2 0 1534(_ent (_out))))
				(_port(_int blk_msg_received_err_non_fatal -2 0 1535(_ent (_out))))
				(_port(_int blk_msg_received_err_fatal -2 0 1536(_ent (_out))))
				(_port(_int blk_msg_received_pme_to_ack -2 0 1537(_ent (_out))))
				(_port(_int blk_msg_received_assert_inta -2 0 1538(_ent (_out))))
				(_port(_int blk_msg_received_assert_intb -2 0 1539(_ent (_out))))
				(_port(_int blk_msg_received_assert_intc -2 0 1540(_ent (_out))))
				(_port(_int blk_msg_received_assert_intd -2 0 1541(_ent (_out))))
				(_port(_int blk_msg_received_deassert_inta -2 0 1542(_ent (_out))))
				(_port(_int blk_msg_received_deassert_intb -2 0 1543(_ent (_out))))
				(_port(_int blk_msg_received_deassert_intc -2 0 1544(_ent (_out))))
				(_port(_int blk_msg_received_deassert_intd -2 0 1545(_ent (_out))))
				(_port(_int blk_link_up -2 0 1547(_ent (_out))))
				(_port(_int blk_ds_bus_number 214 0 1549(_ent (_in))))
				(_port(_int blk_ds_device_number 208 0 1550(_ent (_in))))
				(_port(_int blk_to_turnoff -2 0 1553(_ent (_out))))
				(_port(_int blk_turnoff_ok -2 0 1554(_ent (_in))))
				(_port(_int blk_pm_wake -2 0 1555(_ent (_in))))
				(_port(_int blk_bus_number 214 0 1557(_ent (_out))))
				(_port(_int blk_device_number 208 0 1558(_ent (_out))))
				(_port(_int blk_function_number 207 0 1559(_ent (_out))))
				(_port(_int blk_pl_initial_link_width 207 0 1565(_ent (_out))))
				(_port(_int blk_pl_lane_reversal_mode 206 0 1566(_ent (_out))))
				(_port(_int blk_pl_link_gen2_capable -2 0 1567(_ent (_out))))
				(_port(_int blk_pl_link_partner_gen2_supported -2 0 1568(_ent (_out))))
				(_port(_int blk_pl_link_upcfg_capable -2 0 1569(_ent (_out))))
				(_port(_int blk_pl_ltssm_state 216 0 1570(_ent (_out))))
				(_port(_int blk_pl_sel_link_rate -2 0 1571(_ent (_out))))
				(_port(_int blk_pl_sel_link_width 206 0 1572(_ent (_out))))
				(_port(_int blk_pl_upstream_prefer_deemph -2 0 1573(_ent (_in))))
				(_port(_int blk_pl_hot_rst -2 0 1574(_ent (_out))))
				(_port(_int blk_fc_cpld 204 0 1577(_ent (_out))))
				(_port(_int blk_fc_cplh 214 0 1578(_ent (_out))))
				(_port(_int blk_fc_npd 204 0 1579(_ent (_out))))
				(_port(_int blk_fc_nph 214 0 1580(_ent (_out))))
				(_port(_int blk_fc_pd 204 0 1581(_ent (_out))))
				(_port(_int blk_fc_ph 214 0 1582(_ent (_out))))
				(_port(_int blk_fc_sel 207 0 1583(_ent (_in))))
				(_port(_int blk_tbuf_av 216 0 1587(_ent (_out))))
				(_port(_int blk_tcfg_req -2 0 1588(_ent (_out))))
				(_port(_int blk_tcfg_gnt -2 0 1589(_ent (_in))))
				(_port(_int tx_err_drop -2 0 1591(_ent (_out))))
				(_port(_int cfg_do 209 0 1595(_ent (_out))))
				(_port(_int cfg_rd_wr_done -2 0 1596(_ent (_out))))
				(_port(_int cfg_dwaddr 217 0 1597(_ent (_in))))
				(_port(_int cfg_rd_en -2 0 1598(_ent (_in))))
				(_port(_int com_sysclk -2 0 1604(_ent (_in))))
				(_port(_int com_sysrst -2 0 1605(_ent (_in))))
				(_port(_int mmcm_lock -2 0 1606(_ent (_out))))
				(_port(_int com_iclk -2 0 1607(_ent (_out))))
				(_port(_int com_cclk -2 0 1608(_ent (_out))))
				(_port(_int com_corereset -2 0 1609(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13218 0 1615(_array -2((_dto c 204 i 0)))))
				(_port(_int clk_fab_refclk 405 0 1615(_ent (_in))))
				(_port(_int clk_pclk -2 0 1616(_ent (_in))))
				(_port(_int clk_rxusrclk -2 0 1617(_ent (_in))))
				(_port(_int clk_dclk -2 0 1618(_ent (_in))))
				(_port(_int clk_userclk1 -2 0 1619(_ent (_in))))
				(_port(_int clk_userclk2 -2 0 1620(_ent (_in))))
				(_port(_int clk_oobclk_in -2 0 1621(_ent (_in))))
				(_port(_int clk_mmcm_lock -2 0 1622(_ent (_in))))
				(_port(_int clk_txoutclk -2 0 1623(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13220 0 1624(_array -2((_dto c 205 i 0)))))
				(_port(_int clk_rxoutclk 406 0 1624(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~13222 0 1625(_array -2((_dto c 206 i 0)))))
				(_port(_int clk_pclk_sel 407 0 1625(_ent (_out))))
				(_port(_int clk_gen3 -2 0 1626(_ent (_out))))
				(_port(_int PIPE_MMCM_RST_N -2 0 1627(_ent (_in))))
				(_port(_int user_clk_out -2 0 1628(_ent (_out))))
				(_port(_int user_reset_out -2 0 1629(_ent (_out))))
				(_port(_int cfg_received_func_lvl_rst -2 0 1630(_ent (_out))))
				(_port(_int cfg_err_atomic_egress_blocked -2 0 1631(_ent (_in))))
				(_port(_int cfg_err_internal_cor -2 0 1632(_ent (_in))))
				(_port(_int cfg_err_malformed -2 0 1633(_ent (_in))))
				(_port(_int cfg_err_mc_blocked -2 0 1634(_ent (_in))))
				(_port(_int cfg_err_poisoned -2 0 1635(_ent (_in))))
				(_port(_int cfg_err_norecovery -2 0 1636(_ent (_in))))
				(_port(_int cfg_err_acs -2 0 1637(_ent (_in))))
				(_port(_int cfg_err_internal_uncor -2 0 1638(_ent (_in))))
				(_port(_int cfg_pm_halt_aspm_l0s -2 0 1639(_ent (_in))))
				(_port(_int cfg_pm_halt_aspm_l1 -2 0 1640(_ent (_in))))
				(_port(_int cfg_pm_force_state_en -2 0 1641(_ent (_in))))
				(_port(_int cfg_pm_force_state 206 0 1642(_ent (_in))))
				(_port(_int cfg_interrupt_stat -2 0 1643(_ent (_in))))
				(_port(_int cfg_pciecap_interrupt_msgnum 208 0 1644(_ent (_in))))
				(_port(_int cfg_bridge_serr_en -2 0 1645(_ent (_out))))
				(_port(_int cfg_slot_control_electromech_il_ctl_pulse -2 0 1646(_ent (_out))))
				(_port(_int cfg_root_control_syserr_corr_err_en -2 0 1647(_ent (_out))))
				(_port(_int cfg_root_control_syserr_non_fatal_err_en -2 0 1648(_ent (_out))))
				(_port(_int cfg_root_control_syserr_fatal_err_en -2 0 1649(_ent (_out))))
				(_port(_int cfg_root_control_pme_int_en -2 0 1650(_ent (_out))))
				(_port(_int cfg_aer_rooterr_corr_err_reporting_en -2 0 1651(_ent (_out))))
				(_port(_int cfg_aer_rooterr_non_fatal_err_reporting_en -2 0 1652(_ent (_out))))
				(_port(_int cfg_aer_rooterr_fatal_err_reporting_en -2 0 1653(_ent (_out))))
				(_port(_int cfg_aer_rooterr_corr_err_received -2 0 1654(_ent (_out))))
				(_port(_int cfg_aer_rooterr_non_fatal_err_received -2 0 1655(_ent (_out))))
				(_port(_int cfg_aer_rooterr_fatal_err_received -2 0 1656(_ent (_out))))
				(_port(_int cfg_msg_received_pm_as_nak -2 0 1657(_ent (_out))))
				(_port(_int cfg_msg_received_pm_pme -2 0 1658(_ent (_out))))
				(_port(_int cfg_msg_received_setslotpowerlimit -2 0 1659(_ent (_out))))
				(_port(_int pl_phy_lnk_up -2 0 1660(_ent (_out))))
				(_port(_int pl_tx_pm_state 207 0 1661(_ent (_out))))
				(_port(_int pl_rx_pm_state 206 0 1662(_ent (_out))))
				(_port(_int pl_directed_change_done -2 0 1663(_ent (_out))))
				(_port(_int pl_downstream_deemph_source -2 0 1664(_ent (_in))))
				(_port(_int cfg_err_aer_headerlog 218 0 1665(_ent (_in))))
				(_port(_int cfg_aer_interrupt_msgnum 208 0 1666(_ent (_in))))
				(_port(_int cfg_err_aer_headerlog_set -2 0 1667(_ent (_out))))
				(_port(_int cfg_aer_ecrc_check_en -2 0 1668(_ent (_out))))
				(_port(_int cfg_aer_ecrc_gen_en -2 0 1669(_ent (_out))))
				(_port(_int cfg_vc_tcvc_map 219 0 1670(_ent (_out))))
				(_port(_int config_gen_req -2 0 1671(_ent (_out))))
			)
		)
	)
	(_inst comp_enhanced_core_top_wrap 0 1677(_comp axi_pcie_v2_9_2_enhanced_core_top_wrap)
		(_gen
			((C_DATA_WIDTH)(_code 207))
			((STRB_WIDTH)(_code 208))
			((BAR0_U)(_code 209))
			((BAR0_L)(_code 210))
			((BAR1_U)(_code 211))
			((BAR1_L)(_code 212))
			((BAR2_U)(_code 213))
			((BAR2_L)(_code 214))
			((BAR3_U)(_code 215))
			((BAR3_L)(_code 216))
			((BAR4_U)(_code 217))
			((BAR4_L)(_code 218))
			((BAR5_U)(_code 219))
			((BAR5_L)(_code 220))
			((CARDBUS_CIS_POINTER)(_code 221))
			((CLASS_CODE)(_code 222))
			((CMD_INTX_IMPLEMENTED)(_code 223))
			((CPL_TIMEOUT_DISABLE_SUPPORTED)(_code 224))
			((CPL_TIMEOUT_RANGES_SUPPORTED)(_code 225))
			((DEV_CAP_EXT_TAG_SUPPORTED)(_code 226))
			((DEV_CAP_MAX_PAYLOAD_SUPPORTED)(_code 227))
			((DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT)(_code 228))
			((DEVICE_ID)(_code 229))
			((DISABLE_LANE_REVERSAL)(_code 230))
			((DISABLE_SCRAMBLING)(_code 231))
			((DSN_BASE_PTR)(_code 232))
			((DSN_CAP_NEXTPTR)(_code 233))
			((DSN_CAP_ON)(_code 234))
			((ENABLE_MSG_ROUTE)(_code 235))
			((ENABLE_RX_TD_ECRC_TRIM)(_code 236))
			((EXPANSION_ROM_U)(_code 237))
			((EXPANSION_ROM_L)(_code 238))
			((EXT_CFG_CAP_PTR)(_code 239))
			((EXT_CFG_XP_CAP_PTR)(_code 240))
			((HEADER_TYPE)(_code 241))
			((INTERRUPT_PIN)(_code 242))
			((LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP)(_code 243))
			((LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP)(_code 244))
			((LINK_CAP_MAX_LINK_SPEED)(_code 245))
			((LINK_CAP_MAX_LINK_WIDTH)(_code 246))
			((LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE)(_code 247))
			((LINK_CONTROL_RCB)(_code 248))
			((LINK_CTRL2_DEEMPHASIS)(_code 249))
			((LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE)(_code 250))
			((LINK_CTRL2_TARGET_LINK_SPEED)(_code 251))
			((LINK_STATUS_SLOT_CLOCK_CONFIG)(_code 252))
			((LL_ACK_TIMEOUT)(_code 253))
			((LL_ACK_TIMEOUT_EN)(_code 254))
			((LL_ACK_TIMEOUT_FUNC)(_code 255))
			((LL_REPLAY_TIMEOUT)(_code 256))
			((LL_REPLAY_TIMEOUT_EN)(_code 257))
			((LL_REPLAY_TIMEOUT_FUNC)(_code 258))
			((LTSSM_MAX_LINK_WIDTH)(_code 259))
			((MSI_DECODE_ENABLE)(_code 260))
			((MSI_CAP_MULTIMSGCAP)(_code 261))
			((MSI_CAP_MULTIMSG_EXTENSION)(_code 262))
			((MSI_CAP_ON)(_code 263))
			((MSI_CAP_PER_VECTOR_MASKING_CAPABLE)(_code 264))
			((MSI_CAP_64_BIT_ADDR_CAPABLE)(_code 265))
			((MSIX_CAP_ON)(_code 266))
			((MSIX_CAP_PBA_BIR)(_code 267))
			((MSIX_CAP_PBA_OFFSET)(_code 268))
			((MSIX_CAP_TABLE_BIR)(_code 269))
			((MSIX_CAP_TABLE_OFFSET)(_code 270))
			((MSIX_CAP_TABLE_SIZE)(_code 271))
			((PCIE_CAP_DEVICE_PORT_TYPE)(_code 272))
			((PCIE_CAP_INT_MSG_NUM)(_code 273))
			((PCIE_CAP_NEXTPTR)(_code 274))
			((PCIE_DRP_ENABLE)(_code 275))
			((PIPE_PIPELINE_STAGES)(_code 276))
			((PM_CAP_DSI)(_code 277))
			((PM_CAP_D1SUPPORT)(_code 278))
			((PM_CAP_D2SUPPORT)(_code 279))
			((PM_CAP_NEXTPTR)(_code 280))
			((PM_CAP_PMESUPPORT)(_code 281))
			((PM_CSR_NOSOFTRST)(_code 282))
			((PM_DATA_SCALE0)(_code 283))
			((PM_DATA_SCALE1)(_code 284))
			((PM_DATA_SCALE2)(_code 285))
			((PM_DATA_SCALE3)(_code 286))
			((PM_DATA_SCALE4)(_code 287))
			((PM_DATA_SCALE5)(_code 288))
			((PM_DATA_SCALE6)(_code 289))
			((PM_DATA_SCALE7)(_code 290))
			((PM_DATA0)(_code 291))
			((PM_DATA1)(_code 292))
			((PM_DATA2)(_code 293))
			((PM_DATA3)(_code 294))
			((PM_DATA4)(_code 295))
			((PM_DATA5)(_code 296))
			((PM_DATA6)(_code 297))
			((PM_DATA7)(_code 298))
			((REF_CLK_FREQ)(_code 299))
			((REVISION_ID)(_code 300))
			((ROOT_CAP_CRS_SW_VISIBILITY)(_code 301))
			((SPARE_BIT0)(_code 302))
			((SUBSYSTEM_ID)(_code 303))
			((SUBSYSTEM_VENDOR_ID)(_code 304))
			((SLOT_CAP_ATT_BUTTON_PRESENT)(_code 305))
			((SLOT_CAP_ATT_INDICATOR_PRESENT)(_code 306))
			((SLOT_CAP_ELEC_INTERLOCK_PRESENT)(_code 307))
			((SLOT_CAP_HOTPLUG_CAPABLE)(_code 308))
			((SLOT_CAP_HOTPLUG_SURPRISE)(_code 309))
			((SLOT_CAP_MRL_SENSOR_PRESENT)(_code 310))
			((SLOT_CAP_NO_CMD_COMPLETED_SUPPORT)(_code 311))
			((SLOT_CAP_PHYSICAL_SLOT_NUM)(_code 312))
			((SLOT_CAP_POWER_CONTROLLER_PRESENT)(_code 313))
			((SLOT_CAP_POWER_INDICATOR_PRESENT)(_code 314))
			((SLOT_CAP_SLOT_POWER_LIMIT_SCALE)(_code 315))
			((SLOT_CAP_SLOT_POWER_LIMIT_VALUE)(_code 316))
			((TL_RX_RAM_RADDR_LATENCY)(_code 317))
			((TL_RX_RAM_RDATA_LATENCY)(_code 318))
			((TL_RX_RAM_WRITE_LATENCY)(_code 319))
			((TL_TX_RAM_RADDR_LATENCY)(_code 320))
			((TL_TX_RAM_RDATA_LATENCY)(_code 321))
			((TL_TX_RAM_WRITE_LATENCY)(_code 322))
			((UPCONFIG_CAPABLE)(_code 323))
			((UPSTREAM_FACING)(_code 324))
			((USER_CLK_FREQ)(_code 325))
			((VC_BASE_PTR)(_code 326))
			((VC_CAP_NEXTPTR)(_code 327))
			((VC_CAP_ON)(_code 328))
			((VC_CAP_REJECT_SNOOP_TRANSACTIONS)(_code 329))
			((VC0_CPL_INFINITE)(_code 330))
			((VC0_RX_RAM_LIMIT)(_code 331))
			((VC0_TOTAL_CREDITS_CD)(_code 332))
			((VC0_TOTAL_CREDITS_CH)(_code 333))
			((VC0_TOTAL_CREDITS_NPH)(_code 334))
			((VC0_TOTAL_CREDITS_PD)(_code 335))
			((VC0_TOTAL_CREDITS_PH)(_code 336))
			((VC0_TX_LASTPACKET)(_code 337))
			((VENDOR_ID)(_code 338))
			((VSEC_BASE_PTR)(_code 339))
			((VSEC_CAP_NEXTPTR)(_code 340))
			((VSEC_CAP_ON)(_code 341))
			((ALLOW_X8_GEN2)(_code 342))
			((AER_BASE_PTR)(_code 343))
			((AER_CAP_ECRC_CHECK_CAPABLE)(_code 344))
			((AER_CAP_ECRC_GEN_CAPABLE)(_code 345))
			((AER_CAP_ID)(_code 346))
			((AER_CAP_INT_MSG_NUM_MSI)(_code 347))
			((AER_CAP_INT_MSG_NUM_MSIX)(_code 348))
			((AER_CAP_NEXTPTR)(_code 349))
			((AER_CAP_ON)(_code 350))
			((AER_CAP_PERMIT_ROOTERR_UPDATE)(_code 351))
			((AER_CAP_VERSION)(_code 352))
			((CAPABILITIES_PTR)(_code 353))
			((CRM_MODULE_RSTS)(_code 354))
			((DEV_CAP_ENDPOINT_L0S_LATENCY)(_code 355))
			((DEV_CAP_ENDPOINT_L1_LATENCY)(_code 356))
			((DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE)(_code 357))
			((DEV_CAP_ROLE_BASED_ERROR)(_code 358))
			((DEV_CAP_RSVD_14_12)(_code 359))
			((DEV_CAP_RSVD_17_16)(_code 360))
			((DEV_CAP_RSVD_31_29)(_code 361))
			((DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE)(_code 362))
			((DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE)(_code 363))
			((DEV_CONTROL_AUX_POWER_SUPPORTED)(_code 364))
			((DISABLE_ASPM_L1_TIMER)(_code 365))
			((DISABLE_BAR_FILTERING)(_code 366))
			((DISABLE_ID_CHECK)(_code 367))
			((DISABLE_RX_TC_FILTER)(_code 368))
			((DNSTREAM_LINK_NUM)(_code 369))
			((DS_PORT_HOT_RST)(_code 370))
			((DSN_CAP_ID)(_code 371))
			((DSN_CAP_VERSION)(_code 372))
			((ENTER_RVRY_EI_L0)(_code 373))
			((INFER_EI)(_code 374))
			((IS_SWITCH)(_code 375))
			((LAST_CONFIG_DWORD)(_code 376))
			((LINK_CAP_ASPM_SUPPORT)(_code 377))
			((LINK_CAP_CLOCK_POWER_MANAGEMENT)(_code 378))
			((LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1)(_code 379))
			((LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2)(_code 380))
			((LINK_CAP_L0S_EXIT_LATENCY_GEN1)(_code 381))
			((LINK_CAP_L0S_EXIT_LATENCY_GEN2)(_code 382))
			((LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1)(_code 383))
			((LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2)(_code 384))
			((LINK_CAP_L1_EXIT_LATENCY_GEN1)(_code 385))
			((LINK_CAP_L1_EXIT_LATENCY_GEN2)(_code 386))
			((LINK_CAP_RSVD_23_22)(_code 387))
			((MSI_BASE_PTR)(_code 388))
			((MSI_CAP_ID)(_code 389))
			((MSI_CAP_NEXTPTR)(_code 390))
			((MSIX_BASE_PTR)(_code 391))
			((MSIX_CAP_ID)(_code 392))
			((MSIX_CAP_NEXTPTR)(_code 393))
			((N_FTS_COMCLK_GEN1)(_code 394))
			((N_FTS_COMCLK_GEN2)(_code 395))
			((N_FTS_GEN1)(_code 396))
			((N_FTS_GEN2)(_code 397))
			((PCIE_BASE_PTR)(_code 398))
			((PCIE_CAP_CAPABILITY_ID)(_code 399))
			((PCIE_CAP_CAPABILITY_VERSION)(_code 400))
			((PCIE_CAP_ON)(_code 401))
			((PCIE_CAP_RSVD_15_14)(_code 402))
			((PCIE_CAP_SLOT_IMPLEMENTED)(_code 403))
			((PCIE_REVISION)(_code 404))
			((PGL0_LANE)(_code 405))
			((PGL1_LANE)(_code 406))
			((PGL2_LANE)(_code 407))
			((PGL3_LANE)(_code 408))
			((PGL4_LANE)(_code 409))
			((PGL5_LANE)(_code 410))
			((PGL6_LANE)(_code 411))
			((PGL7_LANE)(_code 412))
			((PL_AUTO_CONFIG)(_code 413))
			((PL_FAST_TRAIN)(_code 414))
			((PCIE_EXT_CLK)(_code 415))
			((NO_SLV_ERR)(_code 416))
			((PCIE_EXT_GT_COMMON)(_code 417))
			((EXT_CH_GT_DRP)(_code 418))
			((TX_MARGIN_FULL_0)(_code 419))
			((TX_MARGIN_FULL_1)(_code 420))
			((TX_MARGIN_FULL_2)(_code 421))
			((TX_MARGIN_FULL_3)(_code 422))
			((TX_MARGIN_FULL_4)(_code 423))
			((TX_MARGIN_LOW_0)(_code 424))
			((TX_MARGIN_LOW_1)(_code 425))
			((TX_MARGIN_LOW_2)(_code 426))
			((TX_MARGIN_LOW_3)(_code 427))
			((TX_MARGIN_LOW_4)(_code 428))
			((PM_BASE_PTR)(_code 429))
			((PM_CAP_AUXCURRENT)(_code 430))
			((PM_CAP_ID)(_code 431))
			((PM_CAP_ON)(_code 432))
			((PM_CAP_PME_CLOCK)(_code 433))
			((PM_CAP_RSVD_04)(_code 434))
			((PM_CAP_VERSION)(_code 435))
			((PM_CSR_BPCCEN)(_code 436))
			((PM_CSR_B2B3)(_code 437))
			((RECRC_CHK)(_code 438))
			((RECRC_CHK_TRIM)(_code 439))
			((SELECT_DLL_IF)(_code 440))
			((SPARE_BIT1)(_code 441))
			((SPARE_BIT2)(_code 442))
			((SPARE_BIT3)(_code 443))
			((SPARE_BIT4)(_code 444))
			((SPARE_BIT5)(_code 445))
			((SPARE_BIT6)(_code 446))
			((SPARE_BIT7)(_code 447))
			((SPARE_BIT8)(_code 448))
			((SPARE_BYTE0)(_code 449))
			((SPARE_BYTE1)(_code 450))
			((SPARE_BYTE2)(_code 451))
			((SPARE_BYTE3)(_code 452))
			((SPARE_WORD0)(_code 453))
			((SPARE_WORD1)(_code 454))
			((SPARE_WORD2)(_code 455))
			((SPARE_WORD3)(_code 456))
			((TL_RBYPASS)(_code 457))
			((TL_TFC_DISABLE)(_code 458))
			((TL_TX_CHECKS_DISABLE)(_code 459))
			((EXIT_LOOPBACK_ON_EI)(_code 460))
			((UR_INV_REQ)(_code 461))
			((VC_CAP_ID)(_code 462))
			((VC_CAP_VERSION)(_code 463))
			((VSEC_CAP_HDR_ID)(_code 464))
			((VSEC_CAP_HDR_LENGTH)(_code 465))
			((VSEC_CAP_HDR_REVISION)(_code 466))
			((VSEC_CAP_ID)(_code 467))
			((VSEC_CAP_IS_LINK_VISIBLE)(_code 468))
			((VSEC_CAP_VERSION)(_code 469))
			((C_BASEADDR_U)(_code 470))
			((C_BASEADDR_L)(_code 471))
			((C_HIGHADDR_U)(_code 472))
			((C_HIGHADDR_L)(_code 473))
			((C_MAX_LNK_WDT)(_code 474))
			((C_ROOT_PORT)(_code 475))
			((C_RP_BAR_HIDE)(_code 476))
			((C_RX_REALIGN)(_code 477))
			((C_RX_PRESERVE_ORDER)(_code 478))
			((C_LAST_CORE_CAP_ADDR)(_code 479))
			((C_VSEC_CAP_ADDR)(_code 480))
			((C_VSEC_CAP_LAST)(_code 481))
			((C_VSEC_ID)(_code 482))
			((C_DEVICE_NUMBER)(_code 483))
			((C_NUM_USER_INTR)(_code 484))
			((C_USER_PTR)(_code 485))
			((C_COMP_TIMEOUT)(_code 486))
			((PTR_WIDTH)(_code 487))
			((C_FAMILY)(_code 488))
			((USR_CFG)(_code 489))
			((USR_EXT_CFG)(_code 490))
			((LINK_CAP_L0S_EXIT_LATENCY)(_code 491))
			((LINK_CAP_L1_EXIT_LATENCY)(_code 492))
			((PLM_AUTO_CONFIG)(_code 493))
			((FAST_TRAIN)(_code 494))
			((PCIE_GENERIC)(_code 495))
			((GTP_SEL)(_code 496))
			((CFG_VEN_ID)(_code 497))
			((CFG_DEV_ID)(_code 498))
			((CFG_REV_ID)(_code 499))
			((CFG_SUBSYS_VEN_ID)(_code 500))
			((CFG_SUBSYS_ID)(_code 501))
			((AER_CAP_MULTIHEADER)(_code 502))
			((AER_CAP_OPTIONAL_ERR_SUPPORT)(_code 503))
			((DEV_CAP2_ARI_FORWARDING_SUPPORTED)(_code 504))
			((DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED)(_code 505))
			((DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED)(_code 506))
			((DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED)(_code 507))
			((DEV_CAP2_CAS128_COMPLETER_SUPPORTED)(_code 508))
			((DEV_CAP2_TPH_COMPLETER_SUPPORTED)(_code 509))
			((DEV_CONTROL_EXT_TAG_DEFAULT)(_code 510))
			((DISABLE_RX_POISONED_RESP)(_code 511))
			((LINK_CAP_ASPM_OPTIONALITY)(_code 512))
			((RBAR_BASE_PTR)(_code 513))
			((RBAR_CAP_CONTROL_ENCODEDBAR0)(_code 514))
			((RBAR_CAP_CONTROL_ENCODEDBAR1)(_code 515))
			((RBAR_CAP_CONTROL_ENCODEDBAR2)(_code 516))
			((RBAR_CAP_CONTROL_ENCODEDBAR3)(_code 517))
			((RBAR_CAP_CONTROL_ENCODEDBAR4)(_code 518))
			((RBAR_CAP_CONTROL_ENCODEDBAR5)(_code 519))
			((RBAR_CAP_INDEX0)(_code 520))
			((RBAR_CAP_INDEX1)(_code 521))
			((RBAR_CAP_INDEX2)(_code 522))
			((RBAR_CAP_INDEX3)(_code 523))
			((RBAR_CAP_INDEX4)(_code 524))
			((RBAR_CAP_INDEX5)(_code 525))
			((RBAR_CAP_ON)(_code 526))
			((RBAR_CAP_SUP0)(_code 527))
			((RBAR_CAP_SUP1)(_code 528))
			((RBAR_CAP_SUP2)(_code 529))
			((RBAR_CAP_SUP3)(_code 530))
			((RBAR_CAP_SUP4)(_code 531))
			((RBAR_CAP_SUP5)(_code 532))
			((RBAR_NUM)(_code 533))
			((TRN_NP_FC)(_code 534))
			((TRN_DW)(_code 535))
			((UR_ATOMIC)(_code 536))
			((UR_PRS_RESPONSE)(_code 537))
			((USER_CLK2_DIV2)(_code 538))
			((VC0_TOTAL_CREDITS_NPD)(_code 539))
			((LINK_CAP_RSVD_23)(_code 540))
			((CFG_ECRC_ERR_CPLSTAT)(_code 541))
			((DISABLE_ERR_MSG)(_code 542))
			((DISABLE_LOCKED_FILTER)(_code 543))
			((DISABLE_PPM_FILTER)(_code 544))
			((ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED)(_code 545))
			((INTERRUPT_STAT_AUTO)(_code 546))
			((MPS_FORCE)(_code 547))
			((PM_ASPML0S_TIMEOUT)(_code 548))
			((PM_ASPML0S_TIMEOUT_EN)(_code 549))
			((PM_ASPML0S_TIMEOUT_FUNC)(_code 550))
			((PM_ASPM_FASTEXIT)(_code 551))
			((PM_MF)(_code 552))
			((RP_AUTO_SPD)(_code 553))
			((RP_AUTO_SPD_LOOPCNT)(_code 554))
			((SIM_VERSION)(_code 555))
			((SSL_MESSAGE_AUTO)(_code 556))
			((TECRC_EP_INV)(_code 557))
			((UR_CFG1)(_code 558))
			((USE_RID_PINS)(_code 559))
			((DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED)(_code 560))
			((DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED)(_code 561))
			((DEV_CAP2_LTR_MECHANISM_SUPPORTED)(_code 562))
			((DEV_CAP2_MAX_ENDEND_TLP_PREFIXES)(_code 563))
			((DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING)(_code 564))
			((RBAR_CAP_ID)(_code 565))
			((RBAR_CAP_NEXTPTR)(_code 566))
			((RBAR_CAP_VERSION)(_code 567))
			((PCIE_USE_MODE)(_code 568))
			((PCIE_GT_DEVICE)(_code 569))
			((PCIE_CHAN_BOND)(_code 570))
			((PCIE_PLL_SEL)(_code 571))
			((PCIE_ASYNC_EN)(_code 572))
			((PCIE_TXBUF_EN)(_code 573))
			((EXT_PIPE_INTERFACE)(_code 574))
		)
		(_port
			((pci_exp_txp)(pci_exp_txp))
			((pci_exp_txn)(pci_exp_txn))
			((pci_exp_rxp)(pci_exp_rxp))
			((pci_exp_rxn)(pci_exp_rxn))
			((qpll_drp_crscode)(qpll_drp_crscode))
			((qpll_drp_fsm)(qpll_drp_fsm))
			((qpll_drp_done)(qpll_drp_done))
			((qpll_drp_reset)(qpll_drp_reset))
			((qpll_qplllock)(qpll_qplllock))
			((qpll_qplloutclk)(qpll_qplloutclk))
			((qpll_qplloutrefclk)(qpll_qplloutrefclk))
			((qpll_qplld)(qpll_qplld))
			((qpll_qpllreset)(qpll_qpllreset))
			((qpll_drp_clk)(qpll_drp_clk))
			((qpll_drp_rst_n)(qpll_drp_rst_n))
			((qpll_drp_ovrd)(qpll_drp_ovrd))
			((qpll_drp_gen3)(qpll_drp_gen3))
			((qpll_drp_start)(qpll_drp_start))
			((pipe_txprbssel)(pipe_txprbssel))
			((pipe_rxprbssel)(pipe_rxprbssel))
			((pipe_txprbsforceerr)(pipe_txprbsforceerr))
			((pipe_rxprbscntreset)(pipe_rxprbscntreset))
			((pipe_loopback)(pipe_loopback))
			((pipe_txinhibit)(pipe_txinhibit))
			((pipe_rxprbserr)(pipe_rxprbserr))
			((pipe_rst_fsm)(pipe_rst_fsm))
			((pipe_qrst_fsm)(pipe_qrst_fsm))
			((pipe_rate_fsm)(pipe_rate_fsm))
			((pipe_sync_fsm_tx)(pipe_sync_fsm_tx))
			((pipe_sync_fsm_rx)(pipe_sync_fsm_rx))
			((pipe_drp_fsm)(pipe_drp_fsm))
			((pipe_rst_idle)(pipe_rst_idle))
			((pipe_qrst_idle)(pipe_qrst_idle))
			((pipe_rate_idle)(pipe_rate_idle))
			((pipe_eyescandataerror)(pipe_eyescandataerror))
			((pipe_rxstatus)(pipe_rxstatus))
			((pipe_dmonitorout)(pipe_dmonitorout))
			((pipe_cpll_lock)(pipe_cpll_lock))
			((pipe_qpll_lock)(pipe_qpll_lock))
			((pipe_rxpmaresetdone)(pipe_rxpmaresetdone))
			((pipe_rxbufstatus)(pipe_rxbufstatus))
			((pipe_txphaligndone)(pipe_txphaligndone))
			((pipe_txphinitdone)(pipe_txphinitdone))
			((pipe_txdlysresetdone)(pipe_txdlysresetdone))
			((pipe_rxphaligndone)(pipe_rxphaligndone))
			((pipe_rxdlysresetdone)(pipe_rxdlysresetdone))
			((pipe_rxsyncdone)(pipe_rxsyncdone))
			((pipe_rxdisperr)(pipe_rxdisperr))
			((pipe_rxnotintable)(pipe_rxnotintable))
			((pipe_rxcommadet)(pipe_rxcommadet))
			((gt_ch_drp_rdy)(gt_ch_drp_rdy))
			((pipe_debug_0)(pipe_debug_0))
			((pipe_debug_1)(pipe_debug_1))
			((pipe_debug_2)(pipe_debug_2))
			((pipe_debug_3)(pipe_debug_3))
			((pipe_debug_4)(pipe_debug_4))
			((pipe_debug_5)(pipe_debug_5))
			((pipe_debug_6)(pipe_debug_6))
			((pipe_debug_7)(pipe_debug_7))
			((pipe_debug_8)(pipe_debug_8))
			((pipe_debug_9)(pipe_debug_9))
			((pipe_debug)(pipe_debug))
			((common_commands_in)(common_commands_in))
			((pipe_rx_0_sigs)(pipe_rx_0_sigs))
			((pipe_rx_1_sigs)(pipe_rx_1_sigs))
			((pipe_rx_2_sigs)(pipe_rx_2_sigs))
			((pipe_rx_3_sigs)(pipe_rx_3_sigs))
			((pipe_rx_4_sigs)(pipe_rx_4_sigs))
			((pipe_rx_5_sigs)(pipe_rx_5_sigs))
			((pipe_rx_6_sigs)(pipe_rx_6_sigs))
			((pipe_rx_7_sigs)(pipe_rx_7_sigs))
			((common_commands_out)(common_commands_out))
			((pipe_tx_0_sigs)(pipe_tx_0_sigs))
			((pipe_tx_1_sigs)(pipe_tx_1_sigs))
			((pipe_tx_2_sigs)(pipe_tx_2_sigs))
			((pipe_tx_3_sigs)(pipe_tx_3_sigs))
			((pipe_tx_4_sigs)(pipe_tx_4_sigs))
			((pipe_tx_5_sigs)(pipe_tx_5_sigs))
			((pipe_tx_6_sigs)(pipe_tx_6_sigs))
			((pipe_tx_7_sigs)(pipe_tx_7_sigs))
			((INT_PCLK_OUT_SLAVE)(INT_PCLK_OUT_SLAVE))
			((INT_RXUSRCLK_OUT)(INT_RXUSRCLK_OUT))
			((INT_DCLK_OUT)(INT_DCLK_OUT))
			((INT_USERCLK1_OUT)(INT_USERCLK1_OUT))
			((INT_USERCLK2_OUT)(INT_USERCLK2_OUT))
			((INT_OOBCLK_OUT)(INT_OOBCLK_OUT))
			((INT_MMCM_LOCK_OUT)(INT_MMCM_LOCK_OUT))
			((INT_QPLLLOCK_OUT)(INT_QPLLLOCK_OUT))
			((INT_QPLLOUTCLK_OUT)(INT_QPLLOUTCLK_OUT))
			((INT_QPLLOUTREFCLK_OUT)(INT_QPLLOUTREFCLK_OUT))
			((INT_RXOUTCLK_OUT)(INT_RXOUTCLK_OUT))
			((INT_PCLK_SEL_SLAVE)(INT_PCLK_SEL_SLAVE))
			((ext_ch_gt_drpclk)(ext_ch_gt_drpclk))
			((ext_ch_gt_drpaddr)(ext_ch_gt_drpaddr))
			((ext_ch_gt_drpen)(ext_ch_gt_drpen))
			((ext_ch_gt_drpdi)(ext_ch_gt_drpdi))
			((ext_ch_gt_drpwe)(ext_ch_gt_drpwe))
			((ext_ch_gt_drpdo)(ext_ch_gt_drpdo))
			((ext_ch_gt_drprdy)(ext_ch_gt_drprdy))
			((rx_np_ok)(rx_np_ok))
			((rx_np_req)(rx_np_req))
			((s_axis_rw_tdata)(s_axis_rw_tdata))
			((s_axis_rw_tvalid)(s_axis_rw_tvalid))
			((s_axis_rw_tready)(s_axis_rw_tready))
			((s_axis_rw_tstrb)(s_axis_rw_tstrb))
			((s_axis_rw_tlast)(s_axis_rw_tlast))
			((s_axis_rw_tuser)(s_axis_rw_tuser))
			((s_axis_rr_tdata)(s_axis_rr_tdata))
			((s_axis_rr_tvalid)(s_axis_rr_tvalid))
			((s_axis_rr_tready)(s_axis_rr_tready))
			((s_axis_rr_tstrb)(s_axis_rr_tstrb))
			((s_axis_rr_tlast)(s_axis_rr_tlast))
			((s_axis_rr_tuser)(s_axis_rr_tuser))
			((s_axis_cc_tdata)(s_axis_cc_tdata))
			((s_axis_cc_tvalid)(s_axis_cc_tvalid))
			((s_axis_cc_tready)(s_axis_cc_tready))
			((s_axis_cc_tstrb)(s_axis_cc_tstrb))
			((s_axis_cc_tlast)(s_axis_cc_tlast))
			((s_axis_cc_tuser)(s_axis_cc_tuser))
			((m_axis_cw_tdata)(m_axis_cw_tdata))
			((m_axis_cw_tvalid)(m_axis_cw_tvalid))
			((m_axis_cw_tready)(m_axis_cw_tready))
			((m_axis_cw_tstrb)(m_axis_cw_tstrb))
			((m_axis_cw_tlast)(m_axis_cw_tlast))
			((m_axis_cw_tuser)(m_axis_cw_tuser))
			((m_axis_cr_tdata)(m_axis_cr_tdata))
			((m_axis_cr_tvalid)(m_axis_cr_tvalid))
			((m_axis_cr_tready)(m_axis_cr_tready))
			((m_axis_cr_tstrb)(m_axis_cr_tstrb))
			((m_axis_cr_tlast)(m_axis_cr_tlast))
			((m_axis_cr_tuser)(m_axis_cr_tuser))
			((m_axis_rc_tdata)(m_axis_rc_tdata))
			((m_axis_rc_tvalid)(m_axis_rc_tvalid))
			((m_axis_rc_tready)(m_axis_rc_tready))
			((m_axis_rc_tstrb)(m_axis_rc_tstrb))
			((m_axis_rc_tlast)(m_axis_rc_tlast))
			((m_axis_rc_tuser)(m_axis_rc_tuser))
			((s_axi_ctl_awaddr)(s_axi_ctl_awaddr))
			((s_axi_ctl_awvalid)(s_axi_ctl_awvalid))
			((s_axi_ctl_awready)(s_axi_ctl_awready))
			((s_axi_ctl_wdata)(s_axi_ctl_wdata))
			((s_axi_ctl_wstrb)(s_axi_ctl_wstrb))
			((s_axi_ctl_wvalid)(s_axi_ctl_wvalid))
			((s_axi_ctl_wready)(s_axi_ctl_wready))
			((s_axi_ctl_bresp)(s_axi_ctl_bresp))
			((s_axi_ctl_bvalid)(s_axi_ctl_bvalid))
			((s_axi_ctl_bready)(s_axi_ctl_bready))
			((s_axi_ctl_araddr)(s_axi_ctl_araddr))
			((s_axi_ctl_arvalid)(s_axi_ctl_arvalid))
			((s_axi_ctl_arready)(s_axi_ctl_arready))
			((s_axi_ctl_rdata)(s_axi_ctl_rdata))
			((s_axi_ctl_rresp)(s_axi_ctl_rresp))
			((s_axi_ctl_rvalid)(s_axi_ctl_rvalid))
			((s_axi_ctl_rready)(s_axi_ctl_rready))
			((Bus2IP_CS)(Bus2IP_CS))
			((Bus2IP_BE)(Bus2IP_BE))
			((Bus2IP_RNW)(Bus2IP_RNW))
			((Bus2IP_Addr)(Bus2IP_Addr))
			((Bus2IP_Data)(Bus2IP_Data))
			((IP2Bus_RdAck)(IP2Bus_RdAck))
			((IP2Bus_WrAck)(IP2Bus_WrAck))
			((IP2Bus_Data)(IP2Bus_Data))
			((IP2Bus_Error)(IP2Bus_Error))
			((ctl_intr)(ctl_intr))
			((ctl_user_intr)(ctl_user_intr))
			((np_cpl_pending)(np_cpl_pending))
			((RP_bridge_en)(RP_bridge_en))
			((blk_err_cor)(blk_err_cor))
			((blk_err_ur)(blk_err_ur))
			((blk_err_ecrc)(blk_err_ecrc))
			((blk_err_cpl_timeout)(blk_err_cpl_timeout))
			((blk_err_cpl_abort)(blk_err_cpl_abort))
			((blk_err_cpl_unexpect)(blk_err_cpl_unexpect))
			((blk_err_posted)(blk_err_posted))
			((blk_err_locked)(blk_err_locked))
			((blk_err_tlp_cpl_header)(blk_err_tlp_cpl_header))
			((blk_err_cpl_rdy)(blk_err_cpl_rdy))
			((blk_interrupt)(blk_interrupt))
			((blk_interrupt_rdy)(blk_interrupt_rdy))
			((blk_interrupt_assert)(blk_interrupt_assert))
			((blk_interrupt_di)(blk_interrupt_di))
			((cfg_interrupt_do)(cfg_interrupt_do))
			((blk_interrupt_mmenable)(blk_interrupt_mmenable))
			((blk_interrupt_msienable)(blk_interrupt_msienable))
			((blk_interrupt_msixenable)(blk_interrupt_msixenable))
			((blk_interrupt_msixfm)(blk_interrupt_msixfm))
			((blk_trn_pending)(blk_trn_pending))
			((cfg_pm_send_pme_to)(cfg_pm_send_pme_to))
			((blk_status)(blk_status))
			((blk_command)(blk_command))
			((blk_dstatus)(blk_dstatus))
			((blk_dcommand)(blk_dcommand))
			((blk_lstatus)(blk_lstatus))
			((blk_lcommand)(blk_lcommand))
			((blk_dcommand2)(blk_dcommand2))
			((blk_pcie_link_state)(blk_pcie_link_state))
			((blk_dsn)(blk_dsn))
			((blk_pmcsr_pme_en)(blk_pmcsr_pme_en))
			((blk_pmcsr_pme_status)(blk_pmcsr_pme_status))
			((blk_pmcsr_powerstate)(blk_pmcsr_powerstate))
			((cfg_msg_received)(cfg_msg_received))
			((blk_msg_data)(blk_msg_data))
			((blk_msg_received_err_cor)(blk_msg_received_err_cor))
			((blk_msg_received_err_non_fatal)(blk_msg_received_err_non_fatal))
			((blk_msg_received_err_fatal)(blk_msg_received_err_fatal))
			((blk_msg_received_pme_to_ack)(blk_msg_received_pme_to_ack))
			((blk_msg_received_assert_inta)(blk_msg_received_assert_inta))
			((blk_msg_received_assert_intb)(blk_msg_received_assert_intb))
			((blk_msg_received_assert_intc)(blk_msg_received_assert_intc))
			((blk_msg_received_assert_intd)(blk_msg_received_assert_intd))
			((blk_msg_received_deassert_inta)(blk_msg_received_deassert_inta))
			((blk_msg_received_deassert_intb)(blk_msg_received_deassert_intb))
			((blk_msg_received_deassert_intc)(blk_msg_received_deassert_intc))
			((blk_msg_received_deassert_intd)(blk_msg_received_deassert_intd))
			((blk_link_up)(blk_link_up))
			((blk_ds_bus_number)(blk_ds_bus_number))
			((blk_ds_device_number)(blk_ds_device_number))
			((blk_to_turnoff)(blk_to_turnoff))
			((blk_turnoff_ok)(blk_turnoff_ok))
			((blk_pm_wake)(blk_pm_wake))
			((blk_bus_number)(blk_bus_number))
			((blk_device_number)(blk_device_number))
			((blk_function_number)(blk_function_number))
			((blk_pl_initial_link_width)(blk_pl_initial_link_width))
			((blk_pl_lane_reversal_mode)(blk_pl_lane_reversal_mode))
			((blk_pl_link_gen2_capable)(blk_pl_link_gen2_capable))
			((blk_pl_link_partner_gen2_supported)(blk_pl_link_partner_gen2_supported))
			((blk_pl_link_upcfg_capable)(blk_pl_link_upcfg_capable))
			((blk_pl_ltssm_state)(blk_pl_ltssm_state))
			((blk_pl_sel_link_rate)(blk_pl_sel_link_rate))
			((blk_pl_sel_link_width)(blk_pl_sel_link_width))
			((blk_pl_upstream_prefer_deemph)(blk_pl_upstream_prefer_deemph))
			((blk_pl_hot_rst)(blk_pl_hot_rst))
			((blk_fc_cpld)(blk_fc_cpld))
			((blk_fc_cplh)(blk_fc_cplh))
			((blk_fc_npd)(blk_fc_npd))
			((blk_fc_nph)(blk_fc_nph))
			((blk_fc_pd)(blk_fc_pd))
			((blk_fc_ph)(blk_fc_ph))
			((blk_fc_sel)(blk_fc_sel))
			((blk_tbuf_av)(blk_tbuf_av))
			((blk_tcfg_req)(blk_tcfg_req))
			((blk_tcfg_gnt)(blk_tcfg_gnt))
			((tx_err_drop)(tx_err_drop))
			((cfg_do)(cfg_do))
			((cfg_rd_wr_done)(cfg_rd_wr_done))
			((cfg_dwaddr)(cfg_dwaddr))
			((cfg_rd_en)(cfg_rd_en))
			((com_sysclk)(com_sysclk))
			((com_sysrst)(com_sysrst))
			((mmcm_lock)(mmcm_lock))
			((com_iclk)(com_iclk))
			((com_cclk)(com_cclk))
			((com_corereset)(com_corereset))
			((clk_fab_refclk)(clk_fab_refclk))
			((clk_pclk)(clk_pclk))
			((clk_rxusrclk)(clk_rxusrclk))
			((clk_dclk)(clk_dclk))
			((clk_userclk1)(clk_userclk1))
			((clk_userclk2)(clk_userclk2))
			((clk_oobclk_in)(clk_oobclk_in))
			((clk_mmcm_lock)(clk_mmcm_lock))
			((clk_txoutclk)(clk_txoutclk))
			((clk_rxoutclk)(clk_rxoutclk))
			((clk_pclk_sel)(clk_pclk_sel))
			((clk_gen3)(clk_gen3))
			((PIPE_MMCM_RST_N)(PIPE_MMCM_RST_N))
			((user_clk_out)(_open))
			((user_reset_out)(_open))
			((cfg_received_func_lvl_rst)(_open))
			((cfg_err_atomic_egress_blocked)((i 2)))
			((cfg_err_internal_cor)((i 2)))
			((cfg_err_malformed)((i 2)))
			((cfg_err_mc_blocked)((i 2)))
			((cfg_err_poisoned)((i 2)))
			((cfg_err_norecovery)((i 2)))
			((cfg_err_acs)((i 2)))
			((cfg_err_internal_uncor)((i 2)))
			((cfg_pm_halt_aspm_l0s)((i 2)))
			((cfg_pm_halt_aspm_l1)((i 2)))
			((cfg_pm_force_state_en)((i 2)))
			((cfg_pm_force_state)((_others(i 2))))
			((cfg_interrupt_stat)((i 2)))
			((cfg_pciecap_interrupt_msgnum)((_others(i 2))))
			((cfg_bridge_serr_en)(_open))
			((cfg_slot_control_electromech_il_ctl_pulse)(_open))
			((cfg_root_control_syserr_corr_err_en)(_open))
			((cfg_root_control_syserr_non_fatal_err_en)(_open))
			((cfg_root_control_syserr_fatal_err_en)(_open))
			((cfg_root_control_pme_int_en)(_open))
			((cfg_aer_rooterr_corr_err_reporting_en)(_open))
			((cfg_aer_rooterr_non_fatal_err_reporting_en)(_open))
			((cfg_aer_rooterr_fatal_err_reporting_en)(_open))
			((cfg_aer_rooterr_corr_err_received)(_open))
			((cfg_aer_rooterr_non_fatal_err_received)(_open))
			((cfg_aer_rooterr_fatal_err_received)(_open))
			((cfg_msg_received_pm_as_nak)(_open))
			((cfg_msg_received_pm_pme)(_open))
			((cfg_msg_received_setslotpowerlimit)(_open))
			((pl_phy_lnk_up)(_open))
			((pl_tx_pm_state)(_open))
			((pl_rx_pm_state)(_open))
			((pl_directed_change_done)(_open))
			((pl_downstream_deemph_source)((i 2)))
			((cfg_err_aer_headerlog)((_others(i 2))))
			((cfg_aer_interrupt_msgnum)((_others(i 2))))
			((cfg_err_aer_headerlog_set)(_open))
			((cfg_aer_ecrc_check_en)(_open))
			((cfg_aer_ecrc_gen_en)(_open))
			((cfg_vc_tcvc_map)(_open))
			((config_gen_req)(config_gen_req))
		)
		(_use(_implicit)
			(_gen
				((C_DATA_WIDTH)(_code 575))
				((STRB_WIDTH)(_code 576))
				((BAR0_U)(_code 577))
				((BAR0_L)(_code 578))
				((BAR1_U)(_code 579))
				((BAR1_L)(_code 580))
				((BAR2_U)(_code 581))
				((BAR2_L)(_code 582))
				((BAR3_U)(_code 583))
				((BAR3_L)(_code 584))
				((BAR4_U)(_code 585))
				((BAR4_L)(_code 586))
				((BAR5_U)(_code 587))
				((BAR5_L)(_code 588))
				((CARDBUS_CIS_POINTER)(_code 589))
				((CLASS_CODE)(_code 590))
				((CMD_INTX_IMPLEMENTED)(_code 591))
				((CPL_TIMEOUT_DISABLE_SUPPORTED)(_code 592))
				((CPL_TIMEOUT_RANGES_SUPPORTED)(_code 593))
				((DEV_CAP_EXT_TAG_SUPPORTED)(_code 594))
				((DEV_CAP_MAX_PAYLOAD_SUPPORTED)(_code 595))
				((DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT)(_code 596))
				((DEVICE_ID)(_code 597))
				((DISABLE_LANE_REVERSAL)(_code 598))
				((DISABLE_SCRAMBLING)(_code 599))
				((DSN_BASE_PTR)(_code 600))
				((DSN_CAP_NEXTPTR)(_code 601))
				((DSN_CAP_ON)(_code 602))
				((ENABLE_MSG_ROUTE)(_code 603))
				((ENABLE_RX_TD_ECRC_TRIM)(_code 604))
				((EXPANSION_ROM_U)(_code 605))
				((EXPANSION_ROM_L)(_code 606))
				((EXT_CFG_CAP_PTR)(_code 607))
				((EXT_CFG_XP_CAP_PTR)(_code 608))
				((HEADER_TYPE)(_code 609))
				((INTERRUPT_PIN)(_code 610))
				((LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP)(_code 611))
				((LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP)(_code 612))
				((LINK_CAP_MAX_LINK_SPEED)(_code 613))
				((LINK_CAP_MAX_LINK_WIDTH)(_code 614))
				((LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE)(_code 615))
				((LINK_CONTROL_RCB)(_code 616))
				((LINK_CTRL2_DEEMPHASIS)(_code 617))
				((LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE)(_code 618))
				((LINK_CTRL2_TARGET_LINK_SPEED)(_code 619))
				((LINK_STATUS_SLOT_CLOCK_CONFIG)(_code 620))
				((LL_ACK_TIMEOUT)(_code 621))
				((LL_ACK_TIMEOUT_EN)(_code 622))
				((LL_ACK_TIMEOUT_FUNC)(_code 623))
				((LL_REPLAY_TIMEOUT)(_code 624))
				((LL_REPLAY_TIMEOUT_EN)(_code 625))
				((LL_REPLAY_TIMEOUT_FUNC)(_code 626))
				((LTSSM_MAX_LINK_WIDTH)(_code 627))
				((MSI_DECODE_ENABLE)(_code 628))
				((MSI_CAP_MULTIMSGCAP)(_code 629))
				((MSI_CAP_MULTIMSG_EXTENSION)(_code 630))
				((MSI_CAP_ON)(_code 631))
				((MSI_CAP_PER_VECTOR_MASKING_CAPABLE)(_code 632))
				((MSI_CAP_64_BIT_ADDR_CAPABLE)(_code 633))
				((MSIX_CAP_ON)(_code 634))
				((MSIX_CAP_PBA_BIR)(_code 635))
				((MSIX_CAP_PBA_OFFSET)(_code 636))
				((MSIX_CAP_TABLE_BIR)(_code 637))
				((MSIX_CAP_TABLE_OFFSET)(_code 638))
				((MSIX_CAP_TABLE_SIZE)(_code 639))
				((PCIE_CAP_DEVICE_PORT_TYPE)(_code 640))
				((PCIE_CAP_INT_MSG_NUM)(_code 641))
				((PCIE_CAP_NEXTPTR)(_code 642))
				((PCIE_DRP_ENABLE)(_code 643))
				((PIPE_PIPELINE_STAGES)(_code 644))
				((PM_CAP_DSI)(_code 645))
				((PM_CAP_D1SUPPORT)(_code 646))
				((PM_CAP_D2SUPPORT)(_code 647))
				((PM_CAP_NEXTPTR)(_code 648))
				((PM_CAP_PMESUPPORT)(_code 649))
				((PM_CSR_NOSOFTRST)(_code 650))
				((PM_DATA_SCALE0)(_code 651))
				((PM_DATA_SCALE1)(_code 652))
				((PM_DATA_SCALE2)(_code 653))
				((PM_DATA_SCALE3)(_code 654))
				((PM_DATA_SCALE4)(_code 655))
				((PM_DATA_SCALE5)(_code 656))
				((PM_DATA_SCALE6)(_code 657))
				((PM_DATA_SCALE7)(_code 658))
				((PM_DATA0)(_code 659))
				((PM_DATA1)(_code 660))
				((PM_DATA2)(_code 661))
				((PM_DATA3)(_code 662))
				((PM_DATA4)(_code 663))
				((PM_DATA5)(_code 664))
				((PM_DATA6)(_code 665))
				((PM_DATA7)(_code 666))
				((REF_CLK_FREQ)(_code 667))
				((REVISION_ID)(_code 668))
				((ROOT_CAP_CRS_SW_VISIBILITY)(_code 669))
				((SPARE_BIT0)(_code 670))
				((SUBSYSTEM_ID)(_code 671))
				((SUBSYSTEM_VENDOR_ID)(_code 672))
				((SLOT_CAP_ATT_BUTTON_PRESENT)(_code 673))
				((SLOT_CAP_ATT_INDICATOR_PRESENT)(_code 674))
				((SLOT_CAP_ELEC_INTERLOCK_PRESENT)(_code 675))
				((SLOT_CAP_HOTPLUG_CAPABLE)(_code 676))
				((SLOT_CAP_HOTPLUG_SURPRISE)(_code 677))
				((SLOT_CAP_MRL_SENSOR_PRESENT)(_code 678))
				((SLOT_CAP_NO_CMD_COMPLETED_SUPPORT)(_code 679))
				((SLOT_CAP_PHYSICAL_SLOT_NUM)(_code 680))
				((SLOT_CAP_POWER_CONTROLLER_PRESENT)(_code 681))
				((SLOT_CAP_POWER_INDICATOR_PRESENT)(_code 682))
				((SLOT_CAP_SLOT_POWER_LIMIT_SCALE)(_code 683))
				((SLOT_CAP_SLOT_POWER_LIMIT_VALUE)(_code 684))
				((TL_RX_RAM_RADDR_LATENCY)(_code 685))
				((TL_RX_RAM_RDATA_LATENCY)(_code 686))
				((TL_RX_RAM_WRITE_LATENCY)(_code 687))
				((TL_TX_RAM_RADDR_LATENCY)(_code 688))
				((TL_TX_RAM_RDATA_LATENCY)(_code 689))
				((TL_TX_RAM_WRITE_LATENCY)(_code 690))
				((UPCONFIG_CAPABLE)(_code 691))
				((UPSTREAM_FACING)(_code 692))
				((USER_CLK_FREQ)(_code 693))
				((VC_BASE_PTR)(_code 694))
				((VC_CAP_NEXTPTR)(_code 695))
				((VC_CAP_ON)(_code 696))
				((VC_CAP_REJECT_SNOOP_TRANSACTIONS)(_code 697))
				((VC0_CPL_INFINITE)(_code 698))
				((VC0_RX_RAM_LIMIT)(_code 699))
				((VC0_TOTAL_CREDITS_CD)(_code 700))
				((VC0_TOTAL_CREDITS_CH)(_code 701))
				((VC0_TOTAL_CREDITS_NPH)(_code 702))
				((VC0_TOTAL_CREDITS_PD)(_code 703))
				((VC0_TOTAL_CREDITS_PH)(_code 704))
				((VC0_TX_LASTPACKET)(_code 705))
				((VENDOR_ID)(_code 706))
				((VSEC_BASE_PTR)(_code 707))
				((VSEC_CAP_NEXTPTR)(_code 708))
				((VSEC_CAP_ON)(_code 709))
				((ALLOW_X8_GEN2)(_code 710))
				((AER_BASE_PTR)(_code 711))
				((AER_CAP_ECRC_CHECK_CAPABLE)(_code 712))
				((AER_CAP_ECRC_GEN_CAPABLE)(_code 713))
				((AER_CAP_ID)(_code 714))
				((AER_CAP_INT_MSG_NUM_MSI)(_code 715))
				((AER_CAP_INT_MSG_NUM_MSIX)(_code 716))
				((AER_CAP_NEXTPTR)(_code 717))
				((AER_CAP_ON)(_code 718))
				((AER_CAP_PERMIT_ROOTERR_UPDATE)(_code 719))
				((AER_CAP_VERSION)(_code 720))
				((CAPABILITIES_PTR)(_code 721))
				((CRM_MODULE_RSTS)(_code 722))
				((DEV_CAP_ENDPOINT_L0S_LATENCY)(_code 723))
				((DEV_CAP_ENDPOINT_L1_LATENCY)(_code 724))
				((DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE)(_code 725))
				((DEV_CAP_ROLE_BASED_ERROR)(_code 726))
				((DEV_CAP_RSVD_14_12)(_code 727))
				((DEV_CAP_RSVD_17_16)(_code 728))
				((DEV_CAP_RSVD_31_29)(_code 729))
				((DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE)(_code 730))
				((DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE)(_code 731))
				((DEV_CONTROL_AUX_POWER_SUPPORTED)(_code 732))
				((DISABLE_ASPM_L1_TIMER)(_code 733))
				((DISABLE_BAR_FILTERING)(_code 734))
				((DISABLE_ID_CHECK)(_code 735))
				((DISABLE_RX_TC_FILTER)(_code 736))
				((DNSTREAM_LINK_NUM)(_code 737))
				((DS_PORT_HOT_RST)(_code 738))
				((DSN_CAP_ID)(_code 739))
				((DSN_CAP_VERSION)(_code 740))
				((ENTER_RVRY_EI_L0)(_code 741))
				((INFER_EI)(_code 742))
				((IS_SWITCH)(_code 743))
				((LAST_CONFIG_DWORD)(_code 744))
				((LINK_CAP_ASPM_SUPPORT)(_code 745))
				((LINK_CAP_CLOCK_POWER_MANAGEMENT)(_code 746))
				((LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1)(_code 747))
				((LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2)(_code 748))
				((LINK_CAP_L0S_EXIT_LATENCY_GEN1)(_code 749))
				((LINK_CAP_L0S_EXIT_LATENCY_GEN2)(_code 750))
				((LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1)(_code 751))
				((LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2)(_code 752))
				((LINK_CAP_L1_EXIT_LATENCY_GEN1)(_code 753))
				((LINK_CAP_L1_EXIT_LATENCY_GEN2)(_code 754))
				((LINK_CAP_RSVD_23_22)(_code 755))
				((MSI_BASE_PTR)(_code 756))
				((MSI_CAP_ID)(_code 757))
				((MSI_CAP_NEXTPTR)(_code 758))
				((MSIX_BASE_PTR)(_code 759))
				((MSIX_CAP_ID)(_code 760))
				((MSIX_CAP_NEXTPTR)(_code 761))
				((N_FTS_COMCLK_GEN1)(_code 762))
				((N_FTS_COMCLK_GEN2)(_code 763))
				((N_FTS_GEN1)(_code 764))
				((N_FTS_GEN2)(_code 765))
				((PCIE_BASE_PTR)(_code 766))
				((PCIE_CAP_CAPABILITY_ID)(_code 767))
				((PCIE_CAP_CAPABILITY_VERSION)(_code 768))
				((PCIE_CAP_ON)(_code 769))
				((PCIE_CAP_RSVD_15_14)(_code 770))
				((PCIE_CAP_SLOT_IMPLEMENTED)(_code 771))
				((PCIE_REVISION)(_code 772))
				((PGL0_LANE)(_code 773))
				((PGL1_LANE)(_code 774))
				((PGL2_LANE)(_code 775))
				((PGL3_LANE)(_code 776))
				((PGL4_LANE)(_code 777))
				((PGL5_LANE)(_code 778))
				((PGL6_LANE)(_code 779))
				((PGL7_LANE)(_code 780))
				((PL_AUTO_CONFIG)(_code 781))
				((PL_FAST_TRAIN)(_code 782))
				((PCIE_EXT_CLK)(_code 783))
				((NO_SLV_ERR)(_code 784))
				((PCIE_EXT_GT_COMMON)(_code 785))
				((EXT_CH_GT_DRP)(_code 786))
				((TX_MARGIN_FULL_0)(_code 787))
				((TX_MARGIN_FULL_1)(_code 788))
				((TX_MARGIN_FULL_2)(_code 789))
				((TX_MARGIN_FULL_3)(_code 790))
				((TX_MARGIN_FULL_4)(_code 791))
				((TX_MARGIN_LOW_0)(_code 792))
				((TX_MARGIN_LOW_1)(_code 793))
				((TX_MARGIN_LOW_2)(_code 794))
				((TX_MARGIN_LOW_3)(_code 795))
				((TX_MARGIN_LOW_4)(_code 796))
				((PM_BASE_PTR)(_code 797))
				((PM_CAP_AUXCURRENT)(_code 798))
				((PM_CAP_ID)(_code 799))
				((PM_CAP_ON)(_code 800))
				((PM_CAP_PME_CLOCK)(_code 801))
				((PM_CAP_RSVD_04)(_code 802))
				((PM_CAP_VERSION)(_code 803))
				((PM_CSR_BPCCEN)(_code 804))
				((PM_CSR_B2B3)(_code 805))
				((RECRC_CHK)(_code 806))
				((RECRC_CHK_TRIM)(_code 807))
				((SELECT_DLL_IF)(_code 808))
				((SPARE_BIT1)(_code 809))
				((SPARE_BIT2)(_code 810))
				((SPARE_BIT3)(_code 811))
				((SPARE_BIT4)(_code 812))
				((SPARE_BIT5)(_code 813))
				((SPARE_BIT6)(_code 814))
				((SPARE_BIT7)(_code 815))
				((SPARE_BIT8)(_code 816))
				((SPARE_BYTE0)(_code 817))
				((SPARE_BYTE1)(_code 818))
				((SPARE_BYTE2)(_code 819))
				((SPARE_BYTE3)(_code 820))
				((SPARE_WORD0)(_code 821))
				((SPARE_WORD1)(_code 822))
				((SPARE_WORD2)(_code 823))
				((SPARE_WORD3)(_code 824))
				((TL_RBYPASS)(_code 825))
				((TL_TFC_DISABLE)(_code 826))
				((TL_TX_CHECKS_DISABLE)(_code 827))
				((EXIT_LOOPBACK_ON_EI)(_code 828))
				((UR_INV_REQ)(_code 829))
				((VC_CAP_ID)(_code 830))
				((VC_CAP_VERSION)(_code 831))
				((VSEC_CAP_HDR_ID)(_code 832))
				((VSEC_CAP_HDR_LENGTH)(_code 833))
				((VSEC_CAP_HDR_REVISION)(_code 834))
				((VSEC_CAP_ID)(_code 835))
				((VSEC_CAP_IS_LINK_VISIBLE)(_code 836))
				((VSEC_CAP_VERSION)(_code 837))
				((C_BASEADDR_U)(_code 838))
				((C_BASEADDR_L)(_code 839))
				((C_HIGHADDR_U)(_code 840))
				((C_HIGHADDR_L)(_code 841))
				((C_MAX_LNK_WDT)(_code 842))
				((C_ROOT_PORT)(_code 843))
				((C_RP_BAR_HIDE)(_code 844))
				((C_RX_REALIGN)(_code 845))
				((C_RX_PRESERVE_ORDER)(_code 846))
				((C_LAST_CORE_CAP_ADDR)(_code 847))
				((C_VSEC_CAP_ADDR)(_code 848))
				((C_VSEC_CAP_LAST)(_code 849))
				((C_VSEC_ID)(_code 850))
				((C_DEVICE_NUMBER)(_code 851))
				((C_NUM_USER_INTR)(_code 852))
				((C_USER_PTR)(_code 853))
				((C_COMP_TIMEOUT)(_code 854))
				((PTR_WIDTH)(_code 855))
				((C_FAMILY)(_code 856))
				((USR_CFG)(_code 857))
				((USR_EXT_CFG)(_code 858))
				((LINK_CAP_L0S_EXIT_LATENCY)(_code 859))
				((LINK_CAP_L1_EXIT_LATENCY)(_code 860))
				((PLM_AUTO_CONFIG)(_code 861))
				((FAST_TRAIN)(_code 862))
				((PCIE_GENERIC)(_code 863))
				((GTP_SEL)(_code 864))
				((CFG_VEN_ID)(_code 865))
				((CFG_DEV_ID)(_code 866))
				((CFG_REV_ID)(_code 867))
				((CFG_SUBSYS_VEN_ID)(_code 868))
				((CFG_SUBSYS_ID)(_code 869))
				((AER_CAP_MULTIHEADER)(_code 870))
				((AER_CAP_OPTIONAL_ERR_SUPPORT)(_code 871))
				((DEV_CAP2_ARI_FORWARDING_SUPPORTED)(_code 872))
				((DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED)(_code 873))
				((DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED)(_code 874))
				((DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED)(_code 875))
				((DEV_CAP2_CAS128_COMPLETER_SUPPORTED)(_code 876))
				((DEV_CAP2_TPH_COMPLETER_SUPPORTED)(_code 877))
				((DEV_CONTROL_EXT_TAG_DEFAULT)(_code 878))
				((DISABLE_RX_POISONED_RESP)(_code 879))
				((LINK_CAP_ASPM_OPTIONALITY)(_code 880))
				((RBAR_BASE_PTR)(_code 881))
				((RBAR_CAP_CONTROL_ENCODEDBAR0)(_code 882))
				((RBAR_CAP_CONTROL_ENCODEDBAR1)(_code 883))
				((RBAR_CAP_CONTROL_ENCODEDBAR2)(_code 884))
				((RBAR_CAP_CONTROL_ENCODEDBAR3)(_code 885))
				((RBAR_CAP_CONTROL_ENCODEDBAR4)(_code 886))
				((RBAR_CAP_CONTROL_ENCODEDBAR5)(_code 887))
				((RBAR_CAP_INDEX0)(_code 888))
				((RBAR_CAP_INDEX1)(_code 889))
				((RBAR_CAP_INDEX2)(_code 890))
				((RBAR_CAP_INDEX3)(_code 891))
				((RBAR_CAP_INDEX4)(_code 892))
				((RBAR_CAP_INDEX5)(_code 893))
				((RBAR_CAP_ON)(_code 894))
				((RBAR_CAP_SUP0)(_code 895))
				((RBAR_CAP_SUP1)(_code 896))
				((RBAR_CAP_SUP2)(_code 897))
				((RBAR_CAP_SUP3)(_code 898))
				((RBAR_CAP_SUP4)(_code 899))
				((RBAR_CAP_SUP5)(_code 900))
				((RBAR_NUM)(_code 901))
				((TRN_NP_FC)(_code 902))
				((TRN_DW)(_code 903))
				((UR_ATOMIC)(_code 904))
				((UR_PRS_RESPONSE)(_code 905))
				((USER_CLK2_DIV2)(_code 906))
				((VC0_TOTAL_CREDITS_NPD)(_code 907))
				((LINK_CAP_RSVD_23)(_code 908))
				((CFG_ECRC_ERR_CPLSTAT)(_code 909))
				((DISABLE_ERR_MSG)(_code 910))
				((DISABLE_LOCKED_FILTER)(_code 911))
				((DISABLE_PPM_FILTER)(_code 912))
				((ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED)(_code 913))
				((INTERRUPT_STAT_AUTO)(_code 914))
				((MPS_FORCE)(_code 915))
				((PM_ASPML0S_TIMEOUT)(_code 916))
				((PM_ASPML0S_TIMEOUT_EN)(_code 917))
				((PM_ASPML0S_TIMEOUT_FUNC)(_code 918))
				((PM_ASPM_FASTEXIT)(_code 919))
				((PM_MF)(_code 920))
				((RP_AUTO_SPD)(_code 921))
				((RP_AUTO_SPD_LOOPCNT)(_code 922))
				((SIM_VERSION)(_code 923))
				((SSL_MESSAGE_AUTO)(_code 924))
				((TECRC_EP_INV)(_code 925))
				((UR_CFG1)(_code 926))
				((USE_RID_PINS)(_code 927))
				((DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED)(_code 928))
				((DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED)(_code 929))
				((DEV_CAP2_LTR_MECHANISM_SUPPORTED)(_code 930))
				((DEV_CAP2_MAX_ENDEND_TLP_PREFIXES)(_code 931))
				((DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING)(_code 932))
				((RBAR_CAP_ID)(_code 933))
				((RBAR_CAP_NEXTPTR)(_code 934))
				((RBAR_CAP_VERSION)(_code 935))
				((PCIE_USE_MODE)(_code 936))
				((PCIE_GT_DEVICE)(_code 937))
				((PCIE_CHAN_BOND)(_code 938))
				((PCIE_PLL_SEL)(_code 939))
				((PCIE_ASYNC_EN)(_code 940))
				((PCIE_TXBUF_EN)(_code 941))
				((EXT_PIPE_INTERFACE)(_code 942))
			)
			(_port
				((pci_exp_txp)(pci_exp_txp))
				((pci_exp_txn)(pci_exp_txn))
				((pci_exp_rxp)(pci_exp_rxp))
				((pci_exp_rxn)(pci_exp_rxn))
				((qpll_drp_crscode)(qpll_drp_crscode))
				((qpll_drp_fsm)(qpll_drp_fsm))
				((qpll_drp_done)(qpll_drp_done))
				((qpll_drp_reset)(qpll_drp_reset))
				((qpll_qplllock)(qpll_qplllock))
				((qpll_qplloutclk)(qpll_qplloutclk))
				((qpll_qplloutrefclk)(qpll_qplloutrefclk))
				((qpll_qplld)(qpll_qplld))
				((qpll_qpllreset)(qpll_qpllreset))
				((qpll_drp_clk)(qpll_drp_clk))
				((qpll_drp_rst_n)(qpll_drp_rst_n))
				((qpll_drp_ovrd)(qpll_drp_ovrd))
				((qpll_drp_gen3)(qpll_drp_gen3))
				((qpll_drp_start)(qpll_drp_start))
				((pipe_txprbssel)(pipe_txprbssel))
				((pipe_rxprbssel)(pipe_rxprbssel))
				((pipe_txprbsforceerr)(pipe_txprbsforceerr))
				((pipe_rxprbscntreset)(pipe_rxprbscntreset))
				((pipe_loopback)(pipe_loopback))
				((pipe_txinhibit)(pipe_txinhibit))
				((pipe_rxprbserr)(pipe_rxprbserr))
				((pipe_rst_fsm)(pipe_rst_fsm))
				((pipe_qrst_fsm)(pipe_qrst_fsm))
				((pipe_rate_fsm)(pipe_rate_fsm))
				((pipe_sync_fsm_tx)(pipe_sync_fsm_tx))
				((pipe_sync_fsm_rx)(pipe_sync_fsm_rx))
				((pipe_drp_fsm)(pipe_drp_fsm))
				((pipe_rst_idle)(pipe_rst_idle))
				((pipe_qrst_idle)(pipe_qrst_idle))
				((pipe_rate_idle)(pipe_rate_idle))
				((pipe_eyescandataerror)(pipe_eyescandataerror))
				((pipe_rxstatus)(pipe_rxstatus))
				((pipe_dmonitorout)(pipe_dmonitorout))
				((pipe_cpll_lock)(pipe_cpll_lock))
				((pipe_qpll_lock)(pipe_qpll_lock))
				((pipe_rxpmaresetdone)(pipe_rxpmaresetdone))
				((pipe_rxbufstatus)(pipe_rxbufstatus))
				((pipe_txphaligndone)(pipe_txphaligndone))
				((pipe_txphinitdone)(pipe_txphinitdone))
				((pipe_txdlysresetdone)(pipe_txdlysresetdone))
				((pipe_rxphaligndone)(pipe_rxphaligndone))
				((pipe_rxdlysresetdone)(pipe_rxdlysresetdone))
				((pipe_rxsyncdone)(pipe_rxsyncdone))
				((pipe_rxdisperr)(pipe_rxdisperr))
				((pipe_rxnotintable)(pipe_rxnotintable))
				((pipe_rxcommadet)(pipe_rxcommadet))
				((gt_ch_drp_rdy)(gt_ch_drp_rdy))
				((pipe_debug_0)(pipe_debug_0))
				((pipe_debug_1)(pipe_debug_1))
				((pipe_debug_2)(pipe_debug_2))
				((pipe_debug_3)(pipe_debug_3))
				((pipe_debug_4)(pipe_debug_4))
				((pipe_debug_5)(pipe_debug_5))
				((pipe_debug_6)(pipe_debug_6))
				((pipe_debug_7)(pipe_debug_7))
				((pipe_debug_8)(pipe_debug_8))
				((pipe_debug_9)(pipe_debug_9))
				((pipe_debug)(pipe_debug))
				((common_commands_in)(common_commands_in))
				((pipe_rx_0_sigs)(pipe_rx_0_sigs))
				((pipe_rx_1_sigs)(pipe_rx_1_sigs))
				((pipe_rx_2_sigs)(pipe_rx_2_sigs))
				((pipe_rx_3_sigs)(pipe_rx_3_sigs))
				((pipe_rx_4_sigs)(pipe_rx_4_sigs))
				((pipe_rx_5_sigs)(pipe_rx_5_sigs))
				((pipe_rx_6_sigs)(pipe_rx_6_sigs))
				((pipe_rx_7_sigs)(pipe_rx_7_sigs))
				((common_commands_out)(common_commands_out))
				((pipe_tx_0_sigs)(pipe_tx_0_sigs))
				((pipe_tx_1_sigs)(pipe_tx_1_sigs))
				((pipe_tx_2_sigs)(pipe_tx_2_sigs))
				((pipe_tx_3_sigs)(pipe_tx_3_sigs))
				((pipe_tx_4_sigs)(pipe_tx_4_sigs))
				((pipe_tx_5_sigs)(pipe_tx_5_sigs))
				((pipe_tx_6_sigs)(pipe_tx_6_sigs))
				((pipe_tx_7_sigs)(pipe_tx_7_sigs))
				((INT_PCLK_OUT_SLAVE)(INT_PCLK_OUT_SLAVE))
				((INT_RXUSRCLK_OUT)(INT_RXUSRCLK_OUT))
				((INT_DCLK_OUT)(INT_DCLK_OUT))
				((INT_USERCLK1_OUT)(INT_USERCLK1_OUT))
				((INT_USERCLK2_OUT)(INT_USERCLK2_OUT))
				((INT_OOBCLK_OUT)(INT_OOBCLK_OUT))
				((INT_MMCM_LOCK_OUT)(INT_MMCM_LOCK_OUT))
				((INT_QPLLLOCK_OUT)(INT_QPLLLOCK_OUT))
				((INT_QPLLOUTCLK_OUT)(INT_QPLLOUTCLK_OUT))
				((INT_QPLLOUTREFCLK_OUT)(INT_QPLLOUTREFCLK_OUT))
				((INT_RXOUTCLK_OUT)(INT_RXOUTCLK_OUT))
				((INT_PCLK_SEL_SLAVE)(INT_PCLK_SEL_SLAVE))
				((ext_ch_gt_drpclk)(ext_ch_gt_drpclk))
				((ext_ch_gt_drpaddr)(ext_ch_gt_drpaddr))
				((ext_ch_gt_drpen)(ext_ch_gt_drpen))
				((ext_ch_gt_drpdi)(ext_ch_gt_drpdi))
				((ext_ch_gt_drpwe)(ext_ch_gt_drpwe))
				((ext_ch_gt_drpdo)(ext_ch_gt_drpdo))
				((ext_ch_gt_drprdy)(ext_ch_gt_drprdy))
				((rx_np_ok)(rx_np_ok))
				((rx_np_req)(rx_np_req))
				((s_axis_rw_tdata)(s_axis_rw_tdata))
				((s_axis_rw_tvalid)(s_axis_rw_tvalid))
				((s_axis_rw_tready)(s_axis_rw_tready))
				((s_axis_rw_tstrb)(s_axis_rw_tstrb))
				((s_axis_rw_tlast)(s_axis_rw_tlast))
				((s_axis_rw_tuser)(s_axis_rw_tuser))
				((s_axis_rr_tdata)(s_axis_rr_tdata))
				((s_axis_rr_tvalid)(s_axis_rr_tvalid))
				((s_axis_rr_tready)(s_axis_rr_tready))
				((s_axis_rr_tstrb)(s_axis_rr_tstrb))
				((s_axis_rr_tlast)(s_axis_rr_tlast))
				((s_axis_rr_tuser)(s_axis_rr_tuser))
				((s_axis_cc_tdata)(s_axis_cc_tdata))
				((s_axis_cc_tvalid)(s_axis_cc_tvalid))
				((s_axis_cc_tready)(s_axis_cc_tready))
				((s_axis_cc_tstrb)(s_axis_cc_tstrb))
				((s_axis_cc_tlast)(s_axis_cc_tlast))
				((s_axis_cc_tuser)(s_axis_cc_tuser))
				((m_axis_cw_tdata)(m_axis_cw_tdata))
				((m_axis_cw_tvalid)(m_axis_cw_tvalid))
				((m_axis_cw_tready)(m_axis_cw_tready))
				((m_axis_cw_tstrb)(m_axis_cw_tstrb))
				((m_axis_cw_tlast)(m_axis_cw_tlast))
				((m_axis_cw_tuser)(m_axis_cw_tuser))
				((m_axis_cr_tdata)(m_axis_cr_tdata))
				((m_axis_cr_tvalid)(m_axis_cr_tvalid))
				((m_axis_cr_tready)(m_axis_cr_tready))
				((m_axis_cr_tstrb)(m_axis_cr_tstrb))
				((m_axis_cr_tlast)(m_axis_cr_tlast))
				((m_axis_cr_tuser)(m_axis_cr_tuser))
				((m_axis_rc_tdata)(m_axis_rc_tdata))
				((m_axis_rc_tvalid)(m_axis_rc_tvalid))
				((m_axis_rc_tready)(m_axis_rc_tready))
				((m_axis_rc_tstrb)(m_axis_rc_tstrb))
				((m_axis_rc_tlast)(m_axis_rc_tlast))
				((m_axis_rc_tuser)(m_axis_rc_tuser))
				((s_axi_ctl_awaddr)(s_axi_ctl_awaddr))
				((s_axi_ctl_awvalid)(s_axi_ctl_awvalid))
				((s_axi_ctl_awready)(s_axi_ctl_awready))
				((s_axi_ctl_wdata)(s_axi_ctl_wdata))
				((s_axi_ctl_wstrb)(s_axi_ctl_wstrb))
				((s_axi_ctl_wvalid)(s_axi_ctl_wvalid))
				((s_axi_ctl_wready)(s_axi_ctl_wready))
				((s_axi_ctl_bresp)(s_axi_ctl_bresp))
				((s_axi_ctl_bvalid)(s_axi_ctl_bvalid))
				((s_axi_ctl_bready)(s_axi_ctl_bready))
				((s_axi_ctl_araddr)(s_axi_ctl_araddr))
				((s_axi_ctl_arvalid)(s_axi_ctl_arvalid))
				((s_axi_ctl_arready)(s_axi_ctl_arready))
				((s_axi_ctl_rdata)(s_axi_ctl_rdata))
				((s_axi_ctl_rresp)(s_axi_ctl_rresp))
				((s_axi_ctl_rvalid)(s_axi_ctl_rvalid))
				((s_axi_ctl_rready)(s_axi_ctl_rready))
				((Bus2IP_CS)(Bus2IP_CS))
				((Bus2IP_BE)(Bus2IP_BE))
				((Bus2IP_RNW)(Bus2IP_RNW))
				((Bus2IP_Addr)(Bus2IP_Addr))
				((Bus2IP_Data)(Bus2IP_Data))
				((IP2Bus_RdAck)(IP2Bus_RdAck))
				((IP2Bus_WrAck)(IP2Bus_WrAck))
				((IP2Bus_Data)(IP2Bus_Data))
				((IP2Bus_Error)(IP2Bus_Error))
				((ctl_intr)(ctl_intr))
				((ctl_user_intr)(ctl_user_intr))
				((np_cpl_pending)(np_cpl_pending))
				((RP_bridge_en)(RP_bridge_en))
				((blk_err_cor)(blk_err_cor))
				((blk_err_ur)(blk_err_ur))
				((blk_err_ecrc)(blk_err_ecrc))
				((blk_err_cpl_timeout)(blk_err_cpl_timeout))
				((blk_err_cpl_abort)(blk_err_cpl_abort))
				((blk_err_cpl_unexpect)(blk_err_cpl_unexpect))
				((blk_err_posted)(blk_err_posted))
				((blk_err_locked)(blk_err_locked))
				((blk_err_tlp_cpl_header)(blk_err_tlp_cpl_header))
				((blk_err_cpl_rdy)(blk_err_cpl_rdy))
				((blk_interrupt)(blk_interrupt))
				((blk_interrupt_rdy)(blk_interrupt_rdy))
				((blk_interrupt_assert)(blk_interrupt_assert))
				((blk_interrupt_di)(blk_interrupt_di))
				((cfg_interrupt_do)(cfg_interrupt_do))
				((blk_interrupt_mmenable)(blk_interrupt_mmenable))
				((blk_interrupt_msienable)(blk_interrupt_msienable))
				((blk_interrupt_msixenable)(blk_interrupt_msixenable))
				((blk_interrupt_msixfm)(blk_interrupt_msixfm))
				((blk_trn_pending)(blk_trn_pending))
				((cfg_pm_send_pme_to)(cfg_pm_send_pme_to))
				((blk_status)(blk_status))
				((blk_command)(blk_command))
				((blk_dstatus)(blk_dstatus))
				((blk_dcommand)(blk_dcommand))
				((blk_lstatus)(blk_lstatus))
				((blk_lcommand)(blk_lcommand))
				((blk_dcommand2)(blk_dcommand2))
				((blk_pcie_link_state)(blk_pcie_link_state))
				((blk_dsn)(blk_dsn))
				((blk_pmcsr_pme_en)(blk_pmcsr_pme_en))
				((blk_pmcsr_pme_status)(blk_pmcsr_pme_status))
				((blk_pmcsr_powerstate)(blk_pmcsr_powerstate))
				((cfg_msg_received)(cfg_msg_received))
				((blk_msg_data)(blk_msg_data))
				((blk_msg_received_err_cor)(blk_msg_received_err_cor))
				((blk_msg_received_err_non_fatal)(blk_msg_received_err_non_fatal))
				((blk_msg_received_err_fatal)(blk_msg_received_err_fatal))
				((blk_msg_received_pme_to_ack)(blk_msg_received_pme_to_ack))
				((blk_msg_received_assert_inta)(blk_msg_received_assert_inta))
				((blk_msg_received_assert_intb)(blk_msg_received_assert_intb))
				((blk_msg_received_assert_intc)(blk_msg_received_assert_intc))
				((blk_msg_received_assert_intd)(blk_msg_received_assert_intd))
				((blk_msg_received_deassert_inta)(blk_msg_received_deassert_inta))
				((blk_msg_received_deassert_intb)(blk_msg_received_deassert_intb))
				((blk_msg_received_deassert_intc)(blk_msg_received_deassert_intc))
				((blk_msg_received_deassert_intd)(blk_msg_received_deassert_intd))
				((blk_link_up)(blk_link_up))
				((blk_ds_bus_number)(blk_ds_bus_number))
				((blk_ds_device_number)(blk_ds_device_number))
				((blk_to_turnoff)(blk_to_turnoff))
				((blk_turnoff_ok)(blk_turnoff_ok))
				((blk_pm_wake)(blk_pm_wake))
				((blk_bus_number)(blk_bus_number))
				((blk_device_number)(blk_device_number))
				((blk_function_number)(blk_function_number))
				((blk_pl_initial_link_width)(blk_pl_initial_link_width))
				((blk_pl_lane_reversal_mode)(blk_pl_lane_reversal_mode))
				((blk_pl_link_gen2_capable)(blk_pl_link_gen2_capable))
				((blk_pl_link_partner_gen2_supported)(blk_pl_link_partner_gen2_supported))
				((blk_pl_link_upcfg_capable)(blk_pl_link_upcfg_capable))
				((blk_pl_ltssm_state)(blk_pl_ltssm_state))
				((blk_pl_sel_link_rate)(blk_pl_sel_link_rate))
				((blk_pl_sel_link_width)(blk_pl_sel_link_width))
				((blk_pl_upstream_prefer_deemph)(blk_pl_upstream_prefer_deemph))
				((blk_pl_hot_rst)(blk_pl_hot_rst))
				((blk_fc_cpld)(blk_fc_cpld))
				((blk_fc_cplh)(blk_fc_cplh))
				((blk_fc_npd)(blk_fc_npd))
				((blk_fc_nph)(blk_fc_nph))
				((blk_fc_pd)(blk_fc_pd))
				((blk_fc_ph)(blk_fc_ph))
				((blk_fc_sel)(blk_fc_sel))
				((blk_tbuf_av)(blk_tbuf_av))
				((blk_tcfg_req)(blk_tcfg_req))
				((blk_tcfg_gnt)(blk_tcfg_gnt))
				((tx_err_drop)(tx_err_drop))
				((cfg_do)(cfg_do))
				((cfg_rd_wr_done)(cfg_rd_wr_done))
				((cfg_dwaddr)(cfg_dwaddr))
				((cfg_rd_en)(cfg_rd_en))
				((com_sysclk)(com_sysclk))
				((com_sysrst)(com_sysrst))
				((mmcm_lock)(mmcm_lock))
				((com_iclk)(com_iclk))
				((com_cclk)(com_cclk))
				((com_corereset)(com_corereset))
				((clk_fab_refclk)(clk_fab_refclk))
				((clk_pclk)(clk_pclk))
				((clk_rxusrclk)(clk_rxusrclk))
				((clk_dclk)(clk_dclk))
				((clk_userclk1)(clk_userclk1))
				((clk_userclk2)(clk_userclk2))
				((clk_oobclk_in)(clk_oobclk_in))
				((clk_mmcm_lock)(clk_mmcm_lock))
				((clk_txoutclk)(clk_txoutclk))
				((clk_rxoutclk)(clk_rxoutclk))
				((clk_pclk_sel)(clk_pclk_sel))
				((clk_gen3)(clk_gen3))
				((PIPE_MMCM_RST_N)(PIPE_MMCM_RST_N))
				((user_clk_out)(user_clk_out))
				((user_reset_out)(user_reset_out))
				((cfg_received_func_lvl_rst)(cfg_received_func_lvl_rst))
				((cfg_err_atomic_egress_blocked)(cfg_err_atomic_egress_blocked))
				((cfg_err_internal_cor)(cfg_err_internal_cor))
				((cfg_err_malformed)(cfg_err_malformed))
				((cfg_err_mc_blocked)(cfg_err_mc_blocked))
				((cfg_err_poisoned)(cfg_err_poisoned))
				((cfg_err_norecovery)(cfg_err_norecovery))
				((cfg_err_acs)(cfg_err_acs))
				((cfg_err_internal_uncor)(cfg_err_internal_uncor))
				((cfg_pm_halt_aspm_l0s)(cfg_pm_halt_aspm_l0s))
				((cfg_pm_halt_aspm_l1)(cfg_pm_halt_aspm_l1))
				((cfg_pm_force_state_en)(cfg_pm_force_state_en))
				((cfg_pm_force_state)(cfg_pm_force_state))
				((cfg_interrupt_stat)(cfg_interrupt_stat))
				((cfg_pciecap_interrupt_msgnum)(cfg_pciecap_interrupt_msgnum))
				((cfg_bridge_serr_en)(cfg_bridge_serr_en))
				((cfg_slot_control_electromech_il_ctl_pulse)(cfg_slot_control_electromech_il_ctl_pulse))
				((cfg_root_control_syserr_corr_err_en)(cfg_root_control_syserr_corr_err_en))
				((cfg_root_control_syserr_non_fatal_err_en)(cfg_root_control_syserr_non_fatal_err_en))
				((cfg_root_control_syserr_fatal_err_en)(cfg_root_control_syserr_fatal_err_en))
				((cfg_root_control_pme_int_en)(cfg_root_control_pme_int_en))
				((cfg_aer_rooterr_corr_err_reporting_en)(cfg_aer_rooterr_corr_err_reporting_en))
				((cfg_aer_rooterr_non_fatal_err_reporting_en)(cfg_aer_rooterr_non_fatal_err_reporting_en))
				((cfg_aer_rooterr_fatal_err_reporting_en)(cfg_aer_rooterr_fatal_err_reporting_en))
				((cfg_aer_rooterr_corr_err_received)(cfg_aer_rooterr_corr_err_received))
				((cfg_aer_rooterr_non_fatal_err_received)(cfg_aer_rooterr_non_fatal_err_received))
				((cfg_aer_rooterr_fatal_err_received)(cfg_aer_rooterr_fatal_err_received))
				((cfg_msg_received_pm_as_nak)(cfg_msg_received_pm_as_nak))
				((cfg_msg_received_pm_pme)(cfg_msg_received_pm_pme))
				((cfg_msg_received_setslotpowerlimit)(cfg_msg_received_setslotpowerlimit))
				((pl_phy_lnk_up)(pl_phy_lnk_up))
				((pl_tx_pm_state)(pl_tx_pm_state))
				((pl_rx_pm_state)(pl_rx_pm_state))
				((pl_directed_change_done)(pl_directed_change_done))
				((pl_downstream_deemph_source)(pl_downstream_deemph_source))
				((cfg_err_aer_headerlog)(cfg_err_aer_headerlog))
				((cfg_aer_interrupt_msgnum)(cfg_aer_interrupt_msgnum))
				((cfg_err_aer_headerlog_set)(cfg_err_aer_headerlog_set))
				((cfg_aer_ecrc_check_en)(cfg_aer_ecrc_check_en))
				((cfg_aer_ecrc_gen_en)(cfg_aer_ecrc_gen_en))
				((cfg_vc_tcvc_map)(cfg_vc_tcvc_map))
				((config_gen_req)(config_gen_req))
			)
		)
	)
	(_object
		(_gen(_int C_DATA_WIDTH -1 0 79 \64\ (_ent gms((i 64)))))
		(_gen(_int STRB_WIDTH -1 0 80 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 81(_array -2((_dto i 15 i 0)))))
		(_gen(_int BAR0_U 0 0 81(_ent(_string \"1111111111111111"\))))
		(_gen(_int BAR0_L 0 0 82(_ent(_string \"1111111111111111"\))))
		(_gen(_int BAR1_U 0 0 83(_ent(_string \"1111111111111111"\))))
		(_gen(_int BAR1_L 0 0 84(_ent(_string \"1111111111111111"\))))
		(_gen(_int BAR2_U 0 0 85(_ent(_string \"1111111111111111"\))))
		(_gen(_int BAR2_L 0 0 86(_ent(_string \"1111111111111111"\))))
		(_gen(_int BAR3_U 0 0 87(_ent(_string \"1111111111111111"\))))
		(_gen(_int BAR3_L 0 0 88(_ent(_string \"1111111111111111"\))))
		(_gen(_int BAR4_U 0 0 89(_ent(_string \"1111111111111111"\))))
		(_gen(_int BAR4_L 0 0 90(_ent(_string \"1111111111111111"\))))
		(_gen(_int BAR5_U 0 0 91(_ent(_string \"1111111111111111"\))))
		(_gen(_int BAR5_L 0 0 92(_ent(_string \"1111111111111111"\))))
		(_gen(_int CARDBUS_CIS_POINTER -1 0 94 \conv_integer{x"00000000"}\ (_ent(_code 943))))
		(_gen(_int CLASS_CODE -1 0 95 \conv_integer{x"060000"}\ (_ent(_code 944))))
		(_type(_int ~STRING~12 0 96(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int CMD_INTX_IMPLEMENTED 1 0 96(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~121 0 97(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int CPL_TIMEOUT_DISABLE_SUPPORTED 2 0 97(_ent(_string \"FALSE"\))))
		(_gen(_int CPL_TIMEOUT_RANGES_SUPPORTED -1 0 98 \conv_integer{x"0"}\ (_ent(_code 945))))
		(_type(_int ~STRING~122 0 100(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DEV_CAP_EXT_TAG_SUPPORTED 3 0 100(_ent(_string \"TRUE"\))))
		(_gen(_int DEV_CAP_MAX_PAYLOAD_SUPPORTED -1 0 101 \2\ (_ent((i 2)))))
		(_gen(_int DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT -1 0 102 \1\ (_ent((i 1)))))
		(_gen(_int DEVICE_ID -1 0 103 \conv_integer{x"6011"}\ (_ent(_code 946))))
		(_type(_int ~STRING~123 0 105(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DISABLE_LANE_REVERSAL 4 0 105(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~124 0 106(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DISABLE_SCRAMBLING 5 0 106(_ent(_string \"FALSE"\))))
		(_gen(_int DSN_BASE_PTR -1 0 107 \conv_integer{x"000"}\ (_ent(_code 947))))
		(_gen(_int DSN_CAP_NEXTPTR -1 0 108 \conv_integer{x"000"}\ (_ent(_code 948))))
		(_type(_int ~STRING~125 0 109(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DSN_CAP_ON 6 0 109(_ent(_string \"FALSE"\))))
		(_gen(_int ENABLE_MSG_ROUTE -1 0 111 \conv_integer{x"200"}\ (_ent(_code 949))))
		(_type(_int ~STRING~126 0 112(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int ENABLE_RX_TD_ECRC_TRIM 7 0 112(_ent(_string \"TRUE"\))))
		(_gen(_int EXPANSION_ROM_U -1 0 113 \conv_integer{x"ffff"}\ (_ent(_code 950))))
		(_gen(_int EXPANSION_ROM_L -1 0 114 \conv_integer{x"f001"}\ (_ent(_code 951))))
		(_gen(_int EXT_CFG_CAP_PTR -1 0 115 \conv_integer{x"3f"}\ (_ent(_code 952))))
		(_gen(_int EXT_CFG_XP_CAP_PTR -1 0 116 \conv_integer{x"3ff"}\ (_ent(_code 953))))
		(_gen(_int HEADER_TYPE -1 0 117 \conv_integer{x"00"}\ (_ent(_code 954))))
		(_gen(_int INTERRUPT_PIN -1 0 118 \conv_integer{x"00"}\ (_ent(_code 955))))
		(_type(_int ~STRING~127 0 120(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP 8 0 120(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~128 0 121(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP 9 0 121(_ent(_string \"FALSE"\))))
		(_gen(_int LINK_CAP_MAX_LINK_SPEED -1 0 122 \conv_integer{x"1"}\ (_ent(_code 956))))
		(_gen(_int LINK_CAP_MAX_LINK_WIDTH -1 0 123 \conv_integer{x"01"}\ (_ent gms(_code 957))))
		(_type(_int ~STRING~129 0 124(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE 10 0 124(_ent(_string \"FALSE"\))))
		(_gen(_int LINK_CONTROL_RCB -1 0 126 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1210 0 127(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int LINK_CTRL2_DEEMPHASIS 11 0 127(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1211 0 128(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE 12 0 128(_ent(_string \"FALSE"\))))
		(_gen(_int LINK_CTRL2_TARGET_LINK_SPEED -1 0 129 \conv_integer{x"1"}\ (_ent(_code 958))))
		(_type(_int ~STRING~1212 0 130(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int LINK_STATUS_SLOT_CLOCK_CONFIG 13 0 130(_ent(_string \"TRUE"\))))
		(_gen(_int LL_ACK_TIMEOUT -1 0 132 \conv_integer{x"0000"}\ (_ent(_code 959))))
		(_type(_int ~STRING~1213 0 133(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int LL_ACK_TIMEOUT_EN 14 0 133(_ent(_string \"FALSE"\))))
		(_gen(_int LL_ACK_TIMEOUT_FUNC -1 0 134 \0\ (_ent((i 0)))))
		(_gen(_int LL_REPLAY_TIMEOUT -1 0 135 \conv_integer{x"0026"}\ (_ent(_code 960))))
		(_type(_int ~STRING~1214 0 136(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int LL_REPLAY_TIMEOUT_EN 15 0 136(_ent(_string \"TRUE"\))))
		(_gen(_int LL_REPLAY_TIMEOUT_FUNC -1 0 137 \1\ (_ent((i 1)))))
		(_gen(_int LTSSM_MAX_LINK_WIDTH -1 0 139 \conv_integer{x"1"}\ (_ent(_code 961))))
		(_type(_int ~STRING~1215 0 140(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int MSI_DECODE_ENABLE 16 0 140(_ent(_string \"TRUE"\))))
		(_gen(_int MSI_CAP_MULTIMSGCAP -1 0 141 \0\ (_ent((i 0)))))
		(_gen(_int MSI_CAP_MULTIMSG_EXTENSION -1 0 142 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1216 0 143(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int MSI_CAP_ON 17 0 143(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~1217 0 144(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int MSI_CAP_PER_VECTOR_MASKING_CAPABLE 18 0 144(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~1218 0 145(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int MSI_CAP_64_BIT_ADDR_CAPABLE 19 0 145(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~1219 0 147(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int MSIX_CAP_ON 20 0 147(_ent(_string \"FALSE"\))))
		(_gen(_int MSIX_CAP_PBA_BIR -1 0 148 \0\ (_ent((i 0)))))
		(_gen(_int MSIX_CAP_PBA_OFFSET -1 0 149 \conv_integer{x"00000050"}\ (_ent(_code 962))))
		(_gen(_int MSIX_CAP_TABLE_BIR -1 0 150 \0\ (_ent((i 0)))))
		(_gen(_int MSIX_CAP_TABLE_OFFSET -1 0 151 \conv_integer{x"00000040"}\ (_ent(_code 963))))
		(_gen(_int MSIX_CAP_TABLE_SIZE -1 0 152 \conv_integer{x"000"}\ (_ent(_code 964))))
		(_gen(_int PCIE_CAP_DEVICE_PORT_TYPE -1 0 154 \conv_integer{x"0"}\ (_ent(_code 965))))
		(_gen(_int PCIE_CAP_INT_MSG_NUM -1 0 155 \conv_integer{x"00"}\ (_ent(_code 966))))
		(_gen(_int PCIE_CAP_NEXTPTR -1 0 156 \conv_integer{x"00"}\ (_ent(_code 967))))
		(_type(_int ~STRING~1220 0 157(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PCIE_DRP_ENABLE 21 0 157(_ent(_string \"FALSE"\))))
		(_gen(_int PIPE_PIPELINE_STAGES -1 0 158 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1221 0 160(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PM_CAP_DSI 22 0 160(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~1222 0 161(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PM_CAP_D1SUPPORT 23 0 161(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1223 0 162(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PM_CAP_D2SUPPORT 24 0 162(_ent(_string \"FALSE"\))))
		(_gen(_int PM_CAP_NEXTPTR -1 0 163 \conv_integer{x"48"}\ (_ent(_code 968))))
		(_gen(_int PM_CAP_PMESUPPORT -1 0 164 \conv_integer{x"00"}\ (_ent(_code 969))))
		(_type(_int ~STRING~1224 0 165(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PM_CSR_NOSOFTRST 25 0 165(_ent(_string \"FALSE"\))))
		(_gen(_int PM_DATA_SCALE0 -1 0 167 \conv_integer{x"0"}\ (_ent(_code 970))))
		(_gen(_int PM_DATA_SCALE1 -1 0 168 \conv_integer{x"0"}\ (_ent(_code 971))))
		(_gen(_int PM_DATA_SCALE2 -1 0 169 \conv_integer{x"0"}\ (_ent(_code 972))))
		(_gen(_int PM_DATA_SCALE3 -1 0 170 \conv_integer{x"0"}\ (_ent(_code 973))))
		(_gen(_int PM_DATA_SCALE4 -1 0 171 \conv_integer{x"0"}\ (_ent(_code 974))))
		(_gen(_int PM_DATA_SCALE5 -1 0 172 \conv_integer{x"0"}\ (_ent(_code 975))))
		(_gen(_int PM_DATA_SCALE6 -1 0 173 \conv_integer{x"0"}\ (_ent(_code 976))))
		(_gen(_int PM_DATA_SCALE7 -1 0 174 \conv_integer{x"0"}\ (_ent(_code 977))))
		(_gen(_int PM_DATA0 -1 0 176 \conv_integer{x"00"}\ (_ent(_code 978))))
		(_gen(_int PM_DATA1 -1 0 177 \conv_integer{x"00"}\ (_ent(_code 979))))
		(_gen(_int PM_DATA2 -1 0 178 \conv_integer{x"00"}\ (_ent(_code 980))))
		(_gen(_int PM_DATA3 -1 0 179 \conv_integer{x"00"}\ (_ent(_code 981))))
		(_gen(_int PM_DATA4 -1 0 180 \conv_integer{x"00"}\ (_ent(_code 982))))
		(_gen(_int PM_DATA5 -1 0 181 \conv_integer{x"00"}\ (_ent(_code 983))))
		(_gen(_int PM_DATA6 -1 0 182 \conv_integer{x"00"}\ (_ent(_code 984))))
		(_gen(_int PM_DATA7 -1 0 183 \conv_integer{x"00"}\ (_ent(_code 985))))
		(_gen(_int REF_CLK_FREQ -1 0 185 \0\ (_ent((i 0)))))
		(_gen(_int REVISION_ID -1 0 186 \conv_integer{x"00"}\ (_ent(_code 986))))
		(_type(_int ~STRING~1225 0 187(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int ROOT_CAP_CRS_SW_VISIBILITY 26 0 187(_ent(_string \"FALSE"\))))
		(_gen(_int SPARE_BIT0 -1 0 188 \0\ (_ent((i 0)))))
		(_gen(_int SUBSYSTEM_ID -1 0 189 \conv_integer{x"0007"}\ (_ent(_code 987))))
		(_gen(_int SUBSYSTEM_VENDOR_ID -1 0 190 \conv_integer{x"10ee"}\ (_ent(_code 988))))
		(_type(_int ~STRING~1226 0 192(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int SLOT_CAP_ATT_BUTTON_PRESENT 27 0 192(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1227 0 193(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int SLOT_CAP_ATT_INDICATOR_PRESENT 28 0 193(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1228 0 194(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int SLOT_CAP_ELEC_INTERLOCK_PRESENT 29 0 194(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1229 0 195(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int SLOT_CAP_HOTPLUG_CAPABLE 30 0 195(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1230 0 196(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int SLOT_CAP_HOTPLUG_SURPRISE 31 0 196(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1231 0 197(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int SLOT_CAP_MRL_SENSOR_PRESENT 32 0 197(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1232 0 198(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int SLOT_CAP_NO_CMD_COMPLETED_SUPPORT 33 0 198(_ent(_string \"FALSE"\))))
		(_gen(_int SLOT_CAP_PHYSICAL_SLOT_NUM -1 0 199 \conv_integer{x"0000"}\ (_ent(_code 989))))
		(_type(_int ~STRING~1233 0 200(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int SLOT_CAP_POWER_CONTROLLER_PRESENT 34 0 200(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1234 0 201(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int SLOT_CAP_POWER_INDICATOR_PRESENT 35 0 201(_ent(_string \"FALSE"\))))
		(_gen(_int SLOT_CAP_SLOT_POWER_LIMIT_SCALE -1 0 202 \0\ (_ent((i 0)))))
		(_gen(_int SLOT_CAP_SLOT_POWER_LIMIT_VALUE -1 0 203 \conv_integer{x"00"}\ (_ent(_code 990))))
		(_gen(_int TL_RX_RAM_RADDR_LATENCY -1 0 205 \0\ (_ent((i 0)))))
		(_gen(_int TL_RX_RAM_RDATA_LATENCY -1 0 206 \2\ (_ent((i 2)))))
		(_gen(_int TL_RX_RAM_WRITE_LATENCY -1 0 207 \0\ (_ent((i 0)))))
		(_gen(_int TL_TX_RAM_RADDR_LATENCY -1 0 208 \0\ (_ent((i 0)))))
		(_gen(_int TL_TX_RAM_RDATA_LATENCY -1 0 209 \2\ (_ent((i 2)))))
		(_gen(_int TL_TX_RAM_WRITE_LATENCY -1 0 210 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1235 0 212(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int UPCONFIG_CAPABLE 36 0 212(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~1236 0 213(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int UPSTREAM_FACING 37 0 213(_ent(_string \"FALSE"\))))
		(_gen(_int USER_CLK_FREQ -1 0 214 \1\ (_ent((i 1)))))
		(_gen(_int VC_BASE_PTR -1 0 215 \conv_integer{x"10C"}\ (_ent(_code 991))))
		(_gen(_int VC_CAP_NEXTPTR -1 0 216 \conv_integer{x"000"}\ (_ent(_code 992))))
		(_type(_int ~STRING~1237 0 217(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int VC_CAP_ON 38 0 217(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1238 0 218(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int VC_CAP_REJECT_SNOOP_TRANSACTIONS 39 0 218(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1239 0 220(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int VC0_CPL_INFINITE 40 0 220(_ent(_string \"TRUE"\))))
		(_gen(_int VC0_RX_RAM_LIMIT -1 0 221 \conv_integer{x"01ff"}\ (_ent(_code 993))))
		(_gen(_int VC0_TOTAL_CREDITS_CD -1 0 222 \77\ (_ent((i 77)))))
		(_gen(_int VC0_TOTAL_CREDITS_CH -1 0 223 \36\ (_ent((i 36)))))
		(_gen(_int VC0_TOTAL_CREDITS_NPH -1 0 224 \12\ (_ent((i 12)))))
		(_gen(_int VC0_TOTAL_CREDITS_PD -1 0 225 \77\ (_ent((i 77)))))
		(_gen(_int VC0_TOTAL_CREDITS_PH -1 0 226 \32\ (_ent((i 32)))))
		(_gen(_int VC0_TX_LASTPACKET -1 0 227 \13\ (_ent((i 13)))))
		(_gen(_int VENDOR_ID -1 0 229 \conv_integer{x"10ee"}\ (_ent(_code 994))))
		(_gen(_int VSEC_BASE_PTR -1 0 230 \conv_integer{x"160"}\ (_ent(_code 995))))
		(_gen(_int VSEC_CAP_NEXTPTR -1 0 231 \conv_integer{x"000"}\ (_ent(_code 996))))
		(_type(_int ~STRING~1240 0 232(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int VSEC_CAP_ON 41 0 232(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1241 0 234(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int ALLOW_X8_GEN2 42 0 234(_ent(_string \"FALSE"\))))
		(_gen(_int AER_BASE_PTR -1 0 235 \conv_integer{x"128"}\ (_ent(_code 997))))
		(_type(_int ~STRING~1242 0 236(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int AER_CAP_ECRC_CHECK_CAPABLE 43 0 236(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1243 0 237(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int AER_CAP_ECRC_GEN_CAPABLE 44 0 237(_ent(_string \"FALSE"\))))
		(_gen(_int AER_CAP_ID -1 0 238 \conv_integer{x"0001"}\ (_ent(_code 998))))
		(_gen(_int AER_CAP_INT_MSG_NUM_MSI -1 0 239 \conv_integer{x"0a"}\ (_ent(_code 999))))
		(_gen(_int AER_CAP_INT_MSG_NUM_MSIX -1 0 240 \conv_integer{x"15"}\ (_ent(_code 1000))))
		(_gen(_int AER_CAP_NEXTPTR -1 0 241 \conv_integer{x"160"}\ (_ent(_code 1001))))
		(_type(_int ~STRING~1244 0 242(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int AER_CAP_ON 45 0 242(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1245 0 243(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int AER_CAP_PERMIT_ROOTERR_UPDATE 46 0 243(_ent(_string \"TRUE"\))))
		(_gen(_int AER_CAP_VERSION -1 0 244 \conv_integer{x"1"}\ (_ent(_code 1002))))
		(_gen(_int CAPABILITIES_PTR -1 0 246 \conv_integer{x"40"}\ (_ent(_code 1003))))
		(_gen(_int CRM_MODULE_RSTS -1 0 247 \conv_integer{x"00"}\ (_ent(_code 1004))))
		(_gen(_int DEV_CAP_ENDPOINT_L0S_LATENCY -1 0 248 \0\ (_ent((i 0)))))
		(_gen(_int DEV_CAP_ENDPOINT_L1_LATENCY -1 0 249 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1246 0 250(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 47 0 250(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1247 0 251(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DEV_CAP_ROLE_BASED_ERROR 48 0 251(_ent(_string \"TRUE"\))))
		(_gen(_int DEV_CAP_RSVD_14_12 -1 0 252 \0\ (_ent((i 0)))))
		(_gen(_int DEV_CAP_RSVD_17_16 -1 0 253 \0\ (_ent((i 0)))))
		(_gen(_int DEV_CAP_RSVD_31_29 -1 0 254 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1248 0 255(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE 49 0 255(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~1249 0 256(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE 50 0 256(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~1250 0 257(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DEV_CONTROL_AUX_POWER_SUPPORTED 51 0 257(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1251 0 259(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DISABLE_ASPM_L1_TIMER 52 0 259(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1252 0 260(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DISABLE_BAR_FILTERING 53 0 260(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1253 0 261(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DISABLE_ID_CHECK 54 0 261(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1254 0 262(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DISABLE_RX_TC_FILTER 55 0 262(_ent(_string \"FALSE"\))))
		(_gen(_int DNSTREAM_LINK_NUM -1 0 263 \conv_integer{x"00"}\ (_ent(_code 1005))))
		(_type(_int ~STRING~1255 0 265(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DS_PORT_HOT_RST 56 0 265(_ent(_string \"FALSE"\))))
		(_gen(_int DSN_CAP_ID -1 0 266 \conv_integer{x"0000"}\ (_ent(_code 1006))))
		(_gen(_int DSN_CAP_VERSION -1 0 267 \conv_integer{x"1"}\ (_ent(_code 1007))))
		(_type(_int ~STRING~1256 0 268(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int ENTER_RVRY_EI_L0 57 0 268(_ent(_string \"TRUE"\))))
		(_gen(_int INFER_EI -1 0 269 \conv_integer{x"00"}\ (_ent(_code 1008))))
		(_type(_int ~STRING~1257 0 270(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int IS_SWITCH 58 0 270(_ent(_string \"FALSE"\))))
		(_gen(_int LAST_CONFIG_DWORD -1 0 272 \conv_integer{x"042"}\ (_ent(_code 1009))))
		(_gen(_int LINK_CAP_ASPM_SUPPORT -1 0 273 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1258 0 274(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int LINK_CAP_CLOCK_POWER_MANAGEMENT 59 0 274(_ent(_string \"FALSE"\))))
		(_gen(_int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 -1 0 275 \7\ (_ent((i 7)))))
		(_gen(_int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 -1 0 276 \7\ (_ent((i 7)))))
		(_gen(_int LINK_CAP_L0S_EXIT_LATENCY_GEN1 -1 0 277 \7\ (_ent((i 7)))))
		(_gen(_int LINK_CAP_L0S_EXIT_LATENCY_GEN2 -1 0 278 \7\ (_ent((i 7)))))
		(_gen(_int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 -1 0 279 \7\ (_ent((i 7)))))
		(_gen(_int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 -1 0 280 \7\ (_ent((i 7)))))
		(_gen(_int LINK_CAP_L1_EXIT_LATENCY_GEN1 -1 0 281 \7\ (_ent((i 7)))))
		(_gen(_int LINK_CAP_L1_EXIT_LATENCY_GEN2 -1 0 282 \7\ (_ent((i 7)))))
		(_gen(_int LINK_CAP_RSVD_23_22 -1 0 283 \0\ (_ent((i 0)))))
		(_gen(_int MSI_BASE_PTR -1 0 285 \conv_integer{x"48"}\ (_ent(_code 1010))))
		(_gen(_int MSI_CAP_ID -1 0 286 \conv_integer{x"05"}\ (_ent(_code 1011))))
		(_gen(_int MSI_CAP_NEXTPTR -1 0 287 \conv_integer{x"60"}\ (_ent(_code 1012))))
		(_gen(_int MSIX_BASE_PTR -1 0 288 \conv_integer{x"9c"}\ (_ent(_code 1013))))
		(_gen(_int MSIX_CAP_ID -1 0 289 \conv_integer{x"11"}\ (_ent(_code 1014))))
		(_gen(_int MSIX_CAP_NEXTPTR -1 0 290 \conv_integer{x"00"}\ (_ent(_code 1015))))
		(_gen(_int N_FTS_COMCLK_GEN1 -1 0 291 \255\ (_ent((i 255)))))
		(_gen(_int N_FTS_COMCLK_GEN2 -1 0 292 \254\ (_ent((i 254)))))
		(_gen(_int N_FTS_GEN1 -1 0 293 \255\ (_ent((i 255)))))
		(_gen(_int N_FTS_GEN2 -1 0 294 \255\ (_ent((i 255)))))
		(_gen(_int PCIE_BASE_PTR -1 0 296 \conv_integer{x"60"}\ (_ent(_code 1016))))
		(_gen(_int PCIE_CAP_CAPABILITY_ID -1 0 297 \conv_integer{x"10"}\ (_ent(_code 1017))))
		(_gen(_int PCIE_CAP_CAPABILITY_VERSION -1 0 298 \conv_integer{x"2"}\ (_ent(_code 1018))))
		(_type(_int ~STRING~1259 0 299(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PCIE_CAP_ON 60 0 299(_ent(_string \"TRUE"\))))
		(_gen(_int PCIE_CAP_RSVD_15_14 -1 0 300 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1260 0 301(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PCIE_CAP_SLOT_IMPLEMENTED 61 0 301(_ent(_string \"FALSE"\))))
		(_gen(_int PCIE_REVISION -1 0 302 \2\ (_ent((i 2)))))
		(_gen(_int PGL0_LANE -1 0 303 \0\ (_ent((i 0)))))
		(_gen(_int PGL1_LANE -1 0 304 \1\ (_ent((i 1)))))
		(_gen(_int PGL2_LANE -1 0 305 \2\ (_ent((i 2)))))
		(_gen(_int PGL3_LANE -1 0 306 \3\ (_ent((i 3)))))
		(_gen(_int PGL4_LANE -1 0 307 \4\ (_ent((i 4)))))
		(_gen(_int PGL5_LANE -1 0 308 \5\ (_ent((i 5)))))
		(_gen(_int PGL6_LANE -1 0 309 \6\ (_ent((i 6)))))
		(_gen(_int PGL7_LANE -1 0 310 \7\ (_ent((i 7)))))
		(_gen(_int PL_AUTO_CONFIG -1 0 311 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1261 0 312(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PL_FAST_TRAIN 62 0 312(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1262 0 313(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PCIE_EXT_CLK 63 0 313(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~1263 0 314(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PCIE_EXT_GT_COMMON 64 0 314(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1264 0 315(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int EXT_CH_GT_DRP 65 0 315(_ent(_string \"FALSE"\))))
		(_gen(_int TX_MARGIN_FULL_0 -1 0 317 \conv_integer{x"4F"}\ (_ent(_code 1019))))
		(_gen(_int TX_MARGIN_FULL_1 -1 0 318 \conv_integer{x"4e"}\ (_ent(_code 1020))))
		(_gen(_int TX_MARGIN_FULL_2 -1 0 319 \conv_integer{x"4d"}\ (_ent(_code 1021))))
		(_gen(_int TX_MARGIN_FULL_3 -1 0 320 \conv_integer{x"4c"}\ (_ent(_code 1022))))
		(_gen(_int TX_MARGIN_FULL_4 -1 0 321 \conv_integer{x"43"}\ (_ent(_code 1023))))
		(_gen(_int TX_MARGIN_LOW_0 -1 0 322 \conv_integer{x"45"}\ (_ent(_code 1024))))
		(_gen(_int TX_MARGIN_LOW_1 -1 0 323 \conv_integer{x"46"}\ (_ent(_code 1025))))
		(_gen(_int TX_MARGIN_LOW_2 -1 0 324 \conv_integer{x"43"}\ (_ent(_code 1026))))
		(_gen(_int TX_MARGIN_LOW_3 -1 0 325 \conv_integer{x"42"}\ (_ent(_code 1027))))
		(_gen(_int TX_MARGIN_LOW_4 -1 0 326 \conv_integer{x"40"}\ (_ent(_code 1028))))
		(_gen(_int PM_BASE_PTR -1 0 328 \conv_integer{x"40"}\ (_ent(_code 1029))))
		(_gen(_int PM_CAP_AUXCURRENT -1 0 329 \0\ (_ent((i 0)))))
		(_gen(_int PM_CAP_ID -1 0 330 \conv_integer{x"01"}\ (_ent(_code 1030))))
		(_type(_int ~STRING~1265 0 331(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PM_CAP_ON 66 0 331(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~1266 0 332(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PM_CAP_PME_CLOCK 67 0 332(_ent(_string \"FALSE"\))))
		(_gen(_int PM_CAP_RSVD_04 -1 0 333 \0\ (_ent((i 0)))))
		(_gen(_int PM_CAP_VERSION -1 0 334 \3\ (_ent((i 3)))))
		(_type(_int ~STRING~1267 0 335(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PM_CSR_BPCCEN 68 0 335(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1268 0 336(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PM_CSR_B2B3 69 0 336(_ent(_string \"FALSE"\))))
		(_gen(_int RECRC_CHK -1 0 338 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1269 0 339(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int RECRC_CHK_TRIM 70 0 339(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1270 0 340(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int SELECT_DLL_IF 71 0 340(_ent(_string \"FALSE"\))))
		(_gen(_int SPARE_BIT1 -1 0 341 \0\ (_ent((i 0)))))
		(_gen(_int SPARE_BIT2 -1 0 342 \0\ (_ent((i 0)))))
		(_gen(_int SPARE_BIT3 -1 0 343 \0\ (_ent((i 0)))))
		(_gen(_int SPARE_BIT4 -1 0 344 \0\ (_ent((i 0)))))
		(_gen(_int SPARE_BIT5 -1 0 345 \0\ (_ent((i 0)))))
		(_gen(_int SPARE_BIT6 -1 0 346 \0\ (_ent((i 0)))))
		(_gen(_int SPARE_BIT7 -1 0 347 \0\ (_ent((i 0)))))
		(_gen(_int SPARE_BIT8 -1 0 348 \0\ (_ent((i 0)))))
		(_gen(_int SPARE_BYTE0 -1 0 349 \conv_integer{x"00"}\ (_ent(_code 1031))))
		(_gen(_int SPARE_BYTE1 -1 0 350 \conv_integer{x"00"}\ (_ent(_code 1032))))
		(_gen(_int SPARE_BYTE2 -1 0 351 \conv_integer{x"00"}\ (_ent(_code 1033))))
		(_gen(_int SPARE_BYTE3 -1 0 352 \conv_integer{x"00"}\ (_ent(_code 1034))))
		(_gen(_int SPARE_WORD0 -1 0 353 \conv_integer{x"00000000"}\ (_ent(_code 1035))))
		(_gen(_int SPARE_WORD1 -1 0 354 \conv_integer{x"00000000"}\ (_ent(_code 1036))))
		(_gen(_int SPARE_WORD2 -1 0 355 \conv_integer{x"00000000"}\ (_ent(_code 1037))))
		(_gen(_int SPARE_WORD3 -1 0 356 \conv_integer{x"00000000"}\ (_ent(_code 1038))))
		(_type(_int ~STRING~1271 0 358(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int TL_RBYPASS 72 0 358(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1272 0 359(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int TL_TFC_DISABLE 73 0 359(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1273 0 360(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int TL_TX_CHECKS_DISABLE 74 0 360(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1274 0 361(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int EXIT_LOOPBACK_ON_EI 75 0 361(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~1275 0 362(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int UR_INV_REQ 76 0 362(_ent(_string \"TRUE"\))))
		(_gen(_int VC_CAP_ID -1 0 364 \conv_integer{x"0002"}\ (_ent(_code 1039))))
		(_gen(_int VC_CAP_VERSION -1 0 365 \conv_integer{x"1"}\ (_ent(_code 1040))))
		(_gen(_int VSEC_CAP_HDR_ID -1 0 366 \conv_integer{x"1234"}\ (_ent(_code 1041))))
		(_gen(_int VSEC_CAP_HDR_LENGTH -1 0 367 \conv_integer{x"018"}\ (_ent(_code 1042))))
		(_gen(_int VSEC_CAP_HDR_REVISION -1 0 368 \conv_integer{x"1"}\ (_ent(_code 1043))))
		(_gen(_int VSEC_CAP_ID -1 0 369 \conv_integer{x"000b"}\ (_ent(_code 1044))))
		(_type(_int ~STRING~1276 0 370(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int VSEC_CAP_IS_LINK_VISIBLE 77 0 370(_ent(_string \"TRUE"\))))
		(_gen(_int VSEC_CAP_VERSION -1 0 371 \conv_integer{x"1"}\ (_ent(_code 1045))))
		(_gen(_int C_BASEADDR_U -1 0 373 \conv_integer{x"FFFF"}\ (_ent(_code 1046))))
		(_gen(_int C_BASEADDR_L -1 0 374 \conv_integer{x"FFFF"}\ (_ent(_code 1047))))
		(_gen(_int C_HIGHADDR_U -1 0 375 \conv_integer{x"0000"}\ (_ent(_code 1048))))
		(_gen(_int C_HIGHADDR_L -1 0 376 \conv_integer{x"0000"}\ (_ent(_code 1049))))
		(_gen(_int C_MAX_LNK_WDT -1 0 377 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1277 0 378(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int C_ROOT_PORT 78 0 378(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1278 0 379(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int C_RP_BAR_HIDE 79 0 379(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1279 0 380(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int C_RX_REALIGN 80 0 380(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~1280 0 381(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int C_RX_PRESERVE_ORDER 81 0 381(_ent(_string \"FALSE"\))))
		(_gen(_int C_LAST_CORE_CAP_ADDR -1 0 382 \conv_integer{x"000"}\ (_ent(_code 1050))))
		(_gen(_int C_VSEC_CAP_ADDR -1 0 383 \conv_integer{x"000"}\ (_ent(_code 1051))))
		(_type(_int ~STRING~1281 0 384(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int C_VSEC_CAP_LAST 82 0 384(_ent(_string \"FALSE"\))))
		(_gen(_int C_VSEC_ID -1 0 385 \conv_integer{x"0000"}\ (_ent(_code 1052))))
		(_gen(_int C_DEVICE_NUMBER -1 0 386 \0\ (_ent((i 0)))))
		(_gen(_int C_NUM_USER_INTR -1 0 387 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USER_PTR -1 0 388 \conv_integer{x"0000"}\ (_ent(_code 1053))))
		(_gen(_int C_COMP_TIMEOUT -1 0 389 \0\ (_ent((i 0)))))
		(_gen(_int PTR_WIDTH -1 0 390 \4\ (_ent((i 4)))))
		(_type(_int ~STRING~1282 0 391(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 83 0 391(_ent(_string \"V6"\))))
		(_type(_int ~STRING~1283 0 397(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int USR_CFG 84 0 397(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1284 0 398(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int USR_EXT_CFG 85 0 398(_ent(_string \"FALSE"\))))
		(_gen(_int LINK_CAP_L0S_EXIT_LATENCY -1 0 399 \7\ (_ent((i 7)))))
		(_gen(_int LINK_CAP_L1_EXIT_LATENCY -1 0 400 \7\ (_ent((i 7)))))
		(_type(_int ~STRING~1285 0 401(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PLM_AUTO_CONFIG 86 0 401(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1286 0 402(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int FAST_TRAIN 87 0 402(_ent(_string \"FALSE"\))))
		(_gen(_int PCIE_GENERIC -1 0 403 \conv_integer{"000011101111"}\ (_ent(_code 1054))))
		(_gen(_int GTP_SEL -1 0 404 \0\ (_ent((i 0)))))
		(_gen(_int CFG_VEN_ID -1 0 405 \conv_integer{x"10EE"}\ (_ent(_code 1055))))
		(_gen(_int CFG_DEV_ID -1 0 406 \conv_integer{x"0007"}\ (_ent(_code 1056))))
		(_gen(_int CFG_REV_ID -1 0 407 \conv_integer{x"00"}\ (_ent(_code 1057))))
		(_gen(_int CFG_SUBSYS_VEN_ID -1 0 408 \conv_integer{x"10EE"}\ (_ent(_code 1058))))
		(_gen(_int CFG_SUBSYS_ID -1 0 409 \conv_integer{x"0007"}\ (_ent(_code 1059))))
		(_type(_int ~STRING~1287 0 415(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int AER_CAP_MULTIHEADER 88 0 415(_ent(_string \"FALSE"\))))
		(_gen(_int AER_CAP_OPTIONAL_ERR_SUPPORT -1 0 416 \conv_integer{x"000000"}\ (_ent(_code 1060))))
		(_type(_int ~STRING~1288 0 417(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DEV_CAP2_ARI_FORWARDING_SUPPORTED 89 0 417(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1289 0 418(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED 90 0 418(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1290 0 419(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED 91 0 419(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1291 0 420(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED 92 0 420(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1292 0 421(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DEV_CAP2_CAS128_COMPLETER_SUPPORTED 93 0 421(_ent(_string \"FALSE"\))))
		(_gen(_int DEV_CAP2_TPH_COMPLETER_SUPPORTED -1 0 422 \conv_integer{x"00"}\ (_ent(_code 1061))))
		(_type(_int ~STRING~1293 0 423(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DEV_CONTROL_EXT_TAG_DEFAULT 94 0 423(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1294 0 424(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DISABLE_RX_POISONED_RESP 95 0 424(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1295 0 425(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int LINK_CAP_ASPM_OPTIONALITY 96 0 425(_ent(_string \"FALSE"\))))
		(_gen(_int RBAR_BASE_PTR -1 0 426 \conv_integer{x"000"}\ (_ent(_code 1062))))
		(_gen(_int RBAR_CAP_CONTROL_ENCODEDBAR0 -1 0 427 \conv_integer{x"00"}\ (_ent(_code 1063))))
		(_gen(_int RBAR_CAP_CONTROL_ENCODEDBAR1 -1 0 428 \conv_integer{x"00"}\ (_ent(_code 1064))))
		(_gen(_int RBAR_CAP_CONTROL_ENCODEDBAR2 -1 0 429 \conv_integer{x"00"}\ (_ent(_code 1065))))
		(_gen(_int RBAR_CAP_CONTROL_ENCODEDBAR3 -1 0 430 \conv_integer{x"00"}\ (_ent(_code 1066))))
		(_gen(_int RBAR_CAP_CONTROL_ENCODEDBAR4 -1 0 431 \conv_integer{x"00"}\ (_ent(_code 1067))))
		(_gen(_int RBAR_CAP_CONTROL_ENCODEDBAR5 -1 0 432 \conv_integer{x"00"}\ (_ent(_code 1068))))
		(_gen(_int RBAR_CAP_INDEX0 -1 0 433 \conv_integer{x"0"}\ (_ent(_code 1069))))
		(_gen(_int RBAR_CAP_INDEX1 -1 0 434 \conv_integer{x"0"}\ (_ent(_code 1070))))
		(_gen(_int RBAR_CAP_INDEX2 -1 0 435 \conv_integer{x"0"}\ (_ent(_code 1071))))
		(_gen(_int RBAR_CAP_INDEX3 -1 0 436 \conv_integer{x"0"}\ (_ent(_code 1072))))
		(_gen(_int RBAR_CAP_INDEX4 -1 0 437 \conv_integer{x"0"}\ (_ent(_code 1073))))
		(_gen(_int RBAR_CAP_INDEX5 -1 0 438 \conv_integer{x"0"}\ (_ent(_code 1074))))
		(_type(_int ~STRING~1296 0 439(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int RBAR_CAP_ON 97 0 439(_ent(_string \"FALSE"\))))
		(_gen(_int RBAR_CAP_SUP0 -1 0 440 \conv_integer{x"00001"}\ (_ent(_code 1075))))
		(_gen(_int RBAR_CAP_SUP1 -1 0 441 \conv_integer{x"00001"}\ (_ent(_code 1076))))
		(_gen(_int RBAR_CAP_SUP2 -1 0 442 \conv_integer{x"00001"}\ (_ent(_code 1077))))
		(_gen(_int RBAR_CAP_SUP3 -1 0 443 \conv_integer{x"00001"}\ (_ent(_code 1078))))
		(_gen(_int RBAR_CAP_SUP4 -1 0 444 \conv_integer{x"00001"}\ (_ent(_code 1079))))
		(_gen(_int RBAR_CAP_SUP5 -1 0 445 \conv_integer{x"00001"}\ (_ent(_code 1080))))
		(_gen(_int RBAR_NUM -1 0 446 \conv_integer{x"0"}\ (_ent(_code 1081))))
		(_type(_int ~STRING~1297 0 447(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int TRN_NP_FC 98 0 447(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~1298 0 448(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int TRN_DW 99 0 448(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1299 0 449(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int UR_ATOMIC 100 0 449(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~12100 0 450(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int UR_PRS_RESPONSE 101 0 450(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~12101 0 451(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int USER_CLK2_DIV2 102 0 451(_ent(_string \"FALSE"\))))
		(_gen(_int VC0_TOTAL_CREDITS_NPD -1 0 452 \24\ (_ent((i 24)))))
		(_gen(_int LINK_CAP_RSVD_23 -1 0 453 \0\ (_ent((i 0)))))
		(_gen(_int CFG_ECRC_ERR_CPLSTAT -1 0 454 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~12102 0 455(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DISABLE_ERR_MSG 103 0 455(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~12103 0 456(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DISABLE_LOCKED_FILTER 104 0 456(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~12104 0 457(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DISABLE_PPM_FILTER 105 0 457(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~12105 0 458(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED 106 0 458(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~12106 0 459(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int INTERRUPT_STAT_AUTO 107 0 459(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~12107 0 460(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int MPS_FORCE 108 0 460(_ent(_string \"FALSE"\))))
		(_gen(_int PM_ASPML0S_TIMEOUT -1 0 461 \conv_integer{x"0000"}\ (_ent(_code 1082))))
		(_type(_int ~STRING~12108 0 462(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PM_ASPML0S_TIMEOUT_EN 109 0 462(_ent(_string \"FALSE"\))))
		(_gen(_int PM_ASPML0S_TIMEOUT_FUNC -1 0 463 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~12109 0 464(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PM_ASPM_FASTEXIT 110 0 464(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~12110 0 465(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PM_MF 111 0 465(_ent(_string \"FALSE"\))))
		(_gen(_int RP_AUTO_SPD -1 0 466 \conv_integer{x"1"}\ (_ent(_code 1083))))
		(_gen(_int RP_AUTO_SPD_LOOPCNT -1 0 467 \conv_integer{x"1f"}\ (_ent(_code 1084))))
		(_type(_int ~STRING~12111 0 468(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int SIM_VERSION 112 0 468(_ent(_string \"1.0"\))))
		(_type(_int ~STRING~12112 0 469(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int SSL_MESSAGE_AUTO 113 0 469(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~12113 0 470(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int TECRC_EP_INV 114 0 470(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~12114 0 471(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int UR_CFG1 115 0 471(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~12115 0 472(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int USE_RID_PINS 116 0 472(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~12116 0 473(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED 117 0 473(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~12117 0 474(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED 118 0 474(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~12118 0 475(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DEV_CAP2_LTR_MECHANISM_SUPPORTED 119 0 475(_ent(_string \"FALSE"\))))
		(_gen(_int DEV_CAP2_MAX_ENDEND_TLP_PREFIXES -1 0 476 \conv_integer{x"0"}\ (_ent(_code 1085))))
		(_type(_int ~STRING~12119 0 477(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING 120 0 477(_ent(_string \"FALSE"\))))
		(_gen(_int RBAR_CAP_ID -1 0 478 \conv_integer{x"0015"}\ (_ent(_code 1086))))
		(_gen(_int RBAR_CAP_NEXTPTR -1 0 479 \conv_integer{x"000"}\ (_ent(_code 1087))))
		(_gen(_int RBAR_CAP_VERSION -1 0 480 \conv_integer{x"1"}\ (_ent(_code 1088))))
		(_type(_int ~STRING~12120 0 481(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PCIE_USE_MODE 121 0 481(_ent(_string \"1.0"\))))
		(_type(_int ~STRING~12121 0 482(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PCIE_GT_DEVICE 122 0 482(_ent(_string \"GTP"\))))
		(_gen(_int PCIE_CHAN_BOND -1 0 483 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~12122 0 484(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PCIE_PLL_SEL 123 0 484(_ent(_string \"CPLL"\))))
		(_type(_int ~STRING~12123 0 485(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PCIE_ASYNC_EN 124 0 485(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~12124 0 486(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int PCIE_TXBUF_EN 125 0 486(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~12125 0 487(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int NO_SLV_ERR 126 0 487(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~12126 0 488(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int EXT_PIPE_INTERFACE 127 0 488(_ent(_string \"FALSE"\))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12 0 494(_array -2((_dto c 1089 i 0)))))
		(_port(_int pci_exp_txp 128 0 494(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12128 0 495(_array -2((_dto c 1090 i 0)))))
		(_port(_int pci_exp_txn 129 0 495(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12130 0 497(_array -2((_dto c 1091 i 0)))))
		(_port(_int pci_exp_rxp 130 0 497(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12132 0 498(_array -2((_dto c 1092 i 0)))))
		(_port(_int pci_exp_rxn 131 0 498(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 500(_array -2((_dto i 11 i 0)))))
		(_port(_int qpll_drp_crscode 132 0 500(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 501(_array -2((_dto i 17 i 0)))))
		(_port(_int qpll_drp_fsm 133 0 501(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 502(_array -2((_dto i 1 i 0)))))
		(_port(_int qpll_drp_done 134 0 502(_ent(_in))))
		(_port(_int qpll_drp_reset 134 0 503(_ent(_in))))
		(_port(_int qpll_qplllock 134 0 504(_ent(_in))))
		(_port(_int qpll_qplloutclk 134 0 505(_ent(_in))))
		(_port(_int qpll_qplloutrefclk 134 0 506(_ent(_in))))
		(_port(_int qpll_qplld 134 0 507(_ent(_out))))
		(_port(_int qpll_qpllreset 134 0 508(_ent(_out))))
		(_port(_int qpll_drp_clk 134 0 509(_ent(_out))))
		(_port(_int qpll_drp_rst_n 134 0 510(_ent(_out))))
		(_port(_int qpll_drp_ovrd 134 0 511(_ent(_out))))
		(_port(_int qpll_drp_gen3 134 0 512(_ent(_out))))
		(_port(_int qpll_drp_start 134 0 513(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 515(_array -2((_dto i 2 i 0)))))
		(_port(_int pipe_txprbssel 135 0 515(_ent(_in))))
		(_port(_int pipe_rxprbssel 135 0 516(_ent(_in))))
		(_port(_int pipe_txprbsforceerr -2 0 517(_ent(_in))))
		(_port(_int pipe_rxprbscntreset -2 0 518(_ent(_in))))
		(_port(_int pipe_loopback 135 0 519(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12134 0 520(_array -2((_dto c 1093 i 0)))))
		(_port(_int pipe_txinhibit 136 0 520(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12136 0 522(_array -2((_dto c 1094 i 0)))))
		(_port(_int pipe_rxprbserr 137 0 522(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 525(_array -2((_dto i 4 i 0)))))
		(_port(_int pipe_rst_fsm 138 0 525(_ent(_out))))
		(_port(_int pipe_qrst_fsm 132 0 526(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*5}-1~downto~0}~12 0 527(_array -2((_dto c 1095 i 0)))))
		(_port(_int pipe_rate_fsm 139 0 527(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*6}-1~downto~0}~12 0 528(_array -2((_dto c 1096 i 0)))))
		(_port(_int pipe_sync_fsm_tx 140 0 528(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*7}-1~downto~0}~12 0 529(_array -2((_dto c 1097 i 0)))))
		(_port(_int pipe_sync_fsm_rx 141 0 529(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*7}-1~downto~0}~12138 0 530(_array -2((_dto c 1098 i 0)))))
		(_port(_int pipe_drp_fsm 142 0 530(_ent(_out))))
		(_port(_int pipe_rst_idle -2 0 532(_ent(_out))))
		(_port(_int pipe_qrst_idle -2 0 533(_ent(_out))))
		(_port(_int pipe_rate_idle -2 0 534(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12140 0 535(_array -2((_dto c 1099 i 0)))))
		(_port(_int pipe_eyescandataerror 143 0 535(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*3}-1~downto~0}~12 0 536(_array -2((_dto c 1100 i 0)))))
		(_port(_int pipe_rxstatus 144 0 536(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*15}-1~downto~0}~12 0 537(_array -2((_dto c 1101 i 0)))))
		(_port(_int pipe_dmonitorout 145 0 537(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12142 0 539(_array -2((_dto c 1102 i 0)))))
		(_port(_int pipe_cpll_lock 146 0 539(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{{LINK_CAP_MAX_LINK_WIDTH/8}+1}-1~downto~0}~12 0 540(_array -2((_dto c 1103 i 0)))))
		(_port(_int pipe_qpll_lock 147 0 540(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12144 0 541(_array -2((_dto c 1104 i 0)))))
		(_port(_int pipe_rxpmaresetdone 148 0 541(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*3}-1~downto~0}~12146 0 542(_array -2((_dto c 1105 i 0)))))
		(_port(_int pipe_rxbufstatus 149 0 542(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12148 0 543(_array -2((_dto c 1106 i 0)))))
		(_port(_int pipe_txphaligndone 150 0 543(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12150 0 544(_array -2((_dto c 1107 i 0)))))
		(_port(_int pipe_txphinitdone 151 0 544(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12152 0 545(_array -2((_dto c 1108 i 0)))))
		(_port(_int pipe_txdlysresetdone 152 0 545(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12154 0 546(_array -2((_dto c 1109 i 0)))))
		(_port(_int pipe_rxphaligndone 153 0 546(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12156 0 547(_array -2((_dto c 1110 i 0)))))
		(_port(_int pipe_rxdlysresetdone 154 0 547(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12158 0 548(_array -2((_dto c 1111 i 0)))))
		(_port(_int pipe_rxsyncdone 155 0 548(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*8}-1~downto~0}~12 0 549(_array -2((_dto c 1112 i 0)))))
		(_port(_int pipe_rxdisperr 156 0 549(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*8}-1~downto~0}~12160 0 550(_array -2((_dto c 1113 i 0)))))
		(_port(_int pipe_rxnotintable 157 0 550(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12162 0 551(_array -2((_dto c 1114 i 0)))))
		(_port(_int pipe_rxcommadet 158 0 551(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12164 0 553(_array -2((_dto c 1115 i 0)))))
		(_port(_int gt_ch_drp_rdy 159 0 553(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12166 0 554(_array -2((_dto c 1116 i 0)))))
		(_port(_int pipe_debug_0 160 0 554(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12168 0 555(_array -2((_dto c 1117 i 0)))))
		(_port(_int pipe_debug_1 161 0 555(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12170 0 556(_array -2((_dto c 1118 i 0)))))
		(_port(_int pipe_debug_2 162 0 556(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12172 0 557(_array -2((_dto c 1119 i 0)))))
		(_port(_int pipe_debug_3 163 0 557(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12174 0 558(_array -2((_dto c 1120 i 0)))))
		(_port(_int pipe_debug_4 164 0 558(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12176 0 559(_array -2((_dto c 1121 i 0)))))
		(_port(_int pipe_debug_5 165 0 559(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12178 0 560(_array -2((_dto c 1122 i 0)))))
		(_port(_int pipe_debug_6 166 0 560(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12180 0 561(_array -2((_dto c 1123 i 0)))))
		(_port(_int pipe_debug_7 167 0 561(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12182 0 562(_array -2((_dto c 1124 i 0)))))
		(_port(_int pipe_debug_8 168 0 562(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12184 0 563(_array -2((_dto c 1125 i 0)))))
		(_port(_int pipe_debug_9 169 0 563(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 564(_array -2((_dto i 31 i 0)))))
		(_port(_int pipe_debug 170 0 564(_ent(_out))))
		(_port(_int common_commands_in 132 0 566(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 567(_array -2((_dto i 24 i 0)))))
		(_port(_int pipe_rx_0_sigs 171 0 567(_ent(_in))))
		(_port(_int pipe_rx_1_sigs 171 0 568(_ent(_in))))
		(_port(_int pipe_rx_2_sigs 171 0 569(_ent(_in))))
		(_port(_int pipe_rx_3_sigs 171 0 570(_ent(_in))))
		(_port(_int pipe_rx_4_sigs 171 0 571(_ent(_in))))
		(_port(_int pipe_rx_5_sigs 171 0 572(_ent(_in))))
		(_port(_int pipe_rx_6_sigs 171 0 573(_ent(_in))))
		(_port(_int pipe_rx_7_sigs 171 0 574(_ent(_in))))
		(_port(_int common_commands_out 132 0 576(_ent(_out))))
		(_port(_int pipe_tx_0_sigs 171 0 577(_ent(_out))))
		(_port(_int pipe_tx_1_sigs 171 0 578(_ent(_out))))
		(_port(_int pipe_tx_2_sigs 171 0 579(_ent(_out))))
		(_port(_int pipe_tx_3_sigs 171 0 580(_ent(_out))))
		(_port(_int pipe_tx_4_sigs 171 0 581(_ent(_out))))
		(_port(_int pipe_tx_5_sigs 171 0 582(_ent(_out))))
		(_port(_int pipe_tx_6_sigs 171 0 583(_ent(_out))))
		(_port(_int pipe_tx_7_sigs 171 0 584(_ent(_out))))
		(_port(_int INT_PCLK_OUT_SLAVE -2 0 586(_ent(_out))))
		(_port(_int INT_RXUSRCLK_OUT -2 0 587(_ent(_out))))
		(_port(_int INT_DCLK_OUT -2 0 588(_ent(_out))))
		(_port(_int INT_USERCLK1_OUT -2 0 589(_ent(_out))))
		(_port(_int INT_USERCLK2_OUT -2 0 590(_ent(_out))))
		(_port(_int INT_OOBCLK_OUT -2 0 591(_ent(_out))))
		(_port(_int INT_MMCM_LOCK_OUT -2 0 592(_ent(_out))))
		(_port(_int INT_QPLLLOCK_OUT 134 0 593(_ent(_out))))
		(_port(_int INT_QPLLOUTCLK_OUT 134 0 594(_ent(_out))))
		(_port(_int INT_QPLLOUTREFCLK_OUT 134 0 595(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12186 0 596(_array -2((_dto c 1126 i 0)))))
		(_port(_int INT_RXOUTCLK_OUT 172 0 596(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12188 0 597(_array -2((_dto c 1127 i 0)))))
		(_port(_int INT_PCLK_SEL_SLAVE 173 0 597(_ent(_in))))
		(_port(_int ext_ch_gt_drpclk -2 0 601(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*9}-1~downto~0}~12 0 602(_array -2((_dto c 1128 i 0)))))
		(_port(_int ext_ch_gt_drpaddr 174 0 602(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12190 0 603(_array -2((_dto c 1129 i 0)))))
		(_port(_int ext_ch_gt_drpen 175 0 603(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*16}-1~downto~0}~12 0 604(_array -2((_dto c 1130 i 0)))))
		(_port(_int ext_ch_gt_drpdi 176 0 604(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12192 0 605(_array -2((_dto c 1131 i 0)))))
		(_port(_int ext_ch_gt_drpwe 177 0 605(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{LINK_CAP_MAX_LINK_WIDTH*16}-1~downto~0}~12194 0 607(_array -2((_dto c 1132 i 0)))))
		(_port(_int ext_ch_gt_drpdo 178 0 607(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12196 0 608(_array -2((_dto c 1133 i 0)))))
		(_port(_int ext_ch_gt_drprdy 179 0 608(_ent(_out))))
		(_port(_int rx_np_ok -2 0 613(_ent(_in))))
		(_port(_int rx_np_req -2 0 614(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_WIDTH-1~downto~0}~12 0 619(_array -2((_dto c 1134 i 0)))))
		(_port(_int s_axis_rw_tdata 180 0 619(_ent(_in))))
		(_port(_int s_axis_rw_tvalid -2 0 620(_ent(_in))))
		(_port(_int s_axis_rw_tready -2 0 621(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{STRB_WIDTH-1~downto~0}~12 0 622(_array -2((_dto c 1135 i 0)))))
		(_port(_int s_axis_rw_tstrb 181 0 622(_ent(_in))))
		(_port(_int s_axis_rw_tlast -2 0 623(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 624(_array -2((_dto i 3 i 0)))))
		(_port(_int s_axis_rw_tuser 182 0 624(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_WIDTH-1~downto~0}~12198 0 628(_array -2((_dto c 1136 i 0)))))
		(_port(_int s_axis_rr_tdata 183 0 628(_ent(_in))))
		(_port(_int s_axis_rr_tvalid -2 0 629(_ent(_in))))
		(_port(_int s_axis_rr_tready -2 0 630(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{STRB_WIDTH-1~downto~0}~12200 0 631(_array -2((_dto c 1137 i 0)))))
		(_port(_int s_axis_rr_tstrb 184 0 631(_ent(_in))))
		(_port(_int s_axis_rr_tlast -2 0 632(_ent(_in))))
		(_port(_int s_axis_rr_tuser 182 0 633(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_WIDTH-1~downto~0}~12202 0 637(_array -2((_dto c 1138 i 0)))))
		(_port(_int s_axis_cc_tdata 185 0 637(_ent(_in))))
		(_port(_int s_axis_cc_tvalid -2 0 638(_ent(_in))))
		(_port(_int s_axis_cc_tready -2 0 639(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{STRB_WIDTH-1~downto~0}~12204 0 640(_array -2((_dto c 1139 i 0)))))
		(_port(_int s_axis_cc_tstrb 186 0 640(_ent(_in))))
		(_port(_int s_axis_cc_tlast -2 0 641(_ent(_in))))
		(_port(_int s_axis_cc_tuser 182 0 642(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_WIDTH-1~downto~0}~12206 0 646(_array -2((_dto c 1140 i 0)))))
		(_port(_int m_axis_cw_tdata 187 0 646(_ent(_out))))
		(_port(_int m_axis_cw_tvalid -2 0 647(_ent(_out))))
		(_port(_int m_axis_cw_tready -2 0 648(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{STRB_WIDTH-1~downto~0}~12208 0 649(_array -2((_dto c 1141 i 0)))))
		(_port(_int m_axis_cw_tstrb 188 0 649(_ent(_out))))
		(_port(_int m_axis_cw_tlast -2 0 650(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{21~downto~0}~12 0 651(_array -2((_dto i 21 i 0)))))
		(_port(_int m_axis_cw_tuser 189 0 651(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_WIDTH-1~downto~0}~12210 0 655(_array -2((_dto c 1142 i 0)))))
		(_port(_int m_axis_cr_tdata 190 0 655(_ent(_out))))
		(_port(_int m_axis_cr_tvalid -2 0 656(_ent(_out))))
		(_port(_int m_axis_cr_tready -2 0 657(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{STRB_WIDTH-1~downto~0}~12212 0 658(_array -2((_dto c 1143 i 0)))))
		(_port(_int m_axis_cr_tstrb 191 0 658(_ent(_out))))
		(_port(_int m_axis_cr_tlast -2 0 659(_ent(_out))))
		(_port(_int m_axis_cr_tuser 189 0 660(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_WIDTH-1~downto~0}~12214 0 664(_array -2((_dto c 1144 i 0)))))
		(_port(_int m_axis_rc_tdata 192 0 664(_ent(_out))))
		(_port(_int m_axis_rc_tvalid -2 0 665(_ent(_out))))
		(_port(_int m_axis_rc_tready -2 0 666(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{STRB_WIDTH-1~downto~0}~12216 0 667(_array -2((_dto c 1145 i 0)))))
		(_port(_int m_axis_rc_tstrb 193 0 667(_ent(_out))))
		(_port(_int m_axis_rc_tlast -2 0 668(_ent(_out))))
		(_port(_int m_axis_rc_tuser 189 0 669(_ent(_out))))
		(_port(_int s_axi_ctl_awaddr 170 0 673(_ent(_in))))
		(_port(_int s_axi_ctl_awvalid -2 0 674(_ent(_in))))
		(_port(_int s_axi_ctl_awready -2 0 675(_ent(_out))))
		(_port(_int s_axi_ctl_wdata 170 0 676(_ent(_in))))
		(_port(_int s_axi_ctl_wstrb 182 0 677(_ent(_in))))
		(_port(_int s_axi_ctl_wvalid -2 0 678(_ent(_in))))
		(_port(_int s_axi_ctl_wready -2 0 679(_ent(_out))))
		(_port(_int s_axi_ctl_bresp 134 0 680(_ent(_out))))
		(_port(_int s_axi_ctl_bvalid -2 0 681(_ent(_out))))
		(_port(_int s_axi_ctl_bready -2 0 682(_ent(_in))))
		(_port(_int s_axi_ctl_araddr 170 0 684(_ent(_in))))
		(_port(_int s_axi_ctl_arvalid -2 0 685(_ent(_in))))
		(_port(_int s_axi_ctl_arready -2 0 686(_ent(_out))))
		(_port(_int s_axi_ctl_rdata 170 0 687(_ent(_out))))
		(_port(_int s_axi_ctl_rresp 134 0 688(_ent(_out))))
		(_port(_int s_axi_ctl_rvalid -2 0 689(_ent(_out))))
		(_port(_int s_axi_ctl_rready -2 0 690(_ent(_in))))
		(_port(_int Bus2IP_CS -2 0 694(_ent(_out))))
		(_port(_int Bus2IP_BE 182 0 695(_ent(_out))))
		(_port(_int Bus2IP_RNW -2 0 696(_ent(_out))))
		(_port(_int Bus2IP_Addr 170 0 697(_ent(_out))))
		(_port(_int Bus2IP_Data 170 0 698(_ent(_out))))
		(_port(_int IP2Bus_RdAck -2 0 699(_ent(_in))))
		(_port(_int IP2Bus_WrAck -2 0 700(_ent(_in))))
		(_port(_int IP2Bus_Data 170 0 701(_ent(_in))))
		(_port(_int IP2Bus_Error -2 0 702(_ent(_in))))
		(_port(_int ctl_intr -2 0 706(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NUM_USER_INTR-1~downto~0}~12 0 707(_array -2((_dto c 1146 i 0)))))
		(_port(_int ctl_user_intr 194 0 707(_ent(_in))))
		(_port(_int np_cpl_pending -2 0 714(_ent(_in))))
		(_port(_int RP_bridge_en -2 0 715(_ent(_out))))
		(_port(_int blk_err_cor -2 0 721(_ent(_in))))
		(_port(_int blk_err_ur -2 0 722(_ent(_in))))
		(_port(_int blk_err_ecrc -2 0 723(_ent(_in))))
		(_port(_int blk_err_cpl_timeout -2 0 724(_ent(_in))))
		(_port(_int blk_err_cpl_abort -2 0 725(_ent(_in))))
		(_port(_int blk_err_cpl_unexpect -2 0 726(_ent(_in))))
		(_port(_int blk_err_posted -2 0 727(_ent(_in))))
		(_port(_int blk_err_locked -2 0 728(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~12 0 729(_array -2((_dto i 47 i 0)))))
		(_port(_int blk_err_tlp_cpl_header 195 0 729(_ent(_in))))
		(_port(_int blk_err_cpl_rdy -2 0 730(_ent(_out))))
		(_port(_int blk_interrupt -2 0 731(_ent(_in))))
		(_port(_int blk_interrupt_rdy -2 0 732(_ent(_out))))
		(_port(_int blk_interrupt_assert -2 0 733(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 734(_array -2((_dto i 7 i 0)))))
		(_port(_int blk_interrupt_di 196 0 734(_ent(_in))))
		(_port(_int cfg_interrupt_do 196 0 735(_ent(_out))))
		(_port(_int blk_interrupt_mmenable 135 0 736(_ent(_out))))
		(_port(_int blk_interrupt_msienable -2 0 737(_ent(_out))))
		(_port(_int blk_interrupt_msixenable -2 0 738(_ent(_out))))
		(_port(_int blk_interrupt_msixfm -2 0 739(_ent(_out))))
		(_port(_int blk_trn_pending -2 0 740(_ent(_in))))
		(_port(_int cfg_pm_send_pme_to -2 0 741(_ent(_in))))
		(_port(_int blk_status 0 0 742(_ent(_out))))
		(_port(_int blk_command 0 0 743(_ent(_out))))
		(_port(_int blk_dstatus 0 0 744(_ent(_out))))
		(_port(_int blk_dcommand 0 0 745(_ent(_out))))
		(_port(_int blk_lstatus 0 0 746(_ent(_out))))
		(_port(_int blk_lcommand 0 0 747(_ent(_out))))
		(_port(_int blk_dcommand2 0 0 748(_ent(_out))))
		(_port(_int blk_pcie_link_state 135 0 749(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 750(_array -2((_dto i 63 i 0)))))
		(_port(_int blk_dsn 197 0 750(_ent(_in))))
		(_port(_int blk_pmcsr_pme_en -2 0 751(_ent(_out))))
		(_port(_int blk_pmcsr_pme_status -2 0 752(_ent(_out))))
		(_port(_int blk_pmcsr_powerstate 134 0 753(_ent(_out))))
		(_port(_int cfg_msg_received -2 0 755(_ent(_out))))
		(_port(_int blk_msg_data 0 0 756(_ent(_out))))
		(_port(_int blk_msg_received_err_cor -2 0 757(_ent(_out))))
		(_port(_int blk_msg_received_err_non_fatal -2 0 758(_ent(_out))))
		(_port(_int blk_msg_received_err_fatal -2 0 759(_ent(_out))))
		(_port(_int blk_msg_received_pme_to_ack -2 0 760(_ent(_out))))
		(_port(_int blk_msg_received_assert_inta -2 0 761(_ent(_out))))
		(_port(_int blk_msg_received_assert_intb -2 0 762(_ent(_out))))
		(_port(_int blk_msg_received_assert_intc -2 0 763(_ent(_out))))
		(_port(_int blk_msg_received_assert_intd -2 0 764(_ent(_out))))
		(_port(_int blk_msg_received_deassert_inta -2 0 765(_ent(_out))))
		(_port(_int blk_msg_received_deassert_intb -2 0 766(_ent(_out))))
		(_port(_int blk_msg_received_deassert_intc -2 0 767(_ent(_out))))
		(_port(_int blk_msg_received_deassert_intd -2 0 768(_ent(_out))))
		(_port(_int blk_link_up -2 0 770(_ent(_out))))
		(_port(_int blk_ds_bus_number 196 0 772(_ent(_in))))
		(_port(_int blk_ds_device_number 138 0 773(_ent(_in))))
		(_port(_int blk_to_turnoff -2 0 776(_ent(_out))))
		(_port(_int blk_turnoff_ok -2 0 777(_ent(_in))))
		(_port(_int blk_pm_wake -2 0 778(_ent(_in))))
		(_port(_int blk_bus_number 196 0 780(_ent(_out))))
		(_port(_int blk_device_number 138 0 781(_ent(_out))))
		(_port(_int blk_function_number 135 0 782(_ent(_out))))
		(_port(_int blk_pl_initial_link_width 135 0 788(_ent(_out))))
		(_port(_int blk_pl_lane_reversal_mode 134 0 789(_ent(_out))))
		(_port(_int blk_pl_link_gen2_capable -2 0 790(_ent(_out))))
		(_port(_int blk_pl_link_partner_gen2_supported -2 0 791(_ent(_out))))
		(_port(_int blk_pl_link_upcfg_capable -2 0 792(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 793(_array -2((_dto i 5 i 0)))))
		(_port(_int blk_pl_ltssm_state 198 0 793(_ent(_out))))
		(_port(_int blk_pl_sel_link_rate -2 0 794(_ent(_out))))
		(_port(_int blk_pl_sel_link_width 134 0 795(_ent(_out))))
		(_port(_int blk_pl_upstream_prefer_deemph -2 0 796(_ent(_in))))
		(_port(_int blk_pl_hot_rst -2 0 797(_ent(_out))))
		(_port(_int blk_fc_cpld 132 0 800(_ent(_out))))
		(_port(_int blk_fc_cplh 196 0 801(_ent(_out))))
		(_port(_int blk_fc_npd 132 0 802(_ent(_out))))
		(_port(_int blk_fc_nph 196 0 803(_ent(_out))))
		(_port(_int blk_fc_pd 132 0 804(_ent(_out))))
		(_port(_int blk_fc_ph 196 0 805(_ent(_out))))
		(_port(_int blk_fc_sel 135 0 806(_ent(_in))))
		(_port(_int blk_tbuf_av 198 0 810(_ent(_out))))
		(_port(_int blk_tcfg_req -2 0 811(_ent(_out))))
		(_port(_int blk_tcfg_gnt -2 0 812(_ent(_in))))
		(_port(_int tx_err_drop -2 0 814(_ent(_out))))
		(_port(_int cfg_do 170 0 818(_ent(_out))))
		(_port(_int cfg_rd_wr_done -2 0 819(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 820(_array -2((_dto i 9 i 0)))))
		(_port(_int cfg_dwaddr 199 0 820(_ent(_in))))
		(_port(_int cfg_rd_en -2 0 821(_ent(_in))))
		(_port(_int com_sysclk -2 0 827(_ent(_in))))
		(_port(_int com_sysrst -2 0 828(_ent(_in))))
		(_port(_int mmcm_lock -2 0 829(_ent(_out))))
		(_port(_int com_iclk -2 0 830(_ent(_out))))
		(_port(_int com_cclk -2 0 831(_ent(_out))))
		(_port(_int com_corereset -2 0 832(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12218 0 834(_array -2((_dto c 1147 i 0)))))
		(_port(_int clk_fab_refclk 200 0 834(_ent(_in))))
		(_port(_int clk_pclk -2 0 835(_ent(_in))))
		(_port(_int clk_rxusrclk -2 0 836(_ent(_in))))
		(_port(_int clk_dclk -2 0 837(_ent(_in))))
		(_port(_int clk_userclk1 -2 0 838(_ent(_in))))
		(_port(_int clk_userclk2 -2 0 839(_ent(_in))))
		(_port(_int clk_oobclk_in -2 0 840(_ent(_in))))
		(_port(_int clk_mmcm_lock -2 0 841(_ent(_in))))
		(_port(_int clk_txoutclk -2 0 842(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12220 0 843(_array -2((_dto c 1148 i 0)))))
		(_port(_int clk_rxoutclk 201 0 843(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINK_CAP_MAX_LINK_WIDTH-1~downto~0}~12222 0 844(_array -2((_dto c 1149 i 0)))))
		(_port(_int clk_pclk_sel 202 0 844(_ent(_out))))
		(_port(_int clk_gen3 -2 0 845(_ent(_out))))
		(_port(_int PIPE_MMCM_RST_N -2 0 846(_ent(_in))))
		(_port(_int config_gen_req -2 0 847(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 861(_array -2((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 1279(_array -2((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 1280(_array -2((_dto i 17 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 1281(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 1294(_array -2((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 1304(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 1343(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 1346(_array -2((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 1402(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{21~downto~0}~13 0 1429(_array -2((_dto i 21 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 1506(_array -2((_dto i 47 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 1511(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 1527(_array -2((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 1570(_array -2((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 1597(_array -2((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 1665(_array -2((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 1670(_array -2((_dto i 6 i 0)))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(std_logic_misc)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018)
	)
	(_model . structure 1150 -1)
)
V 000049 55 1814 1580965245084 axi_pcie_mm_s_pkg
(_unit VHDL(axi_pcie_mm_s_pkg 0 2563)
	(_version vde)
	(_time 1580965245085 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code e8b8e1bae8bfb5fdbfe6f8b2baeee1eeededbeeebc)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~15 0 2567(_array -1((_to i 0 i 31)))))
		(_type(_int cpl_addr_count_bit_array 0 2567(_array 0((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~153 0 2568(_array -1((_to i 0 i 31)))))
		(_type(_int tag_cpl_status_clr_array 0 2568(_array 2((_to i 0 i 7)))))
		(_type(_int ~INTEGER~range~0~to~3~15 0 2569(_scalar (_to i 0 i 3))))
		(_type(_int first_word_offset_array 0 2569(_array 4((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 2570(_array -1((_dto i 2 i 0)))))
		(_type(_int rresp_array 0 2570(_array 6((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~15 0 2571(_array -1((_dto i 1 i 0)))))
		(_type(_int slwrreqpending_array 0 2571(_array 8((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~15 0 2572(_array -1((_dto i 9 i 0)))))
		(_type(_int tlplength_array 0 2572(_array 10((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~15 0 2573(_array -1((_dto i 31 i 0)))))
		(_type(_int tlpaddrl_array 0 2573(_array 12((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1511 0 2574(_array -1((_dto i 2 i 0)))))
		(_type(_int barhit_array 0 2574(_array 14((_to i 0 i 3)))))
		(_type(_int cplpendcpl_array 0 2575(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15 0 2576(_array -1((_dto i 3 i 0)))))
		(_type(_int wrpend_array 0 2576(_array 17((_to i 0 i 3)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000051 55 11292         1580965245098 behavioral
(_unit VHDL(axi_mm_masterbridge_rd 0 2659(behavioral 0 2720))
	(_version vde)
	(_time 1580965245099 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code f8a8f1a9f8afa5edaefca5fdbca1fffeacfef9fffbfffc)
	(_ent
		(_time 1580965245087)
	)
	(_generate data_width_32 0 2920(_if 12)
		(_object
			(_prcs
				(axi_wr_master_data(_arch 2 0 2921(_prcs(_trgt(15)(16(0))(16(1))(16)(18)(20)(23)(27)(34)(47)(48(1))(48(0))(48)(52)(59))(_sens(0)(1)(11)(12(1))(12(0))(13)(14)(19)(25)(26)(30)(31(d_1_0))(34)(43)(47)(48(1))(48(0))(50)(52)(59))(_dssslsensitivity 1)(_mon))))
			)
		)
		(_split (18)(27)
		)
	)
	(_generate data_width_64 0 2994(_if 13)
		(_object
			(_prcs
				(axi_wr_master_data(_arch 3 0 2995(_prcs(_trgt(15)(16(0))(16(1))(16)(18)(20)(23)(27)(34)(47)(48(1))(48(0))(48)(52)(56)(58)(59))(_sens(0)(1)(11)(12(1))(12(0))(13)(14)(19)(25)(26)(30)(31(d_1_0))(34)(43)(47)(48(1))(48(0))(50)(52)(59))(_dssslsensitivity 1)(_mon))))
			)
		)
		(_split (18)(27)
		)
	)
	(_generate data_width_128 0 3071(_if 14)
		(_object
			(_prcs
				(axi_wr_master_data(_arch 4 0 3072(_prcs(_trgt(15)(16(0))(16(1))(16)(18)(20)(23)(27)(34)(47)(48(1))(48(0))(48)(52)(57)(58)(59))(_sens(0)(1)(11)(12(1))(12(0))(13)(14)(19)(25)(26)(30)(31(d_1_0))(34)(43)(47)(48(1))(48(0))(50)(52)(59))(_dssslsensitivity 1)(_mon))))
			)
		)
		(_split (18)(27)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 2662(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 2662(_ent)))
		(_gen(_int C_M_AXI_ADDR_WIDTH -2 0 2663(_ent gms)))
		(_gen(_int C_M_AXI_DATA_WIDTH -2 0 2664(_ent gms)))
		(_gen(_int C_PCIEBAR_NUM -2 0 2665(_ent)))
		(_gen(_int C_PCIEBAR_AS -2 0 2666(_ent)))
		(_gen(_int C_PCIEBAR_LEN_0 -2 0 2667(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 2668(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PCIEBAR2AXIBAR_0 1 0 2668(_ent)))
		(_gen(_int C_PCIEBAR2AXIBAR_0_SEC -2 0 2669(_ent)))
		(_gen(_int C_PCIEBAR_LEN_1 -2 0 2670(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR~121 0 2671(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PCIEBAR2AXIBAR_1 2 0 2671(_ent)))
		(_gen(_int C_PCIEBAR2AXIBAR_1_SEC -2 0 2672(_ent)))
		(_gen(_int C_PCIEBAR_LEN_2 -2 0 2673(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR~122 0 2674(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PCIEBAR2AXIBAR_2 3 0 2674(_ent)))
		(_gen(_int C_PCIEBAR2AXIBAR_2_SEC -2 0 2675(_ent)))
		(_port(_int aclk -3 0 2679(_ent(_in)(_event))))
		(_port(_int reset -3 0 2680(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~12 0 2682(_array -3((_dto c 15 i 0)))))
		(_port(_int m_axi_araddr 4 0 2682(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 2683(_array -3((_dto i 7 i 0)))))
		(_port(_int m_axi_arlen 5 0 2683(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 2684(_array -3((_dto i 2 i 0)))))
		(_port(_int m_axi_arsize 6 0 2684(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2685(_array -3((_dto i 1 i 0)))))
		(_port(_int m_axi_arburst 7 0 2685(_ent(_out))))
		(_port(_int m_axi_arprot 6 0 2686(_ent(_out))))
		(_port(_int m_axi_arvalid -3 0 2687(_ent(_out))))
		(_port(_int m_axi_arready -3 0 2688(_ent(_in))))
		(_port(_int m_axi_arlock -3 0 2689(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 2690(_array -3((_dto i 3 i 0)))))
		(_port(_int m_axi_arcache 8 0 2690(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH-1~downto~0}~12 0 2692(_array -3((_dto c 16 i 0)))))
		(_port(_int m_axi_rdata 9 0 2692(_ent(_in))))
		(_port(_int m_axi_rresp 7 0 2693(_ent(_in))))
		(_port(_int m_axi_rlast -3 0 2694(_ent(_in))))
		(_port(_int m_axi_rvalid -3 0 2695(_ent(_in))))
		(_port(_int m_axi_rready -3 0 2696(_ent(_out))))
		(_port(_int master_int 7 0 2698(_ent(_out))))
		(_port(_int rdreq -3 0 2700(_ent(_in))))
		(_port(_int rresp -4 0 2701(_ent(_out))))
		(_port(_int almost_full -3 0 2702(_ent(_in))))
		(_port(_int dataen -3 0 2703(_ent(_out))))
		(_port(_int tlpaddrl -5 0 2704(_ent(_in))))
		(_port(_int tlplength -6 0 2705(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH-1~downto~0}~124 0 2706(_array -3((_dto c 17 i 0)))))
		(_port(_int din 10 0 2706(_ent(_out))))
		(_port(_int barhit -7 0 2707(_ent(_in))))
		(_port(_int blk_lnk_up -3 0 2708(_ent(_in))))
		(_port(_int slwrreqpend 7 0 2710(_ent(_in))))
		(_port(_int slwrreqpending -8 0 2711(_ent(_out))))
		(_port(_int compready 6 0 2712(_ent(_out))))
		(_port(_int addrstreampipeline 6 0 2713(_ent(_out))))
		(_port(_int s_axi_awvalid -3 0 2714(_ent(_in))))
		(_port(_int rdtargetpipeline 6 0 2715(_ent(_in))))
		(_port(_int master_wr_idle -3 0 2716(_ent(_in))))
		(_type(_int axi_rd_master_addr_states 0 2724(_enum1 idle pcietlpinfo (_to i 0 i 1))))
		(_sig(_int rdaddrsmsig 11 0 2727(_arch(_uni))))
		(_type(_int axi_rd_master_data_states 0 2728(_enum1 idle datatransfer (_to i 0 i 1))))
		(_sig(_int rddatasmsig 12 0 2731(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 2734(_array -3((_dto i 31 i 0)))))
		(_sig(_int m_axi_araddr1 13 0 2734(_arch(_uni))))
		(_sig(_int m_axi_araddr2 13 0 2734(_arch(_uni))))
		(_sig(_int m_axi_araddr3 13 0 2734(_arch(_uni))))
		(_sig(_int m_axi_araddr4 13 0 2734(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 2735(_array -3((_dto i 7 i 0)))))
		(_sig(_int m_axi_arlen1 14 0 2735(_arch(_uni))))
		(_sig(_int m_axi_arlen2 14 0 2735(_arch(_uni))))
		(_sig(_int m_axi_arlen3 14 0 2735(_arch(_uni))))
		(_sig(_int m_axi_arlen4 14 0 2735(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 2738(_array -3((_dto i 1 i 0)))))
		(_type(_int vector_array_type6 0 2738(_array 15((_to i 0 i 3)))))
		(_sig(_int datatxpertlp_ram 16 0 2739(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~13 0 2741(_array -3((_dto c 18 i 0)))))
		(_type(_int vector_array_type3 0 2741(_array 17((_to i 0 i 3)))))
		(_sig(_int m_axi_araddrtemp 18 0 2742(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 2743(_array -3((_dto i 9 i 0)))))
		(_type(_int vector_array_type4 0 2743(_array 19((_to i 0 i 3)))))
		(_sig(_int m_axi_arlentemp 20 0 2744(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 2745(_array -3((_dto i 2 i 0)))))
		(_type(_int vector_array_type5 0 2745(_array 21((_to i 0 i 3)))))
		(_sig(_int m_axi_awsizetemp 22 0 2746(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~135 0 2748(_array -3((_dto i 1 i 0)))))
		(_sig(_int datatxpertlp 23 0 2748(_arch(_uni))))
		(_sig(_int rrespsig 23 0 2749(_arch(_uni))))
		(_sig(_int firstdwen -3 0 2750(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 2751(_array -3((_dto i 2 i 0)))))
		(_sig(_int addrspipeline 24 0 2751(_arch(_uni))))
		(_sig(_int addrmmpipeline 24 0 2752(_arch(_uni))))
		(_sig(_int datammpipeline 24 0 2753(_arch(_uni))))
		(_sig(_int splitcnt 23 0 2754(_arch(_uni))))
		(_sig(_int splitcntr 23 0 2754(_arch(_uni))))
		(_sig(_int m_axi_arvalid_sig -3 0 2755(_arch(_uni))))
		(_sig(_int m_axi_rdatatemp64 13 0 2756(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{95~downto~0}~13 0 2757(_array -3((_dto i 95 i 0)))))
		(_sig(_int m_axi_rdatatemp128 25 0 2757(_arch(_uni))))
		(_sig(_int databeat1 -3 0 2758(_arch(_uni))))
		(_sig(_int single_beat -3 0 2758(_arch(_uni))))
		(_sig(_int blk_lnk_up_d -3 0 2759(_arch(_uni))))
		(_sig(_int m_axi_arprottemp 22 0 2760(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1374 0 3149(_array -3((_dto c 19 i 0)))))
		(_var(_int AddrVar 26 0 3149(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1376 0 3150(_array -3((_dto i 2 i 0)))))
		(_var(_int ARProtVar 27 0 3150(_prcs 2)))
		(_prcs
			(line__2773(_arch 0 0 2773(_assignment(_alias((addrstreampipeline)(addrspipeline)))(_trgt(29))(_sens(50)))))
			(axi_rd_master_addr(_arch 1 0 2775(_prcs(_trgt(2)(3)(4)(6)(33)(35)(36(d_31_2))(36)(37(d_31_2))(37)(38(d_31_2))(38)(39)(40)(41)(42)(51)(53)(54)(55))(_sens(0)(1)(8)(25)(32)(33)(35)(36)(37)(38)(39)(40)(41)(42)(44)(45)(46)(50)(51)(53)(54)(55)(61))(_dssslsensitivity 1)(_mon))))
			(AddrTranslation(_arch 5 0 3148(_prcs(_simple)(_trgt(43)(44)(45)(46)(50)(60)(61))(_sens(0))(_mon)(_read(1)(17)(21)(22)(24)(25)(50)(51)(54)(55)(60)))))
			(line__3295(_arch 6 0 3295(_assignment(_trgt(5)))))
			(line__3296(_arch 7 0 3296(_assignment(_trgt(10)))))
			(line__3297(_arch 8 0 3297(_assignment(_alias((m_axi_arlock)(_string \"0"\)))(_trgt(9)))))
			(line__3299(_arch 9 0 3299(_assignment(_alias((m_axi_arvalid)(m_axi_arvalid_sig)))(_simpleassign BUF)(_trgt(7))(_sens(55)))))
			(line__3300(_arch 10 0 3300(_assignment(_alias((compready)(datammpipeline)))(_trgt(28))(_sens(52)))))
		)
		(_subprogram
			(_int log2 11 0 2762(_arch(_func -10)))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.rresp_array(2 rresp_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.tlpaddrl_array(2 tlpaddrl_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.tlplength_array(2 tlplength_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.barhit_array(2 barhit_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.slwrreqpending_array(2 slwrreqpending_array)))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_split (44)(61)(46)(45)(43)
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_pcie_mm_s_pkg))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(131586)
		(33686018 33686018)
		(131586)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027)
		(33686019 33686018 2)
		(33686019 33686018 514)
		(33686019 33686018 131586)
		(33686019 33686018 33686018)
		(33686275 33686018 514)
		(33686275 33686018 131586)
		(33686275 33686018 33686018)
		(33686018 33686018)
		(131586)
		(770)
		(515)
		(131586)
		(514)
		(514)
		(131586)
		(514)
		(33686018 33686018 33686018)
		(131586)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(131586)
		(514)
		(33686018 33686018 33686018)
		(131586)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(131586)
		(514)
		(33686018 33686018 33686018)
		(131842)
		(33686018 33686018 770)
		(771)
		(50528770)
	)
	(_model . behavioral 20 -1)
)
V 000051 55 10750         1580965245129 behavioral
(_unit VHDL(axi_mm_masterbridge_wr 0 3373(behavioral 0 3435))
	(_version vde)
	(_time 1580965245130 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code 17471f1118404a0241131044534e101143111610141013)
	(_ent
		(_time 1580965245109)
	)
	(_generate data_width_32 0 3584(_if 19)
		(_object
			(_prcs
				(axi_wr_master_data(_arch 1 0 3585(_prcs(_trgt(12)(21)(34)(43)(45)(47)(51))(_sens(0)(1)(15)(27(_object 2))(29)(34)(37)(38)(39)(43)(45)(47)(49)(51))(_dssslsensitivity 1)(_mon)(_read(27(_object 2))))))
			)
		)
	)
	(_generate data_width_64 0 3643(_if 20)
		(_object
			(_prcs
				(axi_wr_master_data(_arch 2 0 3644(_prcs(_trgt(12)(21)(34)(43)(45)(47)(51))(_sens(0)(1)(15)(27(_object 2))(29)(34)(36)(37)(38)(39)(43)(45)(47)(49)(51))(_dssslsensitivity 1)(_mon)(_read(27(_object 2))))))
			)
		)
	)
	(_generate data_width_128 0 3747(_if 21)
		(_object
			(_prcs
				(axi_wr_master_data(_arch 3 0 3748(_prcs(_trgt(12)(21)(34)(43)(45)(47)(51))(_sens(0)(1)(15)(27(_object 2))(29)(34)(36)(37)(38)(39)(43)(45)(47)(49)(51))(_dssslsensitivity 1)(_mon)(_read(27(_object 2))))))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 3376(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 3376(_ent)))
		(_gen(_int C_M_AXI_ADDR_WIDTH -2 0 3377(_ent gms)))
		(_gen(_int C_M_AXI_DATA_WIDTH -2 0 3378(_ent gms)))
		(_gen(_int C_PCIEBAR_NUM -2 0 3379(_ent gms)))
		(_gen(_int C_PCIEBAR_AS -2 0 3380(_ent)))
		(_gen(_int C_PCIEBAR_LEN_0 -2 0 3381(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 3382(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PCIEBAR2AXIBAR_0 1 0 3382(_ent)))
		(_gen(_int C_PCIEBAR2AXIBAR_0_SEC -2 0 3383(_ent)))
		(_gen(_int C_PCIEBAR_LEN_1 -2 0 3384(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR~121 0 3385(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PCIEBAR2AXIBAR_1 2 0 3385(_ent)))
		(_gen(_int C_PCIEBAR2AXIBAR_1_SEC -2 0 3386(_ent)))
		(_gen(_int C_PCIEBAR_LEN_2 -2 0 3387(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR~122 0 3388(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PCIEBAR2AXIBAR_2 3 0 3388(_ent)))
		(_gen(_int C_PCIEBAR2AXIBAR_2_SEC -2 0 3389(_ent)))
		(_port(_int aclk -3 0 3393(_ent(_in)(_event))))
		(_port(_int reset -3 0 3394(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~12 0 3396(_array -3((_dto c 22 i 0)))))
		(_port(_int m_axi_awaddr 4 0 3396(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 3397(_array -3((_dto i 7 i 0)))))
		(_port(_int m_axi_awlen 5 0 3397(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 3398(_array -3((_dto i 2 i 0)))))
		(_port(_int m_axi_awsize 6 0 3398(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 3399(_array -3((_dto i 1 i 0)))))
		(_port(_int m_axi_awburst 7 0 3399(_ent(_out))))
		(_port(_int m_axi_awprot 6 0 3400(_ent(_out))))
		(_port(_int m_axi_awvalid -3 0 3401(_ent(_out))))
		(_port(_int m_axi_awready -3 0 3402(_ent(_in))))
		(_port(_int m_axi_awlock -3 0 3403(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3404(_array -3((_dto i 3 i 0)))))
		(_port(_int m_axi_awcache 8 0 3404(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH-1~downto~0}~12 0 3406(_array -3((_dto c 23 i 0)))))
		(_port(_int m_axi_wdata 9 0 3406(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH/8-1~downto~0}~12 0 3407(_array -3((_dto c 24 i 0)))))
		(_port(_int m_axi_wstrb 10 0 3407(_ent(_out))))
		(_port(_int m_axi_wlast -3 0 3408(_ent(_out))))
		(_port(_int m_axi_wvalid -3 0 3409(_ent(_out))))
		(_port(_int m_axi_wready -3 0 3410(_ent(_in))))
		(_port(_int m_axi_bresp 7 0 3412(_ent(_in))))
		(_port(_int m_axi_bvalid -3 0 3413(_ent(_in))))
		(_port(_int m_axi_bready -3 0 3414(_ent(_out))))
		(_port(_int master_int 7 0 3416(_ent(_out))))
		(_port(_int wrreqset -3 0 3418(_ent(_in))))
		(_port(_int datacompcheck -3 0 3419(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 3420(_array -3((_dto i 9 i 0)))))
		(_port(_int tlplength 11 0 3420(_ent(_in))))
		(_port(_int firstdwbe 8 0 3421(_ent(_in))))
		(_port(_int lastdwbe 8 0 3422(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~124 0 3423(_array -3((_dto c 25 i 0)))))
		(_port(_int tlpaddrl 12 0 3423(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~126 0 3424(_array -3((_dto c 26 i 0)))))
		(_port(_int tlpaddrh 13 0 3424(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH~downto~0}~12 0 3425(_array -3((_dto c 27 i 0)))))
		(_port(_int dout 14 0 3425(_ent(_in))))
		(_port(_int rd_en -3 0 3426(_ent(_out))))
		(_port(_int empty -3 0 3427(_ent(_in))))
		(_port(_int tlppipeline 6 0 3428(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_PCIEBAR_NUM-1~downto~0}~12 0 3429(_array -3((_dto c 28 i 0)))))
		(_port(_int barhit 15 0 3429(_ent(_in))))
		(_port(_int wrreqcomp 6 0 3431(_ent(_out))))
		(_type(_int axi_wr_master_addr_states 0 3439(_enum1 idle pcietlpinfo (_to i 0 i 1))))
		(_sig(_int wraddrsmsig 16 0 3442(_arch(_uni))))
		(_type(_int axi_wr_master_data_states 0 3443(_enum1 idle datatransfer32 datatransfer64 datatransfer128 (_to i 0 i 3))))
		(_sig(_int wrdatasmsig 17 0 3448(_arch(_uni))))
		(_type(_int axi_wr_master_resp_states 0 3449(_enum1 idle respreport (_to i 0 i 1))))
		(_sig(_int wrrespsmsig 18 0 3452(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 3455(_array -3((_dto i 1 i 0)))))
		(_type(_int vector_array_type4 0 3455(_array 19((_to i 0 i 3)))))
		(_sig(_int m_axi_awaddrsttemp 20 0 3456(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 3458(_array -3((_dto i 7 i 0)))))
		(_type(_int vector_array_type8 0 3458(_array 21((_to i 0 i 3)))))
		(_sig(_int m_axi_awlensttemp 22 0 3459(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 3461(_array -3((_dto i 3 i 0)))))
		(_type(_int vector_array_type7 0 3461(_array 23((_to i 0 i 3)))))
		(_sig(_int firstdwbetemp 24 0 3462(_arch(_uni))))
		(_sig(_int lastdwbetemp 24 0 3462(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~13 0 3464(_array -3((_dto c 29 i 0)))))
		(_type(_int vector_array_type3 0 3464(_array 25((_to i 0 i 3)))))
		(_sig(_int m_axi_awaddrtemp 26 0 3465(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 3466(_array -3((_dto i 7 i 0)))))
		(_type(_int vector_array_type5 0 3466(_array 27((_to i 0 i 3)))))
		(_sig(_int m_axi_awlentemp 28 0 3467(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 3468(_array -3((_dto i 2 i 0)))))
		(_type(_int vector_array_type6 0 3468(_array 29((_to i 0 i 3)))))
		(_sig(_int m_axi_awsizetemp 30 0 3469(_arch(_uni))))
		(_sig(_int firstdwen -3 0 3470(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 3471(_array -3((_dto i 2 i 0)))))
		(_sig(_int wrreqsetcnt 31 0 3471(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 3472(_array -3((_dto i 7 i 0)))))
		(_sig(_int tlplength_reg 32 0 3472(_arch(_uni))))
		(_sig(_int m_axi_awvalidsig -3 0 3473(_arch(_uni))))
		(_sig(_int m_axi_wvalidsig -3 0 3474(_arch(_uni))))
		(_sig(_int m_axi_breadysig -3 0 3475(_arch(_uni))))
		(_sig(_int addrspipeline 31 0 3476(_arch(_uni))))
		(_sig(_int addrmmpipeline 31 0 3477(_arch(_uni))))
		(_sig(_int datammpipeline 31 0 3478(_arch(_uni))))
		(_sig(_int respmmpipeline 31 0 3479(_arch(_uni))))
		(_sig(_int m_axi_awprottemp 30 0 3480(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~13166 0 3983(_array -3((_dto c 30 i 0)))))
		(_var(_int AddrVar 33 0 3983(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13168 0 3984(_array -3((_dto i 2 i 0)))))
		(_var(_int AWProtVar 34 0 3984(_prcs 2)))
		(_prcs
			(axi_wr_master_addr(_arch 0 0 3493(_prcs(_trgt(2)(3)(4)(6)(33)(46)(50))(_sens(0)(1)(8)(33)(40)(41)(42)(46)(49)(50)(53))(_dssslsensitivity 1)(_mon))))
			(axi_wr_master_resp(_arch 4 0 3942(_prcs(_trgt(19(1))(19(0))(19)(35)(48)(52))(_sens(0)(1)(16)(17)(35)(49)(52))(_dssslsensitivity 1))))
			(AddrTranslation(_arch 5 0 3982(_prcs(_simple)(_trgt(36)(37)(38)(39)(40)(41)(42)(49)(53))(_sens(0))(_mon)(_read(1)(20)(22)(23)(24)(25(_range 31))(25(_range 32))(25(_range 33))(31)(49)))))
			(Pipeline(_arch 6 0 4050(_prcs(_simple)(_trgt(44))(_sens(0))(_read(1)(17)(20)(44)(48)))))
			(line__4065(_arch 7 0 4065(_assignment(_alias((m_axi_awvalid)(m_axi_awvalidsig)))(_simpleassign BUF)(_trgt(7))(_sens(46)))))
			(line__4066(_arch 8 0 4066(_assignment(_alias((m_axi_bready)(m_axi_breadysig)))(_simpleassign BUF)(_trgt(18))(_sens(48)))))
			(line__4067(_arch 9 0 4067(_assignment(_trgt(14))(_sens(29)(47)))))
			(line__4070(_arch 10 0 4070(_assignment(_alias((tlppipeline)(wrreqsetcnt)))(_trgt(30))(_sens(44)))))
			(line__4071(_arch 11 0 4071(_assignment(_trgt(28))(_sens(15)(29)(47)))))
			(line__4072(_arch 12 0 4072(_assignment(_trgt(11))(_sens(27(_range 34))(49)(51))(_read(27(_range 35))))))
			(line__4075(_arch 13 0 4075(_assignment(_trgt(13))(_sens(27(_object 2))(49)(51))(_read(27(_object 2))))))
			(line__4079(_arch 14 0 4079(_assignment(_trgt(5)))))
			(line__4080(_arch 15 0 4080(_assignment(_trgt(10)))))
			(line__4081(_arch 16 0 4081(_assignment(_alias((m_axi_awlock)(_string \"0"\)))(_trgt(9)))))
			(line__4083(_arch 17 0 4083(_assignment(_alias((wrreqcomp)(respmmpipeline)))(_trgt(32))(_sens(52)))))
		)
		(_subprogram
			(_int log2 18 0 3482(_arch(_func -5)))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_split (40)(36)(41)(37)(42)(38)(39)(53)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018)
		(131586)
		(131586)
		(33686018 33686018)
		(131586)
		(33686018 50463234)
		(771)
		(514)
		(770)
		(515)
		(33686018 33686018)
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
		(33686018 33686018)
		(33686018)
		(50529027)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
		(33686018 33686018 33686018)
		(50529027 50529027)
		(50529027 50529027 50529027)
		(33686018 33686018)
		(131586)
		(131842)
		(33686018 33686018 770)
		(50528770)
	)
	(_model . behavioral 36 -1)
)
V 000044 55 1618          1580965245149 rtl
(_unit VHDL(array_arith 0 4158(rtl 0 4166))
	(_version vde)
	(_time 1580965245150 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code 27772f222271713127723e7e2021262025212e2023)
	(_ent
		(_time 1580965245147)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~1023~12 0 4160(_scalar (_to i 0 i 1023))))
		(_port(_int din0 0 0 4160(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~1023~121 0 4161(_scalar (_to i 0 i 1023))))
		(_port(_int din1 1 0 4161(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 4162(_array -1((_dto i 9 i 0)))))
		(_port(_int dout 2 0 4162(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~2047~13 0 4169(_scalar (_to i 0 i 2047))))
		(_sig(_int din2 3 0 4169(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 4170(_scalar (_to i 0 i 511))))
		(_sig(_int din3 4 0 4170(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 4171(_scalar (_to i 0 i 1))))
		(_sig(_int dout_tmp 5 0 4171(_arch(_uni))))
		(_prcs
			(line__4173(_arch 0 0 4173(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__4174(_arch 1 0 4174(_assignment(_trgt(5))(_sens(3)))))
			(line__4175(_arch 2 0 4175(_assignment(_trgt(4))(_sens(0)(1)))))
			(line__4176(_arch 3 0 4176(_assignment(_trgt(2))(_sens(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(std_logic_arith)))
	(_model . rtl 4 -1)
)
V 000051 55 31264         1580965245238 behavioral
(_unit VHDL(axi_s_masterbridge_rd 0 4190(behavioral 0 4250))
	(_version vde)
	(_time 1580965245239 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code 84d48c8b88d3d991d2d58783c2de818285838783808281)
	(_ent
		(_time 1580965245155)
	)
	(_comp
		(array_arith
			(_object
				(_port(_int din0 66 0 4400(_ent (_in))))
				(_port(_int din1 67 0 4401(_ent (_in))))
				(_port(_int dout 68 0 4402(_ent (_out))))
			)
		)
	)
	(_generate np_req_mode 0 4458(_if 55)
		(_object
			(_prcs
				(np_pkt_complete_proc(_arch 22 0 4459(_prcs(_trgt(85))(_sens(0)(1)(95)(97))(_dssslsensitivity 1))))
				(line__4470(_arch 23 0 4470(_assignment(_alias((np_pkt_complete_o)(np_pkt_complete)))(_trgt(38))(_sens(85)))))
			)
		)
	)
	(_generate np_ok_mode 0 4473(_if 56)
		(_object
			(_prcs
				(line__4474(_arch 24 0 4474(_assignment(_alias((rdndreqpipeline_o)(rdndreqpipeline)))(_trgt(36))(_sens(87)))))
				(line__4475(_arch 25 0 4475(_assignment(_alias((rdreqpipeline_o)(rdreqpipeline)))(_trgt(37))(_sens(86)))))
			)
		)
	)
	(_generate data_width_32 0 4478(_if 57)
		(_object
			(_prcs
				(rd_master_ingress(_arch 26 0 4479(_prcs(_simple)(_trgt(20)(23)(24)(39)(45)(51)(52)(55)(56)(57)(58)(60)(61)(62)(66)(67)(68)(69)(71)(72)(73)(74)(75)(80)(81)(82)(88)(89)(94)(96)(98)(104)(105)(107)(109)(110)(111)(112)(113)(136)(140(_range 58))(140)(142)(143))(_sens(0))(_mon)(_read(1)(2)(4)(5)(7)(16)(17)(18)(27)(30)(34)(45)(75)(81)(82)(86)(87)(88)(89)(90)(93)(98)(104(0))(105)(107)(109(3))(109(2))(109(1))(109(0))(110(0))(110(1))(110(2))(110(3))(111)(112)(113)(116)(118)(140)(142)(143)))))
				(cplnd_master_egress(_arch 27 0 4974(_prcs(_trgt(47)(91)(92)(97)(121)(123)(125)(127)(131)(144))(_sens(0)(1)(12)(32)(33)(46)(47)(52)(67)(68)(69)(71)(72)(73)(74)(89)(91)(92)(118)(127)(143)(144))(_dssslsensitivity 1)(_mon))))
				(cpl_master_egress(_arch 28 0 5101(_prcs(_trgt(46)(70)(76)(77)(83)(84)(90)(95)(102)(103)(108)(116)(117)(122)(124)(126)(129)(130)(132)(133)(134)(135)(137)(138)(139)(141))(_sens(0)(1)(12)(19)(21)(28)(31)(46)(51)(53)(54)(55)(56)(57)(58)(59)(60)(61)(62)(63)(64)(65)(70)(76)(77)(83)(84)(89)(90)(91)(93)(102)(103)(108)(116)(118)(126)(137)(138)(139)(141))(_dssslsensitivity 1)(_mon))))
			)
		)
		(_split (66)(23)(58)(51)(55)(57)(60)(56)(61)(62)(24)(142)(39)(140)(143)(72)(74)(67)(68)(69)(71)(73)(52)(144)
		)
	)
	(_generate data_width_64 0 5382(_if 59)
		(_object
			(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13363 0 6148(_array -3((_dto i 9 i 0)))))
			(_var(_int tlplengthcntr_var 72 0 6148(_prcs 2)))
			(_prcs
				(rd_master_ingress(_arch 29 0 5383(_prcs(_simple)(_trgt(20)(23)(24)(39)(45)(51)(52)(55)(56)(57)(58)(60)(61)(62)(66)(67)(68)(69)(71)(72)(73)(74)(75)(80)(81)(82)(88)(89)(94)(96)(98)(104)(105)(107)(109)(110)(111)(112)(113)(136)(140(_range 60))(140)(142)(143))(_sens(0))(_mon)(_read(1)(2(d_6_2))(2(d_31_2))(2(d_38_34))(2(d_63_34))(2(29))(2(d_47_40))(2(d_63_48))(2(d_35_32))(2(d_39_36))(2(d_22_20))(2(d_9_0))(2(d_30_29))(2(d_13_12))(2(d_28_24))(2(30))(4)(5)(7)(16)(17)(18)(27)(30)(34)(45)(75)(81)(82)(86)(87)(88)(89)(90)(93)(98)(105)(107)(109(3))(109(2))(109(1))(109(0))(110(0))(110(1))(110(2))(110(3))(111)(112)(113)(116)(118)(140)(142)(143)))))
				(cplnd_master_egress(_arch 30 0 6047(_prcs(_trgt(47)(91)(92)(97)(121)(123)(125)(127)(131)(144))(_sens(0)(1)(12)(32)(33)(46)(47)(52)(67)(68)(69)(71)(72)(73)(74)(89)(91)(92)(118)(127)(143)(144))(_dssslsensitivity 1)(_mon))))
				(cpl_master_egress(_arch 31 0 6147(_prcs(_simple)(_trgt(46)(70)(76)(77)(83)(84)(90)(95)(102)(103)(108)(114)(116)(117)(122)(124)(126)(129)(130)(132)(133)(134)(135)(137)(138)(139)(141))(_sens(0))(_mon)(_read(1)(12)(19)(21)(22(d_63_32))(22(d_31_0))(28)(31)(46)(51)(53)(54)(55)(56)(57)(58)(59)(60)(61)(62)(63)(64)(65)(70)(76)(77)(83)(84)(89)(90)(91)(93)(102)(108)(116)(118)(126)(137)(138)(139)(141)))))
			)
		)
		(_split (66)(23)(58)(51)(55)(57)(60)(56)(61)(62)(24)(142)(39)(140)(143)(72)(74)(67)(68)(69)(71)(73)(52)(144)
		)
	)
	(_generate data_width_128 0 6473(_if 61)
		(_inst tlplengthcntr_var_inst 0 7202(_comp array_arith)
			(_port
				((din0)(tlplength_array_val))
				((din1)(rdtlpaddrl_array_val))
				((dout)(tlplengthcntr_var_tmp))
			)
			(_use(_ent . array_arith)
			)
		)
		(_inst tlplengthcntr_inst 0 7210(_comp array_arith)
			(_port
				((din0)(tlplength_array_val))
				((din1)(rdtlpaddrltemp_array_val))
				((dout)(tlplengthcntr_tmp))
			)
			(_use(_ent . array_arith)
			)
		)
		(_object
			(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13618 0 7220(_array -3((_dto i 9 i 0)))))
			(_var(_int tlplengthcntr_var 73 0 7220(_prcs 5)))
			(_prcs
				(rd_master_ingress(_arch 32 0 6474(_prcs(_simple)(_trgt(20)(23)(24)(39)(45)(51)(52)(55)(56)(57)(58)(60)(61)(62)(66)(67)(68)(69)(71)(72)(73)(74)(75)(80)(81)(82)(88)(89)(94)(96)(98)(104)(105)(107)(109)(110)(111)(112)(113)(136)(140(_range 62))(140)(142)(143))(_sens(0))(_mon)(_read(1)(2(d_102_98))(2(d_127_98))(2(36))(2(37))(2(38))(2(39))(2(d_70_66))(2(35))(2(34))(2(33))(2(32))(2(d_95_66))(2(29))(2(d_47_40))(2(d_63_48))(2(d_35_32))(2(d_39_36))(2(d_22_20))(2(d_9_0))(2(d_13_12))(2(d_28_24))(2(30))(4)(5)(7)(16)(17)(18)(27)(30)(34)(45)(75)(81)(82)(86)(87)(88)(89)(90)(93)(98)(105)(107)(109(0))(109(1))(109(2))(109(3))(110(0))(110(1))(110(2))(110(3))(111)(112)(113)(116)(118)(140)(142)(143)))))
				(cplnd_master_egress(_arch 33 0 7113(_prcs(_trgt(47)(91)(92)(97)(121)(123)(125)(127)(131)(144))(_sens(0)(1)(12)(32)(33)(46)(47)(52)(67)(68)(69)(71)(72)(73)(74)(89)(91)(92)(118)(127)(143)(144))(_dssslsensitivity 1)(_mon))))
				(line__7198(_arch 34 0 7198(_assignment(_trgt(40))(_sens(62)(90(d_1_0)))(_mon))))
				(line__7199(_arch 35 0 7199(_assignment(_trgt(41))(_sens(58)(90(d_1_0)))(_mon))))
				(line__7200(_arch 36 0 7200(_assignment(_trgt(42))(_sens(70(d_3_2)))(_mon))))
				(cpl_master_egress(_arch 37 0 7219(_prcs(_simple)(_trgt(46)(70)(76)(77)(83)(84)(90)(95)(102)(103)(108)(115)(116)(117)(122)(124)(126)(129)(130)(132)(133)(134)(135)(137)(138)(139)(141))(_sens(0))(_mon)(_read(1)(12)(19)(21)(22(d_127_32))(22(d_63_32))(22(d_95_64))(22(d_127_96))(22(d_31_0))(28)(31)(43)(44)(46)(51)(53)(54)(55)(56)(57)(58)(59)(60)(61)(62)(63)(64)(65)(70)(76)(77)(83)(84)(89)(90)(91)(93)(102)(108)(116)(118)(126)(137)(138)(139)(141)))))
			)
		)
		(_split (66)(23)(58)(51)(55)(57)(60)(56)(61)(62)(24)(142)(39)(140)(143)(72)(74)(67)(68)(69)(71)(73)(52)(144)
		)
	)
	(_generate rd_req_32_64 0 7633(_if 63)
		(_object
			(_prcs
				(rd_req_pipeline(_arch 38 0 7634(_prcs(_simple)(_trgt(86)(87))(_sens(0))(_read(1)(14)(86)(87)(94)(95)(96)(97)))))
			)
		)
	)
	(_generate rd_req_128 0 7665(_if 64)
		(_object
			(_prcs
				(rd_req_pipeline(_arch 39 0 7666(_prcs(_simple)(_trgt(86)(87))(_sens(0))(_read(1)(2(d_35_32))(2(d_28_24))(2(30))(5)(7(6))(7(4))(7(3))(7(2))(14)(86)(87)(95)(97)(136)))))
			)
		)
	)
	(_generate dw32 0 7962(_if 65)
		(_object
			(_prcs
				(line__7963(_arch 42 0 7963(_assignment(_trgt(120))(_sens(22)(129)(132)))))
			)
		)
	)
	(_generate dw64 0 7967(_if 66)
		(_object
			(_prcs
				(line__7968(_arch 43 0 7968(_assignment(_trgt(120))(_sens(22(d_31_0))(22(d_63_32))(70(2))(102)(114)(129)(132)))))
			)
		)
	)
	(_generate dw128 0 7974(_if 67)
		(_object
			(_prcs
				(line__7975(_arch 44 0 7975(_assignment(_trgt(120))(_sens(22(d_31_0))(22(d_63_32))(22(d_95_64))(22(d_127_96))(70(2))(70(3))(70(d_3_2))(102)(115(d_31_0))(115(d_63_32))(115(d_95_64))(129)(132)))))
			)
		)
	)
	(_generate rd_en64_32 0 7993(_if 68)
		(_object
			(_prcs
				(line__7994(_arch 45 0 7994(_assignment(_trgt(25))(_sens(12)(21)(116)(117)(126)(132)(133)(134)))))
			)
		)
	)
	(_generate rd_en128 0 7998(_if 69)
		(_object
			(_prcs
				(line__7999(_arch 46 0 7999(_assignment(_trgt(25))(_sens(12)(21)(46)(77)(116)(117)(126)(132)(133)(134)))))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 4193(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 4193(_ent(_string \"artix7"\))))
		(_gen(_int C_S_AXIS_DATA_WIDTH -2 0 4194 \128\ (_ent gms((i 128)))))
		(_gen(_int C_S_AXIS_USER_WIDTH -2 0 4195 \22\ (_ent gms((i 22)))))
		(_gen(_int C_PCIEBAR_NUM -2 0 4196 \1\ (_ent gms((i 1)))))
		(_gen(_int C_PCIEBAR_AS -2 0 4197 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~121 0 4198(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_TRN_NP_FC 1 0 4198(_ent gms(_string \"FALSE"\))))
		(_port(_int aclk -3 0 4202(_ent(_in)(_event))))
		(_port(_int reset -3 0 4203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH-1~downto~0}~12 0 4205(_array -3((_dto c 70 i 0)))))
		(_port(_int s_axis_cr_tdata 2 0 4205(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH/8-1~downto~0}~12 0 4206(_array -3((_dto c 71 i 0)))))
		(_port(_int s_axis_cr_tstrb 3 0 4206(_ent(_in))))
		(_port(_int s_axis_cr_tlast -3 0 4207(_ent(_in))))
		(_port(_int s_axis_cr_tvalid -3 0 4208(_ent(_in))))
		(_port(_int s_axis_cr_tready -3 0 4209(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_USER_WIDTH-1~downto~0}~12 0 4210(_array -3((_dto c 72 i 0)))))
		(_port(_int s_axis_cr_tuser 4 0 4210(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH-1~downto~0}~123 0 4212(_array -3((_dto c 73 i 0)))))
		(_port(_int m_axis_cc_tdata 5 0 4212(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH/8-1~downto~0}~125 0 4213(_array -3((_dto c 74 i 0)))))
		(_port(_int m_axis_cc_tstrb 6 0 4213(_ent(_out))))
		(_port(_int m_axis_cc_tlast -3 0 4214(_ent(_out))))
		(_port(_int m_axis_cc_tvalid -3 0 4215(_ent(_out))))
		(_port(_int m_axis_cc_tready -3 0 4216(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_USER_WIDTH-1~downto~0}~127 0 4217(_array -3((_dto c 75 i 0)))))
		(_port(_int m_axis_cc_tuser 7 0 4217(_ent(_out))))
		(_port(_int blk_lnk_up -3 0 4219(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 4220(_array -3((_dto i 15 i 0)))))
		(_port(_int blk_dcontrol 8 0 4220(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 4221(_array -3((_dto i 7 i 0)))))
		(_port(_int blk_bus_number 9 0 4221(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 4222(_array -3((_dto i 4 i 0)))))
		(_port(_int blk_device_number 10 0 4222(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 4223(_array -3((_dto i 2 i 0)))))
		(_port(_int blk_function_number 11 0 4223(_ent(_in))))
		(_port(_int rresp -4 0 4225(_ent(_in))))
		(_port(_int rdreq -3 0 4226(_ent(_out))))
		(_port(_int empty -3 0 4227(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH-1~downto~0}~129 0 4228(_array -3((_dto c 76 i 0)))))
		(_port(_int dout 12 0 4228(_ent(_in))))
		(_port(_int tlpaddrl_out -5 0 4229(_ent(_out))))
		(_port(_int tlplength_out -6 0 4230(_ent(_out))))
		(_port(_int rd_en -3 0 4231(_ent(_out))))
		(_port(_int rdtargetpipeline_out 11 0 4233(_ent(_out))))
		(_port(_int orrdreqpipeline 11 0 4234(_ent(_in))))
		(_port(_int cplpendcpl -7 0 4235(_ent(_in))))
		(_port(_int wrpending -8 0 4236(_ent(_out))))
		(_port(_int wrreqpend 11 0 4237(_ent(_in))))
		(_port(_int slv_write_idle -3 0 4238(_ent(_in))))
		(_port(_int master_wr_idle -3 0 4239(_ent(_in))))
		(_port(_int wrreqcomp 11 0 4240(_ent(_in))))
		(_port(_int addrstreampipeline 11 0 4241(_ent(_in))))
		(_port(_int blk_lnk_up_latch_o -3 0 4242(_ent(_out))))
		(_port(_int rdndreqpipeline_o 11 0 4243(_ent(_out))))
		(_port(_int rdreqpipeline_o 11 0 4244(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 4245(_array -3((_dto i 1 i 0)))))
		(_port(_int np_pkt_complete_o 13 0 4245(_ent(_out))))
		(_port(_int s_axis_cr_tusersig -9 0 4246(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~1023~13 0 4254(_scalar (_to i 0 i 1023))))
		(_sig(_int tlplength_array_val 14 0 4254(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1023~131 0 4255(_scalar (_to i 0 i 1023))))
		(_sig(_int rdtlpaddrl_array_val 15 0 4255(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1023~132 0 4256(_scalar (_to i 0 i 1023))))
		(_sig(_int rdtlpaddrltemp_array_val 16 0 4256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 4257(_array -3((_dto i 9 i 0)))))
		(_sig(_int tlplengthcntr_var_tmp 17 0 4257(_arch(_uni))))
		(_sig(_int tlplengthcntr_tmp 17 0 4258(_arch(_uni))))
		(_type(_int rd_master_ingress_states 0 4260(_enum1 init memrdreq blklinkdown throttle throttle_nd latch_reqid_tag_be latchaddrh latchaddrl (_to i 0 i 7))))
		(_sig(_int rdreqsmsig 18 0 4269(_arch(_uni))))
		(_type(_int cpl_master_egress_states 0 4271(_enum1 idle memcplpipeline memcplcrtdatabeat1 blklinkdown_corruptdata memcplcrtdatabeat2 memcpltxonedw memcpltxdata (_to i 0 i 6))))
		(_sig(_int cpltlpsmsig 19 0 4279(_arch(_uni))))
		(_type(_int cplnd_master_egress_states 0 4281(_enum1 idle memcplcrtdatabeat1 memcplcrtdatabeat2 transfer_complete memcplcrtdatabeat3 (_to i 0 i 4))))
		(_sig(_int cplndtlpsmsig 20 0 4287(_arch(_uni))))
		(_type(_int cpl_split_states 0 4289(_enum1 idle cpldsplitcalc cpldsplitparam (_to i 0 i 2))))
		(_sig(_int cpldsplitsm 21 0 4293(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 4297(_array -3((_dto i 11 i 0)))))
		(_type(_int ctlpbytecount_array 0 4297(_array 22((_to i 0 i 1)(_to i 0 i 3)))))
		(_sig(_int ctlpbytecount 23 0 4298(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~135 0 4302(_array -3((_dto i 9 i 0)))))
		(_type(_int ctlplength_array 0 4302(_array 24((_to i 0 i 2)(_to i 0 i 3)))))
		(_sig(_int ctlplength 25 0 4303(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 4305(_array -3((_dto i 11 i 0)))))
		(_type(_int vector_array_type1 0 4305(_array 26((_to i 0 i 3)))))
		(_sig(_int tlpbytecount 27 0 4306(_arch(_uni))))
		(_sig(_int tlpndbytecount 27 0 4306(_arch(_uni))))
		(_sig(_int ctlpbytecount0 27 0 4307(_arch(_uni))))
		(_sig(_int ctlpbytecount1 27 0 4307(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 4309(_array -3((_dto i 15 i 0)))))
		(_type(_int vector_array_type2 0 4309(_array 28((_to i 0 i 3)))))
		(_sig(_int tlprequesterid 29 0 4310(_arch(_uni))))
		(_sig(_int tlpcompleterid 29 0 4310(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 4312(_array -3((_dto i 7 i 0)))))
		(_type(_int vector_array_type3 0 4312(_array 30((_to i 0 i 3)))))
		(_sig(_int tlptag 31 0 4313(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 4315(_array -3((_dto i 6 i 0)))))
		(_type(_int vector_array_type4 0 4315(_array 32((_to i 0 i 3)))))
		(_sig(_int rdtlpaddrl 33 0 4316(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 4318(_array -3((_dto i 4 i 0)))))
		(_type(_int vector_array_type6 0 4318(_array 34((_to i 0 i 3)))))
		(_sig(_int cpldsplitcount 35 0 4319(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 4321(_array -3((_dto i 2 i 0)))))
		(_type(_int vector_array_type7 0 4321(_array 36((_to i 0 i 3)))))
		(_sig(_int tlptc 37 0 4322(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 4324(_array -3((_dto i 1 i 0)))))
		(_type(_int vector_array_type9 0 4324(_array 38((_to i 0 i 3)))))
		(_sig(_int tlpattr 39 0 4325(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1317 0 4327(_array -3((_dto i 9 i 0)))))
		(_type(_int vector_array_type10 0 4327(_array 40((_to i 0 i 3)))))
		(_sig(_int tlplength 41 0 4328(_arch(_uni))))
		(_sig(_int ctlplength0 41 0 4329(_arch(_uni))))
		(_sig(_int ctlplength1 41 0 4329(_arch(_uni))))
		(_sig(_int ctlplength2 41 0 4329(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 4331(_array -3((_dto i 31 i 0)))))
		(_type(_int vector_array_type11 0 4331(_array 42((_to i 0 i 3)))))
		(_sig(_int tlpaddrl 43 0 4332(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1321 0 4334(_array -3((_dto i 15 i 0)))))
		(_type(_int vector_array_type12 0 4334(_array 44((_to i 0 i 3)))))
		(_sig(_int tlpndrequesterid 45 0 4335(_arch(_uni))))
		(_sig(_int tlpndcompleterid 45 0 4335(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 4336(_array -3((_dto i 7 i 0)))))
		(_type(_int vector_array_type13 0 4336(_array 46((_to i 0 i 3)))))
		(_sig(_int tlpndtag 47 0 4337(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1326 0 4338(_array -3((_dto i 6 i 0)))))
		(_sig(_int rdtlpaddrltemp 48 0 4338(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1329 0 4339(_array -3((_dto i 6 i 0)))))
		(_type(_int vector_array_type14 0 4339(_array 49((_to i 0 i 3)))))
		(_sig(_int rdndtlpaddrl 50 0 4340(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 4341(_array -3((_dto i 2 i 0)))))
		(_type(_int vector_array_type15 0 4341(_array 51((_to i 0 i 3)))))
		(_sig(_int tlpndtc 52 0 4342(_arch(_uni))))
		(_sig(_int cplndstatuscode 52 0 4342(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1335 0 4343(_array -3((_dto i 1 i 0)))))
		(_type(_int vector_array_type16 0 4343(_array 53((_to i 0 i 3)))))
		(_sig(_int tlpndattr 54 0 4344(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1337 0 4346(_array -3((_dto i 31 i 0)))))
		(_sig(_int tlpaddrlow 55 0 4346(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1339 0 4347(_array -3((_dto i 11 i 0)))))
		(_sig(_int ctlpbytecounttemp 56 0 4347(_arch(_uni))))
		(_sig(_int ctlplengthtemp 17 0 4348(_arch(_uni))))
		(_sig(_int tlpbytecounttemp 56 0 4349(_arch(_uni))))
		(_sig(_int tlpaddrltemp 55 0 4350(_arch(_uni))))
		(_sig(_int tlpaddrhigh 55 0 4351(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1341 0 4352(_array -3((_dto i 15 i 0)))))
		(_sig(_int requesteridsig 57 0 4352(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 4353(_array -3((_dto i 7 i 0)))))
		(_sig(_int tagsig 58 0 4353(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1345 0 4354(_array -3((_dto i 4 i 0)))))
		(_sig(_int cplcounter 59 0 4354(_arch(_uni))))
		(_sig(_int cpldsplitcounttemp 59 0 4354(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1347 0 4355(_array -3((_dto i 1 i 0)))))
		(_sig(_int np_pkt_complete 60 0 4355(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1349 0 4356(_array -3((_dto i 2 i 0)))))
		(_sig(_int rdreqpipeline 61 0 4356(_arch(_uni))))
		(_sig(_int rdndreqpipeline 61 0 4357(_arch(_uni))))
		(_sig(_int rdtargetpipeline 61 0 4358(_arch(_uni))))
		(_sig(_int rdndtargetpipeline 61 0 4359(_arch(_uni))))
		(_sig(_int cpltargetpipeline 61 0 4360(_arch(_uni))))
		(_sig(_int cplndtargetpipeline 61 0 4361(_arch(_uni))))
		(_sig(_int orcplndpipeline 61 0 4361(_arch(_uni))))
		(_sig(_int ctargetpipeline 61 0 4362(_arch(_uni))))
		(_sig(_int rdreqpipelineincr -3 0 4363(_arch(_uni))))
		(_sig(_int rdreqpipelinedecr -3 0 4363(_arch(_uni))))
		(_sig(_int rdndreqpipelineincr -3 0 4364(_arch(_uni))))
		(_sig(_int rdndreqpipelinedecr -3 0 4364(_arch(_uni))))
		(_sig(_int tlptcsig 61 0 4365(_arch(_uni))))
		(_sig(_int tlpepsig -3 0 4366(_arch(_uni))))
		(_sig(_int tlptdsig -3 0 4366(_arch(_uni))))
		(_sig(_int bcm -3 0 4367(_arch(_uni))))
		(_sig(_int cplpacket1 -3 0 4367(_arch(_uni))))
		(_sig(_int firstdwen -3 0 4367(_arch(_uni))))
		(_sig(_int tlpfmtsig 60 0 4368(_arch(_uni))))
		(_sig(_int tlpattrsig 60 0 4368(_arch(_uni))))
		(_sig(_int tlptypesig 59 0 4369(_arch(_uni))))
		(_sig(_int tlplengthsig 17 0 4370(_arch(_uni))))
		(_sig(_int tlplengthcntr 17 0 4370(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 4371(_array -3((_dto i 3 i 0)))))
		(_sig(_int firstdwbesig 62 0 4371(_arch(_uni))))
		(_sig(_int lastdwbesig 62 0 4371(_arch(_uni))))
		(_sig(_int badreadreq -3 0 4372(_arch(_uni))))
		(_sig(_int zerolenreadreq -3 0 4372(_arch(_uni))))
		(_sig(_int rdndtlpaddrlow 48 0 4373(_arch(_uni))))
		(_sig(_int m_axis_cc_tdatatemp64 55 0 4374(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{95~downto~0}~13 0 4375(_array -3((_dto i 95 i 0)))))
		(_sig(_int m_axis_cc_tdatatemp128 63 0 4375(_arch(_uni))))
		(_sig(_int lnkdowndataflush -3 0 4376(_arch(_uni))))
		(_sig(_int corruptdataflush -3 0 4376(_arch(_uni))))
		(_sig(_int blk_lnk_up_latch -3 0 4377(_arch(_uni))))
		(_sig(_int blk_lnk_up_d -3 0 4378(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH-1~downto~0}~13 0 4380(_array -3((_dto c 77 i 0)))))
		(_sig(_int m_axis_cc_tdata_d 64 0 4380(_arch(_uni))))
		(_sig(_int m_axis_cc_tdata_nd 64 0 4380(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH/8-1~downto~0}~13 0 4381(_array -3((_dto c 78 i 0)))))
		(_sig(_int m_axis_cc_tstrb_d 65 0 4381(_arch(_uni))))
		(_sig(_int m_axis_cc_tstrb_nd 65 0 4381(_arch(_uni))))
		(_sig(_int m_axis_cc_tlast_d -3 0 4382(_arch(_uni))))
		(_sig(_int m_axis_cc_tlast_nd -3 0 4382(_arch(_uni))))
		(_sig(_int m_axis_cc_tvalid_d -3 0 4383(_arch(_uni))))
		(_sig(_int m_axis_cc_tvalid_nd -3 0 4383(_arch(_uni))))
		(_sig(_int length_offset 56 0 4384(_arch(_uni))))
		(_sig(_int m_axis_cc_tdata_h 64 0 4385(_arch(_uni))))
		(_sig(_int dis_valid_d -3 0 4386(_arch(_uni))))
		(_sig(_int dis_valid_nd -3 0 4386(_arch(_uni))))
		(_sig(_int data_phase -3 0 4387(_arch(_uni))))
		(_sig(_int rd_en_sig -3 0 4387(_arch(_uni))))
		(_sig(_int dis_rden -3 0 4387(_arch(_uni))))
		(_sig(_int wait_till_not_empty -3 0 4388(_arch(_uni))))
		(_sig(_int s_axis_cr_tready_sig -3 0 4389(_arch(_uni))))
		(_sig(_int totallength 17 0 4390(_arch(_uni))))
		(_sig(_int linkdownflushdepth 17 0 4390(_arch(_uni))))
		(_sig(_int totalbytecount 56 0 4391(_arch(_uni))))
		(_sig(_int s_axis_cr_tusersigtemp 61 0 4392(_arch(_uni))))
		(_sig(_int rrespdelayed -3 0 4394(_arch(_uni))))
		(_sig(_int wrpendingsig -8 0 4395(_arch(_uni))))
		(_sig(_int wrpendflush -8 0 4395(_arch(_uni))))
		(_sig(_int cplndpendcpl -7 0 4396(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1023~1350 0 4400(_scalar (_to i 0 i 1023))))
		(_type(_int ~INTEGER~range~0~to~1023~1351 0 4401(_scalar (_to i 0 i 1023))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1353 0 4402(_array -3((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1355 0 4407(_array -3((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1357 0 4407(_array -3((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1359 0 4409(_array -3((_dto i 31 i 0)))))
		(_prcs
			(line__4417(_arch 0 0 4417(_assignment(_alias((ctlplength0(0))(ctlplength(0_0))))(_trgt(63(0)))(_sens(50(0_0))))))
			(line__4418(_arch 1 0 4418(_assignment(_alias((ctlplength0(1))(ctlplength(0_1))))(_trgt(63(1)))(_sens(50(0_1))))))
			(line__4419(_arch 2 0 4419(_assignment(_alias((ctlplength0(2))(ctlplength(0_2))))(_trgt(63(2)))(_sens(50(0_2))))))
			(line__4420(_arch 3 0 4420(_assignment(_alias((ctlplength0(3))(ctlplength(0_3))))(_trgt(63(3)))(_sens(50(0_3))))))
			(line__4421(_arch 4 0 4421(_assignment(_alias((ctlplength1(0))(ctlplength(1_0))))(_trgt(64(0)))(_sens(50(1_0))))))
			(line__4422(_arch 5 0 4422(_assignment(_alias((ctlplength1(1))(ctlplength(1_1))))(_trgt(64(1)))(_sens(50(1_1))))))
			(line__4423(_arch 6 0 4423(_assignment(_alias((ctlplength1(2))(ctlplength(1_2))))(_trgt(64(2)))(_sens(50(1_2))))))
			(line__4424(_arch 7 0 4424(_assignment(_alias((ctlplength1(3))(ctlplength(1_3))))(_trgt(64(3)))(_sens(50(1_3))))))
			(line__4425(_arch 8 0 4425(_assignment(_alias((ctlplength2(0))(ctlplength(2_0))))(_trgt(65(0)))(_sens(50(2_0))))))
			(line__4426(_arch 9 0 4426(_assignment(_alias((ctlplength2(1))(ctlplength(2_1))))(_trgt(65(1)))(_sens(50(2_1))))))
			(line__4427(_arch 10 0 4427(_assignment(_alias((ctlplength2(2))(ctlplength(2_2))))(_trgt(65(2)))(_sens(50(2_2))))))
			(line__4428(_arch 11 0 4428(_assignment(_alias((ctlplength2(3))(ctlplength(2_3))))(_trgt(65(3)))(_sens(50(2_3))))))
			(line__4429(_arch 12 0 4429(_assignment(_alias((ctlpbytecount0(0))(ctlpbytecount(0_0))))(_trgt(53(0)))(_sens(49(0_0))))))
			(line__4430(_arch 13 0 4430(_assignment(_alias((ctlpbytecount0(1))(ctlpbytecount(0_1))))(_trgt(53(1)))(_sens(49(0_1))))))
			(line__4431(_arch 14 0 4431(_assignment(_alias((ctlpbytecount0(2))(ctlpbytecount(0_2))))(_trgt(53(2)))(_sens(49(0_2))))))
			(line__4432(_arch 15 0 4432(_assignment(_alias((ctlpbytecount0(3))(ctlpbytecount(0_3))))(_trgt(53(3)))(_sens(49(0_3))))))
			(line__4433(_arch 16 0 4433(_assignment(_alias((ctlpbytecount1(0))(ctlpbytecount(1_0))))(_trgt(54(0)))(_sens(49(1_0))))))
			(line__4434(_arch 17 0 4434(_assignment(_alias((ctlpbytecount1(1))(ctlpbytecount(1_1))))(_trgt(54(1)))(_sens(49(1_1))))))
			(line__4435(_arch 18 0 4435(_assignment(_alias((ctlpbytecount1(2))(ctlpbytecount(1_2))))(_trgt(54(2)))(_sens(49(1_2))))))
			(line__4436(_arch 19 0 4436(_assignment(_alias((ctlpbytecount1(3))(ctlpbytecount(1_3))))(_trgt(54(3)))(_sens(49(1_3))))))
			(blk_lnk_up_latch_proc(_arch 20 0 4439(_prcs(_trgt(118)(119))(_sens(0)(1)(14)(90)(93)(118))(_dssslsensitivity 1))))
			(line__4456(_arch 21 0 4456(_assignment(_alias((blk_lnk_up_latch_o)(blk_lnk_up_latch)))(_simpleassign BUF)(_trgt(35))(_sens(118)))))
			(cpld_packet_split(_arch 40 0 7715(_prcs(_trgt(48)(49)(50)(59)(93)(128(d_11_2))(128))(_sens(0)(1)(15(d_7_5))(34)(48)(51)(59)(62)(66)(88)(90)(93)(118)(128(d_10_2))(128(d_9_2))(128(d_8_2))(128(d_7_2))(128(d_6_2))(128(d_11_11))(128(d_11_10))(128(d_11_9))(128(d_11_8))(128(d_11_7)))(_dssslsensitivity 1)(_mon))))
			(line__7960(_arch 41 0 7960(_assignment(_trgt(11))(_sens(46)(89)(91)(126)(127)))))
			(line__8006(_arch 47 0 8006(_assignment(_trgt(8))(_sens(46)(89)(91)(120)(121)))))
			(line__8008(_arch 48 0 8008(_assignment(_trgt(9))(_sens(46)(89)(91)(122)(123)))))
			(line__8010(_arch 49 0 8010(_assignment(_trgt(10))(_sens(46)(89)(91)(124)(125)))))
			(line__8013(_arch 50 0 8013(_assignment(_alias((rdtargetpipeline_out)(rdtargetpipeline)))(_trgt(26))(_sens(88)))))
			(line__8015(_arch 51 0 8015(_assignment(_alias((s_axis_cr_tready)(s_axis_cr_tready_sig)))(_simpleassign BUF)(_trgt(6))(_sens(136)))))
			(line__8017(_arch 52 0 8017(_assignment(_trgt(13)))))
			(line__8019(_arch 53 0 8019(_assignment(_alias((wrpending)(wrpendingsig)))(_trgt(29))(_sens(142)))))
		)
		(_subprogram
			(_int little_to_big_endian32 54 0 4407(_arch(_func -10(_uto))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.rresp_array(2 rresp_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.tlpaddrl_array(2 tlpaddrl_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.tlplength_array(2 tlplength_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.cplpendcpl_array(2 cplpendcpl_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.wrpend_array(2 wrpend_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.barhit_array(2 barhit_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_split (59)(50)(49)
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_pcie_mm_s_pkg))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(131586)
		(33686018 33686018 514)
		(33686018)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(131586)
		(33686018 33686018 33686018)
		(131586)
		(33686018 2)
		(33686018)
		(131587)
		(33686018 33686018 33686018)
		(770)
		(197122)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018)
		(33686018 33686018 770)
		(514)
		(50463490 2)
		(515)
		(33686018 33686018 514)
		(33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(33686018 2)
		(33686018 2)
		(33686018 131586)
		(33686018 33686018 33686018)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 33686018)
		(33686018 33686018 514)
		(33686018 33686018)
		(50529027)
		(131586)
		(33686018 33686018 514)
		(33686018)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018)
		(50529027 50529027)
		(33686018 50529027)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 131586)
		(33686018 33686018 33686018)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 33686018)
		(33686018 33686018 514)
		(33686019 33686018 514)
		(50529026 50529027 771)
		(131586)
		(33686018 33686018 514)
		(33686018)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(197123)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 50529027 50529027 50529027)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 131586)
		(33686018 33686018 33686018)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 33686018)
		(33686018 33686018 514)
		(33686274 33686018 514)
		(771)
		(50528770 50529027 771)
		(33686018 33686018 33686018 50529027)
		(33686018 33686018 50529027 50529027)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018)
		(50529027 50529027 50529027)
		(50529027 50529027 50529027)
		(50529027 50529027 50529027)
		(50529027 50529027 50529027)
		(50529027 50529027 50529027)
		(50529027 50529027 50529027)
		(50529027 3)
		(50529026 3)
		(50528770 3)
		(50463234 3)
		(33686018 3)
		(33751554 33686018)
		(33686018 33686019 33686018)
		(33686274 33686018)
		(50463234 33686018 33686018)
		(33686019 33686018)
		(33751554 33686018 33686018)
		(33686274 33686018 33686018)
		(33686018 33686018 514)
		(33686019 33686018 33686018)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 33686018)
		(1163219540)
		(1397506374 69)
	)
	(_model . behavioral 79 -1)
)
V 000051 55 11398         1580965245271 behavioral
(_unit VHDL(axi_s_masterbridge_wr 0 8100(behavioral 0 8140))
	(_version vde)
	(_time 1580965245272 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code a4f4acf2a8f3f9b1f2a7afa4e2fea1a2a5a3a7a3a0a2a1)
	(_ent
		(_time 1580965245261)
	)
	(_generate data_width_32 0 8183(_if 11)
		(_object
			(_prcs
				(wr_master_ingress(_arch 0 0 8184(_prcs(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(8)(13)(14)(15)(19))(_sens(0)(23)(26(0))(42)(43)(1)(2)(4)(5)(7(6))(7(4))(7(3))(7(2))(9)(18)(20))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate data_width_64 0 8420(_if 12)
		(_object
			(_prcs
				(wr_master_ingress(_arch 1 0 8421(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34(_range 13))(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(8)(13)(14)(15(_object 1))(15(_object 1))(15(_range 14))(15(_range 15))(15(_range 16))(15(_range 17))(15(_range 18))(15(_range 19))(15(_object 1))(15(_range 20))(15(_range 21))(15)(19))(_sens(0))(_read(23)(24)(26(0))(28(0))(31)(32)(33)(34)(35)(36)(40)(42)(43)(1)(2(_range 22))(2(_range 23))(2(_range 24))(2(d_31_0))(2(d_63_32))(2(_range 25))(2(_range 26))(2(_range 27))(2(_range 28))(2(_range 29))(2(2))(2(_range 30))(2(_index 31))(2(_range 32))(2(_range 33))(2(29))(2(d_35_32))(2(d_39_36))(2(d_9_0))(2(d_30_29))(2(d_28_24))(2(30))(2(14))(4)(5)(7(6))(7(4))(7(3))(7(2))(9)(18)(20)))))
			)
		)
	)
	(_generate data_width_128 0 8761(_if 34)
		(_object
			(_prcs
				(wr_master_ingress(_arch 2 0 8762(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34(_range 35))(34(_range 36))(34(_range 37))(34(_range 38))(34(_range 39))(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(8)(13)(14)(15(_object 1))(15(_object 1))(15(_range 40))(15(_range 41))(15(_range 42))(15(_range 43))(15(_range 44))(15(_range 45))(15(_range 46))(15(_range 47))(15(_range 48))(15(_range 49))(15(_range 50))(15(_range 51))(15(_range 52))(15(_range 53))(15(_object 1))(15(_range 54))(15(_range 55))(15(_range 56))(15(_range 57))(15)(19))(_sens(0))(_read(23)(26(0))(31)(32)(33)(34)(35)(37)(38)(39)(40)(42)(43)(1)(2(_range 58))(2(_range 59))(2(_range 60))(2(_range 61))(2(_range 62))(2(_range 63))(2(_range 64))(2(_range 65))(2(_range 66))(2(_range 67))(2(_range 68))(2(_range 69))(2(_range 70))(2(_range 71))(2(_range 72))(2(_range 73))(2(_range 74))(2(_range 75))(2(d_127_96))(2(d_95_64))(2(d_63_32))(2(d_31_0))(2(_range 76))(2(_range 77))(2(_range 78))(2(_range 79))(2(_range 80))(2(_range 81))(2(_range 82))(2(_range 83))(2(_range 84))(2(_range 85))(2(_range 86))(2(_range 87))(2(_range 88))(2(_range 89))(2(_range 90))(2(_index 91))(2(_index 92))(2(_index 93))(2(_index 94))(2(_index 95))(2(_index 96))(2(_index 97))(2(_index 98))(2(_index 99))(2(_index 100))(2(_index 101))(2(_index 102))(2(_index 103))(2(_index 104))(2(_index 105))(2(_index 106))(2(_index 107))(2(_index 108))(2(_index 109))(2(_index 110))(2(d_1_0))(2(_index 111))(2(_index 112))(2(_index 113))(2(_index 114))(2(_index 115))(2(_index 116))(2(_index 117))(2(_index 118))(2(_index 119))(2(_index 120))(2(_range 121))(2(_range 122))(2(_range 123))(2(_range 124))(2(29))(2(d_35_32))(2(d_39_36))(2(d_9_0))(2(d_30_29))(2(d_28_24))(2(30))(2(14))(4)(5)(7(6))(7(4))(7(3))(7(2))(9)(18)(20)))))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 8103(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 8103(_ent)))
		(_gen(_int C_S_AXIS_DATA_WIDTH -2 0 8104(_ent gms)))
		(_gen(_int C_S_AXIS_USER_WIDTH -2 0 8105(_ent gms)))
		(_gen(_int C_PCIEBAR_NUM -2 0 8106(_ent gms)))
		(_port(_int aclk -3 0 8110(_ent(_in)(_event))))
		(_port(_int reset -3 0 8111(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH-1~downto~0}~12 0 8113(_array -3((_dto c 125 i 0)))))
		(_port(_int s_axis_cw_tdata 1 0 8113(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH/8-1~downto~0}~12 0 8114(_array -3((_dto c 126 i 0)))))
		(_port(_int s_axis_cw_tstrb 2 0 8114(_ent(_in))))
		(_port(_int s_axis_cw_tlast -3 0 8115(_ent(_in))))
		(_port(_int s_axis_cw_tvalid -3 0 8116(_ent(_in))))
		(_port(_int s_axis_cw_tready -3 0 8117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_USER_WIDTH-1~downto~0}~12 0 8118(_array -3((_dto c 127 i 0)))))
		(_port(_int s_axis_cw_tuser 3 0 8118(_ent(_in))))
		(_port(_int master_int -3 0 8120(_ent(_out))))
		(_port(_int blk_lnk_up -3 0 8122(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8124(_array -3((_dto i 9 i 0)))))
		(_port(_int tlplength 4 0 8124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8125(_array -3((_dto i 3 i 0)))))
		(_port(_int firstdwbe 5 0 8125(_ent(_out))))
		(_port(_int lastdwbe 5 0 8126(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8127(_array -3((_dto i 31 i 0)))))
		(_port(_int tlpaddrl 6 0 8127(_ent(_out))))
		(_port(_int tlpaddrh 6 0 8128(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH~downto~0}~12 0 8129(_array -3((_dto c 128 i 0)))))
		(_port(_int datain 7 0 8129(_ent(_out))))
		(_port(_int wrreqset -3 0 8130(_ent(_out))))
		(_port(_int datacompcheck -3 0 8131(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8132(_array -3((_dto i 2 i 0)))))
		(_port(_int tlppipeline 8 0 8132(_ent(_in))))
		(_port(_int dataen -3 0 8133(_ent(_out))))
		(_port(_int almost_full -3 0 8134(_ent(_in))))
		(_port(_int wrreqpend 8 0 8135(_ent(_out))))
		(_port(_int treadydataenadjust -3 0 8136(_ent(_out))))
		(_type(_int wr_master_ingress_states 0 8144(_enum1 idle memwrreq onedwlength zerolenwr poisoneddataclkout blklinkdown throttle latchbe latchaddrh latchaddrl datatransfer (_to i 0 i 10))))
		(_sig(_int wrreqsmsig 9 0 8156(_arch(_uni))))
		(_sig(_int wrreqsetsig -3 0 8157(_arch(_uni))))
		(_sig(_int tlpepsig -3 0 8158(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 8159(_array -3((_dto i 1 i 0)))))
		(_sig(_int tlpfmtsig 10 0 8159(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8160(_array -3((_dto i 4 i 0)))))
		(_sig(_int tlptypesig 11 0 8160(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 8161(_array -3((_dto i 9 i 0)))))
		(_sig(_int tlplengthsig 12 0 8161(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 8162(_array -3((_dto i 3 i 0)))))
		(_sig(_int firstdwbesig 13 0 8162(_arch(_uni))))
		(_sig(_int lastdwbesig 13 0 8162(_arch(_uni))))
		(_sig(_int delaylast -3 0 8163(_arch(_uni))))
		(_sig(_int s_axis_cw_tlasttemp -3 0 8163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 8164(_array -3((_dto i 31 i 0)))))
		(_sig(_int tempdatareg 14 0 8164(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH-1~downto~0}~13 0 8165(_array -3((_dto c 129 i 0)))))
		(_sig(_int s_axis_cw_tdatatemp 15 0 8165(_arch(_uni))))
		(_sig(_int dataoffset -3 0 8166(_arch(_uni))))
		(_sig(_int addroffset -3 0 8166(_arch(_uni))))
		(_sig(_int addroffset1 -3 0 8167(_arch(_uni))))
		(_sig(_int addroffset2 -3 0 8167(_arch(_uni))))
		(_sig(_int addroffset3 -3 0 8167(_arch(_uni))))
		(_sig(_int padzeroes -3 0 8168(_arch(_uni))))
		(_sig(_int blk_lnk_upsig -3 0 8169(_arch(_uni))))
		(_sig(_int s_axis_cw_treadysig -3 0 8170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 8171(_array -3((_dto i 2 i 0)))))
		(_sig(_int wrreqpendsig 16 0 8171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 8173(_array -3((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 8173(_array -3((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 8175(_array -3((_dto i 31 i 0)))))
		(_prcs
			(line__9234(_arch 3 0 9234(_assignment(_alias((tlplength)(tlplengthsig)))(_trgt(10))(_sens(28)))))
			(line__9235(_arch 4 0 9235(_assignment(_alias((firstdwbe)(firstdwbesig)))(_trgt(11))(_sens(29)))))
			(line__9236(_arch 5 0 9236(_assignment(_alias((lastdwbe)(lastdwbesig)))(_trgt(12))(_sens(30)))))
			(line__9237(_arch 6 0 9237(_assignment(_alias((wrreqset)(wrreqsetsig)))(_simpleassign BUF)(_trgt(16))(_sens(24)))))
			(line__9238(_arch 7 0 9238(_assignment(_alias((treadydataenadjust)(s_axis_cw_tlasttemp)))(_simpleassign BUF)(_trgt(22))(_sens(32)))))
			(line__9239(_arch 8 0 9239(_assignment(_trgt(6))(_sens(42)(20)))))
			(line__9243(_arch 9 0 9243(_assignment(_alias((wrreqpend)(wrreqpendsig)))(_trgt(21))(_sens(43)))))
		)
		(_subprogram
			(_int little_to_big_endian32 10 0 8173(_arch(_func -4(_uto))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 514)
		(33686018)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(131587)
		(33686018 33686018 514)
		(33686018)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018)
		(33686018 33686018 514)
		(33686018)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 514)
		(33686018)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 514)
		(33686018)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 514)
		(33686018)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(771)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 130 -1)
)
V 000051 55 12454         1580965245295 behavioral
(_unit VHDL(axi_mm_s_masterbridge_rd 0 9332(behavioral 0 9417))
	(_version vde)
	(_time 1580965245296 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code b3e3bbe6b8e4eea6e5b4e5b3f7eab4b4b0b6e5b5e7b5b2)
	(_ent
		(_time 1580965245286)
	)
	(_inst comp_read_data_fifo 0 9436(_ent lib_fifo_v1_0_14 sync_fifo_fg)
		(_gen
			((C_FAMILY)(_code 4))
			((C_HAS_ALMOST_FULL)(_code 5))
			((C_MEMORY_TYPE)(_code 6))
			((C_READ_DATA_WIDTH)(_code 7))
			((C_READ_DEPTH)(_code 8))
			((C_PRELOAD_REGS)(_code 9))
			((C_PRELOAD_LATENCY)(_code 10))
			((C_WRITE_DATA_WIDTH)(_code 11))
			((C_WRITE_DEPTH)(_code 12))
		)
		(_port
			((Clk)(aclk))
			((Sinit)(sreset))
			((Din)(dinsig))
			((Wr_en)(wr_ensig))
			((Rd_en)(rd_ensig))
			((Dout)(doutsig))
			((Almost_full)(almost_fullsig))
			((Full)(_open))
			((Empty)(emptysig))
			((Rd_ack)(_open))
			((Wr_ack)(_open))
			((Rd_err)(_open))
			((Wr_err)(_open))
			((Data_count)(_open))
		)
	)
	(_inst comp_axi_s_masterbridge_rd 0 9470(_ent . axi_s_masterbridge_rd)
		(_gen
			((C_FAMILY)(_code 13))
			((C_S_AXIS_DATA_WIDTH)(_code 14))
			((C_S_AXIS_USER_WIDTH)(_code 15))
			((C_PCIEBAR_NUM)(_code 16))
			((C_PCIEBAR_AS)(_code 17))
			((C_TRN_NP_FC)(_code 18))
		)
		(_port
			((aclk)(aclk))
			((reset)(reset))
			((s_axis_cr_tdata)(s_axis_cr_tdata))
			((s_axis_cr_tstrb)(s_axis_cr_tstrb))
			((s_axis_cr_tlast)(s_axis_cr_tlast))
			((s_axis_cr_tvalid)(s_axis_cr_tvalid))
			((s_axis_cr_tready)(s_axis_cr_tready))
			((s_axis_cr_tuser)(s_axis_cr_tuser))
			((m_axis_cc_tdata)(m_axis_cc_tdata))
			((m_axis_cc_tstrb)(m_axis_cc_tstrb))
			((m_axis_cc_tlast)(m_axis_cc_tlast))
			((m_axis_cc_tvalid)(m_axis_cc_tvalid))
			((m_axis_cc_tready)(m_axis_cc_tready))
			((m_axis_cc_tuser)(m_axis_cc_tuser))
			((blk_lnk_up)(blk_lnk_up))
			((blk_dcontrol)(blk_dcontrol))
			((blk_bus_number)(blk_bus_number))
			((blk_device_number)(blk_device_number))
			((blk_function_number)(blk_function_number))
			((rresp)(rrespsig))
			((rdreq)(rdreq_ordernotreq))
			((empty)(emptysig))
			((dout)(doutsig))
			((tlpaddrl_out)(tlpaddrlsig))
			((tlplength_out)(tlplengthsig))
			((rd_en)(rd_ensig))
			((rdtargetpipeline_out)(sig_rdtargetpipeline))
			((orrdreqpipeline)(orrdreqpipeline))
			((cplpendcpl)(cplpendcpl))
			((wrpending)(wrpending))
			((wrreqpend)(wrreqpend))
			((slv_write_idle)(slv_write_idle))
			((master_wr_idle)(master_wr_idle))
			((wrreqcomp)(wrreqcomp))
			((addrstreampipeline)(sig_addrstreampipeline))
			((blk_lnk_up_latch_o)(blk_lnk_up_latch))
			((rdndreqpipeline_o)(rdndreqpipeline))
			((rdreqpipeline_o)(rdreqpipeline))
			((np_pkt_complete_o)(np_pkt_complete))
			((s_axis_cr_tusersig)(s_axis_cr_tusersig))
		)
	)
	(_inst comp_axi_mm_masterbridge_rd 0 9529(_ent . axi_mm_masterbridge_rd)
		(_gen
			((C_FAMILY)(_code 19))
			((C_M_AXI_ADDR_WIDTH)(_code 20))
			((C_M_AXI_DATA_WIDTH)(_code 21))
			((C_PCIEBAR_NUM)(_code 22))
			((C_PCIEBAR_AS)(_code 23))
			((C_PCIEBAR_LEN_0)(_code 24))
			((C_PCIEBAR2AXIBAR_0)(_code 25))
			((C_PCIEBAR2AXIBAR_0_SEC)(_code 26))
			((C_PCIEBAR_LEN_1)(_code 27))
			((C_PCIEBAR2AXIBAR_1)(_code 28))
			((C_PCIEBAR2AXIBAR_1_SEC)(_code 29))
			((C_PCIEBAR_LEN_2)(_code 30))
			((C_PCIEBAR2AXIBAR_2)(_code 31))
			((C_PCIEBAR2AXIBAR_2_SEC)(_code 32))
		)
		(_port
			((aclk)(aclk))
			((reset)(reset))
			((m_axi_araddr)(m_axi_araddr))
			((m_axi_arlen)(m_axi_arlen))
			((m_axi_arsize)(m_axi_arsize))
			((m_axi_arburst)(m_axi_arburst))
			((m_axi_arprot)(m_axi_arprot))
			((m_axi_arvalid)(m_axi_arvalid))
			((m_axi_arready)(m_axi_arready))
			((m_axi_arlock)(m_axi_arlock))
			((m_axi_arcache)(m_axi_arcache))
			((m_axi_rdata)(m_axi_rdata))
			((m_axi_rresp)(m_axi_rresp))
			((m_axi_rlast)(m_axi_rlast))
			((m_axi_rvalid)(m_axi_rvalid))
			((m_axi_rready)(m_axi_rreadysig))
			((master_int)(master_int_rd))
			((rdreq)(rdreq))
			((rresp)(rrespsig))
			((almost_full)(almost_fullsig))
			((dataen)(dataensig))
			((tlpaddrl)(tlpaddrlsig))
			((tlplength)(tlplengthsig))
			((din)(dinsig))
			((barhit)(s_axis_cr_tusersig))
			((blk_lnk_up)(blk_lnk_up))
			((slwrreqpend)(slwrreqpend))
			((slwrreqpending)(slwrreqpending))
			((compready)(compready))
			((addrstreampipeline)(sig_addrstreampipeline))
			((s_axi_awvalid)(s_axi_awvalid))
			((rdtargetpipeline)(sig_rdtargetpipeline))
			((master_wr_idle)(master_wr_idle))
		)
	)
	(_object
		(_type(_int ~STRING~12 0 9335(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 9335(_ent)))
		(_gen(_int C_M_AXI_ADDR_WIDTH -2 0 9336(_ent gms)))
		(_gen(_int C_M_AXI_DATA_WIDTH -2 0 9337(_ent gms)))
		(_gen(_int C_S_AXIS_DATA_WIDTH -2 0 9338(_ent gms)))
		(_gen(_int C_PCIEBAR_NUM -2 0 9339(_ent)))
		(_gen(_int C_PCIEBAR_AS -2 0 9340(_ent)))
		(_gen(_int C_PCIEBAR_LEN_0 -2 0 9341(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 9342(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PCIEBAR2AXIBAR_0 1 0 9342(_ent)))
		(_gen(_int C_PCIEBAR2AXIBAR_0_SEC -2 0 9343(_ent)))
		(_gen(_int C_PCIEBAR_LEN_1 -2 0 9344(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~121 0 9345(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PCIEBAR2AXIBAR_1 2 0 9345(_ent)))
		(_gen(_int C_PCIEBAR2AXIBAR_1_SEC -2 0 9346(_ent)))
		(_gen(_int C_PCIEBAR_LEN_2 -2 0 9347(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~122 0 9348(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PCIEBAR2AXIBAR_2 3 0 9348(_ent)))
		(_gen(_int C_PCIEBAR2AXIBAR_2_SEC -2 0 9349(_ent)))
		(_gen(_int C_S_AXIS_USER_WIDTH -2 0 9350(_ent gms)))
		(_type(_int ~STRING~123 0 9351(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_TRN_NP_FC 4 0 9351(_ent)))
		(_port(_int aclk -3 0 9355(_ent(_in)(_event))))
		(_port(_int reset -3 0 9356(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~12 0 9358(_array -3((_dto c 33 i 0)))))
		(_port(_int m_axi_araddr 5 0 9358(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9359(_array -3((_dto i 7 i 0)))))
		(_port(_int m_axi_arlen 6 0 9359(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9360(_array -3((_dto i 2 i 0)))))
		(_port(_int m_axi_arsize 7 0 9360(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9361(_array -3((_dto i 1 i 0)))))
		(_port(_int m_axi_arburst 8 0 9361(_ent(_out))))
		(_port(_int m_axi_arprot 7 0 9362(_ent(_out))))
		(_port(_int m_axi_arvalid -3 0 9363(_ent(_out))))
		(_port(_int m_axi_arready -3 0 9364(_ent(_in))))
		(_port(_int m_axi_arlock -3 0 9365(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9366(_array -3((_dto i 3 i 0)))))
		(_port(_int m_axi_arcache 9 0 9366(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH-1~downto~0}~12 0 9368(_array -3((_dto c 34 i 0)))))
		(_port(_int m_axi_rdata 10 0 9368(_ent(_in))))
		(_port(_int m_axi_rresp 8 0 9369(_ent(_in))))
		(_port(_int m_axi_rlast -3 0 9370(_ent(_in))))
		(_port(_int m_axi_rvalid -3 0 9371(_ent(_in))))
		(_port(_int m_axi_rready -3 0 9372(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH-1~downto~0}~12 0 9374(_array -3((_dto c 35 i 0)))))
		(_port(_int s_axis_cr_tdata 11 0 9374(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH/8-1~downto~0}~12 0 9375(_array -3((_dto c 36 i 0)))))
		(_port(_int s_axis_cr_tstrb 12 0 9375(_ent(_in))))
		(_port(_int s_axis_cr_tlast -3 0 9376(_ent(_in))))
		(_port(_int s_axis_cr_tvalid -3 0 9377(_ent(_in))))
		(_port(_int s_axis_cr_tready -3 0 9378(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_USER_WIDTH-1~downto~0}~12 0 9379(_array -3((_dto c 37 i 0)))))
		(_port(_int s_axis_cr_tuser 13 0 9379(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH-1~downto~0}~125 0 9381(_array -3((_dto c 38 i 0)))))
		(_port(_int m_axis_cc_tdata 14 0 9381(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH/8-1~downto~0}~127 0 9382(_array -3((_dto c 39 i 0)))))
		(_port(_int m_axis_cc_tstrb 15 0 9382(_ent(_out))))
		(_port(_int m_axis_cc_tlast -3 0 9383(_ent(_out))))
		(_port(_int m_axis_cc_tvalid -3 0 9384(_ent(_out))))
		(_port(_int m_axis_cc_tready -3 0 9385(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_USER_WIDTH-1~downto~0}~129 0 9386(_array -3((_dto c 40 i 0)))))
		(_port(_int m_axis_cc_tuser 16 0 9386(_ent(_out))))
		(_port(_int master_int_rd 8 0 9388(_ent(_out))))
		(_port(_int blk_lnk_up -3 0 9390(_ent(_in))))
		(_port(_int blk_lnk_up_latch -3 0 9391(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9392(_array -3((_dto i 15 i 0)))))
		(_port(_int blk_dcontrol 17 0 9392(_ent(_in))))
		(_port(_int blk_bus_number 6 0 9393(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9394(_array -3((_dto i 4 i 0)))))
		(_port(_int blk_device_number 18 0 9394(_ent(_in))))
		(_port(_int blk_function_number 7 0 9395(_ent(_in))))
		(_port(_int rdreq -3 0 9397(_ent(_in))))
		(_port(_int rdreq_ordernotreq -3 0 9398(_ent(_out))))
		(_port(_int orrdreqpipeline 7 0 9399(_ent(_in))))
		(_port(_int slwrreqpend 8 0 9400(_ent(_in))))
		(_port(_int rdtargetpipeline 7 0 9401(_ent(_out))))
		(_port(_int rdndreqpipeline 7 0 9402(_ent(_out))))
		(_port(_int rdreqpipeline 7 0 9403(_ent(_out))))
		(_port(_int np_pkt_complete 8 0 9404(_ent(_out))))
		(_port(_int cplpendcpl -4 0 9405(_ent(_in))))
		(_port(_int wrpending -5 0 9406(_ent(_out))))
		(_port(_int wrreqpend 7 0 9407(_ent(_in))))
		(_port(_int slwrreqpending -6 0 9408(_ent(_out))))
		(_port(_int compready 7 0 9409(_ent(_out))))
		(_port(_int wrreqcomp 7 0 9410(_ent(_in))))
		(_port(_int slv_write_idle -3 0 9411(_ent(_in))))
		(_port(_int s_axi_awvalid -3 0 9412(_ent(_in))))
		(_port(_int master_wr_idle -3 0 9413(_ent(_in))))
		(_sig(_int sreset -3 0 9421(_arch(_uni))))
		(_sig(_int m_axi_rreadysig -3 0 9421(_arch(_uni))))
		(_sig(_int dataensig -3 0 9422(_arch(_uni))))
		(_sig(_int emptysig -3 0 9423(_arch(_uni))))
		(_sig(_int almost_fullsig -3 0 9423(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH-1~downto~0}~13 0 9424(_array -3((_dto c 41 i 0)))))
		(_sig(_int dinsig 19 0 9424(_arch(_uni))))
		(_sig(_int doutsig 19 0 9424(_arch(_uni))))
		(_sig(_int rd_ensig -3 0 9425(_arch(_uni))))
		(_sig(_int wr_ensig -3 0 9425(_arch(_uni))))
		(_sig(_int tlpaddrlsig -7 0 9426(_arch(_uni))))
		(_sig(_int tlplengthsig -8 0 9427(_arch(_uni))))
		(_sig(_int rrespsig -9 0 9428(_arch(_uni))))
		(_sig(_int s_axis_cr_tusersig -10 0 9429(_arch(_uni))))
		(_type(_int ~INTEGER~range~256~to~4096~13 0 9430(_scalar (_to i 256 i 4096))))
		(_sig(_int bram_depth 20 0 9430(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 9431(_array -3((_dto i 2 i 0)))))
		(_sig(_int sig_rdtargetpipeline 21 0 9431(_arch(_uni))))
		(_sig(_int sig_addrstreampipeline 21 0 9432(_arch(_uni))))
		(_prcs
			(WriteEnable(_arch 0 0 9589(_prcs(_trgt(60))(_sens(0)(53)(54)(1)(14))(_dssslsensitivity 1))))
			(line__9600(_arch 1 0 9600(_assignment(_alias((m_axi_rready)(m_axi_rreadysig)))(_simpleassign BUF)(_trgt(15))(_sens(53)))))
			(line__9601(_arch 2 0 9601(_assignment(_trgt(52))(_sens(1)))))
			(line__9602(_arch 3 0 9602(_assignment(_alias((rdtargetpipeline)(sig_rdtargetpipeline)))(_trgt(39))(_sens(66)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.cplpendcpl_array(2 cplpendcpl_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.wrpend_array(2 wrpend_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.slwrreqpending_array(2 slwrreqpending_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.tlpaddrl_array(2 tlpaddrl_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.tlplength_array(2 tlplength_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.rresp_array(2 rresp_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.barhit_array(2 barhit_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_pcie_mm_s_pkg))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(std_logic_arith))(lib_pkg_v1_0_2(lib_pkg)))
	(_model . behavioral 42 -1)
)
V 000051 55 10898         1580965245308 behavioral
(_unit VHDL(axi_mm_s_masterbridge_wr 0 9684(behavioral 0 9746))
	(_version vde)
	(_time 1580965245309 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code c393cb97c8949ed695c496c2879ac4c4c0c695c597c5c2)
	(_ent
		(_time 1580965245305)
	)
	(_inst comp_write_data_fifo 0 9777(_ent lib_fifo_v1_0_14 sync_fifo_fg)
		(_gen
			((C_FAMILY)(_code 7))
			((C_HAS_ALMOST_FULL)(_code 8))
			((C_MEMORY_TYPE)(_code 9))
			((C_READ_DATA_WIDTH)(_code 10))
			((C_READ_DEPTH)(_code 11))
			((C_PRELOAD_REGS)(_code 12))
			((C_PRELOAD_LATENCY)(_code 13))
			((C_WRITE_DATA_WIDTH)(_code 14))
			((C_WRITE_DEPTH)(_code 15))
		)
		(_port
			((Clk)(aclk))
			((Sinit)(sreset))
			((Din)(datainsig))
			((Wr_en)(wrensig))
			((Rd_en)(rdensig))
			((Dout)(dataoutsig))
			((Almost_full)(almost_fullsig))
			((Full)(_open))
			((Empty)(emptysig))
			((Rd_ack)(_open))
			((Wr_ack)(_open))
			((Rd_err)(_open))
			((Wr_err)(_open))
			((Data_count)(_open))
		)
	)
	(_inst comp_axi_s_masterbridge_wr 0 9809(_ent . axi_s_masterbridge_wr)
		(_gen
			((C_FAMILY)(_code 16))
			((C_S_AXIS_DATA_WIDTH)(_code 17))
			((C_S_AXIS_USER_WIDTH)(_code 18))
			((C_PCIEBAR_NUM)(_code 19))
		)
		(_port
			((aclk)(aclk))
			((reset)(reset))
			((s_axis_cw_tdata)(s_axis_cw_tdata))
			((s_axis_cw_tstrb)(s_axis_cw_tstrb))
			((s_axis_cw_tlast)(s_axis_cw_tlast))
			((s_axis_cw_tvalid)(s_axis_cw_tvalid))
			((s_axis_cw_tready)(twtreadysig))
			((s_axis_cw_tuser)(s_axis_cw_tuser))
			((master_int)(master_int_wr(2)))
			((blk_lnk_up)(blk_lnk_up))
			((tlplength)(tlplengthsig))
			((firstdwbe)(firstdwbesig))
			((lastdwbe)(lastdwbesig))
			((tlpaddrl)(tlpaddrlsig))
			((tlpaddrh)(tlpaddrhsig))
			((datain)(datainsig))
			((wrreqset)(wrreqsetsig))
			((datacompcheck)(datacompchecksig))
			((tlppipeline)(tlppipelinesig))
			((dataen)(dataensig))
			((almost_full)(almost_fullsig))
			((wrreqpend)(wrreqpendsig))
			((treadydataenadjust)(treadydataenadjustsig))
		)
	)
	(_inst comp_axi_mm_masterbridge_wr 0 9877(_ent . axi_mm_masterbridge_wr)
		(_gen
			((C_FAMILY)(_code 20))
			((C_M_AXI_ADDR_WIDTH)(_code 21))
			((C_M_AXI_DATA_WIDTH)(_code 22))
			((C_PCIEBAR_NUM)(_code 23))
			((C_PCIEBAR_AS)(_code 24))
			((C_PCIEBAR_LEN_0)(_code 25))
			((C_PCIEBAR2AXIBAR_0)(_code 26))
			((C_PCIEBAR2AXIBAR_0_SEC)(_code 27))
			((C_PCIEBAR_LEN_1)(_code 28))
			((C_PCIEBAR2AXIBAR_1)(_code 29))
			((C_PCIEBAR2AXIBAR_1_SEC)(_code 30))
			((C_PCIEBAR_LEN_2)(_code 31))
			((C_PCIEBAR2AXIBAR_2)(_code 32))
			((C_PCIEBAR2AXIBAR_2_SEC)(_code 33))
		)
		(_port
			((aclk)(aclk))
			((reset)(reset))
			((m_axi_awaddr)(m_axi_awaddr))
			((m_axi_awlen)(m_axi_awlen))
			((m_axi_awsize)(m_axi_awsize))
			((m_axi_awburst)(m_axi_awburst))
			((m_axi_awprot)(m_axi_awprot))
			((m_axi_awvalid)(m_axi_awvalid))
			((m_axi_awready)(m_axi_awready))
			((m_axi_awlock)(m_axi_awlock))
			((m_axi_awcache)(m_axi_awcache))
			((m_axi_wdata)(m_axi_wdata))
			((m_axi_wstrb)(m_axi_wstrb))
			((m_axi_wlast)(m_axi_wlast))
			((m_axi_wvalid)(m_axi_wvalid))
			((m_axi_wready)(m_axi_wready))
			((m_axi_bresp)(m_axi_bresp))
			((m_axi_bvalid)(m_axi_bvalid))
			((m_axi_bready)(m_axi_bready))
			((master_int)(master_int_wr(d_1_0)))
			((wrreqset)(wrreqsetsig))
			((datacompcheck)(datacompchecksig))
			((tlplength)(tlplengthsig))
			((firstdwbe)(firstdwbesig))
			((lastdwbe)(lastdwbesig))
			((tlpaddrl)(tlpaddrlsig))
			((tlpaddrh)(tlpaddrhsig))
			((dout)(dataoutsig))
			((rd_en)(rdensig))
			((empty)(emptysig))
			((tlppipeline)(tlppipelinesig))
			((barhit)(s_axis_cw_tusersig(_range 34)))
			((wrreqcomp)(wrreqcompsig))
		)
	)
	(_object
		(_type(_int ~STRING~12 0 9687(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 9687(_ent)))
		(_gen(_int C_M_AXI_ADDR_WIDTH -2 0 9688(_ent gms)))
		(_gen(_int C_M_AXI_DATA_WIDTH -2 0 9689(_ent gms)))
		(_gen(_int C_S_AXIS_DATA_WIDTH -2 0 9690(_ent gms)))
		(_gen(_int C_PCIEBAR_NUM -2 0 9691(_ent gms)))
		(_gen(_int C_PCIEBAR_AS -2 0 9692(_ent gms)))
		(_gen(_int C_PCIEBAR_LEN_0 -2 0 9693(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 9694(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PCIEBAR2AXIBAR_0 1 0 9694(_ent)))
		(_gen(_int C_PCIEBAR2AXIBAR_0_SEC -2 0 9695(_ent)))
		(_gen(_int C_PCIEBAR_LEN_1 -2 0 9696(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~121 0 9697(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PCIEBAR2AXIBAR_1 2 0 9697(_ent)))
		(_gen(_int C_PCIEBAR2AXIBAR_1_SEC -2 0 9698(_ent)))
		(_gen(_int C_PCIEBAR_LEN_2 -2 0 9699(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~122 0 9700(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PCIEBAR2AXIBAR_2 3 0 9700(_ent)))
		(_gen(_int C_PCIEBAR2AXIBAR_2_SEC -2 0 9701(_ent)))
		(_gen(_int C_S_AXIS_USER_WIDTH -2 0 9702(_ent gms)))
		(_port(_int aclk -3 0 9706(_ent(_in)(_event))))
		(_port(_int reset -3 0 9707(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~12 0 9709(_array -3((_dto c 35 i 0)))))
		(_port(_int m_axi_awaddr 4 0 9709(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9710(_array -3((_dto i 7 i 0)))))
		(_port(_int m_axi_awlen 5 0 9710(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9711(_array -3((_dto i 2 i 0)))))
		(_port(_int m_axi_awsize 6 0 9711(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9712(_array -3((_dto i 1 i 0)))))
		(_port(_int m_axi_awburst 7 0 9712(_ent(_out))))
		(_port(_int m_axi_awprot 6 0 9713(_ent(_out))))
		(_port(_int m_axi_awvalid -3 0 9714(_ent(_out))))
		(_port(_int m_axi_awready -3 0 9715(_ent(_in))))
		(_port(_int m_axi_awlock -3 0 9716(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9717(_array -3((_dto i 3 i 0)))))
		(_port(_int m_axi_awcache 8 0 9717(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH-1~downto~0}~12 0 9719(_array -3((_dto c 36 i 0)))))
		(_port(_int m_axi_wdata 9 0 9719(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH/8-1~downto~0}~12 0 9720(_array -3((_dto c 37 i 0)))))
		(_port(_int m_axi_wstrb 10 0 9720(_ent(_out))))
		(_port(_int m_axi_wlast -3 0 9721(_ent(_out))))
		(_port(_int m_axi_wvalid -3 0 9722(_ent(_out))))
		(_port(_int m_axi_wready -3 0 9723(_ent(_in))))
		(_port(_int m_axi_bresp 7 0 9725(_ent(_in))))
		(_port(_int m_axi_bvalid -3 0 9726(_ent(_in))))
		(_port(_int m_axi_bready -3 0 9727(_ent(_out))))
		(_port(_int master_int_wr 6 0 9729(_ent(_out))))
		(_port(_int blk_lnk_up -3 0 9731(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH-1~downto~0}~12 0 9733(_array -3((_dto c 38 i 0)))))
		(_port(_int s_axis_cw_tdata 11 0 9733(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH/8-1~downto~0}~12 0 9734(_array -3((_dto c 39 i 0)))))
		(_port(_int s_axis_cw_tstrb 12 0 9734(_ent(_in))))
		(_port(_int s_axis_cw_tlast -3 0 9735(_ent(_in))))
		(_port(_int s_axis_cw_tvalid -3 0 9736(_ent(_in))))
		(_port(_int s_axis_cw_tready -3 0 9737(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_USER_WIDTH-1~downto~0}~12 0 9738(_array -3((_dto c 40 i 0)))))
		(_port(_int s_axis_cw_tuser 13 0 9738(_ent(_in))))
		(_port(_int wrreqpend 6 0 9740(_ent(_out))))
		(_port(_int wrreqcomp 6 0 9741(_ent(_out))))
		(_port(_int master_wr_idle -3 0 9742(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9750(_array -3((_dto i 9 i 0)))))
		(_sig(_int tlplengthsig 14 0 9750(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 9751(_array -3((_dto i 3 i 0)))))
		(_sig(_int firstdwbesig 15 0 9751(_arch(_uni))))
		(_sig(_int lastdwbesig 15 0 9751(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 9752(_array -3((_dto i 31 i 0)))))
		(_sig(_int tlpaddrlsig 16 0 9752(_arch(_uni))))
		(_sig(_int tlpaddrhsig 16 0 9752(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH~downto~0}~13 0 9753(_array -3((_dto c 41 i 0)))))
		(_sig(_int datainsig 17 0 9753(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH~downto~0}~13 0 9754(_array -3((_dto c 42 i 0)))))
		(_sig(_int dataoutsig 18 0 9754(_arch(_uni))))
		(_sig(_int wrreqsetsig -3 0 9755(_arch(_uni))))
		(_sig(_int rdensig -3 0 9756(_arch(_uni))))
		(_sig(_int wrensig -3 0 9756(_arch(_uni))))
		(_sig(_int treadydataenadjustsig -3 0 9757(_arch(_uni))))
		(_sig(_int emptysig -3 0 9758(_arch(_uni))))
		(_sig(_int almost_fullsig -3 0 9758(_arch(_uni))))
		(_sig(_int dataensig -3 0 9759(_arch(_uni))))
		(_sig(_int twtreadysig -3 0 9760(_arch(_uni))))
		(_sig(_int datacompchecksig -3 0 9761(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 9762(_array -3((_dto i 2 i 0)))))
		(_sig(_int tlppipelinesig 19 0 9762(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_PCIEBAR_NUM-1~downto~0}~13 0 9763(_array -3((_dto c 43 i 0)))))
		(_sig(_int s_axis_cw_tusersig 20 0 9763(_arch(_uni))))
		(_sig(_int sreset -3 0 9764(_arch(_uni))))
		(_sig(_int wrreqpendsig 19 0 9765(_arch(_uni))))
		(_sig(_int wrreqcompsig 19 0 9766(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 9768(_array -3((_dto i 7 i 0)))))
		(_cnst(_int DATA_WIDTH 21 0 9768(_arch gms(_code 44))))
		(_cnst(_int BRAM_DEPTH_MUL_512 -3 0 9769(_arch gms(_code 45))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 9770(_array -3((_dto i 1 i 0)))))
		(_cnst(_int BRAM_DEPTH_MULTIPLIER 22 0 9770(_arch gms(_code 46))))
		(_type(_int ~INTEGER~range~0~to~512~13 0 9771(_scalar (_to i 0 i 512))))
		(_cnst(_int BRAM_DEPTH 23 0 9771(_arch gms(_code 47))))
		(_prcs
			(WriteEnable(_arch 0 0 9848(_prcs(_trgt(39))(_sens(0)(40)(42)(43)(44)(1)(24))(_dssslsensitivity 1))))
			(Bar_Hit(_arch 1 0 9860(_prcs(_trgt(47))(_sens(0)(1)(26))(_dssslsensitivity 1)(_read(44)))))
			(line__9938(_arch 2 0 9938(_assignment(_alias((s_axis_cw_tready)(twtreadysig)))(_simpleassign BUF)(_trgt(25))(_sens(44)))))
			(line__9939(_arch 3 0 9939(_assignment(_trgt(48))(_sens(1)))))
			(line__9941(_arch 4 0 9941(_assignment(_alias((wrreqpend)(wrreqpendsig)))(_trgt(27))(_sens(49)))))
			(line__9942(_arch 5 0 9942(_assignment(_alias((wrreqcomp)(wrreqcompsig)))(_trgt(28))(_sens(50)))))
			(line__9944(_arch 6 0 9944(_assignment(_trgt(29))(_sens(49)(50)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.UX01(1 UX01)))
	)
	(_split (47)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . behavioral 48 -1)
)
V 000051 55 14913         1580965245318 behavioral
(_unit VHDL(axi_mm_s_masterbridge 0 10029(behavioral 0 10136))
	(_version vde)
	(_time 1580965245319 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code d383db80d8848ec685d48180978ad4d4d0d685d587d5d2)
	(_ent
		(_time 1580965245316)
	)
	(_inst comp_axi_mm_s_masterbridge_wr 0 10225(_ent . axi_mm_s_masterbridge_wr)
		(_gen
			((C_FAMILY)(_code 8))
			((C_M_AXI_ADDR_WIDTH)(_code 9))
			((C_M_AXI_DATA_WIDTH)(_code 10))
			((C_S_AXIS_DATA_WIDTH)(_code 11))
			((C_PCIEBAR_NUM)(_code 12))
			((C_PCIEBAR_AS)(_code 13))
			((C_PCIEBAR_LEN_0)(_code 14))
			((C_PCIEBAR2AXIBAR_0)(_code 15))
			((C_PCIEBAR2AXIBAR_0_SEC)(_code 16))
			((C_PCIEBAR_LEN_1)(_code 17))
			((C_PCIEBAR2AXIBAR_1)(_code 18))
			((C_PCIEBAR2AXIBAR_1_SEC)(_code 19))
			((C_PCIEBAR_LEN_2)(_code 20))
			((C_PCIEBAR2AXIBAR_2)(_code 21))
			((C_PCIEBAR2AXIBAR_2_SEC)(_code 22))
			((C_S_AXIS_USER_WIDTH)(_code 23))
		)
		(_port
			((aclk)(aclk))
			((reset)(reset))
			((m_axi_awaddr)(m_axi_awaddr))
			((m_axi_awlen)(m_axi_awlen))
			((m_axi_awsize)(m_axi_awsize))
			((m_axi_awburst)(m_axi_awburst))
			((m_axi_awprot)(m_axi_awprot))
			((m_axi_awvalid)(m_axi_awvalid))
			((m_axi_awready)(m_axi_awready))
			((m_axi_awlock)(m_axi_awlock))
			((m_axi_awcache)(m_axi_awcache))
			((m_axi_wdata)(m_axi_wdata))
			((m_axi_wstrb)(m_axi_wstrb))
			((m_axi_wlast)(m_axi_wlast))
			((m_axi_wvalid)(m_axi_wvalid))
			((m_axi_wready)(m_axi_wready))
			((m_axi_bresp)(m_axi_bresp))
			((m_axi_bvalid)(m_axi_bvalid))
			((m_axi_bready)(m_axi_bready))
			((master_int_wr)(master_int_wr))
			((blk_lnk_up)(blk_lnk_up))
			((s_axis_cw_tdata)(s_axis_cw_tdata))
			((s_axis_cw_tstrb)(s_axis_cw_tstrb))
			((s_axis_cw_tlast)(s_axis_cw_tlast))
			((s_axis_cw_tvalid)(s_axis_cw_tvalid))
			((s_axis_cw_tready)(s_axis_cw_tready))
			((s_axis_cw_tuser)(s_axis_cw_tuser))
			((wrreqpend)(wrreqpendsig))
			((wrreqcomp)(wrreqcompsig))
			((master_wr_idle)(sig_master_wr_idle))
		)
	)
	(_inst comp_axi_mm_s_masterbridge_rd 0 10286(_ent . axi_mm_s_masterbridge_rd)
		(_gen
			((C_FAMILY)(_code 24))
			((C_M_AXI_ADDR_WIDTH)(_code 25))
			((C_M_AXI_DATA_WIDTH)(_code 26))
			((C_S_AXIS_DATA_WIDTH)(_code 27))
			((C_PCIEBAR_NUM)(_code 28))
			((C_PCIEBAR_AS)(_code 29))
			((C_PCIEBAR_LEN_0)(_code 30))
			((C_PCIEBAR2AXIBAR_0)(_code 31))
			((C_PCIEBAR2AXIBAR_0_SEC)(_code 32))
			((C_PCIEBAR_LEN_1)(_code 33))
			((C_PCIEBAR2AXIBAR_1)(_code 34))
			((C_PCIEBAR2AXIBAR_1_SEC)(_code 35))
			((C_PCIEBAR_LEN_2)(_code 36))
			((C_PCIEBAR2AXIBAR_2)(_code 37))
			((C_PCIEBAR2AXIBAR_2_SEC)(_code 38))
			((C_S_AXIS_USER_WIDTH)(_code 39))
			((C_TRN_NP_FC)(_code 40))
		)
		(_port
			((aclk)(aclk))
			((reset)(reset))
			((m_axi_araddr)(m_axi_araddr))
			((m_axi_arlen)(m_axi_arlen))
			((m_axi_arsize)(m_axi_arsize))
			((m_axi_arburst)(m_axi_arburst))
			((m_axi_arprot)(m_axi_arprot))
			((m_axi_arvalid)(m_axi_arvalid))
			((m_axi_arready)(m_axi_arready))
			((m_axi_arlock)(m_axi_arlock))
			((m_axi_arcache)(m_axi_arcache))
			((m_axi_rdata)(m_axi_rdata))
			((m_axi_rresp)(m_axi_rresp))
			((m_axi_rlast)(m_axi_rlast))
			((m_axi_rvalid)(m_axi_rvalid))
			((m_axi_rready)(m_axi_rready))
			((s_axis_cr_tdata)(s_axis_cr_tdata))
			((s_axis_cr_tstrb)(s_axis_cr_tstrb))
			((s_axis_cr_tlast)(s_axis_cr_tlast))
			((s_axis_cr_tvalid)(s_axis_cr_tvalid))
			((s_axis_cr_tready)(s_axis_cr_tready))
			((s_axis_cr_tuser)(s_axis_cr_tuser))
			((m_axis_cc_tdata)(m_axis_cc_tdata))
			((m_axis_cc_tstrb)(m_axis_cc_tstrb))
			((m_axis_cc_tlast)(m_axis_cc_tlast))
			((m_axis_cc_tvalid)(m_axis_cc_tvalid))
			((m_axis_cc_tready)(m_axis_cc_tready))
			((m_axis_cc_tuser)(m_axis_cc_tuser))
			((master_int_rd)(master_int_rd))
			((blk_lnk_up)(blk_lnk_up))
			((blk_lnk_up_latch)(blk_lnk_up_latch))
			((blk_dcontrol)(blk_dcontrol))
			((blk_bus_number)(blk_bus_number))
			((blk_device_number)(blk_device_number))
			((blk_function_number)(blk_function_number))
			((rdreq)(rdreq))
			((rdreq_ordernotreq)(rdreq_ordernotreq))
			((orrdreqpipeline)(orrdreqpipeline))
			((slwrreqpend)(slwrreqpend))
			((rdtargetpipeline)(rdtargetpipeline))
			((rdndreqpipeline)(rdndreqpipeline))
			((rdreqpipeline)(rdreqpipeline))
			((np_pkt_complete)(np_pkt_complete))
			((cplpendcpl)(cplpendcpl))
			((wrpending)(wrpending))
			((wrreqpend)(wrreqpendsig))
			((slwrreqpending)(slwrreqpending))
			((compready)(compready))
			((wrreqcomp)(wrreqcompsig))
			((slv_write_idle)(slv_write_idle))
			((s_axi_awvalid)(s_axi_awvalid))
			((master_wr_idle)(sig_master_wr_idle))
		)
	)
	(_object
		(_type(_int ~STRING~12 0 10032(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 10032(_ent(_string \"virtex7"\))))
		(_gen(_int C_M_AXI_ADDR_WIDTH -2 0 10033 \32\ (_ent gms((i 32)))))
		(_gen(_int C_M_AXI_DATA_WIDTH -2 0 10034 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXIS_DATA_WIDTH -2 0 10035 \32\ (_ent gms((i 32)))))
		(_gen(_int C_PCIEBAR_NUM -2 0 10036 \3\ (_ent((i 3)))))
		(_gen(_int C_PCIEBAR_AS -2 0 10037 \1\ (_ent((i 1)))))
		(_gen(_int C_PCIEBAR_LEN_0 -2 0 10038 \16\ (_ent((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 10039(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PCIEBAR2AXIBAR_0 1 0 10039(_ent(_string \"01110000000000000000000000000000"\))))
		(_gen(_int C_PCIEBAR2AXIBAR_0_SEC -2 0 10040 \0\ (_ent((i 0)))))
		(_gen(_int C_PCIEBAR_LEN_1 -2 0 10041 \16\ (_ent((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR~121 0 10042(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PCIEBAR2AXIBAR_1 2 0 10042(_ent(_string \"10000000000000000000000000000000"\))))
		(_gen(_int C_PCIEBAR2AXIBAR_1_SEC -2 0 10043 \0\ (_ent((i 0)))))
		(_gen(_int C_PCIEBAR_LEN_2 -2 0 10044 \16\ (_ent((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR~122 0 10045(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PCIEBAR2AXIBAR_2 3 0 10045(_ent(_string \"10000000000000000000000000000000"\))))
		(_gen(_int C_PCIEBAR2AXIBAR_2_SEC -2 0 10046 \0\ (_ent((i 0)))))
		(_gen(_int C_S_AXIS_USER_WIDTH -2 0 10047 \12\ (_ent gms((i 12)))))
		(_type(_int ~STRING~123 0 10048(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_TRN_NP_FC 4 0 10048(_ent(_string \"FALSE"\))))
		(_port(_int aclk -3 0 10052(_ent(_in)(_event))))
		(_port(_int reset -3 0 10053(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~12 0 10055(_array -3((_dto c 41 i 0)))))
		(_port(_int m_axi_awaddr 5 0 10055(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10056(_array -3((_dto i 7 i 0)))))
		(_port(_int m_axi_awlen 6 0 10056(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10057(_array -3((_dto i 2 i 0)))))
		(_port(_int m_axi_awsize 7 0 10057(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10058(_array -3((_dto i 1 i 0)))))
		(_port(_int m_axi_awburst 8 0 10058(_ent(_out))))
		(_port(_int m_axi_awprot 7 0 10059(_ent(_out))))
		(_port(_int m_axi_awvalid -3 0 10060(_ent(_out))))
		(_port(_int m_axi_awready -3 0 10061(_ent(_in))))
		(_port(_int m_axi_awlock -3 0 10062(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10063(_array -3((_dto i 3 i 0)))))
		(_port(_int m_axi_awcache 9 0 10063(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH-1~downto~0}~12 0 10065(_array -3((_dto c 42 i 0)))))
		(_port(_int m_axi_wdata 10 0 10065(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH/8-1~downto~0}~12 0 10066(_array -3((_dto c 43 i 0)))))
		(_port(_int m_axi_wstrb 11 0 10066(_ent(_out))))
		(_port(_int m_axi_wlast -3 0 10067(_ent(_out))))
		(_port(_int m_axi_wvalid -3 0 10068(_ent(_out))))
		(_port(_int m_axi_wready -3 0 10069(_ent(_in))))
		(_port(_int m_axi_bresp 8 0 10071(_ent(_in))))
		(_port(_int m_axi_bvalid -3 0 10072(_ent(_in))))
		(_port(_int m_axi_bready -3 0 10073(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH-1~downto~0}~12 0 10075(_array -3((_dto c 44 i 0)))))
		(_port(_int s_axis_cw_tdata 12 0 10075(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH/8-1~downto~0}~12 0 10076(_array -3((_dto c 45 i 0)))))
		(_port(_int s_axis_cw_tstrb 13 0 10076(_ent(_in))))
		(_port(_int s_axis_cw_tlast -3 0 10077(_ent(_in))))
		(_port(_int s_axis_cw_tvalid -3 0 10078(_ent(_in))))
		(_port(_int s_axis_cw_tready -3 0 10079(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_USER_WIDTH-1~downto~0}~12 0 10080(_array -3((_dto c 46 i 0)))))
		(_port(_int s_axis_cw_tuser 14 0 10080(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~125 0 10082(_array -3((_dto c 47 i 0)))))
		(_port(_int m_axi_araddr 15 0 10082(_ent(_out))))
		(_port(_int m_axi_arlen 6 0 10083(_ent(_out))))
		(_port(_int m_axi_arsize 7 0 10084(_ent(_out))))
		(_port(_int m_axi_arburst 8 0 10085(_ent(_out))))
		(_port(_int m_axi_arprot 7 0 10086(_ent(_out))))
		(_port(_int m_axi_arvalid -3 0 10087(_ent(_out))))
		(_port(_int m_axi_arready -3 0 10088(_ent(_in))))
		(_port(_int m_axi_arlock -3 0 10089(_ent(_out))))
		(_port(_int m_axi_arcache 9 0 10090(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH-1~downto~0}~127 0 10092(_array -3((_dto c 48 i 0)))))
		(_port(_int m_axi_rdata 16 0 10092(_ent(_in))))
		(_port(_int m_axi_rresp 8 0 10093(_ent(_in))))
		(_port(_int m_axi_rlast -3 0 10094(_ent(_in))))
		(_port(_int m_axi_rvalid -3 0 10095(_ent(_in))))
		(_port(_int m_axi_rready -3 0 10096(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH-1~downto~0}~129 0 10098(_array -3((_dto c 49 i 0)))))
		(_port(_int s_axis_cr_tdata 17 0 10098(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH/8-1~downto~0}~1211 0 10099(_array -3((_dto c 50 i 0)))))
		(_port(_int s_axis_cr_tstrb 18 0 10099(_ent(_in))))
		(_port(_int s_axis_cr_tlast -3 0 10100(_ent(_in))))
		(_port(_int s_axis_cr_tvalid -3 0 10101(_ent(_in))))
		(_port(_int s_axis_cr_tready -3 0 10102(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_USER_WIDTH-1~downto~0}~1213 0 10103(_array -3((_dto c 51 i 0)))))
		(_port(_int s_axis_cr_tuser 19 0 10103(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH-1~downto~0}~1215 0 10105(_array -3((_dto c 52 i 0)))))
		(_port(_int m_axis_cc_tdata 20 0 10105(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH/8-1~downto~0}~1217 0 10106(_array -3((_dto c 53 i 0)))))
		(_port(_int m_axis_cc_tstrb 21 0 10106(_ent(_out))))
		(_port(_int m_axis_cc_tlast -3 0 10107(_ent(_out))))
		(_port(_int m_axis_cc_tvalid -3 0 10108(_ent(_out))))
		(_port(_int m_axis_cc_tready -3 0 10109(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_USER_WIDTH-1~downto~0}~1219 0 10110(_array -3((_dto c 54 i 0)))))
		(_port(_int m_axis_cc_tuser 22 0 10110(_ent(_out))))
		(_port(_int blk_lnk_up -3 0 10112(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10113(_array -3((_dto i 15 i 0)))))
		(_port(_int blk_dcontrol 23 0 10113(_ent(_in))))
		(_port(_int blk_bus_number 6 0 10114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10115(_array -3((_dto i 4 i 0)))))
		(_port(_int blk_device_number 24 0 10115(_ent(_in))))
		(_port(_int blk_function_number 7 0 10116(_ent(_in))))
		(_port(_int MDE_int -3 0 10118(_ent(_out))))
		(_port(_int MSE_int -3 0 10119(_ent(_out))))
		(_port(_int MEP_int -3 0 10120(_ent(_out))))
		(_port(_int slwrreqpend 8 0 10122(_ent(_in))))
		(_port(_int slwrreqcomp 8 0 10123(_ent(_in))))
		(_port(_int wrreqpend 7 0 10124(_ent(_out))))
		(_port(_int wrreqcomp 7 0 10125(_ent(_out))))
		(_port(_int slv_write_idle -3 0 10126(_ent(_in))))
		(_port(_int s_axi_awvalid -3 0 10127(_ent(_in))))
		(_port(_int master_wr_idle -3 0 10128(_ent(_out))))
		(_port(_int rdndreqpipeline 7 0 10130(_ent(_out))))
		(_port(_int rdreqpipeline 7 0 10131(_ent(_out))))
		(_port(_int np_pkt_complete 8 0 10132(_ent(_out))))
		(_sig(_int rdreq -3 0 10140(_arch(_uni))))
		(_sig(_int rdreq_ordernotreq -3 0 10140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10141(_array -3((_dto i 2 i 0)))))
		(_sig(_int rdtargetpipeline 25 0 10141(_arch(_uni))))
		(_sig(_int slwrreqpending -4 0 10142(_arch(_uni))))
		(_sig(_int compready 25 0 10143(_arch(_uni))))
		(_sig(_int wrreqpendsig 25 0 10144(_arch(_uni))))
		(_sig(_int wrreqcompsig 25 0 10144(_arch(_uni))))
		(_sig(_int orrdreqpipeline 25 0 10145(_arch(_uni))))
		(_sig(_int orcplpipeline 25 0 10145(_arch(_uni))))
		(_sig(_int cplpendcpl -5 0 10146(_arch(_uni))))
		(_sig(_int wrpending -6 0 10147(_arch(_uni))))
		(_sig(_int sig_master_wr_idle -3 0 10148(_arch(_uni))))
		(_sig(_int master_int_wr 25 0 10149(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 10150(_array -3((_dto i 1 i 0)))))
		(_sig(_int master_int_rd 26 0 10150(_arch(_uni))))
		(_sig(_int blk_lnk_up_latch -3 0 10151(_arch(_uni))))
		(_type(_int rdorder_states 0 10152(_enum1 wridle ordercheckreq (_to i 0 i 1))))
		(_sig(_int rdorder 27 0 10155(_arch(_uni))))
		(_prcs
			(rd_ordering(_arch 0 0 10159(_prcs(_trgt(69)(76)(84))(_sens(0)(70)(71)(75)(76)(79)(80)(83)(84)(1))(_dssslsensitivity 1)(_mon))))
			(cpl_ordering(_arch 1 0 10204(_prcs(_trgt(77)(78))(_sens(0)(72)(73)(77)(83)(60)(1))(_dssslsensitivity 1)(_mon))))
			(line__10370(_arch 2 0 10370(_assignment(_alias((wrreqpend)(wrreqpendsig)))(_trgt(61))(_sens(74)))))
			(line__10371(_arch 3 0 10371(_assignment(_alias((wrreqcomp)(wrreqcompsig)))(_trgt(62))(_sens(75)))))
			(line__10372(_arch 4 0 10372(_assignment(_alias((master_wr_idle)(sig_master_wr_idle)))(_simpleassign BUF)(_trgt(65))(_sens(80)))))
			(line__10374(_arch 5 0 10374(_assignment(_trgt(56))(_sens(81(0))(82(0))))))
			(line__10375(_arch 6 0 10375(_assignment(_trgt(57))(_sens(81(1))(82(1))))))
			(line__10376(_arch 7 0 10376(_assignment(_alias((MEP_int)(master_int_wr(2))))(_simpleassign BUF)(_trgt(58))(_sens(81(2))))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.slwrreqpending_array(2 slwrreqpending_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.cplpendcpl_array(2 cplpendcpl_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.wrpend_array(2 wrpend_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_part (82(0))(81(0))(82(1))(81(1))(81(2))
	)
	(_split (78)
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_pcie_mm_s_pkg))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(131586)
		(131586)
		(33686018)
		(33686018)
	)
	(_model . behavioral 55 -1)
)
V 000050 55 12071         1580965245330 structure
(_unit VHDL(register_block 0 10455(structure 0 10500))
	(_version vde)
	(_time 1580965245331 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code d382d881d58480c5dad5d8d4c78987d4d1d685d5d1d580)
	(_ent
		(_time 1580965245327)
	)
	(_object
		(_type(_int ~STRING~12 0 10458(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 10458(_ent(_string \"virtex7"\))))
		(_gen(_int C_S_AXI_DATA_WIDTH -2 0 10459 \32\ (_ent((i 32)))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -2 0 10460 \32\ (_ent gms((i 32)))))
		(_gen(_int C_AXIBAR_NUM -2 0 10461 \6\ (_ent gms((i 6)))))
		(_gen(_int C_INCLUDE_BAROFFSET_REG -2 0 10462 \1\ (_ent gms((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 10463(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR2PCIEBAR_0 1 0 10463(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~121 0 10464(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR2PCIEBAR_1 2 0 10464(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~122 0 10465(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR2PCIEBAR_2 3 0 10465(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~123 0 10466(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR2PCIEBAR_3 4 0 10466(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~124 0 10467(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR2PCIEBAR_4 5 0 10467(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~125 0 10468(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR2PCIEBAR_5 6 0 10468(_ent(_string \"00000000000000000000000000000000"\))))
		(_gen(_int C_AXIBAR_AS_0 -2 0 10469 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_1 -2 0 10470 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_2 -2 0 10471 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_3 -2 0 10472 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_4 -2 0 10473 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_5 -2 0 10474 \0\ (_ent((i 0)))))
		(_port(_int s_axi_aclk -3 0 10478(_ent(_in)(_event))))
		(_port(_int reset -3 0 10479(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10482(_array -3((_dto i 31 i 0)))))
		(_port(_int IP2Bus_Data 7 0 10482(_ent(_out))))
		(_port(_int IP2Bus_WrAck -3 0 10483(_ent(_out))))
		(_port(_int IP2Bus_RdAck -3 0 10484(_ent(_out))))
		(_port(_int IP2Bus_Error -3 0 10485(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 10486(_array -3((_dto c 10 i 0)))))
		(_port(_int Bus2IP_Addr 8 0 10486(_ent(_in))))
		(_port(_int Bus2IP_Data 7 0 10487(_ent(_in))))
		(_port(_int Bus2IP_RNW -3 0 10488(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32/8-1~downto~0}~12 0 10489(_array -3((_dto i 3 i 0)))))
		(_port(_int Bus2IP_BE 9 0 10489(_ent(_in))))
		(_port(_int Bus2IP_CS -3 0 10490(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 10491(_array -3((_dto i 63 i 0)))))
		(_port(_int axibar2pciebar0 10 0 10491(_ent(_out))))
		(_port(_int axibar2pciebar1 10 0 10492(_ent(_out))))
		(_port(_int axibar2pciebar2 10 0 10493(_ent(_out))))
		(_port(_int axibar2pciebar3 10 0 10494(_ent(_out))))
		(_port(_int axibar2pciebar4 10 0 10495(_ent(_out))))
		(_port(_int axibar2pciebar5 10 0 10496(_ent(_out))))
		(_cnst(_int C_VSEC2_CAP -2 0 10504(_arch((i 0)))))
		(_cnst(_int C_VSEC2_HDR -2 0 10505(_arch((i 1)))))
		(_cnst(_int C_AXIBAR2PCIEBAR_0A -2 0 10506(_arch((i 2)))))
		(_cnst(_int C_AXIBAR2PCIEBAR_0B -2 0 10507(_arch((i 3)))))
		(_cnst(_int C_AXIBAR2PCIEBAR_1A -2 0 10508(_arch((i 4)))))
		(_cnst(_int C_AXIBAR2PCIEBAR_1B -2 0 10509(_arch((i 5)))))
		(_cnst(_int C_AXIBAR2PCIEBAR_2A -2 0 10510(_arch((i 6)))))
		(_cnst(_int C_AXIBAR2PCIEBAR_2B -2 0 10511(_arch((i 7)))))
		(_cnst(_int C_AXIBAR2PCIEBAR_3A -2 0 10512(_arch((i 8)))))
		(_cnst(_int C_AXIBAR2PCIEBAR_3B -2 0 10513(_arch((i 9)))))
		(_cnst(_int C_AXIBAR2PCIEBAR_4A -2 0 10514(_arch((i 10)))))
		(_cnst(_int C_AXIBAR2PCIEBAR_4B -2 0 10515(_arch((i 11)))))
		(_cnst(_int C_AXIBAR2PCIEBAR_5A -2 0 10516(_arch((i 12)))))
		(_cnst(_int C_AXIBAR2PCIEBAR_5B -2 0 10517(_arch((i 13)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~13 0 10519(_array -3((_to i 0 i 63)))))
		(_type(_int axi_bar_array 0 10519(_array 11((_to i 0 i 11)))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 10520(_scalar (_to i 0 i 1))))
		(_type(_int integer_array 0 10520(_array 13((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10521(_array -3((_dto i 31 i 0)))))
		(_type(_int register_bar_array 0 10521(_array 15((_to i 0 i 11)))))
		(_cnst(_int C_AXIBAR_AS_ARRAY 14 0 10523(_arch gms(_code 11))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~133 0 10530(_array -3((_to i 0 i 63)))))
		(_cnst(_int C_AXIBAR0_UPPER 17 0 10530(_arch gms(_code 12))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~135 0 10531(_array -3((_to i 0 i 63)))))
		(_cnst(_int C_AXIBAR0_LOWER 18 0 10531(_arch gms(_code 13))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~137 0 10532(_array -3((_to i 0 i 63)))))
		(_cnst(_int C_AXIBAR1_UPPER 19 0 10532(_arch gms(_code 14))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~139 0 10533(_array -3((_to i 0 i 63)))))
		(_cnst(_int C_AXIBAR1_LOWER 20 0 10533(_arch gms(_code 15))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~1311 0 10534(_array -3((_to i 0 i 63)))))
		(_cnst(_int C_AXIBAR2_UPPER 21 0 10534(_arch gms(_code 16))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~1313 0 10535(_array -3((_to i 0 i 63)))))
		(_cnst(_int C_AXIBAR2_LOWER 22 0 10535(_arch gms(_code 17))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~1315 0 10536(_array -3((_to i 0 i 63)))))
		(_cnst(_int C_AXIBAR3_UPPER 23 0 10536(_arch gms(_code 18))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~1317 0 10537(_array -3((_to i 0 i 63)))))
		(_cnst(_int C_AXIBAR3_LOWER 24 0 10537(_arch gms(_code 19))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~1319 0 10538(_array -3((_to i 0 i 63)))))
		(_cnst(_int C_AXIBAR4_UPPER 25 0 10538(_arch gms(_code 20))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~1321 0 10539(_array -3((_to i 0 i 63)))))
		(_cnst(_int C_AXIBAR4_LOWER 26 0 10539(_arch gms(_code 21))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~1323 0 10540(_array -3((_to i 0 i 63)))))
		(_cnst(_int C_AXIBAR5_UPPER 27 0 10540(_arch gms(_code 22))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~1325 0 10541(_array -3((_to i 0 i 63)))))
		(_cnst(_int C_AXIBAR5_LOWER 28 0 10541(_arch gms(_code 23))))
		(_cnst(_int C_AXIBAR2PCIEBAR_ARRAY 12 0 10542(_arch gms(_code 24))))
		(_type(_int register_states 0 10556(_enum1 idle reg_access wait_cs (_to i 0 i 2))))
		(_sig(_int register_state 29 0 10557(_arch(_uni))))
		(_sig(_int sig_axibar2pciebar_array 12 0 10559(_arch(_uni))))
		(_sig(_int sig_axibar2pciebar_reset 12 0 10560(_arch(_uni))))
		(_sig(_int sig_register_bar_array 16 0 10561(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1337 0 10562(_array -3((_dto i 31 i 0)))))
		(_cnst(_int VSEC2_CAP 30 0 10562(_arch(_string \"00000000000000010000000000001011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1339 0 10563(_array -3((_dto i 31 i 0)))))
		(_cnst(_int VSEC2_HDR 31 0 10563(_arch(_string \"00000011100000000000000000000010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 10565(_array -3((_dto c 25 i 0)))))
		(_sig(_int sig_bus2ip_addr 32 0 10565(_arch(_uni))))
		(_sig(_int sig_bus2ip_rnw -3 0 10566(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2**4-1~downto~0}~13 0 10567(_array -3((_dto i 15 i 0)))))
		(_sig(_int sig_bus2ip_ce 33 0 10567(_arch(_uni))))
		(_sig(_int sig_bus2ip_ce_reg 33 0 10568(_arch(_uni))))
		(_sig(_int sig_oob -3 0 10569(_arch(_uni))))
		(_prcs
			(line__10573(_arch 0 0 10573(_assignment(_alias((IP2Bus_Error)(_string \"0"\)))(_trgt(5)))))
			(line__10575(_arch 1 0 10575(_prcs(_simple)(_trgt(23))(_sens(6))(_mon))))
			(line__10582(_arch 2 0 10582(_prcs(_trgt(2)(3)(4)(17)(20(_index 26))(20(_index 27))(20(_index 28))(20(_index 29))(20(_index 30))(20(_index 31))(20(_index 32))(20(_index 33))(20(_index 34))(20(_index 35))(20(_index 36))(20(_index 37))(20(1))(20(0))(20(_index 38))(20(_index 39))(20(_index 40))(20(_index 41))(20(_index 42))(20(_index 43))(20(_index 44))(20(_index 45))(20(_index 46))(20(_index 47))(20(_index 48))(20(_index 49))(20)(21)(22)(24)(25))(_sens(0)(1)(7(d_31_0))(8)(10)(17)(19(5_t_32_63))(19(5_t_0_31))(19(4_t_32_63))(19(4_t_0_31))(19(3_t_32_63))(19(3_t_0_31))(19(2_t_32_63))(19(2_t_0_31))(19(1_t_32_63))(19(1_t_0_31))(19(0_t_32_63))(19(0_t_0_31))(20(_index 50))(20(_index 51))(20(_index 52))(20(_index 53))(20(_index 54))(20(_index 55))(20(_index 56))(20(_index 57))(20(_index 58))(20(_index 59))(20(_index 60))(20(_index 61))(20(1))(20(0))(23)(24())(24())(24())(24())(24())(24())(24())(24())(24())(24())(24())(24())(24())(24())(25))(_dssslsensitivity 1)(_read(20(_index 62))(20(_index 63))(20(_index 64))(20(_index 65))(20(_index 66))(20(_index 67))(20(_index 68))(20(_index 69))(20(_index 70))(20(_index 71))(20(_index 72))(20(_index 73))(24())(24())(24())(24())(24())(24())(24())(24())(24())(24())(24())(24())(24())(24())))))
			(line__10792(_arch 3 0 10792(_prcs(_simple)(_trgt(18)(19))(_sens(20))(_read(18)(19)))))
			(line__10816(_arch 4 0 10816(_assignment(_trgt(11))(_sens(18(0))))))
			(line__10818(_arch 5 0 10818(_assignment(_trgt(12))(_sens(18(1))))))
			(line__10820(_arch 6 0 10820(_assignment(_trgt(13))(_sens(18(2))))))
			(line__10822(_arch 7 0 10822(_assignment(_trgt(14))(_sens(18(3))))))
			(line__10824(_arch 8 0 10824(_assignment(_trgt(15))(_sens(18(4))))))
			(line__10826(_arch 9 0 10826(_assignment(_trgt(16))(_sens(18(5))))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_split (23)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . structure 74 -1)
)
V 000050 55 25777         1580965245359 structure
(_unit VHDL(slave_read_cpl_tlp 0 10912(structure 0 10969))
	(_version vde)
	(_time 1580965245360 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code f2a3f8a2a3a5a7e5f4f2f1a5b4a9a1f4f7f4f3f4f6f7a4)
	(_ent
		(_time 1580965245340)
	)
	(_generate gen_tag_cpl_status_clr_num_rd 0 11162(_for 62 )
		(_generate gen_tag_cpl_status_clr_str_size_0to32 0 11164(_for 63 )
			(_object
				(_cnst(_int k 63 0 11164(_arch)))
				(_prcs
					(line__11165(_arch 9 0 11165(_assignment(_trgt(15(_object 11(_object 12))))(_sens(89(_object 11(_object 12))))(_read(89(_object 11(_object 12)))))))
				)
			)
		)
		(_generate gen_str_data_size_2_1 0 11167(_if 44)
			(_generate gen_tag_cpl_status_clr_str_size_msbs0 0 11169(_for 64 )
				(_object
					(_cnst(_int k 64 0 11169(_arch)))
					(_prcs
						(line__11170(_arch 10 0 11170(_assignment(_trgt(15(_object 11(_object 13)))))))
					)
				)
			)
			(_object
				(_type(_int ~INTEGER~range~STR_DATA_SIZE*8~to~31~13 0 11169(_scalar (_to c 45 i 31))))
			)
		)
		(_object
			(_cnst(_int j 62 0 11162(_arch)))
			(_type(_int ~INTEGER~range~0~to~STR_DATA_SIZE*8-1~1326 0 11164(_scalar (_to i 0 c 46))))
		)
	)
	(_generate clr_in_g2config 0 11175(_if 47)
		(_generate for_j_upperarray 0 11176(_for 65 )
			(_generate for_k_allbits_in_upperarray 0 11177(_for 66 )
				(_object
					(_cnst(_int k 66 0 11177(_arch)))
					(_prcs
						(line__11178(_arch 11 0 11178(_assignment(_trgt(15(_object 14(_object 15)))))))
					)
				)
			)
			(_object
				(_cnst(_int j 65 0 11176(_arch)))
				(_type(_int ~INTEGER~range~0~to~31~1327 0 11177(_scalar (_to i 0 i 31))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~4~to~7~13 0 11176(_scalar (_to i 4 i 7))))
		)
	)
	(_inst comp_length_active_bram 0 12478(_ent lib_bmg_v1_0_13 blk_mem_gen_wrapper)
		(_gen
			((c_family)(_code 48))
			((c_write_width_a)(_code 49))
			((c_read_width_a)(_code 50))
			((c_write_depth_a)(_code 51))
			((c_read_depth_a)(_code 52))
			((c_addra_width)(_code 53))
			((c_write_width_b)(_code 54))
			((c_read_width_b)(_code 55))
			((c_write_depth_b)(_code 56))
			((c_read_depth_b)(_code 57))
			((c_addrb_width)(_code 58))
		)
		(_port
			((clka)(aclk))
			((dina)(length_sent))
			((addra)(length_active_wr_addr))
			((ena)(length_active_we(0)))
			((wea)(length_active_we))
			((clkb)(aclk))
			((dinb)(_code 59))
			((addrb)(length_active_rd_addr))
			((enb)(length_active_rd_en))
			((web)(_code 60))
			((doutb)(length_active))
		)
	)
	(_inst comp_cpl_addr_count_bram 0 12510(_ent lib_bmg_v1_0_13 blk_mem_gen_wrapper)
		(_gen
			((c_family)(_code 61))
			((c_write_width_a)(_code 62))
			((c_read_width_a)(_code 63))
			((c_write_depth_a)(_code 64))
			((c_read_depth_a)(_code 65))
			((c_addra_width)(_code 66))
			((c_write_width_b)(_code 67))
			((c_read_width_b)(_code 68))
			((c_write_depth_b)(_code 69))
			((c_read_depth_b)(_code 70))
			((c_addrb_width)(_code 71))
		)
		(_port
			((clka)(aclk))
			((dina)(cpl_addr_count_save))
			((addra)(length_active_rd_addr_d))
			((ena)(_code 72))
			((wea)(cpl_addr_count_we))
			((clkb)(aclk))
			((dinb)(_code 73))
			((addrb)(length_active_rd_addr))
			((enb)(cpl_addr_count_rd_en_ord))
			((web)(_code 74))
			((doutb)(cpl_addr_count_read))
		)
	)
	(_object
		(_type(_int ~STRING~12 0 10915(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 10915(_ent(_string \"virtex7"\))))
		(_gen(_int C_AXIREAD_NUM -2 0 10916 \8\ (_ent gms((i 8)))))
		(_gen(_int C_RD_BUFFER_ADDR_SIZE -2 0 10917 \10\ (_ent gms((i 10)))))
		(_gen(_int C_M_AXIS_DATA_WIDTH -2 0 10918 \32\ (_ent gms((i 32)))))
		(_port(_int aclk -3 0 10922(_ent(_in)(_event))))
		(_port(_int reset -3 0 10923(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10926(_array -3((_dto i 2 i 0)))))
		(_port(_int maxreadreqsize 1 0 10926(_ent(_in))))
		(_port(_int m_axis_rr_tlast -3 0 10927(_ent(_in))))
		(_port(_int m_axis_rr_tready -3 0 10928(_ent(_in))))
		(_port(_int read_req_sent -3 0 10929(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10930(_array -3((_dto i 7 i 0)))))
		(_port(_int tag_sent 2 0 10930(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10931(_array -3((_dto i 9 i 0)))))
		(_port(_int length_sent 3 0 10931(_ent(_in))))
		(_port(_int rreq_active -3 0 10932(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~12 0 10933(_scalar (_to i 0 c 75))))
		(_port(_int req_active_ptr 4 0 10933(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH-1~downto~0}~12 0 10934(_array -3((_dto c 76 i 0)))))
		(_port(_int data_stream_out 5 0 10934(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH/8-1~downto~0}~12 0 10935(_array -3((_dto c 77 i 0)))))
		(_port(_int read_data_bram_we 6 0 10935(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_RD_BUFFER_ADDR_SIZE-1~downto~0}~12 0 10936(_array -3((_dto c 78 i 0)))))
		(_port(_int cpl_buffer_addr 7 0 10936(_ent(_out))))
		(_port(_int cpl_data_str_done -3 0 10937(_ent(_out))))
		(_port(_int tag_in_cpl 2 0 10938(_ent(_out))))
		(_port(_int tag_cpl_status_clr -4 0 10939(_ent(_out))))
		(_port(_int req_cpl_pending -3 0 10940(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~121 0 10941(_scalar (_to i 0 c 79))))
		(_port(_int cpl_index 8 0 10941(_ent(_in))))
		(_port(_int rdata_str_done -3 0 10942(_ent(_in))))
		(_port(_int rdata_str_start -3 0 10943(_ent(_in))))
		(_port(_int first_word_offset -5 0 10944(_ent(_in))))
		(_port(_int unsupported_req -3 0 10945(_ent(_out))))
		(_port(_int completer_abort -3 0 10946(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIREAD_NUM-1~downto~0}~12 0 10947(_array -3((_dto c 80 i 0)))))
		(_port(_int poisoned_req 9 0 10947(_ent(_out))))
		(_port(_int unexpected_cpl -3 0 10948(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIREAD_NUM-1~downto~0}~123 0 10949(_array -3((_dto c 81 i 0)))))
		(_port(_int cpl_timer_timeout_strb 10 0 10949(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~124 0 10950(_scalar (_to i 0 c 82))))
		(_port(_int rd_req_index_err 11 0 10950(_ent(_out))))
		(_port(_int blk_lnk_up -3 0 10951(_ent(_in))))
		(_port(_int header_ep -3 0 10952(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10953(_array -3((_dto i 15 i 0)))))
		(_port(_int reqID 12 0 10953(_ent(_in))))
		(_port(_int illegal_burst_trns -3 0 10954(_ent(_in))))
		(_port(_int bar_error_trns -3 0 10955(_ent(_in))))
		(_port(_int total_length_out -2 0 10956(_ent(_out))))
		(_port(_int tag_pending_for_cpl -3 0 10957(_ent(_out))))
		(_port(_int tag_len_active_valid_o -3 0 10958(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH-1~downto~0}~126 0 10961(_array -3((_dto c 83 i 0)))))
		(_port(_int s_axis_rc_tdata 13 0 10961(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH/8-1~downto~0}~128 0 10962(_array -3((_dto c 84 i 0)))))
		(_port(_int s_axis_rc_tstrb 14 0 10962(_ent(_in))))
		(_port(_int s_axis_rc_tlast -3 0 10963(_ent(_in))))
		(_port(_int s_axis_rc_tvalid -3 0 10964(_ent(_in))))
		(_port(_int s_axis_rc_tready -3 0 10965(_ent(_out))))
		(_cnst(_int STR_DATA_SIZE -2 0 10993(_arch gms(_code 85))))
		(_cnst(_int NUM_STROBES -2 0 10994(_arch gms(_code 86))))
		(_cnst(_int LENGTH_ACTIVE_BRAM_DEPTH -2 0 10995(_arch gms(_code 87))))
		(_cnst(_int LENGTH_ACTIVE_BRAM_SIZE -2 0 10996(_arch gms(_code 88))))
		(_cnst(_int CPL_ADDR_COUNT_WIDTH -2 0 10997(_arch gms(_code 89))))
		(_type(_int rd_cpl_tlpctlSM_STATES 0 11003(_enum1 idle header_1 header_2 header_3 find_tag_start find_tag_wait check_status error get_error_tlp load_addr_count_1 load_addr_count_2 first_data data_str done_check (_to i 0 i 13))))
		(_sig(_int rd_cpl_tlpctlSM_cs 15 0 11017(_arch(_uni))))
		(_sig(_int rd_cpl_tlpctlSM_ns 15 0 11018(_arch(_uni))))
		(_type(_int rdreq_cpl_correlateSM_STATES 0 11020(_enum1 idle req_active strobe (_to i 0 i 2))))
		(_sig(_int rdreq_cpl_correlateSM_cs 16 0 11023(_arch(_uni))))
		(_sig(_int rdreq_cpl_correlateSM_ns 16 0 11024(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11028(_array -3((_dto i 1 i 0)))))
		(_sig(_int fmt 17 0 11028(_arch(_uni))))
		(_sig(_int ep -3 0 11029(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 11030(_array -3((_dto i 9 i 0)))))
		(_sig(_int length 18 0 11030(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 11031(_array -3((_dto i 15 i 0)))))
		(_sig(_int completer_id 19 0 11031(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 11032(_array -3((_dto i 2 i 0)))))
		(_sig(_int cs 20 0 11032(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 11033(_array -3((_dto i 11 i 0)))))
		(_sig(_int byte_count 21 0 11033(_arch(_uni))))
		(_sig(_int requester_id 19 0 11034(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 11035(_array -3((_dto i 7 i 0)))))
		(_sig(_int tag 22 0 11035(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 11036(_array -3((_dto i 6 i 0)))))
		(_sig(_int lower_addr 23 0 11036(_arch(_uni))))
		(_sig(_int tready_int -3 0 11037(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11038(_array -3((_dto i 31 i 0)))))
		(_sig(_int header_dw0 24 0 11038(_arch(_uni))))
		(_sig(_int header_dw0_nxt 24 0 11039(_arch(_uni))))
		(_sig(_int header_dw1 24 0 11040(_arch(_uni))))
		(_sig(_int header_dw1_nxt 24 0 11041(_arch(_uni))))
		(_sig(_int header_dw2 24 0 11042(_arch(_uni))))
		(_sig(_int header_dw2_nxt 24 0 11043(_arch(_uni))))
		(_sig(_int first_payload_dw 24 0 11044(_arch(_uni))))
		(_sig(_int first_payload_dw_nxt 24 0 11045(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH-1~downto~0}~13 0 11046(_array -3((_dto c 90 i 0)))))
		(_sig(_int tdata_reg 25 0 11046(_arch(_uni))))
		(_sig(_int tdata_reg_d 25 0 11047(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH/8-1~downto~0}~13 0 11048(_array -3((_dto c 91 i 0)))))
		(_sig(_int tstrb_reg 26 0 11048(_arch(_uni))))
		(_sig(_int data_str_valid -3 0 11049(_arch(_uni))))
		(_sig(_int last_data_received -3 0 11050(_arch(_uni))))
		(_sig(_int new_data_received -3 0 11051(_arch(_uni))))
		(_sig(_int cpl_data_str_done_int -3 0 11052(_arch(_uni))))
		(_sig(_int cpl_data_str_done_err -3 0 11053(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~256*STR_DATA_SIZE~13 0 11056(_scalar (_to i 0 c 92))))
		(_sig(_int cpl_addr_count 27 0 11056(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~256*STR_DATA_SIZE~131 0 11057(_scalar (_to i 0 c 93))))
		(_sig(_int cpl_addr_count_1 28 0 11057(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~256*STR_DATA_SIZE~132 0 11058(_scalar (_to i 0 c 94))))
		(_sig(_int cpl_addr_count_nxt 29 0 11058(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~256*STR_DATA_SIZE~133 0 11059(_scalar (_to i 0 c 95))))
		(_sig(_int cpl_addr_count_limit 30 0 11059(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 11060(_scalar (_to i 0 i 8))))
		(_sig(_int cpl_addr_count_size 31 0 11060(_arch(_uni))))
		(_sig(_int cpl_addr_count_en -3 0 11062(_arch(_uni))))
		(_sig(_int cpl_addr_count_done -3 0 11063(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_STROBES/4-1~downto~0}~13 0 11065(_array -3((_dto c 96 i 0)))))
		(_sig(_int cpl_addr_mask 32 0 11065(_arch(_uni))))
		(_sig(_int cpl_addr_mask_nxt 32 0 11066(_arch(_uni))))
		(_sig(_int ic_data_str_mask 32 0 11068(_arch(_uni))))
		(_sig(_int ic_data_str_mask_nxt 32 0 11069(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~13 0 11071(_scalar (_to i 0 i 31))))
		(_sig(_int tag_index 33 0 11071(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~134 0 11072(_scalar (_to i 0 i 31))))
		(_sig(_int tag_index_nxt 34 0 11072(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~135 0 11073(_scalar (_to i 0 i 31))))
		(_sig(_int tag_index_to 35 0 11073(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~136 0 11074(_scalar (_to i 0 i 31))))
		(_sig(_int tag_index_sel 36 0 11074(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~13 0 11075(_scalar (_to i 0 c 97))))
		(_sig(_int rd_req_index 37 0 11075(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~137 0 11076(_scalar (_to i 0 c 98))))
		(_sig(_int rd_req_index_nxt 38 0 11076(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~138 0 11077(_scalar (_to i 0 c 99))))
		(_sig(_int rd_req_index_of_to 39 0 11077(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~139 0 11078(_scalar (_to i 0 c 100))))
		(_sig(_int rd_req_index_sel 40 0 11078(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~8*STR_DATA_SIZE-1}~13 0 11080(_array -3((_to i 0 c 101)))))
		(_type(_int tag_cpl_status_array 0 11080(_array 41((_to i 0 c 102)))))
		(_sig(_int tag_cpl_status_int -4 0 11081(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~8*STR_DATA_SIZE-1}~1312 0 11082(_array -3((_to i 0 c 103)))))
		(_sig(_int tag_cpl_status_at_to 43 0 11082(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_STROBES-1~downto~0}~13 0 11083(_array -3((_dto c 104 i 0)))))
		(_sig(_int write_strobes 44 0 11083(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~4~13 0 11084(_scalar (_to i 0 i 4))))
		(_sig(_int cpl_addr_count_inc 45 0 11084(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 11085(_scalar (_to i 0 i 6))))
		(_sig(_int extra_write 46 0 11085(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~1313 0 11086(_scalar (_to i 0 i 6))))
		(_sig(_int extra_write_nxt 47 0 11086(_arch(_uni))))
		(_sig(_int data_stream_int 25 0 11087(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_RD_BUFFER_ADDR_SIZE-1~downto~0}~13 0 11089(_array -3((_dto c 105 i 0)))))
		(_sig(_int cpl_buffer_addr_int 48 0 11089(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 11091(_scalar (_to i 0 i 5))))
		(_sig(_int maxreadreqsize_adj 49 0 11091(_arch(_uni))))
		(_sig(_int tag_match -3 0 11092(_arch(_uni))))
		(_sig(_int tag_match_nxt -3 0 11093(_arch(_uni))))
		(_sig(_int unsupported_req_int -3 0 11094(_arch(_uni))))
		(_sig(_int completer_abort_int -3 0 11095(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIREAD_NUM-1~downto~0}~13 0 11096(_array -3((_dto c 106 i 0)))))
		(_sig(_int poisoned_req_nxt 50 0 11096(_arch(_uni))))
		(_sig(_int poisoned_req_int 50 0 11097(_arch(_uni))))
		(_sig(_int reqID_match -3 0 11098(_arch(_uni))))
		(_sig(_int tag_map_done -3 0 11099(_arch(_uni))))
		(_sig(_int tag_map_start -3 0 11100(_arch(_uni))))
		(_sig(_int tag_len_active_valid -3 0 11101(_arch(_uni))))
		(_sig(_int rr_tready_tvalid_d -3 0 11102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1316 0 11103(_array -3((_dto i 9 i 0)))))
		(_type(_int tag_array 0 11103(_array 51((_to i 0 c 107)(_to i 0 c 108)))))
		(_type(_int ~INTEGER~range~0~to~STR_DATA_SIZE*8~13 0 11104(_scalar (_to i 0 c 109))))
		(_type(_int tag_len_index_array 0 11104(_array 53((_to i 0 c 110)))))
		(_sig(_int tag_active 52 0 11105(_arch(_uni))))
		(_sig(_int tag_active_nxt 52 0 11106(_arch(_uni))))
		(_sig(_int tag_len_index 54 0 11107(_arch(_uni))))
		(_sig(_int tag_len_index_nxt 54 0 11108(_arch(_uni))))
		(_sig(_int length_active 18 0 11109(_arch(_uni))))
		(_sig(_int length_active_reg 18 0 11110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 11111(_array -3((_dto i 0 i 0)))))
		(_sig(_int length_active_we 55 0 11111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{LENGTH_ACTIVE_BRAM_SIZE-1~downto~0}~13 0 11112(_array -3((_dto c 111 i 0)))))
		(_sig(_int length_active_wr_addr 56 0 11112(_arch(_uni))))
		(_sig(_int length_active_rd_addr 56 0 11113(_arch(_uni))))
		(_sig(_int length_active_rd_addr_d 56 0 11114(_arch(_uni))))
		(_sig(_int length_active_rd_addr_to 56 0 11115(_arch(_uni))))
		(_sig(_int length_active_rd_en -3 0 11116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{CPL_ADDR_COUNT_WIDTH-1~downto~0}~13 0 11117(_array -3((_dto c 112 i 0)))))
		(_sig(_int cpl_addr_count_save 57 0 11117(_arch(_uni))))
		(_sig(_int cpl_addr_count_read 57 0 11118(_arch(_uni))))
		(_sig(_int cpl_addr_count_we 55 0 11119(_arch(_uni))))
		(_sig(_int cpl_addr_count_rd_en -3 0 11120(_arch(_uni))))
		(_sig(_int cpl_addr_count_rd_en_ord -3 0 11121(_arch(_uni))))
		(_sig(_int load_cpl_addr_count -3 0 11122(_arch(_uni))))
		(_sig(_int load_cpl_addr_count_init -3 0 11123(_arch(_uni))))
		(_sig(_int cpl_data_str_done_d -3 0 11124(_arch(_uni))))
		(_sig(_int total_length_out_int -2 0 11125(_arch(_uni))))
		(_sig(_int cpl_length 18 0 11126(_arch(_uni))))
		(_sig(_int cpl_to_length_sub -3 0 11127(_arch(_uni))))
		(_sig(_int cpl_to_length_sub_rd -3 0 11128(_arch(_uni))))
		(_sig(_int cplsm_idle -3 0 11129(_arch(_uni))))
		(_sig(_int memrdreq_sent -3 0 11130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 11131(_array -3((_dto i 10 i 0)))))
		(_sig(_int length_sent_reg 58 0 11131(_arch(_uni))))
		(_sig(_int cpl_done_without_err -3 0 11132(_arch(_uni))))
		(_sig(_int cpl_timeout_occurred -3 0 11133(_arch(_uni))))
		(_sig(_int cpl_error -3 0 11134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 11137(_array -3((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1321 0 11137(_array -3((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1323 0 11139(_array -3((_dto i 31 i 0)))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~1325 0 11162(_scalar (_to i 0 c 113))))
		(_var(_int no_hit -8 0 11212(_prcs 20)))
		(_var(_int match -8 0 12224(_prcs 26)))
		(_prcs
			(line__11147(_arch 0 0 11147(_assignment(_alias((s_axis_rc_tready)(tready_int)))(_simpleassign BUF)(_trgt(39))(_sens(53)))))
			(line__11149(_arch 1 0 11149(_assignment(_alias((unsupported_req)(unsupported_req_int)))(_simpleassign BUF)(_trgt(21))(_sens(100)))))
			(line__11150(_arch 2 0 11150(_assignment(_alias((completer_abort)(completer_abort_int)))(_simpleassign BUF)(_trgt(22))(_sens(101)))))
			(line__11152(_arch 3 0 11152(_assignment(_trgt(12))(_sens(96)))))
			(line__11154(_arch 4 0 11154(_assignment(_alias((tag_in_cpl)(tag)))(_trgt(14))(_sens(51)))))
			(line__11155(_arch 5 0 11155(_assignment(_trgt(26))(_sens(85)))))
			(line__11156(_arch 6 0 11156(_assignment(_trgt(23))(_sens(103)))))
			(line__11158(_arch 7 0 11158(_assignment(_trgt(34))(_sens(107)(108)))))
			(line__11160(_arch 8 0 11160(_assignment(_alias((cpl_data_str_done)(cpl_data_str_done_int)))(_simpleassign BUF)(_trgt(13))(_sens(68)))))
			(line__11184(_arch 12 0 11184(_assignment(_trgt(97))(_sens(2))(_mon))))
			(line__11188(_arch 13 0 11188(_assignment(_trgt(74))(_sens(97)))))
			(line__11193(_arch 14 0 11193(_assignment(_trgt(96))(_sens(20)(70)(74)(81)(85))(_mon))))
			(line__11198(_arch 15 0 11198(_assignment(_alias((fmt)(header_dw0(d_30_29))))(_trgt(44))(_sens(54(d_30_29))))))
			(line__11199(_arch 16 0 11199(_assignment(_alias((cpl_length)(header_dw0(d_9_0))))(_trgt(130))(_sens(54(d_9_0))))))
			(line__11200(_arch 17 0 11200(_assignment(_alias((cs)(header_dw1(d_15_13))))(_trgt(48))(_sens(56(d_15_13))))))
			(line__11201(_arch 18 0 11201(_assignment(_alias((requester_id)(header_dw2(d_31_16))))(_trgt(50))(_sens(58(d_31_16))))))
			(line__11202(_arch 19 0 11202(_assignment(_alias((tag)(header_dw2(d_15_8))))(_trgt(51))(_sens(58(d_15_8))))))
			(line__11203(_arch 20 0 11203(_assignment(_alias((lower_addr)(header_dw2(d_6_0))))(_trgt(52))(_sens(58(d_6_0))))))
			(line__11205(_arch 21 0 11205(_assignment(_trgt(104))(_sens(29)(50)))))
			(line__11207(_arch 22 0 11207(_assignment(_alias((total_length_out)(total_length_out_int)))(_trgt(32))(_sens(129)))))
			(total_length_out_proccess(_arch 23 0 11211(_prcs(_simple)(_trgt(83)(129)(131)(132)(134)(135)(136))(_sens(0))(_mon)(_read(1)(7)(27)(68)(69)(83)(87)(90)(107)(109)(113)(122)(129)(130)(131)(132)(133)(134)(135)(136)))))
			(rd_cpl_tlpctlSM_comb(_arch 24 0 11275(_prcs(_simple)(_trgt(24)(41)(53)(55)(57)(59)(61)(65)(68)(69)(75)(78)(80)(91)(92)(94)(95(d_31_0))(95)(100)(101)(102)(106)(124)(126)(127)(133)(138))(_sens(37)(38)(40)(44)(46)(48)(52)(54)(56)(58)(60)(62)(63)(64)(66)(67)(70)(77)(79)(81)(85)(89)(90)(93)(98)(103)(104)(105)(109)(120)(122))(_read(102)))))
			(rd_cpl_tlpctlSM_sync(_arch 25 0 12067(_prcs(_simple)(_trgt(40)(54)(56)(58)(60)(62)(63)(64)(66)(67)(77)(79)(93)(103))(_sens(0))(_read(1)(17)(28)(35)(36)(37)(38)(41)(53)(55)(57)(59)(61)(62)(68)(78)(80)(94)(102)(103)))))
			(data_stream_proc(_arch 26 0 12123(_prcs(_trgt(10)(11))(_sens(0)(1)(65)(91)(95))(_dssslsensitivity 1))))
			(rdreq_cpl_correlateSM(_arch 27 0 12141(_prcs(_trgt(42)(107)(108)(109)(111)(115))(_sens(0)(1)(3)(4)(5)(6)(8)(9)(17)(19)(30)(31)(42)(76)(81)(83)(85)(87)(111)(127)(131)(138))(_dssslsensitivity 1))))
			(validate_tag(_arch 28 0 12203(_prcs(_trgt(33))(_sens(0)(1)(6)(109))(_dssslsensitivity 1))))
			(cpl_tag_mapping_process(_arch 29 0 12223(_prcs(_simple)(_trgt(82)(86)(99)(105))(_sens(51)(81)(85)(98)(106)(109)))))
			(cpl_tag_mapping_process_sync(_arch 30 0 12343(_prcs(_trgt(81)(85)(98))(_sens(0)(1)(82)(86)(99)(128))(_dssslsensitivity 1))))
			(tally_tag_cpl_process(_arch 31 0 12360(_prcs(_trgt(87)(89)(90)(137))(_sens(0)(1)(9)(25)(27)(76)(81)(83)(85)(87)(89)(90)(100)(101)(107)(111)(131)(137))(_dssslsensitivity 1))))
			(line__12412(_arch 32 0 12412(_assignment(_trgt(73))(_sens(114))(_mon))))
			(cpl_addr_counter_comb1(_arch 33 0 12416(_prcs(_simple)(_trgt(72)(76))(_sens(25)(71)(73)(75)(81)(85)(92)(100)(101)(122)(126)(127))(_mon))))
			(cpl_addr_counter_sync(_arch 34 0 12441(_prcs(_trgt(70)(71)(114)(118)(128))(_sens(0)(1)(68)(71)(72)(73)(113)(117))(_dssslsensitivity 1))))
			(line__12463(_arch 35 0 12463(_assignment(_trgt(116))(_sens(9)(111))(_mon))))
			(line__12467(_arch 36 0 12467(_assignment(_trgt(88))(_sens(85)(87)(90)(133)))))
			(line__12469(_arch 37 0 12469(_assignment(_trgt(84))(_sens(81)(83)(90)(133)))))
			(line__12471(_arch 38 0 12471(_assignment(_trgt(117))(_sens(84)(88))(_mon))))
			(line__12475(_arch 39 0 12475(_assignment(_trgt(120))(_sens(115)))))
			(line__12506(_arch 40 0 12506(_assignment(_trgt(121))(_sens(71)))))
			(line__12507(_arch 41 0 12507(_assignment(_trgt(123))(_sens(98)(136)))))
			(line__12508(_arch 42 0 12508(_assignment(_trgt(125))(_sens(90)(124)))))
		)
		(_subprogram
			(_int little_to_big_endian32 43 0 11137(_arch(_func -7(_uto))))
			(_ext log2(3 6))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.tag_cpl_status_clr_array(2 tag_cpl_status_clr_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.first_word_offset_array(2 first_word_offset_array)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_split (109)(111)(89)(90)
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_pcie_mm_s_pkg))(lib_pkg_v1_0_2(lib_pkg))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 131586)
		(33686019 33686018 131586)
		(515)
		(131586)
		(131587)
		(771)
		(50529027 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50529027)
		(50529027)
		(770)
		(33686018 33686018 50529027 33686018)
		(33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50529027 33686018 33686018)
		(33686019)
		(50529027 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50529027)
		(33751811)
		(50529027 50529027 50529027 33686018)
		(50529027 50529027 33686018 33686018)
		(33686018 33686018 50529027 50529027)
		(33686018 50529027 50529027 33686018)
		(33686018 50529027 50529027 50529027)
		(50529027 50529027 50529027 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 514)
		(2)
		(3)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 33686018)
		(33686019 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 514)
		(3)
		(3)
		(2)
		(2)
	)
	(_model . structure 114 -1)
)
V 000050 55 17264         1580965245411 structure
(_unit VHDL(slave_read_req_tlp 0 12618(structure 0 12691))
	(_version vde)
	(_time 1580965245412 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code 306162356367652736343033766b633635363136343566)
	(_ent
		(_time 1580965245406)
	)
	(_object
		(_type(_int ~STRING~12 0 12621(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 12621(_ent(_string \"virtex7"\))))
		(_gen(_int C_S_AXI_ID_WIDTH -2 0 12622 \4\ (_ent((i 4)))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -2 0 12623 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -2 0 12624 \32\ (_ent((i 32)))))
		(_gen(_int C_M_AXIS_DATA_WIDTH -2 0 12625 \32\ (_ent gms((i 32)))))
		(_gen(_int C_AXIBAR_NUM -2 0 12626 \6\ (_ent gms((i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 12627(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_0 1 0 12627(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~121 0 12628(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_0 2 0 12628(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~122 0 12629(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_1 3 0 12629(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~123 0 12630(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_1 4 0 12630(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~124 0 12631(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_2 5 0 12631(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~125 0 12632(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_2 6 0 12632(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~126 0 12633(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_3 7 0 12633(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~127 0 12634(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_3 8 0 12634(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~128 0 12635(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_4 9 0 12635(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~129 0 12636(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_4 10 0 12636(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1210 0 12637(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_5 11 0 12637(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1211 0 12638(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_5 12 0 12638(_ent(_string \"00000000000000000000000000000000"\))))
		(_gen(_int C_AXIBAR_AS_0 -2 0 12639 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_1 -2 0 12640 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_2 -2 0 12641 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_3 -2 0 12642 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_4 -2 0 12643 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_5 -2 0 12644 \0\ (_ent((i 0)))))
		(_gen(_int C_EP_LINK_PARTNER_RCB -2 0 12645 \0\ (_ent((i 0)))))
		(_port(_int aclk -3 0 12649(_ent(_in)(_event))))
		(_port(_int reset -3 0 12650(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12653(_array -3((_dto i 2 i 0)))))
		(_port(_int maxreadreqsize 13 0 12653(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 12654(_array -3((_dto c 31 i 0)))))
		(_port(_int raddr 14 0 12654(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{12~downto~0}~12 0 12655(_array -3((_dto i 12 i 0)))))
		(_port(_int length_bytes 15 0 12655(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIBAR_NUM-1~downto~0}~12 0 12656(_array -3((_dto c 32 i 0)))))
		(_port(_int rbarhit 16 0 12656(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12657(_array -3((_dto i 1 i 0)))))
		(_port(_int araddr_2lsbs 17 0 12657(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12658(_array -3((_dto i 3 i 0)))))
		(_port(_int last_BE 18 0 12658(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12659(_array -3((_dto i 15 i 0)))))
		(_port(_int reqID 19 0 12659(_ent(_in))))
		(_port(_int req_active -3 0 12660(_ent(_in))))
		(_port(_int read_req_sent -3 0 12661(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12662(_array -3((_dto i 7 i 0)))))
		(_port(_int tag_sent 20 0 12662(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12663(_array -3((_dto i 9 i 0)))))
		(_port(_int length_sent 21 0 12663(_ent(_out))))
		(_port(_int illegal_burst -3 0 12664(_ent(_in))))
		(_port(_int illegal_burst_trns -3 0 12665(_ent(_out))))
		(_port(_int bar_error -3 0 12666(_ent(_in))))
		(_port(_int bar_error_trns -3 0 12667(_ent(_out))))
		(_port(_int total_length_out -2 0 12668(_ent(_in))))
		(_port(_int pcie_bme -3 0 12669(_ent(_in))))
		(_port(_int blk_lnk_up -3 0 12670(_ent(_in))))
		(_port(_int tag_pending_for_cpl -3 0 12671(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 12674(_array -3((_dto i 63 i 0)))))
		(_port(_int axibar2pciebar0 22 0 12674(_ent(_in))))
		(_port(_int axibar2pciebar1 22 0 12675(_ent(_in))))
		(_port(_int axibar2pciebar2 22 0 12676(_ent(_in))))
		(_port(_int axibar2pciebar3 22 0 12677(_ent(_in))))
		(_port(_int axibar2pciebar4 22 0 12678(_ent(_in))))
		(_port(_int axibar2pciebar5 22 0 12679(_ent(_in))))
		(_port(_int m_axis_rr_tvalid -3 0 12682(_ent(_out))))
		(_port(_int m_axis_rr_tready -3 0 12683(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH-1~downto~0}~12 0 12684(_array -3((_dto c 33 i 0)))))
		(_port(_int m_axis_rr_tdata 23 0 12684(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH/8-1~downto~0}~12 0 12685(_array -3((_dto c 34 i 0)))))
		(_port(_int m_axis_rr_tstrb 24 0 12685(_ent(_out))))
		(_port(_int m_axis_rr_tlast -3 0 12686(_ent(_out))))
		(_port(_int config_gen_req -3 0 12687(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12713(_array -3((_dto i 31 i 0)))))
		(_type(_int header_array_type 0 12713(_array 25((_to i 0 i 3)))))
		(_sig(_int header_array 26 0 12714(_arch(_uni))))
		(_sig(_int header_array_reg 26 0 12715(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 12717(_scalar (_to i 0 i 1))))
		(_type(_int integer_array 0 12717(_array 27((_to i 0 i 5)))))
		(_cnst(_int C_AXIBAR_AS_ARRAY 28 0 12718(_arch gms(_code 35))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 12726(_array -3((_dto i 63 i 0)))))
		(_type(_int vector_array_type 0 12726(_array 29((_to i 0 i 5)))))
		(_cnst(_int C_MASK_ARRAY 30 0 12728(_arch gms(_code 36))))
		(_cnst(_int STR_DATA_SIZE -2 0 12736(_arch gms(_code 37))))
		(_cnst(_int FCLIMIT_CPL_V6 -2 0 12737(_arch((i 616)))))
		(_cnst(_int FCLIMIT_CPL_K7 -2 0 12738(_arch((i 616)))))
		(_cnst(_int FCLIMIT_CPL_S6 -2 0 12739(_arch((i 844)))))
		(_cnst(_int FCLIMIT_CPL_FAILSAFE -2 0 12741(_arch((i 516)))))
		(_type(_int rd_req_tlpctlSM_STATES 0 12746(_enum1 idle split_request_1 split_request_2 split_request_3 build_header str_header_1 str_header_2 str_header_3 str_header_4 req_complete (_to i 0 i 9))))
		(_sig(_int rd_req_tlpctlSM_cs 31 0 12756(_arch(_uni))))
		(_sig(_int rd_req_tlpctlSM_ns 31 0 12757(_arch(_uni))))
		(_sig(_int axibar2pciebar 30 0 12759(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 12761(_array -3((_dto i 3 i 0)))))
		(_sig(_int first_BE 32 0 12761(_arch(_uni))))
		(_sig(_int first_BE_reg 32 0 12762(_arch(_uni))))
		(_sig(_int last_BE_reg 32 0 12763(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 12764(_array -3((_dto i 1 i 0)))))
		(_sig(_int araddr_2lsbs_reg 33 0 12764(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 12765(_array -3((_dto c 38 i 0)))))
		(_sig(_int raddr_reg 34 0 12765(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIBAR_NUM-1~downto~0}~13 0 12766(_array -3((_dto c 39 i 0)))))
		(_sig(_int rbarhit_reg 35 0 12766(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{12~downto~0}~13 0 12767(_array -3((_dto i 12 i 0)))))
		(_sig(_int length_bytes_reg 36 0 12767(_arch(_uni))))
		(_sig(_int en_header_array -3 0 12768(_arch(_uni))))
		(_sig(_int enable_addr -3 0 12769(_arch(_uni))))
		(_sig(_int addr_size -3 0 12770(_arch(_uni))))
		(_sig(_int ep -3 0 12771(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 12772(_array -3((_dto i 31 i 0)))))
		(_sig(_int address_l 37 0 12772(_arch(_uni(_string \"10011010101111001101111011110000"\)))))
		(_sig(_int address_h 37 0 12773(_arch(_uni(_string \"00010010001101000101011001111000"\)))))
		(_sig(_int tvalid_int -3 0 12774(_arch(_uni))))
		(_sig(_int tlast_int -3 0 12775(_arch(_uni))))
		(_sig(_int read_req_sent_int -3 0 12776(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 12777(_array -3((_dto i 14 i 0)))))
		(_sig(_int mrrs_actual 38 0 12777(_arch(_uni))))
		(_sig(_int first_BE_tmp 32 0 12778(_arch(_uni))))
		(_sig(_int first_BE_tmp_nxt 32 0 12779(_arch(_uni))))
		(_sig(_int last_BE_tmp 32 0 12780(_arch(_uni))))
		(_sig(_int last_BE_tmp_nxt 32 0 12781(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 12782(_array -3((_dto i 9 i 0)))))
		(_sig(_int dwlength_tmp 39 0 12782(_arch(_uni))))
		(_sig(_int dwlength_tmp_nxt 39 0 12783(_arch(_uni))))
		(_sig(_int dwlength_sent 39 0 12784(_arch(_uni))))
		(_sig(_int dwlength_sent_nxt 39 0 12785(_arch(_uni))))
		(_sig(_int address_l_tmp 37 0 12786(_arch(_uni))))
		(_sig(_int address_l_tmp_nxt 37 0 12787(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 12788(_scalar (_to i 0 i 63))))
		(_sig(_int num_cmd_splits_nxt 40 0 12788(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~134 0 12789(_scalar (_to i 0 i 63))))
		(_sig(_int num_cmd_splits 41 0 12789(_arch(_uni))))
		(_sig(_int illegal_burst_trns_int -3 0 12790(_arch(_uni))))
		(_sig(_int bar_error_trns_int -3 0 12791(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 12792(_scalar (_to i 0 i 255))))
		(_sig(_int tag_count 42 0 12792(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 12793(_scalar (_to i 0 i 255))))
		(_sig(_int tag_count_nxt 43 0 12793(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12794(_array -3((_dto i 7 i 0)))))
		(_sig(_int tag 44 0 12794(_arch(_uni(_string \"00000000"\)))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 12795(_scalar (_to i 0 i 255))))
		(_cnst(_int MAX_TAG 45 0 12795(_arch((i 255)))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 12796(_scalar (_to i 0 i 2))))
		(_sig(_int odd_bytes 46 0 12796(_arch(_uni))))
		(_sig(_int tlast_d -3 0 12797(_arch(_uni))))
		(_sig(_int fclimit -2 0 12798(_arch(_uni))))
		(_sig(_int fclimit_block -3 0 12799(_arch(_uni))))
		(_sig(_int s6_limit_adjust -2 0 12800(_arch(_uni((i 0))))))
		(_sig(_int v6_limit_adjust -2 0 12801(_arch(_uni((i 0))))))
		(_sig(_int link_down_latch -3 0 12802(_arch(_uni))))
		(_sig(_int first_data_blocked -3 0 12803(_arch(_uni))))
		(_sig(_int v6_limit_adjust_failsafe -2 0 12804(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~138 0 12840(_array -3((_dto i 63 i 0)))))
		(_var(_int var_addr 47 0 12840(_prcs 16)))
		(_var(_int sum -2 0 12894(_prcs 20)))
		(_prcs
			(line__12808(_arch 0 0 12808(_assignment(_alias((axibar2pciebar(0))(axibar2pciebar0)))(_trgt(37(0)))(_sens(21)))))
			(line__12809(_arch 1 0 12809(_assignment(_alias((axibar2pciebar(1))(axibar2pciebar1)))(_trgt(37(1)))(_sens(22)))))
			(line__12810(_arch 2 0 12810(_assignment(_alias((axibar2pciebar(2))(axibar2pciebar2)))(_trgt(37(2)))(_sens(23)))))
			(line__12811(_arch 3 0 12811(_assignment(_alias((axibar2pciebar(3))(axibar2pciebar3)))(_trgt(37(3)))(_sens(24)))))
			(line__12812(_arch 4 0 12812(_assignment(_alias((axibar2pciebar(4))(axibar2pciebar4)))(_trgt(37(4)))(_sens(25)))))
			(line__12813(_arch 5 0 12813(_assignment(_alias((axibar2pciebar(5))(axibar2pciebar5)))(_trgt(37(5)))(_sens(26)))))
			(line__12815(_arch 6 0 12815(_assignment(_alias((m_axis_rr_tvalid)(tvalid_int)))(_simpleassign BUF)(_trgt(27))(_sens(51)))))
			(line__12816(_arch 7 0 12816(_assignment(_alias((m_axis_rr_tlast)(tlast_int)))(_simpleassign BUF)(_trgt(31))(_sens(52)))))
			(line__12817(_arch 8 0 12817(_assignment(_alias((illegal_burst_trns)(illegal_burst_trns_int)))(_simpleassign BUF)(_trgt(14))(_sens(67)))))
			(line__12818(_arch 9 0 12818(_assignment(_alias((bar_error_trns)(bar_error_trns_int)))(_simpleassign BUF)(_trgt(16))(_sens(68)))))
			(line__12820(_arch 10 0 12820(_assignment(_alias((read_req_sent)(read_req_sent_int)))(_simpleassign BUF)(_trgt(10))(_sens(53)))))
			(line__12821(_arch 11 0 12821(_assignment(_alias((tag_sent)(tag)))(_trgt(11))(_sens(71)))))
			(line__12823(_arch 12 0 12823(_assignment(_alias((length_sent)(dwlength_tmp)))(_trgt(12))(_sens(59)))))
			(line__12825(_arch 13 0 12825(_assignment(_trgt(54))(_sens(2)))))
			(line__12826(_arch 14 0 12826(_assignment(_trgt(71))(_sens(69)))))
			(line__12828(_arch 15 0 12828(_assignment(_trgt(38))(_sens(4)(6)))))
			(address_translation_proccess(_arch 16 0 12839(_prcs(_simple)(_trgt(49)(50))(_sens(37)(42)(43)))))
			(addr_size_proccess(_arch 17 0 12858(_prcs(_simple)(_trgt(47))(_sens(37)(43)))))
			(illegal_burst_trns_proccess(_arch 18 0 12871(_prcs(_trgt(67))(_sens(0)(1)(53))(_dssslsensitivity 1)(_read(13)))))
			(bar_error_trns_proccess(_arch 19 0 12882(_prcs(_trgt(68))(_sens(0)(1)(53))(_dssslsensitivity 1)(_read(15)))))
			(odd_bytes_process(_arch 20 0 12893(_prcs(_simple)(_trgt(72))(_sens(41)(44))(_mon))))
			(line__12906(_arch 21 0 12906(_assignment(_trgt(76))(_sens(2(2))(54(d_14_2)))(_mon))))
			(line__12907(_arch 22 0 12907(_assignment(_trgt(77))(_sens(2)(54(d_14_2)))(_mon))))
			(line__12909(_arch 23 0 12909(_assignment(_trgt(80))(_sens(2)(54(d_14_2)))(_mon))))
			(line__12914(_arch 24 0 12914(_assignment(_trgt(74))(_sens(76)(77)(80)))))
			(line__12919(_arch 25 0 12919(_assignment(_trgt(75))(_sens(17)(74)))))
			(link_down_latch_proccess(_arch 26 0 12921(_prcs(_simple)(_trgt(78))(_sens(0))(_read(1)(19)(28)(51)(52)(78)(79)))))
			(rd_req_tlpctlSM_comb(_arch 27 0 12939(_prcs(_simple)(_trgt(29(d_31_0))(29)(30)(33(3))(33(2))(33(1))(33(0))(33)(36)(45)(46)(51)(52)(53)(56)(58)(60)(62)(64)(65)(79))(_sens(8)(9)(18)(19)(20)(28)(32)(34)(35)(39)(40)(44)(47)(48)(49)(50)(54)(55)(57)(59)(60)(61)(63)(66)(67)(68)(71)(72)(75)(78))(_mon))))
			(rd_req_tlpctlSM_sync(_arch 28 0 13135(_prcs(_trgt(34)(35)(39)(40)(41)(42)(43)(44)(55)(57)(59)(61)(63)(66))(_sens(0)(1)(3)(4)(5)(6)(7)(33)(36)(38)(45)(46)(56)(58)(60)(62)(64)(65))(_dssslsensitivity 1))))
			(tag_counter_comb(_arch 29 0 13176(_prcs(_simple)(_trgt(70))(_sens(52)(69)(73)))))
			(tag_counter_sync(_arch 30 0 13188(_prcs(_trgt(69)(73))(_sens(0)(1)(52)(70))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234 33686018 131586)
		(514)
		(50529027)
		(50529026)
		(50528770)
		(50463234)
		(770)
		(33751811)
		(33751810)
		(33751554)
		(515)
		(33686275)
		(33686274)
		(33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(197123)
		(131586)
		(197122)
		(1918988403 913203572)
		(1953655158 3569765)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 770)
		(33686018)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50529027 50529027 50529027)
		(33686018 50529027)
		(33686018)
		(33686018)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(33686018)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . structure 40 -1)
)
V 000050 55 17107         1580965245428 structure
(_unit VHDL(slave_write_req_tlp 0 13280(structure 0 13358))
	(_version vde)
	(_time 1580965245429 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code 401112421317155746454540061b164742464947444645)
	(_ent
		(_time 1580965245422)
	)
	(_generate wdatapacked32 0 13977(_if 28)
		(_object
			(_prcs
				(data_packer(_arch 24 0 13978(_prcs(_simple)(_trgt(58))(_sens(44)(53)(57)(6)))))
			)
		)
	)
	(_generate wdatapacked64 0 13983(_if 29)
		(_object
			(_prcs
				(data_packer(_arch 25 0 13984(_prcs(_simple)(_trgt(58))(_sens(44)(53)(57)(6)))))
			)
		)
	)
	(_generate wdatapacked128 0 14001(_if 30)
		(_object
			(_prcs
				(data_packer(_arch 26 0 14002(_prcs(_simple)(_trgt(58))(_sens(44)(53)(57)(6)))))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 13283(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 13283(_ent(_string \"virtex7"\))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -2 0 13285 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -2 0 13286 \32\ (_ent gms((i 32)))))
		(_gen(_int C_M_AXIS_DATA_WIDTH -2 0 13287 \32\ (_ent gms((i 32)))))
		(_gen(_int C_AXIBAR_NUM -2 0 13289 \6\ (_ent gms((i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 13290(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_0 1 0 13290(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~121 0 13291(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_0 2 0 13291(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~122 0 13292(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_1 3 0 13292(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~123 0 13293(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_1 4 0 13293(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~124 0 13294(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_2 5 0 13294(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~125 0 13295(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_2 6 0 13295(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~126 0 13296(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_3 7 0 13296(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~127 0 13297(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_3 8 0 13297(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~128 0 13298(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_4 9 0 13298(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~129 0 13299(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_4 10 0 13299(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1210 0 13300(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_5 11 0 13300(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1211 0 13301(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_5 12 0 13301(_ent(_string \"00000000000000000000000000000000"\))))
		(_gen(_int C_AXIBAR_AS_0 -2 0 13302 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_1 -2 0 13303 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_2 -2 0 13304 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_3 -2 0 13305 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_4 -2 0 13306 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_5 -2 0 13307 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1212 0 13308(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_AXIBAR_CHK_SLV_ERR 13 0 13308(_ent(_string \"FALSE"\))))
		(_port(_int aclk -3 0 13313(_ent(_in)(_event))))
		(_port(_int reset -3 0 13314(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13317(_array -3((_dto i 2 i 0)))))
		(_port(_int maxpayloadsize 14 0 13317(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 13318(_array -3((_dto c 31 i 0)))))
		(_port(_int waddr 15 0 13318(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{12~downto~0}~12 0 13319(_array -3((_dto i 12 i 0)))))
		(_port(_int length_bytes 16 0 13319(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIBAR_NUM-1~downto~0}~12 0 13320(_array -3((_dto c 32 i 0)))))
		(_port(_int wbarhit 17 0 13320(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~12 0 13321(_array -3((_dto c 33 i 0)))))
		(_port(_int wdata 18 0 13321(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13322(_array -3((_dto i 3 i 0)))))
		(_port(_int first_BE 19 0 13322(_ent(_in))))
		(_port(_int first_BE_valid -3 0 13323(_ent(_in))))
		(_port(_int last_BE 19 0 13324(_ent(_in))))
		(_port(_int last_BE_valid -3 0 13325(_ent(_in))))
		(_port(_int first_word_offset -2 0 13326(_ent(_in))))
		(_port(_int wdata_fifo_rd_en -3 0 13327(_ent(_out))))
		(_port(_int wdata_fifo_empty -3 0 13328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13329(_array -3((_dto i 15 i 0)))))
		(_port(_int reqID 20 0 13329(_ent(_in))))
		(_port(_int wdata_str_done -3 0 13330(_ent(_out))))
		(_port(_int wdata_str_start -3 0 13331(_ent(_out))))
		(_port(_int illegal_burst_trns -3 0 13332(_ent(_in))))
		(_port(_int bar_error_trns -3 0 13333(_ent(_in))))
		(_port(_int block_trns_lnkdwn -3 0 13334(_ent(_in))))
		(_port(_int blk_lnk_up -3 0 13335(_ent(_in))))
		(_port(_int pcie_bme -3 0 13336(_ent(_in))))
		(_port(_int tlp_str_start -3 0 13337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13340(_array -3((_dto i 63 i 0)))))
		(_port(_int axibar2pciebar0 21 0 13340(_ent(_in))))
		(_port(_int axibar2pciebar1 21 0 13341(_ent(_in))))
		(_port(_int axibar2pciebar2 21 0 13342(_ent(_in))))
		(_port(_int axibar2pciebar3 21 0 13343(_ent(_in))))
		(_port(_int axibar2pciebar4 21 0 13344(_ent(_in))))
		(_port(_int axibar2pciebar5 21 0 13345(_ent(_in))))
		(_port(_int m_axis_rw_tvalid -3 0 13348(_ent(_out))))
		(_port(_int m_axis_rw_tready -3 0 13349(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH-1~downto~0}~12 0 13350(_array -3((_dto c 34 i 0)))))
		(_port(_int m_axis_rw_tdata 22 0 13350(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH/8-1~downto~0}~12 0 13351(_array -3((_dto c 35 i 0)))))
		(_port(_int m_axis_rw_tstrb 23 0 13351(_ent(_out))))
		(_port(_int m_axis_rw_tlast -3 0 13352(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13380(_array -3((_dto i 31 i 0)))))
		(_type(_int header_array_type 0 13380(_array 24((_to i 0 i 3)))))
		(_sig(_int header_array 25 0 13381(_arch(_uni))))
		(_sig(_int header_array_reg 25 0 13382(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13384(_array -3((_dto i 127 i 0)))))
		(_cnst(_int ZEROS 26 0 13384(_arch(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13385(_array -3((_dto i 15 i 0)))))
		(_cnst(_int ONES 27 0 13385(_arch(_string \"1111111111111111"\))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 13386(_scalar (_to i 0 i 1))))
		(_type(_int integer_array 0 13386(_array 28((_to i 0 i 5)))))
		(_cnst(_int C_AXIBAR_AS_ARRAY 29 0 13387(_arch gms(_code 36))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13395(_array -3((_dto i 63 i 0)))))
		(_type(_int vector_array_type 0 13395(_array 30((_to i 0 i 5)))))
		(_cnst(_int C_MASK_ARRAY 31 0 13397(_arch gms(_code 37))))
		(_cnst(_int STR_DATA_SIZE -2 0 13405(_arch gms(_code 38))))
		(_type(_int wr_req_tlpctlSM_STATES 0 13411(_enum1 idle wait_bes wait_bme split_request_1 split_request_2 split_request_3 load_counter build_header fifo_count_adj str_header_1 str_header_2 str_header_3 str_header_4 str_data wait_bme2 (_to i 0 i 14))))
		(_sig(_int wr_req_tlpctlSM_cs 32 0 13426(_arch(_uni))))
		(_sig(_int wr_req_tlpctlSM_ns 32 0 13427(_arch(_uni))))
		(_sig(_int axibar2pciebar 31 0 13429(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13431(_array -3((_dto i 3 i 0)))))
		(_sig(_int first_BE_reg 33 0 13431(_arch(_uni))))
		(_sig(_int last_BE_reg 33 0 13432(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 13433(_array -3((_dto c 39 i 0)))))
		(_sig(_int waddr_reg 34 0 13433(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIBAR_NUM-1~downto~0}~13 0 13434(_array -3((_dto c 40 i 0)))))
		(_sig(_int wbarhit_reg 35 0 13434(_arch(_uni))))
		(_sig(_int en_header_array -3 0 13435(_arch(_uni))))
		(_sig(_int addr_size -3 0 13436(_arch(_uni))))
		(_sig(_int ep -3 0 13437(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 13438(_array -3((_dto i 31 i 0)))))
		(_sig(_int address_l 36 0 13438(_arch(_uni))))
		(_sig(_int address_h 36 0 13439(_arch(_uni))))
		(_sig(_int en_data_str -3 0 13440(_arch(_uni))))
		(_sig(_int wdata_fifo_rd_en_int -3 0 13441(_arch(_uni))))
		(_sig(_int wdata_str_done_int -3 0 13442(_arch(_uni))))
		(_sig(_int wdata_str_done_d -3 0 13443(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{12~downto~0}~13 0 13444(_array -3((_dto i 12 i 0)))))
		(_sig(_int length_bytes_reg 37 0 13444(_arch(_uni))))
		(_sig(_int fw_offset_reg -2 0 13445(_arch(_uni))))
		(_sig(_int wr_counter -2 0 13446(_arch(_uni))))
		(_sig(_int dec_counter -3 0 13447(_arch(_uni))))
		(_sig(_int ld_counter -3 0 13448(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~13 0 13449(_array -3((_dto c 41 i 0)))))
		(_sig(_int wdata_d 38 0 13449(_arch(_uni))))
		(_sig(_int wdata_packed 38 0 13450(_arch(_uni))))
		(_sig(_int tvalid_int -3 0 13451(_arch(_uni))))
		(_sig(_int tlast_int -3 0 13452(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 13453(_array -3((_dto i 14 i 0)))))
		(_sig(_int mps_actual 39 0 13453(_arch(_uni))))
		(_sig(_int first_BE_tmp 33 0 13454(_arch(_uni))))
		(_sig(_int first_BE_tmp_nxt 33 0 13455(_arch(_uni))))
		(_sig(_int last_BE_tmp 33 0 13456(_arch(_uni))))
		(_sig(_int last_BE_tmp_nxt 33 0 13457(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 13458(_array -3((_dto i 9 i 0)))))
		(_sig(_int dwlength_tmp 40 0 13458(_arch(_uni))))
		(_sig(_int dwlength_tmp_nxt 40 0 13459(_arch(_uni))))
		(_sig(_int dwlength_sent 40 0 13460(_arch(_uni))))
		(_sig(_int dwlength_sent_nxt 40 0 13461(_arch(_uni))))
		(_sig(_int address_l_tmp 36 0 13462(_arch(_uni))))
		(_sig(_int address_l_tmp_nxt 36 0 13463(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 13464(_scalar (_to i 0 i 63))))
		(_sig(_int num_cmd_splits_nxt 41 0 13464(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~134 0 13465(_scalar (_to i 0 i 63))))
		(_sig(_int num_cmd_splits 42 0 13465(_arch(_uni))))
		(_sig(_int illegal_burst_latch_int -3 0 13466(_arch(_uni))))
		(_sig(_int bar_error_latch_int -3 0 13467(_arch(_uni))))
		(_sig(_int block_stream_valid -3 0 13468(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~135 0 13469(_scalar (_to i 0 i 1))))
		(_sig(_int odd_bytes 43 0 13469(_arch(_uni))))
		(_sig(_int wdata_str_start_int -3 0 13470(_arch(_uni))))
		(_sig(_int block_trns_lnkdwn_latch -3 0 13471(_arch(_uni))))
		(_sig(_int first_data_blocked -3 0 13472(_arch(_uni))))
		(_sig(_int tlp_str_start_int -3 0 13473(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~137 0 13476(_array -3((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 13476(_array -3((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1311 0 13478(_array -3((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1313 0 13504(_array -3((_dto i 63 i 0)))))
		(_var(_int var_addr 47 0 13504(_prcs 13)))
		(_prcs
			(line__13486(_arch 0 0 13486(_assignment(_alias((wdata_fifo_rd_en)(wdata_fifo_rd_en_int)))(_simpleassign BUF)(_trgt(12))(_sens(49)))))
			(line__13487(_arch 1 0 13487(_assignment(_alias((m_axis_rw_tvalid)(tvalid_int)))(_simpleassign BUF)(_trgt(29))(_sens(59)))))
			(line__13488(_arch 2 0 13488(_assignment(_alias((m_axis_rw_tlast)(tlast_int)))(_simpleassign BUF)(_trgt(33))(_sens(60)))))
			(line__13489(_arch 3 0 13489(_assignment(_alias((wdata_str_start)(wdata_str_start_int)))(_simpleassign BUF)(_trgt(16))(_sens(78)))))
			(line__13490(_arch 4 0 13490(_assignment(_alias((wdata_str_done)(wdata_str_done_d)))(_simpleassign BUF)(_trgt(15))(_sens(51)))))
			(line__13491(_arch 5 0 13491(_assignment(_alias((tlp_str_start)(tlp_str_start_int)))(_simpleassign BUF)(_trgt(22))(_sens(81)))))
			(line__13493(_arch 6 0 13493(_assignment(_alias((axibar2pciebar(0))(axibar2pciebar0)))(_trgt(38(0)))(_sens(23)))))
			(line__13494(_arch 7 0 13494(_assignment(_alias((axibar2pciebar(1))(axibar2pciebar1)))(_trgt(38(1)))(_sens(24)))))
			(line__13495(_arch 8 0 13495(_assignment(_alias((axibar2pciebar(2))(axibar2pciebar2)))(_trgt(38(2)))(_sens(25)))))
			(line__13496(_arch 9 0 13496(_assignment(_alias((axibar2pciebar(3))(axibar2pciebar3)))(_trgt(38(3)))(_sens(26)))))
			(line__13497(_arch 10 0 13497(_assignment(_alias((axibar2pciebar(4))(axibar2pciebar4)))(_trgt(38(4)))(_sens(27)))))
			(line__13498(_arch 11 0 13498(_assignment(_alias((axibar2pciebar(5))(axibar2pciebar5)))(_trgt(38(5)))(_sens(28)))))
			(line__13500(_arch 12 0 13500(_assignment(_trgt(61))(_sens(2)))))
			(address_translation_proccess(_arch 13 0 13503(_prcs(_simple)(_trgt(46)(47))(_sens(38)(41)(42)))))
			(addr_size_proccess(_arch 14 0 13522(_prcs(_simple)(_trgt(44))(_sens(38)(42)))))
			(illegal_burst_latch_process(_arch 15 0 13534(_prcs(_trgt(74))(_sens(0)(1)(17))(_dssslsensitivity 1)(_read(10)))))
			(bar_error_latch_process(_arch 16 0 13545(_prcs(_trgt(75))(_sens(0)(1)(18))(_dssslsensitivity 1)(_read(10)))))
			(block_trns_lnkdwn_latch_process(_arch 17 0 13556(_prcs(_trgt(79))(_sens(0)(36)(50)(59)(60)(80)(1)(19)(30))(_dssslsensitivity 1))))
			(line__13573(_arch 18 0 13573(_assignment(_trgt(76))(_sens(74)(75)(79)))))
			(odd_bytes_process(_arch 19 0 13575(_prcs(_simple)(_trgt(77))(_sens(52)))))
			(wr_req_tlpctlSM_comb(_arch 20 0 13587(_prcs(_simple)(_trgt(34(3))(34(2))(34(1))(34(0))(34)(37)(43)(48)(49)(50)(55)(56)(59)(60)(63)(65)(67)(69)(71)(72)(78)(80)(81)(31(d_31_0))(31)(32))(_sens(35)(36)(39)(40)(44)(45)(46)(47)(52)(53)(54)(58)(61)(62)(64)(66)(68)(70)(73)(76)(77)(5)(6)(10)(13)(14)(20)(21)(30))(_mon))))
			(wr_req_tlpctlSM_sync(_arch 21 0 13903(_prcs(_trgt(35)(36)(39)(40)(41)(42)(51)(52)(53)(62)(64)(66)(68)(70)(73))(_sens(0)(34)(37)(43)(50)(63)(65)(67)(69)(71)(72)(1)(3)(4)(5)(7)(8)(9)(10)(11))(_dssslsensitivity 1))))
			(wr_counter_proc(_arch 22 0 13948(_prcs(_trgt(54))(_sens(0)(48)(54)(55)(56)(66)(1))(_dssslsensitivity 1)(_mon))))
			(wdata_delay(_arch 23 0 13965(_prcs(_trgt(57))(_sens(0)(49)(1)(6))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_int little_to_big_endian32 27 0 13476(_arch(_func -4(_uto))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1163219540)
		(50529027)
		(33686018 33686018 770)
		(33686018)
		(33686018 33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(33686018)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(33686018)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . structure 42 -1)
)
V 000050 55 27736         1580965245467 structure
(_unit VHDL(axi_slave_read 0 14119(structure 0 14212))
	(_version vde)
	(_time 1580965245468 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code 5f0f0f5d0108024a095b080c1c050f5859595a5a09585d)
	(_ent
		(_time 1580965245457)
	)
	(_generate gen_rdata_mask_32 0 14427(_if 46)
		(_object
			(_prcs
				(line__14428(_arch 24 0 14428(_assignment(_trgt(106)))))
			)
		)
	)
	(_generate gen_rdata_mask_64 0 14431(_if 47)
		(_object
			(_prcs
				(line__14432(_arch 25 0 14432(_assignment(_trgt(106))(_sens(54)(76)(79)(82))(_mon))))
			)
		)
	)
	(_generate gen_rdata_mask_128 0 14438(_if 48)
		(_object
			(_prcs
				(line__14439(_arch 26 0 14439(_assignment(_trgt(106))(_sens(54)(76)(79)(82))(_mon))))
			)
		)
	)
	(_generate gen_cpl_timer_timeout 0 14462(_for 80 )
		(_object
			(_cnst(_int j 80 0 14462(_arch)))
			(_prcs
				(line__14463(_arch 28 0 14463(_assignment(_trgt(111(_object 42)))(_sens(112(_object 42(_range 49))))(_read(112(_object 42(_range 50)))))))
			)
		)
	)
	(_generate cpl_timers_rd_req 0 15038(_for 86 )
		(_generate cpl_timers_str_size 0 15039(_for 87 )
			(_object
				(_cnst(_int k 87 0 15039(_arch)))
				(_prcs
					(cpl_timers_comb(_arch 42 0 15042(_prcs(_simple)(_trgt(110(_object 43(_object 44)))(110(_object 43(_object 44)))(110(_object 43(_object 44)))(112(_object 43(_object 44)))(112(_object 43(_object 44))))(_sens(107)(108(_object 43(_object 44)))(109(_object 43(_object 44)))(33(_object 43(_object 44))))(_read(108(_object 43(_object 44)))(109(_object 43(_object 44)))(109(_object 43(_object 44)))(109(_object 43(_object 44)))(109(_object 43(_object 44)))(33(_object 43(_object 44)))(33(_object 43(_object 44)))(33(_object 43(_object 44)))))))
					(cpl_timers_sync(_arch 43 0 15055(_prcs(_trgt(108(_object 43(_object 44)))(108(_object 43(_object 44)))(109(_object 43(_object 44)))(109(_object 43(_object 44))))(_sens(0)(110(_object 43(_object 44)))(33(_object 43(_object 44)))(1))(_dssslsensitivity 1)(_read(110(_object 43(_object 44)))(33(_object 43(_object 44)))))))
				)
			)
		)
		(_object
			(_cnst(_int j 86 0 15038(_arch)))
			(_type(_int ~INTEGER~range~0~to~DATA_SIZE*8-1~13 0 15039(_scalar (_to i 0 c 51))))
		)
	)
	(_object
		(_type(_int ~STRING~12 0 14122(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 14122(_ent(_string \"virtex7"\))))
		(_gen(_int C_S_AXI_ID_WIDTH -2 0 14123 \4\ (_ent gms((i 4)))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -2 0 14124 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -2 0 14125 \32\ (_ent gms((i 32)))))
		(_gen(_int C_COMP_TIMEOUT -2 0 14126 \0\ (_ent gms((i 0)))))
		(_gen(_int C_USER_CLK_FREQ -2 0 14127 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~121 0 14128(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_USER_CLK2_DIV2 1 0 14128(_ent(_string \"FALSE"\))))
		(_gen(_int C_S_AXI_SUPPORTS_NARROW_BURST -2 0 14129 \1\ (_ent((i 1)))))
		(_gen(_int C_AXIREAD_NUM -2 0 14130 \8\ (_ent gms((i 8)))))
		(_gen(_int C_RD_BUFFER_ADDR_SIZE -2 0 14131 \10\ (_ent gms((i 10)))))
		(_gen(_int C_AXIBAR_NUM -2 0 14132 \6\ (_ent gms((i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 14133(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_0 2 0 14133(_ent gms(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~122 0 14134(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_0 3 0 14134(_ent gms(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~123 0 14135(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_1 4 0 14135(_ent gms(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~124 0 14136(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_1 5 0 14136(_ent gms(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~125 0 14137(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_2 6 0 14137(_ent gms(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~126 0 14138(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_2 7 0 14138(_ent gms(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~127 0 14139(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_3 8 0 14139(_ent gms(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~128 0 14140(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_3 9 0 14140(_ent gms(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~129 0 14141(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_4 10 0 14141(_ent gms(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1210 0 14142(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_4 11 0 14142(_ent gms(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1211 0 14143(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_5 12 0 14143(_ent gms(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1212 0 14144(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_5 13 0 14144(_ent gms(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STRING~1213 0 14145(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_AXIBAR_CHK_SLV_ERR 14 0 14145(_ent(_string \"FALSE"\))))
		(_port(_int s_axi_aclk -3 0 14150(_ent(_in)(_event))))
		(_port(_int reset -3 0 14151(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~12 0 14154(_array -3((_dto c 52 i 0)))))
		(_port(_int s_axi_arid 15 0 14154(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 14155(_array -3((_dto c 53 i 0)))))
		(_port(_int s_axi_araddr 16 0 14155(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14156(_array -3((_dto i 3 i 0)))))
		(_port(_int s_axi_arregion 17 0 14156(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14157(_array -3((_dto i 7 i 0)))))
		(_port(_int s_axi_arlen 18 0 14157(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14158(_array -3((_dto i 2 i 0)))))
		(_port(_int s_axi_arsize 19 0 14158(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14159(_array -3((_dto i 1 i 0)))))
		(_port(_int s_axi_arburst 20 0 14159(_ent(_in))))
		(_port(_int s_axi_arvalid -3 0 14160(_ent(_in))))
		(_port(_int s_axi_arready -3 0 14161(_ent(_out))))
		(_port(_int pu_axi_arlen 18 0 14162(_ent(_in))))
		(_port(_int pu_axi_arsize 19 0 14163(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1215 0 14166(_array -3((_dto c 54 i 0)))))
		(_port(_int s_axi_rid 21 0 14166(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~12 0 14167(_array -3((_dto c 55 i 0)))))
		(_port(_int s_axi_rdata 22 0 14167(_ent(_out))))
		(_port(_int s_axi_rresp 20 0 14168(_ent(_out))))
		(_port(_int s_axi_rlast -3 0 14169(_ent(_out))))
		(_port(_int s_axi_rvalid -3 0 14170(_ent(_out))))
		(_port(_int s_axi_rready -3 0 14171(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1217 0 14174(_array -3((_dto c 56 i 0)))))
		(_port(_int m_axis_rr_tid 23 0 14174(_ent(_out))))
		(_port(_int slave_read_req_p -3 0 14176(_ent(_out))))
		(_port(_int slave_rd_req_go -3 0 14177(_ent(_in))))
		(_port(_int slave_cmpl_rdy_p -3 0 14178(_ent(_out))))
		(_port(_int slave_cmpl_go -3 0 14179(_ent(_in))))
		(_port(_int slv_write_idle -3 0 14180(_ent(_in))))
		(_port(_int master_wr_idle -3 0 14181(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1219 0 14183(_array -3((_dto c 57 i 0)))))
		(_port(_int raddr 24 0 14183(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{12~downto~0}~12 0 14184(_array -3((_dto i 12 i 0)))))
		(_port(_int length_bytes 25 0 14184(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIBAR_NUM-1~downto~0}~12 0 14185(_array -3((_dto c 58 i 0)))))
		(_port(_int rbarhit 26 0 14185(_ent(_out))))
		(_port(_int araddr_2lsbs 20 0 14186(_ent(_out))))
		(_port(_int last_BE 17 0 14187(_ent(_out))))
		(_port(_int req_active -3 0 14188(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~12 0 14189(_scalar (_to i 0 c 59))))
		(_port(_int req_active_ptr 27 0 14189(_ent(_out))))
		(_port(_int read_req_sent -3 0 14190(_ent(_in))))
		(_port(_int tag_cpl_status_clr -4 0 14191(_ent(_in))))
		(_port(_int rdata_bram_rd_en -3 0 14192(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_RD_BUFFER_ADDR_SIZE-1~downto~0}~12 0 14193(_array -3((_dto c 60 i 0)))))
		(_port(_int rdata_bram_addr 28 0 14193(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~1221 0 14194(_array -3((_dto c 61 i 0)))))
		(_port(_int rdata 29 0 14194(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~1222 0 14195(_scalar (_to i 0 c 62))))
		(_port(_int cpl_index 30 0 14195(_ent(_out))))
		(_port(_int rdata_str_done -3 0 14196(_ent(_out))))
		(_port(_int rdata_str_start -3 0 14197(_ent(_out))))
		(_port(_int first_word_offset -5 0 14198(_ent(_out))))
		(_port(_int illegal_burst -3 0 14199(_ent(_out))))
		(_port(_int bar_error -3 0 14200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIREAD_NUM-1~downto~0}~12 0 14201(_array -3((_dto c 63 i 0)))))
		(_port(_int cpl_timer_timeout_strb 31 0 14201(_ent(_out))))
		(_port(_int unsupported_req -3 0 14202(_ent(_in))))
		(_port(_int completer_abort -3 0 14203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIREAD_NUM-1~downto~0}~1224 0 14204(_array -3((_dto c 64 i 0)))))
		(_port(_int poisoned_req 32 0 14204(_ent(_in))))
		(_port(_int header_ep -3 0 14205(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~1225 0 14206(_scalar (_to i 0 c 65))))
		(_port(_int rd_req_index_err 33 0 14206(_ent(_in))))
		(_port(_int blk_lnk_up -3 0 14207(_ent(_in))))
		(_port(_int pcie_bme -3 0 14208(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14216(_array -3((_dto i 31 i 0)))))
		(_type(_int addr_array_type 0 14216(_array 34((_uto i 0 i 2147483647)))))
		(_type(_int ~addr_array_type~13 0 14218(_array 34((_to i 0 i 5)))))
		(_cnst(_int C_BAR_ADDR_MASK_ARRAY 36 0 14218(_arch gms(_code 66))))
		(_type(_int ~addr_array_type~131 0 14226(_array 34((_to i 0 i 5)))))
		(_cnst(_int C_BAR_HIGHADDR_ARRAY 37 0 14226(_arch gms(_code 67))))
		(_type(_int ~addr_array_type~133 0 14233(_array 34((_to i 0 i 5)))))
		(_cnst(_int C_BAR_ARRAY 38 0 14233(_arch gms(_code 68))))
		(_cnst(_int DATA_SIZE -2 0 14240(_arch gms(_code 69))))
		(_cnst(_int HISTORY_SIZE -2 0 14241(_arch gms(_code 70))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~DATA_SIZE*8-1}~13 0 14243(_array -3((_to i 0 c 71)))))
		(_cnst(_int ONES 39 0 14243(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~DATA_SIZE*8-1}~136 0 14244(_array -3((_to i 0 c 72)))))
		(_cnst(_int ZEROES 40 0 14244(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~13 0 14245(_array -3((_dto c 73 i 0)))))
		(_type(_int arid_array 0 14245(_array 41((_to i 0 c 74)))))
		(_sig(_int arid_reg 42 0 14246(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 14247(_array -3((_dto c 75 i 0)))))
		(_sig(_int araddr_reg 43 0 14247(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14248(_array -3((_dto i 3 i 0)))))
		(_sig(_int arregion_reg 44 0 14248(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14249(_array -3((_dto i 7 i 0)))))
		(_type(_int arlen_array 0 14249(_array 45((_to i 0 c 76)))))
		(_sig(_int arlen_reg 46 0 14250(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14252(_array -3((_dto i 1 i 0)))))
		(_sig(_int arburst_reg 47 0 14252(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~138 0 14253(_scalar (_to i 0 c 77))))
		(_sig(_int rd_req_ptr 48 0 14253(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~139 0 14254(_scalar (_to i 0 c 78))))
		(_sig(_int rd_req_ptr_nxt 49 0 14254(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH~downto~0}~13 0 14255(_array -3((_dto c 79 i 0)))))
		(_type(_int arid_history_array 0 14255(_array 50((_to i 0 c 80)))))
		(_sig(_int arid_history 51 0 14256(_arch(_uni))))
		(_sig(_int arid_history_nxt 51 0 14257(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~1311 0 14258(_scalar (_to i 0 c 81))))
		(_type(_int rd_req_ptr_array 0 14258(_array 52((_to i 0 c 82)))))
		(_sig(_int rd_req_ptr_history 53 0 14259(_arch(_uni))))
		(_sig(_int rd_req_ptr_history_nxt 53 0 14260(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 14261(_array -3((_dto i 31 i 0)))))
		(_cnst(_int ZEROS 54 0 14261(_arch(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIBAR_NUM-1~downto~0}~13 0 14263(_array -3((_dto c 83 i 0)))))
		(_sig(_int barhit 55 0 14263(_arch(_uni))))
		(_sig(_int arready_int -3 0 14264(_arch(_uni))))
		(_sig(_int s_axi_rlast_int -3 0 14265(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~13 0 14266(_array -3((_dto c 84 i 0)))))
		(_sig(_int s_axi_rdata_int 56 0 14266(_arch(_uni((_others(i 2)))))))
		(_sig(_int s_axi_rresp_int 47 0 14267(_arch(_uni((_others(i 2)))))))
		(_sig(_int rvalid_int -3 0 14268(_arch(_uni((i 2))))))
		(_sig(_int illegal_burst_int -3 0 14269(_arch(_uni))))
		(_sig(_int bar_error_int -3 0 14270(_arch(_uni))))
		(_sig(_int read_req_error -3 0 14271(_arch(_uni))))
		(_sig(_int en_barhit -3 0 14272(_arch(_uni))))
		(_sig(_int rlast_int -3 0 14273(_arch(_uni((i 2))))))
		(_sig(_int en_rresp -3 0 14274(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~1~to~16~13 0 14275(_scalar (_to i 1 i 16))))
		(_sig(_int size 57 0 14275(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{12~downto~0}~13 0 14276(_array -3((_dto i 12 i 0)))))
		(_sig(_int length_bytes_int 58 0 14276(_arch(_uni))))
		(_sig(_int first_word_offset_int -5 0 14277(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 14278(_scalar (_to i 0 i 3))))
		(_sig(_int first_word_offset_calc 59 0 14278(_arch(_uni))))
		(_sig(_int rdata_bram_rd_en_int -3 0 14279(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 14280(_scalar (_to i 0 i 511))))
		(_sig(_int rd_counter 60 0 14280(_arch(_uni))))
		(_sig(_int rdata_str_done_int -3 0 14281(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~1314 0 14282(_scalar (_to i 0 c 85))))
		(_sig(_int rd_req_index 61 0 14282(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~1315 0 14283(_scalar (_to i 0 c 86))))
		(_sig(_int cpl_index_int 62 0 14283(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~1316 0 14284(_scalar (_to i 0 c 87))))
		(_sig(_int cpl_index_nxt 63 0 14284(_arch(_uni))))
		(_sig(_int open_slot -3 0 14285(_arch(_uni))))
		(_sig(_int slot_cleared -3 0 14286(_arch(_uni))))
		(_sig(_int slot_cleared_d -3 0 14287(_arch(_uni))))
		(_sig(_int slot_request -3 0 14288(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIREAD_NUM-1~downto~0}~13 0 14289(_array -3((_dto c 88 i 0)))))
		(_sig(_int pending_rd_reqs 64 0 14289(_arch(_uni))))
		(_sig(_int pending_rd_reqs_nxt 64 0 14290(_arch(_uni))))
		(_sig(_int pending_rd_reqs_d 64 0 14291(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 14292(_array -3((_dto i 7 i 0)))))
		(_sig(_int pu_arlen_reg 65 0 14292(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14293(_array -3((_dto i 2 i 0)))))
		(_sig(_int pu_arsize_reg 66 0 14293(_arch(_uni))))
		(_sig(_int pu_length_bytes 58 0 14294(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~HISTORY_SIZE-1~1319 0 14295(_scalar (_to i 0 c 89))))
		(_sig(_int arid_match_index 67 0 14295(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~HISTORY_SIZE-1~1320 0 14296(_scalar (_to i 0 c 90))))
		(_sig(_int arid_match_index_nxt 68 0 14296(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~1321 0 14297(_scalar (_to i 0 c 91))))
		(_sig(_int dependency_ptr 69 0 14297(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM~13 0 14298(_scalar (_to i 0 c 92))))
		(_type(_int arid_dependency_array 0 14298(_array 70((_to i 0 c 93)))))
		(_sig(_int arid_dependency 71 0 14299(_arch(_uni))))
		(_sig(_int arid_dependency_nxt 71 0 14300(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1325 0 14301(_array -3((_dto i 1 i 0)))))
		(_type(_int arid_rresp_array 0 14301(_array 72((_to i 0 c 94)))))
		(_sig(_int arid_rresp 73 0 14302(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int new_dependency_entry -3 0 14303(_arch(_uni))))
		(_sig(_int clr_dependency_entry -3 0 14304(_arch(_uni))))
		(_sig(_int new_dependency_hs -3 0 14305(_arch(_uni))))
		(_sig(_int dependency_cleared -3 0 14306(_arch(_uni))))
		(_sig(_int no_pending_reqs -3 0 14307(_arch(_uni))))
		(_sig(_int clr_pending_rd_reqs_entry -3 0 14308(_arch(_uni))))
		(_sig(_int rdata_mask 56 0 14309(_arch(_uni))))
		(_sig(_int cpl_timer_start_count -2 0 14310(_arch(_uni))))
		(_sig(_int tag_cpl_status_clr_d -4 0 14311(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**14+{{2**24}-{2**14}}*C_COMP_TIMEOUT}-1~13 0 14312(_scalar (_to i 0 c 95))))
		(_type(_int cpl_timer_count_array 0 14312(_array 74((_to i 0 c 96)(_to i 0 c 97)))))
		(_sig(_int cpl_timer_count 75 0 14313(_arch(_uni))))
		(_sig(_int cpl_timer_count_nxt 75 0 14314(_arch(_uni))))
		(_sig(_int cpl_timer_timeout 64 0 14315(_arch(_uni))))
		(_sig(_int cpl_timer_timeout_int -4 0 14316(_arch(_uni))))
		(_sig(_int cpl_timer_timeout_d 64 0 14317(_arch(_uni))))
		(_sig(_int cpl_timer_timeout_strb_int 64 0 14318(_arch(_uni))))
		(_sig(_int blk_lnk_up_d -3 0 14319(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM~1327 0 14320(_scalar (_to i 0 c 98))))
		(_sig(_int cpl_req_index 76 0 14320(_arch(_uni))))
		(_sig(_int cpl_permit 64 0 14321(_arch(_uni))))
		(_sig(_int req_active_int -3 0 14322(_arch(_uni))))
		(_sig(_int ld_rd_counter -3 0 14323(_arch(_uni))))
		(_sig(_int slv_rd_req_p_sent -3 0 14324(_arch(_uni))))
		(_sig(_int slave_cmpl_go_pend -3 0 14325(_arch(_uni))))
		(_sig(_int cmpl_rdy_pend 64 0 14326(_arch(_uni))))
		(_type(_int read_reqSM_STATES 0 14332(_enum1 idle check send_req wait_for_open_slot (_to i 0 i 3))))
		(_sig(_int read_reqSM_cs 77 0 14336(_arch(_uni))))
		(_sig(_int read_reqSM_ns 77 0 14337(_arch(_uni))))
		(_type(_int read_dataSM_STATES 0 14339(_enum1 idle wait_for_cpl load_read_counter first_bram_read str_data str_done wait_slot_clr (_to i 0 i 6))))
		(_sig(_int read_dataSM_cs 78 0 14346(_arch(_uni))))
		(_sig(_int read_dataSM_ns 78 0 14347(_arch(_uni))))
		(_sig(_int read_dataSM_cs_d 78 0 14348(_arch(_uni))))
		(_type(_int arid_dependencySM_STATES 0 14350(_enum1 idle find_history_match set_dependency clear_dependency (_to i 0 i 3))))
		(_sig(_int arid_dependencySM_cs 79 0 14354(_arch(_uni))))
		(_sig(_int arid_dependencySM_ns 79 0 14355(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~1341 0 14462(_scalar (_to i 0 c 99))))
		(_var(_int address -2 0 14580(_prcs 27)))
		(_var(_int first_zero -9 0 14599(_prcs 28)))
		(_var(_int first_match -9 0 14600(_prcs 28)))
		(_type(_int ~INTEGER~range~0~to~HISTORY_SIZE~13 0 14601(_scalar (_to i 0 c 100))))
		(_var(_int index_save 81 0 14601(_prcs 28)))
		(_type(_int ~UNSIGNED{0~to~HISTORY_SIZE-1}~13 0 14602(_array -3((_to i 0 c 101)))))
		(_var(_int clear_mask8 82 0 14602(_prcs 28)))
		(_type(_int ~UNSIGNED{0~to~3}~13 0 14603(_array -3((_to i 0 i 3)))))
		(_var(_int clear_mask4 83 0 14603(_prcs 28(_string \"1110"\))))
		(_var(_int first_match -9 0 14690(_prcs 30)))
		(_type(_int ~INTEGER~range~0~to~8~13 0 14843(_scalar (_to i 0 i 8))))
		(_var(_int index_save 84 0 14843(_prcs 33)))
		(_var(_int first_zero -9 0 14912(_prcs 34)))
		(_type(_int ~INTEGER~range~0~to~HISTORY_SIZE~1353 0 14913(_scalar (_to i 0 c 102))))
		(_var(_int index_save 85 0 14913(_prcs 34)))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~1355 0 15038(_scalar (_to i 0 c 103))))
		(_prcs
			(line__14359(_arch 0 0 14359(_assignment(_alias((s_axi_rlast)(s_axi_rlast_int)))(_simpleassign BUF)(_trgt(15))(_sens(64)))))
			(line__14360(_arch 1 0 14360(_assignment(_trgt(13))(_sens(65)))))
			(line__14361(_arch 2 0 14361(_assignment(_alias((s_axi_rresp)(s_axi_rresp_int)))(_trgt(14))(_sens(66)))))
			(line__14362(_arch 3 0 14362(_assignment(_alias((s_axi_arready)(arready_int)))(_simpleassign BUF)(_trgt(9))(_sens(63)))))
			(line__14363(_arch 4 0 14363(_assignment(_alias((s_axi_rvalid)(rvalid_int)))(_simpleassign BUF)(_trgt(16))(_sens(67)))))
			(line__14364(_arch 5 0 14364(_assignment(_alias((illegal_burst)(illegal_burst_int)))(_simpleassign BUF)(_trgt(41))(_sens(68)))))
			(line__14365(_arch 6 0 14365(_assignment(_alias((bar_error)(bar_error_int)))(_simpleassign BUF)(_trgt(42))(_sens(69)))))
			(line__14366(_arch 7 0 14366(_assignment(_trgt(12))(_sens(51)(82)))))
			(line__14367(_arch 8 0 14367(_assignment(_trgt(18))(_sens(51)(56)))))
			(line__14368(_arch 9 0 14368(_assignment(_trgt(43))(_sens(114)))))
			(line__14371(_arch 10 0 14371(_assignment(_trgt(66))(_sens(73)(82)(99)(127)(49)))))
			(line__14377(_arch 11 0 14377(_assignment(_trgt(31))(_sens(56)))))
			(line__14378(_arch 12 0 14378(_assignment(_alias((req_active)(req_active_int)))(_simpleassign BUF)(_trgt(30))(_sens(118)))))
			(line__14379(_arch 13 0 14379(_assignment(_alias((rdata_str_done)(rdata_str_done_int)))(_simpleassign BUF)(_trgt(38))(_sens(80)))))
			(line__14380(_arch 14 0 14380(_assignment(_trgt(37))(_sens(82)))))
			(line__14381(_arch 15 0 14381(_assignment(_alias((araddr_2lsbs)(araddr_reg(d_1_0))))(_trgt(28))(_sens(52(d_1_0))))))
			(line__14382(_arch 16 0 14382(_assignment(_alias((first_word_offset)(first_word_offset_int)))(_trgt(40))(_sens(76)))))
			(line__14385(_arch 17 0 14385(_assignment(_trgt(35))(_sens(54)(79)(82))(_mon))))
			(line__14387(_arch 18 0 14387(_assignment(_alias((rdata_bram_rd_en)(rdata_bram_rd_en_int)))(_simpleassign BUF)(_trgt(34))(_sens(78)))))
			(line__14390(_arch 19 0 14390(_assignment(_alias((length_bytes)(pu_length_bytes)))(_trgt(26))(_sens(93)))))
			(line__14392(_arch 20 0 14392(_assignment(_trgt(93))(_sens(52(d_6_0))(52(d_5_0))(52(d_4_0))(52(d_3_0))(52(d_2_0))(52(d_1_0))(52(d_0_0))(91)(92)))))
			(line__14404(_arch 21 0 14404(_assignment(_trgt(29))(_sens(52(d_1_0))(93(d_1_0)))(_mon))))
			(line__14412(_arch 22 0 14412(_assignment(_trgt(77))(_sens(3(d_3_2))(3(2))))))
			(line__14419(_arch 23 0 14419(_assignment(_trgt(25))(_sens(52(_range 104))(52(_range 105))(52(_range 106))(52(_range 107))(56)(76))(_read(52(_range 108))(52(_range 109))(52(_range 110))(52(_range 111))))))
			(slv_rd_req_p_sent_proccess(_arch 27 0 14451(_prcs(_trgt(120))(_sens(0)(118)(1))(_dssslsensitivity 1)(_read(63)(8)(23)))))
			(read_reqSM_comb(_arch 29 0 14468(_prcs(_simple)(_trgt(63)(68)(69)(70)(71)(87)(118)(124))(_sens(55)(56)(62)(84)(99)(120)(123)(32)(49)(50)(8)(20)))))
			(read_reqSM_sync(_arch 30 0 14529(_prcs(_trgt(51)(52)(53)(54)(55)(76)(91)(92)(123)(19)(27))(_sens(0)(56)(62)(63)(71)(77)(124)(1)(2)(3)(4)(5)(7)(8)(10)(11)(23))(_dssslsensitivity 1))))
			(BAR_decoder(_arch 31 0 14565(_prcs(_simple)(_trgt(62))(_sens(52))(_read(62)))))
			(pend_rdreq_status_comb(_arch 32 0 14597(_prcs(_simple)(_trgt(57)(59)(61)(84)(85)(89))(_sens(51)(56)(58)(60)(68)(69)(82)(87)(88)(105)(32))(_read(59)(61)))))
			(pend_rdreq_status_sync(_arch 33 0 14655(_prcs(_trgt(56)(58)(60)(86)(88)(90)(105))(_sens(0)(57)(59)(61)(80)(85)(86)(88)(89)(1))(_dssslsensitivity 1))))
			(arid_dependencySM_comb(_arch 34 0 14687(_prcs(_simple)(_trgt(95)(98)(102)(103)(129))(_sens(51)(58)(60)(82)(88)(94)(96)(97)(100)(101)(104)(105)(128))(_read(98)))))
			(arid_dependencySM_sync(_arch 35 0 14761(_prcs(_trgt(94)(96)(97)(100)(101)(104)(128))(_sens(0)(56)(80)(88)(95)(98)(102)(103)(129)(32)(1))(_dssslsensitivity 1))))
			(rresp_gen(_arch 36 0 14804(_prcs(_trgt(99)(115))(_sens(0)(56)(68)(69)(71)(73)(80)(82)(88)(90)(105)(114)(115)(127)(44)(45)(46)(48)(49)(1))(_dssslsensitivity 1))))
			(completion_permission_proc(_arch 37 0 14842(_prcs(_simple)(_trgt(116)(117)(121)(122)(21))(_sens(0))(_read(56)(68)(69)(82)(90)(105)(108)(116)(117)(121)(122)(33)(49)(1)(22)(24)))))
			(read_dataSM_comb(_arch 38 0 14909(_prcs(_simple)(_trgt(64)(65)(67)(73)(78)(80)(83)(119)(126)(39)(47))(_sens(54)(79)(82)(85)(90)(97)(100)(101)(106)(117)(125)(33)(36)(46)(17)(24)))))
			(read_dataSM_sync(_arch 39 0 14993(_prcs(_trgt(82)(125)(127))(_sens(0)(83)(125)(126)(1))(_dssslsensitivity 1))))
			(rd_counter_proc(_arch 40 0 15008(_prcs(_trgt(79))(_sens(0)(54)(78)(79)(82)(119)(1))(_dssslsensitivity 1)(_mon))))
			(line__15027(_arch 41 0 15027(_assignment(_trgt(107)))))
			(cpl_timer_timeout_delay(_arch 44 0 15071(_prcs(_trgt(113))(_sens(0)(111)(1))(_dssslsensitivity 1))))
			(cpl_timer_timeout_strb_process(_arch 45 0 15082(_prcs(_simple)(_trgt(114))(_sens(111)(113))(_read(114)))))
		)
		(_subprogram
			(_ext log2(4 6))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.tag_cpl_status_clr_array(2 tag_cpl_status_clr_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.first_word_offset_array(2 first_word_offset_array)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_split (51)(54)(76)(99)
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_pcie_mm_s_pkg))(ieee(NUMERIC_STD))(lib_pkg_v1_0_2(lib_pkg))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(515)
		(514)
		(131586)
		(33686018 2)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(50463234)
		(50528770)
		(50529026)
		(50529027)
		(514)
		(770)
		(33686019)
		(33686275)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1163219540)
		(33686018)
		(33686018 33686018)
		(514)
		(33686018 33686018)
		(131586)
		(0 0 0 0 0 0 0 0)
		(50529027 33751811)
		(33751811)
		(33686018 50463234)
		(33686018)
		(514)
		(1397506374 69)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . structure 112 -1)
)
V 000050 55 20984         1580965245491 structure
(_unit VHDL(axi_slave_write 0 15179(structure 0 15262))
	(_version vde)
	(_time 1580965245492 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code 7e2e2e7e2329236b287d7b713d242e7978787b7b287979)
	(_ent
		(_time 1580965245483)
	)
	(_object
		(_type(_int ~STRING~12 0 15182(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 15182(_ent(_string \"virtex7"\))))
		(_gen(_int C_S_AXI_ID_WIDTH -2 0 15183 \4\ (_ent gms((i 4)))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -2 0 15184 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -2 0 15185 \32\ (_ent gms((i 32)))))
		(_gen(_int C_AXIBAR_NUM -2 0 15186 \6\ (_ent gms((i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 15187(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_0 1 0 15187(_ent gms(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~121 0 15188(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_0 2 0 15188(_ent gms(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~122 0 15189(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_1 3 0 15189(_ent gms(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~123 0 15190(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_1 4 0 15190(_ent gms(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~124 0 15191(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_2 5 0 15191(_ent gms(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~125 0 15192(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_2 6 0 15192(_ent gms(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~126 0 15193(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_3 7 0 15193(_ent gms(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~127 0 15194(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_3 8 0 15194(_ent gms(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~128 0 15195(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_4 9 0 15195(_ent gms(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~129 0 15196(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_4 10 0 15196(_ent gms(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1210 0 15197(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_5 11 0 15197(_ent gms(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1211 0 15198(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_5 12 0 15198(_ent gms(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STRING~1212 0 15199(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_AXIBAR_CHK_SLV_ERR 13 0 15199(_ent gms(_string \"FALSE"\))))
		(_port(_int s_axi_aclk -3 0 15204(_ent(_in)(_event))))
		(_port(_int reset -3 0 15205(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~12 0 15208(_array -3((_dto c 47 i 0)))))
		(_port(_int s_axi_awid 14 0 15208(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 15209(_array -3((_dto c 48 i 0)))))
		(_port(_int s_axi_awaddr 15 0 15209(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15210(_array -3((_dto i 3 i 0)))))
		(_port(_int s_axi_awregion 16 0 15210(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15211(_array -3((_dto i 7 i 0)))))
		(_port(_int s_axi_awlen 17 0 15211(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15212(_array -3((_dto i 2 i 0)))))
		(_port(_int s_axi_awsize 18 0 15212(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15213(_array -3((_dto i 1 i 0)))))
		(_port(_int s_axi_awburst 19 0 15213(_ent(_in))))
		(_port(_int s_axi_awvalid -3 0 15214(_ent(_in))))
		(_port(_int s_axi_awready -3 0 15215(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~12 0 15218(_array -3((_dto c 49 i 0)))))
		(_port(_int s_axi_wdata 20 0 15218(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8-1~downto~0}~12 0 15219(_array -3((_dto c 50 i 0)))))
		(_port(_int s_axi_wstrb 21 0 15219(_ent(_in))))
		(_port(_int s_axi_wlast -3 0 15220(_ent(_in))))
		(_port(_int s_axi_wvalid -3 0 15221(_ent(_in))))
		(_port(_int s_axi_wready -3 0 15222(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1214 0 15225(_array -3((_dto c 51 i 0)))))
		(_port(_int s_axi_bid 22 0 15225(_ent(_out))))
		(_port(_int s_axi_bresp 19 0 15226(_ent(_out))))
		(_port(_int s_axi_bvalid -3 0 15227(_ent(_out))))
		(_port(_int s_axi_bready -3 0 15228(_ent(_in))))
		(_port(_int pend_slv_wr_cnt 19 0 15231(_ent(_out))))
		(_port(_int cmpl_slv_wr_cnt 19 0 15232(_ent(_out))))
		(_port(_int slv_write_idle -3 0 15233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~1216 0 15235(_array -3((_dto c 52 i 0)))))
		(_port(_int wdata 23 0 15235(_ent(_out))))
		(_port(_int wdata_valid -3 0 15236(_ent(_out))))
		(_port(_int first_word_offset -2 0 15237(_ent(_out))))
		(_port(_int wdata_fifo_full -3 0 15238(_ent(_in))))
		(_port(_int wdata_fifo_allmost_full -3 0 15239(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1218 0 15240(_array -3((_dto c 53 i 0)))))
		(_port(_int waddr 24 0 15240(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{12~downto~0}~12 0 15241(_array -3((_dto i 12 i 0)))))
		(_port(_int length_bytes 25 0 15241(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIBAR_NUM-1~downto~0}~12 0 15242(_array -3((_dto c 54 i 0)))))
		(_port(_int wbarhit 26 0 15242(_ent(_out))))
		(_port(_int first_BE 16 0 15243(_ent(_out))))
		(_port(_int first_BE_valid -3 0 15244(_ent(_out))))
		(_port(_int last_BE 16 0 15245(_ent(_out))))
		(_port(_int last_BE_valid -3 0 15246(_ent(_out))))
		(_port(_int wdata_str_done -3 0 15247(_ent(_in))))
		(_port(_int wdata_str_start -3 0 15248(_ent(_in))))
		(_port(_int illegal_burst -3 0 15249(_ent(_out))))
		(_port(_int illegal_burst_trns -3 0 15250(_ent(_out))))
		(_port(_int bar_error_trns -3 0 15251(_ent(_out))))
		(_port(_int block_trns_lnkdwn -3 0 15252(_ent(_out))))
		(_port(_int blk_lnk_up -3 0 15253(_ent(_in))))
		(_port(_int m_axis_rw_tvalid -3 0 15254(_ent(_in))))
		(_port(_int pcie_bme -3 0 15255(_ent(_in))))
		(_port(_int tlp_str_start -3 0 15256(_ent(_in))))
		(_port(_int wr_ptr -3 0 15257(_ent(_out))))
		(_port(_int rd_ptr -3 0 15258(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15266(_array -3((_dto i 31 i 0)))))
		(_type(_int addr_array_type 0 15266(_array 27((_uto i 0 i 2147483647)))))
		(_type(_int ~addr_array_type~13 0 15268(_array 27((_to i 0 i 5)))))
		(_cnst(_int C_BAR_ADDR_MASK_ARRAY 29 0 15268(_arch gms(_code 55))))
		(_type(_int ~addr_array_type~131 0 15276(_array 27((_to i 0 i 5)))))
		(_cnst(_int C_BAR_HIGHADDR_ARRAY 30 0 15276(_arch gms(_code 56))))
		(_type(_int ~addr_array_type~133 0 15283(_array 27((_to i 0 i 5)))))
		(_cnst(_int C_BAR_ARRAY 31 0 15283(_arch gms(_code 57))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~13 0 15290(_array -3((_dto c 58 i 0)))))
		(_type(_int wid_array 0 15290(_array 32((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 15291(_array -3((_dto c 59 i 0)))))
		(_type(_int waddr_array 0 15291(_array 34((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15292(_array -3((_dto i 3 i 0)))))
		(_type(_int wregion_array 0 15292(_array 36((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15293(_array -3((_dto i 7 i 0)))))
		(_type(_int wlength_array 0 15293(_array 38((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15294(_array -3((_dto i 2 i 0)))))
		(_type(_int wsize_array 0 15294(_array 40((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 15295(_array -3((_dto i 1 i 0)))))
		(_type(_int wburst_array 0 15295(_array 42((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIBAR_NUM-1~downto~0}~13 0 15296(_array -3((_dto c 60 i 0)))))
		(_type(_int barhit_array 0 15296(_array 44((_to i 0 i 1)))))
		(_sig(_int wid_reg 33 0 15298(_arch(_uni(((_others(i 2)))((_others(i 2))))))))
		(_sig(_int waddr_reg 35 0 15299(_arch(_uni))))
		(_sig(_int wregion_reg 37 0 15300(_arch(_uni))))
		(_sig(_int wlength_reg 39 0 15301(_arch(_uni))))
		(_sig(_int wsize_reg 41 0 15302(_arch(_uni))))
		(_sig(_int wburst_reg 43 0 15303(_arch(_uni))))
		(_sig(_int barhit_reg 45 0 15304(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15306(_array -3((_dto i 5 i 0)))))
		(_cnst(_int ZEROS 46 0 15306(_arch(_string \"000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIBAR_NUM-1~downto~0}~1312 0 15307(_array -3((_dto c 61 i 0)))))
		(_sig(_int barhit 47 0 15307(_arch(_uni))))
		(_sig(_int awready_int -3 0 15308(_arch(_uni((i 2))))))
		(_sig(_int bvalid_ack -3 0 15309(_arch(_uni((i 2))))))
		(_sig(_int en_bvalid -3 0 15310(_arch(_uni))))
		(_sig(_int bvalid_int -3 0 15311(_arch(_uni((i 2))))))
		(_sig(_int illegal_burst_int -3 0 15312(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 15313(_array -3((_dto i 1 i 0)))))
		(_sig(_int illegal_burst_log 48 0 15313(_arch(_uni))))
		(_sig(_int bar_error_int -3 0 15314(_arch(_uni))))
		(_sig(_int bar_error_log 48 0 15315(_arch(_uni))))
		(_sig(_int bresp_int 43 0 15316(_arch(_uni(((_others(i 2)))((_others(i 2))))))))
		(_sig(_int req_active -3 0 15317(_arch(_uni))))
		(_sig(_int en_barhit -3 0 15318(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~1315 0 15319(_scalar (_to i 0 i 1))))
		(_sig(_int wr_req_ptr_in 49 0 15319(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~1~1316 0 15320(_scalar (_to i 0 i 1))))
		(_sig(_int wr_req_ptr_out 50 0 15320(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~1~to~16~13 0 15321(_scalar (_to i 1 i 16))))
		(_sig(_int size 51 0 15321(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~16~1317 0 15322(_scalar (_to i 1 i 16))))
		(_sig(_int num_beats 52 0 15322(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~16~13 0 15323(_scalar (_to i 0 i 16))))
		(_sig(_int beat_count 53 0 15323(_arch(_uni))))
		(_sig(_int en_first_wdata -3 0 15324(_arch(_uni))))
		(_sig(_int en_wdata -3 0 15325(_arch(_uni))))
		(_sig(_int write_done -3 0 15326(_arch(_uni))))
		(_cnst(_int NUM_STROBES -2 0 15328(_arch gms(_code 62))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_STROBES-1~downto~0}~13 0 15329(_array -3((_dto c 63 i 0)))))
		(_type(_int strobe_array 0 15329(_array 54((_to i 0 i 3)))))
		(_sig(_int strobe_pipe 55 0 15330(_arch(_uni))))
		(_sig(_int en_strobes2 -3 0 15333(_arch(_uni))))
		(_sig(_int en_first_BE_valid -3 0 15334(_arch(_uni))))
		(_sig(_int last_BE_valid_int -3 0 15335(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{12~downto~0}~13 0 15336(_array -3((_dto i 12 i 0)))))
		(_sig(_int length_bytes_int 56 0 15336(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{C_S_AXI_DATA_WIDTH/32-1}~13 0 15337(_scalar (_to i 0 c 64))))
		(_sig(_int first_word_offset_int 57 0 15337(_arch(_uni((i 0))))))
		(_sig(_int last_word_offset -2 0 15338(_arch(_uni((i 0))))))
		(_sig(_int wdata_valid_int -3 0 15339(_arch(_uni))))
		(_sig(_int en_wdata_d -3 0 15340(_arch(_uni))))
		(_sig(_int s_axi_wready_int -3 0 15341(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~1~1318 0 15342(_scalar (_to i 0 i 1))))
		(_sig(_int wr_req_ptr_in_inv 58 0 15342(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~1~1319 0 15343(_scalar (_to i 0 i 1))))
		(_sig(_int wr_req_ptr_out_int 59 0 15343(_arch(_uni((i 0))))))
		(_sig(_int blk_lnk_up_d -3 0 15344(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 15345(_scalar (_to i 0 i 2))))
		(_sig(_int blk_lnk_down_reqs 60 0 15345(_arch(_uni))))
		(_sig(_int pend_slv_wr_cnt_int 48 0 15346(_arch(_uni))))
		(_sig(_int cmpl_slv_wr_cnt_int 48 0 15347(_arch(_uni))))
		(_sig(_int slv_write_idle_int -3 0 15348(_arch(_uni))))
		(_sig(_int two_req_indicator -3 0 15349(_arch(_uni))))
		(_sig(_int null_beat_count -2 0 15350(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1321 0 15351(_array -3((_dto c 65 i 0)))))
		(_sig(_int address_offset 61 0 15351(_arch(_uni))))
		(_sig(_int find_first_word_offset -3 0 15352(_arch(_uni))))
		(_sig(_int wr_ptr_incr -3 0 15354(_arch(_uni))))
		(_sig(_int rd_ptr_incr -3 0 15355(_arch(_uni))))
		(_sig(_int normalize_rd_ptr -3 0 15356(_arch(_uni))))
		(_sig(_int wr_ptr_int -3 0 15357(_arch(_uni))))
		(_sig(_int rd_ptr_int -3 0 15358(_arch(_uni))))
		(_sig(_int wdata_str_done_sticky -3 0 15359(_arch(_uni))))
		(_sig(_int wdata_str_start_sticky -3 0 15360(_arch(_uni))))
		(_sig(_int wdata_str_start_d -3 0 15361(_arch(_uni))))
		(_sig(_int last_bresp_ok -3 0 15362(_arch(_uni))))
		(_sig(_int wdata_str_done_and_bresp_ok -3 0 15363(_arch(_uni))))
		(_type(_int write_reqSM_STATES 0 15369(_enum1 idle check check2 one_req_active two_req_active (_to i 0 i 4))))
		(_sig(_int write_reqSM_cs 62 0 15374(_arch(_uni))))
		(_sig(_int write_reqSM_ns 62 0 15375(_arch(_uni))))
		(_type(_int first_BE_SM_STATES 0 15377(_enum1 idle first_beat (_to i 0 i 1))))
		(_sig(_int first_BE_SM_cs 63 0 15379(_arch(_uni))))
		(_sig(_int first_BE_SM_ns 63 0 15380(_arch(_uni))))
		(_type(_int write_dataSM_STATES 0 15382(_enum1 idle first_data_word data_stream done wait_tlp_start wait_str_done first_data_word_2 data_stream_2 done_2 (_to i 0 i 8))))
		(_sig(_int write_dataSM_cs 64 0 15392(_arch(_uni))))
		(_sig(_int write_dataSM_ns 64 0 15393(_arch(_uni))))
		(_cnst(_int LIMIT -2 0 15425(_int gms(_code 66))))
		(_var(_int address -2 0 15662(_prcs 25)))
		(_var(_int temp_zeros -2 0 16180(_prcs 39)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 16216(_array -3((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{NUM_STROBES,C_S_AXI_ADDR_WIDTH}\ 65 0 0(_int gms(_code 67))))
		(_prcs
			(line__15448(_arch 0 0 15448(_assignment(_alias((s_axi_awready)(awready_int)))(_simpleassign BUF)(_trgt(9))(_sens(54)))))
			(line__15449(_arch 1 0 15449(_assignment(_alias((s_axi_bvalid)(bvalid_int)))(_simpleassign BUF)(_trgt(17))(_sens(57)))))
			(line__15450(_arch 2 0 15450(_assignment(_alias((first_word_offset)(first_word_offset_int)))(_trgt(24))(_sens(78)))))
			(line__15451(_arch 3 0 15451(_assignment(_trgt(15))(_sens(46)(84)))))
			(line__15452(_arch 4 0 15452(_assignment(_trgt(83))(_sens(65)))))
			(line__15453(_arch 5 0 15453(_assignment(_trgt(16))(_sens(55)(62)(84)(40)))))
			(line__15457(_arch 6 0 15457(_assignment(_trgt(77))(_sens(49)(66)(78)(79)(91))(_mon))))
			(line__15459(_arch 7 0 15459(_assignment(_alias((length_bytes)(length_bytes_int)))(_trgt(28))(_sens(77)))))
			(line__15461(_arch 8 0 15461(_assignment(_trgt(27))(_sens(47)(66)(78)(92(_range 68))(92(_range 69))(92(_range 70))(92(_range 71)))(_read(92(_range 72))(92(_range 73))(92(_range 74))(92(_range 75))))))
			(line__15469(_arch 9 0 15469(_assignment(_trgt(67)))))
			(line__15470(_arch 10 0 15470(_assignment(_trgt(68)))))
			(line__15471(_arch 11 0 15471(_assignment(_alias((last_BE_valid)(last_BE_valid_int)))(_simpleassign BUF)(_trgt(33))(_sens(76)))))
			(line__15472(_arch 12 0 15472(_assignment(_trgt(29))(_sens(52)(66)))))
			(line__15473(_arch 13 0 15473(_assignment(_alias((wdata_valid)(wdata_valid_int)))(_simpleassign BUF)(_trgt(23))(_sens(80)))))
			(line__15474(_arch 14 0 15474(_assignment(_alias((s_axi_wready)(s_axi_wready_int)))(_simpleassign BUF)(_trgt(14))(_sens(82)))))
			(line__15475(_arch 15 0 15475(_assignment(_alias((illegal_burst)(illegal_burst_int)))(_simpleassign BUF)(_trgt(36))(_sens(58)))))
			(line__15476(_arch 16 0 15476(_assignment(_alias((pend_slv_wr_cnt)(pend_slv_wr_cnt_int)))(_trgt(19))(_sens(87)))))
			(line__15477(_arch 17 0 15477(_assignment(_alias((cmpl_slv_wr_cnt)(cmpl_slv_wr_cnt_int)))(_trgt(20))(_sens(88)))))
			(line__15478(_arch 18 0 15478(_assignment(_alias((slv_write_idle)(slv_write_idle_int)))(_simpleassign BUF)(_trgt(21))(_sens(89)))))
			(line__15480(_arch 19 0 15480(_assignment(_alias((wr_ptr)(wr_ptr_int)))(_simpleassign BUF)(_trgt(44))(_sens(97)))))
			(line__15481(_arch 20 0 15481(_assignment(_alias((rd_ptr)(rd_ptr_int)))(_simpleassign BUF)(_trgt(45))(_sens(98)))))
			(line__15482(_arch 21 0 15482(_assignment(_trgt(103))(_sens(99)(102)(34)))))
			(write_reqSM_comb(_arch 22 0 15486(_prcs(_simple)(_trgt(54)(58)(60)(63)(64)(89)(105))(_sens(51)(53)(55)(65)(66)(104)(40)(42)(8)(18)))))
			(write_reqSM_sync(_arch 23 0 15585(_prcs(_trgt(46)(47)(48)(49)(50)(51)(52)(65)(66)(84)(104))(_sens(0)(53)(54)(55)(64)(65)(66)(84)(105)(43)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(two_req_indicator_proc(_arch 24 0 15637(_prcs(_trgt(90))(_sens(0)(55)(104)(1))(_dssslsensitivity 1)(_read(40)(42)(8)))))
			(BAR_decoder(_arch 25 0 15649(_prcs(_simple)(_trgt(53))(_sens(47)(65))(_read(53)))))
			(illegal_burst_proccess(_arch 26 0 15680(_prcs(_trgt(59)(61)(85)(86))(_sens(0)(55)(58)(60)(65)(84)(85)(86)(89)(90)(40)(1))(_dssslsensitivity 1))))
			(line__15731(_arch 27 0 15731(_assignment(_trgt(39))(_sens(86)))))
			(line__15733(_arch 28 0 15733(_assignment(_trgt(37))(_sens(59)(66)))))
			(line__15734(_arch 29 0 15734(_assignment(_trgt(38))(_sens(61)(66)))))
			(bresp_gen(_arch 30 0 15736(_prcs(_trgt(62(0))(62(1))(62))(_sens(0)(55)(58)(60)(65)(84)(85)(89)(90)(40)(1))(_dssslsensitivity 1))))
			(write_dataSM_comb(_arch 31 0 15767(_prcs(_simple)(_trgt(56)(70)(71)(72)(82)(94)(95)(96)(109))(_sens(55)(56)(63)(90)(100)(102)(103)(108)(35)(43)(12)(13)(18)(25)))))
			(write_dataSM_sync(_arch 32 0 15927(_prcs(_trgt(55)(57)(97)(98)(99)(100)(101)(102)(108))(_sens(0)(55)(56)(57)(94)(95)(96)(97)(98)(101)(108)(109)(34)(35)(1)(18))(_dssslsensitivity 1))))
			(first_BE_SM_comb(_arch 33 0 16013(_prcs(_simple)(_trgt(74)(75)(107))(_sens(67)(69)(70)(71)(72)(73(0))(106)))))
			(first_BE_SM_sync(_arch 34 0 16037(_prcs(_simple)(_trgt(106)(30)(31))(_sens(0))(_read(67)(69)(70)(73(0_d_15_12))(73(0_d_11_8))(73(0_d_7_4))(73(0_d_3_0))(73(0))(74)(75)(107)(1)))))
			(strobe_pipe_proc(_arch 35 0 16073(_prcs(_trgt(73(0))(73))(_sens(0)(73)(76)(1)(11))(_dssslsensitivity 1)(_read(70)(71)))))
			(first_word_offset_proc(_arch 36 0 16090(_prcs(_trgt(78)(93))(_sens(0)(76)(1)(11))(_dssslsensitivity 1)(_read(70)(93)))))
			(last_word_offset_proc(_arch 37 0 16108(_prcs(_trgt(79))(_sens(0)(73(0))(76)(82)(1)(11)(12))(_dssslsensitivity 1))))
			(last_BE_proc(_arch 38 0 16126(_prcs(_simple)(_trgt(76)(32))(_sens(0))(_read(67)(69)(72)(73(_index 76(_range 77)))(73(_index 78(_range 79)))(73(_index 80(_range 81)))(73(_index 82(_range 83)))(73(0))(75)(77)(1)))))
			(write_databeat_counter(_arch 39 0 16179(_prcs(_simple)(_trgt(69)(91))(_sens(0))(_read(70)(71)(72)(91)(1)(11)))))
			(write_address_offset(_arch 40 0 16208(_prcs(_trgt(92))(_sens(0)(70)(71)(92)(93)(1)(11))(_dssslsensitivity 1))))
			(write_data_pipe(_arch 41 0 16229(_prcs(_simple)(_trgt(22))(_sens(0))(_read(70)(71)(80)(1)(10)(11)))))
			(en_wdata_d_proc(_arch 42 0 16249(_prcs(_trgt(81))(_sens(0)(70)(71)(1)(11))(_dssslsensitivity 1))))
			(line__16262(_arch 43 0 16262(_assignment(_alias((wdata_valid_int)(en_wdata_d)))(_simpleassign BUF)(_trgt(80))(_sens(81)))))
			(ordering_proc(_arch 44 0 16266(_prcs(_trgt(87)(88))(_sens(0)(54)(55)(87)(88)(1)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_int num_lsb_zeros 45 0 15396(_arch(_func -2)))
			(_int num_msb_zeros 46 0 15420(_arch(_func -2)))
			(_ext log2(2 6))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_split (46)(47)(48)(49)(50)(51)(52)(59)(61)(62)(73)(22)
	)
	(_use(std(standard))(ieee(std_logic_1164))(lib_pkg_v1_0_2(lib_pkg))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(std_logic_arith)))
	(_static
		(515)
		(514)
		(33686018 2)
		(514)
		(131587)
		(33686019)
		(33686275)
		(1163219540)
		(770)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686018)
		(514)
		(514)
		(33686018)
		(33751555)
		(33686018)
		(33686018)
		(33686018)
		(33686018)
		(33686018)
		(33686018)
		(33686018)
		(33686018)
		(33686018)
		(33686018)
		(514)
		(514)
		(771)
		(514)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . structure 84 -1)
)
V 000050 55 59921         1580965245517 structure
(_unit VHDL(slave_bridge 0 16375(structure 0 16524))
	(_version vde)
	(_time 1580965245518 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code 8edfdc8088d9db99888cded9c8d4dd898c8887888a8889)
	(_ent
		(_time 1580965245507)
	)
	(_comp
		(axi_pcie_v2_9_2_axi_upsizer
			(_object
				(_type(_int ~STRING~13 0 16531(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int C_FAMILY 81 0 16531(_ent(_string \"none"\))))
				(_gen(_int C_AXI_ID_WIDTH -2 0 16532(_ent((i 4)))))
				(_gen(_int C_AXI_ADDR_WIDTH -2 0 16533(_ent((i 32)))))
				(_gen(_int C_S_AXI_DATA_WIDTH -2 0 16534(_ent((i 32)))))
				(_gen(_int C_M_AXI_DATA_WIDTH -2 0 16535(_ent((i 32)))))
				(_gen(_int C_AXI_SUPPORTS_USER_SIGNALS -2 0 16536(_ent((i 0)))))
				(_gen(_int C_AXI_AWUSER_WIDTH -2 0 16537(_ent((i 1)))))
				(_gen(_int C_AXI_ARUSER_WIDTH -2 0 16538(_ent((i 1)))))
				(_gen(_int C_AXI_WUSER_WIDTH -2 0 16539(_ent((i 1)))))
				(_gen(_int C_AXI_RUSER_WIDTH -2 0 16540(_ent((i 1)))))
				(_gen(_int C_AXI_BUSER_WIDTH -2 0 16541(_ent((i 1)))))
				(_gen(_int C_AXI_SUPPORTS_WRITE -2 0 16542(_ent((i 1)))))
				(_gen(_int C_AXI_SUPPORTS_READ -2 0 16543(_ent((i 1)))))
				(_gen(_int C_S_AXI_R_REGISTER -2 0 16544(_ent((i 0)))))
				(_gen(_int C_M_AXI_R_REGISTER -2 0 16545(_ent((i 0)))))
				(_gen(_int C_PACKING_LEVEL -2 0 16546(_ent((i 1)))))
				(_gen(_int C_SUPPORT_BURSTS -2 0 16547(_ent((i 1)))))
				(_gen(_int C_SINGLE_THREAD -2 0 16548(_ent((i 1)))))
				(_port(_int ARESETN -3 0 16552(_ent (_in))))
				(_port(_int ACLK -3 0 16553(_ent (_in))))
				(_port(_int S_AXI_AWID 38 0 16555(_ent (_in))))
				(_port(_int S_AXI_AWADDR 39 0 16556(_ent (_in))))
				(_port(_int S_AXI_AWLEN 40 0 16557(_ent (_in))))
				(_port(_int S_AXI_AWSIZE 41 0 16558(_ent (_in))))
				(_port(_int S_AXI_AWBURST 42 0 16559(_ent (_in))))
				(_port(_int S_AXI_AWLOCK 42 0 16560(_ent (_in))))
				(_port(_int S_AXI_AWCACHE 43 0 16561(_ent (_in))))
				(_port(_int S_AXI_AWPROT 41 0 16562(_ent (_in))))
				(_port(_int S_AXI_AWREGION 43 0 16563(_ent (_in))))
				(_port(_int S_AXI_AWQOS 43 0 16564(_ent (_in))))
				(_port(_int S_AXI_AWUSER 44 0 16565(_ent (_in))))
				(_port(_int S_AXI_AWVALID -3 0 16566(_ent (_in))))
				(_port(_int S_AXI_AWREADY -3 0 16567(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~13 0 16569(_array -3((_dto c 69 i 0)))))
				(_port(_int S_AXI_WDATA 82 0 16569(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8-1~downto~0}~13 0 16570(_array -3((_dto c 70 i 0)))))
				(_port(_int S_AXI_WSTRB 83 0 16570(_ent (_in))))
				(_port(_int S_AXI_WLAST -3 0 16571(_ent (_in))))
				(_port(_int S_AXI_WUSER 44 0 16572(_ent (_in))))
				(_port(_int S_AXI_WVALID -3 0 16573(_ent (_in))))
				(_port(_int S_AXI_WREADY -3 0 16574(_ent (_out))))
				(_port(_int S_AXI_BID 45 0 16576(_ent (_out))))
				(_port(_int S_AXI_BRESP 42 0 16577(_ent (_out))))
				(_port(_int S_AXI_BUSER 44 0 16578(_ent (_out))))
				(_port(_int S_AXI_BVALID -3 0 16579(_ent (_out))))
				(_port(_int S_AXI_BREADY -3 0 16580(_ent (_in))))
				(_port(_int S_AXI_ARID 46 0 16582(_ent (_in))))
				(_port(_int S_AXI_ARADDR 47 0 16583(_ent (_in))))
				(_port(_int S_AXI_ARLEN 40 0 16584(_ent (_in))))
				(_port(_int S_AXI_ARSIZE 41 0 16585(_ent (_in))))
				(_port(_int S_AXI_ARBURST 42 0 16586(_ent (_in))))
				(_port(_int S_AXI_ARLOCK 42 0 16587(_ent (_in))))
				(_port(_int S_AXI_ARCACHE 43 0 16588(_ent (_in))))
				(_port(_int S_AXI_ARPROT 41 0 16589(_ent (_in))))
				(_port(_int S_AXI_ARREGION 43 0 16590(_ent (_in))))
				(_port(_int S_AXI_ARQOS 43 0 16591(_ent (_in))))
				(_port(_int S_AXI_ARUSER 44 0 16592(_ent (_in))))
				(_port(_int S_AXI_ARVALID -3 0 16593(_ent (_in))))
				(_port(_int S_AXI_ARREADY -3 0 16594(_ent (_out))))
				(_port(_int S_AXI_RID 48 0 16596(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~1310 0 16597(_array -3((_dto c 71 i 0)))))
				(_port(_int S_AXI_RDATA 84 0 16597(_ent (_out))))
				(_port(_int S_AXI_RRESP 42 0 16598(_ent (_out))))
				(_port(_int S_AXI_RLAST -3 0 16599(_ent (_out))))
				(_port(_int S_AXI_RUSER 44 0 16600(_ent (_out))))
				(_port(_int S_AXI_RVALID -3 0 16601(_ent (_out))))
				(_port(_int S_AXI_RREADY -3 0 16602(_ent (_in))))
				(_port(_int M_AXI_AWID 49 0 16604(_ent (_out))))
				(_port(_int M_AXI_AWADDR 50 0 16605(_ent (_out))))
				(_port(_int M_AXI_AWLEN 40 0 16606(_ent (_out))))
				(_port(_int M_AXI_AWSIZE 41 0 16607(_ent (_out))))
				(_port(_int M_AXI_AWBURST 42 0 16608(_ent (_out))))
				(_port(_int M_AXI_AWREGION 43 0 16609(_ent (_out))))
				(_port(_int M_AXI_AWUSER 44 0 16610(_ent (_out))))
				(_port(_int M_AXI_AWVALID -3 0 16611(_ent (_out))))
				(_port(_int M_AXI_AWREADY -3 0 16612(_ent (_in))))
				(_port(_int M_AXI_AWLOCK 42 0 16613(_ent (_out))))
				(_port(_int M_AXI_AWCACHE 43 0 16614(_ent (_out))))
				(_port(_int M_AXI_AWPROT 41 0 16615(_ent (_out))))
				(_port(_int M_AXI_AWQOS 43 0 16616(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH-1~downto~0}~13 0 16618(_array -3((_dto c 72 i 0)))))
				(_port(_int M_AXI_WDATA 85 0 16618(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH/8-1~downto~0}~13 0 16619(_array -3((_dto c 73 i 0)))))
				(_port(_int M_AXI_WSTRB 86 0 16619(_ent (_out))))
				(_port(_int M_AXI_WLAST -3 0 16620(_ent (_out))))
				(_port(_int M_AXI_WUSER 44 0 16621(_ent (_out))))
				(_port(_int M_AXI_WVALID -3 0 16622(_ent (_out))))
				(_port(_int M_AXI_WREADY -3 0 16623(_ent (_in))))
				(_port(_int M_AXI_BID 51 0 16625(_ent (_in))))
				(_port(_int M_AXI_BRESP 42 0 16626(_ent (_in))))
				(_port(_int M_AXI_BUSER 44 0 16627(_ent (_in))))
				(_port(_int M_AXI_BVALID -3 0 16628(_ent (_in))))
				(_port(_int M_AXI_BREADY -3 0 16629(_ent (_out))))
				(_port(_int M_AXI_ARID 52 0 16631(_ent (_out))))
				(_port(_int M_AXI_ARADDR 53 0 16632(_ent (_out))))
				(_port(_int M_AXI_ARLEN 40 0 16633(_ent (_out))))
				(_port(_int M_AXI_ARSIZE 41 0 16634(_ent (_out))))
				(_port(_int M_AXI_ARBURST 42 0 16635(_ent (_out))))
				(_port(_int M_AXI_ARREGION 43 0 16636(_ent (_out))))
				(_port(_int M_AXI_ARUSER 43 0 16637(_ent (_out))))
				(_port(_int M_AXI_ARVALID -3 0 16638(_ent (_out))))
				(_port(_int M_AXI_ARREADY -3 0 16639(_ent (_in))))
				(_port(_int M_AXI_ARLOCK 42 0 16640(_ent (_out))))
				(_port(_int M_AXI_ARCACHE 43 0 16641(_ent (_out))))
				(_port(_int M_AXI_ARPROT 41 0 16642(_ent (_out))))
				(_port(_int M_AXI_ARQOS 43 0 16643(_ent (_out))))
				(_port(_int M_AXI_RID 54 0 16645(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH-1~downto~0}~1324 0 16646(_array -3((_dto c 74 i 0)))))
				(_port(_int M_AXI_RDATA 87 0 16646(_ent (_in))))
				(_port(_int M_AXI_RRESP 42 0 16647(_ent (_in))))
				(_port(_int M_AXI_RLAST -3 0 16648(_ent (_in))))
				(_port(_int M_AXI_RUSER 44 0 16649(_ent (_in))))
				(_port(_int M_AXI_RVALID -3 0 16650(_ent (_in))))
				(_port(_int M_AXI_RREADY -3 0 16651(_ent (_out))))
			)
		)
	)
	(_inst comp_axi_slave_write 0 16971(_ent . axi_slave_write)
		(_gen
			((C_FAMILY)(_code 75))
			((C_S_AXI_ID_WIDTH)(_code 76))
			((C_S_AXI_ADDR_WIDTH)(_code 77))
			((C_S_AXI_DATA_WIDTH)(_code 78))
			((C_AXIBAR_NUM)(_code 79))
			((C_AXIBAR_0)(_code 80))
			((C_AXIBAR_HIGHADDR_0)(_code 81))
			((C_AXIBAR_1)(_code 82))
			((C_AXIBAR_HIGHADDR_1)(_code 83))
			((C_AXIBAR_2)(_code 84))
			((C_AXIBAR_HIGHADDR_2)(_code 85))
			((C_AXIBAR_3)(_code 86))
			((C_AXIBAR_HIGHADDR_3)(_code 87))
			((C_AXIBAR_4)(_code 88))
			((C_AXIBAR_HIGHADDR_4)(_code 89))
			((C_AXIBAR_5)(_code 90))
			((C_AXIBAR_HIGHADDR_5)(_code 91))
			((C_AXIBAR_CHK_SLV_ERR)(_code 92))
		)
		(_port
			((s_axi_aclk)(s_axi_aclk))
			((reset)(reset))
			((s_axi_awid)(sig_m_axi_awid))
			((s_axi_awaddr)(sig_m_axi_awaddr))
			((s_axi_awregion)(sig_m_axi_awregion))
			((s_axi_awlen)(sig_m_axi_awlen))
			((s_axi_awsize)(sig_m_axi_awsize))
			((s_axi_awburst)(sig_m_axi_awburst))
			((s_axi_awvalid)(sig_m_axi_awvalid))
			((s_axi_awready)(sig_m_axi_awready))
			((s_axi_wdata)(sig_m_axi_wdata))
			((s_axi_wstrb)(sig_m_axi_wstrb))
			((s_axi_wlast)(sig_m_axi_wlast))
			((s_axi_wvalid)(sig_m_axi_wvalid))
			((s_axi_wready)(sig_m_axi_wready))
			((s_axi_bid)(sig_m_axi_bid))
			((s_axi_bresp)(sig_m_axi_bresp))
			((s_axi_bvalid)(sig_m_axi_bvalid))
			((s_axi_bready)(sig_m_axi_bready))
			((pend_slv_wr_cnt)(pend_slv_wr_cnt_sig))
			((cmpl_slv_wr_cnt)(cmpl_slv_wr_cnt_sig))
			((slv_write_idle)(sig_slv_write_idle))
			((wdata)(wdata))
			((wdata_valid)(wdata_valid))
			((first_word_offset)(wfirst_word_offset))
			((wdata_fifo_full)(wdata_fifo_full))
			((wdata_fifo_allmost_full)(wdata_fifo_allmost_full))
			((waddr)(waddr))
			((length_bytes)(wlength_bytes))
			((wbarhit)(wbarhit))
			((first_BE)(wfirst_BE))
			((first_BE_valid)(wfirst_BE_valid))
			((last_BE)(wlast_BE))
			((last_BE_valid)(wlast_BE_valid))
			((wdata_str_done)(wdata_str_done))
			((wdata_str_start)(wdata_str_start))
			((illegal_burst)(illegal_burst_wr))
			((illegal_burst_trns)(illegal_burst_trns_wr))
			((bar_error_trns)(bar_error_trns_wr))
			((block_trns_lnkdwn)(block_trns_lnkdwn))
			((blk_lnk_up)(blk_lnk_up))
			((m_axis_rw_tvalid)(sig_m_axis_rw_tvalid))
			((pcie_bme)(sig_pcie_bme))
			((tlp_str_start)(sig_tlp_str_start))
			((wr_ptr)(wr_ptr))
			((rd_ptr)(rd_ptr))
		)
	)
	(_inst comp_axi_slave_read 0 17053(_ent . axi_slave_read)
		(_gen
			((C_FAMILY)(_code 93))
			((C_S_AXI_ID_WIDTH)(_code 94))
			((C_S_AXI_ADDR_WIDTH)(_code 95))
			((C_S_AXI_DATA_WIDTH)(_code 96))
			((C_COMP_TIMEOUT)(_code 97))
			((C_USER_CLK_FREQ)(_code 98))
			((C_USER_CLK2_DIV2)(_code 99))
			((C_S_AXI_SUPPORTS_NARROW_BURST)(_code 100))
			((C_AXIREAD_NUM)(_code 101))
			((C_RD_BUFFER_ADDR_SIZE)(_code 102))
			((C_AXIBAR_NUM)(_code 103))
			((C_AXIBAR_0)(_code 104))
			((C_AXIBAR_HIGHADDR_0)(_code 105))
			((C_AXIBAR_1)(_code 106))
			((C_AXIBAR_HIGHADDR_1)(_code 107))
			((C_AXIBAR_2)(_code 108))
			((C_AXIBAR_HIGHADDR_2)(_code 109))
			((C_AXIBAR_3)(_code 110))
			((C_AXIBAR_HIGHADDR_3)(_code 111))
			((C_AXIBAR_4)(_code 112))
			((C_AXIBAR_HIGHADDR_4)(_code 113))
			((C_AXIBAR_5)(_code 114))
			((C_AXIBAR_HIGHADDR_5)(_code 115))
			((C_AXIBAR_CHK_SLV_ERR)(_code 116))
		)
		(_port
			((s_axi_aclk)(s_axi_aclk))
			((reset)(reset))
			((s_axi_arid)(sig_m_axi_arid))
			((s_axi_araddr)(sig_m_axi_araddr))
			((s_axi_arregion)(sig_m_axi_arregion))
			((s_axi_arlen)(sig_m_axi_arlen))
			((s_axi_arsize)(sig_m_axi_arsize))
			((s_axi_arburst)(sig_m_axi_arburst))
			((s_axi_arvalid)(sig_m_axi_arvalid))
			((s_axi_arready)(sig_m_axi_arready))
			((pu_axi_arlen)(pu_axi_arlen_d))
			((pu_axi_arsize)(pu_axi_arsize_d))
			((s_axi_rid)(sig_m_axi_rid))
			((s_axi_rdata)(sig_m_axi_rdata))
			((s_axi_rresp)(sig_m_axi_rresp))
			((s_axi_rlast)(sig_m_axi_rlast))
			((s_axi_rvalid)(sig_m_axi_rvalid))
			((s_axi_rready)(sig_m_axi_rready))
			((m_axis_rr_tid)(m_axis_rr_tid))
			((slave_read_req_p)(slrdready))
			((slave_rd_req_go)(slrdsend))
			((slave_cmpl_rdy_p)(slcplready))
			((slave_cmpl_go)(slcplsend))
			((slv_write_idle)(sig_slv_write_idle))
			((master_wr_idle)(master_wr_idle))
			((raddr)(raddr))
			((length_bytes)(rlength_bytes))
			((rbarhit)(rbarhit))
			((araddr_2lsbs)(araddr_2lsbs))
			((last_BE)(rlast_BE))
			((req_active)(rreq_active))
			((req_active_ptr)(req_active_ptr))
			((read_req_sent)(read_req_sent))
			((tag_cpl_status_clr)(tag_cpl_status_clr))
			((rdata_bram_rd_en)(rdata_bram_rd_en))
			((rdata_bram_addr)(rdata_bram_addr))
			((rdata)(rdata))
			((cpl_index)(cpl_index))
			((rdata_str_done)(rdata_str_done))
			((rdata_str_start)(rdata_str_start))
			((first_word_offset)(first_word_offset))
			((illegal_burst)(illegal_burst_rd))
			((bar_error)(bar_error_rd))
			((cpl_timer_timeout_strb)(cpl_timer_timeout_strb))
			((unsupported_req)(unsupported_req))
			((completer_abort)(completer_abort))
			((poisoned_req)(poisoned_req))
			((header_ep)(header_ep))
			((rd_req_index_err)(rd_req_index_err))
			((blk_lnk_up)(blk_lnk_up))
			((pcie_bme)(sig_pcie_bme))
		)
	)
	(_inst comp_write_data_fifo 0 17146(_ent lib_fifo_v1_0_14 sync_fifo_fg)
		(_gen
			((C_FAMILY)(_code 117))
			((C_DCOUNT_WIDTH)(_code 118))
			((C_HAS_DCOUNT)(_code 119))
			((C_HAS_ALMOST_FULL)(_code 120))
			((C_MEMORY_TYPE)(_code 121))
			((C_READ_DATA_WIDTH)(_code 122))
			((C_READ_DEPTH)(_code 123))
			((C_PRELOAD_REGS)(_code 124))
			((C_PRELOAD_LATENCY)(_code 125))
			((C_WRITE_DATA_WIDTH)(_code 126))
			((C_WRITE_DEPTH)(_code 127))
		)
		(_port
			((Clk)(s_axi_aclk))
			((Sinit)(reset_inv_wr_fifo))
			((Din)(wdata1))
			((Wr_en)(wdata_valid1))
			((Rd_en)(wdata_fifo_rd_en1))
			((Dout)(wdata_fifo_dout1))
			((Almost_full)(wdata_fifo_allmost_full1))
			((Full)(wdata_fifo_full1))
			((Empty)(wdata_fifo_empty1))
		)
	)
	(_inst comp_write_data_fifo2 0 17172(_ent lib_fifo_v1_0_14 sync_fifo_fg)
		(_gen
			((C_FAMILY)(_code 128))
			((C_DCOUNT_WIDTH)(_code 129))
			((C_HAS_DCOUNT)(_code 130))
			((C_HAS_ALMOST_FULL)(_code 131))
			((C_MEMORY_TYPE)(_code 132))
			((C_READ_DATA_WIDTH)(_code 133))
			((C_READ_DEPTH)(_code 134))
			((C_PRELOAD_REGS)(_code 135))
			((C_PRELOAD_LATENCY)(_code 136))
			((C_WRITE_DATA_WIDTH)(_code 137))
			((C_WRITE_DEPTH)(_code 138))
		)
		(_port
			((Clk)(s_axi_aclk))
			((Sinit)(reset_inv_wr_fifo))
			((Din)(wdata2))
			((Wr_en)(wdata_valid2))
			((Rd_en)(wdata_fifo_rd_en2))
			((Dout)(wdata_fifo_dout2))
			((Almost_full)(wdata_fifo_allmost_full2))
			((Full)(wdata_fifo_full2))
			((Empty)(wdata_fifo_empty2))
		)
	)
	(_inst comp_read_data_bram 0 17200(_ent lib_bmg_v1_0_13 blk_mem_gen_wrapper)
		(_gen
			((c_family)(_code 139))
			((c_byte_size)(_code 140))
			((c_write_width_a)(_code 141))
			((c_read_width_a)(_code 142))
			((c_write_depth_a)(_code 143))
			((c_read_depth_a)(_code 144))
			((c_addra_width)(_code 145))
			((c_use_byte_wea)(_code 146))
			((c_wea_width)(_code 147))
			((c_write_width_b)(_code 148))
			((c_read_width_b)(_code 149))
			((c_write_depth_b)(_code 150))
			((c_read_depth_b)(_code 151))
			((c_addrb_width)(_code 152))
		)
		(_port
			((clka)(s_axi_aclk))
			((dina)(data_stream_out))
			((addra)(cpl_buffer_addr))
			((ena)(_code 153))
			((wea)(wea))
			((clkb)(s_axi_aclk))
			((dinb)(_code 154))
			((addrb)(rdata_bram_addr))
			((enb)(rdata_bram_rd_en))
			((web)(_code 155))
			((doutb)(rdata))
		)
	)
	(_inst comp_slave_write_req_tlp 0 17234(_ent . slave_write_req_tlp)
		(_gen
			((C_FAMILY)(_code 156))
			((C_S_AXI_ADDR_WIDTH)(_code 157))
			((C_S_AXI_DATA_WIDTH)(_code 158))
			((C_M_AXIS_DATA_WIDTH)(_code 159))
			((C_AXIBAR_NUM)(_code 160))
			((C_AXIBAR_0)(_code 161))
			((C_AXIBAR_HIGHADDR_0)(_code 162))
			((C_AXIBAR_1)(_code 163))
			((C_AXIBAR_HIGHADDR_1)(_code 164))
			((C_AXIBAR_2)(_code 165))
			((C_AXIBAR_HIGHADDR_2)(_code 166))
			((C_AXIBAR_3)(_code 167))
			((C_AXIBAR_HIGHADDR_3)(_code 168))
			((C_AXIBAR_4)(_code 169))
			((C_AXIBAR_HIGHADDR_4)(_code 170))
			((C_AXIBAR_5)(_code 171))
			((C_AXIBAR_HIGHADDR_5)(_code 172))
			((C_AXIBAR_AS_0)(_code 173))
			((C_AXIBAR_AS_1)(_code 174))
			((C_AXIBAR_AS_2)(_code 175))
			((C_AXIBAR_AS_3)(_code 176))
			((C_AXIBAR_AS_4)(_code 177))
			((C_AXIBAR_AS_5)(_code 178))
			((C_AXIBAR_CHK_SLV_ERR)(_code 179))
		)
		(_port
			((aclk)(s_axi_aclk))
			((reset)(reset))
			((maxpayloadsize)(maxpayloadsize))
			((waddr)(waddr))
			((length_bytes)(wlength_bytes))
			((wbarhit)(wbarhit))
			((wdata)(wdata_fifo_dout))
			((first_BE)(wfirst_BE))
			((first_BE_valid)(wfirst_BE_valid))
			((last_BE)(wlast_BE))
			((last_BE_valid)(wlast_BE_valid))
			((first_word_offset)(wfirst_word_offset))
			((wdata_fifo_rd_en)(wdata_fifo_rd_en))
			((wdata_fifo_empty)(wdata_fifo_empty))
			((reqID)(reqID))
			((wdata_str_done)(wdata_str_done))
			((wdata_str_start)(wdata_str_start))
			((illegal_burst_trns)(illegal_burst_trns_wr))
			((bar_error_trns)(bar_error_trns_wr))
			((block_trns_lnkdwn)(block_trns_lnkdwn))
			((blk_lnk_up)(blk_lnk_up))
			((pcie_bme)(sig_pcie_bme))
			((tlp_str_start)(sig_tlp_str_start))
			((axibar2pciebar0)(axibar2pciebar0))
			((axibar2pciebar1)(axibar2pciebar1))
			((axibar2pciebar2)(axibar2pciebar2))
			((axibar2pciebar3)(axibar2pciebar3))
			((axibar2pciebar4)(axibar2pciebar4))
			((axibar2pciebar5)(axibar2pciebar5))
			((m_axis_rw_tvalid)(sig_m_axis_rw_tvalid))
			((m_axis_rw_tready)(m_axis_rw_tready))
			((m_axis_rw_tdata)(m_axis_rw_tdata))
			((m_axis_rw_tstrb)(m_axis_rw_tstrb))
			((m_axis_rw_tlast)(m_axis_rw_tlast))
		)
	)
	(_inst comp_slave_read_req_tlp 0 17309(_ent . slave_read_req_tlp)
		(_gen
			((C_FAMILY)(_code 180))
			((C_S_AXI_ID_WIDTH)(_code 181))
			((C_S_AXI_ADDR_WIDTH)(_code 182))
			((C_S_AXI_DATA_WIDTH)(_code 183))
			((C_M_AXIS_DATA_WIDTH)(_code 184))
			((C_AXIBAR_NUM)(_code 185))
			((C_AXIBAR_0)(_code 186))
			((C_AXIBAR_HIGHADDR_0)(_code 187))
			((C_AXIBAR_1)(_code 188))
			((C_AXIBAR_HIGHADDR_1)(_code 189))
			((C_AXIBAR_2)(_code 190))
			((C_AXIBAR_HIGHADDR_2)(_code 191))
			((C_AXIBAR_3)(_code 192))
			((C_AXIBAR_HIGHADDR_3)(_code 193))
			((C_AXIBAR_4)(_code 194))
			((C_AXIBAR_HIGHADDR_4)(_code 195))
			((C_AXIBAR_5)(_code 196))
			((C_AXIBAR_HIGHADDR_5)(_code 197))
			((C_AXIBAR_AS_0)(_code 198))
			((C_AXIBAR_AS_1)(_code 199))
			((C_AXIBAR_AS_2)(_code 200))
			((C_AXIBAR_AS_3)(_code 201))
			((C_AXIBAR_AS_4)(_code 202))
			((C_AXIBAR_AS_5)(_code 203))
			((C_EP_LINK_PARTNER_RCB)(_code 204))
		)
		(_port
			((aclk)(s_axi_aclk))
			((reset)(reset))
			((maxreadreqsize)(maxreadreqsize))
			((raddr)(raddr))
			((length_bytes)(rlength_bytes))
			((rbarhit)(rbarhit))
			((araddr_2lsbs)(araddr_2lsbs))
			((last_BE)(rlast_BE))
			((reqID)(reqID))
			((req_active)(rreq_active))
			((read_req_sent)(read_req_sent))
			((tag_sent)(tag_sent))
			((length_sent)(length_sent))
			((illegal_burst)(illegal_burst_rd))
			((illegal_burst_trns)(illegal_burst_trns_rd))
			((bar_error)(bar_error_rd))
			((bar_error_trns)(bar_error_trns_rd))
			((total_length_out)(total_length_out))
			((pcie_bme)(sig_pcie_bme))
			((blk_lnk_up)(blk_lnk_up))
			((tag_pending_for_cpl)(tag_pending_for_cpl))
			((axibar2pciebar0)(axibar2pciebar0))
			((axibar2pciebar1)(axibar2pciebar1))
			((axibar2pciebar2)(axibar2pciebar2))
			((axibar2pciebar3)(axibar2pciebar3))
			((axibar2pciebar4)(axibar2pciebar4))
			((axibar2pciebar5)(axibar2pciebar5))
			((m_axis_rr_tvalid)(sig_m_axis_rr_tvalid))
			((m_axis_rr_tready)(m_axis_rr_tready))
			((m_axis_rr_tdata)(m_axis_rr_tdata))
			((m_axis_rr_tstrb)(m_axis_rr_tstrb))
			((m_axis_rr_tlast)(sig_m_axis_rr_tlast))
			((config_gen_req)(config_gen_req))
		)
	)
	(_inst comp_slave_read_cpl_tlp 0 17384(_ent . slave_read_cpl_tlp)
		(_gen
			((C_FAMILY)(_code 205))
			((C_AXIREAD_NUM)(_code 206))
			((C_RD_BUFFER_ADDR_SIZE)(_code 207))
			((C_M_AXIS_DATA_WIDTH)(_code 208))
		)
		(_port
			((aclk)(s_axi_aclk))
			((reset)(reset))
			((maxreadreqsize)(maxreadreqsize))
			((m_axis_rr_tlast)(sig_m_axis_rr_tlast))
			((m_axis_rr_tready)(m_axis_rr_tready))
			((read_req_sent)(read_req_sent))
			((tag_sent)(tag_sent))
			((length_sent)(length_sent))
			((rreq_active)(rreq_active))
			((req_active_ptr)(req_active_ptr))
			((data_stream_out)(data_stream_out))
			((read_data_bram_we)(wea))
			((cpl_buffer_addr)(cpl_buffer_addr))
			((cpl_data_str_done)(cpl_data_str_done))
			((tag_in_cpl)(tag_in_cpl))
			((tag_cpl_status_clr)(tag_cpl_status_clr))
			((cpl_index)(cpl_index))
			((rdata_str_done)(rdata_str_done))
			((rdata_str_start)(rdata_str_start))
			((first_word_offset)(first_word_offset))
			((unsupported_req)(unsupported_req))
			((completer_abort)(completer_abort))
			((poisoned_req)(poisoned_req))
			((unexpected_cpl)(unexpected_cpl))
			((cpl_timer_timeout_strb)(cpl_timer_timeout_strb))
			((rd_req_index_err)(rd_req_index_err))
			((blk_lnk_up)(blk_lnk_up))
			((header_ep)(header_ep))
			((reqID)(reqID))
			((illegal_burst_trns)(illegal_burst_trns_rd))
			((bar_error_trns)(bar_error_trns_rd))
			((total_length_out)(total_length_out))
			((tag_pending_for_cpl)(tag_pending_for_cpl))
			((tag_len_active_valid_o)(tag_len_active_valid))
			((s_axis_rc_tdata)(s_axis_rc_tdata))
			((s_axis_rc_tstrb)(s_axis_rc_tstrb))
			((s_axis_rc_tlast)(s_axis_rc_tlast))
			((s_axis_rc_tvalid)(s_axis_rc_tvalid))
			((s_axis_rc_tready)(s_axis_rc_tready))
		)
	)
	(_generate gen_axi_upsizer 0 17441(_if 209)
		(_inst comp_axi_upsizer 0 17446(_comp axi_pcie_v2_9_2_axi_upsizer)
			(_gen
				((C_FAMILY)(_string \"rtl"\))
				((C_AXI_ID_WIDTH)(_code 210))
				((C_AXI_ADDR_WIDTH)(_code 211))
				((C_S_AXI_DATA_WIDTH)(_code 212))
				((C_M_AXI_DATA_WIDTH)(_code 213))
				((C_AXI_SUPPORTS_WRITE)((i 1)))
				((C_AXI_SUPPORTS_READ)((i 1)))
				((C_S_AXI_R_REGISTER)((i 0)))
				((C_M_AXI_R_REGISTER)((i 0)))
				((C_PACKING_LEVEL)((i 2)))
				((C_SUPPORT_BURSTS)((i 1)))
				((C_SINGLE_THREAD)((i 0)))
			)
			(_port
				((ARESETN)(reset))
				((ACLK)(s_axi_aclk))
				((S_AXI_AWID)(s_axi_awid))
				((S_AXI_AWADDR)(s_axi_awaddr))
				((S_AXI_AWLEN)(s_axi_awlen))
				((S_AXI_AWSIZE)(s_axi_awsize))
				((S_AXI_AWBURST)(s_axi_awburst))
				((S_AXI_AWLOCK)(_string \"00"\))
				((S_AXI_AWCACHE)(_string \"0000"\))
				((S_AXI_AWPROT)(_string \"000"\))
				((S_AXI_AWREGION)(s_axi_awregion))
				((S_AXI_AWQOS)(_string \"0000"\))
				((S_AXI_AWUSER)(_string \"0"\))
				((S_AXI_AWVALID)(s_axi_awvalid))
				((S_AXI_AWREADY)(s_axi_awready))
				((S_AXI_WDATA)(s_axi_wdata))
				((S_AXI_WSTRB)(s_axi_wstrb))
				((S_AXI_WLAST)(s_axi_wlast))
				((S_AXI_WUSER)(_string \"0"\))
				((S_AXI_WVALID)(s_axi_wvalid))
				((S_AXI_WREADY)(s_axi_wready))
				((S_AXI_BID)(s_axi_bid))
				((S_AXI_BRESP)(s_axi_bresp))
				((S_AXI_BVALID)(s_axi_bvalid))
				((S_AXI_BREADY)(s_axi_bready))
				((S_AXI_ARID)(s_axi_arid))
				((S_AXI_ARADDR)(s_axi_araddr))
				((S_AXI_ARLEN)(s_axi_arlen))
				((S_AXI_ARSIZE)(s_axi_arsize))
				((S_AXI_ARBURST)(s_axi_arburst))
				((S_AXI_ARLOCK)(_string \"00"\))
				((S_AXI_ARCACHE)(_string \"0000"\))
				((S_AXI_ARPROT)(_string \"000"\))
				((S_AXI_ARREGION)(s_axi_arregion))
				((S_AXI_ARQOS)(_string \"0000"\))
				((S_AXI_ARUSER)(_string \"0"\))
				((S_AXI_ARVALID)(s_axi_arvalid))
				((S_AXI_ARREADY)(sig_s_axi_arready))
				((S_AXI_RID)(s_axi_rid))
				((S_AXI_RDATA)(s_axi_rdata))
				((S_AXI_RRESP)(s_axi_rresp))
				((S_AXI_RLAST)(s_axi_rlast))
				((S_AXI_RVALID)(s_axi_rvalid))
				((S_AXI_RREADY)(s_axi_rready))
				((M_AXI_AWID)(sig_m_axi_awid))
				((M_AXI_AWADDR)(sig_m_axi_awaddr))
				((M_AXI_AWLEN)(sig_m_axi_awlen))
				((M_AXI_AWSIZE)(sig_m_axi_awsize))
				((M_AXI_AWBURST)(sig_m_axi_awburst))
				((M_AXI_AWREGION)(sig_m_axi_awregion))
				((M_AXI_AWVALID)(sig_m_axi_awvalid))
				((M_AXI_AWREADY)(sig_m_axi_awready))
				((M_AXI_WDATA)(sig_m_axi_wdata))
				((M_AXI_WSTRB)(sig_m_axi_wstrb))
				((M_AXI_WLAST)(sig_m_axi_wlast))
				((M_AXI_WVALID)(sig_m_axi_wvalid))
				((M_AXI_WREADY)(sig_m_axi_wready))
				((M_AXI_BID)(sig_m_axi_bid))
				((M_AXI_BRESP)(sig_m_axi_bresp))
				((M_AXI_BUSER)(_string \"0"\))
				((M_AXI_BVALID)(sig_m_axi_bvalid))
				((M_AXI_BREADY)(sig_m_axi_bready))
				((M_AXI_ARID)(sig_m_axi_arid))
				((M_AXI_ARADDR)(sig_m_axi_araddr))
				((M_AXI_ARLEN)(sig_m_axi_arlen))
				((M_AXI_ARSIZE)(sig_m_axi_arsize))
				((M_AXI_ARBURST)(sig_m_axi_arburst))
				((M_AXI_ARREGION)(sig_m_axi_arregion))
				((M_AXI_ARVALID)(sig_m_axi_arvalid))
				((M_AXI_ARREADY)(sig_m_axi_arready))
				((M_AXI_RID)(sig_m_axi_rid))
				((M_AXI_RDATA)(sig_m_axi_rdata))
				((M_AXI_RRESP)(sig_m_axi_rresp))
				((M_AXI_RLAST)(sig_m_axi_rlast))
				((M_AXI_RUSER)(_string \"0"\))
				((M_AXI_RVALID)(sig_m_axi_rvalid))
				((M_AXI_RREADY)(sig_m_axi_rready))
			)
			(_use(_implicit)
				(_gen
					((C_FAMILY)(_string \"rtl"\))
					((C_AXI_ID_WIDTH)(_code 214))
					((C_AXI_ADDR_WIDTH)(_code 215))
					((C_S_AXI_DATA_WIDTH)(_code 216))
					((C_M_AXI_DATA_WIDTH)(_code 217))
					((C_AXI_SUPPORTS_USER_SIGNALS)((i 0)))
					((C_AXI_AWUSER_WIDTH)((i 1)))
					((C_AXI_ARUSER_WIDTH)((i 1)))
					((C_AXI_WUSER_WIDTH)((i 1)))
					((C_AXI_RUSER_WIDTH)((i 1)))
					((C_AXI_BUSER_WIDTH)((i 1)))
					((C_AXI_SUPPORTS_WRITE)((i 1)))
					((C_AXI_SUPPORTS_READ)((i 1)))
					((C_S_AXI_R_REGISTER)((i 0)))
					((C_M_AXI_R_REGISTER)((i 0)))
					((C_PACKING_LEVEL)((i 2)))
					((C_SUPPORT_BURSTS)((i 1)))
					((C_SINGLE_THREAD)((i 0)))
				)
				(_port
					((ARESETN)(ARESETN))
					((ACLK)(ACLK))
					((S_AXI_AWID)(S_AXI_AWID))
					((S_AXI_AWADDR)(S_AXI_AWADDR))
					((S_AXI_AWLEN)(S_AXI_AWLEN))
					((S_AXI_AWSIZE)(S_AXI_AWSIZE))
					((S_AXI_AWBURST)(S_AXI_AWBURST))
					((S_AXI_AWLOCK)(S_AXI_AWLOCK))
					((S_AXI_AWCACHE)(S_AXI_AWCACHE))
					((S_AXI_AWPROT)(S_AXI_AWPROT))
					((S_AXI_AWREGION)(S_AXI_AWREGION))
					((S_AXI_AWQOS)(S_AXI_AWQOS))
					((S_AXI_AWUSER)(S_AXI_AWUSER))
					((S_AXI_AWVALID)(S_AXI_AWVALID))
					((S_AXI_AWREADY)(S_AXI_AWREADY))
					((S_AXI_WDATA)(S_AXI_WDATA))
					((S_AXI_WSTRB)(S_AXI_WSTRB))
					((S_AXI_WLAST)(S_AXI_WLAST))
					((S_AXI_WUSER)(S_AXI_WUSER))
					((S_AXI_WVALID)(S_AXI_WVALID))
					((S_AXI_WREADY)(S_AXI_WREADY))
					((S_AXI_BID)(S_AXI_BID))
					((S_AXI_BRESP)(S_AXI_BRESP))
					((S_AXI_BUSER)(S_AXI_BUSER))
					((S_AXI_BVALID)(S_AXI_BVALID))
					((S_AXI_BREADY)(S_AXI_BREADY))
					((S_AXI_ARID)(S_AXI_ARID))
					((S_AXI_ARADDR)(S_AXI_ARADDR))
					((S_AXI_ARLEN)(S_AXI_ARLEN))
					((S_AXI_ARSIZE)(S_AXI_ARSIZE))
					((S_AXI_ARBURST)(S_AXI_ARBURST))
					((S_AXI_ARLOCK)(S_AXI_ARLOCK))
					((S_AXI_ARCACHE)(S_AXI_ARCACHE))
					((S_AXI_ARPROT)(S_AXI_ARPROT))
					((S_AXI_ARREGION)(S_AXI_ARREGION))
					((S_AXI_ARQOS)(S_AXI_ARQOS))
					((S_AXI_ARUSER)(S_AXI_ARUSER))
					((S_AXI_ARVALID)(S_AXI_ARVALID))
					((S_AXI_ARREADY)(S_AXI_ARREADY))
					((S_AXI_RID)(S_AXI_RID))
					((S_AXI_RDATA)(S_AXI_RDATA))
					((S_AXI_RRESP)(S_AXI_RRESP))
					((S_AXI_RLAST)(S_AXI_RLAST))
					((S_AXI_RUSER)(S_AXI_RUSER))
					((S_AXI_RVALID)(S_AXI_RVALID))
					((S_AXI_RREADY)(S_AXI_RREADY))
					((M_AXI_AWID)(M_AXI_AWID))
					((M_AXI_AWADDR)(M_AXI_AWADDR))
					((M_AXI_AWLEN)(M_AXI_AWLEN))
					((M_AXI_AWSIZE)(M_AXI_AWSIZE))
					((M_AXI_AWBURST)(M_AXI_AWBURST))
					((M_AXI_AWREGION)(M_AXI_AWREGION))
					((M_AXI_AWUSER)(M_AXI_AWUSER))
					((M_AXI_AWVALID)(M_AXI_AWVALID))
					((M_AXI_AWREADY)(M_AXI_AWREADY))
					((M_AXI_AWLOCK)(M_AXI_AWLOCK))
					((M_AXI_AWCACHE)(M_AXI_AWCACHE))
					((M_AXI_AWPROT)(M_AXI_AWPROT))
					((M_AXI_AWQOS)(M_AXI_AWQOS))
					((M_AXI_WDATA)(M_AXI_WDATA))
					((M_AXI_WSTRB)(M_AXI_WSTRB))
					((M_AXI_WLAST)(M_AXI_WLAST))
					((M_AXI_WUSER)(M_AXI_WUSER))
					((M_AXI_WVALID)(M_AXI_WVALID))
					((M_AXI_WREADY)(M_AXI_WREADY))
					((M_AXI_BID)(M_AXI_BID))
					((M_AXI_BRESP)(M_AXI_BRESP))
					((M_AXI_BUSER)(M_AXI_BUSER))
					((M_AXI_BVALID)(M_AXI_BVALID))
					((M_AXI_BREADY)(M_AXI_BREADY))
					((M_AXI_ARID)(M_AXI_ARID))
					((M_AXI_ARADDR)(M_AXI_ARADDR))
					((M_AXI_ARLEN)(M_AXI_ARLEN))
					((M_AXI_ARSIZE)(M_AXI_ARSIZE))
					((M_AXI_ARBURST)(M_AXI_ARBURST))
					((M_AXI_ARREGION)(M_AXI_ARREGION))
					((M_AXI_ARUSER)(M_AXI_ARUSER))
					((M_AXI_ARVALID)(M_AXI_ARVALID))
					((M_AXI_ARREADY)(M_AXI_ARREADY))
					((M_AXI_ARLOCK)(M_AXI_ARLOCK))
					((M_AXI_ARCACHE)(M_AXI_ARCACHE))
					((M_AXI_ARPROT)(M_AXI_ARPROT))
					((M_AXI_ARQOS)(M_AXI_ARQOS))
					((M_AXI_RID)(M_AXI_RID))
					((M_AXI_RDATA)(M_AXI_RDATA))
					((M_AXI_RRESP)(M_AXI_RRESP))
					((M_AXI_RLAST)(M_AXI_RLAST))
					((M_AXI_RUSER)(M_AXI_RUSER))
					((M_AXI_RVALID)(M_AXI_RVALID))
					((M_AXI_RREADY)(M_AXI_RREADY))
				)
			)
		)
		(_object
			(_prcs
				(line__17552(_arch 34 0 17552(_assignment(_alias((s_axi_arready)(sig_s_axi_arready)))(_simpleassign BUF)(_trgt(26))(_sens(214)))))
				(pu_axi_arsize_len_sync(_arch 35 0 17553(_prcs(_trgt(212)(213))(_sens(0)(22)(23)(1))(_dssslsensitivity 1)(_read(214)(25)))))
			)
		)
	)
	(_generate gen_no_axi_upsizer 0 17567(_if 218)
		(_object
			(_prcs
				(line__17572(_arch 36 0 17572(_assignment(_trgt(158))(_sens(2)))))
				(line__17573(_arch 37 0 17573(_assignment(_trgt(159))(_sens(3)))))
				(line__17574(_arch 38 0 17574(_assignment(_alias((sig_m_axi_awlen)(s_axi_awlen)))(_trgt(160))(_sens(5)))))
				(line__17575(_arch 39 0 17575(_assignment(_alias((sig_m_axi_awsize)(s_axi_awsize)))(_trgt(161))(_sens(6)))))
				(line__17576(_arch 40 0 17576(_assignment(_alias((sig_m_axi_awburst)(s_axi_awburst)))(_trgt(162))(_sens(7)))))
				(line__17577(_arch 41 0 17577(_assignment(_alias((sig_m_axi_awregion)(s_axi_awregion)))(_trgt(163))(_sens(4)))))
				(line__17578(_arch 42 0 17578(_assignment(_alias((sig_m_axi_awvalid)(s_axi_awvalid)))(_simpleassign BUF)(_trgt(164))(_sens(8)))))
				(line__17579(_arch 43 0 17579(_assignment(_alias((s_axi_awready)(sig_m_axi_awready)))(_simpleassign BUF)(_trgt(9))(_sens(165)))))
				(line__17581(_arch 44 0 17581(_assignment(_trgt(166))(_sens(10)))))
				(line__17582(_arch 45 0 17582(_assignment(_trgt(167))(_sens(11)))))
				(line__17583(_arch 46 0 17583(_assignment(_alias((sig_m_axi_wlast)(s_axi_wlast)))(_simpleassign BUF)(_trgt(168))(_sens(12)))))
				(line__17584(_arch 47 0 17584(_assignment(_alias((sig_m_axi_wvalid)(s_axi_wvalid)))(_simpleassign BUF)(_trgt(169))(_sens(13)))))
				(line__17585(_arch 48 0 17585(_assignment(_alias((s_axi_wready)(sig_m_axi_wready)))(_simpleassign BUF)(_trgt(14))(_sens(170)))))
				(line__17587(_arch 49 0 17587(_assignment(_trgt(15))(_sens(171)))))
				(line__17588(_arch 50 0 17588(_assignment(_alias((s_axi_bresp)(sig_m_axi_bresp)))(_trgt(16))(_sens(172)))))
				(line__17589(_arch 51 0 17589(_assignment(_alias((s_axi_bvalid)(sig_m_axi_bvalid)))(_simpleassign BUF)(_trgt(17))(_sens(173)))))
				(line__17590(_arch 52 0 17590(_assignment(_alias((sig_m_axi_bready)(s_axi_bready)))(_simpleassign BUF)(_trgt(174))(_sens(18)))))
				(line__17592(_arch 53 0 17592(_assignment(_trgt(175))(_sens(19)))))
				(line__17593(_arch 54 0 17593(_assignment(_trgt(176))(_sens(20)))))
				(line__17594(_arch 55 0 17594(_assignment(_alias((sig_m_axi_arlen)(s_axi_arlen)))(_trgt(177))(_sens(22)))))
				(line__17595(_arch 56 0 17595(_assignment(_alias((sig_m_axi_arsize)(s_axi_arsize)))(_trgt(178))(_sens(23)))))
				(line__17596(_arch 57 0 17596(_assignment(_alias((sig_m_axi_arburst)(s_axi_arburst)))(_trgt(179))(_sens(24)))))
				(line__17597(_arch 58 0 17597(_assignment(_alias((sig_m_axi_arregion)(s_axi_arregion)))(_trgt(180))(_sens(21)))))
				(line__17598(_arch 59 0 17598(_assignment(_alias((sig_m_axi_arvalid)(s_axi_arvalid)))(_simpleassign BUF)(_trgt(181))(_sens(25)))))
				(line__17599(_arch 60 0 17599(_assignment(_alias((s_axi_arready)(sig_m_axi_arready)))(_simpleassign BUF)(_trgt(26))(_sens(182)))))
				(line__17601(_arch 61 0 17601(_assignment(_trgt(27))(_sens(183)))))
				(line__17602(_arch 62 0 17602(_assignment(_trgt(28))(_sens(184)))))
				(line__17603(_arch 63 0 17603(_assignment(_alias((s_axi_rresp)(sig_m_axi_rresp)))(_trgt(29))(_sens(185)))))
				(line__17604(_arch 64 0 17604(_assignment(_alias((s_axi_rlast)(sig_m_axi_rlast)))(_simpleassign BUF)(_trgt(30))(_sens(186)))))
				(line__17605(_arch 65 0 17605(_assignment(_alias((s_axi_rvalid)(sig_m_axi_rvalid)))(_simpleassign BUF)(_trgt(31))(_sens(187)))))
				(line__17606(_arch 66 0 17606(_assignment(_alias((sig_m_axi_rready)(s_axi_rready)))(_simpleassign BUF)(_trgt(188))(_sens(32)))))
				(line__17608(_arch 67 0 17608(_assignment(_alias((pu_axi_arlen_d)(s_axi_arlen)))(_trgt(213))(_sens(22)))))
				(line__17609(_arch 68 0 17609(_assignment(_alias((pu_axi_arsize_d)(s_axi_arsize)))(_trgt(212))(_sens(23)))))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 16378(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 16378(_ent(_string \"virtex7"\))))
		(_gen(_int C_S_AXI_ID_WIDTH -2 0 16379 \4\ (_ent gms((i 4)))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -2 0 16380 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -2 0 16381 \32\ (_ent gms((i 32)))))
		(_gen(_int C_M_AXIS_DATA_WIDTH -2 0 16382 \32\ (_ent gms((i 32)))))
		(_gen(_int C_COMP_TIMEOUT -2 0 16383 \0\ (_ent((i 0)))))
		(_gen(_int C_USER_CLK_FREQ -2 0 16384 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~121 0 16385(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_USER_CLK2_DIV2 1 0 16385(_ent(_string \"FALSE"\))))
		(_gen(_int C_INCLUDE_RC -2 0 16386(_ent)))
		(_gen(_int C_S_AXI_SUPPORTS_NARROW_BURST -2 0 16387 \1\ (_ent gms((i 1)))))
		(_gen(_int C_EP_LINK_PARTNER_RCB -2 0 16388 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIREAD_NUM -2 0 16389 \8\ (_ent gms((i 8)))))
		(_gen(_int C_AXIBAR_NUM -2 0 16390 \6\ (_ent gms((i 6)))))
		(_gen(_int C_AXIBAR_AS_0 -2 0 16391 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_1 -2 0 16392 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_2 -2 0 16393 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_3 -2 0 16394 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_4 -2 0 16395 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_5 -2 0 16396 \0\ (_ent((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 16397(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_0 2 0 16397(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~122 0 16398(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_0 3 0 16398(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~123 0 16399(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_1 4 0 16399(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~124 0 16400(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_1 5 0 16400(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~125 0 16401(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_2 6 0 16401(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~126 0 16402(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_2 7 0 16402(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~127 0 16403(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_3 8 0 16403(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~128 0 16404(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_3 9 0 16404(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~129 0 16405(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_4 10 0 16405(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1210 0 16406(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_4 11 0 16406(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1211 0 16407(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_5 12 0 16407(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1212 0 16408(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_5 13 0 16408(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STRING~1213 0 16409(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_AXIBAR_CHK_SLV_ERR 14 0 16409(_ent(_string \"FALSE"\))))
		(_port(_int s_axi_aclk -3 0 16414(_ent(_in)(_event))))
		(_port(_int reset -3 0 16415(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~12 0 16418(_array -3((_dto c 219 i 0)))))
		(_port(_int s_axi_awid 15 0 16418(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 16419(_array -3((_dto c 220 i 0)))))
		(_port(_int s_axi_awaddr 16 0 16419(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16420(_array -3((_dto i 3 i 0)))))
		(_port(_int s_axi_awregion 17 0 16420(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16421(_array -3((_dto i 7 i 0)))))
		(_port(_int s_axi_awlen 18 0 16421(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 16422(_array -3((_dto i 2 i 0)))))
		(_port(_int s_axi_awsize 19 0 16422(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16423(_array -3((_dto i 1 i 0)))))
		(_port(_int s_axi_awburst 20 0 16423(_ent(_in))))
		(_port(_int s_axi_awvalid -3 0 16424(_ent(_in))))
		(_port(_int s_axi_awready -3 0 16425(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~12 0 16428(_array -3((_dto c 221 i 0)))))
		(_port(_int s_axi_wdata 21 0 16428(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8-1~downto~0}~12 0 16429(_array -3((_dto c 222 i 0)))))
		(_port(_int s_axi_wstrb 22 0 16429(_ent(_in))))
		(_port(_int s_axi_wlast -3 0 16430(_ent(_in))))
		(_port(_int s_axi_wvalid -3 0 16431(_ent(_in))))
		(_port(_int s_axi_wready -3 0 16432(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1215 0 16435(_array -3((_dto c 223 i 0)))))
		(_port(_int s_axi_bid 23 0 16435(_ent(_out))))
		(_port(_int s_axi_bresp 20 0 16436(_ent(_out))))
		(_port(_int s_axi_bvalid -3 0 16437(_ent(_out))))
		(_port(_int s_axi_bready -3 0 16438(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1217 0 16441(_array -3((_dto c 224 i 0)))))
		(_port(_int s_axi_arid 24 0 16441(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1219 0 16442(_array -3((_dto c 225 i 0)))))
		(_port(_int s_axi_araddr 25 0 16442(_ent(_in))))
		(_port(_int s_axi_arregion 17 0 16443(_ent(_in))))
		(_port(_int s_axi_arlen 18 0 16444(_ent(_in))))
		(_port(_int s_axi_arsize 19 0 16445(_ent(_in))))
		(_port(_int s_axi_arburst 20 0 16446(_ent(_in))))
		(_port(_int s_axi_arvalid -3 0 16447(_ent(_in))))
		(_port(_int s_axi_arready -3 0 16448(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1221 0 16451(_array -3((_dto c 226 i 0)))))
		(_port(_int s_axi_rid 26 0 16451(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~1223 0 16452(_array -3((_dto c 227 i 0)))))
		(_port(_int s_axi_rdata 27 0 16452(_ent(_out))))
		(_port(_int s_axi_rresp 20 0 16453(_ent(_out))))
		(_port(_int s_axi_rlast -3 0 16454(_ent(_out))))
		(_port(_int s_axi_rvalid -3 0 16455(_ent(_out))))
		(_port(_int s_axi_rready -3 0 16456(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH-1~downto~0}~12 0 16459(_array -3((_dto c 228 i 0)))))
		(_port(_int m_axis_rw_tdata 28 0 16459(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH/8-1~downto~0}~12 0 16460(_array -3((_dto c 229 i 0)))))
		(_port(_int m_axis_rw_tstrb 29 0 16460(_ent(_out))))
		(_port(_int m_axis_rw_tlast -3 0 16461(_ent(_out))))
		(_port(_int m_axis_rw_tvalid -3 0 16462(_ent(_out))))
		(_port(_int m_axis_rw_tready -3 0 16463(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1225 0 16466(_array -3((_dto c 230 i 0)))))
		(_port(_int m_axis_rr_tid 30 0 16466(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH-1~downto~0}~1227 0 16467(_array -3((_dto c 231 i 0)))))
		(_port(_int m_axis_rr_tdata 31 0 16467(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH/8-1~downto~0}~1229 0 16468(_array -3((_dto c 232 i 0)))))
		(_port(_int m_axis_rr_tstrb 32 0 16468(_ent(_out))))
		(_port(_int m_axis_rr_tlast -3 0 16469(_ent(_out))))
		(_port(_int m_axis_rr_tvalid -3 0 16470(_ent(_out))))
		(_port(_int m_axis_rr_tready -3 0 16471(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH-1~downto~0}~1231 0 16474(_array -3((_dto c 233 i 0)))))
		(_port(_int s_axis_rc_tdata 33 0 16474(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH/8-1~downto~0}~1233 0 16475(_array -3((_dto c 234 i 0)))))
		(_port(_int s_axis_rc_tstrb 34 0 16475(_ent(_in))))
		(_port(_int s_axis_rc_tlast -3 0 16476(_ent(_in))))
		(_port(_int s_axis_rc_tvalid -3 0 16477(_ent(_in))))
		(_port(_int s_axis_rc_tready -3 0 16478(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 16481(_array -3((_dto i 63 i 0)))))
		(_port(_int axibar2pciebar0 35 0 16481(_ent(_in))))
		(_port(_int axibar2pciebar1 35 0 16482(_ent(_in))))
		(_port(_int axibar2pciebar2 35 0 16483(_ent(_in))))
		(_port(_int axibar2pciebar3 35 0 16484(_ent(_in))))
		(_port(_int axibar2pciebar4 35 0 16485(_ent(_in))))
		(_port(_int axibar2pciebar5 35 0 16486(_ent(_in))))
		(_port(_int blk_lnk_up -3 0 16489(_ent(_in))))
		(_port(_int blk_bus_number 18 0 16490(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16491(_array -3((_dto i 4 i 0)))))
		(_port(_int blk_device_number 36 0 16491(_ent(_in))))
		(_port(_int blk_function_number 19 0 16492(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16493(_array -3((_dto i 15 i 0)))))
		(_port(_int blk_command 37 0 16493(_ent(_in))))
		(_port(_int blk_dcontrol 37 0 16494(_ent(_in))))
		(_port(_int blk_lstatus 37 0 16495(_ent(_in))))
		(_port(_int np_cpl_pending -3 0 16496(_ent(_out))))
		(_port(_int RP_bridge_en -3 0 16497(_ent(_in))))
		(_port(_int pend_slv_wr_cnt 20 0 16504(_ent(_out))))
		(_port(_int cmpl_slv_wr_cnt 20 0 16505(_ent(_out))))
		(_port(_int wrreqpend 19 0 16506(_ent(_in))))
		(_port(_int wrreqcomp 19 0 16507(_ent(_in))))
		(_port(_int slv_write_idle -3 0 16508(_ent(_out))))
		(_port(_int s_axi_awvalid_o -3 0 16509(_ent(_out))))
		(_port(_int master_wr_idle -3 0 16510(_ent(_in))))
		(_port(_int SUR -3 0 16513(_ent(_out))))
		(_port(_int SUC -3 0 16514(_ent(_out))))
		(_port(_int SCT -3 0 16515(_ent(_out))))
		(_port(_int SEP -3 0 16516(_ent(_out))))
		(_port(_int SCA -3 0 16517(_ent(_out))))
		(_port(_int SIB -3 0 16518(_ent(_out))))
		(_port(_int config_gen_req -3 0 16519(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~13 0 16555(_array -3((_dto c 235 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 16556(_array -3((_dto c 236 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16557(_array -3((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16558(_array -3((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16559(_array -3((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16561(_array -3((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 16565(_array -3((_dto i 0 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~132 0 16576(_array -3((_dto c 237 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~134 0 16582(_array -3((_dto c 238 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~136 0 16583(_array -3((_dto c 239 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~138 0 16596(_array -3((_dto c 240 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1312 0 16604(_array -3((_dto c 241 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1314 0 16605(_array -3((_dto c 242 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1316 0 16625(_array -3((_dto c 243 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1318 0 16631(_array -3((_dto c 244 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1320 0 16632(_array -3((_dto c 245 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1322 0 16645(_array -3((_dto c 246 i 0)))))
		(_cnst(_int RD_BUFFER_DEPTH -2 0 16658(_arch gms(_code 247))))
		(_cnst(_int RD_BUFFER_ADDR_SIZE -2 0 16659(_arch gms(_code 248))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_DATA_WIDTH/4-1}~13 0 16660(_array -3((_to i 0 c 249)))))
		(_cnst(_int ONES 55 0 16660(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~1326 0 16661(_array -3((_dto c 250 i 0)))))
		(_cnst(_int ZEROS 56 0 16661(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~1328 0 16662(_array -3((_dto c 251 i 0)))))
		(_sig(_int wdata_fifo_dout 57 0 16662(_arch(_uni))))
		(_sig(_int wdata_fifo_dout1 57 0 16663(_arch(_uni))))
		(_sig(_int wdata_fifo_dout2 57 0 16664(_arch(_uni))))
		(_sig(_int wdata_fifo_rd_en -3 0 16665(_arch(_uni((i 2))))))
		(_sig(_int wdata_fifo_rd_en1 -3 0 16666(_arch(_uni((i 2))))))
		(_sig(_int wdata_fifo_rd_en2 -3 0 16667(_arch(_uni((i 2))))))
		(_sig(_int wdata_fifo_empty -3 0 16668(_arch(_uni))))
		(_sig(_int wdata_fifo_empty1 -3 0 16669(_arch(_uni))))
		(_sig(_int wdata_fifo_empty2 -3 0 16670(_arch(_uni))))
		(_sig(_int wdata_fifo_almost_empty -3 0 16671(_arch(_uni))))
		(_sig(_int wdata_fifo_full -3 0 16672(_arch(_uni))))
		(_sig(_int wdata_fifo_full1 -3 0 16673(_arch(_uni))))
		(_sig(_int wdata_fifo_full2 -3 0 16674(_arch(_uni))))
		(_sig(_int wdata_fifo_allmost_full -3 0 16675(_arch(_uni))))
		(_sig(_int wdata_fifo_allmost_full1 -3 0 16676(_arch(_uni))))
		(_sig(_int wdata_fifo_allmost_full2 -3 0 16677(_arch(_uni))))
		(_sig(_int wdata 57 0 16679(_arch(_uni))))
		(_sig(_int wdata1 57 0 16680(_arch(_uni))))
		(_sig(_int wdata2 57 0 16681(_arch(_uni))))
		(_sig(_int wdata_valid -3 0 16682(_arch(_uni))))
		(_sig(_int wdata_valid1 -3 0 16683(_arch(_uni))))
		(_sig(_int wdata_valid2 -3 0 16684(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1330 0 16685(_array -3((_dto c 252 i 0)))))
		(_sig(_int waddr 58 0 16685(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{12~downto~0}~13 0 16686(_array -3((_dto i 12 i 0)))))
		(_sig(_int wlength_bytes 59 0 16686(_arch(_uni))))
		(_sig(_int rlength_bytes 59 0 16687(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIBAR_NUM-1~downto~0}~13 0 16688(_array -3((_dto c 253 i 0)))))
		(_sig(_int wbarhit 60 0 16688(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 16689(_array -3((_dto i 3 i 0)))))
		(_sig(_int wfirst_BE 61 0 16689(_arch(_uni))))
		(_sig(_int wfirst_BE_valid -3 0 16690(_arch(_uni))))
		(_sig(_int wlast_BE 61 0 16691(_arch(_uni))))
		(_sig(_int wlast_BE_valid -3 0 16692(_arch(_uni))))
		(_sig(_int raddr 58 0 16693(_arch(_uni))))
		(_sig(_int rbarhit 60 0 16694(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 16695(_array -3((_dto i 1 i 0)))))
		(_sig(_int araddr_2lsbs 62 0 16695(_arch(_uni))))
		(_sig(_int rlast_BE 61 0 16696(_arch(_uni))))
		(_sig(_int read_req_sent -3 0 16697(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 16698(_array -3((_dto i 7 i 0)))))
		(_sig(_int tag_sent 63 0 16698(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16699(_array -3((_dto i 9 i 0)))))
		(_sig(_int length_sent 64 0 16699(_arch(_uni))))
		(_sig(_int rreq_active -3 0 16700(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~13 0 16701(_scalar (_to i 0 c 254))))
		(_sig(_int req_active_ptr 65 0 16701(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~1337 0 16702(_scalar (_to i 0 c 255))))
		(_sig(_int req_active_ptr_d 66 0 16702(_arch(_uni))))
		(_sig(_int rdata_bram_rd_en -3 0 16703(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{RD_BUFFER_ADDR_SIZE-1~downto~0}~13 0 16704(_array -3((_dto c 256 i 0)))))
		(_sig(_int rdata_bram_addr 67 0 16704(_arch(_uni))))
		(_sig(_int rdata 57 0 16705(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH-1~downto~0}~13 0 16706(_array -3((_dto c 257 i 0)))))
		(_sig(_int data_stream_out 68 0 16706(_arch(_uni))))
		(_sig(_int cpl_buffer_addr 67 0 16707(_arch(_uni))))
		(_sig(_int cpl_data_str_done -3 0 16708(_arch(_uni))))
		(_sig(_int tag_in_cpl 63 0 16709(_arch(_uni))))
		(_sig(_int tag_cpl_status_clr -5 0 16710(_arch(_uni))))
		(_sig(_int tag_cpl_status_clr_d -5 0 16711(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~1338 0 16712(_scalar (_to i 0 c 258))))
		(_sig(_int cpl_index 69 0 16712(_arch(_uni))))
		(_sig(_int rdata_str_done -3 0 16713(_arch(_uni))))
		(_sig(_int rdata_str_start -3 0 16714(_arch(_uni))))
		(_sig(_int wdata_str_done -3 0 16715(_arch(_uni))))
		(_sig(_int wdata_str_start -3 0 16716(_arch(_uni))))
		(_sig(_int wfirst_word_offset -2 0 16717(_arch(_uni))))
		(_sig(_int first_word_offset -6 0 16718(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16719(_array -3((_dto i 15 i 0)))))
		(_sig(_int reqID 70 0 16719(_arch(_uni(_string \"0101101001011010"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 16720(_array -3((_dto i 2 i 0)))))
		(_sig(_int maxpayloadsize 71 0 16720(_arch(_uni(_string \"000"\)))))
		(_sig(_int maxreadreqsize 71 0 16721(_arch(_uni(_string \"000"\)))))
		(_sig(_int sig_m_axis_rr_tlast -3 0 16722(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8-1~downto~0}~1342 0 16723(_array -3((_dto c 259 i 0)))))
		(_sig(_int wea 72 0 16723(_arch(_uni))))
		(_sig(_int illegal_burst_wr -3 0 16724(_arch(_uni))))
		(_sig(_int illegal_burst_rd -3 0 16725(_arch(_uni))))
		(_sig(_int illegal_burst_trns_wr -3 0 16726(_arch(_uni))))
		(_sig(_int illegal_burst_trns_rd -3 0 16727(_arch(_uni))))
		(_sig(_int bar_error_rd -3 0 16728(_arch(_uni))))
		(_sig(_int bar_error_trns_wr -3 0 16729(_arch(_uni))))
		(_sig(_int bar_error_trns_rd -3 0 16730(_arch(_uni))))
		(_sig(_int unsupported_req -3 0 16731(_arch(_uni))))
		(_sig(_int unexpected_cpl -3 0 16732(_arch(_uni))))
		(_sig(_int header_ep -3 0 16733(_arch(_uni))))
		(_sig(_int completer_abort -3 0 16734(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIREAD_NUM-1~downto~0}~13 0 16735(_array -3((_dto c 260 i 0)))))
		(_sig(_int cpl_timer_timeout_strb 73 0 16735(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_AXIREAD_NUM-1~1343 0 16736(_scalar (_to i 0 c 261))))
		(_sig(_int rd_req_index_err 74 0 16736(_arch(_uni))))
		(_sig(_int poisoned_req 73 0 16737(_arch(_uni))))
		(_sig(_int reset_inv_wr_fifo -3 0 16738(_arch(_uni))))
		(_sig(_int illegal_burst_int_wr -3 0 16739(_arch(_uni))))
		(_sig(_int illegal_burst_int_rd -3 0 16740(_arch(_uni))))
		(_sig(_int illegal_burst_int -3 0 16741(_arch(_uni))))
		(_sig(_int block_trns_lnkdwn -3 0 16742(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1345 0 16745(_array -3((_dto c 262 i 0)))))
		(_sig(_int sig_m_axi_awid 75 0 16745(_arch(_uni))))
		(_sig(_int sig_m_axi_awaddr 58 0 16746(_arch(_uni))))
		(_sig(_int sig_m_axi_awlen 63 0 16747(_arch(_uni))))
		(_sig(_int sig_m_axi_awsize 71 0 16748(_arch(_uni))))
		(_sig(_int sig_m_axi_awburst 62 0 16749(_arch(_uni))))
		(_sig(_int sig_m_axi_awregion 61 0 16750(_arch(_uni))))
		(_sig(_int sig_m_axi_awvalid -3 0 16751(_arch(_uni))))
		(_sig(_int sig_m_axi_awready -3 0 16752(_arch(_uni))))
		(_sig(_int sig_m_axi_wdata 57 0 16754(_arch(_uni))))
		(_sig(_int sig_m_axi_wstrb 72 0 16755(_arch(_uni))))
		(_sig(_int sig_m_axi_wlast -3 0 16756(_arch(_uni))))
		(_sig(_int sig_m_axi_wvalid -3 0 16757(_arch(_uni))))
		(_sig(_int sig_m_axi_wready -3 0 16758(_arch(_uni))))
		(_sig(_int sig_m_axi_bid 75 0 16760(_arch(_uni))))
		(_sig(_int sig_m_axi_bresp 62 0 16761(_arch(_uni))))
		(_sig(_int sig_m_axi_bvalid -3 0 16762(_arch(_uni))))
		(_sig(_int sig_m_axi_bready -3 0 16763(_arch(_uni))))
		(_sig(_int sig_m_axi_arid 75 0 16765(_arch(_uni))))
		(_sig(_int sig_m_axi_araddr 58 0 16766(_arch(_uni))))
		(_sig(_int sig_m_axi_arlen 63 0 16767(_arch(_uni))))
		(_sig(_int sig_m_axi_arsize 71 0 16768(_arch(_uni))))
		(_sig(_int sig_m_axi_arburst 62 0 16769(_arch(_uni))))
		(_sig(_int sig_m_axi_arregion 61 0 16770(_arch(_uni))))
		(_sig(_int sig_m_axi_arvalid -3 0 16771(_arch(_uni))))
		(_sig(_int sig_m_axi_arready -3 0 16772(_arch(_uni))))
		(_sig(_int sig_m_axi_rid 75 0 16774(_arch(_uni))))
		(_sig(_int sig_m_axi_rdata 57 0 16775(_arch(_uni))))
		(_sig(_int sig_m_axi_rresp 62 0 16776(_arch(_uni))))
		(_sig(_int sig_m_axi_rlast -3 0 16777(_arch(_uni))))
		(_sig(_int sig_m_axi_rvalid -3 0 16778(_arch(_uni))))
		(_sig(_int sig_m_axi_rready -3 0 16779(_arch(_uni))))
		(_sig(_int pend_slv_wr_cnt_sig 62 0 16780(_arch(_uni))))
		(_sig(_int cmpl_slv_wr_cnt_sig 62 0 16781(_arch(_uni))))
		(_sig(_int slrdreadycnt 61 0 16782(_arch(_uni))))
		(_sig(_int slcplreadycnt 61 0 16782(_arch(_uni))))
		(_sig(_int slrdorderpipeline 61 0 16783(_arch(_uni))))
		(_sig(_int slcplorderpipeline 61 0 16784(_arch(_uni))))
		(_sig(_int slrdready -3 0 16785(_arch(_uni((i 2))))))
		(_sig(_int slcplready -3 0 16785(_arch(_uni((i 2))))))
		(_sig(_int slrdsend -3 0 16786(_arch(_uni))))
		(_sig(_int slcplsend -3 0 16786(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1347 0 16787(_array -3((_dto i 2 i 0)))))
		(_type(_int mswrreqpendrecord_array 0 16787(_array 76((_to i 0 i 7)))))
		(_sig(_int mswrreqpendrecord 77 0 16788(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 16789(_array -3((_dto i 1 i 0)))))
		(_type(_int slwrreqpendrecord_array 0 16789(_array 78((_to i 0 i 7)))))
		(_sig(_int slwrreqpendrecord 79 0 16790(_arch(_uni))))
		(_sig(_int sig_slv_write_idle -3 0 16791(_arch(_uni))))
		(_sig(_int sig_m_axis_rw_tvalid -3 0 16792(_arch(_uni))))
		(_sig(_int total_length_out -2 0 16793(_arch(_uni))))
		(_sig(_int tag_pending_for_cpl -3 0 16794(_arch(_uni))))
		(_sig(_int tag_len_active_valid -3 0 16795(_arch(_uni))))
		(_sig(_int sig_pcie_bme -3 0 16796(_arch(_uni))))
		(_sig(_int sig_tlp_str_start -3 0 16797(_arch(_uni))))
		(_sig(_int sig_m_axis_rr_tvalid -3 0 16798(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_AXIREAD_NUM-1}~13 0 16799(_array -3((_to i 0 c 263)))))
		(_sig(_int sig_np_cpl_pending 80 0 16799(_arch(_uni))))
		(_sig(_int wr_ptr -3 0 16800(_arch(_uni))))
		(_sig(_int rd_ptr -3 0 16801(_arch(_uni))))
		(_sig(_int pu_axi_arsize_d 71 0 16802(_arch(_uni))))
		(_sig(_int pu_axi_arlen_d 63 0 16803(_arch(_uni))))
		(_sig(_int sig_s_axi_arready -3 0 16804(_arch(_uni))))
		(_sig(_int read_req_sent_array 80 0 16805(_arch(_uni))))
		(_sig(_int sig_SCT -3 0 16806(_arch(_uni))))
		(_prcs
			(line__16810(_arch 0 0 16810(_assignment(_alias((m_axis_rr_tlast)(sig_m_axis_rr_tlast)))(_simpleassign BUF)(_trgt(41))(_sens(137)))))
			(line__16811(_arch 1 0 16811(_assignment(_alias((m_axis_rw_tvalid)(sig_m_axis_rw_tvalid)))(_simpleassign BUF)(_trgt(36))(_sens(202)))))
			(line__16812(_arch 2 0 16812(_assignment(_alias((m_axis_rr_tvalid)(sig_m_axis_rr_tvalid)))(_simpleassign BUF)(_trgt(42))(_sens(208)))))
			(line__16813(_arch 3 0 16813(_assignment(_alias((s_axi_awvalid_o)(sig_m_axi_awvalid)))(_simpleassign BUF)(_trgt(69))(_sens(164)))))
			(line__16814(_arch 4 0 16814(_assignment(_alias((reqID)(blk_bus_number)(blk_device_number)(blk_function_number)))(_trgt(134))(_sens(56)(57)(58)))))
			(line__16815(_arch 5 0 16815(_assignment(_alias((maxpayloadsize)(blk_dcontrol(d_7_5))))(_trgt(135))(_sens(60(d_7_5))))))
			(line__16816(_arch 6 0 16816(_assignment(_alias((maxreadreqsize)(blk_dcontrol(d_14_12))))(_trgt(136))(_sens(60(d_14_12))))))
			(line__16817(_arch 7 0 16817(_assignment(_trgt(153))(_sens(1)))))
			(line__16819(_arch 8 0 16819(_assignment(_alias((pend_slv_wr_cnt)(pend_slv_wr_cnt_sig)))(_trgt(64))(_sens(189)))))
			(line__16820(_arch 9 0 16820(_assignment(_alias((cmpl_slv_wr_cnt)(cmpl_slv_wr_cnt_sig)))(_trgt(65))(_sens(190)))))
			(line__16821(_arch 10 0 16821(_assignment(_alias((slv_write_idle)(sig_slv_write_idle)))(_simpleassign BUF)(_trgt(68))(_sens(201)))))
			(line__16823(_arch 11 0 16823(_assignment(_alias((SUR)(unsupported_req)))(_simpleassign BUF)(_trgt(71))(_sens(146)))))
			(line__16824(_arch 12 0 16824(_assignment(_trgt(72))(_sens(147)(1)))))
			(line__16825(_arch 13 0 16825(_assignment(_alias((SCT)(sig_SCT)))(_simpleassign BUF)(_trgt(73))(_sens(216)))))
			(line__16826(_arch 14 0 16826(_assignment(_alias((SEP)(header_ep)))(_simpleassign BUF)(_trgt(74))(_sens(148)))))
			(line__16827(_arch 15 0 16827(_assignment(_alias((SCA)(completer_abort)))(_simpleassign BUF)(_trgt(75))(_sens(149)))))
			(line__16828(_arch 16 0 16828(_assignment(_alias((SIB)(illegal_burst_int)))(_simpleassign BUF)(_trgt(76))(_sens(156)))))
			(line__16829(_arch 17 0 16829(_assignment(_trgt(206))(_sens(59(2))(63)))))
			(line__16831(_arch 18 0 16831(_assignment(_trgt(62))(_sens(209)))))
			(line__16834(_arch 19 0 16834(_assignment(_trgt(95))(_sens(94)(210)))))
			(line__16835(_arch 20 0 16835(_assignment(_trgt(96))(_sens(94)(210)))))
			(line__16836(_arch 21 0 16836(_assignment(_trgt(98))(_sens(97)(210)))))
			(line__16837(_arch 22 0 16837(_assignment(_trgt(99))(_sens(97)(210)))))
			(line__16838(_arch 23 0 16838(_assignment(_trgt(82))(_sens(81)(211)))))
			(line__16839(_arch 24 0 16839(_assignment(_trgt(83))(_sens(81)(211)))))
			(line__16840(_arch 25 0 16840(_assignment(_trgt(78))(_sens(79)(80)(211)))))
			(line__16841(_arch 26 0 16841(_assignment(_trgt(91))(_sens(92)(93)(210)))))
			(line__16842(_arch 27 0 16842(_assignment(_trgt(88))(_sens(89)(90)(210)))))
			(line__16843(_arch 28 0 16843(_assignment(_trgt(84))(_sens(85)(86)(211)))))
			(np_cpl_pending_proc(_arch 29 0 16845(_prcs(_trgt(126)(209))(_sens(0)(116)(125)(126)(208)(43)(1))(_dssslsensitivity 1))))
			(sct_proc(_arch 30 0 16872(_prcs(_trgt(117)(215)(216))(_sens(0)(112)(116)(117)(150)(215)(1))(_dssslsensitivity 1))))
			(slave_rd_ordering(_arch 31 0 16897(_prcs(_trgt(191)(193)(197)(200))(_sens(0)(189)(190)(191)(193)(195)(200)(1))(_dssslsensitivity 1)(_mon))))
			(slave_cpl_ordering(_arch 32 0 16920(_prcs(_trgt(192)(194)(198)(199))(_sens(0)(192)(194)(196)(199)(66)(67)(1))(_dssslsensitivity 1)(_mon))))
			(illegal_burst_int_proc(_arch 33 0 16943(_prcs(_trgt(154)(155)(156))(_sens(0)(139)(140)(154)(155)(156)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_ext log2(3 6))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.tag_cpl_status_clr_array(2 tag_cpl_status_clr_array)))
		(_type(_ext ~extaxi_pcie_v2_9_2.axi_pcie_mm_s_pkg.first_word_offset_array(2 first_word_offset_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_split (209)(215)(200)(199)
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_pcie_mm_s_pkg))(lib_pkg_v1_0_2(lib_pkg))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(std_logic_arith)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018)
		(33686018)
		(33686018)
		(33686018 33686018)
		(131586)
		(2)
	)
	(_model . structure 264 -1)
)
V 000050 55 25819         1580965245534 structure
(_unit VHDL(axi_pcie_mm_s 0 17692(structure 0 17936))
	(_version vde)
	(_time 1580965245535 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code adfdfdfbf1faf0b8fba8a9febef7f5aba8a8fbabf9abf9)
	(_ent
		(_time 1580965245531)
	)
	(_inst comp_register_block 0 17956(_ent . register_block)
		(_gen
			((C_FAMILY)(_code 0))
			((C_S_AXI_DATA_WIDTH)(_code 1))
			((C_S_AXI_ADDR_WIDTH)(_code 2))
			((C_AXIBAR_NUM)(_code 3))
			((C_INCLUDE_BAROFFSET_REG)(_code 4))
			((C_AXIBAR2PCIEBAR_0)(_code 5))
			((C_AXIBAR2PCIEBAR_1)(_code 6))
			((C_AXIBAR2PCIEBAR_2)(_code 7))
			((C_AXIBAR2PCIEBAR_3)(_code 8))
			((C_AXIBAR2PCIEBAR_4)(_code 9))
			((C_AXIBAR2PCIEBAR_5)(_code 10))
			((C_AXIBAR_AS_0)(_code 11))
			((C_AXIBAR_AS_1)(_code 12))
			((C_AXIBAR_AS_2)(_code 13))
			((C_AXIBAR_AS_3)(_code 14))
			((C_AXIBAR_AS_4)(_code 15))
			((C_AXIBAR_AS_5)(_code 16))
		)
		(_port
			((s_axi_aclk)(axi_aclk))
			((reset)(reset))
			((IP2Bus_Data)(IP2Bus_Data))
			((IP2Bus_WrAck)(IP2Bus_WrAck))
			((IP2Bus_RdAck)(IP2Bus_RdAck))
			((IP2Bus_Error)(IP2Bus_Error))
			((Bus2IP_Addr)(Bus2IP_Addr))
			((Bus2IP_Data)(Bus2IP_Data))
			((Bus2IP_RNW)(Bus2IP_RNW))
			((Bus2IP_BE)(Bus2IP_BE))
			((Bus2IP_CS)(Bus2IP_CS))
			((axibar2pciebar0)(axibar2pciebar0))
			((axibar2pciebar1)(axibar2pciebar1))
			((axibar2pciebar2)(axibar2pciebar2))
			((axibar2pciebar3)(axibar2pciebar3))
			((axibar2pciebar4)(axibar2pciebar4))
			((axibar2pciebar5)(axibar2pciebar5))
		)
	)
	(_inst comp_AXI_MM_S_MasterBridge 0 18000(_ent . axi_mm_s_masterbridge)
		(_gen
			((C_FAMILY)(_code 17))
			((C_M_AXI_ADDR_WIDTH)(_code 18))
			((C_M_AXI_DATA_WIDTH)(_code 19))
			((C_S_AXIS_DATA_WIDTH)(_code 20))
			((C_PCIEBAR_NUM)(_code 21))
			((C_PCIEBAR_AS)(_code 22))
			((C_PCIEBAR_LEN_0)(_code 23))
			((C_PCIEBAR2AXIBAR_0)(_code 24))
			((C_PCIEBAR2AXIBAR_0_SEC)(_code 25))
			((C_PCIEBAR_LEN_1)(_code 26))
			((C_PCIEBAR2AXIBAR_1)(_code 27))
			((C_PCIEBAR2AXIBAR_1_SEC)(_code 28))
			((C_PCIEBAR_LEN_2)(_code 29))
			((C_PCIEBAR2AXIBAR_2)(_code 30))
			((C_PCIEBAR2AXIBAR_2_SEC)(_code 31))
			((C_S_AXIS_USER_WIDTH)(_code 32))
			((C_TRN_NP_FC)(_code 33))
		)
		(_port
			((aclk)(axi_aclk))
			((reset)(reset))
			((m_axi_awaddr)(m_axi_awaddr))
			((m_axi_awlen)(m_axi_awlen))
			((m_axi_awsize)(m_axi_awsize))
			((m_axi_awburst)(m_axi_awburst))
			((m_axi_awprot)(m_axi_awprot))
			((m_axi_awvalid)(m_axi_awvalid))
			((m_axi_awready)(m_axi_awready))
			((m_axi_awlock)(m_axi_awlock))
			((m_axi_awcache)(m_axi_awcache))
			((m_axi_wdata)(m_axi_wdata))
			((m_axi_wstrb)(m_axi_wstrb))
			((m_axi_wlast)(m_axi_wlast))
			((m_axi_wvalid)(m_axi_wvalid))
			((m_axi_wready)(m_axi_wready))
			((m_axi_bresp)(m_axi_bresp))
			((m_axi_bvalid)(m_axi_bvalid))
			((m_axi_bready)(m_axi_bready))
			((s_axis_cw_tdata)(s_axis_cw_tdata))
			((s_axis_cw_tstrb)(s_axis_cw_tstrb))
			((s_axis_cw_tlast)(s_axis_cw_tlast))
			((s_axis_cw_tvalid)(s_axis_cw_tvalid))
			((s_axis_cw_tready)(s_axis_cw_tready))
			((s_axis_cw_tuser)(s_axis_cw_tuser))
			((m_axi_araddr)(m_axi_araddr))
			((m_axi_arlen)(m_axi_arlen))
			((m_axi_arsize)(m_axi_arsize))
			((m_axi_arburst)(m_axi_arburst))
			((m_axi_arprot)(m_axi_arprot))
			((m_axi_arvalid)(m_axi_arvalid))
			((m_axi_arready)(m_axi_arready))
			((m_axi_arlock)(m_axi_arlock))
			((m_axi_arcache)(m_axi_arcache))
			((m_axi_rdata)(m_axi_rdata))
			((m_axi_rresp)(m_axi_rresp))
			((m_axi_rlast)(m_axi_rlast))
			((m_axi_rvalid)(m_axi_rvalid))
			((m_axi_rready)(m_axi_rready))
			((s_axis_cr_tdata)(s_axis_cr_tdata))
			((s_axis_cr_tstrb)(s_axis_cr_tstrb))
			((s_axis_cr_tlast)(s_axis_cr_tlast))
			((s_axis_cr_tvalid)(s_axis_cr_tvalid))
			((s_axis_cr_tready)(s_axis_cr_tready))
			((s_axis_cr_tuser)(s_axis_cr_tuser))
			((m_axis_cc_tdata)(m_axis_cc_tdata))
			((m_axis_cc_tstrb)(m_axis_cc_tstrb))
			((m_axis_cc_tlast)(m_axis_cc_tlast))
			((m_axis_cc_tvalid)(m_axis_cc_tvalid))
			((m_axis_cc_tready)(m_axis_cc_tready))
			((m_axis_cc_tuser)(m_axis_cc_tuser))
			((blk_lnk_up)(blk_lnk_up))
			((blk_dcontrol)(blk_dcontrol))
			((blk_bus_number)(blk_bus_number))
			((blk_device_number)(blk_device_number))
			((blk_function_number)(blk_function_number))
			((MDE_int)(MDE_int))
			((MSE_int)(MSE_int))
			((MEP_int)(MEP_int))
			((slwrreqpend)(slwrreqpendsig))
			((slwrreqcomp)(slwrreqcompsig))
			((wrreqpend)(wrreqpendsig))
			((wrreqcomp)(wrreqcompsig))
			((slv_write_idle)(sig_slv_write_idle))
			((s_axi_awvalid)(sig_s_axi_awvalid))
			((master_wr_idle)(sig_master_wr_idle))
			((rdndreqpipeline)(rdndreqpipeline))
			((rdreqpipeline)(rdreqpipeline))
			((np_pkt_complete)(np_pkt_complete))
		)
	)
	(_inst comp_slave_bridge 0 18120(_ent . slave_bridge)
		(_gen
			((C_FAMILY)(_code 34))
			((C_S_AXI_ID_WIDTH)(_code 35))
			((C_S_AXI_ADDR_WIDTH)(_code 36))
			((C_S_AXI_DATA_WIDTH)(_code 37))
			((C_M_AXIS_DATA_WIDTH)(_code 38))
			((C_COMP_TIMEOUT)(_code 39))
			((C_USER_CLK_FREQ)(_code 40))
			((C_USER_CLK2_DIV2)(_code 41))
			((C_INCLUDE_RC)(_code 42))
			((C_S_AXI_SUPPORTS_NARROW_BURST)(_code 43))
			((C_EP_LINK_PARTNER_RCB)(_code 44))
			((C_AXIREAD_NUM)(_code 45))
			((C_AXIBAR_NUM)(_code 46))
			((C_AXIBAR_AS_0)(_code 47))
			((C_AXIBAR_AS_1)(_code 48))
			((C_AXIBAR_AS_2)(_code 49))
			((C_AXIBAR_AS_3)(_code 50))
			((C_AXIBAR_AS_4)(_code 51))
			((C_AXIBAR_AS_5)(_code 52))
			((C_AXIBAR_0)(_code 53))
			((C_AXIBAR_HIGHADDR_0)(_code 54))
			((C_AXIBAR_1)(_code 55))
			((C_AXIBAR_HIGHADDR_1)(_code 56))
			((C_AXIBAR_2)(_code 57))
			((C_AXIBAR_HIGHADDR_2)(_code 58))
			((C_AXIBAR_3)(_code 59))
			((C_AXIBAR_HIGHADDR_3)(_code 60))
			((C_AXIBAR_4)(_code 61))
			((C_AXIBAR_HIGHADDR_4)(_code 62))
			((C_AXIBAR_5)(_code 63))
			((C_AXIBAR_HIGHADDR_5)(_code 64))
			((C_AXIBAR_CHK_SLV_ERR)(_code 65))
		)
		(_port
			((s_axi_aclk)(axi_aclk))
			((reset)(reset))
			((s_axi_awid)(s_axi_awid))
			((s_axi_awaddr)(s_axi_awaddr))
			((s_axi_awregion)(s_axi_awregion))
			((s_axi_awlen)(s_axi_awlen))
			((s_axi_awsize)(s_axi_awsize))
			((s_axi_awburst)(s_axi_awburst))
			((s_axi_awvalid)(s_axi_awvalid))
			((s_axi_awready)(s_axi_awready))
			((s_axi_wdata)(s_axi_wdata))
			((s_axi_wstrb)(s_axi_wstrb))
			((s_axi_wlast)(s_axi_wlast))
			((s_axi_wvalid)(s_axi_wvalid))
			((s_axi_wready)(s_axi_wready))
			((s_axi_bid)(s_axi_bid))
			((s_axi_bresp)(s_axi_bresp))
			((s_axi_bvalid)(s_axi_bvalid))
			((s_axi_bready)(s_axi_bready))
			((s_axi_arid)(s_axi_arid))
			((s_axi_araddr)(s_axi_araddr))
			((s_axi_arregion)(s_axi_arregion))
			((s_axi_arlen)(s_axi_arlen))
			((s_axi_arsize)(s_axi_arsize))
			((s_axi_arburst)(s_axi_arburst))
			((s_axi_arvalid)(s_axi_arvalid))
			((s_axi_arready)(s_axi_arready))
			((s_axi_rid)(s_axi_rid))
			((s_axi_rdata)(s_axi_rdata))
			((s_axi_rresp)(s_axi_rresp))
			((s_axi_rlast)(s_axi_rlast))
			((s_axi_rvalid)(s_axi_rvalid))
			((s_axi_rready)(s_axi_rready))
			((m_axis_rw_tdata)(m_axis_rw_tdata))
			((m_axis_rw_tstrb)(m_axis_rw_tstrb))
			((m_axis_rw_tlast)(m_axis_rw_tlast))
			((m_axis_rw_tvalid)(m_axis_rw_tvalid))
			((m_axis_rw_tready)(m_axis_rw_tready))
			((m_axis_rr_tid)(m_axis_rr_tid))
			((m_axis_rr_tdata)(m_axis_rr_tdata))
			((m_axis_rr_tstrb)(m_axis_rr_tstrb))
			((m_axis_rr_tlast)(m_axis_rr_tlast))
			((m_axis_rr_tvalid)(m_axis_rr_tvalid))
			((m_axis_rr_tready)(m_axis_rr_tready))
			((s_axis_rc_tdata)(s_axis_rc_tdata))
			((s_axis_rc_tstrb)(s_axis_rc_tstrb))
			((s_axis_rc_tlast)(s_axis_rc_tlast))
			((s_axis_rc_tvalid)(s_axis_rc_tvalid))
			((s_axis_rc_tready)(s_axis_rc_tready))
			((axibar2pciebar0)(axibar2pciebar0))
			((axibar2pciebar1)(axibar2pciebar1))
			((axibar2pciebar2)(axibar2pciebar2))
			((axibar2pciebar3)(axibar2pciebar3))
			((axibar2pciebar4)(axibar2pciebar4))
			((axibar2pciebar5)(axibar2pciebar5))
			((blk_lnk_up)(blk_lnk_up))
			((blk_bus_number)(blk_bus_number))
			((blk_device_number)(blk_device_number))
			((blk_function_number)(blk_function_number))
			((blk_command)(blk_command))
			((blk_dcontrol)(blk_dcontrol))
			((blk_lstatus)(blk_lstatus))
			((np_cpl_pending)(np_cpl_pending))
			((RP_bridge_en)(RP_bridge_en))
			((pend_slv_wr_cnt)(slwrreqpendsig))
			((cmpl_slv_wr_cnt)(slwrreqcompsig))
			((wrreqpend)(wrreqpendsig))
			((wrreqcomp)(wrreqcompsig))
			((slv_write_idle)(sig_slv_write_idle))
			((s_axi_awvalid_o)(sig_s_axi_awvalid))
			((master_wr_idle)(sig_master_wr_idle))
			((SUR)(SUR_int))
			((SUC)(SUC_int))
			((SCT)(SCT_int))
			((SEP)(SEP_int))
			((SCA)(SCA_int))
			((SIB)(SIB_int))
			((config_gen_req)(config_gen_req))
		)
	)
	(_object
		(_type(_int ~STRING~12 0 17695(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 17695(_ent)))
		(_gen(_int C_S_AXI_ID_WIDTH -2 0 17696(_ent gms)))
		(_gen(_int C_S_AXI_ADDR_WIDTH -2 0 17698(_ent gms)))
		(_gen(_int C_S_AXI_DATA_WIDTH -2 0 17699(_ent gms)))
		(_gen(_int C_M_AXI_ADDR_WIDTH -2 0 17700(_ent gms)))
		(_gen(_int C_M_AXI_DATA_WIDTH -2 0 17701(_ent gms)))
		(_gen(_int C_S_AXIS_DATA_WIDTH -2 0 17702(_ent gms)))
		(_gen(_int C_M_AXIS_DATA_WIDTH -2 0 17703(_ent gms)))
		(_gen(_int C_COMP_TIMEOUT -2 0 17704(_ent)))
		(_gen(_int C_USER_CLK_FREQ -2 0 17705(_ent)))
		(_type(_int ~STRING~121 0 17706(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_USER_CLK2_DIV2 1 0 17706(_ent)))
		(_gen(_int C_INCLUDE_RC -2 0 17707(_ent)))
		(_gen(_int C_S_AXI_SUPPORTS_NARROW_BURST -2 0 17708(_ent)))
		(_gen(_int C_EP_LINK_PARTNER_RCB -2 0 17709 \0\ (_ent((i 0)))))
		(_gen(_int C_INCLUDE_BAROFFSET_REG -2 0 17710(_ent)))
		(_gen(_int C_AXIREAD_NUM -2 0 17711 \8\ (_ent((i 8)))))
		(_gen(_int C_AXIBAR_NUM -2 0 17712(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 17713(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR2PCIEBAR_0 2 0 17713(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~122 0 17714(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR2PCIEBAR_1 3 0 17714(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~123 0 17715(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR2PCIEBAR_2 4 0 17715(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~124 0 17716(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR2PCIEBAR_3 5 0 17716(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~125 0 17717(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR2PCIEBAR_4 6 0 17717(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~126 0 17718(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR2PCIEBAR_5 7 0 17718(_ent)))
		(_gen(_int C_AXIBAR_AS_0 -2 0 17719(_ent)))
		(_gen(_int C_AXIBAR_AS_1 -2 0 17720(_ent)))
		(_gen(_int C_AXIBAR_AS_2 -2 0 17721(_ent)))
		(_gen(_int C_AXIBAR_AS_3 -2 0 17722(_ent)))
		(_gen(_int C_AXIBAR_AS_4 -2 0 17723(_ent)))
		(_gen(_int C_AXIBAR_AS_5 -2 0 17724(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~127 0 17725(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_0 8 0 17725(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~128 0 17726(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_0 9 0 17726(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~129 0 17727(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_1 10 0 17727(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~1210 0 17728(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_1 11 0 17728(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~1211 0 17729(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_2 12 0 17729(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~1212 0 17730(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_2 13 0 17730(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~1213 0 17731(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_3 14 0 17731(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~1214 0 17732(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_3 15 0 17732(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~1215 0 17733(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_4 16 0 17733(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~1216 0 17734(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_4 17 0 17734(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~1217 0 17735(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_5 18 0 17735(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~1218 0 17736(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_5 19 0 17736(_ent)))
		(_gen(_int C_PCIEBAR_NUM -2 0 17737(_ent)))
		(_gen(_int C_PCIEBAR_AS -2 0 17738(_ent)))
		(_gen(_int C_PCIEBAR_LEN_0 -2 0 17739(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~1219 0 17740(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PCIEBAR2AXIBAR_0 20 0 17740(_ent)))
		(_gen(_int C_PCIEBAR2AXIBAR_0_SEC -2 0 17741(_ent)))
		(_gen(_int C_PCIEBAR_LEN_1 -2 0 17742(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~1220 0 17743(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PCIEBAR2AXIBAR_1 21 0 17743(_ent)))
		(_gen(_int C_PCIEBAR2AXIBAR_1_SEC -2 0 17744(_ent)))
		(_gen(_int C_PCIEBAR_LEN_2 -2 0 17745(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~1221 0 17746(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PCIEBAR2AXIBAR_2 22 0 17746(_ent)))
		(_gen(_int C_PCIEBAR2AXIBAR_2_SEC -2 0 17747(_ent)))
		(_gen(_int C_S_AXIS_USER_WIDTH -2 0 17748(_ent gms)))
		(_type(_int ~STRING~1222 0 17749(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_TRN_NP_FC 23 0 17749(_ent)))
		(_type(_int ~STRING~1223 0 17750(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_AXIBAR_CHK_SLV_ERR 24 0 17750(_ent)))
		(_port(_int axi_aclk -3 0 17758(_ent(_in))))
		(_port(_int reset -3 0 17759(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~12 0 17762(_array -3((_dto c 66 i 0)))))
		(_port(_int s_axi_awid 25 0 17762(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 17763(_array -3((_dto c 67 i 0)))))
		(_port(_int s_axi_awaddr 26 0 17763(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17764(_array -3((_dto i 3 i 0)))))
		(_port(_int s_axi_awregion 27 0 17764(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17765(_array -3((_dto i 7 i 0)))))
		(_port(_int s_axi_awlen 28 0 17765(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17766(_array -3((_dto i 2 i 0)))))
		(_port(_int s_axi_awsize 29 0 17766(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17767(_array -3((_dto i 1 i 0)))))
		(_port(_int s_axi_awburst 30 0 17767(_ent(_in))))
		(_port(_int s_axi_awvalid -3 0 17768(_ent(_in))))
		(_port(_int s_axi_awready -3 0 17769(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~12 0 17772(_array -3((_dto c 68 i 0)))))
		(_port(_int s_axi_wdata 31 0 17772(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8-1~downto~0}~12 0 17773(_array -3((_dto c 69 i 0)))))
		(_port(_int s_axi_wstrb 32 0 17773(_ent(_in))))
		(_port(_int s_axi_wlast -3 0 17774(_ent(_in))))
		(_port(_int s_axi_wvalid -3 0 17775(_ent(_in))))
		(_port(_int s_axi_wready -3 0 17776(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1225 0 17779(_array -3((_dto c 70 i 0)))))
		(_port(_int s_axi_bid 33 0 17779(_ent(_out))))
		(_port(_int s_axi_bresp 30 0 17780(_ent(_out))))
		(_port(_int s_axi_bvalid -3 0 17781(_ent(_out))))
		(_port(_int s_axi_bready -3 0 17782(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1227 0 17785(_array -3((_dto c 71 i 0)))))
		(_port(_int s_axi_arid 34 0 17785(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1229 0 17786(_array -3((_dto c 72 i 0)))))
		(_port(_int s_axi_araddr 35 0 17786(_ent(_in))))
		(_port(_int s_axi_arregion 27 0 17787(_ent(_in))))
		(_port(_int s_axi_arlen 28 0 17788(_ent(_in))))
		(_port(_int s_axi_arsize 29 0 17789(_ent(_in))))
		(_port(_int s_axi_arburst 30 0 17790(_ent(_in))))
		(_port(_int s_axi_arvalid -3 0 17791(_ent(_in))))
		(_port(_int s_axi_arready -3 0 17792(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1231 0 17795(_array -3((_dto c 73 i 0)))))
		(_port(_int s_axi_rid 36 0 17795(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~1233 0 17796(_array -3((_dto c 74 i 0)))))
		(_port(_int s_axi_rdata 37 0 17796(_ent(_out))))
		(_port(_int s_axi_rresp 30 0 17797(_ent(_out))))
		(_port(_int s_axi_rlast -3 0 17798(_ent(_out))))
		(_port(_int s_axi_rvalid -3 0 17799(_ent(_out))))
		(_port(_int s_axi_rready -3 0 17800(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH-1~downto~0}~12 0 17803(_array -3((_dto c 75 i 0)))))
		(_port(_int m_axis_rw_tdata 38 0 17803(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH/8-1~downto~0}~12 0 17804(_array -3((_dto c 76 i 0)))))
		(_port(_int m_axis_rw_tstrb 39 0 17804(_ent(_out))))
		(_port(_int m_axis_rw_tlast -3 0 17805(_ent(_out))))
		(_port(_int m_axis_rw_tvalid -3 0 17806(_ent(_out))))
		(_port(_int m_axis_rw_tready -3 0 17807(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1235 0 17810(_array -3((_dto c 77 i 0)))))
		(_port(_int m_axis_rr_tid 40 0 17810(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH-1~downto~0}~1237 0 17811(_array -3((_dto c 78 i 0)))))
		(_port(_int m_axis_rr_tdata 41 0 17811(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH/8-1~downto~0}~1239 0 17812(_array -3((_dto c 79 i 0)))))
		(_port(_int m_axis_rr_tstrb 42 0 17812(_ent(_out))))
		(_port(_int m_axis_rr_tlast -3 0 17813(_ent(_out))))
		(_port(_int m_axis_rr_tvalid -3 0 17814(_ent(_out))))
		(_port(_int m_axis_rr_tready -3 0 17815(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH-1~downto~0}~1241 0 17818(_array -3((_dto c 80 i 0)))))
		(_port(_int s_axis_rc_tdata 43 0 17818(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH/8-1~downto~0}~1243 0 17819(_array -3((_dto c 81 i 0)))))
		(_port(_int s_axis_rc_tstrb 44 0 17819(_ent(_in))))
		(_port(_int s_axis_rc_tlast -3 0 17820(_ent(_in))))
		(_port(_int s_axis_rc_tvalid -3 0 17821(_ent(_in))))
		(_port(_int s_axis_rc_tready -3 0 17822(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~12 0 17825(_array -3((_dto c 82 i 0)))))
		(_port(_int m_axi_awaddr 45 0 17825(_ent(_out))))
		(_port(_int m_axi_awlen 28 0 17826(_ent(_out))))
		(_port(_int m_axi_awsize 29 0 17827(_ent(_out))))
		(_port(_int m_axi_awburst 30 0 17828(_ent(_out))))
		(_port(_int m_axi_awprot 29 0 17829(_ent(_out))))
		(_port(_int m_axi_awvalid -3 0 17830(_ent(_out))))
		(_port(_int m_axi_awready -3 0 17831(_ent(_in))))
		(_port(_int m_axi_awlock -3 0 17833(_ent(_out))))
		(_port(_int m_axi_awcache 27 0 17834(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH-1~downto~0}~12 0 17837(_array -3((_dto c 83 i 0)))))
		(_port(_int m_axi_wdata 46 0 17837(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH/8-1~downto~0}~12 0 17838(_array -3((_dto c 84 i 0)))))
		(_port(_int m_axi_wstrb 47 0 17838(_ent(_out))))
		(_port(_int m_axi_wlast -3 0 17839(_ent(_out))))
		(_port(_int m_axi_wvalid -3 0 17840(_ent(_out))))
		(_port(_int m_axi_wready -3 0 17841(_ent(_in))))
		(_port(_int m_axi_bresp 30 0 17844(_ent(_in))))
		(_port(_int m_axi_bvalid -3 0 17845(_ent(_in))))
		(_port(_int m_axi_bready -3 0 17846(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1245 0 17850(_array -3((_dto c 85 i 0)))))
		(_port(_int m_axi_araddr 48 0 17850(_ent(_out))))
		(_port(_int m_axi_arlen 28 0 17851(_ent(_out))))
		(_port(_int m_axi_arsize 29 0 17852(_ent(_out))))
		(_port(_int m_axi_arburst 30 0 17853(_ent(_out))))
		(_port(_int m_axi_arprot 29 0 17854(_ent(_out))))
		(_port(_int m_axi_arvalid -3 0 17855(_ent(_out))))
		(_port(_int m_axi_arready -3 0 17856(_ent(_in))))
		(_port(_int m_axi_arlock -3 0 17857(_ent(_out))))
		(_port(_int m_axi_arcache 27 0 17858(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH-1~downto~0}~1247 0 17862(_array -3((_dto c 86 i 0)))))
		(_port(_int m_axi_rdata 49 0 17862(_ent(_in))))
		(_port(_int m_axi_rresp 30 0 17863(_ent(_in))))
		(_port(_int m_axi_rlast -3 0 17864(_ent(_in))))
		(_port(_int m_axi_rvalid -3 0 17865(_ent(_in))))
		(_port(_int m_axi_rready -3 0 17866(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH-1~downto~0}~12 0 17870(_array -3((_dto c 87 i 0)))))
		(_port(_int s_axis_cw_tdata 50 0 17870(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH/8-1~downto~0}~12 0 17871(_array -3((_dto c 88 i 0)))))
		(_port(_int s_axis_cw_tstrb 51 0 17871(_ent(_in))))
		(_port(_int s_axis_cw_tlast -3 0 17872(_ent(_in))))
		(_port(_int s_axis_cw_tvalid -3 0 17873(_ent(_in))))
		(_port(_int s_axis_cw_tready -3 0 17874(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_USER_WIDTH-1~downto~0}~12 0 17875(_array -3((_dto c 89 i 0)))))
		(_port(_int s_axis_cw_tuser 52 0 17875(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH-1~downto~0}~1249 0 17878(_array -3((_dto c 90 i 0)))))
		(_port(_int s_axis_cr_tdata 53 0 17878(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH/8-1~downto~0}~1251 0 17879(_array -3((_dto c 91 i 0)))))
		(_port(_int s_axis_cr_tstrb 54 0 17879(_ent(_in))))
		(_port(_int s_axis_cr_tlast -3 0 17880(_ent(_in))))
		(_port(_int s_axis_cr_tvalid -3 0 17881(_ent(_in))))
		(_port(_int s_axis_cr_tready -3 0 17882(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_USER_WIDTH-1~downto~0}~1253 0 17883(_array -3((_dto c 92 i 0)))))
		(_port(_int s_axis_cr_tuser 55 0 17883(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH-1~downto~0}~1255 0 17886(_array -3((_dto c 93 i 0)))))
		(_port(_int m_axis_cc_tdata 56 0 17886(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH/8-1~downto~0}~1257 0 17887(_array -3((_dto c 94 i 0)))))
		(_port(_int m_axis_cc_tstrb 57 0 17887(_ent(_out))))
		(_port(_int m_axis_cc_tlast -3 0 17888(_ent(_out))))
		(_port(_int m_axis_cc_tvalid -3 0 17889(_ent(_out))))
		(_port(_int m_axis_cc_tready -3 0 17890(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_USER_WIDTH-1~downto~0}~1259 0 17891(_array -3((_dto c 95 i 0)))))
		(_port(_int m_axis_cc_tuser 58 0 17891(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17894(_array -3((_dto i 31 i 0)))))
		(_port(_int IP2Bus_Data 59 0 17894(_ent(_out))))
		(_port(_int IP2Bus_WrAck -3 0 17895(_ent(_out))))
		(_port(_int IP2Bus_RdAck -3 0 17896(_ent(_out))))
		(_port(_int IP2Bus_Error -3 0 17897(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1261 0 17898(_array -3((_dto c 96 i 0)))))
		(_port(_int Bus2IP_Addr 60 0 17898(_ent(_in))))
		(_port(_int Bus2IP_Data 59 0 17899(_ent(_in))))
		(_port(_int Bus2IP_RNW -3 0 17900(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32/8-1~downto~0}~12 0 17901(_array -3((_dto i 3 i 0)))))
		(_port(_int Bus2IP_BE 61 0 17901(_ent(_in))))
		(_port(_int Bus2IP_CS -3 0 17902(_ent(_in))))
		(_port(_int blk_lnk_up -3 0 17905(_ent(_in))))
		(_port(_int blk_bus_number 28 0 17906(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17907(_array -3((_dto i 4 i 0)))))
		(_port(_int blk_device_number 62 0 17907(_ent(_in))))
		(_port(_int blk_function_number 29 0 17908(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17909(_array -3((_dto i 15 i 0)))))
		(_port(_int blk_command 63 0 17909(_ent(_in))))
		(_port(_int blk_dcontrol 63 0 17910(_ent(_in))))
		(_port(_int blk_lstatus 63 0 17911(_ent(_in))))
		(_port(_int np_cpl_pending -3 0 17912(_ent(_out))))
		(_port(_int RP_bridge_en -3 0 17913(_ent(_in))))
		(_port(_int SUR_int -3 0 17916(_ent(_out))))
		(_port(_int SUC_int -3 0 17917(_ent(_out))))
		(_port(_int SCT_int -3 0 17918(_ent(_out))))
		(_port(_int SEP_int -3 0 17919(_ent(_out))))
		(_port(_int SCA_int -3 0 17920(_ent(_out))))
		(_port(_int SIB_int -3 0 17921(_ent(_out))))
		(_port(_int MDE_int -3 0 17922(_ent(_out))))
		(_port(_int MSE_int -3 0 17923(_ent(_out))))
		(_port(_int MEP_int -3 0 17924(_ent(_out))))
		(_port(_int rdndreqpipeline 29 0 17928(_ent(_out))))
		(_port(_int rdreqpipeline 29 0 17929(_ent(_out))))
		(_port(_int np_pkt_complete 30 0 17930(_ent(_out))))
		(_port(_int config_gen_req -3 0 17931(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 17940(_array -3((_dto i 63 i 0)))))
		(_sig(_int axibar2pciebar0 64 0 17940(_arch(_uni))))
		(_sig(_int axibar2pciebar1 64 0 17941(_arch(_uni))))
		(_sig(_int axibar2pciebar2 64 0 17942(_arch(_uni))))
		(_sig(_int axibar2pciebar3 64 0 17943(_arch(_uni))))
		(_sig(_int axibar2pciebar4 64 0 17944(_arch(_uni))))
		(_sig(_int axibar2pciebar5 64 0 17945(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17947(_array -3((_dto i 1 i 0)))))
		(_sig(_int slwrreqpendsig 65 0 17947(_arch(_uni))))
		(_sig(_int slwrreqcompsig 65 0 17948(_arch(_uni))))
		(_sig(_int sig_slv_write_idle -3 0 17949(_arch(_uni))))
		(_sig(_int sig_s_axi_awvalid -3 0 17950(_arch(_uni))))
		(_sig(_int sig_master_wr_idle -3 0 17951(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17952(_array -3((_dto i 2 i 0)))))
		(_sig(_int wrreqpendsig 66 0 17952(_arch(_uni))))
		(_sig(_int wrreqcompsig 66 0 17952(_arch(_uni))))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(std_logic_misc)))
	(_model . structure 97 -1)
)
V 000051 55 602 1580965245547 axi_pcie_msi_irq_pkg
(_unit VHDL(axi_pcie_msi_irq_pkg 0 18292)
	(_version vde)
	(_time 1580965245548 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code adfdfdfbf1faf0b8fafcbdf7ffaba4aba8a8fbabf9)
	(_object
		(_type(_int ~NATURAL~range~1~to~64~15 0 18296(_scalar (_to i 1 i 64))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 18304(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(NUMERIC_STD)))
)
V 000049 55 7496          1580965245552 behavior
(_unit VHDL(axi_pcie_msi_irq 0 18324(behavior 0 18347))
	(_version vde)
	(_time 1580965245553 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code bdedede8e1eae0a8b8e8ade7efbbb4bbb8b8ebbbe9)
	(_ent
		(_time 1580965245550)
	)
	(_generate G_MSI_IRQ_CLR 0 18394(_for 15 )
		(_object
			(_cnst(_int i 15 0 18394(_arch)))
			(_prcs
				(line__18395(_arch 2 0 18395(_assignment(_trgt(23(_object 2)))(_sens(7)(8(_object 2)))(_read(8(_object 2))))))
			)
		)
		(_part (8(_object 2))
		)
	)
	(_generate G_MSI_IRQ_LINE 0 18399(_for 16 )
		(_object
			(_cnst(_int i 16 0 18399(_arch)))
			(_prcs
				(line__18401(_arch 3 0 18401(_prcs(_trgt(10(_object 3))(10(_object 3)))(_sens(0)(3)(11(d_4_0)))(_dssslsensitivity 1)(_mon))))
			)
		)
	)
	(_generate G_MSI_IRQ_PACD 0 18417(_for 17 )
		(_object
			(_cnst(_int i 17 0 18417(_arch)))
			(_prcs
				(TFF(_arch 4 0 18419(_prcs(_trgt(19(_object 4))(19(_object 4)))(_sens(0)(12(_object 4))(10(_object 4))(12(_object 4))(12(_object 4))(19(_object 4)))(_dssslsensitivity 2)(_read(10(_object 4))(12(_object 4))(19(_object 4))))))
				(DFF(_arch 5 0 18430(_prcs(_simple)(_trgt(21(_object 4))(21(_object 4)))(_sens(1)(14(_object 4)))(_read(14(_object 4))(19(_object 4))(21(_object 4(_range 14)))))))
				(line__18441(_arch 6 0 18441(_assignment(_trgt(18(_object 4)))(_sens(2)(21(_object 4(_index 15))))(_read(21(_object 4(_index 16)))))))
				(line__18442(_arch 7 0 18442(_assignment(_trgt(20(_object 4)))(_sens(21(_object 4(_index 17)))(21(_object 4(_index 18))))(_read(21(_object 4(_index 19)))(21(_object 4(_index 20)))))))
				(RST_TFF(_arch 8 0 18445(_prcs(_trgt(12(_object 4))(12(_object 4))(13(_object 4))(13(_object 4)))(_sens(0)(18(_object 4))(13(_object 4))(18(_object 4))(18(_object 4)))(_dssslsensitivity 2)(_read(13(_object 4))(18(_object 4))))))
				(RST_DFF(_arch 9 0 18458(_prcs(_trgt(14(_object 4))(14(_object 4))(15(_object 4))(15(_object 4)))(_sens(1)(18(_object 4))(15(_object 4))(18(_object 4))(18(_object 4)))(_dssslsensitivity 2)(_read(15(_object 4))(18(_object 4))))))
			)
		)
		(_part (21(_object 4(_index 21)))(21(_object 4(_index 22)))(21(_object 4(_index 23)))(18(_object 4))(18(_object 4))
		)
	)
	(_generate G_MSI_IRQ_CNT 0 18474(_for 18 )
		(_object
			(_cnst(_int i 18 0 18474(_arch)))
			(_prcs
				(MSI_IRQ_CNT(_arch 10 0 18476(_prcs(_trgt(22(_object 5))(22(_object 5))(22(_object 5))(22(_object 5))(22(_object 5))(22(_object 5))(24(_object 5))(24(_object 5))(24(_object 5))(25(_object 5))(25(_object 5))(25(_object 5))(26(_object 5))(26(_object 5))(26(_object 5))(26(_object 5)))(_sens(1)(17)(20(_object 5))(20(_object 5))(22(_object 5))(22(_object 5))(22(_object 5))(22(_object 5))(22(_object 5))(22(_object 5))(22(_object 5))(22(_object 5))(23(_object 5))(23(_object 5))(26(_object 5)))(_dssslsensitivity 2)(_mon)(_read(20(_object 5))(20(_object 5))(22(_object 5))(22(_object 5))(22(_object 5))(22(_object 5))(22(_object 5))(22(_object 5))(22(_object 5))(22(_object 5))(23(_object 5))(23(_object 5))(26(_object 5))))))
				(line__18514(_arch 11 0 18514(_assignment(_trgt(5(_object 5)))(_sens(24(_object 5)))(_read(24(_object 5))))))
				(line__18515(_arch 12 0 18515(_assignment(_trgt(6(_object 5)))(_sens(25(_object 5)))(_read(25(_object 5))))))
			)
		)
		(_part (24(_object 5))(25(_object 5))
		)
	)
	(_object
		(_type(_int ~NATURAL~range~1~to~64~12 0 18326(_scalar (_to i 1 i 64))))
		(_gen(_int g_data_width 0 0 18326 \32\ (_ent gms((i 32)))))
		(_port(_int COM_ICLK_I -1 0 18329(_ent(_in)(_event))))
		(_port(_int COM_CCLK_I -1 0 18330(_ent(_in)(_event))))
		(_port(_int COM_SYSRST_I -1 0 18331(_ent(_in)(_event))))
		(_port(_int MSI_MSG_RCVD_I -1 0 18333(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18334(_array -1((_dto i 15 i 0)))))
		(_port(_int MSI_IRQ_NUM_I 1 0 18334(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~12 0 18336(_array -1((_dto c 24 i 0)))))
		(_port(_int MSI_IRQ_OVERFLOW_REG_O 2 0 18336(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~122 0 18337(_array -1((_dto c 25 i 0)))))
		(_port(_int MSI_IRQ_UNDERRUN_REG_O 3 0 18337(_ent(_out))))
		(_port(_int IRQ_CLR_I -1 0 18339(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~124 0 18340(_array -1((_dto c 26 i 0)))))
		(_port(_int IRQ_CLR_REG_I 4 0 18340(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~126 0 18342(_array -1((_dto c 27 i 0)))))
		(_port(_int IRQ_STATUS_REG_O 5 0 18342(_ent(_out))))
		(_type(_int ~NATURAL~range~1~to~64~13 0 18349(_scalar (_to i 1 i 64))))
		(_cnst(_int c_data_width 6 0 18349(_arch gms(_code 28))))
		(_type(_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~13 0 18351(_array -1((_dto c 29 i 0)))))
		(_sig(_int s_msi_irq_line 7 0 18351(_arch(_uni))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 18352(_array -1((_dto i 15 i 0)))))
		(_sig(_int s_msi_irq_num 8 0 18352(_arch(_uni))))
		(_sig(_int s_rst_cda 7 0 18353(_arch(_uni))))
		(_sig(_int s_rst_cda_1 7 0 18354(_arch(_uni))))
		(_sig(_int s_rst_cdb 7 0 18355(_arch(_uni))))
		(_sig(_int s_rst_cdb_1 7 0 18356(_arch(_uni))))
		(_sig(_int s_com_sysrst_1 -1 0 18357(_arch(_uni))))
		(_sig(_int s_com_sysrst -1 0 18358(_arch(_uni)(_event))))
		(_sig(_int s_arst 7 0 18359(_arch(_uni)(_event))))
		(_sig(_int s_msi_irq_pulse_cda 7 0 18361(_arch(_uni))))
		(_sig(_int s_msi_irq_pulse_cdb 7 0 18362(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18364(_array -1((_dto i 2 i 0)))))
		(_type(_int t_std_logic_vector_2DW0 0 18364(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~t_std_logic_vector_2DW0{g_data_width-1~downto~0}~13 0 18365(_array 9((_dto c 30 i 0)))))
		(_sig(_int s_msi_irq_pulse_cda_dlyd 11 0 18365(_arch(_uni))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 18367(_array -1((_dto i 3 i 0)))))
		(_type(_int t_unsigned_vector_3DW0 0 18367(_array 12((_uto i 0 i 2147483647)))))
		(_type(_int ~t_unsigned_vector_3DW0{g_data_width-1~downto~0}~13 0 18368(_array 12((_dto c 31 i 0)))))
		(_sig(_int s_msi_irq_cnt 14 0 18368(_arch(_uni))))
		(_sig(_int s_msi_irq_clr_pulse 7 0 18370(_arch(_uni))))
		(_sig(_int s_msi_irq_cnt_overflow 7 0 18371(_arch(_uni))))
		(_sig(_int s_msi_irq_cnt_underrun 7 0 18372(_arch(_uni))))
		(_sig(_int s_msi_irq_status 7 0 18373(_arch(_uni))))
		(_type(_int ~INTEGER~range~g_data_width-1~downto~0~13 0 18394(_scalar (_dto c 32 i 0))))
		(_type(_int ~INTEGER~range~g_data_width-1~downto~0~133 0 18399(_scalar (_dto c 33 i 0))))
		(_type(_int ~INTEGER~range~g_data_width-1~downto~0~134 0 18417(_scalar (_dto c 34 i 0))))
		(_type(_int ~INTEGER~range~g_data_width-1~downto~0~135 0 18474(_scalar (_dto c 35 i 0))))
		(_prcs
			(line__18378(_arch 0 0 18378(_assignment(_alias((s_msi_irq_num)(MSI_IRQ_NUM_I)))(_trgt(11))(_sens(4)))))
			(COM_SYSRST(_arch 1 0 18380(_prcs(_trgt(16)(17))(_sens(1)(2)(16))(_dssslsensitivity 2))))
			(line__18520(_arch 13 0 18520(_assignment(_trgt(9))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . behavior 36 -1)
)
V 000050 55 86797         1580965245594 structure
(_unit VHDL(axi_pcie 0 18610(structure 0 18956))
	(_version vde)
	(_time 1580965245595 2020.02.05 23:00:45)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd\))
	(_parameters tan)
	(_code dc8c8c8f878b81c98ad2d5d9cf8684dad9dadddbd4dad5)
	(_ent
		(_time 1580965245566)
	)
	(_generate clk_input 0 19767(_if 57)
		(_object
			(_prcs
				(line__19768(_arch 5 0 19768(_assignment(_alias((axi_aclk_in)(axi_aclk)))(_simpleassign BUF)(_trgt(206))(_sens(0)))))
				(line__19769(_arch 6 0 19769(_assignment(_alias((axi_ctl_aclk_in)(axi_ctl_aclk)))(_simpleassign BUF)(_trgt(207))(_sens(3)))))
			)
		)
	)
	(_generate intrnl_clk_input 0 19771(_if 58)
		(_object
			(_prcs
				(line__19772(_arch 7 0 19772(_assignment(_alias((axi_aclk_in)(sig_axi_aclk_out)))(_simpleassign BUF)(_trgt(206))(_sens(208)))))
				(line__19773(_arch 8 0 19773(_assignment(_alias((axi_ctl_aclk_in)(sig_axi_ctl_aclk_out)))(_simpleassign BUF)(_trgt(207))(_sens(209)))))
			)
		)
	)
	(_generate np_req_mode 0 19788(_if 59)
		(_object
			(_prcs
				(line__19789(_arch 19 0 19789(_assignment(_alias((sig_rx_np_ok)(_string \"0"\)))(_trgt(297)))))
				(rx_np_req_proc(_arch 20 0 19797(_prcs(_trgt(293)(294))(_sens(206)(1)(256)(294)(295(1))(295(0)))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate np_ok_mode 0 19848(_if 60)
		(_object
			(_prcs
				(line__19849(_arch 21 0 19849(_assignment(_trgt(301))(_sens(237)(304)(305)))))
				(line__19850(_arch 22 0 19850(_assignment(_trgt(297))(_sens(298)(301)))))
				(line__19851(_arch 23 0 19851(_assignment(_alias((sig_rx_np_req)(_string \"1"\)))(_trgt(293)))))
				(rx_np_ok_proc(_arch 24 0 19859(_prcs(_simple)(_trgt(296)(298)(299)(300)(304)(305))(_sens(206))(_read(1)(237)(296)(298)(299)(300)(302)(303)(304)(305)))))
			)
		)
	)
	(_inst comp_axi_pcie_mm_s 0 20045(_ent . axi_pcie_mm_s)
		(_gen
			((C_FAMILY)(_code 61))
			((C_S_AXI_ID_WIDTH)(_code 62))
			((C_S_AXI_ADDR_WIDTH)(_code 63))
			((C_S_AXI_DATA_WIDTH)(_code 64))
			((C_M_AXI_ADDR_WIDTH)(_code 65))
			((C_M_AXI_DATA_WIDTH)(_code 66))
			((C_S_AXIS_DATA_WIDTH)(_code 67))
			((C_M_AXIS_DATA_WIDTH)(_code 68))
			((C_COMP_TIMEOUT)(_code 69))
			((C_USER_CLK_FREQ)(_code 70))
			((C_USER_CLK2_DIV2)(_code 71))
			((C_INCLUDE_RC)(_code 72))
			((C_S_AXI_SUPPORTS_NARROW_BURST)(_code 73))
			((C_EP_LINK_PARTNER_RCB)(_code 74))
			((C_INCLUDE_BAROFFSET_REG)(_code 75))
			((C_AXIREAD_NUM)(_code 76))
			((C_AXIBAR_NUM)(_code 77))
			((C_AXIBAR2PCIEBAR_0)(_code 78))
			((C_AXIBAR2PCIEBAR_1)(_code 79))
			((C_AXIBAR2PCIEBAR_2)(_code 80))
			((C_AXIBAR2PCIEBAR_3)(_code 81))
			((C_AXIBAR2PCIEBAR_4)(_code 82))
			((C_AXIBAR2PCIEBAR_5)(_code 83))
			((C_AXIBAR_AS_0)(_code 84))
			((C_AXIBAR_AS_1)(_code 85))
			((C_AXIBAR_AS_2)(_code 86))
			((C_AXIBAR_AS_3)(_code 87))
			((C_AXIBAR_AS_4)(_code 88))
			((C_AXIBAR_AS_5)(_code 89))
			((C_AXIBAR_0)(_code 90))
			((C_AXIBAR_HIGHADDR_0)(_code 91))
			((C_AXIBAR_1)(_code 92))
			((C_AXIBAR_HIGHADDR_1)(_code 93))
			((C_AXIBAR_2)(_code 94))
			((C_AXIBAR_HIGHADDR_2)(_code 95))
			((C_AXIBAR_3)(_code 96))
			((C_AXIBAR_HIGHADDR_3)(_code 97))
			((C_AXIBAR_4)(_code 98))
			((C_AXIBAR_HIGHADDR_4)(_code 99))
			((C_AXIBAR_5)(_code 100))
			((C_AXIBAR_HIGHADDR_5)(_code 101))
			((C_PCIEBAR_NUM)(_code 102))
			((C_PCIEBAR_AS)(_code 103))
			((C_PCIEBAR_LEN_0)(_code 104))
			((C_PCIEBAR2AXIBAR_0)(_code 105))
			((C_PCIEBAR2AXIBAR_0_SEC)(_code 106))
			((C_PCIEBAR_LEN_1)(_code 107))
			((C_PCIEBAR2AXIBAR_1)(_code 108))
			((C_PCIEBAR2AXIBAR_1_SEC)(_code 109))
			((C_PCIEBAR_LEN_2)(_code 110))
			((C_PCIEBAR2AXIBAR_2)(_code 111))
			((C_PCIEBAR2AXIBAR_2_SEC)(_code 112))
			((C_S_AXIS_USER_WIDTH)(_code 113))
			((C_TRN_NP_FC)(_code 114))
			((C_AXIBAR_CHK_SLV_ERR)(_code 115))
		)
		(_port
			((axi_aclk)(axi_aclk_in))
			((reset)(axi_aresetn))
			((s_axi_awid)(s_axi_awid))
			((s_axi_awaddr)(s_axi_awaddr))
			((s_axi_awregion)(s_axi_awregion))
			((s_axi_awlen)(s_axi_awlen))
			((s_axi_awsize)(s_axi_awsize))
			((s_axi_awburst)(s_axi_awburst))
			((s_axi_awvalid)(s_axi_awvalid))
			((s_axi_awready)(s_axi_awready))
			((s_axi_wdata)(s_axi_wdata))
			((s_axi_wstrb)(s_axi_wstrb))
			((s_axi_wlast)(s_axi_wlast))
			((s_axi_wvalid)(s_axi_wvalid))
			((s_axi_wready)(s_axi_wready))
			((s_axi_bid)(s_axi_bid))
			((s_axi_bresp)(s_axi_bresp))
			((s_axi_bvalid)(s_axi_bvalid))
			((s_axi_bready)(s_axi_bready))
			((s_axi_arid)(s_axi_arid))
			((s_axi_araddr)(s_axi_araddr))
			((s_axi_arregion)(s_axi_arregion))
			((s_axi_arlen)(s_axi_arlen))
			((s_axi_arsize)(s_axi_arsize))
			((s_axi_arburst)(s_axi_arburst))
			((s_axi_arvalid)(s_axi_arvalid))
			((s_axi_arready)(s_axi_arready))
			((s_axi_rid)(s_axi_rid))
			((s_axi_rdata)(s_axi_rdata))
			((s_axi_rresp)(s_axi_rresp))
			((s_axi_rlast)(s_axi_rlast))
			((s_axi_rvalid)(s_axi_rvalid))
			((s_axi_rready)(s_axi_rready))
			((m_axis_rw_tdata)(sig_m_axis_rw_tdata))
			((m_axis_rw_tstrb)(sig_m_axis_rw_tstrb))
			((m_axis_rw_tlast)(sig_m_axis_rw_tlast))
			((m_axis_rw_tvalid)(sig_m_axis_rw_tvalid))
			((m_axis_rw_tready)(sig_m_axis_rw_tready))
			((m_axis_rr_tdata)(sig_m_axis_rr_tdata))
			((m_axis_rr_tstrb)(sig_m_axis_rr_tstrb))
			((m_axis_rr_tlast)(sig_m_axis_rr_tlast))
			((m_axis_rr_tvalid)(sig_m_axis_rr_tvalid))
			((m_axis_rr_tready)(sig_m_axis_rr_tready))
			((s_axis_rc_tdata)(sig_s_axis_rc_tdata))
			((s_axis_rc_tstrb)(sig_s_axis_rc_tstrb))
			((s_axis_rc_tlast)(sig_s_axis_rc_tlast))
			((s_axis_rc_tvalid)(sig_s_axis_rc_tvalid))
			((s_axis_rc_tready)(sig_s_axis_rc_tready))
			((m_axi_awaddr)(m_axi_awaddr))
			((m_axi_awlen)(m_axi_awlen))
			((m_axi_awsize)(m_axi_awsize))
			((m_axi_awburst)(m_axi_awburst))
			((m_axi_awprot)(m_axi_awprot))
			((m_axi_awvalid)(m_axi_awvalid))
			((m_axi_awready)(m_axi_awready))
			((m_axi_awlock)(m_axi_awlock))
			((m_axi_awcache)(m_axi_awcache))
			((m_axi_wdata)(m_axi_wdata))
			((m_axi_wstrb)(m_axi_wstrb))
			((m_axi_wlast)(m_axi_wlast))
			((m_axi_wvalid)(m_axi_wvalid))
			((m_axi_wready)(m_axi_wready))
			((m_axi_bresp)(m_axi_bresp))
			((m_axi_bvalid)(m_axi_bvalid))
			((m_axi_bready)(m_axi_bready))
			((m_axi_araddr)(m_axi_araddr))
			((m_axi_arlen)(m_axi_arlen))
			((m_axi_arsize)(m_axi_arsize))
			((m_axi_arburst)(m_axi_arburst))
			((m_axi_arprot)(m_axi_arprot))
			((m_axi_arvalid)(m_axi_arvalid))
			((m_axi_arready)(m_axi_arready))
			((m_axi_arlock)(m_axi_arlock))
			((m_axi_arcache)(m_axi_arcache))
			((m_axi_rdata)(m_axi_rdata))
			((m_axi_rresp)(m_axi_rresp))
			((m_axi_rlast)(m_axi_rlast))
			((m_axi_rvalid)(m_axi_rvalid))
			((m_axi_rready)(m_axi_rready))
			((s_axis_cw_tdata)(sig_s_axis_cw_tdata))
			((s_axis_cw_tstrb)(sig_s_axis_cw_tstrb))
			((s_axis_cw_tlast)(sig_s_axis_cw_tlast))
			((s_axis_cw_tvalid)(sig_s_axis_cw_tvalid))
			((s_axis_cw_tready)(sig_s_axis_cw_tready))
			((s_axis_cw_tuser)(sig_s_axis_cw_tuser))
			((s_axis_cr_tdata)(sig_s_axis_cr_tdata))
			((s_axis_cr_tstrb)(sig_s_axis_cr_tstrb))
			((s_axis_cr_tlast)(sig_s_axis_cr_tlast))
			((s_axis_cr_tvalid)(sig_s_axis_cr_tvalid))
			((s_axis_cr_tready)(sig_s_axis_cr_tready))
			((s_axis_cr_tuser)(sig_s_axis_cr_tuser))
			((m_axis_cc_tdata)(sig_m_axis_cc_tdata))
			((m_axis_cc_tstrb)(sig_m_axis_cc_tstrb))
			((m_axis_cc_tlast)(sig_m_axis_cc_tlast))
			((m_axis_cc_tvalid)(sig_m_axis_cc_tvalid))
			((m_axis_cc_tready)(sig_m_axis_cc_tready))
			((m_axis_cc_tuser)(sig_m_axis_cc_tuser))
			((IP2Bus_Data)(sig_IP2Bus_Data))
			((IP2Bus_WrAck)(sig_IP2Bus_WrAck))
			((IP2Bus_RdAck)(sig_IP2Bus_RdAck))
			((IP2Bus_Error)(sig_IP2Bus_Error))
			((Bus2IP_Addr)(sig_Bus2IP_Addr))
			((Bus2IP_Data)(sig_Bus2IP_Data))
			((Bus2IP_RNW)(sig_Bus2IP_RNW))
			((Bus2IP_BE)(sig_Bus2IP_BE))
			((Bus2IP_CS)(sig_Bus2IP_CS))
			((blk_lnk_up)(sig_blk_lnk_up))
			((blk_bus_number)(sig_blk_bus_number))
			((blk_device_number)(sig_blk_device_number))
			((blk_function_number)(sig_blk_function_number))
			((blk_command)(sig_blk_command))
			((blk_dcontrol)(sig_blk_dcontrol))
			((blk_lstatus)(sig_blk_lstatus))
			((np_cpl_pending)(np_cpl_pending))
			((RP_bridge_en)(RP_bridge_en))
			((SUR_int)(sig_SUR_int))
			((SUC_int)(sig_SUC_int))
			((SCT_int)(sig_SCT_int))
			((SEP_int)(sig_SEP_int))
			((SCA_int)(sig_SCA_int))
			((SIB_int)(sig_SIB_int))
			((MDE_int)(sig_MDE_int))
			((MSE_int)(sig_MSE_int))
			((MEP_int)(sig_MEP_int))
			((rdndreqpipeline)(rdndreqpipeline))
			((rdreqpipeline)(rdreqpipeline))
			((np_pkt_complete)(np_pkt_complete))
			((config_gen_req)(config_gen_req))
		)
	)
	(_inst comp_axi_enhanced_pcie 0 20288(_ent . axi_enhanced_pcie)
		(_gen
			((C_DATA_WIDTH)(_code 116))
			((STRB_WIDTH)(_code 117))
			((BAR0_U)(_code 118))
			((BAR0_L)(_code 119))
			((BAR1_U)(_code 120))
			((BAR1_L)(_code 121))
			((BAR2_U)(_code 122))
			((BAR2_L)(_code 123))
			((BAR3_U)(_code 124))
			((BAR3_L)(_code 125))
			((BAR4_U)(_code 126))
			((BAR4_L)(_code 127))
			((BAR5_U)(_code 128))
			((BAR5_L)(_code 129))
			((CARDBUS_CIS_POINTER)(_code 130))
			((CLASS_CODE)(_code 131))
			((CMD_INTX_IMPLEMENTED)(_code 132))
			((CPL_TIMEOUT_DISABLE_SUPPORTED)(_code 133))
			((CPL_TIMEOUT_RANGES_SUPPORTED)(_code 134))
			((DEV_CAP_EXT_TAG_SUPPORTED)(_code 135))
			((DEV_CAP_MAX_PAYLOAD_SUPPORTED)(_code 136))
			((DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT)(_code 137))
			((DEVICE_ID)(_code 138))
			((DISABLE_LANE_REVERSAL)(_code 139))
			((DISABLE_SCRAMBLING)(_code 140))
			((DSN_BASE_PTR)(_code 141))
			((DSN_CAP_NEXTPTR)(_code 142))
			((DSN_CAP_ON)(_code 143))
			((ENABLE_MSG_ROUTE)(_code 144))
			((ENABLE_RX_TD_ECRC_TRIM)(_code 145))
			((EXPANSION_ROM_U)(_code 146))
			((EXPANSION_ROM_L)(_code 147))
			((EXT_CFG_CAP_PTR)(_code 148))
			((EXT_CFG_XP_CAP_PTR)(_code 149))
			((HEADER_TYPE)(_code 150))
			((INTERRUPT_PIN)(_code 151))
			((LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP)(_code 152))
			((LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP)(_code 153))
			((LINK_CAP_MAX_LINK_SPEED)(_code 154))
			((LINK_CAP_MAX_LINK_WIDTH)(_code 155))
			((LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE)(_code 156))
			((LINK_CONTROL_RCB)(_code 157))
			((LINK_CTRL2_DEEMPHASIS)(_code 158))
			((LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE)(_code 159))
			((LINK_CTRL2_TARGET_LINK_SPEED)(_code 160))
			((LINK_STATUS_SLOT_CLOCK_CONFIG)(_code 161))
			((LL_ACK_TIMEOUT)(_code 162))
			((LL_ACK_TIMEOUT_EN)(_code 163))
			((LL_ACK_TIMEOUT_FUNC)(_code 164))
			((LL_REPLAY_TIMEOUT)(_code 165))
			((LL_REPLAY_TIMEOUT_EN)(_code 166))
			((LL_REPLAY_TIMEOUT_FUNC)(_code 167))
			((LTSSM_MAX_LINK_WIDTH)(_code 168))
			((MSI_DECODE_ENABLE)(_code 169))
			((MSI_CAP_MULTIMSGCAP)(_code 170))
			((MSI_CAP_MULTIMSG_EXTENSION)(_code 171))
			((MSI_CAP_ON)(_code 172))
			((MSI_CAP_PER_VECTOR_MASKING_CAPABLE)(_code 173))
			((MSI_CAP_64_BIT_ADDR_CAPABLE)(_code 174))
			((MSIX_CAP_ON)(_code 175))
			((MSIX_CAP_PBA_BIR)(_code 176))
			((MSIX_CAP_PBA_OFFSET)(_code 177))
			((MSIX_CAP_TABLE_BIR)(_code 178))
			((MSIX_CAP_TABLE_OFFSET)(_code 179))
			((MSIX_CAP_TABLE_SIZE)(_code 180))
			((PCIE_CAP_DEVICE_PORT_TYPE)(_code 181))
			((PCIE_CAP_INT_MSG_NUM)(_code 182))
			((PCIE_CAP_NEXTPTR)(_code 183))
			((PCIE_DRP_ENABLE)(_code 184))
			((PIPE_PIPELINE_STAGES)(_code 185))
			((PM_CAP_DSI)(_code 186))
			((PM_CAP_D1SUPPORT)(_code 187))
			((PM_CAP_D2SUPPORT)(_code 188))
			((PM_CAP_NEXTPTR)(_code 189))
			((PM_CAP_PMESUPPORT)(_code 190))
			((PM_CSR_NOSOFTRST)(_code 191))
			((PM_DATA_SCALE0)(_code 192))
			((PM_DATA_SCALE1)(_code 193))
			((PM_DATA_SCALE2)(_code 194))
			((PM_DATA_SCALE3)(_code 195))
			((PM_DATA_SCALE4)(_code 196))
			((PM_DATA_SCALE5)(_code 197))
			((PM_DATA_SCALE6)(_code 198))
			((PM_DATA_SCALE7)(_code 199))
			((PM_DATA0)(_code 200))
			((PM_DATA1)(_code 201))
			((PM_DATA2)(_code 202))
			((PM_DATA3)(_code 203))
			((PM_DATA4)(_code 204))
			((PM_DATA5)(_code 205))
			((PM_DATA6)(_code 206))
			((PM_DATA7)(_code 207))
			((REF_CLK_FREQ)(_code 208))
			((REVISION_ID)(_code 209))
			((ROOT_CAP_CRS_SW_VISIBILITY)(_code 210))
			((SPARE_BIT0)(_code 211))
			((SUBSYSTEM_ID)(_code 212))
			((SUBSYSTEM_VENDOR_ID)(_code 213))
			((SLOT_CAP_ATT_BUTTON_PRESENT)(_code 214))
			((SLOT_CAP_ATT_INDICATOR_PRESENT)(_code 215))
			((SLOT_CAP_ELEC_INTERLOCK_PRESENT)(_code 216))
			((SLOT_CAP_HOTPLUG_CAPABLE)(_code 217))
			((SLOT_CAP_HOTPLUG_SURPRISE)(_code 218))
			((SLOT_CAP_MRL_SENSOR_PRESENT)(_code 219))
			((SLOT_CAP_NO_CMD_COMPLETED_SUPPORT)(_code 220))
			((SLOT_CAP_PHYSICAL_SLOT_NUM)(_code 221))
			((SLOT_CAP_POWER_CONTROLLER_PRESENT)(_code 222))
			((SLOT_CAP_POWER_INDICATOR_PRESENT)(_code 223))
			((SLOT_CAP_SLOT_POWER_LIMIT_SCALE)(_code 224))
			((SLOT_CAP_SLOT_POWER_LIMIT_VALUE)(_code 225))
			((TL_RX_RAM_RADDR_LATENCY)(_code 226))
			((TL_RX_RAM_RDATA_LATENCY)(_code 227))
			((TL_RX_RAM_WRITE_LATENCY)(_code 228))
			((TL_TX_RAM_RADDR_LATENCY)(_code 229))
			((TL_TX_RAM_RDATA_LATENCY)(_code 230))
			((TL_TX_RAM_WRITE_LATENCY)(_code 231))
			((UPCONFIG_CAPABLE)(_code 232))
			((UPSTREAM_FACING)(_code 233))
			((USER_CLK_FREQ)(_code 234))
			((VC_BASE_PTR)(_code 235))
			((VC_CAP_NEXTPTR)(_code 236))
			((VC_CAP_ON)(_code 237))
			((VC_CAP_REJECT_SNOOP_TRANSACTIONS)(_code 238))
			((VC0_CPL_INFINITE)(_code 239))
			((VC0_RX_RAM_LIMIT)(_code 240))
			((VC0_TOTAL_CREDITS_CD)(_code 241))
			((VC0_TOTAL_CREDITS_CH)(_code 242))
			((VC0_TOTAL_CREDITS_NPH)(_code 243))
			((VC0_TOTAL_CREDITS_PD)(_code 244))
			((VC0_TOTAL_CREDITS_PH)(_code 245))
			((VC0_TX_LASTPACKET)(_code 246))
			((VENDOR_ID)(_code 247))
			((VSEC_BASE_PTR)(_code 248))
			((VSEC_CAP_NEXTPTR)(_code 249))
			((VSEC_CAP_ON)(_code 250))
			((ALLOW_X8_GEN2)(_code 251))
			((AER_BASE_PTR)(_code 252))
			((AER_CAP_ECRC_CHECK_CAPABLE)(_code 253))
			((AER_CAP_ECRC_GEN_CAPABLE)(_code 254))
			((AER_CAP_ID)(_code 255))
			((AER_CAP_INT_MSG_NUM_MSI)(_code 256))
			((AER_CAP_INT_MSG_NUM_MSIX)(_code 257))
			((AER_CAP_NEXTPTR)(_code 258))
			((AER_CAP_ON)(_code 259))
			((AER_CAP_PERMIT_ROOTERR_UPDATE)(_code 260))
			((AER_CAP_VERSION)(_code 261))
			((CAPABILITIES_PTR)(_code 262))
			((CRM_MODULE_RSTS)(_code 263))
			((DEV_CAP_ENDPOINT_L0S_LATENCY)(_code 264))
			((DEV_CAP_ENDPOINT_L1_LATENCY)(_code 265))
			((DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE)(_code 266))
			((DEV_CAP_ROLE_BASED_ERROR)(_code 267))
			((DEV_CAP_RSVD_14_12)(_code 268))
			((DEV_CAP_RSVD_17_16)(_code 269))
			((DEV_CAP_RSVD_31_29)(_code 270))
			((DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE)(_code 271))
			((DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE)(_code 272))
			((DEV_CONTROL_AUX_POWER_SUPPORTED)(_code 273))
			((DISABLE_ASPM_L1_TIMER)(_code 274))
			((DISABLE_BAR_FILTERING)(_code 275))
			((DISABLE_ID_CHECK)(_code 276))
			((DISABLE_RX_TC_FILTER)(_code 277))
			((DNSTREAM_LINK_NUM)(_code 278))
			((DS_PORT_HOT_RST)(_code 279))
			((DSN_CAP_ID)(_code 280))
			((DSN_CAP_VERSION)(_code 281))
			((ENTER_RVRY_EI_L0)(_code 282))
			((INFER_EI)(_code 283))
			((IS_SWITCH)(_code 284))
			((LAST_CONFIG_DWORD)(_code 285))
			((LINK_CAP_ASPM_SUPPORT)(_code 286))
			((LINK_CAP_CLOCK_POWER_MANAGEMENT)(_code 287))
			((LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1)(_code 288))
			((LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2)(_code 289))
			((LINK_CAP_L0S_EXIT_LATENCY_GEN1)(_code 290))
			((LINK_CAP_L0S_EXIT_LATENCY_GEN2)(_code 291))
			((LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1)(_code 292))
			((LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2)(_code 293))
			((LINK_CAP_L1_EXIT_LATENCY_GEN1)(_code 294))
			((LINK_CAP_L1_EXIT_LATENCY_GEN2)(_code 295))
			((LINK_CAP_RSVD_23_22)(_code 296))
			((MSI_BASE_PTR)(_code 297))
			((MSI_CAP_ID)(_code 298))
			((MSI_CAP_NEXTPTR)(_code 299))
			((MSIX_BASE_PTR)(_code 300))
			((MSIX_CAP_ID)(_code 301))
			((MSIX_CAP_NEXTPTR)(_code 302))
			((N_FTS_COMCLK_GEN1)(_code 303))
			((N_FTS_COMCLK_GEN2)(_code 304))
			((N_FTS_GEN1)(_code 305))
			((N_FTS_GEN2)(_code 306))
			((PCIE_BASE_PTR)(_code 307))
			((PCIE_CAP_CAPABILITY_ID)(_code 308))
			((PCIE_CAP_CAPABILITY_VERSION)(_code 309))
			((PCIE_CAP_ON)(_code 310))
			((PCIE_CAP_RSVD_15_14)(_code 311))
			((PCIE_CAP_SLOT_IMPLEMENTED)(_code 312))
			((PCIE_REVISION)(_code 313))
			((PGL0_LANE)(_code 314))
			((PGL1_LANE)(_code 315))
			((PGL2_LANE)(_code 316))
			((PGL3_LANE)(_code 317))
			((PGL4_LANE)(_code 318))
			((PGL5_LANE)(_code 319))
			((PGL6_LANE)(_code 320))
			((PGL7_LANE)(_code 321))
			((PL_AUTO_CONFIG)(_code 322))
			((PL_FAST_TRAIN)(_code 323))
			((PCIE_EXT_CLK)(_code 324))
			((PCIE_EXT_GT_COMMON)(_code 325))
			((EXT_CH_GT_DRP)(_code 326))
			((TX_MARGIN_FULL_0)(_code 327))
			((TX_MARGIN_FULL_1)(_code 328))
			((TX_MARGIN_FULL_2)(_code 329))
			((TX_MARGIN_FULL_3)(_code 330))
			((TX_MARGIN_FULL_4)(_code 331))
			((TX_MARGIN_LOW_0)(_code 332))
			((TX_MARGIN_LOW_1)(_code 333))
			((TX_MARGIN_LOW_2)(_code 334))
			((TX_MARGIN_LOW_3)(_code 335))
			((TX_MARGIN_LOW_4)(_code 336))
			((PM_BASE_PTR)(_code 337))
			((PM_CAP_AUXCURRENT)(_code 338))
			((PM_CAP_ID)(_code 339))
			((PM_CAP_ON)(_code 340))
			((PM_CAP_PME_CLOCK)(_code 341))
			((PM_CAP_RSVD_04)(_code 342))
			((PM_CAP_VERSION)(_code 343))
			((PM_CSR_BPCCEN)(_code 344))
			((PM_CSR_B2B3)(_code 345))
			((RECRC_CHK)(_code 346))
			((RECRC_CHK_TRIM)(_code 347))
			((SELECT_DLL_IF)(_code 348))
			((SPARE_BIT1)(_code 349))
			((SPARE_BIT2)(_code 350))
			((SPARE_BIT3)(_code 351))
			((SPARE_BIT4)(_code 352))
			((SPARE_BIT5)(_code 353))
			((SPARE_BIT6)(_code 354))
			((SPARE_BIT7)(_code 355))
			((SPARE_BIT8)(_code 356))
			((SPARE_BYTE0)(_code 357))
			((SPARE_BYTE1)(_code 358))
			((SPARE_BYTE2)(_code 359))
			((SPARE_BYTE3)(_code 360))
			((SPARE_WORD0)(_code 361))
			((SPARE_WORD1)(_code 362))
			((SPARE_WORD2)(_code 363))
			((SPARE_WORD3)(_code 364))
			((TL_RBYPASS)(_code 365))
			((TL_TFC_DISABLE)(_code 366))
			((TL_TX_CHECKS_DISABLE)(_code 367))
			((EXIT_LOOPBACK_ON_EI)(_code 368))
			((UR_INV_REQ)(_code 369))
			((VC_CAP_ID)(_code 370))
			((VC_CAP_VERSION)(_code 371))
			((VSEC_CAP_HDR_ID)(_code 372))
			((VSEC_CAP_HDR_LENGTH)(_code 373))
			((VSEC_CAP_HDR_REVISION)(_code 374))
			((VSEC_CAP_ID)(_code 375))
			((VSEC_CAP_IS_LINK_VISIBLE)(_code 376))
			((VSEC_CAP_VERSION)(_code 377))
			((C_BASEADDR_U)(_code 378))
			((C_BASEADDR_L)(_code 379))
			((C_HIGHADDR_U)(_code 380))
			((C_HIGHADDR_L)(_code 381))
			((C_MAX_LNK_WDT)(_code 382))
			((C_ROOT_PORT)(_code 383))
			((C_RP_BAR_HIDE)(_code 384))
			((C_RX_REALIGN)(_code 385))
			((C_RX_PRESERVE_ORDER)(_code 386))
			((C_LAST_CORE_CAP_ADDR)(_code 387))
			((C_VSEC_CAP_ADDR)(_code 388))
			((C_VSEC_CAP_LAST)(_code 389))
			((C_VSEC_ID)(_code 390))
			((C_DEVICE_NUMBER)(_code 391))
			((C_NUM_USER_INTR)(_code 392))
			((C_USER_PTR)(_code 393))
			((C_COMP_TIMEOUT)(_code 394))
			((PTR_WIDTH)(_code 395))
			((C_FAMILY)(_code 396))
			((USR_CFG)(_code 397))
			((USR_EXT_CFG)(_code 398))
			((LINK_CAP_L0S_EXIT_LATENCY)(_code 399))
			((LINK_CAP_L1_EXIT_LATENCY)(_code 400))
			((PLM_AUTO_CONFIG)(_code 401))
			((FAST_TRAIN)(_code 402))
			((PCIE_GENERIC)(_code 403))
			((GTP_SEL)(_code 404))
			((CFG_VEN_ID)(_code 405))
			((CFG_DEV_ID)(_code 406))
			((CFG_REV_ID)(_code 407))
			((CFG_SUBSYS_VEN_ID)(_code 408))
			((CFG_SUBSYS_ID)(_code 409))
			((AER_CAP_MULTIHEADER)(_code 410))
			((AER_CAP_OPTIONAL_ERR_SUPPORT)(_code 411))
			((DEV_CAP2_ARI_FORWARDING_SUPPORTED)(_code 412))
			((DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED)(_code 413))
			((DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED)(_code 414))
			((DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED)(_code 415))
			((DEV_CAP2_CAS128_COMPLETER_SUPPORTED)(_code 416))
			((DEV_CAP2_TPH_COMPLETER_SUPPORTED)(_code 417))
			((DEV_CONTROL_EXT_TAG_DEFAULT)(_code 418))
			((DISABLE_RX_POISONED_RESP)(_code 419))
			((LINK_CAP_ASPM_OPTIONALITY)(_code 420))
			((RBAR_BASE_PTR)(_code 421))
			((RBAR_CAP_CONTROL_ENCODEDBAR0)(_code 422))
			((RBAR_CAP_CONTROL_ENCODEDBAR1)(_code 423))
			((RBAR_CAP_CONTROL_ENCODEDBAR2)(_code 424))
			((RBAR_CAP_CONTROL_ENCODEDBAR3)(_code 425))
			((RBAR_CAP_CONTROL_ENCODEDBAR4)(_code 426))
			((RBAR_CAP_CONTROL_ENCODEDBAR5)(_code 427))
			((RBAR_CAP_INDEX0)(_code 428))
			((RBAR_CAP_INDEX1)(_code 429))
			((RBAR_CAP_INDEX2)(_code 430))
			((RBAR_CAP_INDEX3)(_code 431))
			((RBAR_CAP_INDEX4)(_code 432))
			((RBAR_CAP_INDEX5)(_code 433))
			((RBAR_CAP_ON)(_code 434))
			((RBAR_CAP_SUP0)(_code 435))
			((RBAR_CAP_SUP1)(_code 436))
			((RBAR_CAP_SUP2)(_code 437))
			((RBAR_CAP_SUP3)(_code 438))
			((RBAR_CAP_SUP4)(_code 439))
			((RBAR_CAP_SUP5)(_code 440))
			((RBAR_NUM)(_code 441))
			((TRN_NP_FC)(_code 442))
			((TRN_DW)(_code 443))
			((UR_ATOMIC)(_code 444))
			((UR_PRS_RESPONSE)(_code 445))
			((USER_CLK2_DIV2)(_code 446))
			((VC0_TOTAL_CREDITS_NPD)(_code 447))
			((LINK_CAP_RSVD_23)(_code 448))
			((CFG_ECRC_ERR_CPLSTAT)(_code 449))
			((DISABLE_ERR_MSG)(_code 450))
			((DISABLE_LOCKED_FILTER)(_code 451))
			((DISABLE_PPM_FILTER)(_code 452))
			((ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED)(_code 453))
			((INTERRUPT_STAT_AUTO)(_code 454))
			((MPS_FORCE)(_code 455))
			((PM_ASPML0S_TIMEOUT)(_code 456))
			((PM_ASPML0S_TIMEOUT_EN)(_code 457))
			((PM_ASPML0S_TIMEOUT_FUNC)(_code 458))
			((PM_ASPM_FASTEXIT)(_code 459))
			((PM_MF)(_code 460))
			((RP_AUTO_SPD)(_code 461))
			((RP_AUTO_SPD_LOOPCNT)(_code 462))
			((SIM_VERSION)(_code 463))
			((SSL_MESSAGE_AUTO)(_code 464))
			((TECRC_EP_INV)(_code 465))
			((UR_CFG1)(_code 466))
			((USE_RID_PINS)(_code 467))
			((DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED)(_code 468))
			((DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED)(_code 469))
			((DEV_CAP2_LTR_MECHANISM_SUPPORTED)(_code 470))
			((DEV_CAP2_MAX_ENDEND_TLP_PREFIXES)(_code 471))
			((DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING)(_code 472))
			((RBAR_CAP_ID)(_code 473))
			((RBAR_CAP_NEXTPTR)(_code 474))
			((RBAR_CAP_VERSION)(_code 475))
			((PCIE_USE_MODE)(_code 476))
			((PCIE_GT_DEVICE)(_code 477))
			((PCIE_CHAN_BOND)(_code 478))
			((PCIE_PLL_SEL)(_code 479))
			((PCIE_ASYNC_EN)(_code 480))
			((PCIE_TXBUF_EN)(_code 481))
			((NO_SLV_ERR)(_code 482))
			((EXT_PIPE_INTERFACE)(_code 483))
		)
		(_port
			((pci_exp_txp)(sig_pci_exp_txp))
			((pci_exp_txn)(sig_pci_exp_txn))
			((pci_exp_rxp)(sig_pci_exp_rxp))
			((pci_exp_rxn)(sig_pci_exp_rxn))
			((qpll_drp_crscode)(qpll_drp_crscode))
			((qpll_drp_fsm)(qpll_drp_fsm))
			((qpll_drp_done)(qpll_drp_done))
			((qpll_drp_reset)(qpll_drp_reset))
			((qpll_qplllock)(qpll_qplllock))
			((qpll_qplloutclk)(qpll_qplloutclk))
			((qpll_qplloutrefclk)(qpll_qplloutrefclk))
			((qpll_qplld)(qpll_qplld))
			((qpll_qpllreset)(qpll_qpllreset))
			((qpll_drp_clk)(qpll_drp_clk))
			((qpll_drp_rst_n)(qpll_drp_rst_n))
			((qpll_drp_ovrd)(qpll_drp_ovrd))
			((qpll_drp_gen3)(qpll_drp_gen3))
			((qpll_drp_start)(qpll_drp_start))
			((pipe_txprbssel)(pipe_txprbssel))
			((pipe_rxprbssel)(pipe_rxprbssel))
			((pipe_txprbsforceerr)(pipe_txprbsforceerr))
			((pipe_rxprbscntreset)(pipe_rxprbscntreset))
			((pipe_loopback)(pipe_loopback))
			((pipe_txinhibit)(pipe_txinhibit))
			((pipe_rxprbserr)(pipe_rxprbserr))
			((pipe_rst_fsm)(pipe_rst_fsm))
			((pipe_qrst_fsm)(pipe_qrst_fsm))
			((pipe_rate_fsm)(pipe_rate_fsm))
			((pipe_sync_fsm_tx)(pipe_sync_fsm_tx))
			((pipe_sync_fsm_rx)(pipe_sync_fsm_rx))
			((pipe_drp_fsm)(pipe_drp_fsm))
			((pipe_rst_idle)(pipe_rst_idle))
			((pipe_qrst_idle)(pipe_qrst_idle))
			((pipe_rate_idle)(pipe_rate_idle))
			((pipe_eyescandataerror)(pipe_eyescandataerror))
			((pipe_rxstatus)(pipe_rxstatus))
			((pipe_dmonitorout)(pipe_dmonitorout))
			((pipe_cpll_lock)(pipe_cpll_lock))
			((pipe_qpll_lock)(pipe_qpll_lock))
			((pipe_rxpmaresetdone)(pipe_rxpmaresetdone))
			((pipe_rxbufstatus)(pipe_rxbufstatus))
			((pipe_txphaligndone)(pipe_txphaligndone))
			((pipe_txphinitdone)(pipe_txphinitdone))
			((pipe_txdlysresetdone)(pipe_txdlysresetdone))
			((pipe_rxphaligndone)(pipe_rxphaligndone))
			((pipe_rxdlysresetdone)(pipe_rxdlysresetdone))
			((pipe_rxsyncdone)(pipe_rxsyncdone))
			((pipe_rxdisperr)(pipe_rxdisperr))
			((pipe_rxnotintable)(pipe_rxnotintable))
			((pipe_rxcommadet)(pipe_rxcommadet))
			((gt_ch_drp_rdy)(gt_ch_drp_rdy))
			((pipe_debug_0)(pipe_debug_0))
			((pipe_debug_1)(pipe_debug_1))
			((pipe_debug_2)(pipe_debug_2))
			((pipe_debug_3)(pipe_debug_3))
			((pipe_debug_4)(pipe_debug_4))
			((pipe_debug_5)(pipe_debug_5))
			((pipe_debug_6)(pipe_debug_6))
			((pipe_debug_7)(pipe_debug_7))
			((pipe_debug_8)(pipe_debug_8))
			((pipe_debug_9)(pipe_debug_9))
			((pipe_debug)(pipe_debug))
			((common_commands_in)(common_commands_in))
			((pipe_rx_0_sigs)(pipe_rx_0_sigs))
			((pipe_rx_1_sigs)(pipe_rx_1_sigs))
			((pipe_rx_2_sigs)(pipe_rx_2_sigs))
			((pipe_rx_3_sigs)(pipe_rx_3_sigs))
			((pipe_rx_4_sigs)(pipe_rx_4_sigs))
			((pipe_rx_5_sigs)(pipe_rx_5_sigs))
			((pipe_rx_6_sigs)(pipe_rx_6_sigs))
			((pipe_rx_7_sigs)(pipe_rx_7_sigs))
			((common_commands_out)(common_commands_out))
			((pipe_tx_0_sigs)(pipe_tx_0_sigs))
			((pipe_tx_1_sigs)(pipe_tx_1_sigs))
			((pipe_tx_2_sigs)(pipe_tx_2_sigs))
			((pipe_tx_3_sigs)(pipe_tx_3_sigs))
			((pipe_tx_4_sigs)(pipe_tx_4_sigs))
			((pipe_tx_5_sigs)(pipe_tx_5_sigs))
			((pipe_tx_6_sigs)(pipe_tx_6_sigs))
			((pipe_tx_7_sigs)(pipe_tx_7_sigs))
			((INT_PCLK_OUT_SLAVE)(int_pclk_out_slave))
			((INT_RXUSRCLK_OUT)(int_rxusrclk_out))
			((INT_DCLK_OUT)(int_dclk_out))
			((INT_USERCLK1_OUT)(int_userclk1_out))
			((INT_USERCLK2_OUT)(int_userclk2_out))
			((INT_OOBCLK_OUT)(int_oobclk_out))
			((INT_MMCM_LOCK_OUT)(int_mmcm_lock_out))
			((INT_QPLLLOCK_OUT)(int_qplllock_out))
			((INT_QPLLOUTCLK_OUT)(int_qplloutclk_out))
			((INT_QPLLOUTREFCLK_OUT)(int_qplloutrefclk_out))
			((INT_RXOUTCLK_OUT)(int_rxoutclk_out))
			((INT_PCLK_SEL_SLAVE)(int_pclk_sel_slave))
			((ext_ch_gt_drpclk)(ext_ch_gt_drpclk))
			((ext_ch_gt_drpaddr)(ext_ch_gt_drpaddr))
			((ext_ch_gt_drpen)(ext_ch_gt_drpen))
			((ext_ch_gt_drpdi)(ext_ch_gt_drpdi))
			((ext_ch_gt_drpwe)(ext_ch_gt_drpwe))
			((ext_ch_gt_drpdo)(ext_ch_gt_drpdo))
			((ext_ch_gt_drprdy)(ext_ch_gt_drprdy))
			((rx_np_ok)(sig_rx_np_ok))
			((rx_np_req)(sig_rx_np_req))
			((s_axis_rw_tdata)(sig_m_axis_rw_tdata))
			((s_axis_rw_tvalid)(sig_m_axis_rw_tvalid))
			((s_axis_rw_tready)(sig_m_axis_rw_tready))
			((s_axis_rw_tstrb)(sig_m_axis_rw_tstrb))
			((s_axis_rw_tlast)(sig_m_axis_rw_tlast))
			((s_axis_rw_tuser)(_code 484))
			((s_axis_rr_tdata)(sig_m_axis_rr_tdata))
			((s_axis_rr_tvalid)(sig_m_axis_rr_tvalid))
			((s_axis_rr_tready)(sig_m_axis_rr_tready))
			((s_axis_rr_tstrb)(sig_m_axis_rr_tstrb))
			((s_axis_rr_tlast)(sig_m_axis_rr_tlast))
			((s_axis_rr_tuser)(_code 485))
			((s_axis_cc_tdata)(sig_m_axis_cc_tdata))
			((s_axis_cc_tvalid)(sig_m_axis_cc_tvalid))
			((s_axis_cc_tready)(sig_m_axis_cc_tready))
			((s_axis_cc_tstrb)(sig_m_axis_cc_tstrb))
			((s_axis_cc_tlast)(sig_m_axis_cc_tlast))
			((s_axis_cc_tuser)(sig_m_axis_cc_tuser(d_3_0)))
			((m_axis_cw_tdata)(sig_s_axis_cw_tdata))
			((m_axis_cw_tvalid)(sig_s_axis_cw_tvalid))
			((m_axis_cw_tready)(sig_s_axis_cw_tready))
			((m_axis_cw_tstrb)(sig_s_axis_cw_tstrb))
			((m_axis_cw_tlast)(sig_s_axis_cw_tlast))
			((m_axis_cw_tuser)(sig_s_axis_cw_tuser))
			((m_axis_cr_tdata)(sig_s_axis_cr_tdata))
			((m_axis_cr_tvalid)(sig_s_axis_cr_tvalid))
			((m_axis_cr_tready)(sig_s_axis_cr_tready))
			((m_axis_cr_tstrb)(sig_s_axis_cr_tstrb))
			((m_axis_cr_tlast)(sig_s_axis_cr_tlast))
			((m_axis_cr_tuser)(sig_s_axis_cr_tuser))
			((m_axis_rc_tdata)(sig_s_axis_rc_tdata))
			((m_axis_rc_tvalid)(sig_s_axis_rc_tvalid))
			((m_axis_rc_tready)(sig_s_axis_rc_tready))
			((m_axis_rc_tstrb)(sig_s_axis_rc_tstrb))
			((m_axis_rc_tlast)(sig_s_axis_rc_tlast))
			((s_axi_ctl_awaddr)(s_axi_ctl_awaddr))
			((s_axi_ctl_awvalid)(s_axi_ctl_awvalid))
			((s_axi_ctl_awready)(s_axi_ctl_awready))
			((s_axi_ctl_wdata)(s_axi_ctl_wdata))
			((s_axi_ctl_wstrb)(s_axi_ctl_wstrb))
			((s_axi_ctl_wvalid)(s_axi_ctl_wvalid))
			((s_axi_ctl_wready)(s_axi_ctl_wready))
			((s_axi_ctl_bresp)(s_axi_ctl_bresp))
			((s_axi_ctl_bvalid)(s_axi_ctl_bvalid))
			((s_axi_ctl_bready)(s_axi_ctl_bready))
			((s_axi_ctl_araddr)(s_axi_ctl_araddr))
			((s_axi_ctl_arvalid)(s_axi_ctl_arvalid))
			((s_axi_ctl_arready)(s_axi_ctl_arready))
			((s_axi_ctl_rdata)(s_axi_ctl_rdata))
			((s_axi_ctl_rresp)(s_axi_ctl_rresp))
			((s_axi_ctl_rvalid)(s_axi_ctl_rvalid))
			((s_axi_ctl_rready)(s_axi_ctl_rready))
			((Bus2IP_CS)(sig_Bus2IP_CS))
			((Bus2IP_BE)(sig_Bus2IP_BE))
			((Bus2IP_RNW)(sig_Bus2IP_RNW))
			((Bus2IP_Addr)(sig_Bus2IP_Addr))
			((Bus2IP_Data)(sig_Bus2IP_Data))
			((IP2Bus_RdAck)(sig_IP2Bus_RdAck))
			((IP2Bus_WrAck)(sig_IP2Bus_WrAck))
			((IP2Bus_Data)(sig_IP2Bus_Data))
			((IP2Bus_Error)(sig_IP2Bus_Error))
			((ctl_intr)(interrupt_out))
			((ctl_user_intr)(interrupt_vector))
			((np_cpl_pending)(np_cpl_pending_qual))
			((RP_bridge_en)(RP_bridge_en))
			((blk_err_cor)(_code 486))
			((blk_err_ur)(_code 487))
			((blk_err_ecrc)(_code 488))
			((blk_err_cpl_timeout)(_code 489))
			((blk_err_cpl_abort)(_code 490))
			((blk_err_cpl_unexpect)(_code 491))
			((blk_err_posted)(_code 492))
			((blk_err_locked)(_code 493))
			((blk_err_tlp_cpl_header)(_code 494))
			((blk_interrupt)(sig_blk_interrupt))
			((blk_interrupt_rdy)(sig_blk_interrupt_rdy))
			((blk_interrupt_assert)(sig_blk_interrupt_assert))
			((blk_interrupt_di)(sig_blk_interrupt_di))
			((blk_interrupt_mmenable)(MSI_Vector_Width))
			((blk_interrupt_msienable)(sig_blk_interrupt_msienable))
			((blk_trn_pending)(_code 495))
			((cfg_pm_send_pme_to)(_code 496))
			((blk_command)(sig_blk_command))
			((blk_dcommand)(sig_blk_dcontrol))
			((blk_lstatus)(sig_blk_lstatus))
			((blk_dsn)(_code 497))
			((blk_link_up)(sig_blk_lnk_up))
			((blk_ds_bus_number)(_code 498))
			((blk_ds_device_number)(_code 499))
			((blk_turnoff_ok)(_code 500))
			((blk_pm_wake)(_code 501))
			((blk_bus_number)(sig_blk_bus_number))
			((blk_device_number)(sig_blk_device_number))
			((blk_function_number)(sig_blk_function_number))
			((blk_pl_upstream_prefer_deemph)(_code 502))
			((blk_fc_sel)(_code 503))
			((blk_tcfg_gnt)(_code 504))
			((cfg_dwaddr)(_code 505))
			((cfg_rd_en)(_code 506))
			((com_sysclk)(REFCLK))
			((com_sysrst)(axi_areset))
			((mmcm_lock)(sig_mmcm_lock))
			((com_iclk)(sig_axi_aclk_out))
			((com_cclk)(sig_axi_ctl_aclk_out))
			((clk_fab_refclk)(clk_fab_refclk))
			((clk_pclk)(clk_pclk))
			((clk_rxusrclk)(clk_rxusrclk))
			((clk_dclk)(clk_dclk))
			((clk_userclk1)(clk_userclk1))
			((clk_userclk2)(clk_userclk2))
			((clk_oobclk_in)(clk_oobclk_in))
			((clk_mmcm_lock)(clk_mmcm_lock))
			((clk_txoutclk)(clk_txoutclk))
			((clk_rxoutclk)(clk_rxoutclk))
			((clk_pclk_sel)(clk_pclk_sel))
			((clk_gen3)(clk_gen3))
			((PIPE_MMCM_RST_N)(pipe_mmcm_rst_n))
			((config_gen_req)(config_gen_req))
		)
	)
	(_object
		(_type(_int ~STRING~12 0 18613(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_PCIE_BLK_LOCN 0 0 18613(_ent(_string \"0"\))))
		(_type(_int ~STRING~121 0 18614(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_XLNX_REF_BOARD 1 0 18614(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~122 0 18615(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 2 0 18615(_ent(_string \"virtex7"\))))
		(_type(_int ~STRING~123 0 18616(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_DEVICE 3 0 18616(_ent(_string \"xc7k325t"\))))
		(_type(_int ~STRING~124 0 18617(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_SPEED 4 0 18617(_ent(_string \"-1"\))))
		(_type(_int ~STRING~125 0 18618(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_INSTANCE 5 0 18618(_ent(_string \"AXI_PCIe"\))))
		(_gen(_int C_S_AXI_ID_WIDTH -2 0 18619 \4\ (_ent gms((i 4)))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -2 0 18621 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -2 0 18622 \32\ (_ent gms((i 32)))))
		(_gen(_int C_M_AXI_ADDR_WIDTH -2 0 18623 \32\ (_ent gms((i 32)))))
		(_gen(_int C_M_AXI_DATA_WIDTH -2 0 18624 \32\ (_ent gms((i 32)))))
		(_gen(_int C_NO_OF_LANES -2 0 18627 \1\ (_ent gms((i 1)))))
		(_gen(_int C_MAX_LINK_SPEED -2 0 18628 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~126 0 18630(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_PCIE_USE_MODE 6 0 18630(_ent(_string \"1.0"\))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 18631(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_DEVICE_ID 7 0 18631(_ent(_string \"0000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~127 0 18632(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_VENDOR_ID 8 0 18632(_ent(_string \"0000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~128 0 18633(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_CLASS_CODE 9 0 18633(_ent(_string \"000000000000000000000000"\))))
		(_gen(_int C_REF_CLK_FREQ -2 0 18634 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~129 0 18636(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int PCIE_EXT_CLK 10 0 18636(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1210 0 18637(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int EXT_PIPE_INTERFACE 11 0 18637(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1211 0 18638(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int PCIE_EXT_GT_COMMON 12 0 18638(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1212 0 18639(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int EXT_CH_GT_DRP 13 0 18639(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1213 0 18640(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int SHARED_LOGIC_IN_CORE 14 0 18640(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1214 0 18641(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int TRANSCEIVER_CTRL_STATUS_PORTS 15 0 18641(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1215 0 18642(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int AXI_ACLK_LOOPBACK 16 0 18642(_ent gms(_string \"FALSE"\))))
		(_type(_int ~STRING~1216 0 18643(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int NO_SLV_ERR 17 0 18643(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1217 0 18644(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_RP_BAR_HIDE 18 0 18644(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1218 0 18645(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_TRN_NP_FC 19 0 18645(_ent gms(_string \"FALSE"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1219 0 18647(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_REV_ID 20 0 18647(_ent(_string \"00000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1220 0 18648(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_SUBSYSTEM_ID 21 0 18648(_ent(_string \"0000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1221 0 18649(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_SUBSYSTEM_VENDOR_ID 22 0 18649(_ent(_string \"0000000000000000"\))))
		(_gen(_int C_PCIE_CAP_SLOT_IMPLEMENTED -2 0 18650 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1222 0 18651(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_SLOT_CLOCK_CONFIG 23 0 18651(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~1223 0 18652(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_MSI_DECODE_ENABLE 24 0 18652(_ent(_string \"TRUE"\))))
		(_gen(_int C_NUM_MSI_REQ -2 0 18653 \0\ (_ent((i 0)))))
		(_gen(_int C_INTERRUPT_PIN -2 0 18654 \0\ (_ent((i 0)))))
		(_gen(_int C_COMP_TIMEOUT -2 0 18655 \0\ (_ent((i 0)))))
		(_gen(_int C_INCLUDE_RC -2 0 18656 \0\ (_ent gms((i 0)))))
		(_gen(_int C_S_AXI_SUPPORTS_NARROW_BURST -2 0 18657 \1\ (_ent((i 1)))))
		(_gen(_int C_EP_LINK_PARTNER_RCB -2 0 18658 \0\ (_ent((i 0)))))
		(_gen(_int C_INCLUDE_BAROFFSET_REG -2 0 18659 \1\ (_ent((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR~1224 0 18660(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_BASEADDR 25 0 18660(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1225 0 18661(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_HIGHADDR 26 0 18661(_ent(_string \"00000000000000000000000000000000"\))))
		(_gen(_int C_AXIBAR_NUM -2 0 18662 \6\ (_ent((i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR~1226 0 18663(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR2PCIEBAR_0 27 0 18663(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1227 0 18664(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR2PCIEBAR_1 28 0 18664(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1228 0 18665(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR2PCIEBAR_2 29 0 18665(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1229 0 18666(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR2PCIEBAR_3 30 0 18666(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1230 0 18667(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR2PCIEBAR_4 31 0 18667(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1231 0 18668(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR2PCIEBAR_5 32 0 18668(_ent(_string \"00000000000000000000000000000000"\))))
		(_gen(_int C_AXIBAR_AS_0 -2 0 18669 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_1 -2 0 18670 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_2 -2 0 18671 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_3 -2 0 18672 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_4 -2 0 18673 \0\ (_ent((i 0)))))
		(_gen(_int C_AXIBAR_AS_5 -2 0 18674 \0\ (_ent((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR~1232 0 18675(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_0 33 0 18675(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1233 0 18676(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_0 34 0 18676(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1234 0 18677(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_1 35 0 18677(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1235 0 18678(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_1 36 0 18678(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1236 0 18679(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_2 37 0 18679(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1237 0 18680(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_2 38 0 18680(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1238 0 18681(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_3 39 0 18681(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1239 0 18682(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_3 40 0 18682(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1240 0 18683(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_4 41 0 18683(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1241 0 18684(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_4 42 0 18684(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1242 0 18685(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_5 43 0 18685(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1243 0 18686(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_AXIBAR_HIGHADDR_5 44 0 18686(_ent(_string \"00000000000000000000000000000000"\))))
		(_gen(_int C_PCIEBAR_NUM -2 0 18687 \3\ (_ent gms((i 3)))))
		(_gen(_int C_PCIEBAR_AS -2 0 18688 \1\ (_ent gms((i 1)))))
		(_gen(_int C_PCIEBAR_LEN_0 -2 0 18689 \16\ (_ent((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~12 0 18690(_array -3((_to i 0 i 31)))))
		(_gen(_int C_PCIEBAR2AXIBAR_0 45 0 18690(_ent(_string \"00000000000000000000000000000000"\))))
		(_gen(_int C_PCIEBAR2AXIBAR_0_SEC -2 0 18691 \1\ (_ent((i 1)))))
		(_gen(_int C_PCIEBAR_LEN_1 -2 0 18692 \16\ (_ent((i 16)))))
		(_gen(_int C_PCIEBAR2AXIBAR_1 45 0 18693(_ent(_string \"00000000000000000000000000000000"\))))
		(_gen(_int C_PCIEBAR2AXIBAR_1_SEC -2 0 18694 \1\ (_ent((i 1)))))
		(_gen(_int C_PCIEBAR_LEN_2 -2 0 18695 \16\ (_ent gms((i 16)))))
		(_gen(_int C_PCIEBAR2AXIBAR_2 45 0 18696(_ent(_string \"00000000000000000000000000000000"\))))
		(_gen(_int C_PCIEBAR2AXIBAR_2_SEC -2 0 18697 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1244 0 18698(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int ENABLE_JTAG_DBG 46 0 18698(_ent(_string \"FALSE"\))))
		(_gen(_int C_INT_FIFO_DEPTH -2 0 18699 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1245 0 18700(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_AXIBAR_CHK_SLV_ERR 47 0 18700(_ent(_string \"FALSE"\))))
		(_port(_int axi_aclk -3 0 18704(_ent(_in))))
		(_port(_int axi_aresetn -3 0 18705(_ent(_in))))
		(_port(_int axi_aclk_out -3 0 18706(_ent(_out))))
		(_port(_int axi_ctl_aclk -3 0 18707(_ent(_in))))
		(_port(_int axi_ctl_aclk_out -3 0 18708(_ent(_out))))
		(_port(_int mmcm_lock -3 0 18709(_ent(_out((i 3))))))
		(_port(_int user_link_up -3 0 18710(_ent(_out))))
		(_port(_int interrupt_out -3 0 18711(_ent(_out))))
		(_port(_int INTX_MSI_Request -3 0 18712(_ent(_in))))
		(_port(_int INTX_MSI_Grant -3 0 18713(_ent(_out))))
		(_port(_int MSI_enable -3 0 18714(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18715(_array -3((_dto i 4 i 0)))))
		(_port(_int MSI_Vector_Num 48 0 18715(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 18716(_array -3((_dto i 2 i 0)))))
		(_port(_int MSI_Vector_Width 49 0 18716(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~12 0 18719(_array -3((_dto c 507 i 0)))))
		(_port(_int s_axi_awid 50 0 18719(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 18720(_array -3((_dto c 508 i 0)))))
		(_port(_int s_axi_awaddr 51 0 18720(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18721(_array -3((_dto i 3 i 0)))))
		(_port(_int s_axi_awregion 52 0 18721(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18722(_array -3((_dto i 7 i 0)))))
		(_port(_int s_axi_awlen 53 0 18722(_ent(_in))))
		(_port(_int s_axi_awsize 49 0 18723(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18724(_array -3((_dto i 1 i 0)))))
		(_port(_int s_axi_awburst 54 0 18724(_ent(_in))))
		(_port(_int s_axi_awvalid -3 0 18725(_ent(_in))))
		(_port(_int s_axi_awready -3 0 18726(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~12 0 18729(_array -3((_dto c 509 i 0)))))
		(_port(_int s_axi_wdata 55 0 18729(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8-1~downto~0}~12 0 18730(_array -3((_dto c 510 i 0)))))
		(_port(_int s_axi_wstrb 56 0 18730(_ent(_in))))
		(_port(_int s_axi_wlast -3 0 18731(_ent(_in))))
		(_port(_int s_axi_wvalid -3 0 18732(_ent(_in))))
		(_port(_int s_axi_wready -3 0 18733(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1247 0 18736(_array -3((_dto c 511 i 0)))))
		(_port(_int s_axi_bid 57 0 18736(_ent(_out))))
		(_port(_int s_axi_bresp 54 0 18737(_ent(_out))))
		(_port(_int s_axi_bvalid -3 0 18738(_ent(_out))))
		(_port(_int s_axi_bready -3 0 18739(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1249 0 18742(_array -3((_dto c 512 i 0)))))
		(_port(_int s_axi_arid 58 0 18742(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1251 0 18743(_array -3((_dto c 513 i 0)))))
		(_port(_int s_axi_araddr 59 0 18743(_ent(_in))))
		(_port(_int s_axi_arregion 52 0 18744(_ent(_in))))
		(_port(_int s_axi_arlen 53 0 18745(_ent(_in))))
		(_port(_int s_axi_arsize 49 0 18746(_ent(_in))))
		(_port(_int s_axi_arburst 54 0 18747(_ent(_in))))
		(_port(_int s_axi_arvalid -3 0 18748(_ent(_in))))
		(_port(_int s_axi_arready -3 0 18749(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1253 0 18752(_array -3((_dto c 514 i 0)))))
		(_port(_int s_axi_rid 60 0 18752(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~1255 0 18753(_array -3((_dto c 515 i 0)))))
		(_port(_int s_axi_rdata 61 0 18753(_ent(_out))))
		(_port(_int s_axi_rresp 54 0 18754(_ent(_out))))
		(_port(_int s_axi_rlast -3 0 18755(_ent(_out))))
		(_port(_int s_axi_rvalid -3 0 18756(_ent(_out))))
		(_port(_int s_axi_rready -3 0 18757(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~12 0 18760(_array -3((_dto c 516 i 0)))))
		(_port(_int m_axi_awaddr 62 0 18760(_ent(_out))))
		(_port(_int m_axi_awlen 53 0 18761(_ent(_out))))
		(_port(_int m_axi_awsize 49 0 18762(_ent(_out))))
		(_port(_int m_axi_awburst 54 0 18763(_ent(_out))))
		(_port(_int m_axi_awprot 49 0 18764(_ent(_out))))
		(_port(_int m_axi_awvalid -3 0 18765(_ent(_out))))
		(_port(_int m_axi_awready -3 0 18766(_ent(_in))))
		(_port(_int m_axi_awlock -3 0 18768(_ent(_out))))
		(_port(_int m_axi_awcache 52 0 18769(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH-1~downto~0}~12 0 18772(_array -3((_dto c 517 i 0)))))
		(_port(_int m_axi_wdata 63 0 18772(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH/8-1~downto~0}~12 0 18773(_array -3((_dto c 518 i 0)))))
		(_port(_int m_axi_wstrb 64 0 18773(_ent(_out))))
		(_port(_int m_axi_wlast -3 0 18774(_ent(_out))))
		(_port(_int m_axi_wvalid -3 0 18775(_ent(_out))))
		(_port(_int m_axi_wready -3 0 18776(_ent(_in))))
		(_port(_int m_axi_bresp 54 0 18779(_ent(_in))))
		(_port(_int m_axi_bvalid -3 0 18780(_ent(_in))))
		(_port(_int m_axi_bready -3 0 18781(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1257 0 18785(_array -3((_dto c 519 i 0)))))
		(_port(_int m_axi_araddr 65 0 18785(_ent(_out))))
		(_port(_int m_axi_arlen 53 0 18786(_ent(_out))))
		(_port(_int m_axi_arsize 49 0 18787(_ent(_out))))
		(_port(_int m_axi_arburst 54 0 18788(_ent(_out))))
		(_port(_int m_axi_arprot 49 0 18789(_ent(_out))))
		(_port(_int m_axi_arvalid -3 0 18790(_ent(_out))))
		(_port(_int m_axi_arready -3 0 18791(_ent(_in))))
		(_port(_int m_axi_arlock -3 0 18792(_ent(_out))))
		(_port(_int m_axi_arcache 52 0 18793(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH-1~downto~0}~1259 0 18796(_array -3((_dto c 520 i 0)))))
		(_port(_int m_axi_rdata 66 0 18796(_ent(_in))))
		(_port(_int m_axi_rresp 54 0 18797(_ent(_in))))
		(_port(_int m_axi_rlast -3 0 18798(_ent(_in))))
		(_port(_int m_axi_rvalid -3 0 18799(_ent(_in))))
		(_port(_int m_axi_rready -3 0 18800(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~12 0 18804(_array -3((_dto c 521 i 0)))))
		(_port(_int pci_exp_txp 67 0 18804(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~1261 0 18805(_array -3((_dto c 522 i 0)))))
		(_port(_int pci_exp_txn 68 0 18805(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~1263 0 18807(_array -3((_dto c 523 i 0)))))
		(_port(_int pci_exp_rxp 69 0 18807(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~1265 0 18808(_array -3((_dto c 524 i 0)))))
		(_port(_int pci_exp_rxn 70 0 18808(_ent(_in))))
		(_port(_int REFCLK -3 0 18809(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18813(_array -3((_dto i 31 i 0)))))
		(_port(_int s_axi_ctl_awaddr 71 0 18813(_ent(_in))))
		(_port(_int s_axi_ctl_awvalid -3 0 18814(_ent(_in))))
		(_port(_int s_axi_ctl_awready -3 0 18815(_ent(_out))))
		(_port(_int s_axi_ctl_wdata 71 0 18816(_ent(_in))))
		(_port(_int s_axi_ctl_wstrb 52 0 18817(_ent(_in))))
		(_port(_int s_axi_ctl_wvalid -3 0 18818(_ent(_in))))
		(_port(_int s_axi_ctl_wready -3 0 18819(_ent(_out))))
		(_port(_int s_axi_ctl_bresp 54 0 18820(_ent(_out))))
		(_port(_int s_axi_ctl_bvalid -3 0 18821(_ent(_out))))
		(_port(_int s_axi_ctl_bready -3 0 18822(_ent(_in))))
		(_port(_int s_axi_ctl_araddr 71 0 18824(_ent(_in))))
		(_port(_int s_axi_ctl_arvalid -3 0 18825(_ent(_in))))
		(_port(_int s_axi_ctl_arready -3 0 18826(_ent(_out))))
		(_port(_int s_axi_ctl_rdata 71 0 18827(_ent(_out))))
		(_port(_int s_axi_ctl_rresp 54 0 18828(_ent(_out))))
		(_port(_int s_axi_ctl_rvalid -3 0 18829(_ent(_out))))
		(_port(_int s_axi_ctl_rready -3 0 18830(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 18831(_array -3((_dto i 11 i 0)))))
		(_port(_int qpll_drp_crscode 72 0 18831(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 18832(_array -3((_dto i 17 i 0)))))
		(_port(_int qpll_drp_fsm 73 0 18832(_ent(_in))))
		(_port(_int qpll_drp_done 54 0 18833(_ent(_in))))
		(_port(_int qpll_drp_reset 54 0 18834(_ent(_in))))
		(_port(_int qpll_qplllock 54 0 18835(_ent(_in))))
		(_port(_int qpll_qplloutclk 54 0 18836(_ent(_in))))
		(_port(_int qpll_qplloutrefclk 54 0 18837(_ent(_in))))
		(_port(_int qpll_qplld 54 0 18838(_ent(_out))))
		(_port(_int qpll_qpllreset 54 0 18839(_ent(_out))))
		(_port(_int qpll_drp_clk 54 0 18840(_ent(_out))))
		(_port(_int qpll_drp_rst_n 54 0 18841(_ent(_out))))
		(_port(_int qpll_drp_ovrd 54 0 18842(_ent(_out))))
		(_port(_int qpll_drp_gen3 54 0 18843(_ent(_out))))
		(_port(_int qpll_drp_start 54 0 18844(_ent(_out))))
		(_port(_int pipe_txprbssel 49 0 18846(_ent(_in))))
		(_port(_int pipe_rxprbssel 49 0 18847(_ent(_in))))
		(_port(_int pipe_txprbsforceerr -3 0 18848(_ent(_in))))
		(_port(_int pipe_rxprbscntreset -3 0 18849(_ent(_in))))
		(_port(_int pipe_loopback 49 0 18850(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~1267 0 18851(_array -3((_dto c 525 i 0)))))
		(_port(_int pipe_txinhibit 74 0 18851(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~1269 0 18853(_array -3((_dto c 526 i 0)))))
		(_port(_int pipe_rxprbserr 75 0 18853(_ent(_out))))
		(_port(_int pipe_rst_fsm 48 0 18856(_ent(_out))))
		(_port(_int pipe_qrst_fsm 72 0 18857(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NO_OF_LANES*5}-1~downto~0}~12 0 18858(_array -3((_dto c 527 i 0)))))
		(_port(_int pipe_rate_fsm 76 0 18858(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NO_OF_LANES*6}-1~downto~0}~12 0 18859(_array -3((_dto c 528 i 0)))))
		(_port(_int pipe_sync_fsm_tx 77 0 18859(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NO_OF_LANES*7}-1~downto~0}~12 0 18860(_array -3((_dto c 529 i 0)))))
		(_port(_int pipe_sync_fsm_rx 78 0 18860(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NO_OF_LANES*7}-1~downto~0}~1271 0 18861(_array -3((_dto c 530 i 0)))))
		(_port(_int pipe_drp_fsm 79 0 18861(_ent(_out))))
		(_port(_int pipe_rst_idle -3 0 18863(_ent(_out))))
		(_port(_int pipe_qrst_idle -3 0 18864(_ent(_out))))
		(_port(_int pipe_rate_idle -3 0 18865(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~1273 0 18866(_array -3((_dto c 531 i 0)))))
		(_port(_int pipe_eyescandataerror 80 0 18866(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NO_OF_LANES*3}-1~downto~0}~12 0 18867(_array -3((_dto c 532 i 0)))))
		(_port(_int pipe_rxstatus 81 0 18867(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NO_OF_LANES*15}-1~downto~0}~12 0 18868(_array -3((_dto c 533 i 0)))))
		(_port(_int pipe_dmonitorout 82 0 18868(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~1275 0 18870(_array -3((_dto c 534 i 0)))))
		(_port(_int pipe_cpll_lock 83 0 18870(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_NO_OF_LANES/8}+1}-1~downto~0}~12 0 18871(_array -3((_dto c 535 i 0)))))
		(_port(_int pipe_qpll_lock 84 0 18871(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~1277 0 18872(_array -3((_dto c 536 i 0)))))
		(_port(_int pipe_rxpmaresetdone 85 0 18872(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NO_OF_LANES*3}-1~downto~0}~1279 0 18873(_array -3((_dto c 537 i 0)))))
		(_port(_int pipe_rxbufstatus 86 0 18873(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~1281 0 18874(_array -3((_dto c 538 i 0)))))
		(_port(_int pipe_txphaligndone 87 0 18874(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~1283 0 18875(_array -3((_dto c 539 i 0)))))
		(_port(_int pipe_txphinitdone 88 0 18875(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~1285 0 18876(_array -3((_dto c 540 i 0)))))
		(_port(_int pipe_txdlysresetdone 89 0 18876(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~1287 0 18877(_array -3((_dto c 541 i 0)))))
		(_port(_int pipe_rxphaligndone 90 0 18877(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~1289 0 18878(_array -3((_dto c 542 i 0)))))
		(_port(_int pipe_rxdlysresetdone 91 0 18878(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~1291 0 18879(_array -3((_dto c 543 i 0)))))
		(_port(_int pipe_rxsyncdone 92 0 18879(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NO_OF_LANES*8}-1~downto~0}~12 0 18880(_array -3((_dto c 544 i 0)))))
		(_port(_int pipe_rxdisperr 93 0 18880(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NO_OF_LANES*8}-1~downto~0}~1293 0 18881(_array -3((_dto c 545 i 0)))))
		(_port(_int pipe_rxnotintable 94 0 18881(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~1295 0 18882(_array -3((_dto c 546 i 0)))))
		(_port(_int pipe_rxcommadet 95 0 18882(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~1297 0 18884(_array -3((_dto c 547 i 0)))))
		(_port(_int gt_ch_drp_rdy 96 0 18884(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~1299 0 18885(_array -3((_dto c 548 i 0)))))
		(_port(_int pipe_debug_0 97 0 18885(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~12101 0 18886(_array -3((_dto c 549 i 0)))))
		(_port(_int pipe_debug_1 98 0 18886(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~12103 0 18887(_array -3((_dto c 550 i 0)))))
		(_port(_int pipe_debug_2 99 0 18887(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~12105 0 18888(_array -3((_dto c 551 i 0)))))
		(_port(_int pipe_debug_3 100 0 18888(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~12107 0 18889(_array -3((_dto c 552 i 0)))))
		(_port(_int pipe_debug_4 101 0 18889(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~12109 0 18890(_array -3((_dto c 553 i 0)))))
		(_port(_int pipe_debug_5 102 0 18890(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~12111 0 18891(_array -3((_dto c 554 i 0)))))
		(_port(_int pipe_debug_6 103 0 18891(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~12113 0 18892(_array -3((_dto c 555 i 0)))))
		(_port(_int pipe_debug_7 104 0 18892(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~12115 0 18893(_array -3((_dto c 556 i 0)))))
		(_port(_int pipe_debug_8 105 0 18893(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~12117 0 18894(_array -3((_dto c 557 i 0)))))
		(_port(_int pipe_debug_9 106 0 18894(_ent(_out))))
		(_port(_int pipe_debug 71 0 18895(_ent(_out))))
		(_port(_int common_commands_in 72 0 18897(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 18898(_array -3((_dto i 24 i 0)))))
		(_port(_int pipe_rx_0_sigs 107 0 18898(_ent(_in))))
		(_port(_int pipe_rx_1_sigs 107 0 18899(_ent(_in))))
		(_port(_int pipe_rx_2_sigs 107 0 18900(_ent(_in))))
		(_port(_int pipe_rx_3_sigs 107 0 18901(_ent(_in))))
		(_port(_int pipe_rx_4_sigs 107 0 18902(_ent(_in))))
		(_port(_int pipe_rx_5_sigs 107 0 18903(_ent(_in))))
		(_port(_int pipe_rx_6_sigs 107 0 18904(_ent(_in))))
		(_port(_int pipe_rx_7_sigs 107 0 18905(_ent(_in))))
		(_port(_int common_commands_out 72 0 18907(_ent(_out))))
		(_port(_int pipe_tx_0_sigs 107 0 18908(_ent(_out))))
		(_port(_int pipe_tx_1_sigs 107 0 18909(_ent(_out))))
		(_port(_int pipe_tx_2_sigs 107 0 18910(_ent(_out))))
		(_port(_int pipe_tx_3_sigs 107 0 18911(_ent(_out))))
		(_port(_int pipe_tx_4_sigs 107 0 18912(_ent(_out))))
		(_port(_int pipe_tx_5_sigs 107 0 18913(_ent(_out))))
		(_port(_int pipe_tx_6_sigs 107 0 18914(_ent(_out))))
		(_port(_int pipe_tx_7_sigs 107 0 18915(_ent(_out))))
		(_port(_int int_pclk_out_slave -3 0 18917(_ent(_out))))
		(_port(_int int_rxusrclk_out -3 0 18918(_ent(_out))))
		(_port(_int int_dclk_out -3 0 18919(_ent(_out))))
		(_port(_int int_userclk1_out -3 0 18920(_ent(_out))))
		(_port(_int int_userclk2_out -3 0 18921(_ent(_out))))
		(_port(_int int_oobclk_out -3 0 18922(_ent(_out))))
		(_port(_int int_mmcm_lock_out -3 0 18923(_ent(_out))))
		(_port(_int int_qplllock_out 54 0 18924(_ent(_out))))
		(_port(_int int_qplloutclk_out 54 0 18925(_ent(_out))))
		(_port(_int int_qplloutrefclk_out 54 0 18926(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~12119 0 18927(_array -3((_dto c 558 i 0)))))
		(_port(_int int_rxoutclk_out 108 0 18927(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~12121 0 18928(_array -3((_dto c 559 i 0)))))
		(_port(_int int_pclk_sel_slave 109 0 18928(_ent(_in))))
		(_port(_int ext_ch_gt_drpclk -3 0 18931(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NO_OF_LANES*9}-1~downto~0}~12 0 18932(_array -3((_dto c 560 i 0)))))
		(_port(_int ext_ch_gt_drpaddr 110 0 18932(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~12123 0 18933(_array -3((_dto c 561 i 0)))))
		(_port(_int ext_ch_gt_drpen 111 0 18933(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NO_OF_LANES*16}-1~downto~0}~12 0 18934(_array -3((_dto c 562 i 0)))))
		(_port(_int ext_ch_gt_drpdi 112 0 18934(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~12125 0 18935(_array -3((_dto c 563 i 0)))))
		(_port(_int ext_ch_gt_drpwe 113 0 18935(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NO_OF_LANES*16}-1~downto~0}~12127 0 18937(_array -3((_dto c 564 i 0)))))
		(_port(_int ext_ch_gt_drpdo 114 0 18937(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~12129 0 18938(_array -3((_dto c 565 i 0)))))
		(_port(_int ext_ch_gt_drprdy 115 0 18938(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~12131 0 18939(_array -3((_dto c 566 i 0)))))
		(_port(_int clk_fab_refclk 116 0 18939(_ent(_in))))
		(_port(_int clk_pclk -3 0 18940(_ent(_in))))
		(_port(_int clk_rxusrclk -3 0 18941(_ent(_in))))
		(_port(_int clk_dclk -3 0 18942(_ent(_in))))
		(_port(_int clk_userclk1 -3 0 18943(_ent(_in))))
		(_port(_int clk_userclk2 -3 0 18944(_ent(_in))))
		(_port(_int clk_oobclk_in -3 0 18945(_ent(_in))))
		(_port(_int clk_mmcm_lock -3 0 18946(_ent(_in))))
		(_port(_int clk_txoutclk -3 0 18947(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~12133 0 18948(_array -3((_dto c 567 i 0)))))
		(_port(_int clk_rxoutclk 117 0 18948(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~12135 0 18949(_array -3((_dto c 568 i 0)))))
		(_port(_int clk_pclk_sel 118 0 18949(_ent(_out))))
		(_port(_int pipe_mmcm_rst_n -3 0 18950(_ent(_in))))
		(_port(_int clk_gen3 -3 0 18951(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 18977(_scalar (_to i 0 i 15))))
		(_type(_int INT_TO_CHAR_TYPE 0 18977(_array -1((_to i 0 i 15)))))
		(_cnst(_int INT_TO_STRHEX_TABLE 120 0 18978(_int(((i 48))((i 49))((i 50))((i 51))((i 52))((i 53))((i 54))((i 55))((i 56))((i 57))((i 65))((i 66))((i 67))((i 68))((i 69))((i 70))))))
		(_type(_int ~STRING~13 0 19000(_array -1((_uto i 1 i 2147483647)))))
		(_cnst(_int C_CORE_GENERATION_INFO 121 0 19000(_arch gms(_code 569))))
		(_type(_int ~STRING~131 0 19049(_array -1((_uto i 1 i 2147483647)))))
		(_cnst(_int CON_PCIE_CAP_SLOT_IMPLEMENTED 122 0 19049(_arch gms(_code 570))))
		(_type(_int ~STRING~132 0 19050(_array -1((_uto i 1 i 2147483647)))))
		(_cnst(_int ROOT_PORT 123 0 19050(_arch gms(_code 571))))
		(_type(_int ~STRING~133 0 19051(_array -1((_uto i 1 i 2147483647)))))
		(_cnst(_int UPSTREAM_FACING 124 0 19051(_arch gms(_code 572))))
		(_type(_int ~STRING~134 0 19052(_array -1((_uto i 1 i 2147483647)))))
		(_cnst(_int VSEC_CAP_LAST 125 0 19052(_arch gms(_code 573))))
		(_type(_int ~STRING~135 0 19053(_array -1((_uto i 1 i 2147483647)))))
		(_cnst(_int PCIE_ASYNC_EN 126 0 19053(_arch gms(_code 574))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 19078(_array -3((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~137 0 19078(_array -3((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~139 0 19079(_array -3((_dto i 63 i 0)))))
		(_cnst(_int PCIBAR_PREFETCH_0 -2 0 19092(_arch gms(_code 575))))
		(_cnst(_int PCIBAR_PREFETCH_1 -2 0 19093(_arch gms(_code 576))))
		(_cnst(_int PCIBAR_PREFETCH_2 -2 0 19094(_arch gms(_code 577))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1311 0 19097(_array -3((_dto i 63 i 0)))))
		(_type(_int ~STRING~1313 0 19178(_array -1((_to i 1 i 7)))))
		(_cnst(_int C_FAMILY_I 131 0 19178(_arch(_string \"7series"\))))
		(_cnst(_int C_S_AXIS_DATA_WIDTH -2 0 19181(_arch gms(_code 578))))
		(_cnst(_int C_M_AXIS_DATA_WIDTH -2 0 19182(_arch gms(_code 579))))
		(_cnst(_int C_S_AXIS_USER_WIDTH -2 0 19183(_arch((i 22)))))
		(_cnst(_int NUM_OF_INTERRUPTS -2 0 19184(_arch((i 9)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19185(_array -3((_dto i 7 i 0)))))
		(_cnst(_int ZEROS 132 0 19185(_arch(_string \"00000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 19186(_array -3((_dto i 31 i 0)))))
		(_cnst(_int BASEADDR_i 133 0 19186(_arch gms(_code 580))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19187(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BASEADDR_U 134 0 19187(_arch gms(_code 581))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 19188(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BASEADDR_L 135 0 19188(_arch gms(_code 582))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 19189(_array -3((_dto i 31 i 0)))))
		(_cnst(_int HIGHADDR_i 136 0 19189(_arch gms(_code 583))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1321 0 19190(_array -3((_dto i 15 i 0)))))
		(_cnst(_int HIGHADDR_U 137 0 19190(_arch gms(_code 584))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 19191(_array -3((_dto i 15 i 0)))))
		(_cnst(_int HIGHADDR_L 138 0 19191(_arch gms(_code 585))))
		(_cnst(_int PCIE_GENERIC -2 0 19192(_arch gms(_code 586))))
		(_type(_int ~STRING~1326 0 19193(_array -1((_to i 1 i 5)))))
		(_cnst(_int C_PL_FAST_TRAIN 139 0 19193(_arch(_string \"FALSE"\))))
		(_type(_int ~STRING~1327 0 19194(_array -1((_uto i 1 i 2147483647)))))
		(_cnst(_int LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP_LOCAL 140 0 19194(_arch gms(_code 587))))
		(_cnst(_int MODELSIM -7 0 19195(_arch((i 1)))))
		(_type(_int ~STRING~1328 0 19212(_array -1((_uto i 1 i 2147483647)))))
		(_cnst(_int C_PL_FAST_TRAIN_LOCAL 141 0 19212(_arch gms(_code 588))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 19213(_array -3((_dto i 31 i 0)))))
		(_cnst(_int BAR0_i 142 0 19213(_arch gms(_code 589))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1333 0 19214(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR0_U 143 0 19214(_arch gms(_code 590))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 19215(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR0_L 144 0 19215(_arch gms(_code 591))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1339 0 19216(_array -3((_dto i 31 i 0)))))
		(_cnst(_int BAR1_i 145 0 19216(_arch gms(_code 592))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1341 0 19217(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR1_U 146 0 19217(_arch gms(_code 593))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 19218(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR1_L 147 0 19218(_arch gms(_code 594))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1347 0 19219(_array -3((_dto i 31 i 0)))))
		(_cnst(_int BAR2_i 148 0 19219(_arch gms(_code 595))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 19220(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR2_U_EP 149 0 19220(_arch gms(_code 596))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1353 0 19221(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR2_L_EP 150 0 19221(_arch gms(_code 597))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 19222(_array -3((_dto i 31 i 0)))))
		(_cnst(_int BAR3_i 151 0 19222(_arch gms(_code 598))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1359 0 19223(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR3_U_EP 152 0 19223(_arch gms(_code 599))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1362 0 19224(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR3_L_EP 153 0 19224(_arch gms(_code 600))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1365 0 19225(_array -3((_dto i 31 i 0)))))
		(_cnst(_int BAR4_i 154 0 19225(_arch gms(_code 601))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1368 0 19226(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR4_U_EP 155 0 19226(_arch gms(_code 602))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1371 0 19227(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR4_L_EP 156 0 19227(_arch gms(_code 603))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1374 0 19228(_array -3((_dto i 31 i 0)))))
		(_cnst(_int BAR5_i 157 0 19228(_arch gms(_code 604))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1377 0 19229(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR5_U_EP 158 0 19229(_arch gms(_code 605))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1380 0 19230(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR5_L_EP 159 0 19230(_arch gms(_code 606))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1383 0 19232(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR2_U_RP 160 0 19232(_arch(_string \"0000000011111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1385 0 19233(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR2_L_RP 161 0 19233(_arch(_string \"1111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1387 0 19234(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR3_U_RP 162 0 19234(_arch(_string \"1111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1389 0 19235(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR3_L_RP 163 0 19235(_arch(_string \"1111000111110001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1391 0 19236(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR4_U_RP 164 0 19236(_arch(_string \"1111111111110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1393 0 19237(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR4_L_RP 165 0 19237(_arch(_string \"1111111111110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1395 0 19238(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR5_U_RP 166 0 19238(_arch(_string \"0000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1397 0 19239(_array -3((_dto i 15 i 0)))))
		(_cnst(_int BAR5_L_RP 167 0 19239(_arch(_string \"0000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 19254(_array -3((_uto i 0 i 2147483647)))))
		(_cnst(_int BAR2_U 168 0 19254(_arch gms(_code 607))))
		(_type(_int ~STD_LOGIC_VECTOR~1398 0 19255(_array -3((_uto i 0 i 2147483647)))))
		(_cnst(_int BAR2_L 169 0 19255(_arch gms(_code 608))))
		(_type(_int ~STD_LOGIC_VECTOR~1399 0 19256(_array -3((_uto i 0 i 2147483647)))))
		(_cnst(_int BAR3_U 170 0 19256(_arch gms(_code 609))))
		(_type(_int ~STD_LOGIC_VECTOR~13100 0 19257(_array -3((_uto i 0 i 2147483647)))))
		(_cnst(_int BAR3_L 171 0 19257(_arch gms(_code 610))))
		(_type(_int ~STD_LOGIC_VECTOR~13101 0 19258(_array -3((_uto i 0 i 2147483647)))))
		(_cnst(_int BAR4_U 172 0 19258(_arch gms(_code 611))))
		(_type(_int ~STD_LOGIC_VECTOR~13102 0 19259(_array -3((_uto i 0 i 2147483647)))))
		(_cnst(_int BAR4_L 173 0 19259(_arch gms(_code 612))))
		(_type(_int ~STD_LOGIC_VECTOR~13103 0 19260(_array -3((_uto i 0 i 2147483647)))))
		(_cnst(_int BAR5_U 174 0 19260(_arch gms(_code 613))))
		(_type(_int ~STD_LOGIC_VECTOR~13104 0 19261(_array -3((_uto i 0 i 2147483647)))))
		(_cnst(_int BAR5_L 175 0 19261(_arch gms(_code 614))))
		(_type(_int ~STRING~13105 0 19277(_array -1((_uto i 1 i 2147483647)))))
		(_cnst(_int PCIE_USE_MODE 176 0 19277(_arch gms(_code 615))))
		(_type(_int ~STRING~13106 0 19293(_array -1((_uto i 1 i 2147483647)))))
		(_cnst(_int PCIE_GT_DEVICE 177 0 19293(_arch gms(_code 616))))
		(_cnst(_int PTR_WIDTH -2 0 19308(_arch gms(_code 617))))
		(_type(_int ~STRING~13107 0 19323(_array -1((_uto i 1 i 2147483647)))))
		(_cnst(_int FAMILY 178 0 19323(_arch gms(_code 618))))
		(_cnst(_int USER_CLK_FREQ -2 0 19381(_arch gms(_code 619))))
		(_cnst(_int PCIE_CAP_CAPABILITY_VERSION -2 0 19382(_arch gms(_code 620))))
		(_cnst(_int VC0_TOTAL_CREDITS_NPH -2 0 19399(_arch gms(_code 621))))
		(_cnst(_int VC0_TOTAL_CREDITS_PD -2 0 19417(_arch gms(_code 622))))
		(_cnst(_int VC0_TOTAL_CREDITS_CD -2 0 19436(_arch gms(_code 623))))
		(_cnst(_int VC0_TOTAL_CREDITS_CH -2 0 19453(_arch gms(_code 624))))
		(_cnst(_int VC0_RX_RAM_LIMIT -2 0 19470(_arch gms(_code 625))))
		(_type(_int ~STRING~13108 0 19485(_array -1((_uto i 1 i 2147483647)))))
		(_cnst(_int MSI_CAP_PER_VECTOR_MASKING_CAPABLE 179 0 19485(_arch gms(_code 626))))
		(_cnst(_int PCIE_CAP_DEVICE_PORT_TYPE -2 0 19500(_arch gms(_code 627))))
		(_cnst(_int LL_REPLAY_TIMEOUT -2 0 19518(_arch gms(_code 628))))
		(_type(_int ~STRING~13109 0 19532(_array -1((_uto i 1 i 2147483647)))))
		(_cnst(_int LL_REPLAY_TIMEOUT_EN 180 0 19532(_arch gms(_code 629))))
		(_cnst(_int PIPE_PIPELINE_STAGES -2 0 19548(_arch gms(_code 630))))
		(_type(_int ~STRING~13110 0 19563(_array -1((_uto i 1 i 2147483647)))))
		(_cnst(_int TRN_DW 181 0 19563(_arch gms(_code 631))))
		(_type(_int ~STRING~13111 0 19577(_array -1((_uto i 1 i 2147483647)))))
		(_cnst(_int USER_CLK2_DIV2 182 0 19577(_arch gms(_code 632))))
		(_cnst(_int C_AXIREAD_NUM -2 0 19593(_arch gms(_code 633))))
		(_cnst(_int EP_LINK_PARTNER_RCB -2 0 19608(_arch gms(_code 634))))
		(_sig(_int axi_areset -3 0 19616(_arch(_uni))))
		(_sig(_int axi_aclk_in -3 0 19617(_arch(_uni)(_event))))
		(_sig(_int axi_ctl_aclk_in -3 0 19618(_arch(_uni))))
		(_sig(_int sig_axi_aclk_out -3 0 19619(_arch(_uni))))
		(_sig(_int sig_axi_ctl_aclk_out -3 0 19620(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NO_OF_LANES-1~downto~0}~13 0 19621(_array -3((_dto c 635 i 0)))))
		(_sig(_int sig_pci_exp_txp 183 0 19621(_arch(_uni(_code 636)))))
		(_sig(_int sig_pci_exp_txn 183 0 19622(_arch(_uni(_code 637)))))
		(_sig(_int sig_pci_exp_rxp 183 0 19624(_arch(_uni))))
		(_sig(_int sig_pci_exp_rxn 183 0 19625(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH-1~downto~0}~13 0 19628(_array -3((_dto c 638 i 0)))))
		(_sig(_int sig_m_axis_rw_tdata 184 0 19628(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_DATA_WIDTH/8-1~downto~0}~13 0 19629(_array -3((_dto c 639 i 0)))))
		(_sig(_int sig_m_axis_rw_tstrb 185 0 19629(_arch(_uni))))
		(_sig(_int sig_m_axis_rw_tlast -3 0 19630(_arch(_uni))))
		(_sig(_int sig_m_axis_rw_tvalid -3 0 19631(_arch(_uni))))
		(_sig(_int sig_m_axis_rw_tready -3 0 19632(_arch(_uni))))
		(_sig(_int sig_m_axis_rr_tdata 184 0 19635(_arch(_uni))))
		(_sig(_int sig_m_axis_rr_tstrb 185 0 19636(_arch(_uni))))
		(_sig(_int sig_m_axis_rr_tlast -3 0 19637(_arch(_uni))))
		(_sig(_int sig_m_axis_rr_tvalid -3 0 19638(_arch(_uni))))
		(_sig(_int sig_m_axis_rr_tready -3 0 19639(_arch(_uni))))
		(_sig(_int sig_s_axis_rc_tdata 184 0 19642(_arch(_uni))))
		(_sig(_int sig_s_axis_rc_tstrb 185 0 19643(_arch(_uni))))
		(_sig(_int sig_s_axis_rc_tlast -3 0 19644(_arch(_uni))))
		(_sig(_int sig_s_axis_rc_tvalid -3 0 19645(_arch(_uni))))
		(_sig(_int sig_s_axis_rc_tready -3 0 19646(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH-1~downto~0}~13 0 19649(_array -3((_dto c 640 i 0)))))
		(_sig(_int sig_s_axis_cw_tdata 186 0 19649(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_DATA_WIDTH/8-1~downto~0}~13 0 19650(_array -3((_dto c 641 i 0)))))
		(_sig(_int sig_s_axis_cw_tstrb 187 0 19650(_arch(_uni))))
		(_sig(_int sig_s_axis_cw_tlast -3 0 19651(_arch(_uni))))
		(_sig(_int sig_s_axis_cw_tvalid -3 0 19652(_arch(_uni))))
		(_sig(_int sig_s_axis_cw_tready -3 0 19653(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_USER_WIDTH-1~downto~0}~13 0 19654(_array -3((_dto i 21 i 0)))))
		(_sig(_int sig_s_axis_cw_tuser 188 0 19654(_arch(_uni))))
		(_sig(_int sig_s_axis_cr_tdata 186 0 19657(_arch(_uni))))
		(_sig(_int sig_s_axis_cr_tstrb 187 0 19658(_arch(_uni))))
		(_sig(_int sig_s_axis_cr_tlast -3 0 19659(_arch(_uni))))
		(_sig(_int sig_s_axis_cr_tvalid -3 0 19660(_arch(_uni))))
		(_sig(_int sig_s_axis_cr_tready -3 0 19661(_arch(_uni))))
		(_sig(_int sig_s_axis_cr_tuser 188 0 19662(_arch(_uni))))
		(_sig(_int sig_m_axis_cc_tdata 186 0 19665(_arch(_uni))))
		(_sig(_int sig_m_axis_cc_tstrb 187 0 19666(_arch(_uni))))
		(_sig(_int sig_m_axis_cc_tlast -3 0 19667(_arch(_uni))))
		(_sig(_int sig_m_axis_cc_tvalid -3 0 19668(_arch(_uni))))
		(_sig(_int sig_m_axis_cc_tready -3 0 19669(_arch(_uni))))
		(_sig(_int sig_m_axis_cc_tuser 188 0 19670(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13115 0 19673(_array -3((_dto i 31 i 0)))))
		(_sig(_int sig_IP2Bus_Data 189 0 19673(_arch(_uni))))
		(_sig(_int sig_IP2Bus_WrAck -3 0 19674(_arch(_uni))))
		(_sig(_int sig_IP2Bus_RdAck -3 0 19675(_arch(_uni))))
		(_sig(_int sig_IP2Bus_Error -3 0 19676(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32-1~downto~0}~13 0 19677(_array -3((_dto i 31 i 0)))))
		(_sig(_int sig_Bus2IP_Addr 190 0 19677(_arch(_uni))))
		(_sig(_int sig_Bus2IP_Data 189 0 19678(_arch(_uni))))
		(_sig(_int sig_Bus2IP_RNW -3 0 19679(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32/8-1~downto~0}~13 0 19680(_array -3((_dto i 3 i 0)))))
		(_sig(_int sig_Bus2IP_BE 191 0 19680(_arch(_uni))))
		(_sig(_int sig_Bus2IP_CS -3 0 19681(_arch(_uni))))
		(_sig(_int sig_blk_lnk_up -3 0 19684(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13117 0 19685(_array -3((_dto i 7 i 0)))))
		(_sig(_int sig_blk_bus_number 192 0 19685(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19686(_array -3((_dto i 4 i 0)))))
		(_sig(_int sig_blk_device_number 193 0 19686(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19687(_array -3((_dto i 2 i 0)))))
		(_sig(_int sig_blk_function_number 194 0 19687(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13119 0 19688(_array -3((_dto i 15 i 0)))))
		(_sig(_int sig_blk_command 195 0 19688(_arch(_uni))))
		(_sig(_int sig_blk_dcontrol 195 0 19689(_arch(_uni))))
		(_sig(_int sig_blk_lstatus 195 0 19690(_arch(_uni))))
		(_sig(_int sig_SUR_int -3 0 19693(_arch(_uni))))
		(_sig(_int sig_SUC_int -3 0 19694(_arch(_uni))))
		(_sig(_int sig_SCT_int -3 0 19695(_arch(_uni))))
		(_sig(_int sig_SEP_int -3 0 19696(_arch(_uni))))
		(_sig(_int sig_SCA_int -3 0 19697(_arch(_uni))))
		(_sig(_int sig_SIB_int -3 0 19698(_arch(_uni))))
		(_sig(_int sig_MDE_int -3 0 19699(_arch(_uni))))
		(_sig(_int sig_MSE_int -3 0 19700(_arch(_uni))))
		(_sig(_int sig_MEP_int -3 0 19701(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_OF_INTERRUPTS-1~downto~0}~13 0 19704(_array -3((_dto i 8 i 0)))))
		(_sig(_int interrupt_vector 196 0 19704(_arch(_uni))))
		(_sig(_int np_cpl_pending -3 0 19705(_arch(_uni))))
		(_sig(_int np_cpl_pending_qual -3 0 19706(_arch(_uni))))
		(_sig(_int sig_blk_interrupt -3 0 19707(_arch(_uni))))
		(_sig(_int sig_blk_interrupt_rdy -3 0 19708(_arch(_uni))))
		(_sig(_int sig_blk_interrupt_assert -3 0 19709(_arch(_uni))))
		(_sig(_int sig_blk_interrupt_di 192 0 19710(_arch(_uni))))
		(_sig(_int sig_blk_interrupt_msienable -3 0 19711(_arch(_uni))))
		(_sig(_int sig_intx_msi_request -3 0 19712(_arch(_uni))))
		(_sig(_int sig_intx_msi_grant -3 0 19713(_arch(_uni))))
		(_sig(_int sig_msi_vector_num 193 0 19714(_arch(_uni))))
		(_sig(_int intx_msi_request_1d -3 0 19715(_arch(_uni))))
		(_sig(_int intx_msi_request_2d -3 0 19716(_arch(_uni))))
		(_sig(_int intx_msi_request_3d -3 0 19717(_arch(_uni))))
		(_sig(_int msi_vector_num_1d 193 0 19718(_arch(_uni))))
		(_sig(_int msi_vector_num_2d 193 0 19719(_arch(_uni))))
		(_sig(_int sig_mmcm_lock -3 0 19720(_arch(_uni))))
		(_sig(_int RP_bridge_en -3 0 19721(_arch(_uni))))
		(_type(_int legint_msiSM_STATES 0 19723(_enum1 no_intr intr_hs (_to i 0 i 1))))
		(_sig(_int legint_msiSM 197 0 19725(_arch(_uni))))
		(_sig(_int INTX_state -3 0 19726(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13121 0 19727(_array -3((_dto i 7 i 0)))))
		(_cnst(_int SELECTED_INT 198 0 19727(_arch gms(_code 642))))
		(_sig(_int counter_50 -2 0 19729(_arch(_uni((i 0))))))
		(_sig(_int sig_rx_np_req -3 0 19732(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13122 0 19733(_scalar (_to i 0 i 15))))
		(_sig(_int rx_np_req_cntr 199 0 19733(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19734(_array -3((_dto i 1 i 0)))))
		(_sig(_int np_pkt_complete 200 0 19734(_arch(_uni))))
		(_type(_int rx_np_okSM_STATES 0 19738(_enum1 init wait_pipe_latency check_np_pipeline assert_np_ok (_to i 0 i 3))))
		(_sig(_int rx_np_okSM 201 0 19742(_arch(_uni))))
		(_cnst(_int RX_PIPE_LATENCY -2 0 19743(_arch((i 12)))))
		(_sig(_int sig_rx_np_ok -3 0 19744(_arch(_uni))))
		(_sig(_int rx_np_ok_int -3 0 19745(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13123 0 19746(_scalar (_to i 0 i 15))))
		(_sig(_int rx_np_ok_cntr 202 0 19746(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13124 0 19747(_scalar (_to i 0 i 15))))
		(_sig(_int pipe_latency_cntr 203 0 19747(_arch(_uni))))
		(_sig(_int disable_rx_np_ok -3 0 19748(_arch(_uni))))
		(_sig(_int rdndreqpipeline 194 0 19749(_arch(_uni))))
		(_sig(_int rdreqpipeline 194 0 19750(_arch(_uni))))
		(_sig(_int rdndreqpipeline_d 194 0 19751(_arch(_uni))))
		(_sig(_int rdreqpipeline_d 194 0 19752(_arch(_uni))))
		(_sig(_int config_gen_req -3 0 19755(_arch(_uni))))
		(_prcs
			(line__19760(_arch 0 0 19760(_assignment(_trgt(75))(_sens(210)))))
			(line__19761(_arch 1 0 19761(_assignment(_trgt(76))(_sens(211)))))
			(line__19763(_arch 2 0 19763(_assignment(_trgt(212))(_sens(77)))))
			(line__19764(_arch 3 0 19764(_assignment(_trgt(213))(_sens(78)))))
			(line__19766(_arch 4 0 19766(_assignment(_trgt(205))(_sens(1)))))
			(line__19775(_arch 9 0 19775(_assignment(_alias((axi_aclk_out)(sig_axi_aclk_out)))(_simpleassign BUF)(_trgt(2))(_sens(208)))))
			(line__19776(_arch 10 0 19776(_assignment(_alias((axi_ctl_aclk_out)(sig_axi_ctl_aclk_out)))(_simpleassign BUF)(_trgt(4))(_sens(209)))))
			(line__19778(_arch 11 0 19778(_assignment(_alias((interrupt_vector)(sig_MEP_int)(sig_MSE_int)(sig_MDE_int)(sig_SIB_int)(sig_SCA_int)(sig_SEP_int)(sig_SCT_int)(sig_SUC_int)(sig_SUR_int)))(_trgt(272))(_sens(263)(264)(265)(266)(267)(268)(269)(270)(271)))))
			(line__19779(_arch 12 0 19779(_assignment(_alias((MSI_enable)(sig_blk_interrupt_msienable)))(_simpleassign BUF)(_trgt(10))(_sens(279)))))
			(line__19780(_arch 13 0 19780(_assignment(_alias((INTX_MSI_Grant)(sig_intx_msi_grant)))(_simpleassign BUF)(_trgt(9))(_sens(281)))))
			(line__19781(_arch 14 0 19781(_assignment(_alias((sig_intx_msi_request)(INTX_MSI_Request)))(_simpleassign BUF)(_trgt(280))(_sens(8)))))
			(line__19782(_arch 15 0 19782(_assignment(_alias((sig_msi_vector_num)(MSI_Vector_Num)))(_trgt(282))(_sens(11)))))
			(line__19783(_arch 16 0 19783(_assignment(_trgt(274))(_sens(273)))))
			(line__19785(_arch 17 0 19785(_assignment(_alias((mmcm_lock)(sig_mmcm_lock)))(_simpleassign BUF)(_trgt(5))(_sens(288)))))
			(line__19786(_arch 18 0 19786(_assignment(_alias((user_link_up)(sig_blk_lnk_up)))(_simpleassign BUF)(_trgt(6))(_sens(256)))))
			(legacy_MSI_interrupt_proc(_arch 25 0 19988(_prcs(_trgt(275)(277)(278)(281)(283)(284)(285)(286)(287)(290)(291))(_sens(206)(1)(276)(279)(280)(282)(283)(284)(285)(286)(287)(290)(291))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_int To_String 26 0 18968(_arch(_func -4(_uto))))
			(_int To_String 27 0 18976(_arch(_func -4(_range(_to 0 2147483647))(_uto))))
			(_int Conv_to_String 28 0 19024(_arch(_func -4(_uto))))
			(_int Conv_to_String_Inv 29 0 19032(_arch(_func -4(_uto))))
			(_int String_Inv 30 0 19040(_arch(_func -4(_range(_to 1 2147483647))(_uto))))
			(_int func_invert 31 0 19078(_arch(_func -5(_uto))))
			(_int pcibar_config 32 0 19096(_arch(_func)))
			(_int group_7series_family 33 0 19151(_arch(_func -4(_range(_to 1 2147483647))(_uto))))
			(_int get_dll_link_active_report_cap 34 0 19162(_arch(_func -4(_uto))))
			(_int Fast_Train_Conv 35 0 19201(_arch(_func)))
			(_int rp_bars_mux 36 0 19245(_arch(_func)))
			(_int set_pcie_use_mode 37 0 19267(_arch(_func -4(_range(_to 1 2147483647))(_uto))))
			(_int set_pcie_gt_device 38 0 19283(_arch(_func -4(_range(_to 1 2147483647))(_uto))))
			(_int rp_interrupt_fifo_depth 39 0 19297(_arch(_func -2)))
			(_int family_axi_enhanced 40 0 19310(_arch(_func -4(_range(_to 1 2147483647))(_uto))))
			(_int family_user_clock 41 0 19329(_arch(_func)))
			(_int family_pcie_cap_capability_version 42 0 19369(_arch(_func -2(_range(_to 1 2147483647)))))
			(_int family_total_credits_nph 43 0 19388(_arch(_func -2(_range(_to 1 2147483647)))))
			(_int family_total_credits_pd 44 0 19404(_arch(_func -2(_range(_to 1 2147483647)))))
			(_int family_total_credits_cd 45 0 19423(_arch(_func -2(_range(_to 1 2147483647)))))
			(_int family_total_credits_ch 46 0 19442(_arch(_func -2(_range(_to 1 2147483647)))))
			(_int family_rx_ram_limit 47 0 19459(_arch(_func -2(_range(_to 1 2147483647)))))
			(_int incl_rc_msi_cap_pvm 48 0 19476(_arch(_func -4(_uto))))
			(_int incl_rc_pcie_cap_device_port_type 49 0 19491(_arch(_func -2)))
			(_int family_ll_replay_timeout 50 0 19505(_arch(_func -2(_range(_to 1 2147483647)))))
			(_int family_ll_replay_timeout_en 51 0 19523(_arch(_func -4(_range(_to 1 2147483647))(_uto))))
			(_int family_pipe_pipeline_stages 52 0 19537(_arch(_func -2(_range(_to 1 2147483647)))))
			(_int data_width_trn_dw 53 0 19554(_arch(_func -4(_uto))))
			(_int data_width_user_clk2_div2 54 0 19568(_arch(_func -4(_uto))))
			(_int calc_axiread_num 55 0 19584(_arch(_func -2)))
			(_int calc_ep_link_partner_rcb 56 0 19599(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(std_logic_arith))(lib_pkg_v1_0_2(lib_pkg)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 33686018)
		(30768)
		(1397506374 69)
		(1163219540)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686275)
		(1096175177 541346124 978469186 540292640 745826658 1852796448 1701998637 1668572518 1330520168 1279336532 1163349836 68)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1096175177 541346124 978469186 540160800 745826658 1701998624 1668572518 1330520168 1279336532 1163349836 68)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1953393003 3635301)
		(1953655158 3635301)
		(1769239137 14200)
		(1903065466)
		(1919251255 7562601)
		(2050450296 3486000)
		(2050450296 1765093680)
		(2050450296 1932669232)
		(5264455)
		(5788743)
		(1953655158 3569765)
		(13910)
		(1918988403 913203572)
		(13907)
		(14168)
		(12589)
		(6893869)
		(7418157)
		(7090477)
		(1819357485)
		(1818833197)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(3157553)
		(1280069699)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 2)
		(131587)
		(33686018 33686018 514)
		(125)
		(1885299500 1650813283 1851748961 4025717)
		(1633641260 1633839480 1970167666 15725)
		(1767858988 1970037614 1650419044 1718579809 1952805734 1734701663 61)
		(1935631148 1769496927 1886745439 1953656688 1634623347 2003792498 1920295519 4027507)
		(1767858988 1970037614 1918854500 15715)
		(1767858988 1919251566 1953527154 1852403807 61)
		(1851745068 1834970485 1918855539 1025536357)
		(1885299500 1600481635 1601200483 1953459315 1886218591 1701668204 1684370542 61)
		(1918853932 1667196517 1717529452 1030841714)
		(1834967852 1818196065 1600876137 1701146739 15716)
		(1851745068 1718574959 1851878495 4027237)
		(1834967852 1769496927 1952539743 1769430881 1030255716)
		(1935631148 1769496927 1952539743 1769430881 1030255716)
		(1935631148 1769496927 1600416095 1952737655 15720)
		(1717527340 1818848609 15737)
		(1852399459 1851880563 4023651)
		(1230520620 1229148255 8072293)
	)
	(_model . structure 643 -1)
)
V 000062 55 440           1580965250053 $root 0000000001169 3
U    U       JO#+$[:'V~a'6	VGmtc ;QtQj5"0x.%[o`f/ !A:qWIi e{O(9K7l:$U&%?i&;]'se	>.U^Vym/6Mw;4d"w1M%C	UC m+Jw67T~`#]	Ii~QdS<87M)`4Kh^G0+*tNdyPa	TW=rU2bdLup!'MIPS\X_&*\g~bx:Cp'`UUV 000066 55 37737         1580965250055 axi_pcie_v2_9_2_a_upsizer
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_a_upsizer 0 62(axi_pcie_v2_9_2_a_upsizer 0 62))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 98))
	(_code 8583828a88d2d890d386868796dfdd838080d382838687)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 64 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 64 \"rtl"\ (_ent -1 (_string \V"rtl"\))))
		(_type (_int ~vector~1 0 66 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_ID_WIDTH ~vector~1 0 66 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~2 0 69 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_ADDR_WIDTH ~vector~2 0 69 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~3 0 72 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_DATA_WIDTH ~vector~3 0 72 \32'h00000020\ (_ent -1 (_cnst \32'h020\))))
		(_type (_int ~vector~4 0 76 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~4 0 76 \32'h00000040\ (_ent -1 (_cnst \32'h040\))))
		(_type (_int ~vector~5 0 81 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_M_AXI_REGISTER ~vector~5 0 81 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~6 0 84 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_SUPPORTS_USER_SIGNALS ~vector~6 0 84 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~7 0 86 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_AUSER_WIDTH ~vector~7 0 86 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~8 0 89 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_CHANNEL ~vector~8 0 89 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~9 0 92 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_PACKING_LEVEL ~vector~9 0 92 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~10 0 97 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_SUPPORT_BURSTS ~vector~10 0 97 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~11 0 100 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_SINGLE_THREAD ~vector~11 0 100 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~12 0 105 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_S_AXI_BYTES_LOG ~vector~12 0 105 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~13 0 109 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_M_AXI_BYTES_LOG ~vector~13 0 109 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~14 0 174 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int C_S_AXI_NATIVE_SIZE ~vector~14 0 174 \C_S_AXI_DATA_WIDTH==1024?3'b111:C_S_AXI_DATA_WIDTH==512?3'b110:C_S_AXI_DATA_WIDTH==256?3'b101:C_S_AXI_DATA_WIDTH==128?3'b100:C_S_AXI_DATA_WIDTH==64?3'b011:C_S_AXI_DATA_WIDTH==32?3'b010:C_S_AXI_DATA_WIDTH==16?3'b001:3'b000\ (_ent -1 (_code 151)))(_cnst l))
		(_type (_int ~vector~15 0 184 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int C_M_AXI_NATIVE_SIZE ~vector~15 0 184 \C_M_AXI_DATA_WIDTH==1024?3'b111:C_M_AXI_DATA_WIDTH==512?3'b110:C_M_AXI_DATA_WIDTH==256?3'b101:C_M_AXI_DATA_WIDTH==128?3'b100:C_M_AXI_DATA_WIDTH==64?3'b011:C_M_AXI_DATA_WIDTH==32?3'b010:C_M_AXI_DATA_WIDTH==16?3'b001:3'b000\ (_ent -1 (_code 152)))(_cnst l))
		(_type (_int ~vector~16 0 187 (_array ~reg ((_dto i 23 i 0)))))
		(_gen (_int C_DOUBLE_LEN ~vector~16 0 187 \24'b0000_0000_0000_0000_1111_1111\ (_ent -1 (_cnst \24'b0_0000_0000_0000_1111_1111\)))(_cnst l))
		(_type (_int ~vector~17 0 190 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int C_FIX_BURST ~vector~17 0 190 \2'b00\ (_ent -1 (_cnst \2'b0\)))(_cnst l))
		(_type (_int ~vector~18 0 191 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int C_INCR_BURST ~vector~18 0 191 \2'b01\ (_ent -1 (_cnst \2'b01\)))(_cnst l))
		(_type (_int ~vector~19 0 192 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int C_WRAP_BURST ~vector~19 0 192 \2'b10\ (_ent -1 (_cnst \2'b10\)))(_cnst l))
		(_type (_int ~vector~20 0 195 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_NEVER_PACK ~vector~20 0 195 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~21 0 196 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_DEFAULT_PACK ~vector~21 0 196 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~22 0 197 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_ALWAYS_PACK ~vector~22 0 197 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~23 0 200 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_FIFO_DEPTH_LOG ~vector~23 0 200 \5\ (_ent -1 (_cnst \5\)))(_cnst l))
		(_type (_int ~vector~24 0 203 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_BURST_BYTES_LOG ~vector~24 0 203 \4+C_S_AXI_BYTES_LOG\ (_ent -1 (_code 153)))(_cnst l))
		(_type (_int ~vector~25 0 206 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_SI_UNUSED_LOG ~vector~25 0 206 \C_AXI_ADDR_WIDTH-C_S_AXI_BYTES_LOG\ (_ent -1 (_code 154)))(_cnst l))
		(_type (_int ~vector~26 0 207 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_MI_UNUSED_LOG ~vector~26 0 207 \C_AXI_ADDR_WIDTH-C_M_AXI_BYTES_LOG\ (_ent -1 (_code 155)))(_cnst l))
		(_port (_int ARESET ~wire 0 112 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ACLK ~wire 0 113 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int cmd_valid ~wire 0 116 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cmd_fix ~wire 0 117 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cmd_modified ~wire 0 118 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cmd_complete_wrap ~wire 0 119 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cmd_packed_wrap ~wire 0 120 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 121 (_array ~wire ((_range  156)))))
		(_port (_int cmd_first_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 121 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cmd_next_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 122 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cmd_last_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 123 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cmd_offset ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 124 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cmd_mask ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 125 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_BYTES_LOG:0]wire~ 0 126 (_array ~wire ((_range  157)))))
		(_port (_int cmd_step ~[C_S_AXI_BYTES_LOG:0]wire~ 0 126 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 127 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int cmd_length ~[7:0]wire~ 0 127 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cmd_ready ~wire 0 128 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXI_ID_WIDTH-1:0]wire~ 0 131 (_array ~wire ((_range  158)))))
		(_port (_int S_AXI_AID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 131 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXI_ADDR_WIDTH-1:0]wire~ 0 132 (_array ~wire ((_range  159)))))
		(_port (_int S_AXI_AADDR ~[C_AXI_ADDR_WIDTH-1:0]wire~ 0 132 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ALEN ~[7:0]wire~ 0 133 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 134 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int S_AXI_ASIZE ~[2:0]wire~ 0 134 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 135 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int S_AXI_ABURST ~[1:0]wire~ 0 135 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ALOCK ~[1:0]wire~ 0 136 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 137 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int S_AXI_ACACHE ~[3:0]wire~ 0 137 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_APROT ~[2:0]wire~ 0 138 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AREGION ~[3:0]wire~ 0 139 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AQOS ~[3:0]wire~ 0 140 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXI_AUSER_WIDTH-1:0]wire~ 0 141 (_array ~wire ((_range  160)))))
		(_port (_int S_AXI_AUSER ~[C_AXI_AUSER_WIDTH-1:0]wire~ 0 141 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AVALID ~wire 0 142 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AREADY ~wire 0 143 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_AID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 146 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_AADDR ~[C_AXI_ADDR_WIDTH-1:0]wire~ 0 147 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_ALEN ~[7:0]wire~ 0 148 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_ASIZE ~[2:0]wire~ 0 149 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_ABURST ~[1:0]wire~ 0 150 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_ALOCK ~[1:0]wire~ 0 151 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_ACACHE ~[3:0]wire~ 0 152 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_APROT ~[2:0]wire~ 0 153 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_AREGION ~[3:0]wire~ 0 154 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_AQOS ~[3:0]wire~ 0 155 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_AUSER ~[C_AXI_AUSER_WIDTH-1:0]wire~ 0 156 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_AVALID ~wire 0 157 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_AREADY ~wire 0 158 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int access_is_fix ~wire 0 227 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int access_is_incr ~wire 0 228 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int access_is_wrap ~wire 0 229 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int access_is_modifiable ~wire 0 230 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int access_is_unaligned ~wire 0 231 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[7:0]reg~ 0 232 (_array ~reg ((_dto i 7 i 0)))))
		(_sig (_int si_maximum_length ~[7:0]reg~ 0 232 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[15:0]wire~ 0 233 (_array ~wire ((_dto i 15 i 0)))))
		(_sig (_int mi_word_intra_len_complete ~[15:0]wire~ 0 233 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[19:0]wire~ 0 234 (_array ~wire ((_dto i 19 i 0)))))
		(_sig (_int mask_help_vector ~[19:0]wire~ 0 234 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_M_AXI_BYTES_LOG-1:0]reg~ 0 235 (_array ~reg ((_range  161)))))
		(_sig (_int mi_word_intra_len ~[C_M_AXI_BYTES_LOG-1:0]reg~ 0 235 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int upsized_length ~[7:0]reg~ 0 236 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sub_sized_wrap ~wire 0 237 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int size_mask ~[C_M_AXI_BYTES_LOG-1:0]reg~ 0 238 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_BURST_BYTES_LOG-1:0]reg~ 0 239 (_array ~reg ((_range  162)))))
		(_sig (_int burst_mask ~[C_BURST_BYTES_LOG-1:0]reg~ 0 239 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int access_need_extra_word ~wire 0 242 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int adjusted_length ~[7:0]wire~ 0 243 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_BURST_BYTES_LOG-1:0]wire~ 0 244 (_array ~wire ((_range  163)))))
		(_sig (_int wrap_addr_aligned ~[C_BURST_BYTES_LOG-1:0]wire~ 0 244 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_empty ~wire 0 247 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_AXI_ID_WIDTH-1:0]reg~ 0 248 (_array ~reg ((_range  164)))))
		(_sig (_int queue_id ~[C_AXI_ID_WIDTH-1:0]reg~ 0 248 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int id_match ~wire 0 249 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_id_check ~wire 0 250 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_ready ~wire 0 251 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_full ~wire 0 252 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int allow_new_cmd ~wire 0 253 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_push ~wire 0 254 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_push_block ~reg 0 255 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int cmd_valid_i ~wire 0 258 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_fix_i ~wire 0 259 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_modified_i ~wire 0 260 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_complete_wrap_i ~wire 0 261 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_packed_wrap_i ~wire 0 262 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_first_word_ii ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 263 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_first_word_i ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 264 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_next_word_ii ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 265 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_next_word_i ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 266 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_M_AXI_BYTES_LOG:0]wire~ 0 267 (_array ~wire ((_range  165)))))
		(_sig (_int cmd_last_word_ii ~[C_M_AXI_BYTES_LOG:0]wire~ 0 267 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_last_word_i ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 268 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_offset_i ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 269 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_mask_i ~[C_M_AXI_BYTES_LOG-1:0]reg~ 0 270 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int cmd_size_i ~[2:0]wire~ 0 271 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_size ~[2:0]wire~ 0 272 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cmd_step_ii ~[7:0]reg~ 0 273 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int cmd_step_i ~[C_S_AXI_BYTES_LOG:0]wire~ 0 274 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_length_i ~[7:0]reg~ 0 275 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int S_AXI_AREADY_I ~wire 0 278 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_AXI_AID_I ~[C_AXI_ID_WIDTH-1:0]wire~ 0 281 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_AXI_ADDR_WIDTH-1:0]reg~ 0 282 (_array ~reg ((_range  166)))))
		(_sig (_int M_AXI_AADDR_I ~[C_AXI_ADDR_WIDTH-1:0]reg~ 0 282 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int M_AXI_ALEN_I ~[7:0]reg~ 0 283 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[2:0]reg~ 0 284 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int M_AXI_ASIZE_I ~[2:0]reg~ 0 284 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[1:0]reg~ 0 285 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int M_AXI_ABURST_I ~[1:0]reg~ 0 285 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int M_AXI_ALOCK_I ~[1:0]wire~ 0 286 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_AXI_ACACHE_I ~[3:0]wire~ 0 287 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_AXI_APROT_I ~[2:0]wire~ 0 288 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_AXI_AREGION_I ~[3:0]wire~ 0 289 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_AXI_AQOS_I ~[3:0]wire~ 0 290 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_AXI_AUSER_I ~[C_AXI_AUSER_WIDTH-1:0]wire~ 0 291 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_AXI_AVALID_I ~wire 0 292 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_AXI_AREADY_I ~wire 0 293 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#336,337,338_0@ (_arch 0 0 336 (_prcs 0(_ass)(_simple)(_trgt(41)(42)(43))(_sens(19))
			)))
			(@ASSIGN#339_1@ (_arch 1 0 339 (_prcs 3(_ass)(_simple)(_trgt(67))(_sens(41))
			)))
			(@ASSIGN#342_2@ (_arch 2 0 342 (_prcs 4(_ass)(_simple)(_trgt(44))(_sens(21(1)))
			)))
			(@ALWAYS#345,426_3@ (_arch 3 0 345 (_prcs 5(_trgt(46)(52))(_read)(_sens(18))
				(_need_init)
			)))
			(@ASSIGN#360,441_4@ (_arch 4 0 360 (_prcs 6(_ass)(_simple)(_trgt(47)(48))(_sens(17))
			)))
			(@ALWAYS#363_5@ (_arch 5 0 363 (_prcs 7(_trgt(49))(_read(47(_range 167))(47(_range 168))(47(_range 169))(47(_range 170))(47(_range 171))(47(_range 172))(47(_range 173))(47(_range 174)))(_sens(18)(47)(67))
				(_need_init)
			)))
			(@ALWAYS#394_6@ (_arch 6 0 394 (_prcs 8(_trgt(50))(_read)(_sens(17)(18)(67)(68))
				(_need_init)
			)))
			(@ALWAYS#444_7@ (_arch 7 0 444 (_prcs 11(_trgt(78))(_read(48(_range 175))(48(_range 176))(48(_range 177))(48(_range 178))(48(_range 179))(48(_range 180))(48(_range 181))(48(_range 182)))(_sens(18)(48)(51))
				(_need_init)
			)))
			(@ALWAYS#471_8@ (_arch 8 0 471 (_prcs 12(_trgt(53))(_read(48(_range 183))(48(_range 184))(48(_range 185))(48(_range 186))(48(_range 187))(48(_range 188))(48(_range 189))(48(_range 190)))(_sens(18)(48))
				(_need_init)
			)))
			(@ASSIGN#494_9@ (_arch 9 0 494 (_prcs 13(_ass)(_simple)(_trgt(79))(_sens(18))
			)))
			(@ASSIGN#497_10@ (_arch 10 0 497 (_prcs 14(_ass)(_simple)(_trgt(45))(_sens(16(_range 191)))
			)))
			(@ASSIGN#511_11@ (_arch 11 0 511 (_prcs 15(_ass)(_simple)(_trgt(68))(_sens(41)(44)(17))
			)))
			(@ASSIGN#554_12@ (_arch 12 0 554 (_prcs 16(_ass)(_simple)(_trgt(51))(_sens(43)(17)(46))
			)))
			(@ASSIGN#557_13@ (_arch 13 0 557 (_prcs 17(_ass)(_simple)(_trgt(69))(_sens(68)(51))
			)))
			(@ASSIGN#561_14@ (_arch 14 0 561 (_prcs 18(_ass)(_simple)(_trgt(70))(_sens(68)(43)(17)(46)(45))
			)))
			(@ASSIGN#564_15@ (_arch 15 0 564 (_prcs 19(_ass)(_simple)(_trgt(71))(_sens(16(_range 192)))
			)))
			(@ASSIGN#565_16@ (_arch 16 0 565 (_prcs 20(_ass)(_simple)(_trgt(72))(_sens(71)(78)(52))
			)))
			(@ASSIGN#568_17@ (_arch 17 0 568 (_prcs 21(_ass)(_simple)(_trgt(73))(_sens(71)(81(_range 193)))
			)))
			(@ASSIGN#569_18@ (_arch 18 0 569 (_prcs 22(_ass)(_simple)(_trgt(74))(_sens(73)(78)(52))
			)))
			(@ASSIGN#572_19@ (_arch 19 0 572 (_prcs 23(_ass)(_simple)(_trgt(77))(_sens(71)(78))
			)))
			(@ASSIGN#724_20@ (_arch 20 0 724 (_prcs 24(_ass)(_simple)(_trgt(56))(_sens(16(_range 194)))
			)))
			(@ALWAYS#727_21@ (_arch 21 0 727 (_prcs 25(_trgt(86)(89)(88)(87)(83))(_read(16(_range 195))(16(_range 196)))(_sens(53)(16)(69)(78)(56)(19)(70)(18)(68)(55))
				(_need_init)
			)))
			(@ASSIGN#814_22@ (_arch 22 0 814 (_prcs 26(_ass)(_simple)(_trgt(85))(_sens(15))
			)))
			(@ASSIGN#815_23@ (_arch 23 0 815 (_prcs 27(_ass)(_simple)(_trgt(90))(_sens(20))
			)))
			(@ASSIGN#816_24@ (_arch 24 0 816 (_prcs 28(_ass)(_simple)(_trgt(91))(_sens(21))
			)))
			(@ASSIGN#817_25@ (_arch 25 0 817 (_prcs 29(_ass)(_simple)(_trgt(92))(_sens(22))
			)))
			(@ASSIGN#818_26@ (_arch 26 0 818 (_prcs 30(_ass)(_simple)(_trgt(93))(_sens(23))
			)))
			(@ASSIGN#819_27@ (_arch 27 0 819 (_prcs 31(_ass)(_simple)(_trgt(94))(_sens(24))
			)))
			(@ASSIGN#820_28@ (_arch 28 0 820 (_prcs 32(_ass)(_simple)(_trgt(95))(_sens(25))
			)))
			(@ALWAYS#841_29@ (_arch 29 0 841 (_prcs 33(_trgt(58))(_read(0)(64)(15))(_sens(1))(_dssslclk(1))(_edge 35)
			)))
			(@ALWAYS#942_30@ (_arch 30 0 942 (_prcs 34(_trgt(65))(_read(0)(96)(97))(_sens(1))(_dssslclk(1))(_edge 35)
			)))
			(@ASSIGN#951_31@ (_arch 31 0 951 (_prcs 35(_ass)(_simple)(_trgt(84))(_sens(97)(63)(0))
			)))
			(@ASSIGN#952_32@ (_arch 32 0 952 (_prcs 36(_ass)(_simple)(_trgt(27))(_sens(84))
			)))
			(@ALWAYS#972_33@ (_arch 33 0 972 (_prcs 37(_trgt(81))(_read)(_sens(79))
				(_need_init)
			)))
			(@ASSIGN#987_34@ (_arch 34 0 987 (_prcs 38(_ass)(_simple)(_trgt(82))(_sens(81(_range 197)))
			)))
			(@ASSIGN#1053_35@ (_arch 35 0 1053 (_prcs 39(_ass)(_simple)(_trgt(62))(_sens(61))
			)))
			(@ASSIGN#1056_36@ (_arch 36 0 1056 (_prcs 40(_ass)(_simple)(_trgt(2))(_sens(66))
			)))
			(@INTERNAL#0_37@ (_int 37 0 0 0 (_prcs 41 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate USE_RTL_ADJUSTED_LEN 0 576 (_vif  (_code 104))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#578_38@ (_arch 38 0 578 (_prcs 0(_ass)(_simple)(_trgt(75))(_sens(72)(49))
	  		)))
	  		(@ASSIGN#579_39@ (_arch 39 0 579 (_prcs 1(_ass)(_simple)(_trgt(76))(_sens(75(_range 98))(78)(52))
	  		)))
	  		(@ASSIGN#583_40@ (_arch 40 0 583 (_prcs 2(_ass)(_simple)(_trgt(54))(_sens(75(_index 99))(42)(68))
	  		)))
	  		(@ASSIGN#586_41@ (_arch 41 0 586 (_prcs 3(_ass)(_simple)(_trgt(55))(_sens(50)(54))
	  		)))
	  		(@INTERNAL#0_42@ (_int 42 0 0 0 (_prcs 4 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA_ADJUSTED_LEN 0 588 (_vif  (_code 105))
	  (_generate LUT_LAST_MASK 0 607 (_vfor  (_code 106) (_code 107) (_code 108))
	    (_object
	    	(_type (_int ~vector~0 0 214 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	    	(_gen (_int bit_cnt ~vector~0 0 214  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	    	(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	    	(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_sig (_int \3 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	    	(_sig (_int \4 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_sig (_int \5 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	    	(_sig (_int \6 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#609_47@ (_arch 47 0 609 (_prcs 0(_ass)(_simple)(_trgt(104(_index 100)))(_sens(71(_index 100))(49(_index 100)))
	    		)))
	    		(@ASSIGN#610_48@ (_arch 48 0 610 (_prcs 1(_ass)(_simple)(_trgt(106(_index 101)))(_sens(78(_index 101))(52(_index 101)))
	    		)))
	    		(@INTERNAL#0_49@ (_int 49 0 0 0 (_prcs 2 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst and_inst1 0 612 (_ent . MUXCY)
	    	(_port
	    		((O) (last_word_for_mask_dummy_carry1(_index 109)))
	    		((CI) (last_word_for_mask_local_carry(_index 110)))
	    		((DI) (mi_word_intra_len(_index 111)))
	    		((S) (last_word_for_mask_sel(_index 112)))
	    	)
	    )
	    (_inst and_inst2 0 620 (_ent . MUXCY)
	    	(_port
	    		((O) (last_word_for_mask_dummy_carry2(_index 113)))
	    		((CI) (last_word_for_mask_dummy_carry1(_index 109)))
	    		((DI) (\1 \))
	    		((S) (\2 \))
	    	)
	    )
	    (_inst and_inst3 0 628 (_ent . MUXCY)
	    	(_port
	    		((O) (last_word_for_mask_dummy_carry3(_index 114)))
	    		((CI) (last_word_for_mask_dummy_carry2(_index 113)))
	    		((DI) (\3 \))
	    		((S) (\4 \))
	    	)
	    )
	    (_inst and_inst4 0 636 (_ent . MUXCY)
	    	(_port
	    		((O) (last_word_for_mask_local_carry(_index 115)))
	    		((CI) (last_word_for_mask_dummy_carry3(_index 114)))
	    		((DI) (\5 \))
	    		((S) (\6 \))
	    	)
	    )
	    (_inst xorcy_inst 0 644 (_ent . XORCY)
	    	(_port
	    		((O) (last_word_for_mask(_index 116)))
	    		((CI) (last_word_for_mask_local_carry(_index 110)))
	    		((LI) (last_word_for_mask_sel(_index 112)))
	    	)
	    )
	    (_inst last_mask_inst 0 651 (_ent . axi_pcie_v2_9_2_carry_latch_and)
	    	(_gen
	    		((C_FAMILY) (C_FAMILY))
	    	)
	    	(_port
	    		((CIN) (last_word_for_mask(_index 116)))
	    		((I) (last_word_mask(_index 117)))
	    		((O) (cmd_last_word_i(_index 118)))
	    	)
	    )
	  )
	  (_generate LUT_LAST 0 663 (_vfor  (_code 119) (_code 120) (_code 121))
	    (_object
	    	(_type (_int ~vector~1 0 214 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	    	(_gen (_int bit_cnt ~vector~1 0 214  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#665_50@ (_arch 50 0 665 (_prcs 0(_ass)(_simple)(_trgt(99(_index 102)))(_sens(71(_index 102))(49(_index 102)))
	    		)))
	    		(@INTERNAL#0_51@ (_int 51 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst and_inst 0 667 (_ent . MUXCY)
	    	(_port
	    		((O) (last_word_local_carry(_index 122)))
	    		((CI) (last_word_local_carry(_index 123)))
	    		((DI) (mi_word_intra_len(_index 124)))
	    		((S) (last_word_sel(_index 125)))
	    	)
	    )
	    (_inst xorcy_inst 0 675 (_ent . XORCY)
	    	(_port
	    		((O) (cmd_last_word_ii(_index 126)))
	    		((CI) (last_word_local_carry(_index 123)))
	    		((LI) (last_word_sel(_index 125)))
	    	)
	    )
	  )
	  (_generate LUT_ADJUST 0 696 (_vfor  (_code 127) (_code 128) (_code 129))
	    (_object
	    	(_type (_int ~vector~2 0 214 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	    	(_gen (_int bit_cnt ~vector~2 0 214  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	    	(_sig (_int \7 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#699_52@ (_arch 52 0 699 (_prcs 0(_ass)(_simple)(_trgt(109(_index 103)))(_sens(50(_index 103))(68)(17(_index 103)))
	    		)))
	    		(@INTERNAL#0_53@ (_int 53 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst and_inst 0 701 (_ent . MUXCY)
	    	(_port
	    		((O) (adjusted_length_local_carry(_index 130)))
	    		((CI) (adjusted_length_local_carry(_index 131)))
	    		((DI) (\7 \))
	    		((S) (adjusted_length_sel(_index 132)))
	    	)
	    )
	    (_inst xorcy_inst 0 709 (_ent . XORCY)
	    	(_port
	    		((O) (adjusted_length(_index 133)))
	    		((CI) (adjusted_length_local_carry(_index 131)))
	    		((LI) (adjusted_length_sel(_index 132)))
	    	)
	    )
	  )
	  (_object
	  	(_type (_int ~[C_M_AXI_BYTES_LOG:0]wire~ 0 590 (_array ~wire ((_range  134)))))
	  	(_sig (_int last_word_local_carry ~[C_M_AXI_BYTES_LOG:0]wire~ 0 590 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 591 (_array ~wire ((_range  135)))))
	  	(_sig (_int last_word_sel ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 591 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int last_word_for_mask_local_carry ~[C_M_AXI_BYTES_LOG:0]wire~ 0 592 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int last_word_for_mask_dummy_carry1 ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 593 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int last_word_for_mask_dummy_carry2 ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 594 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int last_word_for_mask_dummy_carry3 ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 595 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int last_word_for_mask_sel ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 596 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int last_word_for_mask ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 597 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int last_word_mask ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 598 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int sel_access_need_extra_word ~wire 0 599 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[8:0]wire~ 0 600 (_array ~wire ((_dto i 8 i 0)))))
	  	(_sig (_int adjusted_length_local_carry ~[8:0]wire~ 0 600 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[7:0]wire~ 0 601 (_array ~wire ((_dto i 7 i 0)))))
	  	(_sig (_int adjusted_length_sel ~[7:0]wire~ 0 601 (_arch (_uni)))(_net)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#604_43@ (_arch 43 0 604 (_prcs 0(_ass)(_simple)(_trgt(98(0)))
	  		)))
	  		(@ASSIGN#605_44@ (_arch 44 0 605 (_prcs 1(_ass)(_simple)(_trgt(100(0)))
	  		)))
	  		(@ASSIGN#684_45@ (_arch 45 0 684 (_prcs 2(_ass)(_simple)(_trgt(107))(_sens(42)(68))
	  		)))
	  		(@INTERNAL#0_46@ (_int 46 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst access_need_extra_word_inst 0 686 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (last_word_local_carry(_index 136)))
	  		((S) (sel_access_need_extra_word))
	  		((COUT) (adjusted_length_local_carry(0)))
	  	)
	  )
	)
	(_generate USE_RTL_AVALID 0 775 (_vif  (_code 137))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#777_54@ (_arch 54 0 777 (_prcs 0(_ass)(_simple)(_trgt(96))(_sens(63)(26))
	  		)))
	  		(@INTERNAL#0_55@ (_int 55 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA_AVALID 0 779 (_vif  (_code 138))
	  (_object
	  	(_sig (_int sel_s_axi_avalid ~wire 0 781 (_arch (_uni)))(_net)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#783_56@ (_arch 56 0 783 (_prcs 0(_ass)(_simple)(_trgt(117))(_sens(26)(0))
	  		)))
	  		(@INTERNAL#0_57@ (_int 57 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst avalid_inst 0 785 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (allow_new_cmd))
	  		((S) (sel_s_axi_avalid))
	  		((COUT) (M_AXI_AVALID_I))
	  	)
	  )
	)
	(_generate USE_RTL_ID_MATCH 0 854 (_vif  (_code 139))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#856_58@ (_arch 58 0 856 (_prcs 0(_ass)(_simple)(_trgt(59))(_sens(58)(15))
	  		)))
	  		(@ASSIGN#857_59@ (_arch 59 0 857 (_prcs 1(_ass)(_simple)(_trgt(60))(_sens(57)(59))
	  		)))
	  		(@ASSIGN#860_60@ (_arch 60 0 860 (_prcs 2(_ass)(_simple)(_trgt(63))(_sens(62)(60)(65))
	  		)))
	  		(@ASSIGN#863_61@ (_arch 61 0 863 (_prcs 3(_ass)(_simple)(_trgt(64))(_sens(96)(65))
	  		)))
	  		(@INTERNAL#0_62@ (_int 62 0 0 0 (_prcs 4 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA_ID_MATCH 0 865 (_vif  (_code 140))
	  (_object
	  	(_sig (_int cmd_id_check_i ~wire 0 867 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int allow_new_cmd_i ~wire 0 868 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int sel_cmd_id_check ~wire 0 869 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int sel_cmd_push ~wire 0 870 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int \8 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#884_63@ (_arch 63 0 884 (_prcs 0(_ass)(_simple)(_trgt(120))(_sens(57))
	  		)))
	  		(@ASSIGN#926_64@ (_arch 64 0 926 (_prcs 1(_ass)(_simple)(_trgt(121))(_sens(65))
	  		)))
	  		(@INTERNAL#0_65@ (_int 65 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst id_match_inst 0 872 (_ent . axi_pcie_v2_9_2_comparator)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_DATA_WIDTH) (C_AXI_ID_WIDTH))
	  	)
	  	(_port
	  		((CIN) (\8 \))
	  		((A) (queue_id))
	  		((B) (S_AXI_AID))
	  		((COUT) (id_match))
	  	)
	  )
	  (_inst cmd_id_check_inst_1 0 886 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (id_match))
	  		((S) (sel_cmd_id_check))
	  		((COUT) (cmd_id_check_i))
	  	)
	  )
	  (_inst cmd_id_check_inst_2 0 896 (_ent . axi_pcie_v2_9_2_carry_or)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (cmd_id_check_i))
	  		((S) (cmd_empty))
	  		((COUT) (cmd_id_check))
	  	)
	  )
	  (_inst allow_new_cmd_inst_1 0 906 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (cmd_id_check))
	  		((S) (s_ready))
	  		((COUT) (allow_new_cmd_i))
	  	)
	  )
	  (_inst allow_new_cmd_inst_2 0 916 (_ent . axi_pcie_v2_9_2_carry_or)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (allow_new_cmd_i))
	  		((S) (cmd_push_block))
	  		((COUT) (allow_new_cmd))
	  	)
	  )
	  (_inst cmd_push_inst 0 928 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (M_AXI_AVALID_I))
	  		((S) (sel_cmd_push))
	  		((COUT) (cmd_push))
	  	)
	  )
	)
	(_generate USE_BURSTS 0 991 (_vif  (_code 141))
	  (_object
	  	(_sig (_virtual \10 \ 0 1011 (_uni ((3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)))))
	  	(_sig (_virtual \9 \ 0 1007 (_uni ((67)(68)(69)(70)(72)(74)(76)(77)(78)(82)(83)))))
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst cmd_queue 0 992 (_ent . axi_pcie_v2_9_2_command_fifo)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_ENABLE_S_VALID_CARRY) (_cnst \1\))
	  		((C_ENABLE_REGISTERED_OUTPUT) (_cnst \1\))
	  		((C_FIFO_DEPTH_LOG) (C_FIFO_DEPTH_LOG))
	  		((C_FIFO_WIDTH) (_code  142))
	  	)
	  	(_port
	  		((ACLK) (ACLK))
	  		((ARESET) (ARESET))
	  		((EMPTY) (cmd_empty))
	  		((S_MESG) (\9 \))
	  		((S_VALID) (cmd_push))
	  		((S_READY) (s_ready))
	  		((M_MESG) (\10 \))
	  		((M_VALID) (cmd_valid_i))
	  		((M_READY) (cmd_ready))
	  	)
	  )
	)
	(_generate NO_BURSTS 0 1015 (_vif  (_code 143))
	  (_object
	  	(_type (_int ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 1017 (_array ~wire ((_range  144)))))
	  	(_sig (_int cmd_first_word_out ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 1017 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_virtual \12 \ 0 1035 (_uni ((3)(125)(12)))))
	  	(_sig (_virtual \11 \ 0 1032 (_uni ((67)(72)(82)))))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#1040,1041,1042,1046,1047,1048_66@ (_arch 66 0 1040 (_prcs 0(_ass)(_simple)(_trgt(4)(5)(6)(10)(11)(13))
	  		)))
	  		(@ASSIGN#1043,1044,1045_67@ (_arch 67 0 1043 (_prcs 3(_ass)(_simple)(_trgt(7)(8)(9))(_sens(125))
	  		)))
	  		(@INTERNAL#0_68@ (_int 68 0 0 0 (_prcs 9 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst cmd_queue 0 1019 (_ent . axi_pcie_v2_9_2_command_fifo)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_ENABLE_S_VALID_CARRY) (_cnst \1\))
	  		((C_ENABLE_REGISTERED_OUTPUT) (_cnst \1\))
	  		((C_FIFO_DEPTH_LOG) (C_FIFO_DEPTH_LOG))
	  		((C_FIFO_WIDTH) (_code  145))
	  	)
	  	(_port
	  		((ACLK) (ACLK))
	  		((ARESET) (ARESET))
	  		((EMPTY) (cmd_empty))
	  		((S_MESG) (\11 \))
	  		((S_VALID) (cmd_push))
	  		((S_READY) (s_ready))
	  		((M_MESG) (\12 \))
	  		((M_VALID) (cmd_valid_i))
	  		((M_READY) (cmd_ready))
	  	)
	  )
	)
	(_generate USE_REGISTER 0 1064 (_vif  (_code 146))
	  (_object
	  	(_type (_int ~[C_AXI_ID_WIDTH-1:0]reg~ 0 1066 (_array ~reg ((_range  147)))))
	  	(_sig (_int M_AXI_AID_q ~[C_AXI_ID_WIDTH-1:0]reg~ 0 1066 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[C_AXI_ADDR_WIDTH-1:0]reg~ 0 1067 (_array ~reg ((_range  148)))))
	  	(_sig (_int M_AXI_AADDR_q ~[C_AXI_ADDR_WIDTH-1:0]reg~ 0 1067 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[7:0]reg~ 0 1068 (_array ~reg ((_dto i 7 i 0)))))
	  	(_sig (_int M_AXI_ALEN_q ~[7:0]reg~ 0 1068 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[2:0]reg~ 0 1069 (_array ~reg ((_dto i 2 i 0)))))
	  	(_sig (_int M_AXI_ASIZE_q ~[2:0]reg~ 0 1069 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[1:0]reg~ 0 1070 (_array ~reg ((_dto i 1 i 0)))))
	  	(_sig (_int M_AXI_ABURST_q ~[1:0]reg~ 0 1070 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int M_AXI_ALOCK_q ~[1:0]reg~ 0 1071 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[3:0]reg~ 0 1072 (_array ~reg ((_dto i 3 i 0)))))
	  	(_sig (_int M_AXI_ACACHE_q ~[3:0]reg~ 0 1072 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int M_AXI_APROT_q ~[2:0]reg~ 0 1073 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int M_AXI_AREGION_q ~[3:0]reg~ 0 1074 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int M_AXI_AQOS_q ~[3:0]reg~ 0 1075 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[C_AXI_AUSER_WIDTH-1:0]reg~ 0 1076 (_array ~reg ((_range  149)))))
	  	(_sig (_int M_AXI_AUSER_q ~[C_AXI_AUSER_WIDTH-1:0]reg~ 0 1076 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int M_AXI_AVALID_q ~reg 0 1077 (_arch (_uni)))(_reg)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#1080_69@ (_arch 69 0 1080 (_prcs 0(_trgt(139)(128)(129)(130)(131)(132)(133)(134)(135)(136)(137)(138))(_read(1)(0)(97)(96)(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95))
				(_need_init)
	  		)))
	  		(@ASSIGN#1102_70@ (_arch 70 0 1102 (_prcs 1(_ass)(_simple)(_trgt(28))(_sens(128))
	  		)))
	  		(@ASSIGN#1103_71@ (_arch 71 0 1103 (_prcs 2(_ass)(_simple)(_trgt(29))(_sens(129))
	  		)))
	  		(@ASSIGN#1104_72@ (_arch 72 0 1104 (_prcs 3(_ass)(_simple)(_trgt(30))(_sens(130))
	  		)))
	  		(@ASSIGN#1105_73@ (_arch 73 0 1105 (_prcs 4(_ass)(_simple)(_trgt(31))(_sens(131))
	  		)))
	  		(@ASSIGN#1106_74@ (_arch 74 0 1106 (_prcs 5(_ass)(_simple)(_trgt(32))(_sens(132))
	  		)))
	  		(@ASSIGN#1107_75@ (_arch 75 0 1107 (_prcs 6(_ass)(_simple)(_trgt(33))(_sens(133))
	  		)))
	  		(@ASSIGN#1108_76@ (_arch 76 0 1108 (_prcs 7(_ass)(_simple)(_trgt(34))(_sens(134))
	  		)))
	  		(@ASSIGN#1109_77@ (_arch 77 0 1109 (_prcs 8(_ass)(_simple)(_trgt(35))(_sens(135))
	  		)))
	  		(@ASSIGN#1110_78@ (_arch 78 0 1110 (_prcs 9(_ass)(_simple)(_trgt(36))(_sens(136))
	  		)))
	  		(@ASSIGN#1111_79@ (_arch 79 0 1111 (_prcs 10(_ass)(_simple)(_trgt(37))(_sens(137))
	  		)))
	  		(@ASSIGN#1112_80@ (_arch 80 0 1112 (_prcs 11(_ass)(_simple)(_trgt(38))(_sens(138))
	  		)))
	  		(@ASSIGN#1113_81@ (_arch 81 0 1113 (_prcs 12(_ass)(_simple)(_trgt(39))(_sens(139))
	  		)))
	  		(@ASSIGN#1114_82@ (_arch 82 0 1114 (_prcs 13(_ass)(_simple)(_trgt(97))(_sens(139)(40))
	  		)))
	  		(@INTERNAL#0_83@ (_int 83 0 0 0 (_prcs 14 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate NO_REGISTER 0 1116 (_vif  (_code 150))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#1119_84@ (_arch 84 0 1119 (_prcs 0(_ass)(_simple)(_trgt(28))(_sens(85))
	  		)))
	  		(@ASSIGN#1120_85@ (_arch 85 0 1120 (_prcs 1(_ass)(_simple)(_trgt(29))(_sens(86))
	  		)))
	  		(@ASSIGN#1121_86@ (_arch 86 0 1121 (_prcs 2(_ass)(_simple)(_trgt(30))(_sens(87))
	  		)))
	  		(@ASSIGN#1122_87@ (_arch 87 0 1122 (_prcs 3(_ass)(_simple)(_trgt(31))(_sens(88))
	  		)))
	  		(@ASSIGN#1123_88@ (_arch 88 0 1123 (_prcs 4(_ass)(_simple)(_trgt(32))(_sens(89))
	  		)))
	  		(@ASSIGN#1124_89@ (_arch 89 0 1124 (_prcs 5(_ass)(_simple)(_trgt(33))(_sens(90))
	  		)))
	  		(@ASSIGN#1125_90@ (_arch 90 0 1125 (_prcs 6(_ass)(_simple)(_trgt(34))(_sens(91))
	  		)))
	  		(@ASSIGN#1126_91@ (_arch 91 0 1126 (_prcs 7(_ass)(_simple)(_trgt(35))(_sens(92))
	  		)))
	  		(@ASSIGN#1127_92@ (_arch 92 0 1127 (_prcs 8(_ass)(_simple)(_trgt(36))(_sens(93))
	  		)))
	  		(@ASSIGN#1128_93@ (_arch 93 0 1128 (_prcs 9(_ass)(_simple)(_trgt(37))(_sens(94))
	  		)))
	  		(@ASSIGN#1129_94@ (_arch 94 0 1129 (_prcs 10(_ass)(_simple)(_trgt(38))(_sens(95))
	  		)))
	  		(@ASSIGN#1130_95@ (_arch 95 0 1130 (_prcs 11(_ass)(_simple)(_trgt(39))(_sens(96))
	  		)))
	  		(@ASSIGN#1131_96@ (_arch 96 0 1131 (_prcs 12(_ass)(_simple)(_trgt(97))(_sens(40))
	  		)))
	  		(@INTERNAL#0_97@ (_int 97 0 0 0 (_prcs 13 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_a_upsizer 251 -1)

)
V 000072 55 1995          1580965250057 axi_pcie_v2_9_2_carry_latch_and
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_carry_latch_and 0 15825(axi_pcie_v2_9_2_carry_latch_and 0 15825))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_code 9492939a98c3c981c19a84cec6929d929191c29392)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 100ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 15829 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 15829 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_port (_int CIN ~wire 0 15831 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int I ~wire 0 15832 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int O ~wire 0 15833 (_arch (_out)))(_net scalared)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate USE_RTL 0 15862 (_vif  (_code 5))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#15863_1@ (_arch 1 0 15863 (_prcs 0(_ass)(_simple)(_trgt(2))(_sens(0)(1))
	  		)))
	  		(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA 0 15865 (_vif  (_code 6))
	  (_object
	  	(_sig (_int I_n ~wire 0 15866 (_arch (_uni)))(_net)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#15868_3@ (_arch 3 0 15868 (_prcs 0(_ass)(_simple)(_trgt(3))(_sens(1))
	  		)))
	  		(@INTERNAL#0_4@ (_int 4 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst and2b1l_inst 0 15870 (_ent . AND2B1L)
	  	(_port
	  		((O) (O))
	  		((DI) (CIN))
	  		((SRI) (I_n))
	  	)
	  )
	)
	(_model . axi_pcie_v2_9_2_carry_latch_and 7 -1)

)
V 000066 55 1827          1580965250059 axi_pcie_v2_9_2_carry_and
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_carry_and 0 15708(axi_pcie_v2_9_2_carry_and 0 15708))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 9492939a98c3c981c19584cec6929d929191c29392)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 100ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 15712 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 15712 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_port (_int CIN ~wire 0 15714 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S ~wire 0 15715 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int COUT ~wire 0 15716 (_arch (_out)))(_net scalared)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate USE_RTL 0 15745 (_vif  (_code 3))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#15746_1@ (_arch 1 0 15746 (_prcs 0(_ass)(_simple)(_trgt(2))(_sens(0)(1))
	  		)))
	  		(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA 0 15748 (_vif  (_code 4))
	  (_object
	  	(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst and_inst 0 15749 (_ent . MUXCY)
	  	(_port
	  		((O) (COUT))
	  		((CI) (CIN))
	  		((DI) (\1 \))
	  		((S) (S))
	  	)
	  )
	)
	(_model . axi_pcie_v2_9_2_carry_and 5 -1)

)
V 000067 55 4496          1580965250061 axi_pcie_v2_9_2_comparator
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_comparator 0 16653(axi_pcie_v2_9_2_comparator 0 16653))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_code 9492939a98c3c981c49384cec6929d929191c29392)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 100ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 16655 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 16655 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 16659 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_DATA_WIDTH ~vector~1 0 16659 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~2 0 16681 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_BITS_PER_LUT ~vector~2 0 16681 \3\ (_ent -1 (_cnst \3\)))(_cnst l))
		(_type (_int ~vector~3 0 16684 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_NUM_LUT ~vector~3 0 16684 \(C_DATA_WIDTH+C_BITS_PER_LUT-1)/C_BITS_PER_LUT\ (_ent -1 (_code 22)))(_cnst l))
		(_type (_int ~vector~4 0 16688 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_FIX_DATA_WIDTH ~vector~4 0 16688 \C_NUM_LUT*C_BITS_PER_LUT>C_DATA_WIDTH?C_NUM_LUT*C_BITS_PER_LUT:C_DATA_WIDTH\ (_ent -1 (_code 23)))(_cnst l))
		(_port (_int CIN ~wire 0 16661 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 16662 (_array ~wire ((_range  24)))))
		(_port (_int A ~[C_DATA_WIDTH-1:0]wire~ 0 16662 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int B ~[C_DATA_WIDTH-1:0]wire~ 0 16663 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int COUT ~wire 0 16664 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_FIX_DATA_WIDTH-1:0]wire~ 0 16700 (_array ~wire ((_range  25)))))
		(_sig (_int a_local ~[C_FIX_DATA_WIDTH-1:0]wire~ 0 16700 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int b_local ~[C_FIX_DATA_WIDTH-1:0]wire~ 0 16701 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_NUM_LUT-1:0]wire~ 0 16702 (_array ~wire ((_range  26)))))
		(_sig (_int sel ~[C_NUM_LUT-1:0]wire~ 0 16702 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_NUM_LUT:0]wire~ 0 16703 (_array ~wire ((_range  27)))))
		(_sig (_int carry_local ~[C_NUM_LUT:0]wire~ 0 16703 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#16712_0@ (_arch 0 0 16712 (_prcs 0(_ass)(_simple)(_trgt(7(0)))(_sens(0))
			)))
			(@ASSIGN#16743_1@ (_arch 1 0 16743 (_prcs 1(_ass)(_simple)(_trgt(3))(_sens(7(_index 28)))
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate USE_EXTENDED_DATA 0 16715 (_vif  (_code 14))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#16716_3@ (_arch 3 0 16716 (_prcs 0(_ass)(_simple)(_trgt(4))(_sens(1))
	  		)))
	  		(@ASSIGN#16717_4@ (_arch 4 0 16717 (_prcs 1(_ass)(_simple)(_trgt(5))(_sens(2))
	  		)))
	  		(@INTERNAL#0_5@ (_int 5 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate NO_EXTENDED_DATA 0 16718 (_vif  (_code 15))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#16719_6@ (_arch 6 0 16719 (_prcs 0(_ass)(_simple)(_trgt(4))(_sens(1))
	  		)))
	  		(@ASSIGN#16720_7@ (_arch 7 0 16720 (_prcs 1(_ass)(_simple)(_trgt(5))(_sens(2))
	  		)))
	  		(@INTERNAL#0_8@ (_int 8 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate LUT_LEVEL 0 16724 (_vfor  (_code 16) (_code 17) (_code 18))
	  (_object
	  	(_type (_int ~vector~0 0 16673 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	  	(_gen (_int bit_cnt ~vector~0 0 16673  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#16727_9@ (_arch 9 0 16727 (_prcs 0(_ass)(_simple)(_trgt(6(_index 11)))(_sens(4(_range 12))(5(_range 13)))
	  		)))
	  		(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst compare_inst 0 16730 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((COUT) (carry_local(_index 19)))
	  		((CIN) (carry_local(_index 20)))
	  		((S) (sel(_index 21)))
	  	)
	  )
	)
	(_model . axi_pcie_v2_9_2_comparator 32 -1)

)
V 000065 55 2060          1580965250063 axi_pcie_v2_9_2_carry_or
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_carry_or 0 16061(axi_pcie_v2_9_2_carry_or 0 16061))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_code a4a2a3f2a8f3f9b1f1f2b4fef6a2ada2a1a1f2a3a2)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 100ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 16065 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 16065 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_port (_int CIN ~wire 0 16067 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S ~wire 0 16068 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int COUT ~wire 0 16069 (_arch (_out)))(_net scalared)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate USE_RTL 0 16098 (_vif  (_code 5))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#16099_1@ (_arch 1 0 16099 (_prcs 0(_ass)(_simple)(_trgt(2))(_sens(0)(1))
	  		)))
	  		(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA 0 16101 (_vif  (_code 6))
	  (_object
	  	(_sig (_int S_n ~wire 0 16102 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#16104_3@ (_arch 3 0 16104 (_prcs 0(_ass)(_simple)(_trgt(3))(_sens(1))
	  		)))
	  		(@INTERNAL#0_4@ (_int 4 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst and_inst 0 16106 (_ent . MUXCY)
	  	(_port
	  		((O) (COUT))
	  		((CI) (CIN))
	  		((DI) (\1 \))
	  		((S) (S_n))
	  	)
	  )
	)
	(_model . axi_pcie_v2_9_2_carry_or 7 -1)

)
V 000069 55 16628         1580965250065 axi_pcie_v2_9_2_command_fifo
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_command_fifo 0 16182(axi_pcie_v2_9_2_command_fifo 0 16182))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 39))
	(_code a4a2a3f2a8f3f9b1f2a2adabb7fefca2a1a1f2a3a2a7a6)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 100ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 16184 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 16184 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 16185 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_ENABLE_S_VALID_CARRY ~vector~1 0 16185 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~2 0 16186 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_ENABLE_REGISTERED_OUTPUT ~vector~2 0 16186 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~3 0 16187 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_FIFO_DEPTH_LOG ~vector~3 0 16187 \5\ (_ent -1 (_cnst \5\))))
		(_type (_int ~vector~4 0 16190 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_FIFO_WIDTH ~vector~4 0 16190 \64\ (_ent -1 (_cnst \64\))))
		(_port (_int ACLK ~wire 0 16193 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int ARESET ~wire 0 16194 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int EMPTY ~wire 0 16196 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_FIFO_WIDTH-1:0]wire~ 0 16198 (_array ~wire ((_range  82)))))
		(_port (_int S_MESG ~[C_FIFO_WIDTH-1:0]wire~ 0 16198 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_VALID ~wire 0 16199 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_READY ~wire 0 16200 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_MESG ~[C_FIFO_WIDTH-1:0]wire~ 0 16202 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_VALID ~wire 0 16203 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_READY ~wire 0 16204 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~integer~S 0 16214 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int index ~integer~S 0 16214 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[C_FIFO_DEPTH_LOG-1:0]wire~ 0 16221 (_array ~wire ((_range  83)))))
		(_sig (_int addr ~[C_FIFO_DEPTH_LOG-1:0]wire~ 0 16221 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int buffer_Full ~wire 0 16222 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int buffer_Empty ~wire 0 16223 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int next_Data_Exists ~wire 0 16225 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_Exists_I ~reg 0 16226 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int valid_Write ~wire 0 16228 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int new_write ~wire 0 16229 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int hsum_A ~[C_FIFO_DEPTH_LOG-1:0]wire~ 0 16231 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sum_A ~[C_FIFO_DEPTH_LOG-1:0]wire~ 0 16232 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int addr_cy ~[C_FIFO_DEPTH_LOG-1:0]wire~ 0 16233 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int buffer_full_early ~wire 0 16235 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_MESG_I ~[C_FIFO_WIDTH-1:0]wire~ 0 16237 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_VALID_I ~wire 0 16238 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_READY_I ~wire 0 16239 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#16246_0@ (_arch 0 0 16246 (_prcs 0(_ass)(_simple)(_trgt(20))(_sens(10)(15)(23)(11))
			)))
			(@ASSIGN#16248_1@ (_arch 1 0 16248 (_prcs 1(_ass)(_simple)(_trgt(5))(_sens(11))
			)))
			(@ASSIGN#16250_2@ (_arch 2 0 16250 (_prcs 2(_ass)(_simple)(_trgt(12))(_sens(10))
			)))
			(@ASSIGN#16254_3@ (_arch 3 0 16254 (_prcs 3(_ass)(_simple)(_trgt(13))(_sens(14)(12)(4)(23))
			)))
			(@ALWAYS#16256_4@ (_arch 4 0 16256 (_prcs 4(_trgt(14))(_read(1)(13))(_sens(0))(_dssslclk(0))(_edge 35)
				(_need_init)
			)))
			(@ASSIGN#16264_5@ (_arch 5 0 16264 (_prcs 5(_ass)(_simple)(_trgt(22))(_sens(14))
			)))
			(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate USE_RTL_VALID_WRITE 0 16268 (_vif  (_code 40))
	  (_object
	  	(_sig (_int buffer_Full_q ~reg 0 16269 (_arch (_uni)))(_reg)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#16271_7@ (_arch 7 0 16271 (_prcs 0(_ass)(_simple)(_trgt(15))(_sens(4)(11))
	  		)))
	  		(@ASSIGN#16273_8@ (_arch 8 0 16273 (_prcs 1(_ass)(_simple)(_trgt(16))(_sens(4)(12))
	  		)))
	  		(@ASSIGN#16275_9@ (_arch 9 0 16275 (_prcs 2(_ass)(_simple)(_trgt(19(0)))(_sens(15))
	  		)))
	  		(@ALWAYS#16277_10@ (_arch 10 0 16277 (_prcs 3(_trgt(24))(_read(0)(1)(14)(20))
				(_need_init)
	  		)))
	  		(@ASSIGN#16284_11@ (_arch 11 0 16284 (_prcs 4(_ass)(_simple)(_trgt(11))(_sens(24))
	  		)))
	  		(@INTERNAL#0_12@ (_int 12 0 0 0 (_prcs 5 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA_VALID_WRITE 0 16286 (_vif  (_code 41))
	  (_object
	  	(_sig (_int s_valid_dummy1 ~wire 0 16287 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int s_valid_dummy2 ~wire 0 16288 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int sel_s_valid ~wire 0 16289 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int sel_new_write ~wire 0 16290 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int valid_Write_dummy1 ~wire 0 16291 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int valid_Write_dummy2 ~wire 0 16292 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \3 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \4 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \5 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#16294_13@ (_arch 13 0 16294 (_prcs 0(_ass)(_simple)(_trgt(27))(_sens(11))
	  		)))
	  		(@ASSIGN#16326_14@ (_arch 14 0 16326 (_prcs 1(_ass)(_simple)(_trgt(28))(_sens(12))
	  		)))
	  		(@INTERNAL#0_15@ (_int 15 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst s_valid_dummy_inst1 0 16296 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (S_VALID))
	  		((S) (\1 \))
	  		((COUT) (s_valid_dummy1))
	  	)
	  )
	  (_inst s_valid_dummy_inst2 0 16306 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (s_valid_dummy1))
	  		((S) (\2 \))
	  		((COUT) (s_valid_dummy2))
	  	)
	  )
	  (_inst valid_write_inst 0 16316 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (s_valid_dummy2))
	  		((S) (sel_s_valid))
	  		((COUT) (valid_Write))
	  	)
	  )
	  (_inst new_write_inst 0 16328 (_ent . axi_pcie_v2_9_2_carry_latch_or)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (valid_Write))
	  		((I) (sel_new_write))
	  		((O) (new_write))
	  	)
	  )
	  (_inst valid_write_dummy_inst1 0 16338 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (valid_Write))
	  		((S) (\3 \))
	  		((COUT) (valid_Write_dummy1))
	  	)
	  )
	  (_inst valid_write_dummy_inst2 0 16348 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (valid_Write_dummy1))
	  		((S) (\4 \))
	  		((COUT) (valid_Write_dummy2))
	  	)
	  )
	  (_inst valid_write_dummy_inst3 0 16358 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (valid_Write_dummy2))
	  		((S) (\5 \))
	  		((COUT) (addr_cy(0)))
	  	)
	  )
	  (_inst FDRE_I1 0 16368 (_ent . FDRE)
	  	(_gen
	  		((INIT) (_cnst \1'b0\))
	  	)
	  	(_port
	  		((Q) (buffer_Full))
	  		((C) (ACLK))
	  		((CE) (data_Exists_I))
	  		((R) (ARESET))
	  		((D) (buffer_full_early))
	  	)
	  	(_delay (0.000000))
	  )
	)
	(_generate USE_RTL_ADDR 0 16387 (_vif  (_code 42))
	  (_object
	  	(_type (_int ~[C_FIFO_DEPTH_LOG-1:0]reg~ 0 16389 (_array ~reg ((_range  43)))))
	  	(_sig (_int addr_q ~[C_FIFO_DEPTH_LOG-1:0]reg~ 0 16389 (_arch (_uni)))(_reg)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#16391_16@ (_arch 16 0 16391 (_prcs 0(_trgt(36))(_read(0)(1)(14)(15)(23)(36)(12))
				(_need_init)
	  		)))
	  		(@ASSIGN#16409_17@ (_arch 17 0 16409 (_prcs 1(_ass)(_simple)(_trgt(10))(_sens(36))
	  		)))
	  		(@INTERNAL#0_18@ (_int 18 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA_ADDR 0 16411 (_vif  (_code 44))
	  (_generate ADDR_GEN 0 16412 (_vfor  (_code 45) (_code 46) (_code 47))
	    (_generate USE_MUXCY 0 16416 (_vif  (_code 48))
	      (_object
	      	(_subprogram

	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	      (_inst MUXCY_inst 0 16417 (_ent . MUXCY)
	      	(_port
	      		((DI) (addr(_index 49)))
	      		((CI) (addr_cy(_index 50)))
	      		((S) (hsum_A(_index 51)))
	      		((O) (addr_cy(_index 52)))
	      	)
	      )
	    )
	    (_object
	    	(_type (_int ~vector~0 0 16212 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	    	(_gen (_int addr_cnt ~vector~0 0 16212  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#16413_19@ (_arch 19 0 16413 (_prcs 0(_ass)(_simple)(_trgt(17(_index 39)))(_sens(23)(14)(10(_index 39))(16))
	    		)))
	    		(@INTERNAL#0_20@ (_int 20 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst XORCY_inst 0 16428 (_ent . XORCY)
	    	(_port
	    		((LI) (hsum_A(_index 53)))
	    		((CI) (addr_cy(_index 54)))
	    		((O) (sum_A(_index 55)))
	    	)
	    )
	    (_inst FDRE_inst 0 16434 (_ent . FDRE)
	    	(_gen
	    		((INIT) (_cnst \1'b0\))
	    	)
	    	(_port
	    		((Q) (addr(_index 56)))
	    		((C) (ACLK))
	    		((CE) (data_Exists_I))
	    		((R) (ARESET))
	    		((D) (sum_A(_index 55)))
	    	)
	    	(_delay (0.000000))
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate USE_RTL_FIFO 0 16454 (_vif  (_code 57))
	  (_object
	  	(_type (_int ~[C_FIFO_WIDTH-1:0]reg~[2**C_FIFO_DEPTH_LOG-1:0]~ 0 16455 (_array ~reg ((_range  58)(_range  59)))))
	  	(_sig (_int data_srl ~[C_FIFO_WIDTH-1:0]reg~[2**C_FIFO_DEPTH_LOG-1:0]~ 0 16455 (_arch (_uni ))) (_reg memory )(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#16457_21@ (_arch 21 0 16457 (_prcs 0(_trgt(9)(37)(37(0)))(_read(0)(15)(9)(37)(3))
				(_need_init)
	  		)))
	  		(@ASSIGN#16466_22@ (_arch 22 0 16466 (_prcs 1(_ass)(_simple)(_trgt(21))(_sens(37)(10))
	  		)))
	  		(@INTERNAL#0_23@ (_int 23 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA_FIFO 0 16468 (_vif  (_code 60))
	  (_generate DATA_GEN 0 16469 (_vfor  (_code 61) (_code 62) (_code 63))
	    (_generate USE_32 0 16471 (_vif  (_code 64))
	      (_object
	      	(_subprogram

	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	      (_inst SRLC32E_inst 0 16472 (_ent . SRLC32E)
	      	(_gen
	      		((INIT) (_cnst \32'h0\))
	      	)
	      	(_port
	      		((Q) (M_MESG_I(_index 65)))
	      		((Q31) (_open))
	      		((A) (addr))
	      		((CE) (valid_Write))
	      		((CLK) (ACLK))
	      		((D) (S_MESG(_index 66)))
	      	)
	      	(_delay (0.000000))
	      )
	    )
	    (_generate USE_16 0 16482 (_vif  (_code 67))
	      (_object
	      	(_subprogram

	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	      (_inst SRLC16E_inst 0 16483 (_ent . SRLC16E)
	      	(_gen
	      		((INIT) (_cnst \32'h0\))
	      	)
	      	(_port
	      		((Q) (M_MESG_I(_index 68)))
	      		((Q15) (_open))
	      		((A0) (addr(0)))
	      		((A1) (addr(1)))
	      		((A2) (addr(2)))
	      		((A3) (addr(3)))
	      		((CE) (valid_Write))
	      		((CLK) (ACLK))
	      		((D) (S_MESG(_index 69)))
	      	)
	      	(_delay (0.000000))
	      )
	    )
	    (_object
	    	(_type (_int ~vector~1 0 16213 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	    	(_gen (_int bit_cnt ~vector~1 0 16213  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate USE_FF_OUT 0 16508 (_vif  (_code 70))
	  (_generate USE_RTL_OUTPUT_PIPELINE 0 16514 (_vif  (_code 71))
	    (_object
	    	(_type (_int ~[C_FIFO_WIDTH-1:0]reg~ 0 16516 (_array ~reg ((_range  72)))))
	    	(_sig (_int M_MESG_Q ~[C_FIFO_WIDTH-1:0]reg~ 0 16516 (_arch (_uni)))(_reg)(_flags1))
	    	(_sig (_int M_VALID_Q ~reg 0 16517 (_arch (_uni)))(_reg)(_flags1))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#16519_29@ (_arch 29 0 16519 (_prcs 0(_trgt(40)(41))(_read(0)(1)(23)(21)(22))
				(_need_init)
	    		)))
	    		(@ASSIGN#16531_30@ (_arch 30 0 16531 (_prcs 1(_ass)(_simple)(_trgt(38))(_sens(40))
	    		)))
	    		(@ASSIGN#16532_31@ (_arch 31 0 16532 (_prcs 2(_ass)(_simple)(_trgt(39))(_sens(41))
	    		)))
	    		(@INTERNAL#0_32@ (_int 32 0 0 0 (_prcs 3 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate USE_FPGA_OUTPUT_PIPELINE 0 16534 (_vif  (_code 73))
	    (_generate DATA_GEN 0 16550 (_vfor  (_code 74) (_code 75) (_code 76))
	      (_object
	      	(_type (_int ~vector~2 0 16213 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	      	(_gen (_int bit_cnt ~vector~2 0 16213  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	      	(_sig (_int \6 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	      	(_subprogram

	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	      (_inst FDRE_inst 0 16552 (_ent . FDRE)
	      	(_gen
	      		((INIT) (_cnst \1'b0\))
	      	)
	      	(_port
	      		((Q) (M_MESG_FF(_index 77)))
	      		((C) (ACLK))
	      		((CE) (\6 \))
	      		((R) (ARESET))
	      		((D) (M_MESG_CMB(_index 78)))
	      	)
	      	(_delay (0.000000))
	      )
	    )
	    (_object
	    	(_type (_int ~[C_FIFO_WIDTH-1:0]reg~ 0 16536 (_array ~reg ((_range  79)))))
	    	(_sig (_int M_MESG_CMB ~[C_FIFO_WIDTH-1:0]reg~ 0 16536 (_arch (_uni)))(_reg)(_flags1))
	    	(_sig (_int M_VALID_CMB ~reg 0 16537 (_arch (_uni)))(_reg)(_flags1))
	    	(_sig (_int \7 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#16539_33@ (_arch 33 0 16539 (_prcs 0(_trgt(42)(43))(_read)(_sens(21)(22)(38)(39)(23))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_34@ (_int 34 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst FDRE_inst 0 16563 (_ent . FDRE)
	    	(_gen
	    		((INIT) (_cnst \1'b0\))
	    	)
	    	(_port
	    		((Q) (M_VALID_FF))
	    		((C) (ACLK))
	    		((CE) (\7 \))
	    		((R) (ARESET))
	    		((D) (M_VALID_CMB))
	    	)
	    	(_delay (0.000000))
	    )
	  )
	  (_object
	  	(_type (_int ~[C_FIFO_WIDTH-1:0]wire~ 0 16510 (_array ~wire ((_range  80)))))
	  	(_sig (_int M_MESG_FF ~[C_FIFO_WIDTH-1:0]wire~ 0 16510 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int M_VALID_FF ~wire 0 16511 (_arch (_uni)))(_net)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#16575_24@ (_arch 24 0 16575 (_prcs 0(_ass)(_simple)(_trgt(2))(_sens(22)(39))
	  		)))
	  		(@ASSIGN#16576_25@ (_arch 25 0 16576 (_prcs 1(_ass)(_simple)(_trgt(6))(_sens(38))
	  		)))
	  		(@ASSIGN#16577_26@ (_arch 26 0 16577 (_prcs 2(_ass)(_simple)(_trgt(7))(_sens(39))
	  		)))
	  		(@ASSIGN#16578_27@ (_arch 27 0 16578 (_prcs 3(_ass)(_simple)(_trgt(23))(_sens(8)(39))
	  		)))
	  		(@INTERNAL#0_28@ (_int 28 0 0 0 (_prcs 4 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate NO_FF_OUT 0 16580 (_vif  (_code 81))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#16582,16584_35@ (_arch 35 0 16582 (_prcs 0(_ass)(_simple)(_trgt(2)(7))(_sens(22))
	  		)))
	  		(@ASSIGN#16583_36@ (_arch 36 0 16583 (_prcs 1(_ass)(_simple)(_trgt(6))(_sens(21))
	  		)))
	  		(@ASSIGN#16585_37@ (_arch 37 0 16585 (_prcs 3(_ass)(_simple)(_trgt(23))(_sens(8))
	  		)))
	  		(@INTERNAL#0_38@ (_int 38 0 0 0 (_prcs 4 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_command_fifo 87 -1)

)
V 000072 55 13649         1580965250067 axi_pcie_v2_9_2_address_decoder
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_address_decoder 0 1256(axi_pcie_v2_9_2_address_decoder 0 1256))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 27))
	(_code a4a2a3f2a8f3f9b1a7aab4fef6a2ada2a1a1f2a3a2)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs         init_sub )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 1258 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_NUM_ADDRESS_RANGES ~vector~0 0 1258 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~1 0 1259 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_TOTAL_NUM_CE ~vector~1 0 1259 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~2 0 1260 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_BUS_AWIDTH ~vector~2 0 1260 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~3 0 1262 (_array ~reg ((_range  66)))))
		(_gen (_int C_ARD_ADDR_RANGE_ARRAY ~vector~3 0 1262 \{2*C_NUM_ADDRESS_RANGES{32'h70000000}}\ (_ent -1 (_code 67))))
		(_type (_int ~vector~4 0 1264 (_array ~reg ((_range  68)))))
		(_gen (_int C_ARD_NUM_CE_ARRAY ~vector~4 0 1264 \{C_NUM_ADDRESS_RANGES{8'd4}}\ (_ent -1 (_code 69))))
		(_type (_int ~vector~5 0 1265 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~5 0 1265 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~6 0 1267 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~6 0 1267 \1\ (_ent -1 (_cnst \1\))))
		(_port (_int Bus_clk ~wire 0 1269 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int Bus_rst ~wire 0 1270 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[0:C_BUS_AWIDTH-1]wire~ 0 1273 (_array ~wire ((_range  70)))))
		(_port (_int Address_In_Erly ~[0:C_BUS_AWIDTH-1]wire~ 0 1273 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Address_Valid_Erly ~wire 0 1274 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Bus_RNW ~wire 0 1275 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int Bus_RNW_Erly ~wire 0 1276 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CS_CE_ld_enable ~wire 0 1279 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int Clear_CS_CE_Reg ~wire 0 1280 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RW_CE_ld_enable ~wire 0 1281 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[0:C_NUM_ADDRESS_RANGES-1]wire~ 0 1282 (_array ~wire ((_range  71)))))
		(_port (_int CS_Out ~[0:C_NUM_ADDRESS_RANGES-1]wire~ 0 1282 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[0:C_TOTAL_NUM_CE-1]wire~ 0 1283 (_array ~wire ((_range  72)))))
		(_port (_int RdCE_Out ~[0:C_TOTAL_NUM_CE-1]wire~ 0 1283 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int WrCE_Out ~[0:C_TOTAL_NUM_CE-1]wire~ 0 1284 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[0:C_BUS_AWIDTH-1]reg~ 0 1298 (_array ~reg ((_range  73)))))
		(_sig (_int Addr_Bits.x ~[0:C_BUS_AWIDTH-1]reg~ 0 1298 (_subprogram Addr_Bits (_in)))(_reg)(_flags2))
		(_sig (_int Addr_Bits.y ~[0:C_BUS_AWIDTH-1]reg~ 0 1299 (_subprogram Addr_Bits (_in)))(_reg)(_flags2))
		(_type (_int ~integer~S 0 1297 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int Addr_Bits.Addr_Bits ~integer~S 0 1297 (_subprogram Addr_Bits (_out)))(_reg integer)(_flags2))
		(_sig (_int Addr_Bits.addr_nor ~[0:C_BUS_AWIDTH-1]reg~ 0 1300 (_subprogram Addr_Bits (_uni)))(_reg)(_flags2))
		(_sig (_int Addr_Bits.ADDR_BITS_FUNCTION.i ~integer~S 0 1302 (_subprogram Addr_Bits (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[0:8*C_NUM_ADDRESS_RANGES-1]reg~ 0 1324 (_array ~reg ((_range  74)))))
		(_sig (_int calc_start_ce_index.ce_num_array ~[0:8*C_NUM_ADDRESS_RANGES-1]reg~ 0 1324 (_int (_in)))(_reg)(_flags2))
		(_sig (_int calc_start_ce_index.index ~reg 0 1325 (_int (_in)))(_reg)(_flags2))
		(_sig (_int calc_start_ce_index.calc_start_ce_index ~integer~S 0 1323 (_int (_out)))(_reg integer)(_flags2))
		(_sig (_int calc_start_ce_index.ce_num_sum ~integer~S 0 1326 (_int (_uni)))(_reg integer)(_flags2))
		(_sig (_int calc_start_ce_index.CALC_START_INDEX_FOR_CE_GEN.i ~integer~S 0 1334 (_int (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[0:7]reg~ 0 1348 (_array ~reg ((_to i 0 i 7)))))
		(_sig (_int clog2.value ~[0:7]reg~ 0 1348 (_subprogram clog2 (_in)))(_reg)(_flags2))
		(_sig (_int clog2.clog2 ~integer~S 0 1347 (_subprogram clog2 (_out)))(_reg integer)(_flags2))
		(_sig (_int clog2.dummy.value_int ~[0:7]reg~ 0 1350 (_subprogram clog2 (_uni)))(_reg)(_flags2))
		(_sig (_int pselect_hit_i ~[0:C_NUM_ADDRESS_RANGES-1]wire~ 0 1357 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[0:C_NUM_ADDRESS_RANGES-1]reg~ 0 1358 (_array ~reg ((_range  75)))))
		(_sig (_int cs_out_i ~[0:C_NUM_ADDRESS_RANGES-1]reg~ 0 1358 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int ce_expnd_i ~[0:C_TOTAL_NUM_CE-1]wire~ 0 1359 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[0:C_TOTAL_NUM_CE-1]reg~ 0 1360 (_array ~reg ((_range  76)))))
		(_sig (_int rdce_out_i ~[0:C_TOTAL_NUM_CE-1]reg~ 0 1360 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int wrce_out_i ~[0:C_TOTAL_NUM_CE-1]reg~ 0 1361 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int cs_ce_clr ~wire 0 1362 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int rdce_expnd_i ~[0:C_TOTAL_NUM_CE-1]wire~ 0 1363 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wrce_expnd_i ~[0:C_TOTAL_NUM_CE-1]wire~ 0 1364 (_arch (_uni)))(_net)(_flags2))
		(_subprogram
			(_int Addr_Bits 4 0 1297 (_arch (_func)(_trgt(15)(16)(14))(_read(12)(13)(16)(15))))
			(_int ^Addr_Bits^^ 5 0 1312 (_int (_func)))
			(_int ^Addr_Bits^^^OUT 6 0 1312 (_int (_func)))
			(_int calc_start_ce_index 7 0 1323 (_arch (_func)(_trgt(20)(21)(19))(_read(18)(21)(20)(17))))
			(_int ^calc_start_ce_index^^ 8 0 1341 (_int (_func)))
			(_int ^calc_start_ce_index^^^OUT 9 0 1341 (_int (_func)))
			(_int clog2 10 0 1347 (_arch (_func)(_trgt(24)(23))(_read(22)(24)(23))))
			(_int ^clog2^^ 11 0 1355 (_int (_func)))
			(_int ^clog2^^^OUT 12 0 1355 (_int (_func)))
			(_int \<\\calc_start_ce_index \ 13 0 1323 (_int (_func)))
			(_int \<\\Addr_Bits \ 14 0 1297 (_int (_func)))
			(_int \<\\clog2 \ 15 0 1347 (_int (_func)))

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#1366_0@ (_arch 0 0 1366 (_prcs 0(_ass)(_simple)(_trgt(30))(_sens(1)(7))
			)))
			(@ASSIGN#1485_1@ (_arch 1 0 1485 (_prcs 1(_ass)(_simple)(_trgt(9))(_sens(26))
			)))
			(@ASSIGN#1486_2@ (_arch 2 0 1486 (_prcs 2(_ass)(_simple)(_trgt(10))(_sens(28))
			)))
			(@ASSIGN#1487_3@ (_arch 3 0 1487 (_prcs 3(_ass)(_simple)(_trgt(11))(_sens(29))
			)))
			(@INTERNAL#0_16@ (_int 16 0 0 0 (_prcs 4 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit Addr_Bits function 0 1297
			(_scope
				(_unit ADDR_BITS_FUNCTION begin 0 1301
					(_scope
						(_unit LOOP begin 0 1305)
					)
				)
			)
		)
		(_unit calc_start_ce_index function 0 1323
			(_scope
				(_unit CALC_START_INDEX_FOR_CE_GEN begin 0 1333)
			)
		)
		(_unit clog2 function 0 1347
			(_scope
				(_unit dummy begin 0 1349)
			)
		)
	)
	(_generate MEM_DECODE_GEN 0 1372 (_vfor  (_code 34) (_code 35) (_code 36))
	  (_generate GEN_FOR_MULTI_CS 0 1383 (_vif  (_code 37))
	    (_object
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst MEM_SELECT_I 0 1384 (_ent . axi_pcie_v2_9_2_pselect_f)
	    	(_gen
	    		((C_AB) (DECODE_BITS))
	    		((C_AW) (C_BUS_AWIDTH))
	    		((C_BAR) (ARD_ADDR_RANGE_ARRAY))
	    		((C_FAMILY) (C_FAMILY))
	    	)
	    	(_port
	    		((A) (Address_In_Erly))
	    		((AValid) (Address_Valid_Erly))
	    		((CS) (pselect_hit_i(_index 38)))
	    	)
	    )
	  )
	  (_generate GEN_FOR_ONE_CS 0 1397 (_vif  (_code 39))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#1398_19@ (_arch 19 0 1398 (_prcs 0(_ass)(_simple)(_trgt(25(_index 27)))(_sens(3))
	    		)))
	    		(@INTERNAL#0_20@ (_int 20 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate PER_CE_GEN 0 1418 (_vfor  (_code 40) (_code 41) (_code 42))
	    (_generate MULTIPLE_CES_THIS_CS_GEN 0 1424 (_vif  (_code 43))
	      (_object
	      	(_subprogram

	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	      (_inst CE_I 0 1426 (_ent . axi_pcie_v2_9_2_pselect_f)
	      	(_gen
	      		((C_AB) (CE_ADDR_SIZE))
	      		((C_AW) (CE_ADDR_SIZE))
	      		((C_BAR) (BAR))
	      		((C_FAMILY) (C_FAMILY))
	      	)
	      	(_port
	      		((A) (Address_In_Erly(_range 44)))
	      		((AValid) (pselect_hit_i(_index 45)))
	      		((CS) (ce_expnd_i(_index 46)))
	      	)
	      )
	    )
	    (_generate SINGLE_CE_THIS_CS_GEN 0 1441 (_vif  (_code 47))
	      (_object
	      	(_subprogram

	      	)
	      	(_prcs
	      		(@ASSIGN#1442_21@ (_arch 21 0 1442 (_prcs 0(_ass)(_simple)(_trgt(27(_index 29)))(_sens(25(_index 30)))
	      		)))
	      		(@INTERNAL#0_22@ (_int 22 0 0 0 (_prcs 1 (_virtual))))
	      	)
	      )
	
	
	      (_defparam
	      )
	    )
	    (_object
	    	(_type (_int ~vector~0 0 1417 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	    	(_gen (_int j ~vector~0 0 1417  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	    	(_type (_int ~vector~1 0 1423 (_array ~reg ((_range  48)))))
	    	(_gen (_int BAR ~vector~1 0 1423 \j\ (_ent -1 (_code 49)))(_cnst l))
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	  )
	  (_object
	  	(_type (_int ~vector~2 0 1371 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	  	(_gen (_int bar_index ~vector~2 0 1371  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	  	(_type (_int ~vector~3 0 1373 (_array ~reg ((_to i 0 i 31)))))
	  	(_gen (_int TEMP ~vector~3 0 1373 \C_ARD_ADDR_RANGE_ARRAY[bar_index*2*32:(bar_index*2+1)*32-1]\ (_ent -1 (_code 50)))(_cnst l))
	  	(_type (_int ~vector~4 0 1374 (_array ~reg ((_to i 0 i 31)))))
	  	(_gen (_int TEMP_1 ~vector~4 0 1374 \C_ARD_ADDR_RANGE_ARRAY[(bar_index*2+1)*32:(bar_index*2+2)*32-1]\ (_ent -1 (_code 51)))(_cnst l))
	  	(_type (_int ~vector~5 0 1375 (_array ~reg ((_range  52)))))
	  	(_gen (_int ARD_ADDR_RANGE_ARRAY ~vector~5 0 1375 \TEMP[32-C_BUS_AWIDTH:31]\ (_ent -1 (_code 53)))(_cnst l))
	  	(_type (_int ~vector~6 0 1376 (_array ~reg ((_range  54)))))
	  	(_gen (_int ARD_ADDR_RANGE_ARRAY_1 ~vector~6 0 1376 \TEMP_1[32-C_BUS_AWIDTH:31]\ (_ent -1 (_code 55)))(_cnst l))
	  	(_type (_int ~[0:8*C_NUM_ADDRESS_RANGES-1]reg~ 0 0 (_array ~reg ((_range  56)))))
	  	(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
	  	(_type (_int ~vector~7 0 1377 (_array ~reg ((_uto i 0 i 0)))))
	  	(_gen (_int CE_INDEX_START ~vector~7 0 1377 \calc_start_ce_index(C_ARD_NUM_CE_ARRAY[0:8*C_NUM_ADDRESS_RANGES-1],bar_index)\ (_ent -1 (_code 57)))(_cnst l))
	  	(_type (_int ~[0:C_BUS_AWIDTH-1]reg~ 0 0 (_array ~reg ((_range  58)))))
	  	(_type (_int ~vector~8 0 1378 (_array ~reg ((_uto i 0 i 0)))))
	  	(_gen (_int DECODE_BITS ~vector~8 0 1378 \Addr_Bits(ARD_ADDR_RANGE_ARRAY,ARD_ADDR_RANGE_ARRAY_1)\ (_ent -1 (_code 59)))(_cnst l))
	  	(_type (_int ~vector~9 0 1379 (_array ~reg ((_to i 0 i 7)))))
	  	(_gen (_int CE_ADDR_SIZE_SLICE ~vector~9 0 1379 \C_ARD_NUM_CE_ARRAY[bar_index*8:(bar_index+1)*8-1]\ (_ent -1 (_code 60)))(_cnst l))
	  	(_type (_int ~[0:7]reg~ 0 0 (_array ~reg ((_to i 0 i 7)))))
	  	(_type (_int ~vector~10 0 1380 (_array ~reg ((_uto i 0 i 0)))))
	  	(_gen (_int CE_ADDR_SIZE ~vector~10 0 1380 \clog2(CE_ADDR_SIZE_SLICE)\ (_ent -1 (_code 61)))(_cnst l))
	  	(_type (_int ~vector~11 0 1381 (_array ~reg ((_uto i 0 i 0)))))
	  	(_gen (_int TEMP_CE ~vector~11 0 1381 \C_ARD_NUM_CE_ARRAY[bar_index*8:(bar_index+1)*8-1]\ (_ent -1 (_code 62)))(_cnst l))
	  	(_sig (_toward 0 calc_start_ce_index.index)(_flags2))
	  	(_sig (_toward 0 clog2.value)(_flags2))
	  	(_sig (_toward 0 clog2.clog2)(_flags2))
	  	(_sig (_toward 0 calc_start_ce_index.ce_num_array)(_flags2))
	  	(_sig (_toward 0 calc_start_ce_index.calc_start_ce_index)(_flags2))
	  	(_sig (_toward 0 Addr_Bits.Addr_Bits)(_flags2))
	  	(_sig (_toward 0 Addr_Bits.x)(_flags2))
	  	(_sig (_toward 0 Addr_Bits.y)(_flags2))
	  	(_subprogram
	  		(_toward 0 clog2)(_flags1)
	  		(_toward 0 Addr_Bits)(_flags1)
	  		(_toward 0 calc_start_ce_index)(_flags1)

	  	)
	  	(_prcs
	  		(@ALWAYS#BKEND_CS_REG@ (_arch 17 0 1404 (_prcs 0(_trgt(26(_index 28)))(_read(0)(1)(7)(6)(25(_index 28)))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_18@ (_int 18 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  		(_unit BKEND_CS_REG begin 0 1405)
	  	)
	  	)
	(_generate GEN_BKEND_CE_REGISTERS 0 1454 (_vfor  (_code 63) (_code 64) (_code 65))
	  (_object
	  	(_type (_int ~vector~12 0 1453 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	  	(_gen (_int ce_index ~vector~12 0 1453  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#1456_23@ (_arch 23 0 1456 (_prcs 0(_ass)(_simple)(_trgt(31(_index 31)))(_sens(27(_index 31))(5))
	  		)))
	  		(@ALWAYS#BKEND_RDCE_REG@ (_arch 24 0 1459 (_prcs 1(_trgt(28(_index 32))(29(_index 32)))(_read(0)(30)(8)(31(_index 32))(32(_index 32)))
				(_need_init)
	  		)))
	  		(@ASSIGN#1469_25@ (_arch 25 0 1469 (_prcs 2(_ass)(_simple)(_trgt(32(_index 33)))(_sens(27(_index 33))(5))
	  		)))
	  		(@INTERNAL#0_26@ (_int 26 0 0 0 (_prcs 4 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  		(_unit BKEND_RDCE_REG begin 0 1460)
	  		(_unit BKEND_WRCE_REG begin 0 1473)
	  	)
	  	)
	(_model . axi_pcie_v2_9_2_address_decoder 81 -1)

)
V 000066 55 2433          1580965250069 axi_pcie_v2_9_2_pselect_f
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pselect_f 0 46010(axi_pcie_v2_9_2_pselect_f 0 46010))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_code a4a2a3f2a8f3f9b1f3f7b4fef6a2ada2a1a1f2a3a2)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 46011 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AB ~vector~0 0 46011 \9\ (_ent -1 (_cnst \9\))))
		(_type (_int ~vector~1 0 46012 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AW ~vector~1 0 46012 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~2 0 46013 (_array ~reg ((_range  8)))))
		(_gen (_int C_BAR ~vector~2 0 46013 \'bz\ (_ent -1 (_code 9))))
		(_type (_int ~vector~3 0 46015 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~3 0 46015 \"nofamily"\ (_ent -1 (_string \V"nofamily"\))))
		(_type (_int ~vector~4 0 46023 (_array ~reg ((_range  10)))))
		(_gen (_int BAR ~vector~4 0 46023 \C_BAR[0:C_AB-1]\ (_ent -1 (_code 11)))(_cnst l))
		(_type (_int ~[0:C_AW-1]wire~ 0 46016 (_array ~wire ((_range  12)))))
		(_port (_int A ~[0:C_AW-1]wire~ 0 46016 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int AValid ~wire 0 46017 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CS ~wire 0 46018 (_arch (_out)))(_net scalared)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate XST_WA 0 46029 (_vif  (_code 6))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#46030_1@ (_arch 1 0 46030 (_prcs 0(_ass)(_simple)(_trgt(2))(_sens(0(_range 5))(1))
	  		)))
	  		(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate PASS_ON_GEN 0 46033 (_vif  (_code 7))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#46034_3@ (_arch 3 0 46034 (_prcs 0(_ass)(_alias ((CS)(AValid)))(_simple)(_trgt(2))(_sens(1))
	  		)))
	  		(@INTERNAL#0_4@ (_int 4 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_pselect_f 15 -1)

)
V 000073 55 39294         1580965250071 axi_pcie_v2_9_2_axi_enhanced_cfg
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axi_enhanced_cfg 0 1508(axi_pcie_v2_9_2_axi_enhanced_cfg 0 1508))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_code a4a2a3f2a8f3f9b1f2a1f2abb7fefca2a1a1f2a3a2a7a6)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 1509 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_BASEADDR ~vector~0 0 1509 \32'hFFFF_FFFF\ (_ent -1 (_cnst \32'hFFFF_FFFF\))))
		(_type (_int ~vector~1 0 1510 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_HIGHADDR ~vector~1 0 1510 \32'h0000_0000\ (_ent -1 (_cnst \32'h0_0000\))))
		(_type (_int ~vector~2 0 1511 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ADDR_WIDTH ~vector~2 0 1511 \12\ (_ent -1 (_cnst \12\))))
		(_type (_int ~vector~3 0 1512 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~3 0 1512 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~4 0 1513 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_MAX_LNK_WDT ~vector~4 0 1513 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~5 0 1514 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ROOT_PORT ~vector~5 0 1514 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~6 0 1515 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RP_BAR_HIDE ~vector~6 0 1515 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~7 0 1516 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int C_LAST_CORE_CAP_ADDR ~vector~7 0 1516 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~8 0 1517 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int C_VSEC_CAP_ADDR ~vector~8 0 1517 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~9 0 1518 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_VSEC_CAP_LAST ~vector~9 0 1518 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~10 0 1519 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int C_VSEC_ID ~vector~10 0 1519 \16'h0000\ (_ent -1 (_cnst \16'h0\))))
		(_type (_int ~vector~11 0 1520 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DEVICE_NUMBER ~vector~11 0 1520 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~12 0 1521 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_NUM_USER_INTR ~vector~12 0 1521 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~13 0 1522 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int C_USER_PTR ~vector~13 0 1522 \16'h0000\ (_ent -1 (_cnst \16'h0\))))
		(_type (_int ~vector~14 0 1523 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_COMP_TIMEOUT ~vector~14 0 1523 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~15 0 1524 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int NO_SLV_ERR ~vector~15 0 1524 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~16 0 1526 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~16 0 1526 \"X7"\ (_ent -1 (_string \V"X7"\))))
		(_type (_int ~vector~17 0 1527 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~17 0 1527 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~18 0 1528 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PTR_WIDTH ~vector~18 0 1528 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~19 0 1530 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REM_WIDTH ~vector~19 0 1530 \C_DATA_WIDTH==128?2:1\ (_ent -1 (_code 9))))
		(_type (_int ~vector~20 0 1531 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_WIDTH ~vector~20 0 1531 \C_FAMILY=="X7"?8:7\ (_ent -1 (_code 10))))
		(_type (_int ~vector~21 0 1533 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int STRB_WIDTH ~vector~21 0 1533 \C_DATA_WIDTH/8\ (_ent -1 (_code 11))))
		(_type (_int ~[31:0]wire~ 0 1540 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int s_axi_ctl_awaddr ~[31:0]wire~ 0 1540 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_awvalid ~wire 0 1541 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_awready ~wire 0 1542 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_wdata ~[31:0]wire~ 0 1545 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 1546 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int s_axi_ctl_wstrb ~[3:0]wire~ 0 1546 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_wvalid ~wire 0 1547 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_wready ~wire 0 1548 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 1551 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int s_axi_ctl_bresp ~[1:0]wire~ 0 1551 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_bvalid ~wire 0 1552 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_bready ~wire 0 1553 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_araddr ~[31:0]wire~ 0 1556 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_arvalid ~wire 0 1557 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_arready ~wire 0 1558 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rdata ~[31:0]wire~ 0 1561 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rresp ~[1:0]wire~ 0 1562 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rvalid ~wire 0 1563 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rready ~wire 0 1564 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ctl_intr ~wire 0 1569 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_NUM_USER_INTR-1:0]wire~ 0 1570 (_array ~wire ((_range  12)))))
		(_port (_int ctl_user_intr ~[C_NUM_USER_INTR-1:0]wire~ 0 1570 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 1575 (_array ~wire ((_range  13)))))
		(_port (_int m_axis_cfg_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 1575 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cfg_tvalid ~wire 0 1576 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cfg_tready ~wire 0 1577 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[STRB_WIDTH-1:0]wire~ 0 1578 (_array ~wire ((_range  14)))))
		(_port (_int m_axis_cfg_tstrb ~[STRB_WIDTH-1:0]wire~ 0 1578 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cfg_tlast ~wire 0 1579 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[21:0]wire~ 0 1580 (_array ~wire ((_dto i 21 i 0)))))
		(_port (_int m_axis_cfg_tuser ~[21:0]wire~ 0 1580 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_msi_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 1585 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_msi_tvalid ~wire 0 1586 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_msi_tready ~wire 0 1587 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_msi_tstrb ~[STRB_WIDTH-1:0]wire~ 0 1588 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_msi_tlast ~wire 0 1589 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_msi_tuser ~[21:0]wire~ 0 1590 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cfg_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 1595 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axis_cfg_tvalid ~wire 0 1596 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axis_cfg_tready ~wire 0 1597 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cfg_tstrb ~[STRB_WIDTH-1:0]wire~ 0 1598 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axis_cfg_tlast ~wire 0 1599 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axis_cfg_tuser ~[3:0]wire~ 0 1600 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_rd_wr_done ~wire 0 1605 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_do ~[31:0]wire~ 0 1606 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_rd_en ~wire 0 1607 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_wr_en ~wire 0 1608 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_wr_readonly ~wire 0 1609 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_wr_rw1c_as_rw ~wire 0 1610 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_di ~[31:0]wire~ 0 1611 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_byte_en ~[3:0]wire~ 0 1612 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[9:0]wire~ 0 1613 (_array ~wire ((_dto i 9 i 0)))))
		(_port (_int cfg_mgmt_dwaddr ~[9:0]wire~ 0 1613 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_CS ~wire 0 1618 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_BE ~[3:0]wire~ 0 1619 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_RNW ~wire 0 1620 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_Addr ~[31:0]wire~ 0 1621 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_Data ~[31:0]wire~ 0 1622 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_RdAck ~wire 0 1623 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_WrAck ~wire 0 1624 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_Data ~[31:0]wire~ 0 1625 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_Error ~wire 0 1626 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 1630 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int cfg_msg_data ~[15:0]wire~ 0 1630 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received ~wire 0 1631 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_err_cor ~wire 0 1632 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_err_non_fatal ~wire 0 1633 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_err_fatal ~wire 0 1634 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_assert_inta ~wire 0 1635 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_assert_intb ~wire 0 1636 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_assert_intc ~wire 0 1637 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_assert_intd ~wire 0 1638 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_deassert_inta ~wire 0 1639 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_deassert_intb ~wire 0 1640 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_deassert_intc ~wire 0 1641 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_deassert_intd ~wire 0 1642 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RP_bridge_en ~wire 0 1645 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_directed_link_width ~[1:0]wire~ 0 1646 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_directed_link_speed ~wire 0 1647 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_directed_link_auton ~wire 0 1648 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_directed_link_change ~[1:0]wire~ 0 1649 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_sel_link_rate ~wire 0 1650 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_received_hot_reset ~wire 0 1651 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_sel_link_width ~[1:0]wire~ 0 1652 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[5:0]wire~ 0 1653 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int pl_ltssm_state ~[5:0]wire~ 0 1653 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_lane_reversal_mode ~[1:0]wire~ 0 1654 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_link_gen2_capable ~wire 0 1655 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_link_upcfg_capable ~wire 0 1656 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int is_msi ~wire 0 1663 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[63:0]wire~ 0 1664 (_array ~wire ((_dto i 63 i 0)))))
		(_port (_int msi_base_addr ~[63:0]wire~ 0 1664 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int np_cpl_pending ~wire 0 1667 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tvalid ~wire 0 1668 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int requester_id ~[15:0]wire~ 0 1669 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_req ~wire 0 1672 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_lnk_up ~wire 0 1675 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_tstr ~wire 0 1676 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_terr_drop ~wire 0 1677 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_recrc_err ~wire 0 1678 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]wire~ 0 1681 (_array ~wire ((_dto i 4 i 0)))))
		(_port (_int cfg_device_number ~[4:0]wire~ 0 1681 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 1682 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int cfg_bus_number ~[7:0]wire~ 0 1682 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int com_sysrst ~wire 0 1687 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int com_iclk ~wire 0 1688 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int com_cclk ~wire 0 1689 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int config_gen_req ~wire 0 1690 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int s_axi_ctl_awaddr_ipic_bridge ~[31:0]wire~ 0 1697 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_awvalid_ipic_bridge ~wire 0 1698 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_awready_ipic_bridge ~wire 0 1699 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_wdata_ipic_bridge ~[31:0]wire~ 0 1700 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_wstrb_ipic_bridge ~[3:0]wire~ 0 1701 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_wvalid_ipic_bridge ~wire 0 1702 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_wready_ipic_bridge ~wire 0 1703 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_bresp_ipic_bridge ~[1:0]wire~ 0 1704 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_bvalid_ipic_bridge ~wire 0 1705 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_bready_ipic_bridge ~wire 0 1706 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_araddr_ipic_bridge ~[31:0]wire~ 0 1707 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_arvalid_ipic_bridge ~wire 0 1708 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_arready_ipic_bridge ~wire 0 1709 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_rdata_ipic_bridge ~[31:0]wire~ 0 1710 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_rresp_ipic_bridge ~[1:0]wire~ 0 1711 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_rvalid_ipic_bridge ~wire 0 1712 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_rready_ipic_bridge ~wire 0 1713 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_awaddr_blk_bridge ~[31:0]wire~ 0 1717 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_awvalid_blk_bridge ~wire 0 1718 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_awready_blk_bridge ~wire 0 1719 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_wdata_blk_bridge ~[31:0]wire~ 0 1720 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_wstrb_blk_bridge ~[3:0]wire~ 0 1721 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_wvalid_blk_bridge ~wire 0 1722 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_wready_blk_bridge ~wire 0 1723 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_bresp_blk_bridge ~[1:0]wire~ 0 1724 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_bvalid_blk_bridge ~wire 0 1725 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_bready_blk_bridge ~wire 0 1726 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_araddr_blk_bridge ~[31:0]wire~ 0 1727 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_arvalid_blk_bridge ~wire 0 1728 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_arready_blk_bridge ~wire 0 1729 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_rdata_blk_bridge ~[31:0]wire~ 0 1730 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_rresp_blk_bridge ~[1:0]wire~ 0 1731 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_rvalid_blk_bridge ~wire 0 1732 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_rready_blk_bridge ~wire 0 1733 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_awaddr_gen_sink ~[31:0]wire~ 0 1737 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_awvalid_gen_sink ~wire 0 1738 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_awready_gen_sink ~wire 0 1739 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_wdata_gen_sink ~[31:0]wire~ 0 1740 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_wstrb_gen_sink ~[3:0]wire~ 0 1741 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_wvalid_gen_sink ~wire 0 1742 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_wready_gen_sink ~wire 0 1743 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_bresp_gen_sink ~[1:0]wire~ 0 1744 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_bvalid_gen_sink ~wire 0 1745 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_bready_gen_sink ~wire 0 1746 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_araddr_gen_sink ~[31:0]wire~ 0 1747 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_arvalid_gen_sink ~wire 0 1748 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_arready_gen_sink ~wire 0 1749 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_rdata_gen_sink ~[31:0]wire~ 0 1750 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_rresp_gen_sink ~[1:0]wire~ 0 1751 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_rvalid_gen_sink ~wire 0 1752 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_rready_gen_sink ~wire 0 1753 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_awaddr_ev_hndlr ~[31:0]wire~ 0 1757 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_awvalid_ev_hndlr ~wire 0 1758 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_awready_ev_hndlr ~wire 0 1759 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_wdata_ev_hndlr ~[31:0]wire~ 0 1760 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_wstrb_ev_hndlr ~[3:0]wire~ 0 1761 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_wvalid_ev_hndlr ~wire 0 1762 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_wready_ev_hndlr ~wire 0 1763 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_bresp_ev_hndlr ~[1:0]wire~ 0 1764 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_bvalid_ev_hndlr ~wire 0 1765 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_bready_ev_hndlr ~wire 0 1766 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_araddr_ev_hndlr ~[31:0]wire~ 0 1767 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_arvalid_ev_hndlr ~wire 0 1768 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_arready_ev_hndlr ~wire 0 1769 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_rdata_ev_hndlr ~[31:0]wire~ 0 1770 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_rresp_ev_hndlr ~[1:0]wire~ 0 1771 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_rvalid_ev_hndlr ~wire 0 1772 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_ctl_rready_ev_hndlr ~wire 0 1773 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[2:0]wire~ 0 1777 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int cpl_status ~[2:0]wire~ 0 1777 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cfg_type ~wire 0 1778 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cfg_timeout ~wire 0 1779 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cfg_mgmt_wr_rw1c_as_rw_o ~wire 0 1780 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cfg_mgmt_wr_readonly_o ~wire 0 1781 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int corr_err_rcvd ~wire 0 1782 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int non_fatal_err_rcvd ~wire 0 1783 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fatal_err_rcvd ~wire 0 1784 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int intx_msg_rcvd ~wire 0 1785 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int msi_msg_rcvd ~wire 0 1786 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int msg_req ~wire 0 1787 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int msg_sent ~wire 0 1788 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slot_power_limit_value ~[7:0]wire~ 0 1789 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slot_power_limit_scale ~[1:0]wire~ 0 1790 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_cfg_tready_gen_sink ~wire 0 1791 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int m_axis_cfg_tready_rp ~wire 0 1792 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_cfg_tready_ev_hndlr ~wire 0 1794 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int intr_fifo_not_empty_o ~wire 0 1796 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int corr_err_in_fifo ~wire 0 1797 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int non_fatal_err_in_fifo ~wire 0 1798 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fatal_err_in_fifo ~wire 0 1799 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int msi_irq ~wire 0 1801 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int msi_irq_sel ~wire 0 1802 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bus2IP_Clk ~wire 0 1804 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bus2IP_Resetn ~wire 0 1805 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bus2IP_RdCE ~wire 0 1806 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Bus2IP_WrCE ~wire 0 1807 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~wire -1 1972 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \3 \ ~wire -1 2216 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#1972_0@ (_int 0 0 1972 (_prcs 0(_ass)(_alias ((\1 \)(intr_fifo_not_empty_o)))(_simple)(_trgt(191))(_sens(181))
			)))
			(@INTERNAL#2216_1@ (_int 1 0 2216 (_prcs 1(_ass)(_alias ((\3 \)(com_sysrst)))(_simple)(_trgt(193))(_sens(92))
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst axi_enhanced_cfg_slave_inst 0 1810 (_ent . axi_pcie_v2_9_2_axi_enhanced_cfg_slave)
		(_gen
			((C_BASEADDR) (C_BASEADDR))
			((C_HIGHADDR) (C_HIGHADDR))
			((C_ADDR_WIDTH) (C_ADDR_WIDTH))
			((C_DATA_WIDTH) (C_DATA_WIDTH))
			((C_MAX_LNK_WDT) (C_MAX_LNK_WDT))
			((C_ROOT_PORT) (C_ROOT_PORT))
			((C_LAST_CORE_CAP_ADDR) (C_LAST_CORE_CAP_ADDR))
			((C_VSEC_CAP_ADDR) (C_VSEC_CAP_ADDR))
			((C_VSEC_CAP_LAST) (C_VSEC_CAP_LAST))
			((C_VSEC_ID) (C_VSEC_ID))
			((C_DEVICE_NUMBER) (C_DEVICE_NUMBER))
			((C_NUM_USER_INTR) (C_NUM_USER_INTR))
			((C_USER_PTR) (C_USER_PTR))
			((NO_SLV_ERR) (NO_SLV_ERR))
			((C_FAMILY) (C_FAMILY))
			((TCQ) (TCQ))
		)
		(_port
			((s_axi_ctl_awaddr) (s_axi_ctl_awaddr))
			((s_axi_ctl_awvalid) (s_axi_ctl_awvalid))
			((s_axi_ctl_awready) (s_axi_ctl_awready))
			((s_axi_ctl_wdata) (s_axi_ctl_wdata))
			((s_axi_ctl_wstrb) (s_axi_ctl_wstrb))
			((s_axi_ctl_wvalid) (s_axi_ctl_wvalid))
			((s_axi_ctl_wready) (s_axi_ctl_wready))
			((s_axi_ctl_bresp) (s_axi_ctl_bresp))
			((s_axi_ctl_bvalid) (s_axi_ctl_bvalid))
			((s_axi_ctl_bready) (s_axi_ctl_bready))
			((s_axi_ctl_araddr) (s_axi_ctl_araddr))
			((s_axi_ctl_arvalid) (s_axi_ctl_arvalid))
			((s_axi_ctl_arready) (s_axi_ctl_arready))
			((s_axi_ctl_rdata) (s_axi_ctl_rdata))
			((s_axi_ctl_rresp) (s_axi_ctl_rresp))
			((s_axi_ctl_rvalid) (s_axi_ctl_rvalid))
			((s_axi_ctl_rready) (s_axi_ctl_rready))
			((s_axi_ctl_awaddr_ipic_bridge) (s_axi_ctl_awaddr_ipic_bridge))
			((s_axi_ctl_awvalid_ipic_bridge) (s_axi_ctl_awvalid_ipic_bridge))
			((s_axi_ctl_awready_ipic_bridge) (s_axi_ctl_awready_ipic_bridge))
			((s_axi_ctl_wdata_ipic_bridge) (s_axi_ctl_wdata_ipic_bridge))
			((s_axi_ctl_wstrb_ipic_bridge) (s_axi_ctl_wstrb_ipic_bridge))
			((s_axi_ctl_wvalid_ipic_bridge) (s_axi_ctl_wvalid_ipic_bridge))
			((s_axi_ctl_wready_ipic_bridge) (s_axi_ctl_wready_ipic_bridge))
			((s_axi_ctl_bresp_ipic_bridge) (s_axi_ctl_bresp_ipic_bridge))
			((s_axi_ctl_bvalid_ipic_bridge) (s_axi_ctl_bvalid_ipic_bridge))
			((s_axi_ctl_bready_ipic_bridge) (s_axi_ctl_bready_ipic_bridge))
			((s_axi_ctl_araddr_ipic_bridge) (s_axi_ctl_araddr_ipic_bridge))
			((s_axi_ctl_arvalid_ipic_bridge) (s_axi_ctl_arvalid_ipic_bridge))
			((s_axi_ctl_arready_ipic_bridge) (s_axi_ctl_arready_ipic_bridge))
			((s_axi_ctl_rdata_ipic_bridge) (s_axi_ctl_rdata_ipic_bridge))
			((s_axi_ctl_rresp_ipic_bridge) (s_axi_ctl_rresp_ipic_bridge))
			((s_axi_ctl_rvalid_ipic_bridge) (s_axi_ctl_rvalid_ipic_bridge))
			((s_axi_ctl_rready_ipic_bridge) (s_axi_ctl_rready_ipic_bridge))
			((s_axi_ctl_awaddr_blk_bridge) (s_axi_ctl_awaddr_blk_bridge))
			((s_axi_ctl_awvalid_blk_bridge) (s_axi_ctl_awvalid_blk_bridge))
			((s_axi_ctl_awready_blk_bridge) (s_axi_ctl_awready_blk_bridge))
			((s_axi_ctl_wdata_blk_bridge) (s_axi_ctl_wdata_blk_bridge))
			((s_axi_ctl_wstrb_blk_bridge) (s_axi_ctl_wstrb_blk_bridge))
			((s_axi_ctl_wvalid_blk_bridge) (s_axi_ctl_wvalid_blk_bridge))
			((s_axi_ctl_wready_blk_bridge) (s_axi_ctl_wready_blk_bridge))
			((s_axi_ctl_bresp_blk_bridge) (s_axi_ctl_bresp_blk_bridge))
			((s_axi_ctl_bvalid_blk_bridge) (s_axi_ctl_bvalid_blk_bridge))
			((s_axi_ctl_bready_blk_bridge) (s_axi_ctl_bready_blk_bridge))
			((s_axi_ctl_araddr_blk_bridge) (s_axi_ctl_araddr_blk_bridge))
			((s_axi_ctl_arvalid_blk_bridge) (s_axi_ctl_arvalid_blk_bridge))
			((s_axi_ctl_arready_blk_bridge) (s_axi_ctl_arready_blk_bridge))
			((s_axi_ctl_rdata_blk_bridge) (s_axi_ctl_rdata_blk_bridge))
			((s_axi_ctl_rresp_blk_bridge) (s_axi_ctl_rresp_blk_bridge))
			((s_axi_ctl_rvalid_blk_bridge) (s_axi_ctl_rvalid_blk_bridge))
			((s_axi_ctl_rready_blk_bridge) (s_axi_ctl_rready_blk_bridge))
			((s_axi_ctl_awaddr_gen_sink) (s_axi_ctl_awaddr_gen_sink))
			((s_axi_ctl_awvalid_gen_sink) (s_axi_ctl_awvalid_gen_sink))
			((s_axi_ctl_awready_gen_sink) (s_axi_ctl_awready_gen_sink))
			((s_axi_ctl_wdata_gen_sink) (s_axi_ctl_wdata_gen_sink))
			((s_axi_ctl_wstrb_gen_sink) (s_axi_ctl_wstrb_gen_sink))
			((s_axi_ctl_wvalid_gen_sink) (s_axi_ctl_wvalid_gen_sink))
			((s_axi_ctl_wready_gen_sink) (s_axi_ctl_wready_gen_sink))
			((s_axi_ctl_bresp_gen_sink) (s_axi_ctl_bresp_gen_sink))
			((s_axi_ctl_bvalid_gen_sink) (s_axi_ctl_bvalid_gen_sink))
			((s_axi_ctl_bready_gen_sink) (s_axi_ctl_bready_gen_sink))
			((s_axi_ctl_araddr_gen_sink) (s_axi_ctl_araddr_gen_sink))
			((s_axi_ctl_arvalid_gen_sink) (s_axi_ctl_arvalid_gen_sink))
			((s_axi_ctl_arready_gen_sink) (s_axi_ctl_arready_gen_sink))
			((s_axi_ctl_rdata_gen_sink) (s_axi_ctl_rdata_gen_sink))
			((s_axi_ctl_rresp_gen_sink) (s_axi_ctl_rresp_gen_sink))
			((s_axi_ctl_rvalid_gen_sink) (s_axi_ctl_rvalid_gen_sink))
			((s_axi_ctl_rready_gen_sink) (s_axi_ctl_rready_gen_sink))
			((s_axi_ctl_awaddr_ev_hndlr) (s_axi_ctl_awaddr_ev_hndlr))
			((s_axi_ctl_awvalid_ev_hndlr) (s_axi_ctl_awvalid_ev_hndlr))
			((s_axi_ctl_awready_ev_hndlr) (s_axi_ctl_awready_ev_hndlr))
			((s_axi_ctl_wdata_ev_hndlr) (s_axi_ctl_wdata_ev_hndlr))
			((s_axi_ctl_wstrb_ev_hndlr) (s_axi_ctl_wstrb_ev_hndlr))
			((s_axi_ctl_wvalid_ev_hndlr) (s_axi_ctl_wvalid_ev_hndlr))
			((s_axi_ctl_wready_ev_hndlr) (s_axi_ctl_wready_ev_hndlr))
			((s_axi_ctl_bresp_ev_hndlr) (s_axi_ctl_bresp_ev_hndlr))
			((s_axi_ctl_bvalid_ev_hndlr) (s_axi_ctl_bvalid_ev_hndlr))
			((s_axi_ctl_bready_ev_hndlr) (s_axi_ctl_bready_ev_hndlr))
			((s_axi_ctl_araddr_ev_hndlr) (s_axi_ctl_araddr_ev_hndlr))
			((s_axi_ctl_arvalid_ev_hndlr) (s_axi_ctl_arvalid_ev_hndlr))
			((s_axi_ctl_arready_ev_hndlr) (s_axi_ctl_arready_ev_hndlr))
			((s_axi_ctl_rdata_ev_hndlr) (s_axi_ctl_rdata_ev_hndlr))
			((s_axi_ctl_rresp_ev_hndlr) (s_axi_ctl_rresp_ev_hndlr))
			((s_axi_ctl_rvalid_ev_hndlr) (s_axi_ctl_rvalid_ev_hndlr))
			((s_axi_ctl_rready_ev_hndlr) (s_axi_ctl_rready_ev_hndlr))
			((ctl_intr) (ctl_intr))
			((ctl_user_intr) (ctl_user_intr))
			((MSI_IRQ_I) (msi_irq))
			((MSI_IRQ_SEL_I) (msi_irq_sel))
			((cfg_type) (cfg_type))
			((cpl_status) (cpl_status))
			((np_cpl_pending) (np_cpl_pending))
			((s_axis_rr_tvalid) (s_axis_rr_tvalid))
			((cfg_timeout) (cfg_timeout))
			((cfg_req) (cfg_req))
			((msg_req) (msg_req))
			((msg_sent) (msg_sent))
			((slot_power_limit_value) (slot_power_limit_value))
			((slot_power_limit_scale) (slot_power_limit_scale))
			((requester_id) (requester_id))
			((cfg_mgmt_wr_rw1c_as_rw_o) (cfg_mgmt_wr_rw1c_as_rw_o))
			((cfg_mgmt_wr_readonly_o) (cfg_mgmt_wr_readonly_o))
			((corr_err_rcvd) (corr_err_rcvd))
			((non_fatal_err_rcvd) (non_fatal_err_rcvd))
			((fatal_err_rcvd) (fatal_err_rcvd))
			((intx_msg_rcvd) (intx_msg_rcvd))
			((msi_msg_rcvd) (msi_msg_rcvd))
			((pl_directed_link_width) (pl_directed_link_width))
			((pl_directed_link_speed) (pl_directed_link_speed))
			((pl_directed_link_auton) (pl_directed_link_auton))
			((pl_directed_link_change) (pl_directed_link_change))
			((pl_sel_link_rate) (pl_sel_link_rate))
			((pl_received_hot_reset) (pl_received_hot_reset))
			((pl_sel_link_width) (pl_sel_link_width))
			((pl_ltssm_state) (pl_ltssm_state))
			((pl_lane_reversal_mode) (pl_lane_reversal_mode))
			((pl_link_gen2_capable) (pl_link_gen2_capable))
			((pl_link_upcfg_capable) (pl_link_upcfg_capable))
			((trn_lnk_up) (trn_lnk_up))
			((trn_tstr) (trn_tstr))
			((trn_terr_drop) (trn_terr_drop))
			((trn_recrc_err) (trn_recrc_err))
			((cfg_device_number) (cfg_device_number))
			((cfg_bus_number) (cfg_bus_number))
			((intr_fifo_empty) (\1 \))
			((corr_err_in_fifo) (corr_err_in_fifo))
			((non_fatal_err_in_fifo) (non_fatal_err_in_fifo))
			((fatal_err_in_fifo) (fatal_err_in_fifo))
			((com_sysrst) (com_sysrst))
			((com_cclk) (com_cclk))
			((config_gen_req) (config_gen_req))
		)
	)
	(_inst axi_enhanced_cfg_gen_sink_inst 0 1985 (_ent . axi_pcie_v2_9_2_axi_enhanced_cfg_gen_sink)
		(_gen
			((C_DATA_WIDTH) (C_DATA_WIDTH))
			((C_FAMILY) (C_FAMILY))
			((C_ROOT_PORT) (C_ROOT_PORT))
			((C_COMP_TIMEOUT) (C_COMP_TIMEOUT))
			((TCQ) (TCQ))
			((REM_WIDTH) (REM_WIDTH))
			((RBAR_WIDTH) (RBAR_WIDTH))
			((STRB_WIDTH) (STRB_WIDTH))
		)
		(_port
			((s_axi_ctl_awaddr) (s_axi_ctl_awaddr_gen_sink))
			((s_axi_ctl_awvalid) (s_axi_ctl_awvalid_gen_sink))
			((s_axi_ctl_awready) (s_axi_ctl_awready_gen_sink))
			((s_axi_ctl_wdata) (s_axi_ctl_wdata_gen_sink))
			((s_axi_ctl_wstrb) (s_axi_ctl_wstrb_gen_sink))
			((s_axi_ctl_wvalid) (s_axi_ctl_wvalid_gen_sink))
			((s_axi_ctl_wready) (s_axi_ctl_wready_gen_sink))
			((s_axi_ctl_bresp) (s_axi_ctl_bresp_gen_sink))
			((s_axi_ctl_bvalid) (s_axi_ctl_bvalid_gen_sink))
			((s_axi_ctl_bready) (s_axi_ctl_bready_gen_sink))
			((s_axi_ctl_araddr) (s_axi_ctl_araddr_gen_sink))
			((s_axi_ctl_arvalid) (s_axi_ctl_arvalid_gen_sink))
			((s_axi_ctl_arready) (s_axi_ctl_arready_gen_sink))
			((s_axi_ctl_rdata) (s_axi_ctl_rdata_gen_sink))
			((s_axi_ctl_rresp) (s_axi_ctl_rresp_gen_sink))
			((s_axi_ctl_rvalid) (s_axi_ctl_rvalid_gen_sink))
			((s_axi_ctl_rready) (s_axi_ctl_rready_gen_sink))
			((m_axis_cfg_tdata) (m_axis_cfg_tdata))
			((m_axis_cfg_tvalid) (m_axis_cfg_tvalid))
			((m_axis_cfg_tready) (m_axis_cfg_tready_rp))
			((m_axis_cfg_tstrb) (m_axis_cfg_tstrb))
			((m_axis_cfg_tlast) (m_axis_cfg_tlast))
			((m_axis_cfg_tuser) (m_axis_cfg_tuser))
			((s_axis_cfg_tdata) (s_axis_cfg_tdata))
			((s_axis_cfg_tvalid) (s_axis_cfg_tvalid))
			((s_axis_cfg_tready) (s_axis_cfg_tready))
			((s_axis_cfg_tstrb) (s_axis_cfg_tstrb))
			((s_axis_cfg_tlast) (s_axis_cfg_tlast))
			((s_axis_cfg_tuser) (s_axis_cfg_tuser))
			((cfg_type) (cfg_type))
			((requester_id) (requester_id))
			((is_msi) (\2 \))
			((msg_req) (msg_req))
			((msg_sent) (msg_sent))
			((slot_power_limit_value) (slot_power_limit_value))
			((slot_power_limit_scale) (slot_power_limit_scale))
			((cpl_status) (cpl_status))
			((cfg_timeout) (cfg_timeout))
			((com_sysrst) (com_sysrst))
			((com_iclk) (com_iclk))
			((com_cclk) (com_cclk))
		)
	)
	(_inst axi_enhanced_cfg_block_bridge_inst 0 2054 (_ent . axi_pcie_v2_9_2_axi_enhanced_cfg_block_bridge)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_ROOT_PORT) (C_ROOT_PORT))
			((C_ADDR_WIDTH) (C_ADDR_WIDTH))
			((C_BASEADDR) (C_BASEADDR))
			((C_HIGHADDR) (C_HIGHADDR))
			((C_RP_BAR_HIDE) (C_RP_BAR_HIDE))
			((TCQ) (TCQ))
		)
		(_port
			((s_axi_ctl_awaddr) (s_axi_ctl_awaddr_blk_bridge))
			((s_axi_ctl_awvalid) (s_axi_ctl_awvalid_blk_bridge))
			((s_axi_ctl_awready) (s_axi_ctl_awready_blk_bridge))
			((s_axi_ctl_wdata) (s_axi_ctl_wdata_blk_bridge))
			((s_axi_ctl_wstrb) (s_axi_ctl_wstrb_blk_bridge))
			((s_axi_ctl_wvalid) (s_axi_ctl_wvalid_blk_bridge))
			((s_axi_ctl_wready) (s_axi_ctl_wready_blk_bridge))
			((s_axi_ctl_bresp) (s_axi_ctl_bresp_blk_bridge))
			((s_axi_ctl_bvalid) (s_axi_ctl_bvalid_blk_bridge))
			((s_axi_ctl_bready) (s_axi_ctl_bready_blk_bridge))
			((s_axi_ctl_araddr) (s_axi_ctl_araddr_blk_bridge))
			((s_axi_ctl_arvalid) (s_axi_ctl_arvalid_blk_bridge))
			((s_axi_ctl_arready) (s_axi_ctl_arready_blk_bridge))
			((s_axi_ctl_rdata) (s_axi_ctl_rdata_blk_bridge))
			((s_axi_ctl_rresp) (s_axi_ctl_rresp_blk_bridge))
			((s_axi_ctl_rvalid) (s_axi_ctl_rvalid_blk_bridge))
			((s_axi_ctl_rready) (s_axi_ctl_rready_blk_bridge))
			((cfg_mgmt_wr_rw1c_as_rw_i) (cfg_mgmt_wr_rw1c_as_rw_o))
			((cfg_mgmt_wr_readonly_i) (cfg_mgmt_wr_readonly_o))
			((cfg_mgmt_rd_wr_done) (cfg_mgmt_rd_wr_done))
			((cfg_mgmt_do) (cfg_mgmt_do))
			((cfg_mgmt_rd_en) (cfg_mgmt_rd_en))
			((cfg_mgmt_wr_en) (cfg_mgmt_wr_en))
			((cfg_mgmt_wr_readonly) (cfg_mgmt_wr_readonly))
			((cfg_mgmt_wr_rw1c_as_rw) (cfg_mgmt_wr_rw1c_as_rw))
			((cfg_mgmt_di) (cfg_mgmt_di))
			((cfg_mgmt_byte_en) (cfg_mgmt_byte_en))
			((cfg_mgmt_dwaddr) (cfg_mgmt_dwaddr))
			((com_sysrst) (com_sysrst))
			((com_iclk) (com_iclk))
			((com_cclk) (com_cclk))
		)
	)
	(_inst axi_enhanced_cfg_event_handler_inst 0 2109 (_ent . axi_pcie_v2_9_2_axi_enhanced_cfg_event_handler)
		(_gen
			((C_DATA_WIDTH) (C_DATA_WIDTH))
			((C_FAMILY) (C_FAMILY))
			((C_ROOT_PORT) (C_ROOT_PORT))
			((C_VSEC_CAP_ADDR) (C_VSEC_CAP_ADDR))
			((TCQ) (TCQ))
			((PTR_WIDTH) (PTR_WIDTH))
			((REM_WIDTH) (REM_WIDTH))
			((RBAR_WIDTH) (RBAR_WIDTH))
			((STRB_WIDTH) (STRB_WIDTH))
		)
		(_port
			((s_axi_ctl_awaddr) (s_axi_ctl_awaddr_ev_hndlr))
			((s_axi_ctl_awvalid) (s_axi_ctl_awvalid_ev_hndlr))
			((s_axi_ctl_awready) (s_axi_ctl_awready_ev_hndlr))
			((s_axi_ctl_wdata) (s_axi_ctl_wdata_ev_hndlr))
			((s_axi_ctl_wstrb) (s_axi_ctl_wstrb_ev_hndlr))
			((s_axi_ctl_wvalid) (s_axi_ctl_wvalid_ev_hndlr))
			((s_axi_ctl_wready) (s_axi_ctl_wready_ev_hndlr))
			((s_axi_ctl_bresp) (s_axi_ctl_bresp_ev_hndlr))
			((s_axi_ctl_bvalid) (s_axi_ctl_bvalid_ev_hndlr))
			((s_axi_ctl_bready) (s_axi_ctl_bready_ev_hndlr))
			((s_axi_ctl_araddr) (s_axi_ctl_araddr_ev_hndlr))
			((s_axi_ctl_arvalid) (s_axi_ctl_arvalid_ev_hndlr))
			((s_axi_ctl_arready) (s_axi_ctl_arready_ev_hndlr))
			((s_axi_ctl_rdata) (s_axi_ctl_rdata_ev_hndlr))
			((s_axi_ctl_rresp) (s_axi_ctl_rresp_ev_hndlr))
			((s_axi_ctl_rvalid) (s_axi_ctl_rvalid_ev_hndlr))
			((s_axi_ctl_rready) (s_axi_ctl_rready_ev_hndlr))
			((m_axis_cfg_tdata) (m_axis_msi_tdata))
			((m_axis_cfg_tvalid) (m_axis_msi_tvalid))
			((m_axis_cfg_tready) (m_axis_msi_tready))
			((m_axis_cfg_tstrb) (m_axis_msi_tstrb))
			((m_axis_cfg_tlast) (m_axis_msi_tlast))
			((m_axis_cfg_tuser) (m_axis_msi_tuser))
			((cfg_msg_data) (cfg_msg_data))
			((cfg_msg_received) (cfg_msg_received))
			((cfg_msg_received_err_cor) (cfg_msg_received_err_cor))
			((cfg_msg_received_err_non_fatal) (cfg_msg_received_err_non_fatal))
			((cfg_msg_received_err_fatal) (cfg_msg_received_err_fatal))
			((cfg_msg_received_assert_inta) (cfg_msg_received_assert_inta))
			((cfg_msg_received_assert_intb) (cfg_msg_received_assert_intb))
			((cfg_msg_received_assert_intc) (cfg_msg_received_assert_intc))
			((cfg_msg_received_assert_intd) (cfg_msg_received_assert_intd))
			((cfg_msg_received_deassert_inta) (cfg_msg_received_deassert_inta))
			((cfg_msg_received_deassert_intb) (cfg_msg_received_deassert_intb))
			((cfg_msg_received_deassert_intc) (cfg_msg_received_deassert_intc))
			((cfg_msg_received_deassert_intd) (cfg_msg_received_deassert_intd))
			((trn_lnk_up) (trn_lnk_up))
			((RP_bridge_en) (RP_bridge_en))
			((pl_ltssm_state) (pl_ltssm_state))
			((is_msi) (is_msi))
			((msi_base_addr) (msi_base_addr))
			((corr_err_rcvd) (corr_err_rcvd))
			((non_fatal_err_rcvd) (non_fatal_err_rcvd))
			((fatal_err_rcvd) (fatal_err_rcvd))
			((intx_msg_rcvd) (intx_msg_rcvd))
			((msi_msg_rcvd) (msi_msg_rcvd))
			((intr_fifo_not_empty_o) (intr_fifo_not_empty_o))
			((corr_err_in_fifo) (corr_err_in_fifo))
			((non_fatal_err_in_fifo) (non_fatal_err_in_fifo))
			((fatal_err_in_fifo) (fatal_err_in_fifo))
			((p_ctl_intr) (ctl_intr))
			((MSI_IRQ_O) (msi_irq))
			((MSI_IRQ_SEL_O) (msi_irq_sel))
			((com_sysrst) (com_sysrst))
			((com_iclk) (com_iclk))
			((com_cclk) (com_cclk))
		)
	)
	(_inst axi_lite_ipif_inst 0 2197 (_ent . axi_pcie_v2_9_2_axi_lite_ipif)
		(_gen
			((C_S_AXI_DATA_WIDTH) ())
			((C_S_AXI_ADDR_WIDTH) ())
			((C_S_AXI_MIN_SIZE) (_cnst \32'h0_00FF\))
			((C_USE_WSTRB) (_cnst \1\))
			((C_DPHASE_TIMEOUT) ())
			((C_NUM_ADDRESS_RANGES) (_cnst \1\))
			((C_TOTAL_NUM_CE) (_cnst \1\))
			((C_ARD_ADDR_RANGE_ARRAY) (_code  15))
			((C_ARD_NUM_CE_ARRAY) ())
			((C_FAMILY) (C_FAMILY))
			((TCQ) (TCQ))
		)
		(_port
			((S_AXI_ACLK) (com_cclk))
			((S_AXI_ARESETN) (\3 \))
			((S_AXI_AWADDR) (s_axi_ctl_awaddr_ipic_bridge))
			((S_AXI_AWVALID) (s_axi_ctl_awvalid_ipic_bridge))
			((S_AXI_AWREADY) (s_axi_ctl_awready_ipic_bridge))
			((S_AXI_WDATA) (s_axi_ctl_wdata_ipic_bridge))
			((S_AXI_WSTRB) (s_axi_ctl_wstrb_ipic_bridge))
			((S_AXI_WVALID) (s_axi_ctl_wvalid_ipic_bridge))
			((S_AXI_WREADY) (s_axi_ctl_wready_ipic_bridge))
			((S_AXI_BRESP) (s_axi_ctl_bresp_ipic_bridge))
			((S_AXI_BVALID) (s_axi_ctl_bvalid_ipic_bridge))
			((S_AXI_BREADY) (s_axi_ctl_bready_ipic_bridge))
			((S_AXI_ARADDR) (s_axi_ctl_araddr_ipic_bridge))
			((S_AXI_ARVALID) (s_axi_ctl_arvalid_ipic_bridge))
			((S_AXI_ARREADY) (s_axi_ctl_arready_ipic_bridge))
			((S_AXI_RDATA) (s_axi_ctl_rdata_ipic_bridge))
			((S_AXI_RRESP) (s_axi_ctl_rresp_ipic_bridge))
			((S_AXI_RVALID) (s_axi_ctl_rvalid_ipic_bridge))
			((S_AXI_RREADY) (s_axi_ctl_rready_ipic_bridge))
			((Bus2IP_Clk) (Bus2IP_Clk))
			((Bus2IP_Resetn) (Bus2IP_Resetn))
			((Bus2IP_Addr) (Bus2IP_Addr))
			((Bus2IP_RNW) (Bus2IP_RNW))
			((Bus2IP_BE) (Bus2IP_BE))
			((Bus2IP_CS) (Bus2IP_CS))
			((Bus2IP_RdCE) (Bus2IP_RdCE))
			((Bus2IP_WrCE) (Bus2IP_WrCE))
			((Bus2IP_Data) (Bus2IP_Data))
			((IP2Bus_Data) (IP2Bus_Data))
			((IP2Bus_WrAck) (IP2Bus_WrAck))
			((IP2Bus_RdAck) (IP2Bus_RdAck))
			((IP2Bus_Error) (IP2Bus_Error))
		)
	)
	(_generate root_port 0 2253 (_vif  (_code 7))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2258_3@ (_arch 3 0 2258 (_prcs 0(_ass)(_alias ((m_axis_cfg_tready)(m_axis_cfg_tready_rp)))(_simple)(_trgt(21))(_sens(179))
	  		)))
	  		(@INTERNAL#0_4@ (_int 4 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate end_point 0 2261 (_vif  (_code 8))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2263_5@ (_arch 5 0 2263 (_prcs 0(_ass)(_simple)(_trgt(21))
	  		)))
	  		(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_axi_enhanced_cfg 16 -1)

)
V 000079 55 25443         1580965250073 axi_pcie_v2_9_2_axi_enhanced_cfg_slave
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axi_enhanced_cfg_slave 0 4892(axi_pcie_v2_9_2_axi_enhanced_cfg_slave 0 4892))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 17))
	(_code a4a2a3f2a8f3f9b1f2abf6a7b7fefca2a1a1f2a3a2a7a6)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 4893 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_BASEADDR ~vector~0 0 4893 \32'hFFFF_FFFF\ (_ent -1 (_cnst \32'hFFFF_FFFF\))))
		(_type (_int ~vector~1 0 4894 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_HIGHADDR ~vector~1 0 4894 \32'h0000_0000\ (_ent -1 (_cnst \32'h0_0000\))))
		(_type (_int ~vector~2 0 4895 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ADDR_WIDTH ~vector~2 0 4895 \12\ (_ent -1 (_cnst \12\))))
		(_type (_int ~vector~3 0 4896 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~3 0 4896 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~4 0 4897 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_MAX_LNK_WDT ~vector~4 0 4897 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~5 0 4898 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ROOT_PORT ~vector~5 0 4898 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~6 0 4899 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int C_LAST_CORE_CAP_ADDR ~vector~6 0 4899 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~7 0 4900 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int C_VSEC_CAP_ADDR ~vector~7 0 4900 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~8 0 4901 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_VSEC_CAP_LAST ~vector~8 0 4901 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~9 0 4902 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int C_VSEC_ID ~vector~9 0 4902 \16'h0000\ (_ent -1 (_cnst \16'h0\))))
		(_type (_int ~vector~10 0 4903 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DEVICE_NUMBER ~vector~10 0 4903 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~11 0 4904 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_NUM_USER_INTR ~vector~11 0 4904 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~12 0 4905 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int C_USER_PTR ~vector~12 0 4905 \16'h0000\ (_ent -1 (_cnst \16'h0\))))
		(_type (_int ~vector~13 0 4906 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~13 0 4906 \"X7"\ (_ent -1 (_string \V"X7"\))))
		(_type (_int ~vector~14 0 4907 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int NO_SLV_ERR ~vector~14 0 4907 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~15 0 4909 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~15 0 4909 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~16 0 5188 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~16 0 5188 \3'b000\ (_ent -1 (_cnst \3'b0\)))(_cnst l))
		(_type (_int ~vector~17 0 5189 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BLK_BRIDGE ~vector~17 0 5189 \3'b001\ (_ent -1 (_cnst \3'b01\)))(_cnst l))
		(_type (_int ~vector~18 0 5190 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CFG_SLAVE ~vector~18 0 5190 \3'b010\ (_ent -1 (_cnst \3'b010\)))(_cnst l))
		(_type (_int ~vector~19 0 5191 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EVENT_HNDLR ~vector~19 0 5191 \3'b011\ (_ent -1 (_cnst \3'b011\)))(_cnst l))
		(_type (_int ~vector~20 0 5192 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IPIC_BRIDGE ~vector~20 0 5192 \3'b100\ (_ent -1 (_cnst \3'b100\)))(_cnst l))
		(_type (_int ~vector~21 0 5193 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN_SINK ~vector~21 0 5193 \3'b101\ (_ent -1 (_cnst \3'b101\)))(_cnst l))
		(_type (_int ~vector~22 0 5194 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLVERR_RESP ~vector~22 0 5194 \3'b110\ (_ent -1 (_cnst \3'b110\)))(_cnst l))
		(_type (_int ~vector~23 0 5195 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RSVD_SPACE ~vector~23 0 5195 \3'b111\ (_ent -1 (_cnst \3'b111\)))(_cnst l))
		(_type (_int ~[31:0]wire~ 0 4916 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int s_axi_ctl_awaddr ~[31:0]wire~ 0 4916 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_awvalid ~wire 0 4917 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_awready ~reg 0 4918 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_wdata ~[31:0]wire~ 0 4921 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[3:0]wire~ 0 4922 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int s_axi_ctl_wstrb ~[3:0]wire~ 0 4922 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_wvalid ~wire 0 4923 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_wready ~reg 0 4924 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[1:0]reg~ 0 4927 (_array ~reg ((_dto i 1 i 0)))))
		(_port (_int s_axi_ctl_bresp ~[1:0]reg~ 0 4927 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_bvalid ~reg 0 4928 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_bready ~wire 0 4929 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_araddr ~[31:0]wire~ 0 4932 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_arvalid ~wire 0 4933 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_arready ~reg 0 4934 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[31:0]reg~ 0 4937 (_array ~reg ((_dto i 31 i 0)))))
		(_port (_int s_axi_ctl_rdata ~[31:0]reg~ 0 4937 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_rresp ~[1:0]reg~ 0 4938 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_rvalid ~reg 0 4939 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_rready ~wire 0 4940 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_awaddr_ipic_bridge ~[31:0]reg~ 0 4947 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_awvalid_ipic_bridge ~reg 0 4948 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_awready_ipic_bridge ~wire 0 4949 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_wdata_ipic_bridge ~[31:0]reg~ 0 4952 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[3:0]reg~ 0 4953 (_array ~reg ((_dto i 3 i 0)))))
		(_port (_int s_axi_ctl_wstrb_ipic_bridge ~[3:0]reg~ 0 4953 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_wvalid_ipic_bridge ~reg 0 4954 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_wready_ipic_bridge ~wire 0 4955 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]wire~ 0 4958 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int s_axi_ctl_bresp_ipic_bridge ~[1:0]wire~ 0 4958 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_bvalid_ipic_bridge ~wire 0 4959 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_bready_ipic_bridge ~reg 0 4960 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_araddr_ipic_bridge ~[31:0]reg~ 0 4963 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_arvalid_ipic_bridge ~reg 0 4964 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_arready_ipic_bridge ~wire 0 4965 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_rdata_ipic_bridge ~[31:0]wire~ 0 4968 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_rresp_ipic_bridge ~[1:0]wire~ 0 4969 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_rvalid_ipic_bridge ~wire 0 4970 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_rready_ipic_bridge ~reg 0 4971 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_awaddr_blk_bridge ~[31:0]reg~ 0 4978 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_awvalid_blk_bridge ~reg 0 4979 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_awready_blk_bridge ~wire 0 4980 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_wdata_blk_bridge ~[31:0]reg~ 0 4983 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_wstrb_blk_bridge ~[3:0]reg~ 0 4984 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_wvalid_blk_bridge ~reg 0 4985 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_wready_blk_bridge ~wire 0 4986 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_bresp_blk_bridge ~[1:0]wire~ 0 4989 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_bvalid_blk_bridge ~wire 0 4990 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_bready_blk_bridge ~reg 0 4991 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_araddr_blk_bridge ~[31:0]reg~ 0 4994 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_arvalid_blk_bridge ~reg 0 4995 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_arready_blk_bridge ~wire 0 4996 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_rdata_blk_bridge ~[31:0]wire~ 0 4999 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_rresp_blk_bridge ~[1:0]wire~ 0 5000 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_rvalid_blk_bridge ~wire 0 5001 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_rready_blk_bridge ~reg 0 5002 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_awaddr_gen_sink ~[31:0]reg~ 0 5009 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_awvalid_gen_sink ~reg 0 5010 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_awready_gen_sink ~wire 0 5011 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_wdata_gen_sink ~[31:0]reg~ 0 5014 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_wstrb_gen_sink ~[3:0]reg~ 0 5015 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_wvalid_gen_sink ~reg 0 5016 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_wready_gen_sink ~wire 0 5017 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_bresp_gen_sink ~[1:0]wire~ 0 5020 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_bvalid_gen_sink ~wire 0 5021 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_bready_gen_sink ~reg 0 5022 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_araddr_gen_sink ~[31:0]reg~ 0 5025 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_arvalid_gen_sink ~reg 0 5026 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_arready_gen_sink ~wire 0 5027 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_rdata_gen_sink ~[31:0]wire~ 0 5030 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_rresp_gen_sink ~[1:0]wire~ 0 5031 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_rvalid_gen_sink ~wire 0 5032 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_rready_gen_sink ~reg 0 5033 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_awaddr_ev_hndlr ~[31:0]reg~ 0 5040 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_awvalid_ev_hndlr ~reg 0 5041 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_awready_ev_hndlr ~wire 0 5042 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_wdata_ev_hndlr ~[31:0]reg~ 0 5045 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_wstrb_ev_hndlr ~[3:0]reg~ 0 5046 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_wvalid_ev_hndlr ~reg 0 5047 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_wready_ev_hndlr ~wire 0 5048 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_bresp_ev_hndlr ~[1:0]wire~ 0 5051 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_bvalid_ev_hndlr ~wire 0 5052 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_bready_ev_hndlr ~reg 0 5053 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_araddr_ev_hndlr ~[31:0]reg~ 0 5056 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_arvalid_ev_hndlr ~reg 0 5057 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_arready_ev_hndlr ~wire 0 5058 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_rdata_ev_hndlr ~[31:0]wire~ 0 5061 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_rresp_ev_hndlr ~[1:0]wire~ 0 5062 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_rvalid_ev_hndlr ~wire 0 5063 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_rready_ev_hndlr ~reg 0 5064 (_arch (_out)))(_reg)(_flags2))
		(_port (_int ctl_intr ~wire 0 5069 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_NUM_USER_INTR-1:0]wire~ 0 5070 (_array ~wire ((_range  33)))))
		(_port (_int ctl_user_intr ~[C_NUM_USER_INTR-1:0]wire~ 0 5070 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int MSI_IRQ_I ~wire 0 5071 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int MSI_IRQ_SEL_I ~wire 0 5072 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cfg_type ~reg 0 5077 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[2:0]wire~ 0 5078 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int cpl_status ~[2:0]wire~ 0 5078 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int np_cpl_pending ~wire 0 5079 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_rr_tvalid ~wire 0 5080 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cfg_timeout ~wire 0 5081 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cfg_req ~reg 0 5082 (_arch (_out)))(_reg)(_flags2))
		(_port (_int msg_req ~reg 0 5083 (_arch (_out)))(_reg)(_flags2))
		(_port (_int msg_sent ~wire 0 5084 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[7:0]reg~ 0 5085 (_array ~reg ((_dto i 7 i 0)))))
		(_port (_int slot_power_limit_value ~[7:0]reg~ 0 5085 (_arch (_out)))(_reg)(_flags2))
		(_port (_int slot_power_limit_scale ~[1:0]reg~ 0 5086 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~ 0 5087 (_array ~reg ((_dto i 15 i 0)))))
		(_port (_int requester_id ~[15:0]reg~ 0 5087 (_arch (_out)))(_reg)(_flags2))
		(_port (_int cfg_mgmt_wr_rw1c_as_rw_o ~reg 0 5088 (_arch (_out)))(_reg)(_flags1))
		(_port (_int cfg_mgmt_wr_readonly_o ~reg 0 5089 (_arch (_out)))(_reg)(_flags1))
		(_port (_int corr_err_rcvd ~wire 0 5090 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int non_fatal_err_rcvd ~wire 0 5091 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int fatal_err_rcvd ~wire 0 5092 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int intx_msg_rcvd ~wire 0 5093 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int msi_msg_rcvd ~wire 0 5094 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pl_directed_link_width ~[1:0]reg~ 0 5095 (_arch (_out)))(_reg)(_flags1))
		(_port (_int pl_directed_link_speed ~reg 0 5096 (_arch (_out)))(_reg)(_flags1))
		(_port (_int pl_directed_link_auton ~reg 0 5097 (_arch (_out)))(_reg)(_flags1))
		(_port (_int pl_directed_link_change ~[1:0]wire~ 0 5098 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pl_sel_link_rate ~wire 0 5099 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_received_hot_reset ~wire 0 5100 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pl_sel_link_width ~[1:0]wire~ 0 5101 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[5:0]wire~ 0 5102 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int pl_ltssm_state ~[5:0]wire~ 0 5102 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_lane_reversal_mode ~[1:0]wire~ 0 5103 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_link_gen2_capable ~wire 0 5104 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_link_upcfg_capable ~wire 0 5105 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_lnk_up ~wire 0 5106 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_tstr ~wire 0 5107 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trn_terr_drop ~wire 0 5108 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trn_recrc_err ~wire 0 5109 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[4:0]wire~ 0 5110 (_array ~wire ((_dto i 4 i 0)))))
		(_port (_int cfg_device_number ~[4:0]wire~ 0 5110 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 5111 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int cfg_bus_number ~[7:0]wire~ 0 5111 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int intr_fifo_empty ~wire 0 5112 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int corr_err_in_fifo ~wire 0 5113 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int non_fatal_err_in_fifo ~wire 0 5114 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int fatal_err_in_fifo ~wire 0 5115 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int com_sysrst ~wire 0 5120 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int com_cclk ~wire 0 5121 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int config_gen_req ~reg 0 5122 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int vsec_cap ~[31:0]wire~ 0 5126 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int vsec_header ~[31:0]wire~ 0 5127 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int bridge_info ~[31:0]wire~ 0 5128 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int bridge_status_control ~[31:0]wire~ 0 5129 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int interrupt_decode ~[31:0]reg~ 0 5130 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int interrupt_mask ~[31:0]reg~ 0 5131 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int bus_location ~[31:0]wire~ 0 5132 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int phy_status_control ~[31:0]wire~ 0 5133 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int gen2_present ~wire 0 5135 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rp_present ~wire 0 5136 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ecam_size ~[2:0]wire~ 0 5137 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[11:0]wire~ 0 5138 (_array ~wire ((_dto i 11 i 0)))))
		(_sig (_int last_core_cap_addr ~[11:0]wire~ 0 5138 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int device_number ~[4:0]wire~ 0 5139 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int blk_bus_number ~[7:0]reg~ 0 5140 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int axi_lite_intf_busy ~reg 0 5143 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int wait_for_idle ~reg 0 5144 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int global_intr_disable ~reg 0 5146 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int port_number ~[7:0]reg~ 0 5147 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int trn_lnk_up_d ~reg 0 5148 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int pl_received_hot_reset_d ~reg 0 5149 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int trn_recrc_err_d ~reg 0 5150 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[C_NUM_USER_INTR-1:0]reg~ 0 5151 (_array ~reg ((_range  34)))))
		(_sig (_int ctl_user_intr_d ~[C_NUM_USER_INTR-1:0]reg~ 0 5151 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int request_type ~reg 0 5153 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int override_last_core_cap ~reg 0 5154 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int ready_is_given ~reg 0 5155 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int pl_directed_link_change_d ~[1:0]reg~ 0 5156 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[2:0]reg~ 0 5186 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int state ~[2:0]reg~ 0 5186 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#5197,5199,5201,5213,5232_0@ (_arch 0 0 5197 (_prcs 0(_ass)(_simple)(_trgt(142)(141)(140)(132)(143))
			)))
			(@ASSIGN#5203_1@ (_arch 1 0 5203 (_prcs 3(_ass)(_simple)(_trgt(139))(_sens(116))
			)))
			(@ASSIGN#5208_2@ (_arch 2 0 5208 (_prcs 4(_ass)(_simple)(_trgt(131))(_sens(142))
			)))
			(@ASSIGN#5221_3@ (_arch 3 0 5221 (_prcs 6(_ass)(_simple)(_trgt(133))(_sens(141)(117)(140)(139))
			)))
			(@ASSIGN#5230_4@ (_arch 4 0 5230 (_prcs 7(_ass)(_simple)(_trgt(134))(_sens(101)(100)(147))
			)))
			(@ASSIGN#5265_5@ (_arch 5 0 5265 (_prcs 9(_ass)(_simple)(_trgt(138))(_sens(156)(109)(108)(107)(118)(115)(114)(113)(111))
			)))
			(@ASSIGN#5267_6@ (_arch 6 0 5267 (_prcs 10(_ass)(_simple)(_trgt(110))(_sens(156))
			)))
			(@ASSIGN#5273_7@ (_arch 7 0 5273 (_prcs 11(_ass)(_simple)(_trgt(85))(_sens(147)(135)(136))
			)))
			(@INTERNAL#0_8@ (_int 8 0 0 0 (_prcs 12 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate genblk1 0 5236 (_vif  (_code 29))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#5242_9@ (_arch 9 0 5242 (_prcs 0(_ass)(_simple)(_trgt(137))(_sens(148)(144)(143))
	  		)))
	  		(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate \*5addcondBlock \ 0 5244 (_vif  (_code 30) (_addcondblock))
	  (_block genblk1 0 5244
	    (_object
	      (_subprogram

	      )
	      (_prcs
	      	(@ASSIGN#5250_11@ (_arch 11 0 5250 (_prcs 0(_ass)(_simple)(_trgt(137))(_sens(148)(123)(122))
	      	)))
	      	(@INTERNAL#0_12@ (_int 12 0 0 0 (_prcs 1 (_virtual))))
	      )
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate root_port 0 5277 (_vif  (_code 31))
	  (_object
	  	(_type (_int ~[7:0]reg~ 0 5281 (_array ~reg ((_dto i 7 i 0)))))
	  	(_sig (_int secondary_bus_number ~[7:0]reg~ 0 5281 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int subordinate_bus_number ~[7:0]reg~ 0 5282 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int msg_tlp_valid ~reg 0 5283 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int schedule_msg_tlp ~reg 0 5284 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int slot_cap_updated ~reg 0 5285 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int msg_tlp_valid_d ~reg 0 5286 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int msg_sent_d ~reg 0 5287 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int assert_valid ~reg 0 5288 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~integer~S 0 5289 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
	  	(_sig (_int i ~integer~S 0 5289 (_arch (_uni)))(_reg integer)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#5291,5534_13@ (_arch 13 0 5291 (_prcs 0(_trgt(153)(157)(94)(95)(97)(98)(145)(154)(144)(158)(159)(89)(160)(162)(130)(97(0))(97(d_7_1))(98(0))(98(1))(2)(6)(7)(8)(12)(13)(14)(15)(51)(52)(54)(55)(56)(60)(61)(62)(67)(34)(35)(37)(38)(39)(43)(44)(45)(50)(68)(69)(71)(72)(73)(77)(78)(79)(84)(17)(18)(20)(21)(22)(26)(27)(28)(33)(135)(136)(149)(151)(152)(150)(147)(148)(99)(100)(101)(107)(108)(109)(156)(155)(161)(163)(165)(164)(146)(13(d_31_20))(13(d_19_0))(135(d_7_0))(135(8))(135(9))(135(10))(135(11))(135(d_15_12))(135(16))(135(17))(135(d_23_18))(135(d_31_24))(136(0))(136(1))(136(2))(136(d_7_5))(136(d_11_8))(136(d_17_16))(136(_range 17))(136(d_23_20))(136(_range 20))(135(0))(135(1))(135(2))(135(d_7_5))(166))(_read(129)(128)(145)(161)(11)(10(d_27_20))(144)(10(d_19_15))(143)(10(d_11_0))(91)(92)(158)(159)(1)(5)(0(d_27_20))(0(d_19_15))(0(d_11_0))(4(0))(3(d_7_0))(4(1))(3(d_15_8))(4(2))(3(d_23_16))(3(7))(97(0))(3(d_14_8))(97(d_7_1))(3(15))(98(0))(3(16))(98(1))(8)(9)(15)(16)(59)(60)(162)(157)(153)(0)(42)(146)(36)(3)(4)(40)(41)(10)(49)(46)(154)(47(d_19_0))(47)(48)(155)(2)(3(8))(147)(100)(3(17))(101)(135(d_7_0))(135(8))(125)(3(9))(135(9))(126)(3(10))(135(10))(127)(3(11))(135(11))(3(d_15_12))(135(d_15_12))(88)(124)(135(16))(135(17))(3(d_23_18))(135(d_23_18))(4(3))(3(d_31_24))(135(d_31_24))(3(0))(136(0))(3(1))(136(1))(3(2))(136(2))(3(d_7_5))(136(d_7_5))(3(d_11_8))(136(d_11_8))(3(d_17_16))(136(d_17_16))(3(_range 18))(136(_range 19))(3(d_23_20))(136(d_23_20))(3(_range 21))(136(_range 22))(148)(107)(3(18))(108)(3(19))(109)(3(d_21_20))(156)(12)(131)(132)(133)(134)(135)(136)(137)(138)(76)(70)(74)(75)(83)(80)(81)(82)(25)(19)(23)(24)(32)(29)(30)(31)(95)(165)(53)(57)(58)(66)(63)(64)(65)(6)(118)(121)(86)(149)(151)(119)(120)(90)(93)(102)(103)(104)(105)(106)(87)(166)(152)(160)(163)(164)(96)(114))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate end_point 0 6399 (_vif  (_code 32))
	  (_object
	  	(_type (_int ~integer~S 0 6401 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
	  	(_sig (_int i ~integer~S 0 6401 (_arch (_uni)))(_reg integer)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#6403,6514_15@ (_arch 15 0 6403 (_prcs 0(_trgt(153)(157)(145)(154)(130)(2)(6)(7)(8)(12)(13)(14)(15)(51)(52)(54)(55)(56)(60)(61)(62)(67)(34)(35)(37)(38)(39)(43)(44)(45)(50)(68)(69)(71)(72)(73)(77)(78)(79)(84)(17)(18)(20)(21)(22)(26)(27)(28)(33)(135)(136)(149)(151)(150)(152)(147)(148)(94)(95)(89)(144)(97)(98)(99)(100)(101)(107)(108)(109)(156)(155)(146)(13(d_31_20))(13(d_19_0))(135(d_7_0))(135(d_15_8))(135(d_23_16))(135(d_31_24))(136(0))(136(1))(136(d_3_2))(136(_range 23))(136(d_23_20))(136(_range 26))(135(0))(135(1))(135(2))(135(3))(167))(_read(129)(128)(145)(11)(10(d_11_0))(1)(5)(0(d_11_0))(8)(9)(15)(16)(157)(153)(0)(42)(146)(36)(3)(4)(40)(41)(10)(49)(46)(154)(47(d_19_0))(47)(48)(155)(2)(4(1))(3(8))(147)(4(2))(3(16))(100)(3(17))(101)(4(0))(3(d_7_0))(135(d_7_0))(3(d_15_8))(135(d_15_8))(3(d_23_16))(135(d_23_16))(4(3))(3(d_31_24))(135(d_31_24))(3(0))(136(0))(3(1))(136(1))(3(d_3_2))(136(d_3_2))(3(_range 24))(136(_range 25))(3(d_23_20))(136(d_23_20))(3(_range 27))(136(_range 28))(148)(3(d_17_16))(107)(3(18))(108)(3(19))(109)(3(d_21_20))(156)(12)(131)(132)(133)(134)(135)(136)(137)(138)(76)(70)(74)(75)(83)(80)(81)(82)(25)(19)(23)(24)(32)(29)(30)(31)(118)(121)(112)(86)(149)(151)(119)(120)(150)(167)(152)(114))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_16@ (_int 16 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_axi_enhanced_cfg_slave 100 -1)

)
V 000082 55 11020         1580965250075 axi_pcie_v2_9_2_axi_enhanced_cfg_gen_sink
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axi_enhanced_cfg_gen_sink 0 4169(axi_pcie_v2_9_2_axi_enhanced_cfg_gen_sink 0 4169))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_code c3c5c497c8949ed695c69193d0999bc5c6c695c4c5c0c1)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 4170 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~0 0 4170 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~1 0 4171 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~1 0 4171 \"X7"\ (_ent -1 (_string \V"X7"\))))
		(_type (_int ~vector~2 0 4172 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ROOT_PORT ~vector~2 0 4172 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~3 0 4173 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_COMP_TIMEOUT ~vector~3 0 4173 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~4 0 4175 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~4 0 4175 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~5 0 4177 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REM_WIDTH ~vector~5 0 4177 \C_DATA_WIDTH==128?2:1\ (_ent -1 (_code 20))))
		(_type (_int ~vector~6 0 4178 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_WIDTH ~vector~6 0 4178 \C_FAMILY=="X7"?8:7\ (_ent -1 (_code 21))))
		(_type (_int ~vector~7 0 4180 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int STRB_WIDTH ~vector~7 0 4180 \C_DATA_WIDTH/8\ (_ent -1 (_code 22))))
		(_type (_int ~[31:0]wire~ 0 4187 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int s_axi_ctl_awaddr ~[31:0]wire~ 0 4187 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_awvalid ~wire 0 4188 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_awready ~reg 0 4189 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_wdata ~[31:0]wire~ 0 4192 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[3:0]wire~ 0 4193 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int s_axi_ctl_wstrb ~[3:0]wire~ 0 4193 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_wvalid ~wire 0 4194 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_wready ~reg 0 4195 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[1:0]reg~ 0 4198 (_array ~reg ((_dto i 1 i 0)))))
		(_port (_int s_axi_ctl_bresp ~[1:0]reg~ 0 4198 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_bvalid ~reg 0 4199 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_bready ~wire 0 4200 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_araddr ~[31:0]wire~ 0 4203 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_arvalid ~wire 0 4204 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_arready ~reg 0 4205 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[31:0]reg~ 0 4208 (_array ~reg ((_dto i 31 i 0)))))
		(_port (_int s_axi_ctl_rdata ~[31:0]reg~ 0 4208 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_rresp ~[1:0]reg~ 0 4209 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_rvalid ~reg 0 4210 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_rready ~wire 0 4211 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 4216 (_array ~wire ((_range  23)))))
		(_port (_int m_axis_cfg_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 4216 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cfg_tvalid ~wire 0 4217 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cfg_tready ~reg 0 4218 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[STRB_WIDTH-1:0]wire~ 0 4219 (_array ~wire ((_range  24)))))
		(_port (_int m_axis_cfg_tstrb ~[STRB_WIDTH-1:0]wire~ 0 4219 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cfg_tlast ~wire 0 4220 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[21:0]wire~ 0 4221 (_array ~wire ((_dto i 21 i 0)))))
		(_port (_int m_axis_cfg_tuser ~[21:0]wire~ 0 4221 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_DATA_WIDTH-1:0]reg~ 0 4226 (_array ~reg ((_range  25)))))
		(_port (_int s_axis_cfg_tdata ~[C_DATA_WIDTH-1:0]reg~ 0 4226 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axis_cfg_tvalid ~reg 0 4227 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axis_cfg_tready ~wire 0 4228 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[STRB_WIDTH-1:0]reg~ 0 4229 (_array ~reg ((_range  26)))))
		(_port (_int s_axis_cfg_tstrb ~[STRB_WIDTH-1:0]reg~ 0 4229 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axis_cfg_tlast ~reg 0 4230 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[3:0]reg~ 0 4231 (_array ~reg ((_dto i 3 i 0)))))
		(_port (_int s_axis_cfg_tuser ~[3:0]reg~ 0 4231 (_arch (_out)))(_reg)(_flags2))
		(_port (_int cfg_type ~wire 0 4236 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[15:0]wire~ 0 4237 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int requester_id ~[15:0]wire~ 0 4237 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int is_msi ~wire 0 4238 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int msg_req ~wire 0 4239 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int msg_sent ~reg 0 4240 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[7:0]wire~ 0 4241 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int slot_power_limit_value ~[7:0]wire~ 0 4241 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]wire~ 0 4242 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int slot_power_limit_scale ~[1:0]wire~ 0 4242 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[2:0]reg~ 0 4243 (_array ~reg ((_dto i 2 i 0)))))
		(_port (_int cpl_status ~[2:0]reg~ 0 4243 (_arch (_out)))(_reg)(_flags2))
		(_port (_int cfg_timeout ~reg 0 4244 (_arch (_out)))(_reg)(_flags2))
		(_port (_int com_sysrst ~wire 0 4248 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int com_iclk ~wire 0 4249 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int com_cclk ~wire 0 4250 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_sig (_int rcvd_data_payload ~[31:0]wire~ 0 4254 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int request_in_progress ~reg 0 4257 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rd_wr_bar_pending ~reg 0 4258 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int cpl_status_q ~[2:0]reg~ 0 4259 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int unique_id ~[2:0]reg~ 0 4260 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[2:0]wire~ 0 4261 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int cpl_unique_id ~[2:0]wire~ 0 4261 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cpl_unique_id_d ~[2:0]reg~ 0 4262 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sof_d ~reg 0 4263 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~integer~S 0 4266 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int timer_value ~integer~S 0 4266 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int cpl_timeout_value ~[31:0]wire~ 0 4267 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int rd_byte_en ~[3:0]wire~ 0 4270 (_arch (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate root_port 0 4274 (_vif  (_code 16))
	  (_generate rp_128_bit_intf 0 4432 (_vif  (_code 17))
	    (_object
	    	(_sig (_int unaligned_cpl_rcvd ~reg 0 4433 (_arch (_uni)))(_reg)(_flags2))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#4438_5@ (_arch 5 0 4438 (_prcs 0(_ass)(_simple)(_trgt(41))(_sens(20)(17(d_127_96))(22(d_21_17))(17(d_31_0))(17(d_63_32)))
	    		)))
	    		(@ASSIGN#4442_6@ (_arch 6 0 4442 (_prcs 1(_ass)(_simple)(_trgt(46))(_sens(18)(22(d_14_10))(17(d_74_72))(47))
	    		)))
	    		(@ALWAYS#4445_7@ (_arch 7 0 4445 (_prcs 2(_trgt(23)(24)(27)(26)(28)(43)(19)(44)(45)(47)(52)(48))(_read(39)(38)(1)(2)(32)(30)(3(d_7_0))(3(d_15_8))(3(d_23_16))(3(d_31_24))(0(d_27_12))(0(d_11_2))(45)(4)(29)(11)(12)(10(d_27_12))(10(d_11_2))(51)(24)(25)(34)(35)(27)(18)(19)(21)(46)(22(d_14_10))(17(d_47_45))(17(d_74_72))(17(d_111_109))(52)(22(21))(17(d_10_8)))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_8@ (_int 8 0 0 0 (_prcs 3 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate rp_64_bit_intf 0 4620 (_vif  (_code 18))
	    (_object
	    	(_type (_int ~[31:0]reg~ 0 4622 (_array ~reg ((_dto i 31 i 0)))))
	    	(_sig (_int s_axi_ctl_awaddr_d ~[31:0]reg~ 0 4622 (_arch (_uni)))(_reg)(_flags2))
	    	(_sig (_int s_axi_ctl_wdata_d ~[31:0]reg~ 0 4623 (_arch (_uni)))(_reg)(_flags2))
	    	(_sig (_int s_axi_ctl_araddr_d ~[31:0]reg~ 0 4624 (_arch (_uni)))(_reg)(_flags2))
	    	(_type (_int ~[1:0]reg~ 0 4625 (_array ~reg ((_dto i 1 i 0)))))
	    	(_sig (_int msg_beat_number ~[1:0]reg~ 0 4625 (_arch (_uni)))(_reg)(_flags2))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#4628_9@ (_arch 9 0 4628 (_prcs 0(_ass)(_simple)(_trgt(41))(_sens(20)(17(d_63_32))(17(d_31_0)))
	    		)))
	    		(@ASSIGN#4632_10@ (_arch 10 0 4632 (_prcs 1(_ass)(_simple)(_trgt(46))(_sens(18)(22(14))(48)(31)(17(d_10_8))(47))
	    		)))
	    		(@ALWAYS#4635_11@ (_arch 11 0 4635 (_prcs 2(_trgt(23)(24)(27)(26)(28)(43)(19)(44)(45)(47)(48)(53)(54)(55)(56))(_read(39)(38)(1)(2)(32)(30)(45)(4)(29)(3)(0)(11)(12)(51)(10)(25)(24)(43)(55(d_27_12))(55(d_11_2))(56)(34)(35)(54(d_7_0))(54(d_15_8))(54(d_23_16))(54(d_31_24))(53(d_27_12))(53(d_11_2))(27)(18)(19)(21)(46)(22(14))(17(d_47_45))(48)(31)(17(d_10_8)))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_12@ (_int 12 0 0 0 (_prcs 3 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#4279_1@ (_arch 1 0 4279 (_prcs 0(_ass)(_simple)(_trgt(51))(_sens(10(d_1_0)))
	  		)))
	  		(@ASSIGN#4281_2@ (_arch 2 0 4281 (_prcs 1(_ass)(_simple)(_trgt(50))
	  		)))
	  		(@ALWAYS#4287,4321_3@ (_arch 3 0 4287 (_prcs 2(_trgt(49)(37)(2)(6)(8)(7)(12)(13)(15)(14)(42)(36)(33))(_read(40)(38)(49)(50)(24)(27)(25)(32)(42)(8)(9)(15)(16)(1)(11)(2)(12)(43)(21)(18)(19)(31)(46)(45)(44)(41(d_7_0))(41(d_15_8))(41(d_23_16))(41(d_31_24)))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_4@ (_int 4 0 0 0 (_prcs 4 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate end_point 0 4832 (_vif  (_code 19))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#4835,4836,4837_13@ (_arch 13 0 4835 (_prcs 0(_ass)(_simple)(_trgt(50)(46)(41))
	  		)))
	  		(@ALWAYS#4839_14@ (_arch 14 0 4839 (_prcs 3(_trgt(49)(37)(2)(6)(8)(7)(12)(13)(15)(14)(42)(36)(33)(23)(24)(27)(26)(28)(43)(19)(44)(45)(47)(48))(_read(40)(38))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_15@ (_int 15 0 0 0 (_prcs 4 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_axi_enhanced_cfg_gen_sink 28 -1)

)
V 000086 55 9438          1580965250077 axi_pcie_v2_9_2_axi_enhanced_cfg_block_bridge
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axi_enhanced_cfg_block_bridge 0 2290(axi_pcie_v2_9_2_axi_enhanced_cfg_block_bridge 0 2290))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 19))
	(_code d3d5d480d8848ec685d5d481c0898bd5d6d685d4d5d0d1)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 2291 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 2291 \"X7"\ (_ent -1 (_string \V"X7"\))))
		(_type (_int ~vector~1 0 2292 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ROOT_PORT ~vector~1 0 2292 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~2 0 2293 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ADDR_WIDTH ~vector~2 0 2293 \12\ (_ent -1 (_cnst \12\))))
		(_type (_int ~vector~3 0 2294 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_BASEADDR ~vector~3 0 2294 \32'hFFFF_FFFF\ (_ent -1 (_cnst \32'hFFFF_FFFF\))))
		(_type (_int ~vector~4 0 2295 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_HIGHADDR ~vector~4 0 2295 \32'h0000_0000\ (_ent -1 (_cnst \32'h0_0000\))))
		(_type (_int ~vector~5 0 2296 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RP_BAR_HIDE ~vector~5 0 2296 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~6 0 2298 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~6 0 2298 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~7 0 2369 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~7 0 2369 \2'b00\ (_ent -1 (_cnst \2'b0\)))(_cnst l))
		(_type (_int ~vector~8 0 2370 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLEAR_DW ~vector~8 0 2370 \2'b01\ (_ent -1 (_cnst \2'b01\)))(_cnst l))
		(_type (_int ~vector~9 0 2371 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLEAR_BYTE_EN ~vector~9 0 2371 \2'b10\ (_ent -1 (_cnst \2'b10\)))(_cnst l))
		(_type (_int ~vector~10 0 2372 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLEAR_BCR_BITS ~vector~10 0 2372 \2'b11\ (_ent -1 (_cnst \2'b11\)))(_cnst l))
		(_type (_int ~[31:0]wire~ 0 2305 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int s_axi_ctl_awaddr ~[31:0]wire~ 0 2305 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_awvalid ~wire 0 2306 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_awready ~reg 0 2307 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_wdata ~[31:0]wire~ 0 2310 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 2311 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int s_axi_ctl_wstrb ~[3:0]wire~ 0 2311 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_wvalid ~wire 0 2312 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_wready ~reg 0 2313 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[1:0]reg~ 0 2316 (_array ~reg ((_dto i 1 i 0)))))
		(_port (_int s_axi_ctl_bresp ~[1:0]reg~ 0 2316 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_bvalid ~reg 0 2317 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_bready ~wire 0 2318 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_araddr ~[31:0]wire~ 0 2321 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_arvalid ~wire 0 2322 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_arready ~reg 0 2323 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[31:0]reg~ 0 2326 (_array ~reg ((_dto i 31 i 0)))))
		(_port (_int s_axi_ctl_rdata ~[31:0]reg~ 0 2326 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_rresp ~[1:0]reg~ 0 2327 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_rvalid ~reg 0 2328 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_rready ~wire 0 2329 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cfg_mgmt_wr_rw1c_as_rw_i ~wire 0 2334 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_wr_readonly_i ~wire 0 2335 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_rd_wr_done ~wire 0 2340 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cfg_mgmt_do ~[31:0]wire~ 0 2341 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_rd_en ~reg 0 2342 (_arch (_out)))(_reg)(_flags2))
		(_port (_int cfg_mgmt_wr_en ~reg 0 2343 (_arch (_out)))(_reg)(_flags2))
		(_port (_int cfg_mgmt_wr_readonly ~wire 0 2344 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cfg_mgmt_wr_rw1c_as_rw ~wire 0 2345 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cfg_mgmt_di ~[31:0]reg~ 0 2346 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[3:0]reg~ 0 2347 (_array ~reg ((_dto i 3 i 0)))))
		(_port (_int cfg_mgmt_byte_en ~[3:0]reg~ 0 2347 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[9:0]reg~ 0 2348 (_array ~reg ((_dto i 9 i 0)))))
		(_port (_int cfg_mgmt_dwaddr ~[9:0]reg~ 0 2348 (_arch (_out)))(_reg)(_flags1))
		(_port (_int com_sysrst ~wire 0 2353 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int com_iclk ~wire 0 2354 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int com_cclk ~wire 0 2355 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_sig (_int request_in_progress ~reg 0 2360 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rd_wr_bar_pending ~reg 0 2365 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int cfg_mgmt_do_i ~[31:0]wire~ 0 2366 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int s_axi_ctl_wdata_i ~[31:0]wire~ 0 2367 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int state ~[1:0]reg~ 0 2373 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#2591_0@ (_arch 0 0 2591 (_prcs 0(_ass)(_alias ((cfg_mgmt_wr_rw1c_as_rw)(cfg_mgmt_wr_rw1c_as_rw_i)))(_simple)(_trgt(24))(_sens(17))
			)))
			(@ASSIGN#2592_1@ (_arch 1 0 2592 (_prcs 1(_ass)(_alias ((cfg_mgmt_wr_readonly)(cfg_mgmt_wr_readonly_i)))(_simple)(_trgt(23))(_sens(18))
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate root_port_1 0 2377 (_vif  (_code 19))
	  (_generate genblk1 0 2400 (_vif  (_code 20))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#2401_5@ (_arch 5 0 2401 (_prcs 0(_ass)(_simple)(_trgt(33))(_sens(27)(20))
	    		)))
	    		(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate \*5addcondBlock \ 0 2402 (_vif  (_code 21) (_addcondblock))
	    (_block genblk1 0 2402
	      (_object
	        (_subprogram

	        )
	        (_prcs
	        	(@ASSIGN#2403_7@ (_arch 7 0 2403 (_prcs 0(_ass)(_simple)(_trgt(33))(_sens(20))
	        	)))
	        	(@INTERNAL#0_8@ (_int 8 0 0 0 (_prcs 1 (_virtual))))
	        )
	      )
	
	
	      (_defparam
	      )
	    )
	    (_object
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	  )
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#2406,2468_3@ (_arch 3 0 2406 (_prcs 0(_trgt(2)(6)(8)(12)(13)(15)(14)(7)(31)(35))(_read(30)(28)(1)(31)(11)(19)(32)(33)(2)(12)(8)(9)(15)(16)(0(d_11_0)))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_4@ (_int 4 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate end_point_1 0 2484 (_vif  (_code 22))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#2502_9@ (_arch 9 0 2502 (_prcs 0(_trgt(2)(6)(8)(12)(13)(15)(14)(7)(31)(35))(_read(30)(28)(1)(31)(11)(19)(32)(20)(2)(12)(8)(9)(15)(16))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate root_port_12 0 2595 (_vif  (_code 23))
	  (_generate genblk1 0 2597 (_vif  (_code 24))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#2598_13@ (_arch 13 0 2598 (_prcs 0(_ass)(_simple)(_trgt(34))(_sens(0(d_11_2))(3))
	    		)))
	    		(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate \*5addcondBlock \ 0 2599 (_vif  (_code 25) (_addcondblock))
	    (_block genblk1 0 2599
	      (_object
	        (_subprogram

	        )
	        (_prcs
	        	(@ASSIGN#2600_15@ (_arch 15 0 2600 (_prcs 0(_ass)(_simple)(_trgt(34))(_sens(3))
	        	)))
	        	(@INTERNAL#0_16@ (_int 16 0 0 0 (_prcs 1 (_virtual))))
	        )
	      )
	
	
	      (_defparam
	      )
	    )
	    (_object
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	  )
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#2603_11@ (_arch 11 0 2603 (_prcs 0(_trgt(21)(22)(25)(26)(27)(32))(_read(29)(28)(1)(2)(0(d_11_2))(35)(34(d_31_21))(34(d_17_0))(34)(4(d_3_2))(4)(11)(12)(10(d_11_2))(19))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_12@ (_int 12 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate end_point 0 2637 (_vif  (_code 26))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#2638_17@ (_arch 17 0 2638 (_prcs 0(_trgt(21)(22)(25)(26)(27)(32))(_read(29)(28)(11)(12)(10(d_11_2))(19))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_18@ (_int 18 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_axi_enhanced_cfg_block_bridge 27 -1)

)
V 000087 55 19232         1580965250079 axi_pcie_v2_9_2_axi_enhanced_cfg_event_handler
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axi_enhanced_cfg_event_handler 0 2690(axi_pcie_v2_9_2_axi_enhanced_cfg_event_handler 0 2690))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 24))
	(_code d3d5d480d8848ec685d181d1c0898bd5d6d685d4d5d0d1)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 2691 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~0 0 2691 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~1 0 2692 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~1 0 2692 \"X7"\ (_ent -1 (_string \V"X7"\))))
		(_type (_int ~vector~2 0 2693 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ROOT_PORT ~vector~2 0 2693 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~3 0 2694 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_VSEC_CAP_ADDR ~vector~3 0 2694 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~4 0 2695 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~4 0 2695 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~5 0 2696 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PTR_WIDTH ~vector~5 0 2696 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~6 0 2698 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REM_WIDTH ~vector~6 0 2698 \C_DATA_WIDTH==128?2:1\ (_ent -1 (_code 32))))
		(_type (_int ~vector~7 0 2699 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_WIDTH ~vector~7 0 2699 \C_FAMILY=="X7"?8:7\ (_ent -1 (_code 33))))
		(_type (_int ~vector~8 0 2701 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int STRB_WIDTH ~vector~8 0 2701 \C_DATA_WIDTH/8\ (_ent -1 (_code 34))))
		(_type (_int ~[31:0]wire~ 0 2708 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int s_axi_ctl_awaddr ~[31:0]wire~ 0 2708 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_awvalid ~wire 0 2709 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_awready ~reg 0 2710 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_wdata ~[31:0]wire~ 0 2713 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[3:0]wire~ 0 2714 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int s_axi_ctl_wstrb ~[3:0]wire~ 0 2714 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_wvalid ~wire 0 2715 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_wready ~reg 0 2716 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[1:0]reg~ 0 2719 (_array ~reg ((_dto i 1 i 0)))))
		(_port (_int s_axi_ctl_bresp ~[1:0]reg~ 0 2719 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_bvalid ~reg 0 2720 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_bready ~wire 0 2721 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_araddr ~[31:0]wire~ 0 2724 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_arvalid ~wire 0 2725 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axi_ctl_arready ~reg 0 2726 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[31:0]reg~ 0 2729 (_array ~reg ((_dto i 31 i 0)))))
		(_port (_int s_axi_ctl_rdata ~[31:0]reg~ 0 2729 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_rresp ~[1:0]reg~ 0 2730 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_rvalid ~reg 0 2731 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axi_ctl_rready ~wire 0 2732 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 2737 (_array ~wire ((_range  35)))))
		(_port (_int m_axis_cfg_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 2737 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int m_axis_cfg_tvalid ~wire 0 2738 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int m_axis_cfg_tready ~reg 0 2739 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[STRB_WIDTH-1:0]wire~ 0 2740 (_array ~wire ((_range  36)))))
		(_port (_int m_axis_cfg_tstrb ~[STRB_WIDTH-1:0]wire~ 0 2740 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int m_axis_cfg_tlast ~wire 0 2741 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[21:0]wire~ 0 2742 (_array ~wire ((_dto i 21 i 0)))))
		(_port (_int m_axis_cfg_tuser ~[21:0]wire~ 0 2742 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[15:0]wire~ 0 2747 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int cfg_msg_data ~[15:0]wire~ 0 2747 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cfg_msg_received ~wire 0 2748 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cfg_msg_received_err_cor ~wire 0 2749 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cfg_msg_received_err_non_fatal ~wire 0 2750 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cfg_msg_received_err_fatal ~wire 0 2751 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cfg_msg_received_assert_inta ~wire 0 2752 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cfg_msg_received_assert_intb ~wire 0 2753 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cfg_msg_received_assert_intc ~wire 0 2754 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cfg_msg_received_assert_intd ~wire 0 2755 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cfg_msg_received_deassert_inta ~wire 0 2756 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cfg_msg_received_deassert_intb ~wire 0 2757 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cfg_msg_received_deassert_intc ~wire 0 2758 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cfg_msg_received_deassert_intd ~wire 0 2759 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trn_lnk_up ~wire 0 2762 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RP_bridge_en ~wire 0 2763 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[5:0]wire~ 0 2764 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int pl_ltssm_state ~[5:0]wire~ 0 2764 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int is_msi ~wire 0 2769 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[63:0]reg~ 0 2770 (_array ~reg ((_dto i 63 i 0)))))
		(_port (_int msi_base_addr ~[63:0]reg~ 0 2770 (_arch (_out)))(_reg)(_flags2))
		(_port (_int corr_err_rcvd ~reg 0 2771 (_arch (_out)))(_reg)(_flags2))
		(_port (_int non_fatal_err_rcvd ~reg 0 2772 (_arch (_out)))(_reg)(_flags2))
		(_port (_int fatal_err_rcvd ~reg 0 2773 (_arch (_out)))(_reg)(_flags2))
		(_port (_int intx_msg_rcvd ~reg 0 2774 (_arch (_out)))(_reg)(_flags2))
		(_port (_int msi_msg_rcvd ~reg 0 2775 (_arch (_out)))(_reg)(_flags1))
		(_port (_int intr_fifo_not_empty_o ~wire 0 2776 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int corr_err_in_fifo ~wire 0 2777 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int non_fatal_err_in_fifo ~wire 0 2778 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int fatal_err_in_fifo ~wire 0 2779 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int p_ctl_intr ~wire 0 2785 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int MSI_IRQ_O ~wire 0 2786 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int MSI_IRQ_SEL_O ~reg 0 2787 (_arch (_out)))(_reg)(_flags2))
		(_port (_int com_sysrst ~wire 0 2792 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int com_iclk ~wire 0 2793 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int com_cclk ~wire 0 2794 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_sig (_int request_in_progress ~reg 0 2797 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rd_wr_bar_pending ~reg 0 2801 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate block_is_ep 0 2806 (_vif  (_code 24))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2813,2815,2816,2817,2818_1@ (_arch 1 0 2813 (_prcs 0(_ass)(_simple)(_trgt(37)(46)(47)(48)(49))
	  		)))
	  		(@ALWAYS#2820_2@ (_arch 2 0 2820 (_prcs 5(_trgt(2)(6)(7)(8)(12)(13)(14)(15)(19)(56)(57)(40)(41)(42)(43)(44)(45))(_read(55)(53)(56)(1)(11)(57)(2)(12)(8)(9)(15)(16))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 6 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate block_is_rp 0 2888 (_vif  (_code 25))
	  (_generate genblk1 0 3517 (_vif  (_code 26))
	    (_object
	    	(_sig (_int unaligned_tlp_started ~reg 0 3519 (_arch (_uni)))(_reg)(_flags2))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#3522,3776_20@ (_arch 20 0 3522 (_prcs 0(_trgt(116)(61)(62)(84)(44)(45)(66)(106)(107)(108)(109)(110)(111)(112)(113)(114)(115)(67)(19)(93)(91)(90)(92)(117))(_read(54)(53)(116)(23)(89)(39)(18)(19)(22(21))(84)(90)(117)(92)(17(d_44_34))(17(d_12_2))(91)(20)(17(d_119_112))(17(d_127_120))(17(d_87_80))(17(d_95_88))(17(d_55_48))(17(d_63_56))(17(d_23_16))(17(d_31_24))(24)(28)(29)(30)(31)(32)(33)(34)(35)(107)(108)(106)(109)(110)(111)(112)(113)(114)(115)(87)(45)(44)(21)(22(d_14_10))(93)(17(d_30_29))(17(d_63_48))(17(d_108_98))(17(d_76_66))(17(d_127_112))(17(d_94_93)))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_21@ (_int 21 0 0 0 (_prcs 2 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate genblk2 0 3839 (_vif  (_code 27))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#3842,4072_22@ (_arch 22 0 3842 (_prcs 0(_trgt(116)(61)(62)(84)(44)(45)(66)(106)(107)(108)(109)(110)(111)(112)(113)(114)(115)(67)(19)(93)(91)(90)(92))(_read(54)(53)(116)(23)(89)(39)(18)(19)(22(21))(84)(90)(92)(91)(20)(17(d_12_2))(17(d_55_48))(17(d_63_56))(17(d_23_16))(17(d_31_24))(24)(28)(29)(30)(31)(32)(33)(34)(35)(107)(108)(106)(109)(110)(111)(112)(113)(114)(115)(45)(44)(21)(22(14))(93)(17(d_30_29))(17(d_63_48))(17(d_44_34)))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_23@ (_int 23 0 0 0 (_prcs 2 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_type (_int ~vector~0 0 2890 (_array ~reg ((_uto i 0 i 0)))))
	  	(_gen (_int FIFO_DEPTH ~vector~0 0 2890 \1<<PTR_WIDTH\ (_ent -1 (_code 28)))(_cnst l))
	  	(_type (_int ~[31:0]reg~ 0 2891 (_array ~reg ((_dto i 31 i 0)))))
	  	(_sig (_int root_port_status_control ~[31:0]reg~ 0 2891 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int RP_bridge_en_tmp ~reg 0 2892 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~[31:0]reg~[FIFO_DEPTH-1:0]~ 0 2893 (_array ~reg ((_range  29)(_dto i 31 i 0)))))
	  	(_sig (_int root_port_error_fifo_read ~[31:0]reg~[FIFO_DEPTH-1:0]~ 0 2893 (_arch (_uni ))) (_reg memory )(_flags2))
	  	(_sig (_int root_port_interrupt_fifo_read1 ~[31:0]reg~[FIFO_DEPTH-1:0]~ 0 2894 (_arch (_uni ))) (_reg memory )(_flags2))
	  	(_sig (_int root_port_interrupt_fifo_read2 ~[31:0]reg~[FIFO_DEPTH-1:0]~ 0 2895 (_arch (_uni ))) (_reg memory )(_flags2))
	  	(_sig (_int root_port_irq_fifo_read1 ~[31:0]reg~ 0 2897 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int root_port_irq_fifo_read2 ~[31:0]reg~ 0 2898 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int root_port_irq_fifo_read2_err ~reg 0 2899 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~[15:0]reg~ 0 2900 (_array ~reg ((_dto i 15 i 0)))))
	  	(_sig (_int root_port_irq_fifo_read2_smpled ~[15:0]reg~ 0 2900 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int r_msi_irq_num ~[15:0]reg~ 0 2901 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int first_irq_fifo_read2_err ~reg 0 2902 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int trig_wr_root_port_irq_fifo_read2 ~reg 0 2903 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~[PTR_WIDTH-1:0]reg~ 0 2904 (_array ~reg ((_range  30)))))
	  	(_sig (_int irq_fifo_read_ptr ~[PTR_WIDTH-1:0]reg~ 0 2904 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int irq_fifo_read_ptr_dlyd ~[PTR_WIDTH-1:0]reg~ 0 2905 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int irq_fifo_write_ptr ~[PTR_WIDTH-1:0]reg~ 0 2906 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int irq_fifo_write_ptr_dlyd ~[PTR_WIDTH-1:0]reg~ 0 2907 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~[31:0]wire~ 0 2908 (_array ~wire ((_dto i 31 i 0)))))
	  	(_sig (_int irq_status_reg ~[31:0]wire~ 0 2908 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int irq_mask_reg ~[31:0]reg~ 0 2909 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int irq_clr_reg ~[31:0]reg~ 0 2910 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int msi_irq_overflow_reg ~[31:0]wire~ 0 2911 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int msi_irq_underrun_reg ~[31:0]wire~ 0 2912 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int irq_clr ~reg 0 2913 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int err_fifo_rd_ptr ~[PTR_WIDTH-1:0]reg~ 0 2916 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int err_fifo_wr_ptr ~[PTR_WIDTH-1:0]reg~ 0 2917 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[PTR_WIDTH:0]reg~ 0 2918 (_array ~reg ((_range  31)))))
	  	(_sig (_int err_fifo_ptr_diff ~[PTR_WIDTH:0]reg~ 0 2918 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int intr_fifo_rd_ptr ~[PTR_WIDTH-1:0]reg~ 0 2919 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int intr_fifo_wr_ptr ~[PTR_WIDTH-1:0]reg~ 0 2920 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int intr_fifo_ptr_diff ~[PTR_WIDTH:0]reg~ 0 2921 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int err_fifo_not_empty ~wire 0 2923 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int intr_fifo_not_empty ~wire 0 2924 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int err_fifo_full ~wire 0 2925 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int intr_fifo_full ~wire 0 2926 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int msi_req_id ~[15:0]reg~ 0 2928 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~[10:0]reg~ 0 2929 (_array ~reg ((_dto i 10 i 0)))))
	  	(_sig (_int msi_addr ~[10:0]reg~ 0 2929 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int is_4dw_header ~reg 0 2930 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int tlp_rcv_in_progress ~reg 0 2931 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int trn_lnk_up_d ~reg 0 2932 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int rd_wr_done ~reg 0 2933 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~[3:0]reg~ 0 2936 (_array ~reg ((_dto i 3 i 0)))))
	  	(_sig (_int corr_err_cntr ~[3:0]reg~ 0 2936 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int non_fatal_err_cntr ~[3:0]reg~ 0 2937 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int fatal_err_cntr ~[3:0]reg~ 0 2938 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int corr_err_incr ~reg 0 2940 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int corr_err_decr ~reg 0 2941 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int non_fatal_err_incr ~reg 0 2942 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int non_fatal_err_decr ~reg 0 2943 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int fatal_err_incr ~reg 0 2944 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int fatal_err_decr ~reg 0 2945 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~[5:0]wire~ 0 2946 (_array ~wire ((_dto i 5 i 0)))))
	  	(_sig (_int pl_ltssm_state_int ~[5:0]wire~ 0 2946 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int cfg_msg_data_hold ~[15:0]reg~ 0 2948 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int cfg_msg_received_hold ~reg 0 2949 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int cfg_msg_received_assert_inta_hold ~reg 0 2950 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int cfg_msg_received_assert_intb_hold ~reg 0 2951 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int cfg_msg_received_assert_intc_hold ~reg 0 2952 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int cfg_msg_received_assert_intd_hold ~reg 0 2953 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int cfg_msg_received_deassert_inta_hold ~reg 0 2954 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int cfg_msg_received_deassert_intb_hold ~reg 0 2955 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int cfg_msg_received_deassert_intc_hold ~reg 0 2956 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int cfg_msg_received_deassert_intd_hold ~reg 0 2957 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~integer~S 0 3384 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
	  	(_sig (_int i ~integer~S 0 3384 (_arch (_uni)))(_reg integer)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2960_4@ (_arch 4 0 2960 (_prcs 0(_ass)(_alias ((RP_bridge_en)(root_port_status_control(0))))(_simple)(_trgt(37))(_sens(58(0)))
	  		)))
	  		(@ASSIGN#2962_5@ (_arch 5 0 2962 (_prcs 1(_ass)(_simple)(_trgt(46))(_sens(87))
	  		)))
	  		(@ASSIGN#2963_6@ (_arch 6 0 2963 (_prcs 2(_ass)(_simple)(_trgt(47))(_sens(96))
	  		)))
	  		(@ASSIGN#2964_7@ (_arch 7 0 2964 (_prcs 3(_ass)(_simple)(_trgt(48))(_sens(97))
	  		)))
	  		(@ASSIGN#2965_8@ (_arch 8 0 2965 (_prcs 4(_ass)(_simple)(_trgt(49))(_sens(98))
	  		)))
	  		(@ASSIGN#2966_9@ (_arch 9 0 2966 (_prcs 5(_ass)(_simple)(_trgt(105))(_sens(38))
	  		)))
	  		(@ASSIGN#2968_10@ (_arch 10 0 2968 (_prcs 6(_ass)(_alias ((MSI_IRQ_O)(irq_mask_reg)(irq_status_reg)))(_simple)(_trgt(51))(_sens(75)(74))
	  		)))
	  		(@ALWAYS#2971,3297,3327,3349_11@ (_arch 11 0 2971 (_prcs 7(_trgt(2)(6)(12)(8)(15)(56)(57)(58)(59)(40)(80)(83)(13)(14)(7)(94)(95)(100)(102)(104)(79)(76)(75)(13(d_17_0))(13(18))(13(d_31_19))(13(d_30_0))(13(31))(58(0))(58(17))(58(19))(58(d_2_1))(40(d_63_32))(40(d_31_12))(52)(58(16))(58(18))(70)(71)(63)(64)(65)(68))(_read(55)(53)(56)(1)(11)(95)(57)(10(d_11_0))(58)(40(d_63_32))(40(d_31_0))(86)(60)(80)(58(1))(58(2))(74)(87)(61)(83)(77)(75)(62)(78)(0(d_11_0))(3(0))(3(17))(58(17))(3(19))(58(19))(3)(3(d_31_12))(76)(79)(2)(12)(8)(9)(15)(16)(100)(102)(104)(24)(88)(25)(26)(27)(89)(39)(18)(19)(22(21))(28)(29)(30)(31)(32)(33)(34)(35)(36)(94)(105)(59)(58(0))(70)(64))
				(_need_init)
	  		)))
	  		(@ALWAYS#3312,3364,3387,3483_12@ (_arch 12 0 3312 (_prcs 9(_trgt(72)(73)(69)(116)(60)(81)(41)(42)(43)(99)(101)(103)(96)(97)(98))(_read(54)(53)(72)(20)(17(d_63_56))(39)(17(d_31_24))(116)(24)(88)(25)(81)(23)(26)(27)(41)(42)(43)(99)(96)(100)(101)(97)(102)(103)(98)(104))
				(_need_init)
	  		)))
	  		(@ALWAYS#3444_13@ (_arch 13 0 3444 (_prcs 14(_trgt(82))(_read)(_sens(81)(80))
				(_need_init)
	  		)))
	  		(@ALWAYS#3460_14@ (_arch 14 0 3460 (_prcs 15(_trgt(85))(_read)(_sens(84)(83))
				(_need_init)
	  		)))
	  		(@ASSIGN#3477_15@ (_arch 15 0 3477 (_prcs 16(_ass)(_simple)(_trgt(88))(_sens(82))
	  		)))
	  		(@ASSIGN#3478_16@ (_arch 16 0 3478 (_prcs 17(_ass)(_simple)(_trgt(86))(_sens(80)(81))
	  		)))
	  		(@ASSIGN#3479_17@ (_arch 17 0 3479 (_prcs 18(_ass)(_simple)(_trgt(89))(_sens(58(1))(58(2))(85))
	  		)))
	  		(@ASSIGN#3480_18@ (_arch 18 0 3480 (_prcs 19(_ass)(_simple)(_trgt(87))(_sens(83)(84))
	  		)))
	  		(@INTERNAL#0_19@ (_int 19 0 0 0 (_prcs 21 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst u_msi_irq 0 4124 (_ent . axi_pcie_msi_irq)
	  	(_gen
	  		((g_data_width) (_cnst \32\))
	  	)
	  	(_port
	  		((COM_ICLK_I) (com_iclk))
	  		((COM_CCLK_I) (com_cclk))
	  		((COM_SYSRST_I) (com_sysrst))
	  		((MSI_MSG_RCVD_I) (msi_msg_rcvd))
	  		((MSI_IRQ_NUM_I) (r_msi_irq_num))
	  		((MSI_IRQ_OVERFLOW_REG_O) (msi_irq_overflow_reg))
	  		((MSI_IRQ_UNDERRUN_REG_O) (msi_irq_underrun_reg))
	  		((IRQ_CLR_I) (irq_clr))
	  		((IRQ_CLR_REG_I) (irq_clr_reg))
	  		((IRQ_STATUS_REG_O) (irq_status_reg))
	  	)
	  	(_delay (32.000000))
	  )
	)
	(_model . axi_pcie_v2_9_2_axi_enhanced_cfg_event_handler 51 -1)

)
V 000070 55 7570          1580965250081 axi_pcie_v2_9_2_axi_lite_ipif
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axi_lite_ipif 0 11739(axi_pcie_v2_9_2_axi_lite_ipif 0 11739))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code f2f4f5a3f8a5afe7a2a6e2a8a0f4fbf4f7f7a4f5f4)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 11741 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_DATA_WIDTH ~vector~0 0 11741 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~1 0 11742 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_ADDR_WIDTH ~vector~1 0 11742 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~2 0 11743 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_S_AXI_MIN_SIZE ~vector~2 0 11743 \32'h000001FF\ (_ent -1 (_cnst \32'h01FF\))))
		(_type (_int ~vector~3 0 11744 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_USE_WSTRB ~vector~3 0 11744 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~4 0 11745 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DPHASE_TIMEOUT ~vector~4 0 11745 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~5 0 11746 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_NUM_ADDRESS_RANGES ~vector~5 0 11746 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~6 0 11747 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_TOTAL_NUM_CE ~vector~6 0 11747 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~7 0 11751 (_array ~reg ((_range  1)))))
		(_gen (_int C_ARD_ADDR_RANGE_ARRAY ~vector~7 0 11751 \{2*C_NUM_ADDRESS_RANGES{32'h00000000}}\ (_ent -1 (_code 2))))
		(_type (_int ~vector~8 0 11755 (_array ~reg ((_range  3)))))
		(_gen (_int C_ARD_NUM_CE_ARRAY ~vector~8 0 11755 \{C_NUM_ADDRESS_RANGES{8'd1}}\ (_ent -1 (_code 4))))
		(_type (_int ~vector~9 0 11756 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~9 0 11756 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~10 0 11758 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~10 0 11758 \1\ (_ent -1 (_cnst \1\))))
		(_port (_int S_AXI_ACLK ~wire 0 11760 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARESETN ~wire 0 11761 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_ADDR_WIDTH-1:0]wire~ 0 11762 (_array ~wire ((_range  5)))))
		(_port (_int S_AXI_AWADDR ~[C_S_AXI_ADDR_WIDTH-1:0]wire~ 0 11762 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AWVALID ~wire 0 11763 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AWREADY ~wire 0 11764 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 11765 (_array ~wire ((_range  6)))))
		(_port (_int S_AXI_WDATA ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 11765 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 11766 (_array ~wire ((_range  7)))))
		(_port (_int S_AXI_WSTRB ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 11766 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_WVALID ~wire 0 11767 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_WREADY ~wire 0 11768 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 11769 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int S_AXI_BRESP ~[1:0]wire~ 0 11769 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int S_AXI_BVALID ~wire 0 11770 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int S_AXI_BREADY ~wire 0 11771 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARADDR ~[C_S_AXI_ADDR_WIDTH-1:0]wire~ 0 11772 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARVALID ~wire 0 11773 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARREADY ~wire 0 11774 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int S_AXI_RDATA ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 11775 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int S_AXI_RRESP ~[1:0]wire~ 0 11776 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int S_AXI_RVALID ~wire 0 11777 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int S_AXI_RREADY ~wire 0 11778 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_Clk ~wire 0 11779 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_Resetn ~wire 0 11780 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_Addr ~[C_S_AXI_ADDR_WIDTH-1:0]wire~ 0 11781 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_RNW ~wire 0 11782 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_BE ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 11783 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_NUM_ADDRESS_RANGES-1:0]wire~ 0 11784 (_array ~wire ((_range  8)))))
		(_port (_int Bus2IP_CS ~[C_NUM_ADDRESS_RANGES-1:0]wire~ 0 11784 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_TOTAL_NUM_CE-1:0]wire~ 0 11785 (_array ~wire ((_range  9)))))
		(_port (_int Bus2IP_RdCE ~[C_TOTAL_NUM_CE-1:0]wire~ 0 11785 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_WrCE ~[C_TOTAL_NUM_CE-1:0]wire~ 0 11786 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_Data ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 11787 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_Data ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 11788 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_WrAck ~wire 0 11789 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_RdAck ~wire 0 11790 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_Error ~wire 0 11791 (_arch (_in)))(_net scalared)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst I_SLAVE_ATTACHMENT 0 11796 (_ent . axi_pcie_v2_9_2_slave_attachment)
		(_gen
			((C_NUM_ADDRESS_RANGES) (C_NUM_ADDRESS_RANGES))
			((C_TOTAL_NUM_CE) (C_TOTAL_NUM_CE))
			((C_ARD_ADDR_RANGE_ARRAY) (C_ARD_ADDR_RANGE_ARRAY))
			((C_ARD_NUM_CE_ARRAY) (C_ARD_NUM_CE_ARRAY))
			((C_IPIF_ABUS_WIDTH) (C_S_AXI_ADDR_WIDTH))
			((C_IPIF_DBUS_WIDTH) (C_S_AXI_DATA_WIDTH))
			((C_S_AXI_MIN_SIZE) (C_S_AXI_MIN_SIZE))
			((C_USE_WSTRB) (C_USE_WSTRB))
			((C_DPHASE_TIMEOUT) (C_DPHASE_TIMEOUT))
			((C_FAMILY) (C_FAMILY))
			((TCQ) (TCQ))
		)
		(_port
			((S_AXI_ACLK) (S_AXI_ACLK))
			((S_AXI_ARESETN) (S_AXI_ARESETN))
			((S_AXI_AWADDR) (S_AXI_AWADDR))
			((S_AXI_AWVALID) (S_AXI_AWVALID))
			((S_AXI_AWREADY) (S_AXI_AWREADY))
			((S_AXI_WDATA) (S_AXI_WDATA))
			((S_AXI_WSTRB) (S_AXI_WSTRB))
			((S_AXI_WVALID) (S_AXI_WVALID))
			((S_AXI_WREADY) (S_AXI_WREADY))
			((S_AXI_BRESP) (S_AXI_BRESP))
			((S_AXI_BVALID) (S_AXI_BVALID))
			((S_AXI_BREADY) (S_AXI_BREADY))
			((S_AXI_ARADDR) (S_AXI_ARADDR))
			((S_AXI_ARVALID) (S_AXI_ARVALID))
			((S_AXI_ARREADY) (S_AXI_ARREADY))
			((S_AXI_RDATA) (S_AXI_RDATA))
			((S_AXI_RRESP) (S_AXI_RRESP))
			((S_AXI_RVALID) (S_AXI_RVALID))
			((S_AXI_RREADY) (S_AXI_RREADY))
			((Bus2IP_Clk) (Bus2IP_Clk))
			((Bus2IP_Resetn) (Bus2IP_Resetn))
			((Bus2IP_Addr) (Bus2IP_Addr))
			((Bus2IP_RNW) (Bus2IP_RNW))
			((Bus2IP_BE) (Bus2IP_BE))
			((Bus2IP_CS) (Bus2IP_CS))
			((Bus2IP_RdCE) (Bus2IP_RdCE))
			((Bus2IP_WrCE) (Bus2IP_WrCE))
			((Bus2IP_Data) (Bus2IP_Data))
			((IP2Bus_Data) (IP2Bus_Data))
			((IP2Bus_WrAck) (IP2Bus_WrAck))
			((IP2Bus_RdAck) (IP2Bus_RdAck))
			((IP2Bus_Error) (IP2Bus_Error))
		)
	)
	(_model . axi_pcie_v2_9_2_axi_lite_ipif 10 -1)

)
V 000072 55 13655         1580965250083 axi_pcie_v2_9_2_axi_enhanced_rx
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axi_enhanced_rx 0 7143(axi_pcie_v2_9_2_axi_enhanced_rx 0 7143))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code f2f4f5a3f8a5afe7a4f4f7a7e1a8aaf4f7f7a4f5f4f1f0)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 7144 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~0 0 7144 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~1 0 7145 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~1 0 7145 \"X7"\ (_ent -1 (_string \V"X7"\))))
		(_type (_int ~vector~2 0 7146 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RX_REALIGN ~vector~2 0 7146 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~3 0 7147 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RX_PRESERVE_ORDER ~vector~3 0 7147 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~4 0 7148 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_MSI_DECODE_ENABLE ~vector~4 0 7148 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~5 0 7149 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ROOT_PORT ~vector~5 0 7149 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~6 0 7150 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~6 0 7150 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~7 0 7153 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REM_WIDTH ~vector~7 0 7153 \C_DATA_WIDTH==128?2:1\ (_ent -1 (_code 1))))
		(_type (_int ~vector~8 0 7154 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_WIDTH ~vector~8 0 7154 \C_FAMILY=="X7"?8:7\ (_ent -1 (_code 2))))
		(_type (_int ~vector~9 0 7156 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int STRB_WIDTH ~vector~9 0 7156 \C_DATA_WIDTH/8\ (_ent -1 (_code 3))))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 7163 (_array ~wire ((_range  4)))))
		(_port (_int m_axis_cr_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 7163 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tvalid ~wire 0 7164 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tready ~wire 0 7165 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[STRB_WIDTH-1:0]wire~ 0 7166 (_array ~wire ((_range  5)))))
		(_port (_int m_axis_cr_tstrb ~[STRB_WIDTH-1:0]wire~ 0 7166 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tlast ~wire 0 7167 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[21:0]wire~ 0 7168 (_array ~wire ((_dto i 21 i 0)))))
		(_port (_int m_axis_cr_tuser ~[21:0]wire~ 0 7168 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 7172 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tvalid ~wire 0 7173 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tready ~wire 0 7174 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tstrb ~[STRB_WIDTH-1:0]wire~ 0 7175 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tlast ~wire 0 7176 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tuser ~[21:0]wire~ 0 7177 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 7181 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tvalid ~wire 0 7182 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tready ~wire 0 7183 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tstrb ~[STRB_WIDTH-1:0]wire~ 0 7184 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tlast ~wire 0 7185 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tuser ~[21:0]wire~ 0 7186 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cfg_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 7194 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cfg_tvalid ~wire 0 7195 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cfg_tready ~wire 0 7196 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cfg_tstrb ~[STRB_WIDTH-1:0]wire~ 0 7197 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cfg_tlast ~wire 0 7198 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cfg_tuser ~[21:0]wire~ 0 7199 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_msi_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 7203 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_msi_tvalid ~wire 0 7204 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_msi_tready ~wire 0 7205 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_msi_tstrb ~[STRB_WIDTH-1:0]wire~ 0 7206 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_msi_tlast ~wire 0 7207 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_msi_tuser ~[21:0]wire~ 0 7208 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[63:0]wire~ 0 7209 (_array ~wire ((_dto i 63 i 0)))))
		(_port (_int msi_address ~[63:0]wire~ 0 7209 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int is_msi ~wire 0 7210 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_req ~wire 0 7213 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rd ~[C_DATA_WIDTH-1:0]wire~ 0 7221 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rsof ~wire 0 7222 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_reof ~wire 0 7223 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rsrc_rdy ~wire 0 7224 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rdst_rdy ~wire 0 7225 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_rsrc_dsc ~wire 0 7226 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[REM_WIDTH-1:0]wire~ 0 7227 (_array ~wire ((_range  6)))))
		(_port (_int trn_rrem ~[REM_WIDTH-1:0]wire~ 0 7227 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rerrfwd ~wire 0 7228 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[RBAR_WIDTH-1:0]wire~ 0 7229 (_array ~wire ((_range  7)))))
		(_port (_int trn_rbar_hit ~[RBAR_WIDTH-1:0]wire~ 0 7229 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_recrc_err ~wire 0 7230 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_lnk_up ~wire 0 7231 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int com_iclk ~wire 0 7234 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int com_sysrst ~wire 0 7235 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int null_rx_tvalid ~wire 0 7240 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int null_rx_tlast ~wire 0 7241 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int null_rx_tstrb ~[STRB_WIDTH-1:0]wire~ 0 7242 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int null_rdst_rdy ~wire 0 7243 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[4:0]wire~ 0 7244 (_array ~wire ((_dto i 4 i 0)))))
		(_sig (_int null_is_eof ~[4:0]wire~ 0 7244 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_rx_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 7246 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_rx_tvalid ~wire 0 7247 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_rx_tready ~wire 0 7248 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_rx_tstrb ~[STRB_WIDTH-1:0]wire~ 0 7249 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_rx_tlast ~wire 0 7250 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_rx_tuser ~[21:0]wire~ 0 7251 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int is_msi_trn ~wire 0 7252 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_rd_o ~[C_DATA_WIDTH-1:0]wire~ 0 7256 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_rsof_o ~wire 0 7257 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_reof_o ~wire 0 7258 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_rsrc_rdy_o ~wire 0 7259 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_rsrc_dsc_o ~wire 0 7260 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_rrem_o ~[REM_WIDTH-1:0]wire~ 0 7261 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_rerrfwd_o ~wire 0 7262 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_rbar_hit_o ~[RBAR_WIDTH-1:0]wire~ 0 7263 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_recrc_err_o ~wire 0 7264 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_rdst_rdy_i ~wire 0 7265 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[11:0]wire~ 0 7266 (_array ~wire ((_dto i 11 i 0)))))
		(_sig (_int pkt_len_counter ~[11:0]wire~ 0 7266 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst rx_pipeline_inst 0 7272 (_ent . axi_pcie_v2_9_2_axi_enhanced_rx_pipeline)
		(_gen
			((C_DATA_WIDTH) (C_DATA_WIDTH))
			((C_FAMILY) (C_FAMILY))
			((C_MSI_DECODE_ENABLE) (C_MSI_DECODE_ENABLE))
			((C_ROOT_PORT) (C_ROOT_PORT))
			((C_RX_REALIGN) (C_RX_REALIGN))
			((TCQ) (TCQ))
		)
		(_port
			((m_axis_rx_tdata) (m_axis_rx_tdata))
			((m_axis_rx_tvalid) (m_axis_rx_tvalid))
			((m_axis_rx_tready) (m_axis_rx_tready))
			((m_axis_rx_tstrb) (m_axis_rx_tstrb))
			((m_axis_rx_tlast) (m_axis_rx_tlast))
			((m_axis_rx_tuser) (m_axis_rx_tuser))
			((is_msi_trn) (is_msi_trn))
			((trn_rd) (trn_rd_o))
			((trn_rsof) (trn_rsof_o))
			((trn_reof) (trn_reof_o))
			((trn_rsrc_rdy) (trn_rsrc_rdy_o))
			((trn_rdst_rdy) (trn_rdst_rdy_i))
			((trn_rsrc_dsc) (trn_rsrc_dsc_o))
			((trn_rrem) (trn_rrem_o))
			((trn_rerrfwd) (trn_rerrfwd_o))
			((trn_rbar_hit) (trn_rbar_hit_o))
			((trn_recrc_err) (trn_recrc_err_o))
			((null_rx_tvalid) (null_rx_tvalid))
			((null_rx_tlast) (null_rx_tlast))
			((null_rx_tstrb) (null_rx_tstrb))
			((null_rdst_rdy) (null_rdst_rdy))
			((null_is_eof) (null_is_eof))
			((pkt_len_counter) (pkt_len_counter))
			((msi_address) (msi_address))
			((com_iclk) (com_iclk))
			((com_sysrst) (com_sysrst))
		)
	)
	(_inst rx_destraddler_inst 0 7328 (_ent . axi_pcie_v2_9_2_axi_enhanced_rx_destraddler)
		(_gen
			((C_DATA_WIDTH) (C_DATA_WIDTH))
			((C_FAMILY) (C_FAMILY))
			((TCQ) (TCQ))
		)
		(_port
			((trn_rd) (trn_rd))
			((trn_rsof) (trn_rsof))
			((trn_reof) (trn_reof))
			((trn_rsrc_rdy) (trn_rsrc_rdy))
			((trn_rdst_rdy_o) (trn_rdst_rdy))
			((trn_rsrc_dsc) (trn_rsrc_dsc))
			((trn_rrem) (trn_rrem))
			((trn_rerrfwd) (trn_rerrfwd))
			((trn_rbar_hit) (trn_rbar_hit))
			((trn_recrc_err) (trn_recrc_err))
			((trn_rd_o) (trn_rd_o))
			((trn_rsof_o) (trn_rsof_o))
			((trn_reof_o) (trn_reof_o))
			((trn_rsrc_rdy_o) (trn_rsrc_rdy_o))
			((trn_rdst_rdy) (trn_rdst_rdy_i))
			((trn_rsrc_dsc_o) (trn_rsrc_dsc_o))
			((trn_rrem_o) (trn_rrem_o))
			((trn_rerrfwd_o) (trn_rerrfwd_o))
			((trn_rbar_hit_o) (trn_rbar_hit_o))
			((trn_recrc_err_o) (trn_recrc_err_o))
			((com_iclk) (com_iclk))
			((com_sysrst) (com_sysrst))
		)
	)
	(_inst rx_null_gen_inst 0 7376 (_ent . axi_pcie_v2_9_2_axi_enhanced_rx_null_gen)
		(_gen
			((C_DATA_WIDTH) (C_DATA_WIDTH))
			((TCQ) (TCQ))
		)
		(_port
			((m_axis_rx_tdata) (m_axis_rx_tdata))
			((m_axis_rx_tvalid) (m_axis_rx_tvalid))
			((m_axis_rx_tready) (m_axis_rx_tready))
			((m_axis_rx_tlast) (m_axis_rx_tlast))
			((m_axis_rx_tuser) (m_axis_rx_tuser))
			((null_rx_tvalid) (null_rx_tvalid))
			((null_rx_tlast) (null_rx_tlast))
			((null_rx_tstrb) (null_rx_tstrb))
			((null_rdst_rdy) (null_rdst_rdy))
			((null_is_eof) (null_is_eof))
			((pkt_len_counter) (pkt_len_counter))
			((com_iclk) (com_iclk))
			((com_sysrst) (com_sysrst))
		)
	)
	(_inst rx_demux_inst 0 7409 (_ent . axi_pcie_v2_9_2_axi_enhanced_rx_demux)
		(_gen
			((C_DATA_WIDTH) (C_DATA_WIDTH))
			((C_FAMILY) (C_FAMILY))
			((C_RX_PRESERVE_ORDER) (C_RX_PRESERVE_ORDER))
			((C_RX_REALIGN) (_string \V"TRUE"\))
			((C_ROOT_PORT) (C_ROOT_PORT))
			((TCQ) (TCQ))
		)
		(_port
			((m_axis_rx_tdata) (m_axis_rx_tdata))
			((m_axis_rx_tvalid) (m_axis_rx_tvalid))
			((m_axis_rx_tready) (m_axis_rx_tready))
			((m_axis_rx_tstrb) (m_axis_rx_tstrb))
			((m_axis_rx_tlast) (m_axis_rx_tlast))
			((m_axis_rx_tuser) (m_axis_rx_tuser))
			((is_msi_trn) (is_msi_trn))
			((m_axis_cr_tdata) (m_axis_cr_tdata))
			((m_axis_cr_tvalid) (m_axis_cr_tvalid))
			((m_axis_cr_tready) (m_axis_cr_tready))
			((m_axis_cr_tstrb) (m_axis_cr_tstrb))
			((m_axis_cr_tlast) (m_axis_cr_tlast))
			((m_axis_cr_tuser) (m_axis_cr_tuser))
			((m_axis_cw_tdata) (m_axis_cw_tdata))
			((m_axis_cw_tvalid) (m_axis_cw_tvalid))
			((m_axis_cw_tready) (m_axis_cw_tready))
			((m_axis_cw_tstrb) (m_axis_cw_tstrb))
			((m_axis_cw_tlast) (m_axis_cw_tlast))
			((m_axis_cw_tuser) (m_axis_cw_tuser))
			((m_axis_rc_tdata) (m_axis_rc_tdata))
			((m_axis_rc_tvalid) (m_axis_rc_tvalid))
			((m_axis_rc_tready) (m_axis_rc_tready))
			((m_axis_rc_tstrb) (m_axis_rc_tstrb))
			((m_axis_rc_tlast) (m_axis_rc_tlast))
			((m_axis_rc_tuser) (m_axis_rc_tuser))
			((m_axis_cfg_tdata) (m_axis_cfg_tdata))
			((m_axis_cfg_tvalid) (m_axis_cfg_tvalid))
			((m_axis_cfg_tready) (m_axis_cfg_tready))
			((m_axis_cfg_tstrb) (m_axis_cfg_tstrb))
			((m_axis_cfg_tlast) (m_axis_cfg_tlast))
			((m_axis_cfg_tuser) (m_axis_cfg_tuser))
			((m_axis_msi_tdata) (m_axis_msi_tdata))
			((m_axis_msi_tvalid) (m_axis_msi_tvalid))
			((m_axis_msi_tready) (m_axis_msi_tready))
			((m_axis_msi_tstrb) (m_axis_msi_tstrb))
			((m_axis_msi_tlast) (m_axis_msi_tlast))
			((m_axis_msi_tuser) (m_axis_msi_tuser))
			((is_msi) (is_msi))
			((msi_address) (msi_address))
			((com_iclk) (com_iclk))
			((com_sysrst) (com_sysrst))
			((trn_lnk_up) (trn_lnk_up))
			((cfg_req) (cfg_req))
		)
	)
	(_model . axi_pcie_v2_9_2_axi_enhanced_rx 8 -1)

)
V 000081 55 17086         1580965250085 axi_pcie_v2_9_2_axi_enhanced_rx_pipeline
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axi_enhanced_rx_pipeline 0 8991(axi_pcie_v2_9_2_axi_enhanced_rx_pipeline 0 8991))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 60))
	(_code f2f4f5a3f8a5afe7a4f7a3f4e1a8aaf4f7f7a4f5f4f1f0)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 8992 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~0 0 8992 \128\ (_ent -1 (_cnst \128\))))
		(_type (_int ~vector~1 0 8993 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~1 0 8993 \"X7"\ (_ent -1 (_string \V"X7"\))))
		(_type (_int ~vector~2 0 8994 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_MSI_DECODE_ENABLE ~vector~2 0 8994 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~3 0 8995 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ROOT_PORT ~vector~3 0 8995 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~4 0 8996 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RX_REALIGN ~vector~4 0 8996 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~5 0 8997 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~5 0 8997 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~6 0 9000 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REM_WIDTH ~vector~6 0 9000 \C_DATA_WIDTH==128?2:1\ (_ent -1 (_code 76))))
		(_type (_int ~vector~7 0 9001 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_WIDTH ~vector~7 0 9001 \C_FAMILY=="X7"?8:7\ (_ent -1 (_code 77))))
		(_type (_int ~vector~8 0 9003 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int STRB_WIDTH ~vector~8 0 9003 \C_DATA_WIDTH/8\ (_ent -1 (_code 78))))
		(_type (_int ~vector~9 0 9099 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int INTF_WIDTH_DWORDS ~vector~9 0 9099 \C_DATA_WIDTH==128?11'd4:C_DATA_WIDTH==64?11'd2:11'd1\ (_ent -1 (_code 79)))(_cnst l))
		(_type (_int ~[C_DATA_WIDTH-1:0]reg~ 0 9007 (_array ~reg ((_range  80)))))
		(_port (_int m_axis_rx_tdata ~[C_DATA_WIDTH-1:0]reg~ 0 9007 (_arch (_out)))(_reg)(_flags2))
		(_port (_int m_axis_rx_tvalid ~reg 0 9008 (_arch (_out)))(_reg)(_flags1))
		(_port (_int m_axis_rx_tready ~wire 0 9009 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[STRB_WIDTH-1:0]wire~ 0 9010 (_array ~wire ((_range  81)))))
		(_port (_int m_axis_rx_tstrb ~[STRB_WIDTH-1:0]wire~ 0 9010 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int m_axis_rx_tlast ~wire 0 9011 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[21:0]reg~ 0 9012 (_array ~reg ((_dto i 21 i 0)))))
		(_port (_int m_axis_rx_tuser ~[21:0]reg~ 0 9012 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[63:0]wire~ 0 9013 (_array ~wire ((_dto i 63 i 0)))))
		(_port (_int msi_address ~[63:0]wire~ 0 9013 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int is_msi_trn ~wire 0 9014 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 9018 (_array ~wire ((_range  82)))))
		(_port (_int trn_rd ~[C_DATA_WIDTH-1:0]wire~ 0 9018 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rsof ~wire 0 9019 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_reof ~wire 0 9020 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rsrc_rdy ~wire 0 9021 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rdst_rdy ~reg 0 9022 (_arch (_out)))(_reg)(_flags1))
		(_port (_int trn_rsrc_dsc ~wire 0 9023 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[REM_WIDTH-1:0]wire~ 0 9024 (_array ~wire ((_range  83)))))
		(_port (_int trn_rrem ~[REM_WIDTH-1:0]wire~ 0 9024 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rerrfwd ~wire 0 9025 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[RBAR_WIDTH-1:0]wire~ 0 9026 (_array ~wire ((_range  84)))))
		(_port (_int trn_rbar_hit ~[RBAR_WIDTH-1:0]wire~ 0 9026 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_recrc_err ~wire 0 9027 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int null_rx_tvalid ~wire 0 9031 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int null_rx_tlast ~wire 0 9032 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int null_rx_tstrb ~[STRB_WIDTH-1:0]wire~ 0 9033 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int null_rdst_rdy ~wire 0 9034 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[4:0]wire~ 0 9035 (_array ~wire ((_dto i 4 i 0)))))
		(_port (_int null_is_eof ~[4:0]wire~ 0 9035 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[11:0]wire~ 0 9036 (_array ~wire ((_dto i 11 i 0)))))
		(_port (_int pkt_len_counter ~[11:0]wire~ 0 9036 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int com_iclk ~wire 0 9040 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int com_sysrst ~wire 0 9041 (_arch (_in)))(_net scalared)(_flags2))
		(_sig (_int is_sof ~[4:0]wire~ 0 9046 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int is_sof_prev ~[4:0]wire~ 0 9047 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int is_eof ~[4:0]wire~ 0 9049 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int is_eof_prev ~[4:0]wire~ 0 9050 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[STRB_WIDTH-1:0]reg~ 0 9052 (_array ~reg ((_range  85)))))
		(_sig (_int reg_tstrb ~[STRB_WIDTH-1:0]reg~ 0 9052 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int tstrb ~[STRB_WIDTH-1:0]wire~ 0 9053 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int tstrb_prev ~[STRB_WIDTH-1:0]wire~ 0 9054 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg_tlast ~reg 0 9056 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rsrc_rdy_filtered ~wire 0 9057 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int trn_rd_DW_swapped ~[C_DATA_WIDTH-1:0]wire~ 0 9060 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int trn_rd_prev ~[C_DATA_WIDTH-1:0]reg~ 0 9061 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int data_hold ~wire 0 9063 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_prev ~reg 0 9064 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int trn_reof_prev ~reg 0 9066 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[REM_WIDTH-1:0]reg~ 0 9067 (_array ~reg ((_range  86)))))
		(_sig (_int trn_rrem_prev ~[REM_WIDTH-1:0]reg~ 0 9067 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int trn_rsrc_rdy_prev ~reg 0 9068 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int trn_rsrc_dsc_prev ~reg 0 9069 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int trn_rsof_prev ~reg 0 9070 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[7:0]reg~ 0 9071 (_array ~reg ((_dto i 7 i 0)))))
		(_sig (_int trn_rbar_hit_prev ~[7:0]reg~ 0 9071 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int trn_rerrfwd_prev ~reg 0 9072 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int trn_recrc_err_prev ~reg 0 9073 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int null_mux_sel ~reg 0 9076 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int trn_in_packet ~reg 0 9077 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int dsc_flag ~wire 0 9078 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int dsc_detect ~wire 0 9079 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg_dsc_detect ~reg 0 9080 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int trn_rsrc_dsc_d ~reg 0 9081 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[1:0]reg~ 0 9082 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int pkt_fmt ~[1:0]reg~ 0 9082 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[4:0]reg~ 0 9083 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int pkt_type ~[4:0]reg~ 0 9083 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[7:0]wire~ 0 9086 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int trn_rbar_hit_full ~[7:0]wire~ 0 9086 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int null_mux_sel_q ~wire 0 9102 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int null_transmit_done ~reg 0 9104 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#9102_0@ (_arch 0 0 9102 (_prcs 0(_ass)(_simple)(_trgt(56))(_sens(50)(23))
			)))
			(@ALWAYS#9106_1@ (_arch 1 0 9106 (_prcs 1(_trgt(57))(_read(25)(56))(_sens(24))(_dssslclk(24))(_edge 35)
			)))
			(@ASSIGN#9116_2@ (_arch 2 0 9116 (_prcs 2(_ass)(_simple)(_trgt(34))(_sens(11)(48)(9)(13))
			)))
			(@ALWAYS#9129_3@ (_arch 3 0 9129 (_prcs 3(_trgt(36)(43)(40)(41)(44)(45)(46)(39)(42))(_read(25)(12)(35)(9)(14)(55)(15)(17)(34)(10)(13)(49))(_sens(24))(_dssslclk(24))(_edge 35)
			)))
			(@ALWAYS#9332_4@ (_arch 4 0 9332 (_prcs 4(_trgt(0))(_read(25)(37)(38)(36)(35))(_sens(24))(_dssslclk(24))(_edge 35)
			)))
			(@ASSIGN#9353_5@ (_arch 5 0 9353 (_prcs 5(_ass)(_simple)(_trgt(37))(_sens(2)(1))
			)))
			(@ALWAYS#9357_6@ (_arch 6 0 9357 (_prcs 6(_trgt(38))(_read(25)(37))(_sens(24))(_dssslclk(24))(_edge 35)
			)))
			(@ALWAYS#9373_7@ (_arch 7 0 9373 (_prcs 7(_trgt(1)(33)(30)(5))(_read(25)(37)(47)(56)(18)(57)(19)(20)(22)(38)(41)(49)(39)(32)(29)(27)(44)(45)(46)(34)(10)(31)(28)(26)(55)(15)(17))(_sens(24))(_dssslclk(24))(_edge 35)
			)))
			(@ASSIGN#9432_8@ (_arch 8 0 9432 (_prcs 8(_ass)(_alias ((m_axis_rx_tlast)(reg_tlast)))(_simple)(_trgt(4))(_sens(33))
			)))
			(@ASSIGN#9433_9@ (_arch 9 0 9433 (_prcs 9(_ass)(_simple)(_trgt(3))(_sens(30))
			)))
			(@ALWAYS#9550_10@ (_arch 10 0 9550 (_prcs 10(_trgt(12))(_read(25)(47)(2)(21)(49)(1))(_sens(24))(_dssslclk(24))(_edge 35)
			)))
			(@ALWAYS#9589_11@ (_arch 11 0 9589 (_prcs 11(_trgt(47))(_read(24)(25)(47)(19)(2)(49)(37))
				(_need_init)
			)))
			(@ALWAYS#9615_12@ (_arch 12 0 9615 (_prcs 12(_trgt(48))(_read(25)(9)(10)(34)(12)(13)(11))(_sens(24))(_dssslclk(24))(_edge 35)
			)))
			(@ASSIGN#9639_13@ (_arch 13 0 9639 (_prcs 13(_ass)(_simple)(_trgt(50))(_sens(13)(52)(48)(9)(10)(12))
			)))
			(@ALWAYS#9641_14@ (_arch 14 0 9641 (_prcs 14(_trgt(51)(52))(_read(25)(50)(47)(13))(_sens(24))(_dssslclk(24))(_edge 35)
			)))
			(@ASSIGN#9658_15@ (_arch 15 0 9658 (_prcs 15(_ass)(_simple)(_trgt(49))(_sens(50)(51))
			)))
			(@INTERNAL#0_16@ (_int 16 0 0 0 (_prcs 16 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate rbar_width_7 0 9088 (_vif  (_code 60))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9089_17@ (_arch 17 0 9089 (_prcs 0(_ass)(_simple)(_trgt(55))(_sens(16))
	  		)))
	  		(@INTERNAL#0_18@ (_int 18 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate rbar_width_8 0 9091 (_vif  (_code 61))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9092_19@ (_arch 19 0 9092 (_prcs 0(_ass)(_simple)(_trgt(55))(_sens(16))
	  		)))
	  		(@INTERNAL#0_20@ (_int 20 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate rd_DW_swap_128 0 9170 (_vif  (_code 62))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9174_21@ (_arch 21 0 9174 (_prcs 0(_ass)(_simple)(_trgt(35))(_sens(8(d_31_0))(8(d_63_32))(8(d_95_64))(8(d_127_96)))
	  		)))
	  		(@INTERNAL#0_22@ (_int 22 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate rd_DW_swap_64 0 9176 (_vif  (_code 63))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9177_23@ (_arch 23 0 9177 (_prcs 0(_ass)(_simple)(_trgt(35))(_sens(8(d_31_0))(8(d_63_32)))
	  		)))
	  		(@INTERNAL#0_24@ (_int 24 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate rd_DW_swap_32 0 9179 (_vif  (_code 64))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9180_25@ (_arch 25 0 9180 (_prcs 0(_ass)(_simple)(_trgt(35))(_sens(8))
	  		)))
	  		(@INTERNAL#0_26@ (_int 26 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate root_port_msi_64 0 9190 (_vif  (_code 65))
	  (_object
	  	(_type (_int ~vector~0 0 9197 (_array ~reg ((_uto i 0 i 0)))))
	  	(_gen (_int IDLE ~vector~0 0 9197 \2'b00\ (_ent -1 (_cnst \2'b0\)))(_cnst l))
	  	(_type (_int ~vector~1 0 9198 (_array ~reg ((_uto i 0 i 0)))))
	  	(_gen (_int TRANSLATE_ADDR_32 ~vector~1 0 9198 \2'b01\ (_ent -1 (_cnst \2'b01\)))(_cnst l))
	  	(_type (_int ~vector~2 0 9199 (_array ~reg ((_uto i 0 i 0)))))
	  	(_gen (_int TRANSLATE_ADDR_64 ~vector~2 0 9199 \2'b10\ (_ent -1 (_cnst \2'b10\)))(_cnst l))
	  	(_sig (_int is_msi_trn_q ~reg 0 9192 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int is_msi_trn_d ~reg 0 9193 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[1:0]reg~ 0 9194 (_array ~reg ((_dto i 1 i 0)))))
	  	(_sig (_int state ~[1:0]reg~ 0 9194 (_arch (_uni)))(_reg)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#9201,9252_27@ (_arch 27 0 9201 (_prcs 0(_trgt(60)(59))(_read(24)(25)(60)(9)(11)(12)(8(d_62_61))(8(d_60_56))(58)(4)(2)(1))
				(_need_init)
	  		)))
	  		(@ALWAYS#9228_28@ (_arch 28 0 9228 (_prcs 1(_trgt(58))(_read(8(d_63_32))(8(d_63_0)))(_sens(11)(60)(12)(6)(8))
				(_need_init)
	  		)))
	  		(@ASSIGN#9266_29@ (_arch 29 0 9266 (_prcs 3(_ass)(_alias ((is_msi_trn)(is_msi_trn_q)(is_msi_trn_d)))(_simple)(_trgt(7))(_sens(58)(59))
	  		)))
	  		(@INTERNAL#0_30@ (_int 30 0 0 0 (_prcs 4 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate root_port_msi_128 0 9271 (_vif  (_code 66))
	  (_object
	  	(_sig (_int is_msi_trn_q ~reg 0 9273 (_arch (_uni)))(_reg)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#9277_31@ (_arch 31 0 9277 (_prcs 0(_trgt(53)(54))(_read(8(d_126_125))(8(d_124_120)))(_sens(11)(12)(9)(8))
				(_need_init)
	  		)))
	  		(@ALWAYS#9282_32@ (_arch 32 0 9282 (_prcs 1(_trgt(61))(_read(24)(25)(53)(54)(6)(8(d_63_32))(8(d_63_0))(4)(2)(1))
				(_need_init)
	  		)))
	  		(@ASSIGN#9310_33@ (_arch 33 0 9310 (_prcs 2(_ass)(_alias ((is_msi_trn)(is_msi_trn_q)))(_simple)(_trgt(7))(_sens(61))
	  		)))
	  		(@INTERNAL#0_34@ (_int 34 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate genblk3 0 9315 (_vif  (_code 67))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9316_35@ (_arch 35 0 9316 (_prcs 0(_ass)(_simple)(_trgt(7))
	  		)))
	  		(@INTERNAL#0_36@ (_int 36 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate rrem_to_tstrb_128 0 9448 (_vif  (_code 68))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9452_37@ (_arch 37 0 9452 (_prcs 0(_ass)(_simple)(_trgt(31))(_sens(14))
	  		)))
	  		(@ASSIGN#9454_38@ (_arch 38 0 9454 (_prcs 1(_ass)(_simple)(_trgt(32))(_sens(40))
	  		)))
	  		(@INTERNAL#0_39@ (_int 39 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate rrem_to_tstrb_64 0 9456 (_vif  (_code 69))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9459_40@ (_arch 40 0 9459 (_prcs 0(_ass)(_simple)(_trgt(31))(_sens(14))
	  		)))
	  		(@ASSIGN#9460_41@ (_arch 41 0 9460 (_prcs 1(_ass)(_simple)(_trgt(32))(_sens(40))
	  		)))
	  		(@INTERNAL#0_42@ (_int 42 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate rrem_to_tstrb_32 0 9462 (_vif  (_code 70))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9465,9466_43@ (_arch 43 0 9465 (_prcs 0(_ass)(_simple)(_trgt(31)(32))
	  		)))
	  		(@INTERNAL#0_44@ (_int 44 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate is_sof_128 0 9483 (_vif  (_code 71))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9486_45@ (_arch 45 0 9486 (_prcs 0(_ass)(_simple)(_trgt(26))(_sens(9)(13)(14(1)))
	  		)))
	  		(@ASSIGN#9490_46@ (_arch 46 0 9490 (_prcs 1(_ass)(_simple)(_trgt(27))(_sens(43)(42)(40(1)))
	  		)))
	  		(@INTERNAL#0_47@ (_int 47 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate is_sof_64_32 0 9492 (_vif  (_code 72))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9494_48@ (_arch 48 0 9494 (_prcs 0(_ass)(_simple)(_trgt(26))(_sens(9)(13))
	  		)))
	  		(@ASSIGN#9497_49@ (_arch 49 0 9497 (_prcs 1(_ass)(_simple)(_trgt(27))(_sens(43)(42))
	  		)))
	  		(@INTERNAL#0_50@ (_int 50 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate is_eof_128 0 9516 (_vif  (_code 73))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9519_51@ (_arch 51 0 9519 (_prcs 0(_ass)(_simple)(_trgt(28))(_sens(10)(14))
	  		)))
	  		(@ASSIGN#9523_52@ (_arch 52 0 9523 (_prcs 1(_ass)(_simple)(_trgt(29))(_sens(39)(40))
	  		)))
	  		(@INTERNAL#0_53@ (_int 53 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate is_eof_64 0 9525 (_vif  (_code 74))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9529_54@ (_arch 54 0 9529 (_prcs 0(_ass)(_simple)(_trgt(28))(_sens(10)(14))
	  		)))
	  		(@ASSIGN#9534_55@ (_arch 55 0 9534 (_prcs 1(_ass)(_simple)(_trgt(29))(_sens(39)(40))
	  		)))
	  		(@INTERNAL#0_56@ (_int 56 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate is_eof_32 0 9536 (_vif  (_code 75))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9538_57@ (_arch 57 0 9538 (_prcs 0(_ass)(_simple)(_trgt(28))(_sens(10))
	  		)))
	  		(@ASSIGN#9541_58@ (_arch 58 0 9541 (_prcs 1(_ass)(_simple)(_trgt(29))(_sens(39))
	  		)))
	  		(@INTERNAL#0_59@ (_int 59 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_axi_enhanced_rx_pipeline 87 -1)

)
V 000084 55 6925          1580965250087 axi_pcie_v2_9_2_axi_enhanced_rx_destraddler
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axi_enhanced_rx_destraddler 0 8355(axi_pcie_v2_9_2_axi_enhanced_rx_destraddler 0 8355))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_code f2f4f5a3f8a5afe7a4f4f3a2e1a8aaf4f7f7a4f5f4f1f0)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 8356 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~0 0 8356 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~1 0 8357 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~1 0 8357 \"X7"\ (_ent -1 (_string \V"X7"\))))
		(_type (_int ~vector~2 0 8358 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~2 0 8358 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~3 0 8361 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REM_WIDTH ~vector~3 0 8361 \C_DATA_WIDTH==128?2:1\ (_ent -1 (_code 13))))
		(_type (_int ~vector~4 0 8362 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_WIDTH ~vector~4 0 8362 \C_FAMILY=="X7"?8:7\ (_ent -1 (_code 14))))
		(_type (_int ~vector~5 0 8364 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int STRB_WIDTH ~vector~5 0 8364 \C_DATA_WIDTH/8\ (_ent -1 (_code 15))))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 8369 (_array ~wire ((_range  16)))))
		(_port (_int trn_rd ~[C_DATA_WIDTH-1:0]wire~ 0 8369 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rsof ~wire 0 8370 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_reof ~wire 0 8371 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rsrc_rdy ~wire 0 8372 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rdst_rdy_o ~wire 0 8373 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int trn_rsrc_dsc ~wire 0 8374 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[REM_WIDTH-1:0]wire~ 0 8375 (_array ~wire ((_range  17)))))
		(_port (_int trn_rrem ~[REM_WIDTH-1:0]wire~ 0 8375 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rerrfwd ~wire 0 8376 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[RBAR_WIDTH-1:0]wire~ 0 8377 (_array ~wire ((_range  18)))))
		(_port (_int trn_rbar_hit ~[RBAR_WIDTH-1:0]wire~ 0 8377 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_recrc_err ~wire 0 8378 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_DATA_WIDTH-1:0]reg~ 0 8384 (_array ~reg ((_range  19)))))
		(_port (_int trn_rd_o ~[C_DATA_WIDTH-1:0]reg~ 0 8384 (_arch (_out)))(_reg)(_flags2))
		(_port (_int trn_rsof_o ~reg 0 8385 (_arch (_out)))(_reg)(_flags2))
		(_port (_int trn_reof_o ~reg 0 8386 (_arch (_out)))(_reg)(_flags2))
		(_port (_int trn_rsrc_rdy_o ~reg 0 8387 (_arch (_out)))(_reg)(_flags2))
		(_port (_int trn_rdst_rdy ~wire 0 8388 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rsrc_dsc_o ~reg 0 8389 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[REM_WIDTH-1:0]reg~ 0 8390 (_array ~reg ((_range  20)))))
		(_port (_int trn_rrem_o ~[REM_WIDTH-1:0]reg~ 0 8390 (_arch (_out)))(_reg)(_flags2))
		(_port (_int trn_rerrfwd_o ~reg 0 8391 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[RBAR_WIDTH-1:0]reg~ 0 8392 (_array ~reg ((_range  21)))))
		(_port (_int trn_rbar_hit_o ~[RBAR_WIDTH-1:0]reg~ 0 8392 (_arch (_out)))(_reg)(_flags2))
		(_port (_int trn_recrc_err_o ~reg 0 8393 (_arch (_out)))(_reg)(_flags2))
		(_port (_int com_iclk ~wire 0 8399 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int com_sysrst ~wire 0 8400 (_arch (_in)))(_net scalared)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate data_width_128 0 8406 (_vif  (_code 8))
	  (_object
	  	(_type (_int ~vector~0 0 8408 (_array ~reg ((_uto i 0 i 0)))))
	  	(_gen (_int IDLE ~vector~0 0 8408 \2'b00\ (_ent -1 (_cnst \2'b0\)))(_cnst l))
	  	(_type (_int ~vector~1 0 8409 (_array ~reg ((_uto i 0 i 0)))))
	  	(_gen (_int PROCESS_TLP_BEAT ~vector~1 0 8409 \2'b01\ (_ent -1 (_cnst \2'b01\)))(_cnst l))
	  	(_type (_int ~vector~2 0 8410 (_array ~reg ((_uto i 0 i 0)))))
	  	(_gen (_int THROTTLE_TLP ~vector~2 0 8410 \2'b10\ (_ent -1 (_cnst \2'b10\)))(_cnst l))
	  	(_type (_int ~[1:0]reg~ 0 8412 (_array ~reg ((_dto i 1 i 0)))))
	  	(_sig (_int state ~[1:0]reg~ 0 8412 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int local_throttle ~reg 0 8413 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[C_DATA_WIDTH/2-1:0]reg~ 0 8415 (_array ~reg ((_range  9)))))
	  	(_sig (_int trn_rd_d ~[C_DATA_WIDTH/2-1:0]reg~ 0 8415 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int trn_rsof_d ~reg 0 8416 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int trn_reof_d ~reg 0 8417 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int trn_rsrc_rdy_d ~reg 0 8418 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int trn_rsrc_dsc_d ~reg 0 8419 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~[REM_WIDTH-1:0]reg~ 0 8420 (_array ~reg ((_range  10)))))
	  	(_sig (_int trn_rrem_d ~[REM_WIDTH-1:0]reg~ 0 8420 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int trn_rerrfwd_d ~reg 0 8421 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~[RBAR_WIDTH-1:0]reg~ 0 8422 (_array ~reg ((_range  11)))))
	  	(_sig (_int trn_rbar_hit_d ~[RBAR_WIDTH-1:0]reg~ 0 8422 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int trn_recrc_err_d ~reg 0 8423 (_arch (_uni)))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8425_1@ (_arch 1 0 8425 (_prcs 0(_ass)(_alias ((trn_rdst_rdy_o)(trn_rdst_rdy)(local_throttle)))(_simple)(_trgt(4))(_sens(14)(23))
	  		)))
	  		(@ALWAYS#8428,8582_2@ (_arch 2 0 8428 (_prcs 1(_trgt(24)(25)(26)(27)(28)(29)(30)(31)(32)(22)(23))(_read(20)(21)(14)(0(d_63_0))(1)(2)(3)(5)(6)(7)(8)(9)(22)(6(1)))
				(_need_init)
	  		)))
	  		(@ALWAYS#8457_3@ (_arch 3 0 8457 (_prcs 2(_trgt(10)(11)(12)(13)(15)(16)(17)(18)(19))(_read(6(1))(0(d_127_64))(6(0))(30)(31)(24)(25)(27)(32)(26)(28)(29(0)))(_sens(0)(1)(2)(6)(5)(3)(14)(9)(7)(8)(22)(23)(21))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_4@ (_int 4 0 0 0 (_prcs 4 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate data_width_32_64 0 8623 (_vif  (_code 12))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#8625_5@ (_arch 5 0 8625 (_prcs 0(_trgt(10)(11)(12)(13)(15)(16)(17)(18)(19))(_read)(_sens(8)(0)(9)(5)(1)(6)(2)(7)(3))
				(_need_init)
	  		)))
	  		(@ASSIGN#8636_6@ (_arch 6 0 8636 (_prcs 1(_ass)(_alias ((trn_rdst_rdy_o)(trn_rdst_rdy)))(_simple)(_trgt(4))(_sens(14))
	  		)))
	  		(@INTERNAL#0_7@ (_int 7 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_axi_enhanced_rx_destraddler 23 -1)

)
V 000081 55 9106          1580965250089 axi_pcie_v2_9_2_axi_enhanced_rx_null_gen
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axi_enhanced_rx_null_gen 0 8663(axi_pcie_v2_9_2_axi_enhanced_rx_null_gen 0 8663))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 38))
	(_code 0204040508555f175404010011585a0407075405040100)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 8664 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~0 0 8664 \128\ (_ent -1 (_cnst \128\))))
		(_type (_int ~vector~1 0 8665 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~1 0 8665 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~2 0 8669 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int STRB_WIDTH ~vector~2 0 8669 \C_DATA_WIDTH/8\ (_ent -1 (_code 46))))
		(_type (_int ~vector~3 0 8696 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int INTERFACE_WIDTH_DWORDS ~vector~3 0 8696 \C_DATA_WIDTH==128?11'd4:C_DATA_WIDTH==64?11'd2:11'd1\ (_ent -1 (_code 47)))(_cnst l))
		(_type (_int ~vector~4 0 8708 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~4 0 8708 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~5 0 8709 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IN_PACKET ~vector~5 0 8709 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 8673 (_array ~wire ((_range  48)))))
		(_port (_int m_axis_rx_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 8673 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_rx_tvalid ~wire 0 8674 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_rx_tready ~wire 0 8675 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_rx_tlast ~wire 0 8676 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[21:0]wire~ 0 8677 (_array ~wire ((_dto i 21 i 0)))))
		(_port (_int m_axis_rx_tuser ~[21:0]wire~ 0 8677 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int null_rx_tvalid ~wire 0 8681 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int null_rx_tlast ~wire 0 8682 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[STRB_WIDTH-1:0]wire~ 0 8683 (_array ~wire ((_range  49)))))
		(_port (_int null_rx_tstrb ~[STRB_WIDTH-1:0]wire~ 0 8683 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int null_rdst_rdy ~wire 0 8684 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[4:0]reg~ 0 8685 (_array ~reg ((_dto i 4 i 0)))))
		(_port (_int null_is_eof ~[4:0]reg~ 0 8685 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[11:0]reg~ 0 8686 (_array ~reg ((_dto i 11 i 0)))))
		(_port (_int pkt_len_counter ~[11:0]reg~ 0 8686 (_arch (_out)))(_reg)(_flags1))
		(_port (_int com_iclk ~wire 0 8690 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int com_sysrst ~wire 0 8691 (_arch (_in)))(_net scalared)(_flags2))
		(_sig (_int cur_state ~reg 0 8710 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_state ~reg 0 8711 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int reg_pkt_len_counter ~[11:0]reg~ 0 8714 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[11:0]wire~ 0 8716 (_array ~wire ((_dto i 11 i 0)))))
		(_sig (_int pkt_len_counter_dec ~[11:0]wire~ 0 8716 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pkt_done ~wire 0 8717 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int new_pkt_len ~[11:0]wire~ 0 8720 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[9:0]wire~ 0 8721 (_array ~wire ((_dto i 9 i 0)))))
		(_sig (_int payload_len ~[9:0]wire~ 0 8721 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[1:0]wire~ 0 8722 (_array ~wire ((_dto i 1 i 0)))))
		(_sig (_int packet_fmt ~[1:0]wire~ 0 8722 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int packet_td ~wire 0 8723 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[3:0]reg~ 0 8724 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int packet_overhead ~[3:0]reg~ 0 8724 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int eof_tstrb ~[STRB_WIDTH-1:0]wire~ 0 8727 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int straddle_sof ~wire 0 8728 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int eof ~wire 0 8729 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#8734_0@ (_arch 0 0 8734 (_prcs 0(_ass)(_simple)(_trgt(25))(_sens(4(21)))
			)))
			(@ASSIGN#8825_1@ (_arch 1 0 8825 (_prcs 1(_ass)(_simple)(_trgt(18))(_sens(22(3))(22(d_2_0))(19))
			)))
			(@ASSIGN#8830,8831_2@ (_arch 2 0 8830 (_prcs 2(_ass)(_simple)(_trgt(16)(17))(_sens(15))
			)))
			(@ALWAYS#8838_3@ (_arch 3 0 8838 (_prcs 4(_trgt(14)(10))(_read)(_sens(13)(17)(15)(1)(25)(2)(18)(16)(24))
				(_need_init)
			)))
			(@ALWAYS#8902_4@ (_arch 4 0 8902 (_prcs 5(_trgt(13)(15))(_read(11)(12)(14)(10))
				(_need_init)
			)))
			(@ASSIGN#8965_5@ (_arch 5 0 8965 (_prcs 6(_ass)(_simple)(_trgt(5))
			)))
			(@ASSIGN#8966_6@ (_arch 6 0 8966 (_prcs 7(_ass)(_simple)(_trgt(6))(_sens(10))
			)))
			(@ASSIGN#8967_7@ (_arch 7 0 8967 (_prcs 8(_ass)(_simple)(_trgt(7))(_sens(6)(23))
			)))
			(@ASSIGN#8968_8@ (_arch 8 0 8968 (_prcs 9(_ass)(_alias ((null_rdst_rdy)(null_rx_tlast)))(_simple)(_trgt(8))(_sens(6))
			)))
			(@INTERNAL#0_9@ (_int 9 0 0 0 (_prcs 10 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate sof_eof_128 0 8736 (_vif  (_code 38))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8737_10@ (_arch 10 0 8737 (_prcs 0(_ass)(_simple)(_trgt(24))(_sens(4(d_14_13)))
	  		)))
	  		(@INTERNAL#0_11@ (_int 11 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate sof_eof_64_32 0 8739 (_vif  (_code 39))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8740_12@ (_arch 12 0 8740 (_prcs 0(_ass)(_simple)(_trgt(24))
	  		)))
	  		(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate len_calc_128 0 8761 (_vif  (_code 40))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8763_14@ (_arch 14 0 8763 (_prcs 0(_ass)(_simple)(_trgt(20))(_sens(24)(0(d_94_93))(0(d_30_29)))
	  		)))
	  		(@ASSIGN#8765_15@ (_arch 15 0 8765 (_prcs 1(_ass)(_simple)(_trgt(21))(_sens(24)(0(79))(0(15)))
	  		)))
	  		(@ASSIGN#8767_16@ (_arch 16 0 8767 (_prcs 2(_ass)(_simple)(_trgt(19))(_sens(20(1))(24)(0(d_73_64))(0(d_9_0)))
	  		)))
	  		(@ALWAYS#8769_17@ (_arch 17 0 8769 (_prcs 3(_trgt(22))(_read(20(0)))(_sens(24)(20)(21))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_18@ (_int 18 0 0 0 (_prcs 4 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate len_calc_64 0 8786 (_vif  (_code 41))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8787_19@ (_arch 19 0 8787 (_prcs 0(_ass)(_simple)(_trgt(20))(_sens(0(d_30_29)))
	  		)))
	  		(@ASSIGN#8788_20@ (_arch 20 0 8788 (_prcs 1(_ass)(_simple)(_trgt(21))(_sens(0(15)))
	  		)))
	  		(@ASSIGN#8789_21@ (_arch 21 0 8789 (_prcs 2(_ass)(_simple)(_trgt(19))(_sens(20(1))(0(d_9_0)))
	  		)))
	  		(@ALWAYS#8791_22@ (_arch 22 0 8791 (_prcs 3(_trgt(22))(_read(20(0)))(_sens(20)(21))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_23@ (_int 23 0 0 0 (_prcs 4 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate len_calc_32 0 8802 (_vif  (_code 42))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8803_24@ (_arch 24 0 8803 (_prcs 0(_ass)(_simple)(_trgt(20))(_sens(0(d_30_29)))
	  		)))
	  		(@ASSIGN#8804_25@ (_arch 25 0 8804 (_prcs 1(_ass)(_simple)(_trgt(21))(_sens(0(15)))
	  		)))
	  		(@ASSIGN#8805_26@ (_arch 26 0 8805 (_prcs 2(_ass)(_simple)(_trgt(19))(_sens(20(1))(0(d_9_0)))
	  		)))
	  		(@ALWAYS#8807_27@ (_arch 27 0 8807 (_prcs 3(_trgt(22))(_read(20(0)))(_sens(20)(21))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_28@ (_int 28 0 0 0 (_prcs 4 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate strb_calc_128 0 8916 (_vif  (_code 43))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#8917_29@ (_arch 29 0 8917 (_prcs 0(_trgt(9))(_read)(_sens(10))
				(_need_init)
	  		)))
	  		(@ASSIGN#8930_30@ (_arch 30 0 8930 (_prcs 1(_ass)(_simple)(_trgt(23))
	  		)))
	  		(@INTERNAL#0_31@ (_int 31 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate strb_calc_64 0 8932 (_vif  (_code 44))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#8933_32@ (_arch 32 0 8933 (_prcs 0(_trgt(9))(_read)(_sens(10))
				(_need_init)
	  		)))
	  		(@ASSIGN#8945_33@ (_arch 33 0 8945 (_prcs 1(_ass)(_simple)(_trgt(23))(_sens(10))
	  		)))
	  		(@INTERNAL#0_34@ (_int 34 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate strb_calc_32 0 8947 (_vif  (_code 45))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#8948_35@ (_arch 35 0 8948 (_prcs 0(_trgt(9))(_read)(_sens(10))
				(_need_init)
	  		)))
	  		(@ASSIGN#8959_36@ (_arch 36 0 8959 (_prcs 1(_ass)(_simple)(_trgt(23))
	  		)))
	  		(@INTERNAL#0_37@ (_int 37 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_axi_enhanced_rx_null_gen 51 -1)

)
V 000078 55 14785         1580965250091 axi_pcie_v2_9_2_axi_enhanced_rx_demux
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axi_enhanced_rx_demux 0 7515(axi_pcie_v2_9_2_axi_enhanced_rx_demux 0 7515))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 28))
	(_code 0204040508555f175406060011585a0407075405040100)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 7516 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~0 0 7516 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~1 0 7517 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~1 0 7517 \"X7"\ (_ent -1 (_string \V"X7"\))))
		(_type (_int ~vector~2 0 7518 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RX_PRESERVE_ORDER ~vector~2 0 7518 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~3 0 7519 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RX_REALIGN ~vector~3 0 7519 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~4 0 7520 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ROOT_PORT ~vector~4 0 7520 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~5 0 7521 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~5 0 7521 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~6 0 7524 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REM_WIDTH ~vector~6 0 7524 \C_DATA_WIDTH==128?2:1\ (_ent -1 (_code 28))))
		(_type (_int ~vector~7 0 7525 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_WIDTH ~vector~7 0 7525 \C_FAMILY=="X7"?8:7\ (_ent -1 (_code 29))))
		(_type (_int ~vector~8 0 7527 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int STRB_WIDTH ~vector~8 0 7527 \C_DATA_WIDTH/8\ (_ent -1 (_code 30))))
		(_type (_int ~vector~9 0 7662 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int NONPOSTED ~vector~9 0 7662 \2'b00\ (_ent -1 (_cnst \2'b0\)))(_cnst l))
		(_type (_int ~vector~10 0 7663 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int POSTED ~vector~10 0 7663 \2'b01\ (_ent -1 (_cnst \2'b01\)))(_cnst l))
		(_type (_int ~vector~11 0 7664 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CPL ~vector~11 0 7664 \2'b10\ (_ent -1 (_cnst \2'b10\)))(_cnst l))
		(_type (_int ~vector~12 0 7665 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CFG ~vector~12 0 7665 \2'b11\ (_ent -1 (_cnst \2'b11\)))(_cnst l))
		(_type (_int ~vector~13 0 7706 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~13 0 7706 \6'b00_0000\ (_ent -1 (_cnst \6'b0_0000\)))(_cnst l))
		(_type (_int ~vector~14 0 7707 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE_CW ~vector~14 0 7707 \6'b00_0001\ (_ent -1 (_cnst \6'b0_0001\)))(_cnst l))
		(_type (_int ~vector~15 0 7708 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE_CR ~vector~15 0 7708 \6'b00_0010\ (_ent -1 (_cnst \6'b0_0010\)))(_cnst l))
		(_type (_int ~vector~16 0 7709 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE_RC ~vector~16 0 7709 \6'b00_0100\ (_ent -1 (_cnst \6'b0_0100\)))(_cnst l))
		(_type (_int ~vector~17 0 7710 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE_CFG ~vector~17 0 7710 \6'b00_1000\ (_ent -1 (_cnst \6'b0_1000\)))(_cnst l))
		(_type (_int ~vector~18 0 7711 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE_MSI ~vector~18 0 7711 \6'b01_0000\ (_ent -1 (_cnst \6'b01_0000\)))(_cnst l))
		(_type (_int ~vector~19 0 7712 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE1_CW ~vector~19 0 7712 \6'b10_0001\ (_ent -1 (_cnst \6'b10_0001\)))(_cnst l))
		(_type (_int ~vector~20 0 7713 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE1_CR ~vector~20 0 7713 \6'b10_0010\ (_ent -1 (_cnst \6'b10_0010\)))(_cnst l))
		(_type (_int ~vector~21 0 7714 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE1_RC ~vector~21 0 7714 \6'b10_0100\ (_ent -1 (_cnst \6'b10_0100\)))(_cnst l))
		(_type (_int ~vector~22 0 7715 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE1_CFG ~vector~22 0 7715 \6'b10_1000\ (_ent -1 (_cnst \6'b10_1000\)))(_cnst l))
		(_type (_int ~vector~23 0 7716 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACTIVE1_MSI ~vector~23 0 7716 \6'b11_0000\ (_ent -1 (_cnst \6'b11_0000\)))(_cnst l))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 7532 (_array ~wire ((_range  31)))))
		(_port (_int m_axis_rx_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 7532 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_rx_tvalid ~wire 0 7533 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_rx_tready ~wire 0 7534 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[STRB_WIDTH-1:0]wire~ 0 7535 (_array ~wire ((_range  32)))))
		(_port (_int m_axis_rx_tstrb ~[STRB_WIDTH-1:0]wire~ 0 7535 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int m_axis_rx_tlast ~wire 0 7536 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[21:0]wire~ 0 7537 (_array ~wire ((_dto i 21 i 0)))))
		(_port (_int m_axis_rx_tuser ~[21:0]wire~ 0 7537 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int is_msi_trn ~wire 0 7539 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int is_msi ~reg 0 7540 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[C_DATA_WIDTH-1:0]reg~ 0 7546 (_array ~reg ((_range  33)))))
		(_port (_int m_axis_cr_tdata ~[C_DATA_WIDTH-1:0]reg~ 0 7546 (_arch (_out)))(_reg)(_flags2))
		(_port (_int m_axis_cr_tvalid ~wire 0 7547 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int m_axis_cr_tready ~wire 0 7548 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[STRB_WIDTH-1:0]reg~ 0 7549 (_array ~reg ((_range  34)))))
		(_port (_int m_axis_cr_tstrb ~[STRB_WIDTH-1:0]reg~ 0 7549 (_arch (_out)))(_reg)(_flags2))
		(_port (_int m_axis_cr_tlast ~reg 0 7550 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[21:0]reg~ 0 7551 (_array ~reg ((_dto i 21 i 0)))))
		(_port (_int m_axis_cr_tuser ~[21:0]reg~ 0 7551 (_arch (_out)))(_reg)(_flags2))
		(_port (_int m_axis_cw_tdata ~[C_DATA_WIDTH-1:0]reg~ 0 7557 (_arch (_out)))(_reg)(_flags2))
		(_port (_int m_axis_cw_tvalid ~wire 0 7558 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int m_axis_cw_tready ~wire 0 7559 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tstrb ~[STRB_WIDTH-1:0]reg~ 0 7560 (_arch (_out)))(_reg)(_flags2))
		(_port (_int m_axis_cw_tlast ~reg 0 7561 (_arch (_out)))(_reg)(_flags2))
		(_port (_int m_axis_cw_tuser ~[21:0]reg~ 0 7562 (_arch (_out)))(_reg)(_flags2))
		(_port (_int m_axis_rc_tdata ~[C_DATA_WIDTH-1:0]reg~ 0 7568 (_arch (_out)))(_reg)(_flags2))
		(_port (_int m_axis_rc_tvalid ~wire 0 7569 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int m_axis_rc_tready ~wire 0 7570 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tstrb ~[STRB_WIDTH-1:0]reg~ 0 7571 (_arch (_out)))(_reg)(_flags2))
		(_port (_int m_axis_rc_tlast ~reg 0 7572 (_arch (_out)))(_reg)(_flags2))
		(_port (_int m_axis_rc_tuser ~[21:0]reg~ 0 7573 (_arch (_out)))(_reg)(_flags2))
		(_port (_int m_axis_cfg_tdata ~[C_DATA_WIDTH-1:0]reg~ 0 7579 (_arch (_out)))(_reg)(_flags2))
		(_port (_int m_axis_cfg_tvalid ~wire 0 7580 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int m_axis_cfg_tready ~wire 0 7581 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cfg_tstrb ~[STRB_WIDTH-1:0]reg~ 0 7582 (_arch (_out)))(_reg)(_flags2))
		(_port (_int m_axis_cfg_tlast ~reg 0 7583 (_arch (_out)))(_reg)(_flags2))
		(_port (_int m_axis_cfg_tuser ~[21:0]reg~ 0 7584 (_arch (_out)))(_reg)(_flags2))
		(_port (_int m_axis_msi_tdata ~[C_DATA_WIDTH-1:0]reg~ 0 7590 (_arch (_out)))(_reg)(_flags2))
		(_port (_int m_axis_msi_tvalid ~wire 0 7591 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int m_axis_msi_tready ~wire 0 7592 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_msi_tstrb ~[STRB_WIDTH-1:0]reg~ 0 7593 (_arch (_out)))(_reg)(_flags2))
		(_port (_int m_axis_msi_tlast ~reg 0 7594 (_arch (_out)))(_reg)(_flags2))
		(_port (_int m_axis_msi_tuser ~[21:0]reg~ 0 7595 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[63:0]wire~ 0 7597 (_array ~wire ((_dto i 63 i 0)))))
		(_port (_int msi_address ~[63:0]wire~ 0 7597 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int com_iclk ~wire 0 7602 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int com_sysrst ~wire 0 7603 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trn_lnk_up ~wire 0 7604 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_req ~wire 0 7605 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]wire~ 0 7612 (_array ~wire ((_dto i 1 i 0)))))
		(_sig (_int pkt_fmt ~[1:0]wire~ 0 7612 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[4:0]wire~ 0 7613 (_array ~wire ((_dto i 4 i 0)))))
		(_sig (_int pkt_type ~[4:0]wire~ 0 7613 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int pkt_addr ~[63:0]wire~ 0 7614 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[1:0]reg~ 0 7615 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int pkt_type_p_np_cpl_cfg ~[1:0]reg~ 0 7615 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int m_axis_cr_tready_i ~wire 0 7621 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_cw_tready_i ~wire 0 7622 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_rc_tready_i ~wire 0 7623 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_cfg_tready_i ~wire 0 7624 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_msi_tready_i ~wire 0 7625 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_rx_tsof ~wire 0 7627 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cw_enable ~reg 0 7629 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int cr_enable ~reg 0 7630 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rc_enable ~reg 0 7631 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int cfg_enable ~reg 0 7632 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int msi_enable ~reg 0 7633 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int cw_rd ~wire 0 7634 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cr_rd ~wire 0 7635 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rc_rd ~wire 0 7636 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cfg_rd ~wire 0 7637 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int msi_rd ~wire 0 7638 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cw_wr ~wire 0 7640 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cr_wr ~wire 0 7641 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rc_wr ~wire 0 7642 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cfg_wr ~wire 0 7643 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int msi_wr ~wire 0 7644 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cw_full ~reg 0 7646 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int cr_full ~reg 0 7647 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rc_full ~reg 0 7648 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int cfg_full ~reg 0 7649 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int msi_full ~reg 0 7650 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int cw_empty ~reg 0 7652 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int cr_empty ~reg 0 7653 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rc_empty ~reg 0 7654 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int cfg_empty ~reg 0 7655 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int msi_empty ~reg 0 7656 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[5:0]reg~ 0 7658 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int state ~[5:0]reg~ 0 7658 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#7689_0@ (_arch 0 0 7689 (_prcs 0(_ass)(_simple)(_trgt(52))(_sens(5(14)))
			)))
			(@ASSIGN#7690_1@ (_arch 1 0 7690 (_prcs 1(_ass)(_simple)(_trgt(43))(_sens(0(d_30_29)))
			)))
			(@ASSIGN#7691_2@ (_arch 2 0 7691 (_prcs 2(_ass)(_simple)(_trgt(44))(_sens(0(d_28_24)))
			)))
			(@ASSIGN#7693_3@ (_arch 3 0 7693 (_prcs 3(_ass)(_simple)(_trgt(45))(_sens(0(29))(0(d_95_64))(0(d_127_96)))
			)))
			(@ALWAYS#7719_4@ (_arch 4 0 7719 (_prcs 4(_trgt(78)(46)(53)(54)(55)(56)(57))(_read(39)(40)(78)(52)(1)(44(d_4_2))(43(1))(44(1))(44(d_4_3))(6)(45)(38)(44(4))(42)(4)(2)(46)(53)(54)(55)(56)(57)(18)(15)(16)(12)(9)(10)(24)(21)(22)(30)(27)(28)(36)(33)(34))
				(_need_init)
			)))
			(@ALWAYS#8085,8132,8179,8226,8273_5@ (_arch 5 0 8085 (_prcs 5(_trgt(68)(73)(14)(18)(17)(19)(69)(74)(8)(12)(11)(13)(70)(75)(20)(24)(23)(25)(71)(76)(26)(30)(29)(31)(72)(77)(32)(36)(35)(37)(7))(_read(39)(40)(63)(58)(0)(4)(3)(5)(68)(73)(14)(18)(17)(19)(64)(59)(69)(74)(8)(12)(11)(13)(65)(60)(70)(75)(20)(24)(23)(25)(66)(61)(71)(76)(26)(30)(29)(31)(67)(62)(72)(77)(32)(36)(35)(37)(7))
				(_need_init)
			)))
			(@ASSIGN#8324_6@ (_arch 6 0 8324 (_prcs 10(_ass)(_simple)(_trgt(63))(_sens(1)(53)(68)(58))
			)))
			(@ASSIGN#8325_7@ (_arch 7 0 8325 (_prcs 11(_ass)(_simple)(_trgt(64))(_sens(1)(54)(69)(59))
			)))
			(@ASSIGN#8326_8@ (_arch 8 0 8326 (_prcs 12(_ass)(_simple)(_trgt(65))(_sens(1)(55)(70)(60))
			)))
			(@ASSIGN#8327_9@ (_arch 9 0 8327 (_prcs 13(_ass)(_simple)(_trgt(66))(_sens(1)(56)(71)(61))
			)))
			(@ASSIGN#8328_10@ (_arch 10 0 8328 (_prcs 14(_ass)(_simple)(_trgt(67))(_sens(1)(57)(72)(62))
			)))
			(@ASSIGN#8330_11@ (_arch 11 0 8330 (_prcs 15(_ass)(_alias ((m_axis_rx_tready)(cw_wr)(cr_wr)(rc_wr)(cfg_wr)(msi_wr)))(_simple)(_trgt(2))(_sens(63)(64)(65)(66)(67))
			)))
			(@ASSIGN#8332_12@ (_arch 12 0 8332 (_prcs 16(_ass)(_simple)(_trgt(48))(_sens(41)(16))
			)))
			(@ASSIGN#8333_13@ (_arch 13 0 8333 (_prcs 17(_ass)(_simple)(_trgt(47))(_sens(41)(10))
			)))
			(@ASSIGN#8334_14@ (_arch 14 0 8334 (_prcs 18(_ass)(_simple)(_trgt(49))(_sens(41)(22))
			)))
			(@ASSIGN#8335_15@ (_arch 15 0 8335 (_prcs 19(_ass)(_simple)(_trgt(50))(_sens(41)(28))
			)))
			(@ASSIGN#8336_16@ (_arch 16 0 8336 (_prcs 20(_ass)(_simple)(_trgt(51))(_sens(41)(34))
			)))
			(@ASSIGN#8338_17@ (_arch 17 0 8338 (_prcs 21(_ass)(_simple)(_trgt(58))(_sens(73)(48))
			)))
			(@ASSIGN#8339_18@ (_arch 18 0 8339 (_prcs 22(_ass)(_simple)(_trgt(59))(_sens(74)(47))
			)))
			(@ASSIGN#8340_19@ (_arch 19 0 8340 (_prcs 23(_ass)(_simple)(_trgt(60))(_sens(75)(49))
			)))
			(@ASSIGN#8341_20@ (_arch 20 0 8341 (_prcs 24(_ass)(_simple)(_trgt(61))(_sens(76)(50))
			)))
			(@ASSIGN#8342_21@ (_arch 21 0 8342 (_prcs 25(_ass)(_simple)(_trgt(62))(_sens(77)(51))
			)))
			(@ASSIGN#8344_22@ (_arch 22 0 8344 (_prcs 26(_ass)(_simple)(_trgt(15))(_sens(41)(68))
			)))
			(@ASSIGN#8345_23@ (_arch 23 0 8345 (_prcs 27(_ass)(_simple)(_trgt(9))(_sens(41)(69))
			)))
			(@ASSIGN#8346_24@ (_arch 24 0 8346 (_prcs 28(_ass)(_simple)(_trgt(21))(_sens(41)(70))
			)))
			(@ASSIGN#8347_25@ (_arch 25 0 8347 (_prcs 29(_ass)(_simple)(_trgt(27))(_sens(41)(71))
			)))
			(@ASSIGN#8348_26@ (_arch 26 0 8348 (_prcs 30(_ass)(_simple)(_trgt(33))(_sens(41)(72))
			)))
			(@INTERNAL#0_27@ (_int 27 0 0 0 (_prcs 31 (_virtual))))
		)
	)
	
	
	(_model . axi_pcie_v2_9_2_axi_enhanced_rx_demux 41 -1)

)
V 000073 55 27411         1580965250093 axi_pcie_v2_9_2_axi_enhanced_top
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axi_enhanced_top 0 9734(axi_pcie_v2_9_2_axi_enhanced_top 0 9734))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 1117171718464c0447141346024b491714144716171213)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 9735 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_BASEADDR ~vector~0 0 9735 \32'hFFFF_FFFF\ (_ent -1 (_cnst \32'hFFFF_FFFF\))))
		(_type (_int ~vector~1 0 9736 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_HIGHADDR ~vector~1 0 9736 \32'h0000_0000\ (_ent -1 (_cnst \32'h0_0000\))))
		(_type (_int ~vector~2 0 9737 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~2 0 9737 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~3 0 9738 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_MAX_LNK_WDT ~vector~3 0 9738 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 9739 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_MSI_DECODE_ENABLE ~vector~4 0 9739 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~5 0 9740 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ROOT_PORT ~vector~5 0 9740 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~6 0 9741 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RP_BAR_HIDE ~vector~6 0 9741 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~7 0 9742 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RX_REALIGN ~vector~7 0 9742 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~8 0 9743 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RX_PRESERVE_ORDER ~vector~8 0 9743 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~9 0 9744 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int C_LAST_CORE_CAP_ADDR ~vector~9 0 9744 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~10 0 9745 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int C_VSEC_CAP_ADDR ~vector~10 0 9745 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~11 0 9746 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_VSEC_CAP_LAST ~vector~11 0 9746 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~12 0 9747 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int C_VSEC_ID ~vector~12 0 9747 \16'h0000\ (_ent -1 (_cnst \16'h0\))))
		(_type (_int ~vector~13 0 9748 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DEVICE_NUMBER ~vector~13 0 9748 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~14 0 9749 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_NUM_USER_INTR ~vector~14 0 9749 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~15 0 9750 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int C_USER_PTR ~vector~15 0 9750 \16'h0000\ (_ent -1 (_cnst \16'h0\))))
		(_type (_int ~vector~16 0 9751 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_COMP_TIMEOUT ~vector~16 0 9751 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~17 0 9752 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int NO_SLV_ERR ~vector~17 0 9752 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~18 0 9754 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~18 0 9754 \"X7"\ (_ent -1 (_string \V"X7"\))))
		(_type (_int ~vector~19 0 9755 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~19 0 9755 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~20 0 9756 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PTR_WIDTH ~vector~20 0 9756 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~21 0 9758 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REM_WIDTH ~vector~21 0 9758 \C_DATA_WIDTH==128?2:1\ (_ent -1 (_code 1))))
		(_type (_int ~vector~22 0 9759 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_WIDTH ~vector~22 0 9759 \C_FAMILY=="X7"?8:7\ (_ent -1 (_code 2))))
		(_type (_int ~vector~23 0 9761 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int STRB_WIDTH ~vector~23 0 9761 \C_DATA_WIDTH/8\ (_ent -1 (_code 3))))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 9768 (_array ~wire ((_range  4)))))
		(_port (_int s_axis_rw_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 9768 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tvalid ~wire 0 9769 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tready ~wire 0 9770 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[STRB_WIDTH-1:0]wire~ 0 9771 (_array ~wire ((_range  5)))))
		(_port (_int s_axis_rw_tstrb ~[STRB_WIDTH-1:0]wire~ 0 9771 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tlast ~wire 0 9772 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 9773 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int s_axis_rw_tuser ~[3:0]wire~ 0 9773 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 9777 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tvalid ~wire 0 9778 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tready ~wire 0 9779 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tstrb ~[STRB_WIDTH-1:0]wire~ 0 9780 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tlast ~wire 0 9781 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tuser ~[3:0]wire~ 0 9782 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 9786 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tvalid ~wire 0 9787 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tready ~wire 0 9788 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tstrb ~[STRB_WIDTH-1:0]wire~ 0 9789 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tlast ~wire 0 9790 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tuser ~[3:0]wire~ 0 9791 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 9795 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tvalid ~wire 0 9796 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tready ~wire 0 9797 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tstrb ~[STRB_WIDTH-1:0]wire~ 0 9798 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tlast ~wire 0 9799 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[21:0]wire~ 0 9800 (_array ~wire ((_dto i 21 i 0)))))
		(_port (_int m_axis_cw_tuser ~[21:0]wire~ 0 9800 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 9804 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tvalid ~wire 0 9805 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tready ~wire 0 9806 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tstrb ~[STRB_WIDTH-1:0]wire~ 0 9807 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tlast ~wire 0 9808 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tuser ~[21:0]wire~ 0 9809 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 9813 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tvalid ~wire 0 9814 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tready ~wire 0 9815 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tstrb ~[STRB_WIDTH-1:0]wire~ 0 9816 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tlast ~wire 0 9817 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tuser ~[21:0]wire~ 0 9818 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 9823 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int s_axi_ctl_awaddr ~[31:0]wire~ 0 9823 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_awvalid ~wire 0 9824 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_awready ~wire 0 9825 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_wdata ~[31:0]wire~ 0 9826 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_wstrb ~[3:0]wire~ 0 9827 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_wvalid ~wire 0 9828 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_wready ~wire 0 9829 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 9830 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int s_axi_ctl_bresp ~[1:0]wire~ 0 9830 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_bvalid ~wire 0 9831 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_bready ~wire 0 9832 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_araddr ~[31:0]wire~ 0 9834 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_arvalid ~wire 0 9835 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_arready ~wire 0 9836 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rdata ~[31:0]wire~ 0 9837 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rresp ~[1:0]wire~ 0 9838 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rvalid ~wire 0 9839 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rready ~wire 0 9840 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_CS ~wire 0 9845 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_BE ~[3:0]wire~ 0 9846 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_RNW ~wire 0 9847 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_Addr ~[31:0]wire~ 0 9848 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_Data ~[31:0]wire~ 0 9849 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_RdAck ~wire 0 9850 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_WrAck ~wire 0 9851 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_Data ~[31:0]wire~ 0 9852 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_Error ~wire 0 9853 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ctl_intr ~wire 0 9858 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_NUM_USER_INTR-1:0]wire~ 0 9859 (_array ~wire ((_range  6)))))
		(_port (_int ctl_user_intr ~[C_NUM_USER_INTR-1:0]wire~ 0 9859 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_td ~[C_DATA_WIDTH-1:0]wire~ 0 9867 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_tsof ~wire 0 9868 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_teof ~wire 0 9869 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_tsrc_rdy ~wire 0 9870 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_tdst_rdy ~wire 0 9871 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_tsrc_dsc ~wire 0 9872 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[REM_WIDTH-1:0]wire~ 0 9873 (_array ~wire ((_range  7)))))
		(_port (_int trn_trem ~[REM_WIDTH-1:0]wire~ 0 9873 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_terrfwd ~wire 0 9874 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_tstr ~wire 0 9875 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_terr_drop ~wire 0 9876 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_tecrc_gen ~wire 0 9877 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_rd ~[C_DATA_WIDTH-1:0]wire~ 0 9881 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rsof ~wire 0 9882 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_reof ~wire 0 9883 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rsrc_rdy ~wire 0 9884 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rdst_rdy ~wire 0 9885 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_rsrc_dsc ~wire 0 9886 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rrem ~[REM_WIDTH-1:0]wire~ 0 9887 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rerrfwd ~wire 0 9888 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[RBAR_WIDTH-1:0]wire~ 0 9889 (_array ~wire ((_range  8)))))
		(_port (_int trn_rbar_hit ~[RBAR_WIDTH-1:0]wire~ 0 9889 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_recrc_err ~wire 0 9890 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_rd_wr_done ~wire 0 9894 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_do ~[31:0]wire~ 0 9895 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_rd_en ~wire 0 9896 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_wr_en ~wire 0 9897 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_wr_read_only ~wire 0 9898 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_wr_rw1c_as_rw ~wire 0 9899 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_di ~[31:0]wire~ 0 9900 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_byte_en ~[3:0]wire~ 0 9901 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[9:0]wire~ 0 9902 (_array ~wire ((_dto i 9 i 0)))))
		(_port (_int cfg_mgmt_dwaddr ~[9:0]wire~ 0 9902 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 9907 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int cfg_msg_data ~[15:0]wire~ 0 9907 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received ~wire 0 9908 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_err_cor ~wire 0 9909 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_err_fatal ~wire 0 9910 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_err_non_fatal ~wire 0 9911 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_assert_inta ~wire 0 9912 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_assert_intb ~wire 0 9913 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_assert_intc ~wire 0 9914 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_assert_intd ~wire 0 9915 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_deassert_inta ~wire 0 9916 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_deassert_intb ~wire 0 9917 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_deassert_intc ~wire 0 9918 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_deassert_intd ~wire 0 9919 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 9920 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int cfg_bus_number ~[7:0]wire~ 0 9920 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]wire~ 0 9921 (_array ~wire ((_dto i 4 i 0)))))
		(_port (_int cfg_device_number ~[4:0]wire~ 0 9921 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_sel_link_rate ~wire 0 9922 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_sel_link_width ~[1:0]wire~ 0 9923 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[5:0]wire~ 0 9924 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int pl_ltssm_state ~[5:0]wire~ 0 9924 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_lane_reversal_mode ~[1:0]wire~ 0 9925 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_link_gen2_capable ~wire 0 9926 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_link_upcfg_capable ~wire 0 9927 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_received_hot_reset ~wire 0 9928 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_directed_link_width ~[1:0]wire~ 0 9929 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_directed_link_speed ~wire 0 9930 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_directed_link_auton ~wire 0 9931 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_directed_link_change ~[1:0]wire~ 0 9932 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_lnk_up ~wire 0 9933 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RP_bridge_en ~wire 0 9934 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int np_cpl_pending ~wire 0 9938 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int requester_id ~[15:0]wire~ 0 9939 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int com_sysrst ~wire 0 9940 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int com_iclk ~wire 0 9941 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int com_cclk ~wire 0 9942 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int config_gen_req ~wire 0 9943 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int m_axis_cfg_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 9949 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_cfg_tvalid ~wire 0 9950 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_cfg_tready ~wire 0 9951 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_cfg_tstrb ~[STRB_WIDTH-1:0]wire~ 0 9952 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_cfg_tlast ~wire 0 9953 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_cfg_tuser ~[21:0]wire~ 0 9954 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_msi_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 9959 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_msi_tvalid ~wire 0 9960 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_msi_tready ~wire 0 9961 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_msi_tstrb ~[STRB_WIDTH-1:0]wire~ 0 9962 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_msi_tlast ~wire 0 9963 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_msi_tuser ~[21:0]wire~ 0 9964 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int is_msi ~wire 0 9965 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[63:0]wire~ 0 9966 (_array ~wire ((_dto i 63 i 0)))))
		(_sig (_int msi_address ~[63:0]wire~ 0 9966 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axis_cfg_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 9971 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axis_cfg_tvalid ~wire 0 9972 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axis_cfg_tready ~wire 0 9973 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axis_cfg_tstrb ~[STRB_WIDTH-1:0]wire~ 0 9974 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axis_cfg_tlast ~wire 0 9975 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axis_cfg_tuser ~[3:0]wire~ 0 9976 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cfg_req ~wire 0 9977 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst rx_inst 0 9985 (_ent . axi_pcie_v2_9_2_axi_enhanced_rx)
		(_gen
			((C_DATA_WIDTH) (C_DATA_WIDTH))
			((C_FAMILY) (C_FAMILY))
			((C_RX_REALIGN) (C_RX_REALIGN))
			((C_RX_PRESERVE_ORDER) (C_RX_PRESERVE_ORDER))
			((C_MSI_DECODE_ENABLE) (C_MSI_DECODE_ENABLE))
			((C_ROOT_PORT) (C_ROOT_PORT))
			((REM_WIDTH) (REM_WIDTH))
			((RBAR_WIDTH) (RBAR_WIDTH))
			((STRB_WIDTH) (STRB_WIDTH))
		)
		(_port
			((m_axis_rc_tdata) (m_axis_rc_tdata))
			((m_axis_rc_tvalid) (m_axis_rc_tvalid))
			((m_axis_rc_tready) (m_axis_rc_tready))
			((m_axis_rc_tstrb) (m_axis_rc_tstrb))
			((m_axis_rc_tlast) (m_axis_rc_tlast))
			((m_axis_rc_tuser) (m_axis_rc_tuser))
			((m_axis_cw_tdata) (m_axis_cw_tdata))
			((m_axis_cw_tvalid) (m_axis_cw_tvalid))
			((m_axis_cw_tready) (m_axis_cw_tready))
			((m_axis_cw_tstrb) (m_axis_cw_tstrb))
			((m_axis_cw_tlast) (m_axis_cw_tlast))
			((m_axis_cw_tuser) (m_axis_cw_tuser))
			((m_axis_cr_tdata) (m_axis_cr_tdata))
			((m_axis_cr_tvalid) (m_axis_cr_tvalid))
			((m_axis_cr_tready) (m_axis_cr_tready))
			((m_axis_cr_tstrb) (m_axis_cr_tstrb))
			((m_axis_cr_tlast) (m_axis_cr_tlast))
			((m_axis_cr_tuser) (m_axis_cr_tuser))
			((m_axis_cfg_tdata) (m_axis_cfg_tdata))
			((m_axis_cfg_tvalid) (m_axis_cfg_tvalid))
			((m_axis_cfg_tready) (m_axis_cfg_tready))
			((m_axis_cfg_tstrb) (m_axis_cfg_tstrb))
			((m_axis_cfg_tlast) (m_axis_cfg_tlast))
			((m_axis_cfg_tuser) (m_axis_cfg_tuser))
			((m_axis_msi_tdata) (m_axis_msi_tdata))
			((m_axis_msi_tvalid) (m_axis_msi_tvalid))
			((m_axis_msi_tready) (m_axis_msi_tready))
			((m_axis_msi_tstrb) (m_axis_msi_tstrb))
			((m_axis_msi_tlast) (m_axis_msi_tlast))
			((m_axis_msi_tuser) (m_axis_msi_tuser))
			((is_msi) (is_msi))
			((msi_address) (msi_address))
			((cfg_req) (cfg_req))
			((trn_rd) (trn_rd))
			((trn_rsof) (trn_rsof))
			((trn_reof) (trn_reof))
			((trn_rsrc_rdy) (trn_rsrc_rdy))
			((trn_rdst_rdy) (trn_rdst_rdy))
			((trn_rsrc_dsc) (trn_rsrc_dsc))
			((trn_rrem) (trn_rrem))
			((trn_rerrfwd) (trn_rerrfwd))
			((trn_rbar_hit) (trn_rbar_hit))
			((trn_recrc_err) (trn_recrc_err))
			((trn_lnk_up) (trn_lnk_up))
			((com_iclk) (com_iclk))
			((com_sysrst) (com_sysrst))
		)
	)
	(_inst tx_inst 0 10075 (_ent . axi_pcie_v2_9_2_axi_enhanced_tx)
		(_gen
			((C_DATA_WIDTH) (C_DATA_WIDTH))
			((C_FAMILY) (C_FAMILY))
			((C_ROOT_PORT) (C_ROOT_PORT))
			((REM_WIDTH) (REM_WIDTH))
			((STRB_WIDTH) (STRB_WIDTH))
		)
		(_port
			((s_axis_rw_tdata) (s_axis_rw_tdata))
			((s_axis_rw_tvalid) (s_axis_rw_tvalid))
			((s_axis_rw_tready) (s_axis_rw_tready))
			((s_axis_rw_tstrb) (s_axis_rw_tstrb))
			((s_axis_rw_tlast) (s_axis_rw_tlast))
			((s_axis_rw_tuser) (s_axis_rw_tuser))
			((s_axis_rr_tdata) (s_axis_rr_tdata))
			((s_axis_rr_tvalid) (s_axis_rr_tvalid))
			((s_axis_rr_tready) (s_axis_rr_tready))
			((s_axis_rr_tstrb) (s_axis_rr_tstrb))
			((s_axis_rr_tlast) (s_axis_rr_tlast))
			((s_axis_rr_tuser) (s_axis_rr_tuser))
			((s_axis_cc_tdata) (s_axis_cc_tdata))
			((s_axis_cc_tvalid) (s_axis_cc_tvalid))
			((s_axis_cc_tready) (s_axis_cc_tready))
			((s_axis_cc_tstrb) (s_axis_cc_tstrb))
			((s_axis_cc_tlast) (s_axis_cc_tlast))
			((s_axis_cc_tuser) (s_axis_cc_tuser))
			((s_axis_cfg_tdata) (s_axis_cfg_tdata))
			((s_axis_cfg_tvalid) (s_axis_cfg_tvalid))
			((s_axis_cfg_tready) (s_axis_cfg_tready))
			((s_axis_cfg_tstrb) (s_axis_cfg_tstrb))
			((s_axis_cfg_tlast) (s_axis_cfg_tlast))
			((s_axis_cfg_tuser) (s_axis_cfg_tuser))
			((cfg_req) (cfg_req))
			((trn_td) (trn_td))
			((trn_tsof) (trn_tsof))
			((trn_teof) (trn_teof))
			((trn_tsrc_rdy) (trn_tsrc_rdy))
			((trn_tdst_rdy) (trn_tdst_rdy))
			((trn_tsrc_dsc) (trn_tsrc_dsc))
			((trn_trem) (trn_trem))
			((trn_terrfwd) (trn_terrfwd))
			((trn_tstr) (trn_tstr))
			((trn_tecrc_gen) (trn_tecrc_gen))
			((trn_lnk_up) (trn_lnk_up))
			((com_iclk) (com_iclk))
			((com_sysrst) (com_sysrst))
		)
	)
	(_inst cfg_inst 0 10139 (_ent . axi_pcie_v2_9_2_axi_enhanced_cfg)
		(_gen
			((C_BASEADDR) (C_BASEADDR))
			((C_HIGHADDR) (C_HIGHADDR))
			((C_DATA_WIDTH) (C_DATA_WIDTH))
			((C_ROOT_PORT) (C_ROOT_PORT))
			((C_RP_BAR_HIDE) (C_RP_BAR_HIDE))
			((C_LAST_CORE_CAP_ADDR) (C_LAST_CORE_CAP_ADDR))
			((C_VSEC_CAP_ADDR) (C_VSEC_CAP_ADDR))
			((C_VSEC_CAP_LAST) (C_VSEC_CAP_LAST))
			((C_VSEC_ID) (C_VSEC_ID))
			((C_DEVICE_NUMBER) (C_DEVICE_NUMBER))
			((C_NUM_USER_INTR) (C_NUM_USER_INTR))
			((C_USER_PTR) (C_USER_PTR))
			((C_COMP_TIMEOUT) (C_COMP_TIMEOUT))
			((C_FAMILY) (C_FAMILY))
			((NO_SLV_ERR) (NO_SLV_ERR))
			((PTR_WIDTH) (PTR_WIDTH))
			((REM_WIDTH) (REM_WIDTH))
			((RBAR_WIDTH) (RBAR_WIDTH))
			((STRB_WIDTH) (STRB_WIDTH))
		)
		(_port
			((s_axi_ctl_awaddr) (s_axi_ctl_awaddr))
			((s_axi_ctl_awvalid) (s_axi_ctl_awvalid))
			((s_axi_ctl_awready) (s_axi_ctl_awready))
			((s_axi_ctl_wdata) (s_axi_ctl_wdata))
			((s_axi_ctl_wstrb) (s_axi_ctl_wstrb))
			((s_axi_ctl_wvalid) (s_axi_ctl_wvalid))
			((s_axi_ctl_wready) (s_axi_ctl_wready))
			((s_axi_ctl_bresp) (s_axi_ctl_bresp))
			((s_axi_ctl_bvalid) (s_axi_ctl_bvalid))
			((s_axi_ctl_bready) (s_axi_ctl_bready))
			((s_axi_ctl_araddr) (s_axi_ctl_araddr))
			((s_axi_ctl_arvalid) (s_axi_ctl_arvalid))
			((s_axi_ctl_arready) (s_axi_ctl_arready))
			((s_axi_ctl_rdata) (s_axi_ctl_rdata))
			((s_axi_ctl_rresp) (s_axi_ctl_rresp))
			((s_axi_ctl_rvalid) (s_axi_ctl_rvalid))
			((s_axi_ctl_rready) (s_axi_ctl_rready))
			((Bus2IP_CS) (Bus2IP_CS))
			((Bus2IP_BE) (Bus2IP_BE))
			((Bus2IP_RNW) (Bus2IP_RNW))
			((Bus2IP_Addr) (Bus2IP_Addr))
			((Bus2IP_Data) (Bus2IP_Data))
			((IP2Bus_RdAck) (IP2Bus_RdAck))
			((IP2Bus_WrAck) (IP2Bus_WrAck))
			((IP2Bus_Data) (IP2Bus_Data))
			((IP2Bus_Error) (IP2Bus_Error))
			((m_axis_cfg_tdata) (m_axis_cfg_tdata))
			((m_axis_cfg_tvalid) (m_axis_cfg_tvalid))
			((m_axis_cfg_tready) (m_axis_cfg_tready))
			((m_axis_cfg_tstrb) (m_axis_cfg_tstrb))
			((m_axis_cfg_tlast) (m_axis_cfg_tlast))
			((m_axis_cfg_tuser) (m_axis_cfg_tuser))
			((m_axis_msi_tdata) (m_axis_msi_tdata))
			((m_axis_msi_tvalid) (m_axis_msi_tvalid))
			((m_axis_msi_tready) (m_axis_msi_tready))
			((m_axis_msi_tstrb) (m_axis_msi_tstrb))
			((m_axis_msi_tlast) (m_axis_msi_tlast))
			((m_axis_msi_tuser) (m_axis_msi_tuser))
			((is_msi) (is_msi))
			((msi_base_addr) (msi_address))
			((s_axis_cfg_tdata) (s_axis_cfg_tdata))
			((s_axis_cfg_tvalid) (s_axis_cfg_tvalid))
			((s_axis_cfg_tready) (s_axis_cfg_tready))
			((s_axis_cfg_tstrb) (s_axis_cfg_tstrb))
			((s_axis_cfg_tlast) (s_axis_cfg_tlast))
			((s_axis_cfg_tuser) (s_axis_cfg_tuser))
			((cfg_req) (cfg_req))
			((cfg_mgmt_rd_wr_done) (cfg_mgmt_rd_wr_done))
			((cfg_mgmt_do) (cfg_mgmt_do))
			((cfg_mgmt_rd_en) (cfg_mgmt_rd_en))
			((cfg_mgmt_wr_en) (cfg_mgmt_wr_en))
			((cfg_mgmt_wr_readonly) (cfg_mgmt_wr_read_only))
			((cfg_mgmt_wr_rw1c_as_rw) (cfg_mgmt_wr_rw1c_as_rw))
			((cfg_mgmt_di) (cfg_mgmt_di))
			((cfg_mgmt_byte_en) (cfg_mgmt_byte_en))
			((cfg_mgmt_dwaddr) (cfg_mgmt_dwaddr))
			((cfg_msg_data) (cfg_msg_data))
			((cfg_msg_received) (cfg_msg_received))
			((cfg_msg_received_err_cor) (cfg_msg_received_err_cor))
			((cfg_msg_received_err_fatal) (cfg_msg_received_err_fatal))
			((cfg_msg_received_err_non_fatal) (cfg_msg_received_err_non_fatal))
			((cfg_msg_received_assert_inta) (cfg_msg_received_assert_inta))
			((cfg_msg_received_assert_intb) (cfg_msg_received_assert_intb))
			((cfg_msg_received_assert_intc) (cfg_msg_received_assert_intc))
			((cfg_msg_received_assert_intd) (cfg_msg_received_assert_intd))
			((cfg_msg_received_deassert_inta) (cfg_msg_received_deassert_inta))
			((cfg_msg_received_deassert_intb) (cfg_msg_received_deassert_intb))
			((cfg_msg_received_deassert_intc) (cfg_msg_received_deassert_intc))
			((cfg_msg_received_deassert_intd) (cfg_msg_received_deassert_intd))
			((cfg_bus_number) (cfg_bus_number))
			((cfg_device_number) (cfg_device_number))
			((pl_sel_link_rate) (pl_sel_link_rate))
			((pl_sel_link_width) (pl_sel_link_width))
			((pl_ltssm_state) (pl_ltssm_state))
			((pl_lane_reversal_mode) (pl_lane_reversal_mode))
			((pl_link_gen2_capable) (pl_link_gen2_capable))
			((pl_link_upcfg_capable) (pl_link_upcfg_capable))
			((pl_received_hot_reset) (pl_received_hot_reset))
			((RP_bridge_en) (RP_bridge_en))
			((pl_directed_link_width) (pl_directed_link_width))
			((pl_directed_link_speed) (pl_directed_link_speed))
			((pl_directed_link_auton) (pl_directed_link_auton))
			((pl_directed_link_change) (pl_directed_link_change))
			((trn_lnk_up) (trn_lnk_up))
			((trn_recrc_err) (trn_recrc_err))
			((trn_tstr) (trn_tstr))
			((trn_terr_drop) (trn_terr_drop))
			((ctl_intr) (ctl_intr))
			((ctl_user_intr) (ctl_user_intr))
			((np_cpl_pending) (np_cpl_pending))
			((s_axis_rr_tvalid) (s_axis_rr_tvalid))
			((requester_id) (requester_id))
			((com_iclk) (com_iclk))
			((com_cclk) (com_cclk))
			((com_sysrst) (com_sysrst))
			((config_gen_req) (config_gen_req))
		)
	)
	(_model . axi_pcie_v2_9_2_axi_enhanced_top 9 -1)

)
V 000072 55 9840          1580965250095 axi_pcie_v2_9_2_axi_enhanced_tx
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axi_enhanced_tx 0 10309(axi_pcie_v2_9_2_axi_enhanced_tx 0 10309))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 1117171718464c041215014b431718171414471617)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 10310 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~0 0 10310 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~1 0 10311 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~1 0 10311 \"X7"\ (_ent -1 (_string \V"X7"\))))
		(_type (_int ~vector~2 0 10312 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ROOT_PORT ~vector~2 0 10312 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~3 0 10313 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~3 0 10313 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 10316 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REM_WIDTH ~vector~4 0 10316 \C_DATA_WIDTH==128?2:1\ (_ent -1 (_code 1))))
		(_type (_int ~vector~5 0 10318 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int STRB_WIDTH ~vector~5 0 10318 \C_DATA_WIDTH/8\ (_ent -1 (_code 2))))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 10323 (_array ~wire ((_range  3)))))
		(_port (_int s_axis_rr_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 10323 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tvalid ~wire 0 10324 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tready ~wire 0 10325 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[STRB_WIDTH-1:0]wire~ 0 10326 (_array ~wire ((_range  4)))))
		(_port (_int s_axis_rr_tstrb ~[STRB_WIDTH-1:0]wire~ 0 10326 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tlast ~wire 0 10327 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 10328 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int s_axis_rr_tuser ~[3:0]wire~ 0 10328 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 10332 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tvalid ~wire 0 10333 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tready ~wire 0 10334 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tstrb ~[STRB_WIDTH-1:0]wire~ 0 10335 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tlast ~wire 0 10336 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tuser ~[3:0]wire~ 0 10337 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 10341 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tvalid ~wire 0 10342 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tready ~wire 0 10343 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tstrb ~[STRB_WIDTH-1:0]wire~ 0 10344 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tlast ~wire 0 10345 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tuser ~[3:0]wire~ 0 10346 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cfg_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 10350 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cfg_tvalid ~wire 0 10351 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cfg_tready ~wire 0 10352 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axis_cfg_tstrb ~[STRB_WIDTH-1:0]wire~ 0 10353 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cfg_tlast ~wire 0 10354 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cfg_tuser ~[3:0]wire~ 0 10355 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_req ~wire 0 10356 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_td ~[C_DATA_WIDTH-1:0]wire~ 0 10365 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_tsof ~wire 0 10366 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_teof ~wire 0 10367 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_tsrc_rdy ~wire 0 10368 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_tdst_rdy ~wire 0 10369 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_tsrc_dsc ~wire 0 10370 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[REM_WIDTH-1:0]wire~ 0 10371 (_array ~wire ((_range  5)))))
		(_port (_int trn_trem ~[REM_WIDTH-1:0]wire~ 0 10371 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_terrfwd ~wire 0 10372 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_tstr ~wire 0 10373 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_tecrc_gen ~wire 0 10374 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_lnk_up ~wire 0 10375 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int com_iclk ~wire 0 10379 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int com_sysrst ~wire 0 10380 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int s_axis_tx_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 10384 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axis_tx_tstrb ~[STRB_WIDTH-1:0]wire~ 0 10385 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axis_tx_tuser ~[3:0]wire~ 0 10386 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[1:0]wire~ 0 10387 (_array ~wire ((_dto i 1 i 0)))))
		(_sig (_int channel_sel ~[1:0]wire~ 0 10387 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axis_tx_tvalid ~wire 0 10388 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axis_tx_tready ~wire 0 10389 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axis_tx_tlast ~wire 0 10390 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rr_thrtl ~wire 0 10391 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rw_thrtl ~wire 0 10392 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cc_thrtl ~wire 0 10393 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int flush_axis_tlp ~wire 0 10394 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cc_in_packet ~wire 0 10395 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst tx_axi_port_mux 0 10401 (_ent . axi_pcie_v2_9_2_axi_enhanced_tx_port_mux)
		(_gen
			((C_DATA_WIDTH) (C_DATA_WIDTH))
			((TCQ) (TCQ))
		)
		(_port
			((s_axis_rr_tdata) (s_axis_rr_tdata))
			((s_axis_rr_tvalid) (s_axis_rr_tvalid))
			((s_axis_rr_tstrb) (s_axis_rr_tstrb))
			((s_axis_rr_tlast) (s_axis_rr_tlast))
			((s_axis_rr_tuser) (s_axis_rr_tuser))
			((s_axis_rr_tready) (s_axis_rr_tready))
			((s_axis_rw_tdata) (s_axis_rw_tdata))
			((s_axis_rw_tvalid) (s_axis_rw_tvalid))
			((s_axis_rw_tstrb) (s_axis_rw_tstrb))
			((s_axis_rw_tlast) (s_axis_rw_tlast))
			((s_axis_rw_tuser) (s_axis_rw_tuser))
			((s_axis_rw_tready) (s_axis_rw_tready))
			((s_axis_cc_tdata) (s_axis_cc_tdata))
			((s_axis_cc_tvalid) (s_axis_cc_tvalid))
			((s_axis_cc_tstrb) (s_axis_cc_tstrb))
			((s_axis_cc_tlast) (s_axis_cc_tlast))
			((s_axis_cc_tuser) (s_axis_cc_tuser))
			((s_axis_cc_tready) (s_axis_cc_tready))
			((s_axis_cfg_tdata) (s_axis_cfg_tdata))
			((s_axis_cfg_tvalid) (s_axis_cfg_tvalid))
			((s_axis_cfg_tstrb) (s_axis_cfg_tstrb))
			((s_axis_cfg_tlast) (s_axis_cfg_tlast))
			((s_axis_cfg_tuser) (s_axis_cfg_tuser))
			((s_axis_cfg_tready) (s_axis_cfg_tready))
			((s_axis_tx_tdata) (s_axis_tx_tdata))
			((s_axis_tx_tvalid) (s_axis_tx_tvalid))
			((s_axis_tx_tready) (s_axis_tx_tready))
			((s_axis_tx_tstrb) (s_axis_tx_tstrb))
			((s_axis_tx_tlast) (s_axis_tx_tlast))
			((s_axis_tx_tuser) (s_axis_tx_tuser))
			((flush_axis_tlp) (flush_axis_tlp))
			((cc_in_packet) (cc_in_packet))
			((trn_lnk_up) (trn_lnk_up))
			((channel_sel) (channel_sel))
			((rr_thrtl) (rr_thrtl))
			((rw_thrtl) (rw_thrtl))
			((cc_thrtl) (cc_thrtl))
			((com_iclk) (com_iclk))
			((com_sysrst) (com_sysrst))
		)
	)
	(_inst tx_pipeline_inst 0 10462 (_ent . axi_pcie_v2_9_2_axi_enhanced_tx_pipeline)
		(_gen
			((C_DATA_WIDTH) (C_DATA_WIDTH))
			((TCQ) (TCQ))
			((REM_WIDTH) (REM_WIDTH))
			((STRB_WIDTH) (STRB_WIDTH))
		)
		(_port
			((s_axis_tx_tdata) (s_axis_tx_tdata))
			((s_axis_tx_tvalid) (s_axis_tx_tvalid))
			((s_axis_tx_tready) (s_axis_tx_tready))
			((s_axis_tx_tstrb) (s_axis_tx_tstrb))
			((s_axis_tx_tlast) (s_axis_tx_tlast))
			((s_axis_tx_tuser) (s_axis_tx_tuser))
			((trn_td) (trn_td))
			((trn_tsof) (trn_tsof))
			((trn_teof) (trn_teof))
			((trn_tsrc_rdy) (trn_tsrc_rdy))
			((trn_tdst_rdy) (trn_tdst_rdy))
			((trn_tsrc_dsc) (trn_tsrc_dsc))
			((trn_trem) (trn_trem))
			((trn_terrfwd) (trn_terrfwd))
			((trn_tstr) (trn_tstr))
			((trn_tecrc_gen) (trn_tecrc_gen))
			((trn_lnk_up) (trn_lnk_up))
			((flush_axis_tlp) (flush_axis_tlp))
			((com_iclk) (com_iclk))
			((com_sysrst) (com_sysrst))
		)
	)
	(_inst tx_arbiter 0 10500 (_ent . axi_pcie_v2_9_2_axi_enhanced_tx_arbiter)
		(_gen
			((C_ROOT_PORT) (C_ROOT_PORT))
			((TCQ) (TCQ))
		)
		(_port
			((s_axis_rr_tvalid) (s_axis_rr_tvalid))
			((s_axis_rw_tvalid) (s_axis_rw_tvalid))
			((s_axis_cc_tvalid) (s_axis_cc_tvalid))
			((s_axis_cfg_tvalid) (s_axis_cfg_tvalid))
			((cfg_req) (cfg_req))
			((s_axis_rw_tlast) (s_axis_rw_tlast))
			((s_axis_rr_tlast) (s_axis_rr_tlast))
			((s_axis_cc_tlast) (s_axis_cc_tlast))
			((s_axis_cfg_tlast) (s_axis_cfg_tlast))
			((s_axis_tx_tready) (s_axis_tx_tready))
			((trn_lnk_up) (trn_lnk_up))
			((trn_teof) (trn_teof))
			((cc_in_packet_i) (cc_in_packet))
			((com_iclk) (com_iclk))
			((com_sysrst) (com_sysrst))
			((channel_sel) (channel_sel))
			((rr_thrtl) (rr_thrtl))
			((rw_thrtl) (rw_thrtl))
			((cc_thrtl) (cc_thrtl))
		)
	)
	(_model . axi_pcie_v2_9_2_axi_enhanced_tx 6 -1)

)
V 000081 55 8278          1580965250097 axi_pcie_v2_9_2_axi_enhanced_tx_port_mux
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axi_enhanced_tx_port_mux 0 11438(axi_pcie_v2_9_2_axi_enhanced_tx_port_mux 0 11438))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_code 1117171718464c041312014b431718171414471617)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11439 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~0 0 11439 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~1 0 11440 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~1 0 11440 \"X7"\ (_ent -1 (_string \V"X7"\))))
		(_type (_int ~vector~2 0 11441 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ROOT_PORT ~vector~2 0 11441 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~3 0 11442 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~3 0 11442 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 11445 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REM_WIDTH ~vector~4 0 11445 \C_DATA_WIDTH==128?2:1\ (_ent -1 (_code 11))))
		(_type (_int ~vector~5 0 11447 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int STRB_WIDTH ~vector~5 0 11447 \C_DATA_WIDTH/8\ (_ent -1 (_code 12))))
		(_type (_int ~vector~6 0 11511 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CFG ~vector~6 0 11511 \2'b00\ (_ent -1 (_cnst \2'b0\)))(_cnst l))
		(_type (_int ~vector~7 0 11512 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CC ~vector~7 0 11512 \2'b01\ (_ent -1 (_cnst \2'b01\)))(_cnst l))
		(_type (_int ~vector~8 0 11513 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RW ~vector~8 0 11513 \2'b10\ (_ent -1 (_cnst \2'b10\)))(_cnst l))
		(_type (_int ~vector~9 0 11514 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RR ~vector~9 0 11514 \2'b11\ (_ent -1 (_cnst \2'b11\)))(_cnst l))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 11451 (_array ~wire ((_range  13)))))
		(_port (_int s_axis_rr_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 11451 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_rr_tvalid ~wire 0 11452 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[STRB_WIDTH-1:0]wire~ 0 11453 (_array ~wire ((_range  14)))))
		(_port (_int s_axis_rr_tstrb ~[STRB_WIDTH-1:0]wire~ 0 11453 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_rr_tlast ~wire 0 11454 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[3:0]wire~ 0 11455 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int s_axis_rr_tuser ~[3:0]wire~ 0 11455 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_rr_tready ~reg 0 11456 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axis_rw_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 11460 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_rw_tvalid ~wire 0 11461 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_rw_tstrb ~[STRB_WIDTH-1:0]wire~ 0 11462 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_rw_tlast ~wire 0 11463 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_rw_tuser ~[3:0]wire~ 0 11464 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_rw_tready ~reg 0 11465 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axis_cc_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 11469 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_cc_tvalid ~wire 0 11470 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_cc_tstrb ~[STRB_WIDTH-1:0]wire~ 0 11471 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_cc_tlast ~wire 0 11472 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tuser ~[3:0]wire~ 0 11473 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_cc_tready ~reg 0 11474 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axis_cfg_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 11478 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_cfg_tvalid ~wire 0 11479 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_cfg_tstrb ~[STRB_WIDTH-1:0]wire~ 0 11480 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_cfg_tlast ~wire 0 11481 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_cfg_tuser ~[3:0]wire~ 0 11482 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_cfg_tready ~reg 0 11483 (_arch (_out)))(_reg)(_flags2))
		(_port (_int s_axis_tx_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 11488 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int s_axis_tx_tvalid ~wire 0 11489 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int s_axis_tx_tready ~wire 0 11490 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_tx_tstrb ~[STRB_WIDTH-1:0]wire~ 0 11491 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int s_axis_tx_tlast ~wire 0 11492 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int s_axis_tx_tuser ~[3:0]wire~ 0 11493 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int flush_axis_tlp ~reg 0 11494 (_arch (_out)))(_reg)(_flags2))
		(_port (_int cc_in_packet ~wire 0 11495 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int trn_lnk_up ~wire 0 11498 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]wire~ 0 11500 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int channel_sel ~[1:0]wire~ 0 11500 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rr_thrtl ~wire 0 11501 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rw_thrtl ~wire 0 11502 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cc_thrtl ~wire 0 11503 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int com_iclk ~wire 0 11506 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int com_sysrst ~wire 0 11507 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[C_DATA_WIDTH-1:0]reg~ 0 11517 (_array ~reg ((_range  15)))))
		(_sig (_int s_axis_tx_tdata_d ~[C_DATA_WIDTH-1:0]reg~ 0 11517 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int s_axis_tx_tvalid_d ~reg 0 11518 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[STRB_WIDTH-1:0]reg~ 0 11519 (_array ~reg ((_range  16)))))
		(_sig (_int s_axis_tx_tstrb_d ~[STRB_WIDTH-1:0]reg~ 0 11519 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int s_axis_tx_tlast_d ~reg 0 11520 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[3:0]reg~ 0 11521 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int s_axis_tx_tuser_d ~[3:0]reg~ 0 11521 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int trn_lnk_up_d ~reg 0 11522 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int cc_in_packet_int ~reg 0 11524 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#11526_0@ (_arch 0 0 11526 (_prcs 0(_ass)(_simple)(_trgt(24))(_sens(39))
			)))
			(@ASSIGN#11527_1@ (_arch 1 0 11527 (_prcs 1(_ass)(_alias ((s_axis_tx_tvalid)(s_axis_tx_tvalid_d)))(_simple)(_trgt(25))(_sens(40))
			)))
			(@ASSIGN#11528_2@ (_arch 2 0 11528 (_prcs 2(_ass)(_simple)(_trgt(27))(_sens(41))
			)))
			(@ASSIGN#11529_3@ (_arch 3 0 11529 (_prcs 3(_ass)(_alias ((s_axis_tx_tlast)(s_axis_tx_tlast_d)))(_simple)(_trgt(28))(_sens(42))
			)))
			(@ASSIGN#11530_4@ (_arch 4 0 11530 (_prcs 4(_ass)(_alias ((s_axis_tx_tuser)(s_axis_tx_tuser_d)))(_simple)(_trgt(29))(_sens(43))
			)))
			(@ASSIGN#11532_5@ (_arch 5 0 11532 (_prcs 5(_ass)(_simple)(_trgt(31))(_sens(45)(15))
			)))
			(@ALWAYS#11535_6@ (_arch 6 0 11535 (_prcs 6(_trgt(39)(40)(41)(42)(43))(_read(38)(26)(33)(18)(19)(20)(21)(22)(12)(13)(14)(15)(16)(6)(7)(8)(9)(10)(0)(1)(2)(3)(4))(_sens(37))(_dssslclk(37))(_edge 35)
			)))
			(@ALWAYS#DEMUX@ (_arch 7 0 11579 (_prcs 7(_trgt(23)(17)(11)(5))(_read)(_sens(33)(26)(36)(35)(34))
				(_need_init)
			)))
			(@ALWAYS#11611_8@ (_arch 8 0 11611 (_prcs 8(_trgt(44)(30))(_read(37)(38)(32)(44)(11)(7)(9)(5)(1)(3)(23)(19)(21)(17)(13)(15)(31))
				(_need_init)
			)))
			(@ALWAYS#11634_9@ (_arch 9 0 11634 (_prcs 9(_trgt(45))(_read(38)(13)(17)(15))(_sens(37))(_dssslclk(37))(_edge 35)
			)))
			(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 10 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit DEMUX begin 0 11580)
	)
	(_model . axi_pcie_v2_9_2_axi_enhanced_tx_port_mux 17 -1)

)
V 000081 55 10231         1580965250099 axi_pcie_v2_9_2_axi_enhanced_tx_pipeline
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axi_enhanced_tx_pipeline 0 11024(axi_pcie_v2_9_2_axi_enhanced_tx_pipeline 0 11024))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 36))
	(_code 1117171718464c044717191e024b491714144716171213)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 11025 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~0 0 11025 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~1 0 11026 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~1 0 11026 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~2 0 11029 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REM_WIDTH ~vector~2 0 11029 \C_DATA_WIDTH==128?2:1\ (_ent -1 (_code 42))))
		(_type (_int ~vector~3 0 11031 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int STRB_WIDTH ~vector~3 0 11031 \C_DATA_WIDTH/8\ (_ent -1 (_code 43))))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 11038 (_array ~wire ((_range  44)))))
		(_port (_int s_axis_tx_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 11038 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_tx_tvalid ~wire 0 11039 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_tx_tready ~wire 0 11040 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[STRB_WIDTH-1:0]wire~ 0 11041 (_array ~wire ((_range  45)))))
		(_port (_int s_axis_tx_tstrb ~[STRB_WIDTH-1:0]wire~ 0 11041 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_tx_tlast ~wire 0 11042 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 11043 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int s_axis_tx_tuser ~[3:0]wire~ 0 11043 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trn_td ~[C_DATA_WIDTH-1:0]wire~ 0 11051 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int trn_tsof ~wire 0 11052 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int trn_teof ~wire 0 11053 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int trn_tsrc_rdy ~wire 0 11054 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_tdst_rdy ~wire 0 11055 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_tsrc_dsc ~wire 0 11056 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[REM_WIDTH-1:0]wire~ 0 11057 (_array ~wire ((_range  46)))))
		(_port (_int trn_trem ~[REM_WIDTH-1:0]wire~ 0 11057 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int trn_terrfwd ~wire 0 11058 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int trn_tstr ~wire 0 11059 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int trn_tecrc_gen ~wire 0 11060 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int trn_lnk_up ~wire 0 11061 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int flush_axis_tlp ~wire 0 11063 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int com_iclk ~wire 0 11066 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int com_sysrst ~wire 0 11067 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[C_DATA_WIDTH-1:0]reg~ 0 11072 (_array ~reg ((_range  47)))))
		(_sig (_int reg_tdata ~[C_DATA_WIDTH-1:0]reg~ 0 11072 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg_tvalid ~reg 0 11073 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[STRB_WIDTH-1:0]reg~ 0 11074 (_array ~reg ((_range  48)))))
		(_sig (_int reg_tstrb ~[STRB_WIDTH-1:0]reg~ 0 11074 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[3:0]reg~ 0 11075 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int reg_tuser ~[3:0]reg~ 0 11075 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg_tlast ~reg 0 11076 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg_tready ~reg 0 11077 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int trn_in_packet ~reg 0 11079 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int axi_in_packet ~reg 0 11080 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int flush_axi ~reg 0 11081 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int disable_trn ~wire 0 11082 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg_disable_trn ~reg 0 11083 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int axi_beat_live ~wire 0 11085 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int axi_end_packet ~wire 0 11086 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int tdata_prev ~[C_DATA_WIDTH-1:0]reg~ 0 11237 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int tvalid_prev ~reg 0 11238 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int tstrb_prev ~[STRB_WIDTH-1:0]reg~ 0 11239 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int tlast_prev ~reg 0 11240 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int tuser_prev ~[3:0]reg~ 0 11241 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int reg_tdst_rdy ~reg 0 11242 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int data_hold ~wire 0 11244 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_prev ~reg 0 11245 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#11085_0@ (_arch 0 0 11085 (_prcs 0(_ass)(_simple)(_trgt(31))(_sens(1)(2)(17))
			)))
			(@ASSIGN#11086_1@ (_arch 1 0 11086 (_prcs 1(_ass)(_simple)(_trgt(32))(_sens(31)(4))
			)))
			(@ASSIGN#11115_2@ (_arch 2 0 11115 (_prcs 2(_ass)(_alias ((trn_tsof)(reg_tvalid)(trn_in_packet)))(_simple)(_trgt(7))(_sens(21)(26))
			)))
			(@ALWAYS#11122,11259_3@ (_arch 3 0 11122 (_prcs 3(_trgt(26)(33)(34)(35)(36)(37))(_read(18)(19)(7)(9)(10)(8)(26)(16)(2)(33)(34)(35)(36)(37)(0)(1)(3)(4)(5))
				(_need_init)
			)))
			(@ALWAYS#11140_4@ (_arch 4 0 11140 (_prcs 4(_trgt(27))(_read(19)(31)(4))(_sens(18))(_dssslclk(18))(_edge 35)
			)))
			(@ALWAYS#11164_5@ (_arch 5 0 11164 (_prcs 5(_trgt(30))(_read(19)(16)(28)(2))(_sens(18))(_dssslclk(18))(_edge 35)
			)))
			(@ASSIGN#11185_6@ (_arch 6 0 11185 (_prcs 6(_ass)(_simple)(_trgt(29))(_sens(30))
			)))
			(@ASSIGN#11222_7@ (_arch 7 0 11222 (_prcs 7(_ass)(_alias ((trn_teof)(reg_tlast)))(_simple)(_trgt(8))(_sens(24))
			)))
			(@ASSIGN#11223_8@ (_arch 8 0 11223 (_prcs 8(_ass)(_alias ((trn_tecrc_gen)(reg_tuser(0))))(_simple)(_trgt(15))(_sens(23(0)))
			)))
			(@ASSIGN#11224_9@ (_arch 9 0 11224 (_prcs 9(_ass)(_alias ((trn_terrfwd)(reg_tuser(1))))(_simple)(_trgt(13))(_sens(23(1)))
			)))
			(@ASSIGN#11225_10@ (_arch 10 0 11225 (_prcs 10(_ass)(_alias ((trn_tstr)(reg_tuser(2))))(_simple)(_trgt(14))(_sens(23(2)))
			)))
			(@ASSIGN#11226_11@ (_arch 11 0 11226 (_prcs 11(_ass)(_alias ((trn_tsrc_dsc)(reg_tuser(3))))(_simple)(_trgt(11))(_sens(23(3)))
			)))
			(@ALWAYS#11299_12@ (_arch 12 0 11299 (_prcs 13(_trgt(20)(21)(22)(24)(23)(38))(_read(19)(10)(39)(40)(33)(34)(35)(36)(37)(0)(1)(3)(4)(5))(_sens(18))(_dssslclk(18))(_edge 35)
			)))
			(@ASSIGN#11337_13@ (_arch 13 0 11337 (_prcs 14(_ass)(_simple)(_trgt(39))(_sens(9)(10))
			)))
			(@ALWAYS#11342_14@ (_arch 14 0 11342 (_prcs 15(_trgt(40))(_read(19)(39))(_sens(18))(_dssslclk(18))(_edge 35)
			)))
			(@ASSIGN#11355_15@ (_arch 15 0 11355 (_prcs 16(_ass)(_alias ((trn_tsrc_rdy)(reg_tvalid)(disable_trn)))(_simple)(_trgt(9))(_sens(21)(29))
			)))
			(@ALWAYS#11361_16@ (_arch 16 0 11361 (_prcs 17(_trgt(25))(_read(19)(28)(32)(16)(10)(9))(_sens(18))(_dssslclk(18))(_edge 35)
			)))
			(@ASSIGN#11391_17@ (_arch 17 0 11391 (_prcs 18(_ass)(_alias ((s_axis_tx_tready)(reg_tready)))(_simple)(_trgt(2))(_sens(25))
			)))
			(@ALWAYS#11398_18@ (_arch 18 0 11398 (_prcs 19(_trgt(28))(_read(19)(27)(16)(32))(_sens(18))(_dssslclk(18))(_edge 35)
			)))
			(@INTERNAL#0_19@ (_int 19 0 0 0 (_prcs 20 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate td_DW_swap_128 0 11097 (_vif  (_code 36))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#11101_20@ (_arch 20 0 11101 (_prcs 0(_ass)(_simple)(_trgt(6))(_sens(20(d_31_0))(20(d_63_32))(20(d_95_64))(20(d_127_96)))
	  		)))
	  		(@INTERNAL#0_21@ (_int 21 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate td_DW_swap_64 0 11103 (_vif  (_code 37))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#11104_22@ (_arch 22 0 11104 (_prcs 0(_ass)(_simple)(_trgt(6))(_sens(20(d_31_0))(20(d_63_32)))
	  		)))
	  		(@INTERNAL#0_23@ (_int 23 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate td_DW_swap_32 0 11106 (_vif  (_code 38))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#11107_24@ (_arch 24 0 11107 (_prcs 0(_ass)(_simple)(_trgt(6))(_sens(20))
	  		)))
	  		(@INTERNAL#0_25@ (_int 25 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate tstrb_to_trem_128 0 11192 (_vif  (_code 39))
	  (_object
	  	(_sig (_int axi_DW_1 ~wire 0 11204 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int axi_DW_2 ~wire 0 11205 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int axi_DW_3 ~wire 0 11206 (_arch (_uni)))(_net)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#11204_26@ (_arch 26 0 11204 (_prcs 0(_ass)(_simple)(_trgt(41))(_sens(22(7)))
	  		)))
	  		(@ASSIGN#11205_27@ (_arch 27 0 11205 (_prcs 1(_ass)(_simple)(_trgt(42))(_sens(22(11)))
	  		)))
	  		(@ASSIGN#11206_28@ (_arch 28 0 11206 (_prcs 2(_ass)(_simple)(_trgt(43))(_sens(22(15)))
	  		)))
	  		(@ASSIGN#11207_29@ (_arch 29 0 11207 (_prcs 3(_ass)(_simple)(_trgt(12(1)))(_sens(42))
	  		)))
	  		(@ASSIGN#11208_30@ (_arch 30 0 11208 (_prcs 4(_ass)(_simple)(_trgt(12(0)))(_sens(43)(41)(42))
	  		)))
	  		(@INTERNAL#0_31@ (_int 31 0 0 0 (_prcs 5 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate tstrb_to_trem_64 0 11210 (_vif  (_code 40))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#11211_32@ (_arch 32 0 11211 (_prcs 0(_ass)(_simple)(_trgt(12))(_sens(22(7)))
	  		)))
	  		(@INTERNAL#0_33@ (_int 33 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate tstrb_to_trem_32 0 11213 (_vif  (_code 41))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#11214_34@ (_arch 34 0 11214 (_prcs 0(_ass)(_simple)(_trgt(12))
	  		)))
	  		(@INTERNAL#0_35@ (_int 35 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_axi_enhanced_tx_pipeline 49 -1)

)
V 000080 55 9124          1580965250101 axi_pcie_v2_9_2_axi_enhanced_tx_arbiter
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axi_enhanced_tx_arbiter 0 10557(axi_pcie_v2_9_2_axi_enhanced_tx_arbiter 0 10557))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 28))
	(_code 1117171718464c0447174342024b491714144716171213)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 10558 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ROOT_PORT ~vector~0 0 10558 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~1 0 10560 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~1 0 10560 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~2 0 10591 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CFG ~vector~2 0 10591 \2'b00\ (_ent -1 (_cnst \2'b0\)))(_cnst l))
		(_type (_int ~vector~3 0 10592 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CC ~vector~3 0 10592 \2'b01\ (_ent -1 (_cnst \2'b01\)))(_cnst l))
		(_type (_int ~vector~4 0 10593 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RW ~vector~4 0 10593 \2'b10\ (_ent -1 (_cnst \2'b10\)))(_cnst l))
		(_type (_int ~vector~5 0 10594 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RR ~vector~5 0 10594 \2'b11\ (_ent -1 (_cnst \2'b11\)))(_cnst l))
		(_port (_int s_axis_rr_tvalid ~wire 0 10562 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tvalid ~wire 0 10563 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tvalid ~wire 0 10564 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cfg_tvalid ~wire 0 10565 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_req ~wire 0 10566 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tlast ~wire 0 10567 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_rr_tlast ~wire 0 10568 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_cc_tlast ~wire 0 10569 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_cfg_tlast ~wire 0 10570 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int s_axis_tx_tready ~wire 0 10573 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int trn_lnk_up ~wire 0 10575 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_teof ~wire 0 10576 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cc_in_packet_i ~wire 0 10577 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int com_iclk ~wire 0 10580 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int com_sysrst ~wire 0 10581 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]reg~ 0 10584 (_array ~reg ((_dto i 1 i 0)))))
		(_port (_int channel_sel ~[1:0]reg~ 0 10584 (_arch (_out)))(_reg)(_flags1))
		(_port (_int rr_thrtl ~wire 0 10585 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rw_thrtl ~wire 0 10586 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cc_thrtl ~wire 0 10587 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int s_axis_rr_tvalid_q ~reg 0 10596 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int s_axis_rw_tvalid_q ~reg 0 10597 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int s_axis_cc_tvalid_q ~reg 0 10598 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int s_axis_cfg_tvalid_q ~reg 0 10599 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int cfg_req_q ~reg 0 10600 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[3:0]reg~ 0 10601 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int psr ~[3:0]reg~ 0 10601 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int request_completed ~reg 0 10603 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int schedule_rw_thrtl ~reg 0 10604 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[2:0]wire~ 0 10605 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int psr_value ~[2:0]wire~ 0 10605 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fifo_empty ~wire 0 10608 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[3:0]reg~[3:0]~ 0 10609 (_array ~reg ((_dto i 3 i 0)(_dto i 3 i 0)))))
		(_sig (_int fifo ~[3:0]reg~[3:0]~ 0 10609 (_arch (_uni ))) (_reg memory )(_flags2))
		(_sig (_int pkt_start_rcvd ~reg 0 10611 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int fifo_rd_ptr ~[1:0]reg~ 0 10613 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int fifo_wr_ptr ~[1:0]reg~ 0 10614 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int cfg_vld ~wire 0 10615 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rr_vld ~wire 0 10616 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rw_vld ~wire 0 10617 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cc_vld ~wire 0 10618 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cc_in_packet ~reg 0 10620 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int cc_qualifier_n ~wire 0 10621 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_lnk_up_d ~reg 0 10622 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int axis_tvalid ~wire 0 10623 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[3:0]wire~ 0 10770 (_array ~wire ((_dto i 3 i 0)))))
		(_sig (_int pkt_req ~[3:0]wire~ 0 10770 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#10625_0@ (_arch 0 0 10625 (_prcs 0(_ass)(_simple)(_trgt(40))(_sens(2)(1)(0)(3)(12))
			)))
			(@ALWAYS#10627_1@ (_arch 1 0 10627 (_prcs 1(_trgt(37))(_read(14)(10)(2)(7))(_sens(13))(_dssslclk(13))(_edge 35)
			)))
			(@ASSIGN#10647_2@ (_arch 2 0 10647 (_prcs 2(_ass)(_simple)(_trgt(38))(_sens(37))
			)))
			(@ASSIGN#10649_3@ (_arch 3 0 10649 (_prcs 3(_ass)(_simple)(_trgt(27))(_sens(24(3))(24(2))(24(1))(24(0)))
			)))
			(@ALWAYS#10653_4@ (_arch 4 0 10653 (_prcs 4(_trgt(25))(_read(14)(24)(1)(5)(9)(2)(7)(3)(8)(0)(6))(_sens(13))(_dssslclk(13))(_edge 35)
			)))
			(@ALWAYS#10704_5@ (_arch 5 0 10704 (_prcs 5(_trgt(19)(20)(21)(22)(23)(39))(_read(13)(14)(0)(1)(2)(3)(4)(10))
				(_need_init)
			)))
			(@ALWAYS#10723_6@ (_arch 6 0 10723 (_prcs 6(_trgt(30))(_read(14)(1)(5)(20))(_sens(13))(_dssslclk(13))(_edge 35)
			)))
			(@ASSIGN#10737_7@ (_arch 7 0 10737 (_prcs 7(_ass)(_simple)(_trgt(33))(_sens(22)(3)(10)(39)(27))
			)))
			(@ASSIGN#10762_8@ (_arch 8 0 10762 (_prcs 8(_ass)(_simple)(_trgt(35))(_sens(20)(1)(30)(25)(15))
			)))
			(@ASSIGN#10768_9@ (_arch 9 0 10768 (_prcs 9(_ass)(_simple)(_trgt(36))(_sens(38)(21)(2)(25)(15))
			)))
			(@ASSIGN#10772_10@ (_arch 10 0 10772 (_prcs 10(_ass)(_simple)(_trgt(41))(_sens(35)(36)(33)(34))
			)))
			(@ALWAYS#10775_11@ (_arch 11 0 10775 (_prcs 11(_trgt(15))(_read)(_sens(24))
				(_need_init)
			)))
			(@ASSIGN#10798_12@ (_arch 12 0 10798 (_prcs 12(_ass)(_simple)(_trgt(28))(_sens(31)(32))
			)))
			(@ASSIGN#10997_13@ (_arch 13 0 10997 (_prcs 13(_ass)(_simple)(_trgt(16))(_sens(25)(15)(41(0))(28)(27))
			)))
			(@ASSIGN#11000_14@ (_arch 14 0 11000 (_prcs 14(_ass)(_simple)(_trgt(18))(_sens(25)(15)(41(2))(28)(27))
			)))
			(@INTERNAL#0_15@ (_int 15 0 0 0 (_prcs 15 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate rr_vld_for_ep 0 10743 (_vif  (_code 28))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#10746_16@ (_arch 16 0 10746 (_prcs 0(_ass)(_simple)(_trgt(34))(_sens(19)(0)(25)(15))
	  		)))
	  		(@INTERNAL#0_17@ (_int 17 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate rr_vld_for_rp 0 10749 (_vif  (_code 29))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#10754_18@ (_arch 18 0 10754 (_prcs 0(_ass)(_simple)(_trgt(34))(_sens(4)(19)(0)(25)(15)(23))
	  		)))
	  		(@INTERNAL#0_19@ (_int 19 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate end_point 0 10801 (_vif  (_code 30))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#10803_20@ (_arch 20 0 10803 (_prcs 0(_trgt(24)(29(0))(29(1))(29(2))(29(3))(31)(32)(26)(29))(_read(13)(14)(28)(27)(41)(25)(10)(24)(15)(32)(40)(29)(31))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_21@ (_int 21 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate root_port 0 10876 (_vif  (_code 31))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#10878_22@ (_arch 22 0 10878 (_prcs 0(_trgt(24)(29(0))(29(1))(29(2))(29(3))(31)(32)(26)(29))(_read(13)(14)(28)(27)(41)(25)(10)(24)(15)(32)(40)(4)(29)(31)(26))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_23@ (_int 23 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate rw_thrtl_rp 0 10986 (_vif  (_code 32))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#10988_24@ (_arch 24 0 10988 (_prcs 0(_ass)(_simple)(_trgt(17))(_sens(25)(15)(41(3))(28)(27)(26))
	  		)))
	  		(@INTERNAL#0_25@ (_int 25 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate rw_thrtl_ep 0 10990 (_vif  (_code 33))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#10991_26@ (_arch 26 0 10991 (_prcs 0(_ass)(_simple)(_trgt(17))(_sens(25)(15)(41(3))(28)(27))
	  		)))
	  		(@INTERNAL#0_27@ (_int 27 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_axi_enhanced_tx_arbiter 34 -1)

)
V 000073 55 14304         1580965250103 axi_pcie_v2_9_2_slave_attachment
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_slave_attachment 0 47065(axi_pcie_v2_9_2_slave_attachment 0 47065))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 36))
	(_code 1117171718464c0447171546024b491714144716171213)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs         init_sub )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 47066 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_NUM_ADDRESS_RANGES ~vector~0 0 47066 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~1 0 47067 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_TOTAL_NUM_CE ~vector~1 0 47067 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~2 0 47070 (_array ~reg ((_range  41)))))
		(_gen (_int C_ARD_ADDR_RANGE_ARRAY ~vector~2 0 47070 \{2*C_NUM_ADDRESS_RANGES{32'h00000000}}\ (_ent -1 (_code 42))))
		(_type (_int ~vector~3 0 47072 (_array ~reg ((_range  43)))))
		(_gen (_int C_ARD_NUM_CE_ARRAY ~vector~3 0 47072 \{C_NUM_ADDRESS_RANGES{8'd4}}\ (_ent -1 (_code 44))))
		(_type (_int ~vector~4 0 47073 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_IPIF_ABUS_WIDTH ~vector~4 0 47073 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~5 0 47074 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_IPIF_DBUS_WIDTH ~vector~5 0 47074 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~6 0 47075 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_S_AXI_MIN_SIZE ~vector~6 0 47075 \32'h000001FF\ (_ent -1 (_cnst \32'h01FF\))))
		(_type (_int ~vector~7 0 47076 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_USE_WSTRB ~vector~7 0 47076 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~8 0 47077 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DPHASE_TIMEOUT ~vector~8 0 47077 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~9 0 47078 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~9 0 47078 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~10 0 47080 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~10 0 47080 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~[31:0]reg~ 0 0 (_array ~reg ((_dto i 31 i 0)))))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_type (_int ~vector~11 0 47149 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ADDR_DECODE_BITS ~vector~11 0 47149 \Get_Addr_Bits(C_S_AXI_MIN_SIZE)\ (_ent -1 (_code 45)))(_cnst l))
		(_type (_int ~vector~12 0 47150 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_NUM_DECODE_BITS ~vector~12 0 47150 \C_ADDR_DECODE_BITS+1\ (_ent -1 (_code 46)))(_cnst l))
		(_type (_int ~vector~13 0 47151 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ZEROS ~vector~13 0 47151 \{C_IPIF_ABUS_WIDTH-1-C_ADDR_DECODE_BITS+1{1'b0}}\ (_ent -1 (_code 47)))(_cnst l))
		(_type (_int ~vector~14 0 47171 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SM_IDLE ~vector~14 0 47171 \2'b00\ (_ent -1 (_cnst \2'b0\)))(_cnst l))
		(_type (_int ~vector~15 0 47172 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SM_READ ~vector~15 0 47172 \2'b01\ (_ent -1 (_cnst \2'b01\)))(_cnst l))
		(_type (_int ~vector~16 0 47173 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SM_WRITE ~vector~16 0 47173 \2'b10\ (_ent -1 (_cnst \2'b10\)))(_cnst l))
		(_type (_int ~vector~17 0 47174 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SM_RESP ~vector~17 0 47174 \2'b11\ (_ent -1 (_cnst \2'b11\)))(_cnst l))
		(_port (_int S_AXI_ACLK ~wire 0 47082 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int S_AXI_ARESETN ~wire 0 47083 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_IPIF_ABUS_WIDTH-1:0]wire~ 0 47084 (_array ~wire ((_range  48)))))
		(_port (_int S_AXI_AWADDR ~[C_IPIF_ABUS_WIDTH-1:0]wire~ 0 47084 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AWVALID ~wire 0 47085 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AWREADY ~wire 0 47086 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_IPIF_DBUS_WIDTH-1:0]wire~ 0 47087 (_array ~wire ((_range  49)))))
		(_port (_int S_AXI_WDATA ~[C_IPIF_DBUS_WIDTH-1:0]wire~ 0 47087 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_IPIF_DBUS_WIDTH/8-1:0]wire~ 0 47088 (_array ~wire ((_range  50)))))
		(_port (_int S_AXI_WSTRB ~[C_IPIF_DBUS_WIDTH/8-1:0]wire~ 0 47088 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_WVALID ~wire 0 47089 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_WREADY ~wire 0 47090 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]wire~ 0 47091 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int S_AXI_BRESP ~[1:0]wire~ 0 47091 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int S_AXI_BVALID ~wire 0 47092 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int S_AXI_BREADY ~wire 0 47093 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int S_AXI_ARADDR ~[C_IPIF_ABUS_WIDTH-1:0]wire~ 0 47094 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARVALID ~wire 0 47095 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARREADY ~wire 0 47096 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int S_AXI_RDATA ~[C_IPIF_DBUS_WIDTH-1:0]wire~ 0 47097 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int S_AXI_RRESP ~[1:0]wire~ 0 47098 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int S_AXI_RVALID ~wire 0 47099 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int S_AXI_RREADY ~wire 0 47100 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int Bus2IP_Clk ~wire 0 47101 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Bus2IP_Resetn ~wire 0 47102 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Bus2IP_Addr ~[C_IPIF_ABUS_WIDTH-1:0]wire~ 0 47103 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Bus2IP_RNW ~wire 0 47104 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Bus2IP_BE ~[C_IPIF_DBUS_WIDTH/8-1:0]wire~ 0 47105 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_NUM_ADDRESS_RANGES-1:0]wire~ 0 47106 (_array ~wire ((_range  51)))))
		(_port (_int Bus2IP_CS ~[C_NUM_ADDRESS_RANGES-1:0]wire~ 0 47106 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_TOTAL_NUM_CE-1:0]wire~ 0 47107 (_array ~wire ((_range  52)))))
		(_port (_int Bus2IP_RdCE ~[C_TOTAL_NUM_CE-1:0]wire~ 0 47107 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_WrCE ~[C_TOTAL_NUM_CE-1:0]wire~ 0 47108 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_Data ~[C_IPIF_DBUS_WIDTH-1:0]wire~ 0 47109 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int IP2Bus_Data ~[C_IPIF_DBUS_WIDTH-1:0]wire~ 0 47110 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int IP2Bus_WrAck ~wire 0 47111 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_RdAck ~wire 0 47112 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_Error ~wire 0 47113 (_arch (_in)))(_net scalared)(_flags2))
		(_sig (_int Get_Addr_Bits.y ~[31:0]reg~ 0 47124 (_subprogram Get_Addr_Bits (_in)))(_reg)(_flags2))
		(_sig (_int Get_Addr_Bits.Get_Addr_Bits ~integer~S 0 47123 (_subprogram Get_Addr_Bits (_out)))(_reg integer)(_flags2))
		(_sig (_int Get_Addr_Bits.GET_NUM_DECODE_BITS.i ~integer~S 0 47126 (_subprogram Get_Addr_Bits (_uni)))(_reg integer)(_flags2))
		(_sig (_int clog2.value ~[31:0]reg~ 0 47140 (_subprogram clog2 (_in)))(_reg)(_flags2))
		(_sig (_int clog2.clog2 ~integer~S 0 47139 (_subprogram clog2 (_out)))(_reg integer)(_flags2))
		(_sig (_int s_axi_bvalid_i ~reg 0 47156 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int s_axi_rvalid_i ~reg 0 47157 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int start ~wire 0 47158 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bus2ip_addr_i ~[C_IPIF_DBUS_WIDTH-1:0]wire~ 0 47161 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int timeout ~wire 0 47162 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rd_done ~wire 0 47163 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wr_done ~wire 0 47164 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst ~wire 0 47167 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int temp_i ~wire 0 47168 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[1:0]reg~ 0 47176 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int state ~[1:0]reg~ 0 47176 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int bus2ip_rnw_i ~wire 0 47178 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_axi_bresp_i ~[1:0]reg~ 0 47179 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int s_axi_rresp_i ~[1:0]reg~ 0 47180 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_IPIF_DBUS_WIDTH-1:0]reg~ 0 47181 (_array ~reg ((_range  53)))))
		(_sig (_int s_axi_rdata_i ~[C_IPIF_DBUS_WIDTH-1:0]reg~ 0 47181 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram
			(_int Get_Addr_Bits 22 0 47123 (_arch (_func)(_trgt(34)(33))(_read(32)(34))))
			(_int ^Get_Addr_Bits^^ 23 0 47133 (_int (_func)))
			(_int ^Get_Addr_Bits^^^OUT 24 0 47133 (_int (_func)))
			(_int clog2 25 0 47139 (_arch (_func)(_trgt(36)(35))(_read(35)(36))))
			(_int ^clog2^^ 26 0 47145 (_int (_func)))
			(_int ^clog2^^^OUT 27 0 47145 (_int (_func)))
			(_int \<\\Get_Addr_Bits \ 28 0 47123 (_int (_func)))
			(_int \<\\clog2 \ 29 0 47139 (_int (_func)))

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#47183_0@ (_arch 0 0 47183 (_prcs 0(_ass)(_alias ((Bus2IP_Clk)(S_AXI_ACLK)))(_simple)(_trgt(19))(_sens(0))
			)))
			(@ASSIGN#47184,47243_1@ (_arch 1 0 47184 (_prcs 1(_ass)(_simple)(_trgt(20)(44))(_sens(1))
			)))
			(@ASSIGN#47185_2@ (_arch 2 0 47185 (_prcs 2(_ass)(_simple)(_trgt(47))(_sens(13))
			)))
			(@ASSIGN#47186_3@ (_arch 3 0 47186 (_prcs 3(_ass)(_alias ((Bus2IP_RNW)(bus2ip_rnw_i)))(_simple)(_trgt(22))(_sens(47))
			)))
			(@ASSIGN#47187_4@ (_arch 4 0 47187 (_prcs 4(_ass)(_simple)(_trgt(23))(_sens(47)(6))
			)))
			(@ASSIGN#47188_5@ (_arch 5 0 47188 (_prcs 5(_ass)(_simple)(_trgt(27))(_sens(5))
			)))
			(@ASSIGN#47189_6@ (_arch 6 0 47189 (_prcs 6(_ass)(_simple)(_trgt(21))(_sens(40))
			)))
			(@ASSIGN#47196_7@ (_arch 7 0 47196 (_prcs 7(_ass)(_simple)(_trgt(40))(_sens(13)(12(_range 54))(2(_range 55)))
			)))
			(@ASSIGN#47197_8@ (_arch 8 0 47197 (_prcs 8(_ass)(_simple)(_trgt(39))(_sens(46)(13)(3)(7))
			)))
			(@ASSIGN#47200_9@ (_arch 9 0 47200 (_prcs 9(_ass)(_simple)(_trgt(42))(_sens(30)(41))
			)))
			(@ASSIGN#47201_10@ (_arch 10 0 47201 (_prcs 10(_ass)(_simple)(_trgt(43))(_sens(29)(41))
			)))
			(@ASSIGN#47203_11@ (_arch 11 0 47203 (_prcs 11(_ass)(_simple)(_trgt(45))(_sens(42)(43))
			)))
			(@ALWAYS#47251,47307,47344_12@ (_arch 12 0 47251 (_prcs 13(_trgt(46)(38)(37))(_read(0)(44)(46)(13)(3)(7)(42)(43)(37)(11)(38)(18))
				(_need_init)
			)))
			(@ALWAYS#47287_13@ (_arch 13 0 47287 (_prcs 14(_trgt(49)(50))(_read(44)(46)(31)(28))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#47301_14@ (_arch 14 0 47301 (_prcs 15(_ass)(_alias ((S_AXI_RRESP)(s_axi_rresp_i)))(_simple)(_trgt(16))(_sens(49))
			)))
			(@ASSIGN#47302_15@ (_arch 15 0 47302 (_prcs 16(_ass)(_simple)(_trgt(15))(_sens(50))
			)))
			(@ALWAYS#47326_16@ (_arch 16 0 47326 (_prcs 18(_trgt(48))(_read(44)(46)(31))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#47338_17@ (_arch 17 0 47338 (_prcs 19(_ass)(_alias ((S_AXI_BRESP)(s_axi_bresp_i)))(_simple)(_trgt(9))(_sens(48))
			)))
			(@ASSIGN#47387_18@ (_arch 18 0 47387 (_prcs 21(_ass)(_alias ((S_AXI_BVALID)(s_axi_bvalid_i)))(_simple)(_trgt(10))(_sens(37))
			)))
			(@ASSIGN#47388_19@ (_arch 19 0 47388 (_prcs 22(_ass)(_alias ((S_AXI_RVALID)(s_axi_rvalid_i)))(_simple)(_trgt(17))(_sens(38))
			)))
			(@ASSIGN#47390_20@ (_arch 20 0 47390 (_prcs 23(_ass)(_alias ((S_AXI_ARREADY)(rd_done)))(_simple)(_trgt(14))(_sens(42))
			)))
			(@ASSIGN#47391,47392_21@ (_arch 21 0 47391 (_prcs 24(_ass)(_alias ((S_AXI_AWREADY)(wr_done)(S_AXI_WREADY)(wr_done)))(_simple)(_trgt(4)(8))(_sens(43))
			)))
			(@INTERNAL#0_30@ (_int 30 0 0 0 (_prcs 26 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit Get_Addr_Bits function 0 47123
			(_scope
				(_unit GET_NUM_DECODE_BITS begin 0 47125)
			)
		)
		(_unit clog2 function 0 47139)
	)
	(_inst I_DECODER 0 47211 (_ent . axi_pcie_v2_9_2_address_decoder)
		(_gen
			((C_NUM_ADDRESS_RANGES) (C_NUM_ADDRESS_RANGES))
			((C_TOTAL_NUM_CE) (C_TOTAL_NUM_CE))
			((C_BUS_AWIDTH) (C_ADDR_DECODE_BITS))
			((C_ARD_ADDR_RANGE_ARRAY) (C_ARD_ADDR_RANGE_ARRAY))
			((C_ARD_NUM_CE_ARRAY) (C_ARD_NUM_CE_ARRAY))
			((C_FAMILY) (C_FAMILY))
			((TCQ) (TCQ))
		)
		(_port
			((Bus_clk) (S_AXI_ACLK))
			((Bus_rst) (S_AXI_ARESETN))
			((Address_In_Erly) (bus2ip_addr_i(_range 56)))
			((Address_Valid_Erly) (start))
			((Bus_RNW) (S_AXI_ARVALID))
			((Bus_RNW_Erly) (S_AXI_ARVALID))
			((CS_CE_ld_enable) (start))
			((Clear_CS_CE_Reg) (temp_i))
			((RW_CE_ld_enable) (start))
			((CS_Out) (Bus2IP_CS))
			((RdCE_Out) (Bus2IP_RdCE))
			((WrCE_Out) (Bus2IP_WrCE))
		)
	)
	(_generate DATA_PHASE_WDT 0 47366 (_vif  (_code 37))
	  (_object
	  	(_type (_int ~[31:0]reg~ 0 0 (_array ~reg ((_dto i 31 i 0)))))
	  	(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
	  	(_type (_int ~vector~0 0 47367 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
	  	(_gen (_int COUNTER_WIDTH ~vector~0 0 47367 \clog2(C_DPHASE_TIMEOUT)\ (_ent -1 (_code 38)))(_cnst l))
	  	(_type (_int ~[COUNTER_WIDTH:0]reg~ 0 47368 (_array ~reg ((_range  39)))))
	  	(_sig (_int dpto_cnt ~[COUNTER_WIDTH:0]reg~ 0 47368 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_toward 0 clog2.clog2)(_flags2))
	  	(_sig (_toward 0 clog2.value)(_flags2))
	  	(_subprogram
	  		(_toward 0 clog2)(_flags1)

	  	)
	  	(_prcs
	  		(@ALWAYS#47370_31@ (_arch 31 0 47370 (_prcs 0(_trgt(51))(_read(0)(46)(51))
				(_need_init)
	  		)))
	  		(@ASSIGN#47380_32@ (_arch 32 0 47380 (_prcs 1(_ass)(_simple)(_trgt(41))(_sens(51(_index 36)))
	  		)))
	  		(@INTERNAL#0_33@ (_int 33 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate genblk1 0 47382 (_vif  (_code 40))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#47383_34@ (_arch 34 0 47383 (_prcs 0(_ass)(_simple)(_trgt(41))
	  		)))
	  		(@INTERNAL#0_35@ (_int 35 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_slave_attachment 59 -1)

)
V 000083 55 120074        1580965250105 axi_pcie_v2_9_2_axi_pcie_enhanced_core_top
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axi_pcie_enhanced_core_top 0 11917(axi_pcie_v2_9_2_axi_pcie_enhanced_core_top 0 11917))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 2127272428767c3477237476327b792724247726272223)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 11919 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~0 0 11919 \64\ (_ent -1 (_cnst \64\))))
		(_type (_int ~vector~1 0 11920 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int STRB_WIDTH ~vector~1 0 11920 \C_DATA_WIDTH/8\ (_ent -1 (_code 4))))
		(_type (_int ~vector~2 0 11921 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BAR0 ~vector~2 0 11921 \32'hFFFFFF80\ (_ent -1 (_cnst \32'hFFFFFF80\))))
		(_type (_int ~vector~3 0 11922 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BAR1 ~vector~3 0 11922 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~4 0 11923 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BAR2 ~vector~4 0 11923 \32'h00FF00FF\ (_ent -1 (_cnst \32'h0FF00FF\))))
		(_type (_int ~vector~5 0 11924 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BAR3 ~vector~5 0 11924 \32'hFFFF0000\ (_ent -1 (_cnst \32'hFFFF0000\))))
		(_type (_int ~vector~6 0 11925 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BAR4 ~vector~6 0 11925 \32'hFF00FF00\ (_ent -1 (_cnst \32'hFF00FF00\))))
		(_type (_int ~vector~7 0 11926 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BAR5 ~vector~7 0 11926 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~8 0 11928 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CARDBUS_CIS_POINTER ~vector~8 0 11928 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~9 0 11929 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLASS_CODE ~vector~9 0 11929 \24'h060000\ (_ent -1 (_cnst \24'h060000\))))
		(_type (_int ~vector~10 0 11930 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CMD_INTX_IMPLEMENTED ~vector~10 0 11930 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~11 0 11931 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CPL_TIMEOUT_DISABLE_SUPPORTED ~vector~11 0 11931 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~12 0 11932 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CPL_TIMEOUT_RANGES_SUPPORTED ~vector~12 0 11932 \4'h2\ (_ent -1 (_cnst \4'h2\))))
		(_type (_int ~vector~13 0 11934 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_EXT_TAG_SUPPORTED ~vector~13 0 11934 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~14 0 11935 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_MAX_PAYLOAD_SUPPORTED ~vector~14 0 11935 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~15 0 11936 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT ~vector~15 0 11936 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~16 0 11937 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEVICE_ID ~vector~16 0 11937 \16'h6111\ (_ent -1 (_cnst \16'h6111\))))
		(_type (_int ~vector~17 0 11939 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_LANE_REVERSAL ~vector~17 0 11939 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~18 0 11940 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_SCRAMBLING ~vector~18 0 11940 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~19 0 11941 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DSN_BASE_PTR ~vector~19 0 11941 \12'h100\ (_ent -1 (_cnst \12'h100\))))
		(_type (_int ~vector~20 0 11942 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DSN_CAP_NEXTPTR ~vector~20 0 11942 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~21 0 11943 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DSN_CAP_ON ~vector~21 0 11943 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~22 0 11945 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ENABLE_MSG_ROUTE ~vector~22 0 11945 \11'b00000000000\ (_ent -1 (_cnst \11'b0\))))
		(_type (_int ~vector~23 0 11946 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ENABLE_RX_TD_ECRC_TRIM ~vector~23 0 11946 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~24 0 11947 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EXPANSION_ROM ~vector~24 0 11947 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~25 0 11948 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EXT_CFG_CAP_PTR ~vector~25 0 11948 \6'h3F\ (_ent -1 (_cnst \6'h3F\))))
		(_type (_int ~vector~26 0 11949 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EXT_CFG_XP_CAP_PTR ~vector~26 0 11949 \10'h3FF\ (_ent -1 (_cnst \10'h3FF\))))
		(_type (_int ~vector~27 0 11950 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int HEADER_TYPE ~vector~27 0 11950 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~28 0 11951 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int INTERRUPT_PIN ~vector~28 0 11951 \8'h1\ (_ent -1 (_cnst \8'h1\))))
		(_type (_int ~vector~29 0 11953 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP ~vector~29 0 11953 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~30 0 11954 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP ~vector~30 0 11954 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~31 0 11955 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_MAX_LINK_SPEED ~vector~31 0 11955 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~32 0 11956 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_MAX_LINK_WIDTH ~vector~32 0 11956 \6'h01\ (_ent -1 (_cnst \6'h01\))))
		(_type (_int ~vector~33 0 11957 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE ~vector~33 0 11957 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~34 0 11959 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CONTROL_RCB ~vector~34 0 11959 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~35 0 11960 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CTRL2_DEEMPHASIS ~vector~35 0 11960 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~36 0 11961 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE ~vector~36 0 11961 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~37 0 11962 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CTRL2_TARGET_LINK_SPEED ~vector~37 0 11962 \4'h0\ (_ent -1 (_cnst \4'h0\))))
		(_type (_int ~vector~38 0 11963 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_STATUS_SLOT_CLOCK_CONFIG ~vector~38 0 11963 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~39 0 11965 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LL_ACK_TIMEOUT ~vector~39 0 11965 \15'h0000\ (_ent -1 (_cnst \15'h0\))))
		(_type (_int ~vector~40 0 11966 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LL_ACK_TIMEOUT_EN ~vector~40 0 11966 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~41 0 11967 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LL_ACK_TIMEOUT_FUNC ~vector~41 0 11967 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~42 0 11968 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LL_REPLAY_TIMEOUT ~vector~42 0 11968 \15'h0026\ (_ent -1 (_cnst \15'h026\))))
		(_type (_int ~vector~43 0 11969 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LL_REPLAY_TIMEOUT_EN ~vector~43 0 11969 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~44 0 11970 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LL_REPLAY_TIMEOUT_FUNC ~vector~44 0 11970 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~45 0 11972 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LTSSM_MAX_LINK_WIDTH ~vector~45 0 11972 \6'h01\ (_ent -1 (_cnst \6'h01\))))
		(_type (_int ~vector~46 0 11973 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_DECODE_ENABLE ~vector~46 0 11973 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~47 0 11974 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_MULTIMSGCAP ~vector~47 0 11974 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~48 0 11975 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_MULTIMSG_EXTENSION ~vector~48 0 11975 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~49 0 11976 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_ON ~vector~49 0 11976 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~50 0 11977 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_PER_VECTOR_MASKING_CAPABLE ~vector~50 0 11977 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~51 0 11978 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_64_BIT_ADDR_CAPABLE ~vector~51 0 11978 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~52 0 11980 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_CAP_ON ~vector~52 0 11980 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~53 0 11981 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_CAP_PBA_BIR ~vector~53 0 11981 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~54 0 11982 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_CAP_PBA_OFFSET ~vector~54 0 11982 \29'h00000000\ (_ent -1 (_cnst \29'h0\))))
		(_type (_int ~vector~55 0 11983 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_CAP_TABLE_BIR ~vector~55 0 11983 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~56 0 11984 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_CAP_TABLE_OFFSET ~vector~56 0 11984 \29'h00000000\ (_ent -1 (_cnst \29'h0\))))
		(_type (_int ~vector~57 0 11985 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_CAP_TABLE_SIZE ~vector~57 0 11985 \11'h000\ (_ent -1 (_cnst \11'h0\))))
		(_type (_int ~vector~58 0 11987 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_DEVICE_PORT_TYPE ~vector~58 0 11987 \4'b0100\ (_ent -1 (_cnst \4'b0100\))))
		(_type (_int ~vector~59 0 11988 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_INT_MSG_NUM ~vector~59 0 11988 \5'h1\ (_ent -1 (_cnst \5'h1\))))
		(_type (_int ~vector~60 0 11989 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_NEXTPTR ~vector~60 0 11989 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~61 0 11990 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_DRP_ENABLE ~vector~61 0 11990 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~62 0 11991 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PIPE_PIPELINE_STAGES ~vector~62 0 11991 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~63 0 11993 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_DSI ~vector~63 0 11993 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~64 0 11994 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_D1SUPPORT ~vector~64 0 11994 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~65 0 11995 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_D2SUPPORT ~vector~65 0 11995 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~66 0 11996 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_NEXTPTR ~vector~66 0 11996 \8'h48\ (_ent -1 (_cnst \8'h48\))))
		(_type (_int ~vector~67 0 11997 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_PMESUPPORT ~vector~67 0 11997 \5'h0F\ (_ent -1 (_cnst \5'h0F\))))
		(_type (_int ~vector~68 0 11998 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CSR_NOSOFTRST ~vector~68 0 11998 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~69 0 12000 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA_SCALE0 ~vector~69 0 12000 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~70 0 12001 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA_SCALE1 ~vector~70 0 12001 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~71 0 12002 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA_SCALE2 ~vector~71 0 12002 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~72 0 12003 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA_SCALE3 ~vector~72 0 12003 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~73 0 12004 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA_SCALE4 ~vector~73 0 12004 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~74 0 12005 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA_SCALE5 ~vector~74 0 12005 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~75 0 12006 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA_SCALE6 ~vector~75 0 12006 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~76 0 12007 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA_SCALE7 ~vector~76 0 12007 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~77 0 12009 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA0 ~vector~77 0 12009 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~78 0 12010 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA1 ~vector~78 0 12010 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~79 0 12011 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA2 ~vector~79 0 12011 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~80 0 12012 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA3 ~vector~80 0 12012 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~81 0 12013 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA4 ~vector~81 0 12013 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~82 0 12014 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA5 ~vector~82 0 12014 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~83 0 12015 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA6 ~vector~83 0 12015 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~84 0 12016 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA7 ~vector~84 0 12016 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~85 0 12018 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REF_CLK_FREQ ~vector~85 0 12018 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~86 0 12019 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REVISION_ID ~vector~86 0 12019 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~87 0 12020 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ROOT_CAP_CRS_SW_VISIBILITY ~vector~87 0 12020 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~88 0 12021 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BIT0 ~vector~88 0 12021 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~89 0 12022 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SUBSYSTEM_ID ~vector~89 0 12022 \16'h0007\ (_ent -1 (_cnst \16'h07\))))
		(_type (_int ~vector~90 0 12023 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SUBSYSTEM_VENDOR_ID ~vector~90 0 12023 \16'h10EE\ (_ent -1 (_cnst \16'h10EE\))))
		(_type (_int ~vector~91 0 12025 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_ATT_BUTTON_PRESENT ~vector~91 0 12025 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~92 0 12026 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_ATT_INDICATOR_PRESENT ~vector~92 0 12026 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~93 0 12027 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_ELEC_INTERLOCK_PRESENT ~vector~93 0 12027 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~94 0 12028 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_HOTPLUG_CAPABLE ~vector~94 0 12028 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~95 0 12029 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_HOTPLUG_SURPRISE ~vector~95 0 12029 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~96 0 12030 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_MRL_SENSOR_PRESENT ~vector~96 0 12030 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~97 0 12031 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_NO_CMD_COMPLETED_SUPPORT ~vector~97 0 12031 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~98 0 12032 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_PHYSICAL_SLOT_NUM ~vector~98 0 12032 \13'h0000\ (_ent -1 (_cnst \13'h0\))))
		(_type (_int ~vector~99 0 12033 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_POWER_CONTROLLER_PRESENT ~vector~99 0 12033 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~100 0 12034 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_POWER_INDICATOR_PRESENT ~vector~100 0 12034 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~101 0 12035 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_SLOT_POWER_LIMIT_SCALE ~vector~101 0 12035 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~102 0 12036 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_SLOT_POWER_LIMIT_VALUE ~vector~102 0 12036 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~103 0 12038 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_RX_RAM_RADDR_LATENCY ~vector~103 0 12038 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~104 0 12039 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_RX_RAM_RDATA_LATENCY ~vector~104 0 12039 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~105 0 12040 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_RX_RAM_WRITE_LATENCY ~vector~105 0 12040 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~106 0 12041 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_TX_RAM_RADDR_LATENCY ~vector~106 0 12041 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~107 0 12042 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_TX_RAM_RDATA_LATENCY ~vector~107 0 12042 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~108 0 12043 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_TX_RAM_WRITE_LATENCY ~vector~108 0 12043 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~109 0 12045 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UPCONFIG_CAPABLE ~vector~109 0 12045 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~110 0 12046 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UPSTREAM_FACING ~vector~110 0 12046 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~111 0 12047 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USER_CLK_FREQ ~vector~111 0 12047 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~112 0 12048 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC_BASE_PTR ~vector~112 0 12048 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~113 0 12049 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC_CAP_NEXTPTR ~vector~113 0 12049 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~114 0 12050 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC_CAP_ON ~vector~114 0 12050 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~115 0 12051 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC_CAP_REJECT_SNOOP_TRANSACTIONS ~vector~115 0 12051 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~116 0 12053 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_CPL_INFINITE ~vector~116 0 12053 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~117 0 12054 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_RX_RAM_LIMIT ~vector~117 0 12054 \13'h7FF\ (_ent -1 (_cnst \13'h7FF\))))
		(_type (_int ~vector~118 0 12055 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_TOTAL_CREDITS_CD ~vector~118 0 12055 \308\ (_ent -1 (_cnst \308\))))
		(_type (_int ~vector~119 0 12056 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_TOTAL_CREDITS_CH ~vector~119 0 12056 \36\ (_ent -1 (_cnst \36\))))
		(_type (_int ~vector~120 0 12057 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_TOTAL_CREDITS_NPH ~vector~120 0 12057 \12\ (_ent -1 (_cnst \12\))))
		(_type (_int ~vector~121 0 12058 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_TOTAL_CREDITS_PD ~vector~121 0 12058 \308\ (_ent -1 (_cnst \308\))))
		(_type (_int ~vector~122 0 12059 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_TOTAL_CREDITS_PH ~vector~122 0 12059 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~123 0 12060 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_TX_LASTPACKET ~vector~123 0 12060 \29\ (_ent -1 (_cnst \29\))))
		(_type (_int ~vector~124 0 12062 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VENDOR_ID ~vector~124 0 12062 \16'h10EE\ (_ent -1 (_cnst \16'h10EE\))))
		(_type (_int ~vector~125 0 12063 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_BASE_PTR ~vector~125 0 12063 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~126 0 12064 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_NEXTPTR ~vector~126 0 12064 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~127 0 12065 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_ON ~vector~127 0 12065 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~128 0 12067 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ALLOW_X8_GEN2 ~vector~128 0 12067 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~129 0 12068 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_BASE_PTR ~vector~129 0 12068 \12'h128\ (_ent -1 (_cnst \12'h128\))))
		(_type (_int ~vector~130 0 12069 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_ECRC_CHECK_CAPABLE ~vector~130 0 12069 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~131 0 12070 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_ECRC_GEN_CAPABLE ~vector~131 0 12070 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~132 0 12071 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_ID ~vector~132 0 12071 \16'h0001\ (_ent -1 (_cnst \16'h01\))))
		(_type (_int ~vector~133 0 12072 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_INT_MSG_NUM_MSI ~vector~133 0 12072 \5'h0a\ (_ent -1 (_cnst \5'h0a\))))
		(_type (_int ~vector~134 0 12073 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_INT_MSG_NUM_MSIX ~vector~134 0 12073 \5'h15\ (_ent -1 (_cnst \5'h15\))))
		(_type (_int ~vector~135 0 12074 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_NEXTPTR ~vector~135 0 12074 \12'h160\ (_ent -1 (_cnst \12'h160\))))
		(_type (_int ~vector~136 0 12075 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_ON ~vector~136 0 12075 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~137 0 12076 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_PERMIT_ROOTERR_UPDATE ~vector~137 0 12076 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~138 0 12077 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_VERSION ~vector~138 0 12077 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~139 0 12079 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CAPABILITIES_PTR ~vector~139 0 12079 \8'h40\ (_ent -1 (_cnst \8'h40\))))
		(_type (_int ~vector~140 0 12080 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CRM_MODULE_RSTS ~vector~140 0 12080 \7'h00\ (_ent -1 (_cnst \7'h0\))))
		(_type (_int ~vector~141 0 12081 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_ENDPOINT_L0S_LATENCY ~vector~141 0 12081 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~142 0 12082 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_ENDPOINT_L1_LATENCY ~vector~142 0 12082 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~143 0 12083 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE ~vector~143 0 12083 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~144 0 12084 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_ROLE_BASED_ERROR ~vector~144 0 12084 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~145 0 12085 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_RSVD_14_12 ~vector~145 0 12085 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~146 0 12086 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_RSVD_17_16 ~vector~146 0 12086 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~147 0 12087 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_RSVD_31_29 ~vector~147 0 12087 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~148 0 12088 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE ~vector~148 0 12088 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~149 0 12089 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE ~vector~149 0 12089 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~150 0 12090 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CONTROL_AUX_POWER_SUPPORTED ~vector~150 0 12090 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~151 0 12092 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_ASPM_L1_TIMER ~vector~151 0 12092 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~152 0 12093 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_BAR_FILTERING ~vector~152 0 12093 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~153 0 12094 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_ID_CHECK ~vector~153 0 12094 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~154 0 12095 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_RX_TC_FILTER ~vector~154 0 12095 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~155 0 12096 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DNSTREAM_LINK_NUM ~vector~155 0 12096 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~156 0 12098 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DS_PORT_HOT_RST ~vector~156 0 12098 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~157 0 12099 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DSN_CAP_ID ~vector~157 0 12099 \16'h0003\ (_ent -1 (_cnst \16'h03\))))
		(_type (_int ~vector~158 0 12100 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DSN_CAP_VERSION ~vector~158 0 12100 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~159 0 12101 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ENTER_RVRY_EI_L0 ~vector~159 0 12101 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~160 0 12102 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int INFER_EI ~vector~160 0 12102 \5'h0c\ (_ent -1 (_cnst \5'h0c\))))
		(_type (_int ~vector~161 0 12103 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IS_SWITCH ~vector~161 0 12103 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~162 0 12105 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LAST_CONFIG_DWORD ~vector~162 0 12105 \10'h3FF\ (_ent -1 (_cnst \10'h3FF\))))
		(_type (_int ~vector~163 0 12106 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_ASPM_SUPPORT ~vector~163 0 12106 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~164 0 12107 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_CLOCK_POWER_MANAGEMENT ~vector~164 0 12107 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~165 0 12108 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 ~vector~165 0 12108 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~166 0 12109 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 ~vector~166 0 12109 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~167 0 12110 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_L0S_EXIT_LATENCY_GEN1 ~vector~167 0 12110 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~168 0 12111 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_L0S_EXIT_LATENCY_GEN2 ~vector~168 0 12111 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~169 0 12112 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 ~vector~169 0 12112 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~170 0 12113 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 ~vector~170 0 12113 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~171 0 12114 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_L1_EXIT_LATENCY_GEN1 ~vector~171 0 12114 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~172 0 12115 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_L1_EXIT_LATENCY_GEN2 ~vector~172 0 12115 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~173 0 12116 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_RSVD_23_22 ~vector~173 0 12116 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~174 0 12118 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_BASE_PTR ~vector~174 0 12118 \8'h48\ (_ent -1 (_cnst \8'h48\))))
		(_type (_int ~vector~175 0 12119 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_ID ~vector~175 0 12119 \8'h05\ (_ent -1 (_cnst \8'h05\))))
		(_type (_int ~vector~176 0 12120 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_NEXTPTR ~vector~176 0 12120 \8'h60\ (_ent -1 (_cnst \8'h60\))))
		(_type (_int ~vector~177 0 12121 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_BASE_PTR ~vector~177 0 12121 \8'h9c\ (_ent -1 (_cnst \8'h9c\))))
		(_type (_int ~vector~178 0 12122 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_CAP_ID ~vector~178 0 12122 \8'h11\ (_ent -1 (_cnst \8'h11\))))
		(_type (_int ~vector~179 0 12123 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_CAP_NEXTPTR ~vector~179 0 12123 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~180 0 12124 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N_FTS_COMCLK_GEN1 ~vector~180 0 12124 \255\ (_ent -1 (_cnst \255\))))
		(_type (_int ~vector~181 0 12125 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N_FTS_COMCLK_GEN2 ~vector~181 0 12125 \254\ (_ent -1 (_cnst \254\))))
		(_type (_int ~vector~182 0 12126 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N_FTS_GEN1 ~vector~182 0 12126 \255\ (_ent -1 (_cnst \255\))))
		(_type (_int ~vector~183 0 12127 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N_FTS_GEN2 ~vector~183 0 12127 \255\ (_ent -1 (_cnst \255\))))
		(_type (_int ~vector~184 0 12129 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_BASE_PTR ~vector~184 0 12129 \8'h60\ (_ent -1 (_cnst \8'h60\))))
		(_type (_int ~vector~185 0 12130 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_CAPABILITY_ID ~vector~185 0 12130 \8'h10\ (_ent -1 (_cnst \8'h10\))))
		(_type (_int ~vector~186 0 12131 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_CAPABILITY_VERSION ~vector~186 0 12131 \4'h2\ (_ent -1 (_cnst \4'h2\))))
		(_type (_int ~vector~187 0 12132 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_ON ~vector~187 0 12132 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~188 0 12133 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_RSVD_15_14 ~vector~188 0 12133 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~189 0 12134 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_SLOT_IMPLEMENTED ~vector~189 0 12134 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~190 0 12135 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_REVISION ~vector~190 0 12135 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~191 0 12136 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PGL0_LANE ~vector~191 0 12136 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~192 0 12137 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PGL1_LANE ~vector~192 0 12137 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~193 0 12138 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PGL2_LANE ~vector~193 0 12138 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~194 0 12139 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PGL3_LANE ~vector~194 0 12139 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~195 0 12140 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PGL4_LANE ~vector~195 0 12140 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~196 0 12141 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PGL5_LANE ~vector~196 0 12141 \5\ (_ent -1 (_cnst \5\))))
		(_type (_int ~vector~197 0 12142 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PGL6_LANE ~vector~197 0 12142 \6\ (_ent -1 (_cnst \6\))))
		(_type (_int ~vector~198 0 12143 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PGL7_LANE ~vector~198 0 12143 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~199 0 12144 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PL_AUTO_CONFIG ~vector~199 0 12144 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~200 0 12145 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PL_FAST_TRAIN ~vector~200 0 12145 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~201 0 12146 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_EXT_CLK ~vector~201 0 12146 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~202 0 12147 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_EXT_GT_COMMON ~vector~202 0 12147 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~203 0 12148 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EXT_CH_GT_DRP ~vector~203 0 12148 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~204 0 12149 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int NO_SLV_ERR ~vector~204 0 12149 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~205 0 12151 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_0 ~vector~205 0 12151 \7'b1001111\ (_ent -1 (_cnst \7'b1001111\))))
		(_type (_int ~vector~206 0 12152 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_1 ~vector~206 0 12152 \7'b1001110\ (_ent -1 (_cnst \7'b1001110\))))
		(_type (_int ~vector~207 0 12153 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_2 ~vector~207 0 12153 \7'b1001101\ (_ent -1 (_cnst \7'b1001101\))))
		(_type (_int ~vector~208 0 12154 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_3 ~vector~208 0 12154 \7'b1001100\ (_ent -1 (_cnst \7'b1001100\))))
		(_type (_int ~vector~209 0 12155 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_4 ~vector~209 0 12155 \7'b1000011\ (_ent -1 (_cnst \7'b1000011\))))
		(_type (_int ~vector~210 0 12156 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_0 ~vector~210 0 12156 \7'b1000101\ (_ent -1 (_cnst \7'b1000101\))))
		(_type (_int ~vector~211 0 12157 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_1 ~vector~211 0 12157 \7'b1000110\ (_ent -1 (_cnst \7'b1000110\))))
		(_type (_int ~vector~212 0 12158 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_2 ~vector~212 0 12158 \7'b1000011\ (_ent -1 (_cnst \7'b1000011\))))
		(_type (_int ~vector~213 0 12159 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_3 ~vector~213 0 12159 \7'b1000010\ (_ent -1 (_cnst \7'b1000010\))))
		(_type (_int ~vector~214 0 12160 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_4 ~vector~214 0 12160 \7'b1000000\ (_ent -1 (_cnst \7'b1000000\))))
		(_type (_int ~vector~215 0 12162 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_BASE_PTR ~vector~215 0 12162 \8'h40\ (_ent -1 (_cnst \8'h40\))))
		(_type (_int ~vector~216 0 12163 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_AUXCURRENT ~vector~216 0 12163 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~217 0 12164 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_ID ~vector~217 0 12164 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~218 0 12165 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_ON ~vector~218 0 12165 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~219 0 12166 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_PME_CLOCK ~vector~219 0 12166 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~220 0 12167 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_RSVD_04 ~vector~220 0 12167 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~221 0 12168 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_VERSION ~vector~221 0 12168 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~222 0 12169 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CSR_BPCCEN ~vector~222 0 12169 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~223 0 12170 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CSR_B2B3 ~vector~223 0 12170 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~224 0 12172 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RECRC_CHK ~vector~224 0 12172 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~225 0 12173 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RECRC_CHK_TRIM ~vector~225 0 12173 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~226 0 12174 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SELECT_DLL_IF ~vector~226 0 12174 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~227 0 12175 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BIT1 ~vector~227 0 12175 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~228 0 12176 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BIT2 ~vector~228 0 12176 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~229 0 12177 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BIT3 ~vector~229 0 12177 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~230 0 12178 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BIT4 ~vector~230 0 12178 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~231 0 12179 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BIT5 ~vector~231 0 12179 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~232 0 12180 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BIT6 ~vector~232 0 12180 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~233 0 12181 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BIT7 ~vector~233 0 12181 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~234 0 12182 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BIT8 ~vector~234 0 12182 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~235 0 12183 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BYTE0 ~vector~235 0 12183 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~236 0 12184 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BYTE1 ~vector~236 0 12184 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~237 0 12185 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BYTE2 ~vector~237 0 12185 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~238 0 12186 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BYTE3 ~vector~238 0 12186 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~239 0 12187 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_WORD0 ~vector~239 0 12187 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~240 0 12188 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_WORD1 ~vector~240 0 12188 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~241 0 12189 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_WORD2 ~vector~241 0 12189 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~242 0 12190 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_WORD3 ~vector~242 0 12190 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~243 0 12192 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_RBYPASS ~vector~243 0 12192 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~244 0 12193 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_TFC_DISABLE ~vector~244 0 12193 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~245 0 12194 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_TX_CHECKS_DISABLE ~vector~245 0 12194 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~246 0 12195 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EXIT_LOOPBACK_ON_EI ~vector~246 0 12195 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~247 0 12196 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UR_INV_REQ ~vector~247 0 12196 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~248 0 12198 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC_CAP_ID ~vector~248 0 12198 \16'h0002\ (_ent -1 (_cnst \16'h02\))))
		(_type (_int ~vector~249 0 12199 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC_CAP_VERSION ~vector~249 0 12199 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~250 0 12200 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_HDR_ID ~vector~250 0 12200 \16'h1234\ (_ent -1 (_cnst \16'h1234\))))
		(_type (_int ~vector~251 0 12201 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_HDR_LENGTH ~vector~251 0 12201 \12'h018\ (_ent -1 (_cnst \12'h018\))))
		(_type (_int ~vector~252 0 12202 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_HDR_REVISION ~vector~252 0 12202 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~253 0 12203 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_ID ~vector~253 0 12203 \16'h000b\ (_ent -1 (_cnst \16'h0b\))))
		(_type (_int ~vector~254 0 12204 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_IS_LINK_VISIBLE ~vector~254 0 12204 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~255 0 12205 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_VERSION ~vector~255 0 12205 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~256 0 12207 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_BASEADDR ~vector~256 0 12207 \32'hFFFF_FFFF\ (_ent -1 (_cnst \32'hFFFF_FFFF\))))
		(_type (_int ~vector~257 0 12208 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_HIGHADDR ~vector~257 0 12208 \32'h0000_0000\ (_ent -1 (_cnst \32'h0_0000\))))
		(_type (_int ~vector~258 0 12209 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_MAX_LNK_WDT ~vector~258 0 12209 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~259 0 12210 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ROOT_PORT ~vector~259 0 12210 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~260 0 12211 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RP_BAR_HIDE ~vector~260 0 12211 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~261 0 12212 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RX_REALIGN ~vector~261 0 12212 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~262 0 12213 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RX_PRESERVE_ORDER ~vector~262 0 12213 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~263 0 12214 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int C_LAST_CORE_CAP_ADDR ~vector~263 0 12214 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~264 0 12215 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int C_VSEC_CAP_ADDR ~vector~264 0 12215 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~265 0 12216 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_VSEC_CAP_LAST ~vector~265 0 12216 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~266 0 12217 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int C_VSEC_ID ~vector~266 0 12217 \16'h0000\ (_ent -1 (_cnst \16'h0\))))
		(_type (_int ~vector~267 0 12218 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DEVICE_NUMBER ~vector~267 0 12218 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~268 0 12219 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_NUM_USER_INTR ~vector~268 0 12219 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~269 0 12220 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int C_USER_PTR ~vector~269 0 12220 \16'h0000\ (_ent -1 (_cnst \16'h0\))))
		(_type (_int ~vector~270 0 12221 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_COMP_TIMEOUT ~vector~270 0 12221 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~271 0 12223 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PTR_WIDTH ~vector~271 0 12223 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~272 0 12224 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~272 0 12224 \"V6"\ (_ent -1 (_string \V"V6"\))))
		(_type (_int ~vector~273 0 12233 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USR_CFG ~vector~273 0 12233 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~274 0 12234 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USR_EXT_CFG ~vector~274 0 12234 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~275 0 12235 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int LINK_CAP_L0S_EXIT_LATENCY ~vector~275 0 12235 \3'd7\ (_ent -1 (_cnst \3'd7\))))
		(_type (_int ~vector~276 0 12236 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int LINK_CAP_L1_EXIT_LATENCY ~vector~276 0 12236 \3'd7\ (_ent -1 (_cnst \3'd7\))))
		(_type (_int ~vector~277 0 12237 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PLM_AUTO_CONFIG ~vector~277 0 12237 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~278 0 12238 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FAST_TRAIN ~vector~278 0 12238 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~279 0 12239 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int PCIE_GENERIC ~vector~279 0 12239 \12'b000011101111\ (_ent -1 (_cnst \12'b011101111\))))
		(_type (_int ~vector~280 0 12240 (_array ~reg ((_to i 0 i 0)))))
		(_gen (_int GTP_SEL ~vector~280 0 12240 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~281 0 12241 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int CFG_VEN_ID ~vector~281 0 12241 \16'h10EE\ (_ent -1 (_cnst \16'h10EE\))))
		(_type (_int ~vector~282 0 12242 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int CFG_DEV_ID ~vector~282 0 12242 \16'h0007\ (_ent -1 (_cnst \16'h07\))))
		(_type (_int ~vector~283 0 12243 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int CFG_REV_ID ~vector~283 0 12243 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~284 0 12244 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int CFG_SUBSYS_VEN_ID ~vector~284 0 12244 \16'h10EE\ (_ent -1 (_cnst \16'h10EE\))))
		(_type (_int ~vector~285 0 12245 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int CFG_SUBSYS_ID ~vector~285 0 12245 \16'h0007\ (_ent -1 (_cnst \16'h07\))))
		(_type (_int ~vector~286 0 12251 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_MULTIHEADER ~vector~286 0 12251 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~287 0 12252 (_array ~reg ((_dto i 23 i 0)))))
		(_gen (_int AER_CAP_OPTIONAL_ERR_SUPPORT ~vector~287 0 12252 \24'h000000\ (_ent -1 (_cnst \24'h0\))))
		(_type (_int ~vector~288 0 12253 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ARI_FORWARDING_SUPPORTED ~vector~288 0 12253 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~289 0 12254 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED ~vector~289 0 12254 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~290 0 12255 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED ~vector~290 0 12255 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~291 0 12256 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED ~vector~291 0 12256 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~292 0 12257 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_CAS128_COMPLETER_SUPPORTED ~vector~292 0 12257 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~293 0 12258 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int DEV_CAP2_TPH_COMPLETER_SUPPORTED ~vector~293 0 12258 \2'b00\ (_ent -1 (_cnst \2'b0\))))
		(_type (_int ~vector~294 0 12259 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CONTROL_EXT_TAG_DEFAULT ~vector~294 0 12259 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~295 0 12260 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_RX_POISONED_RESP ~vector~295 0 12260 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~296 0 12261 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_ASPM_OPTIONALITY ~vector~296 0 12261 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~297 0 12262 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int RBAR_BASE_PTR ~vector~297 0 12262 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~298 0 12263 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR0 ~vector~298 0 12263 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~299 0 12264 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR1 ~vector~299 0 12264 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~300 0 12265 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR2 ~vector~300 0 12265 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~301 0 12266 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR3 ~vector~301 0 12266 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~302 0 12267 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR4 ~vector~302 0 12267 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~303 0 12268 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR5 ~vector~303 0 12268 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~304 0 12269 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_CAP_INDEX0 ~vector~304 0 12269 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~305 0 12270 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_CAP_INDEX1 ~vector~305 0 12270 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~306 0 12271 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_CAP_INDEX2 ~vector~306 0 12271 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~307 0 12272 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_CAP_INDEX3 ~vector~307 0 12272 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~308 0 12273 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_CAP_INDEX4 ~vector~308 0 12273 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~309 0 12274 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_CAP_INDEX5 ~vector~309 0 12274 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~310 0 12275 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_ON ~vector~310 0 12275 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~311 0 12276 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int RBAR_CAP_SUP0 ~vector~311 0 12276 \32'h00000001\ (_ent -1 (_cnst \32'h01\))))
		(_type (_int ~vector~312 0 12277 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int RBAR_CAP_SUP1 ~vector~312 0 12277 \32'h00000001\ (_ent -1 (_cnst \32'h01\))))
		(_type (_int ~vector~313 0 12278 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int RBAR_CAP_SUP2 ~vector~313 0 12278 \32'h00000001\ (_ent -1 (_cnst \32'h01\))))
		(_type (_int ~vector~314 0 12279 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int RBAR_CAP_SUP3 ~vector~314 0 12279 \32'h00000001\ (_ent -1 (_cnst \32'h01\))))
		(_type (_int ~vector~315 0 12280 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int RBAR_CAP_SUP4 ~vector~315 0 12280 \32'h00000001\ (_ent -1 (_cnst \32'h01\))))
		(_type (_int ~vector~316 0 12281 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int RBAR_CAP_SUP5 ~vector~316 0 12281 \32'h00000001\ (_ent -1 (_cnst \32'h01\))))
		(_type (_int ~vector~317 0 12282 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_NUM ~vector~317 0 12282 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~318 0 12283 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TRN_NP_FC ~vector~318 0 12283 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~319 0 12284 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TRN_DW ~vector~319 0 12284 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~320 0 12285 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UR_ATOMIC ~vector~320 0 12285 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~321 0 12286 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UR_PRS_RESPONSE ~vector~321 0 12286 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~322 0 12287 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USER_CLK2_DIV2 ~vector~322 0 12287 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~323 0 12288 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_TOTAL_CREDITS_NPD ~vector~323 0 12288 \24\ (_ent -1 (_cnst \24\))))
		(_type (_int ~vector~324 0 12289 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_RSVD_23 ~vector~324 0 12289 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~325 0 12290 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CFG_ECRC_ERR_CPLSTAT ~vector~325 0 12290 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~326 0 12291 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_ERR_MSG ~vector~326 0 12291 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~327 0 12292 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_LOCKED_FILTER ~vector~327 0 12292 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~328 0 12293 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_PPM_FILTER ~vector~328 0 12293 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~329 0 12294 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED ~vector~329 0 12294 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~330 0 12295 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int INTERRUPT_STAT_AUTO ~vector~330 0 12295 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~331 0 12296 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MPS_FORCE ~vector~331 0 12296 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~332 0 12297 (_array ~reg ((_dto i 14 i 0)))))
		(_gen (_int PM_ASPML0S_TIMEOUT ~vector~332 0 12297 \15'h0000\ (_ent -1 (_cnst \15'h0\))))
		(_type (_int ~vector~333 0 12298 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_ASPML0S_TIMEOUT_EN ~vector~333 0 12298 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~334 0 12299 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_ASPML0S_TIMEOUT_FUNC ~vector~334 0 12299 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~335 0 12300 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_ASPM_FASTEXIT ~vector~335 0 12300 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~336 0 12301 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_MF ~vector~336 0 12301 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~337 0 12302 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int RP_AUTO_SPD ~vector~337 0 12302 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~338 0 12303 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RP_AUTO_SPD_LOOPCNT ~vector~338 0 12303 \5'h1f\ (_ent -1 (_cnst \5'h1f\))))
		(_type (_int ~vector~339 0 12304 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SIM_VERSION ~vector~339 0 12304 \"1.0"\ (_ent -1 (_string \V"1.0"\))))
		(_type (_int ~vector~340 0 12305 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SSL_MESSAGE_AUTO ~vector~340 0 12305 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~341 0 12306 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TECRC_EP_INV ~vector~341 0 12306 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~342 0 12307 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UR_CFG1 ~vector~342 0 12307 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~343 0 12308 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USE_RID_PINS ~vector~343 0 12308 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~344 0 12309 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED ~vector~344 0 12309 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~345 0 12310 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED ~vector~345 0 12310 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~346 0 12311 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_LTR_MECHANISM_SUPPORTED ~vector~346 0 12311 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~347 0 12312 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int DEV_CAP2_MAX_ENDEND_TLP_PREFIXES ~vector~347 0 12312 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~348 0 12313 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING ~vector~348 0 12313 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~349 0 12314 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int RBAR_CAP_ID ~vector~349 0 12314 \16'h0015\ (_ent -1 (_cnst \16'h015\))))
		(_type (_int ~vector~350 0 12315 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int RBAR_CAP_NEXTPTR ~vector~350 0 12315 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~351 0 12316 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int RBAR_CAP_VERSION ~vector~351 0 12316 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~352 0 12317 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USE_MODE ~vector~352 0 12317 \"1.0"\ (_ent -1 (_string \V"1.0"\))))
		(_type (_int ~vector~353 0 12318 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_GT_DEVICE ~vector~353 0 12318 \"GTP"\ (_ent -1 (_string \V"GTP"\))))
		(_type (_int ~vector~354 0 12319 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CHAN_BOND ~vector~354 0 12319 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~355 0 12320 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_PLL_SEL ~vector~355 0 12320 \"CPLL"\ (_ent -1 (_string \V"CPLL"\))))
		(_type (_int ~vector~356 0 12321 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_ASYNC_EN ~vector~356 0 12321 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~357 0 12322 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXBUF_EN ~vector~357 0 12322 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~358 0 12325 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EXT_PIPE_INTERFACE ~vector~358 0 12325 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12333 (_array ~wire ((_range  5)))))
		(_port (_int pci_exp_txp ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12333 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pci_exp_txn ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12334 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pci_exp_rxp ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12337 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pci_exp_rxn ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12338 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rx_np_ok ~wire 0 12345 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rx_np_req ~wire 0 12346 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 12350 (_array ~wire ((_range  6)))))
		(_port (_int s_axis_rw_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 12350 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tvalid ~wire 0 12351 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tready ~wire 0 12352 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[STRB_WIDTH-1:0]wire~ 0 12353 (_array ~wire ((_range  7)))))
		(_port (_int s_axis_rw_tstrb ~[STRB_WIDTH-1:0]wire~ 0 12353 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tlast ~wire 0 12354 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 12355 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int s_axis_rw_tuser ~[3:0]wire~ 0 12355 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 12359 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tvalid ~wire 0 12360 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tready ~wire 0 12361 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tstrb ~[STRB_WIDTH-1:0]wire~ 0 12362 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tlast ~wire 0 12363 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tuser ~[3:0]wire~ 0 12364 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 12368 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tvalid ~wire 0 12369 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tready ~wire 0 12370 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tstrb ~[STRB_WIDTH-1:0]wire~ 0 12371 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tlast ~wire 0 12372 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tuser ~[3:0]wire~ 0 12373 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 12377 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tvalid ~wire 0 12378 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tready ~wire 0 12379 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tstrb ~[STRB_WIDTH-1:0]wire~ 0 12380 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tlast ~wire 0 12381 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[21:0]wire~ 0 12382 (_array ~wire ((_dto i 21 i 0)))))
		(_port (_int m_axis_cw_tuser ~[21:0]wire~ 0 12382 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 12386 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tvalid ~wire 0 12387 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tready ~wire 0 12388 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tstrb ~[STRB_WIDTH-1:0]wire~ 0 12389 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tlast ~wire 0 12390 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tuser ~[21:0]wire~ 0 12391 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 12395 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tvalid ~wire 0 12396 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tready ~wire 0 12397 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tstrb ~[STRB_WIDTH-1:0]wire~ 0 12398 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tlast ~wire 0 12399 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tuser ~[21:0]wire~ 0 12400 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 12405 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int s_axi_ctl_awaddr ~[31:0]wire~ 0 12405 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_awvalid ~wire 0 12406 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_awready ~wire 0 12407 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_wdata ~[31:0]wire~ 0 12408 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_wstrb ~[3:0]wire~ 0 12409 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_wvalid ~wire 0 12410 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_wready ~wire 0 12411 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 12412 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int s_axi_ctl_bresp ~[1:0]wire~ 0 12412 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_bvalid ~wire 0 12413 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_bready ~wire 0 12414 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_araddr ~[31:0]wire~ 0 12416 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_arvalid ~wire 0 12417 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_arready ~wire 0 12418 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rdata ~[31:0]wire~ 0 12419 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rresp ~[1:0]wire~ 0 12420 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rvalid ~wire 0 12421 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rready ~wire 0 12422 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_CS ~wire 0 12427 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_BE ~[3:0]wire~ 0 12428 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_RNW ~wire 0 12429 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_Addr ~[31:0]wire~ 0 12430 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_Data ~[31:0]wire~ 0 12431 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_RdAck ~wire 0 12432 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_WrAck ~wire 0 12433 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_Data ~[31:0]wire~ 0 12434 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_Error ~wire 0 12435 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ctl_intr ~wire 0 12440 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_NUM_USER_INTR-1:0]wire~ 0 12441 (_array ~wire ((_range  8)))))
		(_port (_int ctl_user_intr ~[C_NUM_USER_INTR-1:0]wire~ 0 12441 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int np_cpl_pending ~wire 0 12445 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RP_bridge_en ~wire 0 12446 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_MMCM_RST_N ~wire 0 12448 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_err_cor ~wire 0 12454 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_err_ur ~wire 0 12455 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_err_ecrc ~wire 0 12456 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_err_cpl_timeout ~wire 0 12457 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_err_cpl_abort ~wire 0 12458 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_err_cpl_unexpect ~wire 0 12459 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_err_posted ~wire 0 12460 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_err_locked ~wire 0 12461 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[47:0]wire~ 0 12462 (_array ~wire ((_dto i 47 i 0)))))
		(_port (_int blk_err_tlp_cpl_header ~[47:0]wire~ 0 12462 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_err_cpl_rdy ~wire 0 12463 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_interrupt ~wire 0 12464 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_interrupt_rdy ~wire 0 12465 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_interrupt_assert ~wire 0 12466 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 12467 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int blk_interrupt_di ~[7:0]wire~ 0 12467 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_do ~[7:0]wire~ 0 12468 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 12469 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int blk_interrupt_mmenable ~[2:0]wire~ 0 12469 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_interrupt_msienable ~wire 0 12470 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_interrupt_msixenable ~wire 0 12471 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_interrupt_msixfm ~wire 0 12472 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_trn_pending ~wire 0 12473 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_send_pme_to ~wire 0 12474 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 12475 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int blk_status ~[15:0]wire~ 0 12475 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_command ~[15:0]wire~ 0 12476 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_dstatus ~[15:0]wire~ 0 12477 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_dcommand ~[15:0]wire~ 0 12478 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_lstatus ~[15:0]wire~ 0 12479 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_lcommand ~[15:0]wire~ 0 12480 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_dcommand2 ~[15:0]wire~ 0 12481 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pcie_link_state ~[2:0]wire~ 0 12482 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[63:0]wire~ 0 12483 (_array ~wire ((_dto i 63 i 0)))))
		(_port (_int blk_dsn ~[63:0]wire~ 0 12483 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_pmcsr_pme_en ~wire 0 12484 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pmcsr_pme_status ~wire 0 12485 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pmcsr_powerstate ~[1:0]wire~ 0 12486 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received ~wire 0 12488 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_data ~[15:0]wire~ 0 12489 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_err_cor ~wire 0 12490 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_err_non_fatal ~wire 0 12491 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_err_fatal ~wire 0 12492 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_pme_to_ack ~wire 0 12493 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_assert_inta ~wire 0 12494 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_assert_intb ~wire 0 12495 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_assert_intc ~wire 0 12496 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_assert_intd ~wire 0 12497 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_deassert_inta ~wire 0 12498 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_deassert_intb ~wire 0 12499 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_deassert_intc ~wire 0 12500 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_deassert_intd ~wire 0 12501 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_link_up ~wire 0 12503 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_ds_bus_number ~[7:0]wire~ 0 12505 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]wire~ 0 12506 (_array ~wire ((_dto i 4 i 0)))))
		(_port (_int blk_ds_device_number ~[4:0]wire~ 0 12506 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_to_turnoff ~wire 0 12510 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_turnoff_ok ~wire 0 12511 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_pm_wake ~wire 0 12512 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_bus_number ~[7:0]wire~ 0 12514 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_device_number ~[4:0]wire~ 0 12515 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_function_number ~[2:0]wire~ 0 12516 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pl_initial_link_width ~[2:0]wire~ 0 12524 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pl_lane_reversal_mode ~[1:0]wire~ 0 12525 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pl_link_gen2_capable ~wire 0 12526 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pl_link_partner_gen2_supported ~wire 0 12527 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pl_link_upcfg_capable ~wire 0 12528 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[5:0]wire~ 0 12529 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int blk_pl_ltssm_state ~[5:0]wire~ 0 12529 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pl_sel_link_rate ~wire 0 12530 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pl_sel_link_width ~[1:0]wire~ 0 12531 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pl_upstream_prefer_deemph ~wire 0 12532 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_pl_hot_rst ~wire 0 12533 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[11:0]wire~ 0 12537 (_array ~wire ((_dto i 11 i 0)))))
		(_port (_int blk_fc_cpld ~[11:0]wire~ 0 12537 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_fc_cplh ~[7:0]wire~ 0 12538 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_fc_npd ~[11:0]wire~ 0 12539 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_fc_nph ~[7:0]wire~ 0 12540 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_fc_pd ~[11:0]wire~ 0 12541 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_fc_ph ~[7:0]wire~ 0 12542 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_fc_sel ~[2:0]wire~ 0 12543 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_tbuf_av ~[5:0]wire~ 0 12547 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_tcfg_req ~wire 0 12548 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_tcfg_gnt ~wire 0 12549 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int tx_err_drop ~wire 0 12552 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_do ~[31:0]wire~ 0 12556 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cfg_rd_wr_done ~wire 0 12557 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[9:0]wire~ 0 12558 (_array ~wire ((_dto i 9 i 0)))))
		(_port (_int cfg_dwaddr ~[9:0]wire~ 0 12558 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cfg_rd_en ~wire 0 12559 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int com_sysclk ~wire 0 12565 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int com_sysrst ~wire 0 12566 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mmcm_lock ~wire 0 12567 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int com_iclk ~wire 0 12568 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int com_cclk ~wire 0 12569 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int com_corereset ~wire 0 12570 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_PCLK_IN ~wire 0 12576 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXUSRCLK_IN ~wire 0 12577 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXOUTCLK_IN ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12578 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_DCLK_IN ~wire 0 12579 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_USERCLK1_IN ~wire 0 12580 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_USERCLK2_IN ~wire 0 12581 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_OOBCLK_IN ~wire 0 12582 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_MMCM_LOCK_IN ~wire 0 12583 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXOUTCLK_OUT ~wire 0 12585 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXOUTCLK_OUT ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12586 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_PCLK_SEL_OUT ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12587 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_GEN3_OUT ~wire 0 12588 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int user_clk_out ~wire 0 12590 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int user_reset_out ~wire 0 12591 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_received_func_lvl_rst ~wire 0 12593 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_err_atomic_egress_blocked ~wire 0 12594 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_internal_cor ~wire 0 12595 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_malformed ~wire 0 12596 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_mc_blocked ~wire 0 12597 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_poisoned ~wire 0 12598 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_norecovery ~wire 0 12599 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_acs ~wire 0 12600 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_internal_uncor ~wire 0 12601 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_halt_aspm_l0s ~wire 0 12602 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_halt_aspm_l1 ~wire 0 12603 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_force_state_en ~wire 0 12604 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_force_state ~[1:0]wire~ 0 12605 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_stat ~wire 0 12606 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pciecap_interrupt_msgnum ~[4:0]wire~ 0 12607 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_bridge_serr_en ~wire 0 12608 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_slot_control_electromech_il_ctl_pulse ~wire 0 12609 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_root_control_syserr_corr_err_en ~wire 0 12610 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_root_control_syserr_non_fatal_err_en ~wire 0 12611 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_root_control_syserr_fatal_err_en ~wire 0 12612 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_root_control_pme_int_en ~wire 0 12613 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_corr_err_reporting_en ~wire 0 12614 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_non_fatal_err_reporting_en ~wire 0 12615 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_fatal_err_reporting_en ~wire 0 12616 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_corr_err_received ~wire 0 12617 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_non_fatal_err_received ~wire 0 12618 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_fatal_err_received ~wire 0 12619 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_pm_as_nak ~wire 0 12620 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_pm_pme ~wire 0 12621 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_setslotpowerlimit ~wire 0 12622 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_phy_lnk_up ~wire 0 12624 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_tx_pm_state ~[2:0]wire~ 0 12625 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_rx_pm_state ~[1:0]wire~ 0 12626 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_directed_change_done ~wire 0 12627 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_downstream_deemph_source ~wire 0 12628 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[127:0]wire~ 0 12630 (_array ~wire ((_dto i 127 i 0)))))
		(_port (_int cfg_err_aer_headerlog ~[127:0]wire~ 0 12630 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_interrupt_msgnum ~[4:0]wire~ 0 12631 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_aer_headerlog_set ~wire 0 12632 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_ecrc_check_en ~wire 0 12633 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_ecrc_gen_en ~wire 0 12634 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[6:0]wire~ 0 12636 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int cfg_vc_tcvc_map ~[6:0]wire~ 0 12636 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int config_gen_req ~wire 0 12637 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_crscode ~[11:0]wire~ 0 12639 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[17:0]wire~ 0 12640 (_array ~wire ((_dto i 17 i 0)))))
		(_port (_int qpll_drp_fsm ~[17:0]wire~ 0 12640 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_done ~[1:0]wire~ 0 12641 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_reset ~[1:0]wire~ 0 12642 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int qpll_qplllock ~[1:0]wire~ 0 12643 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int qpll_qplloutclk ~[1:0]wire~ 0 12644 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int qpll_qplloutrefclk ~[1:0]wire~ 0 12645 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int qpll_qplld ~[1:0]wire~ 0 12646 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_qpllreset ~[1:0]wire~ 0 12647 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_clk ~[1:0]wire~ 0 12648 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_rst_n ~[1:0]wire~ 0 12649 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_ovrd ~[1:0]wire~ 0 12650 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_gen3 ~[1:0]wire~ 0 12651 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_start ~[1:0]wire~ 0 12652 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_txprbssel ~[2:0]wire~ 0 12654 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rxprbssel ~[2:0]wire~ 0 12655 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_txprbsforceerr ~wire 0 12656 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rxprbscntreset ~wire 0 12657 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_loopback ~[2:0]wire~ 0 12658 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_txinhibit ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12659 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rxprbserr ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12662 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rst_fsm ~[4:0]wire~ 0 12665 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_qrst_fsm ~[11:0]wire~ 0 12666 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*5-1:0]wire~ 0 12667 (_array ~wire ((_range  9)))))
		(_port (_int pipe_rate_fsm ~[LINK_CAP_MAX_LINK_WIDTH*5-1:0]wire~ 0 12667 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*6-1:0]wire~ 0 12668 (_array ~wire ((_range  10)))))
		(_port (_int pipe_sync_fsm_tx ~[LINK_CAP_MAX_LINK_WIDTH*6-1:0]wire~ 0 12668 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*7-1:0]wire~ 0 12669 (_array ~wire ((_range  11)))))
		(_port (_int pipe_sync_fsm_rx ~[LINK_CAP_MAX_LINK_WIDTH*7-1:0]wire~ 0 12669 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_drp_fsm ~[LINK_CAP_MAX_LINK_WIDTH*7-1:0]wire~ 0 12670 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rst_idle ~wire 0 12672 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_qrst_idle ~wire 0 12673 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rate_idle ~wire 0 12674 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_eyescandataerror ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12675 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*3-1:0]wire~ 0 12676 (_array ~wire ((_range  12)))))
		(_port (_int pipe_rxstatus ~[LINK_CAP_MAX_LINK_WIDTH*3-1:0]wire~ 0 12676 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*15-1:0]wire~ 0 12677 (_array ~wire ((_range  13)))))
		(_port (_int pipe_dmonitorout ~[LINK_CAP_MAX_LINK_WIDTH*15-1:0]wire~ 0 12677 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_cpll_lock ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12679 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH-1>>2:0]wire~ 0 12680 (_array ~wire ((_range  14)))))
		(_port (_int pipe_qpll_lock ~[LINK_CAP_MAX_LINK_WIDTH-1>>2:0]wire~ 0 12680 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rxpmaresetdone ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12681 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rxbufstatus ~[LINK_CAP_MAX_LINK_WIDTH*3-1:0]wire~ 0 12682 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_txphaligndone ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12683 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_txphinitdone ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12684 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_txdlysresetdone ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12685 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rxphaligndone ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12686 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rxdlysresetdone ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12687 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rxsyncdone ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12688 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*8-1:0]wire~ 0 12689 (_array ~wire ((_range  15)))))
		(_port (_int pipe_rxdisperr ~[LINK_CAP_MAX_LINK_WIDTH*8-1:0]wire~ 0 12689 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rxnotintable ~[LINK_CAP_MAX_LINK_WIDTH*8-1:0]wire~ 0 12690 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rxcommadet ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12691 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int gt_ch_drp_rdy ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12693 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_0 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12694 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_1 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12695 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_2 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12696 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_3 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12697 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_4 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12698 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_5 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12699 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_6 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12700 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_7 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12701 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_8 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12702 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_9 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12703 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug ~[31:0]wire~ 0 12704 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_PCLK_OUT_SLAVE ~wire 0 12706 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_RXUSRCLK_OUT ~wire 0 12707 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_RXOUTCLK_OUT ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12708 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_DCLK_OUT ~wire 0 12709 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_USERCLK1_OUT ~wire 0 12710 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_USERCLK2_OUT ~wire 0 12711 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_OOBCLK_OUT ~wire 0 12712 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_MMCM_LOCK_OUT ~wire 0 12713 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_QPLLLOCK_OUT ~[1:0]wire~ 0 12714 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_QPLLOUTCLK_OUT ~[1:0]wire~ 0 12715 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_QPLLOUTREFCLK_OUT ~[1:0]wire~ 0 12716 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_PCLK_SEL_SLAVE ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12717 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ext_ch_gt_drpclk ~wire 0 12721 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*9-1:0]wire~ 0 12722 (_array ~wire ((_range  16)))))
		(_port (_int ext_ch_gt_drpaddr ~[LINK_CAP_MAX_LINK_WIDTH*9-1:0]wire~ 0 12722 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ext_ch_gt_drpen ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12723 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*16-1:0]wire~ 0 12724 (_array ~wire ((_range  17)))))
		(_port (_int ext_ch_gt_drpdi ~[LINK_CAP_MAX_LINK_WIDTH*16-1:0]wire~ 0 12724 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ext_ch_gt_drpwe ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12725 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ext_ch_gt_drpdo ~[LINK_CAP_MAX_LINK_WIDTH*16-1:0]wire~ 0 12727 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ext_ch_gt_drprdy ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 12728 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int common_commands_in ~[11:0]wire~ 0 12730 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[24:0]wire~ 0 12731 (_array ~wire ((_dto i 24 i 0)))))
		(_port (_int pipe_rx_0_sigs ~[24:0]wire~ 0 12731 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_1_sigs ~[24:0]wire~ 0 12732 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_2_sigs ~[24:0]wire~ 0 12733 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_3_sigs ~[24:0]wire~ 0 12734 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_4_sigs ~[24:0]wire~ 0 12735 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_5_sigs ~[24:0]wire~ 0 12736 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_6_sigs ~[24:0]wire~ 0 12737 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_7_sigs ~[24:0]wire~ 0 12738 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int common_commands_out ~[11:0]wire~ 0 12740 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_0_sigs ~[24:0]wire~ 0 12741 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_1_sigs ~[24:0]wire~ 0 12742 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_2_sigs ~[24:0]wire~ 0 12743 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_3_sigs ~[24:0]wire~ 0 12744 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_4_sigs ~[24:0]wire~ 0 12745 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_5_sigs ~[24:0]wire~ 0 12746 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_6_sigs ~[24:0]wire~ 0 12747 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_7_sigs ~[24:0]wire~ 0 12748 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int requester_id ~[15:0]wire~ 0 12754 (_arch (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate genblk1 0 12760 (_vif  (_code 1))
	  (_object
	  	(_type (_int ~[2:0]reg~ 0 0 (_array ~reg ((_dto i 2 i 0)))))
	  	(_sig (_int \1 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b0\))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst pcie_7x_v2_0_2_inst 0 12762 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2)
	  	(_gen
	  		((CFG_VEND_ID) (VENDOR_ID))
	  		((CFG_DEV_ID) (DEVICE_ID))
	  		((CFG_REV_ID) (REVISION_ID))
	  		((CFG_SUBSYS_VEND_ID) (SUBSYSTEM_VENDOR_ID))
	  		((CFG_SUBSYS_ID) (SUBSYSTEM_ID))
	  		((ALLOW_X8_GEN2) (ALLOW_X8_GEN2))
	  		((PIPE_PIPELINE_STAGES) (PIPE_PIPELINE_STAGES))
	  		((AER_BASE_PTR) (AER_BASE_PTR))
	  		((AER_CAP_ECRC_CHECK_CAPABLE) (AER_CAP_ECRC_CHECK_CAPABLE))
	  		((AER_CAP_MULTIHEADER) (AER_CAP_MULTIHEADER))
	  		((AER_CAP_NEXTPTR) (AER_CAP_NEXTPTR))
	  		((AER_CAP_OPTIONAL_ERR_SUPPORT) (AER_CAP_OPTIONAL_ERR_SUPPORT))
	  		((AER_CAP_ON) (AER_CAP_ON))
	  		((AER_CAP_PERMIT_ROOTERR_UPDATE) (AER_CAP_PERMIT_ROOTERR_UPDATE))
	  		((BAR0) (BAR0))
	  		((BAR1) (BAR1))
	  		((BAR2) (BAR2))
	  		((BAR3) (BAR3))
	  		((BAR4) (BAR4))
	  		((BAR5) (BAR5))
	  		((C_DATA_WIDTH) (C_DATA_WIDTH))
	  		((CARDBUS_CIS_POINTER) (CARDBUS_CIS_POINTER))
	  		((CLASS_CODE) (CLASS_CODE))
	  		((CMD_INTX_IMPLEMENTED) (CMD_INTX_IMPLEMENTED))
	  		((CPL_TIMEOUT_DISABLE_SUPPORTED) (CPL_TIMEOUT_DISABLE_SUPPORTED))
	  		((CPL_TIMEOUT_RANGES_SUPPORTED) (CPL_TIMEOUT_RANGES_SUPPORTED))
	  		((DEV_CAP_ENDPOINT_L0S_LATENCY) (DEV_CAP_ENDPOINT_L0S_LATENCY))
	  		((DEV_CAP_ENDPOINT_L1_LATENCY) (DEV_CAP_ENDPOINT_L1_LATENCY))
	  		((DEV_CAP_EXT_TAG_SUPPORTED) (DEV_CAP_EXT_TAG_SUPPORTED))
	  		((DEV_CAP_MAX_PAYLOAD_SUPPORTED) (DEV_CAP_MAX_PAYLOAD_SUPPORTED))
	  		((DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT) (DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT))
	  		((DEV_CAP2_ARI_FORWARDING_SUPPORTED) (DEV_CAP2_ARI_FORWARDING_SUPPORTED))
	  		((DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED) (DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED))
	  		((DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED) (DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED))
	  		((DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED) (DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED))
	  		((DEV_CAP2_CAS128_COMPLETER_SUPPORTED) (DEV_CAP2_CAS128_COMPLETER_SUPPORTED))
	  		((DEV_CAP2_TPH_COMPLETER_SUPPORTED) (DEV_CAP2_TPH_COMPLETER_SUPPORTED))
	  		((DEV_CONTROL_EXT_TAG_DEFAULT) (DEV_CONTROL_EXT_TAG_DEFAULT))
	  		((DISABLE_LANE_REVERSAL) (DISABLE_LANE_REVERSAL))
	  		((DISABLE_RX_POISONED_RESP) (DISABLE_RX_POISONED_RESP))
	  		((DISABLE_SCRAMBLING) (DISABLE_SCRAMBLING))
	  		((DSN_BASE_PTR) (DSN_BASE_PTR))
	  		((DSN_CAP_NEXTPTR) (DSN_CAP_NEXTPTR))
	  		((DSN_CAP_ON) (DSN_CAP_ON))
	  		((ENABLE_MSG_ROUTE) (ENABLE_MSG_ROUTE))
	  		((ENABLE_RX_TD_ECRC_TRIM) (ENABLE_RX_TD_ECRC_TRIM))
	  		((EXPANSION_ROM) (EXPANSION_ROM))
	  		((EXT_CFG_CAP_PTR) (EXT_CFG_CAP_PTR))
	  		((EXT_CFG_XP_CAP_PTR) (EXT_CFG_XP_CAP_PTR))
	  		((HEADER_TYPE) (HEADER_TYPE))
	  		((INTERRUPT_PIN) (INTERRUPT_PIN))
	  		((LAST_CONFIG_DWORD) (LAST_CONFIG_DWORD))
	  		((LINK_CAP_ASPM_OPTIONALITY) (LINK_CAP_ASPM_OPTIONALITY))
	  		((LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP) (LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP))
	  		((LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP) (LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP))
	  		((LINK_CAP_MAX_LINK_SPEED) (LINK_CAP_MAX_LINK_SPEED))
	  		((LINK_CAP_MAX_LINK_WIDTH) (LINK_CAP_MAX_LINK_WIDTH))
	  		((LINK_CTRL2_DEEMPHASIS) (LINK_CTRL2_DEEMPHASIS))
	  		((LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE) (LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE))
	  		((LINK_CTRL2_TARGET_LINK_SPEED) (LINK_CTRL2_TARGET_LINK_SPEED))
	  		((LINK_STATUS_SLOT_CLOCK_CONFIG) (LINK_STATUS_SLOT_CLOCK_CONFIG))
	  		((LL_ACK_TIMEOUT) (LL_ACK_TIMEOUT))
	  		((LL_ACK_TIMEOUT_EN) (LL_ACK_TIMEOUT_EN))
	  		((LL_ACK_TIMEOUT_FUNC) (LL_ACK_TIMEOUT_FUNC))
	  		((LL_REPLAY_TIMEOUT) (LL_REPLAY_TIMEOUT))
	  		((LL_REPLAY_TIMEOUT_EN) (LL_REPLAY_TIMEOUT_EN))
	  		((LL_REPLAY_TIMEOUT_FUNC) (LL_REPLAY_TIMEOUT_FUNC))
	  		((LTSSM_MAX_LINK_WIDTH) (LTSSM_MAX_LINK_WIDTH))
	  		((MSI_DECODE_ENABLE) (MSI_DECODE_ENABLE))
	  		((MSI_CAP_MULTIMSGCAP) (MSI_CAP_MULTIMSGCAP))
	  		((MSI_CAP_MULTIMSG_EXTENSION) (MSI_CAP_MULTIMSG_EXTENSION))
	  		((MSI_CAP_ON) (MSI_CAP_ON))
	  		((MSI_CAP_PER_VECTOR_MASKING_CAPABLE) (MSI_CAP_PER_VECTOR_MASKING_CAPABLE))
	  		((MSI_CAP_64_BIT_ADDR_CAPABLE) (MSI_CAP_64_BIT_ADDR_CAPABLE))
	  		((MSIX_CAP_ON) (MSIX_CAP_ON))
	  		((MSIX_CAP_PBA_BIR) (MSIX_CAP_PBA_BIR))
	  		((MSIX_CAP_PBA_OFFSET) (MSIX_CAP_PBA_OFFSET))
	  		((MSIX_CAP_TABLE_BIR) (MSIX_CAP_TABLE_BIR))
	  		((MSIX_CAP_TABLE_OFFSET) (MSIX_CAP_TABLE_OFFSET))
	  		((MSIX_CAP_TABLE_SIZE) (MSIX_CAP_TABLE_SIZE))
	  		((PCIE_CAP_DEVICE_PORT_TYPE) (PCIE_CAP_DEVICE_PORT_TYPE))
	  		((PCIE_CAP_NEXTPTR) (PCIE_CAP_NEXTPTR))
	  		((PM_CAP_DSI) (PM_CAP_DSI))
	  		((PM_CAP_D1SUPPORT) (PM_CAP_D1SUPPORT))
	  		((PM_CAP_D2SUPPORT) (PM_CAP_D2SUPPORT))
	  		((PM_CAP_NEXTPTR) (PM_CAP_NEXTPTR))
	  		((PM_CAP_PMESUPPORT) (PM_CAP_PMESUPPORT))
	  		((PM_CSR_NOSOFTRST) (PM_CSR_NOSOFTRST))
	  		((PM_DATA_SCALE0) (PM_DATA_SCALE0))
	  		((PM_DATA_SCALE1) (PM_DATA_SCALE1))
	  		((PM_DATA_SCALE2) (PM_DATA_SCALE2))
	  		((PM_DATA_SCALE3) (PM_DATA_SCALE3))
	  		((PM_DATA_SCALE4) (PM_DATA_SCALE4))
	  		((PM_DATA_SCALE5) (PM_DATA_SCALE5))
	  		((PM_DATA_SCALE6) (PM_DATA_SCALE6))
	  		((PM_DATA_SCALE7) (PM_DATA_SCALE7))
	  		((PM_DATA0) (PM_DATA0))
	  		((PM_DATA1) (PM_DATA1))
	  		((PM_DATA2) (PM_DATA2))
	  		((PM_DATA3) (PM_DATA3))
	  		((PM_DATA4) (PM_DATA4))
	  		((PM_DATA5) (PM_DATA5))
	  		((PM_DATA6) (PM_DATA6))
	  		((PM_DATA7) (PM_DATA7))
	  		((RBAR_BASE_PTR) (RBAR_BASE_PTR))
	  		((RBAR_CAP_CONTROL_ENCODEDBAR0) (RBAR_CAP_CONTROL_ENCODEDBAR0))
	  		((RBAR_CAP_CONTROL_ENCODEDBAR1) (RBAR_CAP_CONTROL_ENCODEDBAR1))
	  		((RBAR_CAP_CONTROL_ENCODEDBAR2) (RBAR_CAP_CONTROL_ENCODEDBAR2))
	  		((RBAR_CAP_CONTROL_ENCODEDBAR3) (RBAR_CAP_CONTROL_ENCODEDBAR3))
	  		((RBAR_CAP_CONTROL_ENCODEDBAR4) (RBAR_CAP_CONTROL_ENCODEDBAR4))
	  		((RBAR_CAP_CONTROL_ENCODEDBAR5) (RBAR_CAP_CONTROL_ENCODEDBAR5))
	  		((RBAR_CAP_INDEX0) (RBAR_CAP_INDEX0))
	  		((RBAR_CAP_INDEX1) (RBAR_CAP_INDEX1))
	  		((RBAR_CAP_INDEX2) (RBAR_CAP_INDEX2))
	  		((RBAR_CAP_INDEX3) (RBAR_CAP_INDEX3))
	  		((RBAR_CAP_INDEX4) (RBAR_CAP_INDEX4))
	  		((RBAR_CAP_INDEX5) (RBAR_CAP_INDEX5))
	  		((RBAR_CAP_ON) (RBAR_CAP_ON))
	  		((RBAR_CAP_SUP0) (RBAR_CAP_SUP0))
	  		((RBAR_CAP_SUP1) (RBAR_CAP_SUP1))
	  		((RBAR_CAP_SUP2) (RBAR_CAP_SUP2))
	  		((RBAR_CAP_SUP3) (RBAR_CAP_SUP3))
	  		((RBAR_CAP_SUP4) (RBAR_CAP_SUP4))
	  		((RBAR_CAP_SUP5) (RBAR_CAP_SUP5))
	  		((RBAR_NUM) (RBAR_NUM))
	  		((RECRC_CHK) (RECRC_CHK))
	  		((RECRC_CHK_TRIM) (RECRC_CHK_TRIM))
	  		((REF_CLK_FREQ) (REF_CLK_FREQ))
	  		((TL_RX_RAM_RADDR_LATENCY) (TL_RX_RAM_RADDR_LATENCY))
	  		((TL_RX_RAM_RDATA_LATENCY) (TL_RX_RAM_RDATA_LATENCY))
	  		((TL_RX_RAM_WRITE_LATENCY) (TL_RX_RAM_WRITE_LATENCY))
	  		((TL_TX_RAM_RADDR_LATENCY) (TL_TX_RAM_RADDR_LATENCY))
	  		((TL_TX_RAM_RDATA_LATENCY) (TL_TX_RAM_RDATA_LATENCY))
	  		((TL_TX_RAM_WRITE_LATENCY) (TL_TX_RAM_WRITE_LATENCY))
	  		((TRN_NP_FC) (TRN_NP_FC))
	  		((TRN_DW) (TRN_DW))
	  		((UPCONFIG_CAPABLE) (UPCONFIG_CAPABLE))
	  		((UR_ATOMIC) (UR_ATOMIC))
	  		((UR_INV_REQ) (UR_INV_REQ))
	  		((UR_PRS_RESPONSE) (UR_PRS_RESPONSE))
	  		((USER_CLK_FREQ) (USER_CLK_FREQ))
	  		((USER_CLK2_DIV2) (USER_CLK2_DIV2))
	  		((VC_BASE_PTR) (VC_BASE_PTR))
	  		((VC_CAP_NEXTPTR) (VC_CAP_NEXTPTR))
	  		((VC_CAP_ON) (VC_CAP_ON))
	  		((VC_CAP_REJECT_SNOOP_TRANSACTIONS) (VC_CAP_REJECT_SNOOP_TRANSACTIONS))
	  		((VC0_CPL_INFINITE) (VC0_CPL_INFINITE))
	  		((VC0_RX_RAM_LIMIT) (VC0_RX_RAM_LIMIT))
	  		((VC0_TOTAL_CREDITS_CD) (VC0_TOTAL_CREDITS_CD))
	  		((VC0_TOTAL_CREDITS_CH) (VC0_TOTAL_CREDITS_CH))
	  		((VC0_TOTAL_CREDITS_NPH) (VC0_TOTAL_CREDITS_NPH))
	  		((VC0_TOTAL_CREDITS_NPD) (VC0_TOTAL_CREDITS_NPD))
	  		((VC0_TOTAL_CREDITS_PD) (VC0_TOTAL_CREDITS_PD))
	  		((VC0_TOTAL_CREDITS_PH) (VC0_TOTAL_CREDITS_PH))
	  		((VC0_TX_LASTPACKET) (VC0_TX_LASTPACKET))
	  		((VSEC_BASE_PTR) (VSEC_BASE_PTR))
	  		((VSEC_CAP_NEXTPTR) (VSEC_CAP_NEXTPTR))
	  		((VSEC_CAP_ON) (VSEC_CAP_ON))
	  		((DISABLE_ASPM_L1_TIMER) (DISABLE_ASPM_L1_TIMER))
	  		((DISABLE_BAR_FILTERING) (DISABLE_BAR_FILTERING))
	  		((DISABLE_ID_CHECK) (DISABLE_ID_CHECK))
	  		((DISABLE_RX_TC_FILTER) (DISABLE_RX_TC_FILTER))
	  		((DNSTREAM_LINK_NUM) (DNSTREAM_LINK_NUM))
	  		((DSN_CAP_ID) (DSN_CAP_ID))
	  		((DSN_CAP_VERSION) (DSN_CAP_VERSION))
	  		((ENTER_RVRY_EI_L0) (ENTER_RVRY_EI_L0))
	  		((INFER_EI) (INFER_EI))
	  		((IS_SWITCH) (IS_SWITCH))
	  		((LINK_CAP_ASPM_SUPPORT) (LINK_CAP_ASPM_SUPPORT))
	  		((LINK_CAP_CLOCK_POWER_MANAGEMENT) (LINK_CAP_CLOCK_POWER_MANAGEMENT))
	  		((LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1) (LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1))
	  		((LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2) (LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2))
	  		((LINK_CAP_L0S_EXIT_LATENCY_GEN1) (LINK_CAP_L0S_EXIT_LATENCY_GEN1))
	  		((LINK_CAP_L0S_EXIT_LATENCY_GEN2) (LINK_CAP_L0S_EXIT_LATENCY_GEN2))
	  		((LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1) (LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1))
	  		((LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2) (LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2))
	  		((LINK_CAP_L1_EXIT_LATENCY_GEN1) (LINK_CAP_L1_EXIT_LATENCY_GEN1))
	  		((LINK_CAP_L1_EXIT_LATENCY_GEN2) (LINK_CAP_L1_EXIT_LATENCY_GEN2))
	  		((LINK_CAP_RSVD_23) (LINK_CAP_RSVD_23))
	  		((LINK_CONTROL_RCB) (LINK_CONTROL_RCB))
	  		((MSI_BASE_PTR) (MSI_BASE_PTR))
	  		((MSI_CAP_ID) (MSI_CAP_ID))
	  		((MSI_CAP_NEXTPTR) (MSI_CAP_NEXTPTR))
	  		((MSIX_BASE_PTR) (MSIX_BASE_PTR))
	  		((MSIX_CAP_ID) (MSIX_CAP_ID))
	  		((MSIX_CAP_NEXTPTR) (MSIX_CAP_NEXTPTR))
	  		((N_FTS_COMCLK_GEN1) (N_FTS_COMCLK_GEN1))
	  		((N_FTS_COMCLK_GEN2) (N_FTS_COMCLK_GEN2))
	  		((N_FTS_GEN1) (N_FTS_GEN1))
	  		((N_FTS_GEN2) (N_FTS_GEN2))
	  		((PCIE_BASE_PTR) (PCIE_BASE_PTR))
	  		((PCIE_CAP_CAPABILITY_ID) (PCIE_CAP_CAPABILITY_ID))
	  		((PCIE_CAP_CAPABILITY_VERSION) (PCIE_CAP_CAPABILITY_VERSION))
	  		((PCIE_CAP_ON) (PCIE_CAP_ON))
	  		((PCIE_CAP_RSVD_15_14) (PCIE_CAP_RSVD_15_14))
	  		((PCIE_CAP_SLOT_IMPLEMENTED) (PCIE_CAP_SLOT_IMPLEMENTED))
	  		((PCIE_REVISION) (PCIE_REVISION))
	  		((PL_AUTO_CONFIG) (PL_AUTO_CONFIG))
	  		((PL_FAST_TRAIN) (PL_FAST_TRAIN))
	  		((PCIE_EXT_CLK) (PCIE_EXT_CLK))
	  		((NO_SLV_ERR) (NO_SLV_ERR))
	  		((PM_BASE_PTR) (PM_BASE_PTR))
	  		((PM_CAP_AUXCURRENT) (PM_CAP_AUXCURRENT))
	  		((PM_CAP_ID) (PM_CAP_ID))
	  		((PM_CAP_ON) (PM_CAP_ON))
	  		((PM_CAP_PME_CLOCK) (PM_CAP_PME_CLOCK))
	  		((PM_CAP_RSVD_04) (PM_CAP_RSVD_04))
	  		((PM_CAP_VERSION) (PM_CAP_VERSION))
	  		((PM_CSR_BPCCEN) (PM_CSR_BPCCEN))
	  		((PM_CSR_B2B3) (PM_CSR_B2B3))
	  		((ROOT_CAP_CRS_SW_VISIBILITY) (ROOT_CAP_CRS_SW_VISIBILITY))
	  		((SELECT_DLL_IF) (SELECT_DLL_IF))
	  		((SLOT_CAP_ATT_BUTTON_PRESENT) (SLOT_CAP_ATT_BUTTON_PRESENT))
	  		((SLOT_CAP_ATT_INDICATOR_PRESENT) (SLOT_CAP_ATT_INDICATOR_PRESENT))
	  		((SLOT_CAP_ELEC_INTERLOCK_PRESENT) (SLOT_CAP_ELEC_INTERLOCK_PRESENT))
	  		((SLOT_CAP_HOTPLUG_CAPABLE) (SLOT_CAP_HOTPLUG_CAPABLE))
	  		((SLOT_CAP_HOTPLUG_SURPRISE) (SLOT_CAP_HOTPLUG_SURPRISE))
	  		((SLOT_CAP_MRL_SENSOR_PRESENT) (SLOT_CAP_MRL_SENSOR_PRESENT))
	  		((SLOT_CAP_NO_CMD_COMPLETED_SUPPORT) (SLOT_CAP_NO_CMD_COMPLETED_SUPPORT))
	  		((SLOT_CAP_PHYSICAL_SLOT_NUM) (SLOT_CAP_PHYSICAL_SLOT_NUM))
	  		((SLOT_CAP_POWER_CONTROLLER_PRESENT) (SLOT_CAP_POWER_CONTROLLER_PRESENT))
	  		((SLOT_CAP_POWER_INDICATOR_PRESENT) (SLOT_CAP_POWER_INDICATOR_PRESENT))
	  		((SLOT_CAP_SLOT_POWER_LIMIT_SCALE) (SLOT_CAP_SLOT_POWER_LIMIT_SCALE))
	  		((SLOT_CAP_SLOT_POWER_LIMIT_VALUE) (SLOT_CAP_SLOT_POWER_LIMIT_VALUE))
	  		((SPARE_BIT0) (SPARE_BIT0))
	  		((SPARE_BIT1) (SPARE_BIT1))
	  		((SPARE_BIT2) (SPARE_BIT2))
	  		((SPARE_BIT3) (SPARE_BIT3))
	  		((SPARE_BIT4) (SPARE_BIT4))
	  		((SPARE_BIT5) (SPARE_BIT5))
	  		((SPARE_BIT6) (SPARE_BIT6))
	  		((SPARE_BIT7) (SPARE_BIT7))
	  		((SPARE_BIT8) (SPARE_BIT8))
	  		((SPARE_BYTE0) (SPARE_BYTE0))
	  		((SPARE_BYTE1) (SPARE_BYTE1))
	  		((SPARE_BYTE2) (SPARE_BYTE2))
	  		((SPARE_BYTE3) (SPARE_BYTE3))
	  		((SPARE_WORD0) (SPARE_WORD0))
	  		((SPARE_WORD1) (SPARE_WORD1))
	  		((SPARE_WORD2) (SPARE_WORD2))
	  		((SPARE_WORD3) (SPARE_WORD3))
	  		((TL_RBYPASS) (TL_RBYPASS))
	  		((TL_TFC_DISABLE) (TL_TFC_DISABLE))
	  		((TL_TX_CHECKS_DISABLE) (TL_TX_CHECKS_DISABLE))
	  		((EXIT_LOOPBACK_ON_EI) (EXIT_LOOPBACK_ON_EI))
	  		((UPSTREAM_FACING) (UPSTREAM_FACING))
	  		((CFG_ECRC_ERR_CPLSTAT) (CFG_ECRC_ERR_CPLSTAT))
	  		((CAPABILITIES_PTR) (CAPABILITIES_PTR))
	  		((CRM_MODULE_RSTS) (CRM_MODULE_RSTS))
	  		((DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE) (DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE))
	  		((DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE) (DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE))
	  		((DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE) (DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE))
	  		((DEV_CAP_ROLE_BASED_ERROR) (DEV_CAP_ROLE_BASED_ERROR))
	  		((DEV_CAP_RSVD_14_12) (DEV_CAP_RSVD_14_12))
	  		((DEV_CAP_RSVD_17_16) (DEV_CAP_RSVD_17_16))
	  		((DEV_CAP_RSVD_31_29) (DEV_CAP_RSVD_31_29))
	  		((DEV_CONTROL_AUX_POWER_SUPPORTED) (DEV_CONTROL_AUX_POWER_SUPPORTED))
	  		((VC_CAP_ID) (VC_CAP_ID))
	  		((VC_CAP_VERSION) (VC_CAP_VERSION))
	  		((VSEC_CAP_HDR_ID) (VSEC_CAP_HDR_ID))
	  		((VSEC_CAP_HDR_LENGTH) (VSEC_CAP_HDR_LENGTH))
	  		((VSEC_CAP_HDR_REVISION) (VSEC_CAP_HDR_REVISION))
	  		((VSEC_CAP_ID) (VSEC_CAP_ID))
	  		((VSEC_CAP_IS_LINK_VISIBLE) (VSEC_CAP_IS_LINK_VISIBLE))
	  		((VSEC_CAP_VERSION) (VSEC_CAP_VERSION))
	  		((DISABLE_ERR_MSG) (DISABLE_ERR_MSG))
	  		((DISABLE_LOCKED_FILTER) (DISABLE_LOCKED_FILTER))
	  		((DISABLE_PPM_FILTER) (DISABLE_PPM_FILTER))
	  		((ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED) (ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED))
	  		((INTERRUPT_STAT_AUTO) (INTERRUPT_STAT_AUTO))
	  		((MPS_FORCE) (MPS_FORCE))
	  		((PM_ASPML0S_TIMEOUT) (PM_ASPML0S_TIMEOUT))
	  		((PM_ASPML0S_TIMEOUT_EN) (PM_ASPML0S_TIMEOUT_EN))
	  		((PM_ASPML0S_TIMEOUT_FUNC) (PM_ASPML0S_TIMEOUT_FUNC))
	  		((PM_ASPM_FASTEXIT) (PM_ASPM_FASTEXIT))
	  		((PM_MF) (PM_MF))
	  		((RP_AUTO_SPD) (RP_AUTO_SPD))
	  		((RP_AUTO_SPD_LOOPCNT) (RP_AUTO_SPD_LOOPCNT))
	  		((SIM_VERSION) (SIM_VERSION))
	  		((SSL_MESSAGE_AUTO) (SSL_MESSAGE_AUTO))
	  		((TECRC_EP_INV) (TECRC_EP_INV))
	  		((UR_CFG1) (UR_CFG1))
	  		((USE_RID_PINS) (USE_RID_PINS))
	  		((DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED) (DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED))
	  		((DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED) (DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED))
	  		((DEV_CAP2_LTR_MECHANISM_SUPPORTED) (DEV_CAP2_LTR_MECHANISM_SUPPORTED))
	  		((DEV_CAP2_MAX_ENDEND_TLP_PREFIXES) (DEV_CAP2_MAX_ENDEND_TLP_PREFIXES))
	  		((DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING) (DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING))
	  		((LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE) (LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE))
	  		((AER_CAP_ECRC_GEN_CAPABLE) (AER_CAP_ECRC_GEN_CAPABLE))
	  		((AER_CAP_ID) (AER_CAP_ID))
	  		((AER_CAP_VERSION) (AER_CAP_VERSION))
	  		((RBAR_CAP_ID) (RBAR_CAP_ID))
	  		((RBAR_CAP_NEXTPTR) (RBAR_CAP_NEXTPTR))
	  		((RBAR_CAP_VERSION) (RBAR_CAP_VERSION))
	  		((PCIE_USE_MODE) (PCIE_USE_MODE))
	  		((PCIE_GT_DEVICE) (PCIE_GT_DEVICE))
	  		((PCIE_PLL_SEL) (PCIE_PLL_SEL))
	  		((PCIE_ASYNC_EN) (PCIE_ASYNC_EN))
	  		((PCIE_TXBUF_EN) (PCIE_TXBUF_EN))
	  		((PCIE_CHAN_BOND) (PCIE_CHAN_BOND))
	  		((C_BASEADDR) (C_BASEADDR))
	  		((C_HIGHADDR) (C_HIGHADDR))
	  		((C_MAX_LNK_WDT) (C_MAX_LNK_WDT))
	  		((C_ROOT_PORT) (C_ROOT_PORT))
	  		((C_RP_BAR_HIDE) (C_RP_BAR_HIDE))
	  		((C_RX_REALIGN) (C_RX_REALIGN))
	  		((C_RX_PRESERVE_ORDER) (C_RX_PRESERVE_ORDER))
	  		((C_LAST_CORE_CAP_ADDR) (C_LAST_CORE_CAP_ADDR))
	  		((C_VSEC_CAP_ADDR) (C_VSEC_CAP_ADDR))
	  		((C_VSEC_CAP_LAST) (C_VSEC_CAP_LAST))
	  		((C_VSEC_ID) (C_VSEC_ID))
	  		((C_DEVICE_NUMBER) (C_DEVICE_NUMBER))
	  		((C_NUM_USER_INTR) (C_NUM_USER_INTR))
	  		((C_USER_PTR) (C_USER_PTR))
	  		((C_COMP_TIMEOUT) (C_COMP_TIMEOUT))
	  		((PTR_WIDTH) (PTR_WIDTH))
	  		((PCIE_EXT_GT_COMMON) (PCIE_EXT_GT_COMMON))
	  		((EXT_CH_GT_DRP) (EXT_CH_GT_DRP))
	  		((TX_MARGIN_FULL_0) (TX_MARGIN_FULL_0))
	  		((TX_MARGIN_FULL_1) (TX_MARGIN_FULL_1))
	  		((TX_MARGIN_FULL_2) (TX_MARGIN_FULL_2))
	  		((TX_MARGIN_FULL_3) (TX_MARGIN_FULL_3))
	  		((TX_MARGIN_FULL_4) (TX_MARGIN_FULL_4))
	  		((TX_MARGIN_LOW_0) (TX_MARGIN_LOW_0))
	  		((TX_MARGIN_LOW_1) (TX_MARGIN_LOW_1))
	  		((TX_MARGIN_LOW_2) (TX_MARGIN_LOW_2))
	  		((TX_MARGIN_LOW_3) (TX_MARGIN_LOW_3))
	  		((TX_MARGIN_LOW_4) (TX_MARGIN_LOW_4))
	  		((C_FAMILY) (C_FAMILY))
	  		((EXT_PIPE_INTERFACE) (EXT_PIPE_INTERFACE))
	  	)
	  	(_port
	  		((pci_exp_txn) (pci_exp_txn))
	  		((pci_exp_txp) (pci_exp_txp))
	  		((pci_exp_rxn) (pci_exp_rxn))
	  		((pci_exp_rxp) (pci_exp_rxp))
	  		((PIPE_PCLK_IN) (PIPE_PCLK_IN))
	  		((PIPE_RXUSRCLK_IN) (PIPE_RXUSRCLK_IN))
	  		((PIPE_RXOUTCLK_IN) (PIPE_RXOUTCLK_IN))
	  		((PIPE_DCLK_IN) (PIPE_DCLK_IN))
	  		((PIPE_USERCLK1_IN) (PIPE_USERCLK1_IN))
	  		((PIPE_USERCLK2_IN) (PIPE_USERCLK2_IN))
	  		((PIPE_OOBCLK_IN) (PIPE_OOBCLK_IN))
	  		((PIPE_MMCM_LOCK_IN) (PIPE_MMCM_LOCK_IN))
	  		((PIPE_TXOUTCLK_OUT) (PIPE_TXOUTCLK_OUT))
	  		((PIPE_RXOUTCLK_OUT) (PIPE_RXOUTCLK_OUT))
	  		((PIPE_PCLK_SEL_OUT) (PIPE_PCLK_SEL_OUT))
	  		((PIPE_GEN3_OUT) (PIPE_GEN3_OUT))
	  		((PIPE_MMCM_RST_N) (PIPE_MMCM_RST_N))
	  		((user_clk_out) (user_clk_out))
	  		((user_reset_out) (user_reset_out))
	  		((user_lnk_up) (blk_link_up))
	  		((tx_buf_av) (blk_tbuf_av))
	  		((tx_err_drop) (tx_err_drop))
	  		((tx_cfg_req) (blk_tcfg_req))
	  		((tx_cfg_gnt) (blk_tcfg_gnt))
	  		((s_axis_rw_tdata) (s_axis_rw_tdata))
	  		((s_axis_rw_tvalid) (s_axis_rw_tvalid))
	  		((s_axis_rw_tready) (s_axis_rw_tready))
	  		((s_axis_rw_tstrb) (s_axis_rw_tstrb))
	  		((s_axis_rw_tlast) (s_axis_rw_tlast))
	  		((s_axis_rw_tuser) (s_axis_rw_tuser))
	  		((s_axis_rr_tdata) (s_axis_rr_tdata))
	  		((s_axis_rr_tvalid) (s_axis_rr_tvalid))
	  		((s_axis_rr_tready) (s_axis_rr_tready))
	  		((s_axis_rr_tstrb) (s_axis_rr_tstrb))
	  		((s_axis_rr_tlast) (s_axis_rr_tlast))
	  		((s_axis_rr_tuser) (s_axis_rr_tuser))
	  		((s_axis_cc_tdata) (s_axis_cc_tdata))
	  		((s_axis_cc_tvalid) (s_axis_cc_tvalid))
	  		((s_axis_cc_tready) (s_axis_cc_tready))
	  		((s_axis_cc_tstrb) (s_axis_cc_tstrb))
	  		((s_axis_cc_tlast) (s_axis_cc_tlast))
	  		((s_axis_cc_tuser) (s_axis_cc_tuser))
	  		((m_axis_cw_tdata) (m_axis_cw_tdata))
	  		((m_axis_cw_tvalid) (m_axis_cw_tvalid))
	  		((m_axis_cw_tready) (m_axis_cw_tready))
	  		((m_axis_cw_tstrb) (m_axis_cw_tstrb))
	  		((m_axis_cw_tlast) (m_axis_cw_tlast))
	  		((m_axis_cw_tuser) (m_axis_cw_tuser))
	  		((m_axis_cr_tdata) (m_axis_cr_tdata))
	  		((m_axis_cr_tvalid) (m_axis_cr_tvalid))
	  		((m_axis_cr_tready) (m_axis_cr_tready))
	  		((m_axis_cr_tstrb) (m_axis_cr_tstrb))
	  		((m_axis_cr_tlast) (m_axis_cr_tlast))
	  		((m_axis_cr_tuser) (m_axis_cr_tuser))
	  		((m_axis_rc_tdata) (m_axis_rc_tdata))
	  		((m_axis_rc_tvalid) (m_axis_rc_tvalid))
	  		((m_axis_rc_tready) (m_axis_rc_tready))
	  		((m_axis_rc_tstrb) (m_axis_rc_tstrb))
	  		((m_axis_rc_tlast) (m_axis_rc_tlast))
	  		((m_axis_rc_tuser) (m_axis_rc_tuser))
	  		((s_axi_ctl_awaddr) (s_axi_ctl_awaddr))
	  		((s_axi_ctl_awvalid) (s_axi_ctl_awvalid))
	  		((s_axi_ctl_awready) (s_axi_ctl_awready))
	  		((s_axi_ctl_wdata) (s_axi_ctl_wdata))
	  		((s_axi_ctl_wstrb) (s_axi_ctl_wstrb))
	  		((s_axi_ctl_wvalid) (s_axi_ctl_wvalid))
	  		((s_axi_ctl_wready) (s_axi_ctl_wready))
	  		((s_axi_ctl_bresp) (s_axi_ctl_bresp))
	  		((s_axi_ctl_bvalid) (s_axi_ctl_bvalid))
	  		((s_axi_ctl_bready) (s_axi_ctl_bready))
	  		((s_axi_ctl_araddr) (s_axi_ctl_araddr))
	  		((s_axi_ctl_arvalid) (s_axi_ctl_arvalid))
	  		((s_axi_ctl_arready) (s_axi_ctl_arready))
	  		((s_axi_ctl_rdata) (s_axi_ctl_rdata))
	  		((s_axi_ctl_rresp) (s_axi_ctl_rresp))
	  		((s_axi_ctl_rvalid) (s_axi_ctl_rvalid))
	  		((s_axi_ctl_rready) (s_axi_ctl_rready))
	  		((Bus2IP_CS) (Bus2IP_CS))
	  		((Bus2IP_BE) (Bus2IP_BE))
	  		((Bus2IP_RNW) (Bus2IP_RNW))
	  		((Bus2IP_Addr) (Bus2IP_Addr))
	  		((Bus2IP_Data) (Bus2IP_Data))
	  		((IP2Bus_RdAck) (IP2Bus_RdAck))
	  		((IP2Bus_WrAck) (IP2Bus_WrAck))
	  		((IP2Bus_Data) (IP2Bus_Data))
	  		((IP2Bus_Error) (IP2Bus_Error))
	  		((ctl_intr) (ctl_intr))
	  		((ctl_user_intr) (ctl_user_intr))
	  		((np_cpl_pending) (np_cpl_pending))
	  		((RP_bridge_en) (RP_bridge_en))
	  		((com_iclk) (com_iclk))
	  		((com_cclk) (com_cclk))
	  		((com_corereset) (com_corereset))
	  		((rx_np_ok) (rx_np_ok))
	  		((rx_np_req) (rx_np_req))
	  		((fc_cpld) (blk_fc_cpld))
	  		((fc_cplh) (blk_fc_cplh))
	  		((fc_npd) (blk_fc_npd))
	  		((fc_nph) (blk_fc_nph))
	  		((fc_pd) (blk_fc_pd))
	  		((fc_ph) (blk_fc_ph))
	  		((fc_sel) (blk_fc_sel))
	  		((cfg_status) (blk_status))
	  		((cfg_command) (blk_command))
	  		((cfg_dstatus) (blk_dstatus))
	  		((cfg_dcommand) (blk_dcommand))
	  		((cfg_lstatus) (blk_lstatus))
	  		((cfg_lcommand) (blk_lcommand))
	  		((cfg_dcommand2) (blk_dcommand2))
	  		((cfg_pcie_link_state) (blk_pcie_link_state))
	  		((cfg_pmcsr_pme_en) (blk_pmcsr_pme_en))
	  		((cfg_pmcsr_pme_status) (blk_pmcsr_pme_status))
	  		((cfg_pmcsr_powerstate) (blk_pmcsr_powerstate))
	  		((cfg_received_func_lvl_rst) (cfg_received_func_lvl_rst))
	  		((cfg_err_ecrc) (blk_err_ecrc))
	  		((cfg_err_ur) (blk_err_ur))
	  		((cfg_err_cpl_timeout) (blk_err_cpl_timeout))
	  		((cfg_err_cpl_abort) (blk_err_cpl_abort))
	  		((cfg_err_cpl_unexpect) (blk_err_cpl_unexpect))
	  		((cfg_err_posted) (blk_err_posted))
	  		((cfg_err_cor) (blk_err_cor))
	  		((cfg_err_atomic_egress_blocked) (cfg_err_atomic_egress_blocked))
	  		((cfg_err_internal_cor) (cfg_err_internal_cor))
	  		((cfg_err_malformed) (cfg_err_malformed))
	  		((cfg_err_mc_blocked) (cfg_err_mc_blocked))
	  		((cfg_err_poisoned) (cfg_err_poisoned))
	  		((cfg_err_norecovery) (cfg_err_norecovery))
	  		((cfg_err_tlp_cpl_header) (blk_err_tlp_cpl_header))
	  		((cfg_err_cpl_rdy) (blk_err_cpl_rdy))
	  		((cfg_err_locked) (blk_err_locked))
	  		((cfg_err_acs) (cfg_err_acs))
	  		((cfg_err_internal_uncor) (cfg_err_internal_uncor))
	  		((cfg_trn_pending) (blk_trn_pending))
	  		((cfg_pm_halt_aspm_l0s) (cfg_pm_halt_aspm_l0s))
	  		((cfg_pm_halt_aspm_l1) (cfg_pm_halt_aspm_l1))
	  		((cfg_pm_force_state_en) (cfg_pm_force_state_en))
	  		((cfg_pm_force_state) (cfg_pm_force_state))
	  		((cfg_dsn) (blk_dsn))
	  		((cfg_interrupt) (blk_interrupt))
	  		((cfg_interrupt_rdy) (blk_interrupt_rdy))
	  		((cfg_interrupt_assert) (blk_interrupt_assert))
	  		((cfg_interrupt_di) (blk_interrupt_di))
	  		((cfg_interrupt_do) (cfg_interrupt_do))
	  		((cfg_interrupt_mmenable) (blk_interrupt_mmenable))
	  		((cfg_interrupt_msienable) (blk_interrupt_msienable))
	  		((cfg_interrupt_msixenable) (blk_interrupt_msixenable))
	  		((cfg_interrupt_msixfm) (blk_interrupt_msixfm))
	  		((cfg_interrupt_stat) (cfg_interrupt_stat))
	  		((cfg_pciecap_interrupt_msgnum) (cfg_pciecap_interrupt_msgnum))
	  		((cfg_to_turnoff) (blk_to_turnoff))
	  		((cfg_turnoff_ok) (blk_turnoff_ok))
	  		((cfg_bus_number) (blk_bus_number))
	  		((cfg_device_number) (blk_device_number))
	  		((cfg_function_number) (blk_function_number))
	  		((cfg_pm_wake) (blk_pm_wake))
	  		((cfg_pm_send_pme_to) (cfg_pm_send_pme_to))
	  		((cfg_ds_bus_number) (blk_ds_bus_number))
	  		((cfg_ds_device_number) (blk_ds_device_number))
	  		((cfg_ds_function_number) (\1 \))
	  		((cfg_msg_received) (cfg_msg_received))
	  		((cfg_msg_data) (blk_msg_data))
	  		((cfg_bridge_serr_en) (cfg_bridge_serr_en))
	  		((cfg_slot_control_electromech_il_ctl_pulse) (cfg_slot_control_electromech_il_ctl_pulse))
	  		((cfg_root_control_syserr_corr_err_en) (cfg_root_control_syserr_corr_err_en))
	  		((cfg_root_control_syserr_non_fatal_err_en) (cfg_root_control_syserr_non_fatal_err_en))
	  		((cfg_root_control_syserr_fatal_err_en) (cfg_root_control_syserr_fatal_err_en))
	  		((cfg_root_control_pme_int_en) (cfg_root_control_pme_int_en))
	  		((cfg_aer_rooterr_corr_err_reporting_en) (cfg_aer_rooterr_corr_err_reporting_en))
	  		((cfg_aer_rooterr_non_fatal_err_reporting_en) (cfg_aer_rooterr_non_fatal_err_reporting_en))
	  		((cfg_aer_rooterr_fatal_err_reporting_en) (cfg_aer_rooterr_fatal_err_reporting_en))
	  		((cfg_aer_rooterr_corr_err_received) (cfg_aer_rooterr_corr_err_received))
	  		((cfg_aer_rooterr_non_fatal_err_received) (cfg_aer_rooterr_non_fatal_err_received))
	  		((cfg_aer_rooterr_fatal_err_received) (cfg_aer_rooterr_fatal_err_received))
	  		((cfg_msg_received_err_cor) (blk_msg_received_err_cor))
	  		((cfg_msg_received_err_non_fatal) (blk_msg_received_err_non_fatal))
	  		((cfg_msg_received_err_fatal) (blk_msg_received_err_fatal))
	  		((cfg_msg_received_pm_as_nak) (cfg_msg_received_pm_as_nak))
	  		((cfg_msg_received_pm_pme) (cfg_msg_received_pm_pme))
	  		((cfg_msg_received_pme_to_ack) (blk_msg_received_pme_to_ack))
	  		((cfg_msg_received_assert_int_a) (blk_msg_received_assert_inta))
	  		((cfg_msg_received_assert_int_b) (blk_msg_received_assert_intb))
	  		((cfg_msg_received_assert_int_c) (blk_msg_received_assert_intc))
	  		((cfg_msg_received_assert_int_d) (blk_msg_received_assert_intd))
	  		((cfg_msg_received_deassert_int_a) (blk_msg_received_deassert_inta))
	  		((cfg_msg_received_deassert_int_b) (blk_msg_received_deassert_intb))
	  		((cfg_msg_received_deassert_int_c) (blk_msg_received_deassert_intc))
	  		((cfg_msg_received_deassert_int_d) (blk_msg_received_deassert_intd))
	  		((cfg_msg_received_setslotpowerlimit) (cfg_msg_received_setslotpowerlimit))
	  		((pl_upstream_prefer_deemph) (blk_pl_upstream_prefer_deemph))
	  		((pl_sel_lnk_rate) (blk_pl_sel_link_rate))
	  		((pl_sel_lnk_width) (blk_pl_sel_link_width))
	  		((pl_ltssm_state) (blk_pl_ltssm_state))
	  		((pl_lane_reversal_mode) (blk_pl_lane_reversal_mode))
	  		((pl_phy_lnk_up) (pl_phy_lnk_up))
	  		((pl_tx_pm_state) (pl_tx_pm_state))
	  		((pl_rx_pm_state) (pl_rx_pm_state))
	  		((pl_link_upcfg_cap) (blk_pl_link_upcfg_capable))
	  		((pl_link_gen2_cap) (blk_pl_link_gen2_capable))
	  		((pl_link_partner_gen2_supported) (blk_pl_link_partner_gen2_supported))
	  		((pl_initial_link_width) (blk_pl_initial_link_width))
	  		((pl_directed_change_done) (pl_directed_change_done))
	  		((pl_received_hot_rst) (blk_pl_hot_rst))
	  		((pl_downstream_deemph_source) (pl_downstream_deemph_source))
	  		((cfg_err_aer_headerlog) (cfg_err_aer_headerlog))
	  		((cfg_aer_interrupt_msgnum) (cfg_aer_interrupt_msgnum))
	  		((cfg_err_aer_headerlog_set) (cfg_err_aer_headerlog_set))
	  		((cfg_aer_ecrc_check_en) (cfg_aer_ecrc_check_en))
	  		((cfg_aer_ecrc_gen_en) (cfg_aer_ecrc_gen_en))
	  		((cfg_vc_tcvc_map) (cfg_vc_tcvc_map))
	  		((sys_clk) (com_sysclk))
	  		((mmcm_lock) (mmcm_lock))
	  		((sys_reset) (com_sysrst))
	  		((qpll_drp_crscode) (qpll_drp_crscode))
	  		((qpll_drp_fsm) (qpll_drp_fsm))
	  		((qpll_drp_done) (qpll_drp_done))
	  		((qpll_drp_reset) (qpll_drp_reset))
	  		((qpll_qplllock) (qpll_qplllock))
	  		((qpll_qplloutclk) (qpll_qplloutclk))
	  		((qpll_qplloutrefclk) (qpll_qplloutrefclk))
	  		((qpll_qplld) (qpll_qplld))
	  		((qpll_qpllreset) (qpll_qpllreset))
	  		((qpll_drp_clk) (qpll_drp_clk))
	  		((qpll_drp_rst_n) (qpll_drp_rst_n))
	  		((qpll_drp_ovrd) (qpll_drp_ovrd))
	  		((qpll_drp_gen3) (qpll_drp_gen3))
	  		((qpll_drp_start) (qpll_drp_start))
	  		((ext_ch_gt_drpclk) (ext_ch_gt_drpclk))
	  		((ext_ch_gt_drpaddr) (ext_ch_gt_drpaddr))
	  		((ext_ch_gt_drpen) (ext_ch_gt_drpen))
	  		((ext_ch_gt_drpdi) (ext_ch_gt_drpdi))
	  		((ext_ch_gt_drpwe) (ext_ch_gt_drpwe))
	  		((ext_ch_gt_drpdo) (ext_ch_gt_drpdo))
	  		((ext_ch_gt_drprdy) (ext_ch_gt_drprdy))
	  		((pipe_txprbssel) (pipe_txprbssel))
	  		((pipe_rxprbssel) (pipe_rxprbssel))
	  		((pipe_txprbsforceerr) (pipe_txprbsforceerr))
	  		((pipe_rxprbscntreset) (pipe_rxprbscntreset))
	  		((pipe_loopback) (pipe_loopback))
	  		((pipe_txinhibit) (pipe_txinhibit))
	  		((pipe_rxprbserr) (pipe_rxprbserr))
	  		((pipe_rst_fsm) (pipe_rst_fsm))
	  		((pipe_qrst_fsm) (pipe_qrst_fsm))
	  		((pipe_rate_fsm) (pipe_rate_fsm))
	  		((pipe_sync_fsm_tx) (pipe_sync_fsm_tx))
	  		((pipe_sync_fsm_rx) (pipe_sync_fsm_rx))
	  		((pipe_drp_fsm) (pipe_drp_fsm))
	  		((pipe_rst_idle) (pipe_rst_idle))
	  		((pipe_qrst_idle) (pipe_qrst_idle))
	  		((pipe_rate_idle) (pipe_rate_idle))
	  		((pipe_eyescandataerror) (pipe_eyescandataerror))
	  		((pipe_rxstatus) (pipe_rxstatus))
	  		((pipe_dmonitorout) (pipe_dmonitorout))
	  		((pipe_cpll_lock) (pipe_cpll_lock))
	  		((pipe_qpll_lock) (pipe_qpll_lock))
	  		((pipe_rxpmaresetdone) (pipe_rxpmaresetdone))
	  		((pipe_rxbufstatus) (pipe_rxbufstatus))
	  		((pipe_txphaligndone) (pipe_txphaligndone))
	  		((pipe_txphinitdone) (pipe_txphinitdone))
	  		((pipe_txdlysresetdone) (pipe_txdlysresetdone))
	  		((pipe_rxphaligndone) (pipe_rxphaligndone))
	  		((pipe_rxdlysresetdone) (pipe_rxdlysresetdone))
	  		((pipe_rxsyncdone) (pipe_rxsyncdone))
	  		((pipe_rxdisperr) (pipe_rxdisperr))
	  		((pipe_rxnotintable) (pipe_rxnotintable))
	  		((pipe_rxcommadet) (pipe_rxcommadet))
	  		((gt_ch_drp_rdy) (gt_ch_drp_rdy))
	  		((INT_PCLK_OUT_SLAVE) (INT_PCLK_OUT_SLAVE))
	  		((INT_RXUSRCLK_OUT) (INT_RXUSRCLK_OUT))
	  		((INT_RXOUTCLK_OUT) (INT_RXOUTCLK_OUT))
	  		((INT_DCLK_OUT) (INT_DCLK_OUT))
	  		((INT_USERCLK1_OUT) (INT_USERCLK1_OUT))
	  		((INT_USERCLK2_OUT) (INT_USERCLK2_OUT))
	  		((INT_OOBCLK_OUT) (INT_OOBCLK_OUT))
	  		((INT_MMCM_LOCK_OUT) (INT_MMCM_LOCK_OUT))
	  		((INT_QPLLLOCK_OUT) (INT_QPLLLOCK_OUT))
	  		((INT_QPLLOUTCLK_OUT) (INT_QPLLOUTCLK_OUT))
	  		((INT_QPLLOUTREFCLK_OUT) (INT_QPLLOUTREFCLK_OUT))
	  		((INT_PCLK_SEL_SLAVE) (INT_PCLK_SEL_SLAVE))
	  		((pipe_debug_0) (pipe_debug_0))
	  		((pipe_debug_1) (pipe_debug_1))
	  		((pipe_debug_2) (pipe_debug_2))
	  		((pipe_debug_3) (pipe_debug_3))
	  		((pipe_debug_4) (pipe_debug_4))
	  		((pipe_debug_5) (pipe_debug_5))
	  		((pipe_debug_6) (pipe_debug_6))
	  		((pipe_debug_7) (pipe_debug_7))
	  		((pipe_debug_8) (pipe_debug_8))
	  		((pipe_debug_9) (pipe_debug_9))
	  		((pipe_debug) (pipe_debug))
	  		((common_commands_in) (common_commands_in))
	  		((pipe_rx_0_sigs) (pipe_rx_0_sigs))
	  		((pipe_rx_1_sigs) (pipe_rx_1_sigs))
	  		((pipe_rx_2_sigs) (pipe_rx_2_sigs))
	  		((pipe_rx_3_sigs) (pipe_rx_3_sigs))
	  		((pipe_rx_4_sigs) (pipe_rx_4_sigs))
	  		((pipe_rx_5_sigs) (pipe_rx_5_sigs))
	  		((pipe_rx_6_sigs) (pipe_rx_6_sigs))
	  		((pipe_rx_7_sigs) (pipe_rx_7_sigs))
	  		((common_commands_out) (common_commands_out))
	  		((pipe_tx_0_sigs) (pipe_tx_0_sigs))
	  		((pipe_tx_1_sigs) (pipe_tx_1_sigs))
	  		((pipe_tx_2_sigs) (pipe_tx_2_sigs))
	  		((pipe_tx_3_sigs) (pipe_tx_3_sigs))
	  		((pipe_tx_4_sigs) (pipe_tx_4_sigs))
	  		((pipe_tx_5_sigs) (pipe_tx_5_sigs))
	  		((pipe_tx_6_sigs) (pipe_tx_6_sigs))
	  		((pipe_tx_7_sigs) (pipe_tx_7_sigs))
	  		((config_gen_req) (config_gen_req))
	  	)
	  	(_delay (_code  2)(_code  3))
	  )
	)
	(_model . axi_pcie_v2_9_2_axi_pcie_enhanced_core_top 18 -1)

)
V 000075 55 36283         1580965250107 axi_pcie_v2_9_2_axi_register_slice
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axi_register_slice 0 13495(axi_pcie_v2_9_2_axi_register_slice 0 13495))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 62))
	(_code 2127272428767c3477277476327b792724247726272223)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 13497 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 13497 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 13498 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_ID_WIDTH ~vector~1 0 13498 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~2 0 13499 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_ADDR_WIDTH ~vector~2 0 13499 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~3 0 13500 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_DATA_WIDTH ~vector~3 0 13500 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~4 0 13501 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_SUPPORTS_USER_SIGNALS ~vector~4 0 13501 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~5 0 13502 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_AWUSER_WIDTH ~vector~5 0 13502 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~6 0 13503 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_ARUSER_WIDTH ~vector~6 0 13503 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~7 0 13504 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_WUSER_WIDTH ~vector~7 0 13504 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~8 0 13505 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_RUSER_WIDTH ~vector~8 0 13505 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~9 0 13506 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_BUSER_WIDTH ~vector~9 0 13506 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~10 0 13516 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_REG_CONFIG_AW ~vector~10 0 13516 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~11 0 13517 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_REG_CONFIG_W ~vector~11 0 13517 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~12 0 13518 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_REG_CONFIG_B ~vector~12 0 13518 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~13 0 13519 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_REG_CONFIG_AR ~vector~13 0 13519 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~14 0 13521 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_REG_CONFIG_R ~vector~14 0 13521 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~15 0 13642 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWUSER_RIGHT ~vector~15 0 13642 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~16 0 13643 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWUSER_LEN ~vector~16 0 13643 \C_AXI_SUPPORTS_USER_SIGNALS*C_AXI_AWUSER_WIDTH\ (_ent -1 (_code 76)))(_cnst l))
		(_type (_int ~vector~17 0 13644 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWQOS_RIGHT ~vector~17 0 13644 \C_AWUSER_RIGHT+C_AWUSER_LEN\ (_ent -1 (_code 77)))(_cnst l))
		(_type (_int ~vector~18 0 13645 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWQOS_LEN ~vector~18 0 13645 \4\ (_ent -1 (_cnst \4\)))(_cnst l))
		(_type (_int ~vector~19 0 13646 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWREGION_RIGHT ~vector~19 0 13646 \C_AWQOS_RIGHT+C_AWQOS_LEN\ (_ent -1 (_code 78)))(_cnst l))
		(_type (_int ~vector~20 0 13647 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWREGION_LEN ~vector~20 0 13647 \4\ (_ent -1 (_cnst \4\)))(_cnst l))
		(_type (_int ~vector~21 0 13648 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWPROT_RIGHT ~vector~21 0 13648 \C_AWREGION_RIGHT+C_AWREGION_LEN\ (_ent -1 (_code 79)))(_cnst l))
		(_type (_int ~vector~22 0 13649 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWPROT_LEN ~vector~22 0 13649 \3\ (_ent -1 (_cnst \3\)))(_cnst l))
		(_type (_int ~vector~23 0 13650 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWCACHE_RIGHT ~vector~23 0 13650 \C_AWPROT_RIGHT+C_AWPROT_LEN\ (_ent -1 (_code 80)))(_cnst l))
		(_type (_int ~vector~24 0 13651 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWCACHE_LEN ~vector~24 0 13651 \4\ (_ent -1 (_cnst \4\)))(_cnst l))
		(_type (_int ~vector~25 0 13652 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWLOCK_RIGHT ~vector~25 0 13652 \C_AWCACHE_RIGHT+C_AWCACHE_LEN\ (_ent -1 (_code 81)))(_cnst l))
		(_type (_int ~vector~26 0 13653 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWLOCK_LEN ~vector~26 0 13653 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~27 0 13654 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWBURST_RIGHT ~vector~27 0 13654 \C_AWLOCK_RIGHT+C_AWLOCK_LEN\ (_ent -1 (_code 82)))(_cnst l))
		(_type (_int ~vector~28 0 13655 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWBURST_LEN ~vector~28 0 13655 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~29 0 13656 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWSIZE_RIGHT ~vector~29 0 13656 \C_AWBURST_RIGHT+C_AWBURST_LEN\ (_ent -1 (_code 83)))(_cnst l))
		(_type (_int ~vector~30 0 13657 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWSIZE_LEN ~vector~30 0 13657 \3\ (_ent -1 (_cnst \3\)))(_cnst l))
		(_type (_int ~vector~31 0 13658 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWLEN_RIGHT ~vector~31 0 13658 \C_AWSIZE_RIGHT+C_AWSIZE_LEN\ (_ent -1 (_code 84)))(_cnst l))
		(_type (_int ~vector~32 0 13659 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWLEN_LEN ~vector~32 0 13659 \8\ (_ent -1 (_cnst \8\)))(_cnst l))
		(_type (_int ~vector~33 0 13660 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWADDR_RIGHT ~vector~33 0 13660 \C_AWLEN_RIGHT+C_AWLEN_LEN\ (_ent -1 (_code 85)))(_cnst l))
		(_type (_int ~vector~34 0 13661 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AWADDR_LEN ~vector~34 0 13661 \C_AXI_ADDR_WIDTH\ (_ent -1 (_code 86)))(_cnst l))
		(_type (_int ~vector~35 0 13662 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AWID_RIGHT ~vector~35 0 13662 \C_AWADDR_RIGHT+C_AWADDR_LEN\ (_ent -1 (_code 87)))(_cnst l))
		(_type (_int ~vector~36 0 13663 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AWID_LEN ~vector~36 0 13663 \C_AXI_ID_WIDTH\ (_ent -1 (_code 88)))(_cnst l))
		(_type (_int ~vector~37 0 13664 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AW_SIZE ~vector~37 0 13664 \C_AWID_RIGHT+C_AWID_LEN\ (_ent -1 (_code 89)))(_cnst l))
		(_type (_int ~vector~38 0 13671 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_WUSER_RIGHT ~vector~38 0 13671 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~39 0 13672 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_WUSER_LEN ~vector~39 0 13672 \C_AXI_SUPPORTS_USER_SIGNALS*C_AXI_WUSER_WIDTH\ (_ent -1 (_code 90)))(_cnst l))
		(_type (_int ~vector~40 0 13673 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_WLAST_RIGHT ~vector~40 0 13673 \C_WUSER_RIGHT+C_WUSER_LEN\ (_ent -1 (_code 91)))(_cnst l))
		(_type (_int ~vector~41 0 13674 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_WLAST_LEN ~vector~41 0 13674 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~42 0 13675 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_WSTRB_RIGHT ~vector~42 0 13675 \C_WLAST_RIGHT+C_WLAST_LEN\ (_ent -1 (_code 92)))(_cnst l))
		(_type (_int ~vector~43 0 13676 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_WSTRB_LEN ~vector~43 0 13676 \C_AXI_DATA_WIDTH/8\ (_ent -1 (_code 93)))(_cnst l))
		(_type (_int ~vector~44 0 13677 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_WDATA_RIGHT ~vector~44 0 13677 \C_WSTRB_RIGHT+C_WSTRB_LEN\ (_ent -1 (_code 94)))(_cnst l))
		(_type (_int ~vector~45 0 13678 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_WDATA_LEN ~vector~45 0 13678 \C_AXI_DATA_WIDTH\ (_ent -1 (_code 95)))(_cnst l))
		(_type (_int ~vector~46 0 13679 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_WID_RIGHT ~vector~46 0 13679 \C_WDATA_RIGHT+C_WDATA_LEN\ (_ent -1 (_code 96)))(_cnst l))
		(_type (_int ~vector~47 0 13680 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_WID_LEN ~vector~47 0 13680 \C_AXI_ID_WIDTH\ (_ent -1 (_code 97)))(_cnst l))
		(_type (_int ~vector~48 0 13681 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_W_SIZE ~vector~48 0 13681 \C_WID_RIGHT+C_WID_LEN\ (_ent -1 (_code 98)))(_cnst l))
		(_type (_int ~vector~49 0 13688 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_BUSER_RIGHT ~vector~49 0 13688 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~50 0 13689 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_BUSER_LEN ~vector~50 0 13689 \C_AXI_SUPPORTS_USER_SIGNALS*C_AXI_BUSER_WIDTH\ (_ent -1 (_code 99)))(_cnst l))
		(_type (_int ~vector~51 0 13690 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_BRESP_RIGHT ~vector~51 0 13690 \C_BUSER_RIGHT+C_BUSER_LEN\ (_ent -1 (_code 100)))(_cnst l))
		(_type (_int ~vector~52 0 13691 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_BRESP_LEN ~vector~52 0 13691 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~53 0 13692 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_BID_RIGHT ~vector~53 0 13692 \C_BRESP_RIGHT+C_BRESP_LEN\ (_ent -1 (_code 101)))(_cnst l))
		(_type (_int ~vector~54 0 13693 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_BID_LEN ~vector~54 0 13693 \C_AXI_ID_WIDTH\ (_ent -1 (_code 102)))(_cnst l))
		(_type (_int ~vector~55 0 13694 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_B_SIZE ~vector~55 0 13694 \C_BID_RIGHT+C_BID_LEN\ (_ent -1 (_code 103)))(_cnst l))
		(_type (_int ~vector~56 0 13701 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARUSER_RIGHT ~vector~56 0 13701 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~57 0 13702 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARUSER_LEN ~vector~57 0 13702 \C_AXI_SUPPORTS_USER_SIGNALS*C_AXI_ARUSER_WIDTH\ (_ent -1 (_code 104)))(_cnst l))
		(_type (_int ~vector~58 0 13703 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARQOS_RIGHT ~vector~58 0 13703 \C_ARUSER_RIGHT+C_ARUSER_LEN\ (_ent -1 (_code 105)))(_cnst l))
		(_type (_int ~vector~59 0 13704 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARQOS_LEN ~vector~59 0 13704 \4\ (_ent -1 (_cnst \4\)))(_cnst l))
		(_type (_int ~vector~60 0 13705 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARREGION_RIGHT ~vector~60 0 13705 \C_ARQOS_RIGHT+C_ARQOS_LEN\ (_ent -1 (_code 106)))(_cnst l))
		(_type (_int ~vector~61 0 13706 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARREGION_LEN ~vector~61 0 13706 \4\ (_ent -1 (_cnst \4\)))(_cnst l))
		(_type (_int ~vector~62 0 13707 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARPROT_RIGHT ~vector~62 0 13707 \C_ARREGION_RIGHT+C_ARREGION_LEN\ (_ent -1 (_code 107)))(_cnst l))
		(_type (_int ~vector~63 0 13708 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARPROT_LEN ~vector~63 0 13708 \3\ (_ent -1 (_cnst \3\)))(_cnst l))
		(_type (_int ~vector~64 0 13709 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARCACHE_RIGHT ~vector~64 0 13709 \C_ARPROT_RIGHT+C_ARPROT_LEN\ (_ent -1 (_code 108)))(_cnst l))
		(_type (_int ~vector~65 0 13710 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARCACHE_LEN ~vector~65 0 13710 \4\ (_ent -1 (_cnst \4\)))(_cnst l))
		(_type (_int ~vector~66 0 13711 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARLOCK_RIGHT ~vector~66 0 13711 \C_ARCACHE_RIGHT+C_ARCACHE_LEN\ (_ent -1 (_code 109)))(_cnst l))
		(_type (_int ~vector~67 0 13712 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARLOCK_LEN ~vector~67 0 13712 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~68 0 13713 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARBURST_RIGHT ~vector~68 0 13713 \C_ARLOCK_RIGHT+C_ARLOCK_LEN\ (_ent -1 (_code 110)))(_cnst l))
		(_type (_int ~vector~69 0 13714 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARBURST_LEN ~vector~69 0 13714 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~70 0 13715 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARSIZE_RIGHT ~vector~70 0 13715 \C_ARBURST_RIGHT+C_ARBURST_LEN\ (_ent -1 (_code 111)))(_cnst l))
		(_type (_int ~vector~71 0 13716 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARSIZE_LEN ~vector~71 0 13716 \3\ (_ent -1 (_cnst \3\)))(_cnst l))
		(_type (_int ~vector~72 0 13717 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARLEN_RIGHT ~vector~72 0 13717 \C_ARSIZE_RIGHT+C_ARSIZE_LEN\ (_ent -1 (_code 112)))(_cnst l))
		(_type (_int ~vector~73 0 13718 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARLEN_LEN ~vector~73 0 13718 \8\ (_ent -1 (_cnst \8\)))(_cnst l))
		(_type (_int ~vector~74 0 13719 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARADDR_RIGHT ~vector~74 0 13719 \C_ARLEN_RIGHT+C_ARLEN_LEN\ (_ent -1 (_code 113)))(_cnst l))
		(_type (_int ~vector~75 0 13720 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_ARADDR_LEN ~vector~75 0 13720 \C_AXI_ADDR_WIDTH\ (_ent -1 (_code 114)))(_cnst l))
		(_type (_int ~vector~76 0 13721 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ARID_RIGHT ~vector~76 0 13721 \C_ARADDR_RIGHT+C_ARADDR_LEN\ (_ent -1 (_code 115)))(_cnst l))
		(_type (_int ~vector~77 0 13722 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_ARID_LEN ~vector~77 0 13722 \C_AXI_ID_WIDTH\ (_ent -1 (_code 116)))(_cnst l))
		(_type (_int ~vector~78 0 13723 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AR_SIZE ~vector~78 0 13723 \C_ARID_RIGHT+C_ARID_LEN\ (_ent -1 (_code 117)))(_cnst l))
		(_type (_int ~vector~79 0 13730 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RUSER_RIGHT ~vector~79 0 13730 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~80 0 13731 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RUSER_LEN ~vector~80 0 13731 \C_AXI_SUPPORTS_USER_SIGNALS*C_AXI_RUSER_WIDTH\ (_ent -1 (_code 118)))(_cnst l))
		(_type (_int ~vector~81 0 13732 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RLAST_RIGHT ~vector~81 0 13732 \C_RUSER_RIGHT+C_RUSER_LEN\ (_ent -1 (_code 119)))(_cnst l))
		(_type (_int ~vector~82 0 13733 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RLAST_LEN ~vector~82 0 13733 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~83 0 13734 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RRESP_RIGHT ~vector~83 0 13734 \C_RLAST_RIGHT+C_RLAST_LEN\ (_ent -1 (_code 120)))(_cnst l))
		(_type (_int ~vector~84 0 13735 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RRESP_LEN ~vector~84 0 13735 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~85 0 13736 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RDATA_RIGHT ~vector~85 0 13736 \C_RRESP_RIGHT+C_RRESP_LEN\ (_ent -1 (_code 121)))(_cnst l))
		(_type (_int ~vector~86 0 13737 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_RDATA_LEN ~vector~86 0 13737 \C_AXI_DATA_WIDTH\ (_ent -1 (_code 122)))(_cnst l))
		(_type (_int ~vector~87 0 13738 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RID_RIGHT ~vector~87 0 13738 \C_RDATA_RIGHT+C_RDATA_LEN\ (_ent -1 (_code 123)))(_cnst l))
		(_type (_int ~vector~88 0 13739 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_RID_LEN ~vector~88 0 13739 \C_AXI_ID_WIDTH\ (_ent -1 (_code 124)))(_cnst l))
		(_type (_int ~vector~89 0 13740 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_R_SIZE ~vector~89 0 13740 \C_RID_RIGHT+C_RID_LEN\ (_ent -1 (_code 125)))(_cnst l))
		(_port (_int ACLK ~wire 0 13524 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ARESETN ~wire 0 13525 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXI_ID_WIDTH-1:0]wire~ 0 13528 (_array ~wire ((_range  126)))))
		(_port (_int S_AXI_AWID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 13528 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXI_ADDR_WIDTH-1:0]wire~ 0 13529 (_array ~wire ((_range  127)))))
		(_port (_int S_AXI_AWADDR ~[C_AXI_ADDR_WIDTH-1:0]wire~ 0 13529 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 13530 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int S_AXI_AWLEN ~[7:0]wire~ 0 13530 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 13531 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int S_AXI_AWSIZE ~[2:0]wire~ 0 13531 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 13532 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int S_AXI_AWBURST ~[1:0]wire~ 0 13532 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AWLOCK ~[1:0]wire~ 0 13533 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 13534 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int S_AXI_AWCACHE ~[3:0]wire~ 0 13534 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AWPROT ~[2:0]wire~ 0 13535 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AWREGION ~[3:0]wire~ 0 13536 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AWQOS ~[3:0]wire~ 0 13537 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXI_AWUSER_WIDTH-1:0]wire~ 0 13538 (_array ~wire ((_range  128)))))
		(_port (_int S_AXI_AWUSER ~[C_AXI_AWUSER_WIDTH-1:0]wire~ 0 13538 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AWVALID ~wire 0 13539 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AWREADY ~wire 0 13540 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int S_AXI_WID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 13543 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXI_DATA_WIDTH-1:0]wire~ 0 13544 (_array ~wire ((_range  129)))))
		(_port (_int S_AXI_WDATA ~[C_AXI_DATA_WIDTH-1:0]wire~ 0 13544 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXI_DATA_WIDTH/8-1:0]wire~ 0 13545 (_array ~wire ((_range  130)))))
		(_port (_int S_AXI_WSTRB ~[C_AXI_DATA_WIDTH/8-1:0]wire~ 0 13545 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_WLAST ~wire 0 13546 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXI_WUSER_WIDTH-1:0]wire~ 0 13547 (_array ~wire ((_range  131)))))
		(_port (_int S_AXI_WUSER ~[C_AXI_WUSER_WIDTH-1:0]wire~ 0 13547 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_WVALID ~wire 0 13548 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_WREADY ~wire 0 13549 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int S_AXI_BID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 13552 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int S_AXI_BRESP ~[1:0]wire~ 0 13553 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_AXI_BUSER_WIDTH-1:0]wire~ 0 13554 (_array ~wire ((_range  132)))))
		(_port (_int S_AXI_BUSER ~[C_AXI_BUSER_WIDTH-1:0]wire~ 0 13554 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int S_AXI_BVALID ~wire 0 13555 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int S_AXI_BREADY ~wire 0 13556 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 13559 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARADDR ~[C_AXI_ADDR_WIDTH-1:0]wire~ 0 13560 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARLEN ~[7:0]wire~ 0 13561 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARSIZE ~[2:0]wire~ 0 13562 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARBURST ~[1:0]wire~ 0 13563 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARLOCK ~[1:0]wire~ 0 13564 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARCACHE ~[3:0]wire~ 0 13565 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARPROT ~[2:0]wire~ 0 13566 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARREGION ~[3:0]wire~ 0 13567 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARQOS ~[3:0]wire~ 0 13568 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXI_ARUSER_WIDTH-1:0]wire~ 0 13569 (_array ~wire ((_range  133)))))
		(_port (_int S_AXI_ARUSER ~[C_AXI_ARUSER_WIDTH-1:0]wire~ 0 13569 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARVALID ~wire 0 13570 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARREADY ~wire 0 13571 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int S_AXI_RID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 13574 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int S_AXI_RDATA ~[C_AXI_DATA_WIDTH-1:0]wire~ 0 13575 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int S_AXI_RRESP ~[1:0]wire~ 0 13576 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int S_AXI_RLAST ~wire 0 13577 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_AXI_RUSER_WIDTH-1:0]wire~ 0 13578 (_array ~wire ((_range  134)))))
		(_port (_int S_AXI_RUSER ~[C_AXI_RUSER_WIDTH-1:0]wire~ 0 13578 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int S_AXI_RVALID ~wire 0 13579 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int S_AXI_RREADY ~wire 0 13580 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_AWID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 13583 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_AWADDR ~[C_AXI_ADDR_WIDTH-1:0]wire~ 0 13584 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_AWLEN ~[7:0]wire~ 0 13585 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_AWSIZE ~[2:0]wire~ 0 13586 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_AWBURST ~[1:0]wire~ 0 13587 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_AWLOCK ~[1:0]wire~ 0 13588 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_AWCACHE ~[3:0]wire~ 0 13589 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_AWPROT ~[2:0]wire~ 0 13590 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_AWREGION ~[3:0]wire~ 0 13591 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_AWQOS ~[3:0]wire~ 0 13592 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_AWUSER ~[C_AXI_AWUSER_WIDTH-1:0]wire~ 0 13593 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_AWVALID ~wire 0 13594 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_AWREADY ~wire 0 13595 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_WID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 13598 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_WDATA ~[C_AXI_DATA_WIDTH-1:0]wire~ 0 13599 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_WSTRB ~[C_AXI_DATA_WIDTH/8-1:0]wire~ 0 13600 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_WLAST ~wire 0 13601 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_WUSER ~[C_AXI_WUSER_WIDTH-1:0]wire~ 0 13602 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_WVALID ~wire 0 13603 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_WREADY ~wire 0 13604 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_BID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 13607 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_BRESP ~[1:0]wire~ 0 13608 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_BUSER ~[C_AXI_BUSER_WIDTH-1:0]wire~ 0 13609 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_BVALID ~wire 0 13610 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_BREADY ~wire 0 13611 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_ARID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 13614 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_ARADDR ~[C_AXI_ADDR_WIDTH-1:0]wire~ 0 13615 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_ARLEN ~[7:0]wire~ 0 13616 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_ARSIZE ~[2:0]wire~ 0 13617 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_ARBURST ~[1:0]wire~ 0 13618 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_ARLOCK ~[1:0]wire~ 0 13619 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_ARCACHE ~[3:0]wire~ 0 13620 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_ARPROT ~[2:0]wire~ 0 13621 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_ARREGION ~[3:0]wire~ 0 13622 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_ARQOS ~[3:0]wire~ 0 13623 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_ARUSER ~[C_AXI_ARUSER_WIDTH-1:0]wire~ 0 13624 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_ARVALID ~wire 0 13625 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_ARREADY ~wire 0 13626 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 13629 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RDATA ~[C_AXI_DATA_WIDTH-1:0]wire~ 0 13630 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RRESP ~[1:0]wire~ 0 13631 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RLAST ~wire 0 13632 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RUSER ~[C_AXI_RUSER_WIDTH-1:0]wire~ 0 13633 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RVALID ~wire 0 13634 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RREADY ~wire 0 13635 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int reset ~wire 0 13638 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_AW_SIZE-1:0]wire~ 0 13667 (_array ~wire ((_range  135)))))
		(_sig (_int s_aw_data ~[C_AW_SIZE-1:0]wire~ 0 13667 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_aw_data ~[C_AW_SIZE-1:0]wire~ 0 13668 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_W_SIZE-1:0]wire~ 0 13684 (_array ~wire ((_range  136)))))
		(_sig (_int s_w_data ~[C_W_SIZE-1:0]wire~ 0 13684 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_w_data ~[C_W_SIZE-1:0]wire~ 0 13685 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_B_SIZE-1:0]wire~ 0 13697 (_array ~wire ((_range  137)))))
		(_sig (_int s_b_data ~[C_B_SIZE-1:0]wire~ 0 13697 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_b_data ~[C_B_SIZE-1:0]wire~ 0 13698 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_AR_SIZE-1:0]wire~ 0 13726 (_array ~wire ((_range  138)))))
		(_sig (_int s_ar_data ~[C_AR_SIZE-1:0]wire~ 0 13726 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_ar_data ~[C_AR_SIZE-1:0]wire~ 0 13727 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_R_SIZE-1:0]wire~ 0 13743 (_array ~wire ((_range  139)))))
		(_sig (_int s_r_data ~[C_R_SIZE-1:0]wire~ 0 13743 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_r_data ~[C_R_SIZE-1:0]wire~ 0 13744 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#13639_0@ (_arch 0 0 13639 (_prcs 0(_ass)(_simple)(_trgt(92))(_sens(1))
			)))
			(@ASSIGN#13767_1@ (_arch 1 0 13767 (_prcs 1(_ass)(_simple)(_trgt(47))(_sens(94(_range 140)))
			)))
			(@ASSIGN#13768_2@ (_arch 2 0 13768 (_prcs 2(_ass)(_simple)(_trgt(48))(_sens(94(_range 141)))
			)))
			(@ASSIGN#13769_3@ (_arch 3 0 13769 (_prcs 3(_ass)(_simple)(_trgt(49))(_sens(94(_range 142)))
			)))
			(@ASSIGN#13770_4@ (_arch 4 0 13770 (_prcs 4(_ass)(_simple)(_trgt(50))(_sens(94(_range 143)))
			)))
			(@ASSIGN#13771_5@ (_arch 5 0 13771 (_prcs 5(_ass)(_simple)(_trgt(51))(_sens(94(_range 144)))
			)))
			(@ASSIGN#13772_6@ (_arch 6 0 13772 (_prcs 6(_ass)(_simple)(_trgt(52))(_sens(94(_range 145)))
			)))
			(@ASSIGN#13773_7@ (_arch 7 0 13773 (_prcs 7(_ass)(_simple)(_trgt(53))(_sens(94(_range 146)))
			)))
			(@ASSIGN#13774_8@ (_arch 8 0 13774 (_prcs 8(_ass)(_simple)(_trgt(54))(_sens(94(_range 147)))
			)))
			(@ASSIGN#13775_9@ (_arch 9 0 13775 (_prcs 9(_ass)(_simple)(_trgt(55))(_sens(94(_range 148)))
			)))
			(@ASSIGN#13776_10@ (_arch 10 0 13776 (_prcs 10(_ass)(_simple)(_trgt(56))(_sens(94(_range 149)))
			)))
			(@ASSIGN#13816_11@ (_arch 11 0 13816 (_prcs 11(_ass)(_simple)(_trgt(60))(_sens(96(_range 150)))
			)))
			(@ASSIGN#13817_12@ (_arch 12 0 13817 (_prcs 12(_ass)(_simple)(_trgt(61))(_sens(96(_range 151)))
			)))
			(@ASSIGN#13818_13@ (_arch 13 0 13818 (_prcs 13(_ass)(_simple)(_trgt(62))(_sens(96(_range 152)))
			)))
			(@ASSIGN#13819_14@ (_arch 14 0 13819 (_prcs 14(_ass)(_simple)(_trgt(63))(_sens(96(_range 153)))
			)))
			(@ASSIGN#13859_15@ (_arch 15 0 13859 (_prcs 15(_ass)(_simple)(_trgt(22))(_sens(97(_range 154)))
			)))
			(@ASSIGN#13860_16@ (_arch 16 0 13860 (_prcs 16(_ass)(_simple)(_trgt(23))(_sens(97(_range 155)))
			)))
			(@ASSIGN#13905_17@ (_arch 17 0 13905 (_prcs 17(_ass)(_simple)(_trgt(72))(_sens(100(_range 156)))
			)))
			(@ASSIGN#13906_18@ (_arch 18 0 13906 (_prcs 18(_ass)(_simple)(_trgt(73))(_sens(100(_range 157)))
			)))
			(@ASSIGN#13907_19@ (_arch 19 0 13907 (_prcs 19(_ass)(_simple)(_trgt(74))(_sens(100(_range 158)))
			)))
			(@ASSIGN#13908_20@ (_arch 20 0 13908 (_prcs 20(_ass)(_simple)(_trgt(75))(_sens(100(_range 159)))
			)))
			(@ASSIGN#13909_21@ (_arch 21 0 13909 (_prcs 21(_ass)(_simple)(_trgt(76))(_sens(100(_range 160)))
			)))
			(@ASSIGN#13910_22@ (_arch 22 0 13910 (_prcs 22(_ass)(_simple)(_trgt(77))(_sens(100(_range 161)))
			)))
			(@ASSIGN#13911_23@ (_arch 23 0 13911 (_prcs 23(_ass)(_simple)(_trgt(78))(_sens(100(_range 162)))
			)))
			(@ASSIGN#13912_24@ (_arch 24 0 13912 (_prcs 24(_ass)(_simple)(_trgt(79))(_sens(100(_range 163)))
			)))
			(@ASSIGN#13913_25@ (_arch 25 0 13913 (_prcs 25(_ass)(_simple)(_trgt(80))(_sens(100(_range 164)))
			)))
			(@ASSIGN#13914_26@ (_arch 26 0 13914 (_prcs 26(_ass)(_simple)(_trgt(81))(_sens(100(_range 165)))
			)))
			(@ASSIGN#13954_27@ (_arch 27 0 13954 (_prcs 27(_ass)(_simple)(_trgt(40))(_sens(101(_range 166)))
			)))
			(@ASSIGN#13955_28@ (_arch 28 0 13955 (_prcs 28(_ass)(_simple)(_trgt(41))(_sens(101(_range 167)))
			)))
			(@ASSIGN#13956_29@ (_arch 29 0 13956 (_prcs 29(_ass)(_simple)(_trgt(42))(_sens(101(_range 168)))
			)))
			(@ASSIGN#13957_30@ (_arch 30 0 13957 (_prcs 30(_ass)(_simple)(_trgt(43))(_sens(101(_range 169)))
			)))
			(@INTERNAL#0_31@ (_int 31 0 0 0 (_prcs 31 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate gen_async_aw_user 0 13754 (_vif  (_code 66))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#13757_32@ (_arch 32 0 13757 (_prcs 0(_ass)(_simple)(_trgt(93))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))
	  		)))
	  		(@ASSIGN#13758_33@ (_arch 33 0 13758 (_prcs 1(_ass)(_simple)(_trgt(57))(_sens(94(_range 62)))
	  		)))
	  		(@INTERNAL#0_34@ (_int 34 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gen_asynch_aw_no_user 0 13760 (_vif  (_code 67))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#13763_35@ (_arch 35 0 13763 (_prcs 0(_ass)(_simple)(_trgt(93))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))
	  		)))
	  		(@ASSIGN#13764_36@ (_arch 36 0 13764 (_prcs 1(_ass)(_simple)(_trgt(57))
	  		)))
	  		(@INTERNAL#0_37@ (_int 37 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst aw_pipe 0 13778 (_ent . axi_pcie_v2_9_2_axic_register_slice)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_DATA_WIDTH) (C_AW_SIZE))
			((C_REG_CONFIG) (C_REG_CONFIG_AW))
		)
		(_port
			((ACLK) (ACLK))
			((ARESET) (reset))
			((S_PAYLOAD_DATA) (s_aw_data))
			((S_VALID) (S_AXI_AWVALID))
			((S_READY) (S_AXI_AWREADY))
			((M_PAYLOAD_DATA) (m_aw_data))
			((M_VALID) (M_AXI_AWVALID))
			((M_READY) (M_AXI_AWREADY))
		)
	)
	(_generate gen_async_w_user 0 13807 (_vif  (_code 68))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#13808_38@ (_arch 38 0 13808 (_prcs 0(_ass)(_simple)(_trgt(95))(_sens(15)(16)(17)(18)(19))
	  		)))
	  		(@ASSIGN#13809_39@ (_arch 39 0 13809 (_prcs 1(_ass)(_simple)(_trgt(64))(_sens(96(_range 63)))
	  		)))
	  		(@INTERNAL#0_40@ (_int 40 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gen_asynch_w_no_user 0 13811 (_vif  (_code 69))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#13812_41@ (_arch 41 0 13812 (_prcs 0(_ass)(_simple)(_trgt(95))(_sens(15)(16)(17)(18))
	  		)))
	  		(@ASSIGN#13813_42@ (_arch 42 0 13813 (_prcs 1(_ass)(_simple)(_trgt(64))
	  		)))
	  		(@INTERNAL#0_43@ (_int 43 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst w_pipe 0 13821 (_ent . axi_pcie_v2_9_2_axic_register_slice)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_DATA_WIDTH) (C_W_SIZE))
			((C_REG_CONFIG) (C_REG_CONFIG_W))
		)
		(_port
			((ACLK) (ACLK))
			((ARESET) (reset))
			((S_PAYLOAD_DATA) (s_w_data))
			((S_VALID) (S_AXI_WVALID))
			((S_READY) (S_AXI_WREADY))
			((M_PAYLOAD_DATA) (m_w_data))
			((M_VALID) (M_AXI_WVALID))
			((M_READY) (M_AXI_WREADY))
		)
	)
	(_generate gen_async_b_user 0 13850 (_vif  (_code 70))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#13851_44@ (_arch 44 0 13851 (_prcs 0(_ass)(_simple)(_trgt(98))(_sens(67)(68)(69))
	  		)))
	  		(@ASSIGN#13852_45@ (_arch 45 0 13852 (_prcs 1(_ass)(_simple)(_trgt(24))(_sens(97(_range 64)))
	  		)))
	  		(@INTERNAL#0_46@ (_int 46 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gen_asynch_b_no_user 0 13854 (_vif  (_code 71))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#13855_47@ (_arch 47 0 13855 (_prcs 0(_ass)(_simple)(_trgt(98))(_sens(67)(68))
	  		)))
	  		(@ASSIGN#13856_48@ (_arch 48 0 13856 (_prcs 1(_ass)(_simple)(_trgt(24))
	  		)))
	  		(@INTERNAL#0_49@ (_int 49 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst b_pipe 0 13862 (_ent . axi_pcie_v2_9_2_axic_register_slice)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_DATA_WIDTH) (C_B_SIZE))
			((C_REG_CONFIG) (C_REG_CONFIG_B))
		)
		(_port
			((ACLK) (ACLK))
			((ARESET) (reset))
			((S_PAYLOAD_DATA) (m_b_data))
			((S_VALID) (M_AXI_BVALID))
			((S_READY) (M_AXI_BREADY))
			((M_PAYLOAD_DATA) (s_b_data))
			((M_VALID) (S_AXI_BVALID))
			((M_READY) (S_AXI_BREADY))
		)
	)
	(_generate gen_async_ar_user 0 13891 (_vif  (_code 72))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#13894_50@ (_arch 50 0 13894 (_prcs 0(_ass)(_simple)(_trgt(99))(_sens(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))
	  		)))
	  		(@ASSIGN#13895_51@ (_arch 51 0 13895 (_prcs 1(_ass)(_simple)(_trgt(82))(_sens(100(_range 65)))
	  		)))
	  		(@INTERNAL#0_52@ (_int 52 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gen_asynch_ar_no_user 0 13897 (_vif  (_code 73))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#13900_53@ (_arch 53 0 13900 (_prcs 0(_ass)(_simple)(_trgt(99))(_sens(27)(28)(29)(30)(31)(32)(33)(34)(35)(36))
	  		)))
	  		(@ASSIGN#13902_54@ (_arch 54 0 13902 (_prcs 1(_ass)(_simple)(_trgt(82))
	  		)))
	  		(@INTERNAL#0_55@ (_int 55 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst ar_pipe 0 13916 (_ent . axi_pcie_v2_9_2_axic_register_slice)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_DATA_WIDTH) (C_AR_SIZE))
			((C_REG_CONFIG) (C_REG_CONFIG_AR))
		)
		(_port
			((ACLK) (ACLK))
			((ARESET) (reset))
			((S_PAYLOAD_DATA) (s_ar_data))
			((S_VALID) (S_AXI_ARVALID))
			((S_READY) (S_AXI_ARREADY))
			((M_PAYLOAD_DATA) (m_ar_data))
			((M_VALID) (M_AXI_ARVALID))
			((M_READY) (M_AXI_ARREADY))
		)
	)
	(_generate gen_async_r_user 0 13945 (_vif  (_code 74))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#13946_56@ (_arch 56 0 13946 (_prcs 0(_ass)(_simple)(_trgt(102))(_sens(85)(86)(87)(88)(89))
	  		)))
	  		(@ASSIGN#13947_57@ (_arch 57 0 13947 (_prcs 1(_ass)(_simple)(_trgt(44))(_sens(101(0)))
	  		)))
	  		(@INTERNAL#0_58@ (_int 58 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gen_asynch_r_no_user 0 13949 (_vif  (_code 75))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#13950_59@ (_arch 59 0 13950 (_prcs 0(_ass)(_simple)(_trgt(102))(_sens(85)(86)(87)(88))
	  		)))
	  		(@ASSIGN#13951_60@ (_arch 60 0 13951 (_prcs 1(_ass)(_simple)(_trgt(44))
	  		)))
	  		(@INTERNAL#0_61@ (_int 61 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst r_pipe 0 13959 (_ent . axi_pcie_v2_9_2_axic_register_slice)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_DATA_WIDTH) (C_R_SIZE))
			((C_REG_CONFIG) (C_REG_CONFIG_R))
		)
		(_port
			((ACLK) (ACLK))
			((ARESET) (reset))
			((S_PAYLOAD_DATA) (m_r_data))
			((S_VALID) (M_AXI_RVALID))
			((S_READY) (M_AXI_RREADY))
			((M_PAYLOAD_DATA) (s_r_data))
			((M_VALID) (S_AXI_RVALID))
			((M_READY) (S_AXI_RREADY))
		)
	)
	(_model . axi_pcie_v2_9_2_axi_register_slice 170 -1)

)
V 000076 55 19595         1580965250109 axi_pcie_v2_9_2_axic_register_slice
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axic_register_slice 0 14953(axi_pcie_v2_9_2_axic_register_slice 0 14953))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 72))
	(_code 3036363438676d2566356232236a683635356637363332)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 14955 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 14955 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 14956 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~1 0 14956 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~2 0 14967 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_REG_CONFIG ~vector~2 0 14967 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_port (_int ACLK ~wire 0 14970 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int ARESET ~wire 0 14971 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 14974 (_array ~wire ((_range  91)))))
		(_port (_int S_PAYLOAD_DATA ~[C_DATA_WIDTH-1:0]wire~ 0 14974 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_VALID ~wire 0 14975 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_READY ~wire 0 14976 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_PAYLOAD_DATA ~[C_DATA_WIDTH-1:0]wire~ 0 14979 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_VALID ~wire 0 14980 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_READY ~wire 0 14981 (_arch (_in)))(_net scalared)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate genblk1 0 14994 (_vif  (_code 72))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#14995_1@ (_arch 1 0 14995 (_prcs 0(_ass)(_simple)(_trgt(5))(_sens(2))
	  		)))
	  		(@ASSIGN#14996_2@ (_arch 2 0 14996 (_prcs 1(_ass)(_simple)(_trgt(6))(_sens(3))
	  		)))
	  		(@ASSIGN#14997_3@ (_arch 3 0 14997 (_prcs 2(_ass)(_simple)(_trgt(4))(_sens(7))
	  		)))
	  		(@INTERNAL#0_4@ (_int 4 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate \*5addcondBlock \ 0 15006 (_vif  (_code 73) (_addcondblock))
	  (_block genblk1 0 15006
	    (_object
	      (_type (_int ~vector~0 0 15009 (_array ~reg ((_dto i 1 i 0)))))
	      (_gen (_int ZERO ~vector~0 0 15009 \2'b10\ (_ent -1 (_cnst \2'b10\)))(_cnst l))
	      (_type (_int ~vector~1 0 15010 (_array ~reg ((_dto i 1 i 0)))))
	      (_gen (_int ONE ~vector~1 0 15010 \2'b11\ (_ent -1 (_cnst \2'b11\)))(_cnst l))
	      (_type (_int ~vector~2 0 15011 (_array ~reg ((_dto i 1 i 0)))))
	      (_gen (_int TWO ~vector~2 0 15011 \2'b01\ (_ent -1 (_cnst \2'b01\)))(_cnst l))
	      (_type (_int ~[1:0]reg~ 0 15007 (_array ~reg ((_dto i 1 i 0)))))
	      (_sig (_int state ~[1:0]reg~ 0 15007 (_arch (_uni)))(_reg)(_flags1))
	      (_type (_int ~[C_DATA_WIDTH-1:0]reg~ 0 15013 (_array ~reg ((_range  74)))))
	      (_sig (_int storage_data1 ~[C_DATA_WIDTH-1:0]reg~ 0 15013 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int storage_data2 ~[C_DATA_WIDTH-1:0]reg~ 0 15014 (_arch (_uni)))(_reg)(_flags2))
	      (_sig (_int load_s1 ~reg 0 15015 (_arch (_uni)))(_reg)(_flags2))
	      (_sig (_int load_s2 ~wire 0 15016 (_arch (_uni)))(_net)(_flags2))
	      (_sig (_int load_s1_from_s2 ~wire 0 15017 (_arch (_uni)))(_net)(_flags2))
	      (_sig (_int s_ready_i ~reg 0 15018 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int m_valid_i ~wire 0 15019 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int areset_d ~[1:0]reg~ 0 15025 (_arch (_uni)))(_reg)(_flags2))
	      (_subprogram

	      )
	      (_prcs
	      	(@ASSIGN#15022_5@ (_arch 5 0 15022 (_prcs 0(_ass)(_simple)(_trgt(4))(_sens(14))
	      	)))
	      	(@ASSIGN#15023_6@ (_arch 6 0 15023 (_prcs 1(_ass)(_simple)(_trgt(6))(_sens(15))
	      	)))
	      	(@ALWAYS#15026,15031,15041,15068_7@ (_arch 7 0 15026 (_prcs 2(_trgt(16)(9)(10)(14)(8))(_read(0)(16(0))(1)(11)(13)(10)(2)(12)(16)(8)(3)(7))
				(_need_init)
	      	)))
	      	(@ASSIGN#15047_8@ (_arch 8 0 15047 (_prcs 5(_ass)(_simple)(_trgt(5))(_sens(9))
	      	)))
	      	(@ASSIGN#15050_9@ (_arch 9 0 15050 (_prcs 6(_ass)(_simple)(_trgt(12))(_sens(3)(14))
	      	)))
	      	(@ALWAYS#15053_10@ (_arch 10 0 15053 (_prcs 7(_trgt(11))(_read)(_sens(3)(8)(7))
				(_need_init)
	      	)))
	      	(@ASSIGN#15065_11@ (_arch 11 0 15065 (_prcs 8(_ass)(_simple)(_trgt(13))(_sens(8))
	      	)))
	      	(@ASSIGN#15097_12@ (_arch 12 0 15097 (_prcs 10(_ass)(_simple)(_trgt(15))(_sens(8(0)))
	      	)))
	      	(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 11 (_virtual))))
	      )
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate \*8addcondBlock \ 0 15108 (_vif  (_code 75) (_addcondblock))
	  (_block genblk1 0 15108
	    (_object
	      (_type (_int ~[C_DATA_WIDTH-1:0]reg~ 0 15109 (_array ~reg ((_range  76)))))
	      (_sig (_int storage_data ~[C_DATA_WIDTH-1:0]reg~ 0 15109 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int s_ready_i ~wire 0 15110 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int m_valid_i ~reg 0 15111 (_arch (_uni)))(_reg)(_flags1))
	      (_type (_int ~[1:0]reg~ 0 15117 (_array ~reg ((_dto i 1 i 0)))))
	      (_sig (_int areset_d ~[1:0]reg~ 0 15117 (_arch (_uni)))(_reg)(_flags1))
	      (_subprogram

	      )
	      (_prcs
	      	(@ASSIGN#15114_14@ (_arch 14 0 15114 (_prcs 0(_ass)(_simple)(_trgt(4))(_sens(18))
	      	)))
	      	(@ASSIGN#15115_15@ (_arch 15 0 15115 (_prcs 1(_ass)(_simple)(_trgt(6))(_sens(19))
	      	)))
	      	(@ALWAYS#15118,15123,15133_16@ (_arch 16 0 15118 (_prcs 2(_trgt(20)(17)(19))(_read(0)(20(0))(1)(3)(18)(2)(20)(7))
				(_need_init)
	      	)))
	      	(@ASSIGN#15129_17@ (_arch 17 0 15129 (_prcs 4(_ass)(_simple)(_trgt(5))(_sens(17))
	      	)))
	      	(@ASSIGN#15146_18@ (_arch 18 0 15146 (_prcs 6(_ass)(_simple)(_trgt(18))(_sens(7)(19)(20))
	      	)))
	      	(@INTERNAL#0_19@ (_int 19 0 0 0 (_prcs 7 (_virtual))))
	      )
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate \*11addcondBlock \ 0 15156 (_vif  (_code 77) (_addcondblock))
	  (_block genblk1 0 15156
	    (_object
	      (_type (_int ~[C_DATA_WIDTH-1:0]reg~ 0 15157 (_array ~reg ((_range  78)))))
	      (_sig (_int storage_data ~[C_DATA_WIDTH-1:0]reg~ 0 15157 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int s_ready_i ~reg 0 15158 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int has_valid_storage_i ~reg 0 15159 (_arch (_uni)))(_reg)(_flags2))
	      (_sig (_int has_valid_storage ~reg 0 15160 (_arch (_uni)))(_reg)(_flags1))
	      (_subprogram

	      )
	      (_prcs
	      	(@ALWAYS#15163,15187,15196_20@ (_arch 20 0 15163 (_prcs 0(_trgt(21)(24)(22))(_read(0)(3)(22)(2)(1)(23)(7))
				(_need_init)
	      	)))
	      	(@ASSIGN#15169_21@ (_arch 21 0 15169 (_prcs 1(_ass)(_simple)(_trgt(5))(_sens(24)(21)(2))
	      	)))
	      	(@ALWAYS#15173_22@ (_arch 22 0 15173 (_prcs 2(_trgt(23))(_read)(_sens(24)(7)(3)(22))
				(_need_init)
	      	)))
	      	(@ASSIGN#15205_23@ (_arch 23 0 15205 (_prcs 5(_ass)(_simple)(_trgt(4))(_sens(22))
	      	)))
	      	(@ASSIGN#15208_24@ (_arch 24 0 15208 (_prcs 6(_ass)(_simple)(_trgt(6))(_sens(3)(24))
	      	)))
	      	(@INTERNAL#0_25@ (_int 25 0 0 0 (_prcs 7 (_virtual))))
	      )
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate \*14addcondBlock \ 0 15218 (_vif  (_code 79) (_addcondblock))
	  (_block genblk1 0 15218
	    (_generate genblk1 0 15361 (_vif  (_code 80))
	      (_object
	      	(_sig (_int m_valid_d_i ~reg 0 15363 (_arch (_uni)))(_reg)(_flags1))
	      	(_type (_int ~[C_DATA_WIDTH-1:0]reg~ 0 15364 (_array ~reg ((_range  81)))))
	      	(_sig (_int m_payload_data_d ~[C_DATA_WIDTH-1:0]reg~ 0 15364 (_arch (_uni)))(_reg)(_flags1))
	      	(_subprogram

	      	)
	      	(_prcs
	      		(@ASSIGN#15367_43@ (_arch 43 0 15367 (_prcs 0(_ass)(_simple)(_trgt(31))(_sens(7))
	      		)))
	      		(@ALWAYS#15370_44@ (_arch 44 0 15370 (_prcs 1(_trgt(51)(52))(_read(0)(1)(48)(26))
				(_need_init)
	      		)))
	      		(@ASSIGN#15380_45@ (_arch 45 0 15380 (_prcs 2(_ass)(_simple)(_trgt(5))(_sens(52))
	      		)))
	      		(@ASSIGN#15381,15382_46@ (_arch 46 0 15381 (_prcs 3(_ass)(_simple)(_trgt(29)(30))(_sens(51))
	      		)))
	      		(@INTERNAL#0_47@ (_int 47 0 0 0 (_prcs 5 (_virtual))))
	      	)
	      )
	
	
	      (_defparam
	      )
	    )
	    (_generate \*5addcondBlock \ 0 15386 (_vif  (_code 82) (_addcondblock))
	      (_block genblk1 0 15386
	        (_object
	          (_sig (_int m_valid_d_i ~reg 0 15387 (_arch (_uni)))(_reg)(_flags1))
	          (_sig (_int m_ready_d_i ~reg 0 15388 (_arch (_uni)))(_reg)(_flags1))
	          (_subprogram

	          )
	          (_prcs
	          	(@ASSIGN#15391_48@ (_arch 48 0 15391 (_prcs 0(_ass)(_simple)(_trgt(5))(_sens(26))
	          	)))
	          	(@ASSIGN#15392_49@ (_arch 49 0 15392 (_prcs 1(_ass)(_simple)(_trgt(29))(_sens(48))
	          	)))
	          	(@ALWAYS#15395,15408_50@ (_arch 50 0 15395 (_prcs 2(_trgt(53)(54))(_read(0)(1)(48)(7))
				(_need_init)
	          	)))
	          	(@ASSIGN#15404_51@ (_arch 51 0 15404 (_prcs 3(_ass)(_simple)(_trgt(29))(_sens(48))
	          	)))
	          	(@ASSIGN#15405_52@ (_arch 52 0 15405 (_prcs 4(_ass)(_simple)(_trgt(30))(_sens(53))
	          	)))
	          	(@ASSIGN#15417_53@ (_arch 53 0 15417 (_prcs 6(_ass)(_simple)(_trgt(31))(_sens(54))
	          	)))
	          	(@INTERNAL#0_54@ (_int 54 0 0 0 (_prcs 7 (_virtual))))
	          )
	        )
	
	
	        (_defparam
	        )
	      )
	      (_object
	      	(_subprogram

	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	    )
	    (_object
	      (_type (_int ~[C_DATA_WIDTH-1:0]reg~ 0 15219 (_array ~reg ((_range  83)))))
	      (_sig (_int s_payload ~[C_DATA_WIDTH-1:0]reg~ 0 15219 (_arch (_uni)))(_reg)(_flags1))
	      (_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 15220 (_array ~wire ((_range  84)))))
	      (_sig (_int m_payload_data_i ~[C_DATA_WIDTH-1:0]wire~ 0 15220 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int s_ready_i ~reg 0 15221 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int s_ready_ii ~wire 0 15222 (_arch (_uni)))(_net)(_flags2))
	      (_sig (_int m_valid_i ~wire 0 15223 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int m_valid_d ~wire 0 15224 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int m_ready_d ~wire 0 15225 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int m_payload_mux_sel ~wire 0 15226 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int s_valid_d ~reg 0 15227 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int s_ready_d ~reg 0 15228 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int m_payload ~reg 0 15229 (_arch (_uni)))(_reg)(_flags2))
	      (_type (_int ~[C_DATA_WIDTH-1:0]reg~[15:0]~ 0 15232 (_array ~reg ((_dto i 15 i 0)(_range  85)))))
	      (_sig (_int fifo_data ~[C_DATA_WIDTH-1:0]reg~[15:0]~ 0 15232 (_arch (_uni ))) (_reg memory )(_flags1))
	      (_type (_int ~[3:0]reg~ 0 15233 (_array ~reg ((_dto i 3 i 0)))))
	      (_sig (_int next_read_addr ~[3:0]reg~ 0 15233 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int read_addr ~[3:0]reg~ 0 15234 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int write_addr ~[3:0]reg~ 0 15235 (_arch (_uni)))(_reg)(_flags2))
	      (_sig (_int next_fifo_len ~[3:0]reg~ 0 15236 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int fifo_len ~[3:0]reg~ 0 15237 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int fifo_wr ~wire 0 15238 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int fifo_rd ~wire 0 15239 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int fifo_one_n ~wire 0 15240 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int fifo_empty ~wire 0 15241 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int fifo_full ~wire 0 15242 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int fifo_empty_comb ~wire 0 15243 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int m_valid_ii ~wire 0 15244 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int fifo_new_data ~[C_DATA_WIDTH-1:0]wire~ 0 15245 (_arch (_uni)))(_net)(_flags2))
	      (_sig (_int fifo_output ~[C_DATA_WIDTH-1:0]wire~ 0 15246 (_arch (_uni)))(_net)(_flags1))
	      (_subprogram

	      )
	      (_prcs
	      	(@ALWAYS#fifo_memory@ (_arch 26 0 15252 (_prcs 0(_trgt(36)(41)(38)(39)(33)(34)(25)(27))(_read(0)(42)(39)(49)(1)(40)(37)(3)(27)(2)(28))
				(_need_init)
	      	)))
	      	(@ASSIGN#15258_27@ (_arch 27 0 15258 (_prcs 1(_ass)(_simple)(_trgt(50))(_sens(36)(37))
	      	)))
	      	(@ALWAYS#15260_28@ (_arch 28 0 15260 (_prcs 2(_trgt(40))(_read)(_sens(43)(41)(42))
				(_need_init)
	      	)))
	      	(@ALWAYS#15288_29@ (_arch 29 0 15288 (_prcs 5(_trgt(37))(_read)(_sens(38)(43))
				(_need_init)
	      	)))
	      	(@ASSIGN#15306,15308_30@ (_arch 30 0 15306 (_prcs 7(_ass)(_simple)(_trgt(45)(44))(_sens(41))
	      	)))
	      	(@ASSIGN#15310_31@ (_arch 31 0 15310 (_prcs 9(_ass)(_simple)(_trgt(47))(_sens(40))
	      	)))
	      	(@ASSIGN#15314_32@ (_arch 32 0 15314 (_prcs 10(_ass)(_simple)(_trgt(46))(_sens(41(3))(41(2))(45))
	      	)))
	      	(@ASSIGN#15320_33@ (_arch 33 0 15320 (_prcs 11(_ass)(_simple)(_trgt(4))(_sens(27))
	      	)))
	      	(@ASSIGN#15321_34@ (_arch 34 0 15321 (_prcs 12(_ass)(_simple)(_trgt(6))(_sens(29))
	      	)))
	      	(@ASSIGN#15336_35@ (_arch 35 0 15336 (_prcs 14(_ass)(_simple)(_trgt(49))(_sens(25))
	      	)))
	      	(@ASSIGN#15347_36@ (_arch 36 0 15347 (_prcs 16(_ass)(_simple)(_trgt(32))(_sens(45)(44)(43)(42))
	      	)))
	      	(@ASSIGN#15349_37@ (_arch 37 0 15349 (_prcs 17(_ass)(_simple)(_trgt(26))(_sens(32)(25)(50))
	      	)))
	      	(@ASSIGN#15351_38@ (_arch 38 0 15351 (_prcs 18(_ass)(_simple)(_trgt(48))(_sens(47)(33))
	      	)))
	      	(@ASSIGN#15353_39@ (_arch 39 0 15353 (_prcs 19(_ass)(_simple)(_trgt(43))(_sens(30)(31))
	      	)))
	      	(@ASSIGN#15355_40@ (_arch 40 0 15355 (_prcs 20(_ass)(_simple)(_trgt(42))(_sens(33)(34))
	      	)))
	      	(@ASSIGN#15357_41@ (_arch 41 0 15357 (_prcs 21(_ass)(_simple)(_trgt(28))(_sens(46))
	      	)))
	      	(@INTERNAL#0_42@ (_int 42 0 0 0 (_prcs 22 (_virtual))))
	      )
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    		(_unit fifo_memory begin 0 15253)
	    	)
	    	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate \*17addcondBlock \ 0 15433 (_vif  (_code 86) (_addcondblock))
	  (_block genblk1 0 15433
	    (_object
	      (_type (_int ~vector~3 0 15437 (_array ~reg ((_dto i 1 i 0)))))
	      (_gen (_int ZERO ~vector~3 0 15437 \2'b00\ (_ent -1 (_cnst \2'b0\)))(_cnst l))
	      (_type (_int ~vector~4 0 15438 (_array ~reg ((_dto i 1 i 0)))))
	      (_gen (_int ONE ~vector~4 0 15438 \2'b01\ (_ent -1 (_cnst \2'b01\)))(_cnst l))
	      (_type (_int ~vector~5 0 15439 (_array ~reg ((_dto i 1 i 0)))))
	      (_gen (_int TWO ~vector~5 0 15439 \2'b11\ (_ent -1 (_cnst \2'b11\)))(_cnst l))
	      (_type (_int ~[1:0]reg~ 0 15434 (_array ~reg ((_dto i 1 i 0)))))
	      (_sig (_int state ~[1:0]reg~ 0 15434 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int next_state ~[1:0]reg~ 0 15435 (_arch (_uni)))(_reg)(_flags2))
	      (_type (_int ~[C_DATA_WIDTH-1:0]reg~ 0 15441 (_array ~reg ((_range  87)))))
	      (_sig (_int storage_data1 ~[C_DATA_WIDTH-1:0]reg~ 0 15441 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int storage_data2 ~[C_DATA_WIDTH-1:0]reg~ 0 15442 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int s_valid_d ~reg 0 15443 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int s_ready_d ~reg 0 15444 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int m_ready_d ~reg 0 15445 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int m_valid_d ~reg 0 15446 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int load_s2 ~reg 0 15447 (_arch (_uni)))(_reg)(_flags2))
	      (_sig (_int sel_s2 ~reg 0 15448 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int new_access ~wire 0 15449 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int access_done ~wire 0 15450 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int s_ready_i ~reg 0 15451 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int m_valid_i ~reg 0 15452 (_arch (_uni)))(_reg)(_flags1))
	      (_subprogram

	      )
	      (_prcs
	      	(@ASSIGN#15455_55@ (_arch 55 0 15455 (_prcs 0(_ass)(_simple)(_trgt(4))(_sens(67))
	      	)))
	      	(@ASSIGN#15456_56@ (_arch 56 0 15456 (_prcs 1(_ass)(_simple)(_trgt(6))(_sens(68))
	      	)))
	      	(@ALWAYS#15459,15473,15480,15486,15577_57@ (_arch 57 0 15459 (_prcs 2(_trgt(59)(60)(61)(57)(58)(62)(55))(_read(0)(1)(3)(67)(7)(2)(63)(57)(68)(56))
				(_need_init)
	      	)))
	      	(@ASSIGN#15495_58@ (_arch 58 0 15495 (_prcs 6(_ass)(_simple)(_trgt(65))(_sens(60)(59))
	      	)))
	      	(@ASSIGN#15496_59@ (_arch 59 0 15496 (_prcs 7(_ass)(_simple)(_trgt(66))(_sens(61)(62))
	      	)))
	      	(@ALWAYS#15500_60@ (_arch 60 0 15500 (_prcs 8(_trgt(56)(63)(64)(68)(67))(_read)(_sens(55)(65)(66))
				(_need_init)
	      	)))
	      	(@ASSIGN#15586_61@ (_arch 61 0 15586 (_prcs 10(_ass)(_simple)(_trgt(5))(_sens(64)(58)(57))
	      	)))
	      	(@INTERNAL#0_62@ (_int 62 0 0 0 (_prcs 11 (_virtual))))
	      )
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate \*20addcondBlock \ 0 15598 (_vif  (_code 88) (_addcondblock))
	  (_block genblk1 0 15598
	    (_object
	      (_type (_int ~[C_DATA_WIDTH-1:0]reg~ 0 15599 (_array ~reg ((_range  89)))))
	      (_sig (_int storage_data1 ~[C_DATA_WIDTH-1:0]reg~ 0 15599 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int s_ready_i ~reg 0 15600 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int m_valid_i ~reg 0 15601 (_arch (_uni)))(_reg)(_flags1))
	      (_type (_int ~[1:0]reg~ 0 15607 (_array ~reg ((_dto i 1 i 0)))))
	      (_sig (_int areset_d ~[1:0]reg~ 0 15607 (_arch (_uni)))(_reg)(_flags2))
	      (_subprogram

	      )
	      (_prcs
	      	(@ASSIGN#15604_63@ (_arch 63 0 15604 (_prcs 0(_ass)(_simple)(_trgt(4))(_sens(70))
	      	)))
	      	(@ASSIGN#15605_64@ (_arch 64 0 15605 (_prcs 1(_ass)(_simple)(_trgt(6))(_sens(71))
	      	)))
	      	(@ALWAYS#15608,15613_65@ (_arch 65 0 15608 (_prcs 2(_trgt(72)(70)(71)(69))(_read(0)(72(0))(1)(72)(71)(7)(3)(70)(2))
				(_need_init)
	      	)))
	      	(@ASSIGN#15633_66@ (_arch 66 0 15633 (_prcs 4(_ass)(_simple)(_trgt(5))(_sens(69))
	      	)))
	      	(@INTERNAL#0_67@ (_int 67 0 0 0 (_prcs 5 (_virtual))))
	      )
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate default_case 0 15636 (_vif  (_code 90))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#15638_68@ (_arch 68 0 15638 (_prcs 0(_ass)(_simple)(_trgt(5))(_sens(2))
	  		)))
	  		(@ASSIGN#15639_69@ (_arch 69 0 15639 (_prcs 1(_ass)(_simple)(_trgt(6))(_sens(3))
	  		)))
	  		(@ASSIGN#15640_70@ (_arch 70 0 15640 (_prcs 2(_ass)(_simple)(_trgt(4))(_sens(7))
	  		)))
	  		(@INTERNAL#0_71@ (_int 71 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_axic_register_slice 92 -1)

)
V 000068 55 43277         1580965250111 axi_pcie_v2_9_2_axi_upsizer
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_axi_upsizer 0 14058(axi_pcie_v2_9_2_axi_upsizer 0 14058))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 17))
	(_code 3036363438676d2566343436236a683635356637363332)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs         init_sub )
	(_default_nettype none )
	(_object
		(_type (_int ~vector~0 0 14060 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 14060 \"rtl"\ (_ent -1 (_string \V"rtl"\))))
		(_type (_int ~vector~1 0 14062 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_ID_WIDTH ~vector~1 0 14062 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~2 0 14065 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_ADDR_WIDTH ~vector~2 0 14065 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~3 0 14068 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_DATA_WIDTH ~vector~3 0 14068 \32'h00000020\ (_ent -1 (_cnst \32'h020\))))
		(_type (_int ~vector~4 0 14072 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~4 0 14072 \32'h00000040\ (_ent -1 (_cnst \32'h040\))))
		(_type (_int ~vector~5 0 14077 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_M_AXI_AW_REGISTER ~vector~5 0 14077 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~6 0 14080 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_M_AXI_W_REGISTER ~vector~6 0 14080 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~7 0 14081 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_M_AXI_AR_REGISTER ~vector~7 0 14081 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~8 0 14084 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_S_AXI_R_REGISTER ~vector~8 0 14084 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~9 0 14087 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_M_AXI_R_REGISTER ~vector~9 0 14087 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~10 0 14092 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_SUPPORTS_USER_SIGNALS ~vector~10 0 14092 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~11 0 14094 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_AWUSER_WIDTH ~vector~11 0 14094 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~12 0 14097 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_ARUSER_WIDTH ~vector~12 0 14097 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~13 0 14100 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_WUSER_WIDTH ~vector~13 0 14100 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~14 0 14103 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_RUSER_WIDTH ~vector~14 0 14103 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~15 0 14106 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_BUSER_WIDTH ~vector~15 0 14106 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~16 0 14109 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_SUPPORTS_WRITE ~vector~16 0 14109 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~17 0 14110 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_SUPPORTS_READ ~vector~17 0 14110 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~18 0 14111 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_PACKING_LEVEL ~vector~18 0 14111 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~19 0 14117 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_SUPPORT_BURSTS ~vector~19 0 14117 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~20 0 14125 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_SINGLE_THREAD ~vector~20 0 14125 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_type (_int ~vector~21 0 14253 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_S_AXI_BYTES_LOG ~vector~21 0 14253 \log2(C_S_AXI_DATA_WIDTH/8)\ (_ent -1 (_code 26)))(_cnst l))
		(_type (_int ~vector~22 0 14256 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_M_AXI_BYTES_LOG ~vector~22 0 14256 \log2(C_M_AXI_DATA_WIDTH/8)\ (_ent -1 (_code 27)))(_cnst l))
		(_type (_int ~vector~23 0 14259 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_RATIO ~vector~23 0 14259 \C_M_AXI_DATA_WIDTH/C_S_AXI_DATA_WIDTH\ (_ent -1 (_code 28)))(_cnst l))
		(_type (_int ~vector~24 0 14260 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_RATIO_LOG ~vector~24 0 14260 \log2(C_RATIO)\ (_ent -1 (_code 29)))(_cnst l))
		(_type (_int ~vector~25 0 14261 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_BYPASS ~vector~25 0 14261 \32'h00000000\ (_ent -1 (_cnst \32'h0\)))(_cnst l))
		(_type (_int ~vector~26 0 14262 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_LIGHTWT ~vector~26 0 14262 \32'h7\ (_ent -1 (_cnst \32'h7\)))(_cnst l))
		(_type (_int ~vector~27 0 14263 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_FWD_REV ~vector~27 0 14263 \32'h1\ (_ent -1 (_cnst \32'h1\)))(_cnst l))
		(_port (_int ARESETN ~wire 0 14128 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ACLK ~wire 0 14129 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXI_ID_WIDTH-1:0]wire~ 0 14132 (_array ~wire ((_range  30)))))
		(_port (_int S_AXI_AWID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 14132 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXI_ADDR_WIDTH-1:0]wire~ 0 14133 (_array ~wire ((_range  31)))))
		(_port (_int S_AXI_AWADDR ~[C_AXI_ADDR_WIDTH-1:0]wire~ 0 14133 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 14134 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int S_AXI_AWLEN ~[7:0]wire~ 0 14134 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 14135 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int S_AXI_AWSIZE ~[2:0]wire~ 0 14135 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 14136 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int S_AXI_AWBURST ~[1:0]wire~ 0 14136 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AWLOCK ~[1:0]wire~ 0 14137 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 14138 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int S_AXI_AWCACHE ~[3:0]wire~ 0 14138 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AWPROT ~[2:0]wire~ 0 14139 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AWREGION ~[3:0]wire~ 0 14140 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AWQOS ~[3:0]wire~ 0 14141 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXI_AWUSER_WIDTH-1:0]wire~ 0 14142 (_array ~wire ((_range  32)))))
		(_port (_int S_AXI_AWUSER ~[C_AXI_AWUSER_WIDTH-1:0]wire~ 0 14142 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AWVALID ~wire 0 14143 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_AWREADY ~wire 0 14144 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 14146 (_array ~wire ((_range  33)))))
		(_port (_int S_AXI_WDATA ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 14146 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 14147 (_array ~wire ((_range  34)))))
		(_port (_int S_AXI_WSTRB ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 14147 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_WLAST ~wire 0 14148 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXI_WUSER_WIDTH-1:0]wire~ 0 14149 (_array ~wire ((_range  35)))))
		(_port (_int S_AXI_WUSER ~[C_AXI_WUSER_WIDTH-1:0]wire~ 0 14149 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_WVALID ~wire 0 14150 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_WREADY ~wire 0 14151 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int S_AXI_BID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 14153 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int S_AXI_BRESP ~[1:0]wire~ 0 14154 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_AXI_BUSER_WIDTH-1:0]wire~ 0 14155 (_array ~wire ((_range  36)))))
		(_port (_int S_AXI_BUSER ~[C_AXI_BUSER_WIDTH-1:0]wire~ 0 14155 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int S_AXI_BVALID ~wire 0 14156 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int S_AXI_BREADY ~wire 0 14157 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 14159 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARADDR ~[C_AXI_ADDR_WIDTH-1:0]wire~ 0 14160 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARLEN ~[7:0]wire~ 0 14161 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARSIZE ~[2:0]wire~ 0 14162 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARBURST ~[1:0]wire~ 0 14163 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARLOCK ~[1:0]wire~ 0 14164 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARCACHE ~[3:0]wire~ 0 14165 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARPROT ~[2:0]wire~ 0 14166 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARREGION ~[3:0]wire~ 0 14167 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARQOS ~[3:0]wire~ 0 14168 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXI_ARUSER_WIDTH-1:0]wire~ 0 14169 (_array ~wire ((_range  37)))))
		(_port (_int S_AXI_ARUSER ~[C_AXI_ARUSER_WIDTH-1:0]wire~ 0 14169 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARVALID ~wire 0 14170 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_ARREADY ~wire 0 14171 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int S_AXI_RID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 14173 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int S_AXI_RDATA ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 14174 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int S_AXI_RRESP ~[1:0]wire~ 0 14175 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int S_AXI_RLAST ~wire 0 14176 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXI_RUSER_WIDTH-1:0]wire~ 0 14177 (_array ~wire ((_range  38)))))
		(_port (_int S_AXI_RUSER ~[C_AXI_RUSER_WIDTH-1:0]wire~ 0 14177 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int S_AXI_RVALID ~wire 0 14178 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int S_AXI_RREADY ~wire 0 14179 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_AWID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 14182 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_AWADDR ~[C_AXI_ADDR_WIDTH-1:0]wire~ 0 14183 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_AWLEN ~[7:0]wire~ 0 14184 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_AWSIZE ~[2:0]wire~ 0 14185 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_AWBURST ~[1:0]wire~ 0 14186 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_AWLOCK ~[1:0]wire~ 0 14187 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_AWCACHE ~[3:0]wire~ 0 14188 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_AWPROT ~[2:0]wire~ 0 14189 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_AWREGION ~[3:0]wire~ 0 14190 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_AWQOS ~[3:0]wire~ 0 14191 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_AWUSER ~[C_AXI_AWUSER_WIDTH-1:0]wire~ 0 14192 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_AWVALID ~wire 0 14193 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_AWREADY ~wire 0 14194 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14196 (_array ~wire ((_range  39)))))
		(_port (_int M_AXI_WDATA ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14196 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 14197 (_array ~wire ((_range  40)))))
		(_port (_int M_AXI_WSTRB ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 14197 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_WLAST ~wire 0 14198 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_WUSER ~[C_AXI_WUSER_WIDTH-1:0]wire~ 0 14199 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_WVALID ~wire 0 14200 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_WREADY ~wire 0 14201 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_BID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 14203 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_BRESP ~[1:0]wire~ 0 14204 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_BUSER ~[C_AXI_BUSER_WIDTH-1:0]wire~ 0 14205 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_BVALID ~wire 0 14206 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_BREADY ~wire 0 14207 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_ARID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 14209 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_ARADDR ~[C_AXI_ADDR_WIDTH-1:0]wire~ 0 14210 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_ARLEN ~[7:0]wire~ 0 14211 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_ARSIZE ~[2:0]wire~ 0 14212 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_ARBURST ~[1:0]wire~ 0 14213 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_ARLOCK ~[1:0]wire~ 0 14214 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_ARCACHE ~[3:0]wire~ 0 14215 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_ARPROT ~[2:0]wire~ 0 14216 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_ARREGION ~[3:0]wire~ 0 14217 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_ARQOS ~[3:0]wire~ 0 14218 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_ARUSER ~[3:0]wire~ 0 14219 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_ARVALID ~wire 0 14220 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_ARREADY ~wire 0 14221 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 14223 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RDATA ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14224 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RRESP ~[1:0]wire~ 0 14225 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RLAST ~wire 0 14226 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RUSER ~[C_AXI_RUSER_WIDTH-1:0]wire~ 0 14227 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RVALID ~wire 0 14228 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RREADY ~wire 0 14229 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int log2.value ~integer~S 0 14239 (_subprogram log2 (_in)))(_reg integer)(_flags2))
		(_sig (_int log2.log2 ~integer~S 0 14238 (_subprogram log2 (_out)))(_reg integer)(_flags2))
		(_sig (_int sr_AWID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 14269 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_AWADDR ~[C_AXI_ADDR_WIDTH-1:0]wire~ 0 14270 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_AWLEN ~[7:0]wire~ 0 14271 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_AWSIZE ~[2:0]wire~ 0 14272 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_AWBURST ~[1:0]wire~ 0 14273 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_AWLOCK ~[1:0]wire~ 0 14274 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_AWCACHE ~[3:0]wire~ 0 14275 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_AWPROT ~[2:0]wire~ 0 14276 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_AWREGION ~[3:0]wire~ 0 14277 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_AWQOS ~[3:0]wire~ 0 14278 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_AWUSER ~[C_AXI_AWUSER_WIDTH-1:0]wire~ 0 14279 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_AWVALID ~wire 0 14280 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_AWREADY ~wire 0 14281 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_ARID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 14282 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_ARADDR ~[C_AXI_ADDR_WIDTH-1:0]wire~ 0 14283 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_ARLEN ~[7:0]wire~ 0 14284 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_ARSIZE ~[2:0]wire~ 0 14285 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_ARBURST ~[1:0]wire~ 0 14286 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_ARLOCK ~[1:0]wire~ 0 14287 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_ARCACHE ~[3:0]wire~ 0 14288 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_ARPROT ~[2:0]wire~ 0 14289 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_ARREGION ~[3:0]wire~ 0 14290 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_ARQOS ~[3:0]wire~ 0 14291 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_ARUSER ~[C_AXI_ARUSER_WIDTH-1:0]wire~ 0 14292 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_ARVALID ~wire 0 14293 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_ARREADY ~wire 0 14294 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sr_WDATA ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 14296 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sr_WSTRB ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 14297 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sr_WLAST ~wire 0 14298 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sr_WVALID ~wire 0 14299 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sr_WREADY ~wire 0 14300 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mr_RID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 14302 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_RDATA ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14303 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_RRESP ~[1:0]wire~ 0 14304 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_RLAST ~wire 0 14305 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_RUSER ~[C_AXI_RUSER_WIDTH-1:0]wire~ 0 14306 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_RVALID ~wire 0 14307 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_RREADY ~wire 0 14308 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ARESET ~reg 0 14309 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int intl_ARESET ~wire 0 14535 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[size_1{{C_AXI_ID_WIDTH{1'd0}}}:0]wire~ 0 14343 (_array ~wire ((_range  41)))))
		(_sig (_int \1 \ ~[size_1{{C_AXI_ID_WIDTH{1'd0}}}:0]wire~ -1 14343 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_type (_int ~[size_1{{C_S_AXI_DATA_WIDTH{1'd0}}}:0]wire~ 0 14344 (_array ~wire ((_range  42)))))
		(_sig (_int \2 \ ~[size_1{{C_S_AXI_DATA_WIDTH{1'd0}}}:0]wire~ -1 14344 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_type (_int ~[size_1{{C_S_AXI_DATA_WIDTH/8{1'd0}}}:0]wire~ 0 14345 (_array ~wire ((_range  43)))))
		(_sig (_int \3 \ ~[size_1{{C_S_AXI_DATA_WIDTH/8{1'd0}}}:0]wire~ -1 14345 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \4 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \5 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \6 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \7 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \8 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \9 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \10 \ ~[size_1{{C_AXI_ID_WIDTH{1'd0}}}:0]wire~ -1 14395 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_type (_int ~[1:0]reg~ 0 0 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int \11 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b0\))))(_reg)(_flags2))
		(_sig (_int \12 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \13 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \14 \ ~[size_1{{C_AXI_ID_WIDTH{1'd0}}}:0]wire~ -1 14413 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \15 \ ~[size_1{{C_S_AXI_DATA_WIDTH{1'd0}}}:0]wire~ -1 14414 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \16 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b0\))))(_reg)(_flags2))
		(_sig (_int \17 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \18 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \19 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \20 \ ~[size_1{{C_AXI_ID_WIDTH{1'd0}}}:0]wire~ -1 14436 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_type (_int ~[size_1{{C_AXI_ADDR_WIDTH{1'd0}}}:0]wire~ 0 14437 (_array ~wire ((_range  44)))))
		(_sig (_int \21 \ ~[size_1{{C_AXI_ADDR_WIDTH{1'd0}}}:0]wire~ -1 14437 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_type (_int ~[7:0]reg~ 0 0 (_array ~reg ((_dto i 7 i 0)))))
		(_sig (_int \22 \ ~[7:0]reg~ -1 0 (_int (_uni(_cnst \8'b0\))))(_reg)(_flags2))
		(_type (_int ~[2:0]reg~ 0 0 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int \23 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b0\))))(_reg)(_flags2))
		(_sig (_int \24 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b0\))))(_reg)(_flags2))
		(_sig (_int \25 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b0\))))(_reg)(_flags2))
		(_type (_int ~[3:0]reg~ 0 0 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int \26 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b0\))))(_reg)(_flags2))
		(_sig (_int \27 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b0\))))(_reg)(_flags2))
		(_sig (_int \28 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b0\))))(_reg)(_flags2))
		(_sig (_int \29 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b0\))))(_reg)(_flags2))
		(_sig (_int \30 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \31 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \32 \ ~[size_1{{C_AXI_ID_WIDTH{1'd0}}}:0]wire~ -1 14449 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_type (_int ~[size_1{{C_M_AXI_DATA_WIDTH{1'd0}}}:0]wire~ 0 14450 (_array ~wire ((_range  45)))))
		(_sig (_int \33 \ ~[size_1{{C_M_AXI_DATA_WIDTH{1'd0}}}:0]wire~ -1 14450 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_type (_int ~[size_1{{C_M_AXI_DATA_WIDTH/8{1'd0}}}:0]wire~ 0 14451 (_array ~wire ((_range  46)))))
		(_sig (_int \34 \ ~[size_1{{C_M_AXI_DATA_WIDTH/8{1'd0}}}:0]wire~ -1 14451 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \35 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \36 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \37 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \38 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \39 \ ~[size_1{{C_AXI_ID_WIDTH{1'd0}}}:0]wire~ -1 14461 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \40 \ ~[size_1{{C_AXI_ADDR_WIDTH{1'd0}}}:0]wire~ -1 14462 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \41 \ ~[7:0]reg~ -1 0 (_int (_uni(_cnst \8'b0\))))(_reg)(_flags2))
		(_sig (_int \42 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b0\))))(_reg)(_flags2))
		(_sig (_int \43 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b0\))))(_reg)(_flags2))
		(_sig (_int \44 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b0\))))(_reg)(_flags2))
		(_sig (_int \45 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b0\))))(_reg)(_flags2))
		(_sig (_int \46 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b0\))))(_reg)(_flags2))
		(_sig (_int \47 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b0\))))(_reg)(_flags2))
		(_sig (_int \48 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b0\))))(_reg)(_flags2))
		(_sig (_int \49 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \50 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \51 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \52 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \53 \ ~[size_1{{C_AXI_ID_WIDTH{1'd0}}}:0]wire~ -1 14501 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \54 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b0\))))(_reg)(_flags2))
		(_sig (_int \55 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \56 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \57 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_subprogram
			(_int log2 2 0 14238 (_arch (_func)(_trgt(91)(90))(_read(90)(91))))
			(_int ^log2^^ 3 0 14245 (_int (_func)))
			(_int ^log2^^^OUT 4 0 14245 (_int (_func)))
			(_int \<\\log2 \ 5 0 14238 (_int (_func)))

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#14343,14344,14345,14395,14413,14414,14436,14437,14449,14450,14451,14461,14462,14501,14311,14312_0@ (_arch 0 0 14343 (_prcs 0(_ass)(_simple)(_trgt(132)(133)(134)(141)(145)(146)(151)(152)(163)(164)(165)(170)(171)(184)(62)(43))
			)))
			(@ASSIGN#14537_1@ (_arch 1 0 14537 (_prcs 16(_ass)(_simple)(_trgt(131))(_sens(0))
			)))
			(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 17 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit log2 function 0 14238)
	)
	(_inst si_register_slice_inst 0 14314 (_ent . axi_pcie_v2_9_2_axi_register_slice)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_AXI_ID_WIDTH) (C_AXI_ID_WIDTH))
			((C_AXI_ADDR_WIDTH) (C_AXI_ADDR_WIDTH))
			((C_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
			((C_AXI_SUPPORTS_USER_SIGNALS) (C_AXI_SUPPORTS_USER_SIGNALS))
			((C_AXI_AWUSER_WIDTH) (C_AXI_AWUSER_WIDTH))
			((C_AXI_ARUSER_WIDTH) (C_AXI_ARUSER_WIDTH))
			((C_REG_CONFIG_AW) (_code  47))
			((C_REG_CONFIG_AR) (_code  48))
		)
		(_port
			((ARESETN) (ARESETN))
			((ACLK) (ACLK))
			((S_AXI_AWID) (S_AXI_AWID))
			((S_AXI_AWADDR) (S_AXI_AWADDR))
			((S_AXI_AWLEN) (S_AXI_AWLEN))
			((S_AXI_AWSIZE) (S_AXI_AWSIZE))
			((S_AXI_AWBURST) (S_AXI_AWBURST))
			((S_AXI_AWLOCK) (S_AXI_AWLOCK))
			((S_AXI_AWCACHE) (S_AXI_AWCACHE))
			((S_AXI_AWPROT) (S_AXI_AWPROT))
			((S_AXI_AWREGION) (S_AXI_AWREGION))
			((S_AXI_AWQOS) (S_AXI_AWQOS))
			((S_AXI_AWUSER) (S_AXI_AWUSER))
			((S_AXI_AWVALID) (S_AXI_AWVALID))
			((S_AXI_AWREADY) (S_AXI_AWREADY))
			((S_AXI_WID) (\1 \))
			((S_AXI_WDATA) (\2 \))
			((S_AXI_WSTRB) (\3 \))
			((S_AXI_WLAST) (\4 \))
			((S_AXI_WUSER) (\5 \))
			((S_AXI_WVALID) (\6 \))
			((S_AXI_WREADY) (_open))
			((S_AXI_BID) (_open))
			((S_AXI_BRESP) (_open))
			((S_AXI_BUSER) (_open))
			((S_AXI_BVALID) (_open))
			((S_AXI_BREADY) (\7 \))
			((S_AXI_ARID) (S_AXI_ARID))
			((S_AXI_ARADDR) (S_AXI_ARADDR))
			((S_AXI_ARLEN) (S_AXI_ARLEN))
			((S_AXI_ARSIZE) (S_AXI_ARSIZE))
			((S_AXI_ARBURST) (S_AXI_ARBURST))
			((S_AXI_ARLOCK) (S_AXI_ARLOCK))
			((S_AXI_ARCACHE) (S_AXI_ARCACHE))
			((S_AXI_ARPROT) (S_AXI_ARPROT))
			((S_AXI_ARREGION) (S_AXI_ARREGION))
			((S_AXI_ARQOS) (S_AXI_ARQOS))
			((S_AXI_ARUSER) (S_AXI_ARUSER))
			((S_AXI_ARVALID) (S_AXI_ARVALID))
			((S_AXI_ARREADY) (S_AXI_ARREADY))
			((S_AXI_RID) (_open))
			((S_AXI_RDATA) (_open))
			((S_AXI_RRESP) (_open))
			((S_AXI_RLAST) (_open))
			((S_AXI_RUSER) (_open))
			((S_AXI_RVALID) (_open))
			((S_AXI_RREADY) (\8 \))
			((M_AXI_AWID) (sr_AWID))
			((M_AXI_AWADDR) (sr_AWADDR))
			((M_AXI_AWLEN) (sr_AWLEN))
			((M_AXI_AWSIZE) (sr_AWSIZE))
			((M_AXI_AWBURST) (sr_AWBURST))
			((M_AXI_AWLOCK) (sr_AWLOCK))
			((M_AXI_AWCACHE) (sr_AWCACHE))
			((M_AXI_AWPROT) (sr_AWPROT))
			((M_AXI_AWREGION) (sr_AWREGION))
			((M_AXI_AWQOS) (sr_AWQOS))
			((M_AXI_AWUSER) (sr_AWUSER))
			((M_AXI_AWVALID) (sr_AWVALID))
			((M_AXI_AWREADY) (sr_AWREADY))
			((M_AXI_WID) (_open))
			((M_AXI_WDATA) (_open))
			((M_AXI_WSTRB) (_open))
			((M_AXI_WLAST) (_open))
			((M_AXI_WUSER) (_open))
			((M_AXI_WVALID) (_open))
			((M_AXI_WREADY) (\9 \))
			((M_AXI_BID) (\10 \))
			((M_AXI_BRESP) (\11 \))
			((M_AXI_BUSER) (\12 \))
			((M_AXI_BVALID) (\13 \))
			((M_AXI_BREADY) (_open))
			((M_AXI_ARID) (sr_ARID))
			((M_AXI_ARADDR) (sr_ARADDR))
			((M_AXI_ARLEN) (sr_ARLEN))
			((M_AXI_ARSIZE) (sr_ARSIZE))
			((M_AXI_ARBURST) (sr_ARBURST))
			((M_AXI_ARLOCK) (sr_ARLOCK))
			((M_AXI_ARCACHE) (sr_ARCACHE))
			((M_AXI_ARPROT) (sr_ARPROT))
			((M_AXI_ARREGION) (sr_ARREGION))
			((M_AXI_ARQOS) (sr_ARQOS))
			((M_AXI_ARUSER) (sr_ARUSER))
			((M_AXI_ARVALID) (sr_ARVALID))
			((M_AXI_ARREADY) (sr_ARREADY))
			((M_AXI_RID) (\14 \))
			((M_AXI_RDATA) (\15 \))
			((M_AXI_RRESP) (\16 \))
			((M_AXI_RLAST) (\17 \))
			((M_AXI_RUSER) (\18 \))
			((M_AXI_RVALID) (\19 \))
			((M_AXI_RREADY) (_open))
		)
	)
	(_inst mi_register_slice_inst 0 14422 (_ent . axi_pcie_v2_9_2_axi_register_slice)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_AXI_ID_WIDTH) (C_AXI_ID_WIDTH))
			((C_AXI_ADDR_WIDTH) (C_AXI_ADDR_WIDTH))
			((C_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
			((C_AXI_SUPPORTS_USER_SIGNALS) (C_AXI_SUPPORTS_USER_SIGNALS))
			((C_AXI_RUSER_WIDTH) (C_AXI_RUSER_WIDTH))
			((C_REG_CONFIG_R) (_code  49))
		)
		(_port
			((ARESETN) (ARESETN))
			((ACLK) (ACLK))
			((S_AXI_AWID) (\20 \))
			((S_AXI_AWADDR) (\21 \))
			((S_AXI_AWLEN) (\22 \))
			((S_AXI_AWSIZE) (\23 \))
			((S_AXI_AWBURST) (\24 \))
			((S_AXI_AWLOCK) (\25 \))
			((S_AXI_AWCACHE) (\26 \))
			((S_AXI_AWPROT) (\27 \))
			((S_AXI_AWREGION) (\28 \))
			((S_AXI_AWQOS) (\29 \))
			((S_AXI_AWUSER) (\30 \))
			((S_AXI_AWVALID) (\31 \))
			((S_AXI_AWREADY) (_open))
			((S_AXI_WID) (\32 \))
			((S_AXI_WDATA) (\33 \))
			((S_AXI_WSTRB) (\34 \))
			((S_AXI_WLAST) (\35 \))
			((S_AXI_WUSER) (\36 \))
			((S_AXI_WVALID) (\37 \))
			((S_AXI_WREADY) (_open))
			((S_AXI_BID) (_open))
			((S_AXI_BRESP) (_open))
			((S_AXI_BUSER) (_open))
			((S_AXI_BVALID) (_open))
			((S_AXI_BREADY) (\38 \))
			((S_AXI_ARID) (\39 \))
			((S_AXI_ARADDR) (\40 \))
			((S_AXI_ARLEN) (\41 \))
			((S_AXI_ARSIZE) (\42 \))
			((S_AXI_ARBURST) (\43 \))
			((S_AXI_ARLOCK) (\44 \))
			((S_AXI_ARCACHE) (\45 \))
			((S_AXI_ARPROT) (\46 \))
			((S_AXI_ARREGION) (\47 \))
			((S_AXI_ARQOS) (\48 \))
			((S_AXI_ARUSER) (\49 \))
			((S_AXI_ARVALID) (\50 \))
			((S_AXI_ARREADY) (_open))
			((S_AXI_RID) (mr_RID))
			((S_AXI_RDATA) (mr_RDATA))
			((S_AXI_RRESP) (mr_RRESP))
			((S_AXI_RLAST) (mr_RLAST))
			((S_AXI_RUSER) (mr_RUSER))
			((S_AXI_RVALID) (mr_RVALID))
			((S_AXI_RREADY) (mr_RREADY))
			((M_AXI_AWID) (_open))
			((M_AXI_AWADDR) (_open))
			((M_AXI_AWLEN) (_open))
			((M_AXI_AWSIZE) (_open))
			((M_AXI_AWBURST) (_open))
			((M_AXI_AWLOCK) (_open))
			((M_AXI_AWCACHE) (_open))
			((M_AXI_AWPROT) (_open))
			((M_AXI_AWREGION) (_open))
			((M_AXI_AWQOS) (_open))
			((M_AXI_AWUSER) (_open))
			((M_AXI_AWVALID) (_open))
			((M_AXI_AWREADY) (\51 \))
			((M_AXI_WID) (_open))
			((M_AXI_WDATA) (_open))
			((M_AXI_WSTRB) (_open))
			((M_AXI_WLAST) (_open))
			((M_AXI_WUSER) (_open))
			((M_AXI_WVALID) (_open))
			((M_AXI_WREADY) (\52 \))
			((M_AXI_BID) (\53 \))
			((M_AXI_BRESP) (\54 \))
			((M_AXI_BUSER) (\55 \))
			((M_AXI_BVALID) (\56 \))
			((M_AXI_BREADY) (_open))
			((M_AXI_ARID) (_open))
			((M_AXI_ARADDR) (_open))
			((M_AXI_ARLEN) (_open))
			((M_AXI_ARSIZE) (_open))
			((M_AXI_ARBURST) (_open))
			((M_AXI_ARLOCK) (_open))
			((M_AXI_ARCACHE) (_open))
			((M_AXI_ARPROT) (_open))
			((M_AXI_ARREGION) (_open))
			((M_AXI_ARQOS) (_open))
			((M_AXI_ARUSER) (_open))
			((M_AXI_ARVALID) (_open))
			((M_AXI_ARREADY) (\57 \))
			((M_AXI_RID) (M_AXI_RID))
			((M_AXI_RDATA) (M_AXI_RDATA))
			((M_AXI_RRESP) (M_AXI_RRESP))
			((M_AXI_RLAST) (M_AXI_RLAST))
			((M_AXI_RUSER) (M_AXI_RUSER))
			((M_AXI_RVALID) (M_AXI_RVALID))
			((M_AXI_RREADY) (M_AXI_RREADY))
		)
	)
	(_generate USE_WRITE 0 14543 (_vif  (_code 17))
	  (_object
	  	(_sig (_int wr_cmd_valid ~wire 0 14546 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int wr_cmd_fix ~wire 0 14547 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int wr_cmd_modified ~wire 0 14548 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int wr_cmd_complete_wrap ~wire 0 14549 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int wr_cmd_packed_wrap ~wire 0 14550 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 14551 (_array ~wire ((_range  18)))))
	  	(_sig (_int wr_cmd_first_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 14551 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int wr_cmd_next_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 14552 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int wr_cmd_last_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 14553 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int wr_cmd_offset ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 14554 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int wr_cmd_mask ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 14555 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[C_S_AXI_BYTES_LOG:0]wire~ 0 14556 (_array ~wire ((_range  19)))))
	  	(_sig (_int wr_cmd_step ~[C_S_AXI_BYTES_LOG:0]wire~ 0 14556 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[7:0]wire~ 0 14557 (_array ~wire ((_dto i 7 i 0)))))
	  	(_sig (_int wr_cmd_length ~[7:0]wire~ 0 14557 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int wr_cmd_ready ~wire 0 14558 (_arch (_uni)))(_net)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#14683_7@ (_arch 7 0 14683 (_prcs 0(_ass)(_simple)(_trgt(21))(_sens(65))
	  		)))
	  		(@ASSIGN#14684_8@ (_arch 8 0 14684 (_prcs 1(_ass)(_simple)(_trgt(22))(_sens(66))
	  		)))
	  		(@ASSIGN#14685_9@ (_arch 9 0 14685 (_prcs 2(_ass)(_simple)(_trgt(23))(_sens(67))
	  		)))
	  		(@ASSIGN#14686_10@ (_arch 10 0 14686 (_prcs 3(_ass)(_simple)(_trgt(24))(_sens(68))
	  		)))
	  		(@ASSIGN#14687_11@ (_arch 11 0 14687 (_prcs 4(_ass)(_simple)(_trgt(69))(_sens(25))
	  		)))
	  		(@INTERNAL#0_12@ (_int 12 0 0 0 (_prcs 5 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst write_addr_inst 0 14561 (_ent . axi_pcie_v2_9_2_a_upsizer)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_AXI_ID_WIDTH) (C_AXI_ID_WIDTH))
	  		((C_AXI_ADDR_WIDTH) (C_AXI_ADDR_WIDTH))
	  		((C_S_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
	  		((C_M_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
	  		((C_M_AXI_REGISTER) (C_M_AXI_AW_REGISTER))
	  		((C_AXI_SUPPORTS_USER_SIGNALS) (C_AXI_SUPPORTS_USER_SIGNALS))
	  		((C_AXI_AUSER_WIDTH) (C_AXI_AWUSER_WIDTH))
	  		((C_AXI_CHANNEL) (_cnst \0\))
	  		((C_PACKING_LEVEL) (C_PACKING_LEVEL))
	  		((C_SUPPORT_BURSTS) (C_SUPPORT_BURSTS))
	  		((C_SINGLE_THREAD) (C_SINGLE_THREAD))
	  		((C_S_AXI_BYTES_LOG) (C_S_AXI_BYTES_LOG))
	  		((C_M_AXI_BYTES_LOG) (C_M_AXI_BYTES_LOG))
	  	)
	  	(_port
	  		((ARESET) (intl_ARESET))
	  		((ACLK) (ACLK))
	  		((cmd_valid) (wr_cmd_valid))
	  		((cmd_fix) (wr_cmd_fix))
	  		((cmd_modified) (wr_cmd_modified))
	  		((cmd_complete_wrap) (wr_cmd_complete_wrap))
	  		((cmd_packed_wrap) (wr_cmd_packed_wrap))
	  		((cmd_first_word) (wr_cmd_first_word))
	  		((cmd_next_word) (wr_cmd_next_word))
	  		((cmd_last_word) (wr_cmd_last_word))
	  		((cmd_offset) (wr_cmd_offset))
	  		((cmd_mask) (wr_cmd_mask))
	  		((cmd_step) (wr_cmd_step))
	  		((cmd_length) (wr_cmd_length))
	  		((cmd_ready) (wr_cmd_ready))
	  		((S_AXI_AID) (sr_AWID))
	  		((S_AXI_AADDR) (sr_AWADDR))
	  		((S_AXI_ALEN) (sr_AWLEN))
	  		((S_AXI_ASIZE) (sr_AWSIZE))
	  		((S_AXI_ABURST) (sr_AWBURST))
	  		((S_AXI_ALOCK) (sr_AWLOCK))
	  		((S_AXI_ACACHE) (sr_AWCACHE))
	  		((S_AXI_APROT) (sr_AWPROT))
	  		((S_AXI_AREGION) (sr_AWREGION))
	  		((S_AXI_AQOS) (sr_AWQOS))
	  		((S_AXI_AUSER) (sr_AWUSER))
	  		((S_AXI_AVALID) (sr_AWVALID))
	  		((S_AXI_AREADY) (sr_AWREADY))
	  		((M_AXI_AID) (M_AXI_AWID))
	  		((M_AXI_AADDR) (M_AXI_AWADDR))
	  		((M_AXI_ALEN) (M_AXI_AWLEN))
	  		((M_AXI_ASIZE) (M_AXI_AWSIZE))
	  		((M_AXI_ABURST) (M_AXI_AWBURST))
	  		((M_AXI_ALOCK) (M_AXI_AWLOCK))
	  		((M_AXI_ACACHE) (M_AXI_AWCACHE))
	  		((M_AXI_APROT) (M_AXI_AWPROT))
	  		((M_AXI_AREGION) (M_AXI_AWREGION))
	  		((M_AXI_AQOS) (M_AXI_AWQOS))
	  		((M_AXI_AUSER) (M_AXI_AWUSER))
	  		((M_AXI_AVALID) (M_AXI_AWVALID))
	  		((M_AXI_AREADY) (M_AXI_AWREADY))
	  	)
	  )
	  (_inst write_data_inst 0 14630 (_ent . axi_pcie_v2_9_2_w_upsizer)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_S_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
	  		((C_M_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
	  		((C_M_AXI_REGISTER) (_cnst \1\))
	  		((C_AXI_SUPPORTS_USER_SIGNALS) (C_AXI_SUPPORTS_USER_SIGNALS))
	  		((C_AXI_WUSER_WIDTH) (C_AXI_WUSER_WIDTH))
	  		((C_PACKING_LEVEL) (C_PACKING_LEVEL))
	  		((C_SUPPORT_BURSTS) (C_SUPPORT_BURSTS))
	  		((C_S_AXI_BYTES_LOG) (C_S_AXI_BYTES_LOG))
	  		((C_M_AXI_BYTES_LOG) (C_M_AXI_BYTES_LOG))
	  		((C_RATIO) (C_RATIO))
	  		((C_RATIO_LOG) (C_RATIO_LOG))
	  	)
	  	(_port
	  		((ARESET) (intl_ARESET))
	  		((ACLK) (ACLK))
	  		((cmd_valid) (wr_cmd_valid))
	  		((cmd_fix) (wr_cmd_fix))
	  		((cmd_modified) (wr_cmd_modified))
	  		((cmd_complete_wrap) (wr_cmd_complete_wrap))
	  		((cmd_packed_wrap) (wr_cmd_packed_wrap))
	  		((cmd_first_word) (wr_cmd_first_word))
	  		((cmd_next_word) (wr_cmd_next_word))
	  		((cmd_last_word) (wr_cmd_last_word))
	  		((cmd_offset) (wr_cmd_offset))
	  		((cmd_mask) (wr_cmd_mask))
	  		((cmd_step) (wr_cmd_step))
	  		((cmd_length) (wr_cmd_length))
	  		((cmd_ready) (wr_cmd_ready))
	  		((S_AXI_WDATA) (S_AXI_WDATA))
	  		((S_AXI_WSTRB) (S_AXI_WSTRB))
	  		((S_AXI_WLAST) (S_AXI_WLAST))
	  		((S_AXI_WUSER) (S_AXI_WUSER))
	  		((S_AXI_WVALID) (S_AXI_WVALID))
	  		((S_AXI_WREADY) (S_AXI_WREADY))
	  		((M_AXI_WDATA) (M_AXI_WDATA))
	  		((M_AXI_WSTRB) (M_AXI_WSTRB))
	  		((M_AXI_WLAST) (M_AXI_WLAST))
	  		((M_AXI_WUSER) (_open))
	  		((M_AXI_WVALID) (M_AXI_WVALID))
	  		((M_AXI_WREADY) (M_AXI_WREADY))
	  	)
	  )
	)
	(_generate NO_WRITE 0 14689 (_vif  (_code 20))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#14690,14691,14692,14693,14694,14695,14697,14698,14699,14700,14701,14702,14703,14704,14705,14706,14707,14708,14709,14710,14711,14712_13@ (_arch 13 0 14690 (_prcs 0(_ass)(_simple)(_trgt(104)(20)(21)(22)(23)(24)(46)(47)(48)(49)(50)(51)(52)(53)(55)(56)(57)(59)(60)(61)(63)(69))
	  		)))
	  		(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 22 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_READ 0 14722 (_vif  (_code 21))
	  (_object
	  	(_sig (_int rd_cmd_valid ~wire 0 14725 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int rd_cmd_fix ~wire 0 14726 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int rd_cmd_modified ~wire 0 14727 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int rd_cmd_complete_wrap ~wire 0 14728 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int rd_cmd_packed_wrap ~wire 0 14729 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 14730 (_array ~wire ((_range  22)))))
	  	(_sig (_int rd_cmd_first_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 14730 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int rd_cmd_next_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 14731 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int rd_cmd_last_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 14732 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int rd_cmd_offset ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 14733 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int rd_cmd_mask ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 14734 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[C_S_AXI_BYTES_LOG:0]wire~ 0 14735 (_array ~wire ((_range  23)))))
	  	(_sig (_int rd_cmd_step ~[C_S_AXI_BYTES_LOG:0]wire~ 0 14735 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[7:0]wire~ 0 14736 (_array ~wire ((_dto i 7 i 0)))))
	  	(_sig (_int rd_cmd_length ~[7:0]wire~ 0 14736 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int rd_cmd_ready ~wire 0 14737 (_arch (_uni)))(_net)(_flags1))
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst read_addr_inst 0 14740 (_ent . axi_pcie_v2_9_2_a_upsizer)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_AXI_ID_WIDTH) (C_AXI_ID_WIDTH))
	  		((C_AXI_ADDR_WIDTH) (C_AXI_ADDR_WIDTH))
	  		((C_S_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
	  		((C_M_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
	  		((C_M_AXI_REGISTER) (C_M_AXI_AR_REGISTER))
	  		((C_AXI_SUPPORTS_USER_SIGNALS) (C_AXI_SUPPORTS_USER_SIGNALS))
	  		((C_AXI_AUSER_WIDTH) (C_AXI_ARUSER_WIDTH))
	  		((C_AXI_CHANNEL) (_cnst \1\))
	  		((C_PACKING_LEVEL) (C_PACKING_LEVEL))
	  		((C_SUPPORT_BURSTS) (C_SUPPORT_BURSTS))
	  		((C_SINGLE_THREAD) (C_SINGLE_THREAD))
	  		((C_S_AXI_BYTES_LOG) (C_S_AXI_BYTES_LOG))
	  		((C_M_AXI_BYTES_LOG) (C_M_AXI_BYTES_LOG))
	  	)
	  	(_port
	  		((ARESET) (intl_ARESET))
	  		((ACLK) (ACLK))
	  		((cmd_valid) (rd_cmd_valid))
	  		((cmd_fix) (rd_cmd_fix))
	  		((cmd_modified) (rd_cmd_modified))
	  		((cmd_complete_wrap) (rd_cmd_complete_wrap))
	  		((cmd_packed_wrap) (rd_cmd_packed_wrap))
	  		((cmd_first_word) (rd_cmd_first_word))
	  		((cmd_next_word) (rd_cmd_next_word))
	  		((cmd_last_word) (rd_cmd_last_word))
	  		((cmd_offset) (rd_cmd_offset))
	  		((cmd_mask) (rd_cmd_mask))
	  		((cmd_step) (rd_cmd_step))
	  		((cmd_length) (rd_cmd_length))
	  		((cmd_ready) (rd_cmd_ready))
	  		((S_AXI_AID) (sr_ARID))
	  		((S_AXI_AADDR) (sr_ARADDR))
	  		((S_AXI_ALEN) (sr_ARLEN))
	  		((S_AXI_ASIZE) (sr_ARSIZE))
	  		((S_AXI_ABURST) (sr_ARBURST))
	  		((S_AXI_ALOCK) (sr_ARLOCK))
	  		((S_AXI_ACACHE) (sr_ARCACHE))
	  		((S_AXI_APROT) (sr_ARPROT))
	  		((S_AXI_AREGION) (sr_ARREGION))
	  		((S_AXI_AQOS) (sr_ARQOS))
	  		((S_AXI_AUSER) (sr_ARUSER))
	  		((S_AXI_AVALID) (sr_ARVALID))
	  		((S_AXI_AREADY) (sr_ARREADY))
	  		((M_AXI_AID) (M_AXI_ARID))
	  		((M_AXI_AADDR) (M_AXI_ARADDR))
	  		((M_AXI_ALEN) (M_AXI_ARLEN))
	  		((M_AXI_ASIZE) (M_AXI_ARSIZE))
	  		((M_AXI_ABURST) (M_AXI_ARBURST))
	  		((M_AXI_ALOCK) (M_AXI_ARLOCK))
	  		((M_AXI_ACACHE) (M_AXI_ARCACHE))
	  		((M_AXI_APROT) (M_AXI_ARPROT))
	  		((M_AXI_AREGION) (M_AXI_ARREGION))
	  		((M_AXI_AQOS) (M_AXI_ARQOS))
	  		((M_AXI_AUSER) (M_AXI_ARUSER(_range 24)))
	  		((M_AXI_AVALID) (M_AXI_ARVALID))
	  		((M_AXI_AREADY) (M_AXI_ARREADY))
	  	)
	  )
	  (_inst read_data_inst 0 14809 (_ent . axi_pcie_v2_9_2_r_upsizer)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_AXI_ID_WIDTH) (C_AXI_ID_WIDTH))
	  		((C_S_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
	  		((C_M_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
	  		((C_S_AXI_REGISTER) (C_S_AXI_R_REGISTER))
	  		((C_AXI_SUPPORTS_USER_SIGNALS) (C_AXI_SUPPORTS_USER_SIGNALS))
	  		((C_AXI_RUSER_WIDTH) (C_AXI_RUSER_WIDTH))
	  		((C_PACKING_LEVEL) (C_PACKING_LEVEL))
	  		((C_SUPPORT_BURSTS) (C_SUPPORT_BURSTS))
	  		((C_S_AXI_BYTES_LOG) (C_S_AXI_BYTES_LOG))
	  		((C_M_AXI_BYTES_LOG) (C_M_AXI_BYTES_LOG))
	  		((C_RATIO) (C_RATIO))
	  		((C_RATIO_LOG) (C_RATIO_LOG))
	  	)
	  	(_port
	  		((ARESET) (intl_ARESET))
	  		((ACLK) (ACLK))
	  		((cmd_valid) (rd_cmd_valid))
	  		((cmd_fix) (rd_cmd_fix))
	  		((cmd_modified) (rd_cmd_modified))
	  		((cmd_complete_wrap) (rd_cmd_complete_wrap))
	  		((cmd_packed_wrap) (rd_cmd_packed_wrap))
	  		((cmd_first_word) (rd_cmd_first_word))
	  		((cmd_next_word) (rd_cmd_next_word))
	  		((cmd_last_word) (rd_cmd_last_word))
	  		((cmd_offset) (rd_cmd_offset))
	  		((cmd_mask) (rd_cmd_mask))
	  		((cmd_step) (rd_cmd_step))
	  		((cmd_length) (rd_cmd_length))
	  		((cmd_ready) (rd_cmd_ready))
	  		((S_AXI_RID) (S_AXI_RID))
	  		((S_AXI_RDATA) (S_AXI_RDATA))
	  		((S_AXI_RRESP) (S_AXI_RRESP))
	  		((S_AXI_RLAST) (S_AXI_RLAST))
	  		((S_AXI_RUSER) (_open))
	  		((S_AXI_RVALID) (S_AXI_RVALID))
	  		((S_AXI_RREADY) (S_AXI_RREADY))
	  		((M_AXI_RID) (mr_RID))
	  		((M_AXI_RDATA) (mr_RDATA))
	  		((M_AXI_RRESP) (mr_RRESP))
	  		((M_AXI_RLAST) (mr_RLAST))
	  		((M_AXI_RUSER) (mr_RUSER))
	  		((M_AXI_RVALID) (mr_RVALID))
	  		((M_AXI_RREADY) (mr_RREADY))
	  	)
	  )
	)
	(_generate NO_READ 0 14864 (_vif  (_code 25))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#14865,14866,14867,14868,14869,14870,14872,14873,14874,14875,14876,14877,14878,14879,14880,14881,14882,14883_15@ (_arch 15 0 14865 (_prcs 0(_ass)(_simple)(_trgt(117)(39)(40)(41)(42)(44)(70)(71)(72)(73)(74)(75)(76)(77)(79)(80)(81)(129))
	  		)))
	  		(@INTERNAL#0_16@ (_int 16 0 0 0 (_prcs 18 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_axi_upsizer 54 -1)

)
V 000066 55 57888         1580965250113 axi_pcie_v2_9_2_w_upsizer
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_w_upsizer 0 47459(axi_pcie_v2_9_2_w_upsizer 0 47459))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 139))
	(_code 3036363438676d2566326260236a683635356637363332)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 47461 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 47461 \"rtl"\ (_ent -1 (_string \V"rtl"\))))
		(_type (_int ~vector~1 0 47463 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_DATA_WIDTH ~vector~1 0 47463 \32'h00000020\ (_ent -1 (_cnst \32'h020\))))
		(_type (_int ~vector~2 0 47467 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~2 0 47467 \32'h00000040\ (_ent -1 (_cnst \32'h040\))))
		(_type (_int ~vector~3 0 47472 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_M_AXI_REGISTER ~vector~3 0 47472 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~4 0 47475 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_SUPPORTS_USER_SIGNALS ~vector~4 0 47475 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~5 0 47477 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_WUSER_WIDTH ~vector~5 0 47477 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~6 0 47480 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_PACKING_LEVEL ~vector~6 0 47480 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~7 0 47485 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_SUPPORT_BURSTS ~vector~7 0 47485 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~8 0 47488 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_S_AXI_BYTES_LOG ~vector~8 0 47488 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~9 0 47490 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_M_AXI_BYTES_LOG ~vector~9 0 47490 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~10 0 47492 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_RATIO ~vector~10 0 47492 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~11 0 47496 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_RATIO_LOG ~vector~11 0 47496 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~12 0 47552 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_NEVER_PACK ~vector~12 0 47552 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~13 0 47553 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_DEFAULT_PACK ~vector~13 0 47553 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~14 0 47554 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_ALWAYS_PACK ~vector~14 0 47554 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_port (_int ARESET ~wire 0 47499 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ACLK ~wire 0 47500 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int cmd_valid ~wire 0 47503 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_fix ~wire 0 47504 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_modified ~wire 0 47505 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_complete_wrap ~wire 0 47506 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_packed_wrap ~wire 0 47507 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 47508 (_array ~wire ((_range  332)))))
		(_port (_int cmd_first_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 47508 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_next_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 47509 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_last_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 47510 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_offset ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 47511 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_mask ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 47512 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_BYTES_LOG:0]wire~ 0 47513 (_array ~wire ((_range  333)))))
		(_port (_int cmd_step ~[C_S_AXI_BYTES_LOG:0]wire~ 0 47513 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 47514 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int cmd_length ~[7:0]wire~ 0 47514 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_ready ~wire 0 47515 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 47518 (_array ~wire ((_range  334)))))
		(_port (_int S_AXI_WDATA ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 47518 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 47519 (_array ~wire ((_range  335)))))
		(_port (_int S_AXI_WSTRB ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 47519 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_WLAST ~wire 0 47520 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXI_WUSER_WIDTH-1:0]wire~ 0 47521 (_array ~wire ((_range  336)))))
		(_port (_int S_AXI_WUSER ~[C_AXI_WUSER_WIDTH-1:0]wire~ 0 47521 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_WVALID ~wire 0 47522 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_WREADY ~wire 0 47523 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 47526 (_array ~wire ((_range  337)))))
		(_port (_int M_AXI_WDATA ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 47526 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 47527 (_array ~wire ((_range  338)))))
		(_port (_int M_AXI_WSTRB ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 47527 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_WLAST ~wire 0 47528 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_WUSER ~[C_AXI_WUSER_WIDTH-1:0]wire~ 0 47529 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_WVALID ~wire 0 47530 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXI_WREADY ~wire 0 47531 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int sel_first_word ~wire 0 47567 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int first_word ~wire 0 47568 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int current_word_1 ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 47569 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int current_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 47570 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int current_word_adjusted ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 47571 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_RATIO-1:0]wire~ 0 47572 (_array ~wire ((_range  339)))))
		(_sig (_int current_word_idx ~[C_RATIO-1:0]wire~ 0 47572 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int last_beat ~wire 0 47573 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int last_word ~wire 0 47574 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int last_word_extra_carry ~wire 0 47575 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_step_i ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 47576 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pre_next_word_i ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 47579 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pre_next_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 47580 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pre_next_word_1 ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 47581 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int next_word_i ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 47582 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int next_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 47583 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int first_mi_word ~wire 0 47586 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int length_counter_1 ~[7:0]wire~ 0 47587 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[7:0]reg~ 0 47588 (_array ~reg ((_dto i 7 i 0)))))
		(_sig (_int length_counter ~[7:0]reg~ 0 47588 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_length_counter ~[7:0]wire~ 0 47589 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int store_in_wrap_buffer_enabled ~wire 0 47592 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int store_in_wrap_buffer ~wire 0 47593 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ARESET_or_store_in_wrap_buffer ~wire 0 47594 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int use_wrap_buffer ~wire 0 47595 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wrap_buffer_available ~reg 0 47596 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int first_si_in_mi ~wire 0 47599 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_next_wrap ~wire 0 47602 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_next_wrap_qual ~wire 0 47603 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_next_wrap_valid ~wire 0 47604 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_next_wrap_pop ~wire 0 47605 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_next_wrap_last ~wire 0 47606 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_next_wrap_stall ~wire 0 47607 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_last_word ~wire 0 47608 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_rest ~wire 0 47609 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_rest_qual ~wire 0 47610 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_rest_valid ~wire 0 47611 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_rest_pop ~wire 0 47612 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_rest_last ~wire 0 47613 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_rest_stall ~wire 0 47614 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_completed ~wire 0 47615 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_completed_qualified ~wire 0 47616 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_ready_i ~wire 0 47617 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pop_si_data ~wire 0 47618 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pop_mi_data_i ~wire 0 47619 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pop_mi_data ~wire 0 47620 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mi_stalling ~wire 0 47621 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int S_AXI_WREADY_I ~wire 0 47624 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int use_expander_data ~wire 0 47627 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wdata_qualifier ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 47628 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wstrb_qualifier ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 47629 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wrap_qualifier ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 47630 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wdata_buffer_i ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 47631 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wstrb_buffer_i ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 47632 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH-1:0]reg~ 0 47633 (_array ~reg ((_range  340)))))
		(_sig (_int wdata_buffer_q ~[C_M_AXI_DATA_WIDTH-1:0]reg~ 0 47633 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH/8-1:0]reg~ 0 47634 (_array ~reg ((_range  341)))))
		(_sig (_int wstrb_buffer_q ~[C_M_AXI_DATA_WIDTH/8-1:0]reg~ 0 47634 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int wdata_buffer ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 47635 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wstrb_buffer ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 47636 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_AXI_WUSER_WIDTH-1:0]reg~ 0 47637 (_array ~reg ((_range  342)))))
		(_sig (_int M_AXI_WUSER_II ~[C_AXI_WUSER_WIDTH-1:0]reg~ 0 47637 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int wdata_last_word_mux ~[C_M_AXI_DATA_WIDTH-1:0]reg~ 0 47638 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int wstrb_last_word_mux ~[C_M_AXI_DATA_WIDTH/8-1:0]reg~ 0 47639 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int wdata_wrap_buffer_cmb ~[C_M_AXI_DATA_WIDTH-1:0]reg~ 0 47640 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int wstrb_wrap_buffer_cmb ~[C_M_AXI_DATA_WIDTH/8-1:0]reg~ 0 47641 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int wdata_wrap_buffer_q ~[C_M_AXI_DATA_WIDTH-1:0]reg~ 0 47642 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int wstrb_wrap_buffer_q ~[C_M_AXI_DATA_WIDTH/8-1:0]reg~ 0 47643 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int wdata_wrap_buffer ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 47644 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wstrb_wrap_buffer ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 47645 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_AXI_WDATA_cmb ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 47648 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_AXI_WDATA_q ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 47649 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_AXI_WDATA_I ~[C_M_AXI_DATA_WIDTH-1:0]reg~ 0 47650 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int M_AXI_WSTRB_cmb ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 47651 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_AXI_WSTRB_q ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 47652 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_AXI_WSTRB_I ~[C_M_AXI_DATA_WIDTH/8-1:0]reg~ 0 47653 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int M_AXI_WLAST_I ~wire 0 47654 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_AXI_WUSER_I ~[C_AXI_WUSER_WIDTH-1:0]reg~ 0 47655 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int M_AXI_WVALID_I ~wire 0 47656 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_AXI_WREADY_I ~wire 0 47657 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#47904_0@ (_arch 0 0 47904 (_prcs 0(_ass)(_simple)(_trgt(72))(_sens(71)(2))
			)))
			(@ASSIGN#47905_1@ (_arch 1 0 47905 (_prcs 1(_ass)(_simple)(_trgt(20))(_sens(72))
			)))
			(@ASSIGN#47943_2@ (_arch 2 0 47943 (_prcs 2(_ass)(_simple)(_trgt(14))(_sens(67))
			)))
			(@ASSIGN#47946_3@ (_arch 3 0 47946 (_prcs 3(_ass)(_simple)(_trgt(98))(_sens(17))
			)))
			(@ASSIGN#47979_4@ (_arch 4 0 47979 (_prcs 4(_ass)(_simple)(_trgt(27))(_sens(28)(3))
			)))
			(@ASSIGN#47981_5@ (_arch 5 0 47981 (_prcs 5(_ass)(_simple)(_trgt(30))(_sens(27)(7)(29))
			)))
			(@ASSIGN#48037_6@ (_arch 6 0 48037 (_prcs 6(_ass)(_simple)(_trgt(41))(_sens(40)(11))
			)))
			(@ASSIGN#48038_7@ (_arch 7 0 48038 (_prcs 7(_ass)(_simple)(_trgt(38))(_sens(37)(11))
			)))
			(@ASSIGN#48042_8@ (_arch 8 0 48042 (_prcs 8(_ass)(_simple)(_trgt(31))(_sens(27)(7)(10)(29))
			)))
			(@ALWAYS#48163_9@ (_arch 9 0 48163 (_prcs 9(_trgt(44))(_read)(_sens(13)(43)(42))
				(_need_init)
			)))
			(@ASSIGN#48358_10@ (_arch 10 0 48358 (_prcs 10(_ass)(_simple)(_trgt(46))(_sens(6)(50)(2))
			)))
			(@ASSIGN#48359_11@ (_arch 11 0 48359 (_prcs 11(_ass)(_simple)(_trgt(47))(_sens(46)(19))
			)))
			(@ASSIGN#48360_12@ (_arch 12 0 48360 (_prcs 12(_ass)(_simple)(_trgt(48))(_sens(47)(0))
			)))
			(@ALWAYS#48402_13@ (_arch 13 0 48402 (_prcs 13(_trgt(50))(_read(0)(47)(65)(67))(_sens(1))(_dssslclk(1))(_edge 35)
			)))
			(@ASSIGN#48433_14@ (_arch 14 0 48433 (_prcs 14(_ass)(_simple)(_trgt(51))(_sens(3)(28)(4)(30))
			)))
			(@ALWAYS#48436_15@ (_arch 15 0 48436 (_prcs 15(_trgt(99))(_read)(_sens(18)(83)(51))
				(_need_init)
			)))
			(@ALWAYS#48450_16@ (_arch 16 0 48450 (_prcs 16(_trgt(83))(_read(0)(51)(68)(18))(_sens(1))(_dssslclk(1))(_edge 35)
			)))
			(@ASSIGN#48487_17@ (_arch 17 0 48487 (_prcs 17(_ass)(_simple)(_trgt(73))(_sens(4)(2))
			)))
			(@INTERNAL#0_18@ (_int 18 0 0 0 (_prcs 18 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate USE_LARGE_UPSIZING 0 47679 (_vif  (_code 220))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#47680_19@ (_arch 19 0 47680 (_prcs 0(_ass)(_simple)(_trgt(36))(_sens(12))
	  		)))
	  		(@INTERNAL#0_20@ (_int 20 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate NO_LARGE_UPSIZING 0 47681 (_vif  (_code 221))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#47682_21@ (_arch 21 0 47682 (_prcs 0(_ass)(_simple)(_trgt(36))(_sens(12))
	  		)))
	  		(@INTERNAL#0_22@ (_int 22 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_RTL_WORD_COMPLETED 0 47688 (_vif  (_code 222))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#47696_23@ (_arch 23 0 47696 (_prcs 0(_ass)(_simple)(_trgt(65))(_sens(3)(5)(41)(34)(4))
	  		)))
	  		(@ASSIGN#47698_24@ (_arch 24 0 47698 (_prcs 1(_ass)(_simple)(_trgt(66))(_sens(65)(2)(46))
	  		)))
	  		(@ASSIGN#47704_25@ (_arch 25 0 47704 (_prcs 2(_ass)(_simple)(_trgt(52))(_sens(3)(5)(41))
	  		)))
	  		(@ASSIGN#47705_26@ (_arch 26 0 47705 (_prcs 3(_ass)(_simple)(_trgt(53))(_sens(52)(2)(46))
	  		)))
	  		(@ASSIGN#47706_27@ (_arch 27 0 47706 (_prcs 4(_ass)(_simple)(_trgt(54))(_sens(53)(19))
	  		)))
	  		(@ASSIGN#47707,47709_28@ (_arch 28 0 47707 (_prcs 5(_ass)(_simple)(_trgt(55)(57))(_sens(54)(101))
	  		)))
	  		(@ASSIGN#47708_29@ (_arch 29 0 47708 (_prcs 6(_ass)(_simple)(_trgt(56))(_sens(55)(98))
	  		)))
	  		(@ASSIGN#47712_30@ (_arch 30 0 47712 (_prcs 8(_ass)(_simple)(_trgt(58))(_sens(3)(34))
	  		)))
	  		(@ASSIGN#47713_31@ (_arch 31 0 47713 (_prcs 9(_ass)(_simple)(_trgt(59))(_sens(58)(3)(4))
	  		)))
	  		(@ASSIGN#47714_32@ (_arch 32 0 47714 (_prcs 10(_ass)(_simple)(_trgt(60))(_sens(59)(2)(46))
	  		)))
	  		(@ASSIGN#47715_33@ (_arch 33 0 47715 (_prcs 11(_ass)(_simple)(_trgt(61))(_sens(60)(19))
	  		)))
	  		(@ASSIGN#47716,47718_34@ (_arch 34 0 47716 (_prcs 12(_ass)(_simple)(_trgt(62)(64))(_sens(61)(101))
	  		)))
	  		(@ASSIGN#47717_35@ (_arch 35 0 47717 (_prcs 13(_ass)(_simple)(_trgt(63))(_sens(62)(98))
	  		)))
	  		(@INTERNAL#0_36@ (_int 36 0 0 0 (_prcs 15 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA_WORD_COMPLETED 0 47720 (_vif  (_code 223))
	  (_object
	  	(_sig (_int next_word_wrap ~wire 0 47722 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int sel_word_complete_next_wrap ~wire 0 47723 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int sel_word_complete_next_wrap_qual ~wire 0 47724 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int sel_word_complete_next_wrap_stall ~wire 0 47725 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int sel_last_word ~wire 0 47727 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int sel_word_complete_rest ~wire 0 47728 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int sel_word_complete_rest_qual ~wire 0 47729 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int sel_word_complete_rest_stall ~wire 0 47730 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#47749_37@ (_arch 37 0 47749 (_prcs 0(_ass)(_simple)(_trgt(103))(_sens(3)(5))
	  		)))
	  		(@ASSIGN#47761,47841_38@ (_arch 38 0 47761 (_prcs 1(_ass)(_simple)(_trgt(104)(108))(_sens(2)(46))
	  		)))
	  		(@ASSIGN#47793,47873_39@ (_arch 39 0 47793 (_prcs 2(_ass)(_simple)(_trgt(105)(109))(_sens(101))
	  		)))
	  		(@ASSIGN#47817_40@ (_arch 40 0 47817 (_prcs 3(_ass)(_simple)(_trgt(106))(_sens(3))
	  		)))
	  		(@ASSIGN#47829_41@ (_arch 41 0 47829 (_prcs 4(_ass)(_simple)(_trgt(107))(_sens(3)(4))
	  		)))
	  		(@ASSIGN#47896_42@ (_arch 42 0 47896 (_prcs 7(_ass)(_simple)(_trgt(65))(_sens(52)(59))
	  		)))
	  		(@ASSIGN#47898_43@ (_arch 43 0 47898 (_prcs 8(_ass)(_simple)(_trgt(66))(_sens(53)(60))
	  		)))
	  		(@INTERNAL#0_44@ (_int 44 0 0 0 (_prcs 9 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst next_word_wrap_inst 0 47735 (_ent . axi_pcie_v2_9_2_comparator_sel_static)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_VALUE) (_code  224))
	  		((C_DATA_WIDTH) (C_M_AXI_BYTES_LOG))
	  	)
	  	(_port
	  		((CIN) (\1 \))
	  		((S) (sel_first_word))
	  		((A) (pre_next_word_1))
	  		((B) (cmd_next_word))
	  		((COUT) (next_word_wrap))
	  	)
	  )
	  (_inst word_complete_next_wrap_inst 0 47751 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (next_word_wrap))
	  		((S) (sel_word_complete_next_wrap))
	  		((COUT) (word_complete_next_wrap))
	  	)
	  )
	  (_inst word_complete_next_wrap_valid_inst 0 47763 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (word_complete_next_wrap))
	  		((S) (sel_word_complete_next_wrap_qual))
	  		((COUT) (word_complete_next_wrap_qual))
	  	)
	  )
	  (_inst word_complete_next_wrap_qual_inst 0 47773 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (word_complete_next_wrap_qual))
	  		((S) (S_AXI_WVALID))
	  		((COUT) (word_complete_next_wrap_valid))
	  	)
	  )
	  (_inst word_complete_next_wrap_pop_inst 0 47783 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (word_complete_next_wrap_valid))
	  		((S) (M_AXI_WREADY_I))
	  		((COUT) (word_complete_next_wrap_pop))
	  	)
	  )
	  (_inst word_complete_next_wrap_stall_inst 0 47795 (_ent . axi_pcie_v2_9_2_carry_latch_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (word_complete_next_wrap_valid))
	  		((I) (sel_word_complete_next_wrap_stall))
	  		((O) (word_complete_next_wrap_stall))
	  	)
	  )
	  (_inst word_complete_next_wrap_last_inst 0 47805 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (word_complete_next_wrap_pop))
	  		((S) (M_AXI_WLAST_I))
	  		((COUT) (word_complete_next_wrap_last))
	  	)
	  )
	  (_inst last_word_inst_2 0 47819 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (last_word_extra_carry))
	  		((S) (sel_last_word))
	  		((COUT) (word_complete_last_word))
	  	)
	  )
	  (_inst pop_si_data_inst 0 47831 (_ent . axi_pcie_v2_9_2_carry_or)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (word_complete_last_word))
	  		((S) (sel_word_complete_rest))
	  		((COUT) (word_complete_rest))
	  	)
	  )
	  (_inst word_complete_rest_valid_inst 0 47843 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (word_complete_rest))
	  		((S) (sel_word_complete_rest_qual))
	  		((COUT) (word_complete_rest_qual))
	  	)
	  )
	  (_inst word_complete_rest_qual_inst 0 47853 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (word_complete_rest_qual))
	  		((S) (S_AXI_WVALID))
	  		((COUT) (word_complete_rest_valid))
	  	)
	  )
	  (_inst word_complete_rest_pop_inst 0 47863 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (word_complete_rest_valid))
	  		((S) (M_AXI_WREADY_I))
	  		((COUT) (word_complete_rest_pop))
	  	)
	  )
	  (_inst word_complete_rest_stall_inst 0 47875 (_ent . axi_pcie_v2_9_2_carry_latch_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (word_complete_rest_valid))
	  		((I) (sel_word_complete_rest_stall))
	  		((O) (word_complete_rest_stall))
	  	)
	  )
	  (_inst word_complete_rest_last_inst 0 47885 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (word_complete_rest_pop))
	  		((S) (M_AXI_WLAST_I))
	  		((COUT) (word_complete_rest_last))
	  	)
	  )
	)
	(_generate USE_RTL_M_WVALID 0 47909 (_vif  (_code 225))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#47910_45@ (_arch 45 0 47910 (_prcs 0(_ass)(_simple)(_trgt(100))(_sens(19)(66))
	  		)))
	  		(@INTERNAL#0_46@ (_int 46 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA_M_WVALID 0 47912 (_vif  (_code 226))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#47914_47@ (_arch 47 0 47914 (_prcs 0(_ass)(_simple)(_trgt(100))(_sens(54)(61))
	  		)))
	  		(@INTERNAL#0_48@ (_int 48 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_REGISTER_SI_POP 0 47921 (_vif  (_code 227))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#47922_49@ (_arch 49 0 47922 (_prcs 0(_ass)(_simple)(_trgt(68))(_sens(19)(71)(2))
	  		)))
	  		(@INTERNAL#0_50@ (_int 50 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate NO_REGISTER_SI_POP 0 47923 (_vif  (_code 228))
	  (_generate USE_RTL_POP_SI 0 47924 (_vif  (_code 229))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#47925_51@ (_arch 51 0 47925 (_prcs 0(_ass)(_simple)(_trgt(68))(_sens(19)(72))
	    		)))
	    		(@INTERNAL#0_52@ (_int 52 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate USE_FPGA_POP_SI 0 47926 (_vif  (_code 230))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#47928_53@ (_arch 53 0 47928 (_prcs 0(_ass)(_simple)(_trgt(68))(_sens(57)(64)(2)(19))
	    		)))
	    		(@INTERNAL#0_54@ (_int 54 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate USE_RTL_CMD_READY 0 47935 (_vif  (_code 231))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#47936_55@ (_arch 55 0 47936 (_prcs 0(_ass)(_simple)(_trgt(67))(_sens(2)(98)(69))
	  		)))
	  		(@INTERNAL#0_56@ (_int 56 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA_CMD_READY 0 47938 (_vif  (_code 232))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#47939_57@ (_arch 57 0 47939 (_prcs 0(_ass)(_simple)(_trgt(67))(_sens(56)(63))
	  		)))
	  		(@INTERNAL#0_58@ (_int 58 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_RTL_NEXT_WORD 0 47984 (_vif  (_code 233))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#47987_59@ (_arch 59 0 47987 (_prcs 0(_ass)(_simple)(_trgt(37))(_sens(40)(36))
	  		)))
	  		(@ASSIGN#47991_60@ (_arch 60 0 47991 (_prcs 1(_ass)(_simple)(_trgt(40))(_sens(27)(8)(39))
	  		)))
	  		(@INTERNAL#0_61@ (_int 61 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA_NEXT_WORD 0 47993 (_vif  (_code 234))
	  (_generate LUT_LEVEL 0 48001 (_vfor  (_code 235) (_code 236) (_code 237))
	    (_object
	    	(_type (_int ~vector~0 0 47544 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	    	(_gen (_int bit_cnt ~vector~0 0 47544  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	    	(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst LUT6_2_inst 0 48003 (_ent . LUT6_2)
	    	(_gen
	    		((INIT) (_cnst \64'h5A5A_5A66_F0F0_F0CC\))
	    	)
	    	(_port
	    		((O6) (next_sel(_index 238)))
	    		((O5) (next_word_i(_index 239)))
	    		((I0) (cmd_step_i(_index 240)))
	    		((I1) (pre_next_word_1(_index 241)))
	    		((I2) (cmd_next_word(_index 242)))
	    		((I3) (first_word))
	    		((I4) (cmd_fix))
	    		((I5) (\2 \))
	    	)
	    	(_delay (6510615609492959232.000000))
	    )
	    (_inst next_carry_inst 0 48016 (_ent . MUXCY)
	    	(_port
	    		((O) (next_carry_local(_index 243)))
	    		((CI) (next_carry_local(_index 244)))
	    		((DI) (cmd_step_i(_index 240)))
	    		((S) (next_sel(_index 238)))
	    	)
	    )
	    (_inst next_xorcy_inst 0 48024 (_ent . XORCY)
	    	(_port
	    		((O) (pre_next_word_i(_index 245)))
	    		((CI) (next_carry_local(_index 244)))
	    		((LI) (next_sel(_index 238)))
	    	)
	    )
	  )
	  (_object
	  	(_type (_int ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 47994 (_array ~wire ((_range  246)))))
	  	(_sig (_int next_sel ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 47994 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[C_M_AXI_BYTES_LOG:0]wire~ 0 47995 (_array ~wire ((_range  247)))))
	  	(_sig (_int next_carry_local ~[C_M_AXI_BYTES_LOG:0]wire~ 0 47995 (_arch (_uni)))(_net)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#47998_62@ (_arch 62 0 47998 (_prcs 0(_ass)(_simple)(_trgt(112(0)))
	  		)))
	  		(@INTERNAL#0_63@ (_int 63 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate USE_RTL_CURR_WORD 0 48046 (_vif  (_code 248))
	  (_object
	  	(_type (_int ~[C_M_AXI_BYTES_LOG-1:0]reg~ 0 48047 (_array ~reg ((_range  249)))))
	  	(_sig (_int current_word_q ~[C_M_AXI_BYTES_LOG-1:0]reg~ 0 48047 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int first_word_q ~reg 0 48048 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pre_next_word_q ~[C_M_AXI_BYTES_LOG-1:0]reg~ 0 48049 (_arch (_uni)))(_reg)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#48051_64@ (_arch 64 0 48051 (_prcs 0(_trgt(115)(114)(116))(_read(1)(0)(68)(17)(41)(38))
				(_need_init)
	  		)))
	  		(@ASSIGN#48071_65@ (_arch 65 0 48071 (_prcs 1(_ass)(_simple)(_trgt(28))(_sens(115))
	  		)))
	  		(@ASSIGN#48072_66@ (_arch 66 0 48072 (_prcs 2(_ass)(_simple)(_trgt(29))(_sens(114))
	  		)))
	  		(@ASSIGN#48073_67@ (_arch 67 0 48073 (_prcs 3(_ass)(_simple)(_trgt(39))(_sens(116))
	  		)))
	  		(@INTERNAL#0_68@ (_int 68 0 0 0 (_prcs 4 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA_CURR_WORD 0 48075 (_vif  (_code 250))
	  (_generate BIT_LANE 0 48092 (_vfor  (_code 251) (_code 252) (_code 253))
	    (_object
	    	(_type (_int ~vector~1 0 47544 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	    	(_gen (_int bit_cnt ~vector~1 0 47544  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	    	(_sig (_int \3 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_sig (_int \4 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst LUT6_current_inst 0 48093 (_ent . LUT6)
	    	(_gen
	    		((INIT) (_cnst \64'hCCCA_CCCC_CCCC_CCCC\))
	    	)
	    	(_port
	    		((O) (current_word_i(_index 254)))
	    		((I0) (next_word(_index 255)))
	    		((I1) (current_word_1(_index 256)))
	    		((I2) (word_complete_rest_stall))
	    		((I3) (word_complete_next_wrap_stall))
	    		((I4) (cmd_valid))
	    		((I5) (S_AXI_WVALID))
	    	)
	    	(_delay (14756832309014218752.000000))
	    )
	    (_inst FDRE_current_inst 0 48105 (_ent . FDRE)
	    	(_gen
	    		((INIT) (_cnst \1'b0\))
	    	)
	    	(_port
	    		((Q) (current_word_1(_index 256)))
	    		((C) (ACLK))
	    		((CE) (\3 \))
	    		((R) (ARESET))
	    		((D) (current_word_i(_index 254)))
	    	)
	    	(_delay (0.000000))
	    )
	    (_inst LUT6_next_inst 0 48115 (_ent . LUT6)
	    	(_gen
	    		((INIT) (_cnst \64'hCCCA_CCCC_CCCC_CCCC\))
	    	)
	    	(_port
	    		((O) (local_pre_next_word_i(_index 257)))
	    		((I0) (pre_next_word(_index 258)))
	    		((I1) (pre_next_word_1(_index 259)))
	    		((I2) (word_complete_rest_stall))
	    		((I3) (word_complete_next_wrap_stall))
	    		((I4) (cmd_valid))
	    		((I5) (S_AXI_WVALID))
	    	)
	    	(_delay (14756832309014218752.000000))
	    )
	    (_inst FDRE_next_inst 0 48127 (_ent . FDRE)
	    	(_gen
	    		((INIT) (_cnst \1'b0\))
	    	)
	    	(_port
	    		((Q) (pre_next_word_1(_index 259)))
	    		((C) (ACLK))
	    		((CE) (\4 \))
	    		((R) (ARESET))
	    		((D) (local_pre_next_word_i(_index 257)))
	    	)
	    	(_delay (0.000000))
	    )
	  )
	  (_object
	  	(_sig (_int first_word_cmb ~reg 0 48076 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int first_word_i ~wire 0 48077 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 48078 (_array ~wire ((_range  260)))))
	  	(_sig (_int current_word_i ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 48078 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int local_pre_next_word_i ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 48079 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int \5 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#48082_69@ (_arch 69 0 48082 (_prcs 0(_trgt(117))(_read)(_sens(17))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_70@ (_int 70 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst LUT6_first_inst 0 48138 (_ent . LUT6)
	  	(_gen
	  		((INIT) (_cnst \64'hCCCA_CCCC_CCCC_CCCC\))
	  	)
	  	(_port
	  		((O) (first_word_i))
	  		((I0) (first_word_cmb))
	  		((I1) (first_word))
	  		((I2) (word_complete_rest_stall))
	  		((I3) (word_complete_next_wrap_stall))
	  		((I4) (cmd_valid))
	  		((I5) (S_AXI_WVALID))
	  	)
	  	(_delay (14756832309014218752.000000))
	  )
	  (_inst FDSE_first_inst 0 48150 (_ent . FDSE)
	  	(_gen
	  		((INIT) (_cnst \1'b1\))
	  	)
	  	(_port
	  		((Q) (first_word))
	  		((C) (ACLK))
	  		((CE) (\5 \))
	  		((S) (ARESET))
	  		((D) (first_word_i))
	  	)
	  	(_delay (1.000000))
	  )
	)
	(_generate USE_RTL_LENGTH 0 48172 (_vif  (_code 261))
	  (_object
	  	(_type (_int ~[7:0]reg~ 0 48173 (_array ~reg ((_dto i 7 i 0)))))
	  	(_sig (_int length_counter_q ~[7:0]reg~ 0 48173 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int first_mi_word_q ~reg 0 48174 (_arch (_uni)))(_reg)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#48177_71@ (_arch 71 0 48177 (_prcs 0(_ass)(_simple)(_trgt(45))(_sens(44))
	  		)))
	  		(@ALWAYS#48180_72@ (_arch 72 0 48180 (_prcs 1(_trgt(125)(124))(_read(1)(0)(69)(98)(45))
				(_need_init)
	  		)))
	  		(@ASSIGN#48197_73@ (_arch 73 0 48197 (_prcs 2(_ass)(_simple)(_trgt(42))(_sens(125))
	  		)))
	  		(@ASSIGN#48198_74@ (_arch 74 0 48198 (_prcs 3(_ass)(_simple)(_trgt(43))(_sens(124))
	  		)))
	  		(@INTERNAL#0_75@ (_int 75 0 0 0 (_prcs 4 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA_LENGTH 0 48200 (_vif  (_code 262))
	  (_generate BIT_LANE 0 48210 (_vfor  (_code 263) (_code 264) (_code 265))
	    (_object
	    	(_type (_int ~vector~2 0 47544 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	    	(_gen (_int bit_cnt ~vector~2 0 47544  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	    	(_sig (_int \6 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_sig (_int \7 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_sig (_int \8 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_sig (_int \9 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst LUT6_length_inst 0 48212 (_ent . LUT6_2)
	    	(_gen
	    		((INIT) (_cnst \64'h333C_555A_FFF0_FFF0\))
	    	)
	    	(_port
	    		((O6) (length_sel(_index 266)))
	    		((O5) (length_di(_index 267)))
	    		((I0) (length_counter_1(_index 268)))
	    		((I1) (cmd_length(_index 269)))
	    		((I2) (\6 \))
	    		((I3) (\7 \))
	    		((I4) (first_mi_word))
	    		((I5) (\8 \))
	    	)
	    	(_delay (3691919643866365440.000000))
	    )
	    (_inst carry_inst 0 48225 (_ent . MUXCY)
	    	(_port
	    		((O) (length_local_carry(_index 270)))
	    		((CI) (length_local_carry(_index 271)))
	    		((DI) (length_di(_index 267)))
	    		((S) (length_sel(_index 266)))
	    	)
	    )
	    (_inst xorcy_inst 0 48233 (_ent . XORCY)
	    	(_port
	    		((O) (length_counter_ii(_index 272)))
	    		((CI) (length_local_carry(_index 271)))
	    		((LI) (length_sel(_index 266)))
	    	)
	    )
	    (_inst LUT4_inst 0 48240 (_ent . LUT4)
	    	(_gen
	    		((INIT) (_cnst \16'hCCCA\))
	    	)
	    	(_port
	    		((O) (length_counter_i(_index 273)))
	    		((I0) (length_counter_1(_index 268)))
	    		((I1) (length_counter_ii(_index 272)))
	    		((I2) (word_complete_rest_pop))
	    		((I3) (word_complete_next_wrap_pop))
	    	)
	    	(_delay (52426.000000))
	    )
	    (_inst FDRE_length_inst 0 48250 (_ent . FDRE)
	    	(_gen
	    		((INIT) (_cnst \1'b0\))
	    	)
	    	(_port
	    		((Q) (length_counter_1(_index 268)))
	    		((C) (ACLK))
	    		((CE) (\9 \))
	    		((R) (ARESET))
	    		((D) (length_counter_i(_index 273)))
	    	)
	    	(_delay (0.000000))
	    )
	  )
	  (_object
	  	(_type (_int ~[7:0]wire~ 0 48201 (_array ~wire ((_dto i 7 i 0)))))
	  	(_sig (_int length_counter_i ~[7:0]wire~ 0 48201 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int length_counter_ii ~[7:0]wire~ 0 48202 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int length_sel ~[7:0]wire~ 0 48203 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int length_di ~[7:0]wire~ 0 48204 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[8:0]wire~ 0 48205 (_array ~wire ((_dto i 8 i 0)))))
	  	(_sig (_int length_local_carry ~[8:0]wire~ 0 48205 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int first_mi_word_i ~wire 0 48262 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int \10 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \11 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \12 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#48208_76@ (_arch 76 0 48208 (_prcs 0(_ass)(_simple)(_trgt(130(0)))
	  		)))
	  		(@INTERNAL#0_77@ (_int 77 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst LUT6_first_mi_inst 0 48264 (_ent . LUT6)
	  	(_gen
	  		((INIT) (_cnst \64'hAAAC_AAAC_AAAC_AAAC\))
	  	)
	  	(_port
	  		((O) (first_mi_word_i))
	  		((I0) (M_AXI_WLAST_I))
	  		((I1) (first_mi_word))
	  		((I2) (word_complete_rest_pop))
	  		((I3) (word_complete_next_wrap_pop))
	  		((I4) (\10 \))
	  		((I5) (\11 \))
	  	)
	  	(_delay (12298392341016520704.000000))
	  )
	  (_inst FDSE_inst 0 48276 (_ent . FDSE)
	  	(_gen
	  		((INIT) (_cnst \1'b1\))
	  	)
	  	(_port
	  		((Q) (first_mi_word))
	  		((C) (ACLK))
	  		((CE) (\12 \))
	  		((S) (ARESET))
	  		((D) (first_mi_word_i))
	  	)
	  	(_delay (1.000000))
	  )
	)
	(_generate USE_RTL_LAST_WORD 0 48290 (_vif  (_code 274))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#48292_78@ (_arch 78 0 48292 (_prcs 0(_ass)(_simple)(_trgt(33))(_sens(44))
	  		)))
	  		(@ASSIGN#48296_79@ (_arch 79 0 48296 (_prcs 1(_ass)(_simple)(_trgt(34))(_sens(4)(33)(30)(9))
	  		)))
	  		(@INTERNAL#0_80@ (_int 80 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA_LAST_WORD 0 48298 (_vif  (_code 275))
	  (_object
	  	(_sig (_int last_beat_curr_word ~wire 0 48299 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int \13 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst last_beat_inst 0 48301 (_ent . axi_pcie_v2_9_2_comparator_sel_static)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_VALUE) (_cnst \8'b0\))
	  		((C_DATA_WIDTH) (_cnst \8\))
	  	)
	  	(_port
	  		((CIN) (\13 \))
	  		((S) (first_mi_word))
	  		((A) (length_counter_1))
	  		((B) (cmd_length))
	  		((COUT) (last_beat))
	  	)
	  )
	  (_inst last_beat_curr_word_inst 0 48315 (_ent . axi_pcie_v2_9_2_comparator_sel)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_DATA_WIDTH) (C_M_AXI_BYTES_LOG))
	  	)
	  	(_port
	  		((CIN) (last_beat))
	  		((S) (sel_first_word))
	  		((A) (current_word_1))
	  		((B) (cmd_first_word))
	  		((V) (cmd_last_word))
	  		((COUT) (last_beat_curr_word))
	  	)
	  )
	  (_inst last_word_inst 0 48329 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (last_beat_curr_word))
	  		((S) (cmd_modified))
	  		((COUT) (last_word))
	  	)
	  )
	)
	(_generate USE_RTL_USE_WRAP 0 48363 (_vif  (_code 276))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#48364_81@ (_arch 81 0 48364 (_prcs 0(_ass)(_simple)(_trgt(49))(_sens(50)(34))
	  		)))
	  		(@INTERNAL#0_82@ (_int 82 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA_USE_WRAP 0 48366 (_vif  (_code 277))
	  (_object
	  	(_sig (_int last_word_carry ~wire 0 48367 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int \14 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \15 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst last_word_inst2 0 48369 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (last_word))
	  		((S) (\14 \))
	  		((COUT) (last_word_carry))
	  	)
	  )
	  (_inst last_word_inst3 0 48379 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (last_word_carry))
	  		((S) (\15 \))
	  		((COUT) (last_word_extra_carry))
	  	)
	  )
	  (_inst word_complete_next_wrap_stall_inst 0 48389 (_ent . axi_pcie_v2_9_2_carry_latch_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (last_word_carry))
	  		((I) (wrap_buffer_available))
	  		((O) (use_wrap_buffer))
	  	)
	  )
	)
	(_generate WORD_LANE 0 48491 (_vfor  (_code 278) (_code 279) (_code 280))
	  (_generate SINGLE_WORD 0 48494 (_vif  (_code 281))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#48495_83@ (_arch 83 0 48495 (_prcs 0(_ass)(_simple)(_trgt(32(_index 139)))
	    		)))
	    		(@INTERNAL#0_84@ (_int 84 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate MULTIPLE_WORD 0 48496 (_vif  (_code 282))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#48497_85@ (_arch 85 0 48497 (_prcs 0(_ass)(_simple)(_trgt(32(_index 140)))(_sens(31(_range 141)))
	    		)))
	    		(@INTERNAL#0_86@ (_int 86 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate USE_EXPANDER 0 48500 (_vif  (_code 283))
	    (_generate USE_REGISTER 0 48503 (_vif  (_code 284))
	      (_object
	      	(_subprogram

	      	)
	      	(_prcs
	      		(@ALWAYS#48505_87@ (_arch 87 0 48505 (_prcs 0(_trgt(94(_range 142))(97(_range 143))(94(_range 144))(97(_range 146))(97(_range 147)))(_read(1)(0)(68)(15)(32(_index 145))(16))
				(_need_init)
	      		)))
	      		(@INTERNAL#0_88@ (_int 88 0 0 0 (_prcs 1 (_virtual))))
	      	)
	      )
	
	
	      (_defparam
	      )
	    )
	    (_generate NO_REGISTER 0 48526 (_vif  (_code 285))
	      (_object
	      	(_subprogram

	      	)
	      	(_prcs
	      		(@ALWAYS#48527_89@ (_arch 89 0 48527 (_prcs 0(_trgt(94(_range 148))(97(_range 150))(97(_range 151)))(_read(32(_index 149)))(_sens(15)(32)(16))
				(_need_init)
	      		)))
	      		(@INTERNAL#0_90@ (_int 90 0 0 0 (_prcs 1 (_virtual))))
	      	)
	      )
	
	
	      (_defparam
	      )
	    )
	    (_object
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	  )
	  (_generate USE_ALWAYS_PACKER 0 48544 (_vif  (_code 286))
	    (_generate BYTE_LANE 0 48547 (_vfor  (_code 287) (_code 288) (_code 289))
	      (_generate USE_RTL_DATA 0 48549 (_vif  (_code 290))
	        (_generate USE_REGISTER 0 48571 (_vif  (_code 291))
	          (_object
	          	(_subprogram

	          	)
	          	(_prcs
	          		(@ALWAYS#48573_95@ (_arch 95 0 48573 (_prcs 0(_trgt(94(_range 160))(97(_index 161)))(_read(1)(0)(32(_index 162))(16(_index 163))(73)(68)(47)(15(_range 164))(49)(91(_index 161))(90(_range 165))(70))
				(_need_init)
	          		)))
	          		(@INTERNAL#0_96@ (_int 96 0 0 0 (_prcs 1 (_virtual))))
	          	)
	          )
	
	
	          (_defparam
	          )
	        )
	        (_generate NO_REGISTER 0 48598 (_vif  (_code 292))
	          (_object
	          	(_subprogram

	          	)
	          	(_prcs
	          		(@ALWAYS#48601_97@ (_arch 97 0 48601 (_prcs 0(_trgt(79(_range 166))(80(_index 167)))(_read(1)(0)(70)(46)(32(_index 168))(68)(16(_index 169))(15(_range 170)))
				(_need_init)
	          		)))
	          		(@ASSIGN#48617_98@ (_arch 98 0 48617 (_prcs 1(_ass)(_simple)(_trgt(81(_range 171)))(_sens(79(_range 172)))
	          		)))
	          		(@ASSIGN#48619_99@ (_arch 99 0 48619 (_prcs 2(_ass)(_simple)(_trgt(82(_index 173)))(_sens(80(_index 173)))
	          		)))
	          		(@ALWAYS#48622_100@ (_arch 100 0 48622 (_prcs 3(_trgt(84(_range 176))(84(_range 178))(85(_index 179)))(_read(32(_index 174))(16(_index 175))(15(_range 177)))(_sens(73)(15)(16)(32))
				(_need_init)
	          		)))
	          		(@ALWAYS#48643_101@ (_arch 101 0 48643 (_prcs 4(_trgt(97(_index 180))(94(_range 181)))(_read(82(_index 180))(85(_index 180))(91(_index 180))(81(_range 182))(84(_range 183))(90(_range 184)))(_sens(84)(82)(49)(91)(85)(81)(90))
				(_need_init)
	          		)))
	          		(@INTERNAL#0_102@ (_int 102 0 0 0 (_prcs 5 (_virtual))))
	          	)
	          )
	
	
	          (_defparam
	          )
	        )
	        (_object
	        	(_subprogram

	        	)
	        	(_prcs
	        		(@ALWAYS#48551_91@ (_arch 91 0 48551 (_prcs 0(_trgt(88(_range 152))(89(_index 153)))(_read(1)(0)(67)(32(_index 154))(47)(16(_index 155))(15(_range 156)))
				(_need_init)
	        		)))
	        		(@ASSIGN#48567_92@ (_arch 92 0 48567 (_prcs 1(_ass)(_simple)(_trgt(90(_range 157)))(_sens(88(_range 158)))
	        		)))
	        		(@ASSIGN#48569_93@ (_arch 93 0 48569 (_prcs 2(_ass)(_simple)(_trgt(91(_index 159)))(_sens(89(_index 159)))
	        		)))
	        		(@INTERNAL#0_94@ (_int 94 0 0 0 (_prcs 3 (_virtual))))
	        	)
	        )
	
	
	        (_defparam
	        )

	        	(_scope
	        	)
	        	      )
	      (_generate USE_FPGA_DATA 0 48657 (_vif  (_code 293))
	        (_generate BIT_LANE 0 48675 (_vfor  (_code 294) (_code 295) (_code 296))
	          (_object
	          	(_type (_int ~vector~3 0 47544 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	          	(_gen (_int bit_cnt ~vector~3 0 47544  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	          	(_sig (_int \16 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	          	(_subprogram

	          	)
	          )
	
	
	          (_defparam
	          )

	          	(_scope
	          	)
	          	          (_inst FDRE_wdata_inst 0 48676 (_ent . FDRE)
	          	(_gen
	          		((INIT) (_cnst \1'b0\))
	          	)
	          	(_port
	          		((Q) (wdata_wrap_buffer(_index 297)))
	          		((C) (ACLK))
	          		((CE) (\16 \))
	          		((R) (ARESET))
	          		((D) (wdata_wrap_buffer_cmb(_index 298)))
	          	)
	          	(_delay (0.000000))
	          )
	        )
	        (_generate USE_REGISTER 0 48698 (_vif  (_code 299))
	          (_generate BIT_LANE 0 48706 (_vfor  (_code 300) (_code 301) (_code 302))
	            (_object
	            	(_type (_int ~vector~4 0 47544 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	            	(_gen (_int bit_cnt ~vector~4 0 47544  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	            	(_sig (_int \18 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	            	(_subprogram

	            	)
	            )
	
	
	            (_defparam
	            )

	            	(_scope
	            	)
	            	            (_inst LUT6_data_inst 0 48708 (_ent . LUT6)
	            	(_gen
	            		((INIT) (_cnst \64'hF0F0_F0F0_CCCC_00AA\))
	            	)
	            	(_port
	            		((O) (M_AXI_WDATA_cmb(_index 303)))
	            		((I0) (M_AXI_WDATA_q(_index 304)))
	            		((I1) (wdata_wrap_buffer(_index 305)))
	            		((I2) (S_AXI_WDATA(_index 306)))
	            		((I3) (pop_mi_data))
	            		((I4) (wrap_qualifier(_index 307)))
	            		((I5) (wdata_qualifier(_index 308)))
	            	)
	            	(_delay (17361641480532000768.000000))
	            )
	            (_inst FDRE_wdata_inst 0 48720 (_ent . FDRE)
	            	(_gen
	            		((INIT) (_cnst \1'b0\))
	            	)
	            	(_port
	            		((Q) (M_AXI_WDATA_q(_index 304)))
	            		((C) (ACLK))
	            		((CE) (\18 \))
	            		((R) (ARESET))
	            		((D) (M_AXI_WDATA_cmb(_index 303)))
	            	)
	            	(_delay (0.000000))
	            )
	          )
	          (_object
	          	(_sig (_int \19 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	          	(_subprogram

	          	)
	          	(_prcs
	          		(@ASSIGN#48700_105@ (_arch 105 0 48700 (_prcs 0(_ass)(_simple)(_trgt(74(_index 193)))(_sens(32(_index 194))(16(_index 195))(73)(68)(46))
	          		)))
	          		(@ASSIGN#48701_106@ (_arch 106 0 48701 (_prcs 1(_ass)(_simple)(_trgt(75(_index 196)))(_sens(32(_index 197))(16(_index 198))(68)(46))
	          		)))
	          		(@ASSIGN#48704_107@ (_arch 107 0 48704 (_prcs 2(_ass)(_simple)(_trgt(76(_index 199)))(_sens(49)(68)(91(_index 199)))
	          		)))
	          		(@ALWAYS#48754_108@ (_arch 108 0 48754 (_prcs 3(_trgt(94(_range 200))(97(_index 202)))(_read(93(_range 201))(96(_index 202)))(_sens(93)(96))
				(_need_init)
	          		)))
	          		(@INTERNAL#0_109@ (_int 109 0 0 0 (_prcs 4 (_virtual))))
	          	)
	          )
	
	
	          (_defparam
	          )

	          	(_scope
	          	)
	          	          (_inst LUT6_strb_inst 0 48732 (_ent . LUT6)
	          	(_gen
	          		((INIT) (_cnst \64'hF0F0_F0F0_CCCC_00AA\))
	          	)
	          	(_port
	          		((O) (M_AXI_WSTRB_cmb(_index 309)))
	          		((I0) (M_AXI_WSTRB_q(_index 310)))
	          		((I1) (wrap_qualifier(_index 311)))
	          		((I2) (S_AXI_WSTRB(_index 312)))
	          		((I3) (pop_mi_data))
	          		((I4) (wrap_qualifier(_index 311)))
	          		((I5) (wstrb_qualifier(_index 313)))
	          	)
	          	(_delay (17361641480532000768.000000))
	          )
	          (_inst FDRE_wstrb_inst 0 48744 (_ent . FDRE)
	          	(_gen
	          		((INIT) (_cnst \1'b0\))
	          	)
	          	(_port
	          		((Q) (M_AXI_WSTRB_q(_index 310)))
	          		((C) (ACLK))
	          		((CE) (\19 \))
	          		((R) (ARESET))
	          		((D) (M_AXI_WSTRB_cmb(_index 309)))
	          	)
	          	(_delay (0.000000))
	          )
	        )
	        (_generate NO_REGISTER 0 48760 (_vif  (_code 314))
	          (_generate BIT_LANE 0 48768 (_vfor  (_code 315) (_code 316) (_code 317))
	            (_object
	            	(_type (_int ~vector~5 0 47544 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	            	(_gen (_int bit_cnt ~vector~5 0 47544  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	            	(_sig (_int \20 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	            	(_subprogram

	            	)
	            )
	
	
	            (_defparam
	            )

	            	(_scope
	            	)
	            	            (_inst LUT6_data_inst 0 48769 (_ent . LUT6)
	            	(_gen
	            		((INIT) (_cnst \64'hCCCA_CCCC_CCCC_CCCC\))
	            	)
	            	(_port
	            		((O) (wdata_buffer_i(_index 318)))
	            		((I0) (S_AXI_WDATA(_index 319)))
	            		((I1) (wdata_buffer(_index 320)))
	            		((I2) (word_complete_rest_stall))
	            		((I3) (word_complete_next_wrap_stall))
	            		((I4) (wdata_qualifier(_index 321)))
	            		((I5) (S_AXI_WVALID))
	            	)
	            	(_delay (14756832309014218752.000000))
	            )
	            (_inst FDRE_wdata_inst 0 48781 (_ent . FDRE)
	            	(_gen
	            		((INIT) (_cnst \1'b0\))
	            	)
	            	(_port
	            		((Q) (wdata_buffer(_index 320)))
	            		((C) (ACLK))
	            		((CE) (\20 \))
	            		((R) (ARESET))
	            		((D) (wdata_buffer_i(_index 318)))
	            	)
	            	(_delay (0.000000))
	            )
	          )
	          (_object
	          	(_sig (_int \21 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	          	(_subprogram

	          	)
	          	(_prcs
	          		(@ASSIGN#48762_110@ (_arch 110 0 48762 (_prcs 0(_ass)(_simple)(_trgt(74(_index 203)))(_sens(32(_index 204))(2)(16(_index 205)))
	          		)))
	          		(@ASSIGN#48766_111@ (_arch 111 0 48766 (_prcs 1(_ass)(_simple)(_trgt(75(_index 206)))(_sens(32(_index 207))(2)(16(_index 208))(19))
	          		)))
	          		(@ALWAYS#48816_112@ (_arch 112 0 48816 (_prcs 2(_trgt(84(_range 211))(84(_range 213))(85(_index 215)))(_read(32(_index 209))(16(_index 210))(15(_range 212))(81(_range 214))(82(_index 215))(90(_range 216))(91(_index 215)))(_sens(73)(15)(90)(81)(82)(16)(91)(32)(49))
				(_need_init)
	          		)))
	          		(@ALWAYS#48843_113@ (_arch 113 0 48843 (_prcs 3(_trgt(97(_index 217))(94(_range 218)))(_read(85(_index 217))(84(_range 219)))(_sens(85)(84))
				(_need_init)
	          		)))
	          		(@INTERNAL#0_114@ (_int 114 0 0 0 (_prcs 4 (_virtual))))
	          	)
	          )
	
	
	          (_defparam
	          )

	          	(_scope
	          	)
	          	          (_inst LUT6_strb_inst 0 48793 (_ent . LUT6)
	          	(_gen
	          		((INIT) (_cnst \64'h0_0000_0000_AAAE\))
	          	)
	          	(_port
	          		((O) (wstrb_buffer_i(_index 322)))
	          		((I0) (wstrb_buffer(_index 323)))
	          		((I1) (wstrb_qualifier(_index 324)))
	          		((I2) (word_complete_rest_stall))
	          		((I3) (word_complete_next_wrap_stall))
	          		((I4) (word_complete_rest_pop))
	          		((I5) (word_complete_next_wrap_pop))
	          	)
	          	(_delay (43694.000000))
	          )
	          (_inst FDRE_wstrb_inst 0 48805 (_ent . FDRE)
	          	(_gen
	          		((INIT) (_cnst \1'b0\))
	          	)
	          	(_port
	          		((Q) (wstrb_buffer(_index 323)))
	          		((C) (ACLK))
	          		((CE) (\21 \))
	          		((R) (ARESET_or_store_in_wrap_buffer))
	          		((D) (wstrb_buffer_i(_index 322)))
	          	)
	          	(_delay (0.000000))
	          )
	        )
	        (_object
	        	(_sig (_int \17 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	        	(_subprogram

	        	)
	        	(_prcs
	        		(@ALWAYS#48659_103@ (_arch 103 0 48659 (_prcs 0(_trgt(86(_range 185))(87(_index 186))(86(_range 189))(86(_range 191)))(_read(32(_index 187))(16(_index 188))(15(_range 190))(90(_range 192))(91(_index 186)))(_sens(90)(15)(32)(91)(16)(47)(67))
				(_need_init)
	        		)))
	        		(@INTERNAL#0_104@ (_int 104 0 0 0 (_prcs 1 (_virtual))))
	        	)
	        )
	
	
	        (_defparam
	        )

	        	(_scope
	        	)
	        	        (_inst FDRE_wstrb_inst 0 48688 (_ent . FDRE)
	        	(_gen
	        		((INIT) (_cnst \1'b0\))
	        	)
	        	(_port
	        		((Q) (wstrb_wrap_buffer(_index 325)))
	        		((C) (ACLK))
	        		((CE) (\17 \))
	        		((R) (ARESET))
	        		((D) (wstrb_wrap_buffer_cmb(_index 326)))
	        	)
	        	(_delay (0.000000))
	        )
	      )
	      (_object
	      	(_type (_int ~vector~6 0 47543 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	      	(_gen (_int byte_cnt ~vector~6 0 47543  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	      	(_subprogram

	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	    )
	    (_object
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	  )
	  (_object
	  	(_type (_int ~vector~7 0 47540 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	  	(_gen (_int word_cnt ~vector~7 0 47540  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate USE_REGISTER 0 48865 (_vif  (_code 327))
	  (_object
	  	(_sig (_int M_AXI_WLAST_q ~reg 0 48866 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[C_AXI_WUSER_WIDTH-1:0]reg~ 0 48867 (_array ~reg ((_range  328)))))
	  	(_sig (_int M_AXI_WUSER_q ~[C_AXI_WUSER_WIDTH-1:0]reg~ 0 48867 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int M_AXI_WVALID_q ~reg 0 48868 (_arch (_uni)))(_reg)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#48871_115@ (_arch 115 0 48871 (_prcs 0(_trgt(150)(151)(152))(_read(1)(0)(101)(98)(99)(100))
				(_need_init)
	  		)))
	  		(@ASSIGN#48887_116@ (_arch 116 0 48887 (_prcs 1(_ass)(_simple)(_trgt(21))(_sens(94))
	  		)))
	  		(@ASSIGN#48888_117@ (_arch 117 0 48888 (_prcs 2(_ass)(_simple)(_trgt(22))(_sens(97))
	  		)))
	  		(@ASSIGN#48889_118@ (_arch 118 0 48889 (_prcs 3(_ass)(_simple)(_trgt(23))(_sens(150))
	  		)))
	  		(@ASSIGN#48890_119@ (_arch 119 0 48890 (_prcs 4(_ass)(_simple)(_trgt(24))(_sens(151))
	  		)))
	  		(@ASSIGN#48891_120@ (_arch 120 0 48891 (_prcs 5(_ass)(_simple)(_trgt(25))(_sens(152))
	  		)))
	  		(@ASSIGN#48892_121@ (_arch 121 0 48892 (_prcs 6(_ass)(_simple)(_trgt(101))(_sens(152)(26))
	  		)))
	  		(@ASSIGN#48895_122@ (_arch 122 0 48895 (_prcs 7(_ass)(_simple)(_trgt(69))(_sens(100)(101))
	  		)))
	  		(@ASSIGN#48896_123@ (_arch 123 0 48896 (_prcs 8(_ass)(_simple)(_trgt(70))(_sens(152)(101))
	  		)))
	  		(@ASSIGN#48899_124@ (_arch 124 0 48899 (_prcs 9(_ass)(_simple)(_trgt(71))(_sens(152)(101)(46))
	  		)))
	  		(@INTERNAL#0_125@ (_int 125 0 0 0 (_prcs 10 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate NO_REGISTER 0 48901 (_vif  (_code 329))
	  (_generate USE_RTL_POP_MI 0 48912 (_vif  (_code 330))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#48913_135@ (_arch 135 0 48913 (_prcs 0(_ass)(_simple)(_trgt(69))(_sens(100)(101))
	    		)))
	    		(@INTERNAL#0_136@ (_int 136 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate USE_FPGA_POP_MI 0 48915 (_vif  (_code 331))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#48917_137@ (_arch 137 0 48917 (_prcs 0(_ass)(_simple)(_trgt(69))(_sens(55)(62))
	    		)))
	    		(@INTERNAL#0_138@ (_int 138 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#48904_126@ (_arch 126 0 48904 (_prcs 0(_ass)(_simple)(_trgt(21))(_sens(94))
	  		)))
	  		(@ASSIGN#48905_127@ (_arch 127 0 48905 (_prcs 1(_ass)(_simple)(_trgt(22))(_sens(97))
	  		)))
	  		(@ASSIGN#48906_128@ (_arch 128 0 48906 (_prcs 2(_ass)(_simple)(_trgt(23))(_sens(98))
	  		)))
	  		(@ASSIGN#48907_129@ (_arch 129 0 48907 (_prcs 3(_ass)(_simple)(_trgt(24))(_sens(99))
	  		)))
	  		(@ASSIGN#48908_130@ (_arch 130 0 48908 (_prcs 4(_ass)(_simple)(_trgt(25))(_sens(100))
	  		)))
	  		(@ASSIGN#48909_131@ (_arch 131 0 48909 (_prcs 5(_ass)(_simple)(_trgt(101))(_sens(26))
	  		)))
	  		(@ASSIGN#48920_132@ (_arch 132 0 48920 (_prcs 6(_ass)(_simple)(_trgt(70))(_sens(69))
	  		)))
	  		(@ASSIGN#48923_133@ (_arch 133 0 48923 (_prcs 7(_ass)(_simple)(_trgt(71))(_sens(66)(101))
	  		)))
	  		(@INTERNAL#0_134@ (_int 134 0 0 0 (_prcs 8 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_model . axi_pcie_v2_9_2_w_upsizer 411 -1)

)
V 000066 55 33086         1580965250115 axi_pcie_v2_9_2_r_upsizer
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_r_upsizer 0 46101(axi_pcie_v2_9_2_r_upsizer 0 46101))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 90))
	(_code 5056565258070d4506545756430a085655550657565352)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 46103 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 46103 \"rtl"\ (_ent -1 (_string \V"rtl"\))))
		(_type (_int ~vector~1 0 46105 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_ID_WIDTH ~vector~1 0 46105 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~2 0 46108 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_DATA_WIDTH ~vector~2 0 46108 \32'h00000020\ (_ent -1 (_cnst \32'h020\))))
		(_type (_int ~vector~3 0 46112 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~3 0 46112 \32'h00000040\ (_ent -1 (_cnst \32'h040\))))
		(_type (_int ~vector~4 0 46117 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_S_AXI_REGISTER ~vector~4 0 46117 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~5 0 46120 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_SUPPORTS_USER_SIGNALS ~vector~5 0 46120 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~6 0 46122 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXI_RUSER_WIDTH ~vector~6 0 46122 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~7 0 46125 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_PACKING_LEVEL ~vector~7 0 46125 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~8 0 46130 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_SUPPORT_BURSTS ~vector~8 0 46130 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~9 0 46133 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_S_AXI_BYTES_LOG ~vector~9 0 46133 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~10 0 46135 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_M_AXI_BYTES_LOG ~vector~10 0 46135 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~11 0 46137 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_RATIO ~vector~11 0 46137 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~12 0 46141 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_RATIO_LOG ~vector~12 0 46141 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~13 0 46194 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_NEVER_PACK ~vector~13 0 46194 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~14 0 46195 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_DEFAULT_PACK ~vector~14 0 46195 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~15 0 46196 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_ALWAYS_PACK ~vector~15 0 46196 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_port (_int ARESET ~wire 0 46144 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ACLK ~wire 0 46145 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int cmd_valid ~wire 0 46148 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_fix ~wire 0 46149 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_modified ~wire 0 46150 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_complete_wrap ~wire 0 46151 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_packed_wrap ~wire 0 46152 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 46153 (_array ~wire ((_range  137)))))
		(_port (_int cmd_first_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 46153 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_next_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 46154 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_last_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 46155 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_offset ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 46156 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_mask ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 46157 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_BYTES_LOG:0]wire~ 0 46158 (_array ~wire ((_range  138)))))
		(_port (_int cmd_step ~[C_S_AXI_BYTES_LOG:0]wire~ 0 46158 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 46159 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int cmd_length ~[7:0]wire~ 0 46159 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_ready ~wire 0 46160 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_AXI_ID_WIDTH-1:0]wire~ 0 46163 (_array ~wire ((_range  139)))))
		(_port (_int S_AXI_RID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 46163 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 46164 (_array ~wire ((_range  140)))))
		(_port (_int S_AXI_RDATA ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 46164 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]wire~ 0 46165 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int S_AXI_RRESP ~[1:0]wire~ 0 46165 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int S_AXI_RLAST ~wire 0 46166 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_AXI_RUSER_WIDTH-1:0]wire~ 0 46167 (_array ~wire ((_range  141)))))
		(_port (_int S_AXI_RUSER ~[C_AXI_RUSER_WIDTH-1:0]wire~ 0 46167 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int S_AXI_RVALID ~wire 0 46168 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int S_AXI_RREADY ~wire 0 46169 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RID ~[C_AXI_ID_WIDTH-1:0]wire~ 0 46172 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 46173 (_array ~wire ((_range  142)))))
		(_port (_int M_AXI_RDATA ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 46173 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RRESP ~[1:0]wire~ 0 46174 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RLAST ~wire 0 46175 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RUSER ~[C_AXI_RUSER_WIDTH-1:0]wire~ 0 46176 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RVALID ~wire 0 46177 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXI_RREADY ~wire 0 46178 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int sel_first_word ~wire 0 46209 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int first_word ~reg 0 46210 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_M_AXI_BYTES_LOG-1:0]reg~ 0 46211 (_array ~reg ((_range  143)))))
		(_sig (_int current_word_1 ~[C_M_AXI_BYTES_LOG-1:0]reg~ 0 46211 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int current_word_cmb ~[C_M_AXI_BYTES_LOG-1:0]reg~ 0 46212 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int current_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 46213 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int current_word_adjusted ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 46214 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int last_beat ~wire 0 46215 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int last_word ~wire 0 46216 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_step_i ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 46217 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pre_next_word_i ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 46220 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pre_next_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 46221 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int pre_next_word_1 ~[C_M_AXI_BYTES_LOG-1:0]reg~ 0 46222 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_word_i ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 46223 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int next_word ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 46224 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int first_mi_word ~wire 0 46227 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int length_counter_1 ~[7:0]wire~ 0 46228 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[7:0]reg~ 0 46229 (_array ~reg ((_dto i 7 i 0)))))
		(_sig (_int length_counter ~[7:0]reg~ 0 46229 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_length_counter ~[7:0]wire~ 0 46230 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int store_in_wrap_buffer ~wire 0 46233 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int use_wrap_buffer ~reg 0 46234 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int wrap_buffer_available ~reg 0 46235 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_AXI_ID_WIDTH-1:0]reg~ 0 46236 (_array ~reg ((_range  144)))))
		(_sig (_int rid_wrap_buffer ~[C_AXI_ID_WIDTH-1:0]reg~ 0 46236 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[1:0]reg~ 0 46237 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int rresp_wrap_buffer ~[1:0]reg~ 0 46237 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_AXI_RUSER_WIDTH-1:0]reg~ 0 46238 (_array ~reg ((_range  145)))))
		(_sig (_int ruser_wrap_buffer ~[C_AXI_RUSER_WIDTH-1:0]reg~ 0 46238 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_word_wrap ~wire 0 46241 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_next_wrap ~wire 0 46242 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_next_wrap_ready ~wire 0 46243 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_next_wrap_pop ~wire 0 46244 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_last_word ~wire 0 46245 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_rest ~wire 0 46246 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_rest_ready ~wire 0 46247 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_complete_rest_pop ~wire 0 46248 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int word_completed ~wire 0 46249 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_ready_i ~wire 0 46250 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pop_si_data ~wire 0 46251 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pop_mi_data ~wire 0 46252 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int si_stalling ~wire 0 46253 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH-1:0]reg~ 0 46256 (_array ~reg ((_range  146)))))
		(_sig (_int M_AXI_RDATA_I ~[C_M_AXI_DATA_WIDTH-1:0]reg~ 0 46256 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int M_AXI_RLAST_I ~wire 0 46257 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int M_AXI_RVALID_I ~wire 0 46258 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_AXI_RREADY_I ~wire 0 46259 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int S_AXI_RID_I ~[C_AXI_ID_WIDTH-1:0]wire~ 0 46262 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int S_AXI_RDATA_I ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 46263 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int S_AXI_RRESP_I ~[1:0]wire~ 0 46264 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int S_AXI_RLAST_I ~wire 0 46265 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int S_AXI_RUSER_I ~[C_AXI_RUSER_WIDTH-1:0]wire~ 0 46266 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int S_AXI_RVALID_I ~wire 0 46267 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int S_AXI_RREADY_I ~wire 0 46268 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#46436_0@ (_arch 0 0 46436 (_prcs 0(_ass)(_simple)(_trgt(68))(_sens(27)(2))
			)))
			(@ASSIGN#46472_1@ (_arch 1 0 46472 (_prcs 1(_ass)(_simple)(_trgt(75))(_sens(68)(48))
			)))
			(@ASSIGN#46475,46482_2@ (_arch 2 0 46475 (_prcs 2(_ass)(_simple)(_trgt(63)(65))(_sens(75)(76))
			)))
			(@ASSIGN#46478_3@ (_arch 3 0 46478 (_prcs 3(_ass)(_simple)(_trgt(28))(_sens(69))
			)))
			(@ASSIGN#46479_4@ (_arch 4 0 46479 (_prcs 4(_ass)(_simple)(_trgt(14))(_sens(62))
			)))
			(@ASSIGN#46522_5@ (_arch 5 0 46522 (_prcs 6(_ass)(_simple)(_trgt(29))(_sens(30)(3))
			)))
			(@ASSIGN#46524_6@ (_arch 6 0 46524 (_prcs 7(_ass)(_simple)(_trgt(33))(_sens(29)(7)(31))
			)))
			(@ASSIGN#46580_7@ (_arch 7 0 46580 (_prcs 8(_ass)(_simple)(_trgt(42))(_sens(41)(11))
			)))
			(@ASSIGN#46581_8@ (_arch 8 0 46581 (_prcs 9(_ass)(_simple)(_trgt(39))(_sens(38)(11))
			)))
			(@ASSIGN#46584_9@ (_arch 9 0 46584 (_prcs 10(_ass)(_simple)(_trgt(34))(_sens(33)(10))
			)))
			(@ALWAYS#46587_10@ (_arch 10 0 46587 (_prcs 11(_trgt(30)(31)(40))(_read(0)(63)(36)(42)(39))(_sens(1))(_dssslclk(1))(_edge 35)
			)))
			(@ALWAYS#46608_11@ (_arch 11 0 46608 (_prcs 12(_trgt(45))(_read)(_sens(13)(44)(43))
				(_need_init)
			)))
			(@ASSIGN#46617_12@ (_arch 12 0 46617 (_prcs 13(_ass)(_simple)(_trgt(46))(_sens(45))
			)))
			(@ASSIGN#46820_13@ (_arch 13 0 46820 (_prcs 14(_ass)(_simple)(_trgt(47))(_sens(68)(6)(43)(48))
			)))
			(@ALWAYS#46823_14@ (_arch 14 0 46823 (_prcs 15(_trgt(49))(_read(0)(47)(61)(63)(35))(_sens(1))(_dssslclk(1))(_edge 35)
			)))
			(@ALWAYS#46836_15@ (_arch 15 0 46836 (_prcs 16(_trgt(48))(_read(0)(49)(35)(61)(63)(62))(_sens(1))(_dssslclk(1))(_edge 35)
			)))
			(@ALWAYS#46849_16@ (_arch 16 0 46849 (_prcs 17(_trgt(66)(50)(51)(52))(_read(0)(47)(23)(22)(24)(26))(_sens(1))(_dssslclk(1))(_edge 35)
			)))
			(@ASSIGN#46886_17@ (_arch 17 0 46886 (_prcs 18(_ass)(_simple)(_trgt(70))(_sens(48)(50)(22))
			)))
			(@ASSIGN#46889_18@ (_arch 18 0 46889 (_prcs 19(_ass)(_simple)(_trgt(72))(_sens(48)(51)(24))
			)))
			(@ASSIGN#46894_19@ (_arch 19 0 46894 (_prcs 20(_ass)(_simple)(_trgt(74))(_sens(48)(52)(26))
			)))
			(@ASSIGN#46914_20@ (_arch 20 0 46914 (_prcs 21(_ass)(_simple)(_trgt(67))(_sens(25)(48))
			)))
			(@ASSIGN#46917_21@ (_arch 21 0 46917 (_prcs 22(_ass)(_simple)(_trgt(73))(_sens(36))
			)))
			(@INTERNAL#0_22@ (_int 22 0 0 0 (_prcs 23 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate USE_LARGE_UPSIZING 0 46292 (_vif  (_code 91))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#46293_23@ (_arch 23 0 46293 (_prcs 0(_ass)(_simple)(_trgt(37))(_sens(12))
	  		)))
	  		(@INTERNAL#0_24@ (_int 24 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate NO_LARGE_UPSIZING 0 46294 (_vif  (_code 92))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#46295_25@ (_arch 25 0 46295 (_prcs 0(_ass)(_simple)(_trgt(37))(_sens(12))
	  		)))
	  		(@INTERNAL#0_26@ (_int 26 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_RTL_WORD_COMPLETED 0 46301 (_vif  (_code 93))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#46309_27@ (_arch 27 0 46309 (_prcs 0(_ass)(_simple)(_trgt(61))(_sens(2)(3)(5)(42)(36)(48)(4))
	  		)))
	  		(@ASSIGN#46314_28@ (_arch 28 0 46314 (_prcs 1(_ass)(_simple)(_trgt(54))(_sens(3)(5)(42))
	  		)))
	  		(@ASSIGN#46315_29@ (_arch 29 0 46315 (_prcs 2(_ass)(_simple)(_trgt(55))(_sens(54)(68)(65))
	  		)))
	  		(@ASSIGN#46316_30@ (_arch 30 0 46316 (_prcs 3(_ass)(_simple)(_trgt(56))(_sens(55)(68))
	  		)))
	  		(@ASSIGN#46319_31@ (_arch 31 0 46319 (_prcs 4(_ass)(_simple)(_trgt(57))(_sens(3)(36)(48))
	  		)))
	  		(@ASSIGN#46321_32@ (_arch 32 0 46321 (_prcs 5(_ass)(_simple)(_trgt(58))(_sens(57)(3)(4))
	  		)))
	  		(@ASSIGN#46322_33@ (_arch 33 0 46322 (_prcs 6(_ass)(_simple)(_trgt(59))(_sens(58)(68)(65))
	  		)))
	  		(@ASSIGN#46323_34@ (_arch 34 0 46323 (_prcs 7(_ass)(_simple)(_trgt(60))(_sens(59)(68))
	  		)))
	  		(@INTERNAL#0_35@ (_int 35 0 0 0 (_prcs 8 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA_WORD_COMPLETED 0 46325 (_vif  (_code 94))
	  (_object
	  	(_sig (_int sel_word_complete_next_wrap ~wire 0 46327 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int sel_word_completed ~wire 0 46328 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int sel_m_axi_rready ~wire 0 46329 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int sel_word_complete_last_word ~wire 0 46330 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int sel_word_complete_rest ~wire 0 46331 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#46349_36@ (_arch 36 0 46349 (_prcs 0(_ass)(_simple)(_trgt(77))(_sens(3)(5))
	  		)))
	  		(@ASSIGN#46361_37@ (_arch 37 0 46361 (_prcs 1(_ass)(_simple)(_trgt(79))(_sens(2)(76))
	  		)))
	  		(@ASSIGN#46385_38@ (_arch 38 0 46385 (_prcs 2(_ass)(_simple)(_trgt(80))(_sens(3)(48))
	  		)))
	  		(@ASSIGN#46397_39@ (_arch 39 0 46397 (_prcs 3(_ass)(_simple)(_trgt(81))(_sens(3)(4))
	  		)))
	  		(@ASSIGN#46430_40@ (_arch 40 0 46430 (_prcs 4(_ass)(_simple)(_trgt(61))(_sens(54)(58))
	  		)))
	  		(@INTERNAL#0_41@ (_int 41 0 0 0 (_prcs 5 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst next_word_wrap_inst 0 46335 (_ent . axi_pcie_v2_9_2_comparator_sel_static)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_VALUE) (_code  95))
	  		((C_DATA_WIDTH) (C_M_AXI_BYTES_LOG))
	  	)
	  	(_port
	  		((CIN) (\1 \))
	  		((S) (sel_first_word))
	  		((A) (pre_next_word_1))
	  		((B) (cmd_next_word))
	  		((COUT) (next_word_wrap))
	  	)
	  )
	  (_inst word_complete_next_wrap_inst 0 46351 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (next_word_wrap))
	  		((S) (sel_word_complete_next_wrap))
	  		((COUT) (word_complete_next_wrap))
	  	)
	  )
	  (_inst word_complete_next_wrap_ready_inst 0 46363 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (word_complete_next_wrap))
	  		((S) (sel_m_axi_rready))
	  		((COUT) (word_complete_next_wrap_ready))
	  	)
	  )
	  (_inst word_complete_next_wrap_pop_inst 0 46373 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (word_complete_next_wrap_ready))
	  		((S) (M_AXI_RVALID_I))
	  		((COUT) (word_complete_next_wrap_pop))
	  	)
	  )
	  (_inst word_complete_last_word_inst 0 46387 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (last_word))
	  		((S) (sel_word_complete_last_word))
	  		((COUT) (word_complete_last_word))
	  	)
	  )
	  (_inst word_complete_rest_inst 0 46399 (_ent . axi_pcie_v2_9_2_carry_or)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (word_complete_last_word))
	  		((S) (sel_word_complete_rest))
	  		((COUT) (word_complete_rest))
	  	)
	  )
	  (_inst word_complete_rest_ready_inst 0 46409 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (word_complete_rest))
	  		((S) (sel_m_axi_rready))
	  		((COUT) (word_complete_rest_ready))
	  	)
	  )
	  (_inst word_complete_rest_pop_inst 0 46419 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (word_complete_rest_ready))
	  		((S) (M_AXI_RVALID_I))
	  		((COUT) (word_complete_rest_pop))
	  	)
	  )
	)
	(_generate USE_RTL_CTRL 0 46439 (_vif  (_code 96))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#46441_42@ (_arch 42 0 46441 (_prcs 0(_ass)(_simple)(_trgt(69))(_sens(61)(76))
	  		)))
	  		(@ASSIGN#46444_43@ (_arch 43 0 46444 (_prcs 1(_ass)(_simple)(_trgt(64))(_sens(68)(69))
	  		)))
	  		(@ASSIGN#46447_44@ (_arch 44 0 46447 (_prcs 2(_ass)(_simple)(_trgt(62))(_sens(2)(73)(63))
	  		)))
	  		(@INTERNAL#0_45@ (_int 45 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA_CTRL 0 46449 (_vif  (_code 97))
	  (_object
	  	(_sig (_int sel_cmd_ready ~wire 0 46450 (_arch (_uni)))(_net)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#46452_46@ (_arch 46 0 46452 (_prcs 0(_ass)(_simple)(_trgt(69))(_sens(55)(59))
	  		)))
	  		(@ASSIGN#46454_47@ (_arch 47 0 46454 (_prcs 1(_ass)(_simple)(_trgt(64))(_sens(56)(60))
	  		)))
	  		(@ASSIGN#46456_48@ (_arch 48 0 46456 (_prcs 2(_ass)(_simple)(_trgt(83))(_sens(2)(63))
	  		)))
	  		(@INTERNAL#0_49@ (_int 49 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst cmd_ready_inst 0 46458 (_ent . axi_pcie_v2_9_2_carry_latch_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((CIN) (S_AXI_RLAST_I))
	  		((I) (sel_cmd_ready))
	  		((O) (cmd_ready_i))
	  	)
	  )
	)
	(_generate USE_RTL_NEXT_WORD 0 46527 (_vif  (_code 98))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#46530_50@ (_arch 50 0 46530 (_prcs 0(_ass)(_simple)(_trgt(38))(_sens(41)(37))
	  		)))
	  		(@ASSIGN#46534_51@ (_arch 51 0 46534 (_prcs 1(_ass)(_simple)(_trgt(41))(_sens(29)(8)(40))
	  		)))
	  		(@INTERNAL#0_52@ (_int 52 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA_NEXT_WORD 0 46536 (_vif  (_code 99))
	  (_generate LUT_LEVEL 0 46544 (_vfor  (_code 100) (_code 101) (_code 102))
	    (_object
	    	(_type (_int ~vector~0 0 46186 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	    	(_gen (_int bit_cnt ~vector~0 0 46186  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	    	(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst LUT6_2_inst 0 46546 (_ent . LUT6_2)
	    	(_gen
	    		((INIT) (_cnst \64'h5A5A_5A66_F0F0_F0CC\))
	    	)
	    	(_port
	    		((O6) (next_sel(_index 103)))
	    		((O5) (next_word_i(_index 104)))
	    		((I0) (cmd_step_i(_index 105)))
	    		((I1) (pre_next_word_1(_index 106)))
	    		((I2) (cmd_next_word(_index 107)))
	    		((I3) (first_word))
	    		((I4) (cmd_fix))
	    		((I5) (\2 \))
	    	)
	    	(_delay (6510615609492959232.000000))
	    )
	    (_inst next_carry_inst 0 46559 (_ent . MUXCY)
	    	(_port
	    		((O) (next_carry_local(_index 108)))
	    		((CI) (next_carry_local(_index 109)))
	    		((DI) (cmd_step_i(_index 105)))
	    		((S) (next_sel(_index 103)))
	    	)
	    )
	    (_inst next_xorcy_inst 0 46567 (_ent . XORCY)
	    	(_port
	    		((O) (pre_next_word_i(_index 110)))
	    		((CI) (next_carry_local(_index 109)))
	    		((LI) (next_sel(_index 103)))
	    	)
	    )
	  )
	  (_object
	  	(_type (_int ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 46537 (_array ~wire ((_range  111)))))
	  	(_sig (_int next_sel ~[C_M_AXI_BYTES_LOG-1:0]wire~ 0 46537 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[C_M_AXI_BYTES_LOG:0]wire~ 0 46538 (_array ~wire ((_range  112)))))
	  	(_sig (_int next_carry_local ~[C_M_AXI_BYTES_LOG:0]wire~ 0 46538 (_arch (_uni)))(_net)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#46541_53@ (_arch 53 0 46541 (_prcs 0(_ass)(_simple)(_trgt(85(0)))
	  		)))
	  		(@INTERNAL#0_54@ (_int 54 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate USE_RTL_LENGTH 0 46620 (_vif  (_code 113))
	  (_object
	  	(_type (_int ~[7:0]reg~ 0 46621 (_array ~reg ((_dto i 7 i 0)))))
	  	(_sig (_int length_counter_q ~[7:0]reg~ 0 46621 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int first_mi_word_q ~reg 0 46622 (_arch (_uni)))(_reg)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#46624_55@ (_arch 55 0 46624 (_prcs 0(_trgt(88)(87))(_read(1)(0)(64)(25)(46))
				(_need_init)
	  		)))
	  		(@ASSIGN#46641_56@ (_arch 56 0 46641 (_prcs 1(_ass)(_simple)(_trgt(43))(_sens(88))
	  		)))
	  		(@ASSIGN#46642_57@ (_arch 57 0 46642 (_prcs 2(_ass)(_simple)(_trgt(44))(_sens(87))
	  		)))
	  		(@INTERNAL#0_58@ (_int 58 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA_LENGTH 0 46644 (_vif  (_code 114))
	  (_generate BIT_LANE 0 46653 (_vfor  (_code 115) (_code 116) (_code 117))
	    (_object
	    	(_type (_int ~vector~1 0 46186 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	    	(_gen (_int bit_cnt ~vector~1 0 46186  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	    	(_sig (_int \3 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_sig (_int \4 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst LUT6_2_inst 0 46655 (_ent . LUT6_2)
	    	(_gen
	    		((INIT) (_cnst \64'h333C_555A_FFF0_FFF0\))
	    	)
	    	(_port
	    		((O6) (length_sel(_index 118)))
	    		((O5) (length_di(_index 119)))
	    		((I0) (length_counter_1(_index 120)))
	    		((I1) (cmd_length(_index 121)))
	    		((I2) (word_complete_next_wrap_pop))
	    		((I3) (word_complete_rest_pop))
	    		((I4) (first_mi_word))
	    		((I5) (\3 \))
	    	)
	    	(_delay (3691919643866365440.000000))
	    )
	    (_inst and_inst 0 46668 (_ent . MUXCY)
	    	(_port
	    		((O) (length_local_carry(_index 122)))
	    		((CI) (length_local_carry(_index 123)))
	    		((DI) (length_di(_index 119)))
	    		((S) (length_sel(_index 118)))
	    	)
	    )
	    (_inst xorcy_inst 0 46676 (_ent . XORCY)
	    	(_port
	    		((O) (length_counter_i(_index 124)))
	    		((CI) (length_local_carry(_index 123)))
	    		((LI) (length_sel(_index 118)))
	    	)
	    )
	    (_inst FDRE_inst 0 46683 (_ent . FDRE)
	    	(_gen
	    		((INIT) (_cnst \1'b0\))
	    	)
	    	(_port
	    		((Q) (length_counter_1(_index 120)))
	    		((C) (ACLK))
	    		((CE) (\4 \))
	    		((R) (ARESET))
	    		((D) (length_counter_i(_index 124)))
	    	)
	    	(_delay (0.000000))
	    )
	  )
	  (_object
	  	(_type (_int ~[7:0]wire~ 0 46645 (_array ~wire ((_dto i 7 i 0)))))
	  	(_sig (_int length_counter_i ~[7:0]wire~ 0 46645 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int length_sel ~[7:0]wire~ 0 46646 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int length_di ~[7:0]wire~ 0 46647 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[8:0]wire~ 0 46648 (_array ~wire ((_dto i 8 i 0)))))
	  	(_sig (_int length_local_carry ~[8:0]wire~ 0 46648 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int first_mi_word_i ~wire 0 46694 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int \5 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \6 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \7 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#46651_59@ (_arch 59 0 46651 (_prcs 0(_ass)(_simple)(_trgt(92(0)))
	  		)))
	  		(@INTERNAL#0_60@ (_int 60 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst LUT6_cnt_inst 0 46696 (_ent . LUT6)
	  	(_gen
	  		((INIT) (_cnst \64'hAAAC_AAAC_AAAC_AAAC\))
	  	)
	  	(_port
	  		((O) (first_mi_word_i))
	  		((I0) (M_AXI_RLAST))
	  		((I1) (first_mi_word))
	  		((I2) (word_complete_next_wrap_pop))
	  		((I3) (word_complete_rest_pop))
	  		((I4) (\5 \))
	  		((I5) (\6 \))
	  	)
	  	(_delay (12298392341016520704.000000))
	  )
	  (_inst FDRE_inst 0 46708 (_ent . FDSE)
	  	(_gen
	  		((INIT) (_cnst \1'b1\))
	  	)
	  	(_port
	  		((Q) (first_mi_word))
	  		((C) (ACLK))
	  		((CE) (\7 \))
	  		((S) (ARESET))
	  		((D) (first_mi_word_i))
	  	)
	  	(_delay (1.000000))
	  )
	)
	(_generate USE_RTL_LAST_WORD 0 46722 (_vif  (_code 125))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#46724_61@ (_arch 61 0 46724 (_prcs 0(_ass)(_simple)(_trgt(35))(_sens(45))
	  		)))
	  		(@ASSIGN#46730_62@ (_arch 62 0 46730 (_prcs 1(_ass)(_simple)(_trgt(36))(_sens(35)(33)(9)(49)(48))
	  		)))
	  		(@INTERNAL#0_63@ (_int 63 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA_LAST_WORD 0 46732 (_vif  (_code 126))
	  (_generate USE_FPGA_PACK 0 46752 (_vif  (_code 127))
	    (_object
	    	(_sig (_int sel_last_beat ~wire 0 46755 (_arch (_uni)))(_net)(_flags1))
	    	(_sig (_int last_beat_i ~wire 0 46756 (_arch (_uni)))(_net)(_flags1))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#46758_64@ (_arch 64 0 46758 (_prcs 0(_ass)(_simple)(_trgt(102))(_sens(49))
	    		)))
	    		(@INTERNAL#0_65@ (_int 65 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst last_beat_inst_1 0 46760 (_ent . axi_pcie_v2_9_2_carry_and)
	    	(_gen
	    		((C_FAMILY) (C_FAMILY))
	    	)
	    	(_port
	    		((CIN) (last_beat))
	    		((S) (sel_last_beat))
	    		((COUT) (last_beat_i))
	    	)
	    )
	    (_inst last_beat_wrap_inst 0 46770 (_ent . axi_pcie_v2_9_2_carry_or)
	    	(_gen
	    		((C_FAMILY) (C_FAMILY))
	    	)
	    	(_port
	    		((CIN) (last_beat_i))
	    		((S) (use_wrap_buffer))
	    		((COUT) (last_beat_ii))
	    	)
	    )
	  )
	  (_generate NO_PACK 0 46780 (_vif  (_code 128))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#46781_66@ (_arch 66 0 46781 (_prcs 0(_ass)(_simple)(_trgt(100))(_sens(35))
	    		)))
	    		(@INTERNAL#0_67@ (_int 67 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_sig (_int sel_last_word ~wire 0 46734 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int last_beat_ii ~wire 0 46735 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int \8 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst last_beat_inst 0 46738 (_ent . axi_pcie_v2_9_2_comparator_sel_static)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_VALUE) (_cnst \8'b0\))
	  		((C_DATA_WIDTH) (_cnst \8\))
	  	)
	  	(_port
	  		((CIN) (\8 \))
	  		((S) (first_mi_word))
	  		((A) (length_counter_1))
	  		((B) (cmd_length))
	  		((COUT) (last_beat))
	  	)
	  )
	  (_inst last_beat_curr_word_inst 0 46785 (_ent . axi_pcie_v2_9_2_comparator_sel)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_DATA_WIDTH) (C_M_AXI_BYTES_LOG))
	  	)
	  	(_port
	  		((CIN) (last_beat_ii))
	  		((S) (sel_first_word))
	  		((A) (current_word_1))
	  		((B) (cmd_first_word))
	  		((V) (cmd_last_word))
	  		((COUT) (last_word))
	  	)
	  )
	)
	(_generate SINGLE_WORD 0 46898 (_vif  (_code 129))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#46901_68@ (_arch 68 0 46901 (_prcs 0(_ass)(_simple)(_trgt(71))(_sens(48)(66)(23))
	  		)))
	  		(@INTERNAL#0_69@ (_int 69 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate MULTIPLE_WORD 0 46902 (_vif  (_code 130))
	  (_object
	  	(_type (_int ~[C_RATIO_LOG-1:0]wire~ 0 46904 (_array ~wire ((_range  131)))))
	  	(_sig (_int current_index ~[C_RATIO_LOG-1:0]wire~ 0 46904 (_arch (_uni)))(_net)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#46905_70@ (_arch 70 0 46905 (_prcs 0(_ass)(_simple)(_trgt(104))(_sens(34(_range 90)))
	  		)))
	  		(@ASSIGN#46909_71@ (_arch 71 0 46909 (_prcs 1(_ass)(_simple)(_trgt(71))(_sens(48)(66)(104)(23))
	  		)))
	  		(@INTERNAL#0_72@ (_int 72 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_REGISTER 0 46925 (_vif  (_code 132))
	  (_object
	  	(_type (_int ~[C_AXI_ID_WIDTH-1:0]reg~ 0 46926 (_array ~reg ((_range  133)))))
	  	(_sig (_int S_AXI_RID_q ~[C_AXI_ID_WIDTH-1:0]reg~ 0 46926 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[C_S_AXI_DATA_WIDTH-1:0]reg~ 0 46927 (_array ~reg ((_range  134)))))
	  	(_sig (_int S_AXI_RDATA_q ~[C_S_AXI_DATA_WIDTH-1:0]reg~ 0 46927 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[1:0]reg~ 0 46928 (_array ~reg ((_dto i 1 i 0)))))
	  	(_sig (_int S_AXI_RRESP_q ~[1:0]reg~ 0 46928 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int S_AXI_RLAST_q ~reg 0 46929 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[C_AXI_RUSER_WIDTH-1:0]reg~ 0 46930 (_array ~reg ((_range  135)))))
	  	(_sig (_int S_AXI_RUSER_q ~[C_AXI_RUSER_WIDTH-1:0]reg~ 0 46930 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int S_AXI_RVALID_q ~reg 0 46931 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int S_AXI_RREADY_q ~reg 0 46932 (_arch (_uni)))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#46935_73@ (_arch 73 0 46935 (_prcs 0(_trgt(105)(106)(107)(108)(109)(110))(_read(1)(0)(76)(70)(71)(72)(73)(74)(75))
				(_need_init)
	  		)))
	  		(@ASSIGN#46956_74@ (_arch 74 0 46956 (_prcs 1(_ass)(_simple)(_trgt(15))(_sens(105))
	  		)))
	  		(@ASSIGN#46957_75@ (_arch 75 0 46957 (_prcs 2(_ass)(_simple)(_trgt(16))(_sens(106))
	  		)))
	  		(@ASSIGN#46958_76@ (_arch 76 0 46958 (_prcs 3(_ass)(_simple)(_trgt(17))(_sens(107))
	  		)))
	  		(@ASSIGN#46959_77@ (_arch 77 0 46959 (_prcs 4(_ass)(_simple)(_trgt(18))(_sens(108))
	  		)))
	  		(@ASSIGN#46960_78@ (_arch 78 0 46960 (_prcs 5(_ass)(_simple)(_trgt(19))(_sens(109))
	  		)))
	  		(@ASSIGN#46961_79@ (_arch 79 0 46961 (_prcs 6(_ass)(_simple)(_trgt(20))(_sens(110))
	  		)))
	  		(@ASSIGN#46962_80@ (_arch 80 0 46962 (_prcs 7(_ass)(_simple)(_trgt(76))(_sens(110)(21))
	  		)))
	  		(@INTERNAL#0_81@ (_int 81 0 0 0 (_prcs 8 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate NO_REGISTER 0 46964 (_vif  (_code 136))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#46967_82@ (_arch 82 0 46967 (_prcs 0(_ass)(_simple)(_trgt(76))(_sens(21))
	  		)))
	  		(@ASSIGN#46969_83@ (_arch 83 0 46969 (_prcs 1(_ass)(_simple)(_trgt(20))(_sens(75))
	  		)))
	  		(@ASSIGN#46970_84@ (_arch 84 0 46970 (_prcs 2(_ass)(_simple)(_trgt(15))(_sens(70))
	  		)))
	  		(@ASSIGN#46971_85@ (_arch 85 0 46971 (_prcs 3(_ass)(_simple)(_trgt(16))(_sens(71))
	  		)))
	  		(@ASSIGN#46972_86@ (_arch 86 0 46972 (_prcs 4(_ass)(_simple)(_trgt(17))(_sens(72))
	  		)))
	  		(@ASSIGN#46973_87@ (_arch 87 0 46973 (_prcs 5(_ass)(_simple)(_trgt(18))(_sens(73))
	  		)))
	  		(@ASSIGN#46974_88@ (_arch 88 0 46974 (_prcs 6(_ass)(_simple)(_trgt(19))(_sens(74))
	  		)))
	  		(@INTERNAL#0_89@ (_int 89 0 0 0 (_prcs 7 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_r_upsizer 163 -1)

)
V 000071 55 1751          1580965250117 axi_pcie_v2_9_2_carry_latch_or
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_carry_latch_or 0 15945(axi_pcie_v2_9_2_carry_latch_or 0 15945))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 5056565258070d450552400a025659565555065756)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 100ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 15949 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 15949 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_port (_int CIN ~wire 0 15951 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int I ~wire 0 15952 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int O ~wire 0 15953 (_arch (_out)))(_net scalared)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate USE_RTL 0 15982 (_vif  (_code 3))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#15983_1@ (_arch 1 0 15983 (_prcs 0(_ass)(_simple)(_trgt(2))(_sens(0)(1))
	  		)))
	  		(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate USE_FPGA 0 15985 (_vif  (_code 4))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst or2l_inst1 0 15986 (_ent . OR2L)
	  	(_port
	  		((O) (O))
	  		((DI) (CIN))
	  		((SRI) (I))
	  	)
	  )
	)
	(_model . axi_pcie_v2_9_2_carry_latch_or 5 -1)

)
V 000071 55 4969          1580965250119 axi_pcie_v2_9_2_comparator_sel
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_comparator_sel 0 16811(axi_pcie_v2_9_2_comparator_sel 0 16811))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 13))
	(_code 5056565258070d450050400a025659565555065756)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 100ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 16813 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 16813 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 16817 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_DATA_WIDTH ~vector~1 0 16817 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~2 0 16841 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_BITS_PER_LUT ~vector~2 0 16841 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~3 0 16844 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_NUM_LUT ~vector~3 0 16844 \(C_DATA_WIDTH+C_BITS_PER_LUT-1)/C_BITS_PER_LUT\ (_ent -1 (_code 25)))(_cnst l))
		(_type (_int ~vector~4 0 16848 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_FIX_DATA_WIDTH ~vector~4 0 16848 \C_NUM_LUT*C_BITS_PER_LUT>C_DATA_WIDTH?C_NUM_LUT*C_BITS_PER_LUT:C_DATA_WIDTH\ (_ent -1 (_code 26)))(_cnst l))
		(_port (_int CIN ~wire 0 16819 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S ~wire 0 16820 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 16821 (_array ~wire ((_range  27)))))
		(_port (_int A ~[C_DATA_WIDTH-1:0]wire~ 0 16821 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int B ~[C_DATA_WIDTH-1:0]wire~ 0 16822 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int V ~[C_DATA_WIDTH-1:0]wire~ 0 16823 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int COUT ~wire 0 16824 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_FIX_DATA_WIDTH-1:0]wire~ 0 16860 (_array ~wire ((_range  28)))))
		(_sig (_int a_local ~[C_FIX_DATA_WIDTH-1:0]wire~ 0 16860 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int b_local ~[C_FIX_DATA_WIDTH-1:0]wire~ 0 16861 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int v_local ~[C_FIX_DATA_WIDTH-1:0]wire~ 0 16862 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_NUM_LUT-1:0]wire~ 0 16863 (_array ~wire ((_range  29)))))
		(_sig (_int sel ~[C_NUM_LUT-1:0]wire~ 0 16863 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_NUM_LUT:0]wire~ 0 16864 (_array ~wire ((_range  30)))))
		(_sig (_int carry_local ~[C_NUM_LUT:0]wire~ 0 16864 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#16873_0@ (_arch 0 0 16873 (_prcs 0(_ass)(_simple)(_trgt(10(0)))(_sens(0))
			)))
			(@ASSIGN#16908_1@ (_arch 1 0 16908 (_prcs 1(_ass)(_simple)(_trgt(5))(_sens(10(_index 31)))
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate USE_EXTENDED_DATA 0 16876 (_vif  (_code 17))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#16877_3@ (_arch 3 0 16877 (_prcs 0(_ass)(_simple)(_trgt(6))(_sens(2))
	  		)))
	  		(@ASSIGN#16878_4@ (_arch 4 0 16878 (_prcs 1(_ass)(_simple)(_trgt(7))(_sens(3))
	  		)))
	  		(@ASSIGN#16879_5@ (_arch 5 0 16879 (_prcs 2(_ass)(_simple)(_trgt(8))(_sens(4))
	  		)))
	  		(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate NO_EXTENDED_DATA 0 16880 (_vif  (_code 18))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#16881_7@ (_arch 7 0 16881 (_prcs 0(_ass)(_simple)(_trgt(6))(_sens(2))
	  		)))
	  		(@ASSIGN#16882_8@ (_arch 8 0 16882 (_prcs 1(_ass)(_simple)(_trgt(7))(_sens(3))
	  		)))
	  		(@ASSIGN#16883_9@ (_arch 9 0 16883 (_prcs 2(_ass)(_simple)(_trgt(8))(_sens(4))
	  		)))
	  		(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate LUT_LEVEL 0 16887 (_vfor  (_code 19) (_code 20) (_code 21))
	  (_object
	  	(_type (_int ~vector~0 0 16833 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	  	(_gen (_int bit_cnt ~vector~0 0 16833  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#16892_11@ (_arch 11 0 16892 (_prcs 0(_ass)(_simple)(_trgt(9(_index 13)))(_sens(6(_range 14))(8(_range 15))(1)(7(_range 16)))
	  		)))
	  		(@INTERNAL#0_12@ (_int 12 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst compare_inst 0 16895 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((COUT) (carry_local(_index 22)))
	  		((CIN) (carry_local(_index 23)))
	  		((S) (sel(_index 24)))
	  	)
	  )
	)
	(_model . axi_pcie_v2_9_2_comparator_sel 35 -1)

)
V 000078 55 5021          1580965250121 axi_pcie_v2_9_2_comparator_sel_static
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_comparator_sel_static 0 16976(axi_pcie_v2_9_2_comparator_sel_static 0 16976))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 13))
	(_code 5f59595d0108024a0f504f050d5956595a5a095859)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 100ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 16978 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 16978 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 16980 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_VALUE ~vector~1 0 16980 \4'b0000\ (_ent -1 (_cnst \4'b0\))))
		(_type (_int ~vector~2 0 16984 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_DATA_WIDTH ~vector~2 0 16984 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~3 0 17007 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_BITS_PER_LUT ~vector~3 0 17007 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~4 0 17010 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_NUM_LUT ~vector~4 0 17010 \(C_DATA_WIDTH+C_BITS_PER_LUT-1)/C_BITS_PER_LUT\ (_ent -1 (_code 25)))(_cnst l))
		(_type (_int ~vector~5 0 17014 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_FIX_DATA_WIDTH ~vector~5 0 17014 \C_NUM_LUT*C_BITS_PER_LUT>C_DATA_WIDTH?C_NUM_LUT*C_BITS_PER_LUT:C_DATA_WIDTH\ (_ent -1 (_code 26)))(_cnst l))
		(_port (_int CIN ~wire 0 16986 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S ~wire 0 16987 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 16988 (_array ~wire ((_range  27)))))
		(_port (_int A ~[C_DATA_WIDTH-1:0]wire~ 0 16988 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int B ~[C_DATA_WIDTH-1:0]wire~ 0 16989 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int COUT ~wire 0 16990 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_FIX_DATA_WIDTH-1:0]wire~ 0 17026 (_array ~wire ((_range  28)))))
		(_sig (_int a_local ~[C_FIX_DATA_WIDTH-1:0]wire~ 0 17026 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int b_local ~[C_FIX_DATA_WIDTH-1:0]wire~ 0 17027 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int v_local ~[C_FIX_DATA_WIDTH-1:0]wire~ 0 17028 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_NUM_LUT-1:0]wire~ 0 17029 (_array ~wire ((_range  29)))))
		(_sig (_int sel ~[C_NUM_LUT-1:0]wire~ 0 17029 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_NUM_LUT:0]wire~ 0 17030 (_array ~wire ((_range  30)))))
		(_sig (_int carry_local ~[C_NUM_LUT:0]wire~ 0 17030 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#17039_0@ (_arch 0 0 17039 (_prcs 0(_ass)(_simple)(_trgt(9(0)))(_sens(0))
			)))
			(@ASSIGN#17074_1@ (_arch 1 0 17074 (_prcs 1(_ass)(_simple)(_trgt(4))(_sens(9(_index 31)))
			)))
			(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate USE_EXTENDED_DATA 0 17042 (_vif  (_code 17))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#17043_3@ (_arch 3 0 17043 (_prcs 0(_ass)(_simple)(_trgt(5))(_sens(2))
	  		)))
	  		(@ASSIGN#17044_4@ (_arch 4 0 17044 (_prcs 1(_ass)(_simple)(_trgt(6))(_sens(3))
	  		)))
	  		(@ASSIGN#17045_5@ (_arch 5 0 17045 (_prcs 2(_ass)(_simple)(_trgt(7))
	  		)))
	  		(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate NO_EXTENDED_DATA 0 17046 (_vif  (_code 18))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#17047_7@ (_arch 7 0 17047 (_prcs 0(_ass)(_simple)(_trgt(5))(_sens(2))
	  		)))
	  		(@ASSIGN#17048_8@ (_arch 8 0 17048 (_prcs 1(_ass)(_simple)(_trgt(6))(_sens(3))
	  		)))
	  		(@ASSIGN#17049_9@ (_arch 9 0 17049 (_prcs 2(_ass)(_simple)(_trgt(7))
	  		)))
	  		(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate LUT_LEVEL 0 17053 (_vfor  (_code 19) (_code 20) (_code 21))
	  (_object
	  	(_type (_int ~vector~0 0 16999 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	  	(_gen (_int bit_cnt ~vector~0 0 16999  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#17058_11@ (_arch 11 0 17058 (_prcs 0(_ass)(_simple)(_trgt(8(_index 13)))(_sens(5(_range 14))(7(_range 15))(1)(6(_range 16)))
	  		)))
	  		(@INTERNAL#0_12@ (_int 12 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst compare_inst 0 17061 (_ent . axi_pcie_v2_9_2_carry_and)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  	)
	  	(_port
	  		((COUT) (carry_local(_index 22)))
	  		((CIN) (carry_local(_index 23)))
	  		((S) (sel(_index 24)))
	  	)
	  )
	)
	(_model . axi_pcie_v2_9_2_comparator_sel_static 35 -1)

)
V 000079 55 122065        1580965250123 axi_pcie_v2_9_2_enhanced_core_top_wrap
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_enhanced_core_top_wrap 0 17152(axi_pcie_v2_9_2_enhanced_core_top_wrap 0 17152))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 5f59595d0108024a095e5d504c0507595a5a0958595c5d)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 17154 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~0 0 17154 \64\ (_ent -1 (_cnst \64\))))
		(_type (_int ~vector~1 0 17155 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int STRB_WIDTH ~vector~1 0 17155 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~2 0 17157 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BAR0_U ~vector~2 0 17157 \16'hffff\ (_ent -1 (_cnst \16'hffff\))))
		(_type (_int ~vector~3 0 17158 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BAR0_L ~vector~3 0 17158 \16'hffff\ (_ent -1 (_cnst \16'hffff\))))
		(_type (_int ~vector~4 0 17159 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BAR1_U ~vector~4 0 17159 \16'hffff\ (_ent -1 (_cnst \16'hffff\))))
		(_type (_int ~vector~5 0 17160 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BAR1_L ~vector~5 0 17160 \16'hffff\ (_ent -1 (_cnst \16'hffff\))))
		(_type (_int ~vector~6 0 17161 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BAR2_U ~vector~6 0 17161 \16'hffff\ (_ent -1 (_cnst \16'hffff\))))
		(_type (_int ~vector~7 0 17162 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BAR2_L ~vector~7 0 17162 \16'hffff\ (_ent -1 (_cnst \16'hffff\))))
		(_type (_int ~vector~8 0 17163 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BAR3_U ~vector~8 0 17163 \16'hffff\ (_ent -1 (_cnst \16'hffff\))))
		(_type (_int ~vector~9 0 17164 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BAR3_L ~vector~9 0 17164 \16'hffff\ (_ent -1 (_cnst \16'hffff\))))
		(_type (_int ~vector~10 0 17165 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BAR4_U ~vector~10 0 17165 \16'hffff\ (_ent -1 (_cnst \16'hffff\))))
		(_type (_int ~vector~11 0 17166 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BAR4_L ~vector~11 0 17166 \16'hffff\ (_ent -1 (_cnst \16'hffff\))))
		(_type (_int ~vector~12 0 17167 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BAR5_U ~vector~12 0 17167 \16'hffff\ (_ent -1 (_cnst \16'hffff\))))
		(_type (_int ~vector~13 0 17168 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BAR5_L ~vector~13 0 17168 \16'hffff\ (_ent -1 (_cnst \16'hffff\))))
		(_type (_int ~vector~14 0 17170 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CARDBUS_CIS_POINTER ~vector~14 0 17170 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~15 0 17171 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLASS_CODE ~vector~15 0 17171 \24'h060000\ (_ent -1 (_cnst \24'h060000\))))
		(_type (_int ~vector~16 0 17172 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CMD_INTX_IMPLEMENTED ~vector~16 0 17172 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~17 0 17173 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CPL_TIMEOUT_DISABLE_SUPPORTED ~vector~17 0 17173 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~18 0 17174 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CPL_TIMEOUT_RANGES_SUPPORTED ~vector~18 0 17174 \4'h2\ (_ent -1 (_cnst \4'h2\))))
		(_type (_int ~vector~19 0 17176 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_EXT_TAG_SUPPORTED ~vector~19 0 17176 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~20 0 17177 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_MAX_PAYLOAD_SUPPORTED ~vector~20 0 17177 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~21 0 17178 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT ~vector~21 0 17178 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~22 0 17179 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEVICE_ID ~vector~22 0 17179 \16'h6111\ (_ent -1 (_cnst \16'h6111\))))
		(_type (_int ~vector~23 0 17181 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_LANE_REVERSAL ~vector~23 0 17181 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~24 0 17182 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_SCRAMBLING ~vector~24 0 17182 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~25 0 17183 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DSN_BASE_PTR ~vector~25 0 17183 \12'h100\ (_ent -1 (_cnst \12'h100\))))
		(_type (_int ~vector~26 0 17184 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DSN_CAP_NEXTPTR ~vector~26 0 17184 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~27 0 17185 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DSN_CAP_ON ~vector~27 0 17185 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~28 0 17187 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ENABLE_MSG_ROUTE ~vector~28 0 17187 \11'b00000000000\ (_ent -1 (_cnst \11'b0\))))
		(_type (_int ~vector~29 0 17188 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ENABLE_RX_TD_ECRC_TRIM ~vector~29 0 17188 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~30 0 17189 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EXPANSION_ROM_U ~vector~30 0 17189 \16'hffff\ (_ent -1 (_cnst \16'hffff\))))
		(_type (_int ~vector~31 0 17190 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EXPANSION_ROM_L ~vector~31 0 17190 \16'hf001\ (_ent -1 (_cnst \16'hf001\))))
		(_type (_int ~vector~32 0 17191 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EXT_CFG_CAP_PTR ~vector~32 0 17191 \6'h3F\ (_ent -1 (_cnst \6'h3F\))))
		(_type (_int ~vector~33 0 17192 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EXT_CFG_XP_CAP_PTR ~vector~33 0 17192 \10'h3FF\ (_ent -1 (_cnst \10'h3FF\))))
		(_type (_int ~vector~34 0 17193 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int HEADER_TYPE ~vector~34 0 17193 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~35 0 17194 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int INTERRUPT_PIN ~vector~35 0 17194 \8'h1\ (_ent -1 (_cnst \8'h1\))))
		(_type (_int ~vector~36 0 17196 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP ~vector~36 0 17196 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~37 0 17197 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP ~vector~37 0 17197 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~38 0 17198 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_MAX_LINK_SPEED ~vector~38 0 17198 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~39 0 17199 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_MAX_LINK_WIDTH ~vector~39 0 17199 \6'h01\ (_ent -1 (_cnst \6'h01\))))
		(_type (_int ~vector~40 0 17200 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE ~vector~40 0 17200 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~41 0 17202 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CONTROL_RCB ~vector~41 0 17202 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~42 0 17203 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CTRL2_DEEMPHASIS ~vector~42 0 17203 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~43 0 17204 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE ~vector~43 0 17204 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~44 0 17205 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CTRL2_TARGET_LINK_SPEED ~vector~44 0 17205 \4'h0\ (_ent -1 (_cnst \4'h0\))))
		(_type (_int ~vector~45 0 17206 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_STATUS_SLOT_CLOCK_CONFIG ~vector~45 0 17206 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~46 0 17208 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LL_ACK_TIMEOUT ~vector~46 0 17208 \15'h0000\ (_ent -1 (_cnst \15'h0\))))
		(_type (_int ~vector~47 0 17209 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LL_ACK_TIMEOUT_EN ~vector~47 0 17209 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~48 0 17210 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LL_ACK_TIMEOUT_FUNC ~vector~48 0 17210 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~49 0 17211 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LL_REPLAY_TIMEOUT ~vector~49 0 17211 \15'h0026\ (_ent -1 (_cnst \15'h026\))))
		(_type (_int ~vector~50 0 17212 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LL_REPLAY_TIMEOUT_EN ~vector~50 0 17212 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~51 0 17213 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LL_REPLAY_TIMEOUT_FUNC ~vector~51 0 17213 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~52 0 17215 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LTSSM_MAX_LINK_WIDTH ~vector~52 0 17215 \6'h01\ (_ent -1 (_cnst \6'h01\))))
		(_type (_int ~vector~53 0 17216 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_DECODE_ENABLE ~vector~53 0 17216 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~54 0 17217 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_MULTIMSGCAP ~vector~54 0 17217 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~55 0 17218 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_MULTIMSG_EXTENSION ~vector~55 0 17218 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~56 0 17219 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_ON ~vector~56 0 17219 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~57 0 17220 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_PER_VECTOR_MASKING_CAPABLE ~vector~57 0 17220 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~58 0 17221 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_64_BIT_ADDR_CAPABLE ~vector~58 0 17221 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~59 0 17223 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_CAP_ON ~vector~59 0 17223 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~60 0 17224 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_CAP_PBA_BIR ~vector~60 0 17224 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~61 0 17225 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_CAP_PBA_OFFSET ~vector~61 0 17225 \29'h00000000\ (_ent -1 (_cnst \29'h0\))))
		(_type (_int ~vector~62 0 17226 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_CAP_TABLE_BIR ~vector~62 0 17226 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~63 0 17227 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_CAP_TABLE_OFFSET ~vector~63 0 17227 \29'h00000000\ (_ent -1 (_cnst \29'h0\))))
		(_type (_int ~vector~64 0 17228 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_CAP_TABLE_SIZE ~vector~64 0 17228 \11'h000\ (_ent -1 (_cnst \11'h0\))))
		(_type (_int ~vector~65 0 17230 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_DEVICE_PORT_TYPE ~vector~65 0 17230 \4'b0100\ (_ent -1 (_cnst \4'b0100\))))
		(_type (_int ~vector~66 0 17231 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_INT_MSG_NUM ~vector~66 0 17231 \5'h1\ (_ent -1 (_cnst \5'h1\))))
		(_type (_int ~vector~67 0 17232 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_NEXTPTR ~vector~67 0 17232 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~68 0 17233 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_DRP_ENABLE ~vector~68 0 17233 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~69 0 17234 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PIPE_PIPELINE_STAGES ~vector~69 0 17234 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~70 0 17236 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_DSI ~vector~70 0 17236 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~71 0 17237 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_D1SUPPORT ~vector~71 0 17237 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~72 0 17238 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_D2SUPPORT ~vector~72 0 17238 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~73 0 17239 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_NEXTPTR ~vector~73 0 17239 \8'h48\ (_ent -1 (_cnst \8'h48\))))
		(_type (_int ~vector~74 0 17240 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_PMESUPPORT ~vector~74 0 17240 \5'h0F\ (_ent -1 (_cnst \5'h0F\))))
		(_type (_int ~vector~75 0 17241 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CSR_NOSOFTRST ~vector~75 0 17241 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~76 0 17243 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA_SCALE0 ~vector~76 0 17243 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~77 0 17244 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA_SCALE1 ~vector~77 0 17244 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~78 0 17245 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA_SCALE2 ~vector~78 0 17245 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~79 0 17246 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA_SCALE3 ~vector~79 0 17246 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~80 0 17247 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA_SCALE4 ~vector~80 0 17247 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~81 0 17248 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA_SCALE5 ~vector~81 0 17248 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~82 0 17249 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA_SCALE6 ~vector~82 0 17249 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~83 0 17250 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA_SCALE7 ~vector~83 0 17250 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~84 0 17252 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA0 ~vector~84 0 17252 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~85 0 17253 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA1 ~vector~85 0 17253 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~86 0 17254 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA2 ~vector~86 0 17254 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~87 0 17255 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA3 ~vector~87 0 17255 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~88 0 17256 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA4 ~vector~88 0 17256 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~89 0 17257 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA5 ~vector~89 0 17257 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~90 0 17258 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA6 ~vector~90 0 17258 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~91 0 17259 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_DATA7 ~vector~91 0 17259 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~92 0 17261 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REF_CLK_FREQ ~vector~92 0 17261 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~93 0 17262 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REVISION_ID ~vector~93 0 17262 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~94 0 17263 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ROOT_CAP_CRS_SW_VISIBILITY ~vector~94 0 17263 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~95 0 17264 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BIT0 ~vector~95 0 17264 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~96 0 17265 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SUBSYSTEM_ID ~vector~96 0 17265 \16'h0007\ (_ent -1 (_cnst \16'h07\))))
		(_type (_int ~vector~97 0 17266 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SUBSYSTEM_VENDOR_ID ~vector~97 0 17266 \16'h10EE\ (_ent -1 (_cnst \16'h10EE\))))
		(_type (_int ~vector~98 0 17268 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_ATT_BUTTON_PRESENT ~vector~98 0 17268 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~99 0 17269 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_ATT_INDICATOR_PRESENT ~vector~99 0 17269 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~100 0 17270 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_ELEC_INTERLOCK_PRESENT ~vector~100 0 17270 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~101 0 17271 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_HOTPLUG_CAPABLE ~vector~101 0 17271 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~102 0 17272 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_HOTPLUG_SURPRISE ~vector~102 0 17272 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~103 0 17273 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_MRL_SENSOR_PRESENT ~vector~103 0 17273 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~104 0 17274 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_NO_CMD_COMPLETED_SUPPORT ~vector~104 0 17274 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~105 0 17275 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_PHYSICAL_SLOT_NUM ~vector~105 0 17275 \13'h0000\ (_ent -1 (_cnst \13'h0\))))
		(_type (_int ~vector~106 0 17276 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_POWER_CONTROLLER_PRESENT ~vector~106 0 17276 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~107 0 17277 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_POWER_INDICATOR_PRESENT ~vector~107 0 17277 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~108 0 17278 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_SLOT_POWER_LIMIT_SCALE ~vector~108 0 17278 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~109 0 17279 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_SLOT_POWER_LIMIT_VALUE ~vector~109 0 17279 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~110 0 17281 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_RX_RAM_RADDR_LATENCY ~vector~110 0 17281 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~111 0 17282 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_RX_RAM_RDATA_LATENCY ~vector~111 0 17282 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~112 0 17283 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_RX_RAM_WRITE_LATENCY ~vector~112 0 17283 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~113 0 17284 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_TX_RAM_RADDR_LATENCY ~vector~113 0 17284 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~114 0 17285 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_TX_RAM_RDATA_LATENCY ~vector~114 0 17285 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~115 0 17286 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_TX_RAM_WRITE_LATENCY ~vector~115 0 17286 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~116 0 17288 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UPCONFIG_CAPABLE ~vector~116 0 17288 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~117 0 17289 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UPSTREAM_FACING ~vector~117 0 17289 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~118 0 17290 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USER_CLK_FREQ ~vector~118 0 17290 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~119 0 17291 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC_BASE_PTR ~vector~119 0 17291 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~120 0 17292 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC_CAP_NEXTPTR ~vector~120 0 17292 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~121 0 17293 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC_CAP_ON ~vector~121 0 17293 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~122 0 17294 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC_CAP_REJECT_SNOOP_TRANSACTIONS ~vector~122 0 17294 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~123 0 17296 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_CPL_INFINITE ~vector~123 0 17296 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~124 0 17297 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_RX_RAM_LIMIT ~vector~124 0 17297 \13'h7FF\ (_ent -1 (_cnst \13'h7FF\))))
		(_type (_int ~vector~125 0 17298 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_TOTAL_CREDITS_CD ~vector~125 0 17298 \308\ (_ent -1 (_cnst \308\))))
		(_type (_int ~vector~126 0 17299 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_TOTAL_CREDITS_CH ~vector~126 0 17299 \36\ (_ent -1 (_cnst \36\))))
		(_type (_int ~vector~127 0 17300 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_TOTAL_CREDITS_NPH ~vector~127 0 17300 \12\ (_ent -1 (_cnst \12\))))
		(_type (_int ~vector~128 0 17301 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_TOTAL_CREDITS_PD ~vector~128 0 17301 \308\ (_ent -1 (_cnst \308\))))
		(_type (_int ~vector~129 0 17302 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_TOTAL_CREDITS_PH ~vector~129 0 17302 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~130 0 17303 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_TX_LASTPACKET ~vector~130 0 17303 \29\ (_ent -1 (_cnst \29\))))
		(_type (_int ~vector~131 0 17305 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VENDOR_ID ~vector~131 0 17305 \16'h10EE\ (_ent -1 (_cnst \16'h10EE\))))
		(_type (_int ~vector~132 0 17306 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_BASE_PTR ~vector~132 0 17306 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~133 0 17307 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_NEXTPTR ~vector~133 0 17307 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~134 0 17308 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_ON ~vector~134 0 17308 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~135 0 17310 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ALLOW_X8_GEN2 ~vector~135 0 17310 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~136 0 17311 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_BASE_PTR ~vector~136 0 17311 \12'h128\ (_ent -1 (_cnst \12'h128\))))
		(_type (_int ~vector~137 0 17312 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_ECRC_CHECK_CAPABLE ~vector~137 0 17312 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~138 0 17313 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_ECRC_GEN_CAPABLE ~vector~138 0 17313 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~139 0 17314 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_ID ~vector~139 0 17314 \16'h0001\ (_ent -1 (_cnst \16'h01\))))
		(_type (_int ~vector~140 0 17315 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_INT_MSG_NUM_MSI ~vector~140 0 17315 \5'h0a\ (_ent -1 (_cnst \5'h0a\))))
		(_type (_int ~vector~141 0 17316 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_INT_MSG_NUM_MSIX ~vector~141 0 17316 \5'h15\ (_ent -1 (_cnst \5'h15\))))
		(_type (_int ~vector~142 0 17317 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_NEXTPTR ~vector~142 0 17317 \12'h160\ (_ent -1 (_cnst \12'h160\))))
		(_type (_int ~vector~143 0 17318 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_ON ~vector~143 0 17318 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~144 0 17319 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_PERMIT_ROOTERR_UPDATE ~vector~144 0 17319 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~145 0 17320 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_VERSION ~vector~145 0 17320 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~146 0 17322 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CAPABILITIES_PTR ~vector~146 0 17322 \8'h40\ (_ent -1 (_cnst \8'h40\))))
		(_type (_int ~vector~147 0 17323 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CRM_MODULE_RSTS ~vector~147 0 17323 \7'h00\ (_ent -1 (_cnst \7'h0\))))
		(_type (_int ~vector~148 0 17324 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_ENDPOINT_L0S_LATENCY ~vector~148 0 17324 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~149 0 17325 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_ENDPOINT_L1_LATENCY ~vector~149 0 17325 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~150 0 17326 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE ~vector~150 0 17326 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~151 0 17327 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_ROLE_BASED_ERROR ~vector~151 0 17327 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~152 0 17328 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_RSVD_14_12 ~vector~152 0 17328 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~153 0 17329 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_RSVD_17_16 ~vector~153 0 17329 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~154 0 17330 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_RSVD_31_29 ~vector~154 0 17330 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~155 0 17331 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE ~vector~155 0 17331 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~156 0 17332 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE ~vector~156 0 17332 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~157 0 17333 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CONTROL_AUX_POWER_SUPPORTED ~vector~157 0 17333 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~158 0 17335 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_ASPM_L1_TIMER ~vector~158 0 17335 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~159 0 17336 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_BAR_FILTERING ~vector~159 0 17336 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~160 0 17337 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_ID_CHECK ~vector~160 0 17337 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~161 0 17338 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_RX_TC_FILTER ~vector~161 0 17338 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~162 0 17339 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DNSTREAM_LINK_NUM ~vector~162 0 17339 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~163 0 17341 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DS_PORT_HOT_RST ~vector~163 0 17341 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~164 0 17342 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DSN_CAP_ID ~vector~164 0 17342 \16'h0003\ (_ent -1 (_cnst \16'h03\))))
		(_type (_int ~vector~165 0 17343 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DSN_CAP_VERSION ~vector~165 0 17343 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~166 0 17344 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ENTER_RVRY_EI_L0 ~vector~166 0 17344 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~167 0 17345 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int INFER_EI ~vector~167 0 17345 \5'h0c\ (_ent -1 (_cnst \5'h0c\))))
		(_type (_int ~vector~168 0 17346 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IS_SWITCH ~vector~168 0 17346 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~169 0 17348 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LAST_CONFIG_DWORD ~vector~169 0 17348 \10'h3FF\ (_ent -1 (_cnst \10'h3FF\))))
		(_type (_int ~vector~170 0 17349 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_ASPM_SUPPORT ~vector~170 0 17349 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~171 0 17350 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_CLOCK_POWER_MANAGEMENT ~vector~171 0 17350 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~172 0 17351 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 ~vector~172 0 17351 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~173 0 17352 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 ~vector~173 0 17352 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~174 0 17353 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_L0S_EXIT_LATENCY_GEN1 ~vector~174 0 17353 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~175 0 17354 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_L0S_EXIT_LATENCY_GEN2 ~vector~175 0 17354 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~176 0 17355 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 ~vector~176 0 17355 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~177 0 17356 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 ~vector~177 0 17356 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~178 0 17357 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_L1_EXIT_LATENCY_GEN1 ~vector~178 0 17357 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~179 0 17358 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_L1_EXIT_LATENCY_GEN2 ~vector~179 0 17358 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~180 0 17359 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_RSVD_23_22 ~vector~180 0 17359 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~181 0 17361 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_BASE_PTR ~vector~181 0 17361 \8'h48\ (_ent -1 (_cnst \8'h48\))))
		(_type (_int ~vector~182 0 17362 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_ID ~vector~182 0 17362 \8'h05\ (_ent -1 (_cnst \8'h05\))))
		(_type (_int ~vector~183 0 17363 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_NEXTPTR ~vector~183 0 17363 \8'h60\ (_ent -1 (_cnst \8'h60\))))
		(_type (_int ~vector~184 0 17364 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_BASE_PTR ~vector~184 0 17364 \8'h9c\ (_ent -1 (_cnst \8'h9c\))))
		(_type (_int ~vector~185 0 17365 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_CAP_ID ~vector~185 0 17365 \8'h11\ (_ent -1 (_cnst \8'h11\))))
		(_type (_int ~vector~186 0 17366 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_CAP_NEXTPTR ~vector~186 0 17366 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~187 0 17367 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N_FTS_COMCLK_GEN1 ~vector~187 0 17367 \255\ (_ent -1 (_cnst \255\))))
		(_type (_int ~vector~188 0 17368 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N_FTS_COMCLK_GEN2 ~vector~188 0 17368 \254\ (_ent -1 (_cnst \254\))))
		(_type (_int ~vector~189 0 17369 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N_FTS_GEN1 ~vector~189 0 17369 \255\ (_ent -1 (_cnst \255\))))
		(_type (_int ~vector~190 0 17370 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int N_FTS_GEN2 ~vector~190 0 17370 \255\ (_ent -1 (_cnst \255\))))
		(_type (_int ~vector~191 0 17372 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_BASE_PTR ~vector~191 0 17372 \8'h60\ (_ent -1 (_cnst \8'h60\))))
		(_type (_int ~vector~192 0 17373 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_CAPABILITY_ID ~vector~192 0 17373 \8'h10\ (_ent -1 (_cnst \8'h10\))))
		(_type (_int ~vector~193 0 17374 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_CAPABILITY_VERSION ~vector~193 0 17374 \4'h2\ (_ent -1 (_cnst \4'h2\))))
		(_type (_int ~vector~194 0 17375 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_ON ~vector~194 0 17375 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~195 0 17376 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_RSVD_15_14 ~vector~195 0 17376 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~196 0 17377 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_SLOT_IMPLEMENTED ~vector~196 0 17377 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~197 0 17378 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_REVISION ~vector~197 0 17378 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~198 0 17379 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PGL0_LANE ~vector~198 0 17379 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~199 0 17380 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PGL1_LANE ~vector~199 0 17380 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~200 0 17381 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PGL2_LANE ~vector~200 0 17381 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~201 0 17382 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PGL3_LANE ~vector~201 0 17382 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~202 0 17383 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PGL4_LANE ~vector~202 0 17383 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~203 0 17384 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PGL5_LANE ~vector~203 0 17384 \5\ (_ent -1 (_cnst \5\))))
		(_type (_int ~vector~204 0 17385 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PGL6_LANE ~vector~204 0 17385 \6\ (_ent -1 (_cnst \6\))))
		(_type (_int ~vector~205 0 17386 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PGL7_LANE ~vector~205 0 17386 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~206 0 17387 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PL_AUTO_CONFIG ~vector~206 0 17387 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~207 0 17388 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PL_FAST_TRAIN ~vector~207 0 17388 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~208 0 17389 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_EXT_CLK ~vector~208 0 17389 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~209 0 17390 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int NO_SLV_ERR ~vector~209 0 17390 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~210 0 17392 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_EXT_GT_COMMON ~vector~210 0 17392 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~211 0 17393 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EXT_CH_GT_DRP ~vector~211 0 17393 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~212 0 17395 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_0 ~vector~212 0 17395 \7'b1001111\ (_ent -1 (_cnst \7'b1001111\))))
		(_type (_int ~vector~213 0 17396 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_1 ~vector~213 0 17396 \7'b1001110\ (_ent -1 (_cnst \7'b1001110\))))
		(_type (_int ~vector~214 0 17397 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_2 ~vector~214 0 17397 \7'b1001101\ (_ent -1 (_cnst \7'b1001101\))))
		(_type (_int ~vector~215 0 17398 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_3 ~vector~215 0 17398 \7'b1001100\ (_ent -1 (_cnst \7'b1001100\))))
		(_type (_int ~vector~216 0 17399 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_4 ~vector~216 0 17399 \7'b1000011\ (_ent -1 (_cnst \7'b1000011\))))
		(_type (_int ~vector~217 0 17400 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_0 ~vector~217 0 17400 \7'b1000101\ (_ent -1 (_cnst \7'b1000101\))))
		(_type (_int ~vector~218 0 17401 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_1 ~vector~218 0 17401 \7'b1000110\ (_ent -1 (_cnst \7'b1000110\))))
		(_type (_int ~vector~219 0 17402 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_2 ~vector~219 0 17402 \7'b1000011\ (_ent -1 (_cnst \7'b1000011\))))
		(_type (_int ~vector~220 0 17403 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_3 ~vector~220 0 17403 \7'b1000010\ (_ent -1 (_cnst \7'b1000010\))))
		(_type (_int ~vector~221 0 17404 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_4 ~vector~221 0 17404 \7'b1000000\ (_ent -1 (_cnst \7'b1000000\))))
		(_type (_int ~vector~222 0 17406 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_BASE_PTR ~vector~222 0 17406 \8'h40\ (_ent -1 (_cnst \8'h40\))))
		(_type (_int ~vector~223 0 17407 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_AUXCURRENT ~vector~223 0 17407 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~224 0 17408 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_ID ~vector~224 0 17408 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~225 0 17409 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_ON ~vector~225 0 17409 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~226 0 17410 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_PME_CLOCK ~vector~226 0 17410 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~227 0 17411 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_RSVD_04 ~vector~227 0 17411 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~228 0 17412 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_VERSION ~vector~228 0 17412 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~229 0 17413 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CSR_BPCCEN ~vector~229 0 17413 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~230 0 17414 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CSR_B2B3 ~vector~230 0 17414 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~231 0 17416 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RECRC_CHK ~vector~231 0 17416 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~232 0 17417 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RECRC_CHK_TRIM ~vector~232 0 17417 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~233 0 17418 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SELECT_DLL_IF ~vector~233 0 17418 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~234 0 17419 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BIT1 ~vector~234 0 17419 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~235 0 17420 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BIT2 ~vector~235 0 17420 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~236 0 17421 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BIT3 ~vector~236 0 17421 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~237 0 17422 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BIT4 ~vector~237 0 17422 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~238 0 17423 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BIT5 ~vector~238 0 17423 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~239 0 17424 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BIT6 ~vector~239 0 17424 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~240 0 17425 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BIT7 ~vector~240 0 17425 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~241 0 17426 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BIT8 ~vector~241 0 17426 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~242 0 17427 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BYTE0 ~vector~242 0 17427 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~243 0 17428 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BYTE1 ~vector~243 0 17428 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~244 0 17429 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BYTE2 ~vector~244 0 17429 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~245 0 17430 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_BYTE3 ~vector~245 0 17430 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~246 0 17431 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_WORD0 ~vector~246 0 17431 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~247 0 17432 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_WORD1 ~vector~247 0 17432 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~248 0 17433 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_WORD2 ~vector~248 0 17433 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~249 0 17434 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SPARE_WORD3 ~vector~249 0 17434 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~250 0 17436 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_RBYPASS ~vector~250 0 17436 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~251 0 17437 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_TFC_DISABLE ~vector~251 0 17437 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~252 0 17438 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_TX_CHECKS_DISABLE ~vector~252 0 17438 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~253 0 17439 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EXIT_LOOPBACK_ON_EI ~vector~253 0 17439 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~254 0 17440 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UR_INV_REQ ~vector~254 0 17440 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~255 0 17442 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC_CAP_ID ~vector~255 0 17442 \16'h0002\ (_ent -1 (_cnst \16'h02\))))
		(_type (_int ~vector~256 0 17443 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC_CAP_VERSION ~vector~256 0 17443 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~257 0 17444 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_HDR_ID ~vector~257 0 17444 \16'h1234\ (_ent -1 (_cnst \16'h1234\))))
		(_type (_int ~vector~258 0 17445 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_HDR_LENGTH ~vector~258 0 17445 \12'h018\ (_ent -1 (_cnst \12'h018\))))
		(_type (_int ~vector~259 0 17446 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_HDR_REVISION ~vector~259 0 17446 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~260 0 17447 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_ID ~vector~260 0 17447 \16'h000b\ (_ent -1 (_cnst \16'h0b\))))
		(_type (_int ~vector~261 0 17448 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_IS_LINK_VISIBLE ~vector~261 0 17448 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~262 0 17449 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_VERSION ~vector~262 0 17449 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~263 0 17451 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_BASEADDR_U ~vector~263 0 17451 \16'hFFFF\ (_ent -1 (_cnst \16'hFFFF\))))
		(_type (_int ~vector~264 0 17452 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_BASEADDR_L ~vector~264 0 17452 \16'hFFFF\ (_ent -1 (_cnst \16'hFFFF\))))
		(_type (_int ~vector~265 0 17453 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_HIGHADDR_U ~vector~265 0 17453 \16'h0000\ (_ent -1 (_cnst \16'h0\))))
		(_type (_int ~vector~266 0 17454 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_HIGHADDR_L ~vector~266 0 17454 \16'h0000\ (_ent -1 (_cnst \16'h0\))))
		(_type (_int ~vector~267 0 17455 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_MAX_LNK_WDT ~vector~267 0 17455 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~268 0 17456 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ROOT_PORT ~vector~268 0 17456 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~269 0 17457 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RP_BAR_HIDE ~vector~269 0 17457 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~270 0 17458 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RX_REALIGN ~vector~270 0 17458 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~271 0 17459 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RX_PRESERVE_ORDER ~vector~271 0 17459 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~272 0 17460 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_LAST_CORE_CAP_ADDR ~vector~272 0 17460 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~273 0 17461 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_VSEC_CAP_ADDR ~vector~273 0 17461 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~274 0 17462 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_VSEC_CAP_LAST ~vector~274 0 17462 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~275 0 17463 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_VSEC_ID ~vector~275 0 17463 \16'h0000\ (_ent -1 (_cnst \16'h0\))))
		(_type (_int ~vector~276 0 17464 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DEVICE_NUMBER ~vector~276 0 17464 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~277 0 17465 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_NUM_USER_INTR ~vector~277 0 17465 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~278 0 17466 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_USER_PTR ~vector~278 0 17466 \16'h0000\ (_ent -1 (_cnst \16'h0\))))
		(_type (_int ~vector~279 0 17467 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_COMP_TIMEOUT ~vector~279 0 17467 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~280 0 17469 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PTR_WIDTH ~vector~280 0 17469 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~281 0 17470 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~281 0 17470 \"V6"\ (_ent -1 (_string \V"V6"\))))
		(_type (_int ~vector~282 0 17477 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USR_CFG ~vector~282 0 17477 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~283 0 17478 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USR_EXT_CFG ~vector~283 0 17478 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~284 0 17479 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_L0S_EXIT_LATENCY ~vector~284 0 17479 \3'd7\ (_ent -1 (_cnst \3'd7\))))
		(_type (_int ~vector~285 0 17480 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_L1_EXIT_LATENCY ~vector~285 0 17480 \3'd7\ (_ent -1 (_cnst \3'd7\))))
		(_type (_int ~vector~286 0 17481 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PLM_AUTO_CONFIG ~vector~286 0 17481 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~287 0 17482 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FAST_TRAIN ~vector~287 0 17482 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~288 0 17483 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_GENERIC ~vector~288 0 17483 \12'b000011101111\ (_ent -1 (_cnst \12'b011101111\))))
		(_type (_int ~vector~289 0 17484 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GTP_SEL ~vector~289 0 17484 \1'b0\ (_ent -1 (_cnst \1'b0\))))
		(_type (_int ~vector~290 0 17485 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CFG_VEN_ID ~vector~290 0 17485 \16'h10EE\ (_ent -1 (_cnst \16'h10EE\))))
		(_type (_int ~vector~291 0 17486 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CFG_DEV_ID ~vector~291 0 17486 \16'h0007\ (_ent -1 (_cnst \16'h07\))))
		(_type (_int ~vector~292 0 17487 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CFG_REV_ID ~vector~292 0 17487 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~293 0 17488 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CFG_SUBSYS_VEN_ID ~vector~293 0 17488 \16'h10EE\ (_ent -1 (_cnst \16'h10EE\))))
		(_type (_int ~vector~294 0 17489 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CFG_SUBSYS_ID ~vector~294 0 17489 \16'h0007\ (_ent -1 (_cnst \16'h07\))))
		(_type (_int ~vector~295 0 17495 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_MULTIHEADER ~vector~295 0 17495 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~296 0 17496 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_OPTIONAL_ERR_SUPPORT ~vector~296 0 17496 \24'h000000\ (_ent -1 (_cnst \24'h0\))))
		(_type (_int ~vector~297 0 17497 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ARI_FORWARDING_SUPPORTED ~vector~297 0 17497 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~298 0 17498 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED ~vector~298 0 17498 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~299 0 17499 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED ~vector~299 0 17499 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~300 0 17500 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED ~vector~300 0 17500 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~301 0 17501 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_CAS128_COMPLETER_SUPPORTED ~vector~301 0 17501 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~302 0 17502 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_TPH_COMPLETER_SUPPORTED ~vector~302 0 17502 \2'b00\ (_ent -1 (_cnst \2'b0\))))
		(_type (_int ~vector~303 0 17503 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CONTROL_EXT_TAG_DEFAULT ~vector~303 0 17503 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~304 0 17504 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_RX_POISONED_RESP ~vector~304 0 17504 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~305 0 17505 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_ASPM_OPTIONALITY ~vector~305 0 17505 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~306 0 17506 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_BASE_PTR ~vector~306 0 17506 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~307 0 17507 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR0 ~vector~307 0 17507 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~308 0 17508 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR1 ~vector~308 0 17508 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~309 0 17509 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR2 ~vector~309 0 17509 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~310 0 17510 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR3 ~vector~310 0 17510 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~311 0 17511 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR4 ~vector~311 0 17511 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~312 0 17512 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR5 ~vector~312 0 17512 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~313 0 17513 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_INDEX0 ~vector~313 0 17513 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~314 0 17514 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_INDEX1 ~vector~314 0 17514 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~315 0 17515 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_INDEX2 ~vector~315 0 17515 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~316 0 17516 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_INDEX3 ~vector~316 0 17516 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~317 0 17517 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_INDEX4 ~vector~317 0 17517 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~318 0 17518 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_INDEX5 ~vector~318 0 17518 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~319 0 17519 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_ON ~vector~319 0 17519 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~320 0 17520 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_SUP0 ~vector~320 0 17520 \32'h00000001\ (_ent -1 (_cnst \32'h01\))))
		(_type (_int ~vector~321 0 17521 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_SUP1 ~vector~321 0 17521 \32'h00000001\ (_ent -1 (_cnst \32'h01\))))
		(_type (_int ~vector~322 0 17522 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_SUP2 ~vector~322 0 17522 \32'h00000001\ (_ent -1 (_cnst \32'h01\))))
		(_type (_int ~vector~323 0 17523 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_SUP3 ~vector~323 0 17523 \32'h00000001\ (_ent -1 (_cnst \32'h01\))))
		(_type (_int ~vector~324 0 17524 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_SUP4 ~vector~324 0 17524 \32'h00000001\ (_ent -1 (_cnst \32'h01\))))
		(_type (_int ~vector~325 0 17525 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_SUP5 ~vector~325 0 17525 \32'h00000001\ (_ent -1 (_cnst \32'h01\))))
		(_type (_int ~vector~326 0 17526 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_NUM ~vector~326 0 17526 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~327 0 17527 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TRN_NP_FC ~vector~327 0 17527 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~328 0 17528 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TRN_DW ~vector~328 0 17528 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~329 0 17529 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UR_ATOMIC ~vector~329 0 17529 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~330 0 17530 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UR_PRS_RESPONSE ~vector~330 0 17530 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~331 0 17531 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USER_CLK2_DIV2 ~vector~331 0 17531 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~332 0 17532 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_TOTAL_CREDITS_NPD ~vector~332 0 17532 \24\ (_ent -1 (_cnst \24\))))
		(_type (_int ~vector~333 0 17533 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_RSVD_23 ~vector~333 0 17533 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~334 0 17534 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CFG_ECRC_ERR_CPLSTAT ~vector~334 0 17534 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~335 0 17535 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_ERR_MSG ~vector~335 0 17535 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~336 0 17536 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_LOCKED_FILTER ~vector~336 0 17536 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~337 0 17537 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_PPM_FILTER ~vector~337 0 17537 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~338 0 17538 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED ~vector~338 0 17538 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~339 0 17539 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int INTERRUPT_STAT_AUTO ~vector~339 0 17539 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~340 0 17540 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MPS_FORCE ~vector~340 0 17540 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~341 0 17541 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_ASPML0S_TIMEOUT ~vector~341 0 17541 \15'h0000\ (_ent -1 (_cnst \15'h0\))))
		(_type (_int ~vector~342 0 17542 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_ASPML0S_TIMEOUT_EN ~vector~342 0 17542 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~343 0 17543 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_ASPML0S_TIMEOUT_FUNC ~vector~343 0 17543 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~344 0 17544 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_ASPM_FASTEXIT ~vector~344 0 17544 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~345 0 17545 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_MF ~vector~345 0 17545 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~346 0 17546 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RP_AUTO_SPD ~vector~346 0 17546 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~347 0 17547 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RP_AUTO_SPD_LOOPCNT ~vector~347 0 17547 \5'h1f\ (_ent -1 (_cnst \5'h1f\))))
		(_type (_int ~vector~348 0 17548 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SIM_VERSION ~vector~348 0 17548 \"1.0"\ (_ent -1 (_string \V"1.0"\))))
		(_type (_int ~vector~349 0 17549 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SSL_MESSAGE_AUTO ~vector~349 0 17549 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~350 0 17550 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TECRC_EP_INV ~vector~350 0 17550 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~351 0 17551 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UR_CFG1 ~vector~351 0 17551 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~352 0 17552 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USE_RID_PINS ~vector~352 0 17552 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~353 0 17553 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED ~vector~353 0 17553 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~354 0 17554 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED ~vector~354 0 17554 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~355 0 17555 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_LTR_MECHANISM_SUPPORTED ~vector~355 0 17555 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~356 0 17556 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_MAX_ENDEND_TLP_PREFIXES ~vector~356 0 17556 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~357 0 17557 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING ~vector~357 0 17557 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~358 0 17558 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_ID ~vector~358 0 17558 \16'h0015\ (_ent -1 (_cnst \16'h015\))))
		(_type (_int ~vector~359 0 17559 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_NEXTPTR ~vector~359 0 17559 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~360 0 17560 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_VERSION ~vector~360 0 17560 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~361 0 17561 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USE_MODE ~vector~361 0 17561 \"1.0"\ (_ent -1 (_string \V"1.0"\))))
		(_type (_int ~vector~362 0 17562 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_GT_DEVICE ~vector~362 0 17562 \"GTP"\ (_ent -1 (_string \V"GTP"\))))
		(_type (_int ~vector~363 0 17563 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CHAN_BOND ~vector~363 0 17563 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~364 0 17564 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_PLL_SEL ~vector~364 0 17564 \"CPLL"\ (_ent -1 (_string \V"CPLL"\))))
		(_type (_int ~vector~365 0 17565 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_ASYNC_EN ~vector~365 0 17565 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~366 0 17566 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXBUF_EN ~vector~366 0 17566 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~367 0 17568 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EXT_PIPE_INTERFACE ~vector~367 0 17568 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~368 0 17990 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int BAR0 ~vector~368 0 17990 \{BAR0_U[15:0],BAR0_L[15:0]}\ (_ent -1 (_code 1)))(_cnst l))
		(_type (_int ~vector~369 0 17991 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int BAR1 ~vector~369 0 17991 \{BAR1_U[15:0],BAR1_L[15:0]}\ (_ent -1 (_code 2)))(_cnst l))
		(_type (_int ~vector~370 0 17992 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int BAR2 ~vector~370 0 17992 \{BAR2_U[15:0],BAR2_L[15:0]}\ (_ent -1 (_code 3)))(_cnst l))
		(_type (_int ~vector~371 0 17993 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int BAR3 ~vector~371 0 17993 \{BAR3_U[15:0],BAR3_L[15:0]}\ (_ent -1 (_code 4)))(_cnst l))
		(_type (_int ~vector~372 0 17994 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int BAR4 ~vector~372 0 17994 \{BAR4_U[15:0],BAR4_L[15:0]}\ (_ent -1 (_code 5)))(_cnst l))
		(_type (_int ~vector~373 0 17995 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int BAR5 ~vector~373 0 17995 \{BAR5_U[15:0],BAR5_L[15:0]}\ (_ent -1 (_code 6)))(_cnst l))
		(_type (_int ~vector~374 0 17997 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int EXPANSION_ROM ~vector~374 0 17997 \{EXPANSION_ROM_U,EXPANSION_ROM_L}\ (_ent -1 (_code 7)))(_cnst l))
		(_type (_int ~vector~375 0 17999 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_BASEADDR ~vector~375 0 17999 \{C_BASEADDR_U[15:0],C_BASEADDR_L[15:0]}\ (_ent -1 (_code 8)))(_cnst l))
		(_type (_int ~vector~376 0 18000 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_HIGHADDR ~vector~376 0 18000 \{C_HIGHADDR_U[15:0],C_HIGHADDR_L[15:0]}\ (_ent -1 (_code 9)))(_cnst l))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17576 (_array ~wire ((_range  10)))))
		(_port (_int pci_exp_txp ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17576 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pci_exp_txn ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17577 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pci_exp_rxp ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17580 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pci_exp_rxn ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17581 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rx_np_ok ~wire 0 17588 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rx_np_req ~wire 0 17589 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 17593 (_array ~wire ((_range  11)))))
		(_port (_int s_axis_rw_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 17593 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tvalid ~wire 0 17594 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tready ~wire 0 17595 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[STRB_WIDTH-1:0]wire~ 0 17596 (_array ~wire ((_range  12)))))
		(_port (_int s_axis_rw_tstrb ~[STRB_WIDTH-1:0]wire~ 0 17596 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tlast ~wire 0 17597 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 17598 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int s_axis_rw_tuser ~[3:0]wire~ 0 17598 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 17602 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tvalid ~wire 0 17603 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tready ~wire 0 17604 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tstrb ~[STRB_WIDTH-1:0]wire~ 0 17605 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tlast ~wire 0 17606 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tuser ~[3:0]wire~ 0 17607 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 17611 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tvalid ~wire 0 17612 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tready ~wire 0 17613 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tstrb ~[STRB_WIDTH-1:0]wire~ 0 17614 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tlast ~wire 0 17615 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tuser ~[3:0]wire~ 0 17616 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 17620 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tvalid ~wire 0 17621 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tready ~wire 0 17622 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tstrb ~[STRB_WIDTH-1:0]wire~ 0 17623 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tlast ~wire 0 17624 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[21:0]wire~ 0 17625 (_array ~wire ((_dto i 21 i 0)))))
		(_port (_int m_axis_cw_tuser ~[21:0]wire~ 0 17625 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 17629 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tvalid ~wire 0 17630 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tready ~wire 0 17631 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tstrb ~[STRB_WIDTH-1:0]wire~ 0 17632 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tlast ~wire 0 17633 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tuser ~[21:0]wire~ 0 17634 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 17638 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tvalid ~wire 0 17639 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tready ~wire 0 17640 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tstrb ~[STRB_WIDTH-1:0]wire~ 0 17641 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tlast ~wire 0 17642 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tuser ~[21:0]wire~ 0 17643 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 17648 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int s_axi_ctl_awaddr ~[31:0]wire~ 0 17648 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_awvalid ~wire 0 17649 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_awready ~wire 0 17650 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_wdata ~[31:0]wire~ 0 17651 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_wstrb ~[3:0]wire~ 0 17652 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_wvalid ~wire 0 17653 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_wready ~wire 0 17654 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 17655 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int s_axi_ctl_bresp ~[1:0]wire~ 0 17655 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_bvalid ~wire 0 17656 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_bready ~wire 0 17657 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_araddr ~[31:0]wire~ 0 17659 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_arvalid ~wire 0 17660 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_arready ~wire 0 17661 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rdata ~[31:0]wire~ 0 17662 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rresp ~[1:0]wire~ 0 17663 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rvalid ~wire 0 17664 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rready ~wire 0 17665 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_CS ~wire 0 17670 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_BE ~[3:0]wire~ 0 17671 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_RNW ~wire 0 17672 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_Addr ~[31:0]wire~ 0 17673 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_Data ~[31:0]wire~ 0 17674 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_RdAck ~wire 0 17675 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_WrAck ~wire 0 17676 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_Data ~[31:0]wire~ 0 17677 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_Error ~wire 0 17678 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ctl_intr ~wire 0 17683 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_NUM_USER_INTR-1:0]wire~ 0 17684 (_array ~wire ((_range  13)))))
		(_port (_int ctl_user_intr ~[C_NUM_USER_INTR-1:0]wire~ 0 17684 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int np_cpl_pending ~wire 0 17688 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RP_bridge_en ~wire 0 17689 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_err_cor ~wire 0 17696 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_err_ur ~wire 0 17697 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_err_ecrc ~wire 0 17698 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_err_cpl_timeout ~wire 0 17699 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_err_cpl_abort ~wire 0 17700 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_err_cpl_unexpect ~wire 0 17701 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_err_posted ~wire 0 17702 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_err_locked ~wire 0 17703 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[47:0]wire~ 0 17704 (_array ~wire ((_dto i 47 i 0)))))
		(_port (_int blk_err_tlp_cpl_header ~[47:0]wire~ 0 17704 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_err_cpl_rdy ~wire 0 17705 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_interrupt ~wire 0 17706 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_interrupt_rdy ~wire 0 17707 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_interrupt_assert ~wire 0 17708 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 17709 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int blk_interrupt_di ~[7:0]wire~ 0 17709 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_do ~[7:0]wire~ 0 17710 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 17711 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int blk_interrupt_mmenable ~[2:0]wire~ 0 17711 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_interrupt_msienable ~wire 0 17712 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_interrupt_msixenable ~wire 0 17713 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_interrupt_msixfm ~wire 0 17714 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_trn_pending ~wire 0 17715 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_send_pme_to ~wire 0 17716 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 17717 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int blk_status ~[15:0]wire~ 0 17717 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_command ~[15:0]wire~ 0 17718 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_dstatus ~[15:0]wire~ 0 17719 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_dcommand ~[15:0]wire~ 0 17720 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_lstatus ~[15:0]wire~ 0 17721 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_lcommand ~[15:0]wire~ 0 17722 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_dcommand2 ~[15:0]wire~ 0 17723 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pcie_link_state ~[2:0]wire~ 0 17724 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[63:0]wire~ 0 17725 (_array ~wire ((_dto i 63 i 0)))))
		(_port (_int blk_dsn ~[63:0]wire~ 0 17725 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_pmcsr_pme_en ~wire 0 17726 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pmcsr_pme_status ~wire 0 17727 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pmcsr_powerstate ~[1:0]wire~ 0 17728 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received ~wire 0 17730 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_data ~[15:0]wire~ 0 17731 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_err_cor ~wire 0 17732 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_err_non_fatal ~wire 0 17733 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_err_fatal ~wire 0 17734 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_pme_to_ack ~wire 0 17735 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_assert_inta ~wire 0 17736 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_assert_intb ~wire 0 17737 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_assert_intc ~wire 0 17738 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_assert_intd ~wire 0 17739 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_deassert_inta ~wire 0 17740 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_deassert_intb ~wire 0 17741 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_deassert_intc ~wire 0 17742 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_msg_received_deassert_intd ~wire 0 17743 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_link_up ~wire 0 17745 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_ds_bus_number ~[7:0]wire~ 0 17747 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]wire~ 0 17748 (_array ~wire ((_dto i 4 i 0)))))
		(_port (_int blk_ds_device_number ~[4:0]wire~ 0 17748 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_to_turnoff ~wire 0 17752 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_turnoff_ok ~wire 0 17753 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_pm_wake ~wire 0 17754 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_bus_number ~[7:0]wire~ 0 17756 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_device_number ~[4:0]wire~ 0 17757 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_function_number ~[2:0]wire~ 0 17758 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pl_initial_link_width ~[2:0]wire~ 0 17766 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pl_lane_reversal_mode ~[1:0]wire~ 0 17767 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pl_link_gen2_capable ~wire 0 17768 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pl_link_partner_gen2_supported ~wire 0 17769 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pl_link_upcfg_capable ~wire 0 17770 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[5:0]wire~ 0 17771 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int blk_pl_ltssm_state ~[5:0]wire~ 0 17771 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pl_sel_link_rate ~wire 0 17772 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pl_sel_link_width ~[1:0]wire~ 0 17773 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_pl_upstream_prefer_deemph ~wire 0 17774 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_pl_hot_rst ~wire 0 17775 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[11:0]wire~ 0 17778 (_array ~wire ((_dto i 11 i 0)))))
		(_port (_int blk_fc_cpld ~[11:0]wire~ 0 17778 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_fc_cplh ~[7:0]wire~ 0 17779 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_fc_npd ~[11:0]wire~ 0 17780 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_fc_nph ~[7:0]wire~ 0 17781 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_fc_pd ~[11:0]wire~ 0 17782 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_fc_ph ~[7:0]wire~ 0 17783 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_fc_sel ~[2:0]wire~ 0 17784 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int blk_tbuf_av ~[5:0]wire~ 0 17788 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_tcfg_req ~wire 0 17789 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int blk_tcfg_gnt ~wire 0 17790 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int tx_err_drop ~wire 0 17792 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_do ~[31:0]wire~ 0 17796 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_rd_wr_done ~wire 0 17797 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[9:0]wire~ 0 17798 (_array ~wire ((_dto i 9 i 0)))))
		(_port (_int cfg_dwaddr ~[9:0]wire~ 0 17798 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_rd_en ~wire 0 17799 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int com_sysclk ~wire 0 17805 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int com_sysrst ~wire 0 17806 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mmcm_lock ~wire 0 17807 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int com_iclk ~wire 0 17808 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int com_cclk ~wire 0 17809 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int com_corereset ~wire 0 17810 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_crscode ~[11:0]wire~ 0 17815 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[17:0]wire~ 0 17816 (_array ~wire ((_dto i 17 i 0)))))
		(_port (_int qpll_drp_fsm ~[17:0]wire~ 0 17816 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_done ~[1:0]wire~ 0 17817 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_reset ~[1:0]wire~ 0 17818 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int qpll_qplllock ~[1:0]wire~ 0 17819 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int qpll_qplloutclk ~[1:0]wire~ 0 17820 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int qpll_qplloutrefclk ~[1:0]wire~ 0 17821 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int qpll_qplld ~[1:0]wire~ 0 17822 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_qpllreset ~[1:0]wire~ 0 17823 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_clk ~[1:0]wire~ 0 17824 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_rst_n ~[1:0]wire~ 0 17825 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_ovrd ~[1:0]wire~ 0 17826 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_gen3 ~[1:0]wire~ 0 17827 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_start ~[1:0]wire~ 0 17828 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_txprbssel ~[2:0]wire~ 0 17830 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rxprbssel ~[2:0]wire~ 0 17831 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_txprbsforceerr ~wire 0 17832 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rxprbscntreset ~wire 0 17833 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_loopback ~[2:0]wire~ 0 17834 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_txinhibit ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17835 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rxprbserr ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17837 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rst_fsm ~[4:0]wire~ 0 17840 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_qrst_fsm ~[11:0]wire~ 0 17841 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*5-1:0]wire~ 0 17842 (_array ~wire ((_range  14)))))
		(_port (_int pipe_rate_fsm ~[LINK_CAP_MAX_LINK_WIDTH*5-1:0]wire~ 0 17842 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*6-1:0]wire~ 0 17843 (_array ~wire ((_range  15)))))
		(_port (_int pipe_sync_fsm_tx ~[LINK_CAP_MAX_LINK_WIDTH*6-1:0]wire~ 0 17843 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*7-1:0]wire~ 0 17844 (_array ~wire ((_range  16)))))
		(_port (_int pipe_sync_fsm_rx ~[LINK_CAP_MAX_LINK_WIDTH*7-1:0]wire~ 0 17844 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_drp_fsm ~[LINK_CAP_MAX_LINK_WIDTH*7-1:0]wire~ 0 17845 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rst_idle ~wire 0 17847 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_qrst_idle ~wire 0 17848 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rate_idle ~wire 0 17849 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_eyescandataerror ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17850 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*3-1:0]wire~ 0 17851 (_array ~wire ((_range  17)))))
		(_port (_int pipe_rxstatus ~[LINK_CAP_MAX_LINK_WIDTH*3-1:0]wire~ 0 17851 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*15-1:0]wire~ 0 17852 (_array ~wire ((_range  18)))))
		(_port (_int pipe_dmonitorout ~[LINK_CAP_MAX_LINK_WIDTH*15-1:0]wire~ 0 17852 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_cpll_lock ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17854 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH-1>>2:0]wire~ 0 17855 (_array ~wire ((_range  19)))))
		(_port (_int pipe_qpll_lock ~[LINK_CAP_MAX_LINK_WIDTH-1>>2:0]wire~ 0 17855 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rxpmaresetdone ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17856 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rxbufstatus ~[LINK_CAP_MAX_LINK_WIDTH*3-1:0]wire~ 0 17857 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_txphaligndone ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17858 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_txphinitdone ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17859 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_txdlysresetdone ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17860 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rxphaligndone ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17861 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rxdlysresetdone ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17862 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rxsyncdone ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17863 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*8-1:0]wire~ 0 17864 (_array ~wire ((_range  20)))))
		(_port (_int pipe_rxdisperr ~[LINK_CAP_MAX_LINK_WIDTH*8-1:0]wire~ 0 17864 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rxnotintable ~[LINK_CAP_MAX_LINK_WIDTH*8-1:0]wire~ 0 17865 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rxcommadet ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17866 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int gt_ch_drp_rdy ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17868 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_0 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17869 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_1 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17870 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_2 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17871 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_3 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17872 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_4 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17873 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_5 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17874 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_6 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17875 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_7 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17876 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_8 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17877 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug_9 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17878 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_debug ~[31:0]wire~ 0 17879 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_PCLK_OUT_SLAVE ~wire 0 17881 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_RXUSRCLK_OUT ~wire 0 17882 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_RXOUTCLK_OUT ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17883 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_DCLK_OUT ~wire 0 17884 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_USERCLK1_OUT ~wire 0 17885 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_USERCLK2_OUT ~wire 0 17886 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_OOBCLK_OUT ~wire 0 17887 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_MMCM_LOCK_OUT ~wire 0 17888 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_QPLLLOCK_OUT ~[1:0]wire~ 0 17889 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_QPLLOUTCLK_OUT ~[1:0]wire~ 0 17890 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_QPLLOUTREFCLK_OUT ~[1:0]wire~ 0 17891 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_PCLK_SEL_SLAVE ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17892 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ext_ch_gt_drpclk ~wire 0 17896 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*9-1:0]wire~ 0 17897 (_array ~wire ((_range  21)))))
		(_port (_int ext_ch_gt_drpaddr ~[LINK_CAP_MAX_LINK_WIDTH*9-1:0]wire~ 0 17897 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ext_ch_gt_drpen ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17898 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*16-1:0]wire~ 0 17899 (_array ~wire ((_range  22)))))
		(_port (_int ext_ch_gt_drpdi ~[LINK_CAP_MAX_LINK_WIDTH*16-1:0]wire~ 0 17899 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ext_ch_gt_drpwe ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17900 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ext_ch_gt_drpdo ~[LINK_CAP_MAX_LINK_WIDTH*16-1:0]wire~ 0 17902 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ext_ch_gt_drprdy ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17903 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int clk_fab_refclk ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17906 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk_pclk ~wire 0 17907 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk_rxusrclk ~wire 0 17908 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk_dclk ~wire 0 17909 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk_userclk1 ~wire 0 17910 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk_userclk2 ~wire 0 17911 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk_oobclk_in ~wire 0 17912 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk_mmcm_lock ~wire 0 17913 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk_txoutclk ~wire 0 17914 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int clk_rxoutclk ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17915 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int clk_pclk_sel ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 17916 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int clk_gen3 ~wire 0 17917 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_MMCM_RST_N ~wire 0 17918 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int user_clk_out ~wire 0 17920 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int user_reset_out ~wire 0 17921 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_received_func_lvl_rst ~wire 0 17923 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_err_atomic_egress_blocked ~wire 0 17924 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_internal_cor ~wire 0 17925 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_malformed ~wire 0 17926 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_mc_blocked ~wire 0 17927 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_poisoned ~wire 0 17928 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_norecovery ~wire 0 17929 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_acs ~wire 0 17930 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_internal_uncor ~wire 0 17931 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_halt_aspm_l0s ~wire 0 17932 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_halt_aspm_l1 ~wire 0 17933 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_force_state_en ~wire 0 17934 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_force_state ~[1:0]wire~ 0 17935 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_stat ~wire 0 17936 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pciecap_interrupt_msgnum ~[4:0]wire~ 0 17937 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_bridge_serr_en ~wire 0 17938 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_slot_control_electromech_il_ctl_pulse ~wire 0 17939 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_root_control_syserr_corr_err_en ~wire 0 17940 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_root_control_syserr_non_fatal_err_en ~wire 0 17941 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_root_control_syserr_fatal_err_en ~wire 0 17942 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_root_control_pme_int_en ~wire 0 17943 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_corr_err_reporting_en ~wire 0 17944 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_non_fatal_err_reporting_en ~wire 0 17945 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_fatal_err_reporting_en ~wire 0 17946 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_corr_err_received ~wire 0 17947 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_non_fatal_err_received ~wire 0 17948 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_fatal_err_received ~wire 0 17949 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_pm_as_nak ~wire 0 17950 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_pm_pme ~wire 0 17951 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_setslotpowerlimit ~wire 0 17952 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_phy_lnk_up ~wire 0 17954 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_tx_pm_state ~[2:0]wire~ 0 17955 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_rx_pm_state ~[1:0]wire~ 0 17956 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_directed_change_done ~wire 0 17957 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_downstream_deemph_source ~wire 0 17958 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[127:0]wire~ 0 17960 (_array ~wire ((_dto i 127 i 0)))))
		(_port (_int cfg_err_aer_headerlog ~[127:0]wire~ 0 17960 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_interrupt_msgnum ~[4:0]wire~ 0 17961 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_aer_headerlog_set ~wire 0 17962 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_ecrc_check_en ~wire 0 17963 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_ecrc_gen_en ~wire 0 17964 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[6:0]wire~ 0 17966 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int cfg_vc_tcvc_map ~[6:0]wire~ 0 17966 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int config_gen_req ~wire 0 17967 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int common_commands_in ~[11:0]wire~ 0 17968 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[24:0]wire~ 0 17969 (_array ~wire ((_dto i 24 i 0)))))
		(_port (_int pipe_rx_0_sigs ~[24:0]wire~ 0 17969 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_1_sigs ~[24:0]wire~ 0 17970 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_2_sigs ~[24:0]wire~ 0 17971 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_3_sigs ~[24:0]wire~ 0 17972 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_4_sigs ~[24:0]wire~ 0 17973 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_5_sigs ~[24:0]wire~ 0 17974 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_6_sigs ~[24:0]wire~ 0 17975 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_7_sigs ~[24:0]wire~ 0 17976 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int common_commands_out ~[11:0]wire~ 0 17978 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_0_sigs ~[24:0]wire~ 0 17979 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_1_sigs ~[24:0]wire~ 0 17980 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_2_sigs ~[24:0]wire~ 0 17981 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_3_sigs ~[24:0]wire~ 0 17982 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_4_sigs ~[24:0]wire~ 0 17983 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_5_sigs ~[24:0]wire~ 0 17984 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_6_sigs ~[24:0]wire~ 0 17985 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_7_sigs ~[24:0]wire~ 0 17986 (_arch (_out)))(_net scalared)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst axi_pcie_enhanced_core_top_i 0 18002 (_ent . axi_pcie_v2_9_2_axi_pcie_enhanced_core_top)
		(_gen
			((C_DATA_WIDTH) (C_DATA_WIDTH))
			((STRB_WIDTH) (STRB_WIDTH))
			((BAR0) (BAR0))
			((BAR1) (BAR1))
			((BAR2) (BAR2))
			((BAR3) (BAR3))
			((BAR4) (BAR4))
			((BAR5) (BAR5))
			((CARDBUS_CIS_POINTER) (CARDBUS_CIS_POINTER))
			((CLASS_CODE) (CLASS_CODE))
			((CMD_INTX_IMPLEMENTED) (CMD_INTX_IMPLEMENTED))
			((CPL_TIMEOUT_DISABLE_SUPPORTED) (CPL_TIMEOUT_DISABLE_SUPPORTED))
			((CPL_TIMEOUT_RANGES_SUPPORTED) (CPL_TIMEOUT_RANGES_SUPPORTED))
			((DEV_CAP_EXT_TAG_SUPPORTED) (DEV_CAP_EXT_TAG_SUPPORTED))
			((DEV_CAP_MAX_PAYLOAD_SUPPORTED) (DEV_CAP_MAX_PAYLOAD_SUPPORTED))
			((DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT) (DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT))
			((DEVICE_ID) (DEVICE_ID))
			((DISABLE_LANE_REVERSAL) (DISABLE_LANE_REVERSAL))
			((DISABLE_SCRAMBLING) (DISABLE_SCRAMBLING))
			((DSN_BASE_PTR) (DSN_BASE_PTR))
			((DSN_CAP_NEXTPTR) (DSN_CAP_NEXTPTR))
			((DSN_CAP_ON) (DSN_CAP_ON))
			((ENABLE_MSG_ROUTE) (ENABLE_MSG_ROUTE))
			((ENABLE_RX_TD_ECRC_TRIM) (ENABLE_RX_TD_ECRC_TRIM))
			((EXPANSION_ROM) (EXPANSION_ROM))
			((EXT_CFG_CAP_PTR) (EXT_CFG_CAP_PTR))
			((EXT_CFG_XP_CAP_PTR) (EXT_CFG_XP_CAP_PTR))
			((HEADER_TYPE) (HEADER_TYPE))
			((INTERRUPT_PIN) (INTERRUPT_PIN))
			((LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP) (LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP))
			((LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP) (LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP))
			((LINK_CAP_MAX_LINK_SPEED) (LINK_CAP_MAX_LINK_SPEED))
			((LINK_CAP_MAX_LINK_WIDTH) (LINK_CAP_MAX_LINK_WIDTH))
			((LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE) (LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE))
			((LINK_CONTROL_RCB) (LINK_CONTROL_RCB))
			((LINK_CTRL2_DEEMPHASIS) (LINK_CTRL2_DEEMPHASIS))
			((LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE) (LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE))
			((LINK_CTRL2_TARGET_LINK_SPEED) (LINK_CTRL2_TARGET_LINK_SPEED))
			((LINK_STATUS_SLOT_CLOCK_CONFIG) (LINK_STATUS_SLOT_CLOCK_CONFIG))
			((LL_ACK_TIMEOUT) (LL_ACK_TIMEOUT))
			((LL_ACK_TIMEOUT_EN) (LL_ACK_TIMEOUT_EN))
			((LL_ACK_TIMEOUT_FUNC) (LL_ACK_TIMEOUT_FUNC))
			((LL_REPLAY_TIMEOUT) (LL_REPLAY_TIMEOUT))
			((LL_REPLAY_TIMEOUT_EN) (LL_REPLAY_TIMEOUT_EN))
			((LL_REPLAY_TIMEOUT_FUNC) (LL_REPLAY_TIMEOUT_FUNC))
			((LTSSM_MAX_LINK_WIDTH) (LTSSM_MAX_LINK_WIDTH))
			((MSI_DECODE_ENABLE) (MSI_DECODE_ENABLE))
			((MSI_CAP_MULTIMSGCAP) (MSI_CAP_MULTIMSGCAP))
			((MSI_CAP_MULTIMSG_EXTENSION) (MSI_CAP_MULTIMSG_EXTENSION))
			((MSI_CAP_ON) (MSI_CAP_ON))
			((MSI_CAP_PER_VECTOR_MASKING_CAPABLE) (MSI_CAP_PER_VECTOR_MASKING_CAPABLE))
			((MSI_CAP_64_BIT_ADDR_CAPABLE) (MSI_CAP_64_BIT_ADDR_CAPABLE))
			((MSIX_CAP_ON) (MSIX_CAP_ON))
			((MSIX_CAP_PBA_BIR) (MSIX_CAP_PBA_BIR))
			((MSIX_CAP_PBA_OFFSET) (MSIX_CAP_PBA_OFFSET))
			((MSIX_CAP_TABLE_BIR) (MSIX_CAP_TABLE_BIR))
			((MSIX_CAP_TABLE_OFFSET) (MSIX_CAP_TABLE_OFFSET))
			((MSIX_CAP_TABLE_SIZE) (MSIX_CAP_TABLE_SIZE))
			((PCIE_CAP_DEVICE_PORT_TYPE) (PCIE_CAP_DEVICE_PORT_TYPE))
			((PCIE_CAP_INT_MSG_NUM) (PCIE_CAP_INT_MSG_NUM))
			((PCIE_CAP_NEXTPTR) (PCIE_CAP_NEXTPTR))
			((PCIE_DRP_ENABLE) (PCIE_DRP_ENABLE))
			((PIPE_PIPELINE_STAGES) (PIPE_PIPELINE_STAGES))
			((PM_CAP_DSI) (PM_CAP_DSI))
			((PM_CAP_D1SUPPORT) (PM_CAP_D1SUPPORT))
			((PM_CAP_D2SUPPORT) (PM_CAP_D2SUPPORT))
			((PM_CAP_NEXTPTR) (PM_CAP_NEXTPTR))
			((PM_CAP_PMESUPPORT) (PM_CAP_PMESUPPORT))
			((PM_CSR_NOSOFTRST) (PM_CSR_NOSOFTRST))
			((PM_DATA_SCALE0) (PM_DATA_SCALE0))
			((PM_DATA_SCALE1) (PM_DATA_SCALE1))
			((PM_DATA_SCALE2) (PM_DATA_SCALE2))
			((PM_DATA_SCALE3) (PM_DATA_SCALE3))
			((PM_DATA_SCALE4) (PM_DATA_SCALE4))
			((PM_DATA_SCALE5) (PM_DATA_SCALE5))
			((PM_DATA_SCALE6) (PM_DATA_SCALE6))
			((PM_DATA_SCALE7) (PM_DATA_SCALE7))
			((PM_DATA0) (PM_DATA0))
			((PM_DATA1) (PM_DATA1))
			((PM_DATA2) (PM_DATA2))
			((PM_DATA3) (PM_DATA3))
			((PM_DATA4) (PM_DATA4))
			((PM_DATA5) (PM_DATA5))
			((PM_DATA6) (PM_DATA6))
			((PM_DATA7) (PM_DATA7))
			((REF_CLK_FREQ) (REF_CLK_FREQ))
			((REVISION_ID) (REVISION_ID))
			((ROOT_CAP_CRS_SW_VISIBILITY) (ROOT_CAP_CRS_SW_VISIBILITY))
			((SPARE_BIT0) (SPARE_BIT0))
			((SUBSYSTEM_ID) (SUBSYSTEM_ID))
			((SUBSYSTEM_VENDOR_ID) (SUBSYSTEM_VENDOR_ID))
			((SLOT_CAP_ATT_BUTTON_PRESENT) (SLOT_CAP_ATT_BUTTON_PRESENT))
			((SLOT_CAP_ATT_INDICATOR_PRESENT) (SLOT_CAP_ATT_INDICATOR_PRESENT))
			((SLOT_CAP_ELEC_INTERLOCK_PRESENT) (SLOT_CAP_ELEC_INTERLOCK_PRESENT))
			((SLOT_CAP_HOTPLUG_CAPABLE) (SLOT_CAP_HOTPLUG_CAPABLE))
			((SLOT_CAP_HOTPLUG_SURPRISE) (SLOT_CAP_HOTPLUG_SURPRISE))
			((SLOT_CAP_MRL_SENSOR_PRESENT) (SLOT_CAP_MRL_SENSOR_PRESENT))
			((SLOT_CAP_NO_CMD_COMPLETED_SUPPORT) (SLOT_CAP_NO_CMD_COMPLETED_SUPPORT))
			((SLOT_CAP_PHYSICAL_SLOT_NUM) (SLOT_CAP_PHYSICAL_SLOT_NUM))
			((SLOT_CAP_POWER_CONTROLLER_PRESENT) (SLOT_CAP_POWER_CONTROLLER_PRESENT))
			((SLOT_CAP_POWER_INDICATOR_PRESENT) (SLOT_CAP_POWER_INDICATOR_PRESENT))
			((SLOT_CAP_SLOT_POWER_LIMIT_SCALE) (SLOT_CAP_SLOT_POWER_LIMIT_SCALE))
			((SLOT_CAP_SLOT_POWER_LIMIT_VALUE) (SLOT_CAP_SLOT_POWER_LIMIT_VALUE))
			((TL_RX_RAM_RADDR_LATENCY) (TL_RX_RAM_RADDR_LATENCY))
			((TL_RX_RAM_RDATA_LATENCY) (TL_RX_RAM_RDATA_LATENCY))
			((TL_RX_RAM_WRITE_LATENCY) (TL_RX_RAM_WRITE_LATENCY))
			((TL_TX_RAM_RADDR_LATENCY) (TL_TX_RAM_RADDR_LATENCY))
			((TL_TX_RAM_RDATA_LATENCY) (TL_TX_RAM_RDATA_LATENCY))
			((TL_TX_RAM_WRITE_LATENCY) (TL_TX_RAM_WRITE_LATENCY))
			((UPCONFIG_CAPABLE) (UPCONFIG_CAPABLE))
			((UPSTREAM_FACING) (UPSTREAM_FACING))
			((USER_CLK_FREQ) (USER_CLK_FREQ))
			((VC_BASE_PTR) (VC_BASE_PTR))
			((VC_CAP_NEXTPTR) (VC_CAP_NEXTPTR))
			((VC_CAP_ON) (VC_CAP_ON))
			((VC_CAP_REJECT_SNOOP_TRANSACTIONS) (VC_CAP_REJECT_SNOOP_TRANSACTIONS))
			((VC0_CPL_INFINITE) (VC0_CPL_INFINITE))
			((VC0_RX_RAM_LIMIT) (VC0_RX_RAM_LIMIT))
			((VC0_TOTAL_CREDITS_CD) (VC0_TOTAL_CREDITS_CD))
			((VC0_TOTAL_CREDITS_CH) (VC0_TOTAL_CREDITS_CH))
			((VC0_TOTAL_CREDITS_NPH) (VC0_TOTAL_CREDITS_NPH))
			((VC0_TOTAL_CREDITS_PD) (VC0_TOTAL_CREDITS_PD))
			((VC0_TOTAL_CREDITS_PH) (VC0_TOTAL_CREDITS_PH))
			((VC0_TX_LASTPACKET) (VC0_TX_LASTPACKET))
			((VENDOR_ID) (VENDOR_ID))
			((VSEC_BASE_PTR) (VSEC_BASE_PTR))
			((VSEC_CAP_NEXTPTR) (VSEC_CAP_NEXTPTR))
			((VSEC_CAP_ON) (VSEC_CAP_ON))
			((ALLOW_X8_GEN2) (ALLOW_X8_GEN2))
			((AER_BASE_PTR) (AER_BASE_PTR))
			((AER_CAP_ECRC_CHECK_CAPABLE) (AER_CAP_ECRC_CHECK_CAPABLE))
			((AER_CAP_ECRC_GEN_CAPABLE) (AER_CAP_ECRC_GEN_CAPABLE))
			((AER_CAP_ID) (AER_CAP_ID))
			((AER_CAP_INT_MSG_NUM_MSI) (AER_CAP_INT_MSG_NUM_MSI))
			((AER_CAP_INT_MSG_NUM_MSIX) (AER_CAP_INT_MSG_NUM_MSIX))
			((AER_CAP_NEXTPTR) (AER_CAP_NEXTPTR))
			((AER_CAP_ON) (AER_CAP_ON))
			((AER_CAP_PERMIT_ROOTERR_UPDATE) (AER_CAP_PERMIT_ROOTERR_UPDATE))
			((AER_CAP_VERSION) (AER_CAP_VERSION))
			((CAPABILITIES_PTR) (CAPABILITIES_PTR))
			((CRM_MODULE_RSTS) (CRM_MODULE_RSTS))
			((DEV_CAP_ENDPOINT_L0S_LATENCY) (DEV_CAP_ENDPOINT_L0S_LATENCY))
			((DEV_CAP_ENDPOINT_L1_LATENCY) (DEV_CAP_ENDPOINT_L1_LATENCY))
			((DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE) (DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE))
			((DEV_CAP_ROLE_BASED_ERROR) (DEV_CAP_ROLE_BASED_ERROR))
			((DEV_CAP_RSVD_14_12) (DEV_CAP_RSVD_14_12))
			((DEV_CAP_RSVD_17_16) (DEV_CAP_RSVD_17_16))
			((DEV_CAP_RSVD_31_29) (DEV_CAP_RSVD_31_29))
			((DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE) (DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE))
			((DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE) (DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE))
			((DEV_CONTROL_AUX_POWER_SUPPORTED) (DEV_CONTROL_AUX_POWER_SUPPORTED))
			((DISABLE_ASPM_L1_TIMER) (DISABLE_ASPM_L1_TIMER))
			((DISABLE_BAR_FILTERING) (DISABLE_BAR_FILTERING))
			((DISABLE_ID_CHECK) (DISABLE_ID_CHECK))
			((DISABLE_RX_TC_FILTER) (DISABLE_RX_TC_FILTER))
			((DNSTREAM_LINK_NUM) (DNSTREAM_LINK_NUM))
			((DS_PORT_HOT_RST) (DS_PORT_HOT_RST))
			((DSN_CAP_ID) (DSN_CAP_ID))
			((DSN_CAP_VERSION) (DSN_CAP_VERSION))
			((ENTER_RVRY_EI_L0) (ENTER_RVRY_EI_L0))
			((INFER_EI) (INFER_EI))
			((IS_SWITCH) (IS_SWITCH))
			((LAST_CONFIG_DWORD) (LAST_CONFIG_DWORD))
			((LINK_CAP_ASPM_SUPPORT) (LINK_CAP_ASPM_SUPPORT))
			((LINK_CAP_CLOCK_POWER_MANAGEMENT) (LINK_CAP_CLOCK_POWER_MANAGEMENT))
			((LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1) (LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1))
			((LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2) (LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2))
			((LINK_CAP_L0S_EXIT_LATENCY_GEN1) (LINK_CAP_L0S_EXIT_LATENCY_GEN1))
			((LINK_CAP_L0S_EXIT_LATENCY_GEN2) (LINK_CAP_L0S_EXIT_LATENCY_GEN2))
			((LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1) (LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1))
			((LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2) (LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2))
			((LINK_CAP_L1_EXIT_LATENCY_GEN1) (LINK_CAP_L1_EXIT_LATENCY_GEN1))
			((LINK_CAP_L1_EXIT_LATENCY_GEN2) (LINK_CAP_L1_EXIT_LATENCY_GEN2))
			((LINK_CAP_RSVD_23_22) (LINK_CAP_RSVD_23_22))
			((MSI_BASE_PTR) (MSI_BASE_PTR))
			((MSI_CAP_ID) (MSI_CAP_ID))
			((MSI_CAP_NEXTPTR) (MSI_CAP_NEXTPTR))
			((MSIX_BASE_PTR) (MSIX_BASE_PTR))
			((MSIX_CAP_ID) (MSIX_CAP_ID))
			((MSIX_CAP_NEXTPTR) (MSIX_CAP_NEXTPTR))
			((N_FTS_COMCLK_GEN1) (N_FTS_COMCLK_GEN1))
			((N_FTS_COMCLK_GEN2) (N_FTS_COMCLK_GEN2))
			((N_FTS_GEN1) (N_FTS_GEN1))
			((N_FTS_GEN2) (N_FTS_GEN2))
			((PCIE_BASE_PTR) (PCIE_BASE_PTR))
			((PCIE_CAP_CAPABILITY_ID) (PCIE_CAP_CAPABILITY_ID))
			((PCIE_CAP_CAPABILITY_VERSION) (PCIE_CAP_CAPABILITY_VERSION))
			((PCIE_CAP_ON) (PCIE_CAP_ON))
			((PCIE_CAP_RSVD_15_14) (PCIE_CAP_RSVD_15_14))
			((PCIE_CAP_SLOT_IMPLEMENTED) (PCIE_CAP_SLOT_IMPLEMENTED))
			((PCIE_REVISION) (PCIE_REVISION))
			((PGL0_LANE) (PGL0_LANE))
			((PGL1_LANE) (PGL1_LANE))
			((PGL2_LANE) (PGL2_LANE))
			((PGL3_LANE) (PGL3_LANE))
			((PGL4_LANE) (PGL4_LANE))
			((PGL5_LANE) (PGL5_LANE))
			((PGL6_LANE) (PGL6_LANE))
			((PGL7_LANE) (PGL7_LANE))
			((PL_AUTO_CONFIG) (PL_AUTO_CONFIG))
			((PL_FAST_TRAIN) (PL_FAST_TRAIN))
			((PCIE_EXT_CLK) (PCIE_EXT_CLK))
			((NO_SLV_ERR) (NO_SLV_ERR))
			((PM_BASE_PTR) (PM_BASE_PTR))
			((PM_CAP_AUXCURRENT) (PM_CAP_AUXCURRENT))
			((PM_CAP_ID) (PM_CAP_ID))
			((PM_CAP_ON) (PM_CAP_ON))
			((PM_CAP_PME_CLOCK) (PM_CAP_PME_CLOCK))
			((PM_CAP_RSVD_04) (PM_CAP_RSVD_04))
			((PM_CAP_VERSION) (PM_CAP_VERSION))
			((PM_CSR_BPCCEN) (PM_CSR_BPCCEN))
			((PM_CSR_B2B3) (PM_CSR_B2B3))
			((RECRC_CHK) (RECRC_CHK))
			((RECRC_CHK_TRIM) (RECRC_CHK_TRIM))
			((SELECT_DLL_IF) (SELECT_DLL_IF))
			((SPARE_BIT1) (SPARE_BIT1))
			((SPARE_BIT2) (SPARE_BIT2))
			((SPARE_BIT3) (SPARE_BIT3))
			((SPARE_BIT4) (SPARE_BIT4))
			((SPARE_BIT5) (SPARE_BIT5))
			((SPARE_BIT6) (SPARE_BIT6))
			((SPARE_BIT7) (SPARE_BIT7))
			((SPARE_BIT8) (SPARE_BIT8))
			((SPARE_BYTE0) (SPARE_BYTE0))
			((SPARE_BYTE1) (SPARE_BYTE1))
			((SPARE_BYTE2) (SPARE_BYTE2))
			((SPARE_BYTE3) (SPARE_BYTE3))
			((SPARE_WORD0) (SPARE_WORD0))
			((SPARE_WORD1) (SPARE_WORD1))
			((SPARE_WORD2) (SPARE_WORD2))
			((SPARE_WORD3) (SPARE_WORD3))
			((TL_RBYPASS) (TL_RBYPASS))
			((TL_TFC_DISABLE) (TL_TFC_DISABLE))
			((TL_TX_CHECKS_DISABLE) (TL_TX_CHECKS_DISABLE))
			((EXIT_LOOPBACK_ON_EI) (EXIT_LOOPBACK_ON_EI))
			((UR_INV_REQ) (UR_INV_REQ))
			((VC_CAP_ID) (VC_CAP_ID))
			((VC_CAP_VERSION) (VC_CAP_VERSION))
			((VSEC_CAP_HDR_ID) (VSEC_CAP_HDR_ID))
			((VSEC_CAP_HDR_LENGTH) (VSEC_CAP_HDR_LENGTH))
			((VSEC_CAP_HDR_REVISION) (VSEC_CAP_HDR_REVISION))
			((VSEC_CAP_ID) (VSEC_CAP_ID))
			((VSEC_CAP_IS_LINK_VISIBLE) (VSEC_CAP_IS_LINK_VISIBLE))
			((VSEC_CAP_VERSION) (VSEC_CAP_VERSION))
			((C_BASEADDR) (C_BASEADDR))
			((C_HIGHADDR) (C_HIGHADDR))
			((C_MAX_LNK_WDT) (C_MAX_LNK_WDT))
			((C_ROOT_PORT) (C_ROOT_PORT))
			((C_RP_BAR_HIDE) (C_RP_BAR_HIDE))
			((C_RX_REALIGN) (C_RX_REALIGN))
			((C_RX_PRESERVE_ORDER) (C_RX_PRESERVE_ORDER))
			((C_LAST_CORE_CAP_ADDR) (_code  23))
			((C_VSEC_CAP_ADDR) (_code  24))
			((C_VSEC_CAP_LAST) (C_VSEC_CAP_LAST))
			((C_VSEC_ID) (_code  25))
			((C_DEVICE_NUMBER) (C_DEVICE_NUMBER))
			((C_NUM_USER_INTR) (C_NUM_USER_INTR))
			((C_USER_PTR) (_code  26))
			((C_COMP_TIMEOUT) (C_COMP_TIMEOUT))
			((PTR_WIDTH) (PTR_WIDTH))
			((C_FAMILY) (C_FAMILY))
			((USR_CFG) (USR_CFG))
			((USR_EXT_CFG) (USR_EXT_CFG))
			((LINK_CAP_L0S_EXIT_LATENCY) (_code  27))
			((LINK_CAP_L1_EXIT_LATENCY) (_code  28))
			((PLM_AUTO_CONFIG) (PLM_AUTO_CONFIG))
			((FAST_TRAIN) (FAST_TRAIN))
			((PCIE_GENERIC) (_code  29))
			((GTP_SEL) (GTP_SEL))
			((CFG_VEN_ID) (_code  30))
			((CFG_DEV_ID) (_code  31))
			((CFG_REV_ID) (_code  32))
			((CFG_SUBSYS_VEN_ID) (_code  33))
			((CFG_SUBSYS_ID) (_code  34))
			((AER_CAP_MULTIHEADER) (AER_CAP_MULTIHEADER))
			((AER_CAP_OPTIONAL_ERR_SUPPORT) (_code  35))
			((DEV_CAP2_ARI_FORWARDING_SUPPORTED) (DEV_CAP2_ARI_FORWARDING_SUPPORTED))
			((DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED) (DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED))
			((DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED) (DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED))
			((DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED) (DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED))
			((DEV_CAP2_CAS128_COMPLETER_SUPPORTED) (DEV_CAP2_CAS128_COMPLETER_SUPPORTED))
			((DEV_CAP2_TPH_COMPLETER_SUPPORTED) (_code  36))
			((DEV_CONTROL_EXT_TAG_DEFAULT) (DEV_CONTROL_EXT_TAG_DEFAULT))
			((DISABLE_RX_POISONED_RESP) (DISABLE_RX_POISONED_RESP))
			((LINK_CAP_ASPM_OPTIONALITY) (LINK_CAP_ASPM_OPTIONALITY))
			((RBAR_BASE_PTR) (_code  37))
			((RBAR_CAP_CONTROL_ENCODEDBAR0) (_code  38))
			((RBAR_CAP_CONTROL_ENCODEDBAR1) (_code  39))
			((RBAR_CAP_CONTROL_ENCODEDBAR2) (_code  40))
			((RBAR_CAP_CONTROL_ENCODEDBAR3) (_code  41))
			((RBAR_CAP_CONTROL_ENCODEDBAR4) (_code  42))
			((RBAR_CAP_CONTROL_ENCODEDBAR5) (_code  43))
			((RBAR_CAP_INDEX0) (_code  44))
			((RBAR_CAP_INDEX1) (_code  45))
			((RBAR_CAP_INDEX2) (_code  46))
			((RBAR_CAP_INDEX3) (_code  47))
			((RBAR_CAP_INDEX4) (_code  48))
			((RBAR_CAP_INDEX5) (_code  49))
			((RBAR_CAP_ON) (RBAR_CAP_ON))
			((RBAR_CAP_SUP0) (RBAR_CAP_SUP0))
			((RBAR_CAP_SUP1) (RBAR_CAP_SUP1))
			((RBAR_CAP_SUP2) (RBAR_CAP_SUP2))
			((RBAR_CAP_SUP3) (RBAR_CAP_SUP3))
			((RBAR_CAP_SUP4) (RBAR_CAP_SUP4))
			((RBAR_CAP_SUP5) (RBAR_CAP_SUP5))
			((RBAR_NUM) (_code  50))
			((TRN_NP_FC) (TRN_NP_FC))
			((TRN_DW) (TRN_DW))
			((UR_ATOMIC) (UR_ATOMIC))
			((UR_PRS_RESPONSE) (UR_PRS_RESPONSE))
			((USER_CLK2_DIV2) (USER_CLK2_DIV2))
			((VC0_TOTAL_CREDITS_NPD) (VC0_TOTAL_CREDITS_NPD))
			((LINK_CAP_RSVD_23) (LINK_CAP_RSVD_23))
			((CFG_ECRC_ERR_CPLSTAT) (CFG_ECRC_ERR_CPLSTAT))
			((DISABLE_ERR_MSG) (DISABLE_ERR_MSG))
			((DISABLE_LOCKED_FILTER) (DISABLE_LOCKED_FILTER))
			((DISABLE_PPM_FILTER) (DISABLE_PPM_FILTER))
			((ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED) (ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED))
			((INTERRUPT_STAT_AUTO) (INTERRUPT_STAT_AUTO))
			((MPS_FORCE) (MPS_FORCE))
			((PM_ASPML0S_TIMEOUT) (_code  51))
			((PM_ASPML0S_TIMEOUT_EN) (PM_ASPML0S_TIMEOUT_EN))
			((PM_ASPML0S_TIMEOUT_FUNC) (PM_ASPML0S_TIMEOUT_FUNC))
			((PM_ASPM_FASTEXIT) (PM_ASPM_FASTEXIT))
			((PM_MF) (PM_MF))
			((RP_AUTO_SPD) (_code  52))
			((RP_AUTO_SPD_LOOPCNT) (_code  53))
			((SIM_VERSION) (SIM_VERSION))
			((SSL_MESSAGE_AUTO) (SSL_MESSAGE_AUTO))
			((TECRC_EP_INV) (TECRC_EP_INV))
			((UR_CFG1) (UR_CFG1))
			((USE_RID_PINS) (USE_RID_PINS))
			((DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED) (DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED))
			((DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED) (DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED))
			((DEV_CAP2_LTR_MECHANISM_SUPPORTED) (DEV_CAP2_LTR_MECHANISM_SUPPORTED))
			((DEV_CAP2_MAX_ENDEND_TLP_PREFIXES) (_code  54))
			((DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING) (DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING))
			((RBAR_CAP_ID) (_code  55))
			((RBAR_CAP_NEXTPTR) (_code  56))
			((RBAR_CAP_VERSION) (_code  57))
			((PCIE_USE_MODE) (PCIE_USE_MODE))
			((PCIE_GT_DEVICE) (PCIE_GT_DEVICE))
			((PCIE_PLL_SEL) (PCIE_PLL_SEL))
			((PCIE_ASYNC_EN) (PCIE_ASYNC_EN))
			((PCIE_TXBUF_EN) (PCIE_TXBUF_EN))
			((PCIE_EXT_GT_COMMON) (PCIE_EXT_GT_COMMON))
			((EXT_CH_GT_DRP) (EXT_CH_GT_DRP))
			((TX_MARGIN_FULL_0) (TX_MARGIN_FULL_0))
			((TX_MARGIN_FULL_1) (TX_MARGIN_FULL_1))
			((TX_MARGIN_FULL_2) (TX_MARGIN_FULL_2))
			((TX_MARGIN_FULL_3) (TX_MARGIN_FULL_3))
			((TX_MARGIN_FULL_4) (TX_MARGIN_FULL_4))
			((TX_MARGIN_LOW_0) (TX_MARGIN_LOW_0))
			((TX_MARGIN_LOW_1) (TX_MARGIN_LOW_1))
			((TX_MARGIN_LOW_2) (TX_MARGIN_LOW_2))
			((TX_MARGIN_LOW_3) (TX_MARGIN_LOW_3))
			((TX_MARGIN_LOW_4) (TX_MARGIN_LOW_4))
			((PCIE_CHAN_BOND) (PCIE_CHAN_BOND))
			((EXT_PIPE_INTERFACE) (EXT_PIPE_INTERFACE))
		)
		(_port
			((qpll_drp_crscode) (qpll_drp_crscode))
			((qpll_drp_fsm) (qpll_drp_fsm))
			((qpll_drp_done) (qpll_drp_done))
			((qpll_drp_reset) (qpll_drp_reset))
			((qpll_qplllock) (qpll_qplllock))
			((qpll_qplloutclk) (qpll_qplloutclk))
			((qpll_qplloutrefclk) (qpll_qplloutrefclk))
			((qpll_qplld) (qpll_qplld))
			((qpll_qpllreset) (qpll_qpllreset))
			((qpll_drp_clk) (qpll_drp_clk))
			((qpll_drp_rst_n) (qpll_drp_rst_n))
			((qpll_drp_ovrd) (qpll_drp_ovrd))
			((qpll_drp_gen3) (qpll_drp_gen3))
			((qpll_drp_start) (qpll_drp_start))
			((ext_ch_gt_drpclk) (ext_ch_gt_drpclk))
			((ext_ch_gt_drpaddr) (ext_ch_gt_drpaddr))
			((ext_ch_gt_drpen) (ext_ch_gt_drpen))
			((ext_ch_gt_drpdi) (ext_ch_gt_drpdi))
			((ext_ch_gt_drpwe) (ext_ch_gt_drpwe))
			((ext_ch_gt_drpdo) (ext_ch_gt_drpdo))
			((ext_ch_gt_drprdy) (ext_ch_gt_drprdy))
			((pipe_txprbssel) (pipe_txprbssel))
			((pipe_rxprbssel) (pipe_rxprbssel))
			((pipe_txprbsforceerr) (pipe_txprbsforceerr))
			((pipe_rxprbscntreset) (pipe_rxprbscntreset))
			((pipe_loopback) (pipe_loopback))
			((pipe_txinhibit) (pipe_txinhibit))
			((pipe_rxprbserr) (pipe_rxprbserr))
			((pipe_rst_fsm) (pipe_rst_fsm))
			((pipe_qrst_fsm) (pipe_qrst_fsm))
			((pipe_rate_fsm) (pipe_rate_fsm))
			((pipe_sync_fsm_tx) (pipe_sync_fsm_tx))
			((pipe_sync_fsm_rx) (pipe_sync_fsm_rx))
			((pipe_drp_fsm) (pipe_drp_fsm))
			((pipe_rst_idle) (pipe_rst_idle))
			((pipe_qrst_idle) (pipe_qrst_idle))
			((pipe_rate_idle) (pipe_rate_idle))
			((pipe_eyescandataerror) (pipe_eyescandataerror))
			((pipe_rxstatus) (pipe_rxstatus))
			((pipe_dmonitorout) (pipe_dmonitorout))
			((pipe_cpll_lock) (pipe_cpll_lock))
			((pipe_qpll_lock) (pipe_qpll_lock))
			((pipe_rxpmaresetdone) (pipe_rxpmaresetdone))
			((pipe_rxbufstatus) (pipe_rxbufstatus))
			((pipe_txphaligndone) (pipe_txphaligndone))
			((pipe_txphinitdone) (pipe_txphinitdone))
			((pipe_txdlysresetdone) (pipe_txdlysresetdone))
			((pipe_rxphaligndone) (pipe_rxphaligndone))
			((pipe_rxdlysresetdone) (pipe_rxdlysresetdone))
			((pipe_rxsyncdone) (pipe_rxsyncdone))
			((pipe_rxdisperr) (pipe_rxdisperr))
			((pipe_rxnotintable) (pipe_rxnotintable))
			((pipe_rxcommadet) (pipe_rxcommadet))
			((gt_ch_drp_rdy) (gt_ch_drp_rdy))
			((INT_PCLK_OUT_SLAVE) (INT_PCLK_OUT_SLAVE))
			((INT_RXUSRCLK_OUT) (INT_RXUSRCLK_OUT))
			((INT_RXOUTCLK_OUT) (INT_RXOUTCLK_OUT))
			((INT_DCLK_OUT) (INT_DCLK_OUT))
			((INT_USERCLK1_OUT) (INT_USERCLK1_OUT))
			((INT_USERCLK2_OUT) (INT_USERCLK2_OUT))
			((INT_OOBCLK_OUT) (INT_OOBCLK_OUT))
			((INT_MMCM_LOCK_OUT) (INT_MMCM_LOCK_OUT))
			((INT_QPLLLOCK_OUT) (INT_QPLLLOCK_OUT))
			((INT_QPLLOUTCLK_OUT) (INT_QPLLOUTCLK_OUT))
			((INT_QPLLOUTREFCLK_OUT) (INT_QPLLOUTREFCLK_OUT))
			((INT_PCLK_SEL_SLAVE) (INT_PCLK_SEL_SLAVE))
			((pipe_debug_0) (pipe_debug_0))
			((pipe_debug_1) (pipe_debug_1))
			((pipe_debug_2) (pipe_debug_2))
			((pipe_debug_3) (pipe_debug_3))
			((pipe_debug_4) (pipe_debug_4))
			((pipe_debug_5) (pipe_debug_5))
			((pipe_debug_6) (pipe_debug_6))
			((pipe_debug_7) (pipe_debug_7))
			((pipe_debug_8) (pipe_debug_8))
			((pipe_debug_9) (pipe_debug_9))
			((pipe_debug) (pipe_debug))
			((pci_exp_txp) (pci_exp_txp))
			((pci_exp_txn) (pci_exp_txn))
			((pci_exp_rxp) (pci_exp_rxp))
			((pci_exp_rxn) (pci_exp_rxn))
			((rx_np_ok) (rx_np_ok))
			((rx_np_req) (rx_np_req))
			((np_cpl_pending) (np_cpl_pending))
			((RP_bridge_en) (RP_bridge_en))
			((s_axis_rw_tdata) (s_axis_rw_tdata))
			((s_axis_rw_tvalid) (s_axis_rw_tvalid))
			((s_axis_rw_tready) (s_axis_rw_tready))
			((s_axis_rw_tstrb) (s_axis_rw_tstrb))
			((s_axis_rw_tlast) (s_axis_rw_tlast))
			((s_axis_rw_tuser) (s_axis_rw_tuser))
			((s_axis_rr_tdata) (s_axis_rr_tdata))
			((s_axis_rr_tvalid) (s_axis_rr_tvalid))
			((s_axis_rr_tready) (s_axis_rr_tready))
			((s_axis_rr_tstrb) (s_axis_rr_tstrb))
			((s_axis_rr_tlast) (s_axis_rr_tlast))
			((s_axis_rr_tuser) (s_axis_rr_tuser))
			((s_axis_cc_tdata) (s_axis_cc_tdata))
			((s_axis_cc_tvalid) (s_axis_cc_tvalid))
			((s_axis_cc_tready) (s_axis_cc_tready))
			((s_axis_cc_tstrb) (s_axis_cc_tstrb))
			((s_axis_cc_tlast) (s_axis_cc_tlast))
			((s_axis_cc_tuser) (s_axis_cc_tuser))
			((m_axis_cw_tdata) (m_axis_cw_tdata))
			((m_axis_cw_tvalid) (m_axis_cw_tvalid))
			((m_axis_cw_tready) (m_axis_cw_tready))
			((m_axis_cw_tstrb) (m_axis_cw_tstrb))
			((m_axis_cw_tlast) (m_axis_cw_tlast))
			((m_axis_cw_tuser) (m_axis_cw_tuser))
			((m_axis_cr_tdata) (m_axis_cr_tdata))
			((m_axis_cr_tvalid) (m_axis_cr_tvalid))
			((m_axis_cr_tready) (m_axis_cr_tready))
			((m_axis_cr_tstrb) (m_axis_cr_tstrb))
			((m_axis_cr_tlast) (m_axis_cr_tlast))
			((m_axis_cr_tuser) (m_axis_cr_tuser))
			((m_axis_rc_tdata) (m_axis_rc_tdata))
			((m_axis_rc_tvalid) (m_axis_rc_tvalid))
			((m_axis_rc_tready) (m_axis_rc_tready))
			((m_axis_rc_tstrb) (m_axis_rc_tstrb))
			((m_axis_rc_tlast) (m_axis_rc_tlast))
			((m_axis_rc_tuser) (m_axis_rc_tuser))
			((s_axi_ctl_awaddr) (s_axi_ctl_awaddr))
			((s_axi_ctl_awvalid) (s_axi_ctl_awvalid))
			((s_axi_ctl_awready) (s_axi_ctl_awready))
			((s_axi_ctl_wdata) (s_axi_ctl_wdata))
			((s_axi_ctl_wstrb) (s_axi_ctl_wstrb))
			((s_axi_ctl_wvalid) (s_axi_ctl_wvalid))
			((s_axi_ctl_wready) (s_axi_ctl_wready))
			((s_axi_ctl_bresp) (s_axi_ctl_bresp))
			((s_axi_ctl_bvalid) (s_axi_ctl_bvalid))
			((s_axi_ctl_bready) (s_axi_ctl_bready))
			((s_axi_ctl_araddr) (s_axi_ctl_araddr))
			((s_axi_ctl_arvalid) (s_axi_ctl_arvalid))
			((s_axi_ctl_arready) (s_axi_ctl_arready))
			((s_axi_ctl_rdata) (s_axi_ctl_rdata))
			((s_axi_ctl_rresp) (s_axi_ctl_rresp))
			((s_axi_ctl_rvalid) (s_axi_ctl_rvalid))
			((s_axi_ctl_rready) (s_axi_ctl_rready))
			((Bus2IP_CS) (Bus2IP_CS))
			((Bus2IP_BE) (Bus2IP_BE))
			((Bus2IP_RNW) (Bus2IP_RNW))
			((Bus2IP_Addr) (Bus2IP_Addr))
			((Bus2IP_Data) (Bus2IP_Data))
			((IP2Bus_RdAck) (IP2Bus_RdAck))
			((IP2Bus_WrAck) (IP2Bus_WrAck))
			((IP2Bus_Data) (IP2Bus_Data))
			((IP2Bus_Error) (IP2Bus_Error))
			((ctl_intr) (ctl_intr))
			((ctl_user_intr) (ctl_user_intr))
			((blk_err_cor) (blk_err_cor))
			((blk_err_ur) (blk_err_ur))
			((blk_err_ecrc) (blk_err_ecrc))
			((blk_err_cpl_timeout) (blk_err_cpl_timeout))
			((blk_err_cpl_abort) (blk_err_cpl_abort))
			((blk_err_cpl_unexpect) (blk_err_cpl_unexpect))
			((blk_err_posted) (blk_err_posted))
			((blk_err_locked) (blk_err_locked))
			((blk_err_tlp_cpl_header) (blk_err_tlp_cpl_header))
			((blk_err_cpl_rdy) (blk_err_cpl_rdy))
			((blk_interrupt) (blk_interrupt))
			((blk_interrupt_rdy) (blk_interrupt_rdy))
			((blk_interrupt_assert) (blk_interrupt_assert))
			((blk_interrupt_di) (blk_interrupt_di))
			((cfg_interrupt_do) (cfg_interrupt_do))
			((blk_interrupt_mmenable) (blk_interrupt_mmenable))
			((blk_interrupt_msienable) (blk_interrupt_msienable))
			((blk_interrupt_msixenable) (blk_interrupt_msixenable))
			((blk_interrupt_msixfm) (blk_interrupt_msixfm))
			((blk_trn_pending) (blk_trn_pending))
			((cfg_pm_send_pme_to) (cfg_pm_send_pme_to))
			((blk_status) (blk_status))
			((blk_command) (blk_command))
			((blk_dstatus) (blk_dstatus))
			((blk_dcommand) (blk_dcommand))
			((blk_lstatus) (blk_lstatus))
			((blk_lcommand) (blk_lcommand))
			((blk_dcommand2) (blk_dcommand2))
			((blk_pcie_link_state) (blk_pcie_link_state))
			((blk_dsn) (blk_dsn))
			((blk_pmcsr_pme_en) (blk_pmcsr_pme_en))
			((blk_pmcsr_pme_status) (blk_pmcsr_pme_status))
			((blk_pmcsr_powerstate) (blk_pmcsr_powerstate))
			((cfg_msg_received) (cfg_msg_received))
			((blk_msg_data) (blk_msg_data))
			((blk_msg_received_err_cor) (blk_msg_received_err_cor))
			((blk_msg_received_err_non_fatal) (blk_msg_received_err_non_fatal))
			((blk_msg_received_err_fatal) (blk_msg_received_err_fatal))
			((blk_msg_received_pme_to_ack) (blk_msg_received_pme_to_ack))
			((blk_msg_received_assert_inta) (blk_msg_received_assert_inta))
			((blk_msg_received_assert_intb) (blk_msg_received_assert_intb))
			((blk_msg_received_assert_intc) (blk_msg_received_assert_intc))
			((blk_msg_received_assert_intd) (blk_msg_received_assert_intd))
			((blk_msg_received_deassert_inta) (blk_msg_received_deassert_inta))
			((blk_msg_received_deassert_intb) (blk_msg_received_deassert_intb))
			((blk_msg_received_deassert_intc) (blk_msg_received_deassert_intc))
			((blk_msg_received_deassert_intd) (blk_msg_received_deassert_intd))
			((blk_link_up) (blk_link_up))
			((blk_ds_bus_number) (blk_ds_bus_number))
			((blk_ds_device_number) (blk_ds_device_number))
			((blk_to_turnoff) (blk_to_turnoff))
			((blk_turnoff_ok) (blk_turnoff_ok))
			((blk_pm_wake) (blk_pm_wake))
			((blk_bus_number) (blk_bus_number))
			((blk_device_number) (blk_device_number))
			((blk_function_number) (blk_function_number))
			((blk_pl_initial_link_width) (blk_pl_initial_link_width))
			((blk_pl_lane_reversal_mode) (blk_pl_lane_reversal_mode))
			((blk_pl_link_gen2_capable) (blk_pl_link_gen2_capable))
			((blk_pl_link_partner_gen2_supported) (blk_pl_link_partner_gen2_supported))
			((blk_pl_link_upcfg_capable) (blk_pl_link_upcfg_capable))
			((blk_pl_ltssm_state) (blk_pl_ltssm_state))
			((blk_pl_sel_link_rate) (blk_pl_sel_link_rate))
			((blk_pl_sel_link_width) (blk_pl_sel_link_width))
			((blk_pl_upstream_prefer_deemph) (blk_pl_upstream_prefer_deemph))
			((blk_pl_hot_rst) (blk_pl_hot_rst))
			((blk_fc_cpld) (blk_fc_cpld))
			((blk_fc_cplh) (blk_fc_cplh))
			((blk_fc_npd) (blk_fc_npd))
			((blk_fc_nph) (blk_fc_nph))
			((blk_fc_pd) (blk_fc_pd))
			((blk_fc_ph) (blk_fc_ph))
			((blk_fc_sel) (blk_fc_sel))
			((blk_tbuf_av) (blk_tbuf_av))
			((blk_tcfg_req) (blk_tcfg_req))
			((blk_tcfg_gnt) (blk_tcfg_gnt))
			((tx_err_drop) (tx_err_drop))
			((cfg_do) (cfg_do))
			((cfg_rd_wr_done) (cfg_rd_wr_done))
			((cfg_dwaddr) (cfg_dwaddr))
			((cfg_rd_en) (cfg_rd_en))
			((com_sysclk) (com_sysclk))
			((com_sysrst) (com_sysrst))
			((mmcm_lock) (mmcm_lock))
			((com_iclk) (com_iclk))
			((com_cclk) (com_cclk))
			((com_corereset) (com_corereset))
			((PIPE_RXOUTCLK_IN) (clk_fab_refclk))
			((PIPE_PCLK_IN) (clk_pclk))
			((PIPE_RXUSRCLK_IN) (clk_rxusrclk))
			((PIPE_DCLK_IN) (clk_dclk))
			((PIPE_USERCLK1_IN) (clk_userclk1))
			((PIPE_USERCLK2_IN) (clk_userclk2))
			((PIPE_OOBCLK_IN) (clk_oobclk_in))
			((PIPE_MMCM_LOCK_IN) (clk_mmcm_lock))
			((PIPE_TXOUTCLK_OUT) (clk_txoutclk))
			((PIPE_RXOUTCLK_OUT) (clk_rxoutclk))
			((PIPE_PCLK_SEL_OUT) (clk_pclk_sel))
			((PIPE_GEN3_OUT) (clk_gen3))
			((PIPE_MMCM_RST_N) (PIPE_MMCM_RST_N))
			((user_clk_out) (user_clk_out))
			((user_reset_out) (user_reset_out))
			((cfg_received_func_lvl_rst) (cfg_received_func_lvl_rst))
			((cfg_err_atomic_egress_blocked) (cfg_err_atomic_egress_blocked))
			((cfg_err_internal_cor) (cfg_err_internal_cor))
			((cfg_err_malformed) (cfg_err_malformed))
			((cfg_err_mc_blocked) (cfg_err_mc_blocked))
			((cfg_err_poisoned) (cfg_err_poisoned))
			((cfg_err_norecovery) (cfg_err_norecovery))
			((cfg_err_acs) (cfg_err_acs))
			((cfg_err_internal_uncor) (cfg_err_internal_uncor))
			((cfg_pm_halt_aspm_l0s) (cfg_pm_halt_aspm_l0s))
			((cfg_pm_halt_aspm_l1) (cfg_pm_halt_aspm_l1))
			((cfg_pm_force_state_en) (cfg_pm_force_state_en))
			((cfg_pm_force_state) (cfg_pm_force_state))
			((cfg_interrupt_stat) (cfg_interrupt_stat))
			((cfg_pciecap_interrupt_msgnum) (cfg_pciecap_interrupt_msgnum))
			((cfg_bridge_serr_en) (cfg_bridge_serr_en))
			((cfg_slot_control_electromech_il_ctl_pulse) (cfg_slot_control_electromech_il_ctl_pulse))
			((cfg_root_control_syserr_corr_err_en) (cfg_root_control_syserr_corr_err_en))
			((cfg_root_control_syserr_non_fatal_err_en) (cfg_root_control_syserr_non_fatal_err_en))
			((cfg_root_control_syserr_fatal_err_en) (cfg_root_control_syserr_fatal_err_en))
			((cfg_root_control_pme_int_en) (cfg_root_control_pme_int_en))
			((cfg_aer_rooterr_corr_err_reporting_en) (cfg_aer_rooterr_corr_err_reporting_en))
			((cfg_aer_rooterr_non_fatal_err_reporting_en) (cfg_aer_rooterr_non_fatal_err_reporting_en))
			((cfg_aer_rooterr_fatal_err_reporting_en) (cfg_aer_rooterr_fatal_err_reporting_en))
			((cfg_aer_rooterr_corr_err_received) (cfg_aer_rooterr_corr_err_received))
			((cfg_aer_rooterr_non_fatal_err_received) (cfg_aer_rooterr_non_fatal_err_received))
			((cfg_aer_rooterr_fatal_err_received) (cfg_aer_rooterr_fatal_err_received))
			((cfg_msg_received_pm_as_nak) (cfg_msg_received_pm_as_nak))
			((cfg_msg_received_pm_pme) (cfg_msg_received_pm_pme))
			((cfg_msg_received_setslotpowerlimit) (cfg_msg_received_setslotpowerlimit))
			((pl_phy_lnk_up) (pl_phy_lnk_up))
			((pl_tx_pm_state) (pl_tx_pm_state))
			((pl_rx_pm_state) (pl_rx_pm_state))
			((pl_directed_change_done) (pl_directed_change_done))
			((pl_downstream_deemph_source) (pl_downstream_deemph_source))
			((cfg_err_aer_headerlog) (cfg_err_aer_headerlog))
			((cfg_aer_interrupt_msgnum) (cfg_aer_interrupt_msgnum))
			((cfg_err_aer_headerlog_set) (cfg_err_aer_headerlog_set))
			((cfg_aer_ecrc_check_en) (cfg_aer_ecrc_check_en))
			((cfg_aer_ecrc_gen_en) (cfg_aer_ecrc_gen_en))
			((cfg_vc_tcvc_map) (cfg_vc_tcvc_map))
			((common_commands_in) (common_commands_in))
			((pipe_rx_0_sigs) (pipe_rx_0_sigs))
			((pipe_rx_1_sigs) (pipe_rx_1_sigs))
			((pipe_rx_2_sigs) (pipe_rx_2_sigs))
			((pipe_rx_3_sigs) (pipe_rx_3_sigs))
			((pipe_rx_4_sigs) (pipe_rx_4_sigs))
			((pipe_rx_5_sigs) (pipe_rx_5_sigs))
			((pipe_rx_6_sigs) (pipe_rx_6_sigs))
			((pipe_rx_7_sigs) (pipe_rx_7_sigs))
			((common_commands_out) (common_commands_out))
			((pipe_tx_0_sigs) (pipe_tx_0_sigs))
			((pipe_tx_1_sigs) (pipe_tx_1_sigs))
			((pipe_tx_2_sigs) (pipe_tx_2_sigs))
			((pipe_tx_3_sigs) (pipe_tx_3_sigs))
			((pipe_tx_4_sigs) (pipe_tx_4_sigs))
			((pipe_tx_5_sigs) (pipe_tx_5_sigs))
			((pipe_tx_6_sigs) (pipe_tx_6_sigs))
			((pipe_tx_7_sigs) (pipe_tx_7_sigs))
			((config_gen_req) (config_gen_req))
		)
	)
	(_model . axi_pcie_v2_9_2_enhanced_core_top_wrap 58 -1)

)
V 000061 55 2804          1580965250125 axi_pcie_v2_9_2_fifo
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_fifo 0 18795(axi_pcie_v2_9_2_fifo 0 18795))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 5f59595d0108024a0b0a4f050d5956595a5a095859)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 100ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 18797 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 18797 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 18798 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_FIFO_DEPTH_LOG ~vector~1 0 18798 \5\ (_ent -1 (_cnst \5\))))
		(_type (_int ~vector~2 0 18801 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_FIFO_WIDTH ~vector~2 0 18801 \64\ (_ent -1 (_cnst \64\))))
		(_type (_int ~vector~3 0 18804 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FIFO_TYPE ~vector~3 0 18804 \"lut"\ (_ent -1 (_string \V"lut"\))))
		(_port (_int ACLK ~wire 0 18807 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ARESET ~wire 0 18808 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_FIFO_WIDTH-1:0]wire~ 0 18810 (_array ~wire ((_range  1)))))
		(_port (_int S_MESG ~[C_FIFO_WIDTH-1:0]wire~ 0 18810 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_VALID ~wire 0 18811 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_READY ~wire 0 18812 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_MESG ~[C_FIFO_WIDTH-1:0]wire~ 0 18814 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_VALID ~wire 0 18815 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_READY ~wire 0 18816 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst inst 0 18819 (_ent . fifo_gen)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_COMMON_CLOCK) (_cnst \1\))
			((C_FIFO_DEPTH_LOG) (C_FIFO_DEPTH_LOG))
			((C_FIFO_WIDTH) (C_FIFO_WIDTH))
			((C_FIFO_TYPE) (C_FIFO_TYPE))
		)
		(_port
			((CLK) (ACLK))
			((RST) (ARESET))
			((WR_CLK) (\1 \))
			((WR_EN) (S_VALID))
			((WR_READY) (S_READY))
			((WR_DATA) (S_MESG))
			((RD_CLK) (\2 \))
			((RD_EN) (M_READY))
			((RD_VALID) (M_VALID))
			((RD_DATA) (M_MESG))
		)
		(_delay (_code  2)(1.000000))
	)
	(_model . axi_pcie_v2_9_2_fifo 3 -1)

)
V 000075 55 14355         1580965250127 axi_pcie_v2_9_2_GTPA1_DUAL_WRAPPER
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_GTPA1_DUAL_WRAPPER 0 18909(axi_pcie_v2_9_2_GTPA1_DUAL_WRAPPER 0 18909))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 10))
	(_code 5f59595d0108024a09595e0f4c0507595a5a0958595c5d)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 18912 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WRAPPER_SIM_GTPRESET_SPEEDUP ~vector~0 0 18912 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~1 0 18913 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WRAPPER_CLK25_DIVIDER_0 ~vector~1 0 18913 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~2 0 18914 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WRAPPER_CLK25_DIVIDER_1 ~vector~2 0 18914 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~3 0 18915 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WRAPPER_PLL_DIVSEL_FB_0 ~vector~3 0 18915 \5\ (_ent -1 (_cnst \5\))))
		(_type (_int ~vector~4 0 18916 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WRAPPER_PLL_DIVSEL_FB_1 ~vector~4 0 18916 \5\ (_ent -1 (_cnst \5\))))
		(_type (_int ~vector~5 0 18917 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WRAPPER_PLL_DIVSEL_REF_0 ~vector~5 0 18917 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~6 0 18918 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WRAPPER_PLL_DIVSEL_REF_1 ~vector~6 0 18918 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~7 0 18920 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WRAPPER_SIMULATION ~vector~7 0 18920 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~[1:0]wire~ 0 18928 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int TILE0_RXPOWERDOWN0_IN ~[1:0]wire~ 0 18928 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXPOWERDOWN1_IN ~[1:0]wire~ 0 18929 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXPOWERDOWN0_IN ~[1:0]wire~ 0 18930 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXPOWERDOWN1_IN ~[1:0]wire~ 0 18931 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_CLK00_IN ~wire 0 18933 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_CLK01_IN ~wire 0 18934 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_GTPRESET0_IN ~wire 0 18935 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_GTPRESET1_IN ~wire 0 18936 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_PLLLKDET0_OUT ~wire 0 18937 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int TILE0_PLLLKDET1_OUT ~wire 0 18938 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int TILE0_RESETDONE0_OUT ~wire 0 18939 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_RESETDONE1_OUT ~wire 0 18940 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXCHARISK0_OUT ~[1:0]wire~ 0 18942 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXCHARISK1_OUT ~[1:0]wire~ 0 18943 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXDISPERR0_OUT ~[1:0]wire~ 0 18944 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXDISPERR1_OUT ~[1:0]wire~ 0 18945 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXNOTINTABLE0_OUT ~[1:0]wire~ 0 18946 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXNOTINTABLE1_OUT ~[1:0]wire~ 0 18947 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 18949 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int TILE0_RXCLKCORCNT0_OUT ~[2:0]wire~ 0 18949 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXCLKCORCNT1_OUT ~[2:0]wire~ 0 18950 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXENMCOMMAALIGN0_IN ~wire 0 18952 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXENMCOMMAALIGN1_IN ~wire 0 18953 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXENPCOMMAALIGN0_IN ~wire 0 18954 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXENPCOMMAALIGN1_IN ~wire 0 18955 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 18957 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int TILE0_RXDATA0_OUT ~[15:0]wire~ 0 18957 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXDATA1_OUT ~[15:0]wire~ 0 18958 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXRESET0_IN ~wire 0 18959 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXRESET1_IN ~wire 0 18960 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXUSRCLK0_IN ~wire 0 18961 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXUSRCLK1_IN ~wire 0 18962 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXUSRCLK20_IN ~wire 0 18963 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXUSRCLK21_IN ~wire 0 18964 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_GATERXELECIDLE0_IN ~wire 0 18966 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_GATERXELECIDLE1_IN ~wire 0 18967 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_IGNORESIGDET0_IN ~wire 0 18968 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_IGNORESIGDET1_IN ~wire 0 18969 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXELECIDLE0_OUT ~wire 0 18970 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXELECIDLE1_OUT ~wire 0 18971 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXN0_IN ~wire 0 18972 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXN1_IN ~wire 0 18973 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXP0_IN ~wire 0 18974 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXP1_IN ~wire 0 18975 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXSTATUS0_OUT ~[2:0]wire~ 0 18977 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXSTATUS1_OUT ~[2:0]wire~ 0 18978 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_PHYSTATUS0_OUT ~wire 0 18980 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_PHYSTATUS1_OUT ~wire 0 18981 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXVALID0_OUT ~wire 0 18982 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXVALID1_OUT ~wire 0 18983 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXPOLARITY0_IN ~wire 0 18985 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_RXPOLARITY1_IN ~wire 0 18986 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_GTPCLKOUT0_OUT ~[1:0]wire~ 0 18988 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_GTPCLKOUT1_OUT ~[1:0]wire~ 0 18989 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXCHARDISPMODE0_IN ~[1:0]wire~ 0 18991 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXCHARDISPMODE1_IN ~[1:0]wire~ 0 18992 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXCHARISK0_IN ~[1:0]wire~ 0 18993 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXCHARISK1_IN ~[1:0]wire~ 0 18994 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXDATA0_IN ~[15:0]wire~ 0 18996 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXDATA1_IN ~[15:0]wire~ 0 18997 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXUSRCLK0_IN ~wire 0 18998 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXUSRCLK1_IN ~wire 0 18999 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXUSRCLK20_IN ~wire 0 19000 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXUSRCLK21_IN ~wire 0 19001 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXN0_OUT ~wire 0 19003 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXN1_OUT ~wire 0 19004 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXP0_OUT ~wire 0 19005 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXP1_OUT ~wire 0 19006 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXDETECTRX0_IN ~wire 0 19008 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXDETECTRX1_IN ~wire 0 19009 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXELECIDLE0_IN ~wire 0 19010 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TILE0_TXELECIDLE1_IN ~wire 0 19011 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int tied_to_ground_i ~wire 0 19020 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[63:0]wire~ 0 19021 (_array ~wire ((_dto i 63 i 0)))))
		(_sig (_int tied_to_ground_vec_i ~[63:0]wire~ 0 19021 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int tied_to_vcc_i ~wire 0 19022 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int tied_to_vcc_vec_i ~[63:0]wire~ 0 19023 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int tile0_plllkdet0_i ~wire 0 19024 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int tile0_plllkdet1_i ~wire 0 19025 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int tile0_plllkdet0_i2 ~reg 0 19027 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int tile0_plllkdet1_i2 ~reg 0 19028 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#19033,19034,19035,19036_0@ (_arch 0 0 19033 (_prcs 0(_ass)(_simple)(_trgt(70)(71)(72)(73))
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 4 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate simulation 0 19040 (_vif  (_code 10))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#19042_2@ (_arch 2 0 19042 (_prcs 0(_ass)(_alias ((TILE0_PLLLKDET0_OUT)(tile0_plllkdet0_i2)))(_simple)(_trgt(8))(_sens(76))
	  		)))
	  		(@ALWAYS#19043_3@ (_arch 3 0 19043 (_prcs 1(_trgt(76))(_read)(_sens(74))
				(_need_init)
	  		)))
	  		(@ASSIGN#19054_4@ (_arch 4 0 19054 (_prcs 2(_ass)(_alias ((TILE0_PLLLKDET1_OUT)(tile0_plllkdet1_i2)))(_simple)(_trgt(9))(_sens(77))
	  		)))
	  		(@ALWAYS#19055_5@ (_arch 5 0 19055 (_prcs 3(_trgt(77))(_read)(_sens(75))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 4 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate implementation 0 19071 (_vif  (_code 11))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#19073_7@ (_arch 7 0 19073 (_prcs 0(_ass)(_alias ((TILE0_PLLLKDET0_OUT)(tile0_plllkdet0_i)))(_simple)(_trgt(8))(_sens(74))
	  		)))
	  		(@ASSIGN#19074_8@ (_arch 8 0 19074 (_prcs 1(_ass)(_alias ((TILE0_PLLLKDET1_OUT)(tile0_plllkdet1_i)))(_simple)(_trgt(9))(_sens(75))
	  		)))
	  		(@INTERNAL#0_9@ (_int 9 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst tile0_gtpa1_dual_wrapper_i 0 19088 (_ent . axi_pcie_v2_9_2_GTPA1_DUAL_WRAPPER_TILE)
		(_gen
			((TILE_SIM_GTPRESET_SPEEDUP) (WRAPPER_SIM_GTPRESET_SPEEDUP))
			((TILE_CLK25_DIVIDER_0) (WRAPPER_CLK25_DIVIDER_0))
			((TILE_CLK25_DIVIDER_1) (WRAPPER_CLK25_DIVIDER_1))
			((TILE_PLL_DIVSEL_FB_0) (WRAPPER_PLL_DIVSEL_FB_0))
			((TILE_PLL_DIVSEL_FB_1) (WRAPPER_PLL_DIVSEL_FB_1))
			((TILE_PLL_DIVSEL_REF_0) (WRAPPER_PLL_DIVSEL_REF_0))
			((TILE_PLL_DIVSEL_REF_1) (WRAPPER_PLL_DIVSEL_REF_1))
			((TILE_PLL_SOURCE_0) (_string \V"PLL0"\))
			((TILE_PLL_SOURCE_1) (_string \V"PLL1"\))
		)
		(_port
			((RXPOWERDOWN0_IN) (TILE0_RXPOWERDOWN0_IN))
			((RXPOWERDOWN1_IN) (TILE0_RXPOWERDOWN1_IN))
			((TXPOWERDOWN0_IN) (TILE0_TXPOWERDOWN0_IN))
			((TXPOWERDOWN1_IN) (TILE0_TXPOWERDOWN1_IN))
			((CLK00_IN) (TILE0_CLK00_IN))
			((CLK01_IN) (TILE0_CLK01_IN))
			((GTPRESET0_IN) (TILE0_GTPRESET0_IN))
			((GTPRESET1_IN) (TILE0_GTPRESET1_IN))
			((PLLLKDET0_OUT) (tile0_plllkdet0_i))
			((PLLLKDET1_OUT) (tile0_plllkdet1_i))
			((RESETDONE0_OUT) (TILE0_RESETDONE0_OUT))
			((RESETDONE1_OUT) (TILE0_RESETDONE1_OUT))
			((RXCHARISK0_OUT) (TILE0_RXCHARISK0_OUT))
			((RXCHARISK1_OUT) (TILE0_RXCHARISK1_OUT))
			((RXDISPERR0_OUT) (TILE0_RXDISPERR0_OUT))
			((RXDISPERR1_OUT) (TILE0_RXDISPERR1_OUT))
			((RXNOTINTABLE0_OUT) (TILE0_RXNOTINTABLE0_OUT))
			((RXNOTINTABLE1_OUT) (TILE0_RXNOTINTABLE1_OUT))
			((RXCLKCORCNT0_OUT) (TILE0_RXCLKCORCNT0_OUT))
			((RXCLKCORCNT1_OUT) (TILE0_RXCLKCORCNT1_OUT))
			((RXENMCOMMAALIGN0_IN) (TILE0_RXENMCOMMAALIGN0_IN))
			((RXENMCOMMAALIGN1_IN) (TILE0_RXENMCOMMAALIGN1_IN))
			((RXENPCOMMAALIGN0_IN) (TILE0_RXENPCOMMAALIGN0_IN))
			((RXENPCOMMAALIGN1_IN) (TILE0_RXENPCOMMAALIGN1_IN))
			((RXDATA0_OUT) (TILE0_RXDATA0_OUT))
			((RXDATA1_OUT) (TILE0_RXDATA1_OUT))
			((RXRESET0_IN) (TILE0_RXRESET0_IN))
			((RXRESET1_IN) (TILE0_RXRESET1_IN))
			((RXUSRCLK0_IN) (TILE0_RXUSRCLK0_IN))
			((RXUSRCLK1_IN) (TILE0_RXUSRCLK1_IN))
			((RXUSRCLK20_IN) (TILE0_RXUSRCLK20_IN))
			((RXUSRCLK21_IN) (TILE0_RXUSRCLK21_IN))
			((GATERXELECIDLE0_IN) (TILE0_GATERXELECIDLE0_IN))
			((GATERXELECIDLE1_IN) (TILE0_GATERXELECIDLE1_IN))
			((IGNORESIGDET0_IN) (TILE0_IGNORESIGDET0_IN))
			((IGNORESIGDET1_IN) (TILE0_IGNORESIGDET1_IN))
			((RXELECIDLE0_OUT) (TILE0_RXELECIDLE0_OUT))
			((RXELECIDLE1_OUT) (TILE0_RXELECIDLE1_OUT))
			((RXN0_IN) (TILE0_RXN0_IN))
			((RXN1_IN) (TILE0_RXN1_IN))
			((RXP0_IN) (TILE0_RXP0_IN))
			((RXP1_IN) (TILE0_RXP1_IN))
			((RXSTATUS0_OUT) (TILE0_RXSTATUS0_OUT))
			((RXSTATUS1_OUT) (TILE0_RXSTATUS1_OUT))
			((PHYSTATUS0_OUT) (TILE0_PHYSTATUS0_OUT))
			((PHYSTATUS1_OUT) (TILE0_PHYSTATUS1_OUT))
			((RXVALID0_OUT) (TILE0_RXVALID0_OUT))
			((RXVALID1_OUT) (TILE0_RXVALID1_OUT))
			((RXPOLARITY0_IN) (TILE0_RXPOLARITY0_IN))
			((RXPOLARITY1_IN) (TILE0_RXPOLARITY1_IN))
			((GTPCLKOUT0_OUT) (TILE0_GTPCLKOUT0_OUT))
			((GTPCLKOUT1_OUT) (TILE0_GTPCLKOUT1_OUT))
			((TXCHARDISPMODE0_IN) (TILE0_TXCHARDISPMODE0_IN))
			((TXCHARDISPMODE1_IN) (TILE0_TXCHARDISPMODE1_IN))
			((TXCHARISK0_IN) (TILE0_TXCHARISK0_IN))
			((TXCHARISK1_IN) (TILE0_TXCHARISK1_IN))
			((TXDATA0_IN) (TILE0_TXDATA0_IN))
			((TXDATA1_IN) (TILE0_TXDATA1_IN))
			((TXUSRCLK0_IN) (TILE0_TXUSRCLK0_IN))
			((TXUSRCLK1_IN) (TILE0_TXUSRCLK1_IN))
			((TXUSRCLK20_IN) (TILE0_TXUSRCLK20_IN))
			((TXUSRCLK21_IN) (TILE0_TXUSRCLK21_IN))
			((TXN0_OUT) (TILE0_TXN0_OUT))
			((TXN1_OUT) (TILE0_TXN1_OUT))
			((TXP0_OUT) (TILE0_TXP0_OUT))
			((TXP1_OUT) (TILE0_TXP1_OUT))
			((TXDETECTRX0_IN) (TILE0_TXDETECTRX0_IN))
			((TXDETECTRX1_IN) (TILE0_TXDETECTRX1_IN))
			((TXELECIDLE0_IN) (TILE0_TXELECIDLE0_IN))
			((TXELECIDLE1_IN) (TILE0_TXELECIDLE1_IN))
		)
	)
	(_model . axi_pcie_v2_9_2_GTPA1_DUAL_WRAPPER 12 -1)

)
V 000080 55 30729         1580965250129 axi_pcie_v2_9_2_GTPA1_DUAL_WRAPPER_TILE
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_GTPA1_DUAL_WRAPPER_TILE 0 19266(axi_pcie_v2_9_2_GTPA1_DUAL_WRAPPER_TILE 0 19266))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code 5f59595d0108024a095a0d0b4c0507595a5a0958595c5d)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 19269 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TILE_SIM_GTPRESET_SPEEDUP ~vector~0 0 19269 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~1 0 19270 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TILE_CLK25_DIVIDER_0 ~vector~1 0 19270 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~2 0 19271 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TILE_CLK25_DIVIDER_1 ~vector~2 0 19271 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~3 0 19272 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TILE_PLL_DIVSEL_FB_0 ~vector~3 0 19272 \5\ (_ent -1 (_cnst \5\))))
		(_type (_int ~vector~4 0 19273 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TILE_PLL_DIVSEL_FB_1 ~vector~4 0 19273 \5\ (_ent -1 (_cnst \5\))))
		(_type (_int ~vector~5 0 19274 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TILE_PLL_DIVSEL_REF_0 ~vector~5 0 19274 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~6 0 19275 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TILE_PLL_DIVSEL_REF_1 ~vector~6 0 19275 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~7 0 19278 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TILE_PLL_SOURCE_0 ~vector~7 0 19278 \"PLL0"\ (_ent -1 (_string \V"PLL0"\))))
		(_type (_int ~vector~8 0 19280 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TILE_PLL_SOURCE_1 ~vector~8 0 19280 \"PLL1"\ (_ent -1 (_string \V"PLL1"\))))
		(_type (_int ~[1:0]wire~ 0 19283 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int RXPOWERDOWN0_IN ~[1:0]wire~ 0 19283 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RXPOWERDOWN1_IN ~[1:0]wire~ 0 19284 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TXPOWERDOWN0_IN ~[1:0]wire~ 0 19285 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TXPOWERDOWN1_IN ~[1:0]wire~ 0 19286 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLK00_IN ~wire 0 19288 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLK01_IN ~wire 0 19289 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GTPRESET0_IN ~wire 0 19290 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GTPRESET1_IN ~wire 0 19291 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PLLLKDET0_OUT ~wire 0 19292 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PLLLKDET1_OUT ~wire 0 19293 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int RESETDONE0_OUT ~wire 0 19294 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int RESETDONE1_OUT ~wire 0 19295 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int RXCHARISK0_OUT ~[1:0]wire~ 0 19297 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int RXCHARISK1_OUT ~[1:0]wire~ 0 19298 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int RXDISPERR0_OUT ~[1:0]wire~ 0 19299 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int RXDISPERR1_OUT ~[1:0]wire~ 0 19300 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int RXNOTINTABLE0_OUT ~[1:0]wire~ 0 19301 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int RXNOTINTABLE1_OUT ~[1:0]wire~ 0 19302 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 19304 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int RXCLKCORCNT0_OUT ~[2:0]wire~ 0 19304 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int RXCLKCORCNT1_OUT ~[2:0]wire~ 0 19305 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int RXENMCOMMAALIGN0_IN ~wire 0 19307 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RXENMCOMMAALIGN1_IN ~wire 0 19308 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RXENPCOMMAALIGN0_IN ~wire 0 19309 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RXENPCOMMAALIGN1_IN ~wire 0 19310 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 19312 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int RXDATA0_OUT ~[15:0]wire~ 0 19312 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RXDATA1_OUT ~[15:0]wire~ 0 19313 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RXRESET0_IN ~wire 0 19314 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RXRESET1_IN ~wire 0 19315 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RXUSRCLK0_IN ~wire 0 19316 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RXUSRCLK1_IN ~wire 0 19317 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RXUSRCLK20_IN ~wire 0 19318 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RXUSRCLK21_IN ~wire 0 19319 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GATERXELECIDLE0_IN ~wire 0 19321 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GATERXELECIDLE1_IN ~wire 0 19322 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IGNORESIGDET0_IN ~wire 0 19323 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IGNORESIGDET1_IN ~wire 0 19324 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RXELECIDLE0_OUT ~wire 0 19325 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int RXELECIDLE1_OUT ~wire 0 19326 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int RXN0_IN ~wire 0 19327 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RXN1_IN ~wire 0 19328 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RXP0_IN ~wire 0 19329 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RXP1_IN ~wire 0 19330 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RXSTATUS0_OUT ~[2:0]wire~ 0 19332 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int RXSTATUS1_OUT ~[2:0]wire~ 0 19333 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PHYSTATUS0_OUT ~wire 0 19335 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PHYSTATUS1_OUT ~wire 0 19336 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int RXVALID0_OUT ~wire 0 19337 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int RXVALID1_OUT ~wire 0 19338 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int RXPOLARITY0_IN ~wire 0 19340 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RXPOLARITY1_IN ~wire 0 19341 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GTPCLKOUT0_OUT ~[1:0]wire~ 0 19343 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GTPCLKOUT1_OUT ~[1:0]wire~ 0 19344 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TXCHARDISPMODE0_IN ~[1:0]wire~ 0 19346 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TXCHARDISPMODE1_IN ~[1:0]wire~ 0 19347 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TXCHARISK0_IN ~[1:0]wire~ 0 19348 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TXCHARISK1_IN ~[1:0]wire~ 0 19349 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TXDATA0_IN ~[15:0]wire~ 0 19351 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TXDATA1_IN ~[15:0]wire~ 0 19352 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TXUSRCLK0_IN ~wire 0 19353 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TXUSRCLK1_IN ~wire 0 19354 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TXUSRCLK20_IN ~wire 0 19355 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TXUSRCLK21_IN ~wire 0 19356 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TXN0_OUT ~wire 0 19358 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TXN1_OUT ~wire 0 19359 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TXP0_OUT ~wire 0 19360 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TXP1_OUT ~wire 0 19361 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TXDETECTRX0_IN ~wire 0 19363 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TXDETECTRX1_IN ~wire 0 19364 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TXELECIDLE0_IN ~wire 0 19365 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TXELECIDLE1_IN ~wire 0 19366 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int tied_to_ground_i ~wire 0 19376 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[63:0]wire~ 0 19377 (_array ~wire ((_dto i 63 i 0)))))
		(_sig (_int tied_to_ground_vec_i ~[63:0]wire~ 0 19377 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int tied_to_vcc_i ~wire 0 19378 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int tied_to_vcc_vec_i ~[63:0]wire~ 0 19379 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[31:0]wire~ 0 19385 (_array ~wire ((_dto i 31 i 0)))))
		(_sig (_int rxdata0_i ~[31:0]wire~ 0 19385 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxchariscomma0_float_i ~[1:0]wire~ 0 19386 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int rxcharisk0_float_i ~[1:0]wire~ 0 19387 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxdisperr0_float_i ~[1:0]wire~ 0 19388 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxnotintable0_float_i ~[1:0]wire~ 0 19389 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxrundisp0_float_i ~[1:0]wire~ 0 19390 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int txdata0_i ~[31:0]wire~ 0 19393 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int txkerr0_float_i ~[1:0]wire~ 0 19394 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int txrundisp0_float_i ~[1:0]wire~ 0 19395 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int rxdata1_i ~[31:0]wire~ 0 19400 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxchariscomma1_float_i ~[1:0]wire~ 0 19401 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int rxcharisk1_float_i ~[1:0]wire~ 0 19402 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxdisperr1_float_i ~[1:0]wire~ 0 19403 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxnotintable1_float_i ~[1:0]wire~ 0 19404 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxrundisp1_float_i ~[1:0]wire~ 0 19405 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int txdata1_i ~[31:0]wire~ 0 19408 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int txkerr1_float_i ~[1:0]wire~ 0 19409 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int txrundisp1_float_i ~[1:0]wire~ 0 19410 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[7:0]reg~ 0 0 (_array ~reg ((_dto i 7 i 0)))))
		(_sig (_int \1 \ ~[7:0]reg~ -1 0 (_int (_uni(_cnst \8'b010000\))))(_reg)(_flags2))
		(_sig (_int \2 \ ~[7:0]reg~ -1 0 (_int (_uni(_cnst \8'b010000\))))(_reg)(_flags2))
		(_type (_int ~[1:0]reg~ 0 0 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int \9 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b01\))))(_reg)(_flags2))
		(_sig (_int \10 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b01\))))(_reg)(_flags2))
		(_sig (_int \11 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b11\))))(_reg)(_flags2))
		(_sig (_int \12 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b11\))))(_reg)(_flags2))
		(_sig (_int \13 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b10\))))(_reg)(_flags2))
		(_sig (_int \14 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b0\))))(_reg)(_flags2))
		(_sig (_int \15 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b11\))))(_reg)(_flags2))
		(_sig (_int \16 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b01\))))(_reg)(_flags2))
		(_sig (_int \21 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b01\))))(_reg)(_flags2))
		(_sig (_int \22 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b01\))))(_reg)(_flags2))
		(_type (_int ~[2:0]reg~ 0 0 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int \23 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b101\))))(_reg)(_flags2))
		(_sig (_int \24 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b101\))))(_reg)(_flags2))
		(_type (_int ~[3:0]reg~ 0 0 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int \25 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b1001\))))(_reg)(_flags2))
		(_sig (_int \26 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b1001\))))(_reg)(_flags2))
		(_sig (_int \27 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b0\))))(_reg)(_flags2))
		(_sig (_int \28 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b0\))))(_reg)(_flags2))
		(_sig (_virtual \20 \ 0 19901 (_uni ((71(d_1_0))(55)))))
		(_sig (_virtual \19 \ 0 19900 (_uni ((71(d_1_0))(54)))))
		(_sig (_virtual \18 \ 0 19897 (_uni ((71(d_1_0))(53)))))
		(_sig (_virtual \17 \ 0 19896 (_uni ((71(d_1_0))(52)))))
		(_sig (_virtual \8 \ 0 19777 (_uni ((87)(17)))))
		(_sig (_virtual \7 \ 0 19776 (_uni ((78)(16)))))
		(_sig (_virtual \6 \ 0 19775 (_uni ((86)(15)))))
		(_sig (_virtual \5 \ 0 19774 (_uni ((77)(14)))))
		(_sig (_virtual \4 \ 0 19771 (_uni ((85)(13)))))
		(_sig (_virtual \3 \ 0 19770 (_uni ((76)(12)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#19420,19421,19422,19423_0@ (_arch 0 0 19420 (_prcs 0(_ass)(_simple)(_trgt(70)(71)(72)(73))
			)))
			(@ASSIGN#19429_1@ (_arch 1 0 19429 (_prcs 4(_ass)(_alias ((RXDATA0_OUT)(rxdata0_i(d_15_0))))(_simple)(_trgt(24))(_sens(74(d_15_0)))
			)))
			(@ASSIGN#19432_2@ (_arch 2 0 19432 (_prcs 5(_ass)(_simple)(_trgt(80))(_sens(71(d_15_0))(56))
			)))
			(@ASSIGN#19434_3@ (_arch 3 0 19434 (_prcs 6(_ass)(_alias ((RXDATA1_OUT)(rxdata1_i(d_15_0))))(_simple)(_trgt(25))(_sens(83(d_15_0)))
			)))
			(@ASSIGN#19437_4@ (_arch 4 0 19437 (_prcs 7(_ass)(_simple)(_trgt(89))(_sens(71(d_15_0))(57))
			)))
			(@INTERNAL#0_5@ (_int 5 0 0 0 (_prcs 8 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst gtpa1_dual_i 0 19447 (_ent . GTPA1_DUAL)
		(_gen
			((SIM_TX_ELEC_IDLE_LEVEL) (_string \V"Z"\))
			((SIM_RECEIVER_DETECT_PASS) (_string \V"TRUE"\))
			((SIM_VERSION) (_string \V"2.0"\))
			((SIM_REFCLK0_SOURCE) (_cnst \3'b0\))
			((SIM_REFCLK1_SOURCE) (_cnst \3'b0\))
			((SIM_GTPRESET_SPEEDUP) (TILE_SIM_GTPRESET_SPEEDUP))
			((CLK25_DIVIDER_0) (TILE_CLK25_DIVIDER_0))
			((CLK25_DIVIDER_1) (TILE_CLK25_DIVIDER_1))
			((PLL_DIVSEL_FB_0) (TILE_PLL_DIVSEL_FB_0))
			((PLL_DIVSEL_FB_1) (TILE_PLL_DIVSEL_FB_1))
			((PLL_DIVSEL_REF_0) (TILE_PLL_DIVSEL_REF_0))
			((PLL_DIVSEL_REF_1) (TILE_PLL_DIVSEL_REF_1))
			((CLKINDC_B_0) (_string \V"TRUE"\))
			((CLKRCV_TRST_0) (_string \V"TRUE"\))
			((OOB_CLK_DIVIDER_0) (_cnst \4\))
			((PLL_COM_CFG_0) (_cnst \24'h21680a\))
			((PLL_CP_CFG_0) (_cnst \8'h21\))
			((PLL_RXDIVSEL_OUT_0) (_cnst \1\))
			((PLL_SATA_0) (_string \V"FALSE"\))
			((PLL_SOURCE_0) (TILE_PLL_SOURCE_0))
			((PLL_TXDIVSEL_OUT_0) (_cnst \1\))
			((PLLLKDET_CFG_0) (_cnst \3'b111\))
			((CLKINDC_B_1) (_string \V"TRUE"\))
			((CLKRCV_TRST_1) (_string \V"TRUE"\))
			((OOB_CLK_DIVIDER_1) (_cnst \4\))
			((PLL_COM_CFG_1) (_cnst \24'h21680a\))
			((PLL_CP_CFG_1) (_cnst \8'h21\))
			((PLL_RXDIVSEL_OUT_1) (_cnst \1\))
			((PLL_SATA_1) (_string \V"FALSE"\))
			((PLL_SOURCE_1) (TILE_PLL_SOURCE_1))
			((PLL_TXDIVSEL_OUT_1) (_cnst \1\))
			((PLLLKDET_CFG_1) (_cnst \3'b111\))
			((PMA_COM_CFG_EAST) (_cnst \36'h08000\))
			((PMA_COM_CFG_WEST) (_cnst \36'h0a000\))
			((TST_ATTR_0) (_cnst \32'h0\))
			((TST_ATTR_1) (_cnst \32'h0\))
			((CLK_OUT_GTP_SEL_0) (_string \V"REFCLKPLL0"\))
			((TX_TDCC_CFG_0) (_cnst \2'b11\))
			((CLK_OUT_GTP_SEL_1) (_string \V"REFCLKPLL1"\))
			((TX_TDCC_CFG_1) (_cnst \2'b11\))
			((PMA_TX_CFG_0) (_cnst \20'h082\))
			((TX_BUFFER_USE_0) (_string \V"TRUE"\))
			((TX_XCLK_SEL_0) (_string \V"TXOUT"\))
			((TXRX_INVERT_0) (_cnst \3'b011\))
			((PMA_TX_CFG_1) (_cnst \20'h082\))
			((TX_BUFFER_USE_1) (_string \V"TRUE"\))
			((TX_XCLK_SEL_1) (_string \V"TXOUT"\))
			((TXRX_INVERT_1) (_cnst \3'b011\))
			((CM_TRIM_0) (_cnst \2'b0\))
			((TX_IDLE_DELAY_0) (_cnst \3'b010\))
			((CM_TRIM_1) (_cnst \2'b0\))
			((TX_IDLE_DELAY_1) (_cnst \3'b010\))
			((COM_BURST_VAL_0) (_cnst \4'b1111\))
			((COM_BURST_VAL_1) (_cnst \4'b1111\))
			((AC_CAP_DIS_0) (_string \V"FALSE"\))
			((OOBDETECT_THRESHOLD_0) (_cnst \3'b111\))
			((PMA_CDR_SCAN_0) (_cnst \27'h6404040\))
			((PMA_RX_CFG_0) (_cnst \25'h05CE044\))
			((PMA_RXSYNC_CFG_0) (_cnst \7'h0\))
			((RCV_TERM_GND_0) (_string \V"TRUE"\))
			((RCV_TERM_VTTRX_0) (_string \V"FALSE"\))
			((RXEQ_CFG_0) (_cnst \8'b01111011\))
			((TERMINATION_CTRL_0) (_cnst \5'b10100\))
			((TERMINATION_OVRD_0) (_string \V"FALSE"\))
			((TX_DETECT_RX_CFG_0) (_cnst \14'h1832\))
			((AC_CAP_DIS_1) (_string \V"FALSE"\))
			((OOBDETECT_THRESHOLD_1) (_cnst \3'b111\))
			((PMA_CDR_SCAN_1) (_cnst \27'h6404040\))
			((PMA_RX_CFG_1) (_cnst \25'h05CE044\))
			((PMA_RXSYNC_CFG_1) (_cnst \7'h0\))
			((RCV_TERM_GND_1) (_string \V"TRUE"\))
			((RCV_TERM_VTTRX_1) (_string \V"FALSE"\))
			((RXEQ_CFG_1) (_cnst \8'b01111011\))
			((TERMINATION_CTRL_1) (_cnst \5'b10100\))
			((TERMINATION_OVRD_1) (_string \V"FALSE"\))
			((TX_DETECT_RX_CFG_1) (_cnst \14'h1832\))
			((RXPRBSERR_LOOPBACK_0) (_cnst \1'b0\))
			((RXPRBSERR_LOOPBACK_1) (_cnst \1'b0\))
			((ALIGN_COMMA_WORD_0) (_cnst \1\))
			((COMMA_10B_ENABLE_0) (_cnst \10'b1111111111\))
			((DEC_MCOMMA_DETECT_0) (_string \V"TRUE"\))
			((DEC_PCOMMA_DETECT_0) (_string \V"TRUE"\))
			((DEC_VALID_COMMA_ONLY_0) (_string \V"TRUE"\))
			((MCOMMA_10B_VALUE_0) (_cnst \10'b1010000011\))
			((MCOMMA_DETECT_0) (_string \V"TRUE"\))
			((PCOMMA_10B_VALUE_0) (_cnst \10'b0101111100\))
			((PCOMMA_DETECT_0) (_string \V"TRUE"\))
			((RX_SLIDE_MODE_0) (_string \V"PCS"\))
			((ALIGN_COMMA_WORD_1) (_cnst \1\))
			((COMMA_10B_ENABLE_1) (_cnst \10'b1111111111\))
			((DEC_MCOMMA_DETECT_1) (_string \V"TRUE"\))
			((DEC_PCOMMA_DETECT_1) (_string \V"TRUE"\))
			((DEC_VALID_COMMA_ONLY_1) (_string \V"TRUE"\))
			((MCOMMA_10B_VALUE_1) (_cnst \10'b1010000011\))
			((MCOMMA_DETECT_1) (_string \V"TRUE"\))
			((PCOMMA_10B_VALUE_1) (_cnst \10'b0101111100\))
			((PCOMMA_DETECT_1) (_string \V"TRUE"\))
			((RX_SLIDE_MODE_1) (_string \V"PCS"\))
			((RX_LOS_INVALID_INCR_0) (_cnst \8\))
			((RX_LOS_THRESHOLD_0) (_cnst \128\))
			((RX_LOSS_OF_SYNC_FSM_0) (_string \V"FALSE"\))
			((RX_LOS_INVALID_INCR_1) (_cnst \8\))
			((RX_LOS_THRESHOLD_1) (_cnst \128\))
			((RX_LOSS_OF_SYNC_FSM_1) (_string \V"FALSE"\))
			((RX_BUFFER_USE_0) (_string \V"TRUE"\))
			((RX_EN_IDLE_RESET_BUF_0) (_string \V"TRUE"\))
			((RX_IDLE_HI_CNT_0) (_cnst \4'b1000\))
			((RX_IDLE_LO_CNT_0) (_cnst \4'b0\))
			((RX_XCLK_SEL_0) (_string \V"RXREC"\))
			((RX_BUFFER_USE_1) (_string \V"TRUE"\))
			((RX_EN_IDLE_RESET_BUF_1) (_string \V"TRUE"\))
			((RX_IDLE_HI_CNT_1) (_cnst \4'b1000\))
			((RX_IDLE_LO_CNT_1) (_cnst \4'b0\))
			((RX_XCLK_SEL_1) (_string \V"RXREC"\))
			((CLK_COR_ADJ_LEN_0) (_cnst \1\))
			((CLK_COR_DET_LEN_0) (_cnst \1\))
			((CLK_COR_INSERT_IDLE_FLAG_0) (_string \V"FALSE"\))
			((CLK_COR_KEEP_IDLE_0) (_string \V"FALSE"\))
			((CLK_COR_MAX_LAT_0) (_cnst \20\))
			((CLK_COR_MIN_LAT_0) (_cnst \18\))
			((CLK_COR_PRECEDENCE_0) (_string \V"TRUE"\))
			((CLK_COR_REPEAT_WAIT_0) (_cnst \0\))
			((CLK_COR_SEQ_1_1_0) (_cnst \10'b0100011100\))
			((CLK_COR_SEQ_1_2_0) (_cnst \10'b0\))
			((CLK_COR_SEQ_1_3_0) (_cnst \10'b0\))
			((CLK_COR_SEQ_1_4_0) (_cnst \10'b0\))
			((CLK_COR_SEQ_1_ENABLE_0) (_cnst \4'b01\))
			((CLK_COR_SEQ_2_1_0) (_cnst \10'b0\))
			((CLK_COR_SEQ_2_2_0) (_cnst \10'b0\))
			((CLK_COR_SEQ_2_3_0) (_cnst \10'b0\))
			((CLK_COR_SEQ_2_4_0) (_cnst \10'b0\))
			((CLK_COR_SEQ_2_ENABLE_0) (_cnst \4'b0\))
			((CLK_COR_SEQ_2_USE_0) (_string \V"FALSE"\))
			((CLK_CORRECT_USE_0) (_string \V"TRUE"\))
			((RX_DECODE_SEQ_MATCH_0) (_string \V"TRUE"\))
			((CLK_COR_ADJ_LEN_1) (_cnst \1\))
			((CLK_COR_DET_LEN_1) (_cnst \1\))
			((CLK_COR_INSERT_IDLE_FLAG_1) (_string \V"FALSE"\))
			((CLK_COR_KEEP_IDLE_1) (_string \V"FALSE"\))
			((CLK_COR_MAX_LAT_1) (_cnst \20\))
			((CLK_COR_MIN_LAT_1) (_cnst \18\))
			((CLK_COR_PRECEDENCE_1) (_string \V"TRUE"\))
			((CLK_COR_REPEAT_WAIT_1) (_cnst \0\))
			((CLK_COR_SEQ_1_1_1) (_cnst \10'b0100011100\))
			((CLK_COR_SEQ_1_2_1) (_cnst \10'b0\))
			((CLK_COR_SEQ_1_3_1) (_cnst \10'b0\))
			((CLK_COR_SEQ_1_4_1) (_cnst \10'b0\))
			((CLK_COR_SEQ_1_ENABLE_1) (_cnst \4'b01\))
			((CLK_COR_SEQ_2_1_1) (_cnst \10'b0\))
			((CLK_COR_SEQ_2_2_1) (_cnst \10'b0\))
			((CLK_COR_SEQ_2_3_1) (_cnst \10'b0\))
			((CLK_COR_SEQ_2_4_1) (_cnst \10'b0\))
			((CLK_COR_SEQ_2_ENABLE_1) (_cnst \4'b0\))
			((CLK_COR_SEQ_2_USE_1) (_string \V"FALSE"\))
			((CLK_CORRECT_USE_1) (_string \V"TRUE"\))
			((RX_DECODE_SEQ_MATCH_1) (_string \V"TRUE"\))
			((CHAN_BOND_1_MAX_SKEW_0) (_cnst \1\))
			((CHAN_BOND_2_MAX_SKEW_0) (_cnst \1\))
			((CHAN_BOND_KEEP_ALIGN_0) (_string \V"FALSE"\))
			((CHAN_BOND_SEQ_1_1_0) (_cnst \10'b01001010\))
			((CHAN_BOND_SEQ_1_2_0) (_cnst \10'b01001010\))
			((CHAN_BOND_SEQ_1_3_0) (_cnst \10'b01001010\))
			((CHAN_BOND_SEQ_1_4_0) (_cnst \10'b0110111100\))
			((CHAN_BOND_SEQ_1_ENABLE_0) (_cnst \4'b0\))
			((CHAN_BOND_SEQ_2_1_0) (_cnst \10'b0100111100\))
			((CHAN_BOND_SEQ_2_2_0) (_cnst \10'b0100111100\))
			((CHAN_BOND_SEQ_2_3_0) (_cnst \10'b0110111100\))
			((CHAN_BOND_SEQ_2_4_0) (_cnst \10'b0100011100\))
			((CHAN_BOND_SEQ_2_ENABLE_0) (_cnst \4'b0\))
			((CHAN_BOND_SEQ_2_USE_0) (_string \V"FALSE"\))
			((CHAN_BOND_SEQ_LEN_0) (_cnst \1\))
			((RX_EN_MODE_RESET_BUF_0) (_string \V"TRUE"\))
			((CHAN_BOND_1_MAX_SKEW_1) (_cnst \1\))
			((CHAN_BOND_2_MAX_SKEW_1) (_cnst \1\))
			((CHAN_BOND_KEEP_ALIGN_1) (_string \V"FALSE"\))
			((CHAN_BOND_SEQ_1_1_1) (_cnst \10'b01001010\))
			((CHAN_BOND_SEQ_1_2_1) (_cnst \10'b01001010\))
			((CHAN_BOND_SEQ_1_3_1) (_cnst \10'b01001010\))
			((CHAN_BOND_SEQ_1_4_1) (_cnst \10'b0110111100\))
			((CHAN_BOND_SEQ_1_ENABLE_1) (_cnst \4'b0\))
			((CHAN_BOND_SEQ_2_1_1) (_cnst \10'b0100111100\))
			((CHAN_BOND_SEQ_2_2_1) (_cnst \10'b0100111100\))
			((CHAN_BOND_SEQ_2_3_1) (_cnst \10'b0110111100\))
			((CHAN_BOND_SEQ_2_4_1) (_cnst \10'b0100011100\))
			((CHAN_BOND_SEQ_2_ENABLE_1) (_cnst \4'b0\))
			((CHAN_BOND_SEQ_2_USE_1) (_string \V"FALSE"\))
			((CHAN_BOND_SEQ_LEN_1) (_cnst \1\))
			((RX_EN_MODE_RESET_BUF_1) (_string \V"TRUE"\))
			((CB2_INH_CC_PERIOD_0) (_cnst \8\))
			((CDR_PH_ADJ_TIME_0) (_cnst \5'b01010\))
			((PCI_EXPRESS_MODE_0) (_string \V"TRUE"\))
			((RX_EN_IDLE_HOLD_CDR_0) (_string \V"TRUE"\))
			((RX_EN_IDLE_RESET_FR_0) (_string \V"TRUE"\))
			((RX_EN_IDLE_RESET_PH_0) (_string \V"TRUE"\))
			((RX_STATUS_FMT_0) (_string \V"PCIE"\))
			((TRANS_TIME_FROM_P2_0) (_cnst \12'h03c\))
			((TRANS_TIME_NON_P2_0) (_cnst \8'h19\))
			((TRANS_TIME_TO_P2_0) (_cnst \10'h064\))
			((CB2_INH_CC_PERIOD_1) (_cnst \8\))
			((CDR_PH_ADJ_TIME_1) (_cnst \5'b01010\))
			((PCI_EXPRESS_MODE_1) (_string \V"TRUE"\))
			((RX_EN_IDLE_HOLD_CDR_1) (_string \V"TRUE"\))
			((RX_EN_IDLE_RESET_FR_1) (_string \V"TRUE"\))
			((RX_EN_IDLE_RESET_PH_1) (_string \V"TRUE"\))
			((RX_STATUS_FMT_1) (_string \V"PCIE"\))
			((TRANS_TIME_FROM_P2_1) (_cnst \12'h03c\))
			((TRANS_TIME_NON_P2_1) (_cnst \8'h19\))
			((TRANS_TIME_TO_P2_1) (_cnst \10'h064\))
			((SATA_BURST_VAL_0) (_cnst \3'b100\))
			((SATA_IDLE_VAL_0) (_cnst \3'b100\))
			((SATA_MAX_BURST_0) (_cnst \7\))
			((SATA_MAX_INIT_0) (_cnst \22\))
			((SATA_MAX_WAKE_0) (_cnst \7\))
			((SATA_MIN_BURST_0) (_cnst \4\))
			((SATA_MIN_INIT_0) (_cnst \12\))
			((SATA_MIN_WAKE_0) (_cnst \4\))
			((SATA_BURST_VAL_1) (_cnst \3'b100\))
			((SATA_IDLE_VAL_1) (_cnst \3'b100\))
			((SATA_MAX_BURST_1) (_cnst \7\))
			((SATA_MAX_INIT_1) (_cnst \22\))
			((SATA_MAX_WAKE_1) (_cnst \7\))
			((SATA_MIN_BURST_1) (_cnst \4\))
			((SATA_MIN_INIT_1) (_cnst \12\))
			((SATA_MIN_WAKE_1) (_cnst \4\))
		)
		(_port
			((LOOPBACK0) (tied_to_ground_vec_i(d_2_0)))
			((LOOPBACK1) (tied_to_ground_vec_i(d_2_0)))
			((RXPOWERDOWN0) (RXPOWERDOWN0_IN))
			((RXPOWERDOWN1) (RXPOWERDOWN1_IN))
			((TXPOWERDOWN0) (TXPOWERDOWN0_IN))
			((TXPOWERDOWN1) (TXPOWERDOWN1_IN))
			((CLK00) (CLK00_IN))
			((CLK01) (CLK01_IN))
			((CLK10) (tied_to_ground_i))
			((CLK11) (tied_to_ground_i))
			((CLKINEAST0) (tied_to_ground_i))
			((CLKINEAST1) (tied_to_ground_i))
			((CLKINWEST0) (tied_to_ground_i))
			((CLKINWEST1) (tied_to_ground_i))
			((GCLK00) (tied_to_ground_i))
			((GCLK01) (tied_to_ground_i))
			((GCLK10) (tied_to_ground_i))
			((GCLK11) (tied_to_ground_i))
			((GTPRESET0) (GTPRESET0_IN))
			((GTPRESET1) (GTPRESET1_IN))
			((GTPTEST0) (\1 \))
			((GTPTEST1) (\2 \))
			((INTDATAWIDTH0) (tied_to_vcc_i))
			((INTDATAWIDTH1) (tied_to_vcc_i))
			((PLLCLK00) (tied_to_ground_i))
			((PLLCLK01) (tied_to_ground_i))
			((PLLCLK10) (tied_to_ground_i))
			((PLLCLK11) (tied_to_ground_i))
			((PLLLKDET0) (PLLLKDET0_OUT))
			((PLLLKDET1) (PLLLKDET1_OUT))
			((PLLLKDETEN0) (tied_to_vcc_i))
			((PLLLKDETEN1) (tied_to_vcc_i))
			((PLLPOWERDOWN0) (tied_to_ground_i))
			((PLLPOWERDOWN1) (tied_to_ground_i))
			((REFCLKOUT0) (_open))
			((REFCLKOUT1) (_open))
			((REFCLKPLL0) (_open))
			((REFCLKPLL1) (_open))
			((REFCLKPWRDNB0) (tied_to_vcc_i))
			((REFCLKPWRDNB1) (tied_to_vcc_i))
			((REFSELDYPLL0) (tied_to_ground_vec_i(d_2_0)))
			((REFSELDYPLL1) (tied_to_ground_vec_i(d_2_0)))
			((RESETDONE0) (RESETDONE0_OUT))
			((RESETDONE1) (RESETDONE1_OUT))
			((TSTCLK0) (tied_to_ground_i))
			((TSTCLK1) (tied_to_ground_i))
			((TSTIN0) (tied_to_ground_vec_i(d_11_0)))
			((TSTIN1) (tied_to_ground_vec_i(d_11_0)))
			((TSTOUT0) (_open))
			((TSTOUT1) (_open))
			((RXCHARISCOMMA0) (_open))
			((RXCHARISCOMMA1) (_open))
			((RXCHARISK0) (\3 \))
			((RXCHARISK1) (\4 \))
			((RXDEC8B10BUSE0) (tied_to_vcc_i))
			((RXDEC8B10BUSE1) (tied_to_vcc_i))
			((RXDISPERR0) (\5 \))
			((RXDISPERR1) (\6 \))
			((RXNOTINTABLE0) (\7 \))
			((RXNOTINTABLE1) (\8 \))
			((RXRUNDISP0) (_open))
			((RXRUNDISP1) (_open))
			((USRCODEERR0) (tied_to_ground_i))
			((USRCODEERR1) (tied_to_ground_i))
			((RXCHANBONDSEQ0) (_open))
			((RXCHANBONDSEQ1) (_open))
			((RXCHANISALIGNED0) (_open))
			((RXCHANISALIGNED1) (_open))
			((RXCHANREALIGN0) (_open))
			((RXCHANREALIGN1) (_open))
			((RXCHBONDI) (tied_to_ground_vec_i(d_2_0)))
			((RXCHBONDMASTER0) (tied_to_ground_i))
			((RXCHBONDMASTER1) (tied_to_ground_i))
			((RXCHBONDO) (_open))
			((RXCHBONDSLAVE0) (tied_to_ground_i))
			((RXCHBONDSLAVE1) (tied_to_ground_i))
			((RXENCHANSYNC0) (tied_to_ground_i))
			((RXENCHANSYNC1) (tied_to_ground_i))
			((RXCLKCORCNT0) (RXCLKCORCNT0_OUT))
			((RXCLKCORCNT1) (RXCLKCORCNT1_OUT))
			((RXBYTEISALIGNED0) (_open))
			((RXBYTEISALIGNED1) (_open))
			((RXBYTEREALIGN0) (_open))
			((RXBYTEREALIGN1) (_open))
			((RXCOMMADET0) (_open))
			((RXCOMMADET1) (_open))
			((RXCOMMADETUSE0) (tied_to_vcc_i))
			((RXCOMMADETUSE1) (tied_to_vcc_i))
			((RXENMCOMMAALIGN0) (RXENMCOMMAALIGN0_IN))
			((RXENMCOMMAALIGN1) (RXENMCOMMAALIGN1_IN))
			((RXENPCOMMAALIGN0) (RXENPCOMMAALIGN0_IN))
			((RXENPCOMMAALIGN1) (RXENPCOMMAALIGN1_IN))
			((RXSLIDE0) (tied_to_ground_i))
			((RXSLIDE1) (tied_to_ground_i))
			((PRBSCNTRESET0) (tied_to_ground_i))
			((PRBSCNTRESET1) (tied_to_ground_i))
			((RXENPRBSTST0) (tied_to_ground_vec_i(d_2_0)))
			((RXENPRBSTST1) (tied_to_ground_vec_i(d_2_0)))
			((RXPRBSERR0) (_open))
			((RXPRBSERR1) (_open))
			((RXDATA0) (rxdata0_i))
			((RXDATA1) (rxdata1_i))
			((RXDATAWIDTH0) (\9 \))
			((RXDATAWIDTH1) (\10 \))
			((RXRECCLK0) (_open))
			((RXRECCLK1) (_open))
			((RXRESET0) (RXRESET0_IN))
			((RXRESET1) (RXRESET1_IN))
			((RXUSRCLK0) (RXUSRCLK0_IN))
			((RXUSRCLK1) (RXUSRCLK1_IN))
			((RXUSRCLK20) (RXUSRCLK20_IN))
			((RXUSRCLK21) (RXUSRCLK21_IN))
			((GATERXELECIDLE0) (GATERXELECIDLE0_IN))
			((GATERXELECIDLE1) (GATERXELECIDLE1_IN))
			((IGNORESIGDET0) (IGNORESIGDET0_IN))
			((IGNORESIGDET1) (IGNORESIGDET1_IN))
			((RCALINEAST) (tied_to_ground_vec_i(d_4_0)))
			((RCALINWEST) (tied_to_ground_vec_i(d_4_0)))
			((RCALOUTEAST) (_open))
			((RCALOUTWEST) (_open))
			((RXCDRRESET0) (tied_to_ground_i))
			((RXCDRRESET1) (tied_to_ground_i))
			((RXELECIDLE0) (RXELECIDLE0_OUT))
			((RXELECIDLE1) (RXELECIDLE1_OUT))
			((RXEQMIX0) (\11 \))
			((RXEQMIX1) (\12 \))
			((RXN0) (RXN0_IN))
			((RXN1) (RXN1_IN))
			((RXP0) (RXP0_IN))
			((RXP1) (RXP1_IN))
			((RXBUFRESET0) (tied_to_ground_i))
			((RXBUFRESET1) (tied_to_ground_i))
			((RXBUFSTATUS0) (_open))
			((RXBUFSTATUS1) (_open))
			((RXENPMAPHASEALIGN0) (tied_to_ground_i))
			((RXENPMAPHASEALIGN1) (tied_to_ground_i))
			((RXPMASETPHASE0) (tied_to_ground_i))
			((RXPMASETPHASE1) (tied_to_ground_i))
			((RXSTATUS0) (RXSTATUS0_OUT))
			((RXSTATUS1) (RXSTATUS1_OUT))
			((RXLOSSOFSYNC0) (_open))
			((RXLOSSOFSYNC1) (_open))
			((PHYSTATUS0) (PHYSTATUS0_OUT))
			((PHYSTATUS1) (PHYSTATUS1_OUT))
			((RXVALID0) (RXVALID0_OUT))
			((RXVALID1) (RXVALID1_OUT))
			((RXPOLARITY0) (RXPOLARITY0_IN))
			((RXPOLARITY1) (RXPOLARITY1_IN))
			((DADDR) (tied_to_ground_vec_i(d_7_0)))
			((DCLK) (tied_to_ground_i))
			((DEN) (tied_to_ground_i))
			((DI) (tied_to_ground_vec_i(d_15_0)))
			((DRDY) (_open))
			((DRPDO) (_open))
			((DWE) (tied_to_ground_i))
			((GTPCLKFBEAST) (_open))
			((GTPCLKFBSEL0EAST) (\13 \))
			((GTPCLKFBSEL0WEST) (\14 \))
			((GTPCLKFBSEL1EAST) (\15 \))
			((GTPCLKFBSEL1WEST) (\16 \))
			((GTPCLKFBWEST) (_open))
			((GTPCLKOUT0) (GTPCLKOUT0_OUT))
			((GTPCLKOUT1) (GTPCLKOUT1_OUT))
			((TXBYPASS8B10B0) (tied_to_ground_vec_i(d_3_0)))
			((TXBYPASS8B10B1) (tied_to_ground_vec_i(d_3_0)))
			((TXCHARDISPMODE0) (\17 \))
			((TXCHARDISPMODE1) (\18 \))
			((TXCHARDISPVAL0) (tied_to_ground_vec_i(d_3_0)))
			((TXCHARDISPVAL1) (tied_to_ground_vec_i(d_3_0)))
			((TXCHARISK0) (\19 \))
			((TXCHARISK1) (\20 \))
			((TXENC8B10BUSE0) (tied_to_vcc_i))
			((TXENC8B10BUSE1) (tied_to_vcc_i))
			((TXKERR0) (_open))
			((TXKERR1) (_open))
			((TXRUNDISP0) (_open))
			((TXRUNDISP1) (_open))
			((TXBUFSTATUS0) (_open))
			((TXBUFSTATUS1) (_open))
			((TXENPMAPHASEALIGN0) (tied_to_ground_i))
			((TXENPMAPHASEALIGN1) (tied_to_ground_i))
			((TXPMASETPHASE0) (tied_to_ground_i))
			((TXPMASETPHASE1) (tied_to_ground_i))
			((TXDATA0) (txdata0_i))
			((TXDATA1) (txdata1_i))
			((TXDATAWIDTH0) (\21 \))
			((TXDATAWIDTH1) (\22 \))
			((TXOUTCLK0) (_open))
			((TXOUTCLK1) (_open))
			((TXRESET0) (tied_to_ground_i))
			((TXRESET1) (tied_to_ground_i))
			((TXUSRCLK0) (TXUSRCLK0_IN))
			((TXUSRCLK1) (TXUSRCLK1_IN))
			((TXUSRCLK20) (TXUSRCLK20_IN))
			((TXUSRCLK21) (TXUSRCLK21_IN))
			((TXBUFDIFFCTRL0) (\23 \))
			((TXBUFDIFFCTRL1) (\24 \))
			((TXDIFFCTRL0) (\25 \))
			((TXDIFFCTRL1) (\26 \))
			((TXINHIBIT0) (tied_to_ground_i))
			((TXINHIBIT1) (tied_to_ground_i))
			((TXN0) (TXN0_OUT))
			((TXN1) (TXN1_OUT))
			((TXP0) (TXP0_OUT))
			((TXP1) (TXP1_OUT))
			((TXPREEMPHASIS0) (\27 \))
			((TXPREEMPHASIS1) (\28 \))
			((TXENPRBSTST0) (tied_to_ground_vec_i(d_2_0)))
			((TXENPRBSTST1) (tied_to_ground_vec_i(d_2_0)))
			((TXPRBSFORCEERR0) (tied_to_ground_i))
			((TXPRBSFORCEERR1) (tied_to_ground_i))
			((TXPOLARITY0) (tied_to_ground_i))
			((TXPOLARITY1) (tied_to_ground_i))
			((TXDETECTRX0) (TXDETECTRX0_IN))
			((TXDETECTRX1) (TXDETECTRX1_IN))
			((TXELECIDLE0) (TXELECIDLE0_IN))
			((TXELECIDLE1) (TXELECIDLE1_IN))
			((TXPDOWNASYNCH0) (tied_to_ground_i))
			((TXPDOWNASYNCH1) (tied_to_ground_i))
			((TXCOMSTART0) (tied_to_ground_i))
			((TXCOMSTART1) (tied_to_ground_i))
			((TXCOMTYPE0) (tied_to_ground_i))
			((TXCOMTYPE1) (tied_to_ground_i))
		)
		(_delay (0.000000)(0.000000))
	)
	(_model . axi_pcie_v2_9_2_GTPA1_DUAL_WRAPPER_TILE 6 -1)

)
V 000093 55 7924          1580965250131 axi_pcie_v2_9_2_pcie_7x_v2_0_2_gt_rx_valid_filter_7x
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_gt_rx_valid_filter_7x 0 20027(axi_pcie_v2_9_2_pcie_7x_v2_0_2_gt_rx_valid_filter_7x 0 20027))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_code 5f59595d0108024a5c584f050d5956595a5a095859)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ns)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 20029 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLK_COR_MIN_LAT ~vector~0 0 20029 \28\ (_ent -1 (_cnst \28\))))
		(_type (_int ~vector~1 0 20032 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~1 0 20032 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~2 0 20057 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EIOS_DET_IDL ~vector~2 0 20057 \5'b00001\ (_ent -1 (_cnst \5'b01\)))(_cnst l))
		(_type (_int ~vector~3 0 20058 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EIOS_DET_NO_STR0 ~vector~3 0 20058 \5'b00010\ (_ent -1 (_cnst \5'b010\)))(_cnst l))
		(_type (_int ~vector~4 0 20059 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EIOS_DET_STR0 ~vector~4 0 20059 \5'b00100\ (_ent -1 (_cnst \5'b0100\)))(_cnst l))
		(_type (_int ~vector~5 0 20060 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EIOS_DET_STR1 ~vector~5 0 20060 \5'b01000\ (_ent -1 (_cnst \5'b01000\)))(_cnst l))
		(_type (_int ~vector~6 0 20061 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EIOS_DET_DONE ~vector~6 0 20061 \5'b10000\ (_ent -1 (_cnst \5'b10000\)))(_cnst l))
		(_type (_int ~vector~7 0 20063 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EIOS_COM ~vector~7 0 20063 \8'hBC\ (_ent -1 (_cnst \8'hBC\)))(_cnst l))
		(_type (_int ~vector~8 0 20064 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EIOS_IDL ~vector~8 0 20064 \8'h7C\ (_ent -1 (_cnst \8'h7C\)))(_cnst l))
		(_type (_int ~vector~9 0 20065 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FTSOS_COM ~vector~9 0 20065 \8'hBC\ (_ent -1 (_cnst \8'hBC\)))(_cnst l))
		(_type (_int ~vector~10 0 20066 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FTSOS_FTS ~vector~10 0 20066 \8'h3C\ (_ent -1 (_cnst \8'h3C\)))(_cnst l))
		(_type (_int ~vector~11 0 20077 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USER_RXVLD_IDL ~vector~11 0 20077 \4'b0001\ (_ent -1 (_cnst \4'b01\)))(_cnst l))
		(_type (_int ~vector~12 0 20078 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USER_RXVLD_EI ~vector~12 0 20078 \4'b0010\ (_ent -1 (_cnst \4'b010\)))(_cnst l))
		(_type (_int ~vector~13 0 20079 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USER_RXVLD_EI_DB0 ~vector~13 0 20079 \4'b0100\ (_ent -1 (_cnst \4'b0100\)))(_cnst l))
		(_type (_int ~vector~14 0 20080 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USER_RXVLD_EI_DB1 ~vector~14 0 20080 \4'b1000\ (_ent -1 (_cnst \4'b1000\)))(_cnst l))
		(_type (_int ~[1:0]wire~ 0 20034 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int USER_RXCHARISK ~[1:0]wire~ 0 20034 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[15:0]wire~ 0 20035 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int USER_RXDATA ~[15:0]wire~ 0 20035 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RXVALID ~wire 0 20036 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RXELECIDLE ~wire 0 20037 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[2:0]wire~ 0 20038 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int USER_RX_STATUS ~[2:0]wire~ 0 20038 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RX_PHY_STATUS ~wire 0 20039 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int GT_RXCHARISK ~[1:0]wire~ 0 20040 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int GT_RXDATA ~[15:0]wire~ 0 20041 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int GT_RXVALID ~wire 0 20042 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int GT_RXELECIDLE ~wire 0 20043 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int GT_RX_STATUS ~[2:0]wire~ 0 20044 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int GT_RX_PHY_STATUS ~wire 0 20045 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int PLM_IN_L0 ~wire 0 20047 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int PLM_IN_RS ~wire 0 20048 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_CLK ~wire 0 20050 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int RESET ~wire 0 20051 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]reg~ 0 20068 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int reg_state_eios_det ~[4:0]reg~ 0 20068 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[4:0]wire~ 0 20069 (_array ~wire ((_dto i 4 i 0)))))
		(_sig (_int state_eios_det ~[4:0]wire~ 0 20069 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg_eios_detected ~reg 0 20071 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int eios_detected ~wire 0 20072 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg_symbol_after_eios ~reg 0 20074 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int symbol_after_eios ~wire 0 20075 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[1:0]reg~ 0 20083 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int gt_rxcharisk_q ~[1:0]reg~ 0 20083 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[15:0]reg~ 0 20084 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int gt_rxdata_q ~[15:0]reg~ 0 20084 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int gt_rxvalid_q ~reg 0 20085 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int gt_rxelecidle_q ~reg 0 20086 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[2:0]reg~ 0 20088 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int gt_rx_status_q ~[2:0]reg~ 0 20088 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int gt_rx_phy_status_q ~reg 0 20089 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int gt_rx_is_skp0_q ~reg 0 20090 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int gt_rx_is_skp1_q ~reg 0 20091 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rst_l ~wire 0 20237 (_arch (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#20095_0@ (_arch 0 0 20095 (_prcs 0(_trgt(18)(16)(20)(22)(23)(24)(25)(26)(27)(28)(29))(_read(14)(15)(6)(9)(7)(11)(16)(12)(24)(8)(10)(6(0))(7(d_7_0))(6(1))(7(d_15_8))(17)(22(0))(23(d_7_0))(22(1))(23(d_15_8)))
				(_need_init)
			)))
			(@ASSIGN#20229_1@ (_arch 1 0 20229 (_prcs 1(_ass)(_simple)(_trgt(17))(_sens(16))
			)))
			(@ASSIGN#20230_2@ (_arch 2 0 20230 (_prcs 2(_ass)(_simple)(_trgt(19))(_sens(18))
			)))
			(@ASSIGN#20231_3@ (_arch 3 0 20231 (_prcs 3(_ass)(_simple)(_trgt(21))(_sens(20))
			)))
			(@ASSIGN#20237_4@ (_arch 4 0 20237 (_prcs 4(_ass)(_simple)(_trgt(30))(_sens(15))
			)))
			(@ASSIGN#20240_5@ (_arch 5 0 20240 (_prcs 5(_ass)(_alias ((USER_RXVALID)(gt_rxvalid_q)))(_simple)(_trgt(2))(_sens(24))
			)))
			(@ASSIGN#20241_6@ (_arch 6 0 20241 (_prcs 6(_ass)(_simple)(_trgt(0(0)))(_sens(24)(22(0)))
			)))
			(@ASSIGN#20242_7@ (_arch 7 0 20242 (_prcs 7(_ass)(_simple)(_trgt(0(1)))(_sens(24)(21)(22(1)))
			)))
			(@ASSIGN#20243_8@ (_arch 8 0 20243 (_prcs 8(_ass)(_simple)(_trgt(1(d_7_0)))(_sens(23(d_7_0)))
			)))
			(@ASSIGN#20244_9@ (_arch 9 0 20244 (_prcs 9(_ass)(_simple)(_trgt(1(d_15_8)))(_sens(23(d_15_8)))
			)))
			(@ASSIGN#20245_10@ (_arch 10 0 20245 (_prcs 10(_ass)(_alias ((USER_RX_STATUS)(gt_rx_status_q)))(_simple)(_trgt(4))(_sens(26))
			)))
			(@ASSIGN#20246_11@ (_arch 11 0 20246 (_prcs 11(_ass)(_alias ((USER_RX_PHY_STATUS)(gt_rx_phy_status_q)))(_simple)(_trgt(5))(_sens(27))
			)))
			(@ASSIGN#20247_12@ (_arch 12 0 20247 (_prcs 12(_ass)(_alias ((USER_RXELECIDLE)(gt_rxelecidle_q)))(_simple)(_trgt(3))(_sens(25))
			)))
			(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 13 (_virtual))))
		)
	)
	
	
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_gt_rx_valid_filter_7x 14 -1)

)
V 000078 55 51995         1580965250133 axi_pcie_v2_9_2_pcie_7x_v2_0_2_gt_top
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_gt_top 0 20313(axi_pcie_v2_9_2_pcie_7x_v2_0_2_gt_top 0 20313))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 104))
	(_code 5f59595d0108024a095b5e0c4c0507595a5a0958595c5d)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ns)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 20315 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_MAX_LINK_WIDTH ~vector~0 0 20315 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~1 0 20316 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REF_CLK_FREQ ~vector~1 0 20316 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~2 0 20317 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USER_CLK2_DIV2 ~vector~2 0 20317 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~3 0 20319 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int USER_CLK_FREQ ~vector~3 0 20319 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~4 0 20320 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PL_FAST_TRAIN ~vector~4 0 20320 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~5 0 20321 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int LINK_CAP_MAX_LINK_SPEED ~vector~5 0 20321 \4'h2\ (_ent -1 (_cnst \4'h2\))))
		(_type (_int ~vector~6 0 20322 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_EXT_CLK ~vector~6 0 20322 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~7 0 20323 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USE_MODE ~vector~7 0 20323 \"1.0"\ (_ent -1 (_string \V"1.0"\))))
		(_type (_int ~vector~8 0 20324 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_GT_DEVICE ~vector~8 0 20324 \"GTX"\ (_ent -1 (_string \V"GTX"\))))
		(_type (_int ~vector~9 0 20325 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_PLL_SEL ~vector~9 0 20325 \"CPLL"\ (_ent -1 (_string \V"CPLL"\))))
		(_type (_int ~vector~10 0 20326 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_ASYNC_EN ~vector~10 0 20326 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~11 0 20327 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXBUF_EN ~vector~11 0 20327 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~12 0 20328 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_EXT_GT_COMMON ~vector~12 0 20328 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~13 0 20329 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EXT_CH_GT_DRP ~vector~13 0 20329 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~14 0 20330 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_0 ~vector~14 0 20330 \7'b1001111\ (_ent -1 (_cnst \7'b1001111\))))
		(_type (_int ~vector~15 0 20331 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_1 ~vector~15 0 20331 \7'b1001110\ (_ent -1 (_cnst \7'b1001110\))))
		(_type (_int ~vector~16 0 20332 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_2 ~vector~16 0 20332 \7'b1001101\ (_ent -1 (_cnst \7'b1001101\))))
		(_type (_int ~vector~17 0 20333 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_3 ~vector~17 0 20333 \7'b1001100\ (_ent -1 (_cnst \7'b1001100\))))
		(_type (_int ~vector~18 0 20334 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_4 ~vector~18 0 20334 \7'b1000011\ (_ent -1 (_cnst \7'b1000011\))))
		(_type (_int ~vector~19 0 20335 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_0 ~vector~19 0 20335 \7'b1000101\ (_ent -1 (_cnst \7'b1000101\))))
		(_type (_int ~vector~20 0 20336 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_1 ~vector~20 0 20336 \7'b1000110\ (_ent -1 (_cnst \7'b1000110\))))
		(_type (_int ~vector~21 0 20337 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_2 ~vector~21 0 20337 \7'b1000011\ (_ent -1 (_cnst \7'b1000011\))))
		(_type (_int ~vector~22 0 20338 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_3 ~vector~22 0 20338 \7'b1000010\ (_ent -1 (_cnst \7'b1000010\))))
		(_type (_int ~vector~23 0 20339 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_4 ~vector~23 0 20339 \7'b1000000\ (_ent -1 (_cnst \7'b1000000\))))
		(_type (_int ~vector~24 0 20341 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CHAN_BOND ~vector~24 0 20341 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~25 0 20343 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~25 0 20343 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~26 0 20612 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USERCLK2_FREQ ~vector~26 0 20612 \USER_CLK2_DIV2=="FALSE"?USER_CLK_FREQ:USER_CLK_FREQ==4?3:USER_CLK_FREQ==3?2:USER_CLK_FREQ==2?1:USER_CLK_FREQ\ (_ent -1 (_code 119)))(_cnst l))
		(_type (_int ~vector~27 0 20614 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LPM_DFE ~vector~27 0 20614 \PL_FAST_TRAIN=="TRUE"?"DFE":"LPM"\ (_ent -1 (_code 120)))(_cnst l))
		(_type (_int ~vector~28 0 20616 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LINK_SPEED ~vector~28 0 20616 \PL_FAST_TRAIN=="TRUE"?2:3\ (_ent -1 (_code 121)))(_cnst l))
		(_type (_int ~vector~29 0 20620 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_OOBCLK_MODE_ENABLE ~vector~29 0 20620 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~30 0 20622 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TX_EIDLE_ASSERT_DELAY ~vector~30 0 20622 \PL_FAST_TRAIN=="TRUE"?3'd4:3'd2\ (_ent -1 (_code 122)))(_cnst l))
		(_type (_int ~[5:0]wire~ 0 20347 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int pl_ltssm_state ~[5:0]wire~ 0 20347 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pipe_tx_rcvr_det ~wire 0 20349 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_reset ~wire 0 20350 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pipe_tx_rate ~wire 0 20351 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pipe_tx_deemph ~wire 0 20352 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 20353 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int pipe_tx_margin ~[2:0]wire~ 0 20353 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_swing ~wire 0 20354 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int INT_PCLK_OUT_SLAVE ~wire 0 20357 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_RXUSRCLK_OUT ~wire 0 20358 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20359 (_array ~wire ((_range  123)))))
		(_port (_int INT_RXOUTCLK_OUT ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20359 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_DCLK_OUT ~wire 0 20360 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_USERCLK1_OUT ~wire 0 20361 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_USERCLK2_OUT ~wire 0 20362 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_OOBCLK_OUT ~wire 0 20363 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_MMCM_LOCK_OUT ~wire 0 20364 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 20365 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int INT_QPLLLOCK_OUT ~[1:0]wire~ 0 20365 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_QPLLOUTCLK_OUT ~[1:0]wire~ 0 20366 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_QPLLOUTREFCLK_OUT ~[1:0]wire~ 0 20367 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_PCLK_SEL_SLAVE ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20368 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_PCLK_IN ~wire 0 20375 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXUSRCLK_IN ~wire 0 20376 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXOUTCLK_IN ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20377 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_DCLK_IN ~wire 0 20378 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_USERCLK1_IN ~wire 0 20379 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_USERCLK2_IN ~wire 0 20380 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_OOBCLK_IN ~wire 0 20381 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_MMCM_LOCK_IN ~wire 0 20382 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXOUTCLK_OUT ~wire 0 20384 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXOUTCLK_OUT ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20385 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_PCLK_SEL_OUT ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20386 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_GEN3_OUT ~wire 0 20387 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_char_is_k ~[1:0]wire~ 0 20390 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[15:0]wire~ 0 20391 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int pipe_rx0_data ~[15:0]wire~ 0 20391 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx0_valid ~wire 0 20392 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx0_chanisaligned ~wire 0 20393 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx0_status ~[2:0]wire~ 0 20394 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx0_phy_status ~wire 0 20395 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx0_elec_idle ~wire 0 20396 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx0_polarity ~wire 0 20397 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_compliance ~wire 0 20398 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_char_is_k ~[1:0]wire~ 0 20399 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_data ~[15:0]wire~ 0 20400 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_elec_idle ~wire 0 20401 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_powerdown ~[1:0]wire~ 0 20402 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_char_is_k ~[1:0]wire~ 0 20405 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx1_data ~[15:0]wire~ 0 20406 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx1_valid ~wire 0 20407 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx1_chanisaligned ~wire 0 20408 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx1_status ~[2:0]wire~ 0 20409 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx1_phy_status ~wire 0 20410 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx1_elec_idle ~wire 0 20411 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx1_polarity ~wire 0 20412 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_compliance ~wire 0 20413 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_char_is_k ~[1:0]wire~ 0 20414 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_data ~[15:0]wire~ 0 20415 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_elec_idle ~wire 0 20416 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_powerdown ~[1:0]wire~ 0 20417 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_char_is_k ~[1:0]wire~ 0 20420 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx2_data ~[15:0]wire~ 0 20421 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx2_valid ~wire 0 20422 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx2_chanisaligned ~wire 0 20423 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx2_status ~[2:0]wire~ 0 20424 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx2_phy_status ~wire 0 20425 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx2_elec_idle ~wire 0 20426 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx2_polarity ~wire 0 20427 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_compliance ~wire 0 20428 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_char_is_k ~[1:0]wire~ 0 20429 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_data ~[15:0]wire~ 0 20430 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_elec_idle ~wire 0 20431 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_powerdown ~[1:0]wire~ 0 20432 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_char_is_k ~[1:0]wire~ 0 20435 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx3_data ~[15:0]wire~ 0 20436 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx3_valid ~wire 0 20437 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx3_chanisaligned ~wire 0 20438 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx3_status ~[2:0]wire~ 0 20439 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx3_phy_status ~wire 0 20440 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx3_elec_idle ~wire 0 20441 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx3_polarity ~wire 0 20442 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_compliance ~wire 0 20443 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_char_is_k ~[1:0]wire~ 0 20444 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_data ~[15:0]wire~ 0 20445 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_elec_idle ~wire 0 20446 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_powerdown ~[1:0]wire~ 0 20447 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_char_is_k ~[1:0]wire~ 0 20450 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx4_data ~[15:0]wire~ 0 20451 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx4_valid ~wire 0 20452 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx4_chanisaligned ~wire 0 20453 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx4_status ~[2:0]wire~ 0 20454 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx4_phy_status ~wire 0 20455 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx4_elec_idle ~wire 0 20456 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx4_polarity ~wire 0 20457 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_compliance ~wire 0 20458 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_char_is_k ~[1:0]wire~ 0 20459 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_data ~[15:0]wire~ 0 20460 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_elec_idle ~wire 0 20461 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_powerdown ~[1:0]wire~ 0 20462 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_char_is_k ~[1:0]wire~ 0 20465 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx5_data ~[15:0]wire~ 0 20466 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx5_valid ~wire 0 20467 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx5_chanisaligned ~wire 0 20468 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx5_status ~[2:0]wire~ 0 20469 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx5_phy_status ~wire 0 20470 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx5_elec_idle ~wire 0 20471 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx5_polarity ~wire 0 20472 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_compliance ~wire 0 20473 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_char_is_k ~[1:0]wire~ 0 20474 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_data ~[15:0]wire~ 0 20475 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_elec_idle ~wire 0 20476 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_powerdown ~[1:0]wire~ 0 20477 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_char_is_k ~[1:0]wire~ 0 20480 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx6_data ~[15:0]wire~ 0 20481 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx6_valid ~wire 0 20482 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx6_chanisaligned ~wire 0 20483 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx6_status ~[2:0]wire~ 0 20484 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx6_phy_status ~wire 0 20485 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx6_elec_idle ~wire 0 20486 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx6_polarity ~wire 0 20487 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_compliance ~wire 0 20488 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_char_is_k ~[1:0]wire~ 0 20489 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_data ~[15:0]wire~ 0 20490 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_elec_idle ~wire 0 20491 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_powerdown ~[1:0]wire~ 0 20492 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_char_is_k ~[1:0]wire~ 0 20495 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx7_data ~[15:0]wire~ 0 20496 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx7_valid ~wire 0 20497 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx7_chanisaligned ~wire 0 20498 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx7_status ~[2:0]wire~ 0 20499 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx7_phy_status ~wire 0 20500 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx7_elec_idle ~wire 0 20501 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx7_polarity ~wire 0 20502 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_compliance ~wire 0 20503 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_char_is_k ~[1:0]wire~ 0 20504 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_data ~[15:0]wire~ 0 20505 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_elec_idle ~wire 0 20506 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_powerdown ~[1:0]wire~ 0 20507 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pci_exp_txn ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20510 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pci_exp_txp ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20511 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pci_exp_rxn ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20512 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pci_exp_rxp ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20513 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int sys_clk ~wire 0 20516 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int sys_rst_n ~wire 0 20517 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_MMCM_RST_N ~wire 0 20518 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_clk ~wire 0 20519 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int user_clk ~wire 0 20520 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int user_clk2 ~wire 0 20521 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int clock_locked ~wire 0 20522 (_arch (_out))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_type (_int ~[11:0]wire~ 0 20525 (_array ~wire ((_dto i 11 i 0)))))
		(_port (_int qpll_drp_crscode ~[11:0]wire~ 0 20525 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[17:0]wire~ 0 20526 (_array ~wire ((_dto i 17 i 0)))))
		(_port (_int qpll_drp_fsm ~[17:0]wire~ 0 20526 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_done ~[1:0]wire~ 0 20527 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_reset ~[1:0]wire~ 0 20528 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int qpll_qplllock ~[1:0]wire~ 0 20529 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int qpll_qplloutclk ~[1:0]wire~ 0 20530 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int qpll_qplloutrefclk ~[1:0]wire~ 0 20531 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int qpll_qplld ~[1:0]wire~ 0 20532 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_qpllreset ~[1:0]wire~ 0 20533 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_clk ~[1:0]wire~ 0 20534 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_rst_n ~[1:0]wire~ 0 20535 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_ovrd ~[1:0]wire~ 0 20536 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_gen3 ~[1:0]wire~ 0 20537 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int qpll_drp_start ~[1:0]wire~ 0 20538 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]wire~ 0 20542 (_array ~wire ((_dto i 4 i 0)))))
		(_port (_int PIPE_RST_FSM ~[4:0]wire~ 0 20542 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_QRST_FSM ~[11:0]wire~ 0 20543 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*5-1:0]wire~ 0 20544 (_array ~wire ((_range  124)))))
		(_port (_int PIPE_RATE_FSM ~[LINK_CAP_MAX_LINK_WIDTH*5-1:0]wire~ 0 20544 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*6-1:0]wire~ 0 20545 (_array ~wire ((_range  125)))))
		(_port (_int PIPE_SYNC_FSM_TX ~[LINK_CAP_MAX_LINK_WIDTH*6-1:0]wire~ 0 20545 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*7-1:0]wire~ 0 20546 (_array ~wire ((_range  126)))))
		(_port (_int PIPE_SYNC_FSM_RX ~[LINK_CAP_MAX_LINK_WIDTH*7-1:0]wire~ 0 20546 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_DRP_FSM ~[LINK_CAP_MAX_LINK_WIDTH*7-1:0]wire~ 0 20547 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*3-1:0]wire~ 0 20548 (_array ~wire ((_range  127)))))
		(_port (_int PIPE_RXSTATUS ~[LINK_CAP_MAX_LINK_WIDTH*3-1:0]wire~ 0 20548 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*15-1:0]wire~ 0 20549 (_array ~wire ((_range  128)))))
		(_port (_int PIPE_DMONITOROUT ~[LINK_CAP_MAX_LINK_WIDTH*15-1:0]wire~ 0 20549 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_EYESCANDATAERROR ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20550 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RST_IDLE ~wire 0 20553 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_QRST_IDLE ~wire 0 20554 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RATE_IDLE ~wire 0 20555 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_CPLL_LOCK ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20558 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH-1>>2:0]wire~ 0 20559 (_array ~wire ((_range  129)))))
		(_port (_int PIPE_QPLL_LOCK ~[LINK_CAP_MAX_LINK_WIDTH-1>>2:0]wire~ 0 20559 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXPMARESETDONE ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20560 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXBUFSTATUS ~[LINK_CAP_MAX_LINK_WIDTH*3-1:0]wire~ 0 20561 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXPHALIGNDONE ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20562 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXPHINITDONE ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20563 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXDLYSRESETDONE ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20564 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXPHALIGNDONE ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20565 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXDLYSRESETDONE ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20566 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXSYNCDONE ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20567 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*8-1:0]wire~ 0 20568 (_array ~wire ((_range  130)))))
		(_port (_int PIPE_RXDISPERR ~[LINK_CAP_MAX_LINK_WIDTH*8-1:0]wire~ 0 20568 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXNOTINTABLE ~[LINK_CAP_MAX_LINK_WIDTH*8-1:0]wire~ 0 20569 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXCOMMADET ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20570 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_DEBUG_0 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20572 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_DEBUG_1 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20573 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_DEBUG_2 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20574 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_DEBUG_3 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20575 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_DEBUG_4 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20576 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_DEBUG_5 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20577 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_DEBUG_6 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20578 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_DEBUG_7 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20579 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_DEBUG_8 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20580 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_DEBUG_9 ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20581 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 20582 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int PIPE_DEBUG ~[31:0]wire~ 0 20582 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_JTAG_RDY ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20583 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXPRBSSEL ~[2:0]wire~ 0 20585 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXPRBSSEL ~[2:0]wire~ 0 20586 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXPRBSFORCEERR ~wire 0 20587 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXPRBSCNTRESET ~wire 0 20588 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_LOOPBACK ~[2:0]wire~ 0 20589 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXINHIBIT ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20590 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXPRBSERR ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20592 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ext_ch_gt_drpclk ~wire 0 20595 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*9-1:0]wire~ 0 20596 (_array ~wire ((_range  131)))))
		(_port (_int ext_ch_gt_drpaddr ~[LINK_CAP_MAX_LINK_WIDTH*9-1:0]wire~ 0 20596 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ext_ch_gt_drpen ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20597 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH*16-1:0]wire~ 0 20598 (_array ~wire ((_range  132)))))
		(_port (_int ext_ch_gt_drpdi ~[LINK_CAP_MAX_LINK_WIDTH*16-1:0]wire~ 0 20598 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ext_ch_gt_drpwe ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20599 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ext_ch_gt_drpdo ~[LINK_CAP_MAX_LINK_WIDTH*16-1:0]wire~ 0 20601 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ext_ch_gt_drprdy ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20602 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int phy_rdy_n ~wire 0 20604 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[7:0]wire~ 0 20624 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int gt_rx_phy_status_wire ~[7:0]wire~ 0 20624 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxchanisaligned_wire ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20625 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_data_k_wire ~[31:0]wire~ 0 20626 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[255:0]wire~ 0 20627 (_array ~wire ((_dto i 255 i 0)))))
		(_sig (_int gt_rx_data_wire ~[255:0]wire~ 0 20627 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_elec_idle_wire ~[7:0]wire~ 0 20628 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[23:0]wire~ 0 20629 (_array ~wire ((_dto i 23 i 0)))))
		(_sig (_int gt_rx_status_wire ~[23:0]wire~ 0 20629 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_valid_wire ~[7:0]wire~ 0 20630 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_polarity ~[7:0]wire~ 0 20631 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_power_down ~[15:0]wire~ 0 20632 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_tx_char_disp_mode ~[7:0]wire~ 0 20633 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_tx_data_k ~[31:0]wire~ 0 20634 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_tx_data ~[255:0]wire~ 0 20635 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_tx_detect_rx_loopback ~wire 0 20636 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_tx_elec_idle ~[7:0]wire~ 0 20637 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_elec_idle_reset ~[7:0]wire~ 0 20638 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int phystatus_rst ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 20640 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_phy_status_wire_filter ~[7:0]wire~ 0 20642 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_data_k_wire_filter ~[31:0]wire~ 0 20643 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_data_wire_filter ~[255:0]wire~ 0 20644 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_elec_idle_wire_filter ~[7:0]wire~ 0 20645 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_status_wire_filter ~[23:0]wire~ 0 20646 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_valid_wire_filter ~[7:0]wire~ 0 20647 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_clk_int ~wire 0 20649 (_arch (_uni))(_event))(_net)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_sig (_int phy_rdy_n_int ~reg 0 20650 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg_clock_locked ~reg 0 20652 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int all_phystatus_rst ~wire 0 20653 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[5:0]reg~ 0 20655 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int pl_ltssm_state_q ~[5:0]reg~ 0 20655 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int plm_in_l0 ~wire 0 20668 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int plm_in_rl ~wire 0 20669 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int plm_in_dt ~wire 0 20670 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int plm_in_rs ~wire 0 20671 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~[size_1{{LINK_CAP_MAX_LINK_WIDTH{pipe_tx_deemph}}}:0]wire~ 0 20767 (_array ~wire ((_range  133)))))
		(_sig (_int \3 \ ~[size_1{{LINK_CAP_MAX_LINK_WIDTH{pipe_tx_deemph}}}:0]wire~ -1 20767 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_type (_int ~[size_1{{2*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ 0 20768 (_array ~wire ((_range  134)))))
		(_sig (_int \4 \ ~[size_1{{2*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 20768 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_type (_int ~[size_1{{4*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ 0 20769 (_array ~wire ((_range  135)))))
		(_sig (_int \5 \ ~[size_1{{4*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 20769 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \6 \ ~[size_1{{4*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 20770 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \7 \ ~[size_1{{2*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 20772 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_type (_int ~[size_1{{3*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ 0 20773 (_array ~wire ((_range  136)))))
		(_sig (_int \8 \ ~[size_1{{3*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 20773 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_type (_int ~[size_1{{6*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ 0 20774 (_array ~wire ((_range  137)))))
		(_sig (_int \9 \ ~[size_1{{6*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 20774 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \10 \ ~[size_1{{4*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 20775 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_type (_int ~[size_1{{1*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ 0 20776 (_array ~wire ((_range  138)))))
		(_sig (_int \11 \ ~[size_1{{1*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 20776 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_type (_int ~[size_1{{18*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ 0 20777 (_array ~wire ((_range  139)))))
		(_sig (_int \12 \ ~[size_1{{18*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 20777 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \13 \ ~[size_1{{1*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 20778 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \14 \ ~[size_1{{6*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 20780 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \15 \ ~[size_1{{1*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 20800 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \16 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_virtual \1 \ 0 20762 (_uni ((243)(3)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#20767_0@ (_int 0 0 20767 (_prcs 0(_ass)(_simple)(_trgt(244))(_sens(4))
			)))
			(@ASSIGN#20768,20769,20770,20772,20773,20774,20775,20776,20777,20778,20780,20800_1@ (_arch 1 0 20768 (_prcs 1(_ass)(_simple)(_trgt(245)(246)(247)(248)(249)(250)(251)(252)(253)(254)(255)(256))
			)))
			(@ALWAYS#20657_2@ (_arch 2 0 20657 (_prcs 13(_trgt(238))(_read(145)(0))(_sens(234)(145))(_dssslclk(234))(_edge 35 28)
			)))
			(@ASSIGN#20666_3@ (_arch 3 0 20666 (_prcs 14(_ass)(_simple)(_trgt(142))(_sens(234))
			)))
			(@ASSIGN#20668,20669,20670,20671_4@ (_arch 4 0 20668 (_prcs 15(_ass)(_simple)(_trgt(239)(240)(241)(242))(_sens(238))
			)))
			(@ASSIGN#20928_5@ (_arch 5 0 20928 (_prcs 19(_ass)(_simple)(_trgt(166))(_sens(232))
			)))
			(@ASSIGN#20930_6@ (_arch 6 0 20930 (_prcs 20(_ass)(_simple)(_trgt(36))(_sens(212(0)))
			)))
			(@ASSIGN#20931_7@ (_arch 7 0 20931 (_prcs 21(_ass)(_simple)(_trgt(49))(_sens(212(1)))
			)))
			(@ASSIGN#20932_8@ (_arch 8 0 20932 (_prcs 22(_ass)(_simple)(_trgt(62))(_sens(212(2)))
			)))
			(@ASSIGN#20933_9@ (_arch 9 0 20933 (_prcs 23(_ass)(_simple)(_trgt(75))(_sens(212(3)))
			)))
			(@ASSIGN#20934_10@ (_arch 10 0 20934 (_prcs 24(_ass)(_simple)(_trgt(88))(_sens(212(4)))
			)))
			(@ASSIGN#20935_11@ (_arch 11 0 20935 (_prcs 25(_ass)(_simple)(_trgt(101))(_sens(212(5)))
			)))
			(@ASSIGN#20936_12@ (_arch 12 0 20936 (_prcs 26(_ass)(_simple)(_trgt(114))(_sens(212(6)))
			)))
			(@ASSIGN#20937_13@ (_arch 13 0 20937 (_prcs 27(_ass)(_simple)(_trgt(127))(_sens(212(7)))
			)))
			(@ASSIGN#20939_14@ (_arch 14 0 20939 (_prcs 28(_ass)(_simple)(_trgt(34))(_sens(213(0)))
			)))
			(@ASSIGN#20940_15@ (_arch 15 0 20940 (_prcs 29(_ass)(_simple)(_trgt(47))(_sens(213(1)))
			)))
			(@ASSIGN#20941_16@ (_arch 16 0 20941 (_prcs 30(_ass)(_simple)(_trgt(60))(_sens(213(2)))
			)))
			(@ASSIGN#20942_17@ (_arch 17 0 20942 (_prcs 31(_ass)(_simple)(_trgt(73))(_sens(213(3)))
			)))
			(@ASSIGN#20943_18@ (_arch 18 0 20943 (_prcs 32(_ass)(_simple)(_trgt(86))(_sens(213(4)))
			)))
			(@ASSIGN#20944_19@ (_arch 19 0 20944 (_prcs 33(_ass)(_simple)(_trgt(99))(_sens(213(5)))
			)))
			(@ASSIGN#20945_20@ (_arch 20 0 20945 (_prcs 34(_ass)(_simple)(_trgt(112))(_sens(213(6)))
			)))
			(@ASSIGN#20946_21@ (_arch 21 0 20946 (_prcs 35(_ass)(_simple)(_trgt(125))(_sens(213(7)))
			)))
			(@ASSIGN#20951_22@ (_arch 22 0 20951 (_prcs 36(_ass)(_simple)(_trgt(31))(_sens(214(d_1_0)))
			)))
			(@ASSIGN#20952_23@ (_arch 23 0 20952 (_prcs 37(_ass)(_simple)(_trgt(44))(_sens(214(d_5_4)))
			)))
			(@ASSIGN#20953_24@ (_arch 24 0 20953 (_prcs 38(_ass)(_simple)(_trgt(57))(_sens(214(d_9_8)))
			)))
			(@ASSIGN#20954_25@ (_arch 25 0 20954 (_prcs 39(_ass)(_simple)(_trgt(70))(_sens(214(d_13_12)))
			)))
			(@ASSIGN#20955_26@ (_arch 26 0 20955 (_prcs 40(_ass)(_simple)(_trgt(83))(_sens(214(d_17_16)))
			)))
			(@ASSIGN#20956_27@ (_arch 27 0 20956 (_prcs 41(_ass)(_simple)(_trgt(96))(_sens(214(d_21_20)))
			)))
			(@ASSIGN#20957_28@ (_arch 28 0 20957 (_prcs 42(_ass)(_simple)(_trgt(109))(_sens(214(d_25_24)))
			)))
			(@ASSIGN#20958_29@ (_arch 29 0 20958 (_prcs 43(_ass)(_simple)(_trgt(122))(_sens(214(d_29_28)))
			)))
			(@ASSIGN#20961_30@ (_arch 30 0 20961 (_prcs 44(_ass)(_simple)(_trgt(214(d_3_2)))
			)))
			(@ASSIGN#20962_31@ (_arch 31 0 20962 (_prcs 45(_ass)(_simple)(_trgt(214(d_7_6)))
			)))
			(@ASSIGN#20963_32@ (_arch 32 0 20963 (_prcs 46(_ass)(_simple)(_trgt(214(d_11_10)))
			)))
			(@ASSIGN#20964_33@ (_arch 33 0 20964 (_prcs 47(_ass)(_simple)(_trgt(214(d_15_14)))
			)))
			(@ASSIGN#20965_34@ (_arch 34 0 20965 (_prcs 48(_ass)(_simple)(_trgt(214(d_19_18)))
			)))
			(@ASSIGN#20966_35@ (_arch 35 0 20966 (_prcs 49(_ass)(_simple)(_trgt(214(d_23_22)))
			)))
			(@ASSIGN#20967_36@ (_arch 36 0 20967 (_prcs 50(_ass)(_simple)(_trgt(214(d_27_26)))
			)))
			(@ASSIGN#20968_37@ (_arch 37 0 20968 (_prcs 51(_ass)(_simple)(_trgt(214(d_31_30)))
			)))
			(@ASSIGN#20970_38@ (_arch 38 0 20970 (_prcs 52(_ass)(_simple)(_trgt(32))(_sens(215(d_15_0)))
			)))
			(@ASSIGN#20971_39@ (_arch 39 0 20971 (_prcs 53(_ass)(_simple)(_trgt(45))(_sens(215(d_47_32)))
			)))
			(@ASSIGN#20972_40@ (_arch 40 0 20972 (_prcs 54(_ass)(_simple)(_trgt(58))(_sens(215(d_79_64)))
			)))
			(@ASSIGN#20973_41@ (_arch 41 0 20973 (_prcs 55(_ass)(_simple)(_trgt(71))(_sens(215(d_111_96)))
			)))
			(@ASSIGN#20974_42@ (_arch 42 0 20974 (_prcs 56(_ass)(_simple)(_trgt(84))(_sens(215(d_143_128)))
			)))
			(@ASSIGN#20975_43@ (_arch 43 0 20975 (_prcs 57(_ass)(_simple)(_trgt(97))(_sens(215(d_175_160)))
			)))
			(@ASSIGN#20976_44@ (_arch 44 0 20976 (_prcs 58(_ass)(_simple)(_trgt(110))(_sens(215(d_207_192)))
			)))
			(@ASSIGN#20977_45@ (_arch 45 0 20977 (_prcs 59(_ass)(_simple)(_trgt(123))(_sens(215(d_239_224)))
			)))
			(@ASSIGN#20980_46@ (_arch 46 0 20980 (_prcs 60(_ass)(_simple)(_trgt(215(d_31_16)))
			)))
			(@ASSIGN#20981_47@ (_arch 47 0 20981 (_prcs 61(_ass)(_simple)(_trgt(215(d_63_48)))
			)))
			(@ASSIGN#20982_48@ (_arch 48 0 20982 (_prcs 62(_ass)(_simple)(_trgt(215(d_95_80)))
			)))
			(@ASSIGN#20983_49@ (_arch 49 0 20983 (_prcs 63(_ass)(_simple)(_trgt(215(d_127_112)))
			)))
			(@ASSIGN#20984_50@ (_arch 50 0 20984 (_prcs 64(_ass)(_simple)(_trgt(215(d_159_144)))
			)))
			(@ASSIGN#20985_51@ (_arch 51 0 20985 (_prcs 65(_ass)(_simple)(_trgt(215(d_191_176)))
			)))
			(@ASSIGN#20986_52@ (_arch 52 0 20986 (_prcs 66(_ass)(_simple)(_trgt(215(d_223_208)))
			)))
			(@ASSIGN#20987_53@ (_arch 53 0 20987 (_prcs 67(_ass)(_simple)(_trgt(215(d_255_240)))
			)))
			(@ASSIGN#20990_54@ (_arch 54 0 20990 (_prcs 68(_ass)(_simple)(_trgt(35))(_sens(217(d_2_0)))
			)))
			(@ASSIGN#20991_55@ (_arch 55 0 20991 (_prcs 69(_ass)(_simple)(_trgt(48))(_sens(217(d_5_3)))
			)))
			(@ASSIGN#20992_56@ (_arch 56 0 20992 (_prcs 70(_ass)(_simple)(_trgt(61))(_sens(217(d_8_6)))
			)))
			(@ASSIGN#20993_57@ (_arch 57 0 20993 (_prcs 71(_ass)(_simple)(_trgt(74))(_sens(217(d_11_9)))
			)))
			(@ASSIGN#20994_58@ (_arch 58 0 20994 (_prcs 72(_ass)(_simple)(_trgt(87))(_sens(217(d_14_12)))
			)))
			(@ASSIGN#20995_59@ (_arch 59 0 20995 (_prcs 73(_ass)(_simple)(_trgt(100))(_sens(217(d_17_15)))
			)))
			(@ASSIGN#20996_60@ (_arch 60 0 20996 (_prcs 74(_ass)(_simple)(_trgt(113))(_sens(217(d_20_18)))
			)))
			(@ASSIGN#20997_61@ (_arch 61 0 20997 (_prcs 75(_ass)(_simple)(_trgt(126))(_sens(217(d_23_21)))
			)))
			(@ASSIGN#21002_62@ (_arch 62 0 21002 (_prcs 76(_ass)(_simple)(_trgt(37))(_sens(216(0)))
			)))
			(@ASSIGN#21003_63@ (_arch 63 0 21003 (_prcs 77(_ass)(_simple)(_trgt(50))(_sens(216(1)))
			)))
			(@ASSIGN#21004_64@ (_arch 64 0 21004 (_prcs 78(_ass)(_simple)(_trgt(63))(_sens(216(2)))
			)))
			(@ASSIGN#21005_65@ (_arch 65 0 21005 (_prcs 79(_ass)(_simple)(_trgt(76))(_sens(216(3)))
			)))
			(@ASSIGN#21006_66@ (_arch 66 0 21006 (_prcs 80(_ass)(_simple)(_trgt(89))(_sens(216(4)))
			)))
			(@ASSIGN#21007_67@ (_arch 67 0 21007 (_prcs 81(_ass)(_simple)(_trgt(102))(_sens(216(5)))
			)))
			(@ASSIGN#21008_68@ (_arch 68 0 21008 (_prcs 82(_ass)(_simple)(_trgt(115))(_sens(216(6)))
			)))
			(@ASSIGN#21009_69@ (_arch 69 0 21009 (_prcs 83(_ass)(_simple)(_trgt(128))(_sens(216(7)))
			)))
			(@ASSIGN#21011_70@ (_arch 70 0 21011 (_prcs 84(_ass)(_simple)(_trgt(33))(_sens(218(0)))
			)))
			(@ASSIGN#21012_71@ (_arch 71 0 21012 (_prcs 85(_ass)(_simple)(_trgt(46))(_sens(218(1)))
			)))
			(@ASSIGN#21013_72@ (_arch 72 0 21013 (_prcs 86(_ass)(_simple)(_trgt(59))(_sens(218(2)))
			)))
			(@ASSIGN#21014_73@ (_arch 73 0 21014 (_prcs 87(_ass)(_simple)(_trgt(72))(_sens(218(3)))
			)))
			(@ASSIGN#21015_74@ (_arch 74 0 21015 (_prcs 88(_ass)(_simple)(_trgt(85))(_sens(218(4)))
			)))
			(@ASSIGN#21016_75@ (_arch 75 0 21016 (_prcs 89(_ass)(_simple)(_trgt(98))(_sens(218(5)))
			)))
			(@ASSIGN#21017_76@ (_arch 76 0 21017 (_prcs 90(_ass)(_simple)(_trgt(111))(_sens(218(6)))
			)))
			(@ASSIGN#21018_77@ (_arch 77 0 21018 (_prcs 91(_ass)(_simple)(_trgt(124))(_sens(218(7)))
			)))
			(@ASSIGN#21020_78@ (_arch 78 0 21020 (_prcs 92(_ass)(_simple)(_trgt(219(0)))(_sens(38))
			)))
			(@ASSIGN#21021_79@ (_arch 79 0 21021 (_prcs 93(_ass)(_simple)(_trgt(219(1)))(_sens(51))
			)))
			(@ASSIGN#21022_80@ (_arch 80 0 21022 (_prcs 94(_ass)(_simple)(_trgt(219(2)))(_sens(64))
			)))
			(@ASSIGN#21023_81@ (_arch 81 0 21023 (_prcs 95(_ass)(_simple)(_trgt(219(3)))(_sens(77))
			)))
			(@ASSIGN#21024_82@ (_arch 82 0 21024 (_prcs 96(_ass)(_simple)(_trgt(219(4)))(_sens(90))
			)))
			(@ASSIGN#21025_83@ (_arch 83 0 21025 (_prcs 97(_ass)(_simple)(_trgt(219(5)))(_sens(103))
			)))
			(@ASSIGN#21026_84@ (_arch 84 0 21026 (_prcs 98(_ass)(_simple)(_trgt(219(6)))(_sens(116))
			)))
			(@ASSIGN#21027_85@ (_arch 85 0 21027 (_prcs 99(_ass)(_simple)(_trgt(219(7)))(_sens(129))
			)))
			(@ASSIGN#21029_86@ (_arch 86 0 21029 (_prcs 100(_ass)(_simple)(_trgt(220(d_1_0)))(_sens(43))
			)))
			(@ASSIGN#21030_87@ (_arch 87 0 21030 (_prcs 101(_ass)(_simple)(_trgt(220(d_3_2)))(_sens(56))
			)))
			(@ASSIGN#21031_88@ (_arch 88 0 21031 (_prcs 102(_ass)(_simple)(_trgt(220(d_5_4)))(_sens(69))
			)))
			(@ASSIGN#21032_89@ (_arch 89 0 21032 (_prcs 103(_ass)(_simple)(_trgt(220(d_7_6)))(_sens(82))
			)))
			(@ASSIGN#21033_90@ (_arch 90 0 21033 (_prcs 104(_ass)(_simple)(_trgt(220(d_9_8)))(_sens(95))
			)))
			(@ASSIGN#21034_91@ (_arch 91 0 21034 (_prcs 105(_ass)(_simple)(_trgt(220(d_11_10)))(_sens(108))
			)))
			(@ASSIGN#21035_92@ (_arch 92 0 21035 (_prcs 106(_ass)(_simple)(_trgt(220(d_13_12)))(_sens(121))
			)))
			(@ASSIGN#21036_93@ (_arch 93 0 21036 (_prcs 107(_ass)(_simple)(_trgt(220(d_15_14)))(_sens(134))
			)))
			(@ASSIGN#21045_94@ (_arch 94 0 21045 (_prcs 108(_ass)(_simple)(_trgt(221))(_sens(130)(117)(104)(91)(78)(65)(52)(39))
			)))
			(@ASSIGN#21063_95@ (_arch 95 0 21063 (_prcs 109(_ass)(_simple)(_trgt(222))(_sens(131)(118)(105)(92)(79)(66)(53)(40))
			)))
			(@ASSIGN#21080_96@ (_arch 96 0 21080 (_prcs 110(_ass)(_simple)(_trgt(223))(_sens(132)(119)(106)(93)(80)(67)(54)(41))
			)))
			(@ASSIGN#21082_97@ (_arch 97 0 21082 (_prcs 111(_ass)(_simple)(_trgt(224))(_sens(1))
			)))
			(@ASSIGN#21091_98@ (_arch 98 0 21091 (_prcs 112(_ass)(_simple)(_trgt(225))(_sens(133)(120)(107)(94)(81)(68)(55)(42))
			)))
			(@ALWAYS#21093_99@ (_arch 99 0 21093 (_prcs 113(_trgt(236))(_read(145))(_sens(234)(145))(_dssslclk(234))(_edge 35 28)
			)))
			(@ALWAYS#21100_100@ (_arch 100 0 21100 (_prcs 114(_trgt(235))(_read(236)(237))(_sens(234))(_dssslclk(234))(_edge 35)
				(_need_init)
			)))
			(@ASSIGN#21107_101@ (_arch 101 0 21107 (_prcs 115(_ass)(_simple)(_trgt(237))(_sens(227(_range 140)))
			)))
			(@ASSIGN#21108_102@ (_arch 102 0 21108 (_prcs 116(_ass)(_simple)(_trgt(211))(_sens(235))
			)))
			(@INTERNAL#0_103@ (_int 103 0 0 0 (_prcs 117 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate gt_rx_valid_filter 0 20675 (_vfor  (_code 104) (_code 105) (_code 106))
	  (_object
	  	(_type (_int ~vector~0 0 20674 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	  	(_gen (_int i ~vector~0 0 20674  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst GT_RX_VALID_FILTER_7x_inst 0 20678 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_gt_rx_valid_filter_7x)
	  	(_gen
	  		((CLK_COR_MIN_LAT) (_cnst \28\))
	  	)
	  	(_port
	  		((USER_RXCHARISK) (gt_rx_data_k_wire(_range 107)))
	  		((USER_RXDATA) (gt_rx_data_wire(_range 108)))
	  		((USER_RXVALID) (gt_rx_valid_wire(_index 109)))
	  		((USER_RXELECIDLE) (gt_rx_elec_idle_wire(_index 110)))
	  		((USER_RX_STATUS) (gt_rx_status_wire(_range 111)))
	  		((USER_RX_PHY_STATUS) (gt_rx_phy_status_wire(_index 112)))
	  		((GT_RXCHARISK) (gt_rx_data_k_wire_filter(_range 113)))
	  		((GT_RXDATA) (gt_rx_data_wire_filter(_range 114)))
	  		((GT_RXVALID) (gt_rx_valid_wire_filter(_index 115)))
	  		((GT_RXELECIDLE) (gt_rx_elec_idle_wire_filter(_index 116)))
	  		((GT_RX_STATUS) (gt_rx_status_wire_filter(_range 117)))
	  		((GT_RX_PHY_STATUS) (gt_rx_phy_status_wire_filter(_index 118)))
	  		((PLM_IN_L0) (plm_in_l0))
	  		((PLM_IN_RS) (plm_in_rs))
	  		((USER_CLK) (pipe_clk_int))
	  		((RESET) (phy_rdy_n_int))
	  	)
	  )
	)
	(_inst pipe_wrapper_i 0 20708 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_wrapper)
		(_gen
			((PCIE_SIM_MODE) (PL_FAST_TRAIN))
			((PCIE_SIM_SPEEDUP) (_string \V"TRUE"\))
			((LINK_CAP_MAX_LINK_SPEED) (LINK_CAP_MAX_LINK_SPEED))
			((PCIE_EXT_CLK) (PCIE_EXT_CLK))
			((PCIE_TXBUF_EN) (PCIE_TXBUF_EN))
			((PCIE_EXT_GT_COMMON) (PCIE_EXT_GT_COMMON))
			((EXT_CH_GT_DRP) (EXT_CH_GT_DRP))
			((PCIE_ASYNC_EN) (PCIE_ASYNC_EN))
			((PCIE_CHAN_BOND) (PCIE_CHAN_BOND))
			((PCIE_PLL_SEL) (PCIE_PLL_SEL))
			((PCIE_GT_DEVICE) (PCIE_GT_DEVICE))
			((PCIE_USE_MODE) (PCIE_USE_MODE))
			((PCIE_LANE) (LINK_CAP_MAX_LINK_WIDTH))
			((PCIE_LPM_DFE) (PCIE_LPM_DFE))
			((PCIE_LINK_SPEED) (PCIE_LINK_SPEED))
			((PCIE_TX_EIDLE_ASSERT_DELAY) (PCIE_TX_EIDLE_ASSERT_DELAY))
			((PCIE_OOBCLK_MODE) (PCIE_OOBCLK_MODE_ENABLE))
			((PCIE_REFCLK_FREQ) (REF_CLK_FREQ))
			((PCIE_USERCLK1_FREQ) (_code  141))
			((PCIE_USERCLK2_FREQ) (_code  142))
		)
		(_port
			((PIPE_CLK) (sys_clk))
			((PIPE_RESET_N) (sys_rst_n))
			((PIPE_PCLK) (pipe_clk_int))
			((PIPE_TXDATA) (gt_tx_data(_range 143)))
			((PIPE_TXDATAK) (gt_tx_data_k(_range 144)))
			((PIPE_TXP) (pci_exp_txp(_range 145)))
			((PIPE_TXN) (pci_exp_txn(_range 146)))
			((PIPE_RXP) (pci_exp_rxp(_range 147)))
			((PIPE_RXN) (pci_exp_rxn(_range 148)))
			((PIPE_RXDATA) (gt_rx_data_wire_filter(_range 149)))
			((PIPE_RXDATAK) (gt_rx_data_k_wire_filter(_range 150)))
			((PIPE_TXDETECTRX) (gt_tx_detect_rx_loopback))
			((PIPE_TXELECIDLE) (gt_tx_elec_idle(_range 151)))
			((PIPE_TXCOMPLIANCE) (gt_tx_char_disp_mode(_range 152)))
			((PIPE_RXPOLARITY) (gt_rx_polarity(_range 153)))
			((PIPE_POWERDOWN) (gt_power_down(_range 154)))
			((PIPE_RATE) (\1 \))
			((PIPE_TXMARGIN) (pipe_tx_margin))
			((PIPE_TXSWING) (pipe_tx_swing))
			((PIPE_TXDEEMPH) (\3 \))
			((PIPE_TXEQ_CONTROL) (\4 \))
			((PIPE_TXEQ_PRESET) (\5 \))
			((PIPE_TXEQ_PRESET_DEFAULT) (\6 \))
			((PIPE_RXEQ_CONTROL) (\7 \))
			((PIPE_RXEQ_PRESET) (\8 \))
			((PIPE_RXEQ_LFFS) (\9 \))
			((PIPE_RXEQ_TXPRESET) (\10 \))
			((PIPE_RXEQ_USER_EN) (\11 \))
			((PIPE_RXEQ_USER_TXCOEFF) (\12 \))
			((PIPE_RXEQ_USER_MODE) (\13 \))
			((PIPE_TXEQ_COEFF) (_open))
			((PIPE_TXEQ_DEEMPH) (\14 \))
			((PIPE_TXEQ_FS) (_open))
			((PIPE_TXEQ_LF) (_open))
			((PIPE_TXEQ_DONE) (_open))
			((PIPE_RXEQ_NEW_TXCOEFF) (_open))
			((PIPE_RXEQ_LFFS_SEL) (_open))
			((PIPE_RXEQ_ADAPT_DONE) (_open))
			((PIPE_RXEQ_DONE) (_open))
			((PIPE_RXVALID) (gt_rx_valid_wire_filter(_range 155)))
			((PIPE_PHYSTATUS) (gt_rx_phy_status_wire_filter(_range 156)))
			((PIPE_PHYSTATUS_RST) (phystatus_rst))
			((PIPE_RXELECIDLE) (gt_rx_elec_idle_wire_filter(_range 157)))
			((PIPE_RXSTATUS) (gt_rx_status_wire_filter(_range 158)))
			((PIPE_MMCM_RST_N) (PIPE_MMCM_RST_N))
			((PIPE_RXSLIDE) (\15 \))
			((PIPE_PCLK_LOCK) (clock_locked))
			((PIPE_RXCDRLOCK) (_open))
			((PIPE_USERCLK1) (user_clk))
			((PIPE_USERCLK2) (user_clk2))
			((PIPE_RXUSRCLK) (_open))
			((PIPE_RXOUTCLK) (_open))
			((PIPE_TXSYNC_DONE) (_open))
			((PIPE_RXSYNC_DONE) (_open))
			((PIPE_GEN3_RDY) (_open))
			((PIPE_RXCHANISALIGNED) (gt_rxchanisaligned_wire))
			((PIPE_ACTIVE_LANE) (_open))
			((INT_PCLK_OUT_SLAVE) (INT_PCLK_OUT_SLAVE))
			((INT_RXUSRCLK_OUT) (INT_RXUSRCLK_OUT))
			((INT_RXOUTCLK_OUT) (INT_RXOUTCLK_OUT))
			((INT_DCLK_OUT) (INT_DCLK_OUT))
			((INT_USERCLK1_OUT) (INT_USERCLK1_OUT))
			((INT_USERCLK2_OUT) (INT_USERCLK2_OUT))
			((INT_OOBCLK_OUT) (INT_OOBCLK_OUT))
			((INT_MMCM_LOCK_OUT) (INT_MMCM_LOCK_OUT))
			((INT_QPLLLOCK_OUT) (INT_QPLLLOCK_OUT))
			((INT_QPLLOUTCLK_OUT) (INT_QPLLOUTCLK_OUT))
			((INT_QPLLOUTREFCLK_OUT) (INT_QPLLOUTREFCLK_OUT))
			((INT_PCLK_SEL_SLAVE) (INT_PCLK_SEL_SLAVE))
			((PIPE_PCLK_IN) (PIPE_PCLK_IN))
			((PIPE_RXUSRCLK_IN) (PIPE_RXUSRCLK_IN))
			((PIPE_RXOUTCLK_IN) (PIPE_RXOUTCLK_IN))
			((PIPE_DCLK_IN) (PIPE_DCLK_IN))
			((PIPE_USERCLK1_IN) (PIPE_USERCLK1_IN))
			((PIPE_USERCLK2_IN) (PIPE_USERCLK2_IN))
			((PIPE_OOBCLK_IN) (PIPE_OOBCLK_IN))
			((PIPE_JTAG_EN) (\16 \))
			((PIPE_JTAG_RDY) (PIPE_JTAG_RDY))
			((PIPE_MMCM_LOCK_IN) (PIPE_MMCM_LOCK_IN))
			((PIPE_TXOUTCLK_OUT) (PIPE_TXOUTCLK_OUT))
			((PIPE_RXOUTCLK_OUT) (PIPE_RXOUTCLK_OUT))
			((PIPE_PCLK_SEL_OUT) (PIPE_PCLK_SEL_OUT))
			((PIPE_GEN3_OUT) (PIPE_GEN3_OUT))
			((EXT_CH_GT_DRPCLK) (ext_ch_gt_drpclk))
			((EXT_CH_GT_DRPADDR) (ext_ch_gt_drpaddr))
			((EXT_CH_GT_DRPEN) (ext_ch_gt_drpen))
			((EXT_CH_GT_DRPDI) (ext_ch_gt_drpdi))
			((EXT_CH_GT_DRPWE) (ext_ch_gt_drpwe))
			((EXT_CH_GT_DRPDO) (ext_ch_gt_drpdo))
			((EXT_CH_GT_DRPRDY) (ext_ch_gt_drprdy))
			((QPLL_DRP_CRSCODE) (qpll_drp_crscode))
			((QPLL_DRP_FSM) (qpll_drp_fsm))
			((QPLL_DRP_DONE) (qpll_drp_done))
			((QPLL_DRP_RESET) (qpll_drp_reset))
			((QPLL_QPLLLOCK) (qpll_qplllock))
			((QPLL_QPLLOUTCLK) (qpll_qplloutclk))
			((QPLL_QPLLOUTREFCLK) (qpll_qplloutrefclk))
			((QPLL_QPLLPD) (qpll_qplld))
			((QPLL_QPLLRESET) (qpll_qpllreset))
			((QPLL_DRP_CLK) (qpll_drp_clk))
			((QPLL_DRP_RST_N) (qpll_drp_rst_n))
			((QPLL_DRP_OVRD) (qpll_drp_ovrd))
			((QPLL_DRP_GEN3) (qpll_drp_gen3))
			((QPLL_DRP_START) (qpll_drp_start))
			((PIPE_TXPRBSSEL) (PIPE_TXPRBSSEL))
			((PIPE_RXPRBSSEL) (PIPE_RXPRBSSEL))
			((PIPE_TXPRBSFORCEERR) (PIPE_TXPRBSFORCEERR))
			((PIPE_RXPRBSCNTRESET) (PIPE_RXPRBSCNTRESET))
			((PIPE_LOOPBACK) (PIPE_LOOPBACK))
			((PIPE_TXINHIBIT) (PIPE_TXINHIBIT))
			((PIPE_RXPRBSERR) (PIPE_RXPRBSERR))
			((PIPE_RST_FSM) (PIPE_RST_FSM))
			((PIPE_QRST_FSM) (PIPE_QRST_FSM))
			((PIPE_RATE_FSM) (PIPE_RATE_FSM))
			((PIPE_SYNC_FSM_TX) (PIPE_SYNC_FSM_TX))
			((PIPE_SYNC_FSM_RX) (PIPE_SYNC_FSM_RX))
			((PIPE_QDRP_FSM) (_open))
			((PIPE_RXEQ_FSM) (_open))
			((PIPE_TXEQ_FSM) (_open))
			((PIPE_DRP_FSM) (PIPE_DRP_FSM))
			((PIPE_RST_IDLE) (PIPE_RST_IDLE))
			((PIPE_QRST_IDLE) (PIPE_QRST_IDLE))
			((PIPE_RATE_IDLE) (PIPE_RATE_IDLE))
			((PIPE_CPLL_LOCK) (PIPE_CPLL_LOCK))
			((PIPE_QPLL_LOCK) (PIPE_QPLL_LOCK))
			((PIPE_RXPMARESETDONE) (PIPE_RXPMARESETDONE))
			((PIPE_RXBUFSTATUS) (PIPE_RXBUFSTATUS))
			((PIPE_TXPHALIGNDONE) (PIPE_TXPHALIGNDONE))
			((PIPE_TXPHINITDONE) (PIPE_TXPHINITDONE))
			((PIPE_TXDLYSRESETDONE) (PIPE_TXDLYSRESETDONE))
			((PIPE_RXPHALIGNDONE) (PIPE_RXPHALIGNDONE))
			((PIPE_RXDLYSRESETDONE) (PIPE_RXDLYSRESETDONE))
			((PIPE_RXSYNCDONE) (PIPE_RXSYNCDONE))
			((PIPE_RXDISPERR) (PIPE_RXDISPERR))
			((PIPE_RXNOTINTABLE) (PIPE_RXNOTINTABLE))
			((PIPE_RXCOMMADET) (PIPE_RXCOMMADET))
			((PIPE_DEBUG_0) (PIPE_DEBUG_0))
			((PIPE_DEBUG_1) (PIPE_DEBUG_1))
			((PIPE_DEBUG_2) (PIPE_DEBUG_2))
			((PIPE_DEBUG_3) (PIPE_DEBUG_3))
			((PIPE_DEBUG_4) (PIPE_DEBUG_4))
			((PIPE_DEBUG_5) (PIPE_DEBUG_5))
			((PIPE_DEBUG_6) (PIPE_DEBUG_6))
			((PIPE_DEBUG_7) (PIPE_DEBUG_7))
			((PIPE_DEBUG_8) (PIPE_DEBUG_8))
			((PIPE_DEBUG_9) (PIPE_DEBUG_9))
			((PIPE_DEBUG) (PIPE_DEBUG))
			((PIPE_EYESCANDATAERROR) (PIPE_EYESCANDATAERROR))
			((PIPE_DMONITOROUT) (PIPE_DMONITOROUT))
		)
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_gt_top 180 -1)

)
V 000084 55 101141        1580965250135 axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_wrapper
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_wrapper 0 41232(axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_wrapper 0 41232))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 240))
	(_code 6f69696e3138327a396f6f3a7c3537696a6a3968696c6d)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 41235 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_SIM_MODE ~vector~0 0 41235 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~1 0 41236 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_SIM_SPEEDUP ~vector~1 0 41236 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~2 0 41237 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_SIM_TX_EIDLE_DRIVE_LEVEL ~vector~2 0 41237 \"1"\ (_ent -1 (_string \V"1"\))))
		(_type (_int ~vector~3 0 41238 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_GT_DEVICE ~vector~3 0 41238 \"GTX"\ (_ent -1 (_string \V"GTX"\))))
		(_type (_int ~vector~4 0 41239 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USE_MODE ~vector~4 0 41239 \"3.0"\ (_ent -1 (_string \V"3.0"\))))
		(_type (_int ~vector~5 0 41240 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_PLL_SEL ~vector~5 0 41240 \"CPLL"\ (_ent -1 (_string \V"CPLL"\))))
		(_type (_int ~vector~6 0 41241 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_AUX_CDR_GEN3_EN ~vector~6 0 41241 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~7 0 41242 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LPM_DFE ~vector~7 0 41242 \"LPM"\ (_ent -1 (_string \V"LPM"\))))
		(_type (_int ~vector~8 0 41243 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LPM_DFE_GEN3 ~vector~8 0 41243 \"DFE"\ (_ent -1 (_string \V"DFE"\))))
		(_type (_int ~vector~9 0 41244 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_EXT_CLK ~vector~9 0 41244 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~10 0 41245 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_EXT_GT_COMMON ~vector~10 0 41245 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~11 0 41246 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EXT_CH_GT_DRP ~vector~11 0 41246 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~12 0 41247 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int LINK_CAP_MAX_LINK_SPEED ~vector~12 0 41247 \4'h2\ (_ent -1 (_cnst \4'h2\))))
		(_type (_int ~vector~13 0 41249 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_0 ~vector~13 0 41249 \7'b1001111\ (_ent -1 (_cnst \7'b1001111\))))
		(_type (_int ~vector~14 0 41250 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_1 ~vector~14 0 41250 \7'b1001110\ (_ent -1 (_cnst \7'b1001110\))))
		(_type (_int ~vector~15 0 41251 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_2 ~vector~15 0 41251 \7'b1001101\ (_ent -1 (_cnst \7'b1001101\))))
		(_type (_int ~vector~16 0 41252 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_3 ~vector~16 0 41252 \7'b1001100\ (_ent -1 (_cnst \7'b1001100\))))
		(_type (_int ~vector~17 0 41253 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_4 ~vector~17 0 41253 \7'b1000011\ (_ent -1 (_cnst \7'b1000011\))))
		(_type (_int ~vector~18 0 41254 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_0 ~vector~18 0 41254 \7'b1000101\ (_ent -1 (_cnst \7'b1000101\))))
		(_type (_int ~vector~19 0 41255 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_1 ~vector~19 0 41255 \7'b1000110\ (_ent -1 (_cnst \7'b1000110\))))
		(_type (_int ~vector~20 0 41256 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_2 ~vector~20 0 41256 \7'b1000011\ (_ent -1 (_cnst \7'b1000011\))))
		(_type (_int ~vector~21 0 41257 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_3 ~vector~21 0 41257 \7'b1000010\ (_ent -1 (_cnst \7'b1000010\))))
		(_type (_int ~vector~22 0 41258 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_4 ~vector~22 0 41258 \7'b1000000\ (_ent -1 (_cnst \7'b1000000\))))
		(_type (_int ~vector~23 0 41260 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_POWER_SAVING ~vector~23 0 41260 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~24 0 41261 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_ASYNC_EN ~vector~24 0 41261 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~25 0 41262 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXBUF_EN ~vector~25 0 41262 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~26 0 41263 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_RXBUF_EN ~vector~26 0 41263 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~27 0 41264 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXSYNC_MODE ~vector~27 0 41264 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~28 0 41265 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_RXSYNC_MODE ~vector~28 0 41265 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~29 0 41266 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CHAN_BOND ~vector~29 0 41266 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~30 0 41267 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CHAN_BOND_EN ~vector~30 0 41267 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~31 0 41268 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LANE ~vector~31 0 41268 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~32 0 41269 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LINK_SPEED ~vector~32 0 41269 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~33 0 41270 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_REFCLK_FREQ ~vector~33 0 41270 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~34 0 41271 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USERCLK1_FREQ ~vector~34 0 41271 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~35 0 41272 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USERCLK2_FREQ ~vector~35 0 41272 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~36 0 41273 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TX_EIDLE_ASSERT_DELAY ~vector~36 0 41273 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_type (_int ~vector~37 0 41274 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_RXEQ_MODE_GEN3 ~vector~37 0 41274 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~38 0 41275 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_OOBCLK_MODE ~vector~38 0 41275 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~39 0 41276 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_JTAG_MODE ~vector~39 0 41276 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~40 0 41279 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_DEBUG_MODE ~vector~40 0 41279 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~41 0 41691 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXEQ_FS ~vector~41 0 41691 \6'd40\ (_ent -1 (_cnst \6'd40\)))(_cnst l))
		(_type (_int ~vector~42 0 41692 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXEQ_LF ~vector~42 0 41692 \6'd15\ (_ent -1 (_cnst \6'd15\)))(_cnst l))
		(_type (_int ~vector~43 0 41695 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GC_XSDB_SLAVE_TYPE ~vector~43 0 41695 \PCIE_GT_DEVICE=="GTP"?16'h0400:PCIE_GT_DEVICE=="GTH"?16'h004A:16'h0046\ (_ent -1 (_code 628)))(_cnst l))
		(_port (_int PIPE_CLK ~wire 0 41284 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RESET_N ~wire 0 41285 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int PIPE_PCLK ~wire 0 41287 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE*32-1:0]wire~ 0 41291 (_array ~wire ((_range  629)))))
		(_port (_int PIPE_TXDATA ~[PCIE_LANE*32-1:0]wire~ 0 41291 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[PCIE_LANE*4-1:0]wire~ 0 41292 (_array ~wire ((_range  630)))))
		(_port (_int PIPE_TXDATAK ~[PCIE_LANE*4-1:0]wire~ 0 41292 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[PCIE_LANE-1:0]wire~ 0 41294 (_array ~wire ((_range  631)))))
		(_port (_int PIPE_TXP ~[PCIE_LANE-1:0]wire~ 0 41294 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXN ~[PCIE_LANE-1:0]wire~ 0 41295 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXP ~[PCIE_LANE-1:0]wire~ 0 41298 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXN ~[PCIE_LANE-1:0]wire~ 0 41299 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXDATA ~[PCIE_LANE*32-1:0]wire~ 0 41301 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXDATAK ~[PCIE_LANE*4-1:0]wire~ 0 41302 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXDETECTRX ~wire 0 41305 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXELECIDLE ~[PCIE_LANE-1:0]wire~ 0 41306 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXCOMPLIANCE ~[PCIE_LANE-1:0]wire~ 0 41307 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXPOLARITY ~[PCIE_LANE-1:0]wire~ 0 41308 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[PCIE_LANE*2-1:0]wire~ 0 41309 (_array ~wire ((_range  632)))))
		(_port (_int PIPE_POWERDOWN ~[PCIE_LANE*2-1:0]wire~ 0 41309 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 41310 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int PIPE_RATE ~[1:0]wire~ 0 41310 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 41313 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int PIPE_TXMARGIN ~[2:0]wire~ 0 41313 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXSWING ~wire 0 41314 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXDEEMPH ~[PCIE_LANE-1:0]wire~ 0 41315 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXEQ_CONTROL ~[PCIE_LANE*2-1:0]wire~ 0 41316 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXEQ_PRESET ~[PCIE_LANE*4-1:0]wire~ 0 41317 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXEQ_PRESET_DEFAULT ~[PCIE_LANE*4-1:0]wire~ 0 41318 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[PCIE_LANE*6-1:0]wire~ 0 41319 (_array ~wire ((_range  633)))))
		(_port (_int PIPE_TXEQ_DEEMPH ~[PCIE_LANE*6-1:0]wire~ 0 41319 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXEQ_CONTROL ~[PCIE_LANE*2-1:0]wire~ 0 41321 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[PCIE_LANE*3-1:0]wire~ 0 41322 (_array ~wire ((_range  634)))))
		(_port (_int PIPE_RXEQ_PRESET ~[PCIE_LANE*3-1:0]wire~ 0 41322 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXEQ_LFFS ~[PCIE_LANE*6-1:0]wire~ 0 41323 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXEQ_TXPRESET ~[PCIE_LANE*4-1:0]wire~ 0 41324 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXEQ_USER_EN ~[PCIE_LANE-1:0]wire~ 0 41325 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[PCIE_LANE*18-1:0]wire~ 0 41326 (_array ~wire ((_range  635)))))
		(_port (_int PIPE_RXEQ_USER_TXCOEFF ~[PCIE_LANE*18-1:0]wire~ 0 41326 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXEQ_USER_MODE ~[PCIE_LANE-1:0]wire~ 0 41327 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[5:0]wire~ 0 41329 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int PIPE_TXEQ_FS ~[5:0]wire~ 0 41329 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_TXEQ_LF ~[5:0]wire~ 0 41330 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_TXEQ_COEFF ~[PCIE_LANE*18-1:0]wire~ 0 41331 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXEQ_DONE ~[PCIE_LANE-1:0]wire~ 0 41332 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXEQ_NEW_TXCOEFF ~[PCIE_LANE*18-1:0]wire~ 0 41334 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXEQ_LFFS_SEL ~[PCIE_LANE-1:0]wire~ 0 41335 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXEQ_ADAPT_DONE ~[PCIE_LANE-1:0]wire~ 0 41336 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXEQ_DONE ~[PCIE_LANE-1:0]wire~ 0 41337 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXVALID ~[PCIE_LANE-1:0]wire~ 0 41340 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_PHYSTATUS ~[PCIE_LANE-1:0]wire~ 0 41341 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_PHYSTATUS_RST ~[PCIE_LANE-1:0]wire~ 0 41342 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXELECIDLE ~[PCIE_LANE-1:0]wire~ 0 41343 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXSTATUS ~[PCIE_LANE*3-1:0]wire~ 0 41344 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXBUFSTATUS ~[PCIE_LANE*3-1:0]wire~ 0 41345 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_MMCM_RST_N ~wire 0 41348 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXSLIDE ~[PCIE_LANE-1:0]wire~ 0 41349 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_CPLL_LOCK ~[PCIE_LANE-1:0]wire~ 0 41351 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE-1>>2:0]wire~ 0 41352 (_array ~wire ((_range  636)))))
		(_port (_int PIPE_QPLL_LOCK ~[PCIE_LANE-1>>2:0]wire~ 0 41352 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_PCLK_LOCK ~wire 0 41353 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXCDRLOCK ~[PCIE_LANE-1:0]wire~ 0 41354 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_USERCLK1 ~wire 0 41355 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_USERCLK2 ~wire 0 41356 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXUSRCLK ~wire 0 41357 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXOUTCLK ~[PCIE_LANE-1:0]wire~ 0 41360 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_TXSYNC_DONE ~[PCIE_LANE-1:0]wire~ 0 41361 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXSYNC_DONE ~[PCIE_LANE-1:0]wire~ 0 41362 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_GEN3_RDY ~[PCIE_LANE-1:0]wire~ 0 41363 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXCHANISALIGNED ~[PCIE_LANE-1:0]wire~ 0 41364 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_ACTIVE_LANE ~[PCIE_LANE-1:0]wire~ 0 41365 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int INT_PCLK_OUT_SLAVE ~wire 0 41368 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int INT_RXUSRCLK_OUT ~wire 0 41369 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int INT_RXOUTCLK_OUT ~[PCIE_LANE-1:0]wire~ 0 41370 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int INT_DCLK_OUT ~wire 0 41371 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int INT_USERCLK1_OUT ~wire 0 41372 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int INT_USERCLK2_OUT ~wire 0 41373 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int INT_OOBCLK_OUT ~wire 0 41374 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int INT_MMCM_LOCK_OUT ~wire 0 41375 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int INT_QPLLLOCK_OUT ~[1:0]wire~ 0 41376 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int INT_QPLLOUTCLK_OUT ~[1:0]wire~ 0 41377 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int INT_QPLLOUTREFCLK_OUT ~[1:0]wire~ 0 41378 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int INT_PCLK_SEL_SLAVE ~[PCIE_LANE-1:0]wire~ 0 41379 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_PCLK_IN ~wire 0 41384 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXUSRCLK_IN ~wire 0 41385 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXOUTCLK_IN ~[PCIE_LANE-1:0]wire~ 0 41388 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_DCLK_IN ~wire 0 41389 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_USERCLK1_IN ~wire 0 41390 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_USERCLK2_IN ~wire 0 41391 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_OOBCLK_IN ~wire 0 41392 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_MMCM_LOCK_IN ~wire 0 41393 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXOUTCLK_OUT ~wire 0 41395 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXOUTCLK_OUT ~[PCIE_LANE-1:0]wire~ 0 41396 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_PCLK_SEL_OUT ~[PCIE_LANE-1:0]wire~ 0 41397 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_GEN3_OUT ~wire 0 41398 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[11:0]wire~ 0 41400 (_array ~wire ((_dto i 11 i 0)))))
		(_port (_int QPLL_DRP_CRSCODE ~[11:0]wire~ 0 41400 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[17:0]wire~ 0 41401 (_array ~wire ((_dto i 17 i 0)))))
		(_port (_int QPLL_DRP_FSM ~[17:0]wire~ 0 41401 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int QPLL_DRP_DONE ~[1:0]wire~ 0 41402 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int QPLL_DRP_RESET ~[1:0]wire~ 0 41403 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int QPLL_QPLLLOCK ~[1:0]wire~ 0 41404 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int QPLL_QPLLOUTCLK ~[1:0]wire~ 0 41405 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int QPLL_QPLLOUTREFCLK ~[1:0]wire~ 0 41406 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int QPLL_QPLLPD ~[1:0]wire~ 0 41407 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int QPLL_QPLLRESET ~[1:0]wire~ 0 41408 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int QPLL_DRP_CLK ~[1:0]wire~ 0 41409 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int QPLL_DRP_RST_N ~[1:0]wire~ 0 41410 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int QPLL_DRP_OVRD ~[1:0]wire~ 0 41411 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int QPLL_DRP_GEN3 ~[1:0]wire~ 0 41412 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int QPLL_DRP_START ~[1:0]wire~ 0 41413 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_TXPRBSSEL ~[2:0]wire~ 0 41416 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXPRBSSEL ~[2:0]wire~ 0 41417 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXPRBSFORCEERR ~wire 0 41418 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXPRBSCNTRESET ~wire 0 41419 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_LOOPBACK ~[2:0]wire~ 0 41420 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXINHIBIT ~[PCIE_LANE-1:0]wire~ 0 41421 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXPRBSERR ~[PCIE_LANE-1:0]wire~ 0 41423 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]wire~ 0 41426 (_array ~wire ((_dto i 4 i 0)))))
		(_port (_int PIPE_RST_FSM ~[4:0]wire~ 0 41426 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_QRST_FSM ~[11:0]wire~ 0 41427 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE*5-1:0]wire~ 0 41428 (_array ~wire ((_range  637)))))
		(_port (_int PIPE_RATE_FSM ~[PCIE_LANE*5-1:0]wire~ 0 41428 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_SYNC_FSM_TX ~[PCIE_LANE*6-1:0]wire~ 0 41429 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE*7-1:0]wire~ 0 41430 (_array ~wire ((_range  638)))))
		(_port (_int PIPE_SYNC_FSM_RX ~[PCIE_LANE*7-1:0]wire~ 0 41430 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DRP_FSM ~[PCIE_LANE*7-1:0]wire~ 0 41431 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_TXEQ_FSM ~[PCIE_LANE*6-1:0]wire~ 0 41432 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXEQ_FSM ~[PCIE_LANE*6-1:0]wire~ 0 41433 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[{{PCIE_LANE-1>>2}+1}*9-1:0]wire~ 0 41434 (_array ~wire ((_range  639)))))
		(_port (_int PIPE_QDRP_FSM ~[{{PCIE_LANE-1>>2}+1}*9-1:0]wire~ 0 41434 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RST_IDLE ~wire 0 41436 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_QRST_IDLE ~wire 0 41437 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RATE_IDLE ~wire 0 41438 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int EXT_CH_GT_DRPCLK ~wire 0 41441 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE*9-1:0]wire~ 0 41442 (_array ~wire ((_range  640)))))
		(_port (_int EXT_CH_GT_DRPADDR ~[PCIE_LANE*9-1:0]wire~ 0 41442 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int EXT_CH_GT_DRPEN ~[PCIE_LANE-1:0]wire~ 0 41443 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[PCIE_LANE*16-1:0]wire~ 0 41444 (_array ~wire ((_range  641)))))
		(_port (_int EXT_CH_GT_DRPDI ~[PCIE_LANE*16-1:0]wire~ 0 41444 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int EXT_CH_GT_DRPWE ~[PCIE_LANE-1:0]wire~ 0 41445 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int EXT_CH_GT_DRPDO ~[PCIE_LANE*16-1:0]wire~ 0 41447 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int EXT_CH_GT_DRPRDY ~[PCIE_LANE-1:0]wire~ 0 41448 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_JTAG_EN ~wire 0 41451 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int PIPE_JTAG_RDY ~[PCIE_LANE-1:0]wire~ 0 41452 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_DEBUG_0 ~[PCIE_LANE-1:0]wire~ 0 41455 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DEBUG_1 ~[PCIE_LANE-1:0]wire~ 0 41456 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DEBUG_2 ~[PCIE_LANE-1:0]wire~ 0 41457 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DEBUG_3 ~[PCIE_LANE-1:0]wire~ 0 41458 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DEBUG_4 ~[PCIE_LANE-1:0]wire~ 0 41459 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DEBUG_5 ~[PCIE_LANE-1:0]wire~ 0 41460 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DEBUG_6 ~[PCIE_LANE-1:0]wire~ 0 41461 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DEBUG_7 ~[PCIE_LANE-1:0]wire~ 0 41462 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DEBUG_8 ~[PCIE_LANE-1:0]wire~ 0 41463 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DEBUG_9 ~[PCIE_LANE-1:0]wire~ 0 41464 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[31:0]wire~ 0 41465 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int PIPE_DEBUG ~[31:0]wire~ 0 41465 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXPMARESETDONE ~[PCIE_LANE-1:0]wire~ 0 41467 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_TXPHALIGNDONE ~[PCIE_LANE-1:0]wire~ 0 41468 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_TXPHINITDONE ~[PCIE_LANE-1:0]wire~ 0 41469 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_TXDLYSRESETDONE ~[PCIE_LANE-1:0]wire~ 0 41470 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXPHALIGNDONE ~[PCIE_LANE-1:0]wire~ 0 41471 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXDLYSRESETDONE ~[PCIE_LANE-1:0]wire~ 0 41472 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXSYNCDONE ~[PCIE_LANE-1:0]wire~ 0 41473 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE*8-1:0]wire~ 0 41474 (_array ~wire ((_range  642)))))
		(_port (_int PIPE_RXDISPERR ~[PCIE_LANE*8-1:0]wire~ 0 41474 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXNOTINTABLE ~[PCIE_LANE*8-1:0]wire~ 0 41475 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXCOMMADET ~[PCIE_LANE-1:0]wire~ 0 41476 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_EYESCANDATAERROR ~[PCIE_LANE-1:0]wire~ 0 41478 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[PCIE_LANE*15-1:0]wire~ 0 41479 (_array ~wire ((_range  643)))))
		(_port (_int PIPE_DMONITOROUT ~[PCIE_LANE*15-1:0]wire~ 0 41479 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int reset_n_reg1 ~reg 0 41484 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int reset_n_reg2 ~reg 0 41485 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int clk_pclk ~wire 0 41488 (_arch (_uni)))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int clk_rxusrclk ~wire 0 41489 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int clk_rxoutclk ~[PCIE_LANE-1:0]wire~ 0 41490 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int clk_dclk ~wire 0 41491 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int clk_oobclk ~wire 0 41492 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int clk_mmcm_lock ~wire 0 41493 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_cpllreset ~wire 0 41496 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_cpllpd ~wire 0 41497 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_rxusrclk_reset ~wire 0 41498 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_dclk_reset ~wire 0 41499 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_gtreset ~wire 0 41500 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_drp_start ~wire 0 41501 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_drp_x16x20_mode ~wire 0 41502 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_drp_x16 ~wire 0 41503 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_userrdy ~wire 0 41504 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_txsync_start ~wire 0 41505 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_idle ~wire 0 41506 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_fsm ~[4:0]wire~ 0 41507 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gtp_rst_qpllreset ~wire 0 41510 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gtp_rst_qpllpd ~wire 0 41511 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qpllreset ~[PCIE_LANE-1>>2:0]wire~ 0 41514 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qpllpd ~[PCIE_LANE-1>>2:0]wire~ 0 41515 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qrst_ovrd ~wire 0 41518 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qrst_drp_start ~wire 0 41519 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qrst_qpllreset ~wire 0 41520 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qrst_qpllpd ~wire 0 41521 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qrst_idle ~wire 0 41522 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[3:0]wire~ 0 41523 (_array ~wire ((_dto i 3 i 0)))))
		(_sig (_int qrst_fsm ~[3:0]wire~ 0 41523 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[PCIE_LANE*37-1:0]wire~ 0 41526 (_array ~wire ((_range  644)))))
		(_sig (_int jtag_sl_iport ~[PCIE_LANE*37-1:0]wire~ 0 41526 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[PCIE_LANE*17-1:0]wire~ 0 41527 (_array ~wire ((_range  645)))))
		(_sig (_int jtag_sl_oport ~[PCIE_LANE*17-1:0]wire~ 0 41527 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_txpmareset_i ~[PCIE_LANE-1:0]wire~ 0 41530 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxpmareset_i ~[PCIE_LANE-1:0]wire~ 0 41531 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_oobclk ~[PCIE_LANE-1:0]wire~ 0 41534 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_resetovrd ~[PCIE_LANE-1:0]wire~ 0 41535 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_txpmareset ~[PCIE_LANE-1:0]wire~ 0 41536 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_rxpmareset ~[PCIE_LANE-1:0]wire~ 0 41537 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_rxcdrreset ~[PCIE_LANE-1:0]wire~ 0 41538 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_rxcdrfreqreset ~[PCIE_LANE-1:0]wire~ 0 41539 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_rxdfelpmreset ~[PCIE_LANE-1:0]wire~ 0 41540 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_eyescanreset ~[PCIE_LANE-1:0]wire~ 0 41541 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_txpcsreset ~[PCIE_LANE-1:0]wire~ 0 41542 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_rxpcsreset ~[PCIE_LANE-1:0]wire~ 0 41543 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_rxbufreset ~[PCIE_LANE-1:0]wire~ 0 41544 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_resetovrd_done ~[PCIE_LANE-1:0]wire~ 0 41545 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_active_lane ~[PCIE_LANE-1:0]wire~ 0 41546 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_resetdone ~[PCIE_LANE-1:0]wire~ 0 41547 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_rxcdrlock ~[PCIE_LANE-1:0]wire~ 0 41548 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_rx_converge ~[PCIE_LANE-1:0]wire~ 0 41549 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int PIPE_RXEQ_CONVERGE ~[PCIE_LANE-1:0]wire~ 0 41550 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int rate_cpllpd ~[PCIE_LANE-1:0]wire~ 0 41553 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_qpllpd ~[PCIE_LANE-1:0]wire~ 0 41554 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_cpllreset ~[PCIE_LANE-1:0]wire~ 0 41555 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_qpllreset ~[PCIE_LANE-1:0]wire~ 0 41556 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_txpmareset ~[PCIE_LANE-1:0]wire~ 0 41557 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_rxpmareset ~[PCIE_LANE-1:0]wire~ 0 41558 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_sysclksel ~[PCIE_LANE*2-1:0]wire~ 0 41559 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_pclk_sel ~[PCIE_LANE-1:0]wire~ 0 41560 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_drp_start ~[PCIE_LANE-1:0]wire~ 0 41561 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_drp_x16x20_mode ~[PCIE_LANE-1:0]wire~ 0 41562 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_drp_x16 ~[PCIE_LANE-1:0]wire~ 0 41563 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_gen3 ~[PCIE_LANE-1:0]wire~ 0 41564 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_rate ~[PCIE_LANE*3-1:0]wire~ 0 41565 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_resetovrd_start ~[PCIE_LANE-1:0]wire~ 0 41566 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_txsync_start ~[PCIE_LANE-1:0]wire~ 0 41567 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_done ~[PCIE_LANE-1:0]wire~ 0 41568 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_rxsync_start ~[PCIE_LANE-1:0]wire~ 0 41569 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_rxsync ~[PCIE_LANE-1:0]wire~ 0 41570 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_idle ~[PCIE_LANE-1:0]wire~ 0 41571 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_fsm ~[PCIE_LANE*5-1:0]wire~ 0 41572 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_txphdlyreset ~[PCIE_LANE-1:0]wire~ 0 41575 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_txphalign ~[PCIE_LANE-1:0]wire~ 0 41576 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_txphalignen ~[PCIE_LANE-1:0]wire~ 0 41577 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_txphinit ~[PCIE_LANE-1:0]wire~ 0 41578 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_txdlybypass ~[PCIE_LANE-1:0]wire~ 0 41579 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_txdlysreset ~[PCIE_LANE-1:0]wire~ 0 41580 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_txdlyen ~[PCIE_LANE-1:0]wire~ 0 41581 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_txsync_done ~[PCIE_LANE-1:0]wire~ 0 41582 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_fsm_tx ~[PCIE_LANE*6-1:0]wire~ 0 41583 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_rxphalign ~[PCIE_LANE-1:0]wire~ 0 41585 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_rxphalignen ~[PCIE_LANE-1:0]wire~ 0 41586 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_rxdlybypass ~[PCIE_LANE-1:0]wire~ 0 41587 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_rxdlysreset ~[PCIE_LANE-1:0]wire~ 0 41588 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_rxdlyen ~[PCIE_LANE-1:0]wire~ 0 41589 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_rxddien ~[PCIE_LANE-1:0]wire~ 0 41590 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_rxsync_done ~[PCIE_LANE-1:0]wire~ 0 41591 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_rxsync_donem ~[PCIE_LANE-1:0]wire~ 0 41592 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_fsm_rx ~[PCIE_LANE*7-1:0]wire~ 0 41593 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int txdlysresetdone ~[PCIE_LANE-1:0]wire~ 0 41595 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int txphaligndone ~[PCIE_LANE-1:0]wire~ 0 41596 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxdlysresetdone ~[PCIE_LANE-1:0]wire~ 0 41597 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxphaligndone_s ~[PCIE_LANE-1:0]wire~ 0 41598 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int txsyncallin ~wire 0 41600 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxsyncallin ~wire 0 41601 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int drp_addr ~[PCIE_LANE*9-1:0]wire~ 0 41604 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int drp_en ~[PCIE_LANE-1:0]wire~ 0 41605 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int drp_di ~[PCIE_LANE*16-1:0]wire~ 0 41606 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int drp_we ~[PCIE_LANE-1:0]wire~ 0 41607 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int drp_done ~[PCIE_LANE-1:0]wire~ 0 41608 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int drp_fsm ~[PCIE_LANE*3-1:0]wire~ 0 41609 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int jtag_sl_addr ~[PCIE_LANE*17-1:0]wire~ 0 41612 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int jtag_sl_den ~[PCIE_LANE-1:0]wire~ 0 41613 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int jtag_sl_en ~[PCIE_LANE-1:0]wire~ 0 41614 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int jtag_sl_di ~[PCIE_LANE*16-1:0]wire~ 0 41615 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int jtag_sl_we ~[PCIE_LANE-1:0]wire~ 0 41616 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int drp_mux_addr ~[PCIE_LANE*9-1:0]wire~ 0 41619 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int drp_mux_en ~[PCIE_LANE-1:0]wire~ 0 41620 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int drp_mux_di ~[PCIE_LANE*16-1:0]wire~ 0 41621 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int drp_mux_we ~[PCIE_LANE-1:0]wire~ 0 41622 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int eq_txeq_deemph ~[PCIE_LANE-1:0]wire~ 0 41625 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int eq_txeq_precursor ~[PCIE_LANE*5-1:0]wire~ 0 41626 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int eq_txeq_maincursor ~[PCIE_LANE*7-1:0]wire~ 0 41627 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int eq_txeq_postcursor ~[PCIE_LANE*5-1:0]wire~ 0 41628 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int eq_rxeq_adapt_done ~[PCIE_LANE-1:0]wire~ 0 41630 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[{{PCIE_LANE-1>>2}+1}*8-1:0]wire~ 0 41633 (_array ~wire ((_range  646)))))
		(_sig (_int qdrp_addr ~[{{PCIE_LANE-1>>2}+1}*8-1:0]wire~ 0 41633 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int qdrp_en ~[PCIE_LANE-1>>2:0]wire~ 0 41634 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[{{PCIE_LANE-1>>2}+1}*16-1:0]wire~ 0 41635 (_array ~wire ((_range  647)))))
		(_sig (_int qdrp_di ~[{{PCIE_LANE-1>>2}+1}*16-1:0]wire~ 0 41635 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int qdrp_we ~[PCIE_LANE-1>>2:0]wire~ 0 41636 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int qdrp_done ~[PCIE_LANE-1>>2:0]wire~ 0 41637 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdrp_qpllreset ~[PCIE_LANE-1>>2:0]wire~ 0 41638 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[{{PCIE_LANE-1>>2}+1}*6-1:0]wire~ 0 41639 (_array ~wire ((_range  648)))))
		(_sig (_int qdrp_crscode ~[{{PCIE_LANE-1>>2}+1}*6-1:0]wire~ 0 41639 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdrp_fsm ~[{{PCIE_LANE-1>>2}+1}*9-1:0]wire~ 0 41640 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qpll_qplloutclk ~[PCIE_LANE-1>>2:0]wire~ 0 41643 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qpll_qplloutrefclk ~[PCIE_LANE-1>>2:0]wire~ 0 41644 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qpll_qplllock ~[PCIE_LANE-1>>2:0]wire~ 0 41645 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qpll_do ~[{{PCIE_LANE-1>>2}+1}*16-1:0]wire~ 0 41646 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int qpll_rdy ~[PCIE_LANE-1>>2:0]wire~ 0 41647 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int gt_txoutclk ~[PCIE_LANE-1:0]wire~ 0 41650 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxoutclk ~[PCIE_LANE-1:0]wire~ 0 41651 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_cplllock ~[PCIE_LANE-1:0]wire~ 0 41652 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxcdrlock ~[PCIE_LANE-1:0]wire~ 0 41653 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_txresetdone ~[PCIE_LANE-1:0]wire~ 0 41654 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxresetdone ~[PCIE_LANE-1:0]wire~ 0 41655 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxpmaresetdone ~[PCIE_LANE-1:0]wire~ 0 41656 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxdisperr ~[PCIE_LANE*8-1:0]wire~ 0 41657 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxnotintable ~[PCIE_LANE*8-1:0]wire~ 0 41658 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxvalid ~[PCIE_LANE-1:0]wire~ 0 41659 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_phystatus ~[PCIE_LANE-1:0]wire~ 0 41660 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxstatus ~[PCIE_LANE*3-1:0]wire~ 0 41661 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxbufstatus ~[PCIE_LANE*3-1:0]wire~ 0 41662 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxelecidle ~[PCIE_LANE-1:0]wire~ 0 41663 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_txratedone ~[PCIE_LANE-1:0]wire~ 0 41664 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxratedone ~[PCIE_LANE-1:0]wire~ 0 41665 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_do ~[PCIE_LANE*16-1:0]wire~ 0 41666 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rdy ~[PCIE_LANE-1:0]wire~ 0 41667 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_txphinitdone ~[PCIE_LANE-1:0]wire~ 0 41668 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_txdlysresetdone ~[PCIE_LANE-1:0]wire~ 0 41669 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_txphaligndone ~[PCIE_LANE-1:0]wire~ 0 41670 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxdlysresetdone ~[PCIE_LANE-1:0]wire~ 0 41671 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[PCIE_LANE:0]wire~ 0 41672 (_array ~wire ((_range  649)))))
		(_sig (_int gt_rxphaligndone ~[PCIE_LANE:0]wire~ 0 41672 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_txsyncout ~[PCIE_LANE-1:0]wire~ 0 41673 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_txsyncdone ~[PCIE_LANE-1:0]wire~ 0 41674 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxsyncout ~[PCIE_LANE-1:0]wire~ 0 41675 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxsyncdone ~[PCIE_LANE-1:0]wire~ 0 41676 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxcommadet ~[PCIE_LANE-1:0]wire~ 0 41677 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxchariscomma ~[PCIE_LANE*4-1:0]wire~ 0 41678 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxbyteisaligned ~[PCIE_LANE-1:0]wire~ 0 41679 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxbyterealign ~[PCIE_LANE-1:0]wire~ 0 41680 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[4:0]wire~[PCIE_LANE:0]~ 0 41681 (_array ~wire ((_range  650)(_dto i 4 i 0)))))
		(_sig (_int gt_rxchbondi ~[4:0]wire~[PCIE_LANE:0]~ 0 41681 (_arch (_uni ))) (_net memory scalared)(_flags1))
		(_sig (_int gt_rxchbondlevel ~[PCIE_LANE*3-1:0]wire~ 0 41682 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxchbondo ~[4:0]wire~[PCIE_LANE:0]~ 0 41683 (_arch (_uni ))) (_net memory scalared)(_flags1))
		(_sig (_int rxchbonden ~[PCIE_LANE-1:0]wire~ 0 41685 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxchbondmaster ~[PCIE_LANE-1:0]wire~ 0 41686 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxchbondslave ~[PCIE_LANE-1:0]wire~ 0 41687 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int oobclk ~[PCIE_LANE-1:0]wire~ 0 41688 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_cpllpdrefclk ~wire 0 42025 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#41703_0@ (_arch 0 0 41703 (_prcs 0(_ass)(_simple)(_trgt(310(0)))
			)))
			(@ASSIGN#41704_1@ (_arch 1 0 41704 (_prcs 1(_ass)(_simple)(_trgt(299(_index 651)))
			)))
			(@ASSIGN#41705_2@ (_arch 2 0 41705 (_prcs 2(_ass)(_simple)(_trgt(242))(_sens(297)(195))
			)))
			(@ASSIGN#41706_3@ (_arch 3 0 41706 (_prcs 3(_ass)(_simple)(_trgt(243))(_sens(299)(195))
			)))
			(@ALWAYS#41709_4@ (_arch 4 0 41709 (_prcs 4(_trgt(149)(150))(_read(151)(1)(149))
				(_need_init)
			)))
			(@ASSIGN#42965,42966,42986,42987,42988,42989,42990,42991,43007_5@ (_arch 5 0 42965 (_prcs 5(_ass)(_simple)(_trgt(31)(32)(50)(53)(54)(55)(56)(59)(113))
			)))
			(@ASSIGN#42967_6@ (_arch 6 0 42967 (_prcs 7(_ass)(_simple)(_trgt(42))(_sens(290))
			)))
			(@ASSIGN#42968_7@ (_arch 7 0 42968 (_prcs 8(_ass)(_simple)(_trgt(43))(_sens(288))
			)))
			(@ASSIGN#42970_8@ (_arch 8 0 42970 (_prcs 9(_ass)(_simple)(_trgt(144))(_sens(284))
			)))
			(@ASSIGN#42971_9@ (_arch 9 0 42971 (_prcs 10(_ass)(_simple)(_trgt(145))(_sens(285))
			)))
			(@ASSIGN#42972_10@ (_arch 10 0 42972 (_prcs 11(_ass)(_simple)(_trgt(137))(_sens(283))
			)))
			(@ASSIGN#42973_11@ (_arch 11 0 42973 (_prcs 12(_ass)(_simple)(_trgt(44))(_sens(289))
			)))
			(@ASSIGN#42974_12@ (_arch 12 0 42974 (_prcs 13(_ass)(_simple)(_trgt(138))(_sens(297))
			)))
			(@ASSIGN#42975_13@ (_arch 13 0 42975 (_prcs 14(_ass)(_simple)(_trgt(139))(_sens(295))
			)))
			(@ASSIGN#42976_14@ (_arch 14 0 42976 (_prcs 15(_ass)(_simple)(_trgt(140))(_sens(296))
			)))
			(@ASSIGN#42977_15@ (_arch 15 0 42977 (_prcs 16(_ass)(_simple)(_trgt(141))(_sens(299))
			)))
			(@ASSIGN#42978_16@ (_arch 16 0 42978 (_prcs 17(_ass)(_simple)(_trgt(142))(_sens(298))
			)))
			(@ASSIGN#42979_17@ (_arch 17 0 42979 (_prcs 18(_ass)(_simple)(_trgt(143))(_sens(303))
			)))
			(@ASSIGN#42980_18@ (_arch 18 0 42980 (_prcs 19(_ass)(_simple)(_trgt(146))(_sens(304))
			)))
			(@ASSIGN#42981_19@ (_arch 19 0 42981 (_prcs 20(_ass)(_simple)(_trgt(48))(_sens(274))
			)))
			(@ASSIGN#42982_20@ (_arch 20 0 42982 (_prcs 21(_ass)(_simple)(_trgt(47))(_sens(279))
			)))
			(@ASSIGN#42984_21@ (_arch 21 0 42984 (_prcs 22(_ass)(_alias ((PIPE_PCLK)(clk_pclk)))(_simple)(_trgt(2))(_sens(151))
			)))
			(@ASSIGN#42985_22@ (_arch 22 0 42985 (_prcs 23(_ass)(_alias ((PIPE_PCLK_LOCK)(clk_mmcm_lock)))(_simple)(_trgt(49))(_sens(156))
			)))
			(@ASSIGN#42993_23@ (_arch 23 0 42993 (_prcs 30(_ass)(_alias ((PIPE_TXOUTCLK_OUT)(gt_txoutclk(0))))(_simple)(_trgt(80))(_sens(277(0)))
			)))
			(@ASSIGN#42994_24@ (_arch 24 0 42994 (_prcs 31(_ass)(_simple)(_trgt(81))(_sens(278))
			)))
			(@ASSIGN#42995_25@ (_arch 25 0 42995 (_prcs 32(_ass)(_simple)(_trgt(82))(_sens(207))
			)))
			(@ASSIGN#42996_26@ (_arch 26 0 42996 (_prcs 33(_ass)(_alias ((PIPE_GEN3_OUT)(rate_gen3(0))))(_simple)(_trgt(83))(_sens(211(0)))
			)))
			(@ASSIGN#42998,43026_27@ (_arch 27 0 42998 (_prcs 34(_ass)(_simple)(_trgt(199)(134))(_sens(198))
			)))
			(@ASSIGN#42999_28@ (_arch 28 0 42999 (_prcs 35(_ass)(_simple)(_trgt(37))(_sens(263))
			)))
			(@ASSIGN#43001_29@ (_arch 29 0 43001 (_prcs 36(_ass)(_alias ((PIPE_RST_FSM)(rst_fsm)))(_simple)(_trgt(105))(_sens(168))
			)))
			(@ASSIGN#43002_30@ (_arch 30 0 43002 (_prcs 37(_ass)(_simple)(_trgt(106))(_sens(178))
			)))
			(@ASSIGN#43003_31@ (_arch 31 0 43003 (_prcs 38(_ass)(_simple)(_trgt(107))(_sens(219))
			)))
			(@ASSIGN#43004_32@ (_arch 32 0 43004 (_prcs 39(_ass)(_simple)(_trgt(108))(_sens(228))
			)))
			(@ASSIGN#43005_33@ (_arch 33 0 43005 (_prcs 40(_ass)(_simple)(_trgt(109))(_sens(237))
			)))
			(@ASSIGN#43006_34@ (_arch 34 0 43006 (_prcs 41(_ass)(_simple)(_trgt(110))(_sens(249))
			)))
			(@ASSIGN#43009_35@ (_arch 35 0 43009 (_prcs 43(_ass)(_alias ((PIPE_RST_IDLE)(rst_idle)))(_simple)(_trgt(114))(_sens(167))
			)))
			(@ASSIGN#43010_36@ (_arch 36 0 43010 (_prcs 44(_ass)(_alias ((PIPE_QRST_IDLE)(qrst_idle)))(_simple)(_trgt(115))(_sens(177))
			)))
			(@ASSIGN#43011_37@ (_arch 37 0 43011 (_prcs 45(_ass)(_alias ((PIPE_RATE_IDLE)(rate_idle)))(_simple)(_trgt(116))(_sens(218))
			)))
			(@ASSIGN#43013_38@ (_arch 38 0 43013 (_prcs 46(_ass)(_simple)(_trgt(122))(_sens(293(_range 652)))
			)))
			(@ASSIGN#43014_39@ (_arch 39 0 43014 (_prcs 47(_ass)(_simple)(_trgt(123))(_sens(294(_range 653)))
			)))
			(@ASSIGN#43015,43022_40@ (_arch 40 0 43015 (_prcs 48(_ass)(_simple)(_trgt(117)(130))(_sens(154))
			)))
			(@ASSIGN#43018_41@ (_arch 41 0 43018 (_prcs 49(_ass)(_simple)(_trgt(126))(_sens(281))
			)))
			(@ASSIGN#43019_42@ (_arch 42 0 43019 (_prcs 50(_ass)(_simple)(_trgt(127))(_sens(282))
			)))
			(@ASSIGN#43020_43@ (_arch 43 0 43020 (_prcs 51(_ass)(_simple)(_trgt(128))(_sens(287))
			)))
			(@ASSIGN#43021_44@ (_arch 44 0 43021 (_prcs 52(_ass)(_simple)(_trgt(129))(_sens(286))
			)))
			(@ASSIGN#43023_45@ (_arch 45 0 43023 (_prcs 54(_ass)(_simple)(_trgt(131))(_sens(256))
			)))
			(@ASSIGN#43024_46@ (_arch 46 0 43024 (_prcs 55(_ass)(_simple)(_trgt(132))(_sens(258))
			)))
			(@ASSIGN#43025_47@ (_arch 47 0 43025 (_prcs 56(_ass)(_simple)(_trgt(133))(_sens(294))
			)))
			(@ASSIGN#43027_48@ (_arch 48 0 43027 (_prcs 58(_ass)(_simple)(_trgt(135))(_sens(12))
			)))
			(@ASSIGN#43029_49@ (_arch 49 0 43029 (_prcs 59(_ass)(_simple)(_trgt(136(d_1_0)))(_sens(20(d_1_0)))
			)))
			(@ASSIGN#43030_50@ (_arch 50 0 43030 (_prcs 60(_ass)(_simple)(_trgt(136(d_5_2)))(_sens(21(d_3_0)))
			)))
			(@ASSIGN#43031_51@ (_arch 51 0 43031 (_prcs 61(_ass)(_simple)(_trgt(136(d_31_6)))
			)))
			(@INTERNAL#0_52@ (_int 52 0 0 0 (_prcs 62 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate pipe_clock_int 0 41730 (_vif  (_code 358))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#41773_53@ (_arch 53 0 41773 (_prcs 0(_ass)(_alias ((INT_RXUSRCLK_OUT)(clk_rxusrclk)))(_simple)(_trgt(61))(_sens(152))
	  		)))
	  		(@ASSIGN#41774_54@ (_arch 54 0 41774 (_prcs 1(_ass)(_simple)(_trgt(62))(_sens(153))
	  		)))
	  		(@ASSIGN#41775_55@ (_arch 55 0 41775 (_prcs 2(_ass)(_alias ((INT_DCLK_OUT)(clk_dclk)))(_simple)(_trgt(63))(_sens(154))
	  		)))
	  		(@ASSIGN#41776_56@ (_arch 56 0 41776 (_prcs 3(_ass)(_alias ((INT_USERCLK1_OUT)(PIPE_USERCLK1)))(_simple)(_trgt(64))(_sens(51))
	  		)))
	  		(@ASSIGN#41777_57@ (_arch 57 0 41777 (_prcs 4(_ass)(_alias ((INT_USERCLK2_OUT)(PIPE_USERCLK2)))(_simple)(_trgt(65))(_sens(52))
	  		)))
	  		(@ASSIGN#41778_58@ (_arch 58 0 41778 (_prcs 5(_ass)(_alias ((INT_OOBCLK_OUT)(clk_oobclk)))(_simple)(_trgt(66))(_sens(155))
	  		)))
	  		(@ASSIGN#41779_59@ (_arch 59 0 41779 (_prcs 6(_ass)(_alias ((INT_MMCM_LOCK_OUT)(clk_mmcm_lock)))(_simple)(_trgt(67))(_sens(156))
	  		)))
	  		(@INTERNAL#0_60@ (_int 60 0 0 0 (_prcs 7 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst pipe_clock_i 0 41732 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_clock)
	  	(_gen
	  		((PCIE_ASYNC_EN) (PCIE_ASYNC_EN))
	  		((PCIE_TXBUF_EN) (PCIE_TXBUF_EN))
	  		((PCIE_LANE) (PCIE_LANE))
	  		((PCIE_LINK_SPEED) (PCIE_LINK_SPEED))
	  		((LINK_CAP_MAX_LINK_SPEED) (LINK_CAP_MAX_LINK_SPEED))
	  		((PCIE_REFCLK_FREQ) (PCIE_REFCLK_FREQ))
	  		((PCIE_USERCLK1_FREQ) (PCIE_USERCLK1_FREQ))
	  		((PCIE_USERCLK2_FREQ) (PCIE_USERCLK2_FREQ))
	  		((PCIE_OOBCLK_MODE) (PCIE_OOBCLK_MODE))
	  		((PCIE_DEBUG_MODE) (PCIE_DEBUG_MODE))
	  	)
	  	(_port
	  		((CLK_CLK) (PIPE_CLK))
	  		((CLK_TXOUTCLK) (gt_txoutclk(0)))
	  		((CLK_RXOUTCLK_IN) (gt_rxoutclk))
	  		((CLK_RST_N) (PIPE_MMCM_RST_N))
	  		((CLK_PCLK_SEL) (rate_pclk_sel))
	  		((CLK_PCLK_SEL_SLAVE) (INT_PCLK_SEL_SLAVE))
	  		((CLK_GEN3) (rate_gen3(0)))
	  		((CLK_PCLK) (clk_pclk))
	  		((CLK_PCLK_SLAVE) (INT_PCLK_OUT_SLAVE))
	  		((CLK_RXUSRCLK) (clk_rxusrclk))
	  		((CLK_RXOUTCLK_OUT) (clk_rxoutclk))
	  		((CLK_DCLK) (clk_dclk))
	  		((CLK_USERCLK1) (PIPE_USERCLK1))
	  		((CLK_USERCLK2) (PIPE_USERCLK2))
	  		((CLK_OOBCLK) (clk_oobclk))
	  		((CLK_MMCM_LOCK) (clk_mmcm_lock))
	  	)
	  	(_delay (_code  359)(_code  360))
	  )
	)
	(_generate pipe_clock_int_disable 0 41786 (_vif  (_code 361))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#41787_61@ (_arch 61 0 41787 (_prcs 0(_ass)(_simple)(_trgt(151))(_sens(72))
	  		)))
	  		(@ASSIGN#41788_62@ (_arch 62 0 41788 (_prcs 1(_ass)(_simple)(_trgt(152))(_sens(73))
	  		)))
	  		(@ASSIGN#41789_63@ (_arch 63 0 41789 (_prcs 2(_ass)(_simple)(_trgt(153))(_sens(74))
	  		)))
	  		(@ASSIGN#41790_64@ (_arch 64 0 41790 (_prcs 3(_ass)(_simple)(_trgt(154))(_sens(75))
	  		)))
	  		(@ASSIGN#41791_65@ (_arch 65 0 41791 (_prcs 4(_ass)(_alias ((PIPE_USERCLK1)(PIPE_USERCLK1_IN)))(_simple)(_trgt(51))(_sens(76))
	  		)))
	  		(@ASSIGN#41792_66@ (_arch 66 0 41792 (_prcs 5(_ass)(_alias ((PIPE_USERCLK2)(PIPE_USERCLK2_IN)))(_simple)(_trgt(52))(_sens(77))
	  		)))
	  		(@ASSIGN#41793_67@ (_arch 67 0 41793 (_prcs 6(_ass)(_simple)(_trgt(155))(_sens(78))
	  		)))
	  		(@ASSIGN#41794_68@ (_arch 68 0 41794 (_prcs 7(_ass)(_simple)(_trgt(156))(_sens(79))
	  		)))
	  		(@ASSIGN#41797,41798,41799,41800,41801,41802,41803,41804_69@ (_arch 69 0 41797 (_prcs 8(_ass)(_simple)(_trgt(60)(61)(62)(63)(64)(65)(66)(67))
	  		)))
	  		(@INTERNAL#0_70@ (_int 70 0 0 0 (_prcs 16 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gtp_pipe_reset 0 41818 (_vif  (_code 362))
	  (_object
	  	(_sig (_int \1 \ ~wire -1 41841 (_int (_uni)))(_net)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@INTERNAL#41841_71@ (_int 71 0 41841 (_prcs 0(_ass)(_alias ((\1 \)(qpll_qplllock)))(_simple)(_trgt(316))(_sens(274))
	  		)))
	  		(@ASSIGN#41866_72@ (_arch 72 0 41866 (_prcs 1(_ass)(_simple)(_trgt(169))(_sens(157))
	  		)))
	  		(@ASSIGN#41867_73@ (_arch 73 0 41867 (_prcs 2(_ass)(_simple)(_trgt(170))(_sens(158))
	  		)))
	  		(@INTERNAL#0_74@ (_int 74 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst gtp_pipe_reset_i 0 41821 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtp_pipe_reset)
	  	(_gen
	  		((PCIE_SIM_SPEEDUP) (PCIE_SIM_SPEEDUP))
	  		((PCIE_LANE) (PCIE_LANE))
	  	)
	  	(_port
	  		((RST_CLK) (clk_pclk))
	  		((RST_RXUSRCLK) (clk_rxusrclk))
	  		((RST_DCLK) (clk_dclk))
	  		((RST_RST_N) (reset_n_reg2))
	  		((RST_DRP_DONE) (drp_done))
	  		((RST_RXPMARESETDONE) (gt_rxpmaresetdone))
	  		((RST_PLLLOCK) (\1 \))
	  		((RST_RATE_IDLE) (rate_idle))
	  		((RST_RXCDRLOCK) (user_rxcdrlock))
	  		((RST_MMCM_LOCK) (clk_mmcm_lock))
	  		((RST_RESETDONE) (user_resetdone))
	  		((RST_PHYSTATUS) (gt_phystatus))
	  		((RST_TXSYNC_DONE) (sync_txsync_done))
	  		((RST_CPLLRESET) (rst_cpllreset))
	  		((RST_CPLLPD) (rst_cpllpd))
	  		((RST_RXUSRCLK_RESET) (rst_rxusrclk_reset))
	  		((RST_DCLK_RESET) (rst_dclk_reset))
	  		((RST_GTRESET) (rst_gtreset))
	  		((RST_DRP_START) (rst_drp_start))
	  		((RST_DRP_X16) (rst_drp_x16))
	  		((RST_USERRDY) (rst_userrdy))
	  		((RST_TXSYNC_START) (rst_txsync_start))
	  		((RST_IDLE) (rst_idle))
	  		((RST_FSM) (rst_fsm))
	  	)
	  )
	)
	(_generate pipe_reset 0 41873 (_vif  (_code 363))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#41923,41924_75@ (_arch 75 0 41923 (_prcs 0(_ass)(_simple)(_trgt(169)(170))
	  		)))
	  		(@INTERNAL#0_76@ (_int 76 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst pipe_reset_i 0 41876 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_reset)
	  	(_gen
	  		((PCIE_SIM_SPEEDUP) (PCIE_SIM_SPEEDUP))
	  		((PCIE_GT_DEVICE) (PCIE_GT_DEVICE))
	  		((PCIE_PLL_SEL) (PCIE_PLL_SEL))
	  		((PCIE_POWER_SAVING) (PCIE_POWER_SAVING))
	  		((PCIE_TXBUF_EN) (PCIE_TXBUF_EN))
	  		((PCIE_LANE) (PCIE_LANE))
	  	)
	  	(_port
	  		((RST_CLK) (clk_pclk))
	  		((RST_RXUSRCLK) (clk_rxusrclk))
	  		((RST_DCLK) (clk_dclk))
	  		((RST_RST_N) (reset_n_reg2))
	  		((RST_DRP_DONE) (drp_done))
	  		((RST_RXPMARESETDONE) (gt_rxpmaresetdone))
	  		((RST_CPLLLOCK) (gt_cplllock))
	  		((RST_QPLL_IDLE) (qrst_idle))
	  		((RST_RATE_IDLE) (rate_idle))
	  		((RST_RXCDRLOCK) (user_rxcdrlock))
	  		((RST_MMCM_LOCK) (clk_mmcm_lock))
	  		((RST_RESETDONE) (user_resetdone))
	  		((RST_PHYSTATUS) (gt_phystatus))
	  		((RST_TXSYNC_DONE) (sync_txsync_done))
	  		((RST_CPLLRESET) (rst_cpllreset))
	  		((RST_CPLLPD) (rst_cpllpd))
	  		((RST_RXUSRCLK_RESET) (rst_rxusrclk_reset))
	  		((RST_DCLK_RESET) (rst_dclk_reset))
	  		((RST_GTRESET) (rst_gtreset))
	  		((RST_DRP_START) (rst_drp_start))
	  		((RST_DRP_X16X20_MODE) (rst_drp_x16x20_mode))
	  		((RST_DRP_X16) (rst_drp_x16))
	  		((RST_USERRDY) (rst_userrdy))
	  		((RST_TXSYNC_START) (rst_txsync_start))
	  		((RST_IDLE) (rst_idle))
	  		((RST_FSM) (rst_fsm))
	  	)
	  )
	)
	(_generate qpll_reset 0 41937 (_vif  (_code 364))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst qpll_reset_i 0 41939 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_qpll_reset)
	  	(_gen
	  		((PCIE_PLL_SEL) (PCIE_PLL_SEL))
	  		((PCIE_POWER_SAVING) (PCIE_POWER_SAVING))
	  		((PCIE_LANE) (PCIE_LANE))
	  	)
	  	(_port
	  		((QRST_CLK) (clk_pclk))
	  		((QRST_RST_N) (reset_n_reg2))
	  		((QRST_MMCM_LOCK) (clk_mmcm_lock))
	  		((QRST_CPLLLOCK) (gt_cplllock))
	  		((QRST_DRP_DONE) (qdrp_done))
	  		((QRST_QPLLLOCK) (qpll_qplllock))
	  		((QRST_RATE) (PIPE_RATE))
	  		((QRST_QPLLRESET_IN) (rate_qpllreset))
	  		((QRST_QPLLPD_IN) (rate_qpllpd))
	  		((QRST_OVRD) (qrst_ovrd))
	  		((QRST_DRP_START) (qrst_drp_start))
	  		((QRST_QPLLRESET_OUT) (qrst_qpllreset))
	  		((QRST_QPLLPD_OUT) (qrst_qpllpd))
	  		((QRST_IDLE) (qrst_idle))
	  		((QRST_FSM) (qrst_fsm))
	  	)
	  )
	)
	(_generate qpll_reset_disable 0 41976 (_vif  (_code 365))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#41977,41978,41979,41980,41981,41982_77@ (_arch 77 0 41977 (_prcs 0(_ass)(_simple)(_trgt(173)(174)(175)(176)(177)(178))
	  		)))
	  		(@INTERNAL#0_78@ (_int 78 0 0 0 (_prcs 6 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate pipe_jtag_m 0 41994 (_vif  (_code 366))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst pipe_jtag_m_i 0 41997 (_ent . pipe_jtag_m)
	  	(_gen
	  		((PCIE_LANE) (PCIE_LANE))
	  	)
	  	(_port
	  		((JTAG_SL_IPORT) (jtag_sl_iport))
	  		((JTAG_SL_OPORT) (jtag_sl_oport))
	  		((JTAG_M_CLK) (clk_dclk))
	  	)
	  	(_delay (_code  367))
	  )
	)
	(_generate pipe_jtag_m_disable 0 42017 (_vif  (_code 368))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#42018_79@ (_arch 79 0 42018 (_prcs 0(_ass)(_simple)(_trgt(179))
	  		)))
	  		(@INTERNAL#0_80@ (_int 80 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst cpllpd_refclk_inst 0 42027 (_ent . BUFG)
		(_port
			((I) (PIPE_CLK))
			((O) (gt_cpllpdrefclk))
		)
	)
	(_generate pipe_lane 0 42031 (_vfor  (_code 369) (_code 370) (_code 371))
	  (_generate gtp_pipe_rate 0 42098 (_vif  (_code 372))
	    (_object
	    	(_sig (_int \4 \ ~wire -1 42117 (_int (_uni)))(_net)(_flags2))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@INTERNAL#42117_103@ (_int 103 0 42117 (_prcs 0(_ass)(_alias ((\4 \)(rst_cpllreset)))(_simple)(_trgt(331))(_sens(157))
	    		)))
	    		(@ASSIGN#42158_104@ (_arch 104 0 42158 (_prcs 1(_ass)(_simple)(_trgt(200(_index 243)))
	    		)))
	    		(@ASSIGN#42159_105@ (_arch 105 0 42159 (_prcs 2(_ass)(_simple)(_trgt(201(_index 244)))
	    		)))
	    		(@ASSIGN#42160_106@ (_arch 106 0 42160 (_prcs 3(_ass)(_simple)(_trgt(202(_index 245)))
	    		)))
	    		(@ASSIGN#42161_107@ (_arch 107 0 42161 (_prcs 4(_ass)(_simple)(_trgt(203(_index 246)))
	    		)))
	    		(@ASSIGN#42162_108@ (_arch 108 0 42162 (_prcs 5(_ass)(_simple)(_trgt(204(_index 247)))
	    		)))
	    		(@ASSIGN#42163_109@ (_arch 109 0 42163 (_prcs 6(_ass)(_simple)(_trgt(205(_index 248)))
	    		)))
	    		(@ASSIGN#42164_110@ (_arch 110 0 42164 (_prcs 7(_ass)(_simple)(_trgt(206(_range 249)))
	    		)))
	    		(@ASSIGN#42165_111@ (_arch 111 0 42165 (_prcs 8(_ass)(_simple)(_trgt(211(_index 250)))
	    		)))
	    		(@ASSIGN#42166_112@ (_arch 112 0 42166 (_prcs 9(_ass)(_simple)(_trgt(213(_index 251)))
	    		)))
	    		(@ASSIGN#42167_113@ (_arch 113 0 42167 (_prcs 10(_ass)(_simple)(_trgt(216(_index 252)))
	    		)))
	    		(@ASSIGN#42168_114@ (_arch 114 0 42168 (_prcs 11(_ass)(_simple)(_trgt(217(_index 253)))
	    		)))
	    		(@INTERNAL#0_115@ (_int 115 0 0 0 (_prcs 12 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst gtp_pipe_rate_i 0 42100 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtp_pipe_rate)
	    	(_gen
	    		((PCIE_SIM_SPEEDUP) (PCIE_SIM_SPEEDUP))
	    	)
	    	(_port
	    		((RATE_CLK) (clk_pclk))
	    		((RATE_RST_N) (\4 \))
	    		((RATE_RATE_IN) (PIPE_RATE))
	    		((RATE_DRP_DONE) (drp_done(_index 373)))
	    		((RATE_RXPMARESETDONE) (gt_rxpmaresetdone(_index 374)))
	    		((RATE_TXRATEDONE) (gt_txratedone(_index 375)))
	    		((RATE_RXRATEDONE) (gt_rxratedone(_index 376)))
	    		((RATE_PHYSTATUS) (gt_phystatus(_index 377)))
	    		((RATE_TXSYNC_DONE) (sync_txsync_done(_index 378)))
	    		((RATE_DRP_START) (rate_drp_start(_index 379)))
	    		((RATE_DRP_X16) (rate_drp_x16(_index 380)))
	    		((RATE_PCLK_SEL) (rate_pclk_sel(_index 381)))
	    		((RATE_RATE_OUT) (rate_rate(_range 382)))
	    		((RATE_TXSYNC_START) (rate_txsync_start(_index 383)))
	    		((RATE_DONE) (rate_done(_index 384)))
	    		((RATE_IDLE) (rate_idle(_index 385)))
	    		((RATE_FSM) (rate_fsm(_range 386)))
	    	)
	    )
	  )
	  (_generate pipe_rate 0 42174 (_vif  (_code 387))
	    (_object
	    	(_sig (_int \5 \ ~wire -1 42195 (_int (_uni)))(_net)(_flags2))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@INTERNAL#42195_116@ (_int 116 0 42195 (_prcs 0(_ass)(_alias ((\5 \)(rst_cpllreset)))(_simple)(_trgt(332))(_sens(157))
	    		)))
	    		(@INTERNAL#0_117@ (_int 117 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst pipe_rate_i 0 42177 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_rate)
	    	(_gen
	    		((PCIE_SIM_SPEEDUP) (PCIE_SIM_SPEEDUP))
	    		((PCIE_GT_DEVICE) (PCIE_GT_DEVICE))
	    		((PCIE_USE_MODE) (PCIE_USE_MODE))
	    		((PCIE_PLL_SEL) (PCIE_PLL_SEL))
	    		((PCIE_POWER_SAVING) (PCIE_POWER_SAVING))
	    		((PCIE_ASYNC_EN) (PCIE_ASYNC_EN))
	    		((PCIE_TXBUF_EN) (PCIE_TXBUF_EN))
	    		((PCIE_RXBUF_EN) (PCIE_RXBUF_EN))
	    	)
	    	(_port
	    		((RATE_CLK) (clk_pclk))
	    		((RATE_RST_N) (\5 \))
	    		((RATE_RST_IDLE) (rst_idle))
	    		((RATE_ACTIVE_LANE) (user_active_lane(_index 388)))
	    		((RATE_RATE_IN) (PIPE_RATE))
	    		((RATE_CPLLLOCK) (gt_cplllock(_index 389)))
	    		((RATE_QPLLLOCK) (qpll_qplllock(_index 390)))
	    		((RATE_MMCM_LOCK) (clk_mmcm_lock))
	    		((RATE_DRP_DONE) (drp_done(_index 391)))
	    		((RATE_RXPMARESETDONE) (gt_rxpmaresetdone(_index 392)))
	    		((RATE_TXRESETDONE) (gt_txresetdone(_index 393)))
	    		((RATE_RXRESETDONE) (gt_rxresetdone(_index 394)))
	    		((RATE_TXRATEDONE) (gt_txratedone(_index 395)))
	    		((RATE_RXRATEDONE) (gt_rxratedone(_index 396)))
	    		((RATE_PHYSTATUS) (gt_phystatus(_index 397)))
	    		((RATE_RESETOVRD_DONE) (user_resetovrd_done(_index 398)))
	    		((RATE_TXSYNC_DONE) (sync_txsync_done(_index 399)))
	    		((RATE_RXSYNC_DONE) (sync_rxsync_done(_index 400)))
	    		((RATE_CPLLPD) (rate_cpllpd(_index 401)))
	    		((RATE_QPLLPD) (rate_qpllpd(_index 402)))
	    		((RATE_CPLLRESET) (rate_cpllreset(_index 403)))
	    		((RATE_QPLLRESET) (rate_qpllreset(_index 404)))
	    		((RATE_TXPMARESET) (rate_txpmareset(_index 405)))
	    		((RATE_RXPMARESET) (rate_rxpmareset(_index 406)))
	    		((RATE_SYSCLKSEL) (rate_sysclksel(_range 407)))
	    		((RATE_DRP_START) (rate_drp_start(_index 408)))
	    		((RATE_DRP_X16X20_MODE) (rate_drp_x16x20_mode(_index 409)))
	    		((RATE_DRP_X16) (rate_drp_x16(_index 410)))
	    		((RATE_PCLK_SEL) (rate_pclk_sel(_index 411)))
	    		((RATE_GEN3) (rate_gen3(_index 412)))
	    		((RATE_RATE_OUT) (rate_rate(_range 413)))
	    		((RATE_RESETOVRD_START) (rate_resetovrd_start(_index 414)))
	    		((RATE_TXSYNC_START) (rate_txsync_start(_index 415)))
	    		((RATE_DONE) (rate_done(_index 416)))
	    		((RATE_RXSYNC_START) (rate_rxsync_start(_index 417)))
	    		((RATE_RXSYNC) (rate_rxsync(_index 418)))
	    		((RATE_IDLE) (rate_idle(_index 419)))
	    		((RATE_FSM) (rate_fsm(_range 420)))
	    	)
	    )
	  )
	  (_generate gtp_pipe_drp 0 42314 (_vif  (_code 421))
	    (_object
	    	(_sig (_int \10 \ ~wire -1 42335 (_int (_uni)))(_net)(_flags2))
	    	(_sig (_int \11 \ ~wire -1 42337 (_int (_uni)))(_net)(_flags2))
	    	(_sig (_int \12 \ ~wire -1 42339 (_int (_uni)))(_net)(_flags2))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@INTERNAL#42335_118@ (_int 118 0 42335 (_prcs 0(_ass)(_alias ((\10 \)(rst_dclk_reset)))(_simple)(_trgt(333))(_sens(160))
	    		)))
	    		(@INTERNAL#42337_119@ (_int 119 0 42337 (_prcs 1(_ass)(_simple)(_trgt(334))(_sens(164)(210(_index 259)))
	    		)))
	    		(@INTERNAL#42339_120@ (_int 120 0 42339 (_prcs 2(_ass)(_simple)(_trgt(335))(_sens(162)(208(_index 260)))
	    		)))
	    		(@INTERNAL#0_121@ (_int 121 0 0 0 (_prcs 3 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst gtp_pipe_drp_i 0 42317 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtp_pipe_drp)
	    	(_port
	    		((DRP_CLK) (clk_dclk))
	    		((DRP_RST_N) (\10 \))
	    		((DRP_X16) (\11 \))
	    		((DRP_START) (\12 \))
	    		((DRP_DO) (gt_do(_range 422)))
	    		((DRP_RDY) (gt_rdy(_index 423)))
	    		((DRP_ADDR) (drp_addr(_range 424)))
	    		((DRP_EN) (drp_en(_index 425)))
	    		((DRP_DI) (drp_di(_range 426)))
	    		((DRP_WE) (drp_we(_index 427)))
	    		((DRP_DONE) (drp_done(_index 428)))
	    		((DRP_FSM) (drp_fsm(_range 429)))
	    	)
	    )
	  )
	  (_generate pipe_drp 0 42357 (_vif  (_code 430))
	    (_object
	    	(_sig (_int \13 \ ~wire -1 42379 (_int (_uni)))(_net)(_flags2))
	    	(_sig (_int \14 \ ~wire -1 42382 (_int (_uni)))(_net)(_flags2))
	    	(_sig (_int \15 \ ~wire -1 42383 (_int (_uni)))(_net)(_flags2))
	    	(_sig (_int \16 \ ~wire -1 42384 (_int (_uni)))(_net)(_flags2))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@INTERNAL#42379_122@ (_int 122 0 42379 (_prcs 0(_ass)(_alias ((\13 \)(rst_dclk_reset)))(_simple)(_trgt(336))(_sens(160))
	    		)))
	    		(@INTERNAL#42382_123@ (_int 123 0 42382 (_prcs 1(_ass)(_simple)(_trgt(337))(_sens(163)(209(_index 261)))
	    		)))
	    		(@INTERNAL#42383_124@ (_int 124 0 42383 (_prcs 2(_ass)(_simple)(_trgt(338))(_sens(164)(210(_index 262)))
	    		)))
	    		(@INTERNAL#42384_125@ (_int 125 0 42384 (_prcs 3(_ass)(_simple)(_trgt(339))(_sens(162)(208(_index 263)))
	    		)))
	    		(@INTERNAL#0_126@ (_int 126 0 0 0 (_prcs 4 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst pipe_drp_i 0 42360 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_drp)
	    	(_gen
	    		((PCIE_GT_DEVICE) (PCIE_GT_DEVICE))
	    		((PCIE_USE_MODE) (PCIE_USE_MODE))
	    		((PCIE_PLL_SEL) (PCIE_PLL_SEL))
	    		((PCIE_AUX_CDR_GEN3_EN) (PCIE_AUX_CDR_GEN3_EN))
	    		((PCIE_ASYNC_EN) (PCIE_ASYNC_EN))
	    		((PCIE_TXBUF_EN) (PCIE_TXBUF_EN))
	    		((PCIE_RXBUF_EN) (PCIE_RXBUF_EN))
	    		((PCIE_TXSYNC_MODE) (PCIE_TXSYNC_MODE))
	    		((PCIE_RXSYNC_MODE) (PCIE_RXSYNC_MODE))
	    	)
	    	(_port
	    		((DRP_CLK) (clk_dclk))
	    		((DRP_RST_N) (\13 \))
	    		((DRP_GTXRESET) (rst_gtreset))
	    		((DRP_RATE) (PIPE_RATE))
	    		((DRP_X16X20_MODE) (\14 \))
	    		((DRP_X16) (\15 \))
	    		((DRP_START) (\16 \))
	    		((DRP_DO) (gt_do(_range 431)))
	    		((DRP_RDY) (gt_rdy(_index 432)))
	    		((DRP_ADDR) (drp_addr(_range 433)))
	    		((DRP_EN) (drp_en(_index 434)))
	    		((DRP_DI) (drp_di(_range 435)))
	    		((DRP_WE) (drp_we(_index 436)))
	    		((DRP_DONE) (drp_done(_index 437)))
	    		((DRP_FSM) (drp_fsm(_range 438)))
	    	)
	    )
	  )
	  (_generate pipe_jtag_s 0 42405 (_vif  (_code 439))
	    (_object
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst pipe_jtag_s_i 0 42408 (_ent . pipe_jtag_s)
	    	(_gen
	    		((GC_XSDB_SLAVE_TYPE) (GC_XSDB_SLAVE_TYPE))
	    	)
	    	(_port
	    		((JTAG_SL_I_PORT) (jtag_sl_iport(_range 440)))
	    		((JTAG_SL_O_PORT) (jtag_sl_oport(_range 441)))
	    		((JTAG_SL_DRDY) (gt_rdy(_index 442)))
	    		((JTAG_SL_DO) (gt_do(_range 443)))
	    		((JTAG_SL_DCLK) (_open))
	    		((JTAG_SL_ADDR) (jtag_sl_addr(_range 444)))
	    		((JTAG_SL_DEN) (jtag_sl_den(_index 445)))
	    		((JTAG_SL_DI) (jtag_sl_di(_range 446)))
	    		((JTAG_SL_DWE) (jtag_sl_we(_index 447)))
	    	)
	    	(_delay (_code  448))
	    )
	  )
	  (_generate pipe_jtag_s_disable 0 42439 (_vif  (_code 449))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#42440_127@ (_arch 127 0 42440 (_prcs 0(_ass)(_simple)(_trgt(180(_range 264)))
	    		)))
	    		(@ASSIGN#42441_128@ (_arch 128 0 42441 (_prcs 1(_ass)(_simple)(_trgt(250(_range 265)))
	    		)))
	    		(@ASSIGN#42442_129@ (_arch 129 0 42442 (_prcs 2(_ass)(_simple)(_trgt(251(_index 266)))
	    		)))
	    		(@ASSIGN#42443_130@ (_arch 130 0 42443 (_prcs 3(_ass)(_simple)(_trgt(253(_range 267)))
	    		)))
	    		(@ASSIGN#42444_131@ (_arch 131 0 42444 (_prcs 4(_ass)(_simple)(_trgt(254(_index 268)))
	    		)))
	    		(@INTERNAL#0_132@ (_int 132 0 0 0 (_prcs 5 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate pipe_eq 0 42460 (_vif  (_code 450))
	    (_object
	    	(_sig (_int \17 \ ~wire -1 42474 (_int (_uni)))(_net)(_flags2))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@INTERNAL#42474_133@ (_int 133 0 42474 (_prcs 0(_ass)(_alias ((\17 \)(rst_cpllreset)))(_simple)(_trgt(340))(_sens(157))
	    		)))
	    		(@INTERNAL#0_134@ (_int 134 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst pipe_eq_i 0 42463 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_eq)
	    	(_gen
	    		((PCIE_SIM_MODE) (PCIE_SIM_MODE))
	    		((PCIE_GT_DEVICE) (PCIE_GT_DEVICE))
	    		((PCIE_RXEQ_MODE_GEN3) (PCIE_RXEQ_MODE_GEN3))
	    	)
	    	(_port
	    		((EQ_CLK) (clk_pclk))
	    		((EQ_RST_N) (\17 \))
	    		((EQ_GEN3) (rate_gen3(_index 451)))
	    		((EQ_TXEQ_CONTROL) (PIPE_TXEQ_CONTROL(_range 452)))
	    		((EQ_TXEQ_PRESET) (PIPE_TXEQ_PRESET(_range 453)))
	    		((EQ_TXEQ_PRESET_DEFAULT) (PIPE_TXEQ_PRESET_DEFAULT(_range 454)))
	    		((EQ_TXEQ_DEEMPH_IN) (PIPE_TXEQ_DEEMPH(_range 455)))
	    		((EQ_RXEQ_CONTROL) (PIPE_RXEQ_CONTROL(_range 456)))
	    		((EQ_RXEQ_PRESET) (PIPE_RXEQ_PRESET(_range 457)))
	    		((EQ_RXEQ_LFFS) (PIPE_RXEQ_LFFS(_range 458)))
	    		((EQ_RXEQ_TXPRESET) (PIPE_RXEQ_TXPRESET(_range 459)))
	    		((EQ_RXEQ_USER_EN) (PIPE_RXEQ_USER_EN(_index 460)))
	    		((EQ_RXEQ_USER_TXCOEFF) (PIPE_RXEQ_USER_TXCOEFF(_range 461)))
	    		((EQ_RXEQ_USER_MODE) (PIPE_RXEQ_USER_MODE(_index 462)))
	    		((EQ_TXEQ_DEEMPH) (eq_txeq_deemph(_index 463)))
	    		((EQ_TXEQ_PRECURSOR) (eq_txeq_precursor(_range 464)))
	    		((EQ_TXEQ_MAINCURSOR) (eq_txeq_maincursor(_range 465)))
	    		((EQ_TXEQ_POSTCURSOR) (eq_txeq_postcursor(_range 466)))
	    		((EQ_TXEQ_DEEMPH_OUT) (PIPE_TXEQ_COEFF(_range 467)))
	    		((EQ_TXEQ_DONE) (PIPE_TXEQ_DONE(_index 468)))
	    		((EQ_TXEQ_FSM) (PIPE_TXEQ_FSM(_range 469)))
	    		((EQ_RXEQ_NEW_TXCOEFF) (PIPE_RXEQ_NEW_TXCOEFF(_range 470)))
	    		((EQ_RXEQ_LFFS_SEL) (PIPE_RXEQ_LFFS_SEL(_index 471)))
	    		((EQ_RXEQ_ADAPT_DONE) (eq_rxeq_adapt_done(_index 472)))
	    		((EQ_RXEQ_DONE) (PIPE_RXEQ_DONE(_index 473)))
	    		((EQ_RXEQ_FSM) (PIPE_RXEQ_FSM(_range 474)))
	    	)
	    )
	  )
	  (_generate pipe_eq_disable 0 42512 (_vif  (_code 475))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#42513_135@ (_arch 135 0 42513 (_prcs 0(_ass)(_simple)(_trgt(259(_index 283)))
	    		)))
	    		(@ASSIGN#42514_136@ (_arch 136 0 42514 (_prcs 1(_ass)(_simple)(_trgt(260(_range 284)))
	    		)))
	    		(@ASSIGN#42515_137@ (_arch 137 0 42515 (_prcs 2(_ass)(_simple)(_trgt(261(_range 285)))
	    		)))
	    		(@ASSIGN#42516_138@ (_arch 138 0 42516 (_prcs 3(_ass)(_simple)(_trgt(262(_range 286)))
	    		)))
	    		(@ASSIGN#42517_139@ (_arch 139 0 42517 (_prcs 4(_ass)(_simple)(_trgt(263(_index 287)))
	    		)))
	    		(@ASSIGN#42518_140@ (_arch 140 0 42518 (_prcs 5(_ass)(_simple)(_trgt(33(_range 288)))
	    		)))
	    		(@ASSIGN#42519_141@ (_arch 141 0 42519 (_prcs 6(_ass)(_simple)(_trgt(34(_index 289)))
	    		)))
	    		(@ASSIGN#42520_142@ (_arch 142 0 42520 (_prcs 7(_ass)(_simple)(_trgt(111(_range 290)))
	    		)))
	    		(@ASSIGN#42522_143@ (_arch 143 0 42522 (_prcs 8(_ass)(_simple)(_trgt(35(_range 291)))
	    		)))
	    		(@ASSIGN#42523_144@ (_arch 144 0 42523 (_prcs 9(_ass)(_simple)(_trgt(36(_index 292)))
	    		)))
	    		(@ASSIGN#42524_145@ (_arch 145 0 42524 (_prcs 10(_ass)(_simple)(_trgt(37(_index 293)))
	    		)))
	    		(@ASSIGN#42525_146@ (_arch 146 0 42525 (_prcs 11(_ass)(_simple)(_trgt(38(_index 294)))
	    		)))
	    		(@ASSIGN#42526_147@ (_arch 147 0 42526 (_prcs 12(_ass)(_simple)(_trgt(112(_range 295)))
	    		)))
	    		(@INTERNAL#0_148@ (_int 148 0 0 0 (_prcs 13 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate pipe_quad 0 42532 (_vif  (_code 476))
	    (_generate gt_common_enabled 0 42540 (_vif  (_code 477))
	      (_generate gt_common_int 0 42544 (_vif  (_code 478))
	        (_object
	        	(_sig (_int \18 \ ~wire -1 42568 (_int (_uni)))(_net)(_flags2))
	        	(_subprogram

	        	)
	        	(_prcs
	        		(@INTERNAL#42568_152@ (_int 152 0 42568 (_prcs 0(_ass)(_alias ((\18 \)(rate_gen3)))(_simple)(_trgt(341))(_sens(211))
	        		)))
	        		(@ASSIGN#42579_153@ (_arch 153 0 42579 (_prcs 1(_ass)(_simple)(_trgt(91(_index 298)))
	        		)))
	        		(@ASSIGN#42580_154@ (_arch 154 0 42580 (_prcs 2(_ass)(_simple)(_trgt(92(_index 299)))
	        		)))
	        		(@ASSIGN#42581_155@ (_arch 155 0 42581 (_prcs 3(_ass)(_simple)(_trgt(93(_index 300)))
	        		)))
	        		(@ASSIGN#42582_156@ (_arch 156 0 42582 (_prcs 4(_ass)(_simple)(_trgt(94(_index 301)))
	        		)))
	        		(@ASSIGN#42583_157@ (_arch 157 0 42583 (_prcs 5(_ass)(_simple)(_trgt(95(_index 302)))
	        		)))
	        		(@ASSIGN#42584_158@ (_arch 158 0 42584 (_prcs 6(_ass)(_simple)(_trgt(96(_index 303)))
	        		)))
	        		(@ASSIGN#42585_159@ (_arch 159 0 42585 (_prcs 7(_ass)(_simple)(_trgt(97(_index 304)))
	        		)))
	        		(@ASSIGN#42586_160@ (_arch 160 0 42586 (_prcs 8(_ass)(_simple)(_trgt(68(_index 305)))(_sens(274(_index 305)))
	        		)))
	        		(@ASSIGN#42587_161@ (_arch 161 0 42587 (_prcs 9(_ass)(_simple)(_trgt(70(_index 306)))(_sens(273(_index 306)))
	        		)))
	        		(@ASSIGN#42588_162@ (_arch 162 0 42588 (_prcs 10(_ass)(_simple)(_trgt(69(_index 307)))(_sens(272(_index 307)))
	        		)))
	        		(@INTERNAL#0_163@ (_int 163 0 0 0 (_prcs 11 (_virtual))))
	        	)
	        )
	
	
	        (_defparam
	        )

	        	(_scope
	        	)
	        	        (_inst gt_common_i 0 42547 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_gt_common)
	        	(_gen
	        		((PCIE_SIM_MODE) (PCIE_SIM_MODE))
	        		((PCIE_GT_DEVICE) (PCIE_GT_DEVICE))
	        		((PCIE_USE_MODE) (PCIE_USE_MODE))
	        		((PCIE_PLL_SEL) (PCIE_PLL_SEL))
	        		((PCIE_REFCLK_FREQ) (PCIE_REFCLK_FREQ))
	        	)
	        	(_port
	        		((CPLLPDREFCLK) (gt_cpllpdrefclk))
	        		((PIPE_CLK) (PIPE_CLK))
	        		((QPLL_QPLLPD) (qpllpd(_index 479)))
	        		((QPLL_QPLLRESET) (qpllreset(_index 480)))
	        		((QPLL_DRP_CLK) (clk_dclk))
	        		((QPLL_DRP_RST_N) (rst_dclk_reset))
	        		((QPLL_DRP_OVRD) (qrst_ovrd))
	        		((QPLL_DRP_GEN3) (\18 \))
	        		((QPLL_DRP_START) (qrst_drp_start))
	        		((QPLL_DRP_CRSCODE) (qdrp_crscode(_range 481)))
	        		((QPLL_DRP_FSM) (qdrp_fsm(_range 482)))
	        		((QPLL_DRP_DONE) (qdrp_done(_index 483)))
	        		((QPLL_DRP_RESET) (qdrp_qpllreset(_index 484)))
	        		((QPLL_QPLLOUTCLK) (qpll_qplloutclk(_index 485)))
	        		((QPLL_QPLLOUTREFCLK) (qpll_qplloutrefclk(_index 486)))
	        		((QPLL_QPLLLOCK) (qpll_qplllock(_index 487)))
	        	)
	        	(_delay (_code  488)(_code  489))
	        )
	      )
	      (_generate gt_common_ext 0 42591 (_vif  (_code 490))
	        (_object
	        	(_subprogram

	        	)
	        	(_prcs
	        		(@ASSIGN#42592_164@ (_arch 164 0 42592 (_prcs 0(_ass)(_simple)(_trgt(268(_index 308)))(_sens(86(_index 308)))
	        		)))
	        		(@ASSIGN#42593_165@ (_arch 165 0 42593 (_prcs 1(_ass)(_simple)(_trgt(269(_index 309)))(_sens(87(_index 309)))
	        		)))
	        		(@ASSIGN#42594_166@ (_arch 166 0 42594 (_prcs 2(_ass)(_simple)(_trgt(270(_range 310)))(_sens(84(_range 311)))
	        		)))
	        		(@ASSIGN#42595_167@ (_arch 167 0 42595 (_prcs 3(_ass)(_simple)(_trgt(271(_range 312)))(_sens(85(_range 313)))
	        		)))
	        		(@ASSIGN#42596_168@ (_arch 168 0 42596 (_prcs 4(_ass)(_simple)(_trgt(272(_index 314)))(_sens(89(_index 314)))
	        		)))
	        		(@ASSIGN#42597_169@ (_arch 169 0 42597 (_prcs 5(_ass)(_simple)(_trgt(273(_index 315)))(_sens(90(_index 315)))
	        		)))
	        		(@ASSIGN#42598_170@ (_arch 170 0 42598 (_prcs 6(_ass)(_simple)(_trgt(274(_index 316)))(_sens(88(_index 316)))
	        		)))
	        		(@ASSIGN#42599_171@ (_arch 171 0 42599 (_prcs 7(_ass)(_simple)(_trgt(91(_index 317)))(_sens(172(_index 317)))
	        		)))
	        		(@ASSIGN#42600_172@ (_arch 172 0 42600 (_prcs 8(_ass)(_simple)(_trgt(92(_index 318)))(_sens(171(_index 318)))
	        		)))
	        		(@ASSIGN#42601_173@ (_arch 173 0 42601 (_prcs 9(_ass)(_simple)(_trgt(93(_index 319)))(_sens(154))
	        		)))
	        		(@ASSIGN#42602_174@ (_arch 174 0 42602 (_prcs 10(_ass)(_simple)(_trgt(94(_index 320)))(_sens(160))
	        		)))
	        		(@ASSIGN#42603_175@ (_arch 175 0 42603 (_prcs 11(_ass)(_simple)(_trgt(95(_index 321)))(_sens(173))
	        		)))
	        		(@ASSIGN#42604_176@ (_arch 176 0 42604 (_prcs 12(_ass)(_simple)(_trgt(96(_index 322)))(_sens(211))
	        		)))
	        		(@ASSIGN#42605_177@ (_arch 177 0 42605 (_prcs 13(_ass)(_simple)(_trgt(97(_index 323)))(_sens(174))
	        		)))
	        		(@ASSIGN#42606_178@ (_arch 178 0 42606 (_prcs 14(_ass)(_simple)(_trgt(68(_index 324)))
	        		)))
	        		(@ASSIGN#42607_179@ (_arch 179 0 42607 (_prcs 15(_ass)(_simple)(_trgt(69(_index 325)))
	        		)))
	        		(@ASSIGN#42608_180@ (_arch 180 0 42608 (_prcs 16(_ass)(_simple)(_trgt(70(_index 326)))
	        		)))
	        		(@INTERNAL#0_181@ (_int 181 0 0 0 (_prcs 17 (_virtual))))
	        	)
	        )
	
	
	        (_defparam
	        )
	      )
	      (_object
	      	(_subprogram

	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	    )
	    (_generate gt_common_disabled 0 42614 (_vif  (_code 491))
	      (_object
	      	(_subprogram

	      	)
	      	(_prcs
	      		(@ASSIGN#42615_182@ (_arch 182 0 42615 (_prcs 0(_ass)(_simple)(_trgt(268(_index 327)))
	      		)))
	      		(@ASSIGN#42616_183@ (_arch 183 0 42616 (_prcs 1(_ass)(_simple)(_trgt(270(_range 328)))
	      		)))
	      		(@ASSIGN#42617_184@ (_arch 184 0 42617 (_prcs 2(_ass)(_simple)(_trgt(271(_range 329)))
	      		)))
	      		(@ASSIGN#42618_185@ (_arch 185 0 42618 (_prcs 3(_ass)(_simple)(_trgt(272(_index 330)))
	      		)))
	      		(@ASSIGN#42619_186@ (_arch 186 0 42619 (_prcs 4(_ass)(_simple)(_trgt(273(_index 331)))
	      		)))
	      		(@ASSIGN#42620_187@ (_arch 187 0 42620 (_prcs 5(_ass)(_simple)(_trgt(274(_index 332)))
	      		)))
	      		(@ASSIGN#42621_188@ (_arch 188 0 42621 (_prcs 6(_ass)(_simple)(_trgt(91(_index 333)))
	      		)))
	      		(@ASSIGN#42622_189@ (_arch 189 0 42622 (_prcs 7(_ass)(_simple)(_trgt(92(_index 334)))
	      		)))
	      		(@ASSIGN#42623_190@ (_arch 190 0 42623 (_prcs 8(_ass)(_simple)(_trgt(93(_index 335)))
	      		)))
	      		(@ASSIGN#42624_191@ (_arch 191 0 42624 (_prcs 9(_ass)(_simple)(_trgt(94(_index 336)))
	      		)))
	      		(@ASSIGN#42625_192@ (_arch 192 0 42625 (_prcs 10(_ass)(_simple)(_trgt(95(_index 337)))
	      		)))
	      		(@ASSIGN#42626_193@ (_arch 193 0 42626 (_prcs 11(_ass)(_simple)(_trgt(96(_index 338)))
	      		)))
	      		(@ASSIGN#42627_194@ (_arch 194 0 42627 (_prcs 12(_ass)(_simple)(_trgt(97(_index 339)))
	      		)))
	      		(@ASSIGN#42628_195@ (_arch 195 0 42628 (_prcs 13(_ass)(_simple)(_trgt(68(_index 340)))
	      		)))
	      		(@ASSIGN#42629_196@ (_arch 196 0 42629 (_prcs 14(_ass)(_simple)(_trgt(69(_index 341)))
	      		)))
	      		(@ASSIGN#42630_197@ (_arch 197 0 42630 (_prcs 15(_ass)(_simple)(_trgt(70(_index 342)))
	      		)))
	      		(@INTERNAL#0_198@ (_int 198 0 0 0 (_prcs 16 (_virtual))))
	      	)
	      )
	
	
	      (_defparam
	      )
	    )
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#42535_149@ (_arch 149 0 42535 (_prcs 0(_ass)(_simple)(_trgt(172(_index 296)))(_sens(170)(176))
	    		)))
	    		(@ASSIGN#42536_150@ (_arch 150 0 42536 (_prcs 1(_ass)(_simple)(_trgt(171(_index 297)))(_sens(169)(175)(269(_index 297)))
	    		)))
	    		(@INTERNAL#0_151@ (_int 151 0 0 0 (_prcs 2 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	  )
	  (_generate channel_bonding_ms_disable 0 42852 (_vif  (_code 492))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#42853_199@ (_arch 199 0 42853 (_prcs 0(_ass)(_simple)(_trgt(311(_index 346)))
	    		)))
	    		(@ASSIGN#42854_200@ (_arch 200 0 42854 (_prcs 1(_ass)(_simple)(_trgt(312(_index 347)))
	    		)))
	    		(@ASSIGN#42855_201@ (_arch 201 0 42855 (_prcs 2(_ass)(_simple)(_trgt(313(_index 348)))
	    		)))
	    		(@INTERNAL#0_202@ (_int 202 0 0 0 (_prcs 3 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate channel_bonding_ms_enable 0 42858 (_vif  (_code 493))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#42859_203@ (_arch 203 0 42859 (_prcs 0(_ass)(_simple)(_trgt(311(_index 349)))(_sens(211(_index 349)))
	    		)))
	    		(@ASSIGN#42860_204@ (_arch 204 0 42860 (_prcs 1(_ass)(_simple)(_trgt(312(_index 350)))(_sens(211(_index 350)))
	    		)))
	    		(@ASSIGN#42861_205@ (_arch 205 0 42861 (_prcs 2(_ass)(_simple)(_trgt(313(_index 351)))(_sens(211(_index 351)))
	    		)))
	    		(@INTERNAL#0_206@ (_int 206 0 0 0 (_prcs 3 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate channel_bonding_in_disable 0 42866 (_vif  (_code 494))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#42867_207@ (_arch 207 0 42867 (_prcs 0(_ass)(_simple)(_trgt(308(_index 352)))
	    		)))
	    		(@ASSIGN#42868_208@ (_arch 208 0 42868 (_prcs 1(_ass)(_simple)(_trgt(309(_range 353)))
	    		)))
	    		(@INTERNAL#0_209@ (_int 209 0 0 0 (_prcs 2 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate channel_bonding_in_enable 0 42871 (_vif  (_code 495))
	    (_generate channel_bonding_a 0 42876 (_vif  (_code 496))
	      (_generate genblk1 0 42882 (_vif  (_code 497))
	        (_object
	        	(_subprogram

	        	)
	        	(_prcs
	        		(@ASSIGN#42883_210@ (_arch 210 0 42883 (_prcs 0(_ass)(_simple)(_trgt(308(0)))(_sens(310(0)))
	        		)))
	        		(@ASSIGN#42887_211@ (_arch 211 0 42887 (_prcs 1(_ass)(_simple)(_trgt(309(d_2_0)))
	        		)))
	        		(@INTERNAL#0_212@ (_int 212 0 0 0 (_prcs 2 (_virtual))))
	        	)
	        )
	
	
	        (_defparam
	        )
	      )
	      (_generate \*5addcondBlock \ 0 42891 (_vif  (_code 498) (_addcondblock))
	        (_block genblk1 0 42891
	          (_object
	            (_subprogram

	            )
	            (_prcs
	            	(@ASSIGN#42892_213@ (_arch 213 0 42892 (_prcs 0(_ass)(_simple)(_trgt(308(1)))(_sens(310(1)))
	            	)))
	            	(@ASSIGN#42895_214@ (_arch 214 0 42895 (_prcs 1(_ass)(_simple)(_trgt(309(d_5_3)))
	            	)))
	            	(@INTERNAL#0_215@ (_int 215 0 0 0 (_prcs 2 (_virtual))))
	            )
	          )
	
	
	          (_defparam
	          )
	        )
	        (_object
	        	(_subprogram

	        	)
	        )
	
	
	        (_defparam
	        )

	        	(_scope
	        	)
	        	      )
	      (_generate \*8addcondBlock \ 0 42899 (_vif  (_code 499) (_addcondblock))
	        (_block genblk1 0 42899
	          (_object
	            (_subprogram

	            )
	            (_prcs
	            	(@ASSIGN#42900_216@ (_arch 216 0 42900 (_prcs 0(_ass)(_simple)(_trgt(308(2)))(_sens(310(1)))
	            	)))
	            	(@ASSIGN#42903_217@ (_arch 217 0 42903 (_prcs 1(_ass)(_simple)(_trgt(309(d_8_6)))
	            	)))
	            	(@INTERNAL#0_218@ (_int 218 0 0 0 (_prcs 2 (_virtual))))
	            )
	          )
	
	
	          (_defparam
	          )
	        )
	        (_object
	        	(_subprogram

	        	)
	        )
	
	
	        (_defparam
	        )

	        	(_scope
	        	)
	        	      )
	      (_generate \*11addcondBlock \ 0 42907 (_vif  (_code 500) (_addcondblock))
	        (_block genblk1 0 42907
	          (_object
	            (_subprogram

	            )
	            (_prcs
	            	(@ASSIGN#42908_219@ (_arch 219 0 42908 (_prcs 0(_ass)(_simple)(_trgt(308(3)))(_sens(310(3)))
	            	)))
	            	(@ASSIGN#42910_220@ (_arch 220 0 42910 (_prcs 1(_ass)(_simple)(_trgt(309(d_11_9)))
	            	)))
	            	(@INTERNAL#0_221@ (_int 221 0 0 0 (_prcs 2 (_virtual))))
	            )
	          )
	
	
	          (_defparam
	          )
	        )
	        (_object
	        	(_subprogram

	        	)
	        )
	
	
	        (_defparam
	        )

	        	(_scope
	        	)
	        	      )
	      (_generate \*14addcondBlock \ 0 42914 (_vif  (_code 501) (_addcondblock))
	        (_block genblk1 0 42914
	          (_object
	            (_subprogram

	            )
	            (_prcs
	            	(@ASSIGN#42915_222@ (_arch 222 0 42915 (_prcs 0(_ass)(_simple)(_trgt(308(4)))(_sens(310(3)))
	            	)))
	            	(@ASSIGN#42917_223@ (_arch 223 0 42917 (_prcs 1(_ass)(_simple)(_trgt(309(d_14_12)))
	            	)))
	            	(@INTERNAL#0_224@ (_int 224 0 0 0 (_prcs 2 (_virtual))))
	            )
	          )
	
	
	          (_defparam
	          )
	        )
	        (_object
	        	(_subprogram

	        	)
	        )
	
	
	        (_defparam
	        )

	        	(_scope
	        	)
	        	      )
	      (_generate \*17addcondBlock \ 0 42921 (_vif  (_code 502) (_addcondblock))
	        (_block genblk1 0 42921
	          (_object
	            (_subprogram

	            )
	            (_prcs
	            	(@ASSIGN#42922_225@ (_arch 225 0 42922 (_prcs 0(_ass)(_simple)(_trgt(308(5)))(_sens(310(5)))
	            	)))
	            	(@ASSIGN#42923_226@ (_arch 226 0 42923 (_prcs 1(_ass)(_simple)(_trgt(309(d_17_15)))
	            	)))
	            	(@INTERNAL#0_227@ (_int 227 0 0 0 (_prcs 2 (_virtual))))
	            )
	          )
	
	
	          (_defparam
	          )
	        )
	        (_object
	        	(_subprogram

	        	)
	        )
	
	
	        (_defparam
	        )

	        	(_scope
	        	)
	        	      )
	      (_generate \*20addcondBlock \ 0 42927 (_vif  (_code 503) (_addcondblock))
	        (_block genblk1 0 42927
	          (_object
	            (_subprogram

	            )
	            (_prcs
	            	(@ASSIGN#42928_228@ (_arch 228 0 42928 (_prcs 0(_ass)(_simple)(_trgt(308(6)))(_sens(310(5)))
	            	)))
	            	(@ASSIGN#42929_229@ (_arch 229 0 42929 (_prcs 1(_ass)(_simple)(_trgt(309(d_20_18)))
	            	)))
	            	(@INTERNAL#0_230@ (_int 230 0 0 0 (_prcs 2 (_virtual))))
	            )
	          )
	
	
	          (_defparam
	          )
	        )
	        (_object
	        	(_subprogram

	        	)
	        )
	
	
	        (_defparam
	        )

	        	(_scope
	        	)
	        	      )
	      (_generate \*23addcondBlock \ 0 42933 (_vif  (_code 504) (_addcondblock))
	        (_block genblk1 0 42933
	          (_object
	            (_subprogram

	            )
	            (_prcs
	            	(@ASSIGN#42934_231@ (_arch 231 0 42934 (_prcs 0(_ass)(_simple)(_trgt(308(7)))(_sens(310(7)))
	            	)))
	            	(@ASSIGN#42935_232@ (_arch 232 0 42935 (_prcs 1(_ass)(_simple)(_trgt(309(d_23_21)))
	            	)))
	            	(@INTERNAL#0_233@ (_int 233 0 0 0 (_prcs 2 (_virtual))))
	            )
	          )
	
	
	          (_defparam
	          )
	        )
	        (_object
	        	(_subprogram

	        	)
	        )
	
	
	        (_defparam
	        )

	        	(_scope
	        	)
	        	      )
	      (_generate \*26addcondBlock \ 0 42939 (_vif  (_code 505) (_addcondblock))
	        (_block genblk1 0 42939
	          (_object
	            (_subprogram

	            )
	            (_prcs
	            	(@ASSIGN#42940_234@ (_arch 234 0 42940 (_prcs 0(_ass)(_simple)(_trgt(308(_index 354)))(_sens(310(7)))
	            	)))
	            	(@ASSIGN#42941_235@ (_arch 235 0 42941 (_prcs 1(_ass)(_simple)(_trgt(309(_range 355)))
	            	)))
	            	(@INTERNAL#0_236@ (_int 236 0 0 0 (_prcs 2 (_virtual))))
	            )
	          )
	
	
	          (_defparam
	          )
	        )
	        (_object
	        	(_subprogram

	        	)
	        )
	
	
	        (_defparam
	        )

	        	(_scope
	        	)
	        	      )
	      (_object
	      	(_subprogram

	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	    )
	    (_generate channel_bonding_b 0 42951 (_vif  (_code 506))
	      (_object
	      	(_subprogram

	      	)
	      	(_prcs
	      		(@ASSIGN#42952_237@ (_arch 237 0 42952 (_prcs 0(_ass)(_simple)(_trgt(308(_index 356)))(_sens(310(_index 356))(310(0))(310(1)))
	      		)))
	      		(@ASSIGN#42953_238@ (_arch 238 0 42953 (_prcs 1(_ass)(_simple)(_trgt(309(_range 357)))
	      		)))
	      		(@INTERNAL#0_239@ (_int 239 0 0 0 (_prcs 2 (_virtual))))
	      	)
	      )
	
	
	      (_defparam
	      )
	    )
	    (_object
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	  )
	  (_object
	  	(_type (_int ~vector~0 0 41698 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	  	(_gen (_int i ~vector~0 0 41698  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	  	(_sig (_int \2 \ ~wire -1 42050 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \3 \ ~wire -1 42051 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \6 \ ~wire -1 42259 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \7 \ ~wire -1 42260 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \8 \ ~wire -1 42268 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \9 \ ~wire -1 42269 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \19 \ ~wire -1 42678 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \20 \ ~wire -1 42680 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \21 \ ~wire -1 42701 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \22 \ ~wire -1 42702 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \23 \ ~wire -1 42678 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \24 \ ~wire -1 42678 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_virtual \26 \ 0 42829 (_uni ((310(_index 507))))))
	  	(_sig (_virtual \25 \ 0 42825 (_uni ((308(_index 508))))))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#42050,42259_81@ (_arch 81 0 42050 (_prcs 0(_ass)(_alias ((\2 \)(rst_cpllreset)(\6 \)(rst_cpllreset)))(_simple)(_trgt(317)(319))(_sens(157))
	  		)))
	  		(@INTERNAL#42051_82@ (_int 82 0 42051 (_prcs 1(_ass)(_alias ((\3 \)(rst_rxusrclk_reset)))(_simple)(_trgt(318))(_sens(159))
	  		)))
	  		(@ASSIGN#42260,42678,42678,42678_83@ (_arch 83 0 42260 (_prcs 3(_ass)(_simple)(_trgt(320)(323)(327)(328))
	  		)))
	  		(@INTERNAL#42268_84@ (_int 84 0 42268 (_prcs 4(_ass)(_simple)(_trgt(321))(_sens(214(_index 240))(166))
	  		)))
	  		(@INTERNAL#42269_85@ (_int 85 0 42269 (_prcs 5(_ass)(_alias ((\9 \)(gt_txphinitdone)(user_active_lane)))(_simple)(_trgt(322))(_sens(295)(195))
	  		)))
	  		(@INTERNAL#42680_86@ (_int 86 0 42680 (_prcs 7(_ass)(_alias ((\20 \)(user_rx_converge)))(_simple)(_trgt(324))(_sens(198))
	  		)))
	  		(@INTERNAL#42701_87@ (_int 87 0 42701 (_prcs 8(_ass)(_simple)(_trgt(325))(_sens(158)(200(_index 241)))
	  		)))
	  		(@INTERNAL#42702_88@ (_int 88 0 42702 (_prcs 9(_ass)(_simple)(_trgt(326))(_sens(157)(202(_index 242)))
	  		)))
	  		(@ASSIGN#42305_89@ (_arch 89 0 42305 (_prcs 12(_ass)(_simple)(_trgt(238(_index 254)))(_sens(296(_index 254))(296))
	  		)))
	  		(@ASSIGN#42306_90@ (_arch 90 0 42306 (_prcs 13(_ass)(_simple)(_trgt(239(_index 255)))(_sens(297(_index 255))(297)(195))
	  		)))
	  		(@ASSIGN#42307_91@ (_arch 91 0 42307 (_prcs 14(_ass)(_simple)(_trgt(240(_index 256)))(_sens(298(_index 256))(298))
	  		)))
	  		(@ASSIGN#42308_92@ (_arch 92 0 42308 (_prcs 15(_ass)(_simple)(_trgt(241(_index 257)))(_sens(299(_range 258)))
	  		)))
	  		(@ASSIGN#42448_93@ (_arch 93 0 42448 (_prcs 16(_ass)(_simple)(_trgt(125(_index 269)))(_sens(249(_range 270)))
	  		)))
	  		(@ASSIGN#42449_94@ (_arch 94 0 42449 (_prcs 17(_ass)(_simple)(_trgt(252(_index 271)))(_sens(250(_range 272))(251(_index 271)))
	  		)))
	  		(@ASSIGN#42452_95@ (_arch 95 0 42452 (_prcs 18(_ass)(_simple)(_trgt(256(_index 273)))(_sens(125(_index 273))(119(_index 273))(245(_index 273)))
	  		)))
	  		(@ASSIGN#42453_96@ (_arch 96 0 42453 (_prcs 19(_ass)(_simple)(_trgt(257(_range 274)))(_sens(125(_index 275))(120(_range 276))(246(_range 277)))
	  		)))
	  		(@ASSIGN#42454_97@ (_arch 97 0 42454 (_prcs 20(_ass)(_simple)(_trgt(255(_range 278)))(_sens(125(_index 279))(118(_range 280))(244(_range 281)))
	  		)))
	  		(@ASSIGN#42455_98@ (_arch 98 0 42455 (_prcs 21(_ass)(_simple)(_trgt(258(_index 282)))(_sens(125(_index 282))(121(_index 282))(247(_index 282)))
	  		)))
	  		(@ASSIGN#42635_99@ (_arch 99 0 42635 (_prcs 22(_ass)(_simple)(_trgt(181(_index 343)))(_sens(185(_index 343))(204(_index 343)))
	  		)))
	  		(@ASSIGN#42636_100@ (_arch 100 0 42636 (_prcs 23(_ass)(_simple)(_trgt(182(_index 344)))(_sens(186(_index 344))(205(_index 344)))
	  		)))
	  		(@ASSIGN#42848_101@ (_arch 101 0 42848 (_prcs 24(_ass)(_simple)(_trgt(314(_index 345)))(_sens(183(_index 345))(155))
	  		)))
	  		(@INTERNAL#0_102@ (_int 102 0 0 0 (_prcs 25 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst pipe_user_i 0 42036 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_user)
	  	(_gen
	  		((PCIE_USE_MODE) (PCIE_USE_MODE))
	  		((PCIE_OOBCLK_MODE) (PCIE_OOBCLK_MODE))
	  	)
	  	(_port
	  		((USER_TXUSRCLK) (clk_pclk))
	  		((USER_RXUSRCLK) (clk_rxusrclk))
	  		((USER_OOBCLK_IN) (clk_oobclk))
	  		((USER_RST_N) (\2 \))
	  		((USER_RXUSRCLK_RST_N) (\3 \))
	  		((USER_PCLK_SEL) (rate_pclk_sel(_index 509)))
	  		((USER_RESETOVRD_START) (rate_resetovrd_start(_index 510)))
	  		((USER_TXRESETDONE) (gt_txresetdone(_index 511)))
	  		((USER_RXRESETDONE) (gt_rxresetdone(_index 512)))
	  		((USER_TXELECIDLE) (PIPE_TXELECIDLE(_index 513)))
	  		((USER_TXCOMPLIANCE) (PIPE_TXCOMPLIANCE(_index 514)))
	  		((USER_RXCDRLOCK_IN) (gt_rxcdrlock(_index 515)))
	  		((USER_RXVALID_IN) (gt_rxvalid(_index 516)))
	  		((USER_RXSTATUS_IN) (gt_rxstatus(_index 517)))
	  		((USER_PHYSTATUS_IN) (gt_phystatus(_index 518)))
	  		((USER_RATE_DONE) (rate_done(_index 519)))
	  		((USER_RST_IDLE) (rst_idle))
	  		((USER_RATE_RXSYNC) (rate_rxsync(_index 520)))
	  		((USER_RATE_IDLE) (rate_idle(_index 521)))
	  		((USER_RATE_GEN3) (rate_gen3(_index 522)))
	  		((USER_RXEQ_ADAPT_DONE) (eq_rxeq_adapt_done(_index 523)))
	  		((USER_OOBCLK) (user_oobclk(_index 524)))
	  		((USER_RESETOVRD) (user_resetovrd(_index 525)))
	  		((USER_TXPMARESET) (user_txpmareset(_index 526)))
	  		((USER_RXPMARESET) (user_rxpmareset(_index 527)))
	  		((USER_RXCDRRESET) (user_rxcdrreset(_index 528)))
	  		((USER_RXCDRFREQRESET) (user_rxcdrfreqreset(_index 529)))
	  		((USER_RXDFELPMRESET) (user_rxdfelpmreset(_index 530)))
	  		((USER_EYESCANRESET) (user_eyescanreset(_index 531)))
	  		((USER_TXPCSRESET) (user_txpcsreset(_index 532)))
	  		((USER_RXPCSRESET) (user_rxpcsreset(_index 533)))
	  		((USER_RXBUFRESET) (user_rxbufreset(_index 534)))
	  		((USER_RESETOVRD_DONE) (user_resetovrd_done(_index 535)))
	  		((USER_RESETDONE) (user_resetdone(_index 536)))
	  		((USER_ACTIVE_LANE) (user_active_lane(_index 537)))
	  		((USER_RXCDRLOCK_OUT) (user_rxcdrlock(_index 538)))
	  		((USER_RXVALID_OUT) (PIPE_RXVALID(_index 539)))
	  		((USER_PHYSTATUS_OUT) (PIPE_PHYSTATUS(_index 540)))
	  		((USER_PHYSTATUS_RST) (PIPE_PHYSTATUS_RST(_index 541)))
	  		((USER_GEN3_RDY) (PIPE_GEN3_RDY(_index 542)))
	  		((USER_RX_CONVERGE) (user_rx_converge(_index 543)))
	  	)
	  )
	  (_inst pipe_sync_i 0 42242 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_sync)
	  	(_gen
	  		((PCIE_GT_DEVICE) (PCIE_GT_DEVICE))
	  		((PCIE_TXBUF_EN) (PCIE_TXBUF_EN))
	  		((PCIE_RXBUF_EN) (PCIE_RXBUF_EN))
	  		((PCIE_TXSYNC_MODE) (PCIE_TXSYNC_MODE))
	  		((PCIE_RXSYNC_MODE) (PCIE_RXSYNC_MODE))
	  		((PCIE_LANE) (PCIE_LANE))
	  		((PCIE_LINK_SPEED) (PCIE_LINK_SPEED))
	  	)
	  	(_port
	  		((SYNC_CLK) (clk_pclk))
	  		((SYNC_RST_N) (\6 \))
	  		((SYNC_SLAVE) (\7 \))
	  		((SYNC_GEN3) (rate_gen3(_index 522)))
	  		((SYNC_RATE_IDLE) (rate_idle(_index 521)))
	  		((SYNC_MMCM_LOCK) (clk_mmcm_lock))
	  		((SYNC_RXELECIDLE) (gt_rxelecidle(_index 544)))
	  		((SYNC_RXCDRLOCK) (user_rxcdrlock(_index 538)))
	  		((SYNC_ACTIVE_LANE) (user_active_lane(_index 537)))
	  		((SYNC_TXSYNC_START) (\8 \))
	  		((SYNC_TXPHINITDONE) (\9 \))
	  		((SYNC_TXDLYSRESETDONE) (txdlysresetdone(_index 545)))
	  		((SYNC_TXPHALIGNDONE) (txphaligndone(_index 546)))
	  		((SYNC_TXSYNCDONE) (gt_txsyncdone(_index 547)))
	  		((SYNC_RXSYNC_START) (rate_rxsync_start(_index 548)))
	  		((SYNC_RXDLYSRESETDONE) (rxdlysresetdone(_index 549)))
	  		((SYNC_RXPHALIGNDONE_M) (gt_rxphaligndone(0)))
	  		((SYNC_RXPHALIGNDONE_S) (rxphaligndone_s(_index 550)))
	  		((SYNC_RXSYNC_DONEM_IN) (sync_rxsync_donem(0)))
	  		((SYNC_RXSYNCDONE) (gt_rxsyncdone(_index 551)))
	  		((SYNC_TXPHDLYRESET) (sync_txphdlyreset(_index 552)))
	  		((SYNC_TXPHALIGN) (sync_txphalign(_index 553)))
	  		((SYNC_TXPHALIGNEN) (sync_txphalignen(_index 554)))
	  		((SYNC_TXPHINIT) (sync_txphinit(_index 555)))
	  		((SYNC_TXDLYBYPASS) (sync_txdlybypass(_index 556)))
	  		((SYNC_TXDLYSRESET) (sync_txdlysreset(_index 557)))
	  		((SYNC_TXDLYEN) (sync_txdlyen(_index 558)))
	  		((SYNC_TXSYNC_DONE) (sync_txsync_done(_index 559)))
	  		((SYNC_FSM_TX) (sync_fsm_tx(_range 560)))
	  		((SYNC_RXPHALIGN) (sync_rxphalign(_index 561)))
	  		((SYNC_RXPHALIGNEN) (sync_rxphalignen(_index 562)))
	  		((SYNC_RXDLYBYPASS) (sync_rxdlybypass(_index 563)))
	  		((SYNC_RXDLYSRESET) (sync_rxdlysreset(_index 564)))
	  		((SYNC_RXDLYEN) (sync_rxdlyen(_index 565)))
	  		((SYNC_RXDDIEN) (sync_rxddien(_index 566)))
	  		((SYNC_RXSYNC_DONEM_OUT) (sync_rxsync_donem(_index 567)))
	  		((SYNC_RXSYNC_DONE) (sync_rxsync_done(_index 568)))
	  		((SYNC_FSM_RX) (sync_fsm_rx(_range 569)))
	  	)
	  )
	  (_inst gt_wrapper_i 0 42640 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_gt_wrapper)
	  	(_gen
	  		((PCIE_SIM_MODE) (PCIE_SIM_MODE))
	  		((PCIE_SIM_SPEEDUP) (PCIE_SIM_SPEEDUP))
	  		((PCIE_SIM_TX_EIDLE_DRIVE_LEVEL) (PCIE_SIM_TX_EIDLE_DRIVE_LEVEL))
	  		((PCIE_GT_DEVICE) (PCIE_GT_DEVICE))
	  		((PCIE_USE_MODE) (PCIE_USE_MODE))
	  		((PCIE_PLL_SEL) (PCIE_PLL_SEL))
	  		((PCIE_LPM_DFE) (PCIE_LPM_DFE))
	  		((PCIE_LPM_DFE_GEN3) (PCIE_LPM_DFE_GEN3))
	  		((PCIE_ASYNC_EN) (PCIE_ASYNC_EN))
	  		((PCIE_TXBUF_EN) (PCIE_TXBUF_EN))
	  		((PCIE_TXSYNC_MODE) (PCIE_TXSYNC_MODE))
	  		((PCIE_RXSYNC_MODE) (PCIE_RXSYNC_MODE))
	  		((PCIE_CHAN_BOND) (PCIE_CHAN_BOND))
	  		((PCIE_CHAN_BOND_EN) (PCIE_CHAN_BOND_EN))
	  		((PCIE_LANE) (PCIE_LANE))
	  		((PCIE_REFCLK_FREQ) (PCIE_REFCLK_FREQ))
	  		((PCIE_TX_EIDLE_ASSERT_DELAY) (PCIE_TX_EIDLE_ASSERT_DELAY))
	  		((PCIE_OOBCLK_MODE) (PCIE_OOBCLK_MODE))
	  		((TX_MARGIN_FULL_0) (TX_MARGIN_FULL_0))
	  		((TX_MARGIN_FULL_1) (TX_MARGIN_FULL_1))
	  		((TX_MARGIN_FULL_2) (TX_MARGIN_FULL_2))
	  		((TX_MARGIN_FULL_3) (TX_MARGIN_FULL_3))
	  		((TX_MARGIN_FULL_4) (TX_MARGIN_FULL_4))
	  		((TX_MARGIN_LOW_0) (TX_MARGIN_LOW_0))
	  		((TX_MARGIN_LOW_1) (TX_MARGIN_LOW_1))
	  		((TX_MARGIN_LOW_2) (TX_MARGIN_LOW_2))
	  		((TX_MARGIN_LOW_3) (TX_MARGIN_LOW_3))
	  		((TX_MARGIN_LOW_4) (TX_MARGIN_LOW_4))
	  		((PCIE_DEBUG_MODE) (PCIE_DEBUG_MODE))
	  	)
	  	(_port
	  		((GT_MASTER) (\19 \))
	  		((GT_GEN3) (rate_gen3(_index 522)))
	  		((GT_RX_CONVERGE) (\20 \))
	  		((GT_GTREFCLK0) (PIPE_CLK))
	  		((GT_QPLLCLK) (qpll_qplloutclk(_index 570)))
	  		((GT_QPLLREFCLK) (qpll_qplloutrefclk(_index 571)))
	  		((GT_TXUSRCLK) (clk_pclk))
	  		((GT_RXUSRCLK) (clk_rxusrclk))
	  		((GT_TXUSRCLK2) (clk_pclk))
	  		((GT_RXUSRCLK2) (clk_rxusrclk))
	  		((GT_OOBCLK) (oobclk(_index 572)))
	  		((GT_TXSYSCLKSEL) (rate_sysclksel(_range 573)))
	  		((GT_RXSYSCLKSEL) (rate_sysclksel(_range 573)))
	  		((GT_CPLLPDREFCLK) (gt_cpllpdrefclk))
	  		((GT_TXOUTCLK) (gt_txoutclk(_index 574)))
	  		((GT_RXOUTCLK) (gt_rxoutclk(_index 575)))
	  		((GT_CPLLLOCK) (gt_cplllock(_index 576)))
	  		((GT_RXCDRLOCK) (gt_rxcdrlock(_index 515)))
	  		((GT_CPLLPD) (\21 \))
	  		((GT_CPLLRESET) (\22 \))
	  		((GT_TXUSERRDY) (rst_userrdy))
	  		((GT_RXUSERRDY) (rst_userrdy))
	  		((GT_RESETOVRD) (user_resetovrd(_index 525)))
	  		((GT_GTTXRESET) (rst_gtreset))
	  		((GT_GTRXRESET) (rst_gtreset))
	  		((GT_TXPMARESET) (gt_txpmareset_i(_index 577)))
	  		((GT_RXPMARESET) (gt_rxpmareset_i(_index 578)))
	  		((GT_RXCDRRESET) (user_rxcdrreset(_index 528)))
	  		((GT_RXCDRFREQRESET) (user_rxcdrfreqreset(_index 529)))
	  		((GT_RXDFELPMRESET) (user_rxdfelpmreset(_index 530)))
	  		((GT_EYESCANRESET) (user_eyescanreset(_index 531)))
	  		((GT_TXPCSRESET) (user_txpcsreset(_index 532)))
	  		((GT_RXPCSRESET) (user_rxpcsreset(_index 533)))
	  		((GT_RXBUFRESET) (user_rxbufreset(_index 534)))
	  		((GT_EYESCANDATAERROR) (PIPE_EYESCANDATAERROR(_index 579)))
	  		((GT_TXRESETDONE) (gt_txresetdone(_index 511)))
	  		((GT_RXRESETDONE) (gt_rxresetdone(_index 512)))
	  		((GT_RXPMARESETDONE) (gt_rxpmaresetdone(_index 580)))
	  		((GT_TXDATA) (PIPE_TXDATA(_range 581)))
	  		((GT_TXDATAK) (PIPE_TXDATAK(_range 582)))
	  		((GT_TXP) (PIPE_TXP(_index 583)))
	  		((GT_TXN) (PIPE_TXN(_index 584)))
	  		((GT_RXP) (PIPE_RXP(_index 585)))
	  		((GT_RXN) (PIPE_RXN(_index 586)))
	  		((GT_RXDATA) (PIPE_RXDATA(_range 587)))
	  		((GT_RXDATAK) (PIPE_RXDATAK(_range 588)))
	  		((GT_TXDETECTRX) (PIPE_TXDETECTRX))
	  		((GT_TXELECIDLE) (PIPE_TXELECIDLE(_index 513)))
	  		((GT_TXCOMPLIANCE) (PIPE_TXCOMPLIANCE(_index 514)))
	  		((GT_RXPOLARITY) (PIPE_RXPOLARITY(_index 589)))
	  		((GT_TXPOWERDOWN) (PIPE_POWERDOWN(_range 590)))
	  		((GT_RXPOWERDOWN) (PIPE_POWERDOWN(_range 590)))
	  		((GT_TXRATE) (rate_rate(_range 591)))
	  		((GT_RXRATE) (rate_rate(_range 591)))
	  		((GT_TXMARGIN) (PIPE_TXMARGIN))
	  		((GT_TXSWING) (PIPE_TXSWING))
	  		((GT_TXDEEMPH) (PIPE_TXDEEMPH(_index 592)))
	  		((GT_TXPRECURSOR) (eq_txeq_precursor(_range 593)))
	  		((GT_TXMAINCURSOR) (eq_txeq_maincursor(_range 594)))
	  		((GT_TXPOSTCURSOR) (eq_txeq_postcursor(_range 595)))
	  		((GT_RXVALID) (gt_rxvalid(_index 516)))
	  		((GT_PHYSTATUS) (gt_phystatus(_index 518)))
	  		((GT_RXELECIDLE) (gt_rxelecidle(_index 544)))
	  		((GT_RXSTATUS) (gt_rxstatus(_range 596)))
	  		((GT_RXBUFSTATUS) (gt_rxbufstatus(_range 597)))
	  		((GT_TXRATEDONE) (gt_txratedone(_index 598)))
	  		((GT_RXRATEDONE) (gt_rxratedone(_index 599)))
	  		((GT_RXDISPERR) (gt_rxdisperr(_range 600)))
	  		((GT_RXNOTINTABLE) (gt_rxnotintable(_range 601)))
	  		((GT_DRPCLK) (clk_dclk))
	  		((GT_DRPADDR) (drp_mux_addr(_range 602)))
	  		((GT_DRPEN) (drp_mux_en(_index 603)))
	  		((GT_DRPDI) (drp_mux_di(_range 604)))
	  		((GT_DRPWE) (drp_mux_we(_index 605)))
	  		((GT_DRPDO) (gt_do(_range 606)))
	  		((GT_DRPRDY) (gt_rdy(_index 607)))
	  		((GT_TXPHALIGN) (sync_txphalign(_index 553)))
	  		((GT_TXPHALIGNEN) (sync_txphalignen(_index 554)))
	  		((GT_TXPHINIT) (sync_txphinit(_index 555)))
	  		((GT_TXDLYBYPASS) (sync_txdlybypass(_index 556)))
	  		((GT_TXDLYSRESET) (sync_txdlysreset(_index 557)))
	  		((GT_TXDLYEN) (sync_txdlyen(_index 558)))
	  		((GT_TXDLYSRESETDONE) (gt_txdlysresetdone(_index 608)))
	  		((GT_TXPHINITDONE) (gt_txphinitdone(_index 609)))
	  		((GT_TXPHALIGNDONE) (gt_txphaligndone(_index 610)))
	  		((GT_TXPHDLYRESET) (sync_txphdlyreset(_index 552)))
	  		((GT_TXSYNCMODE) (\23 \))
	  		((GT_TXSYNCIN) (gt_txsyncout(0)))
	  		((GT_TXSYNCALLIN) (txsyncallin))
	  		((GT_TXSYNCOUT) (gt_txsyncout(_index 611)))
	  		((GT_TXSYNCDONE) (gt_txsyncdone(_index 547)))
	  		((GT_RXPHALIGN) (sync_rxphalign(_index 561)))
	  		((GT_RXPHALIGNEN) (sync_rxphalignen(_index 562)))
	  		((GT_RXDLYBYPASS) (sync_rxdlybypass(_index 563)))
	  		((GT_RXDLYSRESET) (sync_rxdlysreset(_index 564)))
	  		((GT_RXDLYEN) (sync_rxdlyen(_index 565)))
	  		((GT_RXDDIEN) (sync_rxddien(_index 566)))
	  		((GT_RXDLYSRESETDONE) (gt_rxdlysresetdone(_index 612)))
	  		((GT_RXPHALIGNDONE) (gt_rxphaligndone(_index 613)))
	  		((GT_RXSYNCMODE) (\24 \))
	  		((GT_RXSYNCIN) (gt_rxsyncout(0)))
	  		((GT_RXSYNCALLIN) (rxsyncallin))
	  		((GT_RXSYNCOUT) (gt_rxsyncout(_index 614)))
	  		((GT_RXSYNCDONE) (gt_rxsyncdone(_index 551)))
	  		((GT_RXSLIDE) (PIPE_RXSLIDE(_index 615)))
	  		((GT_RXCOMMADET) (gt_rxcommadet(_index 616)))
	  		((GT_RXCHARISCOMMA) (gt_rxchariscomma(_range 617)))
	  		((GT_RXBYTEISALIGNED) (gt_rxbyteisaligned(_index 618)))
	  		((GT_RXBYTEREALIGN) (gt_rxbyterealign(_index 619)))
	  		((GT_RXCHANISALIGNED) (PIPE_RXCHANISALIGNED(_index 620)))
	  		((GT_RXCHBONDEN) (rxchbonden(_index 621)))
	  		((GT_RXCHBONDI) (\25 \))
	  		((GT_RXCHBONDLEVEL) (gt_rxchbondlevel(_range 622)))
	  		((GT_RXCHBONDMASTER) (rxchbondmaster(_index 623)))
	  		((GT_RXCHBONDSLAVE) (rxchbondslave(_index 624)))
	  		((GT_RXCHBONDO) (\26 \))
	  		((GT_TXPRBSSEL) (PIPE_TXPRBSSEL))
	  		((GT_RXPRBSSEL) (PIPE_RXPRBSSEL))
	  		((GT_TXPRBSFORCEERR) (PIPE_TXPRBSFORCEERR))
	  		((GT_RXPRBSCNTRESET) (PIPE_RXPRBSCNTRESET))
	  		((GT_LOOPBACK) (PIPE_LOOPBACK))
	  		((GT_TXINHIBIT) (PIPE_TXINHIBIT(_index 625)))
	  		((GT_RXPRBSERR) (PIPE_RXPRBSERR(_index 626)))
	  		((GT_DMONITOROUT) (PIPE_DMONITOROUT(_range 627)))
	  	)
	  )
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_wrapper 848 -1)

)
V 000080 55 34437         1580965250137 axi_pcie_v2_9_2_pcie_7x_v1_6_gt_top_ies
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v1_6_gt_top_ies 0 21174(axi_pcie_v2_9_2_pcie_7x_v1_6_gt_top_ies 0 21174))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 85))
	(_code 8e888881d3d9d39bd88b8dde9dd4d6888b8bd889888d8c)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ns)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 21176 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_MAX_LINK_WIDTH ~vector~0 0 21176 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~1 0 21177 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REF_CLK_FREQ ~vector~1 0 21177 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~2 0 21178 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USER_CLK2_DIV2 ~vector~2 0 21178 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~3 0 21180 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int USER_CLK_FREQ ~vector~3 0 21180 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~4 0 21181 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PL_FAST_TRAIN ~vector~4 0 21181 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~5 0 21182 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_EXT_CLK ~vector~5 0 21182 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~6 0 21184 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USE_MODE ~vector~6 0 21184 \"1.0"\ (_ent -1 (_string \V"1.0"\))))
		(_type (_int ~vector~7 0 21352 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~7 0 21352 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~8 0 21357 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USERCLK2_FREQ ~vector~8 0 21357 \USER_CLK2_DIV2=="TRUE"?USER_CLK_FREQ==4?3:USER_CLK_FREQ==3?2:USER_CLK_FREQ==2?1:USER_CLK_FREQ:USER_CLK_FREQ\ (_ent -1 (_code 100)))(_cnst l))
		(_type (_int ~[5:0]wire~ 0 21188 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int pl_ltssm_state ~[5:0]wire~ 0 21188 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pipe_tx_rcvr_det ~wire 0 21190 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_reset ~wire 0 21191 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pipe_tx_rate ~wire 0 21192 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int pipe_tx_deemph ~wire 0 21193 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 21194 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int pipe_tx_margin ~[2:0]wire~ 0 21194 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_swing ~wire 0 21195 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_PCLK_IN ~wire 0 21200 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXUSRCLK_IN ~wire 0 21201 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 21202 (_array ~wire ((_range  101)))))
		(_port (_int PIPE_RXOUTCLK_IN ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 21202 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_DCLK_IN ~wire 0 21203 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_USERCLK1_IN ~wire 0 21204 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_USERCLK2_IN ~wire 0 21205 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_OOBCLK_IN ~wire 0 21206 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int PIPE_MMCM_LOCK_IN ~wire 0 21207 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXOUTCLK_OUT ~wire 0 21209 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXOUTCLK_OUT ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 21210 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_PCLK_SEL_OUT ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 21211 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_GEN3_OUT ~wire 0 21212 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 21215 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int pipe_rx0_char_is_k ~[1:0]wire~ 0 21215 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[15:0]wire~ 0 21216 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int pipe_rx0_data ~[15:0]wire~ 0 21216 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx0_valid ~wire 0 21217 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx0_chanisaligned ~wire 0 21218 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx0_status ~[2:0]wire~ 0 21219 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx0_phy_status ~wire 0 21220 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx0_elec_idle ~wire 0 21221 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx0_polarity ~wire 0 21222 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_compliance ~wire 0 21223 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_char_is_k ~[1:0]wire~ 0 21224 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_data ~[15:0]wire~ 0 21225 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_elec_idle ~wire 0 21226 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_powerdown ~[1:0]wire~ 0 21227 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_char_is_k ~[1:0]wire~ 0 21230 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx1_data ~[15:0]wire~ 0 21231 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx1_valid ~wire 0 21232 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx1_chanisaligned ~wire 0 21233 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx1_status ~[2:0]wire~ 0 21234 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx1_phy_status ~wire 0 21235 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx1_elec_idle ~wire 0 21236 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx1_polarity ~wire 0 21237 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_compliance ~wire 0 21238 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_char_is_k ~[1:0]wire~ 0 21239 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_data ~[15:0]wire~ 0 21240 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_elec_idle ~wire 0 21241 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_powerdown ~[1:0]wire~ 0 21242 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_char_is_k ~[1:0]wire~ 0 21245 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx2_data ~[15:0]wire~ 0 21246 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx2_valid ~wire 0 21247 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx2_chanisaligned ~wire 0 21248 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx2_status ~[2:0]wire~ 0 21249 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx2_phy_status ~wire 0 21250 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx2_elec_idle ~wire 0 21251 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx2_polarity ~wire 0 21252 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_compliance ~wire 0 21253 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_char_is_k ~[1:0]wire~ 0 21254 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_data ~[15:0]wire~ 0 21255 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_elec_idle ~wire 0 21256 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_powerdown ~[1:0]wire~ 0 21257 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_char_is_k ~[1:0]wire~ 0 21260 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx3_data ~[15:0]wire~ 0 21261 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx3_valid ~wire 0 21262 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx3_chanisaligned ~wire 0 21263 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx3_status ~[2:0]wire~ 0 21264 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx3_phy_status ~wire 0 21265 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx3_elec_idle ~wire 0 21266 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx3_polarity ~wire 0 21267 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_compliance ~wire 0 21268 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_char_is_k ~[1:0]wire~ 0 21269 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_data ~[15:0]wire~ 0 21270 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_elec_idle ~wire 0 21271 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_powerdown ~[1:0]wire~ 0 21272 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_char_is_k ~[1:0]wire~ 0 21275 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx4_data ~[15:0]wire~ 0 21276 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx4_valid ~wire 0 21277 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx4_chanisaligned ~wire 0 21278 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx4_status ~[2:0]wire~ 0 21279 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx4_phy_status ~wire 0 21280 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx4_elec_idle ~wire 0 21281 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx4_polarity ~wire 0 21282 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_compliance ~wire 0 21283 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_char_is_k ~[1:0]wire~ 0 21284 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_data ~[15:0]wire~ 0 21285 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_elec_idle ~wire 0 21286 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_powerdown ~[1:0]wire~ 0 21287 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_char_is_k ~[1:0]wire~ 0 21290 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx5_data ~[15:0]wire~ 0 21291 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx5_valid ~wire 0 21292 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx5_chanisaligned ~wire 0 21293 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx5_status ~[2:0]wire~ 0 21294 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx5_phy_status ~wire 0 21295 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx5_elec_idle ~wire 0 21296 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx5_polarity ~wire 0 21297 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_compliance ~wire 0 21298 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_char_is_k ~[1:0]wire~ 0 21299 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_data ~[15:0]wire~ 0 21300 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_elec_idle ~wire 0 21301 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_powerdown ~[1:0]wire~ 0 21302 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_char_is_k ~[1:0]wire~ 0 21305 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx6_data ~[15:0]wire~ 0 21306 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx6_valid ~wire 0 21307 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx6_chanisaligned ~wire 0 21308 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx6_status ~[2:0]wire~ 0 21309 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx6_phy_status ~wire 0 21310 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx6_elec_idle ~wire 0 21311 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx6_polarity ~wire 0 21312 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_compliance ~wire 0 21313 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_char_is_k ~[1:0]wire~ 0 21314 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_data ~[15:0]wire~ 0 21315 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_elec_idle ~wire 0 21316 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_powerdown ~[1:0]wire~ 0 21317 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_char_is_k ~[1:0]wire~ 0 21320 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx7_data ~[15:0]wire~ 0 21321 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx7_valid ~wire 0 21322 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx7_chanisaligned ~wire 0 21323 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx7_status ~[2:0]wire~ 0 21324 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx7_phy_status ~wire 0 21325 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx7_elec_idle ~wire 0 21326 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx7_polarity ~wire 0 21327 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_compliance ~wire 0 21328 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_char_is_k ~[1:0]wire~ 0 21329 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_data ~[15:0]wire~ 0 21330 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_elec_idle ~wire 0 21331 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_powerdown ~[1:0]wire~ 0 21332 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pci_exp_txn ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 21335 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pci_exp_txp ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 21336 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pci_exp_rxn ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 21337 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pci_exp_rxp ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 21338 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int sys_clk ~wire 0 21341 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int sys_rst_n ~wire 0 21342 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_clk ~wire 0 21344 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int user_clk ~wire 0 21345 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int user_clk2 ~wire 0 21346 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int clock_locked ~wire 0 21347 (_arch (_out))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int phy_rdy_n ~wire 0 21349 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[7:0]wire~ 0 21360 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int gt_rx_phy_status_wire ~[7:0]wire~ 0 21360 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxchanisaligned_wire ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 21361 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[31:0]wire~ 0 21362 (_array ~wire ((_dto i 31 i 0)))))
		(_sig (_int gt_rx_data_k_wire ~[31:0]wire~ 0 21362 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[255:0]wire~ 0 21363 (_array ~wire ((_dto i 255 i 0)))))
		(_sig (_int gt_rx_data_wire ~[255:0]wire~ 0 21363 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_elec_idle_wire ~[7:0]wire~ 0 21364 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[23:0]wire~ 0 21365 (_array ~wire ((_dto i 23 i 0)))))
		(_sig (_int gt_rx_status_wire ~[23:0]wire~ 0 21365 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_valid_wire ~[7:0]wire~ 0 21366 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_polarity ~[7:0]wire~ 0 21367 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_power_down ~[15:0]wire~ 0 21368 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_tx_char_disp_mode ~[7:0]wire~ 0 21369 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_tx_data_k ~[31:0]wire~ 0 21370 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_tx_data ~[255:0]wire~ 0 21371 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_tx_detect_rx_loopback ~wire 0 21372 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_tx_elec_idle ~[7:0]wire~ 0 21373 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_elec_idle_reset ~[7:0]wire~ 0 21374 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int plllkdet ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 21375 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int phystatus_rst ~[LINK_CAP_MAX_LINK_WIDTH-1:0]wire~ 0 21376 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_phy_status_wire_filter ~[7:0]wire~ 0 21379 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_data_k_wire_filter ~[31:0]wire~ 0 21380 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_data_wire_filter ~[255:0]wire~ 0 21381 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_elec_idle_wire_filter ~[7:0]wire~ 0 21382 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_status_wire_filter ~[23:0]wire~ 0 21383 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rx_valid_wire_filter ~[7:0]wire~ 0 21384 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_clk_int ~wire 0 21386 (_arch (_uni))(_event))(_net)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_sig (_int phy_rdy_n_int ~wire 0 21387 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[5:0]reg~ 0 21389 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int pl_ltssm_state_q ~[5:0]reg~ 0 21389 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int plm_in_l0 ~wire 0 21402 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int plm_in_rl ~wire 0 21403 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int plm_in_dt ~wire 0 21404 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int plm_in_rs ~wire 0 21405 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~[size_1{{1*LINK_CAP_MAX_LINK_WIDTH{{5'd0,pipe_tx_deemph}}}}:0]wire~ 0 21498 (_array ~wire ((_range  102)))))
		(_sig (_int \3 \ ~[size_1{{1*LINK_CAP_MAX_LINK_WIDTH{{5'd0,pipe_tx_deemph}}}}:0]wire~ -1 21498 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_type (_int ~[size_1{{2*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ 0 21499 (_array ~wire ((_range  103)))))
		(_sig (_int \4 \ ~[size_1{{2*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 21499 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_type (_int ~[size_1{{4*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ 0 21500 (_array ~wire ((_range  104)))))
		(_sig (_int \5 \ ~[size_1{{4*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 21500 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \6 \ ~[size_1{{4*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 21501 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \7 \ ~[size_1{{2*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 21503 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \8 \ ~[size_1{{4*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 21504 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_type (_int ~[size_1{{6*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ 0 21505 (_array ~wire ((_range  105)))))
		(_sig (_int \9 \ ~[size_1{{6*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 21505 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \10 \ ~[size_1{{4*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 21506 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_type (_int ~[size_1{{1*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ 0 21526 (_array ~wire ((_range  106)))))
		(_sig (_int \11 \ ~[size_1{{1*LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 21526 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_type (_int ~[2:0]reg~ 0 0 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int \12 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b0\))))(_reg)(_flags2))
		(_sig (_int \13 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b0\))))(_reg)(_flags2))
		(_sig (_int \14 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \15 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \16 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b0\))))(_reg)(_flags2))
		(_type (_int ~[size_1{{LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ 0 21564 (_array ~wire ((_range  107)))))
		(_sig (_int \17 \ ~[size_1{{LINK_CAP_MAX_LINK_WIDTH{1'd0}}}:0]wire~ -1 21564 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_virtual \1 \ 0 21493 (_uni ((164)(3)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#21498_0@ (_int 0 0 21498 (_prcs 0(_ass)(_simple)(_trgt(165))(_sens(4))
			)))
			(@ASSIGN#21499,21500,21501,21503,21504,21505,21506,21526,21564_1@ (_arch 1 0 21499 (_prcs 1(_ass)(_simple)(_trgt(166)(167)(168)(169)(170)(171)(172)(173)(179))
			)))
			(@ALWAYS#21391_2@ (_arch 2 0 21391 (_prcs 10(_trgt(159))(_read(132)(0))(_sens(157)(132))(_dssslclk(157))(_edge 35 28)
				(_need_init)
			)))
			(@ASSIGN#21400_3@ (_arch 3 0 21400 (_prcs 11(_ass)(_simple)(_trgt(129))(_sens(157))
			)))
			(@ASSIGN#21402,21403,21404,21405_4@ (_arch 4 0 21402 (_prcs 12(_ass)(_simple)(_trgt(160)(161)(162)(163))(_sens(159))
			)))
			(@ASSIGN#21600_5@ (_arch 5 0 21600 (_prcs 16(_ass)(_simple)(_trgt(24))(_sens(134(0)))
			)))
			(@ASSIGN#21601_6@ (_arch 6 0 21601 (_prcs 17(_ass)(_simple)(_trgt(37))(_sens(134(1)))
			)))
			(@ASSIGN#21602_7@ (_arch 7 0 21602 (_prcs 18(_ass)(_simple)(_trgt(50))(_sens(134(2)))
			)))
			(@ASSIGN#21603_8@ (_arch 8 0 21603 (_prcs 19(_ass)(_simple)(_trgt(63))(_sens(134(3)))
			)))
			(@ASSIGN#21604_9@ (_arch 9 0 21604 (_prcs 20(_ass)(_simple)(_trgt(76))(_sens(134(4)))
			)))
			(@ASSIGN#21605_10@ (_arch 10 0 21605 (_prcs 21(_ass)(_simple)(_trgt(89))(_sens(134(5)))
			)))
			(@ASSIGN#21606_11@ (_arch 11 0 21606 (_prcs 22(_ass)(_simple)(_trgt(102))(_sens(134(6)))
			)))
			(@ASSIGN#21607_12@ (_arch 12 0 21607 (_prcs 23(_ass)(_simple)(_trgt(115))(_sens(134(7)))
			)))
			(@ASSIGN#21609_13@ (_arch 13 0 21609 (_prcs 24(_ass)(_simple)(_trgt(22))(_sens(135(0)))
			)))
			(@ASSIGN#21610_14@ (_arch 14 0 21610 (_prcs 25(_ass)(_simple)(_trgt(35))(_sens(135(1)))
			)))
			(@ASSIGN#21611_15@ (_arch 15 0 21611 (_prcs 26(_ass)(_simple)(_trgt(48))(_sens(135(2)))
			)))
			(@ASSIGN#21612_16@ (_arch 16 0 21612 (_prcs 27(_ass)(_simple)(_trgt(61))(_sens(135(3)))
			)))
			(@ASSIGN#21613_17@ (_arch 17 0 21613 (_prcs 28(_ass)(_simple)(_trgt(74))(_sens(135(4)))
			)))
			(@ASSIGN#21614_18@ (_arch 18 0 21614 (_prcs 29(_ass)(_simple)(_trgt(87))(_sens(135(5)))
			)))
			(@ASSIGN#21615_19@ (_arch 19 0 21615 (_prcs 30(_ass)(_simple)(_trgt(100))(_sens(135(6)))
			)))
			(@ASSIGN#21616_20@ (_arch 20 0 21616 (_prcs 31(_ass)(_simple)(_trgt(113))(_sens(135(7)))
			)))
			(@ASSIGN#21621_21@ (_arch 21 0 21621 (_prcs 32(_ass)(_simple)(_trgt(19))(_sens(136(d_1_0)))
			)))
			(@ASSIGN#21622_22@ (_arch 22 0 21622 (_prcs 33(_ass)(_simple)(_trgt(32))(_sens(136(d_5_4)))
			)))
			(@ASSIGN#21623_23@ (_arch 23 0 21623 (_prcs 34(_ass)(_simple)(_trgt(45))(_sens(136(d_9_8)))
			)))
			(@ASSIGN#21624_24@ (_arch 24 0 21624 (_prcs 35(_ass)(_simple)(_trgt(58))(_sens(136(d_13_12)))
			)))
			(@ASSIGN#21625_25@ (_arch 25 0 21625 (_prcs 36(_ass)(_simple)(_trgt(71))(_sens(136(d_17_16)))
			)))
			(@ASSIGN#21626_26@ (_arch 26 0 21626 (_prcs 37(_ass)(_simple)(_trgt(84))(_sens(136(d_21_20)))
			)))
			(@ASSIGN#21627_27@ (_arch 27 0 21627 (_prcs 38(_ass)(_simple)(_trgt(97))(_sens(136(d_25_24)))
			)))
			(@ASSIGN#21628_28@ (_arch 28 0 21628 (_prcs 39(_ass)(_simple)(_trgt(110))(_sens(136(d_29_28)))
			)))
			(@ASSIGN#21630_29@ (_arch 29 0 21630 (_prcs 40(_ass)(_simple)(_trgt(20))(_sens(137(d_15_0)))
			)))
			(@ASSIGN#21631_30@ (_arch 30 0 21631 (_prcs 41(_ass)(_simple)(_trgt(33))(_sens(137(d_47_32)))
			)))
			(@ASSIGN#21632_31@ (_arch 31 0 21632 (_prcs 42(_ass)(_simple)(_trgt(46))(_sens(137(d_79_64)))
			)))
			(@ASSIGN#21633_32@ (_arch 32 0 21633 (_prcs 43(_ass)(_simple)(_trgt(59))(_sens(137(d_111_96)))
			)))
			(@ASSIGN#21634_33@ (_arch 33 0 21634 (_prcs 44(_ass)(_simple)(_trgt(72))(_sens(137(d_143_128)))
			)))
			(@ASSIGN#21635_34@ (_arch 34 0 21635 (_prcs 45(_ass)(_simple)(_trgt(85))(_sens(137(d_175_160)))
			)))
			(@ASSIGN#21636_35@ (_arch 35 0 21636 (_prcs 46(_ass)(_simple)(_trgt(98))(_sens(137(d_207_192)))
			)))
			(@ASSIGN#21637_36@ (_arch 36 0 21637 (_prcs 47(_ass)(_simple)(_trgt(111))(_sens(137(d_239_224)))
			)))
			(@ASSIGN#21640_37@ (_arch 37 0 21640 (_prcs 48(_ass)(_simple)(_trgt(23))(_sens(139(d_2_0)))
			)))
			(@ASSIGN#21641_38@ (_arch 38 0 21641 (_prcs 49(_ass)(_simple)(_trgt(36))(_sens(139(d_5_3)))
			)))
			(@ASSIGN#21642_39@ (_arch 39 0 21642 (_prcs 50(_ass)(_simple)(_trgt(49))(_sens(139(d_8_6)))
			)))
			(@ASSIGN#21643_40@ (_arch 40 0 21643 (_prcs 51(_ass)(_simple)(_trgt(62))(_sens(139(d_11_9)))
			)))
			(@ASSIGN#21644_41@ (_arch 41 0 21644 (_prcs 52(_ass)(_simple)(_trgt(75))(_sens(139(d_14_12)))
			)))
			(@ASSIGN#21645_42@ (_arch 42 0 21645 (_prcs 53(_ass)(_simple)(_trgt(88))(_sens(139(d_17_15)))
			)))
			(@ASSIGN#21646_43@ (_arch 43 0 21646 (_prcs 54(_ass)(_simple)(_trgt(101))(_sens(139(d_20_18)))
			)))
			(@ASSIGN#21647_44@ (_arch 44 0 21647 (_prcs 55(_ass)(_simple)(_trgt(114))(_sens(139(d_23_21)))
			)))
			(@ASSIGN#21652_45@ (_arch 45 0 21652 (_prcs 56(_ass)(_simple)(_trgt(25))(_sens(138(0)))
			)))
			(@ASSIGN#21653_46@ (_arch 46 0 21653 (_prcs 57(_ass)(_simple)(_trgt(38))(_sens(138(1)))
			)))
			(@ASSIGN#21654_47@ (_arch 47 0 21654 (_prcs 58(_ass)(_simple)(_trgt(51))(_sens(138(2)))
			)))
			(@ASSIGN#21655_48@ (_arch 48 0 21655 (_prcs 59(_ass)(_simple)(_trgt(64))(_sens(138(3)))
			)))
			(@ASSIGN#21656_49@ (_arch 49 0 21656 (_prcs 60(_ass)(_simple)(_trgt(77))(_sens(138(4)))
			)))
			(@ASSIGN#21657_50@ (_arch 50 0 21657 (_prcs 61(_ass)(_simple)(_trgt(90))(_sens(138(5)))
			)))
			(@ASSIGN#21658_51@ (_arch 51 0 21658 (_prcs 62(_ass)(_simple)(_trgt(103))(_sens(138(6)))
			)))
			(@ASSIGN#21659_52@ (_arch 52 0 21659 (_prcs 63(_ass)(_simple)(_trgt(116))(_sens(138(7)))
			)))
			(@ASSIGN#21663_53@ (_arch 53 0 21663 (_prcs 64(_ass)(_simple)(_trgt(21))(_sens(140(0)))
			)))
			(@ASSIGN#21664_54@ (_arch 54 0 21664 (_prcs 65(_ass)(_simple)(_trgt(34))(_sens(140(1)))
			)))
			(@ASSIGN#21665_55@ (_arch 55 0 21665 (_prcs 66(_ass)(_simple)(_trgt(47))(_sens(140(2)))
			)))
			(@ASSIGN#21666_56@ (_arch 56 0 21666 (_prcs 67(_ass)(_simple)(_trgt(60))(_sens(140(3)))
			)))
			(@ASSIGN#21667_57@ (_arch 57 0 21667 (_prcs 68(_ass)(_simple)(_trgt(73))(_sens(140(4)))
			)))
			(@ASSIGN#21668_58@ (_arch 58 0 21668 (_prcs 69(_ass)(_simple)(_trgt(86))(_sens(140(5)))
			)))
			(@ASSIGN#21669_59@ (_arch 59 0 21669 (_prcs 70(_ass)(_simple)(_trgt(99))(_sens(140(6)))
			)))
			(@ASSIGN#21670_60@ (_arch 60 0 21670 (_prcs 71(_ass)(_simple)(_trgt(112))(_sens(140(7)))
			)))
			(@ASSIGN#21672_61@ (_arch 61 0 21672 (_prcs 72(_ass)(_simple)(_trgt(141(0)))(_sens(26))
			)))
			(@ASSIGN#21673_62@ (_arch 62 0 21673 (_prcs 73(_ass)(_simple)(_trgt(141(1)))(_sens(39))
			)))
			(@ASSIGN#21674_63@ (_arch 63 0 21674 (_prcs 74(_ass)(_simple)(_trgt(141(2)))(_sens(52))
			)))
			(@ASSIGN#21675_64@ (_arch 64 0 21675 (_prcs 75(_ass)(_simple)(_trgt(141(3)))(_sens(65))
			)))
			(@ASSIGN#21676_65@ (_arch 65 0 21676 (_prcs 76(_ass)(_simple)(_trgt(141(4)))(_sens(78))
			)))
			(@ASSIGN#21677_66@ (_arch 66 0 21677 (_prcs 77(_ass)(_simple)(_trgt(141(5)))(_sens(91))
			)))
			(@ASSIGN#21678_67@ (_arch 67 0 21678 (_prcs 78(_ass)(_simple)(_trgt(141(6)))(_sens(104))
			)))
			(@ASSIGN#21679_68@ (_arch 68 0 21679 (_prcs 79(_ass)(_simple)(_trgt(141(7)))(_sens(117))
			)))
			(@ASSIGN#21681_69@ (_arch 69 0 21681 (_prcs 80(_ass)(_simple)(_trgt(142(d_1_0)))(_sens(31))
			)))
			(@ASSIGN#21682_70@ (_arch 70 0 21682 (_prcs 81(_ass)(_simple)(_trgt(142(d_3_2)))(_sens(44))
			)))
			(@ASSIGN#21683_71@ (_arch 71 0 21683 (_prcs 82(_ass)(_simple)(_trgt(142(d_5_4)))(_sens(57))
			)))
			(@ASSIGN#21684_72@ (_arch 72 0 21684 (_prcs 83(_ass)(_simple)(_trgt(142(d_7_6)))(_sens(70))
			)))
			(@ASSIGN#21685_73@ (_arch 73 0 21685 (_prcs 84(_ass)(_simple)(_trgt(142(d_9_8)))(_sens(83))
			)))
			(@ASSIGN#21686_74@ (_arch 74 0 21686 (_prcs 85(_ass)(_simple)(_trgt(142(d_11_10)))(_sens(96))
			)))
			(@ASSIGN#21687_75@ (_arch 75 0 21687 (_prcs 86(_ass)(_simple)(_trgt(142(d_13_12)))(_sens(109))
			)))
			(@ASSIGN#21688_76@ (_arch 76 0 21688 (_prcs 87(_ass)(_simple)(_trgt(142(d_15_14)))(_sens(122))
			)))
			(@ASSIGN#21697_77@ (_arch 77 0 21697 (_prcs 88(_ass)(_simple)(_trgt(143))(_sens(118)(105)(92)(79)(66)(53)(40)(27))
			)))
			(@ASSIGN#21715_78@ (_arch 78 0 21715 (_prcs 89(_ass)(_simple)(_trgt(144))(_sens(119)(106)(93)(80)(67)(54)(41)(28))
			)))
			(@ASSIGN#21732_79@ (_arch 79 0 21732 (_prcs 90(_ass)(_simple)(_trgt(145))(_sens(120)(107)(94)(81)(68)(55)(42)(29))
			)))
			(@ASSIGN#21734_80@ (_arch 80 0 21734 (_prcs 91(_ass)(_simple)(_trgt(146))(_sens(1))
			)))
			(@ASSIGN#21743_81@ (_arch 81 0 21743 (_prcs 92(_ass)(_simple)(_trgt(147))(_sens(121)(108)(95)(82)(69)(56)(43)(30))
			)))
			(@ASSIGN#21745_82@ (_arch 82 0 21745 (_prcs 93(_ass)(_simple)(_trgt(158))(_sens(150(_range 108))(132))
			)))
			(@ASSIGN#21746_83@ (_arch 83 0 21746 (_prcs 94(_ass)(_simple)(_trgt(133))(_sens(158))
			)))
			(@INTERNAL#0_84@ (_int 84 0 0 0 (_prcs 95 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate gt_rx_valid_filter 0 21409 (_vfor  (_code 85) (_code 86) (_code 87))
	  (_object
	  	(_type (_int ~vector~0 0 21408 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	  	(_gen (_int i ~vector~0 0 21408  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst GT_RX_VALID_FILTER_7x_inst 0 21412 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_gt_rx_valid_filter_7x)
	  	(_gen
	  		((CLK_COR_MIN_LAT) (_cnst \28\))
	  	)
	  	(_port
	  		((USER_RXCHARISK) (gt_rx_data_k_wire(_range 88)))
	  		((USER_RXDATA) (gt_rx_data_wire(_range 89)))
	  		((USER_RXVALID) (gt_rx_valid_wire(_index 90)))
	  		((USER_RXELECIDLE) (gt_rx_elec_idle_wire(_index 91)))
	  		((USER_RX_STATUS) (gt_rx_status_wire(_range 92)))
	  		((USER_RX_PHY_STATUS) (gt_rx_phy_status_wire(_index 93)))
	  		((GT_RXCHARISK) (gt_rx_data_k_wire_filter(_range 94)))
	  		((GT_RXDATA) (gt_rx_data_wire_filter(_range 95)))
	  		((GT_RXVALID) (gt_rx_valid_wire_filter(_index 96)))
	  		((GT_RXELECIDLE) (gt_rx_elec_idle_wire_filter(_index 97)))
	  		((GT_RX_STATUS) (gt_rx_status_wire_filter(_range 98)))
	  		((GT_RX_PHY_STATUS) (gt_rx_phy_status_wire_filter(_index 99)))
	  		((PLM_IN_L0) (plm_in_l0))
	  		((PLM_IN_RS) (plm_in_rs))
	  		((USER_CLK) (pipe_clk_int))
	  		((RESET) (phy_rdy_n_int))
	  	)
	  )
	)
	(_inst pipe_wrapper_i 0 21442 (_ent . axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_wrapper_ies)
		(_gen
			((PCIE_SIM_MODE) (PL_FAST_TRAIN))
			((PCIE_EXT_CLK) (PCIE_EXT_CLK))
			((PCIE_TXBUF_EN) (_string \V"FALSE"\))
			((PCIE_CHAN_BOND) (_cnst \0\))
			((PCIE_PLL_SEL) (_string \V"CPLL"\))
			((PCIE_USE_MODE) (PCIE_USE_MODE))
			((PCIE_LPM_DFE) (_string \V"LPM"\))
			((PCIE_LANE) (LINK_CAP_MAX_LINK_WIDTH))
			((PCIE_LINK_SPEED) (_cnst \3\))
			((PCIE_REFCLK_FREQ) (REF_CLK_FREQ))
			((PCIE_USERCLK1_FREQ) (_code  109))
			((PCIE_USERCLK2_FREQ) (_code  110))
		)
		(_port
			((PIPE_CLK) (sys_clk))
			((PIPE_RESET_N) (sys_rst_n))
			((PIPE_PCLK) (pipe_clk_int))
			((PIPE_TXDATA) (gt_tx_data(_range 111)))
			((PIPE_TXDATAK) (gt_tx_data_k(_range 112)))
			((PIPE_TXP) (pci_exp_txp(_range 113)))
			((PIPE_TXN) (pci_exp_txn(_range 114)))
			((PIPE_RXP) (pci_exp_rxp(_range 115)))
			((PIPE_RXN) (pci_exp_rxn(_range 116)))
			((PIPE_RXDATA) (gt_rx_data_wire_filter(_range 117)))
			((PIPE_RXDATAK) (gt_rx_data_k_wire_filter(_range 118)))
			((PIPE_TXDETECTRX) (gt_tx_detect_rx_loopback))
			((PIPE_TXELECIDLE) (gt_tx_elec_idle(_range 119)))
			((PIPE_TXCOMPLIANCE) (gt_tx_char_disp_mode(_range 120)))
			((PIPE_RXPOLARITY) (gt_rx_polarity(_range 121)))
			((PIPE_POWERDOWN) (gt_power_down(_range 122)))
			((PIPE_RATE) (\1 \))
			((PIPE_TXMARGIN) (pipe_tx_margin))
			((PIPE_TXSWING) (pipe_tx_swing))
			((PIPE_TXDEEMPH) (\3 \))
			((PIPE_TXEQ_CONTROL) (\4 \))
			((PIPE_TXEQ_PRESET) (\5 \))
			((PIPE_TXEQ_PRESET_DEFAULT) (\6 \))
			((PIPE_RXEQ_CONTROL) (\7 \))
			((PIPE_RXEQ_PRESET) (\8 \))
			((PIPE_RXEQ_LFFS) (\9 \))
			((PIPE_RXEQ_TXPRESET) (\10 \))
			((PIPE_TXEQ_FS) (_open))
			((PIPE_TXEQ_LF) (_open))
			((PIPE_TXEQ_DEEMPH) (_open))
			((PIPE_TXEQ_DONE) (_open))
			((PIPE_RXEQ_NEW_TXCOEFF) (_open))
			((PIPE_RXEQ_LFFS_SEL) (_open))
			((PIPE_RXEQ_ADAPT_DONE) (_open))
			((PIPE_RXEQ_DONE) (_open))
			((PIPE_RXVALID) (gt_rx_valid_wire_filter(_range 123)))
			((PIPE_PHYSTATUS) (gt_rx_phy_status_wire_filter(_range 124)))
			((PIPE_PHYSTATUS_RST) (phystatus_rst))
			((PIPE_RXELECIDLE) (gt_rx_elec_idle_wire_filter(_range 125)))
			((PIPE_RXSTATUS) (gt_rx_status_wire_filter(_range 126)))
			((PIPE_RXBUFSTATUS) (_open))
			((PIPE_RXSLIDE) (\11 \))
			((PIPE_CPLL_LOCK) (plllkdet))
			((PIPE_QPLL_LOCK) (_open))
			((PIPE_PCLK_LOCK) (clock_locked))
			((PIPE_RXCDRLOCK) (_open))
			((PIPE_USERCLK1) (user_clk))
			((PIPE_USERCLK2) (user_clk2))
			((PIPE_RXUSRCLK) (_open))
			((PIPE_RXOUTCLK) (_open))
			((PIPE_TXSYNC_DONE) (_open))
			((PIPE_RXSYNC_DONE) (_open))
			((PIPE_GEN3_RDY) (_open))
			((PIPE_RXCHANISALIGNED) (gt_rxchanisaligned_wire))
			((PIPE_ACTIVE_LANE) (_open))
			((PIPE_PCLK_IN) (PIPE_PCLK_IN))
			((PIPE_RXUSRCLK_IN) (PIPE_RXUSRCLK_IN))
			((PIPE_RXOUTCLK_IN) (PIPE_RXOUTCLK_IN))
			((PIPE_DCLK_IN) (PIPE_DCLK_IN))
			((PIPE_USERCLK1_IN) (PIPE_USERCLK1_IN))
			((PIPE_USERCLK2_IN) (PIPE_USERCLK2_IN))
			((PIPE_MMCM_LOCK_IN) (PIPE_MMCM_LOCK_IN))
			((PIPE_TXOUTCLK_OUT) (PIPE_TXOUTCLK_OUT))
			((PIPE_RXOUTCLK_OUT) (PIPE_RXOUTCLK_OUT))
			((PIPE_PCLK_SEL_OUT) (PIPE_PCLK_SEL_OUT))
			((PIPE_GEN3_OUT) (PIPE_GEN3_OUT))
			((PIPE_TXPRBSSEL) (\12 \))
			((PIPE_RXPRBSSEL) (\13 \))
			((PIPE_TXPRBSFORCEERR) (\14 \))
			((PIPE_RXPRBSCNTRESET) (\15 \))
			((PIPE_LOOPBACK) (\16 \))
			((PIPE_TXINHIBIT) (\17 \))
			((PIPE_RXPRBSERR) (_open))
			((PIPE_RST_FSM) (_open))
			((PIPE_QRST_FSM) (_open))
			((PIPE_RATE_FSM) (_open))
			((PIPE_SYNC_FSM_TX) (_open))
			((PIPE_SYNC_FSM_RX) (_open))
			((PIPE_DRP_FSM) (_open))
			((PIPE_TXEQ_FSM) (_open))
			((PIPE_RXEQ_FSM) (_open))
			((PIPE_QDRP_FSM) (_open))
			((PIPE_RST_IDLE) (_open))
			((PIPE_QRST_IDLE) (_open))
			((PIPE_RATE_IDLE) (_open))
			((PIPE_DEBUG_0) (_open))
			((PIPE_DEBUG_1) (_open))
			((PIPE_DEBUG_2) (_open))
			((PIPE_DEBUG_3) (_open))
			((PIPE_DEBUG_4) (_open))
			((PIPE_DEBUG_5) (_open))
			((PIPE_DEBUG_6) (_open))
			((PIPE_DEBUG_7) (_open))
			((PIPE_DEBUG_8) (_open))
			((PIPE_DEBUG_9) (_open))
			((PIPE_DEBUG) (_open))
			((PIPE_DMONITOROUT) (_open))
		)
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v1_6_gt_top_ies 146 -1)

)
V 000086 55 68576         1580965250139 axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_wrapper_ies
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_wrapper_ies 0 43178(axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_wrapper_ies 0 43178))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 137))
	(_code adababfbf1faf0b8fbaef8aebef7f5aba8a8fbaaabaeaf)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 43181 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_SIM_MODE ~vector~0 0 43181 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~1 0 43182 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_SIM_TX_EIDLE_DRIVE_LEVEL ~vector~1 0 43182 \"1"\ (_ent -1 (_string \V"1"\))))
		(_type (_int ~vector~2 0 43183 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_GT_DEVICE ~vector~2 0 43183 \"GTX"\ (_ent -1 (_string \V"GTX"\))))
		(_type (_int ~vector~3 0 43184 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USE_MODE ~vector~3 0 43184 \"1.1"\ (_ent -1 (_string \V"1.1"\))))
		(_type (_int ~vector~4 0 43185 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_PLL_SEL ~vector~4 0 43185 \"CPLL"\ (_ent -1 (_string \V"CPLL"\))))
		(_type (_int ~vector~5 0 43186 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LPM_DFE ~vector~5 0 43186 \"LPM"\ (_ent -1 (_string \V"LPM"\))))
		(_type (_int ~vector~6 0 43187 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_EXT_CLK ~vector~6 0 43187 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~7 0 43188 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_POWER_SAVING ~vector~7 0 43188 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~8 0 43189 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_ASYNC_EN ~vector~8 0 43189 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~9 0 43190 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXBUF_EN ~vector~9 0 43190 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~10 0 43191 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_RXBUF_EN ~vector~10 0 43191 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~11 0 43192 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXSYNC_MODE ~vector~11 0 43192 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~12 0 43193 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_RXSYNC_MODE ~vector~12 0 43193 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~13 0 43194 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CHAN_BOND ~vector~13 0 43194 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~14 0 43195 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CHAN_BOND_EN ~vector~14 0 43195 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~15 0 43196 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LANE ~vector~15 0 43196 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~16 0 43197 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LINK_SPEED ~vector~16 0 43197 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~17 0 43198 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_REFCLK_FREQ ~vector~17 0 43198 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~18 0 43199 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USERCLK1_FREQ ~vector~18 0 43199 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~19 0 43200 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USERCLK2_FREQ ~vector~19 0 43200 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~20 0 43203 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_DEBUG_MODE ~vector~20 0 43203 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~21 0 43507 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXEQ_FS ~vector~21 0 43507 \6'd63\ (_ent -1 (_cnst \6'd63\)))(_cnst l))
		(_type (_int ~vector~22 0 43508 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXEQ_LF ~vector~22 0 43508 \6'd1\ (_ent -1 (_cnst \6'd1\)))(_cnst l))
		(_port (_int PIPE_CLK ~wire 0 43208 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RESET_N ~wire 0 43209 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int PIPE_PCLK ~wire 0 43211 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE*32-1:0]wire~ 0 43215 (_array ~wire ((_range  357)))))
		(_port (_int PIPE_TXDATA ~[PCIE_LANE*32-1:0]wire~ 0 43215 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[PCIE_LANE*4-1:0]wire~ 0 43216 (_array ~wire ((_range  358)))))
		(_port (_int PIPE_TXDATAK ~[PCIE_LANE*4-1:0]wire~ 0 43216 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[PCIE_LANE-1:0]wire~ 0 43218 (_array ~wire ((_range  359)))))
		(_port (_int PIPE_TXP ~[PCIE_LANE-1:0]wire~ 0 43218 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXN ~[PCIE_LANE-1:0]wire~ 0 43219 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXP ~[PCIE_LANE-1:0]wire~ 0 43222 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXN ~[PCIE_LANE-1:0]wire~ 0 43223 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXDATA ~[PCIE_LANE*32-1:0]wire~ 0 43225 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXDATAK ~[PCIE_LANE*4-1:0]wire~ 0 43226 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXDETECTRX ~wire 0 43229 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXELECIDLE ~[PCIE_LANE-1:0]wire~ 0 43230 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXCOMPLIANCE ~[PCIE_LANE-1:0]wire~ 0 43231 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXPOLARITY ~[PCIE_LANE-1:0]wire~ 0 43232 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[PCIE_LANE*2-1:0]wire~ 0 43233 (_array ~wire ((_range  360)))))
		(_port (_int PIPE_POWERDOWN ~[PCIE_LANE*2-1:0]wire~ 0 43233 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 43234 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int PIPE_RATE ~[1:0]wire~ 0 43234 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 43237 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int PIPE_TXMARGIN ~[2:0]wire~ 0 43237 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXSWING ~wire 0 43238 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[PCIE_LANE*6-1:0]wire~ 0 43239 (_array ~wire ((_range  361)))))
		(_port (_int PIPE_TXDEEMPH ~[PCIE_LANE*6-1:0]wire~ 0 43239 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXEQ_CONTROL ~[PCIE_LANE*2-1:0]wire~ 0 43240 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXEQ_PRESET ~[PCIE_LANE*4-1:0]wire~ 0 43241 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXEQ_PRESET_DEFAULT ~[PCIE_LANE*4-1:0]wire~ 0 43242 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXEQ_CONTROL ~[PCIE_LANE*2-1:0]wire~ 0 43244 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[PCIE_LANE*3-1:0]wire~ 0 43245 (_array ~wire ((_range  362)))))
		(_port (_int PIPE_RXEQ_PRESET ~[PCIE_LANE*3-1:0]wire~ 0 43245 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXEQ_LFFS ~[PCIE_LANE*6-1:0]wire~ 0 43246 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXEQ_TXPRESET ~[PCIE_LANE*4-1:0]wire~ 0 43247 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[5:0]wire~ 0 43249 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int PIPE_TXEQ_FS ~[5:0]wire~ 0 43249 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_TXEQ_LF ~[5:0]wire~ 0 43250 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE*18-1:0]wire~ 0 43251 (_array ~wire ((_range  363)))))
		(_port (_int PIPE_TXEQ_DEEMPH ~[PCIE_LANE*18-1:0]wire~ 0 43251 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXEQ_DONE ~[PCIE_LANE-1:0]wire~ 0 43252 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXEQ_NEW_TXCOEFF ~[PCIE_LANE*18-1:0]wire~ 0 43254 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXEQ_LFFS_SEL ~[PCIE_LANE-1:0]wire~ 0 43255 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXEQ_ADAPT_DONE ~[PCIE_LANE-1:0]wire~ 0 43256 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXEQ_DONE ~[PCIE_LANE-1:0]wire~ 0 43257 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXVALID ~[PCIE_LANE-1:0]wire~ 0 43260 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_PHYSTATUS ~[PCIE_LANE-1:0]wire~ 0 43261 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_PHYSTATUS_RST ~[PCIE_LANE-1:0]wire~ 0 43262 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXELECIDLE ~[PCIE_LANE-1:0]wire~ 0 43263 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXSTATUS ~[PCIE_LANE*3-1:0]wire~ 0 43264 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXBUFSTATUS ~[PCIE_LANE*3-1:0]wire~ 0 43265 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXSLIDE ~[PCIE_LANE-1:0]wire~ 0 43268 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_CPLL_LOCK ~[PCIE_LANE-1:0]wire~ 0 43270 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE-1>>2:0]wire~ 0 43271 (_array ~wire ((_range  364)))))
		(_port (_int PIPE_QPLL_LOCK ~[PCIE_LANE-1>>2:0]wire~ 0 43271 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_PCLK_LOCK ~wire 0 43272 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXCDRLOCK ~[PCIE_LANE-1:0]wire~ 0 43273 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_USERCLK1 ~wire 0 43274 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_USERCLK2 ~wire 0 43275 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXUSRCLK ~wire 0 43276 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXOUTCLK ~[PCIE_LANE-1:0]wire~ 0 43279 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_TXSYNC_DONE ~[PCIE_LANE-1:0]wire~ 0 43280 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXSYNC_DONE ~[PCIE_LANE-1:0]wire~ 0 43281 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_GEN3_RDY ~[PCIE_LANE-1:0]wire~ 0 43282 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXCHANISALIGNED ~[PCIE_LANE-1:0]wire~ 0 43283 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_ACTIVE_LANE ~[PCIE_LANE-1:0]wire~ 0 43284 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_PCLK_IN ~wire 0 43287 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXUSRCLK_IN ~wire 0 43288 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXOUTCLK_IN ~[PCIE_LANE-1:0]wire~ 0 43291 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_DCLK_IN ~wire 0 43292 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_USERCLK1_IN ~wire 0 43293 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_USERCLK2_IN ~wire 0 43294 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_MMCM_LOCK_IN ~wire 0 43295 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXOUTCLK_OUT ~wire 0 43297 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RXOUTCLK_OUT ~[PCIE_LANE-1:0]wire~ 0 43298 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_PCLK_SEL_OUT ~[PCIE_LANE-1:0]wire~ 0 43299 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_GEN3_OUT ~wire 0 43300 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_TXPRBSSEL ~[2:0]wire~ 0 43303 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXPRBSSEL ~[2:0]wire~ 0 43304 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXPRBSFORCEERR ~wire 0 43305 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXPRBSCNTRESET ~wire 0 43306 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_LOOPBACK ~[2:0]wire~ 0 43307 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_TXINHIBIT ~[PCIE_LANE-1:0]wire~ 0 43308 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXPRBSERR ~[PCIE_LANE-1:0]wire~ 0 43310 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[10:0]wire~ 0 43313 (_array ~wire ((_dto i 10 i 0)))))
		(_port (_int PIPE_RST_FSM ~[10:0]wire~ 0 43313 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[11:0]wire~ 0 43314 (_array ~wire ((_dto i 11 i 0)))))
		(_port (_int PIPE_QRST_FSM ~[11:0]wire~ 0 43314 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE*24-1:0]wire~ 0 43315 (_array ~wire ((_range  365)))))
		(_port (_int PIPE_RATE_FSM ~[PCIE_LANE*24-1:0]wire~ 0 43315 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_SYNC_FSM_TX ~[PCIE_LANE*6-1:0]wire~ 0 43316 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE*7-1:0]wire~ 0 43317 (_array ~wire ((_range  366)))))
		(_port (_int PIPE_SYNC_FSM_RX ~[PCIE_LANE*7-1:0]wire~ 0 43317 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DRP_FSM ~[PCIE_LANE*7-1:0]wire~ 0 43318 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE*5-1:0]wire~ 0 43319 (_array ~wire ((_range  367)))))
		(_port (_int PIPE_TXEQ_FSM ~[PCIE_LANE*5-1:0]wire~ 0 43319 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int PIPE_RXEQ_FSM ~[PCIE_LANE*6-1:0]wire~ 0 43320 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[{{PCIE_LANE-1>>2}+1}*7-1:0]wire~ 0 43321 (_array ~wire ((_range  368)))))
		(_port (_int PIPE_QDRP_FSM ~[{{PCIE_LANE-1>>2}+1}*7-1:0]wire~ 0 43321 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RST_IDLE ~wire 0 43323 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_QRST_IDLE ~wire 0 43324 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_RATE_IDLE ~wire 0 43325 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DEBUG_0 ~[PCIE_LANE-1:0]wire~ 0 43328 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DEBUG_1 ~[PCIE_LANE-1:0]wire~ 0 43329 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DEBUG_2 ~[PCIE_LANE-1:0]wire~ 0 43330 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DEBUG_3 ~[PCIE_LANE-1:0]wire~ 0 43331 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DEBUG_4 ~[PCIE_LANE-1:0]wire~ 0 43332 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DEBUG_5 ~[PCIE_LANE-1:0]wire~ 0 43333 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DEBUG_6 ~[PCIE_LANE-1:0]wire~ 0 43334 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DEBUG_7 ~[PCIE_LANE-1:0]wire~ 0 43335 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DEBUG_8 ~[PCIE_LANE-1:0]wire~ 0 43336 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int PIPE_DEBUG_9 ~[PCIE_LANE-1:0]wire~ 0 43337 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[31:0]wire~ 0 43338 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int PIPE_DEBUG ~[31:0]wire~ 0 43338 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE*8-1:0]wire~ 0 43340 (_array ~wire ((_range  369)))))
		(_port (_int PIPE_DMONITOROUT ~[PCIE_LANE*8-1:0]wire~ 0 43340 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int reset_n_reg1 ~reg 0 43345 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int reset_n_reg2 ~reg 0 43346 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int clk_pclk ~wire 0 43349 (_arch (_uni)))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int clk_rxusrclk ~wire 0 43350 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int clk_rxoutclk ~[PCIE_LANE-1:0]wire~ 0 43351 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int clk_dclk ~wire 0 43352 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int clk_mmcm_lock ~wire 0 43353 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_cpllreset ~wire 0 43356 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_cpllpd ~wire 0 43357 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_rxusrclk_reset ~wire 0 43358 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_dclk_reset ~wire 0 43359 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_gtreset ~wire 0 43360 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_userrdy ~wire 0 43361 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_txsync_start ~wire 0 43362 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_idle ~wire 0 43363 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[4:0]wire~ 0 43364 (_array ~wire ((_dto i 4 i 0)))))
		(_sig (_int rst_fsm ~[4:0]wire~ 0 43364 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qrst_ovrd ~wire 0 43367 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qrst_drp_start ~wire 0 43368 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qrst_qpllreset ~wire 0 43369 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qrst_qpllpd ~wire 0 43370 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qrst_idle ~wire 0 43371 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[3:0]wire~ 0 43372 (_array ~wire ((_dto i 3 i 0)))))
		(_sig (_int qrst_fsm ~[3:0]wire~ 0 43372 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_resetovrd ~[PCIE_LANE-1:0]wire~ 0 43375 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_txpmareset ~[PCIE_LANE-1:0]wire~ 0 43376 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_rxpmareset ~[PCIE_LANE-1:0]wire~ 0 43377 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_rxcdrreset ~[PCIE_LANE-1:0]wire~ 0 43378 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_rxcdrfreqreset ~[PCIE_LANE-1:0]wire~ 0 43379 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_rxdfelpmreset ~[PCIE_LANE-1:0]wire~ 0 43380 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_eyescanreset ~[PCIE_LANE-1:0]wire~ 0 43381 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_txpcsreset ~[PCIE_LANE-1:0]wire~ 0 43382 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_rxpcsreset ~[PCIE_LANE-1:0]wire~ 0 43383 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_rxbufreset ~[PCIE_LANE-1:0]wire~ 0 43384 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_resetovrd_done ~[PCIE_LANE-1:0]wire~ 0 43385 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_active_lane ~[PCIE_LANE-1:0]wire~ 0 43386 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_resetdone ~[PCIE_LANE-1:0]wire~ 0 43387 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_rxcdrlock ~[PCIE_LANE-1:0]wire~ 0 43388 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_cpllpd ~[PCIE_LANE-1:0]wire~ 0 43391 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_qpllpd ~[PCIE_LANE-1:0]wire~ 0 43392 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_cpllreset ~[PCIE_LANE-1:0]wire~ 0 43393 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_qpllreset ~[PCIE_LANE-1:0]wire~ 0 43394 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_txpmareset ~[PCIE_LANE-1:0]wire~ 0 43395 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_rxpmareset ~[PCIE_LANE-1:0]wire~ 0 43396 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_sysclksel ~[PCIE_LANE*2-1:0]wire~ 0 43397 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_drp_start ~[PCIE_LANE-1:0]wire~ 0 43398 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_pclk_sel ~[PCIE_LANE-1:0]wire~ 0 43399 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_gen3 ~[PCIE_LANE-1:0]wire~ 0 43400 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_rate ~[PCIE_LANE*3-1:0]wire~ 0 43401 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_resetovrd_start ~[PCIE_LANE-1:0]wire~ 0 43402 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_txsync_start ~[PCIE_LANE-1:0]wire~ 0 43403 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_done ~[PCIE_LANE-1:0]wire~ 0 43404 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_rxsync_start ~[PCIE_LANE-1:0]wire~ 0 43405 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_rxsync ~[PCIE_LANE-1:0]wire~ 0 43406 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_idle ~[PCIE_LANE-1:0]wire~ 0 43407 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rate_fsm ~[PCIE_LANE*24-1:0]wire~ 0 43408 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_txphdlyreset ~[PCIE_LANE-1:0]wire~ 0 43411 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_txphalign ~[PCIE_LANE-1:0]wire~ 0 43412 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_txphalignen ~[PCIE_LANE-1:0]wire~ 0 43413 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_txphinit ~[PCIE_LANE-1:0]wire~ 0 43414 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_txdlybypass ~[PCIE_LANE-1:0]wire~ 0 43415 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_txdlysreset ~[PCIE_LANE-1:0]wire~ 0 43416 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_txdlyen ~[PCIE_LANE-1:0]wire~ 0 43417 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_txsync_done ~[PCIE_LANE-1:0]wire~ 0 43418 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_fsm_tx ~[PCIE_LANE*6-1:0]wire~ 0 43419 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_rxphalign ~[PCIE_LANE-1:0]wire~ 0 43421 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_rxphalignen ~[PCIE_LANE-1:0]wire~ 0 43422 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_rxdlybypass ~[PCIE_LANE-1:0]wire~ 0 43423 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_rxdlysreset ~[PCIE_LANE-1:0]wire~ 0 43424 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_rxdlyen ~[PCIE_LANE-1:0]wire~ 0 43425 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_rxddien ~[PCIE_LANE-1:0]wire~ 0 43426 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_rxsync_done ~[PCIE_LANE-1:0]wire~ 0 43427 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_rxsync_donem ~[PCIE_LANE-1:0]wire~ 0 43428 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sync_fsm_rx ~[PCIE_LANE*7-1:0]wire~ 0 43429 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int txdlysresetdone ~[PCIE_LANE-1:0]wire~ 0 43431 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int txphaligndone ~[PCIE_LANE-1:0]wire~ 0 43432 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxdlysresetdone ~[PCIE_LANE-1:0]wire~ 0 43433 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxphaligndone_s ~[PCIE_LANE-1:0]wire~ 0 43434 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int txsyncallin ~wire 0 43436 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxsyncallin ~wire 0 43437 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[PCIE_LANE*9-1:0]wire~ 0 43440 (_array ~wire ((_range  370)))))
		(_sig (_int drp_addr ~[PCIE_LANE*9-1:0]wire~ 0 43440 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int drp_en ~[PCIE_LANE-1:0]wire~ 0 43441 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[PCIE_LANE*16-1:0]wire~ 0 43442 (_array ~wire ((_range  371)))))
		(_sig (_int drp_di ~[PCIE_LANE*16-1:0]wire~ 0 43442 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int drp_we ~[PCIE_LANE-1:0]wire~ 0 43443 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int drp_done ~[PCIE_LANE-1:0]wire~ 0 43444 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int drp_fsm ~[PCIE_LANE*3-1:0]wire~ 0 43445 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int eq_txeq_deemph ~[PCIE_LANE-1:0]wire~ 0 43448 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int eq_txeq_precursor ~[PCIE_LANE*5-1:0]wire~ 0 43449 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int eq_txeq_maincursor ~[PCIE_LANE*7-1:0]wire~ 0 43450 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int eq_txeq_postcursor ~[PCIE_LANE*5-1:0]wire~ 0 43451 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[{{PCIE_LANE-1>>2}+1}*8-1:0]wire~ 0 43454 (_array ~wire ((_range  372)))))
		(_sig (_int qdrp_addr ~[{{PCIE_LANE-1>>2}+1}*8-1:0]wire~ 0 43454 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdrp_en ~[PCIE_LANE-1>>2:0]wire~ 0 43455 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[{{PCIE_LANE-1>>2}+1}*16-1:0]wire~ 0 43456 (_array ~wire ((_range  373)))))
		(_sig (_int qdrp_di ~[{{PCIE_LANE-1>>2}+1}*16-1:0]wire~ 0 43456 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdrp_we ~[PCIE_LANE-1>>2:0]wire~ 0 43457 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdrp_done ~[PCIE_LANE-1>>2:0]wire~ 0 43458 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[{{PCIE_LANE-1>>2}+1}*6-1:0]wire~ 0 43459 (_array ~wire ((_range  374)))))
		(_sig (_int qdrp_crscode ~[{{PCIE_LANE-1>>2}+1}*6-1:0]wire~ 0 43459 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qdrp_fsm ~[{{PCIE_LANE-1>>2}+1}*7-1:0]wire~ 0 43460 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qpll_qplloutclk ~[PCIE_LANE-1>>2:0]wire~ 0 43463 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qpll_qplloutrefclk ~[PCIE_LANE-1>>2:0]wire~ 0 43464 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qpll_qplllock ~[PCIE_LANE-1>>2:0]wire~ 0 43465 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qpll_do ~[{{PCIE_LANE-1>>2}+1}*16-1:0]wire~ 0 43466 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int qpll_rdy ~[PCIE_LANE-1>>2:0]wire~ 0 43467 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_txoutclk ~[PCIE_LANE-1:0]wire~ 0 43470 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxoutclk ~[PCIE_LANE-1:0]wire~ 0 43471 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_cplllock ~[PCIE_LANE-1:0]wire~ 0 43472 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxcdrlock ~[PCIE_LANE-1:0]wire~ 0 43473 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_txresetdone ~[PCIE_LANE-1:0]wire~ 0 43474 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxresetdone ~[PCIE_LANE-1:0]wire~ 0 43475 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxvalid ~[PCIE_LANE-1:0]wire~ 0 43476 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_phystatus ~[PCIE_LANE-1:0]wire~ 0 43477 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxstatus ~[PCIE_LANE*3-1:0]wire~ 0 43478 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxbufstatus ~[PCIE_LANE*3-1:0]wire~ 0 43479 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxelecidle ~[PCIE_LANE-1:0]wire~ 0 43480 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_txratedone ~[PCIE_LANE-1:0]wire~ 0 43481 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxratedone ~[PCIE_LANE-1:0]wire~ 0 43482 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_do ~[PCIE_LANE*16-1:0]wire~ 0 43483 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rdy ~[PCIE_LANE-1:0]wire~ 0 43484 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_txphinitdone ~[PCIE_LANE-1:0]wire~ 0 43485 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_txdlysresetdone ~[PCIE_LANE-1:0]wire~ 0 43486 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_txphaligndone ~[PCIE_LANE-1:0]wire~ 0 43487 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxdlysresetdone ~[PCIE_LANE-1:0]wire~ 0 43488 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[PCIE_LANE:0]wire~ 0 43489 (_array ~wire ((_range  375)))))
		(_sig (_int gt_rxphaligndone ~[PCIE_LANE:0]wire~ 0 43489 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_txsyncout ~[PCIE_LANE-1:0]wire~ 0 43490 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_txsyncdone ~[PCIE_LANE-1:0]wire~ 0 43491 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxsyncout ~[PCIE_LANE-1:0]wire~ 0 43492 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxsyncdone ~[PCIE_LANE-1:0]wire~ 0 43493 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxcommadet ~[PCIE_LANE-1:0]wire~ 0 43494 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxchariscomma ~[PCIE_LANE*4-1:0]wire~ 0 43495 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxbyteisaligned ~[PCIE_LANE-1:0]wire~ 0 43496 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxbyterealign ~[PCIE_LANE-1:0]wire~ 0 43497 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[4:0]wire~[PCIE_LANE:0]~ 0 43498 (_array ~wire ((_range  376)(_dto i 4 i 0)))))
		(_sig (_int gt_rxchbondi ~[4:0]wire~[PCIE_LANE:0]~ 0 43498 (_arch (_uni ))) (_net memory scalared)(_flags1))
		(_sig (_int gt_rxchbondlevel ~[PCIE_LANE*3-1:0]wire~ 0 43499 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_rxchbondo ~[4:0]wire~[PCIE_LANE:0]~ 0 43500 (_arch (_uni ))) (_net memory scalared)(_flags1))
		(_sig (_int rxchbonden ~[PCIE_LANE-1:0]wire~ 0 43502 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxchbondmaster ~[PCIE_LANE-1:0]wire~ 0 43503 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxchbondslave ~[PCIE_LANE-1:0]wire~ 0 43504 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#43516_0@ (_arch 0 0 43516 (_prcs 0(_ass)(_simple)(_trgt(227(0)))
			)))
			(@ASSIGN#43517_1@ (_arch 1 0 43517 (_prcs 1(_ass)(_simple)(_trgt(216(_index 377)))
			)))
			(@ASSIGN#43518,44414_2@ (_arch 2 0 43518 (_prcs 2(_ass)(_simple)(_trgt(173)(89))(_sens(214))
			)))
			(@ASSIGN#43519_3@ (_arch 3 0 43519 (_prcs 3(_ass)(_simple)(_trgt(174))(_sens(216))
			)))
			(@ALWAYS#43524_4@ (_arch 4 0 43524 (_prcs 4(_trgt(97)(98))(_read(99)(1)(97))
				(_need_init)
			)))
			(@ASSIGN#44376,44377,44419_5@ (_arch 5 0 44376 (_prcs 5(_ass)(_simple)(_trgt(27)(28)(94))
			)))
			(@ASSIGN#44378_6@ (_arch 6 0 44378 (_prcs 7(_ass)(_simple)(_trgt(38))(_sens(207))
			)))
			(@ASSIGN#44379_7@ (_arch 7 0 44379 (_prcs 8(_ass)(_simple)(_trgt(39))(_sens(205))
			)))
			(@ASSIGN#44380_8@ (_arch 8 0 44380 (_prcs 9(_ass)(_simple)(_trgt(40))(_sens(206))
			)))
			(@ASSIGN#44382_9@ (_arch 9 0 44382 (_prcs 10(_ass)(_simple)(_trgt(42))(_sens(199))
			)))
			(@ASSIGN#44383_10@ (_arch 10 0 44383 (_prcs 11(_ass)(_simple)(_trgt(43))(_sens(194))
			)))
			(@ASSIGN#44384_11@ (_arch 11 0 44384 (_prcs 12(_ass)(_alias ((PIPE_PCLK)(clk_pclk)))(_simple)(_trgt(2))(_sens(99))
			)))
			(@ASSIGN#44385_12@ (_arch 12 0 44385 (_prcs 13(_ass)(_alias ((PIPE_PCLK_LOCK)(clk_mmcm_lock)))(_simple)(_trgt(44))(_sens(103))
			)))
			(@ASSIGN#44386_13@ (_arch 13 0 44386 (_prcs 14(_ass)(_simple)(_trgt(45))(_sens(132))
			)))
			(@ASSIGN#44387_14@ (_arch 14 0 44387 (_prcs 15(_ass)(_alias ((PIPE_RXUSRCLK)(clk_rxusrclk)))(_simple)(_trgt(48))(_sens(100))
			)))
			(@ASSIGN#44388_15@ (_arch 15 0 44388 (_prcs 16(_ass)(_simple)(_trgt(49))(_sens(101))
			)))
			(@ASSIGN#44389_16@ (_arch 16 0 44389 (_prcs 17(_ass)(_simple)(_trgt(50))(_sens(158))
			)))
			(@ASSIGN#44390_17@ (_arch 17 0 44390 (_prcs 18(_ass)(_simple)(_trgt(51))(_sens(166))
			)))
			(@ASSIGN#44391_18@ (_arch 18 0 44391 (_prcs 19(_ass)(_simple)(_trgt(54))(_sens(130))
			)))
			(@ASSIGN#44393_19@ (_arch 19 0 44393 (_prcs 20(_ass)(_alias ((PIPE_TXOUTCLK_OUT)(gt_txoutclk(0))))(_simple)(_trgt(62))(_sens(197(0)))
			)))
			(@ASSIGN#44394_20@ (_arch 20 0 44394 (_prcs 21(_ass)(_simple)(_trgt(63))(_sens(198))
			)))
			(@ASSIGN#44395_21@ (_arch 21 0 44395 (_prcs 22(_ass)(_simple)(_trgt(64))(_sens(141))
			)))
			(@ASSIGN#44396_22@ (_arch 22 0 44396 (_prcs 23(_ass)(_alias ((PIPE_GEN3_OUT)(rate_gen3(0))))(_simple)(_trgt(65))(_sens(142(0)))
			)))
			(@ASSIGN#44398_23@ (_arch 23 0 44398 (_prcs 24(_ass)(_simple)(_trgt(73))(_sens(112))
			)))
			(@ASSIGN#44399_24@ (_arch 24 0 44399 (_prcs 25(_ass)(_simple)(_trgt(74))(_sens(118))
			)))
			(@ASSIGN#44400_25@ (_arch 25 0 44400 (_prcs 26(_ass)(_simple)(_trgt(75))(_sens(150))
			)))
			(@ASSIGN#44401_26@ (_arch 26 0 44401 (_prcs 27(_ass)(_simple)(_trgt(76))(_sens(159))
			)))
			(@ASSIGN#44402_27@ (_arch 27 0 44402 (_prcs 28(_ass)(_simple)(_trgt(77))(_sens(168))
			)))
			(@ASSIGN#44403_28@ (_arch 28 0 44403 (_prcs 29(_ass)(_simple)(_trgt(78))(_sens(180))
			)))
			(@ASSIGN#44404_29@ (_arch 29 0 44404 (_prcs 30(_ass)(_simple)(_trgt(81))(_sens(191))
			)))
			(@ASSIGN#44406_30@ (_arch 30 0 44406 (_prcs 31(_ass)(_alias ((PIPE_RST_IDLE)(rst_idle)))(_simple)(_trgt(82))(_sens(111))
			)))
			(@ASSIGN#44407_31@ (_arch 31 0 44407 (_prcs 32(_ass)(_alias ((PIPE_QRST_IDLE)(qrst_idle)))(_simple)(_trgt(83))(_sens(117))
			)))
			(@ASSIGN#44408_32@ (_arch 32 0 44408 (_prcs 33(_ass)(_alias ((PIPE_RATE_IDLE)(rate_idle)))(_simple)(_trgt(84))(_sens(149))
			)))
			(@ASSIGN#44410_33@ (_arch 33 0 44410 (_prcs 34(_ass)(_simple)(_trgt(85))(_sens(201))
			)))
			(@ASSIGN#44411_34@ (_arch 34 0 44411 (_prcs 35(_ass)(_simple)(_trgt(86))(_sens(202))
			)))
			(@ASSIGN#44412_35@ (_arch 35 0 44412 (_prcs 36(_ass)(_simple)(_trgt(87))(_sens(204))
			)))
			(@ASSIGN#44413_36@ (_arch 36 0 44413 (_prcs 37(_ass)(_simple)(_trgt(88))(_sens(203))
			)))
			(@ASSIGN#44415_37@ (_arch 37 0 44415 (_prcs 39(_ass)(_simple)(_trgt(90))(_sens(216(_range 378)))
			)))
			(@ASSIGN#44416_38@ (_arch 38 0 44416 (_prcs 40(_ass)(_simple)(_trgt(91))(_sens(221))
			)))
			(@ASSIGN#44417_39@ (_arch 39 0 44417 (_prcs 41(_ass)(_simple)(_trgt(92))(_sens(223))
			)))
			(@ASSIGN#44418_40@ (_arch 40 0 44418 (_prcs 42(_ass)(_simple)(_trgt(93))(_sens(224))
			)))
			(@ASSIGN#44421_41@ (_arch 41 0 44421 (_prcs 44(_ass)(_simple)(_trgt(95(d_5_0)))(_sens(190(d_5_0)))
			)))
			(@ASSIGN#44422_42@ (_arch 42 0 44422 (_prcs 45(_ass)(_simple)(_trgt(95(6)))(_sens(115))
			)))
			(@ASSIGN#44423_43@ (_arch 43 0 44423 (_prcs 46(_ass)(_simple)(_trgt(95(7)))(_sens(116))
			)))
			(@ASSIGN#44424_44@ (_arch 44 0 44424 (_prcs 47(_ass)(_simple)(_trgt(95(8)))(_sens(104))
			)))
			(@ASSIGN#44425_45@ (_arch 45 0 44425 (_prcs 48(_ass)(_simple)(_trgt(95(9)))(_sens(105))
			)))
			(@ASSIGN#44426_46@ (_arch 46 0 44426 (_prcs 49(_ass)(_simple)(_trgt(95(d_31_10)))
			)))
			(@INTERNAL#0_47@ (_int 47 0 0 0 (_prcs 50 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate pipe_clock_int 0 43547 (_vif  (_code 178))
	  (_object
	  	(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst pipe_clock_i 0 43549 (_ent . axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_clock_ies)
	  	(_gen
	  		((PCIE_USE_MODE) (PCIE_USE_MODE))
	  		((PCIE_ASYNC_EN) (PCIE_ASYNC_EN))
	  		((PCIE_TXBUF_EN) (PCIE_TXBUF_EN))
	  		((PCIE_LANE) (PCIE_LANE))
	  		((PCIE_LINK_SPEED) (PCIE_LINK_SPEED))
	  		((PCIE_REFCLK_FREQ) (PCIE_REFCLK_FREQ))
	  		((PCIE_USERCLK1_FREQ) (PCIE_USERCLK1_FREQ))
	  		((PCIE_USERCLK2_FREQ) (PCIE_USERCLK2_FREQ))
	  		((PCIE_DEBUG_MODE) (PCIE_DEBUG_MODE))
	  	)
	  	(_port
	  		((CLK_CLK) (PIPE_CLK))
	  		((CLK_TXOUTCLK) (gt_txoutclk(0)))
	  		((CLK_RXOUTCLK_IN) (gt_rxoutclk))
	  		((CLK_RST_N) (\1 \))
	  		((CLK_PCLK_SEL) (rate_pclk_sel))
	  		((CLK_GEN3) (rate_gen3(0)))
	  		((CLK_PCLK) (clk_pclk))
	  		((CLK_RXUSRCLK) (clk_rxusrclk))
	  		((CLK_RXOUTCLK_OUT) (clk_rxoutclk))
	  		((CLK_DCLK) (clk_dclk))
	  		((CLK_USERCLK1) (PIPE_USERCLK1))
	  		((CLK_USERCLK2) (PIPE_USERCLK2))
	  		((CLK_MMCM_LOCK) (clk_mmcm_lock))
	  	)
	  )
	)
	(_generate pipe_clock_int_disable 0 43590 (_vif  (_code 179))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#43591_48@ (_arch 48 0 43591 (_prcs 0(_ass)(_simple)(_trgt(99))(_sens(55))
	  		)))
	  		(@ASSIGN#43592_49@ (_arch 49 0 43592 (_prcs 1(_ass)(_simple)(_trgt(100))(_sens(56))
	  		)))
	  		(@ASSIGN#43593_50@ (_arch 50 0 43593 (_prcs 2(_ass)(_simple)(_trgt(101))(_sens(57))
	  		)))
	  		(@ASSIGN#43594_51@ (_arch 51 0 43594 (_prcs 3(_ass)(_simple)(_trgt(102))(_sens(58))
	  		)))
	  		(@ASSIGN#43595_52@ (_arch 52 0 43595 (_prcs 4(_ass)(_alias ((PIPE_USERCLK1)(PIPE_USERCLK1_IN)))(_simple)(_trgt(46))(_sens(59))
	  		)))
	  		(@ASSIGN#43596_53@ (_arch 53 0 43596 (_prcs 5(_ass)(_alias ((PIPE_USERCLK2)(PIPE_USERCLK2_IN)))(_simple)(_trgt(47))(_sens(60))
	  		)))
	  		(@ASSIGN#43597_54@ (_arch 54 0 43597 (_prcs 6(_ass)(_simple)(_trgt(103))(_sens(61))
	  		)))
	  		(@INTERNAL#0_55@ (_int 55 0 0 0 (_prcs 7 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst pipe_reset_i 0 43605 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_reset)
		(_gen
			((PCIE_PLL_SEL) (PCIE_PLL_SEL))
			((PCIE_POWER_SAVING) (PCIE_POWER_SAVING))
			((PCIE_TXBUF_EN) (PCIE_TXBUF_EN))
			((PCIE_LANE) (PCIE_LANE))
		)
		(_port
			((RST_CLK) (clk_pclk))
			((RST_RXUSRCLK) (clk_rxusrclk))
			((RST_DCLK) (clk_dclk))
			((RST_RST_N) (reset_n_reg2))
			((RST_CPLLLOCK) (gt_cplllock))
			((RST_QPLL_IDLE) (qrst_idle))
			((RST_RATE_IDLE) (rate_idle))
			((RST_RXCDRLOCK) (user_rxcdrlock))
			((RST_MMCM_LOCK) (clk_mmcm_lock))
			((RST_RESETDONE) (user_resetdone))
			((RST_PHYSTATUS) (gt_phystatus))
			((RST_TXSYNC_DONE) (sync_txsync_done))
			((RST_CPLLRESET) (rst_cpllreset))
			((RST_CPLLPD) (rst_cpllpd))
			((RST_RXUSRCLK_RESET) (rst_rxusrclk_reset))
			((RST_DCLK_RESET) (rst_dclk_reset))
			((RST_GTRESET) (rst_gtreset))
			((RST_USERRDY) (rst_userrdy))
			((RST_TXSYNC_START) (rst_txsync_start))
			((RST_IDLE) (rst_idle))
			((RST_FSM) (rst_fsm))
			((RST_DRP_DONE) (_open))
			((RST_RXPMARESETDONE) (_open))
			((RST_DRP_START) (_open))
			((RST_DRP_X16X20_MODE) (_open))
			((RST_DRP_X16) (_open))
		)
	)
	(_generate qpll_reset 0 43651 (_vif  (_code 180))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst qpll_reset_i 0 43653 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_qpll_reset)
	  	(_gen
	  		((PCIE_PLL_SEL) (PCIE_PLL_SEL))
	  		((PCIE_POWER_SAVING) (PCIE_POWER_SAVING))
	  		((PCIE_LANE) (PCIE_LANE))
	  	)
	  	(_port
	  		((QRST_CLK) (clk_pclk))
	  		((QRST_RST_N) (reset_n_reg2))
	  		((QRST_MMCM_LOCK) (clk_mmcm_lock))
	  		((QRST_CPLLLOCK) (gt_cplllock))
	  		((QRST_DRP_DONE) (qdrp_done))
	  		((QRST_QPLLLOCK) (qpll_qplllock))
	  		((QRST_RATE) (PIPE_RATE))
	  		((QRST_QPLLRESET_IN) (rate_qpllreset))
	  		((QRST_QPLLPD_IN) (rate_qpllpd))
	  		((QRST_OVRD) (qrst_ovrd))
	  		((QRST_DRP_START) (qrst_drp_start))
	  		((QRST_QPLLRESET_OUT) (qrst_qpllreset))
	  		((QRST_QPLLPD_OUT) (qrst_qpllpd))
	  		((QRST_IDLE) (qrst_idle))
	  		((QRST_FSM) (qrst_fsm))
	  	)
	  )
	)
	(_generate qpll_reset_disable 0 43690 (_vif  (_code 181))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#43691,43692,43693,43694,43695,43696_56@ (_arch 56 0 43691 (_prcs 0(_ass)(_simple)(_trgt(113)(114)(115)(116)(117)(118))
	  		)))
	  		(@INTERNAL#0_57@ (_int 57 0 0 0 (_prcs 6 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate pipe_lane 0 43704 (_vfor  (_code 182) (_code 183) (_code 184))
	  (_generate pipe_eq 0 43928 (_vif  (_code 185))
	    (_object
	    	(_sig (_int \10 \ ~wire -1 43937 (_int (_uni)))(_net)(_flags2))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@INTERNAL#43937_76@ (_int 76 0 43937 (_prcs 0(_ass)(_alias ((\10 \)(rst_cpllreset)))(_simple)(_trgt(249))(_sens(104))
	    		)))
	    		(@INTERNAL#0_77@ (_int 77 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst pipe_eq_i 0 43931 (_ent . axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_eq_ies)
	    	(_port
	    		((EQ_CLK) (clk_pclk))
	    		((EQ_RST_N) (\10 \))
	    		((EQ_GEN3) (rate_gen3(_index 186)))
	    		((EQ_TXEQ_CONTROL) (PIPE_TXEQ_CONTROL(_range 187)))
	    		((EQ_TXEQ_PRESET) (PIPE_TXEQ_PRESET(_range 188)))
	    		((EQ_TXEQ_PRESET_DEFAULT) (PIPE_TXEQ_PRESET_DEFAULT(_range 189)))
	    		((EQ_TXEQ_DEEMPH_IN) (PIPE_TXDEEMPH(_range 190)))
	    		((EQ_RXEQ_CONTROL) (PIPE_RXEQ_CONTROL(_range 191)))
	    		((EQ_RXEQ_PRESET) (PIPE_RXEQ_PRESET(_range 192)))
	    		((EQ_RXEQ_LFFS) (PIPE_RXEQ_LFFS(_range 193)))
	    		((EQ_RXEQ_TXPRESET) (PIPE_RXEQ_TXPRESET(_range 194)))
	    		((EQ_TXEQ_DEEMPH) (eq_txeq_deemph(_index 195)))
	    		((EQ_TXEQ_PRECURSOR) (eq_txeq_precursor(_range 196)))
	    		((EQ_TXEQ_MAINCURSOR) (eq_txeq_maincursor(_range 197)))
	    		((EQ_TXEQ_POSTCURSOR) (eq_txeq_postcursor(_range 198)))
	    		((EQ_TXEQ_DEEMPH_OUT) (PIPE_TXEQ_DEEMPH(_range 199)))
	    		((EQ_TXEQ_DONE) (PIPE_TXEQ_DONE(_index 200)))
	    		((EQ_TXEQ_FSM) (PIPE_TXEQ_FSM(_range 201)))
	    		((EQ_RXEQ_NEW_TXCOEFF) (PIPE_RXEQ_NEW_TXCOEFF(_range 202)))
	    		((EQ_RXEQ_LFFS_SEL) (PIPE_RXEQ_LFFS_SEL(_index 203)))
	    		((EQ_RXEQ_ADAPT_DONE) (PIPE_RXEQ_ADAPT_DONE(_index 204)))
	    		((EQ_RXEQ_DONE) (PIPE_RXEQ_DONE(_index 205)))
	    		((EQ_RXEQ_FSM) (PIPE_RXEQ_FSM(_range 206)))
	    	)
	    )
	  )
	  (_generate pipe_eq_disable 0 43972 (_vif  (_code 207))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#43973_78@ (_arch 78 0 43973 (_prcs 0(_ass)(_simple)(_trgt(181(_index 147)))
	    		)))
	    		(@ASSIGN#43974_79@ (_arch 79 0 43974 (_prcs 1(_ass)(_simple)(_trgt(182(_range 148)))
	    		)))
	    		(@ASSIGN#43975_80@ (_arch 80 0 43975 (_prcs 2(_ass)(_simple)(_trgt(183(_range 149)))
	    		)))
	    		(@ASSIGN#43976_81@ (_arch 81 0 43976 (_prcs 3(_ass)(_simple)(_trgt(184(_range 150)))
	    		)))
	    		(@ASSIGN#43977_82@ (_arch 82 0 43977 (_prcs 4(_ass)(_simple)(_trgt(29(_range 151)))
	    		)))
	    		(@ASSIGN#43978_83@ (_arch 83 0 43978 (_prcs 5(_ass)(_simple)(_trgt(30(_index 152)))
	    		)))
	    		(@ASSIGN#43979_84@ (_arch 84 0 43979 (_prcs 6(_ass)(_simple)(_trgt(79(_range 153)))
	    		)))
	    		(@ASSIGN#43981_85@ (_arch 85 0 43981 (_prcs 7(_ass)(_simple)(_trgt(31(_range 154)))
	    		)))
	    		(@ASSIGN#43982_86@ (_arch 86 0 43982 (_prcs 8(_ass)(_simple)(_trgt(32(_index 155)))
	    		)))
	    		(@ASSIGN#43983_87@ (_arch 87 0 43983 (_prcs 9(_ass)(_simple)(_trgt(33(_index 156)))
	    		)))
	    		(@ASSIGN#43984_88@ (_arch 88 0 43984 (_prcs 10(_ass)(_simple)(_trgt(34(_index 157)))
	    		)))
	    		(@ASSIGN#43985_89@ (_arch 89 0 43985 (_prcs 11(_ass)(_simple)(_trgt(80(_range 158)))
	    		)))
	    		(@INTERNAL#0_90@ (_int 90 0 0 0 (_prcs 12 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate pipe_quad 0 43993 (_vif  (_code 208))
	    (_generate pipe_common 0 43997 (_vif  (_code 209))
	      (_object
	      	(_sig (_int \11 \ ~wire -1 44012 (_int (_uni)))(_net)(_flags2))
	      	(_sig (_int \12 \ ~wire -1 44014 (_int (_uni)))(_net)(_flags2))
	      	(_sig (_int \13 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	      	(_subprogram

	      	)
	      	(_prcs
	      		(@INTERNAL#44012_91@ (_int 91 0 44012 (_prcs 0(_ass)(_alias ((\11 \)(rst_dclk_reset)))(_simple)(_trgt(250))(_sens(107))
	      		)))
	      		(@INTERNAL#44014_92@ (_int 92 0 44014 (_prcs 1(_ass)(_alias ((\12 \)(rate_gen3)))(_simple)(_trgt(251))(_sens(142))
	      		)))
	      		(@INTERNAL#0_93@ (_int 93 0 0 0 (_prcs 2 (_virtual))))
	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	      (_inst qpll_drp_i 0 44000 (_ent . axi_pcie_v2_9_2_pcie_7x_v1_6_qpll_drp_ies)
	      	(_gen
	      		((PCIE_PLL_SEL) (PCIE_PLL_SEL))
	      		((PCIE_REFCLK_FREQ) (PCIE_REFCLK_FREQ))
	      	)
	      	(_port
	      		((DRP_CLK) (clk_dclk))
	      		((DRP_RST_N) (\11 \))
	      		((DRP_OVRD) (qrst_ovrd))
	      		((DRP_GEN3) (\12 \))
	      		((DRP_START) (qrst_drp_start))
	      		((DRP_DO) (qpll_do(_range 210)))
	      		((DRP_RDY) (qpll_rdy(_index 211)))
	      		((DRP_ADDR) (qdrp_addr(_range 212)))
	      		((DRP_EN) (qdrp_en(_index 213)))
	      		((DRP_DI) (qdrp_di(_range 214)))
	      		((DRP_WE) (qdrp_we(_index 215)))
	      		((DRP_DONE) (qdrp_done(_index 216)))
	      		((DRP_CRSCODE) (qdrp_crscode(_range 217)))
	      		((DRP_FSM) (qdrp_fsm(_range 218)))
	      	)
	      )
	      (_inst qpll_wrapper_i 0 44033 (_ent . axi_pcie_v2_9_2_pcie_7x_v1_6_qpll_wrapper_ies)
	      	(_gen
	      		((PCIE_SIM_MODE) (PCIE_SIM_MODE))
	      		((PCIE_GT_DEVICE) (PCIE_GT_DEVICE))
	      		((PCIE_USE_MODE) (PCIE_USE_MODE))
	      		((PCIE_PLL_SEL) (PCIE_PLL_SEL))
	      		((PCIE_REFCLK_FREQ) (PCIE_REFCLK_FREQ))
	      	)
	      	(_port
	      		((QPLL_GTGREFCLK) (PIPE_CLK))
	      		((QPLL_QPLLLOCKDETCLK) (\13 \))
	      		((QPLL_QPLLOUTCLK) (qpll_qplloutclk(_index 219)))
	      		((QPLL_QPLLOUTREFCLK) (qpll_qplloutrefclk(_index 220)))
	      		((QPLL_QPLLLOCK) (qpll_qplllock(_index 221)))
	      		((QPLL_QPLLPD) (qrst_qpllpd))
	      		((QPLL_QPLLRESET) (qrst_qpllreset))
	      		((QPLL_DRPCLK) (clk_dclk))
	      		((QPLL_DRPADDR) (qdrp_addr(_range 212)))
	      		((QPLL_DRPEN) (qdrp_en(_index 213)))
	      		((QPLL_DRPDI) (qdrp_di(_range 214)))
	      		((QPLL_DRPWE) (qdrp_we(_index 215)))
	      		((QPLL_DRPDO) (qpll_do(_range 210)))
	      		((QPLL_DRPRDY) (qpll_rdy(_index 211)))
	      	)
	      )
	    )
	    (_generate pipe_common_disable 0 44075 (_vif  (_code 222))
	      (_object
	      	(_subprogram

	      	)
	      	(_prcs
	      		(@ASSIGN#44076_94@ (_arch 94 0 44076 (_prcs 0(_ass)(_simple)(_trgt(185(_range 159)))
	      		)))
	      		(@ASSIGN#44077_95@ (_arch 95 0 44077 (_prcs 1(_ass)(_simple)(_trgt(186(_index 160)))
	      		)))
	      		(@ASSIGN#44078_96@ (_arch 96 0 44078 (_prcs 2(_ass)(_simple)(_trgt(187(_range 161)))
	      		)))
	      		(@ASSIGN#44079_97@ (_arch 97 0 44079 (_prcs 3(_ass)(_simple)(_trgt(188(_index 162)))
	      		)))
	      		(@ASSIGN#44080_98@ (_arch 98 0 44080 (_prcs 4(_ass)(_simple)(_trgt(189(_index 163)))
	      		)))
	      		(@ASSIGN#44081_99@ (_arch 99 0 44081 (_prcs 5(_ass)(_simple)(_trgt(190(_range 164)))
	      		)))
	      		(@ASSIGN#44082_100@ (_arch 100 0 44082 (_prcs 6(_ass)(_simple)(_trgt(191(_range 165)))
	      		)))
	      		(@ASSIGN#44084_101@ (_arch 101 0 44084 (_prcs 7(_ass)(_simple)(_trgt(192(_index 166)))
	      		)))
	      		(@ASSIGN#44085_102@ (_arch 102 0 44085 (_prcs 8(_ass)(_simple)(_trgt(193(_index 167)))
	      		)))
	      		(@ASSIGN#44086_103@ (_arch 103 0 44086 (_prcs 9(_ass)(_simple)(_trgt(194(_index 168)))
	      		)))
	      		(@ASSIGN#44087_104@ (_arch 104 0 44087 (_prcs 10(_ass)(_simple)(_trgt(195(_range 169)))
	      		)))
	      		(@ASSIGN#44088_105@ (_arch 105 0 44088 (_prcs 11(_ass)(_simple)(_trgt(196(_index 170)))
	      		)))
	      		(@INTERNAL#0_106@ (_int 106 0 0 0 (_prcs 12 (_virtual))))
	      	)
	      )
	
	
	      (_defparam
	      )
	    )
	    (_object
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	  )
	  (_generate channel_bonding_a 0 44289 (_vif  (_code 223))
	    (_generate genblk1 0 44295 (_vif  (_code 224))
	      (_object
	      	(_subprogram

	      	)
	      	(_prcs
	      		(@ASSIGN#44296_107@ (_arch 107 0 44296 (_prcs 0(_ass)(_simple)(_trgt(225(0)))(_sens(227(0)))
	      		)))
	      		(@ASSIGN#44300_108@ (_arch 108 0 44300 (_prcs 1(_ass)(_simple)(_trgt(226(d_2_0)))
	      		)))
	      		(@INTERNAL#0_109@ (_int 109 0 0 0 (_prcs 2 (_virtual))))
	      	)
	      )
	
	
	      (_defparam
	      )
	    )
	    (_generate \*5addcondBlock \ 0 44304 (_vif  (_code 225) (_addcondblock))
	      (_block genblk1 0 44304
	        (_object
	          (_subprogram

	          )
	          (_prcs
	          	(@ASSIGN#44305_110@ (_arch 110 0 44305 (_prcs 0(_ass)(_simple)(_trgt(225(1)))(_sens(227(1)))
	          	)))
	          	(@ASSIGN#44308_111@ (_arch 111 0 44308 (_prcs 1(_ass)(_simple)(_trgt(226(d_5_3)))
	          	)))
	          	(@INTERNAL#0_112@ (_int 112 0 0 0 (_prcs 2 (_virtual))))
	          )
	        )
	
	
	        (_defparam
	        )
	      )
	      (_object
	      	(_subprogram

	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	    )
	    (_generate \*8addcondBlock \ 0 44312 (_vif  (_code 226) (_addcondblock))
	      (_block genblk1 0 44312
	        (_object
	          (_subprogram

	          )
	          (_prcs
	          	(@ASSIGN#44313_113@ (_arch 113 0 44313 (_prcs 0(_ass)(_simple)(_trgt(225(2)))(_sens(227(1)))
	          	)))
	          	(@ASSIGN#44316_114@ (_arch 114 0 44316 (_prcs 1(_ass)(_simple)(_trgt(226(d_8_6)))
	          	)))
	          	(@INTERNAL#0_115@ (_int 115 0 0 0 (_prcs 2 (_virtual))))
	          )
	        )
	
	
	        (_defparam
	        )
	      )
	      (_object
	      	(_subprogram

	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	    )
	    (_generate \*11addcondBlock \ 0 44320 (_vif  (_code 227) (_addcondblock))
	      (_block genblk1 0 44320
	        (_object
	          (_subprogram

	          )
	          (_prcs
	          	(@ASSIGN#44321_116@ (_arch 116 0 44321 (_prcs 0(_ass)(_simple)(_trgt(225(3)))(_sens(227(3)))
	          	)))
	          	(@ASSIGN#44323_117@ (_arch 117 0 44323 (_prcs 1(_ass)(_simple)(_trgt(226(d_11_9)))
	          	)))
	          	(@INTERNAL#0_118@ (_int 118 0 0 0 (_prcs 2 (_virtual))))
	          )
	        )
	
	
	        (_defparam
	        )
	      )
	      (_object
	      	(_subprogram

	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	    )
	    (_generate \*14addcondBlock \ 0 44327 (_vif  (_code 228) (_addcondblock))
	      (_block genblk1 0 44327
	        (_object
	          (_subprogram

	          )
	          (_prcs
	          	(@ASSIGN#44328_119@ (_arch 119 0 44328 (_prcs 0(_ass)(_simple)(_trgt(225(4)))(_sens(227(3)))
	          	)))
	          	(@ASSIGN#44330_120@ (_arch 120 0 44330 (_prcs 1(_ass)(_simple)(_trgt(226(d_14_12)))
	          	)))
	          	(@INTERNAL#0_121@ (_int 121 0 0 0 (_prcs 2 (_virtual))))
	          )
	        )
	
	
	        (_defparam
	        )
	      )
	      (_object
	      	(_subprogram

	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	    )
	    (_generate \*17addcondBlock \ 0 44334 (_vif  (_code 229) (_addcondblock))
	      (_block genblk1 0 44334
	        (_object
	          (_subprogram

	          )
	          (_prcs
	          	(@ASSIGN#44335_122@ (_arch 122 0 44335 (_prcs 0(_ass)(_simple)(_trgt(225(5)))(_sens(227(5)))
	          	)))
	          	(@ASSIGN#44336_123@ (_arch 123 0 44336 (_prcs 1(_ass)(_simple)(_trgt(226(d_17_15)))
	          	)))
	          	(@INTERNAL#0_124@ (_int 124 0 0 0 (_prcs 2 (_virtual))))
	          )
	        )
	
	
	        (_defparam
	        )
	      )
	      (_object
	      	(_subprogram

	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	    )
	    (_generate \*20addcondBlock \ 0 44340 (_vif  (_code 230) (_addcondblock))
	      (_block genblk1 0 44340
	        (_object
	          (_subprogram

	          )
	          (_prcs
	          	(@ASSIGN#44341_125@ (_arch 125 0 44341 (_prcs 0(_ass)(_simple)(_trgt(225(6)))(_sens(227(5)))
	          	)))
	          	(@ASSIGN#44342_126@ (_arch 126 0 44342 (_prcs 1(_ass)(_simple)(_trgt(226(d_20_18)))
	          	)))
	          	(@INTERNAL#0_127@ (_int 127 0 0 0 (_prcs 2 (_virtual))))
	          )
	        )
	
	
	        (_defparam
	        )
	      )
	      (_object
	      	(_subprogram

	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	    )
	    (_generate \*23addcondBlock \ 0 44346 (_vif  (_code 231) (_addcondblock))
	      (_block genblk1 0 44346
	        (_object
	          (_subprogram

	          )
	          (_prcs
	          	(@ASSIGN#44347_128@ (_arch 128 0 44347 (_prcs 0(_ass)(_simple)(_trgt(225(7)))(_sens(227(7)))
	          	)))
	          	(@ASSIGN#44348_129@ (_arch 129 0 44348 (_prcs 1(_ass)(_simple)(_trgt(226(d_23_21)))
	          	)))
	          	(@INTERNAL#0_130@ (_int 130 0 0 0 (_prcs 2 (_virtual))))
	          )
	        )
	
	
	        (_defparam
	        )
	      )
	      (_object
	      	(_subprogram

	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	    )
	    (_generate \*26addcondBlock \ 0 44352 (_vif  (_code 232) (_addcondblock))
	      (_block genblk1 0 44352
	        (_object
	          (_subprogram

	          )
	          (_prcs
	          	(@ASSIGN#44353_131@ (_arch 131 0 44353 (_prcs 0(_ass)(_simple)(_trgt(225(_index 174)))(_sens(227(7)))
	          	)))
	          	(@ASSIGN#44354_132@ (_arch 132 0 44354 (_prcs 1(_ass)(_simple)(_trgt(226(_range 175)))
	          	)))
	          	(@INTERNAL#0_133@ (_int 133 0 0 0 (_prcs 2 (_virtual))))
	          )
	        )
	
	
	        (_defparam
	        )
	      )
	      (_object
	      	(_subprogram

	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	    )
	    (_object
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	  )
	  (_generate channel_bonding_mode_b 0 44364 (_vif  (_code 233))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#44365_134@ (_arch 134 0 44365 (_prcs 0(_ass)(_simple)(_trgt(225(_index 176)))(_sens(227(_index 176))(227(0))(227(1)))
	    		)))
	    		(@ASSIGN#44366_135@ (_arch 135 0 44366 (_prcs 1(_ass)(_simple)(_trgt(226(_range 177)))
	    		)))
	    		(@INTERNAL#0_136@ (_int 136 0 0 0 (_prcs 2 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_type (_int ~vector~0 0 43511 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	  	(_gen (_int i ~vector~0 0 43511  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	  	(_sig (_int \2 \ ~wire -1 43721 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \3 \ ~wire -1 43722 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \4 \ ~wire -1 43721 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \5 \ ~wire -1 43721 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \6 \ ~wire -1 43838 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \7 \ ~wire -1 43845 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \8 \ ~wire -1 43846 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \9 \ ~wire -1 43906 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \14 \ ~wire -1 44120 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \15 \ ~wire -1 44140 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \16 \ ~wire -1 44141 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \17 \ ~wire -1 44147 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \18 \ ~wire -1 44148 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \19 \ ~wire -1 44120 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \20 \ ~wire -1 44120 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_virtual \22 \ 0 44264 (_uni ((227(_index 234))))))
	  	(_sig (_virtual \21 \ 0 44260 (_uni ((225(_index 235))))))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#43721,43721,43721_58@ (_arch 58 0 43721 (_prcs 0(_ass)(_alias ((\2 \)(rst_cpllreset)(\4 \)(rst_cpllreset)(\5 \)(rst_cpllreset)))(_simple)(_trgt(232)(234)(235))(_sens(104))
	  		)))
	  		(@INTERNAL#43722_59@ (_int 59 0 43722 (_prcs 1(_ass)(_alias ((\3 \)(rst_rxusrclk_reset)))(_simple)(_trgt(233))(_sens(106))
	  		)))
	  		(@ASSIGN#43838,44120,44120,44120_60@ (_arch 60 0 43838 (_prcs 4(_ass)(_simple)(_trgt(236)(240)(245)(246))
	  		)))
	  		(@INTERNAL#43845_61@ (_int 61 0 43845 (_prcs 5(_ass)(_simple)(_trgt(237))(_sens(145(_index 137))(110))
	  		)))
	  		(@INTERNAL#43846_62@ (_int 62 0 43846 (_prcs 6(_ass)(_alias ((\8 \)(gt_txphinitdone)))(_simple)(_trgt(238))(_sens(212))
	  		)))
	  		(@INTERNAL#43906_63@ (_int 63 0 43906 (_prcs 7(_ass)(_alias ((\9 \)(rst_dclk_reset)))(_simple)(_trgt(239))(_sens(107))
	  		)))
	  		(@INTERNAL#44140_64@ (_int 64 0 44140 (_prcs 9(_ass)(_simple)(_trgt(241))(_sens(105)(133(_index 138)))
	  		)))
	  		(@INTERNAL#44141_65@ (_int 65 0 44141 (_prcs 10(_ass)(_simple)(_trgt(242))(_sens(104)(135(_index 139)))
	  		)))
	  		(@INTERNAL#44147_66@ (_int 66 0 44147 (_prcs 11(_ass)(_simple)(_trgt(243))(_sens(120(_index 140))(137(_index 140)))
	  		)))
	  		(@INTERNAL#44148_67@ (_int 67 0 44148 (_prcs 12(_ass)(_simple)(_trgt(244))(_sens(121(_index 141))(138(_index 141)))
	  		)))
	  		(@ASSIGN#43882_68@ (_arch 68 0 43882 (_prcs 15(_ass)(_simple)(_trgt(169(_index 142)))(_sens(213(_index 142))(213))
	  		)))
	  		(@ASSIGN#43883_69@ (_arch 69 0 43883 (_prcs 16(_ass)(_simple)(_trgt(170(_index 143)))(_sens(214(_index 143))(214))
	  		)))
	  		(@ASSIGN#43884_70@ (_arch 70 0 43884 (_prcs 17(_ass)(_simple)(_trgt(171(_index 144)))(_sens(215(_index 144))(215))
	  		)))
	  		(@ASSIGN#43885_71@ (_arch 71 0 43885 (_prcs 18(_ass)(_simple)(_trgt(172(_index 145)))(_sens(216(_range 146)))
	  		)))
	  		(@ASSIGN#44282_72@ (_arch 72 0 44282 (_prcs 19(_ass)(_simple)(_trgt(228(_index 171)))(_sens(142(_index 171)))
	  		)))
	  		(@ASSIGN#44283_73@ (_arch 73 0 44283 (_prcs 20(_ass)(_simple)(_trgt(229(_index 172)))(_sens(142(_index 172)))
	  		)))
	  		(@ASSIGN#44284_74@ (_arch 74 0 44284 (_prcs 21(_ass)(_simple)(_trgt(230(_index 173)))(_sens(142(_index 173)))
	  		)))
	  		(@INTERNAL#0_75@ (_int 75 0 0 0 (_prcs 22 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst pipe_user_i 0 43709 (_ent . axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_user_ies)
	  	(_gen
	  		((PCIE_USE_MODE) (PCIE_USE_MODE))
	  	)
	  	(_port
	  		((USER_TXUSRCLK) (clk_pclk))
	  		((USER_RXUSRCLK) (clk_rxusrclk))
	  		((USER_RST_N) (\2 \))
	  		((USER_RXUSRCLK_RST_N) (\3 \))
	  		((USER_RESETOVRD_START) (rate_resetovrd_start(_index 236)))
	  		((USER_TXRESETDONE) (gt_txresetdone(_index 237)))
	  		((USER_RXRESETDONE) (gt_rxresetdone(_index 238)))
	  		((USER_TXELECIDLE) (PIPE_TXELECIDLE(_index 239)))
	  		((USER_TXCOMPLIANCE) (PIPE_TXCOMPLIANCE(_index 240)))
	  		((USER_RXCDRLOCK_IN) (gt_rxcdrlock(_index 241)))
	  		((USER_RXVALID_IN) (gt_rxvalid(_index 242)))
	  		((USER_RXSTATUS_IN) (gt_rxstatus(_index 243)))
	  		((USER_PHYSTATUS_IN) (gt_phystatus(_index 244)))
	  		((USER_RATE_DONE) (rate_done(_index 245)))
	  		((USER_RST_IDLE) (rst_idle))
	  		((USER_RATE_RXSYNC) (rate_rxsync(_index 246)))
	  		((USER_RATE_IDLE) (rate_idle(_index 247)))
	  		((USER_RATE_GEN3) (rate_gen3(_index 248)))
	  		((USER_RESETOVRD) (user_resetovrd(_index 249)))
	  		((USER_TXPMARESET) (user_txpmareset(_index 250)))
	  		((USER_RXPMARESET) (user_rxpmareset(_index 251)))
	  		((USER_RXCDRRESET) (user_rxcdrreset(_index 252)))
	  		((USER_RXCDRFREQRESET) (user_rxcdrfreqreset(_index 253)))
	  		((USER_RXDFELPMRESET) (user_rxdfelpmreset(_index 254)))
	  		((USER_EYESCANRESET) (user_eyescanreset(_index 255)))
	  		((USER_TXPCSRESET) (user_txpcsreset(_index 256)))
	  		((USER_RXPCSRESET) (user_rxpcsreset(_index 257)))
	  		((USER_RXBUFRESET) (user_rxbufreset(_index 258)))
	  		((USER_RESETOVRD_DONE) (user_resetovrd_done(_index 259)))
	  		((USER_RESETDONE) (user_resetdone(_index 260)))
	  		((USER_ACTIVE_LANE) (user_active_lane(_index 261)))
	  		((USER_RXCDRLOCK_OUT) (user_rxcdrlock(_index 262)))
	  		((USER_RXVALID_OUT) (PIPE_RXVALID(_index 263)))
	  		((USER_PHYSTATUS_OUT) (PIPE_PHYSTATUS(_index 264)))
	  		((USER_PHYSTATUS_RST) (PIPE_PHYSTATUS_RST(_index 265)))
	  		((USER_GEN3_RDY) (PIPE_GEN3_RDY(_index 266)))
	  	)
	  )
	  (_inst pipe_rate_i 0 43763 (_ent . axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_rate_ies)
	  	(_gen
	  		((PCIE_USE_MODE) (PCIE_USE_MODE))
	  		((PCIE_PLL_SEL) (PCIE_PLL_SEL))
	  		((PCIE_POWER_SAVING) (PCIE_POWER_SAVING))
	  		((PCIE_ASYNC_EN) (PCIE_ASYNC_EN))
	  		((PCIE_TXBUF_EN) (PCIE_TXBUF_EN))
	  		((PCIE_RXBUF_EN) (PCIE_RXBUF_EN))
	  	)
	  	(_port
	  		((RATE_CLK) (clk_pclk))
	  		((RATE_RST_N) (\4 \))
	  		((RATE_RST_IDLE) (rst_idle))
	  		((RATE_RATE_IN) (PIPE_RATE))
	  		((RATE_CPLLLOCK) (gt_cplllock(_index 267)))
	  		((RATE_QPLLLOCK) (qpll_qplllock(_index 268)))
	  		((RATE_MMCM_LOCK) (clk_mmcm_lock))
	  		((RATE_DRP_DONE) (drp_done(_index 269)))
	  		((RATE_TXRESETDONE) (gt_txresetdone(_index 237)))
	  		((RATE_RXRESETDONE) (gt_rxresetdone(_index 238)))
	  		((RATE_TXRATEDONE) (gt_txratedone(_index 270)))
	  		((RATE_RXRATEDONE) (gt_rxratedone(_index 271)))
	  		((RATE_PHYSTATUS) (gt_phystatus(_index 244)))
	  		((RATE_RESETOVRD_DONE) (user_resetovrd_done(_index 259)))
	  		((RATE_TXSYNC_DONE) (sync_txsync_done(_index 272)))
	  		((RATE_RXSYNC_DONE) (sync_rxsync_done(_index 273)))
	  		((RATE_CPLLPD) (rate_cpllpd(_index 274)))
	  		((RATE_QPLLPD) (rate_qpllpd(_index 275)))
	  		((RATE_CPLLRESET) (rate_cpllreset(_index 276)))
	  		((RATE_QPLLRESET) (rate_qpllreset(_index 277)))
	  		((RATE_TXPMARESET) (rate_txpmareset(_index 278)))
	  		((RATE_RXPMARESET) (rate_rxpmareset(_index 279)))
	  		((RATE_SYSCLKSEL) (rate_sysclksel(_range 280)))
	  		((RATE_DRP_START) (rate_drp_start(_index 281)))
	  		((RATE_PCLK_SEL) (rate_pclk_sel(_index 282)))
	  		((RATE_GEN3) (rate_gen3(_index 248)))
	  		((RATE_RATE_OUT) (rate_rate(_range 283)))
	  		((RATE_RESETOVRD_START) (rate_resetovrd_start(_index 236)))
	  		((RATE_TXSYNC_START) (rate_txsync_start(_index 284)))
	  		((RATE_DONE) (rate_done(_index 245)))
	  		((RATE_RXSYNC_START) (rate_rxsync_start(_index 285)))
	  		((RATE_RXSYNC) (rate_rxsync(_index 246)))
	  		((RATE_IDLE) (rate_idle(_index 247)))
	  		((RATE_FSM) (rate_fsm(_range 286)))
	  	)
	  )
	  (_inst pipe_sync_i 0 43820 (_ent . axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_sync_ies)
	  	(_gen
	  		((PCIE_GT_DEVICE) (PCIE_GT_DEVICE))
	  		((PCIE_TXBUF_EN) (PCIE_TXBUF_EN))
	  		((PCIE_RXBUF_EN) (PCIE_RXBUF_EN))
	  		((PCIE_TXSYNC_MODE) (PCIE_TXSYNC_MODE))
	  		((PCIE_RXSYNC_MODE) (PCIE_RXSYNC_MODE))
	  		((PCIE_LANE) (PCIE_LANE))
	  		((PCIE_LINK_SPEED) (PCIE_LINK_SPEED))
	  	)
	  	(_port
	  		((SYNC_CLK) (clk_pclk))
	  		((SYNC_RST_N) (\5 \))
	  		((SYNC_SLAVE) (\6 \))
	  		((SYNC_GEN3) (rate_gen3(_index 248)))
	  		((SYNC_RATE_IDLE) (rate_idle(_index 247)))
	  		((SYNC_MMCM_LOCK) (clk_mmcm_lock))
	  		((SYNC_RXELECIDLE) (gt_rxelecidle(_index 287)))
	  		((SYNC_RXCDRLOCK) (user_rxcdrlock(_index 262)))
	  		((SYNC_TXSYNC_START) (\7 \))
	  		((SYNC_TXPHINITDONE) (\8 \))
	  		((SYNC_TXDLYSRESETDONE) (txdlysresetdone(_index 288)))
	  		((SYNC_TXPHALIGNDONE) (txphaligndone(_index 289)))
	  		((SYNC_TXSYNCDONE) (gt_txsyncdone(_index 290)))
	  		((SYNC_RXSYNC_START) (rate_rxsync_start(_index 285)))
	  		((SYNC_RXDLYSRESETDONE) (rxdlysresetdone(_index 291)))
	  		((SYNC_RXPHALIGNDONE_M) (gt_rxphaligndone(0)))
	  		((SYNC_RXPHALIGNDONE_S) (rxphaligndone_s(_index 292)))
	  		((SYNC_RXSYNC_DONEM_IN) (sync_rxsync_donem(0)))
	  		((SYNC_RXSYNCDONE) (gt_rxsyncdone(_index 293)))
	  		((SYNC_TXPHDLYRESET) (sync_txphdlyreset(_index 294)))
	  		((SYNC_TXPHALIGN) (sync_txphalign(_index 295)))
	  		((SYNC_TXPHALIGNEN) (sync_txphalignen(_index 296)))
	  		((SYNC_TXPHINIT) (sync_txphinit(_index 297)))
	  		((SYNC_TXDLYBYPASS) (sync_txdlybypass(_index 298)))
	  		((SYNC_TXDLYSRESET) (sync_txdlysreset(_index 299)))
	  		((SYNC_TXDLYEN) (sync_txdlyen(_index 300)))
	  		((SYNC_TXSYNC_DONE) (sync_txsync_done(_index 272)))
	  		((SYNC_FSM_TX) (sync_fsm_tx(_range 301)))
	  		((SYNC_RXPHALIGN) (sync_rxphalign(_index 302)))
	  		((SYNC_RXPHALIGNEN) (sync_rxphalignen(_index 303)))
	  		((SYNC_RXDLYBYPASS) (sync_rxdlybypass(_index 304)))
	  		((SYNC_RXDLYSRESET) (sync_rxdlysreset(_index 305)))
	  		((SYNC_RXDLYEN) (sync_rxdlyen(_index 306)))
	  		((SYNC_RXDDIEN) (sync_rxddien(_index 307)))
	  		((SYNC_RXSYNC_DONEM_OUT) (sync_rxsync_donem(_index 308)))
	  		((SYNC_RXSYNC_DONE) (sync_rxsync_done(_index 273)))
	  		((SYNC_FSM_RX) (sync_fsm_rx(_range 309)))
	  	)
	  )
	  (_inst pipe_drp_i 0 43890 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_drp)
	  	(_gen
	  		((PCIE_USE_MODE) (PCIE_USE_MODE))
	  		((PCIE_PLL_SEL) (PCIE_PLL_SEL))
	  		((PCIE_TXBUF_EN) (PCIE_TXBUF_EN))
	  		((PCIE_RXBUF_EN) (PCIE_RXBUF_EN))
	  		((PCIE_TXSYNC_MODE) (PCIE_TXSYNC_MODE))
	  		((PCIE_RXSYNC_MODE) (PCIE_RXSYNC_MODE))
	  	)
	  	(_port
	  		((DRP_CLK) (clk_dclk))
	  		((DRP_RST_N) (\9 \))
	  		((DRP_GTXRESET) (rst_gtreset))
	  		((DRP_RATE) (PIPE_RATE))
	  		((DRP_START) (rate_drp_start(_index 281)))
	  		((DRP_DO) (gt_do(_range 310)))
	  		((DRP_RDY) (gt_rdy(_index 311)))
	  		((DRP_ADDR) (drp_addr(_range 312)))
	  		((DRP_EN) (drp_en(_index 313)))
	  		((DRP_DI) (drp_di(_range 314)))
	  		((DRP_WE) (drp_we(_index 315)))
	  		((DRP_DONE) (drp_done(_index 269)))
	  		((DRP_FSM) (drp_fsm(_range 316)))
	  		((DRP_X16X20_MODE) (_open))
	  		((DRP_X16) (_open))
	  	)
	  )
	  (_inst gt_wrapper_i 0 44096 (_ent . axi_pcie_v2_9_2_pcie_7x_v1_6_gt_wrapper_ies)
	  	(_gen
	  		((PCIE_SIM_MODE) (PCIE_SIM_MODE))
	  		((PCIE_SIM_TX_EIDLE_DRIVE_LEVEL) (PCIE_SIM_TX_EIDLE_DRIVE_LEVEL))
	  		((PCIE_GT_DEVICE) (PCIE_GT_DEVICE))
	  		((PCIE_USE_MODE) (PCIE_USE_MODE))
	  		((PCIE_PLL_SEL) (PCIE_PLL_SEL))
	  		((PCIE_LPM_DFE) (PCIE_LPM_DFE))
	  		((PCIE_ASYNC_EN) (PCIE_ASYNC_EN))
	  		((PCIE_TXBUF_EN) (PCIE_TXBUF_EN))
	  		((PCIE_TXSYNC_MODE) (PCIE_TXSYNC_MODE))
	  		((PCIE_RXSYNC_MODE) (PCIE_RXSYNC_MODE))
	  		((PCIE_CHAN_BOND) (PCIE_CHAN_BOND))
	  		((PCIE_CHAN_BOND_EN) (PCIE_CHAN_BOND_EN))
	  		((PCIE_LANE) (PCIE_LANE))
	  		((PCIE_REFCLK_FREQ) (PCIE_REFCLK_FREQ))
	  		((PCIE_DEBUG_MODE) (PCIE_DEBUG_MODE))
	  	)
	  	(_port
	  		((GT_MASTER) (\14 \))
	  		((GT_GEN3) (rate_gen3(_index 248)))
	  		((GT_GTREFCLK0) (PIPE_CLK))
	  		((GT_QPLLCLK) (qpll_qplloutclk(_index 317)))
	  		((GT_QPLLREFCLK) (qpll_qplloutrefclk(_index 318)))
	  		((GT_TXUSRCLK) (clk_pclk))
	  		((GT_RXUSRCLK) (clk_rxusrclk))
	  		((GT_TXUSRCLK2) (clk_pclk))
	  		((GT_RXUSRCLK2) (clk_rxusrclk))
	  		((GT_TXSYSCLKSEL) (rate_sysclksel(_range 280)))
	  		((GT_RXSYSCLKSEL) (rate_sysclksel(_range 280)))
	  		((GT_TXOUTCLK) (gt_txoutclk(_index 319)))
	  		((GT_RXOUTCLK) (gt_rxoutclk(_index 320)))
	  		((GT_CPLLLOCK) (gt_cplllock(_index 267)))
	  		((GT_RXCDRLOCK) (gt_rxcdrlock(_index 241)))
	  		((GT_CPLLPD) (\15 \))
	  		((GT_CPLLRESET) (\16 \))
	  		((GT_TXUSERRDY) (rst_userrdy))
	  		((GT_RXUSERRDY) (rst_userrdy))
	  		((GT_RESETOVRD) (user_resetovrd(_index 249)))
	  		((GT_GTTXRESET) (rst_gtreset))
	  		((GT_GTRXRESET) (rst_gtreset))
	  		((GT_TXPMARESET) (\17 \))
	  		((GT_RXPMARESET) (\18 \))
	  		((GT_RXCDRRESET) (user_rxcdrreset(_index 252)))
	  		((GT_RXCDRFREQRESET) (user_rxcdrfreqreset(_index 253)))
	  		((GT_RXDFELPMRESET) (user_rxdfelpmreset(_index 254)))
	  		((GT_EYESCANRESET) (user_eyescanreset(_index 255)))
	  		((GT_TXPCSRESET) (user_txpcsreset(_index 256)))
	  		((GT_RXPCSRESET) (user_rxpcsreset(_index 257)))
	  		((GT_RXBUFRESET) (user_rxbufreset(_index 258)))
	  		((GT_TXRESETDONE) (gt_txresetdone(_index 237)))
	  		((GT_RXRESETDONE) (gt_rxresetdone(_index 238)))
	  		((GT_TXDATA) (PIPE_TXDATA(_range 321)))
	  		((GT_TXDATAK) (PIPE_TXDATAK(_range 322)))
	  		((GT_TXP) (PIPE_TXP(_index 323)))
	  		((GT_TXN) (PIPE_TXN(_index 324)))
	  		((GT_RXP) (PIPE_RXP(_index 325)))
	  		((GT_RXN) (PIPE_RXN(_index 326)))
	  		((GT_RXDATA) (PIPE_RXDATA(_range 327)))
	  		((GT_RXDATAK) (PIPE_RXDATAK(_range 328)))
	  		((GT_TXDETECTRX) (PIPE_TXDETECTRX))
	  		((GT_TXELECIDLE) (PIPE_TXELECIDLE(_index 239)))
	  		((GT_TXCOMPLIANCE) (PIPE_TXCOMPLIANCE(_index 240)))
	  		((GT_RXPOLARITY) (PIPE_RXPOLARITY(_index 329)))
	  		((GT_TXPOWERDOWN) (PIPE_POWERDOWN(_range 330)))
	  		((GT_RXPOWERDOWN) (PIPE_POWERDOWN(_range 330)))
	  		((GT_TXRATE) (rate_rate(_range 283)))
	  		((GT_RXRATE) (rate_rate(_range 283)))
	  		((GT_TXMARGIN) (PIPE_TXMARGIN))
	  		((GT_TXSWING) (PIPE_TXSWING))
	  		((GT_TXDEEMPH) (PIPE_TXDEEMPH(_index 331)))
	  		((GT_TXPRECURSOR) (eq_txeq_precursor(_range 332)))
	  		((GT_TXMAINCURSOR) (eq_txeq_maincursor(_range 333)))
	  		((GT_TXPOSTCURSOR) (eq_txeq_postcursor(_range 334)))
	  		((GT_RXVALID) (gt_rxvalid(_index 242)))
	  		((GT_PHYSTATUS) (gt_phystatus(_index 244)))
	  		((GT_RXELECIDLE) (gt_rxelecidle(_index 287)))
	  		((GT_RXSTATUS) (gt_rxstatus(_range 335)))
	  		((GT_RXBUFSTATUS) (gt_rxbufstatus(_range 336)))
	  		((GT_TXRATEDONE) (gt_txratedone(_index 270)))
	  		((GT_RXRATEDONE) (gt_rxratedone(_index 271)))
	  		((GT_DRPCLK) (clk_dclk))
	  		((GT_DRPADDR) (drp_addr(_range 312)))
	  		((GT_DRPEN) (drp_en(_index 313)))
	  		((GT_DRPDI) (drp_di(_range 314)))
	  		((GT_DRPWE) (drp_we(_index 315)))
	  		((GT_DRPDO) (gt_do(_range 310)))
	  		((GT_DRPRDY) (gt_rdy(_index 311)))
	  		((GT_TXPHALIGN) (sync_txphalign(_index 295)))
	  		((GT_TXPHALIGNEN) (sync_txphalignen(_index 296)))
	  		((GT_TXPHINIT) (sync_txphinit(_index 297)))
	  		((GT_TXDLYBYPASS) (sync_txdlybypass(_index 298)))
	  		((GT_TXDLYSRESET) (sync_txdlysreset(_index 299)))
	  		((GT_TXDLYEN) (sync_txdlyen(_index 300)))
	  		((GT_TXDLYSRESETDONE) (gt_txdlysresetdone(_index 337)))
	  		((GT_TXPHINITDONE) (gt_txphinitdone(_index 338)))
	  		((GT_TXPHALIGNDONE) (gt_txphaligndone(_index 339)))
	  		((GT_TXPHDLYRESET) (sync_txphdlyreset(_index 294)))
	  		((GT_TXSYNCMODE) (\19 \))
	  		((GT_TXSYNCIN) (gt_txsyncout(0)))
	  		((GT_TXSYNCALLIN) (txsyncallin))
	  		((GT_TXSYNCOUT) (gt_txsyncout(_index 340)))
	  		((GT_TXSYNCDONE) (gt_txsyncdone(_index 290)))
	  		((GT_RXPHALIGN) (sync_rxphalign(_index 302)))
	  		((GT_RXPHALIGNEN) (sync_rxphalignen(_index 303)))
	  		((GT_RXDLYBYPASS) (sync_rxdlybypass(_index 304)))
	  		((GT_RXDLYSRESET) (sync_rxdlysreset(_index 305)))
	  		((GT_RXDLYEN) (sync_rxdlyen(_index 306)))
	  		((GT_RXDDIEN) (sync_rxddien(_index 307)))
	  		((GT_RXDLYSRESETDONE) (gt_rxdlysresetdone(_index 341)))
	  		((GT_RXPHALIGNDONE) (gt_rxphaligndone(_index 342)))
	  		((GT_RXSYNCMODE) (\20 \))
	  		((GT_RXSYNCIN) (gt_rxsyncout(0)))
	  		((GT_RXSYNCALLIN) (rxsyncallin))
	  		((GT_RXSYNCOUT) (gt_rxsyncout(_index 343)))
	  		((GT_RXSYNCDONE) (gt_rxsyncdone(_index 293)))
	  		((GT_RXSLIDE) (PIPE_RXSLIDE(_index 344)))
	  		((GT_RXCOMMADET) (gt_rxcommadet(_index 345)))
	  		((GT_RXCHARISCOMMA) (gt_rxchariscomma(_range 346)))
	  		((GT_RXBYTEISALIGNED) (gt_rxbyteisaligned(_index 347)))
	  		((GT_RXBYTEREALIGN) (gt_rxbyterealign(_index 348)))
	  		((GT_RXCHANISALIGNED) (PIPE_RXCHANISALIGNED(_index 349)))
	  		((GT_RXCHBONDEN) (rxchbonden(_index 350)))
	  		((GT_RXCHBONDI) (\21 \))
	  		((GT_RXCHBONDLEVEL) (gt_rxchbondlevel(_range 351)))
	  		((GT_RXCHBONDMASTER) (rxchbondmaster(_index 352)))
	  		((GT_RXCHBONDSLAVE) (rxchbondslave(_index 353)))
	  		((GT_RXCHBONDO) (\22 \))
	  		((GT_TXPRBSSEL) (PIPE_TXPRBSSEL))
	  		((GT_RXPRBSSEL) (PIPE_RXPRBSSEL))
	  		((GT_TXPRBSFORCEERR) (PIPE_TXPRBSFORCEERR))
	  		((GT_RXPRBSCNTRESET) (PIPE_RXPRBSCNTRESET))
	  		((GT_LOOPBACK) (PIPE_LOOPBACK))
	  		((GT_TXINHIBIT) (PIPE_TXINHIBIT(_index 354)))
	  		((GT_RXPRBSERR) (PIPE_RXPRBSERR(_index 355)))
	  		((GT_DMONITOROUT) (PIPE_DMONITOROUT(_range 356)))
	  	)
	  )
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_wrapper_ies 487 -1)

)
V 000082 55 98169         1580965250141 axi_pcie_v2_9_2_pcie_7x_v2_0_2_gt_wrapper
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_gt_wrapper 0 21816(axi_pcie_v2_9_2_pcie_7x_v2_0_2_gt_wrapper 0 21816))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 21))
	(_code bdbbbbe8e1eae0a8ebb3bdefaee7e5bbb8b8ebbabbbebf)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 21819 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_SIM_MODE ~vector~0 0 21819 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~1 0 21820 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_SIM_SPEEDUP ~vector~1 0 21820 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~2 0 21821 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_SIM_TX_EIDLE_DRIVE_LEVEL ~vector~2 0 21821 \"1"\ (_ent -1 (_string \V"1"\))))
		(_type (_int ~vector~3 0 21822 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_GT_DEVICE ~vector~3 0 21822 \"GTX"\ (_ent -1 (_string \V"GTX"\))))
		(_type (_int ~vector~4 0 21823 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USE_MODE ~vector~4 0 21823 \"3.0"\ (_ent -1 (_string \V"3.0"\))))
		(_type (_int ~vector~5 0 21824 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_PLL_SEL ~vector~5 0 21824 \"CPLL"\ (_ent -1 (_string \V"CPLL"\))))
		(_type (_int ~vector~6 0 21825 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LPM_DFE ~vector~6 0 21825 \"LPM"\ (_ent -1 (_string \V"LPM"\))))
		(_type (_int ~vector~7 0 21826 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LPM_DFE_GEN3 ~vector~7 0 21826 \"DFE"\ (_ent -1 (_string \V"DFE"\))))
		(_type (_int ~vector~8 0 21827 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_ASYNC_EN ~vector~8 0 21827 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~9 0 21828 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXBUF_EN ~vector~9 0 21828 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~10 0 21829 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXSYNC_MODE ~vector~10 0 21829 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~11 0 21830 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_RXSYNC_MODE ~vector~11 0 21830 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~12 0 21831 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CHAN_BOND ~vector~12 0 21831 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~13 0 21832 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CHAN_BOND_EN ~vector~13 0 21832 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~14 0 21833 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LANE ~vector~14 0 21833 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~15 0 21834 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_REFCLK_FREQ ~vector~15 0 21834 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~16 0 21835 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TX_EIDLE_ASSERT_DELAY ~vector~16 0 21835 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_type (_int ~vector~17 0 21836 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_OOBCLK_MODE ~vector~17 0 21836 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~18 0 21837 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_0 ~vector~18 0 21837 \7'b1001111\ (_ent -1 (_cnst \7'b1001111\))))
		(_type (_int ~vector~19 0 21838 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_1 ~vector~19 0 21838 \7'b1001110\ (_ent -1 (_cnst \7'b1001110\))))
		(_type (_int ~vector~20 0 21839 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_2 ~vector~20 0 21839 \7'b1001101\ (_ent -1 (_cnst \7'b1001101\))))
		(_type (_int ~vector~21 0 21840 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_3 ~vector~21 0 21840 \7'b1001100\ (_ent -1 (_cnst \7'b1001100\))))
		(_type (_int ~vector~22 0 21841 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_FULL_4 ~vector~22 0 21841 \7'b1000011\ (_ent -1 (_cnst \7'b1000011\))))
		(_type (_int ~vector~23 0 21842 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_0 ~vector~23 0 21842 \7'b1000101\ (_ent -1 (_cnst \7'b1000101\))))
		(_type (_int ~vector~24 0 21843 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_1 ~vector~24 0 21843 \7'b1000110\ (_ent -1 (_cnst \7'b1000110\))))
		(_type (_int ~vector~25 0 21844 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_2 ~vector~25 0 21844 \7'b1000011\ (_ent -1 (_cnst \7'b1000011\))))
		(_type (_int ~vector~26 0 21845 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_3 ~vector~26 0 21845 \7'b1000010\ (_ent -1 (_cnst \7'b1000010\))))
		(_type (_int ~vector~27 0 21846 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_MARGIN_LOW_4 ~vector~27 0 21846 \7'b1000000\ (_ent -1 (_cnst \7'b1000000\))))
		(_type (_int ~vector~28 0 21849 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_DEBUG_MODE ~vector~28 0 21849 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~29 0 22038 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CPLL_REFCLK_DIV ~vector~29 0 22038 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~30 0 22039 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CPLL_FBDIV_45 ~vector~30 0 22039 \5\ (_ent -1 (_cnst \5\)))(_cnst l))
		(_type (_int ~vector~31 0 22041 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CPLL_FBDIV ~vector~31 0 22041 \PCIE_REFCLK_FREQ==2?2:PCIE_REFCLK_FREQ==1?4:5\ (_ent -1 (_code 29)))(_cnst l))
		(_type (_int ~vector~32 0 22042 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int OUT_DIV ~vector~32 0 22042 \PCIE_PLL_SEL=="QPLL"?4:2\ (_ent -1 (_code 30)))(_cnst l))
		(_type (_int ~vector~33 0 22044 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLK25_DIV ~vector~33 0 22044 \PCIE_REFCLK_FREQ==2?10:PCIE_REFCLK_FREQ==1?5:4\ (_ent -1 (_code 31)))(_cnst l))
		(_type (_int ~vector~34 0 22047 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLKMUX_PD ~vector~34 0 22047 \PCIE_USE_MODE=="1.0"||PCIE_USE_MODE=="1.1"?1'd0:1'd1\ (_ent -1 (_code 32)))(_cnst l))
		(_type (_int ~vector~35 0 22066 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CPLL_CFG ~vector~35 0 22066 \PCIE_USE_MODE=="1.0"||PCIE_USE_MODE=="1.1"?24'hB407CC:24'hA407CC\ (_ent -1 (_code 33)))(_cnst l))
		(_type (_int ~vector~36 0 22072 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_XCLK_SEL ~vector~36 0 22072 \PCIE_TXBUF_EN=="TRUE"?"TXOUT":"TXUSR"\ (_ent -1 (_code 34)))(_cnst l))
		(_type (_int ~vector~37 0 22076 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_RXDETECT_CFG ~vector~37 0 22076 \PCIE_REFCLK_FREQ==2?14'd250:PCIE_REFCLK_FREQ==1?14'd125:14'd100\ (_ent -1 (_code 35)))(_cnst l))
		(_type (_int ~vector~38 0 22077 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_RXDETECT_REF ~vector~38 0 22077 \(PCIE_USE_MODE=="1.0"||PCIE_USE_MODE=="1.1")&&PCIE_SIM_MODE=="FALSE"?3'b000:3'b011\ (_ent -1 (_code 36)))(_cnst l))
		(_type (_int ~vector~39 0 22088 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int OOBCLK_SEL ~vector~39 0 22088 \PCIE_OOBCLK_MODE==0?1'd0:1'd1\ (_ent -1 (_code 37)))(_cnst l))
		(_type (_int ~vector~40 0 22089 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RXOOB_CLK_CFG ~vector~40 0 22089 \PCIE_OOBCLK_MODE==0?"PMA":"FABRIC"\ (_ent -1 (_code 38)))(_cnst l))
		(_type (_int ~vector~41 0 22100 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCS_RSVD_ATTR ~vector~41 0 22100 \PCIE_USE_MODE=="1.0"&&PCIE_TXBUF_EN=="FALSE"?{44'h0000000001C,OOBCLK_SEL,3'd1}:PCIE_USE_MODE=="1.0"&&PCIE_TXBUF_EN=="TRUE"?{44'h0000000001C,OOBCLK_SEL,3'd000}:PCIE_RXSYNC_MODE==0&&PCIE_TXSYNC_MODE==0&&PCIE_TXBUF_EN=="FALSE"?{44'h0000000001C,OOBCLK_SEL,3'd7}:PCIE_RXSYNC_MODE==0&&PCIE_TXSYNC_MODE==0&&PCIE_TXBUF_EN=="TRUE"?{44'h0000000001C,OOBCLK_SEL,3'd6}:PCIE_RXSYNC_MODE==0&&PCIE_TXSYNC_MODE==1&&PCIE_TXBUF_EN=="FALSE"?{44'h0000000001C,OOBCLK_SEL,3'd5}:PCIE_RXSYNC_MODE==0&&PCIE_TXSYNC_MODE==1&&PCIE_TXBUF_EN=="TRUE"?{44'h0000000001C,OOBCLK_SEL,3'd4}:PCIE_RXSYNC_MODE==1&&PCIE_TXSYNC_MODE==0&&PCIE_TXBUF_EN=="FALSE"?{44'h0000000001C,OOBCLK_SEL,3'd3}:PCIE_RXSYNC_MODE==1&&PCIE_TXSYNC_MODE==0&&PCIE_TXBUF_EN=="TRUE"?{44'h0000000001C,OOBCLK_SEL,3'd2}:PCIE_RXSYNC_MODE==1&&PCIE_TXSYNC_MODE==1&&PCIE_TXBUF_EN=="FALSE"?{44'h0000000001C,OOBCLK_SEL,3'd1}:PCIE_RXSYNC_MODE==1&&PCIE_TXSYNC_MODE==1&&PCIE_TXBUF_EN=="TRUE"?{44'h0000000001C,OOBCLK_SEL,3'd000}:{44'h0000000001C,OOBCLK_SEL,3'd7}\ (_ent -1 (_code 39)))(_cnst l))
		(_type (_int ~vector~42 0 22114 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RXCDR_CFG_GTX ~vector~42 0 22114 \PCIE_USE_MODE=="1.0"||PCIE_USE_MODE=="1.1"?PCIE_ASYNC_EN=="TRUE"?72'b0000_0010_0000_0111_1111_1110_0010_0000_0110_0000_0010_0001_0001_0000_0000000000010000:72'h11_07FE_4060_0104_0000:PCIE_ASYNC_EN=="TRUE"?72'h03_8000_23FF_1020_0020:72'h03_0000_23FF_1020_0020\ (_ent -1 (_code 40)))(_cnst l))
		(_type (_int ~vector~43 0 22120 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RXCDR_CFG_GTH ~vector~43 0 22120 \PCIE_USE_MODE=="2.0"?PCIE_ASYNC_EN=="TRUE"?83'h0_0011_07FE_4060_2104_1010:83'h0_0011_07FE_4060_0104_1010:PCIE_ASYNC_EN=="TRUE"?83'h0_0020_07FE_2000_C208_8018:83'h0_0020_07FE_2000_C208_0018\ (_ent -1 (_code 41)))(_cnst l))
		(_type (_int ~vector~44 0 22123 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RXCDR_CFG_GTP ~vector~44 0 22123 \PCIE_ASYNC_EN=="TRUE"?83'h0_0001_07FE_4060_2104_1010:83'h0_0001_07FE_4060_0104_1010\ (_ent -1 (_code 42)))(_cnst l))
		(_type (_int ~vector~45 0 22129 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXSYNC_OVRD ~vector~45 0 22129 \PCIE_TXSYNC_MODE==1?1'd0:1'd1\ (_ent -1 (_code 43)))(_cnst l))
		(_type (_int ~vector~46 0 22130 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RXSYNC_OVRD ~vector~46 0 22130 \PCIE_TXSYNC_MODE==1?1'd0:1'd1\ (_ent -1 (_code 44)))(_cnst l))
		(_type (_int ~vector~47 0 22132 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXSYNC_MULTILANE ~vector~47 0 22132 \PCIE_LANE==1?1'd0:1'd1\ (_ent -1 (_code 45)))(_cnst l))
		(_type (_int ~vector~48 0 22133 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RXSYNC_MULTILANE ~vector~48 0 22133 \PCIE_LANE==1?1'd0:1'd1\ (_ent -1 (_code 46)))(_cnst l))
		(_type (_int ~vector~49 0 22162 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLK_COR_MIN_LAT ~vector~49 0 22162 \PCIE_LANE==8&&PCIE_CHAN_BOND!=0&&PCIE_CHAN_BOND_EN=="TRUE"?PCIE_CHAN_BOND==1?27:21:PCIE_LANE==7&&PCIE_CHAN_BOND!=0&&PCIE_CHAN_BOND_EN=="TRUE"?PCIE_CHAN_BOND==1?25:19:PCIE_LANE==6&&PCIE_CHAN_BOND!=0&&PCIE_CHAN_BOND_EN=="TRUE"?PCIE_CHAN_BOND==1?23:19:PCIE_LANE==5&&PCIE_CHAN_BOND!=0&&PCIE_CHAN_BOND_EN=="TRUE"?PCIE_CHAN_BOND==1?21:18:PCIE_LANE==4&&PCIE_CHAN_BOND!=0&&PCIE_CHAN_BOND_EN=="TRUE"?PCIE_CHAN_BOND==1?19:18:PCIE_LANE==3&&PCIE_CHAN_BOND!=0&&PCIE_CHAN_BOND_EN=="TRUE"?PCIE_CHAN_BOND==1?18:18:PCIE_LANE==2&&PCIE_CHAN_BOND!=0&&PCIE_CHAN_BOND_EN=="TRUE"?PCIE_CHAN_BOND==1?18:18:PCIE_LANE==1||PCIE_CHAN_BOND_EN=="FALSE"?13:18\ (_ent -1 (_code 47)))(_cnst l))
		(_type (_int ~vector~50 0 22164 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLK_COR_MAX_LAT ~vector~50 0 22164 \CLK_COR_MIN_LAT+2\ (_ent -1 (_code 48)))(_cnst l))
		(_port (_int GT_MASTER ~wire 0 21854 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_GEN3 ~wire 0 21855 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RX_CONVERGE ~wire 0 21856 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_GTREFCLK0 ~wire 0 21859 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_QPLLCLK ~wire 0 21860 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_QPLLREFCLK ~wire 0 21861 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXUSRCLK ~wire 0 21862 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXUSRCLK ~wire 0 21863 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXUSRCLK2 ~wire 0 21864 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXUSRCLK2 ~wire 0 21865 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_OOBCLK ~wire 0 21866 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 21867 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int GT_TXSYSCLKSEL ~[1:0]wire~ 0 21867 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXSYSCLKSEL ~[1:0]wire~ 0 21868 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXOUTCLK ~wire 0 21870 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXOUTCLK ~wire 0 21871 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_CPLLLOCK ~wire 0 21872 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXCDRLOCK ~wire 0 21873 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_CPLLPD ~wire 0 21876 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_CPLLRESET ~wire 0 21877 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXUSERRDY ~wire 0 21878 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXUSERRDY ~wire 0 21879 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RESETOVRD ~wire 0 21880 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_GTTXRESET ~wire 0 21881 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_GTRXRESET ~wire 0 21882 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXPMARESET ~wire 0 21883 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXPMARESET ~wire 0 21884 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXCDRRESET ~wire 0 21885 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXCDRFREQRESET ~wire 0 21886 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXDFELPMRESET ~wire 0 21887 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_EYESCANRESET ~wire 0 21888 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXPCSRESET ~wire 0 21889 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXPCSRESET ~wire 0 21890 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXBUFRESET ~wire 0 21891 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_EYESCANDATAERROR ~wire 0 21892 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_TXRESETDONE ~wire 0 21893 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXRESETDONE ~wire 0 21894 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXPMARESETDONE ~wire 0 21895 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 21898 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int GT_TXDATA ~[31:0]wire~ 0 21898 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 21899 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int GT_TXDATAK ~[3:0]wire~ 0 21899 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXP ~wire 0 21901 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_TXN ~wire 0 21902 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXN ~wire 0 21905 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXP ~wire 0 21906 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXDATA ~[31:0]wire~ 0 21908 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int GT_RXDATAK ~[3:0]wire~ 0 21909 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int GT_TXDETECTRX ~wire 0 21912 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXELECIDLE ~wire 0 21913 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXCOMPLIANCE ~wire 0 21914 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int GT_RXPOLARITY ~wire 0 21915 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXPOWERDOWN ~[1:0]wire~ 0 21916 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXPOWERDOWN ~[1:0]wire~ 0 21917 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 21918 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int GT_TXRATE ~[2:0]wire~ 0 21918 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXRATE ~[2:0]wire~ 0 21919 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXMARGIN ~[2:0]wire~ 0 21922 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXSWING ~wire 0 21923 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXDEEMPH ~wire 0 21924 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]wire~ 0 21925 (_array ~wire ((_dto i 4 i 0)))))
		(_port (_int GT_TXPRECURSOR ~[4:0]wire~ 0 21925 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[6:0]wire~ 0 21926 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int GT_TXMAINCURSOR ~[6:0]wire~ 0 21926 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXPOSTCURSOR ~[4:0]wire~ 0 21927 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXVALID ~wire 0 21930 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_PHYSTATUS ~wire 0 21931 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXELECIDLE ~wire 0 21932 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXSTATUS ~[2:0]wire~ 0 21933 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXBUFSTATUS ~[2:0]wire~ 0 21934 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_TXRATEDONE ~wire 0 21935 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXRATEDONE ~wire 0 21936 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 21937 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int GT_RXDISPERR ~[7:0]wire~ 0 21937 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXNOTINTABLE ~[7:0]wire~ 0 21938 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_DRPCLK ~wire 0 21942 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[8:0]wire~ 0 21943 (_array ~wire ((_dto i 8 i 0)))))
		(_port (_int GT_DRPADDR ~[8:0]wire~ 0 21943 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_DRPEN ~wire 0 21944 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 21945 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int GT_DRPDI ~[15:0]wire~ 0 21945 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_DRPWE ~wire 0 21946 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_DRPDO ~[15:0]wire~ 0 21948 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_DRPRDY ~wire 0 21949 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_TXPHALIGN ~wire 0 21952 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXPHALIGNEN ~wire 0 21953 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXPHINIT ~wire 0 21954 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXDLYBYPASS ~wire 0 21955 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXDLYSRESET ~wire 0 21956 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXDLYEN ~wire 0 21957 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXDLYSRESETDONE ~wire 0 21959 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_TXPHINITDONE ~wire 0 21960 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_TXPHALIGNDONE ~wire 0 21961 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_TXPHDLYRESET ~wire 0 21963 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXSYNCMODE ~wire 0 21964 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXSYNCIN ~wire 0 21965 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXSYNCALLIN ~wire 0 21966 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXSYNCOUT ~wire 0 21968 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_TXSYNCDONE ~wire 0 21969 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXPHALIGN ~wire 0 21972 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXPHALIGNEN ~wire 0 21973 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXDLYBYPASS ~wire 0 21974 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXDLYSRESET ~wire 0 21975 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXDLYEN ~wire 0 21976 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXDDIEN ~wire 0 21977 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXDLYSRESETDONE ~wire 0 21979 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXPHALIGNDONE ~wire 0 21980 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXSYNCMODE ~wire 0 21982 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXSYNCIN ~wire 0 21983 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXSYNCALLIN ~wire 0 21984 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXSYNCOUT ~wire 0 21986 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXSYNCDONE ~wire 0 21987 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXSLIDE ~wire 0 21990 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXCOMMADET ~wire 0 21992 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXCHARISCOMMA ~[3:0]wire~ 0 21993 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int GT_RXBYTEISALIGNED ~wire 0 21994 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXBYTEREALIGN ~wire 0 21995 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXCHBONDEN ~wire 0 21998 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXCHBONDI ~[4:0]wire~ 0 21999 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXCHBONDLEVEL ~[2:0]wire~ 0 22000 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXCHBONDMASTER ~wire 0 22001 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXCHBONDSLAVE ~wire 0 22002 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXCHANISALIGNED ~wire 0 22004 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXCHBONDO ~[4:0]wire~ 0 22005 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_TXPRBSSEL ~[2:0]wire~ 0 22008 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXPRBSSEL ~[2:0]wire~ 0 22009 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXPRBSFORCEERR ~wire 0 22010 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXPRBSCNTRESET ~wire 0 22011 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_LOOPBACK ~[2:0]wire~ 0 22012 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_CPLLPDREFCLK ~wire 0 22013 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXINHIBIT ~wire 0 22014 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXPRBSERR ~wire 0 22016 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[14:0]wire~ 0 22019 (_array ~wire ((_dto i 14 i 0)))))
		(_port (_int GT_DMONITOROUT ~[14:0]wire~ 0 22019 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int txoutclksel ~[2:0]wire~ 0 22024 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxoutclksel ~[2:0]wire~ 0 22025 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[63:0]wire~ 0 22026 (_array ~wire ((_dto i 63 i 0)))))
		(_sig (_int rxdata ~[63:0]wire~ 0 22026 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxdatak ~[7:0]wire~ 0 22027 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxchariscomma ~[7:0]wire~ 0 22028 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxlpmen ~wire 0 22029 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int dmonitorout ~[14:0]wire~ 0 22030 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int dmonitorclk ~wire 0 22031 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cpllpd ~wire 0 22033 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cpllrst ~wire 0 22034 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int gt_refclk ~wire 0 22180 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#22171,22172_0@ (_arch 0 0 22171 (_prcs 0(_ass)(_simple)(_trgt(124)(125))(_sens(0))
			)))
			(@ASSIGN#22178_1@ (_arch 1 0 22178 (_prcs 2(_ass)(_simple)(_trgt(129))(_sens(1))
			)))
			(@ASSIGN#24125_2@ (_arch 2 0 24125 (_prcs 3(_ass)(_alias ((GT_RXDATA)(rxdata(d_31_0))))(_simple)(_trgt(43))(_sens(126(d_31_0)))
			)))
			(@ASSIGN#24126_3@ (_arch 3 0 24126 (_prcs 4(_ass)(_alias ((GT_RXDATAK)(rxdatak(d_3_0))))(_simple)(_trgt(44))(_sens(127(d_3_0)))
			)))
			(@ASSIGN#24127_4@ (_arch 4 0 24127 (_prcs 5(_ass)(_alias ((GT_RXCHARISCOMMA)(rxchariscomma(d_3_0))))(_simple)(_trgt(105))(_sens(128(d_3_0)))
			)))
			(@ASSIGN#24128_5@ (_arch 5 0 24128 (_prcs 6(_ass)(_alias ((GT_DMONITOROUT)(dmonitorout)))(_simple)(_trgt(123))(_sens(130))
			)))
			(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 7 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst gInst 0 22182 (_ent . BUFG)
		(_port
			((I) (GT_GTREFCLK0))
			((O) (gt_refclk))
		)
	)
	(_inst cpllPDInst 0 22186 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtx_cpllpd_ovrd)
		(_port
			((i_ibufds_gte2) (GT_CPLLPDREFCLK))
			((o_cpllpd_ovrd) (cpllpd))
			((o_cpllreset_ovrd) (cpllrst))
		)
	)
	(_generate dmonitorclk_i 0 22195 (_vif  (_code 21))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst dmonitorclk_i 0 22197 (_ent . BUFG)
	  	(_port
	  		((I) (dmonitorout(7)))
	  		((O) (dmonitorclk))
	  	)
	  )
	)
	(_generate dmonitorclk_i_disable 0 22208 (_vif  (_code 22))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#22209_7@ (_arch 7 0 22209 (_prcs 0(_ass)(_simple)(_trgt(131))
	  		)))
	  		(@INTERNAL#0_8@ (_int 8 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gtp_channel 0 22221 (_vif  (_code 23))
	  (_object
	  	(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \3 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \4 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \5 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \6 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \7 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[0:1]reg~ 0 0 (_array ~reg ((_to i 0 i 1)))))
	  	(_sig (_int \8 \ ~[0:1]reg~ -1 0 (_int (_uni(_cnst \2'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:2]reg~ 0 0 (_array ~reg ((_to i 0 i 2)))))
	  	(_sig (_int \10 \ ~[0:2]reg~ -1 0 (_int (_uni(_cnst \3'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:3]reg~ 0 0 (_array ~reg ((_to i 0 i 3)))))
	  	(_sig (_int \11 \ ~[0:3]reg~ -1 0 (_int (_uni(_cnst \4'd0\))))(_reg)(_flags2))
	  	(_sig (_int \12 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \13 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \14 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[2:0]reg~ 0 0 (_array ~reg ((_dto i 2 i 0)))))
	  	(_sig (_int \15 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b100\))))(_reg)(_flags2))
	  	(_type (_int ~[3:0]reg~ 0 0 (_array ~reg ((_dto i 3 i 0)))))
	  	(_sig (_int \16 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b1100\))))(_reg)(_flags2))
	  	(_sig (_int \17 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \18 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \19 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \20 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \21 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \22 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \23 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \24 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \25 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \26 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \27 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \28 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \29 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[0:15]reg~ 0 0 (_array ~reg ((_to i 0 i 15)))))
	  	(_sig (_int \30 \ ~[0:15]reg~ -1 0 (_int (_uni(_cnst \16'd0\))))(_reg)(_flags2))
	  	(_sig (_int \31 \ ~[0:15]reg~ -1 0 (_int (_uni(_cnst \16'd0\))))(_reg)(_flags2))
	  	(_sig (_int \32 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \33 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \34 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \35 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \36 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \37 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \38 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[0:4]reg~ 0 0 (_array ~reg ((_to i 0 i 4)))))
	  	(_sig (_int \39 \ ~[0:4]reg~ -1 0 (_int (_uni(_cnst \5'd0\))))(_reg)(_flags2))
	  	(_sig (_int \40 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \41 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \42 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \43 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \44 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \45 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \46 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \47 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \48 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \49 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \50 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \51 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b010\))))(_reg)(_flags2))
	  	(_sig (_int \52 \ ~[0:3]reg~ -1 0 (_int (_uni(_cnst \4'd0\))))(_reg)(_flags2))
	  	(_sig (_int \53 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \54 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \55 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \56 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \57 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \58 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \59 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \60 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \61 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \62 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \63 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \64 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \65 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \66 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \67 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \68 \ ~[0:3]reg~ -1 0 (_int (_uni(_cnst \4'd0\))))(_reg)(_flags2))
	  	(_sig (_int \69 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \70 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \71 \ ~[0:2]reg~ -1 0 (_int (_uni(_cnst \3'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:6]reg~ 0 0 (_array ~reg ((_to i 0 i 6)))))
	  	(_sig (_int \72 \ ~[0:6]reg~ -1 0 (_int (_uni(_cnst \7'd0\))))(_reg)(_flags2))
	  	(_sig (_int \73 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \74 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \75 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \76 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \77 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \78 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \79 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \80 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[19:0]reg~ 0 0 (_array ~reg ((_dto i 19 i 0)))))
	  	(_sig (_int \81 \ ~[19:0]reg~ -1 0 (_int (_uni(_cnst \20'hFFFFF\))))(_reg)(_flags2))
	  	(_type (_int ~[0:13]reg~ 0 0 (_array ~reg ((_to i 0 i 13)))))
	  	(_sig (_int \82 \ ~[0:13]reg~ -1 0 (_int (_uni(_cnst \14'd0\))))(_reg)(_flags2))
	  	(_sig (_int \83 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \84 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_virtual \9 \ 0 22579 (_uni ((143)(47)))))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#22831_9@ (_arch 9 0 22831 (_prcs 0(_ass)(_simple)(_trgt(15))
	  		)))
	  		(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst gtpe2_channel_i 0 22224 (_ent . GTPE2_CHANNEL)
	  	(_gen
	  		((SIM_RESET_SPEEDUP) (PCIE_SIM_SPEEDUP))
	  		((SIM_RECEIVER_DETECT_PASS) (_string \V"TRUE"\))
	  		((SIM_TX_EIDLE_DRIVE_LEVEL) (PCIE_SIM_TX_EIDLE_DRIVE_LEVEL))
	  		((SIM_VERSION) (PCIE_USE_MODE))
	  		((TXOUT_DIV) (OUT_DIV))
	  		((RXOUT_DIV) (OUT_DIV))
	  		((TX_CLK25_DIV) (CLK25_DIV))
	  		((RX_CLK25_DIV) (CLK25_DIV))
	  		((TX_XCLK_SEL) (TX_XCLK_SEL))
	  		((RX_XCLK_SEL) (_string \V"RXREC"\))
	  		((TXPCSRESET_TIME) (_cnst \5'b01\))
	  		((RXPCSRESET_TIME) (_cnst \5'b01\))
	  		((TXPMARESET_TIME) (_cnst \5'b011\))
	  		((RXPMARESET_TIME) (_cnst \5'b011\))
	  		((TX_DATA_WIDTH) (_cnst \20\))
	  		((RX_DATA_WIDTH) (_cnst \20\))
	  		((TX_RXDETECT_CFG) (TX_RXDETECT_CFG))
	  		((TX_RXDETECT_REF) (_cnst \3'b011\))
	  		((RX_CM_SEL) (_cnst \2'd3\))
	  		((RX_CM_TRIM) (_cnst \4'b1010\))
	  		((TX_EIDLE_ASSERT_DELAY) (PCIE_TX_EIDLE_ASSERT_DELAY))
	  		((TX_EIDLE_DEASSERT_DELAY) (_cnst \3'b010\))
	  		((PD_TRANS_TIME_NONE_P2) (_cnst \8'h09\))
	  		((TX_DRIVE_MODE) (_string \V"PIPE"\))
	  		((TX_DEEMPH0) (_cnst \5'b10100\))
	  		((TX_DEEMPH1) (_cnst \5'b01011\))
	  		((TX_MARGIN_FULL_0) (_cnst \7'b1001111\))
	  		((TX_MARGIN_FULL_1) (_cnst \7'b1001110\))
	  		((TX_MARGIN_FULL_2) (_cnst \7'b1001101\))
	  		((TX_MARGIN_FULL_3) (_cnst \7'b1001100\))
	  		((TX_MARGIN_FULL_4) (_cnst \7'b1000011\))
	  		((TX_MARGIN_LOW_0) (_cnst \7'b1000101\))
	  		((TX_MARGIN_LOW_1) (_cnst \7'b1000110\))
	  		((TX_MARGIN_LOW_2) (_cnst \7'b1000011\))
	  		((TX_MARGIN_LOW_3) (_cnst \7'b1000010\))
	  		((TX_MARGIN_LOW_4) (_cnst \7'b1000000\))
	  		((TX_MAINCURSOR_SEL) (_cnst \1'b0\))
	  		((TX_PREDRIVER_MODE) (_cnst \1'b0\))
	  		((PCS_PCIE_EN) (_string \V"TRUE"\))
	  		((PCS_RSVD_ATTR) (_cnst \48'h0_0000_0100\))
	  		((PMA_RSV2) (_cnst \32'h02040\))
	  		((RX_BIAS_CFG) (_cnst \16'h0F33\))
	  		((TERM_RCAL_CFG) (_cnst \15'b100001000010000\))
	  		((TERM_RCAL_OVRD) (_cnst \3'b0\))
	  		((RXPI_CFG0) (_cnst \3'd0\))
	  		((RXPI_CFG1) (_cnst \1'd1\))
	  		((RXPI_CFG2) (_cnst \1'd1\))
	  		((RXCDR_CFG) (RXCDR_CFG_GTP))
	  		((RXCDR_LOCK_CFG) (_cnst \6'b010101\))
	  		((RXCDR_HOLD_DURING_EIDLE) (_cnst \1'd1\))
	  		((RXCDR_FR_RESET_ON_EIDLE) (_cnst \1'd0\))
	  		((RXCDR_PH_RESET_ON_EIDLE) (_cnst \1'd0\))
	  		((RXLPM_CFG) (_cnst \4'b0110\))
	  		((RXLPM_GC_CFG) (_cnst \9'b111100010\))
	  		((RXLPM_GC_CFG2) (_cnst \3'b01\))
	  		((RXLPM_HF_CFG2) (_cnst \5'b01010\))
	  		((RXLPM_HOLD_DURING_EIDLE) (_cnst \1'b1\))
	  		((RXLPM_INCM_CFG) (_cnst \1'b1\))
	  		((RXLPM_IPCM_CFG) (_cnst \1'b0\))
	  		((RXLPM_LF_CFG2) (_cnst \5'b01010\))
	  		((RXLPM_OSINT_CFG) (_cnst \3'b100\))
	  		((RX_OS_CFG) (_cnst \13'h080\))
	  		((RXOSCALRESET_TIME) (_cnst \5'b011\))
	  		((RXOSCALRESET_TIMEOUT) (_cnst \5'b0\))
	  		((ES_EYE_SCAN_EN) (_string \V"FALSE"\))
	  		((TXBUF_EN) (PCIE_TXBUF_EN))
	  		((TXBUF_RESET_ON_RATE_CHANGE) (_string \V"TRUE"\))
	  		((RXBUF_EN) (_string \V"TRUE"\))
	  		((RX_DEFER_RESET_BUF_EN) (_string \V"TRUE"\))
	  		((RXBUF_ADDR_MODE) (_string \V"FULL"\))
	  		((RXBUF_EIDLE_HI_CNT) (_cnst \4'd4\))
	  		((RXBUF_EIDLE_LO_CNT) (_cnst \4'd0\))
	  		((RXBUF_RESET_ON_CB_CHANGE) (_string \V"TRUE"\))
	  		((RXBUF_RESET_ON_COMMAALIGN) (_string \V"FALSE"\))
	  		((RXBUF_RESET_ON_EIDLE) (_string \V"TRUE"\))
	  		((RXBUF_RESET_ON_RATE_CHANGE) (_string \V"TRUE"\))
	  		((RXBUF_THRESH_OVRD) (_string \V"FALSE"\))
	  		((RXBUF_THRESH_OVFLW) (_cnst \61\))
	  		((RXBUF_THRESH_UNDFLW) (_cnst \4\))
	  		((TXPH_CFG) (_cnst \16'h0780\))
	  		((TXPH_MONITOR_SEL) (_cnst \5'd0\))
	  		((TXPHDLY_CFG) (_cnst \24'h084020\))
	  		((TXDLY_CFG) (_cnst \16'h01F\))
	  		((TXDLY_LCFG) (_cnst \9'h030\))
	  		((TXDLY_TAP_CFG) (_cnst \16'd0\))
	  		((TXSYNC_OVRD) (TXSYNC_OVRD))
	  		((TXSYNC_MULTILANE) (TXSYNC_MULTILANE))
	  		((TXSYNC_SKIP_DA) (_cnst \1'b0\))
	  		((RXPH_CFG) (_cnst \24'd0\))
	  		((RXPH_MONITOR_SEL) (_cnst \5'd0\))
	  		((RXPHDLY_CFG) (_cnst \24'h04020\))
	  		((RXDLY_CFG) (_cnst \16'h01F\))
	  		((RXDLY_LCFG) (_cnst \9'h030\))
	  		((RXDLY_TAP_CFG) (_cnst \16'd0\))
	  		((RX_DDI_SEL) (_cnst \6'd0\))
	  		((RXSYNC_OVRD) (RXSYNC_OVRD))
	  		((RXSYNC_MULTILANE) (RXSYNC_MULTILANE))
	  		((RXSYNC_SKIP_DA) (_cnst \1'b0\))
	  		((ALIGN_COMMA_DOUBLE) (_string \V"FALSE"\))
	  		((ALIGN_COMMA_ENABLE) (_cnst \10'b1111111111\))
	  		((ALIGN_COMMA_WORD) (_cnst \1\))
	  		((ALIGN_MCOMMA_DET) (_string \V"TRUE"\))
	  		((ALIGN_MCOMMA_VALUE) (_cnst \10'b1010000011\))
	  		((ALIGN_PCOMMA_DET) (_string \V"TRUE"\))
	  		((ALIGN_PCOMMA_VALUE) (_cnst \10'b0101111100\))
	  		((DEC_MCOMMA_DETECT) (_string \V"TRUE"\))
	  		((DEC_PCOMMA_DETECT) (_string \V"TRUE"\))
	  		((DEC_VALID_COMMA_ONLY) (_string \V"FALSE"\))
	  		((SHOW_REALIGN_COMMA) (_string \V"FALSE"\))
	  		((RXSLIDE_AUTO_WAIT) (_cnst \7\))
	  		((RXSLIDE_MODE) (_string \V"PMA"\))
	  		((CHAN_BOND_KEEP_ALIGN) (_string \V"TRUE"\))
	  		((CHAN_BOND_MAX_SKEW) (_cnst \7\))
	  		((CHAN_BOND_SEQ_LEN) (_cnst \4\))
	  		((CHAN_BOND_SEQ_1_ENABLE) (_cnst \4'b1111\))
	  		((CHAN_BOND_SEQ_1_1) (_cnst \10'b01001010\))
	  		((CHAN_BOND_SEQ_1_2) (_cnst \10'b01001010\))
	  		((CHAN_BOND_SEQ_1_3) (_cnst \10'b01001010\))
	  		((CHAN_BOND_SEQ_1_4) (_cnst \10'b0110111100\))
	  		((CHAN_BOND_SEQ_2_USE) (_string \V"TRUE"\))
	  		((CHAN_BOND_SEQ_2_ENABLE) (_cnst \4'b1111\))
	  		((CHAN_BOND_SEQ_2_1) (_cnst \10'b01000101\))
	  		((CHAN_BOND_SEQ_2_2) (_cnst \10'b01000101\))
	  		((CHAN_BOND_SEQ_2_3) (_cnst \10'b01000101\))
	  		((CHAN_BOND_SEQ_2_4) (_cnst \10'b0110111100\))
	  		((FTS_DESKEW_SEQ_ENABLE) (_cnst \4'b1111\))
	  		((FTS_LANE_DESKEW_EN) (_string \V"TRUE"\))
	  		((FTS_LANE_DESKEW_CFG) (_cnst \4'b1111\))
	  		((CBCC_DATA_SOURCE_SEL) (_string \V"DECODED"\))
	  		((CLK_CORRECT_USE) (_string \V"TRUE"\))
	  		((CLK_COR_KEEP_IDLE) (_string \V"TRUE"\))
	  		((CLK_COR_MAX_LAT) (CLK_COR_MAX_LAT))
	  		((CLK_COR_MIN_LAT) (CLK_COR_MIN_LAT))
	  		((CLK_COR_PRECEDENCE) (_string \V"TRUE"\))
	  		((CLK_COR_REPEAT_WAIT) (_cnst \0\))
	  		((CLK_COR_SEQ_LEN) (_cnst \1\))
	  		((CLK_COR_SEQ_1_ENABLE) (_cnst \4'b1111\))
	  		((CLK_COR_SEQ_1_1) (_cnst \10'b0100011100\))
	  		((CLK_COR_SEQ_1_2) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_1_3) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_1_4) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_ENABLE) (_cnst \4'b0\))
	  		((CLK_COR_SEQ_2_USE) (_string \V"FALSE"\))
	  		((CLK_COR_SEQ_2_1) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_2) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_3) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_4) (_cnst \10'b0\))
	  		((RX_DISPERR_SEQ_MATCH) (_string \V"TRUE"\))
	  		((GEARBOX_MODE) (_cnst \3'd0\))
	  		((TXGEARBOX_EN) (_string \V"FALSE"\))
	  		((RXGEARBOX_EN) (_string \V"FALSE"\))
	  		((LOOPBACK_CFG) (_cnst \1'd0\))
	  		((RXPRBS_ERR_LOOPBACK) (_cnst \1'd0\))
	  		((TX_LOOPBACK_DRIVE_HIZ) (_string \V"FALSE"\))
	  		((TXOOB_CFG) (_cnst \1'd1\))
	  		((RXOOB_CLK_CFG) (RXOOB_CLK_CFG))
	  		((DMONITOR_CFG) (_cnst \24'h0B01\))
	  		((RX_DEBUG_CFG) (_cnst \14'h0\))
	  		((CFOK_CFG) (_cnst \43'h490_0004_0E80\))
	  		((CFOK_CFG2) (_cnst \7'b010_0000\))
	  		((CFOK_CFG3) (_cnst \7'b010_0000\))
	  		((CFOK_CFG4) (_cnst \1'd0\))
	  		((CFOK_CFG5) (_cnst \2'd0\))
	  		((CFOK_CFG6) (_cnst \4'd0\))
	  	)
	  	(_port
	  		((PLL0CLK) (GT_QPLLCLK))
	  		((PLL1CLK) (\1 \))
	  		((PLL0REFCLK) (GT_QPLLREFCLK))
	  		((PLL1REFCLK) (\2 \))
	  		((TXUSRCLK) (GT_TXUSRCLK))
	  		((RXUSRCLK) (GT_RXUSRCLK))
	  		((TXUSRCLK2) (GT_TXUSRCLK2))
	  		((RXUSRCLK2) (GT_RXUSRCLK2))
	  		((TXSYSCLKSEL) (GT_TXSYSCLKSEL))
	  		((RXSYSCLKSEL) (GT_RXSYSCLKSEL))
	  		((TXOUTCLKSEL) (txoutclksel))
	  		((RXOUTCLKSEL) (rxoutclksel))
	  		((CLKRSVD0) (\3 \))
	  		((CLKRSVD1) (\4 \))
	  		((TXOUTCLK) (GT_TXOUTCLK))
	  		((RXOUTCLK) (GT_RXOUTCLK))
	  		((TXOUTCLKFABRIC) (_open))
	  		((RXOUTCLKFABRIC) (_open))
	  		((TXOUTCLKPCS) (_open))
	  		((RXOUTCLKPCS) (_open))
	  		((RXCDRLOCK) (GT_RXCDRLOCK))
	  		((TXUSERRDY) (GT_TXUSERRDY))
	  		((RXUSERRDY) (GT_RXUSERRDY))
	  		((CFGRESET) (\5 \))
	  		((GTRESETSEL) (\6 \))
	  		((RESETOVRD) (GT_RESETOVRD))
	  		((GTTXRESET) (GT_GTTXRESET))
	  		((GTRXRESET) (GT_GTRXRESET))
	  		((TXRESETDONE) (GT_TXRESETDONE))
	  		((RXRESETDONE) (GT_RXRESETDONE))
	  		((TXDATA) (GT_TXDATA))
	  		((TXCHARISK) (GT_TXDATAK))
	  		((GTPTXP) (GT_TXP))
	  		((GTPTXN) (GT_TXN))
	  		((GTPRXP) (GT_RXP))
	  		((GTPRXN) (GT_RXN))
	  		((RXDATA) (rxdata(d_31_0)))
	  		((RXCHARISK) (rxdatak(d_3_0)))
	  		((TXDETECTRX) (GT_TXDETECTRX))
	  		((TXPDELECIDLEMODE) (\7 \))
	  		((RXELECIDLEMODE) (\8 \))
	  		((TXELECIDLE) (GT_TXELECIDLE))
	  		((TXCHARDISPMODE) (\9 \))
	  		((TXCHARDISPVAL) (\11 \))
	  		((TXPOLARITY) (\12 \))
	  		((RXPOLARITY) (GT_RXPOLARITY))
	  		((TXPD) (GT_TXPOWERDOWN))
	  		((RXPD) (GT_RXPOWERDOWN))
	  		((TXRATE) (GT_TXRATE))
	  		((RXRATE) (GT_RXRATE))
	  		((TXRATEMODE) (\13 \))
	  		((RXRATEMODE) (\14 \))
	  		((TXMARGIN) (GT_TXMARGIN))
	  		((TXSWING) (GT_TXSWING))
	  		((TXDEEMPH) (GT_TXDEEMPH))
	  		((TXINHIBIT) (GT_TXINHIBIT))
	  		((TXBUFDIFFCTRL) (\15 \))
	  		((TXDIFFCTRL) (\16 \))
	  		((TXPRECURSOR) (GT_TXPRECURSOR))
	  		((TXPRECURSORINV) (\17 \))
	  		((TXMAINCURSOR) (GT_TXMAINCURSOR))
	  		((TXPOSTCURSOR) (GT_TXPOSTCURSOR))
	  		((TXPOSTCURSORINV) (\18 \))
	  		((RXVALID) (GT_RXVALID))
	  		((PHYSTATUS) (GT_PHYSTATUS))
	  		((RXELECIDLE) (GT_RXELECIDLE))
	  		((RXSTATUS) (GT_RXSTATUS))
	  		((TXRATEDONE) (GT_TXRATEDONE))
	  		((RXRATEDONE) (GT_RXRATEDONE))
	  		((DRPCLK) (GT_DRPCLK))
	  		((DRPADDR) (GT_DRPADDR))
	  		((DRPEN) (GT_DRPEN))
	  		((DRPDI) (GT_DRPDI))
	  		((DRPWE) (GT_DRPWE))
	  		((DRPDO) (GT_DRPDO))
	  		((DRPRDY) (GT_DRPRDY))
	  		((TXPMARESET) (GT_TXPMARESET))
	  		((RXPMARESET) (GT_RXPMARESET))
	  		((RXLPMRESET) (\19 \))
	  		((RXLPMOSINTNTRLEN) (\20 \))
	  		((RXLPMHFHOLD) (\21 \))
	  		((RXLPMHFOVRDEN) (\22 \))
	  		((RXLPMLFHOLD) (\23 \))
	  		((RXLPMLFOVRDEN) (\24 \))
	  		((PMARSVDIN0) (\25 \))
	  		((PMARSVDIN1) (\26 \))
	  		((PMARSVDIN2) (\27 \))
	  		((PMARSVDIN3) (\28 \))
	  		((PMARSVDIN4) (\29 \))
	  		((GTRSVD) (\30 \))
	  		((PMARSVDOUT0) (_open))
	  		((PMARSVDOUT1) (_open))
	  		((DMONITOROUT) (dmonitorout))
	  		((TXPCSRESET) (GT_TXPCSRESET))
	  		((RXPCSRESET) (GT_RXPCSRESET))
	  		((PCSRSVDIN) (\31 \))
	  		((PCSRSVDOUT) (_open))
	  		((RXCDRRESET) (GT_RXCDRRESET))
	  		((RXCDRRESETRSV) (\32 \))
	  		((RXCDRFREQRESET) (GT_RXCDRFREQRESET))
	  		((RXCDRHOLD) (\33 \))
	  		((RXCDROVRDEN) (\34 \))
	  		((TXPIPPMEN) (\35 \))
	  		((TXPIPPMOVRDEN) (\36 \))
	  		((TXPIPPMPD) (\37 \))
	  		((TXPIPPMSEL) (\38 \))
	  		((TXPIPPMSTEPSIZE) (\39 \))
	  		((TXPISOPD) (\40 \))
	  		((RXDFEXYDEN) (\41 \))
	  		((RXOSHOLD) (\42 \))
	  		((RXOSOVRDEN) (\43 \))
	  		((RXOSINTEN) (\44 \))
	  		((RXOSINTHOLD) (\45 \))
	  		((RXOSINTNTRLEN) (\46 \))
	  		((RXOSINTOVRDEN) (\47 \))
	  		((RXOSINTPD) (\48 \))
	  		((RXOSINTSTROBE) (\49 \))
	  		((RXOSINTTESTOVRDEN) (\50 \))
	  		((RXOSINTCFG) (\51 \))
	  		((RXOSINTID0) (\52 \))
	  		((RXOSINTDONE) (_open))
	  		((RXOSINTSTARTED) (_open))
	  		((RXOSINTSTROBEDONE) (_open))
	  		((RXOSINTSTROBESTARTED) (_open))
	  		((EYESCANRESET) (GT_EYESCANRESET))
	  		((EYESCANMODE) (\53 \))
	  		((EYESCANTRIGGER) (\54 \))
	  		((EYESCANDATAERROR) (GT_EYESCANDATAERROR))
	  		((TXBUFSTATUS) (_open))
	  		((RXBUFRESET) (GT_RXBUFRESET))
	  		((RXBUFSTATUS) (GT_RXBUFSTATUS))
	  		((TXPHDLYRESET) (GT_TXPHDLYRESET))
	  		((TXPHDLYTSTCLK) (\55 \))
	  		((TXPHALIGN) (GT_TXPHALIGN))
	  		((TXPHALIGNEN) (GT_TXPHALIGNEN))
	  		((TXPHDLYPD) (\56 \))
	  		((TXPHINIT) (GT_TXPHINIT))
	  		((TXPHOVRDEN) (\57 \))
	  		((TXDLYBYPASS) (GT_TXDLYBYPASS))
	  		((TXDLYSRESET) (GT_TXDLYSRESET))
	  		((TXDLYEN) (GT_TXDLYEN))
	  		((TXDLYOVRDEN) (\58 \))
	  		((TXDLYHOLD) (\59 \))
	  		((TXDLYUPDOWN) (\60 \))
	  		((TXPHALIGNDONE) (GT_TXPHALIGNDONE))
	  		((TXPHINITDONE) (GT_TXPHINITDONE))
	  		((TXDLYSRESETDONE) (GT_TXDLYSRESETDONE))
	  		((TXSYNCMODE) (GT_TXSYNCMODE))
	  		((TXSYNCIN) (GT_TXSYNCIN))
	  		((TXSYNCALLIN) (GT_TXSYNCALLIN))
	  		((TXSYNCDONE) (GT_TXSYNCDONE))
	  		((TXSYNCOUT) (GT_TXSYNCOUT))
	  		((RXPHDLYRESET) (\61 \))
	  		((RXPHALIGN) (GT_RXPHALIGN))
	  		((RXPHALIGNEN) (GT_RXPHALIGNEN))
	  		((RXPHDLYPD) (\62 \))
	  		((RXPHOVRDEN) (\63 \))
	  		((RXDLYBYPASS) (GT_RXDLYBYPASS))
	  		((RXDLYSRESET) (GT_RXDLYSRESET))
	  		((RXDLYEN) (GT_RXDLYEN))
	  		((RXDLYOVRDEN) (\64 \))
	  		((RXDDIEN) (GT_RXDDIEN))
	  		((RXPHALIGNDONE) (GT_RXPHALIGNDONE))
	  		((RXPHMONITOR) (_open))
	  		((RXPHSLIPMONITOR) (_open))
	  		((RXDLYSRESETDONE) (GT_RXDLYSRESETDONE))
	  		((RXSYNCMODE) (GT_RXSYNCMODE))
	  		((RXSYNCIN) (GT_RXSYNCIN))
	  		((RXSYNCALLIN) (GT_RXSYNCALLIN))
	  		((RXSYNCDONE) (GT_RXSYNCDONE))
	  		((RXSYNCOUT) (GT_RXSYNCOUT))
	  		((RXCOMMADETEN) (\65 \))
	  		((RXMCOMMAALIGNEN) (\66 \))
	  		((RXPCOMMAALIGNEN) (\67 \))
	  		((RXSLIDE) (GT_RXSLIDE))
	  		((RXCOMMADET) (GT_RXCOMMADET))
	  		((RXCHARISCOMMA) (rxchariscomma(d_3_0)))
	  		((RXBYTEISALIGNED) (GT_RXBYTEISALIGNED))
	  		((RXBYTEREALIGN) (GT_RXBYTEREALIGN))
	  		((RXCHBONDEN) (GT_RXCHBONDEN))
	  		((RXCHBONDI) (GT_RXCHBONDI(d_3_0)))
	  		((RXCHBONDLEVEL) (GT_RXCHBONDLEVEL))
	  		((RXCHBONDMASTER) (GT_RXCHBONDMASTER))
	  		((RXCHBONDSLAVE) (GT_RXCHBONDSLAVE))
	  		((RXCHANBONDSEQ) (_open))
	  		((RXCHANISALIGNED) (GT_RXCHANISALIGNED))
	  		((RXCHANREALIGN) (_open))
	  		((RXCHBONDO) (GT_RXCHBONDO(d_3_0)))
	  		((RXCLKCORCNT) (_open))
	  		((TX8B10BBYPASS) (\68 \))
	  		((TX8B10BEN) (\69 \))
	  		((RX8B10BEN) (\70 \))
	  		((RXDISPERR) (GT_RXDISPERR(d_3_0)))
	  		((RXNOTINTABLE) (GT_RXNOTINTABLE(d_3_0)))
	  		((TXHEADER) (\71 \))
	  		((TXSEQUENCE) (\72 \))
	  		((TXSTARTSEQ) (\73 \))
	  		((RXGEARBOXSLIP) (\74 \))
	  		((TXGEARBOXREADY) (_open))
	  		((RXDATAVALID) (_open))
	  		((RXHEADER) (_open))
	  		((RXHEADERVALID) (_open))
	  		((RXSTARTOFSEQ) (_open))
	  		((TXPRBSSEL) (GT_TXPRBSSEL))
	  		((RXPRBSSEL) (GT_RXPRBSSEL))
	  		((TXPRBSFORCEERR) (GT_TXPRBSFORCEERR))
	  		((RXPRBSCNTRESET) (GT_RXPRBSCNTRESET))
	  		((LOOPBACK) (GT_LOOPBACK))
	  		((RXPRBSERR) (GT_RXPRBSERR))
	  		((SIGVALIDCLK) (GT_OOBCLK))
	  		((TXCOMINIT) (\75 \))
	  		((TXCOMSAS) (\76 \))
	  		((TXCOMWAKE) (\77 \))
	  		((RXOOBRESET) (\78 \))
	  		((TXCOMFINISH) (_open))
	  		((RXCOMINITDET) (_open))
	  		((RXCOMSASDET) (_open))
	  		((RXCOMWAKEDET) (_open))
	  		((SETERRSTATUS) (\79 \))
	  		((TXDIFFPD) (\80 \))
	  		((TSTIN) (\81 \))
	  		((RXADAPTSELTEST) (\82 \))
	  		((DMONFIFORESET) (\83 \))
	  		((DMONITORCLK) (dmonitorclk))
	  		((RXOSCALRESET) (\84 \))
	  		((RXPMARESETDONE) (GT_RXPMARESETDONE))
	  		((TXPMARESETDONE) (_open))
	  	)
	  	(_delay (_code  24)(0.000000))
	  )
	)
	(_generate gth_channel 0 22837 (_vif  (_code 25))
	  (_object
	  	(_sig (_int \85 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \86 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \87 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \88 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \89 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \90 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[0:2]reg~ 0 0 (_array ~reg ((_to i 0 i 2)))))
	  	(_sig (_int \91 \ ~[0:2]reg~ -1 0 (_int (_uni(_cnst \3'd1\))))(_reg)(_flags2))
	  	(_sig (_int \92 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \93 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \94 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \95 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \96 \ ~wire -1 23213 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \97 \ ~wire -1 23214 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \98 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \99 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[0:31]reg~ 0 0 (_array ~reg ((_to i 0 i 31)))))
	  	(_sig (_int \101 \ ~[0:31]reg~ -1 0 (_int (_uni(_cnst \32'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:3]reg~ 0 0 (_array ~reg ((_to i 0 i 3)))))
	  	(_sig (_int \103 \ ~[0:3]reg~ -1 0 (_int (_uni(_cnst \4'd0\))))(_reg)(_flags2))
	  	(_sig (_int \104 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[0:1]reg~ 0 0 (_array ~reg ((_to i 0 i 1)))))
	  	(_sig (_int \105 \ ~[0:1]reg~ -1 0 (_int (_uni(_cnst \2'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:6]reg~ 0 0 (_array ~reg ((_to i 0 i 6)))))
	  	(_sig (_int \107 \ ~[0:6]reg~ -1 0 (_int (_uni(_cnst \7'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:7]reg~ 0 0 (_array ~reg ((_to i 0 i 7)))))
	  	(_sig (_int \108 \ ~[0:7]reg~ -1 0 (_int (_uni(_cnst \8'd0\))))(_reg)(_flags2))
	  	(_sig (_int \109 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \110 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \111 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[2:0]reg~ 0 0 (_array ~reg ((_dto i 2 i 0)))))
	  	(_sig (_int \112 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b100\))))(_reg)(_flags2))
	  	(_type (_int ~[3:0]reg~ 0 0 (_array ~reg ((_dto i 3 i 0)))))
	  	(_sig (_int \113 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b1111\))))(_reg)(_flags2))
	  	(_sig (_int \114 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \115 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \116 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \117 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \118 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \119 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \120 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \121 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[0:4]reg~ 0 0 (_array ~reg ((_to i 0 i 4)))))
	  	(_sig (_int \122 \ ~[0:4]reg~ -1 0 (_int (_uni(_cnst \5'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:15]reg~ 0 0 (_array ~reg ((_to i 0 i 15)))))
	  	(_sig (_int \123 \ ~[0:15]reg~ -1 0 (_int (_uni(_cnst \16'd0\))))(_reg)(_flags2))
	  	(_sig (_int \124 \ ~[0:15]reg~ -1 0 (_int (_uni(_cnst \16'd0\))))(_reg)(_flags2))
	  	(_sig (_int \125 \ ~[0:4]reg~ -1 0 (_int (_uni(_cnst \5'd0\))))(_reg)(_flags2))
	  	(_sig (_int \126 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \127 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \128 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \129 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \130 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \131 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \132 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \133 \ ~[0:4]reg~ -1 0 (_int (_uni(_cnst \5'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[4:0]reg~ 0 0 (_array ~reg ((_dto i 4 i 0)))))
	  	(_sig (_int \134 \ ~[4:0]reg~ -1 0 (_int (_uni(_cnst \5'b10000\))))(_reg)(_flags2))
	  	(_sig (_int \135 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \136 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \137 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \138 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \139 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \140 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \141 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \142 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \143 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \144 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \145 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \146 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \147 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \148 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \149 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \150 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \151 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \152 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \153 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \154 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \155 \ ~[0:1]reg~ -1 0 (_int (_uni(_cnst \2'd0\))))(_reg)(_flags2))
	  	(_sig (_int \156 \ ~[0:4]reg~ -1 0 (_int (_uni(_cnst \5'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:5]reg~ 0 0 (_array ~reg ((_to i 0 i 5)))))
	  	(_sig (_int \157 \ ~[0:5]reg~ -1 0 (_int (_uni(_cnst \6'd0\))))(_reg)(_flags2))
	  	(_sig (_int \158 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \159 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \160 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \161 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \162 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \163 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \164 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \165 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \166 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \167 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \168 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \169 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \170 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \171 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \172 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b0110\))))(_reg)(_flags2))
	  	(_sig (_int \173 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b0\))))(_reg)(_flags2))
	  	(_sig (_int \174 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \175 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \176 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \177 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \178 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \179 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \180 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \181 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \182 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \183 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \184 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \185 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \186 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \187 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \188 \ ~wire -1 23457 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \189 \ ~wire -1 23457 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \190 \ ~[0:7]reg~ -1 0 (_int (_uni(_cnst \8'd0\))))(_reg)(_flags2))
	  	(_sig (_int \191 \ ~wire -1 23457 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \192 \ ~wire -1 23457 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \193 \ ~[0:2]reg~ -1 0 (_int (_uni(_cnst \3'd0\))))(_reg)(_flags2))
	  	(_sig (_int \194 \ ~[0:6]reg~ -1 0 (_int (_uni(_cnst \7'd0\))))(_reg)(_flags2))
	  	(_sig (_int \195 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \196 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \197 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \198 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \199 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \200 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \201 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \202 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \203 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[19:0]reg~ 0 0 (_array ~reg ((_dto i 19 i 0)))))
	  	(_sig (_int \204 \ ~[19:0]reg~ -1 0 (_int (_uni(_cnst \20'hFFFFF\))))(_reg)(_flags2))
	  	(_type (_int ~[0:13]reg~ 0 0 (_array ~reg ((_to i 0 i 13)))))
	  	(_sig (_int \205 \ ~[0:13]reg~ -1 0 (_int (_uni(_cnst \14'd0\))))(_reg)(_flags2))
	  	(_sig (_int \206 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_virtual \106 \ 0 23245 (_uni ((238)(47)))))
	  	(_sig (_virtual \102 \ 0 23228 (_uni ((235)(38)))))
	  	(_sig (_virtual \100 \ 0 23227 (_uni ((234)(37)))))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@INTERNAL#23213_11@ (_int 11 0 23213 (_prcs 0(_ass)(_alias ((\96 \)(cpllpd)(GT_CPLLPD)))(_simple)(_trgt(230))(_sens(132)(17))
	  		)))
	  		(@INTERNAL#23214_12@ (_int 12 0 23214 (_prcs 1(_ass)(_alias ((\97 \)(cpllrst)(GT_CPLLRESET)))(_simple)(_trgt(231))(_sens(133)(18))
	  		)))
	  		(@ASSIGN#23457,23457,23457,23457_13@ (_arch 13 0 23457 (_prcs 2(_ass)(_alias ((\188 \)(GT_GEN3)(\189 \)(GT_GEN3)(\191 \)(GT_GEN3)(\192 \)(GT_GEN3)))(_simple)(_trgt(319)(320)(322)(323))(_sens(1))
	  		)))
	  		(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 6 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst gthe2_channel_i 0 22840 (_ent . GTHE2_CHANNEL)
	  	(_gen
	  		((SIM_CPLLREFCLK_SEL) (_cnst \3'b01\))
	  		((SIM_RESET_SPEEDUP) (PCIE_SIM_SPEEDUP))
	  		((SIM_RECEIVER_DETECT_PASS) (_string \V"TRUE"\))
	  		((SIM_TX_EIDLE_DRIVE_LEVEL) (PCIE_SIM_TX_EIDLE_DRIVE_LEVEL))
	  		((SIM_VERSION) (_string \V"2.0"\))
	  		((CPLL_REFCLK_DIV) (CPLL_REFCLK_DIV))
	  		((CPLL_FBDIV_45) (CPLL_FBDIV_45))
	  		((CPLL_FBDIV) (CPLL_FBDIV))
	  		((TXOUT_DIV) (OUT_DIV))
	  		((RXOUT_DIV) (OUT_DIV))
	  		((TX_CLK25_DIV) (CLK25_DIV))
	  		((RX_CLK25_DIV) (CLK25_DIV))
	  		((TX_CLKMUX_PD) (_cnst \1'b1\))
	  		((RX_CLKMUX_PD) (_cnst \1'b1\))
	  		((TX_XCLK_SEL) (TX_XCLK_SEL))
	  		((RX_XCLK_SEL) (_string \V"RXREC"\))
	  		((OUTREFCLK_SEL_INV) (_cnst \2'b11\))
	  		((CPLL_CFG) (_cnst \29'h0A407CC\))
	  		((CPLL_INIT_CFG) (_cnst \24'h01E\))
	  		((CPLL_LOCK_CFG) (_cnst \16'h01E8\))
	  		((TXPCSRESET_TIME) (_cnst \5'b01\))
	  		((RXPCSRESET_TIME) (_cnst \5'b01\))
	  		((TXPMARESET_TIME) (_cnst \5'b011\))
	  		((RXPMARESET_TIME) (_cnst \5'b011\))
	  		((TX_DATA_WIDTH) (_cnst \20\))
	  		((TX_INT_DATAWIDTH) (_cnst \0\))
	  		((RX_DATA_WIDTH) (_cnst \20\))
	  		((RX_INT_DATAWIDTH) (_cnst \0\))
	  		((TX_RXDETECT_CFG) (TX_RXDETECT_CFG))
	  		((TX_RXDETECT_PRECHARGE_TIME) (_cnst \17'h01\))
	  		((TX_RXDETECT_REF) (_cnst \3'b011\))
	  		((RX_CM_SEL) (_cnst \2'b11\))
	  		((RX_CM_TRIM) (_cnst \4'b1010\))
	  		((TX_EIDLE_ASSERT_DELAY) (PCIE_TX_EIDLE_ASSERT_DELAY))
	  		((TX_EIDLE_DEASSERT_DELAY) (_cnst \3'b100\))
	  		((PD_TRANS_TIME_NONE_P2) (_cnst \8'h09\))
	  		((TX_DRIVE_MODE) (_string \V"PIPE"\))
	  		((TX_DEEMPH0) (_cnst \6'b010100\))
	  		((TX_DEEMPH1) (_cnst \6'b01011\))
	  		((TX_MARGIN_FULL_0) (_cnst \7'b1001111\))
	  		((TX_MARGIN_FULL_1) (_cnst \7'b1001110\))
	  		((TX_MARGIN_FULL_2) (_cnst \7'b1001101\))
	  		((TX_MARGIN_FULL_3) (_cnst \7'b1001100\))
	  		((TX_MARGIN_FULL_4) (_cnst \7'b1000011\))
	  		((TX_MARGIN_LOW_0) (_cnst \7'b1000101\))
	  		((TX_MARGIN_LOW_1) (_cnst \7'b1000110\))
	  		((TX_MARGIN_LOW_2) (_cnst \7'b1000011\))
	  		((TX_MARGIN_LOW_3) (_cnst \7'b1000010\))
	  		((TX_MARGIN_LOW_4) (_cnst \7'b1000000\))
	  		((TX_MAINCURSOR_SEL) (_cnst \1'b0\))
	  		((TX_QPI_STATUS_EN) (_cnst \1'b0\))
	  		((RX_SIG_VALID_DLY) (_cnst \4\))
	  		((PCS_PCIE_EN) (_string \V"TRUE"\))
	  		((PCS_RSVD_ATTR) (_cnst \48'h0_0000_0140\))
	  		((PMA_RSV) (_cnst \32'h080\))
	  		((PMA_RSV2) (_cnst \32'h1C00000A\))
	  		((PMA_RSV4) (_cnst \15'h08\))
	  		((RX_BIAS_CFG) (_cnst \24'h0C0010\))
	  		((TERM_RCAL_CFG) (_cnst \15'b100001000010000\))
	  		((TERM_RCAL_OVRD) (_cnst \3'b0\))
	  		((RXPI_CFG0) (_cnst \2'b0\))
	  		((RXPI_CFG1) (_cnst \2'b11\))
	  		((RXPI_CFG2) (_cnst \2'b11\))
	  		((RXPI_CFG3) (_cnst \2'b11\))
	  		((RXPI_CFG4) (_cnst \1'b0\))
	  		((RXPI_CFG5) (_cnst \1'b0\))
	  		((RXPI_CFG6) (_cnst \3'b100\))
	  		((RXCDR_CFG) (RXCDR_CFG_GTH))
	  		((RXCDR_LOCK_CFG) (_cnst \6'b010101\))
	  		((RXCDR_HOLD_DURING_EIDLE) (_cnst \1'd1\))
	  		((RXCDR_FR_RESET_ON_EIDLE) (_cnst \1'd0\))
	  		((RXCDR_PH_RESET_ON_EIDLE) (_cnst \1'd0\))
	  		((RXLPM_HF_CFG) (_cnst \14'h0200\))
	  		((RXLPM_LF_CFG) (_cnst \18'h09000\))
	  		((RXDFELPMRESET_TIME) (_cnst \7'h0F\))
	  		((RX_DFE_AGC_CFG0) (_cnst \2'h0\))
	  		((RX_DFE_AGC_CFG1) (_cnst \3'h4\))
	  		((RX_DFE_AGC_CFG2) (_cnst \4'h0\))
	  		((RX_DFE_AGC_OVRDEN) (_cnst \1'h1\))
	  		((RX_DFE_GAIN_CFG) (_cnst \23'h020C0\))
	  		((RX_DFE_H2_CFG) (_cnst \12'h0\))
	  		((RX_DFE_H3_CFG) (_cnst \12'h040\))
	  		((RX_DFE_H4_CFG) (_cnst \11'h0E0\))
	  		((RX_DFE_H5_CFG) (_cnst \11'h0E0\))
	  		((RX_DFE_H6_CFG) (_cnst \11'h020\))
	  		((RX_DFE_H7_CFG) (_cnst \11'h020\))
	  		((RX_DFE_KL_CFG) (_cnst \33'h0310\))
	  		((RX_DFE_KL_LPM_KH_CFG0) (_cnst \2'h2\))
	  		((RX_DFE_KL_LPM_KH_CFG1) (_cnst \3'h2\))
	  		((RX_DFE_KL_LPM_KH_CFG2) (_cnst \4'h2\))
	  		((RX_DFE_KL_LPM_KH_OVRDEN) (_cnst \1'h1\))
	  		((RX_DFE_KL_LPM_KL_CFG0) (_cnst \2'h2\))
	  		((RX_DFE_KL_LPM_KL_CFG1) (_cnst \3'h2\))
	  		((RX_DFE_KL_LPM_KL_CFG2) (_cnst \4'h2\))
	  		((RX_DFE_KL_LPM_KL_OVRDEN) (_cnst \1'b1\))
	  		((RX_DFE_LPM_CFG) (_cnst \16'h080\))
	  		((RX_DFELPM_CFG0) (_cnst \4'h6\))
	  		((RX_DFELPM_CFG1) (_cnst \4'h0\))
	  		((RX_DFELPM_KLKH_AGC_STUP_EN) (_cnst \1'h1\))
	  		((RX_DFE_LPM_HOLD_DURING_EIDLE) (_cnst \1'h1\))
	  		((RX_DFE_ST_CFG) (_cnst \54'h0_C100_000C_003F\))
	  		((RX_DFE_UT_CFG) (_cnst \17'h03800\))
	  		((RX_DFE_VP_CFG) (_cnst \17'h03AA3\))
	  		((RX_OS_CFG) (_cnst \13'h080\))
	  		((A_RXOSCALRESET) (_cnst \1'd0\))
	  		((RXOSCALRESET_TIME) (_cnst \5'b011\))
	  		((RXOSCALRESET_TIMEOUT) (_cnst \5'b0\))
	  		((ES_EYE_SCAN_EN) (_string \V"FALSE"\))
	  		((ES_HORZ_OFFSET) (_cnst \12'h0\))
	  		((TXBUF_EN) (PCIE_TXBUF_EN))
	  		((TXBUF_RESET_ON_RATE_CHANGE) (_string \V"TRUE"\))
	  		((RXBUF_EN) (_string \V"TRUE"\))
	  		((RX_DEFER_RESET_BUF_EN) (_string \V"TRUE"\))
	  		((RXBUF_ADDR_MODE) (_string \V"FULL"\))
	  		((RXBUF_EIDLE_HI_CNT) (_cnst \4'd4\))
	  		((RXBUF_EIDLE_LO_CNT) (_cnst \4'd0\))
	  		((RXBUF_RESET_ON_CB_CHANGE) (_string \V"TRUE"\))
	  		((RXBUF_RESET_ON_COMMAALIGN) (_string \V"FALSE"\))
	  		((RXBUF_RESET_ON_EIDLE) (_string \V"TRUE"\))
	  		((RXBUF_RESET_ON_RATE_CHANGE) (_string \V"TRUE"\))
	  		((RXBUF_THRESH_OVRD) (_string \V"FALSE"\))
	  		((RXBUF_THRESH_OVFLW) (_cnst \61\))
	  		((RXBUF_THRESH_UNDFLW) (_cnst \4\))
	  		((TXPH_MONITOR_SEL) (_cnst \5'd0\))
	  		((TXSYNC_OVRD) (TXSYNC_OVRD))
	  		((TXSYNC_MULTILANE) (TXSYNC_MULTILANE))
	  		((TXSYNC_SKIP_DA) (_cnst \1'b0\))
	  		((RXPH_MONITOR_SEL) (_cnst \5'd0\))
	  		((RXPHDLY_CFG) (_cnst \24'h04020\))
	  		((RX_DDI_SEL) (_cnst \6'd0\))
	  		((RXSYNC_OVRD) (RXSYNC_OVRD))
	  		((RXSYNC_MULTILANE) (RXSYNC_MULTILANE))
	  		((RXSYNC_SKIP_DA) (_cnst \1'b0\))
	  		((ALIGN_COMMA_DOUBLE) (_string \V"FALSE"\))
	  		((ALIGN_COMMA_ENABLE) (_cnst \10'b1111111111\))
	  		((ALIGN_COMMA_WORD) (_cnst \1\))
	  		((ALIGN_MCOMMA_DET) (_string \V"TRUE"\))
	  		((ALIGN_MCOMMA_VALUE) (_cnst \10'b1010000011\))
	  		((ALIGN_PCOMMA_DET) (_string \V"TRUE"\))
	  		((ALIGN_PCOMMA_VALUE) (_cnst \10'b0101111100\))
	  		((DEC_MCOMMA_DETECT) (_string \V"TRUE"\))
	  		((DEC_PCOMMA_DETECT) (_string \V"TRUE"\))
	  		((DEC_VALID_COMMA_ONLY) (_string \V"FALSE"\))
	  		((SHOW_REALIGN_COMMA) (_string \V"FALSE"\))
	  		((RXSLIDE_AUTO_WAIT) (_cnst \7\))
	  		((RXSLIDE_MODE) (_string \V"PMA"\))
	  		((CHAN_BOND_KEEP_ALIGN) (_string \V"TRUE"\))
	  		((CHAN_BOND_MAX_SKEW) (_cnst \7\))
	  		((CHAN_BOND_SEQ_LEN) (_cnst \4\))
	  		((CHAN_BOND_SEQ_1_ENABLE) (_cnst \4'b1111\))
	  		((CHAN_BOND_SEQ_1_1) (_cnst \10'b01001010\))
	  		((CHAN_BOND_SEQ_1_2) (_cnst \10'b01001010\))
	  		((CHAN_BOND_SEQ_1_3) (_cnst \10'b01001010\))
	  		((CHAN_BOND_SEQ_1_4) (_cnst \10'b0110111100\))
	  		((CHAN_BOND_SEQ_2_USE) (_string \V"TRUE"\))
	  		((CHAN_BOND_SEQ_2_ENABLE) (_cnst \4'b1111\))
	  		((CHAN_BOND_SEQ_2_1) (_cnst \10'b01000101\))
	  		((CHAN_BOND_SEQ_2_2) (_cnst \10'b01000101\))
	  		((CHAN_BOND_SEQ_2_3) (_cnst \10'b01000101\))
	  		((CHAN_BOND_SEQ_2_4) (_cnst \10'b0110111100\))
	  		((FTS_DESKEW_SEQ_ENABLE) (_cnst \4'b1111\))
	  		((FTS_LANE_DESKEW_EN) (_string \V"TRUE"\))
	  		((FTS_LANE_DESKEW_CFG) (_cnst \4'b1111\))
	  		((CBCC_DATA_SOURCE_SEL) (_string \V"DECODED"\))
	  		((CLK_CORRECT_USE) (_string \V"TRUE"\))
	  		((CLK_COR_KEEP_IDLE) (_string \V"TRUE"\))
	  		((CLK_COR_MAX_LAT) (CLK_COR_MAX_LAT))
	  		((CLK_COR_MIN_LAT) (CLK_COR_MIN_LAT))
	  		((CLK_COR_PRECEDENCE) (_string \V"TRUE"\))
	  		((CLK_COR_REPEAT_WAIT) (_cnst \0\))
	  		((CLK_COR_SEQ_LEN) (_cnst \1\))
	  		((CLK_COR_SEQ_1_ENABLE) (_cnst \4'b1111\))
	  		((CLK_COR_SEQ_1_1) (_cnst \10'b0100011100\))
	  		((CLK_COR_SEQ_1_2) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_1_3) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_1_4) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_ENABLE) (_cnst \4'b0\))
	  		((CLK_COR_SEQ_2_USE) (_string \V"FALSE"\))
	  		((CLK_COR_SEQ_2_1) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_2) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_3) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_4) (_cnst \10'b0\))
	  		((RX_DISPERR_SEQ_MATCH) (_string \V"TRUE"\))
	  		((GEARBOX_MODE) (_cnst \3'd0\))
	  		((TXGEARBOX_EN) (_string \V"FALSE"\))
	  		((RXGEARBOX_EN) (_string \V"FALSE"\))
	  		((LOOPBACK_CFG) (_cnst \1'd1\))
	  		((RXPRBS_ERR_LOOPBACK) (_cnst \1'd0\))
	  		((TX_LOOPBACK_DRIVE_HIZ) (_string \V"FALSE"\))
	  		((TXOOB_CFG) (_cnst \1'd1\))
	  		((RXOOB_CLK_CFG) (RXOOB_CLK_CFG))
	  		((DMONITOR_CFG) (_cnst \24'h0AB1\))
	  		((RX_DEBUG_CFG) (_cnst \14'b011000000\))
	  		((ADAPT_CFG0) (_cnst \20'h0C10\))
	  		((CFOK_CFG) (_cnst \42'h248_0004_0E80\))
	  		((CFOK_CFG2) (_cnst \6'b100000\))
	  		((CFOK_CFG3) (_cnst \6'b100000\))
	  	)
	  	(_port
	  		((GTGREFCLK) (\85 \))
	  		((GTREFCLK0) (GT_GTREFCLK0))
	  		((GTREFCLK1) (\86 \))
	  		((GTNORTHREFCLK0) (\87 \))
	  		((GTNORTHREFCLK1) (\88 \))
	  		((GTSOUTHREFCLK0) (\89 \))
	  		((GTSOUTHREFCLK1) (\90 \))
	  		((QPLLCLK) (GT_QPLLCLK))
	  		((QPLLREFCLK) (GT_QPLLREFCLK))
	  		((TXUSRCLK) (GT_TXUSRCLK))
	  		((RXUSRCLK) (GT_RXUSRCLK))
	  		((TXUSRCLK2) (GT_TXUSRCLK2))
	  		((RXUSRCLK2) (GT_RXUSRCLK2))
	  		((TXSYSCLKSEL) (GT_TXSYSCLKSEL))
	  		((RXSYSCLKSEL) (GT_RXSYSCLKSEL))
	  		((TXOUTCLKSEL) (txoutclksel))
	  		((RXOUTCLKSEL) (rxoutclksel))
	  		((CPLLREFCLKSEL) (\91 \))
	  		((CPLLLOCKDETCLK) (\92 \))
	  		((CPLLLOCKEN) (\93 \))
	  		((CLKRSVD0) (\94 \))
	  		((CLKRSVD1) (\95 \))
	  		((TXOUTCLK) (GT_TXOUTCLK))
	  		((RXOUTCLK) (GT_RXOUTCLK))
	  		((TXOUTCLKFABRIC) (_open))
	  		((RXOUTCLKFABRIC) (_open))
	  		((TXOUTCLKPCS) (_open))
	  		((RXOUTCLKPCS) (_open))
	  		((CPLLLOCK) (GT_CPLLLOCK))
	  		((CPLLREFCLKLOST) (_open))
	  		((CPLLFBCLKLOST) (_open))
	  		((RXCDRLOCK) (GT_RXCDRLOCK))
	  		((GTREFCLKMONITOR) (_open))
	  		((CPLLPD) (\96 \))
	  		((CPLLRESET) (\97 \))
	  		((TXUSERRDY) (GT_TXUSERRDY))
	  		((RXUSERRDY) (GT_RXUSERRDY))
	  		((CFGRESET) (\98 \))
	  		((GTRESETSEL) (\99 \))
	  		((RESETOVRD) (GT_RESETOVRD))
	  		((GTTXRESET) (GT_GTTXRESET))
	  		((GTRXRESET) (GT_GTRXRESET))
	  		((TXRESETDONE) (GT_TXRESETDONE))
	  		((RXRESETDONE) (GT_RXRESETDONE))
	  		((TXDATA) (\100 \))
	  		((TXCHARISK) (\102 \))
	  		((GTHTXP) (GT_TXP))
	  		((GTHTXN) (GT_TXN))
	  		((GTHRXP) (GT_RXP))
	  		((GTHRXN) (GT_RXN))
	  		((RXDATA) (rxdata))
	  		((RXCHARISK) (rxdatak))
	  		((TXDETECTRX) (GT_TXDETECTRX))
	  		((TXPDELECIDLEMODE) (\104 \))
	  		((RXELECIDLEMODE) (\105 \))
	  		((TXELECIDLE) (GT_TXELECIDLE))
	  		((TXCHARDISPMODE) (\106 \))
	  		((TXCHARDISPVAL) (\108 \))
	  		((TXPOLARITY) (\109 \))
	  		((RXPOLARITY) (GT_RXPOLARITY))
	  		((TXPD) (GT_TXPOWERDOWN))
	  		((RXPD) (GT_RXPOWERDOWN))
	  		((TXRATE) (GT_TXRATE))
	  		((RXRATE) (GT_RXRATE))
	  		((TXRATEMODE) (\110 \))
	  		((RXRATEMODE) (\111 \))
	  		((TXMARGIN) (GT_TXMARGIN))
	  		((TXSWING) (GT_TXSWING))
	  		((TXDEEMPH) (GT_TXDEEMPH))
	  		((TXINHIBIT) (GT_TXINHIBIT))
	  		((TXBUFDIFFCTRL) (\112 \))
	  		((TXDIFFCTRL) (\113 \))
	  		((TXPRECURSOR) (GT_TXPRECURSOR))
	  		((TXPRECURSORINV) (\114 \))
	  		((TXMAINCURSOR) (GT_TXMAINCURSOR))
	  		((TXPOSTCURSOR) (GT_TXPOSTCURSOR))
	  		((TXPOSTCURSORINV) (\115 \))
	  		((RXVALID) (GT_RXVALID))
	  		((PHYSTATUS) (GT_PHYSTATUS))
	  		((RXELECIDLE) (GT_RXELECIDLE))
	  		((RXSTATUS) (GT_RXSTATUS))
	  		((TXRATEDONE) (GT_TXRATEDONE))
	  		((RXRATEDONE) (GT_RXRATEDONE))
	  		((DRPCLK) (GT_DRPCLK))
	  		((DRPADDR) (GT_DRPADDR))
	  		((DRPEN) (GT_DRPEN))
	  		((DRPDI) (GT_DRPDI))
	  		((DRPWE) (GT_DRPWE))
	  		((DRPDO) (GT_DRPDO))
	  		((DRPRDY) (GT_DRPRDY))
	  		((TXPMARESET) (GT_TXPMARESET))
	  		((RXPMARESET) (GT_RXPMARESET))
	  		((RXLPMEN) (rxlpmen))
	  		((RXLPMHFHOLD) (GT_RX_CONVERGE))
	  		((RXLPMHFOVRDEN) (\116 \))
	  		((RXLPMLFHOLD) (GT_RX_CONVERGE))
	  		((RXLPMLFKLOVRDEN) (\117 \))
	  		((TXQPIBIASEN) (\118 \))
	  		((TXQPISTRONGPDOWN) (\119 \))
	  		((TXQPIWEAKPUP) (\120 \))
	  		((RXQPIEN) (\121 \))
	  		((PMARSVDIN) (\122 \))
	  		((GTRSVD) (\123 \))
	  		((TXQPISENP) (_open))
	  		((TXQPISENN) (_open))
	  		((RXQPISENP) (_open))
	  		((RXQPISENN) (_open))
	  		((DMONITOROUT) (dmonitorout))
	  		((TXPCSRESET) (GT_TXPCSRESET))
	  		((RXPCSRESET) (GT_RXPCSRESET))
	  		((PCSRSVDIN) (\124 \))
	  		((PCSRSVDIN2) (\125 \))
	  		((PCSRSVDOUT) (_open))
	  		((RXCDRRESET) (GT_RXCDRRESET))
	  		((RXCDRRESETRSV) (\126 \))
	  		((RXCDRFREQRESET) (GT_RXCDRFREQRESET))
	  		((RXCDRHOLD) (\127 \))
	  		((RXCDROVRDEN) (\128 \))
	  		((TXPIPPMEN) (\129 \))
	  		((TXPIPPMOVRDEN) (\130 \))
	  		((TXPIPPMPD) (\131 \))
	  		((TXPIPPMSEL) (\132 \))
	  		((TXPIPPMSTEPSIZE) (\133 \))
	  		((RXDFELPMRESET) (GT_RXDFELPMRESET))
	  		((RXDFEAGCTRL) (\134 \))
	  		((RXDFECM1EN) (\135 \))
	  		((RXDFEVSEN) (\136 \))
	  		((RXDFETAP2HOLD) (\137 \))
	  		((RXDFETAP2OVRDEN) (\138 \))
	  		((RXDFETAP3HOLD) (\139 \))
	  		((RXDFETAP3OVRDEN) (\140 \))
	  		((RXDFETAP4HOLD) (\141 \))
	  		((RXDFETAP4OVRDEN) (\142 \))
	  		((RXDFETAP5HOLD) (\143 \))
	  		((RXDFETAP5OVRDEN) (\144 \))
	  		((RXDFETAP6HOLD) (\145 \))
	  		((RXDFETAP6OVRDEN) (\146 \))
	  		((RXDFETAP7HOLD) (\147 \))
	  		((RXDFETAP7OVRDEN) (\148 \))
	  		((RXDFEAGCHOLD) (GT_RX_CONVERGE))
	  		((RXDFEAGCOVRDEN) (rxlpmen))
	  		((RXDFELFHOLD) (GT_RX_CONVERGE))
	  		((RXDFELFOVRDEN) (\149 \))
	  		((RXDFEUTHOLD) (\150 \))
	  		((RXDFEUTOVRDEN) (\151 \))
	  		((RXDFEVPHOLD) (\152 \))
	  		((RXDFEVPOVRDEN) (\153 \))
	  		((RXDFEXYDEN) (\154 \))
	  		((RXMONITORSEL) (\155 \))
	  		((RXDFESLIDETAP) (\156 \))
	  		((RXDFESLIDETAPID) (\157 \))
	  		((RXDFESLIDETAPHOLD) (\158 \))
	  		((RXDFESLIDETAPOVRDEN) (\159 \))
	  		((RXDFESLIDETAPADAPTEN) (\160 \))
	  		((RXDFESLIDETAPINITOVRDEN) (\161 \))
	  		((RXDFESLIDETAPONLYADAPTEN) (\162 \))
	  		((RXDFESLIDETAPSTROBE) (\163 \))
	  		((RXMONITOROUT) (_open))
	  		((RXDFESLIDETAPSTARTED) (_open))
	  		((RXDFESLIDETAPSTROBEDONE) (_open))
	  		((RXDFESLIDETAPSTROBESTARTED) (_open))
	  		((RXDFESTADAPTDONE) (_open))
	  		((RXOSHOLD) (\164 \))
	  		((RXOSOVRDEN) (\165 \))
	  		((RXOSINTEN) (\166 \))
	  		((RXOSINTHOLD) (\167 \))
	  		((RXOSINTNTRLEN) (\168 \))
	  		((RXOSINTOVRDEN) (\169 \))
	  		((RXOSINTSTROBE) (\170 \))
	  		((RXOSINTTESTOVRDEN) (\171 \))
	  		((RXOSINTCFG) (\172 \))
	  		((RXOSINTID0) (\173 \))
	  		((RXOSCALRESET) (\174 \))
	  		((RSOSINTDONE) (_open))
	  		((RXOSINTSTARTED) (_open))
	  		((RXOSINTSTROBEDONE) (_open))
	  		((RXOSINTSTROBESTARTED) (_open))
	  		((EYESCANRESET) (GT_EYESCANRESET))
	  		((EYESCANMODE) (\175 \))
	  		((EYESCANTRIGGER) (\176 \))
	  		((EYESCANDATAERROR) (GT_EYESCANDATAERROR))
	  		((TXBUFSTATUS) (_open))
	  		((RXBUFRESET) (GT_RXBUFRESET))
	  		((RXBUFSTATUS) (GT_RXBUFSTATUS))
	  		((TXPHDLYRESET) (GT_TXPHDLYRESET))
	  		((TXPHDLYTSTCLK) (\177 \))
	  		((TXPHALIGN) (GT_TXPHALIGN))
	  		((TXPHALIGNEN) (GT_TXPHALIGNEN))
	  		((TXPHDLYPD) (\178 \))
	  		((TXPHINIT) (GT_TXPHINIT))
	  		((TXPHOVRDEN) (\179 \))
	  		((TXDLYBYPASS) (GT_TXDLYBYPASS))
	  		((TXDLYSRESET) (GT_TXDLYSRESET))
	  		((TXDLYEN) (GT_TXDLYEN))
	  		((TXDLYOVRDEN) (\180 \))
	  		((TXDLYHOLD) (\181 \))
	  		((TXDLYUPDOWN) (\182 \))
	  		((TXPHALIGNDONE) (GT_TXPHALIGNDONE))
	  		((TXPHINITDONE) (GT_TXPHINITDONE))
	  		((TXDLYSRESETDONE) (GT_TXDLYSRESETDONE))
	  		((TXSYNCMODE) (GT_TXSYNCMODE))
	  		((TXSYNCIN) (GT_TXSYNCIN))
	  		((TXSYNCALLIN) (GT_TXSYNCALLIN))
	  		((TXSYNCDONE) (GT_TXSYNCDONE))
	  		((TXSYNCOUT) (GT_TXSYNCOUT))
	  		((RXPHDLYRESET) (\183 \))
	  		((RXPHALIGN) (GT_RXPHALIGN))
	  		((RXPHALIGNEN) (GT_RXPHALIGNEN))
	  		((RXPHDLYPD) (\184 \))
	  		((RXPHOVRDEN) (\185 \))
	  		((RXDLYBYPASS) (GT_RXDLYBYPASS))
	  		((RXDLYSRESET) (GT_RXDLYSRESET))
	  		((RXDLYEN) (GT_RXDLYEN))
	  		((RXDLYOVRDEN) (\186 \))
	  		((RXDDIEN) (GT_RXDDIEN))
	  		((RXPHALIGNDONE) (GT_RXPHALIGNDONE))
	  		((RXPHMONITOR) (_open))
	  		((RXPHSLIPMONITOR) (_open))
	  		((RXDLYSRESETDONE) (GT_RXDLYSRESETDONE))
	  		((RXSYNCMODE) (GT_RXSYNCMODE))
	  		((RXSYNCIN) (GT_RXSYNCIN))
	  		((RXSYNCALLIN) (GT_RXSYNCALLIN))
	  		((RXSYNCDONE) (GT_RXSYNCDONE))
	  		((RXSYNCOUT) (GT_RXSYNCOUT))
	  		((RXCOMMADETEN) (\187 \))
	  		((RXMCOMMAALIGNEN) (\188 \))
	  		((RXPCOMMAALIGNEN) (\189 \))
	  		((RXSLIDE) (GT_RXSLIDE))
	  		((RXCOMMADET) (GT_RXCOMMADET))
	  		((RXCHARISCOMMA) (rxchariscomma))
	  		((RXBYTEISALIGNED) (GT_RXBYTEISALIGNED))
	  		((RXBYTEREALIGN) (GT_RXBYTEREALIGN))
	  		((RXCHBONDEN) (GT_RXCHBONDEN))
	  		((RXCHBONDI) (GT_RXCHBONDI))
	  		((RXCHBONDLEVEL) (GT_RXCHBONDLEVEL))
	  		((RXCHBONDMASTER) (GT_RXCHBONDMASTER))
	  		((RXCHBONDSLAVE) (GT_RXCHBONDSLAVE))
	  		((RXCHANBONDSEQ) (_open))
	  		((RXCHANISALIGNED) (GT_RXCHANISALIGNED))
	  		((RXCHANREALIGN) (_open))
	  		((RXCHBONDO) (GT_RXCHBONDO))
	  		((RXCLKCORCNT) (_open))
	  		((TX8B10BBYPASS) (\190 \))
	  		((TX8B10BEN) (\191 \))
	  		((RX8B10BEN) (\192 \))
	  		((RXDISPERR) (GT_RXDISPERR))
	  		((RXNOTINTABLE) (GT_RXNOTINTABLE))
	  		((TXHEADER) (\193 \))
	  		((TXSEQUENCE) (\194 \))
	  		((TXSTARTSEQ) (\195 \))
	  		((RXGEARBOXSLIP) (\196 \))
	  		((TXGEARBOXREADY) (_open))
	  		((RXDATAVALID) (_open))
	  		((RXHEADER) (_open))
	  		((RXHEADERVALID) (_open))
	  		((RXSTARTOFSEQ) (_open))
	  		((TXPRBSSEL) (GT_TXPRBSSEL))
	  		((RXPRBSSEL) (GT_RXPRBSSEL))
	  		((TXPRBSFORCEERR) (GT_TXPRBSFORCEERR))
	  		((RXPRBSCNTRESET) (GT_RXPRBSCNTRESET))
	  		((LOOPBACK) (GT_LOOPBACK))
	  		((RXPRBSERR) (GT_RXPRBSERR))
	  		((SIGVALIDCLK) (GT_OOBCLK))
	  		((TXCOMINIT) (\197 \))
	  		((TXCOMSAS) (\198 \))
	  		((TXCOMWAKE) (\199 \))
	  		((RXOOBRESET) (\200 \))
	  		((TXCOMFINISH) (_open))
	  		((RXCOMINITDET) (_open))
	  		((RXCOMSASDET) (_open))
	  		((RXCOMWAKEDET) (_open))
	  		((SETERRSTATUS) (\201 \))
	  		((TXDIFFPD) (\202 \))
	  		((TXPISOPD) (\203 \))
	  		((TSTIN) (\204 \))
	  		((RXADAPTSELTEST) (\205 \))
	  		((DMONFIFORESET) (\206 \))
	  		((DMONITORCLK) (dmonitorclk))
	  		((RXPMARESETDONE) (GT_RXPMARESETDONE))
	  		((TXPMARESETDONE) (_open))
	  	)
	  	(_delay (1.000000)(_code  26))
	  )
	)
	(_generate gtx_channel 0 23543 (_vif  (_code 27))
	  (_object
	  	(_sig (_int \207 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \208 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \209 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \210 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \211 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \212 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[0:2]reg~ 0 0 (_array ~reg ((_to i 0 i 2)))))
	  	(_sig (_int \213 \ ~[0:2]reg~ -1 0 (_int (_uni(_cnst \3'd1\))))(_reg)(_flags2))
	  	(_sig (_int \214 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \215 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_type (_int ~[0:1]reg~ 0 0 (_array ~reg ((_to i 0 i 1)))))
	  	(_sig (_int \217 \ ~[0:1]reg~ -1 0 (_int (_uni(_cnst \2'd0\))))(_reg)(_flags2))
	  	(_sig (_int \218 \ ~wire -1 23844 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \219 \ ~wire -1 23845 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \220 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \221 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[0:31]reg~ 0 0 (_array ~reg ((_to i 0 i 31)))))
	  	(_sig (_int \223 \ ~[0:31]reg~ -1 0 (_int (_uni(_cnst \32'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:3]reg~ 0 0 (_array ~reg ((_to i 0 i 3)))))
	  	(_sig (_int \225 \ ~[0:3]reg~ -1 0 (_int (_uni(_cnst \4'd0\))))(_reg)(_flags2))
	  	(_sig (_int \226 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \227 \ ~[0:1]reg~ -1 0 (_int (_uni(_cnst \2'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:6]reg~ 0 0 (_array ~reg ((_to i 0 i 6)))))
	  	(_sig (_int \229 \ ~[0:6]reg~ -1 0 (_int (_uni(_cnst \7'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:7]reg~ 0 0 (_array ~reg ((_to i 0 i 7)))))
	  	(_sig (_int \230 \ ~[0:7]reg~ -1 0 (_int (_uni(_cnst \8'd0\))))(_reg)(_flags2))
	  	(_sig (_int \231 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[2:0]reg~ 0 0 (_array ~reg ((_dto i 2 i 0)))))
	  	(_sig (_int \232 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b100\))))(_reg)(_flags2))
	  	(_type (_int ~[3:0]reg~ 0 0 (_array ~reg ((_dto i 3 i 0)))))
	  	(_sig (_int \233 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b1100\))))(_reg)(_flags2))
	  	(_sig (_int \234 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \235 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \236 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \237 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \238 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \239 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \240 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \241 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \242 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \243 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[0:4]reg~ 0 0 (_array ~reg ((_to i 0 i 4)))))
	  	(_sig (_int \244 \ ~[0:4]reg~ -1 0 (_int (_uni(_cnst \5'd0\))))(_reg)(_flags2))
	  	(_sig (_int \245 \ ~[0:4]reg~ -1 0 (_int (_uni(_cnst \5'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:15]reg~ 0 0 (_array ~reg ((_to i 0 i 15)))))
	  	(_sig (_int \246 \ ~[0:15]reg~ -1 0 (_int (_uni(_cnst \16'd0\))))(_reg)(_flags2))
	  	(_sig (_int \247 \ ~[0:15]reg~ -1 0 (_int (_uni(_cnst \16'd0\))))(_reg)(_flags2))
	  	(_sig (_int \248 \ ~[0:4]reg~ -1 0 (_int (_uni(_cnst \5'd0\))))(_reg)(_flags2))
	  	(_sig (_int \249 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \250 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \251 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \252 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \253 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \254 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \255 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \256 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \257 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \258 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \259 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \260 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \261 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \262 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \263 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \264 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \265 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \266 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \267 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \268 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \269 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \270 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \271 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \272 \ ~[0:1]reg~ -1 0 (_int (_uni(_cnst \2'd0\))))(_reg)(_flags2))
	  	(_sig (_int \273 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \274 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \275 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \276 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \277 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \278 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \279 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \280 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \281 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \282 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \283 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \284 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \285 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \286 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \287 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \288 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \289 \ ~wire -1 24036 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \290 \ ~wire -1 24036 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \291 \ ~[0:7]reg~ -1 0 (_int (_uni(_cnst \8'd0\))))(_reg)(_flags2))
	  	(_sig (_int \292 \ ~wire -1 24036 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \293 \ ~wire -1 24036 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \294 \ ~[0:2]reg~ -1 0 (_int (_uni(_cnst \3'd0\))))(_reg)(_flags2))
	  	(_sig (_int \295 \ ~[0:6]reg~ -1 0 (_int (_uni(_cnst \7'd0\))))(_reg)(_flags2))
	  	(_sig (_int \296 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \297 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \298 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \299 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \300 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \301 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \302 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \303 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \304 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[19:0]reg~ 0 0 (_array ~reg ((_dto i 19 i 0)))))
	  	(_sig (_int \305 \ ~[19:0]reg~ -1 0 (_int (_uni(_cnst \20'hFFFFF\))))(_reg)(_flags2))
	  	(_sig (_virtual \228 \ 0 23876 (_uni ((359)(47)))))
	  	(_sig (_virtual \224 \ 0 23859 (_uni ((356)(38)))))
	  	(_sig (_virtual \222 \ 0 23858 (_uni ((355)(37)))))
	  	(_sig (_virtual \216 \ 0 23829 (_uni ((350)(131)(10)))))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@INTERNAL#23844_15@ (_int 15 0 23844 (_prcs 0(_ass)(_alias ((\218 \)(cpllpd)(GT_CPLLPD)))(_simple)(_trgt(351))(_sens(132)(17))
	  		)))
	  		(@INTERNAL#23845_16@ (_int 16 0 23845 (_prcs 1(_ass)(_alias ((\219 \)(cpllrst)(GT_CPLLRESET)))(_simple)(_trgt(352))(_sens(133)(18))
	  		)))
	  		(@ASSIGN#24036,24036,24036,24036_17@ (_arch 17 0 24036 (_prcs 2(_ass)(_alias ((\289 \)(GT_GEN3)(\290 \)(GT_GEN3)(\292 \)(GT_GEN3)(\293 \)(GT_GEN3)))(_simple)(_trgt(419)(420)(422)(423))(_sens(1))
	  		)))
	  		(@ASSIGN#24111_18@ (_arch 18 0 24111 (_prcs 6(_ass)(_simple)(_trgt(130(d_14_8)))
	  		)))
	  		(@ASSIGN#24112,24113,24114,24115,24116_19@ (_arch 19 0 24112 (_prcs 7(_ass)(_simple)(_trgt(88)(89)(101)(102)(36))
	  		)))
	  		(@INTERNAL#0_20@ (_int 20 0 0 0 (_prcs 12 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst gtxe2_channel_i 0 23546 (_ent . GTXE2_CHANNEL)
	  	(_gen
	  		((SIM_CPLLREFCLK_SEL) (_cnst \3'b01\))
	  		((SIM_RESET_SPEEDUP) (PCIE_SIM_SPEEDUP))
	  		((SIM_RECEIVER_DETECT_PASS) (_string \V"TRUE"\))
	  		((SIM_TX_EIDLE_DRIVE_LEVEL) (PCIE_SIM_TX_EIDLE_DRIVE_LEVEL))
	  		((SIM_VERSION) (PCIE_USE_MODE))
	  		((CPLL_REFCLK_DIV) (CPLL_REFCLK_DIV))
	  		((CPLL_FBDIV_45) (CPLL_FBDIV_45))
	  		((CPLL_FBDIV) (CPLL_FBDIV))
	  		((TXOUT_DIV) (OUT_DIV))
	  		((RXOUT_DIV) (OUT_DIV))
	  		((TX_CLK25_DIV) (CLK25_DIV))
	  		((RX_CLK25_DIV) (CLK25_DIV))
	  		((TX_CLKMUX_PD) (CLKMUX_PD))
	  		((RX_CLKMUX_PD) (CLKMUX_PD))
	  		((TX_XCLK_SEL) (TX_XCLK_SEL))
	  		((RX_XCLK_SEL) (_string \V"RXREC"\))
	  		((OUTREFCLK_SEL_INV) (_cnst \2'b11\))
	  		((CPLL_CFG) (CPLL_CFG))
	  		((TXPCSRESET_TIME) (_cnst \5'b01\))
	  		((RXPCSRESET_TIME) (_cnst \5'b01\))
	  		((TXPMARESET_TIME) (_cnst \5'b011\))
	  		((RXPMARESET_TIME) (_cnst \5'b011\))
	  		((TX_DATA_WIDTH) (_cnst \20\))
	  		((TX_INT_DATAWIDTH) (_cnst \0\))
	  		((RX_DATA_WIDTH) (_cnst \20\))
	  		((RX_INT_DATAWIDTH) (_cnst \0\))
	  		((TX_RXDETECT_CFG) (TX_RXDETECT_CFG))
	  		((TX_RXDETECT_REF) (TX_RXDETECT_REF))
	  		((RX_CM_SEL) (_cnst \2'd3\))
	  		((RX_CM_TRIM) (_cnst \3'b010\))
	  		((TX_EIDLE_ASSERT_DELAY) (PCIE_TX_EIDLE_ASSERT_DELAY))
	  		((TX_EIDLE_DEASSERT_DELAY) (_cnst \3'b100\))
	  		((PD_TRANS_TIME_NONE_P2) (_cnst \8'h09\))
	  		((TX_DRIVE_MODE) (_string \V"PIPE"\))
	  		((TX_DEEMPH0) (_cnst \5'b10100\))
	  		((TX_DEEMPH1) (_cnst \5'b01011\))
	  		((TX_MARGIN_FULL_0) (_cnst \7'b1001111\))
	  		((TX_MARGIN_FULL_1) (_cnst \7'b1001110\))
	  		((TX_MARGIN_FULL_2) (_cnst \7'b1001101\))
	  		((TX_MARGIN_FULL_3) (_cnst \7'b1001100\))
	  		((TX_MARGIN_FULL_4) (_cnst \7'b1000011\))
	  		((TX_MARGIN_LOW_0) (_cnst \7'b1000101\))
	  		((TX_MARGIN_LOW_1) (_cnst \7'b1000110\))
	  		((TX_MARGIN_LOW_2) (_cnst \7'b1000011\))
	  		((TX_MARGIN_LOW_3) (_cnst \7'b1000010\))
	  		((TX_MARGIN_LOW_4) (_cnst \7'b1000000\))
	  		((TX_MAINCURSOR_SEL) (_cnst \1'b0\))
	  		((TX_PREDRIVER_MODE) (_cnst \1'b0\))
	  		((TX_QPI_STATUS_EN) (_cnst \1'b0\))
	  		((RX_SIG_VALID_DLY) (_cnst \4\))
	  		((PCS_PCIE_EN) (_string \V"TRUE"\))
	  		((PCS_RSVD_ATTR) (PCS_RSVD_ATTR))
	  		((PMA_RSV) (_cnst \32'h018480\))
	  		((PMA_RSV2) (_cnst \16'h2050\))
	  		((RX_BIAS_CFG) (_cnst \12'b0100\))
	  		((RXCDR_CFG) (RXCDR_CFG_GTX))
	  		((RXCDR_LOCK_CFG) (_cnst \6'b010101\))
	  		((RXCDR_HOLD_DURING_EIDLE) (_cnst \1'd1\))
	  		((RXCDR_FR_RESET_ON_EIDLE) (_cnst \1'd0\))
	  		((RXCDR_PH_RESET_ON_EIDLE) (_cnst \1'd0\))
	  		((RXLPM_HF_CFG) (_cnst \14'h0F0\))
	  		((RXLPM_LF_CFG) (_cnst \14'h0F0\))
	  		((RX_DFE_GAIN_CFG) (_cnst \23'h020FEA\))
	  		((RX_DFE_H2_CFG) (_cnst \12'b0\))
	  		((RX_DFE_H3_CFG) (_cnst \12'b01000000\))
	  		((RX_DFE_H4_CFG) (_cnst \11'b011110000\))
	  		((RX_DFE_H5_CFG) (_cnst \11'b011100000\))
	  		((RX_DFE_KL_CFG) (_cnst \13'b011111110\))
	  		((RX_DFE_KL_CFG2) (_cnst \32'h3290D86C\))
	  		((RX_DFE_LPM_CFG) (_cnst \16'h0954\))
	  		((RX_DFE_LPM_HOLD_DURING_EIDLE) (_cnst \1'd1\))
	  		((RX_DFE_UT_CFG) (_cnst \17'b10001111000000000\))
	  		((RX_DFE_VP_CFG) (_cnst \17'b011111100000011\))
	  		((RX_DFE_XYD_CFG) (_cnst \13'h0\))
	  		((RX_OS_CFG) (_cnst \13'b010000000\))
	  		((ES_EYE_SCAN_EN) (_string \V"FALSE"\))
	  		((ES_HORZ_OFFSET) (_cnst \12'd0\))
	  		((TXBUF_EN) (PCIE_TXBUF_EN))
	  		((TXBUF_RESET_ON_RATE_CHANGE) (_string \V"TRUE"\))
	  		((RXBUF_EN) (_string \V"TRUE"\))
	  		((RX_DEFER_RESET_BUF_EN) (_string \V"TRUE"\))
	  		((RXBUF_ADDR_MODE) (_string \V"FULL"\))
	  		((RXBUF_EIDLE_HI_CNT) (_cnst \4'd4\))
	  		((RXBUF_EIDLE_LO_CNT) (_cnst \4'd0\))
	  		((RXBUF_RESET_ON_CB_CHANGE) (_string \V"TRUE"\))
	  		((RXBUF_RESET_ON_COMMAALIGN) (_string \V"FALSE"\))
	  		((RXBUF_RESET_ON_EIDLE) (_string \V"TRUE"\))
	  		((RXBUF_RESET_ON_RATE_CHANGE) (_string \V"TRUE"\))
	  		((RXBUF_THRESH_OVRD) (_string \V"FALSE"\))
	  		((RXBUF_THRESH_OVFLW) (_cnst \61\))
	  		((RXBUF_THRESH_UNDFLW) (_cnst \4\))
	  		((TXPH_MONITOR_SEL) (_cnst \5'd0\))
	  		((RXPH_MONITOR_SEL) (_cnst \5'd0\))
	  		((RXPHDLY_CFG) (_cnst \24'h04020\))
	  		((RX_DDI_SEL) (_cnst \6'd0\))
	  		((ALIGN_COMMA_DOUBLE) (_string \V"FALSE"\))
	  		((ALIGN_COMMA_ENABLE) (_cnst \10'b1111111111\))
	  		((ALIGN_COMMA_WORD) (_cnst \1\))
	  		((ALIGN_MCOMMA_DET) (_string \V"TRUE"\))
	  		((ALIGN_MCOMMA_VALUE) (_cnst \10'b1010000011\))
	  		((ALIGN_PCOMMA_DET) (_string \V"TRUE"\))
	  		((ALIGN_PCOMMA_VALUE) (_cnst \10'b0101111100\))
	  		((DEC_MCOMMA_DETECT) (_string \V"TRUE"\))
	  		((DEC_PCOMMA_DETECT) (_string \V"TRUE"\))
	  		((DEC_VALID_COMMA_ONLY) (_string \V"FALSE"\))
	  		((SHOW_REALIGN_COMMA) (_string \V"FALSE"\))
	  		((RXSLIDE_AUTO_WAIT) (_cnst \7\))
	  		((RXSLIDE_MODE) (_string \V"PMA"\))
	  		((CHAN_BOND_KEEP_ALIGN) (_string \V"TRUE"\))
	  		((CHAN_BOND_MAX_SKEW) (_cnst \7\))
	  		((CHAN_BOND_SEQ_LEN) (_cnst \4\))
	  		((CHAN_BOND_SEQ_1_ENABLE) (_cnst \4'b1111\))
	  		((CHAN_BOND_SEQ_1_1) (_cnst \10'b01001010\))
	  		((CHAN_BOND_SEQ_1_2) (_cnst \10'b01001010\))
	  		((CHAN_BOND_SEQ_1_3) (_cnst \10'b01001010\))
	  		((CHAN_BOND_SEQ_1_4) (_cnst \10'b0110111100\))
	  		((CHAN_BOND_SEQ_2_USE) (_string \V"TRUE"\))
	  		((CHAN_BOND_SEQ_2_ENABLE) (_cnst \4'b1111\))
	  		((CHAN_BOND_SEQ_2_1) (_cnst \10'b01000101\))
	  		((CHAN_BOND_SEQ_2_2) (_cnst \10'b01000101\))
	  		((CHAN_BOND_SEQ_2_3) (_cnst \10'b01000101\))
	  		((CHAN_BOND_SEQ_2_4) (_cnst \10'b0110111100\))
	  		((FTS_DESKEW_SEQ_ENABLE) (_cnst \4'b1111\))
	  		((FTS_LANE_DESKEW_EN) (_string \V"TRUE"\))
	  		((FTS_LANE_DESKEW_CFG) (_cnst \4'b1111\))
	  		((CBCC_DATA_SOURCE_SEL) (_string \V"DECODED"\))
	  		((CLK_CORRECT_USE) (_string \V"TRUE"\))
	  		((CLK_COR_KEEP_IDLE) (_string \V"TRUE"\))
	  		((CLK_COR_MAX_LAT) (CLK_COR_MAX_LAT))
	  		((CLK_COR_MIN_LAT) (CLK_COR_MIN_LAT))
	  		((CLK_COR_PRECEDENCE) (_string \V"TRUE"\))
	  		((CLK_COR_REPEAT_WAIT) (_cnst \0\))
	  		((CLK_COR_SEQ_LEN) (_cnst \1\))
	  		((CLK_COR_SEQ_1_ENABLE) (_cnst \4'b1111\))
	  		((CLK_COR_SEQ_1_1) (_cnst \10'b0100011100\))
	  		((CLK_COR_SEQ_1_2) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_1_3) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_1_4) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_ENABLE) (_cnst \4'b0\))
	  		((CLK_COR_SEQ_2_USE) (_string \V"FALSE"\))
	  		((CLK_COR_SEQ_2_1) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_2) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_3) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_4) (_cnst \10'b0\))
	  		((RX_DISPERR_SEQ_MATCH) (_string \V"TRUE"\))
	  		((GEARBOX_MODE) (_cnst \3'd0\))
	  		((TXGEARBOX_EN) (_string \V"FALSE"\))
	  		((RXGEARBOX_EN) (_string \V"FALSE"\))
	  		((RXPRBS_ERR_LOOPBACK) (_cnst \1'd0\))
	  		((TX_LOOPBACK_DRIVE_HIZ) (_string \V"FALSE"\))
	  		((DMONITOR_CFG) (_cnst \24'h0B01\))
	  		((RX_DEBUG_CFG) (_cnst \12'd0\))
	  	)
	  	(_port
	  		((GTGREFCLK) (\207 \))
	  		((GTREFCLK0) (GT_GTREFCLK0))
	  		((GTREFCLK1) (\208 \))
	  		((GTNORTHREFCLK0) (\209 \))
	  		((GTNORTHREFCLK1) (\210 \))
	  		((GTSOUTHREFCLK0) (\211 \))
	  		((GTSOUTHREFCLK1) (\212 \))
	  		((QPLLCLK) (GT_QPLLCLK))
	  		((QPLLREFCLK) (GT_QPLLREFCLK))
	  		((TXUSRCLK) (GT_TXUSRCLK))
	  		((RXUSRCLK) (GT_RXUSRCLK))
	  		((TXUSRCLK2) (GT_TXUSRCLK2))
	  		((RXUSRCLK2) (GT_RXUSRCLK2))
	  		((TXSYSCLKSEL) (GT_TXSYSCLKSEL))
	  		((RXSYSCLKSEL) (GT_RXSYSCLKSEL))
	  		((TXOUTCLKSEL) (txoutclksel))
	  		((RXOUTCLKSEL) (rxoutclksel))
	  		((CPLLREFCLKSEL) (\213 \))
	  		((CPLLLOCKDETCLK) (\214 \))
	  		((CPLLLOCKEN) (\215 \))
	  		((CLKRSVD) (\216 \))
	  		((TXOUTCLK) (GT_TXOUTCLK))
	  		((RXOUTCLK) (GT_RXOUTCLK))
	  		((TXOUTCLKFABRIC) (_open))
	  		((RXOUTCLKFABRIC) (_open))
	  		((TXOUTCLKPCS) (_open))
	  		((RXOUTCLKPCS) (_open))
	  		((CPLLLOCK) (GT_CPLLLOCK))
	  		((CPLLREFCLKLOST) (_open))
	  		((CPLLFBCLKLOST) (_open))
	  		((RXCDRLOCK) (GT_RXCDRLOCK))
	  		((GTREFCLKMONITOR) (_open))
	  		((CPLLPD) (\218 \))
	  		((CPLLRESET) (\219 \))
	  		((TXUSERRDY) (GT_TXUSERRDY))
	  		((RXUSERRDY) (GT_RXUSERRDY))
	  		((CFGRESET) (\220 \))
	  		((GTRESETSEL) (\221 \))
	  		((RESETOVRD) (GT_RESETOVRD))
	  		((GTTXRESET) (GT_GTTXRESET))
	  		((GTRXRESET) (GT_GTRXRESET))
	  		((TXRESETDONE) (GT_TXRESETDONE))
	  		((RXRESETDONE) (GT_RXRESETDONE))
	  		((TXDATA) (\222 \))
	  		((TXCHARISK) (\224 \))
	  		((GTXTXP) (GT_TXP))
	  		((GTXTXN) (GT_TXN))
	  		((GTXRXP) (GT_RXP))
	  		((GTXRXN) (GT_RXN))
	  		((RXDATA) (rxdata))
	  		((RXCHARISK) (rxdatak))
	  		((TXDETECTRX) (GT_TXDETECTRX))
	  		((TXPDELECIDLEMODE) (\226 \))
	  		((RXELECIDLEMODE) (\227 \))
	  		((TXELECIDLE) (GT_TXELECIDLE))
	  		((TXCHARDISPMODE) (\228 \))
	  		((TXCHARDISPVAL) (\230 \))
	  		((TXPOLARITY) (\231 \))
	  		((RXPOLARITY) (GT_RXPOLARITY))
	  		((TXPD) (GT_TXPOWERDOWN))
	  		((RXPD) (GT_RXPOWERDOWN))
	  		((TXRATE) (GT_TXRATE))
	  		((RXRATE) (GT_RXRATE))
	  		((TXMARGIN) (GT_TXMARGIN))
	  		((TXSWING) (GT_TXSWING))
	  		((TXDEEMPH) (GT_TXDEEMPH))
	  		((TXINHIBIT) (GT_TXINHIBIT))
	  		((TXBUFDIFFCTRL) (\232 \))
	  		((TXDIFFCTRL) (\233 \))
	  		((TXPRECURSOR) (GT_TXPRECURSOR))
	  		((TXPRECURSORINV) (\234 \))
	  		((TXMAINCURSOR) (GT_TXMAINCURSOR))
	  		((TXPOSTCURSOR) (GT_TXPOSTCURSOR))
	  		((TXPOSTCURSORINV) (\235 \))
	  		((RXVALID) (GT_RXVALID))
	  		((PHYSTATUS) (GT_PHYSTATUS))
	  		((RXELECIDLE) (GT_RXELECIDLE))
	  		((RXSTATUS) (GT_RXSTATUS))
	  		((TXRATEDONE) (GT_TXRATEDONE))
	  		((RXRATEDONE) (GT_RXRATEDONE))
	  		((DRPCLK) (GT_DRPCLK))
	  		((DRPADDR) (GT_DRPADDR))
	  		((DRPEN) (GT_DRPEN))
	  		((DRPDI) (GT_DRPDI))
	  		((DRPWE) (GT_DRPWE))
	  		((DRPDO) (GT_DRPDO))
	  		((DRPRDY) (GT_DRPRDY))
	  		((TXPMARESET) (GT_TXPMARESET))
	  		((RXPMARESET) (GT_RXPMARESET))
	  		((RXLPMEN) (rxlpmen))
	  		((RXLPMHFHOLD) (\236 \))
	  		((RXLPMHFOVRDEN) (\237 \))
	  		((RXLPMLFHOLD) (\238 \))
	  		((RXLPMLFKLOVRDEN) (\239 \))
	  		((TXQPIBIASEN) (\240 \))
	  		((TXQPISTRONGPDOWN) (\241 \))
	  		((TXQPIWEAKPUP) (\242 \))
	  		((RXQPIEN) (\243 \))
	  		((PMARSVDIN) (\244 \))
	  		((PMARSVDIN2) (\245 \))
	  		((GTRSVD) (\246 \))
	  		((TXQPISENP) (_open))
	  		((TXQPISENN) (_open))
	  		((RXQPISENP) (_open))
	  		((RXQPISENN) (_open))
	  		((DMONITOROUT) (dmonitorout(d_7_0)))
	  		((TXPCSRESET) (GT_TXPCSRESET))
	  		((RXPCSRESET) (GT_RXPCSRESET))
	  		((PCSRSVDIN) (\247 \))
	  		((PCSRSVDIN2) (\248 \))
	  		((PCSRSVDOUT) (_open))
	  		((RXCDRRESET) (GT_RXCDRRESET))
	  		((RXCDRRESETRSV) (\249 \))
	  		((RXCDRFREQRESET) (GT_RXCDRFREQRESET))
	  		((RXCDRHOLD) (\250 \))
	  		((RXCDROVRDEN) (\251 \))
	  		((RXDFELPMRESET) (GT_RXDFELPMRESET))
	  		((RXDFECM1EN) (\252 \))
	  		((RXDFEVSEN) (\253 \))
	  		((RXDFETAP2HOLD) (\254 \))
	  		((RXDFETAP2OVRDEN) (\255 \))
	  		((RXDFETAP3HOLD) (\256 \))
	  		((RXDFETAP3OVRDEN) (\257 \))
	  		((RXDFETAP4HOLD) (\258 \))
	  		((RXDFETAP4OVRDEN) (\259 \))
	  		((RXDFETAP5HOLD) (\260 \))
	  		((RXDFETAP5OVRDEN) (\261 \))
	  		((RXDFEAGCHOLD) (GT_RX_CONVERGE))
	  		((RXDFEAGCOVRDEN) (\262 \))
	  		((RXDFELFHOLD) (\263 \))
	  		((RXDFELFOVRDEN) (\264 \))
	  		((RXDFEUTHOLD) (\265 \))
	  		((RXDFEUTOVRDEN) (\266 \))
	  		((RXDFEVPHOLD) (\267 \))
	  		((RXDFEVPOVRDEN) (\268 \))
	  		((RXDFEXYDEN) (\269 \))
	  		((RXDFEXYDHOLD) (\270 \))
	  		((RXDFEXYDOVRDEN) (\271 \))
	  		((RXMONITORSEL) (\272 \))
	  		((RXMONITOROUT) (_open))
	  		((RXOSHOLD) (\273 \))
	  		((RXOSOVRDEN) (\274 \))
	  		((EYESCANRESET) (GT_EYESCANRESET))
	  		((EYESCANMODE) (\275 \))
	  		((EYESCANTRIGGER) (\276 \))
	  		((EYESCANDATAERROR) (GT_EYESCANDATAERROR))
	  		((TXBUFSTATUS) (_open))
	  		((RXBUFRESET) (GT_RXBUFRESET))
	  		((RXBUFSTATUS) (GT_RXBUFSTATUS))
	  		((TXPHDLYRESET) (\277 \))
	  		((TXPHDLYTSTCLK) (\278 \))
	  		((TXPHALIGN) (GT_TXPHALIGN))
	  		((TXPHALIGNEN) (GT_TXPHALIGNEN))
	  		((TXPHDLYPD) (\279 \))
	  		((TXPHINIT) (GT_TXPHINIT))
	  		((TXPHOVRDEN) (\280 \))
	  		((TXDLYBYPASS) (GT_TXDLYBYPASS))
	  		((TXDLYSRESET) (GT_TXDLYSRESET))
	  		((TXDLYEN) (GT_TXDLYEN))
	  		((TXDLYOVRDEN) (\281 \))
	  		((TXDLYHOLD) (\282 \))
	  		((TXDLYUPDOWN) (\283 \))
	  		((TXPHALIGNDONE) (GT_TXPHALIGNDONE))
	  		((TXPHINITDONE) (GT_TXPHINITDONE))
	  		((TXDLYSRESETDONE) (GT_TXDLYSRESETDONE))
	  		((RXPHDLYRESET) (\284 \))
	  		((RXPHALIGN) (GT_RXPHALIGN))
	  		((RXPHALIGNEN) (GT_RXPHALIGNEN))
	  		((RXPHDLYPD) (\285 \))
	  		((RXPHOVRDEN) (\286 \))
	  		((RXDLYBYPASS) (GT_RXDLYBYPASS))
	  		((RXDLYSRESET) (GT_RXDLYSRESET))
	  		((RXDLYEN) (GT_RXDLYEN))
	  		((RXDLYOVRDEN) (\287 \))
	  		((RXDDIEN) (GT_RXDDIEN))
	  		((RXPHALIGNDONE) (GT_RXPHALIGNDONE))
	  		((RXPHMONITOR) (_open))
	  		((RXPHSLIPMONITOR) (_open))
	  		((RXDLYSRESETDONE) (GT_RXDLYSRESETDONE))
	  		((RXCOMMADETEN) (\288 \))
	  		((RXMCOMMAALIGNEN) (\289 \))
	  		((RXPCOMMAALIGNEN) (\290 \))
	  		((RXSLIDE) (GT_RXSLIDE))
	  		((RXCOMMADET) (GT_RXCOMMADET))
	  		((RXCHARISCOMMA) (rxchariscomma))
	  		((RXBYTEISALIGNED) (GT_RXBYTEISALIGNED))
	  		((RXBYTEREALIGN) (GT_RXBYTEREALIGN))
	  		((RXCHBONDEN) (GT_RXCHBONDEN))
	  		((RXCHBONDI) (GT_RXCHBONDI))
	  		((RXCHBONDLEVEL) (GT_RXCHBONDLEVEL))
	  		((RXCHBONDMASTER) (GT_RXCHBONDMASTER))
	  		((RXCHBONDSLAVE) (GT_RXCHBONDSLAVE))
	  		((RXCHANBONDSEQ) (_open))
	  		((RXCHANISALIGNED) (GT_RXCHANISALIGNED))
	  		((RXCHANREALIGN) (_open))
	  		((RXCHBONDO) (GT_RXCHBONDO))
	  		((RXCLKCORCNT) (_open))
	  		((TX8B10BBYPASS) (\291 \))
	  		((TX8B10BEN) (\292 \))
	  		((RX8B10BEN) (\293 \))
	  		((RXDISPERR) (GT_RXDISPERR))
	  		((RXNOTINTABLE) (GT_RXNOTINTABLE))
	  		((TXHEADER) (\294 \))
	  		((TXSEQUENCE) (\295 \))
	  		((TXSTARTSEQ) (\296 \))
	  		((RXGEARBOXSLIP) (\297 \))
	  		((TXGEARBOXREADY) (_open))
	  		((RXDATAVALID) (_open))
	  		((RXHEADER) (_open))
	  		((RXHEADERVALID) (_open))
	  		((RXSTARTOFSEQ) (_open))
	  		((TXPRBSSEL) (GT_TXPRBSSEL))
	  		((RXPRBSSEL) (GT_RXPRBSSEL))
	  		((TXPRBSFORCEERR) (GT_TXPRBSFORCEERR))
	  		((RXPRBSCNTRESET) (GT_RXPRBSCNTRESET))
	  		((LOOPBACK) (GT_LOOPBACK))
	  		((RXPRBSERR) (GT_RXPRBSERR))
	  		((TXCOMINIT) (\298 \))
	  		((TXCOMSAS) (\299 \))
	  		((TXCOMWAKE) (\300 \))
	  		((RXOOBRESET) (\301 \))
	  		((TXCOMFINISH) (_open))
	  		((RXCOMINITDET) (_open))
	  		((RXCOMSASDET) (_open))
	  		((RXCOMWAKEDET) (_open))
	  		((SETERRSTATUS) (\302 \))
	  		((TXDIFFPD) (\303 \))
	  		((TXPISOPD) (\304 \))
	  		((TSTIN) (\305 \))
	  		((TSTOUT) (_open))
	  	)
	  	(_delay (1.000000)(_code  28))
	  )
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_gt_wrapper 53 -1)

)
V 000087 55 1876          1580965250143 axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtx_cpllpd_ovrd
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtx_cpllpd_ovrd 0 24137(axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtx_cpllpd_ovrd 0 24137))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code bdbbbbe8e1eae0a8ebecade7efbbb4bbb8b8ebbabb)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_port (_int i_ibufds_gte2 ~wire 0 24138 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int o_cpllpd_ovrd ~wire 0 24139 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int o_cpllreset_ovrd ~wire 0 24140 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[95:0]reg~ 0 24142 (_array ~reg ((_dto i 95 i 0)))))
		(_sig (_int cpllpd_wait ~[95:0]reg~ 0 24142 (_arch (_uni(_cnst \96'hFFFFFFFFFFFFFFFFFFFFFFFF\))))(_reg)(_flags1))
		(_type (_int ~[127:0]reg~ 0 24143 (_array ~reg ((_dto i 127 i 0)))))
		(_sig (_int cpllreset_wait ~[127:0]reg~ 0 24143 (_arch (_uni(_cnst \128'h0FF\))))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#24144_0@ (_arch 0 0 24144 (_prcs 0(_trgt(3)(4))(_read(0)(3(d_94_0))(4(d_126_0)))
				(_need_init)
			)))
			(@ASSIGN#24149_1@ (_arch 1 0 24149 (_prcs 1(_ass)(_alias ((o_cpllpd_ovrd)(cpllpd_wait(95))))(_simple)(_trgt(1))(_sens(3(95)))
			)))
			(@ASSIGN#24150_2@ (_arch 2 0 24150 (_prcs 2(_ass)(_alias ((o_cpllreset_ovrd)(cpllreset_wait(127))))(_simple)(_trgt(2))(_sens(4(127)))
			)))
		)
	)
	
	
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtx_cpllpd_ovrd 4 -1)

)
V 000084 55 68357         1580965250145 axi_pcie_v2_9_2_pcie_7x_v1_6_gt_wrapper_ies
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v1_6_gt_wrapper_ies 0 24219(axi_pcie_v2_9_2_pcie_7x_v1_6_gt_wrapper_ies 0 24219))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_code cdcbcb99919a90d89bcf9998de9795cbc8c89bcacbcecf)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 24222 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_SIM_MODE ~vector~0 0 24222 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~1 0 24223 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_SIM_TX_EIDLE_DRIVE_LEVEL ~vector~1 0 24223 \"1"\ (_ent -1 (_string \V"1"\))))
		(_type (_int ~vector~2 0 24224 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_GT_DEVICE ~vector~2 0 24224 \"GTX"\ (_ent -1 (_string \V"GTX"\))))
		(_type (_int ~vector~3 0 24225 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USE_MODE ~vector~3 0 24225 \"1.1"\ (_ent -1 (_string \V"1.1"\))))
		(_type (_int ~vector~4 0 24226 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_PLL_SEL ~vector~4 0 24226 \"CPLL"\ (_ent -1 (_string \V"CPLL"\))))
		(_type (_int ~vector~5 0 24227 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LPM_DFE ~vector~5 0 24227 \"DFE"\ (_ent -1 (_string \V"DFE"\))))
		(_type (_int ~vector~6 0 24228 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_ASYNC_EN ~vector~6 0 24228 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~7 0 24229 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXBUF_EN ~vector~7 0 24229 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~8 0 24230 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXSYNC_MODE ~vector~8 0 24230 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~9 0 24231 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_RXSYNC_MODE ~vector~9 0 24231 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~10 0 24232 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CHAN_BOND ~vector~10 0 24232 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~11 0 24233 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CHAN_BOND_EN ~vector~11 0 24233 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~12 0 24234 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LANE ~vector~12 0 24234 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~13 0 24235 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_REFCLK_FREQ ~vector~13 0 24235 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~14 0 24238 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_DEBUG_MODE ~vector~14 0 24238 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~15 0 24415 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CPLL_REFCLK_DIV ~vector~15 0 24415 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~16 0 24416 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CPLL_FBDIV_45 ~vector~16 0 24416 \5\ (_ent -1 (_cnst \5\)))(_cnst l))
		(_type (_int ~vector~17 0 24418 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CPLL_FBDIV ~vector~17 0 24418 \PCIE_REFCLK_FREQ==2?2:PCIE_REFCLK_FREQ==1?4:5\ (_ent -1 (_code 24)))(_cnst l))
		(_type (_int ~vector~18 0 24419 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int OUT_DIV ~vector~18 0 24419 \PCIE_PLL_SEL=="QPLL"?4:2\ (_ent -1 (_code 25)))(_cnst l))
		(_type (_int ~vector~19 0 24421 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLK25_DIV ~vector~19 0 24421 \PCIE_REFCLK_FREQ==2?10:PCIE_REFCLK_FREQ==1?5:4\ (_ent -1 (_code 26)))(_cnst l))
		(_type (_int ~vector~20 0 24424 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLKMUX_PD ~vector~20 0 24424 \PCIE_USE_MODE=="1.0"||PCIE_USE_MODE=="1.1"?1'd0:1'd1\ (_ent -1 (_code 27)))(_cnst l))
		(_type (_int ~vector~21 0 24430 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_XCLK_SEL ~vector~21 0 24430 \PCIE_TXBUF_EN=="TRUE"?"TXOUT":"TXUSR"\ (_ent -1 (_code 28)))(_cnst l))
		(_type (_int ~vector~22 0 24434 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TX_RXDETECT_CFG ~vector~22 0 24434 \PCIE_REFCLK_FREQ==2?14'd250:PCIE_REFCLK_FREQ==1?14'd125:14'd100\ (_ent -1 (_code 29)))(_cnst l))
		(_type (_int ~vector~23 0 24451 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCS_RSVD_ATTR ~vector~23 0 24451 \PCIE_USE_MODE=="1.0"&&PCIE_TXBUF_EN=="FALSE"?48'h000000000081:PCIE_USE_MODE=="1.0"&&PCIE_TXBUF_EN=="TRUE"?48'h000000000080:PCIE_RXSYNC_MODE==0&&PCIE_TXSYNC_MODE==0&&PCIE_TXBUF_EN=="FALSE"?48'h000000000087:PCIE_RXSYNC_MODE==0&&PCIE_TXSYNC_MODE==0&&PCIE_TXBUF_EN=="TRUE"?48'h000000000086:PCIE_RXSYNC_MODE==0&&PCIE_TXSYNC_MODE==1&&PCIE_TXBUF_EN=="FALSE"?48'h000000000085:PCIE_RXSYNC_MODE==0&&PCIE_TXSYNC_MODE==1&&PCIE_TXBUF_EN=="TRUE"?48'h000000000084:PCIE_RXSYNC_MODE==1&&PCIE_TXSYNC_MODE==0&&PCIE_TXBUF_EN=="FALSE"?48'h000000000083:PCIE_RXSYNC_MODE==1&&PCIE_TXSYNC_MODE==0&&PCIE_TXBUF_EN=="TRUE"?48'h000000000082:PCIE_RXSYNC_MODE==1&&PCIE_TXSYNC_MODE==1&&PCIE_TXBUF_EN=="FALSE"?48'h000000000081:PCIE_RXSYNC_MODE==1&&PCIE_TXSYNC_MODE==1&&PCIE_TXBUF_EN=="TRUE"?48'h000000000080:48'h000000000087\ (_ent -1 (_code 30)))(_cnst l))
		(_type (_int ~vector~24 0 24455 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RXCDR_CFG ~vector~24 0 24455 \PCIE_ASYNC_EN=="TRUE"?72'b0000_0010_0000_0111_1111_1110_0010_0000_0110_0000_0010_0001_0001_0000_0000000000010000:72'h1107FE406001040000\ (_ent -1 (_code 31)))(_cnst l))
		(_type (_int ~vector~25 0 24458 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXSYNC_OVRD ~vector~25 0 24458 \PCIE_TXSYNC_MODE==1?1'd0:1'd1\ (_ent -1 (_code 32)))(_cnst l))
		(_type (_int ~vector~26 0 24459 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RXSYNC_OVRD ~vector~26 0 24459 \PCIE_TXSYNC_MODE==1?1'd0:1'd1\ (_ent -1 (_code 33)))(_cnst l))
		(_type (_int ~vector~27 0 24461 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXSYNC_MULTILANE ~vector~27 0 24461 \PCIE_LANE==1?1'd0:1'd1\ (_ent -1 (_code 34)))(_cnst l))
		(_type (_int ~vector~28 0 24462 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RXSYNC_MULTILANE ~vector~28 0 24462 \PCIE_LANE==1?1'd0:1'd1\ (_ent -1 (_code 35)))(_cnst l))
		(_type (_int ~vector~29 0 24477 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLK_COR_MIN_LAT ~vector~29 0 24477 \PCIE_LANE==8&&PCIE_CHAN_BOND!=0&&PCIE_CHAN_BOND_EN=="TRUE"?PCIE_CHAN_BOND==1?27:21:PCIE_LANE==7&&PCIE_CHAN_BOND!=0&&PCIE_CHAN_BOND_EN=="TRUE"?PCIE_CHAN_BOND==1?25:19:PCIE_LANE==6&&PCIE_CHAN_BOND!=0&&PCIE_CHAN_BOND_EN=="TRUE"?PCIE_CHAN_BOND==1?23:19:PCIE_LANE==5&&PCIE_CHAN_BOND!=0&&PCIE_CHAN_BOND_EN=="TRUE"?PCIE_CHAN_BOND==1?21:18:PCIE_LANE==4&&PCIE_CHAN_BOND!=0&&PCIE_CHAN_BOND_EN=="TRUE"?PCIE_CHAN_BOND==1?19:18:PCIE_LANE==3&&PCIE_CHAN_BOND!=0&&PCIE_CHAN_BOND_EN=="TRUE"?PCIE_CHAN_BOND==1?18:18:PCIE_LANE==2&&PCIE_CHAN_BOND!=0&&PCIE_CHAN_BOND_EN=="TRUE"?PCIE_CHAN_BOND==1?18:18:PCIE_LANE==1||PCIE_CHAN_BOND_EN=="FALSE"?13:18\ (_ent -1 (_code 36)))(_cnst l))
		(_type (_int ~vector~30 0 24479 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLK_COR_MAX_LAT ~vector~30 0 24479 \CLK_COR_MIN_LAT+2\ (_ent -1 (_code 37)))(_cnst l))
		(_type (_int ~vector~31 0 24486 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RXLPMEN ~vector~31 0 24486 \PCIE_SIM_MODE=="FALSE"&&PCIE_LPM_DFE=="LPM"?1'd1:1'd0\ (_ent -1 (_code 38)))(_cnst l))
		(_type (_int ~vector~32 0 24488 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RX_DFE_LPM_CFG ~vector~32 0 24488 \PCIE_SIM_MODE=="TRUE"?16'h0800:16'h0904\ (_ent -1 (_code 39)))(_cnst l))
		(_port (_int GT_MASTER ~wire 0 24243 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_GEN3 ~wire 0 24244 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_GTREFCLK0 ~wire 0 24247 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_QPLLCLK ~wire 0 24248 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_QPLLREFCLK ~wire 0 24249 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXUSRCLK ~wire 0 24250 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXUSRCLK ~wire 0 24251 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXUSRCLK2 ~wire 0 24252 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXUSRCLK2 ~wire 0 24253 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 24254 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int GT_TXSYSCLKSEL ~[1:0]wire~ 0 24254 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXSYSCLKSEL ~[1:0]wire~ 0 24255 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXOUTCLK ~wire 0 24257 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXOUTCLK ~wire 0 24258 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_CPLLLOCK ~wire 0 24259 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXCDRLOCK ~wire 0 24260 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_CPLLPD ~wire 0 24263 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_CPLLRESET ~wire 0 24264 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXUSERRDY ~wire 0 24265 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXUSERRDY ~wire 0 24266 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RESETOVRD ~wire 0 24267 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_GTTXRESET ~wire 0 24268 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_GTRXRESET ~wire 0 24269 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXPMARESET ~wire 0 24270 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXPMARESET ~wire 0 24271 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXCDRRESET ~wire 0 24272 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXCDRFREQRESET ~wire 0 24273 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXDFELPMRESET ~wire 0 24274 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_EYESCANRESET ~wire 0 24275 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXPCSRESET ~wire 0 24276 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXPCSRESET ~wire 0 24277 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXBUFRESET ~wire 0 24278 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXRESETDONE ~wire 0 24280 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXRESETDONE ~wire 0 24281 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 24284 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int GT_TXDATA ~[31:0]wire~ 0 24284 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[3:0]wire~ 0 24285 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int GT_TXDATAK ~[3:0]wire~ 0 24285 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int GT_TXP ~wire 0 24287 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_TXN ~wire 0 24288 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXN ~wire 0 24291 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXP ~wire 0 24292 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXDATA ~[31:0]wire~ 0 24294 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int GT_RXDATAK ~[3:0]wire~ 0 24295 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int GT_TXDETECTRX ~wire 0 24298 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXELECIDLE ~wire 0 24299 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXCOMPLIANCE ~wire 0 24300 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int GT_RXPOLARITY ~wire 0 24301 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXPOWERDOWN ~[1:0]wire~ 0 24302 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXPOWERDOWN ~[1:0]wire~ 0 24303 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 24304 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int GT_TXRATE ~[2:0]wire~ 0 24304 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXRATE ~[2:0]wire~ 0 24305 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXMARGIN ~[2:0]wire~ 0 24308 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXSWING ~wire 0 24309 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXDEEMPH ~wire 0 24310 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]wire~ 0 24311 (_array ~wire ((_dto i 4 i 0)))))
		(_port (_int GT_TXPRECURSOR ~[4:0]wire~ 0 24311 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[6:0]wire~ 0 24312 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int GT_TXMAINCURSOR ~[6:0]wire~ 0 24312 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXPOSTCURSOR ~[4:0]wire~ 0 24313 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXVALID ~wire 0 24316 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_PHYSTATUS ~wire 0 24317 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXELECIDLE ~wire 0 24318 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXSTATUS ~[2:0]wire~ 0 24319 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXBUFSTATUS ~[2:0]wire~ 0 24320 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_TXRATEDONE ~wire 0 24321 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXRATEDONE ~wire 0 24322 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_DRPCLK ~wire 0 24325 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[8:0]wire~ 0 24326 (_array ~wire ((_dto i 8 i 0)))))
		(_port (_int GT_DRPADDR ~[8:0]wire~ 0 24326 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_DRPEN ~wire 0 24327 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 24328 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int GT_DRPDI ~[15:0]wire~ 0 24328 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_DRPWE ~wire 0 24329 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_DRPDO ~[15:0]wire~ 0 24331 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_DRPRDY ~wire 0 24332 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_TXPHALIGN ~wire 0 24335 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXPHALIGNEN ~wire 0 24336 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXPHINIT ~wire 0 24337 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXDLYBYPASS ~wire 0 24338 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXDLYSRESET ~wire 0 24339 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXDLYEN ~wire 0 24340 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXDLYSRESETDONE ~wire 0 24342 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_TXPHINITDONE ~wire 0 24343 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_TXPHALIGNDONE ~wire 0 24344 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_TXPHDLYRESET ~wire 0 24346 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXSYNCMODE ~wire 0 24347 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXSYNCIN ~wire 0 24348 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXSYNCALLIN ~wire 0 24349 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXSYNCOUT ~wire 0 24351 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_TXSYNCDONE ~wire 0 24352 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXPHALIGN ~wire 0 24355 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXPHALIGNEN ~wire 0 24356 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXDLYBYPASS ~wire 0 24357 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXDLYSRESET ~wire 0 24358 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXDLYEN ~wire 0 24359 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXDDIEN ~wire 0 24360 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXDLYSRESETDONE ~wire 0 24362 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXPHALIGNDONE ~wire 0 24363 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXSYNCMODE ~wire 0 24365 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXSYNCIN ~wire 0 24366 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXSYNCALLIN ~wire 0 24367 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXSYNCOUT ~wire 0 24369 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXSYNCDONE ~wire 0 24370 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXSLIDE ~wire 0 24373 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXCOMMADET ~wire 0 24375 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXCHARISCOMMA ~[3:0]wire~ 0 24376 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int GT_RXBYTEISALIGNED ~wire 0 24377 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXBYTEREALIGN ~wire 0 24378 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXCHBONDEN ~wire 0 24381 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXCHBONDI ~[4:0]wire~ 0 24382 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXCHBONDLEVEL ~[2:0]wire~ 0 24383 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXCHBONDMASTER ~wire 0 24384 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXCHBONDSLAVE ~wire 0 24385 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXCHANISALIGNED ~wire 0 24387 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXCHBONDO ~[4:0]wire~ 0 24388 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_TXPRBSSEL ~[2:0]wire~ 0 24391 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXPRBSSEL ~[2:0]wire~ 0 24392 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXPRBSFORCEERR ~wire 0 24393 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_RXPRBSCNTRESET ~wire 0 24394 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_LOOPBACK ~[2:0]wire~ 0 24395 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GT_TXINHIBIT ~wire 0 24396 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int GT_RXPRBSERR ~wire 0 24398 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 24401 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int GT_DMONITOROUT ~[7:0]wire~ 0 24401 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int txoutclksel ~[2:0]wire~ 0 24406 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxoutclksel ~[2:0]wire~ 0 24407 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[63:0]wire~ 0 24408 (_array ~wire ((_dto i 63 i 0)))))
		(_sig (_int rxdata ~[63:0]wire~ 0 24408 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxdatak ~[7:0]wire~ 0 24409 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxchariscomma ~[7:0]wire~ 0 24410 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int dmonitorout ~[7:0]wire~ 0 24411 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int dmonitorclk ~wire 0 24412 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#24482_0@ (_arch 0 0 24482 (_prcs 0(_ass)(_simple)(_trgt(117))(_sens(0))
			)))
			(@ASSIGN#24483_1@ (_arch 1 0 24483 (_prcs 1(_ass)(_simple)(_trgt(118))
			)))
			(@ASSIGN#25711_2@ (_arch 2 0 25711 (_prcs 2(_ass)(_alias ((GT_RXDATA)(rxdata(d_31_0))))(_simple)(_trgt(39))(_sens(119(d_31_0)))
			)))
			(@ASSIGN#25712_3@ (_arch 3 0 25712 (_prcs 3(_ass)(_alias ((GT_RXDATAK)(rxdatak(d_3_0))))(_simple)(_trgt(40))(_sens(120(d_3_0)))
			)))
			(@ASSIGN#25713_4@ (_arch 4 0 25713 (_prcs 4(_ass)(_alias ((GT_RXCHARISCOMMA)(rxchariscomma(d_3_0))))(_simple)(_trgt(99))(_sens(121(d_3_0)))
			)))
			(@ASSIGN#25714_5@ (_arch 5 0 25714 (_prcs 5(_ass)(_alias ((GT_DMONITOROUT)(dmonitorout)))(_simple)(_trgt(116))(_sens(122))
			)))
			(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate dmonitorclk_i 0 24495 (_vif  (_code 16))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst dmonitorclk_i 0 24497 (_ent . BUFG)
	  	(_port
	  		((I) (dmonitorout(7)))
	  		((O) (dmonitorclk))
	  	)
	  )
	)
	(_generate dmonitorclk_i_disable 0 24508 (_vif  (_code 17))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#24509_7@ (_arch 7 0 24509 (_prcs 0(_ass)(_simple)(_trgt(123))
	  		)))
	  		(@INTERNAL#0_8@ (_int 8 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gth_channel 0 24521 (_vif  (_code 18))
	  (_object
	  	(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \3 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \4 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \5 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \6 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[0:2]reg~ 0 0 (_array ~reg ((_to i 0 i 2)))))
	  	(_sig (_int \7 \ ~[0:2]reg~ -1 0 (_int (_uni(_cnst \3'd1\))))(_reg)(_flags2))
	  	(_sig (_int \8 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \9 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \10 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \11 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \12 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \13 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[0:31]reg~ 0 0 (_array ~reg ((_to i 0 i 31)))))
	  	(_sig (_int \15 \ ~[0:31]reg~ -1 0 (_int (_uni(_cnst \32'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:3]reg~ 0 0 (_array ~reg ((_to i 0 i 3)))))
	  	(_sig (_int \17 \ ~[0:3]reg~ -1 0 (_int (_uni(_cnst \4'd0\))))(_reg)(_flags2))
	  	(_sig (_int \18 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[0:1]reg~ 0 0 (_array ~reg ((_to i 0 i 1)))))
	  	(_sig (_int \19 \ ~[0:1]reg~ -1 0 (_int (_uni(_cnst \2'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:6]reg~ 0 0 (_array ~reg ((_to i 0 i 6)))))
	  	(_sig (_int \21 \ ~[0:6]reg~ -1 0 (_int (_uni(_cnst \7'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:7]reg~ 0 0 (_array ~reg ((_to i 0 i 7)))))
	  	(_sig (_int \22 \ ~[0:7]reg~ -1 0 (_int (_uni(_cnst \8'd0\))))(_reg)(_flags2))
	  	(_sig (_int \23 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \24 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \25 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[2:0]reg~ 0 0 (_array ~reg ((_dto i 2 i 0)))))
	  	(_sig (_int \26 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b100\))))(_reg)(_flags2))
	  	(_type (_int ~[3:0]reg~ 0 0 (_array ~reg ((_dto i 3 i 0)))))
	  	(_sig (_int \27 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b1100\))))(_reg)(_flags2))
	  	(_sig (_int \28 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \29 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[size_1{RXLPMEN}:0]reg~ 0 24486 (_array ~reg ((_range  19)))))
	  	(_sig (_int \30 \ ~[size_1{RXLPMEN}:0]reg~ -1 24486 (_int (_uni)))(_reg)(_flags2))
	  	(_sig (_int \31 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \32 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \33 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \34 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \35 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \36 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \37 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \38 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[0:4]reg~ 0 0 (_array ~reg ((_to i 0 i 4)))))
	  	(_sig (_int \39 \ ~[0:4]reg~ -1 0 (_int (_uni(_cnst \5'd0\))))(_reg)(_flags2))
	  	(_sig (_int \40 \ ~[0:4]reg~ -1 0 (_int (_uni(_cnst \5'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:15]reg~ 0 0 (_array ~reg ((_to i 0 i 15)))))
	  	(_sig (_int \41 \ ~[0:15]reg~ -1 0 (_int (_uni(_cnst \16'd0\))))(_reg)(_flags2))
	  	(_sig (_int \42 \ ~[0:15]reg~ -1 0 (_int (_uni(_cnst \16'd0\))))(_reg)(_flags2))
	  	(_sig (_int \43 \ ~[0:4]reg~ -1 0 (_int (_uni(_cnst \5'd0\))))(_reg)(_flags2))
	  	(_sig (_int \44 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \45 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \46 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \47 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \48 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \49 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \50 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \51 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \52 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \53 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \54 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \55 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \56 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \57 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \58 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \59 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \60 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \61 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \62 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \63 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \64 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \65 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \66 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \67 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \68 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \69 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \70 \ ~[0:1]reg~ -1 0 (_int (_uni(_cnst \2'd0\))))(_reg)(_flags2))
	  	(_sig (_int \71 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \72 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \73 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \74 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \75 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \76 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \77 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \78 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \79 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \80 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \81 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \82 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \83 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \84 \ ~wire -1 25044 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \85 \ ~wire -1 25044 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \86 \ ~[0:7]reg~ -1 0 (_int (_uni(_cnst \8'd0\))))(_reg)(_flags2))
	  	(_sig (_int \87 \ ~wire -1 25044 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \88 \ ~wire -1 25044 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \89 \ ~[0:2]reg~ -1 0 (_int (_uni(_cnst \3'd0\))))(_reg)(_flags2))
	  	(_sig (_int \90 \ ~[0:6]reg~ -1 0 (_int (_uni(_cnst \7'd0\))))(_reg)(_flags2))
	  	(_sig (_int \91 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \92 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \93 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \94 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \95 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \96 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \97 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \98 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \99 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[19:0]reg~ 0 0 (_array ~reg ((_dto i 19 i 0)))))
	  	(_sig (_int \100 \ ~[19:0]reg~ -1 0 (_int (_uni(_cnst \20'hFFFFF\))))(_reg)(_flags2))
	  	(_sig (_int \101 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \102 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \103 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_virtual \20 \ 0 24870 (_uni ((141)(43)))))
	  	(_sig (_virtual \16 \ 0 24853 (_uni ((138)(34)))))
	  	(_sig (_virtual \14 \ 0 24852 (_uni ((137)(33)))))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@INTERNAL#24486_9@ (_int 9 0 24486 (_prcs 0(_trgt(150))
	  		)))
	  		(@ASSIGN#25044,25044,25044,25044_10@ (_arch 10 0 25044 (_prcs 1(_ass)(_alias ((\84 \)(GT_GEN3)(\85 \)(GT_GEN3)(\87 \)(GT_GEN3)(\88 \)(GT_GEN3)))(_simple)(_trgt(204)(205)(207)(208))(_sens(1))
	  		)))
	  		(@INTERNAL#0_11@ (_int 11 0 0 0 (_prcs 5 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst gthe2_channel_i 0 24524 (_ent . GTHE2_CHANNEL)
	  	(_gen
	  		((SIM_CPLLREFCLK_SEL) (_cnst \3'b01\))
	  		((SIM_RESET_SPEEDUP) (PCIE_SIM_MODE))
	  		((SIM_RECEIVER_DETECT_PASS) (_string \V"TRUE"\))
	  		((SIM_TX_EIDLE_DRIVE_LEVEL) (PCIE_SIM_TX_EIDLE_DRIVE_LEVEL))
	  		((SIM_VERSION) (PCIE_USE_MODE))
	  		((CPLL_REFCLK_DIV) (CPLL_REFCLK_DIV))
	  		((CPLL_FBDIV_45) (CPLL_FBDIV_45))
	  		((CPLL_FBDIV) (CPLL_FBDIV))
	  		((TXOUT_DIV) (OUT_DIV))
	  		((RXOUT_DIV) (OUT_DIV))
	  		((TX_CLK25_DIV) (CLK25_DIV))
	  		((RX_CLK25_DIV) (CLK25_DIV))
	  		((TX_CLKMUX_PD) (_cnst \1'b1\))
	  		((RX_CLKMUX_PD) (_cnst \1'b1\))
	  		((TX_XCLK_SEL) (TX_XCLK_SEL))
	  		((RX_XCLK_SEL) (_string \V"RXREC"\))
	  		((OUTREFCLK_SEL_INV) (_cnst \2'b11\))
	  		((CPLL_CFG) (_cnst \24'hB407CC\))
	  		((TXPCSRESET_TIME) (_cnst \5'b01\))
	  		((RXPCSRESET_TIME) (_cnst \5'b01\))
	  		((TXPMARESET_TIME) (_cnst \5'b01\))
	  		((RXPMARESET_TIME) (_cnst \5'b01\))
	  		((RXISCANRESET_TIME) (_cnst \5'b01\))
	  		((TX_DATA_WIDTH) (_cnst \20\))
	  		((TX_INT_DATAWIDTH) (_cnst \0\))
	  		((RX_DATA_WIDTH) (_cnst \20\))
	  		((RX_INT_DATAWIDTH) (_cnst \0\))
	  		((TX_RXDETECT_CFG) (_cnst \14'h050\))
	  		((TX_RXDETECT_REF) (_cnst \3'b0\))
	  		((RX_CM_SEL) (_cnst \2'd3\))
	  		((RX_CM_TRIM) (_cnst \3'b010\))
	  		((TX_EIDLE_ASSERT_DELAY) (_cnst \3'b100\))
	  		((TX_EIDLE_DEASSERT_DELAY) (_cnst \3'b010\))
	  		((PD_TRANS_TIME_FROM_P2) (_cnst \12'h03C\))
	  		((PD_TRANS_TIME_NONE_P2) (_cnst \8'h19\))
	  		((PD_TRANS_TIME_TO_P2) (_cnst \8'h64\))
	  		((TRANS_TIME_RATE) (_cnst \8'h0E\))
	  		((TX_DRIVE_MODE) (_string \V"PIPE"\))
	  		((TX_DEEMPH0) (_cnst \5'b10100\))
	  		((TX_DEEMPH1) (_cnst \5'b01011\))
	  		((TX_MARGIN_FULL_0) (_cnst \7'b1001111\))
	  		((TX_MARGIN_FULL_1) (_cnst \7'b1001110\))
	  		((TX_MARGIN_FULL_2) (_cnst \7'b1001101\))
	  		((TX_MARGIN_FULL_3) (_cnst \7'b1001100\))
	  		((TX_MARGIN_FULL_4) (_cnst \7'b1000011\))
	  		((TX_MARGIN_LOW_0) (_cnst \7'b1000101\))
	  		((TX_MARGIN_LOW_1) (_cnst \7'b1000110\))
	  		((TX_MARGIN_LOW_2) (_cnst \7'b1000011\))
	  		((TX_MARGIN_LOW_3) (_cnst \7'b1000010\))
	  		((TX_MARGIN_LOW_4) (_cnst \7'b1000000\))
	  		((TX_MAINCURSOR_SEL) (_cnst \1'b0\))
	  		((TX_PREDRIVER_MODE) (_cnst \1'b0\))
	  		((TX_QPI_STATUS_EN) (_cnst \1'b0\))
	  		((RX_SIG_VALID_DLY) (_cnst \4\))
	  		((PMA_RSV) (_cnst \32'h0\))
	  		((PMA_RSV2) (_cnst \16'h2050\))
	  		((PMA_RSV3) (_cnst \2'b0\))
	  		((RX_BIAS_CFG) (_cnst \12'h0\))
	  		((RXLPM_HF_CFG) (_cnst \14'h0F0\))
	  		((RXLPM_LF_CFG) (_cnst \14'h0F0\))
	  		((TERM_RCAL_CFG) (_cnst \5'b10000\))
	  		((TERM_RCAL_OVRD) (_cnst \1'b0\))
	  		((PCS_PCIE_EN) (_string \V"TRUE"\))
	  		((PCS_RSVD_ATTR) (PCS_RSVD_ATTR))
	  		((RXCDR_CFG) (RXCDR_CFG))
	  		((RXCDR_LOCK_CFG) (_cnst \6'b010101\))
	  		((RXCDR_HOLD_DURING_EIDLE) (_cnst \1'b1\))
	  		((RXCDR_FR_RESET_ON_EIDLE) (_cnst \1'b0\))
	  		((RXCDR_PH_RESET_ON_EIDLE) (_cnst \1'b0\))
	  		((RXCDRFREQRESET_TIME) (_cnst \5'b01\))
	  		((RXCDRPHRESET_TIME) (_cnst \5'b01\))
	  		((RX_DFE_GAIN_CFG) (_cnst \23'h01F0A\))
	  		((RX_DFE_H2_CFG) (_cnst \12'h180\))
	  		((RX_DFE_H3_CFG) (_cnst \12'h1E0\))
	  		((RX_DFE_H4_CFG) (_cnst \11'h0F0\))
	  		((RX_DFE_H5_CFG) (_cnst \11'h0E0\))
	  		((RX_DFE_KL_CFG) (_cnst \13'h0F0\))
	  		((RX_DFE_LPM_CFG) (RX_DFE_LPM_CFG))
	  		((RX_DFE_LPM_HOLD_DURING_EIDLE) (_cnst \1'b1\))
	  		((RX_DFE_UT_CFG) (_cnst \17'h08F00\))
	  		((RX_DFE_VP_CFG) (_cnst \17'h03F03\))
	  		((RX_OS_CFG) (_cnst \13'h080\))
	  		((TXBUF_EN) (PCIE_TXBUF_EN))
	  		((TXBUF_RESET_ON_RATE_CHANGE) (_string \V"TRUE"\))
	  		((RXBUF_EN) (_string \V"TRUE"\))
	  		((RX_BUFFER_CFG) (_cnst \6'b0\))
	  		((RX_DEFER_RESET_BUF_EN) (_string \V"TRUE"\))
	  		((RXBUF_ADDR_MODE) (_string \V"FULL"\))
	  		((RXBUF_EIDLE_HI_CNT) (_cnst \4'd4\))
	  		((RXBUF_EIDLE_LO_CNT) (_cnst \4'd0\))
	  		((RXBUF_RESET_ON_CB_CHANGE) (_string \V"TRUE"\))
	  		((RXBUF_RESET_ON_COMMAALIGN) (_string \V"FALSE"\))
	  		((RXBUF_RESET_ON_EIDLE) (_string \V"TRUE"\))
	  		((RXBUF_RESET_ON_RATE_CHANGE) (_string \V"TRUE"\))
	  		((RXBUF_THRESH_OVRD) (_string \V"FALSE"\))
	  		((RXBUF_THRESH_OVFLW) (_cnst \61\))
	  		((RXBUF_THRESH_UNDFLW) (_cnst \4\))
	  		((RXBUFRESET_TIME) (_cnst \5'b01\))
	  		((TXPH_CFG) (_cnst \16'h0780\))
	  		((TXPH_MONITOR_SEL) (_cnst \5'b0\))
	  		((TXPHDLY_CFG) (_cnst \24'h084020\))
	  		((TXDLY_CFG) (_cnst \16'h01F\))
	  		((TXDLY_LCFG) (_cnst \9'h030\))
	  		((TXDLY_TAP_CFG) (_cnst \16'h0\))
	  		((TXSYNC_OVRD) (TXSYNC_OVRD))
	  		((TXSYNC_MULTILANE) (TXSYNC_MULTILANE))
	  		((TXSYNC_SKIP_DA) (_cnst \1'b0\))
	  		((RXPH_CFG) (_cnst \24'h0\))
	  		((RXPH_MONITOR_SEL) (_cnst \5'b0\))
	  		((RXPHDLY_CFG) (_cnst \24'h04020\))
	  		((RXDLY_CFG) (_cnst \16'h01F\))
	  		((RXDLY_LCFG) (_cnst \9'h030\))
	  		((RXDLY_TAP_CFG) (_cnst \16'h0\))
	  		((RX_DDI_SEL) (_cnst \6'b0\))
	  		((RXSYNC_OVRD) (RXSYNC_OVRD))
	  		((RXSYNC_MULTILANE) (RXSYNC_MULTILANE))
	  		((RXSYNC_SKIP_DA) (_cnst \1'b0\))
	  		((ALIGN_COMMA_DOUBLE) (_string \V"FALSE"\))
	  		((ALIGN_COMMA_ENABLE) (_cnst \10'b1111111111\))
	  		((ALIGN_COMMA_WORD) (_cnst \1\))
	  		((ALIGN_MCOMMA_DET) (_string \V"TRUE"\))
	  		((ALIGN_MCOMMA_VALUE) (_cnst \10'b1010000011\))
	  		((ALIGN_PCOMMA_DET) (_string \V"TRUE"\))
	  		((ALIGN_PCOMMA_VALUE) (_cnst \10'b0101111100\))
	  		((DEC_MCOMMA_DETECT) (_string \V"TRUE"\))
	  		((DEC_PCOMMA_DETECT) (_string \V"TRUE"\))
	  		((DEC_VALID_COMMA_ONLY) (_string \V"FALSE"\))
	  		((SHOW_REALIGN_COMMA) (_string \V"FALSE"\))
	  		((RXSLIDE_AUTO_WAIT) (_cnst \7\))
	  		((RXSLIDE_MODE) (_string \V"PMA"\))
	  		((CHAN_BOND_KEEP_ALIGN) (_string \V"TRUE"\))
	  		((CHAN_BOND_MAX_SKEW) (_cnst \7\))
	  		((CHAN_BOND_SEQ_LEN) (_cnst \4\))
	  		((CHAN_BOND_SEQ_1_ENABLE) (_cnst \4'b1111\))
	  		((CHAN_BOND_SEQ_1_1) (_cnst \10'b01001010\))
	  		((CHAN_BOND_SEQ_1_2) (_cnst \10'b01001010\))
	  		((CHAN_BOND_SEQ_1_3) (_cnst \10'b01001010\))
	  		((CHAN_BOND_SEQ_1_4) (_cnst \10'b0110111100\))
	  		((CHAN_BOND_SEQ_2_USE) (_string \V"TRUE"\))
	  		((CHAN_BOND_SEQ_2_ENABLE) (_cnst \4'b1111\))
	  		((CHAN_BOND_SEQ_2_1) (_cnst \10'b01000101\))
	  		((CHAN_BOND_SEQ_2_2) (_cnst \10'b01000101\))
	  		((CHAN_BOND_SEQ_2_3) (_cnst \10'b01000101\))
	  		((CHAN_BOND_SEQ_2_4) (_cnst \10'b0110111100\))
	  		((FTS_DESKEW_SEQ_ENABLE) (_cnst \4'b1111\))
	  		((FTS_LANE_DESKEW_EN) (_string \V"TRUE"\))
	  		((FTS_LANE_DESKEW_CFG) (_cnst \4'b1111\))
	  		((CBCC_DATA_SOURCE_SEL) (_string \V"DECODED"\))
	  		((CLK_CORRECT_USE) (_string \V"TRUE"\))
	  		((CLK_COR_KEEP_IDLE) (_string \V"TRUE"\))
	  		((CLK_COR_MAX_LAT) (CLK_COR_MAX_LAT))
	  		((CLK_COR_MIN_LAT) (CLK_COR_MIN_LAT))
	  		((CLK_COR_PRECEDENCE) (_string \V"TRUE"\))
	  		((CLK_COR_REPEAT_WAIT) (_cnst \0\))
	  		((CLK_COR_SEQ_LEN) (_cnst \1\))
	  		((CLK_COR_SEQ_1_ENABLE) (_cnst \4'b1111\))
	  		((CLK_COR_SEQ_1_1) (_cnst \10'b0100011100\))
	  		((CLK_COR_SEQ_1_2) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_1_3) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_1_4) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_ENABLE) (_cnst \4'b0\))
	  		((CLK_COR_SEQ_2_USE) (_string \V"FALSE"\))
	  		((CLK_COR_SEQ_2_1) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_2) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_3) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_4) (_cnst \10'b0\))
	  		((RX_DISPERR_SEQ_MATCH) (_string \V"TRUE"\))
	  		((GEARBOX_MODE) (_cnst \3'b0\))
	  		((TXGEARBOX_EN) (_string \V"FALSE"\))
	  		((RXGEARBOX_EN) (_string \V"FALSE"\))
	  		((RXPRBS_ERR_LOOPBACK) (_cnst \1'b0\))
	  		((TX_LOOPBACK_DRIVE_HIZ) (_string \V"FALSE"\))
	  		((DMONITOR_CFG) (_cnst \24'h0B01\))
	  		((RX_DEBUG_CFG) (_cnst \12'b0\))
	  		((TST_RSV) (_cnst \32'h0\))
	  		((UCODEER_CLR) (_cnst \1'b0\))
	  		((A_RXOSCALRESET) (_cnst \1'b0\))
	  		((LOOPBACK_CFG) (_cnst \1'b0\))
	  		((TXOOB_CFG) (_cnst \1'b0\))
	  		((RXOSCALRESET_TIME) (_cnst \5'b011\))
	  		((RXOSCALRESET_TIMEOUT) (_cnst \5'b011\))
	  		((RXOOB_CLK_CFG) (_string \V"PMA"\))
	  	)
	  	(_port
	  		((GTGREFCLK) (\1 \))
	  		((GTREFCLK0) (GT_GTREFCLK0))
	  		((GTREFCLK1) (\2 \))
	  		((GTNORTHREFCLK0) (\3 \))
	  		((GTNORTHREFCLK1) (\4 \))
	  		((GTSOUTHREFCLK0) (\5 \))
	  		((GTSOUTHREFCLK1) (\6 \))
	  		((QPLLCLK) (GT_QPLLCLK))
	  		((QPLLREFCLK) (GT_QPLLREFCLK))
	  		((TXUSRCLK) (GT_TXUSRCLK))
	  		((RXUSRCLK) (GT_RXUSRCLK))
	  		((TXUSRCLK2) (GT_TXUSRCLK2))
	  		((RXUSRCLK2) (GT_RXUSRCLK2))
	  		((TXSYSCLKSEL) (GT_TXSYSCLKSEL))
	  		((RXSYSCLKSEL) (GT_RXSYSCLKSEL))
	  		((TXOUTCLKSEL) (txoutclksel))
	  		((RXOUTCLKSEL) (rxoutclksel))
	  		((CPLLREFCLKSEL) (\7 \))
	  		((CPLLLOCKDETCLK) (\8 \))
	  		((CPLLLOCKEN) (\9 \))
	  		((CLKRSVD0) (\10 \))
	  		((CLKRSVD1) (\11 \))
	  		((TXOUTCLK) (GT_TXOUTCLK))
	  		((RXOUTCLK) (GT_RXOUTCLK))
	  		((TXOUTCLKFABRIC) (_open))
	  		((RXOUTCLKFABRIC) (_open))
	  		((TXOUTCLKPCS) (_open))
	  		((RXOUTCLKPCS) (_open))
	  		((CPLLLOCK) (GT_CPLLLOCK))
	  		((CPLLREFCLKLOST) (_open))
	  		((CPLLFBCLKLOST) (_open))
	  		((RXCDRLOCK) (GT_RXCDRLOCK))
	  		((GTREFCLKMONITOR) (_open))
	  		((CPLLPD) (GT_CPLLPD))
	  		((CPLLRESET) (GT_CPLLRESET))
	  		((TXUSERRDY) (GT_TXUSERRDY))
	  		((RXUSERRDY) (GT_RXUSERRDY))
	  		((CFGRESET) (\12 \))
	  		((GTRESETSEL) (\13 \))
	  		((RESETOVRD) (GT_RESETOVRD))
	  		((GTTXRESET) (GT_GTTXRESET))
	  		((GTRXRESET) (GT_GTRXRESET))
	  		((TXRESETDONE) (GT_TXRESETDONE))
	  		((RXRESETDONE) (GT_RXRESETDONE))
	  		((TXDATA) (\14 \))
	  		((TXCHARISK) (\16 \))
	  		((GTHTXP) (GT_TXP))
	  		((GTHTXN) (GT_TXN))
	  		((GTHRXP) (GT_RXP))
	  		((GTHRXN) (GT_RXN))
	  		((RXDATA) (rxdata))
	  		((RXCHARISK) (rxdatak))
	  		((TXDETECTRX) (GT_TXDETECTRX))
	  		((TXPDELECIDLEMODE) (\18 \))
	  		((RXELECIDLEMODE) (\19 \))
	  		((TXELECIDLE) (GT_TXELECIDLE))
	  		((TXCHARDISPMODE) (\20 \))
	  		((TXCHARDISPVAL) (\22 \))
	  		((TXPOLARITY) (\23 \))
	  		((RXPOLARITY) (GT_RXPOLARITY))
	  		((TXPD) (GT_TXPOWERDOWN))
	  		((RXPD) (GT_RXPOWERDOWN))
	  		((TXRATE) (GT_TXRATE))
	  		((RXRATE) (GT_RXRATE))
	  		((TXRATEMODE) (\24 \))
	  		((RXRATEMODE) (\25 \))
	  		((TXMARGIN) (GT_TXMARGIN))
	  		((TXSWING) (GT_TXSWING))
	  		((TXDEEMPH) (GT_TXDEEMPH))
	  		((TXINHIBIT) (GT_TXINHIBIT))
	  		((TXBUFDIFFCTRL) (\26 \))
	  		((TXDIFFCTRL) (\27 \))
	  		((TXPRECURSOR) (GT_TXPRECURSOR))
	  		((TXPRECURSORINV) (\28 \))
	  		((TXMAINCURSOR) (GT_TXMAINCURSOR))
	  		((TXPOSTCURSOR) (GT_TXPOSTCURSOR))
	  		((TXPOSTCURSORINV) (\29 \))
	  		((RXVALID) (GT_RXVALID))
	  		((PHYSTATUS) (GT_PHYSTATUS))
	  		((RXELECIDLE) (GT_RXELECIDLE))
	  		((RXSTATUS) (GT_RXSTATUS))
	  		((TXRATEDONE) (GT_TXRATEDONE))
	  		((RXRATEDONE) (GT_RXRATEDONE))
	  		((DRPCLK) (GT_DRPCLK))
	  		((DRPADDR) (GT_DRPADDR))
	  		((DRPEN) (GT_DRPEN))
	  		((DRPDI) (GT_DRPDI))
	  		((DRPWE) (GT_DRPWE))
	  		((DRPDO) (GT_DRPDO))
	  		((DRPRDY) (GT_DRPRDY))
	  		((TXPMARESET) (GT_TXPMARESET))
	  		((RXPMARESET) (GT_RXPMARESET))
	  		((RXLPMEN) (\30 \))
	  		((RXLPMHFHOLD) (\31 \))
	  		((RXLPMHFOVRDEN) (\32 \))
	  		((RXLPMLFHOLD) (\33 \))
	  		((RXLPMLFKLOVRDEN) (\34 \))
	  		((TXQPIBIASEN) (\35 \))
	  		((TXQPISTRONGPDOWN) (\36 \))
	  		((TXQPIWEAKPUP) (\37 \))
	  		((RXQPIEN) (\38 \))
	  		((PMARSVDIN) (\39 \))
	  		((PMARSVDIN2) (\40 \))
	  		((GTRSVD) (\41 \))
	  		((TXQPISENP) (_open))
	  		((TXQPISENN) (_open))
	  		((RXQPISENP) (_open))
	  		((RXQPISENN) (_open))
	  		((DMONITOROUT) (dmonitorout))
	  		((TXPCSRESET) (GT_TXPCSRESET))
	  		((RXPCSRESET) (GT_RXPCSRESET))
	  		((PCSRSVDIN) (\42 \))
	  		((PCSRSVDIN2) (\43 \))
	  		((PCSRSVDOUT) (_open))
	  		((RXCDRRESET) (GT_RXCDRRESET))
	  		((RXCDRRESETRSV) (\44 \))
	  		((RXCDRFREQRESET) (GT_RXCDRFREQRESET))
	  		((RXCDRHOLD) (\45 \))
	  		((RXCDROVRDEN) (\46 \))
	  		((RXDFELPMRESET) (GT_RXDFELPMRESET))
	  		((RXDFECM1EN) (\47 \))
	  		((RXDFEVSEN) (\48 \))
	  		((RXDFETAP2HOLD) (\49 \))
	  		((RXDFETAP2OVRDEN) (\50 \))
	  		((RXDFETAP3HOLD) (\51 \))
	  		((RXDFETAP3OVRDEN) (\52 \))
	  		((RXDFETAP4HOLD) (\53 \))
	  		((RXDFETAP4OVRDEN) (\54 \))
	  		((RXDFETAP5HOLD) (\55 \))
	  		((RXDFETAP5OVRDEN) (\56 \))
	  		((RXDFEAGCHOLD) (\57 \))
	  		((RXDFEAGCOVRDEN) (\58 \))
	  		((RXDFELFHOLD) (\59 \))
	  		((RXDFELFOVRDEN) (\60 \))
	  		((RXDFEUTHOLD) (\61 \))
	  		((RXDFEUTOVRDEN) (\62 \))
	  		((RXDFEVPHOLD) (\63 \))
	  		((RXDFEVPOVRDEN) (\64 \))
	  		((RXDFEXYDEN) (\65 \))
	  		((RXDFEXYDHOLD) (\66 \))
	  		((RXDFEXYDOVRDEN) (\67 \))
	  		((RXOSHOLD) (\68 \))
	  		((RXOSOVRDEN) (\69 \))
	  		((RXMONITORSEL) (\70 \))
	  		((RXMONITOROUT) (_open))
	  		((EYESCANRESET) (GT_EYESCANRESET))
	  		((EYESCANMODE) (\71 \))
	  		((EYESCANTRIGGER) (\72 \))
	  		((EYESCANDATAERROR) (_open))
	  		((TXBUFSTATUS) (_open))
	  		((RXBUFRESET) (GT_RXBUFRESET))
	  		((RXBUFSTATUS) (GT_RXBUFSTATUS))
	  		((TXPHDLYRESET) (GT_TXPHDLYRESET))
	  		((TXPHDLYTSTCLK) (\73 \))
	  		((TXPHALIGN) (GT_TXPHALIGN))
	  		((TXPHALIGNEN) (GT_TXPHALIGNEN))
	  		((TXPHDLYPD) (\74 \))
	  		((TXPHINIT) (GT_TXPHINIT))
	  		((TXPHOVRDEN) (\75 \))
	  		((TXDLYBYPASS) (GT_TXDLYBYPASS))
	  		((TXDLYSRESET) (GT_TXDLYSRESET))
	  		((TXDLYEN) (GT_TXDLYEN))
	  		((TXDLYOVRDEN) (\76 \))
	  		((TXDLYHOLD) (\77 \))
	  		((TXDLYUPDOWN) (\78 \))
	  		((TXPHALIGNDONE) (GT_TXPHALIGNDONE))
	  		((TXPHINITDONE) (GT_TXPHINITDONE))
	  		((TXDLYSRESETDONE) (GT_TXDLYSRESETDONE))
	  		((TXSYNCMODE) (GT_TXSYNCMODE))
	  		((TXSYNCIN) (GT_TXSYNCIN))
	  		((TXSYNCALLIN) (GT_TXSYNCALLIN))
	  		((TXSYNCDONE) (GT_TXSYNCDONE))
	  		((TXSYNCOUT) (GT_TXSYNCOUT))
	  		((RXPHDLYRESET) (\79 \))
	  		((RXPHALIGN) (GT_RXPHALIGN))
	  		((RXPHALIGNEN) (GT_RXPHALIGNEN))
	  		((RXPHDLYPD) (\80 \))
	  		((RXPHOVRDEN) (\81 \))
	  		((RXDLYBYPASS) (GT_RXDLYBYPASS))
	  		((RXDLYSRESET) (GT_RXDLYSRESET))
	  		((RXDLYEN) (GT_RXDLYEN))
	  		((RXDLYOVRDEN) (\82 \))
	  		((RXDDIEN) (GT_RXDDIEN))
	  		((RXPHALIGNDONE) (GT_RXPHALIGNDONE))
	  		((RXPHMONITOR) (_open))
	  		((RXPHSLIPMONITOR) (_open))
	  		((RXDLYSRESETDONE) (GT_RXDLYSRESETDONE))
	  		((RXSYNCMODE) (GT_RXSYNCMODE))
	  		((RXSYNCIN) (GT_RXSYNCIN))
	  		((RXSYNCALLIN) (GT_RXSYNCALLIN))
	  		((RXSYNCDONE) (GT_RXSYNCDONE))
	  		((RXSYNCOUT) (GT_RXSYNCOUT))
	  		((RXCOMMADETEN) (\83 \))
	  		((RXMCOMMAALIGNEN) (\84 \))
	  		((RXPCOMMAALIGNEN) (\85 \))
	  		((RXSLIDE) (GT_RXSLIDE))
	  		((RXCOMMADET) (GT_RXCOMMADET))
	  		((RXCHARISCOMMA) (rxchariscomma))
	  		((RXBYTEISALIGNED) (GT_RXBYTEISALIGNED))
	  		((RXBYTEREALIGN) (GT_RXBYTEREALIGN))
	  		((RXCHBONDEN) (GT_RXCHBONDEN))
	  		((RXCHBONDI) (GT_RXCHBONDI))
	  		((RXCHBONDLEVEL) (GT_RXCHBONDLEVEL))
	  		((RXCHBONDMASTER) (GT_RXCHBONDMASTER))
	  		((RXCHBONDSLAVE) (GT_RXCHBONDSLAVE))
	  		((RXCHANBONDSEQ) (_open))
	  		((RXCHANISALIGNED) (GT_RXCHANISALIGNED))
	  		((RXCHANREALIGN) (_open))
	  		((RXCHBONDO) (GT_RXCHBONDO))
	  		((RXCLKCORCNT) (_open))
	  		((TX8B10BBYPASS) (\86 \))
	  		((TX8B10BEN) (\87 \))
	  		((RX8B10BEN) (\88 \))
	  		((RXDISPERR) (_open))
	  		((RXNOTINTABLE) (_open))
	  		((TXHEADER) (\89 \))
	  		((TXSEQUENCE) (\90 \))
	  		((TXSTARTSEQ) (\91 \))
	  		((RXGEARBOXSLIP) (\92 \))
	  		((TXGEARBOXREADY) (_open))
	  		((RXDATAVALID) (_open))
	  		((RXHEADER) (_open))
	  		((RXHEADERVALID) (_open))
	  		((RXSTARTOFSEQ) (_open))
	  		((TXPRBSSEL) (GT_TXPRBSSEL))
	  		((RXPRBSSEL) (GT_RXPRBSSEL))
	  		((TXPRBSFORCEERR) (GT_TXPRBSFORCEERR))
	  		((RXPRBSCNTRESET) (GT_RXPRBSCNTRESET))
	  		((LOOPBACK) (GT_LOOPBACK))
	  		((RXPRBSERR) (GT_RXPRBSERR))
	  		((TXCOMINIT) (\93 \))
	  		((TXCOMSAS) (\94 \))
	  		((TXCOMWAKE) (\95 \))
	  		((RXOOBRESET) (\96 \))
	  		((TXCOMFINISH) (_open))
	  		((RXCOMINITDET) (_open))
	  		((RXCOMSASDET) (_open))
	  		((RXCOMWAKEDET) (_open))
	  		((SETERRSTATUS) (\97 \))
	  		((TXDIFFPD) (\98 \))
	  		((TXPISOPD) (\99 \))
	  		((TSTIN) (\100 \))
	  		((TSTOUT) (_open))
	  		((DMONFIFORESET) (\101 \))
	  		((DMONITORCLK) (dmonitorclk))
	  		((RXOSCALRESET) (\102 \))
	  		((RXPMARESETDONE) (_open))
	  		((SIGVALIDCLK) (\103 \))
	  		((TXPMARESETDONE) (_open))
	  	)
	  	(_delay (1.000000)(_code  20))
	  )
	)
	(_generate gtx_channel 0 25133 (_vif  (_code 21))
	  (_object
	  	(_sig (_int \104 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \105 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \106 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \107 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \108 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \109 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[0:2]reg~ 0 0 (_array ~reg ((_to i 0 i 2)))))
	  	(_sig (_int \110 \ ~[0:2]reg~ -1 0 (_int (_uni(_cnst \3'd1\))))(_reg)(_flags2))
	  	(_sig (_int \111 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \112 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_type (_int ~[0:1]reg~ 0 0 (_array ~reg ((_to i 0 i 1)))))
	  	(_sig (_int \114 \ ~[0:1]reg~ -1 0 (_int (_uni(_cnst \2'd0\))))(_reg)(_flags2))
	  	(_sig (_int \115 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \116 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \117 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[0:31]reg~ 0 0 (_array ~reg ((_to i 0 i 31)))))
	  	(_sig (_int \119 \ ~[0:31]reg~ -1 0 (_int (_uni(_cnst \32'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:3]reg~ 0 0 (_array ~reg ((_to i 0 i 3)))))
	  	(_sig (_int \121 \ ~[0:3]reg~ -1 0 (_int (_uni(_cnst \4'd0\))))(_reg)(_flags2))
	  	(_sig (_int \122 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \123 \ ~[0:1]reg~ -1 0 (_int (_uni(_cnst \2'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:6]reg~ 0 0 (_array ~reg ((_to i 0 i 6)))))
	  	(_sig (_int \125 \ ~[0:6]reg~ -1 0 (_int (_uni(_cnst \7'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:7]reg~ 0 0 (_array ~reg ((_to i 0 i 7)))))
	  	(_sig (_int \126 \ ~[0:7]reg~ -1 0 (_int (_uni(_cnst \8'd0\))))(_reg)(_flags2))
	  	(_sig (_int \127 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[2:0]reg~ 0 0 (_array ~reg ((_dto i 2 i 0)))))
	  	(_sig (_int \128 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b100\))))(_reg)(_flags2))
	  	(_type (_int ~[3:0]reg~ 0 0 (_array ~reg ((_dto i 3 i 0)))))
	  	(_sig (_int \129 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b1100\))))(_reg)(_flags2))
	  	(_sig (_int \130 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \131 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[size_1{RXLPMEN}:0]reg~ 0 24486 (_array ~reg ((_range  22)))))
	  	(_sig (_int \132 \ ~[size_1{RXLPMEN}:0]reg~ -1 24486 (_int (_uni)))(_reg)(_flags2))
	  	(_sig (_int \133 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \134 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \135 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \136 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \137 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \138 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \139 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \140 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[0:4]reg~ 0 0 (_array ~reg ((_to i 0 i 4)))))
	  	(_sig (_int \141 \ ~[0:4]reg~ -1 0 (_int (_uni(_cnst \5'd0\))))(_reg)(_flags2))
	  	(_sig (_int \142 \ ~[0:4]reg~ -1 0 (_int (_uni(_cnst \5'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:15]reg~ 0 0 (_array ~reg ((_to i 0 i 15)))))
	  	(_sig (_int \143 \ ~[0:15]reg~ -1 0 (_int (_uni(_cnst \16'd0\))))(_reg)(_flags2))
	  	(_sig (_int \144 \ ~[0:15]reg~ -1 0 (_int (_uni(_cnst \16'd0\))))(_reg)(_flags2))
	  	(_sig (_int \145 \ ~[0:4]reg~ -1 0 (_int (_uni(_cnst \5'd0\))))(_reg)(_flags2))
	  	(_sig (_int \146 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \147 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \148 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \149 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \150 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \151 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \152 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \153 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \154 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \155 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \156 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \157 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \158 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \159 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \160 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \161 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \162 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \163 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \164 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \165 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \166 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \167 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \168 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \169 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \170 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \171 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \172 \ ~[0:1]reg~ -1 0 (_int (_uni(_cnst \2'd0\))))(_reg)(_flags2))
	  	(_sig (_int \173 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \174 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \175 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \176 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \177 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \178 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \179 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \180 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \181 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \182 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \183 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \184 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \185 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \186 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \187 \ ~wire -1 25623 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \188 \ ~wire -1 25623 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \189 \ ~[0:7]reg~ -1 0 (_int (_uni(_cnst \8'd0\))))(_reg)(_flags2))
	  	(_sig (_int \190 \ ~wire -1 25623 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \191 \ ~wire -1 25623 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \192 \ ~[0:2]reg~ -1 0 (_int (_uni(_cnst \3'd0\))))(_reg)(_flags2))
	  	(_sig (_int \193 \ ~[0:6]reg~ -1 0 (_int (_uni(_cnst \7'd0\))))(_reg)(_flags2))
	  	(_sig (_int \194 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \195 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \196 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \197 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \198 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \199 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \200 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \201 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \202 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[19:0]reg~ 0 0 (_array ~reg ((_dto i 19 i 0)))))
	  	(_sig (_int \203 \ ~[19:0]reg~ -1 0 (_int (_uni(_cnst \20'hFFFFF\))))(_reg)(_flags2))
	  	(_sig (_virtual \124 \ 0 25465 (_uni ((244)(43)))))
	  	(_sig (_virtual \120 \ 0 25448 (_uni ((241)(34)))))
	  	(_sig (_virtual \118 \ 0 25447 (_uni ((240)(33)))))
	  	(_sig (_virtual \113 \ 0 25418 (_uni ((236)(123)(237)))))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@INTERNAL#24486_12@ (_int 12 0 24486 (_prcs 0(_trgt(251))
	  		)))
	  		(@ASSIGN#25623,25623,25623,25623_13@ (_arch 13 0 25623 (_prcs 1(_ass)(_alias ((\187 \)(GT_GEN3)(\188 \)(GT_GEN3)(\190 \)(GT_GEN3)(\191 \)(GT_GEN3)))(_simple)(_trgt(306)(307)(309)(310))(_sens(1))
	  		)))
	  		(@ASSIGN#25699,25700,25701,25702_14@ (_arch 14 0 25699 (_prcs 5(_ass)(_simple)(_trgt(82)(83)(95)(96))
	  		)))
	  		(@INTERNAL#0_15@ (_int 15 0 0 0 (_prcs 9 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst gtxe2_channel_i 0 25136 (_ent . GTXE2_CHANNEL)
	  	(_gen
	  		((SIM_CPLLREFCLK_SEL) (_cnst \3'b01\))
	  		((SIM_RESET_SPEEDUP) (PCIE_SIM_MODE))
	  		((SIM_RECEIVER_DETECT_PASS) (_string \V"TRUE"\))
	  		((SIM_TX_EIDLE_DRIVE_LEVEL) (PCIE_SIM_TX_EIDLE_DRIVE_LEVEL))
	  		((SIM_VERSION) (PCIE_USE_MODE))
	  		((CPLL_REFCLK_DIV) (CPLL_REFCLK_DIV))
	  		((CPLL_FBDIV_45) (CPLL_FBDIV_45))
	  		((CPLL_FBDIV) (CPLL_FBDIV))
	  		((TXOUT_DIV) (OUT_DIV))
	  		((RXOUT_DIV) (OUT_DIV))
	  		((TX_CLK25_DIV) (CLK25_DIV))
	  		((RX_CLK25_DIV) (CLK25_DIV))
	  		((TX_CLKMUX_PD) (CLKMUX_PD))
	  		((RX_CLKMUX_PD) (CLKMUX_PD))
	  		((TX_XCLK_SEL) (TX_XCLK_SEL))
	  		((RX_XCLK_SEL) (_string \V"RXREC"\))
	  		((OUTREFCLK_SEL_INV) (_cnst \2'b11\))
	  		((CPLL_CFG) (_cnst \24'hB407CC\))
	  		((TXPCSRESET_TIME) (_cnst \5'b01\))
	  		((RXPCSRESET_TIME) (_cnst \5'b01\))
	  		((TXPMARESET_TIME) (_cnst \5'b01\))
	  		((RXPMARESET_TIME) (_cnst \5'b01\))
	  		((RXISCANRESET_TIME) (_cnst \5'b01\))
	  		((TX_DATA_WIDTH) (_cnst \20\))
	  		((TX_INT_DATAWIDTH) (_cnst \0\))
	  		((RX_DATA_WIDTH) (_cnst \20\))
	  		((RX_INT_DATAWIDTH) (_cnst \0\))
	  		((TX_RXDETECT_CFG) (_cnst \14'h050\))
	  		((TX_RXDETECT_REF) (_cnst \3'b0\))
	  		((RX_CM_SEL) (_cnst \2'd3\))
	  		((RX_CM_TRIM) (_cnst \3'b010\))
	  		((TX_EIDLE_ASSERT_DELAY) (_cnst \3'b100\))
	  		((TX_EIDLE_DEASSERT_DELAY) (_cnst \3'b010\))
	  		((PD_TRANS_TIME_FROM_P2) (_cnst \12'h03C\))
	  		((PD_TRANS_TIME_NONE_P2) (_cnst \8'h19\))
	  		((PD_TRANS_TIME_TO_P2) (_cnst \8'h64\))
	  		((TRANS_TIME_RATE) (_cnst \8'h0E\))
	  		((TX_DRIVE_MODE) (_string \V"PIPE"\))
	  		((TX_DEEMPH0) (_cnst \5'b10100\))
	  		((TX_DEEMPH1) (_cnst \5'b01011\))
	  		((TX_MARGIN_FULL_0) (_cnst \7'b1001111\))
	  		((TX_MARGIN_FULL_1) (_cnst \7'b1001110\))
	  		((TX_MARGIN_FULL_2) (_cnst \7'b1001101\))
	  		((TX_MARGIN_FULL_3) (_cnst \7'b1001100\))
	  		((TX_MARGIN_FULL_4) (_cnst \7'b1000011\))
	  		((TX_MARGIN_LOW_0) (_cnst \7'b1000101\))
	  		((TX_MARGIN_LOW_1) (_cnst \7'b1000110\))
	  		((TX_MARGIN_LOW_2) (_cnst \7'b1000011\))
	  		((TX_MARGIN_LOW_3) (_cnst \7'b1000010\))
	  		((TX_MARGIN_LOW_4) (_cnst \7'b1000000\))
	  		((TX_MAINCURSOR_SEL) (_cnst \1'b0\))
	  		((TX_PREDRIVER_MODE) (_cnst \1'b0\))
	  		((TX_QPI_STATUS_EN) (_cnst \1'b0\))
	  		((RX_SIG_VALID_DLY) (_cnst \4\))
	  		((PMA_RSV) (_cnst \32'h0\))
	  		((PMA_RSV2) (_cnst \16'h2050\))
	  		((PMA_RSV3) (_cnst \2'b0\))
	  		((RX_BIAS_CFG) (_cnst \12'h0\))
	  		((RXLPM_HF_CFG) (_cnst \14'h0F0\))
	  		((RXLPM_LF_CFG) (_cnst \14'h0F0\))
	  		((TERM_RCAL_CFG) (_cnst \5'b10000\))
	  		((TERM_RCAL_OVRD) (_cnst \1'b0\))
	  		((PCS_PCIE_EN) (_string \V"TRUE"\))
	  		((PCS_RSVD_ATTR) (PCS_RSVD_ATTR))
	  		((RXCDR_CFG) (RXCDR_CFG))
	  		((RXCDR_LOCK_CFG) (_cnst \6'b010101\))
	  		((RXCDR_HOLD_DURING_EIDLE) (_cnst \1'b1\))
	  		((RXCDR_FR_RESET_ON_EIDLE) (_cnst \1'b0\))
	  		((RXCDR_PH_RESET_ON_EIDLE) (_cnst \1'b0\))
	  		((RXCDRFREQRESET_TIME) (_cnst \5'b01\))
	  		((RXCDRPHRESET_TIME) (_cnst \5'b01\))
	  		((RX_DFE_GAIN_CFG) (_cnst \23'h01F0A\))
	  		((RX_DFE_H2_CFG) (_cnst \12'h180\))
	  		((RX_DFE_H3_CFG) (_cnst \12'h1E0\))
	  		((RX_DFE_H4_CFG) (_cnst \11'h0F0\))
	  		((RX_DFE_H5_CFG) (_cnst \11'h0E0\))
	  		((RX_DFE_KL_CFG) (_cnst \13'h0F0\))
	  		((RX_DFE_LPM_CFG) (RX_DFE_LPM_CFG))
	  		((RX_DFE_LPM_HOLD_DURING_EIDLE) (_cnst \1'b1\))
	  		((RX_DFE_UT_CFG) (_cnst \17'h08F00\))
	  		((RX_DFE_VP_CFG) (_cnst \17'h03F03\))
	  		((RX_OS_CFG) (_cnst \13'h080\))
	  		((TXBUF_EN) (PCIE_TXBUF_EN))
	  		((TXBUF_RESET_ON_RATE_CHANGE) (_string \V"TRUE"\))
	  		((RXBUF_EN) (_string \V"TRUE"\))
	  		((RX_BUFFER_CFG) (_cnst \6'b0\))
	  		((RX_DEFER_RESET_BUF_EN) (_string \V"TRUE"\))
	  		((RXBUF_ADDR_MODE) (_string \V"FULL"\))
	  		((RXBUF_EIDLE_HI_CNT) (_cnst \4'd4\))
	  		((RXBUF_EIDLE_LO_CNT) (_cnst \4'd0\))
	  		((RXBUF_RESET_ON_CB_CHANGE) (_string \V"TRUE"\))
	  		((RXBUF_RESET_ON_COMMAALIGN) (_string \V"FALSE"\))
	  		((RXBUF_RESET_ON_EIDLE) (_string \V"TRUE"\))
	  		((RXBUF_RESET_ON_RATE_CHANGE) (_string \V"TRUE"\))
	  		((RXBUF_THRESH_OVRD) (_string \V"FALSE"\))
	  		((RXBUF_THRESH_OVFLW) (_cnst \61\))
	  		((RXBUF_THRESH_UNDFLW) (_cnst \4\))
	  		((RXBUFRESET_TIME) (_cnst \5'b01\))
	  		((TXPH_CFG) (_cnst \16'h0780\))
	  		((TXPH_MONITOR_SEL) (_cnst \5'b0\))
	  		((TXPHDLY_CFG) (_cnst \24'h084020\))
	  		((TXDLY_CFG) (_cnst \16'h01F\))
	  		((TXDLY_LCFG) (_cnst \9'h030\))
	  		((TXDLY_TAP_CFG) (_cnst \16'h0\))
	  		((RXPH_CFG) (_cnst \24'h0\))
	  		((RXPH_MONITOR_SEL) (_cnst \5'b0\))
	  		((RXPHDLY_CFG) (_cnst \24'h04020\))
	  		((RXDLY_CFG) (_cnst \16'h01F\))
	  		((RXDLY_LCFG) (_cnst \9'h030\))
	  		((RXDLY_TAP_CFG) (_cnst \16'h0\))
	  		((RX_DDI_SEL) (_cnst \6'b0\))
	  		((ALIGN_COMMA_DOUBLE) (_string \V"FALSE"\))
	  		((ALIGN_COMMA_ENABLE) (_cnst \10'b1111111111\))
	  		((ALIGN_COMMA_WORD) (_cnst \1\))
	  		((ALIGN_MCOMMA_DET) (_string \V"TRUE"\))
	  		((ALIGN_MCOMMA_VALUE) (_cnst \10'b1010000011\))
	  		((ALIGN_PCOMMA_DET) (_string \V"TRUE"\))
	  		((ALIGN_PCOMMA_VALUE) (_cnst \10'b0101111100\))
	  		((DEC_MCOMMA_DETECT) (_string \V"TRUE"\))
	  		((DEC_PCOMMA_DETECT) (_string \V"TRUE"\))
	  		((DEC_VALID_COMMA_ONLY) (_string \V"FALSE"\))
	  		((SHOW_REALIGN_COMMA) (_string \V"FALSE"\))
	  		((RXSLIDE_AUTO_WAIT) (_cnst \7\))
	  		((RXSLIDE_MODE) (_string \V"PMA"\))
	  		((CHAN_BOND_KEEP_ALIGN) (_string \V"TRUE"\))
	  		((CHAN_BOND_MAX_SKEW) (_cnst \7\))
	  		((CHAN_BOND_SEQ_LEN) (_cnst \4\))
	  		((CHAN_BOND_SEQ_1_ENABLE) (_cnst \4'b1111\))
	  		((CHAN_BOND_SEQ_1_1) (_cnst \10'b01001010\))
	  		((CHAN_BOND_SEQ_1_2) (_cnst \10'b01001010\))
	  		((CHAN_BOND_SEQ_1_3) (_cnst \10'b01001010\))
	  		((CHAN_BOND_SEQ_1_4) (_cnst \10'b0110111100\))
	  		((CHAN_BOND_SEQ_2_USE) (_string \V"TRUE"\))
	  		((CHAN_BOND_SEQ_2_ENABLE) (_cnst \4'b1111\))
	  		((CHAN_BOND_SEQ_2_1) (_cnst \10'b01000101\))
	  		((CHAN_BOND_SEQ_2_2) (_cnst \10'b01000101\))
	  		((CHAN_BOND_SEQ_2_3) (_cnst \10'b01000101\))
	  		((CHAN_BOND_SEQ_2_4) (_cnst \10'b0110111100\))
	  		((FTS_DESKEW_SEQ_ENABLE) (_cnst \4'b1111\))
	  		((FTS_LANE_DESKEW_EN) (_string \V"TRUE"\))
	  		((FTS_LANE_DESKEW_CFG) (_cnst \4'b1111\))
	  		((CBCC_DATA_SOURCE_SEL) (_string \V"DECODED"\))
	  		((CLK_CORRECT_USE) (_string \V"TRUE"\))
	  		((CLK_COR_KEEP_IDLE) (_string \V"TRUE"\))
	  		((CLK_COR_MAX_LAT) (CLK_COR_MAX_LAT))
	  		((CLK_COR_MIN_LAT) (CLK_COR_MIN_LAT))
	  		((CLK_COR_PRECEDENCE) (_string \V"TRUE"\))
	  		((CLK_COR_REPEAT_WAIT) (_cnst \0\))
	  		((CLK_COR_SEQ_LEN) (_cnst \1\))
	  		((CLK_COR_SEQ_1_ENABLE) (_cnst \4'b1111\))
	  		((CLK_COR_SEQ_1_1) (_cnst \10'b0100011100\))
	  		((CLK_COR_SEQ_1_2) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_1_3) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_1_4) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_ENABLE) (_cnst \4'b0\))
	  		((CLK_COR_SEQ_2_USE) (_string \V"FALSE"\))
	  		((CLK_COR_SEQ_2_1) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_2) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_3) (_cnst \10'b0\))
	  		((CLK_COR_SEQ_2_4) (_cnst \10'b0\))
	  		((RX_DISPERR_SEQ_MATCH) (_string \V"TRUE"\))
	  		((GEARBOX_MODE) (_cnst \3'b0\))
	  		((TXGEARBOX_EN) (_string \V"FALSE"\))
	  		((RXGEARBOX_EN) (_string \V"FALSE"\))
	  		((RXPRBS_ERR_LOOPBACK) (_cnst \1'b0\))
	  		((TX_LOOPBACK_DRIVE_HIZ) (_string \V"FALSE"\))
	  		((DMONITOR_CFG) (_cnst \24'h0B01\))
	  		((RX_DEBUG_CFG) (_cnst \12'b0\))
	  		((TST_RSV) (_cnst \32'h0\))
	  		((UCODEER_CLR) (_cnst \1'b0\))
	  	)
	  	(_port
	  		((GTGREFCLK) (\104 \))
	  		((GTREFCLK0) (GT_GTREFCLK0))
	  		((GTREFCLK1) (\105 \))
	  		((GTNORTHREFCLK0) (\106 \))
	  		((GTNORTHREFCLK1) (\107 \))
	  		((GTSOUTHREFCLK0) (\108 \))
	  		((GTSOUTHREFCLK1) (\109 \))
	  		((QPLLCLK) (GT_QPLLCLK))
	  		((QPLLREFCLK) (GT_QPLLREFCLK))
	  		((TXUSRCLK) (GT_TXUSRCLK))
	  		((RXUSRCLK) (GT_RXUSRCLK))
	  		((TXUSRCLK2) (GT_TXUSRCLK2))
	  		((RXUSRCLK2) (GT_RXUSRCLK2))
	  		((TXSYSCLKSEL) (GT_TXSYSCLKSEL))
	  		((RXSYSCLKSEL) (GT_RXSYSCLKSEL))
	  		((TXOUTCLKSEL) (txoutclksel))
	  		((RXOUTCLKSEL) (rxoutclksel))
	  		((CPLLREFCLKSEL) (\110 \))
	  		((CPLLLOCKDETCLK) (\111 \))
	  		((CPLLLOCKEN) (\112 \))
	  		((CLKRSVD) (\113 \))
	  		((TXOUTCLK) (GT_TXOUTCLK))
	  		((RXOUTCLK) (GT_RXOUTCLK))
	  		((TXOUTCLKFABRIC) (_open))
	  		((RXOUTCLKFABRIC) (_open))
	  		((TXOUTCLKPCS) (_open))
	  		((RXOUTCLKPCS) (_open))
	  		((CPLLLOCK) (GT_CPLLLOCK))
	  		((CPLLREFCLKLOST) (_open))
	  		((CPLLFBCLKLOST) (_open))
	  		((RXCDRLOCK) (GT_RXCDRLOCK))
	  		((GTREFCLKMONITOR) (_open))
	  		((CPLLPD) (GT_CPLLPD))
	  		((CPLLRESET) (GT_CPLLRESET))
	  		((TXUSERRDY) (GT_TXUSERRDY))
	  		((RXUSERRDY) (GT_RXUSERRDY))
	  		((CFGRESET) (\116 \))
	  		((GTRESETSEL) (\117 \))
	  		((RESETOVRD) (GT_RESETOVRD))
	  		((GTTXRESET) (GT_GTTXRESET))
	  		((GTRXRESET) (GT_GTRXRESET))
	  		((TXRESETDONE) (GT_TXRESETDONE))
	  		((RXRESETDONE) (GT_RXRESETDONE))
	  		((TXDATA) (\118 \))
	  		((TXCHARISK) (\120 \))
	  		((GTXTXP) (GT_TXP))
	  		((GTXTXN) (GT_TXN))
	  		((GTXRXP) (GT_RXP))
	  		((GTXRXN) (GT_RXN))
	  		((RXDATA) (rxdata))
	  		((RXCHARISK) (rxdatak))
	  		((TXDETECTRX) (GT_TXDETECTRX))
	  		((TXPDELECIDLEMODE) (\122 \))
	  		((RXELECIDLEMODE) (\123 \))
	  		((TXELECIDLE) (GT_TXELECIDLE))
	  		((TXCHARDISPMODE) (\124 \))
	  		((TXCHARDISPVAL) (\126 \))
	  		((TXPOLARITY) (\127 \))
	  		((RXPOLARITY) (GT_RXPOLARITY))
	  		((TXPD) (GT_TXPOWERDOWN))
	  		((RXPD) (GT_RXPOWERDOWN))
	  		((TXRATE) (GT_TXRATE))
	  		((RXRATE) (GT_RXRATE))
	  		((TXMARGIN) (GT_TXMARGIN))
	  		((TXSWING) (GT_TXSWING))
	  		((TXDEEMPH) (GT_TXDEEMPH))
	  		((TXINHIBIT) (GT_TXINHIBIT))
	  		((TXBUFDIFFCTRL) (\128 \))
	  		((TXDIFFCTRL) (\129 \))
	  		((TXPRECURSOR) (GT_TXPRECURSOR))
	  		((TXPRECURSORINV) (\130 \))
	  		((TXMAINCURSOR) (GT_TXMAINCURSOR))
	  		((TXPOSTCURSOR) (GT_TXPOSTCURSOR))
	  		((TXPOSTCURSORINV) (\131 \))
	  		((RXVALID) (GT_RXVALID))
	  		((PHYSTATUS) (GT_PHYSTATUS))
	  		((RXELECIDLE) (GT_RXELECIDLE))
	  		((RXSTATUS) (GT_RXSTATUS))
	  		((TXRATEDONE) (GT_TXRATEDONE))
	  		((RXRATEDONE) (GT_RXRATEDONE))
	  		((DRPCLK) (GT_DRPCLK))
	  		((DRPADDR) (GT_DRPADDR))
	  		((DRPEN) (GT_DRPEN))
	  		((DRPDI) (GT_DRPDI))
	  		((DRPWE) (GT_DRPWE))
	  		((DRPDO) (GT_DRPDO))
	  		((DRPRDY) (GT_DRPRDY))
	  		((TXPMARESET) (GT_TXPMARESET))
	  		((RXPMARESET) (GT_RXPMARESET))
	  		((RXLPMEN) (\132 \))
	  		((RXLPMHFHOLD) (\133 \))
	  		((RXLPMHFOVRDEN) (\134 \))
	  		((RXLPMLFHOLD) (\135 \))
	  		((RXLPMLFKLOVRDEN) (\136 \))
	  		((TXQPIBIASEN) (\137 \))
	  		((TXQPISTRONGPDOWN) (\138 \))
	  		((TXQPIWEAKPUP) (\139 \))
	  		((RXQPIEN) (\140 \))
	  		((PMARSVDIN) (\141 \))
	  		((PMARSVDIN2) (\142 \))
	  		((GTRSVD) (\143 \))
	  		((TXQPISENP) (_open))
	  		((TXQPISENN) (_open))
	  		((RXQPISENP) (_open))
	  		((RXQPISENN) (_open))
	  		((DMONITOROUT) (dmonitorout))
	  		((TXPCSRESET) (GT_TXPCSRESET))
	  		((RXPCSRESET) (GT_RXPCSRESET))
	  		((PCSRSVDIN) (\144 \))
	  		((PCSRSVDIN2) (\145 \))
	  		((PCSRSVDOUT) (_open))
	  		((RXCDRRESET) (GT_RXCDRRESET))
	  		((RXCDRRESETRSV) (\146 \))
	  		((RXCDRFREQRESET) (GT_RXCDRFREQRESET))
	  		((RXCDRHOLD) (\147 \))
	  		((RXCDROVRDEN) (\148 \))
	  		((RXDFELPMRESET) (GT_RXDFELPMRESET))
	  		((RXDFECM1EN) (\149 \))
	  		((RXDFEVSEN) (\150 \))
	  		((RXDFETAP2HOLD) (\151 \))
	  		((RXDFETAP2OVRDEN) (\152 \))
	  		((RXDFETAP3HOLD) (\153 \))
	  		((RXDFETAP3OVRDEN) (\154 \))
	  		((RXDFETAP4HOLD) (\155 \))
	  		((RXDFETAP4OVRDEN) (\156 \))
	  		((RXDFETAP5HOLD) (\157 \))
	  		((RXDFETAP5OVRDEN) (\158 \))
	  		((RXDFEAGCHOLD) (\159 \))
	  		((RXDFEAGCOVRDEN) (\160 \))
	  		((RXDFELFHOLD) (\161 \))
	  		((RXDFELFOVRDEN) (\162 \))
	  		((RXDFEUTHOLD) (\163 \))
	  		((RXDFEUTOVRDEN) (\164 \))
	  		((RXDFEVPHOLD) (\165 \))
	  		((RXDFEVPOVRDEN) (\166 \))
	  		((RXDFEXYDEN) (\167 \))
	  		((RXDFEXYDHOLD) (\168 \))
	  		((RXDFEXYDOVRDEN) (\169 \))
	  		((RXOSHOLD) (\170 \))
	  		((RXOSOVRDEN) (\171 \))
	  		((RXMONITORSEL) (\172 \))
	  		((RXMONITOROUT) (_open))
	  		((EYESCANRESET) (GT_EYESCANRESET))
	  		((EYESCANMODE) (\173 \))
	  		((EYESCANTRIGGER) (\174 \))
	  		((EYESCANDATAERROR) (_open))
	  		((TXBUFSTATUS) (_open))
	  		((RXBUFRESET) (GT_RXBUFRESET))
	  		((RXBUFSTATUS) (GT_RXBUFSTATUS))
	  		((TXPHDLYRESET) (\175 \))
	  		((TXPHDLYTSTCLK) (\176 \))
	  		((TXPHALIGN) (GT_TXPHALIGN))
	  		((TXPHALIGNEN) (GT_TXPHALIGNEN))
	  		((TXPHDLYPD) (\177 \))
	  		((TXPHINIT) (GT_TXPHINIT))
	  		((TXPHOVRDEN) (\178 \))
	  		((TXDLYBYPASS) (GT_TXDLYBYPASS))
	  		((TXDLYSRESET) (GT_TXDLYSRESET))
	  		((TXDLYEN) (GT_TXDLYEN))
	  		((TXDLYOVRDEN) (\179 \))
	  		((TXDLYHOLD) (\180 \))
	  		((TXDLYUPDOWN) (\181 \))
	  		((TXPHALIGNDONE) (GT_TXPHALIGNDONE))
	  		((TXPHINITDONE) (GT_TXPHINITDONE))
	  		((TXDLYSRESETDONE) (GT_TXDLYSRESETDONE))
	  		((RXPHDLYRESET) (\182 \))
	  		((RXPHALIGN) (GT_RXPHALIGN))
	  		((RXPHALIGNEN) (GT_RXPHALIGNEN))
	  		((RXPHDLYPD) (\183 \))
	  		((RXPHOVRDEN) (\184 \))
	  		((RXDLYBYPASS) (GT_RXDLYBYPASS))
	  		((RXDLYSRESET) (GT_RXDLYSRESET))
	  		((RXDLYEN) (GT_RXDLYEN))
	  		((RXDLYOVRDEN) (\185 \))
	  		((RXDDIEN) (GT_RXDDIEN))
	  		((RXPHALIGNDONE) (GT_RXPHALIGNDONE))
	  		((RXPHMONITOR) (_open))
	  		((RXPHSLIPMONITOR) (_open))
	  		((RXDLYSRESETDONE) (GT_RXDLYSRESETDONE))
	  		((RXCOMMADETEN) (\186 \))
	  		((RXMCOMMAALIGNEN) (\187 \))
	  		((RXPCOMMAALIGNEN) (\188 \))
	  		((RXSLIDE) (GT_RXSLIDE))
	  		((RXCOMMADET) (GT_RXCOMMADET))
	  		((RXCHARISCOMMA) (rxchariscomma))
	  		((RXBYTEISALIGNED) (GT_RXBYTEISALIGNED))
	  		((RXBYTEREALIGN) (GT_RXBYTEREALIGN))
	  		((RXCHBONDEN) (GT_RXCHBONDEN))
	  		((RXCHBONDI) (GT_RXCHBONDI))
	  		((RXCHBONDLEVEL) (GT_RXCHBONDLEVEL))
	  		((RXCHBONDMASTER) (GT_RXCHBONDMASTER))
	  		((RXCHBONDSLAVE) (GT_RXCHBONDSLAVE))
	  		((RXCHANBONDSEQ) (_open))
	  		((RXCHANISALIGNED) (GT_RXCHANISALIGNED))
	  		((RXCHANREALIGN) (_open))
	  		((RXCHBONDO) (GT_RXCHBONDO))
	  		((RXCLKCORCNT) (_open))
	  		((TX8B10BBYPASS) (\189 \))
	  		((TX8B10BEN) (\190 \))
	  		((RX8B10BEN) (\191 \))
	  		((RXDISPERR) (_open))
	  		((RXNOTINTABLE) (_open))
	  		((TXHEADER) (\192 \))
	  		((TXSEQUENCE) (\193 \))
	  		((TXSTARTSEQ) (\194 \))
	  		((RXGEARBOXSLIP) (\195 \))
	  		((TXGEARBOXREADY) (_open))
	  		((RXDATAVALID) (_open))
	  		((RXHEADER) (_open))
	  		((RXHEADERVALID) (_open))
	  		((RXSTARTOFSEQ) (_open))
	  		((TXPRBSSEL) (GT_TXPRBSSEL))
	  		((RXPRBSSEL) (GT_RXPRBSSEL))
	  		((TXPRBSFORCEERR) (GT_TXPRBSFORCEERR))
	  		((RXPRBSCNTRESET) (GT_RXPRBSCNTRESET))
	  		((LOOPBACK) (GT_LOOPBACK))
	  		((RXPRBSERR) (GT_RXPRBSERR))
	  		((TXCOMINIT) (\196 \))
	  		((TXCOMSAS) (\197 \))
	  		((TXCOMWAKE) (\198 \))
	  		((RXOOBRESET) (\199 \))
	  		((TXCOMFINISH) (_open))
	  		((RXCOMINITDET) (_open))
	  		((RXCOMSASDET) (_open))
	  		((RXCOMWAKEDET) (_open))
	  		((SETERRSTATUS) (\200 \))
	  		((TXDIFFPD) (\201 \))
	  		((TXPISOPD) (\202 \))
	  		((TSTIN) (\203 \))
	  		((TSTOUT) (_open))
	  	)
	  	(_delay (1.000000)(_code  23))
	  )
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v1_6_gt_wrapper_ies 41 -1)

)
V 000085 55 7644          1580965250147 axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtp_pipe_rate
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtp_pipe_rate 0 25786(axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtp_pipe_rate 0 25786))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code cdcbcb99919a90d89bcbc599de9795cbc8c89bcacbcecf)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 25789 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_SIM_SPEEDUP ~vector~0 0 25789 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~1 0 25792 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXDATA_WAIT_MAX ~vector~1 0 25792 \4'd15\ (_ent -1 (_cnst \4'd15\))))
		(_type (_int ~vector~2 0 25850 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_IDLE ~vector~2 0 25850 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~3 0 25851 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXDATA_WAIT ~vector~3 0 25851 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~4 0 25852 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PCLK_SEL ~vector~4 0 25852 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~5 0 25853 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_X16_START ~vector~5 0 25853 \3\ (_ent -1 (_cnst \3\)))(_cnst l))
		(_type (_int ~vector~6 0 25854 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_X16_DONE ~vector~6 0 25854 \4\ (_ent -1 (_cnst \4\)))(_cnst l))
		(_type (_int ~vector~7 0 25855 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RATE_SEL ~vector~7 0 25855 \5\ (_ent -1 (_cnst \5\)))(_cnst l))
		(_type (_int ~vector~8 0 25856 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXPMARESETDONE ~vector~8 0 25856 \6\ (_ent -1 (_cnst \6\)))(_cnst l))
		(_type (_int ~vector~9 0 25857 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_X20_START ~vector~9 0 25857 \7\ (_ent -1 (_cnst \7\)))(_cnst l))
		(_type (_int ~vector~10 0 25858 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_X20_DONE ~vector~10 0 25858 \8\ (_ent -1 (_cnst \8\)))(_cnst l))
		(_type (_int ~vector~11 0 25859 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RATE_DONE ~vector~11 0 25859 \9\ (_ent -1 (_cnst \9\)))(_cnst l))
		(_type (_int ~vector~12 0 25860 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXSYNC_START ~vector~12 0 25860 \10\ (_ent -1 (_cnst \10\)))(_cnst l))
		(_type (_int ~vector~13 0 25861 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXSYNC_DONE ~vector~13 0 25861 \11\ (_ent -1 (_cnst \11\)))(_cnst l))
		(_type (_int ~vector~14 0 25862 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DONE ~vector~14 0 25862 \12\ (_ent -1 (_cnst \12\)))(_cnst l))
		(_port (_int RATE_CLK ~wire 0 25797 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int RATE_RST_N ~wire 0 25798 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]wire~ 0 25799 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int RATE_RATE_IN ~[1:0]wire~ 0 25799 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_DRP_DONE ~wire 0 25800 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_RXPMARESETDONE ~wire 0 25801 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_TXRATEDONE ~wire 0 25802 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_RXRATEDONE ~wire 0 25803 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_TXSYNC_DONE ~wire 0 25804 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_PHYSTATUS ~wire 0 25805 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_PCLK_SEL ~wire 0 25808 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_DRP_START ~wire 0 25809 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_DRP_X16 ~wire 0 25810 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[2:0]wire~ 0 25811 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int RATE_RATE_OUT ~[2:0]wire~ 0 25811 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_TXSYNC_START ~wire 0 25812 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_DONE ~wire 0 25813 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_IDLE ~wire 0 25814 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[4:0]wire~ 0 25815 (_array ~wire ((_dto i 4 i 0)))))
		(_port (_int RATE_FSM ~[4:0]wire~ 0 25815 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]reg~ 0 25820 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int rate_in_reg1 ~[1:0]reg~ 0 25820 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int drp_done_reg1 ~reg 0 25821 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxpmaresetdone_reg1 ~reg 0 25822 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txratedone_reg1 ~reg 0 25823 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxratedone_reg1 ~reg 0 25824 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int phystatus_reg1 ~reg 0 25825 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsync_done_reg1 ~reg 0 25826 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_in_reg2 ~[1:0]reg~ 0 25828 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int drp_done_reg2 ~reg 0 25829 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxpmaresetdone_reg2 ~reg 0 25830 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txratedone_reg2 ~reg 0 25831 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxratedone_reg2 ~reg 0 25832 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int phystatus_reg2 ~reg 0 25833 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsync_done_reg2 ~reg 0 25834 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate ~[2:0]wire~ 0 25837 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[3:0]reg~ 0 25838 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int txdata_wait_cnt ~[3:0]reg~ 0 25838 (_arch (_uni(_cnst \4'd0\))))(_reg)(_flags2))
		(_sig (_int txratedone ~reg 0 25839 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int rxratedone ~reg 0 25840 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int phystatus ~reg 0 25841 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int ratedone ~reg 0 25842 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int pclk_sel ~reg 0 25845 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_type (_int ~[2:0]reg~ 0 25846 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int rate_out ~[2:0]reg~ 0 25846 (_arch (_uni(_cnst \3'd0\))))(_reg)(_flags1))
		(_sig (_int fsm ~[3:0]reg~ 0 25847 (_arch (_uni(_cnst \0\))))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#25865,25920,25944,26003_0@ (_arch 0 0 25865 (_prcs 0(_trgt(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(32)(33)(34)(35)(36)(39)(37)(38))(_read(0)(1)(2)(3)(4)(5)(6)(8)(7)(17)(18)(19)(20)(21)(22)(23)(39)(32)(27)(33)(28)(34)(29)(35)(36)(24)(37)(38)(25)(31)(26)(30))
				(_need_init)
			)))
			(@ASSIGN#25915_1@ (_arch 1 0 25915 (_prcs 1(_ass)(_simple)(_trgt(31))(_sens(24))
			)))
			(@ASSIGN#26169_2@ (_arch 2 0 26169 (_prcs 5(_ass)(_alias ((RATE_PCLK_SEL)(pclk_sel)))(_simple)(_trgt(9))(_sens(37))
			)))
			(@ASSIGN#26170,26171,26173,26174,26175,26176_3@ (_arch 3 0 26170 (_prcs 6(_ass)(_simple)(_trgt(10)(11)(13)(14)(15)(16))(_sens(39))
			)))
			(@ASSIGN#26172_4@ (_arch 4 0 26172 (_prcs 8(_ass)(_alias ((RATE_RATE_OUT)(rate_out)))(_simple)(_trgt(12))(_sens(38))
			)))
			(@INTERNAL#0_5@ (_int 5 0 0 0 (_prcs 13 (_virtual))))
		)
	)
	
	
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtp_pipe_rate 8 -1)

)
V 000084 55 6483          1580965250149 axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtp_pipe_drp
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtp_pipe_drp 0 26248(axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtp_pipe_drp 0 26248))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_code cdcbcb99919a90d89bcbcecbde9795cbc8c89bcacbcecf)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 26251 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LOAD_CNT_MAX ~vector~0 0 26251 \2'd1\ (_ent -1 (_cnst \2'd1\))))
		(_type (_int ~vector~1 0 26254 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int INDEX_MAX ~vector~1 0 26254 \1'd0\ (_ent -1 (_cnst \1'd0\))))
		(_type (_int ~vector~2 0 26298 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_RX_DATAWIDTH ~vector~2 0 26298 \9'h011\ (_ent -1 (_cnst \9'h011\)))(_cnst l))
		(_type (_int ~vector~3 0 26301 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_RX_DATAWIDTH ~vector~3 0 26301 \16'b1111011111111111\ (_ent -1 (_cnst \16'b1111011111111111\)))(_cnst l))
		(_type (_int ~vector~4 0 26304 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int X16_RX_DATAWIDTH ~vector~4 0 26304 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~5 0 26307 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int X20_RX_DATAWIDTH ~vector~5 0 26307 \16'b0000100000000000\ (_ent -1 (_cnst \16'b0100000000000\)))(_cnst l))
		(_type (_int ~vector~6 0 26313 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_IDLE ~vector~6 0 26313 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~7 0 26314 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_LOAD ~vector~7 0 26314 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~8 0 26315 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_READ ~vector~8 0 26315 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~9 0 26316 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RRDY ~vector~9 0 26316 \3\ (_ent -1 (_cnst \3\)))(_cnst l))
		(_type (_int ~vector~10 0 26317 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_WRITE ~vector~10 0 26317 \4\ (_ent -1 (_cnst \4\)))(_cnst l))
		(_type (_int ~vector~11 0 26318 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_WRDY ~vector~11 0 26318 \5\ (_ent -1 (_cnst \5\)))(_cnst l))
		(_type (_int ~vector~12 0 26319 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DONE ~vector~12 0 26319 \6\ (_ent -1 (_cnst \6\)))(_cnst l))
		(_port (_int DRP_CLK ~wire 0 26259 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int DRP_RST_N ~wire 0 26260 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int DRP_X16 ~wire 0 26261 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int DRP_START ~wire 0 26262 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[15:0]wire~ 0 26263 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int DRP_DO ~[15:0]wire~ 0 26263 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int DRP_RDY ~wire 0 26264 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[8:0]wire~ 0 26267 (_array ~wire ((_dto i 8 i 0)))))
		(_port (_int DRP_ADDR ~[8:0]wire~ 0 26267 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int DRP_EN ~wire 0 26268 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int DRP_DI ~[15:0]wire~ 0 26269 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int DRP_WE ~wire 0 26270 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int DRP_DONE ~wire 0 26271 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[2:0]wire~ 0 26272 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int DRP_FSM ~[2:0]wire~ 0 26272 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int x16_reg1 ~reg 0 26277 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int start_reg1 ~reg 0 26278 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~ 0 26279 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int do_reg1 ~[15:0]reg~ 0 26279 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rdy_reg1 ~reg 0 26280 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int x16_reg2 ~reg 0 26282 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int start_reg2 ~reg 0 26283 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int do_reg2 ~[15:0]reg~ 0 26284 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rdy_reg2 ~reg 0 26285 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[1:0]reg~ 0 26288 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int load_cnt ~[1:0]reg~ 0 26288 (_arch (_uni(_cnst \2'd0\))))(_reg)(_flags2))
		(_type (_int ~[4:0]reg~ 0 26289 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int index ~[4:0]reg~ 0 26289 (_arch (_uni(_cnst \5'd0\))))(_reg)(_flags2))
		(_type (_int ~[8:0]reg~ 0 26290 (_array ~reg ((_dto i 8 i 0)))))
		(_sig (_int addr_reg ~[8:0]reg~ 0 26290 (_arch (_uni(_cnst \9'd0\))))(_reg)(_flags1))
		(_sig (_int di_reg ~[15:0]reg~ 0 26291 (_arch (_uni(_cnst \16'd0\))))(_reg)(_flags1))
		(_sig (_int done ~reg 0 26294 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_type (_int ~[2:0]reg~ 0 26295 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int fsm ~[2:0]reg~ 0 26295 (_arch (_uni(_cnst \0\))))(_reg)(_flags1))
		(_sig (_int data_rx_datawidth ~[15:0]wire~ 0 26310 (_arch (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#26324,26365,26425_0@ (_arch 0 0 26324 (_prcs 0(_trgt(12)(14)(15)(13)(16)(18)(19)(17)(20)(25)(21)(24))(_read(0)(1)(2)(4)(5)(3)(12)(14)(15)(13)(25)(20)(17)(21)(19))
				(_need_init)
			)))
			(@ASSIGN#26360_1@ (_arch 1 0 26360 (_prcs 1(_ass)(_simple)(_trgt(26))(_sens(16))
			)))
			(@ALWAYS#26389_2@ (_arch 2 0 26389 (_prcs 3(_trgt(22)(23))(_read(1)(21)(18)(26))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#26542_3@ (_arch 3 0 26542 (_prcs 5(_ass)(_alias ((DRP_ADDR)(addr_reg)))(_simple)(_trgt(6))(_sens(22))
			)))
			(@ASSIGN#26543,26545,26547_4@ (_arch 4 0 26543 (_prcs 6(_ass)(_simple)(_trgt(7)(9)(11))(_sens(25))
			)))
			(@ASSIGN#26544_5@ (_arch 5 0 26544 (_prcs 7(_ass)(_alias ((DRP_DI)(di_reg)))(_simple)(_trgt(8))(_sens(23))
			)))
			(@ASSIGN#26546_6@ (_arch 6 0 26546 (_prcs 9(_ass)(_alias ((DRP_DONE)(done)))(_simple)(_trgt(10))(_sens(24))
			)))
			(@INTERNAL#0_7@ (_int 7 0 0 0 (_prcs 11 (_virtual))))
		)
	)
	
	
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtp_pipe_drp 8 -1)

)
V 000086 55 10312         1580965250151 axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtp_pipe_reset
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtp_pipe_reset 0 26619(axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtp_pipe_reset 0 26619))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 12))
	(_code cdcbcb99919a90d89bcb99ccde9795cbc8c89bcacbcecf)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 26623 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_SIM_SPEEDUP ~vector~0 0 26623 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~1 0 26624 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LANE ~vector~1 0 26624 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~2 0 26626 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CFG_WAIT_MAX ~vector~2 0 26626 \6'd63\ (_ent -1 (_cnst \6'd63\))))
		(_type (_int ~vector~3 0 26629 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BYPASS_RXCDRLOCK ~vector~3 0 26629 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 26699 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_IDLE ~vector~4 0 26699 \5'h00\ (_ent -1 (_cnst \5'h0\)))(_cnst l))
		(_type (_int ~vector~5 0 26700 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_CFG_WAIT ~vector~5 0 26700 \5'h1\ (_ent -1 (_cnst \5'h1\)))(_cnst l))
		(_type (_int ~vector~6 0 26701 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PLLRESET ~vector~6 0 26701 \5'h2\ (_ent -1 (_cnst \5'h2\)))(_cnst l))
		(_type (_int ~vector~7 0 26702 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_X16_START ~vector~7 0 26702 \5'h3\ (_ent -1 (_cnst \5'h3\)))(_cnst l))
		(_type (_int ~vector~8 0 26703 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_X16_DONE ~vector~8 0 26703 \5'h4\ (_ent -1 (_cnst \5'h4\)))(_cnst l))
		(_type (_int ~vector~9 0 26704 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PLLLOCK ~vector~9 0 26704 \5'h5\ (_ent -1 (_cnst \5'h5\)))(_cnst l))
		(_type (_int ~vector~10 0 26705 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_GTRESET ~vector~10 0 26705 \5'h6\ (_ent -1 (_cnst \5'h6\)))(_cnst l))
		(_type (_int ~vector~11 0 26706 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXPMARESETDONE_1 ~vector~11 0 26706 \5'h7\ (_ent -1 (_cnst \5'h7\)))(_cnst l))
		(_type (_int ~vector~12 0 26707 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXPMARESETDONE_2 ~vector~12 0 26707 \5'h8\ (_ent -1 (_cnst \5'h8\)))(_cnst l))
		(_type (_int ~vector~13 0 26708 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_X20_START ~vector~13 0 26708 \5'h9\ (_ent -1 (_cnst \5'h9\)))(_cnst l))
		(_type (_int ~vector~14 0 26709 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_X20_DONE ~vector~14 0 26709 \5'hA\ (_ent -1 (_cnst \5'hA\)))(_cnst l))
		(_type (_int ~vector~15 0 26710 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_MMCM_LOCK ~vector~15 0 26710 \5'hB\ (_ent -1 (_cnst \5'hB\)))(_cnst l))
		(_type (_int ~vector~16 0 26711 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RESETDONE ~vector~16 0 26711 \5'hC\ (_ent -1 (_cnst \5'hC\)))(_cnst l))
		(_type (_int ~vector~17 0 26712 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXSYNC_START ~vector~17 0 26712 \5'hD\ (_ent -1 (_cnst \5'hD\)))(_cnst l))
		(_type (_int ~vector~18 0 26713 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXSYNC_DONE ~vector~18 0 26713 \5'hE\ (_ent -1 (_cnst \5'hE\)))(_cnst l))
		(_port (_int RST_CLK ~wire 0 26634 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int RST_RXUSRCLK ~wire 0 26635 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int RST_DCLK ~wire 0 26636 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int RST_RST_N ~wire 0 26637 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE-1:0]wire~ 0 26638 (_array ~wire ((_range  12)))))
		(_port (_int RST_DRP_DONE ~[PCIE_LANE-1:0]wire~ 0 26638 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RST_RXPMARESETDONE ~[PCIE_LANE-1:0]wire~ 0 26639 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RST_PLLLOCK ~wire 0 26640 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RST_RATE_IDLE ~[PCIE_LANE-1:0]wire~ 0 26641 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RST_RXCDRLOCK ~[PCIE_LANE-1:0]wire~ 0 26642 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RST_MMCM_LOCK ~wire 0 26643 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RST_RESETDONE ~[PCIE_LANE-1:0]wire~ 0 26644 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RST_PHYSTATUS ~[PCIE_LANE-1:0]wire~ 0 26645 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RST_TXSYNC_DONE ~[PCIE_LANE-1:0]wire~ 0 26646 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RST_CPLLRESET ~wire 0 26649 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RST_CPLLPD ~wire 0 26650 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RST_DRP_START ~reg 0 26651 (_arch (_out)))(_reg)(_flags2))
		(_port (_int RST_DRP_X16 ~reg 0 26652 (_arch (_out)))(_reg)(_flags2))
		(_port (_int RST_RXUSRCLK_RESET ~wire 0 26653 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RST_DCLK_RESET ~wire 0 26654 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RST_GTRESET ~wire 0 26655 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RST_USERRDY ~wire 0 26656 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RST_TXSYNC_START ~wire 0 26657 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RST_IDLE ~wire 0 26658 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[4:0]wire~ 0 26659 (_array ~wire ((_dto i 4 i 0)))))
		(_port (_int RST_FSM ~[4:0]wire~ 0 26659 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE-1:0]reg~ 0 26664 (_array ~reg ((_range  13)))))
		(_sig (_int drp_done_reg1 ~[PCIE_LANE-1:0]reg~ 0 26664 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxpmaresetdone_reg1 ~[PCIE_LANE-1:0]reg~ 0 26665 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int plllock_reg1 ~reg 0 26666 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_idle_reg1 ~[PCIE_LANE-1:0]reg~ 0 26667 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxcdrlock_reg1 ~[PCIE_LANE-1:0]reg~ 0 26668 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int mmcm_lock_reg1 ~reg 0 26669 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int resetdone_reg1 ~[PCIE_LANE-1:0]reg~ 0 26670 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int phystatus_reg1 ~[PCIE_LANE-1:0]reg~ 0 26671 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsync_done_reg1 ~[PCIE_LANE-1:0]reg~ 0 26672 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int drp_done_reg2 ~[PCIE_LANE-1:0]reg~ 0 26674 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxpmaresetdone_reg2 ~[PCIE_LANE-1:0]reg~ 0 26675 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int plllock_reg2 ~reg 0 26676 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_idle_reg2 ~[PCIE_LANE-1:0]reg~ 0 26677 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxcdrlock_reg2 ~[PCIE_LANE-1:0]reg~ 0 26678 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int mmcm_lock_reg2 ~reg 0 26679 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int resetdone_reg2 ~[PCIE_LANE-1:0]reg~ 0 26680 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int phystatus_reg2 ~[PCIE_LANE-1:0]reg~ 0 26681 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsync_done_reg2 ~[PCIE_LANE-1:0]reg~ 0 26682 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 26685 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int cfg_wait_cnt ~[5:0]reg~ 0 26685 (_arch (_uni(_cnst \6'd0\))))(_reg)(_flags2))
		(_sig (_int pllreset ~reg 0 26688 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int pllpd ~reg 0 26689 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int rxusrclk_rst_reg1 ~reg 0 26690 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int rxusrclk_rst_reg2 ~reg 0 26691 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int dclk_rst_reg1 ~reg 0 26692 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int dclk_rst_reg2 ~reg 0 26693 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int gtreset ~reg 0 26694 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int userrdy ~reg 0 26695 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_type (_int ~[4:0]reg~ 0 26696 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int fsm ~[4:0]reg~ 0 26696 (_arch (_uni(_cnst \5'h1\))))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#26718,26773,26797_0@ (_arch 0 0 26718 (_prcs 0(_trgt(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(51)(43)(44)(49)(50))(_read(0)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(24)(25)(26)(27)(28)(29)(30)(31)(32)(51)(42)(43)(44)(49)(50)(35)(39)(33)(34)(38)(37)(40)(41))
				(_need_init)
			)))
			(@ALWAYS#27020_1@ (_arch 1 0 27020 (_prcs 3(_trgt(45)(46))(_read(1)(43)(45))
				(_need_init)
			)))
			(@ALWAYS#27037_2@ (_arch 2 0 27037 (_prcs 4(_trgt(47)(48))(_read(2)(51)(47))
				(_need_init)
			)))
			(@ASSIGN#27056_3@ (_arch 3 0 27056 (_prcs 5(_ass)(_alias ((RST_CPLLRESET)(pllreset)))(_simple)(_trgt(13))(_sens(43))
			)))
			(@ASSIGN#27057_4@ (_arch 4 0 27057 (_prcs 6(_ass)(_alias ((RST_CPLLPD)(pllpd)))(_simple)(_trgt(14))(_sens(44))
			)))
			(@ASSIGN#27058_5@ (_arch 5 0 27058 (_prcs 7(_ass)(_alias ((RST_RXUSRCLK_RESET)(rxusrclk_rst_reg2)))(_simple)(_trgt(17))(_sens(46))
			)))
			(@ASSIGN#27059_6@ (_arch 6 0 27059 (_prcs 8(_ass)(_alias ((RST_DCLK_RESET)(dclk_rst_reg2)))(_simple)(_trgt(18))(_sens(48))
			)))
			(@ASSIGN#27060_7@ (_arch 7 0 27060 (_prcs 9(_ass)(_alias ((RST_GTRESET)(gtreset)))(_simple)(_trgt(19))(_sens(49))
			)))
			(@ASSIGN#27061_8@ (_arch 8 0 27061 (_prcs 10(_ass)(_alias ((RST_USERRDY)(userrdy)))(_simple)(_trgt(20))(_sens(50))
			)))
			(@ASSIGN#27062,27063,27064_9@ (_arch 9 0 27062 (_prcs 11(_ass)(_simple)(_trgt(21)(22)(23))(_sens(51))
			)))
			(@ALWAYS#27071_10@ (_arch 10 0 27071 (_prcs 14(_trgt(15)(16))(_read(3)(51))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@INTERNAL#0_11@ (_int 11 0 0 0 (_prcs 15 (_virtual))))
		)
	)
	
	
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_gtp_pipe_reset 17 -1)

)
V 000079 55 121433        1580965250153 axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_7x
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_7x 0 27153(axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_7x 0 27153))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_code cdcbcb99919a90d89bcccc9ede9795cbc8c89bcacbcecf)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 27155 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int AER_BASE_PTR ~vector~0 0 27155 \12'h140\ (_ent -1 (_cnst \12'h140\))))
		(_type (_int ~vector~1 0 27156 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_ECRC_CHECK_CAPABLE ~vector~1 0 27156 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~2 0 27157 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_ECRC_GEN_CAPABLE ~vector~2 0 27157 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~3 0 27158 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int AER_CAP_ID ~vector~3 0 27158 \16'h0001\ (_ent -1 (_cnst \16'h01\))))
		(_type (_int ~vector~4 0 27159 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_MULTIHEADER ~vector~4 0 27159 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~5 0 27160 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int AER_CAP_NEXTPTR ~vector~5 0 27160 \12'h178\ (_ent -1 (_cnst \12'h178\))))
		(_type (_int ~vector~6 0 27161 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_ON ~vector~6 0 27161 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~7 0 27162 (_array ~reg ((_dto i 23 i 0)))))
		(_gen (_int AER_CAP_OPTIONAL_ERR_SUPPORT ~vector~7 0 27162 \24'h000000\ (_ent -1 (_cnst \24'h0\))))
		(_type (_int ~vector~8 0 27163 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_PERMIT_ROOTERR_UPDATE ~vector~8 0 27163 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~9 0 27164 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int AER_CAP_VERSION ~vector~9 0 27164 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~10 0 27165 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ALLOW_X8_GEN2 ~vector~10 0 27165 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~11 0 27166 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int BAR0 ~vector~11 0 27166 \32'hFFFFFF00\ (_ent -1 (_cnst \32'hFFFFFF00\))))
		(_type (_int ~vector~12 0 27167 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int BAR1 ~vector~12 0 27167 \32'hFFFF0000\ (_ent -1 (_cnst \32'hFFFF0000\))))
		(_type (_int ~vector~13 0 27168 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int BAR2 ~vector~13 0 27168 \32'hFFFF000C\ (_ent -1 (_cnst \32'hFFFF000C\))))
		(_type (_int ~vector~14 0 27169 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int BAR3 ~vector~14 0 27169 \32'hFFFFFFFF\ (_ent -1 (_cnst \32'hFFFFFFFF\))))
		(_type (_int ~vector~15 0 27170 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int BAR4 ~vector~15 0 27170 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~16 0 27171 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int BAR5 ~vector~16 0 27171 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~17 0 27172 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int CAPABILITIES_PTR ~vector~17 0 27172 \8'h40\ (_ent -1 (_cnst \8'h40\))))
		(_type (_int ~vector~18 0 27173 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int CARDBUS_CIS_POINTER ~vector~18 0 27173 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~19 0 27174 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CFG_ECRC_ERR_CPLSTAT ~vector~19 0 27174 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~20 0 27175 (_array ~reg ((_dto i 23 i 0)))))
		(_gen (_int CLASS_CODE ~vector~20 0 27175 \24'h000000\ (_ent -1 (_cnst \24'h0\))))
		(_type (_int ~vector~21 0 27176 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CMD_INTX_IMPLEMENTED ~vector~21 0 27176 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~22 0 27177 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CPL_TIMEOUT_DISABLE_SUPPORTED ~vector~22 0 27177 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~23 0 27178 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int CPL_TIMEOUT_RANGES_SUPPORTED ~vector~23 0 27178 \4'h0\ (_ent -1 (_cnst \4'h0\))))
		(_type (_int ~vector~24 0 27179 (_array ~reg ((_dto i 6 i 0)))))
		(_gen (_int CRM_MODULE_RSTS ~vector~24 0 27179 \7'h00\ (_ent -1 (_cnst \7'h0\))))
		(_type (_int ~vector~25 0 27180 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~25 0 27180 \64\ (_ent -1 (_cnst \64\))))
		(_type (_int ~vector~26 0 27181 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REM_WIDTH ~vector~26 0 27181 \C_DATA_WIDTH==128?2:1\ (_ent -1 (_code 7))))
		(_type (_int ~vector~27 0 27182 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int KEEP_WIDTH ~vector~27 0 27182 \C_DATA_WIDTH/8\ (_ent -1 (_code 8))))
		(_type (_int ~vector~28 0 27183 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ARI_FORWARDING_SUPPORTED ~vector~28 0 27183 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~29 0 27184 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED ~vector~29 0 27184 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~30 0 27185 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED ~vector~30 0 27185 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~31 0 27186 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED ~vector~31 0 27186 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~32 0 27187 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_CAS128_COMPLETER_SUPPORTED ~vector~32 0 27187 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~33 0 27188 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED ~vector~33 0 27188 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~34 0 27189 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED ~vector~34 0 27189 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~35 0 27190 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_LTR_MECHANISM_SUPPORTED ~vector~35 0 27190 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~36 0 27191 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int DEV_CAP2_MAX_ENDEND_TLP_PREFIXES ~vector~36 0 27191 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~37 0 27192 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING ~vector~37 0 27192 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~38 0 27193 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int DEV_CAP2_TPH_COMPLETER_SUPPORTED ~vector~38 0 27193 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~39 0 27194 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE ~vector~39 0 27194 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~40 0 27195 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE ~vector~40 0 27195 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~41 0 27196 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int DEV_CAP_ENDPOINT_L0S_LATENCY ~vector~41 0 27196 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~42 0 27197 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int DEV_CAP_ENDPOINT_L1_LATENCY ~vector~42 0 27197 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~43 0 27198 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_EXT_TAG_SUPPORTED ~vector~43 0 27198 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~44 0 27199 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE ~vector~44 0 27199 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~45 0 27200 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int DEV_CAP_MAX_PAYLOAD_SUPPORTED ~vector~45 0 27200 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~46 0 27201 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT ~vector~46 0 27201 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~47 0 27202 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_ROLE_BASED_ERROR ~vector~47 0 27202 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~48 0 27203 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int DEV_CAP_RSVD_14_12 ~vector~48 0 27203 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~49 0 27204 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int DEV_CAP_RSVD_17_16 ~vector~49 0 27204 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~50 0 27205 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int DEV_CAP_RSVD_31_29 ~vector~50 0 27205 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~51 0 27206 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CONTROL_AUX_POWER_SUPPORTED ~vector~51 0 27206 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~52 0 27207 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CONTROL_EXT_TAG_DEFAULT ~vector~52 0 27207 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~53 0 27208 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_ASPM_L1_TIMER ~vector~53 0 27208 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~54 0 27209 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_BAR_FILTERING ~vector~54 0 27209 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~55 0 27210 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_ERR_MSG ~vector~55 0 27210 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~56 0 27211 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_ID_CHECK ~vector~56 0 27211 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~57 0 27212 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_LANE_REVERSAL ~vector~57 0 27212 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~58 0 27213 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_LOCKED_FILTER ~vector~58 0 27213 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~59 0 27214 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_PPM_FILTER ~vector~59 0 27214 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~60 0 27215 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_RX_POISONED_RESP ~vector~60 0 27215 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~61 0 27216 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_RX_TC_FILTER ~vector~61 0 27216 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~62 0 27217 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_SCRAMBLING ~vector~62 0 27217 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~63 0 27218 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int DNSTREAM_LINK_NUM ~vector~63 0 27218 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~64 0 27219 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int DSN_BASE_PTR ~vector~64 0 27219 \12'h100\ (_ent -1 (_cnst \12'h100\))))
		(_type (_int ~vector~65 0 27220 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int DSN_CAP_ID ~vector~65 0 27220 \16'h0003\ (_ent -1 (_cnst \16'h03\))))
		(_type (_int ~vector~66 0 27221 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int DSN_CAP_NEXTPTR ~vector~66 0 27221 \12'h10C\ (_ent -1 (_cnst \12'h10C\))))
		(_type (_int ~vector~67 0 27222 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DSN_CAP_ON ~vector~67 0 27222 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~68 0 27223 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int DSN_CAP_VERSION ~vector~68 0 27223 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~69 0 27224 (_array ~reg ((_dto i 10 i 0)))))
		(_gen (_int ENABLE_MSG_ROUTE ~vector~69 0 27224 \11'h000\ (_ent -1 (_cnst \11'h0\))))
		(_type (_int ~vector~70 0 27225 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ENABLE_RX_TD_ECRC_TRIM ~vector~70 0 27225 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~71 0 27226 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED ~vector~71 0 27226 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~72 0 27227 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ENTER_RVRY_EI_L0 ~vector~72 0 27227 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~73 0 27228 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EXIT_LOOPBACK_ON_EI ~vector~73 0 27228 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~74 0 27229 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int EXPANSION_ROM ~vector~74 0 27229 \32'hFFFFF001\ (_ent -1 (_cnst \32'hFFFFF001\))))
		(_type (_int ~vector~75 0 27230 (_array ~reg ((_dto i 5 i 0)))))
		(_gen (_int EXT_CFG_CAP_PTR ~vector~75 0 27230 \6'h3F\ (_ent -1 (_cnst \6'h3F\))))
		(_type (_int ~vector~76 0 27231 (_array ~reg ((_dto i 9 i 0)))))
		(_gen (_int EXT_CFG_XP_CAP_PTR ~vector~76 0 27231 \10'h3FF\ (_ent -1 (_cnst \10'h3FF\))))
		(_type (_int ~vector~77 0 27232 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int HEADER_TYPE ~vector~77 0 27232 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~78 0 27233 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int INFER_EI ~vector~78 0 27233 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~79 0 27234 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int INTERRUPT_PIN ~vector~79 0 27234 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~80 0 27235 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int INTERRUPT_STAT_AUTO ~vector~80 0 27235 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~81 0 27236 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IS_SWITCH ~vector~81 0 27236 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~82 0 27237 (_array ~reg ((_dto i 9 i 0)))))
		(_gen (_int LAST_CONFIG_DWORD ~vector~82 0 27237 \10'h3FF\ (_ent -1 (_cnst \10'h3FF\))))
		(_type (_int ~vector~83 0 27238 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_ASPM_OPTIONALITY ~vector~83 0 27238 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~84 0 27239 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_ASPM_SUPPORT ~vector~84 0 27239 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~85 0 27240 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_CLOCK_POWER_MANAGEMENT ~vector~85 0 27240 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~86 0 27241 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP ~vector~86 0 27241 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~87 0 27242 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 ~vector~87 0 27242 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~88 0 27243 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 ~vector~88 0 27243 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~89 0 27244 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_L0S_EXIT_LATENCY_GEN1 ~vector~89 0 27244 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~90 0 27245 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_L0S_EXIT_LATENCY_GEN2 ~vector~90 0 27245 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~91 0 27246 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 ~vector~91 0 27246 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~92 0 27247 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 ~vector~92 0 27247 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~93 0 27248 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_L1_EXIT_LATENCY_GEN1 ~vector~93 0 27248 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~94 0 27249 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_L1_EXIT_LATENCY_GEN2 ~vector~94 0 27249 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~95 0 27250 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP ~vector~95 0 27250 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~96 0 27251 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int LINK_CAP_MAX_LINK_SPEED ~vector~96 0 27251 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~97 0 27252 (_array ~reg ((_dto i 5 i 0)))))
		(_gen (_int LINK_CAP_MAX_LINK_WIDTH ~vector~97 0 27252 \6'h08\ (_ent -1 (_cnst \6'h08\))))
		(_type (_int ~vector~98 0 27253 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_RSVD_23 ~vector~98 0 27253 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~99 0 27254 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE ~vector~99 0 27254 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~100 0 27255 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CONTROL_RCB ~vector~100 0 27255 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~101 0 27256 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CTRL2_DEEMPHASIS ~vector~101 0 27256 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~102 0 27257 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE ~vector~102 0 27257 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~103 0 27258 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int LINK_CTRL2_TARGET_LINK_SPEED ~vector~103 0 27258 \4'h2\ (_ent -1 (_cnst \4'h2\))))
		(_type (_int ~vector~104 0 27259 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_STATUS_SLOT_CLOCK_CONFIG ~vector~104 0 27259 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~105 0 27260 (_array ~reg ((_dto i 14 i 0)))))
		(_gen (_int LL_ACK_TIMEOUT ~vector~105 0 27260 \15'h0000\ (_ent -1 (_cnst \15'h0\))))
		(_type (_int ~vector~106 0 27261 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LL_ACK_TIMEOUT_EN ~vector~106 0 27261 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~107 0 27262 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LL_ACK_TIMEOUT_FUNC ~vector~107 0 27262 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~108 0 27263 (_array ~reg ((_dto i 14 i 0)))))
		(_gen (_int LL_REPLAY_TIMEOUT ~vector~108 0 27263 \15'h0000\ (_ent -1 (_cnst \15'h0\))))
		(_type (_int ~vector~109 0 27264 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LL_REPLAY_TIMEOUT_EN ~vector~109 0 27264 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~110 0 27265 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LL_REPLAY_TIMEOUT_FUNC ~vector~110 0 27265 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~111 0 27266 (_array ~reg ((_dto i 5 i 0)))))
		(_gen (_int LTSSM_MAX_LINK_WIDTH ~vector~111 0 27266 \6'h01\ (_ent -1 (_cnst \6'h01\))))
		(_type (_int ~vector~112 0 27267 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MPS_FORCE ~vector~112 0 27267 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~113 0 27268 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int MSIX_BASE_PTR ~vector~113 0 27268 \8'h9C\ (_ent -1 (_cnst \8'h9C\))))
		(_type (_int ~vector~114 0 27269 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int MSIX_CAP_ID ~vector~114 0 27269 \8'h11\ (_ent -1 (_cnst \8'h11\))))
		(_type (_int ~vector~115 0 27270 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int MSIX_CAP_NEXTPTR ~vector~115 0 27270 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~116 0 27271 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_CAP_ON ~vector~116 0 27271 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~117 0 27272 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int MSIX_CAP_PBA_BIR ~vector~117 0 27272 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~118 0 27273 (_array ~reg ((_dto i 28 i 0)))))
		(_gen (_int MSIX_CAP_PBA_OFFSET ~vector~118 0 27273 \29'h00000050\ (_ent -1 (_cnst \29'h050\))))
		(_type (_int ~vector~119 0 27274 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int MSIX_CAP_TABLE_BIR ~vector~119 0 27274 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~120 0 27275 (_array ~reg ((_dto i 28 i 0)))))
		(_gen (_int MSIX_CAP_TABLE_OFFSET ~vector~120 0 27275 \29'h00000040\ (_ent -1 (_cnst \29'h040\))))
		(_type (_int ~vector~121 0 27276 (_array ~reg ((_dto i 10 i 0)))))
		(_gen (_int MSIX_CAP_TABLE_SIZE ~vector~121 0 27276 \11'h000\ (_ent -1 (_cnst \11'h0\))))
		(_type (_int ~vector~122 0 27277 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int MSI_BASE_PTR ~vector~122 0 27277 \8'h48\ (_ent -1 (_cnst \8'h48\))))
		(_type (_int ~vector~123 0 27278 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_64_BIT_ADDR_CAPABLE ~vector~123 0 27278 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~124 0 27279 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int MSI_CAP_ID ~vector~124 0 27279 \8'h05\ (_ent -1 (_cnst \8'h05\))))
		(_type (_int ~vector~125 0 27280 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int MSI_CAP_MULTIMSGCAP ~vector~125 0 27280 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~126 0 27281 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int MSI_CAP_MULTIMSG_EXTENSION ~vector~126 0 27281 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~127 0 27282 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int MSI_CAP_NEXTPTR ~vector~127 0 27282 \8'h60\ (_ent -1 (_cnst \8'h60\))))
		(_type (_int ~vector~128 0 27283 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_ON ~vector~128 0 27283 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~129 0 27284 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_PER_VECTOR_MASKING_CAPABLE ~vector~129 0 27284 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~130 0 27285 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int N_FTS_COMCLK_GEN1 ~vector~130 0 27285 \255\ (_ent -1 (_cnst \255\))))
		(_type (_int ~vector~131 0 27286 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int N_FTS_COMCLK_GEN2 ~vector~131 0 27286 \255\ (_ent -1 (_cnst \255\))))
		(_type (_int ~vector~132 0 27287 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int N_FTS_GEN1 ~vector~132 0 27287 \255\ (_ent -1 (_cnst \255\))))
		(_type (_int ~vector~133 0 27288 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int N_FTS_GEN2 ~vector~133 0 27288 \255\ (_ent -1 (_cnst \255\))))
		(_type (_int ~vector~134 0 27289 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PCIE_BASE_PTR ~vector~134 0 27289 \8'h60\ (_ent -1 (_cnst \8'h60\))))
		(_type (_int ~vector~135 0 27290 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PCIE_CAP_CAPABILITY_ID ~vector~135 0 27290 \8'h10\ (_ent -1 (_cnst \8'h10\))))
		(_type (_int ~vector~136 0 27291 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int PCIE_CAP_CAPABILITY_VERSION ~vector~136 0 27291 \4'h2\ (_ent -1 (_cnst \4'h2\))))
		(_type (_int ~vector~137 0 27292 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int PCIE_CAP_DEVICE_PORT_TYPE ~vector~137 0 27292 \4'h0\ (_ent -1 (_cnst \4'h0\))))
		(_type (_int ~vector~138 0 27293 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PCIE_CAP_NEXTPTR ~vector~138 0 27293 \8'h9C\ (_ent -1 (_cnst \8'h9C\))))
		(_type (_int ~vector~139 0 27294 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_ON ~vector~139 0 27294 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~140 0 27295 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int PCIE_CAP_RSVD_15_14 ~vector~140 0 27295 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~141 0 27296 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_SLOT_IMPLEMENTED ~vector~141 0 27296 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~142 0 27297 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int PCIE_REVISION ~vector~142 0 27297 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~143 0 27298 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int PL_AUTO_CONFIG ~vector~143 0 27298 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~144 0 27299 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PL_FAST_TRAIN ~vector~144 0 27299 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~145 0 27300 (_array ~reg ((_dto i 14 i 0)))))
		(_gen (_int PM_ASPML0S_TIMEOUT ~vector~145 0 27300 \15'h0000\ (_ent -1 (_cnst \15'h0\))))
		(_type (_int ~vector~146 0 27301 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_ASPML0S_TIMEOUT_EN ~vector~146 0 27301 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~147 0 27302 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int PM_ASPML0S_TIMEOUT_FUNC ~vector~147 0 27302 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~148 0 27303 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_ASPM_FASTEXIT ~vector~148 0 27303 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~149 0 27304 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_BASE_PTR ~vector~149 0 27304 \8'h40\ (_ent -1 (_cnst \8'h40\))))
		(_type (_int ~vector~150 0 27305 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int PM_CAP_AUXCURRENT ~vector~150 0 27305 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~151 0 27306 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_D1SUPPORT ~vector~151 0 27306 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~152 0 27307 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_D2SUPPORT ~vector~152 0 27307 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~153 0 27308 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_DSI ~vector~153 0 27308 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~154 0 27309 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_CAP_ID ~vector~154 0 27309 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~155 0 27310 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_CAP_NEXTPTR ~vector~155 0 27310 \8'h48\ (_ent -1 (_cnst \8'h48\))))
		(_type (_int ~vector~156 0 27311 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_ON ~vector~156 0 27311 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~157 0 27312 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int PM_CAP_PMESUPPORT ~vector~157 0 27312 \5'h0F\ (_ent -1 (_cnst \5'h0F\))))
		(_type (_int ~vector~158 0 27313 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_PME_CLOCK ~vector~158 0 27313 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~159 0 27314 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int PM_CAP_RSVD_04 ~vector~159 0 27314 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~160 0 27315 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int PM_CAP_VERSION ~vector~160 0 27315 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~161 0 27316 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CSR_B2B3 ~vector~161 0 27316 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~162 0 27317 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CSR_BPCCEN ~vector~162 0 27317 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~163 0 27318 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CSR_NOSOFTRST ~vector~163 0 27318 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~164 0 27319 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_DATA0 ~vector~164 0 27319 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~165 0 27320 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_DATA1 ~vector~165 0 27320 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~166 0 27321 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_DATA2 ~vector~166 0 27321 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~167 0 27322 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_DATA3 ~vector~167 0 27322 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~168 0 27323 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_DATA4 ~vector~168 0 27323 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~169 0 27324 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_DATA5 ~vector~169 0 27324 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~170 0 27325 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_DATA6 ~vector~170 0 27325 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~171 0 27326 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_DATA7 ~vector~171 0 27326 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~172 0 27327 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int PM_DATA_SCALE0 ~vector~172 0 27327 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~173 0 27328 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int PM_DATA_SCALE1 ~vector~173 0 27328 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~174 0 27329 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int PM_DATA_SCALE2 ~vector~174 0 27329 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~175 0 27330 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int PM_DATA_SCALE3 ~vector~175 0 27330 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~176 0 27331 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int PM_DATA_SCALE4 ~vector~176 0 27331 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~177 0 27332 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int PM_DATA_SCALE5 ~vector~177 0 27332 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~178 0 27333 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int PM_DATA_SCALE6 ~vector~178 0 27333 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~179 0 27334 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int PM_DATA_SCALE7 ~vector~179 0 27334 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~180 0 27335 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_MF ~vector~180 0 27335 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~181 0 27336 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int RBAR_BASE_PTR ~vector~181 0 27336 \12'h178\ (_ent -1 (_cnst \12'h178\))))
		(_type (_int ~vector~182 0 27337 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR0 ~vector~182 0 27337 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~183 0 27338 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR1 ~vector~183 0 27338 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~184 0 27339 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR2 ~vector~184 0 27339 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~185 0 27340 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR3 ~vector~185 0 27340 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~186 0 27341 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR4 ~vector~186 0 27341 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~187 0 27342 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR5 ~vector~187 0 27342 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~188 0 27343 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int RBAR_CAP_ID ~vector~188 0 27343 \16'h0015\ (_ent -1 (_cnst \16'h015\))))
		(_type (_int ~vector~189 0 27344 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_CAP_INDEX0 ~vector~189 0 27344 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~190 0 27345 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_CAP_INDEX1 ~vector~190 0 27345 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~191 0 27346 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_CAP_INDEX2 ~vector~191 0 27346 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~192 0 27347 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_CAP_INDEX3 ~vector~192 0 27347 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~193 0 27348 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_CAP_INDEX4 ~vector~193 0 27348 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~194 0 27349 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_CAP_INDEX5 ~vector~194 0 27349 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~195 0 27350 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int RBAR_CAP_NEXTPTR ~vector~195 0 27350 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~196 0 27351 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_ON ~vector~196 0 27351 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~197 0 27352 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int RBAR_CAP_SUP0 ~vector~197 0 27352 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~198 0 27353 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int RBAR_CAP_SUP1 ~vector~198 0 27353 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~199 0 27354 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int RBAR_CAP_SUP2 ~vector~199 0 27354 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~200 0 27355 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int RBAR_CAP_SUP3 ~vector~200 0 27355 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~201 0 27356 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int RBAR_CAP_SUP4 ~vector~201 0 27356 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~202 0 27357 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int RBAR_CAP_SUP5 ~vector~202 0 27357 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~203 0 27358 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int RBAR_CAP_VERSION ~vector~203 0 27358 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~204 0 27359 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_NUM ~vector~204 0 27359 \3'h1\ (_ent -1 (_cnst \3'h1\))))
		(_type (_int ~vector~205 0 27360 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int RECRC_CHK ~vector~205 0 27360 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~206 0 27361 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RECRC_CHK_TRIM ~vector~206 0 27361 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~207 0 27362 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ROOT_CAP_CRS_SW_VISIBILITY ~vector~207 0 27362 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~208 0 27363 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int RP_AUTO_SPD ~vector~208 0 27363 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~209 0 27364 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RP_AUTO_SPD_LOOPCNT ~vector~209 0 27364 \5'h1f\ (_ent -1 (_cnst \5'h1f\))))
		(_type (_int ~vector~210 0 27365 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SELECT_DLL_IF ~vector~210 0 27365 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~211 0 27366 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SIM_VERSION ~vector~211 0 27366 \"1.0"\ (_ent -1 (_string \V"1.0"\))))
		(_type (_int ~vector~212 0 27367 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_ATT_BUTTON_PRESENT ~vector~212 0 27367 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~213 0 27368 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_ATT_INDICATOR_PRESENT ~vector~213 0 27368 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~214 0 27369 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_ELEC_INTERLOCK_PRESENT ~vector~214 0 27369 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~215 0 27370 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_HOTPLUG_CAPABLE ~vector~215 0 27370 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~216 0 27371 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_HOTPLUG_SURPRISE ~vector~216 0 27371 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~217 0 27372 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_MRL_SENSOR_PRESENT ~vector~217 0 27372 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~218 0 27373 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_NO_CMD_COMPLETED_SUPPORT ~vector~218 0 27373 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~219 0 27374 (_array ~reg ((_dto i 12 i 0)))))
		(_gen (_int SLOT_CAP_PHYSICAL_SLOT_NUM ~vector~219 0 27374 \13'h0000\ (_ent -1 (_cnst \13'h0\))))
		(_type (_int ~vector~220 0 27375 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_POWER_CONTROLLER_PRESENT ~vector~220 0 27375 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~221 0 27376 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_POWER_INDICATOR_PRESENT ~vector~221 0 27376 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~222 0 27377 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SLOT_CAP_SLOT_POWER_LIMIT_SCALE ~vector~222 0 27377 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~223 0 27378 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int SLOT_CAP_SLOT_POWER_LIMIT_VALUE ~vector~223 0 27378 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~224 0 27379 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SPARE_BIT0 ~vector~224 0 27379 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~225 0 27380 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SPARE_BIT1 ~vector~225 0 27380 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~226 0 27381 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SPARE_BIT2 ~vector~226 0 27381 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~227 0 27382 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SPARE_BIT3 ~vector~227 0 27382 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~228 0 27383 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SPARE_BIT4 ~vector~228 0 27383 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~229 0 27384 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SPARE_BIT5 ~vector~229 0 27384 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~230 0 27385 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SPARE_BIT6 ~vector~230 0 27385 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~231 0 27386 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SPARE_BIT7 ~vector~231 0 27386 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~232 0 27387 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SPARE_BIT8 ~vector~232 0 27387 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~233 0 27388 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int SPARE_BYTE0 ~vector~233 0 27388 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~234 0 27389 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int SPARE_BYTE1 ~vector~234 0 27389 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~235 0 27390 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int SPARE_BYTE2 ~vector~235 0 27390 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~236 0 27391 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int SPARE_BYTE3 ~vector~236 0 27391 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~237 0 27392 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int SPARE_WORD0 ~vector~237 0 27392 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~238 0 27393 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int SPARE_WORD1 ~vector~238 0 27393 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~239 0 27394 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int SPARE_WORD2 ~vector~239 0 27394 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~240 0 27395 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int SPARE_WORD3 ~vector~240 0 27395 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~241 0 27396 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SSL_MESSAGE_AUTO ~vector~241 0 27396 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~242 0 27397 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TECRC_EP_INV ~vector~242 0 27397 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~243 0 27398 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_RBYPASS ~vector~243 0 27398 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~244 0 27399 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int TL_RX_RAM_RADDR_LATENCY ~vector~244 0 27399 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~245 0 27400 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int TL_RX_RAM_RDATA_LATENCY ~vector~245 0 27400 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~246 0 27401 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int TL_RX_RAM_WRITE_LATENCY ~vector~246 0 27401 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~247 0 27402 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_TFC_DISABLE ~vector~247 0 27402 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~248 0 27403 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_TX_CHECKS_DISABLE ~vector~248 0 27403 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~249 0 27404 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int TL_TX_RAM_RADDR_LATENCY ~vector~249 0 27404 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~250 0 27405 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int TL_TX_RAM_RDATA_LATENCY ~vector~250 0 27405 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~251 0 27406 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int TL_TX_RAM_WRITE_LATENCY ~vector~251 0 27406 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~252 0 27407 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TRN_DW ~vector~252 0 27407 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~253 0 27408 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TRN_NP_FC ~vector~253 0 27408 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~254 0 27409 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UPCONFIG_CAPABLE ~vector~254 0 27409 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~255 0 27410 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UPSTREAM_FACING ~vector~255 0 27410 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~256 0 27411 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UR_ATOMIC ~vector~256 0 27411 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~257 0 27412 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UR_CFG1 ~vector~257 0 27412 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~258 0 27413 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UR_INV_REQ ~vector~258 0 27413 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~259 0 27414 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UR_PRS_RESPONSE ~vector~259 0 27414 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~260 0 27415 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USER_CLK2_DIV2 ~vector~260 0 27415 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~261 0 27416 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int USER_CLK_FREQ ~vector~261 0 27416 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~262 0 27417 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USE_RID_PINS ~vector~262 0 27417 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~263 0 27418 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_CPL_INFINITE ~vector~263 0 27418 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~264 0 27419 (_array ~reg ((_dto i 12 i 0)))))
		(_gen (_int VC0_RX_RAM_LIMIT ~vector~264 0 27419 \13'h03FF\ (_ent -1 (_cnst \13'h03FF\))))
		(_type (_int ~vector~265 0 27420 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int VC0_TOTAL_CREDITS_CD ~vector~265 0 27420 \127\ (_ent -1 (_cnst \127\))))
		(_type (_int ~vector~266 0 27421 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int VC0_TOTAL_CREDITS_CH ~vector~266 0 27421 \31\ (_ent -1 (_cnst \31\))))
		(_type (_int ~vector~267 0 27422 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int VC0_TOTAL_CREDITS_NPD ~vector~267 0 27422 \24\ (_ent -1 (_cnst \24\))))
		(_type (_int ~vector~268 0 27423 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int VC0_TOTAL_CREDITS_NPH ~vector~268 0 27423 \12\ (_ent -1 (_cnst \12\))))
		(_type (_int ~vector~269 0 27424 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int VC0_TOTAL_CREDITS_PD ~vector~269 0 27424 \288\ (_ent -1 (_cnst \288\))))
		(_type (_int ~vector~270 0 27425 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int VC0_TOTAL_CREDITS_PH ~vector~270 0 27425 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~271 0 27426 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int VC0_TX_LASTPACKET ~vector~271 0 27426 \31\ (_ent -1 (_cnst \31\))))
		(_type (_int ~vector~272 0 27427 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int VC_BASE_PTR ~vector~272 0 27427 \12'h10C\ (_ent -1 (_cnst \12'h10C\))))
		(_type (_int ~vector~273 0 27428 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int VC_CAP_ID ~vector~273 0 27428 \16'h0002\ (_ent -1 (_cnst \16'h02\))))
		(_type (_int ~vector~274 0 27429 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int VC_CAP_NEXTPTR ~vector~274 0 27429 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~275 0 27430 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC_CAP_ON ~vector~275 0 27430 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~276 0 27431 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC_CAP_REJECT_SNOOP_TRANSACTIONS ~vector~276 0 27431 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~277 0 27432 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int VC_CAP_VERSION ~vector~277 0 27432 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~278 0 27433 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int VSEC_BASE_PTR ~vector~278 0 27433 \12'h128\ (_ent -1 (_cnst \12'h128\))))
		(_type (_int ~vector~279 0 27434 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int VSEC_CAP_HDR_ID ~vector~279 0 27434 \16'h1234\ (_ent -1 (_cnst \16'h1234\))))
		(_type (_int ~vector~280 0 27435 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int VSEC_CAP_HDR_LENGTH ~vector~280 0 27435 \12'h018\ (_ent -1 (_cnst \12'h018\))))
		(_type (_int ~vector~281 0 27436 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int VSEC_CAP_HDR_REVISION ~vector~281 0 27436 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~282 0 27437 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int VSEC_CAP_ID ~vector~282 0 27437 \16'h000B\ (_ent -1 (_cnst \16'h0B\))))
		(_type (_int ~vector~283 0 27438 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_IS_LINK_VISIBLE ~vector~283 0 27438 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~284 0 27439 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int VSEC_CAP_NEXTPTR ~vector~284 0 27439 \12'h140\ (_ent -1 (_cnst \12'h140\))))
		(_type (_int ~vector~285 0 27440 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_ON ~vector~285 0 27440 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~286 0 27442 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int VSEC_CAP_VERSION ~vector~286 0 27442 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~287 0 27876 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~287 0 27876 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 27444 (_array ~wire ((_range  9)))))
		(_port (_int trn_td ~[C_DATA_WIDTH-1:0]wire~ 0 27444 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[REM_WIDTH-1:0]wire~ 0 27445 (_array ~wire ((_range  10)))))
		(_port (_int trn_trem ~[REM_WIDTH-1:0]wire~ 0 27445 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_tsof ~wire 0 27446 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_teof ~wire 0 27447 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_tsrc_rdy ~wire 0 27448 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_tsrc_dsc ~wire 0 27449 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_terrfwd ~wire 0 27450 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_tecrc_gen ~wire 0 27451 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_tstr ~wire 0 27452 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_tcfg_gnt ~wire 0 27453 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rdst_rdy ~wire 0 27454 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rnp_req ~wire 0 27455 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rfcp_ret ~wire 0 27456 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_rnp_ok ~wire 0 27457 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 27458 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int trn_fc_sel ~[2:0]wire~ 0 27458 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 27459 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int trn_tdllp_data ~[31:0]wire~ 0 27459 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_tdllp_src_rdy ~wire 0 27460 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ll2_tlp_rcv ~wire 0 27461 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ll2_send_enter_l1 ~wire 0 27462 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ll2_send_enter_l23 ~wire 0 27463 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ll2_send_as_req_l1 ~wire 0 27464 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ll2_send_pm_ack ~wire 0 27465 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]wire~ 0 27466 (_array ~wire ((_dto i 4 i 0)))))
		(_port (_int pl2_directed_lstate ~[4:0]wire~ 0 27466 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ll2_suspend_now ~wire 0 27467 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int tl2_ppm_suspend_req ~wire 0 27468 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int tl2_aspm_suspend_credit_check ~wire 0 27469 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 27470 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int pl_directed_link_change ~[1:0]wire~ 0 27470 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_directed_link_width ~[1:0]wire~ 0 27471 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_directed_link_speed ~wire 0 27472 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_directed_link_auton ~wire 0 27473 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_upstream_prefer_deemph ~wire 0 27474 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_downstream_deemph_source ~wire 0 27475 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_directed_ltssm_new_vld ~wire 0 27476 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[5:0]wire~ 0 27477 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int pl_directed_ltssm_new ~[5:0]wire~ 0 27477 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_directed_ltssm_stall ~wire 0 27478 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_char_is_k ~[1:0]wire~ 0 27479 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_char_is_k ~[1:0]wire~ 0 27480 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_char_is_k ~[1:0]wire~ 0 27481 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_char_is_k ~[1:0]wire~ 0 27482 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_char_is_k ~[1:0]wire~ 0 27483 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_char_is_k ~[1:0]wire~ 0 27484 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_char_is_k ~[1:0]wire~ 0 27485 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_char_is_k ~[1:0]wire~ 0 27486 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_valid ~wire 0 27487 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_valid ~wire 0 27488 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_valid ~wire 0 27489 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_valid ~wire 0 27490 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_valid ~wire 0 27491 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_valid ~wire 0 27492 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_valid ~wire 0 27493 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_valid ~wire 0 27494 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 27495 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int pipe_rx0_data ~[15:0]wire~ 0 27495 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_data ~[15:0]wire~ 0 27496 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_data ~[15:0]wire~ 0 27497 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_data ~[15:0]wire~ 0 27498 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_data ~[15:0]wire~ 0 27499 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_data ~[15:0]wire~ 0 27500 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_data ~[15:0]wire~ 0 27501 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_data ~[15:0]wire~ 0 27502 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_chanisaligned ~wire 0 27503 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_chanisaligned ~wire 0 27504 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_chanisaligned ~wire 0 27505 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_chanisaligned ~wire 0 27506 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_chanisaligned ~wire 0 27507 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_chanisaligned ~wire 0 27508 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_chanisaligned ~wire 0 27509 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_chanisaligned ~wire 0 27510 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_status ~[2:0]wire~ 0 27511 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_status ~[2:0]wire~ 0 27512 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_status ~[2:0]wire~ 0 27513 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_status ~[2:0]wire~ 0 27514 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_status ~[2:0]wire~ 0 27515 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_status ~[2:0]wire~ 0 27516 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_status ~[2:0]wire~ 0 27517 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_status ~[2:0]wire~ 0 27518 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_phy_status ~wire 0 27519 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_phy_status ~wire 0 27520 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_phy_status ~wire 0 27521 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_phy_status ~wire 0 27522 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_phy_status ~wire 0 27523 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_phy_status ~wire 0 27524 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_phy_status ~wire 0 27525 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_phy_status ~wire 0 27526 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_elec_idle ~wire 0 27527 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_elec_idle ~wire 0 27528 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_elec_idle ~wire 0 27529 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_elec_idle ~wire 0 27530 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_elec_idle ~wire 0 27531 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_elec_idle ~wire 0 27532 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_elec_idle ~wire 0 27533 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_elec_idle ~wire 0 27534 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_clk ~wire 0 27535 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int user_clk ~wire 0 27536 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int user_clk2 ~wire 0 27537 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int user_clk_prebuf ~wire 0 27538 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int user_clk_prebuf_en ~wire 0 27539 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int sys_rst_n ~wire 0 27560 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cm_rst_n ~wire 0 27561 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cm_sticky_rst_n ~wire 0 27562 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int func_lvl_rst_n ~wire 0 27563 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int tl_rst_n ~wire 0 27564 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int dl_rst_n ~wire 0 27565 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_rst_n ~wire 0 27566 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_transmit_hot_rst ~wire 0 27567 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_di ~[31:0]wire~ 0 27572 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 27573 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int cfg_mgmt_byte_en_n ~[3:0]wire~ 0 27573 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[9:0]wire~ 0 27574 (_array ~wire ((_dto i 9 i 0)))))
		(_port (_int cfg_mgmt_dwaddr ~[9:0]wire~ 0 27574 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_wr_rw1c_as_rw_n ~wire 0 27575 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_wr_readonly_n ~wire 0 27576 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_wr_en_n ~wire 0 27577 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_rd_en_n ~wire 0 27578 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_malformed_n ~wire 0 27579 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_cor_n ~wire 0 27580 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_ur_n ~wire 0 27581 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_ecrc_n ~wire 0 27582 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_cpl_timeout_n ~wire 0 27583 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_cpl_abort_n ~wire 0 27584 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_cpl_unexpect_n ~wire 0 27585 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_poisoned_n ~wire 0 27586 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_acs_n ~wire 0 27587 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_atomic_egress_blocked_n ~wire 0 27588 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_mc_blocked_n ~wire 0 27589 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_internal_uncor_n ~wire 0 27590 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_internal_cor_n ~wire 0 27591 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_posted_n ~wire 0 27592 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_locked_n ~wire 0 27593 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_norecovery_n ~wire 0 27594 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[127:0]wire~ 0 27595 (_array ~wire ((_dto i 127 i 0)))))
		(_port (_int cfg_err_aer_headerlog ~[127:0]wire~ 0 27595 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[47:0]wire~ 0 27596 (_array ~wire ((_dto i 47 i 0)))))
		(_port (_int cfg_err_tlp_cpl_header ~[47:0]wire~ 0 27596 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_n ~wire 0 27597 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 27598 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int cfg_interrupt_di ~[7:0]wire~ 0 27598 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_assert_n ~wire 0 27599 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_stat_n ~wire 0 27600 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_ds_bus_number ~[7:0]wire~ 0 27601 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_ds_device_number ~[4:0]wire~ 0 27602 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_ds_function_number ~[2:0]wire~ 0 27603 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_port_number ~[7:0]wire~ 0 27604 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_halt_aspm_l0s_n ~wire 0 27605 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_halt_aspm_l1_n ~wire 0 27606 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_force_state_en_n ~wire 0 27607 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_force_state ~[1:0]wire~ 0 27608 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_wake_n ~wire 0 27609 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_turnoff_ok_n ~wire 0 27610 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_send_pme_to_n ~wire 0 27611 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pciecap_interrupt_msgnum ~[4:0]wire~ 0 27612 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_trn_pending_n ~wire 0 27613 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_force_mps ~[2:0]wire~ 0 27614 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_force_common_clock_off ~wire 0 27615 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_force_extended_sync_on ~wire 0 27616 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[63:0]wire~ 0 27617 (_array ~wire ((_dto i 63 i 0)))))
		(_port (_int cfg_dsn ~[63:0]wire~ 0 27617 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_interrupt_msgnum ~[4:0]wire~ 0 27618 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_id ~[15:0]wire~ 0 27619 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_vend_id ~[15:0]wire~ 0 27620 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_rev_id ~[7:0]wire~ 0 27621 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_subsys_id ~[15:0]wire~ 0 27622 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_subsys_vend_id ~[15:0]wire~ 0 27623 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int drp_clk ~wire 0 27624 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int drp_en ~wire 0 27625 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int drp_we ~wire 0 27626 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[8:0]wire~ 0 27627 (_array ~wire ((_dto i 8 i 0)))))
		(_port (_int drp_addr ~[8:0]wire~ 0 27627 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int drp_di ~[15:0]wire~ 0 27628 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int dbg_mode ~[1:0]wire~ 0 27629 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int dbg_sub_mode ~wire 0 27630 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_dbg_mode ~[2:0]wire~ 0 27631 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_clk ~wire 0 27633 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int trn_tdst_rdy ~wire 0 27635 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int trn_terr_drop ~wire 0 27636 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_tbuf_av ~[5:0]wire~ 0 27637 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_tcfg_req ~wire 0 27638 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_rd ~[C_DATA_WIDTH-1:0]wire~ 0 27640 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int trn_rrem ~[REM_WIDTH-1:0]wire~ 0 27641 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int trn_rsof ~wire 0 27642 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_reof ~wire 0 27643 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_rsrc_rdy ~wire 0 27644 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_rsrc_dsc ~wire 0 27645 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_recrc_err ~wire 0 27646 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_rerrfwd ~wire 0 27647 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_rbar_hit ~[7:0]wire~ 0 27648 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_lnk_up ~wire 0 27649 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_fc_ph ~[7:0]wire~ 0 27650 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[11:0]wire~ 0 27651 (_array ~wire ((_dto i 11 i 0)))))
		(_port (_int trn_fc_pd ~[11:0]wire~ 0 27651 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_fc_nph ~[7:0]wire~ 0 27652 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_fc_npd ~[11:0]wire~ 0 27653 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_fc_cplh ~[7:0]wire~ 0 27654 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_fc_cpld ~[11:0]wire~ 0 27655 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_tdllp_dst_rdy ~wire 0 27656 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_rdllp_data ~[63:0]wire~ 0 27657 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_rdllp_src_rdy ~[1:0]wire~ 0 27658 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ll2_tfc_init1_seq ~wire 0 27659 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ll2_tfc_init2_seq ~wire 0 27660 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl2_suspend_ok ~wire 0 27661 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl2_recovery ~wire 0 27662 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl2_rx_elec_idle ~wire 0 27663 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl2_rx_pm_state ~[1:0]wire~ 0 27664 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl2_l0_req ~wire 0 27665 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ll2_suspend_ok ~wire 0 27666 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ll2_tx_idle ~wire 0 27667 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ll2_link_status ~[4:0]wire~ 0 27668 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int tl2_ppm_suspend_ok ~wire 0 27669 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int tl2_aspm_suspend_req ~wire 0 27670 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int tl2_aspm_suspend_credit_check_ok ~wire 0 27671 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl2_link_up ~wire 0 27672 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl2_receiver_err ~wire 0 27673 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ll2_receiver_err ~wire 0 27674 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ll2_protocol_err ~wire 0 27675 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ll2_bad_tlp_err ~wire 0 27676 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ll2_bad_dllp_err ~wire 0 27677 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ll2_replay_ro_err ~wire 0 27678 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ll2_replay_to_err ~wire 0 27679 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int tl2_err_hdr ~[63:0]wire~ 0 27680 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int tl2_err_malformed ~wire 0 27681 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int tl2_err_rxoverflow ~wire 0 27682 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int tl2_err_fcpe ~wire 0 27683 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_sel_lnk_rate ~wire 0 27684 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_sel_lnk_width ~[1:0]wire~ 0 27685 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_ltssm_state ~[5:0]wire~ 0 27686 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_lane_reversal_mode ~[1:0]wire~ 0 27687 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_phy_lnk_up_n ~wire 0 27688 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_tx_pm_state ~[2:0]wire~ 0 27689 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_rx_pm_state ~[1:0]wire~ 0 27690 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_link_upcfg_cap ~wire 0 27691 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_link_gen2_cap ~wire 0 27692 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_link_partner_gen2_supported ~wire 0 27693 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_initial_link_width ~[2:0]wire~ 0 27694 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_directed_change_done ~wire 0 27695 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_rcvr_det ~wire 0 27696 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_reset ~wire 0 27697 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_rate ~wire 0 27698 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_deemph ~wire 0 27699 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_margin ~[2:0]wire~ 0 27700 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_polarity ~wire 0 27701 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_polarity ~wire 0 27702 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_polarity ~wire 0 27703 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_polarity ~wire 0 27704 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_polarity ~wire 0 27705 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_polarity ~wire 0 27706 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_polarity ~wire 0 27707 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_polarity ~wire 0 27708 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_compliance ~wire 0 27709 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_compliance ~wire 0 27710 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_compliance ~wire 0 27711 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_compliance ~wire 0 27712 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_compliance ~wire 0 27713 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_compliance ~wire 0 27714 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_compliance ~wire 0 27715 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_compliance ~wire 0 27716 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_char_is_k ~[1:0]wire~ 0 27717 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_char_is_k ~[1:0]wire~ 0 27718 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_char_is_k ~[1:0]wire~ 0 27719 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_char_is_k ~[1:0]wire~ 0 27720 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_char_is_k ~[1:0]wire~ 0 27721 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_char_is_k ~[1:0]wire~ 0 27722 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_char_is_k ~[1:0]wire~ 0 27723 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_char_is_k ~[1:0]wire~ 0 27724 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_data ~[15:0]wire~ 0 27725 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_data ~[15:0]wire~ 0 27726 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_data ~[15:0]wire~ 0 27727 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_data ~[15:0]wire~ 0 27728 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_data ~[15:0]wire~ 0 27729 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_data ~[15:0]wire~ 0 27730 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_data ~[15:0]wire~ 0 27731 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_data ~[15:0]wire~ 0 27732 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_elec_idle ~wire 0 27733 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_elec_idle ~wire 0 27734 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_elec_idle ~wire 0 27735 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_elec_idle ~wire 0 27736 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_elec_idle ~wire 0 27737 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_elec_idle ~wire 0 27738 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_elec_idle ~wire 0 27739 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_elec_idle ~wire 0 27740 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_powerdown ~[1:0]wire~ 0 27741 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_powerdown ~[1:0]wire~ 0 27742 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_powerdown ~[1:0]wire~ 0 27743 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_powerdown ~[1:0]wire~ 0 27744 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_powerdown ~[1:0]wire~ 0 27745 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_powerdown ~[1:0]wire~ 0 27746 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_powerdown ~[1:0]wire~ 0 27747 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_powerdown ~[1:0]wire~ 0 27748 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int user_rst_n ~wire 0 27752 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_received_hot_rst ~wire 0 27753 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int received_func_lvl_rst_n ~wire 0 27754 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int lnk_clk_en ~wire 0 27755 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_do ~[31:0]wire~ 0 27756 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_mgmt_rd_wr_done_n ~wire 0 27757 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_err_aer_headerlog_set_n ~wire 0 27758 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_err_cpl_rdy_n ~wire 0 27759 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_rdy_n ~wire 0 27760 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_mmenable ~[2:0]wire~ 0 27761 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_msienable ~wire 0 27762 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_do ~[7:0]wire~ 0 27763 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_msixenable ~wire 0 27764 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_msixfm ~wire 0 27765 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received ~wire 0 27766 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_data ~[15:0]wire~ 0 27767 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_err_cor ~wire 0 27768 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_err_non_fatal ~wire 0 27769 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_err_fatal ~wire 0 27770 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_assert_int_a ~wire 0 27771 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_deassert_int_a ~wire 0 27772 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_assert_int_b ~wire 0 27773 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_deassert_int_b ~wire 0 27774 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_assert_int_c ~wire 0 27775 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_deassert_int_c ~wire 0 27776 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_assert_int_d ~wire 0 27777 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_deassert_int_d ~wire 0 27778 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_pm_pme ~wire 0 27779 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_pme_to_ack ~wire 0 27780 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_pme_to ~wire 0 27781 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_setslotpowerlimit ~wire 0 27782 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_unlock ~wire 0 27783 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_pm_as_nak ~wire 0 27784 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_pcie_link_state ~[2:0]wire~ 0 27785 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_rcv_as_req_l1_n ~wire 0 27786 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_rcv_enter_l1_n ~wire 0 27787 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_rcv_enter_l23_n ~wire 0 27788 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_rcv_req_ack_n ~wire 0 27789 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_pmcsr_powerstate ~[1:0]wire~ 0 27790 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_pmcsr_pme_en ~wire 0 27791 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_pmcsr_pme_status ~wire 0 27792 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_transaction ~wire 0 27793 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_transaction_type ~wire 0 27794 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[6:0]wire~ 0 27795 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int cfg_transaction_addr ~[6:0]wire~ 0 27795 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_command_io_enable ~wire 0 27796 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_command_mem_enable ~wire 0 27797 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_command_bus_master_enable ~wire 0 27798 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_command_interrupt_disable ~wire 0 27799 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_command_serr_en ~wire 0 27800 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_bridge_serr_en ~wire 0 27801 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_status_corr_err_detected ~wire 0 27802 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_status_non_fatal_err_detected ~wire 0 27803 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_status_fatal_err_detected ~wire 0 27804 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_status_ur_detected ~wire 0 27805 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_corr_err_reporting_en ~wire 0 27806 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_non_fatal_reporting_en ~wire 0 27807 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_fatal_err_reporting_en ~wire 0 27808 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_ur_err_reporting_en ~wire 0 27809 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_enable_ro ~wire 0 27810 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_max_payload ~[2:0]wire~ 0 27811 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_ext_tag_en ~wire 0 27812 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_phantom_en ~wire 0 27813 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_aux_power_en ~wire 0 27814 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_no_snoop_en ~wire 0 27815 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_max_read_req ~[2:0]wire~ 0 27816 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_status_current_speed ~[1:0]wire~ 0 27817 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_status_negotiated_width ~[3:0]wire~ 0 27818 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_status_link_training ~wire 0 27819 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_status_dll_active ~wire 0 27820 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_status_bandwidth_status ~wire 0 27821 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_status_auto_bandwidth_status ~wire 0 27822 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_aspm_control ~[1:0]wire~ 0 27823 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_rcb ~wire 0 27824 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_link_disable ~wire 0 27825 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_retrain_link ~wire 0 27826 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_common_clock ~wire 0 27827 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_extended_sync ~wire 0 27828 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_clock_pm_en ~wire 0 27829 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_hw_auto_width_dis ~wire 0 27830 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_bandwidth_int_en ~wire 0 27831 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_auto_bandwidth_int_en ~wire 0 27832 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control2_cpl_timeout_val ~[3:0]wire~ 0 27833 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control2_cpl_timeout_dis ~wire 0 27834 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control2_ari_forward_en ~wire 0 27835 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control2_atomic_requester_en ~wire 0 27836 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control2_atomic_egress_block ~wire 0 27837 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control2_ido_req_en ~wire 0 27838 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control2_ido_cpl_en ~wire 0 27839 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control2_ltr_en ~wire 0 27840 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control2_tlp_prefix_block ~wire 0 27841 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_slot_control_electromech_il_ctl_pulse ~wire 0 27842 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_root_control_syserr_corr_err_en ~wire 0 27843 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_root_control_syserr_non_fatal_err_en ~wire 0 27844 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_root_control_syserr_fatal_err_en ~wire 0 27845 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_root_control_pme_int_en ~wire 0 27846 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_ecrc_check_en ~wire 0 27847 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_ecrc_gen_en ~wire 0 27848 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_corr_err_reporting_en ~wire 0 27849 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_non_fatal_err_reporting_en ~wire 0 27850 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_fatal_err_reporting_en ~wire 0 27851 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_corr_err_received ~wire 0 27852 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_non_fatal_err_received ~wire 0 27853 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_fatal_err_received ~wire 0 27854 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_vc_tcvc_map ~[6:0]wire~ 0 27855 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int drp_rdy ~wire 0 27856 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int drp_do ~[15:0]wire~ 0 27857 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_vec_a ~[63:0]wire~ 0 27858 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_vec_b ~[63:0]wire~ 0 27859 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_vec_c ~[11:0]wire~ 0 27860 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_a ~wire 0 27861 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_b ~wire 0 27862 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_c ~wire 0 27863 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_d ~wire 0 27864 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_e ~wire 0 27865 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_f ~wire 0 27866 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_g ~wire 0 27867 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_h ~wire 0 27868 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_i ~wire 0 27869 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_j ~wire 0 27870 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_k ~wire 0 27871 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_dbg_vec ~[11:0]wire~ 0 27872 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int trn_tdst_rdy_bus ~[3:0]wire~ 0 27878 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trntd ~[127:0]wire~ 0 27879 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trnrd ~[127:0]wire~ 0 27880 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trntrem ~[1:0]wire~ 0 27881 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trnrrem ~[1:0]wire~ 0 27882 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mim_tx_wen ~wire 0 27895 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[12:0]wire~ 0 27896 (_array ~wire ((_dto i 12 i 0)))))
		(_sig (_int mim_tx_waddr ~[12:0]wire~ 0 27896 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[68:0]wire~ 0 27897 (_array ~wire ((_dto i 68 i 0)))))
		(_sig (_int mim_tx_wdata ~[68:0]wire~ 0 27897 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mim_tx_ren ~wire 0 27898 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mim_tx_rce ~wire 0 27899 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mim_tx_raddr ~[12:0]wire~ 0 27900 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mim_tx_rdata ~[68:0]wire~ 0 27901 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int unused_mim_tx_rdata ~[2:0]wire~ 0 27902 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mim_rx_wen ~wire 0 27905 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mim_rx_waddr ~[12:0]wire~ 0 27906 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[67:0]wire~ 0 27907 (_array ~wire ((_dto i 67 i 0)))))
		(_sig (_int mim_rx_wdata ~[67:0]wire~ 0 27907 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mim_rx_ren ~wire 0 27908 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mim_rx_rce ~wire 0 27909 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mim_rx_raddr ~[12:0]wire~ 0 27910 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mim_rx_rdata ~[67:0]wire~ 0 27911 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int unused_mim_rx_rdata ~[3:0]wire~ 0 27912 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
		(_type (_int ~[2:0]reg~ 0 0 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int \4 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b0\))))(_reg)(_flags2))
		(_sig (_int \6 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
		(_type (_int ~[3:0]reg~ 0 0 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int \8 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b0\))))(_reg)(_flags2))
		(_sig (_virtual \9 \ 0 27944 (_uni ((419)(418)))))
		(_sig (_virtual \7 \ 0 27942 (_uni ((424)(414)))))
		(_sig (_virtual \5 \ 0 27936 (_uni ((411)(410)))))
		(_sig (_virtual \3 \ 0 27934 (_uni ((422)(406)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#27884_0@ (_arch 0 0 27884 (_prcs 0(_ass)(_simple)(_trgt(400))(_sens(0))
			)))
			(@ASSIGN#27885_1@ (_arch 1 0 27885 (_prcs 1(_ass)(_simple)(_trgt(169))(_sens(401)(401(d_63_0))(401(d_31_0)))
			)))
			(@ASSIGN#27886_2@ (_arch 2 0 27886 (_prcs 2(_ass)(_simple)(_trgt(402))(_sens(1))
			)))
			(@ASSIGN#27887_3@ (_arch 3 0 27887 (_prcs 3(_ass)(_simple)(_trgt(170))(_sens(403)(403(0)))
			)))
			(@ASSIGN#27888_4@ (_arch 4 0 27888 (_prcs 4(_ass)(_simple)(_trgt(164))(_sens(93))
			)))
			(@ASSIGN#27889_5@ (_arch 5 0 27889 (_prcs 5(_ass)(_simple)(_trgt(165))(_sens(399(0)))
			)))
			(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst pcie_bram_top 0 27914 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_bram_top_7x)
		(_gen
			((LINK_CAP_MAX_LINK_SPEED) (LINK_CAP_MAX_LINK_SPEED))
			((LINK_CAP_MAX_LINK_WIDTH) (LINK_CAP_MAX_LINK_WIDTH))
			((DEV_CAP_MAX_PAYLOAD_SUPPORTED) (DEV_CAP_MAX_PAYLOAD_SUPPORTED))
			((VC0_TX_LASTPACKET) (VC0_TX_LASTPACKET))
			((TL_TX_RAM_RADDR_LATENCY) (TL_TX_RAM_RADDR_LATENCY))
			((TL_TX_RAM_RDATA_LATENCY) (TL_TX_RAM_RDATA_LATENCY))
			((TL_TX_RAM_WRITE_LATENCY) (TL_TX_RAM_WRITE_LATENCY))
			((VC0_RX_RAM_LIMIT) (VC0_RX_RAM_LIMIT))
			((TL_RX_RAM_RADDR_LATENCY) (TL_RX_RAM_RADDR_LATENCY))
			((TL_RX_RAM_RDATA_LATENCY) (TL_RX_RAM_RDATA_LATENCY))
			((TL_RX_RAM_WRITE_LATENCY) (TL_RX_RAM_WRITE_LATENCY))
		)
		(_port
			((user_clk_i) (user_clk))
			((reset_i) (\1 \))
			((mim_tx_waddr) (mim_tx_waddr))
			((mim_tx_wen) (mim_tx_wen))
			((mim_tx_ren) (mim_tx_ren))
			((mim_tx_rce) (\2 \))
			((mim_tx_wdata) (\3 \))
			((mim_tx_raddr) (mim_tx_raddr))
			((mim_tx_rdata) (\5 \))
			((mim_rx_waddr) (mim_rx_waddr))
			((mim_rx_wen) (mim_rx_wen))
			((mim_rx_ren) (mim_rx_ren))
			((mim_rx_rce) (\6 \))
			((mim_rx_wdata) (\7 \))
			((mim_rx_raddr) (mim_rx_raddr))
			((mim_rx_rdata) (\9 \))
		)
	)
	(_inst pcie_block_i 0 27951 (_ent . PCIE_2_1)
		(_gen
			((AER_BASE_PTR) (AER_BASE_PTR))
			((AER_CAP_ECRC_CHECK_CAPABLE) (AER_CAP_ECRC_CHECK_CAPABLE))
			((AER_CAP_ECRC_GEN_CAPABLE) (AER_CAP_ECRC_GEN_CAPABLE))
			((AER_CAP_ID) (AER_CAP_ID))
			((AER_CAP_MULTIHEADER) (AER_CAP_MULTIHEADER))
			((AER_CAP_NEXTPTR) (AER_CAP_NEXTPTR))
			((AER_CAP_ON) (AER_CAP_ON))
			((AER_CAP_OPTIONAL_ERR_SUPPORT) (AER_CAP_OPTIONAL_ERR_SUPPORT))
			((AER_CAP_PERMIT_ROOTERR_UPDATE) (AER_CAP_PERMIT_ROOTERR_UPDATE))
			((AER_CAP_VERSION) (AER_CAP_VERSION))
			((ALLOW_X8_GEN2) (ALLOW_X8_GEN2))
			((BAR0) (BAR0))
			((BAR1) (BAR1))
			((BAR2) (BAR2))
			((BAR3) (BAR3))
			((BAR4) (BAR4))
			((BAR5) (BAR5))
			((CAPABILITIES_PTR) (CAPABILITIES_PTR))
			((CARDBUS_CIS_POINTER) (CARDBUS_CIS_POINTER))
			((CFG_ECRC_ERR_CPLSTAT) (CFG_ECRC_ERR_CPLSTAT))
			((CLASS_CODE) (CLASS_CODE))
			((CMD_INTX_IMPLEMENTED) (CMD_INTX_IMPLEMENTED))
			((CPL_TIMEOUT_DISABLE_SUPPORTED) (CPL_TIMEOUT_DISABLE_SUPPORTED))
			((CPL_TIMEOUT_RANGES_SUPPORTED) (CPL_TIMEOUT_RANGES_SUPPORTED))
			((CRM_MODULE_RSTS) (CRM_MODULE_RSTS))
			((DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE) (DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE))
			((DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE) (DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE))
			((DEV_CAP_ENDPOINT_L0S_LATENCY) (DEV_CAP_ENDPOINT_L0S_LATENCY))
			((DEV_CAP_ENDPOINT_L1_LATENCY) (DEV_CAP_ENDPOINT_L1_LATENCY))
			((DEV_CAP_EXT_TAG_SUPPORTED) (DEV_CAP_EXT_TAG_SUPPORTED))
			((DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE) (DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE))
			((DEV_CAP_MAX_PAYLOAD_SUPPORTED) (DEV_CAP_MAX_PAYLOAD_SUPPORTED))
			((DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT) (DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT))
			((DEV_CAP_ROLE_BASED_ERROR) (DEV_CAP_ROLE_BASED_ERROR))
			((DEV_CAP_RSVD_14_12) (DEV_CAP_RSVD_14_12))
			((DEV_CAP_RSVD_17_16) (DEV_CAP_RSVD_17_16))
			((DEV_CAP_RSVD_31_29) (DEV_CAP_RSVD_31_29))
			((DEV_CAP2_ARI_FORWARDING_SUPPORTED) (DEV_CAP2_ARI_FORWARDING_SUPPORTED))
			((DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED) (DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED))
			((DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED) (DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED))
			((DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED) (DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED))
			((DEV_CAP2_CAS128_COMPLETER_SUPPORTED) (DEV_CAP2_CAS128_COMPLETER_SUPPORTED))
			((DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED) (DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED))
			((DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED) (DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED))
			((DEV_CAP2_LTR_MECHANISM_SUPPORTED) (DEV_CAP2_LTR_MECHANISM_SUPPORTED))
			((DEV_CAP2_MAX_ENDEND_TLP_PREFIXES) (DEV_CAP2_MAX_ENDEND_TLP_PREFIXES))
			((DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING) (DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING))
			((DEV_CAP2_TPH_COMPLETER_SUPPORTED) (DEV_CAP2_TPH_COMPLETER_SUPPORTED))
			((DEV_CONTROL_AUX_POWER_SUPPORTED) (DEV_CONTROL_AUX_POWER_SUPPORTED))
			((DEV_CONTROL_EXT_TAG_DEFAULT) (DEV_CONTROL_EXT_TAG_DEFAULT))
			((DISABLE_ASPM_L1_TIMER) (DISABLE_ASPM_L1_TIMER))
			((DISABLE_BAR_FILTERING) (DISABLE_BAR_FILTERING))
			((DISABLE_ERR_MSG) (DISABLE_ERR_MSG))
			((DISABLE_ID_CHECK) (DISABLE_ID_CHECK))
			((DISABLE_LANE_REVERSAL) (DISABLE_LANE_REVERSAL))
			((DISABLE_LOCKED_FILTER) (DISABLE_LOCKED_FILTER))
			((DISABLE_PPM_FILTER) (DISABLE_PPM_FILTER))
			((DISABLE_RX_POISONED_RESP) (DISABLE_RX_POISONED_RESP))
			((DISABLE_RX_TC_FILTER) (DISABLE_RX_TC_FILTER))
			((DISABLE_SCRAMBLING) (DISABLE_SCRAMBLING))
			((DNSTREAM_LINK_NUM) (DNSTREAM_LINK_NUM))
			((DSN_BASE_PTR) (DSN_BASE_PTR))
			((DSN_CAP_ID) (DSN_CAP_ID))
			((DSN_CAP_NEXTPTR) (DSN_CAP_NEXTPTR))
			((DSN_CAP_ON) (DSN_CAP_ON))
			((DSN_CAP_VERSION) (DSN_CAP_VERSION))
			((ENABLE_MSG_ROUTE) (ENABLE_MSG_ROUTE))
			((ENABLE_RX_TD_ECRC_TRIM) (ENABLE_RX_TD_ECRC_TRIM))
			((ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED) (ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED))
			((ENTER_RVRY_EI_L0) (ENTER_RVRY_EI_L0))
			((EXIT_LOOPBACK_ON_EI) (EXIT_LOOPBACK_ON_EI))
			((EXPANSION_ROM) (EXPANSION_ROM))
			((EXT_CFG_CAP_PTR) (EXT_CFG_CAP_PTR))
			((EXT_CFG_XP_CAP_PTR) (EXT_CFG_XP_CAP_PTR))
			((HEADER_TYPE) (HEADER_TYPE))
			((INFER_EI) (INFER_EI))
			((INTERRUPT_PIN) (INTERRUPT_PIN))
			((INTERRUPT_STAT_AUTO) (INTERRUPT_STAT_AUTO))
			((IS_SWITCH) (IS_SWITCH))
			((LAST_CONFIG_DWORD) (LAST_CONFIG_DWORD))
			((LINK_CAP_ASPM_OPTIONALITY) (LINK_CAP_ASPM_OPTIONALITY))
			((LINK_CAP_ASPM_SUPPORT) (LINK_CAP_ASPM_SUPPORT))
			((LINK_CAP_CLOCK_POWER_MANAGEMENT) (LINK_CAP_CLOCK_POWER_MANAGEMENT))
			((LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP) (LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP))
			((LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP) (LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP))
			((LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1) (LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1))
			((LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2) (LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2))
			((LINK_CAP_L0S_EXIT_LATENCY_GEN1) (LINK_CAP_L0S_EXIT_LATENCY_GEN1))
			((LINK_CAP_L0S_EXIT_LATENCY_GEN2) (LINK_CAP_L0S_EXIT_LATENCY_GEN2))
			((LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1) (LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1))
			((LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2) (LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2))
			((LINK_CAP_L1_EXIT_LATENCY_GEN1) (LINK_CAP_L1_EXIT_LATENCY_GEN1))
			((LINK_CAP_L1_EXIT_LATENCY_GEN2) (LINK_CAP_L1_EXIT_LATENCY_GEN2))
			((LINK_CAP_MAX_LINK_SPEED) (LINK_CAP_MAX_LINK_SPEED))
			((LINK_CAP_MAX_LINK_WIDTH) (LINK_CAP_MAX_LINK_WIDTH))
			((LINK_CAP_RSVD_23) (LINK_CAP_RSVD_23))
			((LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE) (LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE))
			((LINK_CONTROL_RCB) (LINK_CONTROL_RCB))
			((LINK_CTRL2_DEEMPHASIS) (LINK_CTRL2_DEEMPHASIS))
			((LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE) (LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE))
			((LINK_CTRL2_TARGET_LINK_SPEED) (LINK_CTRL2_TARGET_LINK_SPEED))
			((LINK_STATUS_SLOT_CLOCK_CONFIG) (LINK_STATUS_SLOT_CLOCK_CONFIG))
			((LL_ACK_TIMEOUT) (LL_ACK_TIMEOUT))
			((LL_ACK_TIMEOUT_EN) (LL_ACK_TIMEOUT_EN))
			((LL_ACK_TIMEOUT_FUNC) (LL_ACK_TIMEOUT_FUNC))
			((LL_REPLAY_TIMEOUT) (LL_REPLAY_TIMEOUT))
			((LL_REPLAY_TIMEOUT_EN) (LL_REPLAY_TIMEOUT_EN))
			((LL_REPLAY_TIMEOUT_FUNC) (LL_REPLAY_TIMEOUT_FUNC))
			((LTSSM_MAX_LINK_WIDTH) (LTSSM_MAX_LINK_WIDTH))
			((MPS_FORCE) (MPS_FORCE))
			((MSI_BASE_PTR) (MSI_BASE_PTR))
			((MSI_CAP_ID) (MSI_CAP_ID))
			((MSI_CAP_MULTIMSG_EXTENSION) (MSI_CAP_MULTIMSG_EXTENSION))
			((MSI_CAP_MULTIMSGCAP) (MSI_CAP_MULTIMSGCAP))
			((MSI_CAP_NEXTPTR) (MSI_CAP_NEXTPTR))
			((MSI_CAP_ON) (MSI_CAP_ON))
			((MSI_CAP_PER_VECTOR_MASKING_CAPABLE) (MSI_CAP_PER_VECTOR_MASKING_CAPABLE))
			((MSI_CAP_64_BIT_ADDR_CAPABLE) (MSI_CAP_64_BIT_ADDR_CAPABLE))
			((MSIX_BASE_PTR) (MSIX_BASE_PTR))
			((MSIX_CAP_ID) (MSIX_CAP_ID))
			((MSIX_CAP_NEXTPTR) (MSIX_CAP_NEXTPTR))
			((MSIX_CAP_ON) (MSIX_CAP_ON))
			((MSIX_CAP_PBA_BIR) (MSIX_CAP_PBA_BIR))
			((MSIX_CAP_PBA_OFFSET) (MSIX_CAP_PBA_OFFSET))
			((MSIX_CAP_TABLE_BIR) (MSIX_CAP_TABLE_BIR))
			((MSIX_CAP_TABLE_OFFSET) (MSIX_CAP_TABLE_OFFSET))
			((MSIX_CAP_TABLE_SIZE) (MSIX_CAP_TABLE_SIZE))
			((N_FTS_COMCLK_GEN1) (N_FTS_COMCLK_GEN1))
			((N_FTS_COMCLK_GEN2) (N_FTS_COMCLK_GEN2))
			((N_FTS_GEN1) (N_FTS_GEN1))
			((N_FTS_GEN2) (N_FTS_GEN2))
			((PCIE_BASE_PTR) (PCIE_BASE_PTR))
			((PCIE_CAP_CAPABILITY_ID) (PCIE_CAP_CAPABILITY_ID))
			((PCIE_CAP_CAPABILITY_VERSION) (PCIE_CAP_CAPABILITY_VERSION))
			((PCIE_CAP_DEVICE_PORT_TYPE) (PCIE_CAP_DEVICE_PORT_TYPE))
			((PCIE_CAP_NEXTPTR) (PCIE_CAP_NEXTPTR))
			((PCIE_CAP_ON) (PCIE_CAP_ON))
			((PCIE_CAP_RSVD_15_14) (PCIE_CAP_RSVD_15_14))
			((PCIE_CAP_SLOT_IMPLEMENTED) (PCIE_CAP_SLOT_IMPLEMENTED))
			((PCIE_REVISION) (PCIE_REVISION))
			((PL_AUTO_CONFIG) (PL_AUTO_CONFIG))
			((PL_FAST_TRAIN) (PL_FAST_TRAIN))
			((PM_ASPML0S_TIMEOUT) (PM_ASPML0S_TIMEOUT))
			((PM_ASPML0S_TIMEOUT_EN) (PM_ASPML0S_TIMEOUT_EN))
			((PM_ASPML0S_TIMEOUT_FUNC) (PM_ASPML0S_TIMEOUT_FUNC))
			((PM_ASPM_FASTEXIT) (PM_ASPM_FASTEXIT))
			((PM_BASE_PTR) (PM_BASE_PTR))
			((PM_CAP_AUXCURRENT) (PM_CAP_AUXCURRENT))
			((PM_CAP_DSI) (PM_CAP_DSI))
			((PM_CAP_D1SUPPORT) (PM_CAP_D1SUPPORT))
			((PM_CAP_D2SUPPORT) (PM_CAP_D2SUPPORT))
			((PM_CAP_ID) (PM_CAP_ID))
			((PM_CAP_NEXTPTR) (PM_CAP_NEXTPTR))
			((PM_CAP_ON) (PM_CAP_ON))
			((PM_CAP_PME_CLOCK) (PM_CAP_PME_CLOCK))
			((PM_CAP_PMESUPPORT) (PM_CAP_PMESUPPORT))
			((PM_CAP_RSVD_04) (PM_CAP_RSVD_04))
			((PM_CAP_VERSION) (PM_CAP_VERSION))
			((PM_CSR_BPCCEN) (PM_CSR_BPCCEN))
			((PM_CSR_B2B3) (PM_CSR_B2B3))
			((PM_CSR_NOSOFTRST) (PM_CSR_NOSOFTRST))
			((PM_DATA_SCALE0) (PM_DATA_SCALE0))
			((PM_DATA_SCALE1) (PM_DATA_SCALE1))
			((PM_DATA_SCALE2) (PM_DATA_SCALE2))
			((PM_DATA_SCALE3) (PM_DATA_SCALE3))
			((PM_DATA_SCALE4) (PM_DATA_SCALE4))
			((PM_DATA_SCALE5) (PM_DATA_SCALE5))
			((PM_DATA_SCALE6) (PM_DATA_SCALE6))
			((PM_DATA_SCALE7) (PM_DATA_SCALE7))
			((PM_DATA0) (PM_DATA0))
			((PM_DATA1) (PM_DATA1))
			((PM_DATA2) (PM_DATA2))
			((PM_DATA3) (PM_DATA3))
			((PM_DATA4) (PM_DATA4))
			((PM_DATA5) (PM_DATA5))
			((PM_DATA6) (PM_DATA6))
			((PM_DATA7) (PM_DATA7))
			((PM_MF) (PM_MF))
			((RBAR_BASE_PTR) (RBAR_BASE_PTR))
			((RBAR_CAP_CONTROL_ENCODEDBAR0) (RBAR_CAP_CONTROL_ENCODEDBAR0))
			((RBAR_CAP_CONTROL_ENCODEDBAR1) (RBAR_CAP_CONTROL_ENCODEDBAR1))
			((RBAR_CAP_CONTROL_ENCODEDBAR2) (RBAR_CAP_CONTROL_ENCODEDBAR2))
			((RBAR_CAP_CONTROL_ENCODEDBAR3) (RBAR_CAP_CONTROL_ENCODEDBAR3))
			((RBAR_CAP_CONTROL_ENCODEDBAR4) (RBAR_CAP_CONTROL_ENCODEDBAR4))
			((RBAR_CAP_CONTROL_ENCODEDBAR5) (RBAR_CAP_CONTROL_ENCODEDBAR5))
			((RBAR_CAP_ID) (RBAR_CAP_ID))
			((RBAR_CAP_INDEX0) (RBAR_CAP_INDEX0))
			((RBAR_CAP_INDEX1) (RBAR_CAP_INDEX1))
			((RBAR_CAP_INDEX2) (RBAR_CAP_INDEX2))
			((RBAR_CAP_INDEX3) (RBAR_CAP_INDEX3))
			((RBAR_CAP_INDEX4) (RBAR_CAP_INDEX4))
			((RBAR_CAP_INDEX5) (RBAR_CAP_INDEX5))
			((RBAR_CAP_NEXTPTR) (RBAR_CAP_NEXTPTR))
			((RBAR_CAP_ON) (RBAR_CAP_ON))
			((RBAR_CAP_SUP0) (RBAR_CAP_SUP0))
			((RBAR_CAP_SUP1) (RBAR_CAP_SUP1))
			((RBAR_CAP_SUP2) (RBAR_CAP_SUP2))
			((RBAR_CAP_SUP3) (RBAR_CAP_SUP3))
			((RBAR_CAP_SUP4) (RBAR_CAP_SUP4))
			((RBAR_CAP_SUP5) (RBAR_CAP_SUP5))
			((RBAR_CAP_VERSION) (RBAR_CAP_VERSION))
			((RBAR_NUM) (RBAR_NUM))
			((RECRC_CHK) (RECRC_CHK))
			((RECRC_CHK_TRIM) (RECRC_CHK_TRIM))
			((ROOT_CAP_CRS_SW_VISIBILITY) (ROOT_CAP_CRS_SW_VISIBILITY))
			((RP_AUTO_SPD) (RP_AUTO_SPD))
			((RP_AUTO_SPD_LOOPCNT) (RP_AUTO_SPD_LOOPCNT))
			((SELECT_DLL_IF) (SELECT_DLL_IF))
			((SLOT_CAP_ATT_BUTTON_PRESENT) (SLOT_CAP_ATT_BUTTON_PRESENT))
			((SLOT_CAP_ATT_INDICATOR_PRESENT) (SLOT_CAP_ATT_INDICATOR_PRESENT))
			((SLOT_CAP_ELEC_INTERLOCK_PRESENT) (SLOT_CAP_ELEC_INTERLOCK_PRESENT))
			((SLOT_CAP_HOTPLUG_CAPABLE) (SLOT_CAP_HOTPLUG_CAPABLE))
			((SLOT_CAP_HOTPLUG_SURPRISE) (SLOT_CAP_HOTPLUG_SURPRISE))
			((SLOT_CAP_MRL_SENSOR_PRESENT) (SLOT_CAP_MRL_SENSOR_PRESENT))
			((SLOT_CAP_NO_CMD_COMPLETED_SUPPORT) (SLOT_CAP_NO_CMD_COMPLETED_SUPPORT))
			((SLOT_CAP_PHYSICAL_SLOT_NUM) (SLOT_CAP_PHYSICAL_SLOT_NUM))
			((SLOT_CAP_POWER_CONTROLLER_PRESENT) (SLOT_CAP_POWER_CONTROLLER_PRESENT))
			((SLOT_CAP_POWER_INDICATOR_PRESENT) (SLOT_CAP_POWER_INDICATOR_PRESENT))
			((SLOT_CAP_SLOT_POWER_LIMIT_SCALE) (SLOT_CAP_SLOT_POWER_LIMIT_SCALE))
			((SLOT_CAP_SLOT_POWER_LIMIT_VALUE) (SLOT_CAP_SLOT_POWER_LIMIT_VALUE))
			((SPARE_BIT0) (SPARE_BIT0))
			((SPARE_BIT1) (SPARE_BIT1))
			((SPARE_BIT2) (SPARE_BIT2))
			((SPARE_BIT3) (SPARE_BIT3))
			((SPARE_BIT4) (SPARE_BIT4))
			((SPARE_BIT5) (SPARE_BIT5))
			((SPARE_BIT6) (SPARE_BIT6))
			((SPARE_BIT7) (SPARE_BIT7))
			((SPARE_BIT8) (SPARE_BIT8))
			((SPARE_BYTE0) (SPARE_BYTE0))
			((SPARE_BYTE1) (SPARE_BYTE1))
			((SPARE_BYTE2) (SPARE_BYTE2))
			((SPARE_BYTE3) (SPARE_BYTE3))
			((SPARE_WORD0) (SPARE_WORD0))
			((SPARE_WORD1) (SPARE_WORD1))
			((SPARE_WORD2) (SPARE_WORD2))
			((SPARE_WORD3) (SPARE_WORD3))
			((SSL_MESSAGE_AUTO) (SSL_MESSAGE_AUTO))
			((TECRC_EP_INV) (TECRC_EP_INV))
			((TL_RBYPASS) (TL_RBYPASS))
			((TL_RX_RAM_RADDR_LATENCY) (TL_RX_RAM_RADDR_LATENCY))
			((TL_RX_RAM_RDATA_LATENCY) (TL_RX_RAM_RDATA_LATENCY))
			((TL_RX_RAM_WRITE_LATENCY) (TL_RX_RAM_WRITE_LATENCY))
			((TL_TFC_DISABLE) (TL_TFC_DISABLE))
			((TL_TX_CHECKS_DISABLE) (TL_TX_CHECKS_DISABLE))
			((TL_TX_RAM_RADDR_LATENCY) (TL_TX_RAM_RADDR_LATENCY))
			((TL_TX_RAM_RDATA_LATENCY) (TL_TX_RAM_RDATA_LATENCY))
			((TL_TX_RAM_WRITE_LATENCY) (TL_TX_RAM_WRITE_LATENCY))
			((TRN_DW) (TRN_DW))
			((TRN_NP_FC) (TRN_NP_FC))
			((UPCONFIG_CAPABLE) (UPCONFIG_CAPABLE))
			((UPSTREAM_FACING) (UPSTREAM_FACING))
			((UR_ATOMIC) (UR_ATOMIC))
			((UR_CFG1) (UR_CFG1))
			((UR_INV_REQ) (UR_INV_REQ))
			((UR_PRS_RESPONSE) (UR_PRS_RESPONSE))
			((USE_RID_PINS) (USE_RID_PINS))
			((USER_CLK_FREQ) (USER_CLK_FREQ))
			((USER_CLK2_DIV2) (USER_CLK2_DIV2))
			((VC_BASE_PTR) (VC_BASE_PTR))
			((VC_CAP_ID) (VC_CAP_ID))
			((VC_CAP_NEXTPTR) (VC_CAP_NEXTPTR))
			((VC_CAP_ON) (VC_CAP_ON))
			((VC_CAP_REJECT_SNOOP_TRANSACTIONS) (VC_CAP_REJECT_SNOOP_TRANSACTIONS))
			((VC_CAP_VERSION) (VC_CAP_VERSION))
			((VC0_CPL_INFINITE) (VC0_CPL_INFINITE))
			((VC0_RX_RAM_LIMIT) (VC0_RX_RAM_LIMIT))
			((VC0_TOTAL_CREDITS_CD) (VC0_TOTAL_CREDITS_CD))
			((VC0_TOTAL_CREDITS_CH) (VC0_TOTAL_CREDITS_CH))
			((VC0_TOTAL_CREDITS_NPD) (VC0_TOTAL_CREDITS_NPD))
			((VC0_TOTAL_CREDITS_NPH) (VC0_TOTAL_CREDITS_NPH))
			((VC0_TOTAL_CREDITS_PD) (VC0_TOTAL_CREDITS_PD))
			((VC0_TOTAL_CREDITS_PH) (VC0_TOTAL_CREDITS_PH))
			((VC0_TX_LASTPACKET) (VC0_TX_LASTPACKET))
			((VSEC_BASE_PTR) (VSEC_BASE_PTR))
			((VSEC_CAP_HDR_ID) (VSEC_CAP_HDR_ID))
			((VSEC_CAP_HDR_REVISION) (VSEC_CAP_HDR_REVISION))
			((VSEC_CAP_ID) (VSEC_CAP_ID))
			((VSEC_CAP_IS_LINK_VISIBLE) (VSEC_CAP_IS_LINK_VISIBLE))
			((VSEC_CAP_NEXTPTR) (VSEC_CAP_NEXTPTR))
			((VSEC_CAP_ON) (VSEC_CAP_ON))
			((VSEC_CAP_VERSION) (VSEC_CAP_VERSION))
		)
		(_port
			((TRNTD) (trntd))
			((TRNTREM) (trntrem))
			((TRNTSOF) (trn_tsof))
			((TRNTEOF) (trn_teof))
			((TRNTSRCRDY) (trn_tsrc_rdy))
			((TRNTSRCDSC) (trn_tsrc_dsc))
			((TRNTERRFWD) (trn_terrfwd))
			((TRNTECRCGEN) (trn_tecrc_gen))
			((TRNTSTR) (trn_tstr))
			((TRNTCFGGNT) (trn_tcfg_gnt))
			((TRNRDSTRDY) (trn_rdst_rdy))
			((TRNRNPREQ) (trn_rnp_req))
			((TRNRFCPRET) (trn_rfcp_ret))
			((TRNRNPOK) (trn_rnp_ok))
			((TRNFCSEL) (trn_fc_sel))
			((MIMTXRDATA) (mim_tx_rdata))
			((MIMRXRDATA) (mim_rx_rdata))
			((TRNTDLLPDATA) (trn_tdllp_data))
			((TRNTDLLPSRCRDY) (trn_tdllp_src_rdy))
			((LL2TLPRCV) (ll2_tlp_rcv))
			((LL2SENDENTERL1) (ll2_send_enter_l1))
			((LL2SENDENTERL23) (ll2_send_enter_l23))
			((LL2SENDASREQL1) (ll2_send_as_req_l1))
			((LL2SENDPMACK) (ll2_send_pm_ack))
			((PL2DIRECTEDLSTATE) (pl2_directed_lstate))
			((LL2SUSPENDNOW) (ll2_suspend_now))
			((TL2PPMSUSPENDREQ) (tl2_ppm_suspend_req))
			((TL2ASPMSUSPENDCREDITCHECK) (tl2_aspm_suspend_credit_check))
			((PLDIRECTEDLINKCHANGE) (pl_directed_link_change))
			((PLDIRECTEDLINKWIDTH) (pl_directed_link_width))
			((PLDIRECTEDLINKSPEED) (pl_directed_link_speed))
			((PLDIRECTEDLINKAUTON) (pl_directed_link_auton))
			((PLUPSTREAMPREFERDEEMPH) (pl_upstream_prefer_deemph))
			((PLDOWNSTREAMDEEMPHSOURCE) (pl_downstream_deemph_source))
			((PLDIRECTEDLTSSMNEW) (pl_directed_ltssm_new))
			((PLDIRECTEDLTSSMNEWVLD) (pl_directed_ltssm_new_vld))
			((PLDIRECTEDLTSSMSTALL) (pl_directed_ltssm_stall))
			((PIPERX0CHARISK) (pipe_rx0_char_is_k))
			((PIPERX1CHARISK) (pipe_rx1_char_is_k))
			((PIPERX2CHARISK) (pipe_rx2_char_is_k))
			((PIPERX3CHARISK) (pipe_rx3_char_is_k))
			((PIPERX4CHARISK) (pipe_rx4_char_is_k))
			((PIPERX5CHARISK) (pipe_rx5_char_is_k))
			((PIPERX6CHARISK) (pipe_rx6_char_is_k))
			((PIPERX7CHARISK) (pipe_rx7_char_is_k))
			((PIPERX0VALID) (pipe_rx0_valid))
			((PIPERX1VALID) (pipe_rx1_valid))
			((PIPERX2VALID) (pipe_rx2_valid))
			((PIPERX3VALID) (pipe_rx3_valid))
			((PIPERX4VALID) (pipe_rx4_valid))
			((PIPERX5VALID) (pipe_rx5_valid))
			((PIPERX6VALID) (pipe_rx6_valid))
			((PIPERX7VALID) (pipe_rx7_valid))
			((PIPERX0DATA) (pipe_rx0_data))
			((PIPERX1DATA) (pipe_rx1_data))
			((PIPERX2DATA) (pipe_rx2_data))
			((PIPERX3DATA) (pipe_rx3_data))
			((PIPERX4DATA) (pipe_rx4_data))
			((PIPERX5DATA) (pipe_rx5_data))
			((PIPERX6DATA) (pipe_rx6_data))
			((PIPERX7DATA) (pipe_rx7_data))
			((PIPERX0CHANISALIGNED) (pipe_rx0_chanisaligned))
			((PIPERX1CHANISALIGNED) (pipe_rx1_chanisaligned))
			((PIPERX2CHANISALIGNED) (pipe_rx2_chanisaligned))
			((PIPERX3CHANISALIGNED) (pipe_rx3_chanisaligned))
			((PIPERX4CHANISALIGNED) (pipe_rx4_chanisaligned))
			((PIPERX5CHANISALIGNED) (pipe_rx5_chanisaligned))
			((PIPERX6CHANISALIGNED) (pipe_rx6_chanisaligned))
			((PIPERX7CHANISALIGNED) (pipe_rx7_chanisaligned))
			((PIPERX0STATUS) (pipe_rx0_status))
			((PIPERX1STATUS) (pipe_rx1_status))
			((PIPERX2STATUS) (pipe_rx2_status))
			((PIPERX3STATUS) (pipe_rx3_status))
			((PIPERX4STATUS) (pipe_rx4_status))
			((PIPERX5STATUS) (pipe_rx5_status))
			((PIPERX6STATUS) (pipe_rx6_status))
			((PIPERX7STATUS) (pipe_rx7_status))
			((PIPERX0PHYSTATUS) (pipe_rx0_phy_status))
			((PIPERX1PHYSTATUS) (pipe_rx1_phy_status))
			((PIPERX2PHYSTATUS) (pipe_rx2_phy_status))
			((PIPERX3PHYSTATUS) (pipe_rx3_phy_status))
			((PIPERX4PHYSTATUS) (pipe_rx4_phy_status))
			((PIPERX5PHYSTATUS) (pipe_rx5_phy_status))
			((PIPERX6PHYSTATUS) (pipe_rx6_phy_status))
			((PIPERX7PHYSTATUS) (pipe_rx7_phy_status))
			((PIPERX0ELECIDLE) (pipe_rx0_elec_idle))
			((PIPERX1ELECIDLE) (pipe_rx1_elec_idle))
			((PIPERX2ELECIDLE) (pipe_rx2_elec_idle))
			((PIPERX3ELECIDLE) (pipe_rx3_elec_idle))
			((PIPERX4ELECIDLE) (pipe_rx4_elec_idle))
			((PIPERX5ELECIDLE) (pipe_rx5_elec_idle))
			((PIPERX6ELECIDLE) (pipe_rx6_elec_idle))
			((PIPERX7ELECIDLE) (pipe_rx7_elec_idle))
			((PIPECLK) (pipe_clk))
			((USERCLK) (user_clk))
			((USERCLK2) (user_clk2))
			((SYSRSTN) (sys_rst_n))
			((CMRSTN) (cm_rst_n))
			((CMSTICKYRSTN) (cm_sticky_rst_n))
			((FUNCLVLRSTN) (func_lvl_rst_n))
			((TLRSTN) (tl_rst_n))
			((DLRSTN) (dl_rst_n))
			((PLRSTN) (pl_rst_n))
			((PLTRANSMITHOTRST) (pl_transmit_hot_rst))
			((CFGMGMTDI) (cfg_mgmt_di))
			((CFGMGMTBYTEENN) (cfg_mgmt_byte_en_n))
			((CFGMGMTDWADDR) (cfg_mgmt_dwaddr))
			((CFGMGMTWRRW1CASRWN) (cfg_mgmt_wr_rw1c_as_rw_n))
			((CFGMGMTWRREADONLYN) (cfg_mgmt_wr_readonly_n))
			((CFGMGMTWRENN) (cfg_mgmt_wr_en_n))
			((CFGMGMTRDENN) (cfg_mgmt_rd_en_n))
			((CFGERRMALFORMEDN) (cfg_err_malformed_n))
			((CFGERRCORN) (cfg_err_cor_n))
			((CFGERRURN) (cfg_err_ur_n))
			((CFGERRECRCN) (cfg_err_ecrc_n))
			((CFGERRCPLTIMEOUTN) (cfg_err_cpl_timeout_n))
			((CFGERRCPLABORTN) (cfg_err_cpl_abort_n))
			((CFGERRCPLUNEXPECTN) (cfg_err_cpl_unexpect_n))
			((CFGERRPOISONEDN) (cfg_err_poisoned_n))
			((CFGERRACSN) (cfg_err_acs_n))
			((CFGERRATOMICEGRESSBLOCKEDN) (cfg_err_atomic_egress_blocked_n))
			((CFGERRMCBLOCKEDN) (cfg_err_mc_blocked_n))
			((CFGERRINTERNALUNCORN) (cfg_err_internal_uncor_n))
			((CFGERRINTERNALCORN) (cfg_err_internal_cor_n))
			((CFGERRPOSTEDN) (cfg_err_posted_n))
			((CFGERRLOCKEDN) (cfg_err_locked_n))
			((CFGERRNORECOVERYN) (cfg_err_norecovery_n))
			((CFGERRAERHEADERLOG) (cfg_err_aer_headerlog))
			((CFGERRTLPCPLHEADER) (cfg_err_tlp_cpl_header))
			((CFGINTERRUPTN) (cfg_interrupt_n))
			((CFGINTERRUPTDI) (cfg_interrupt_di))
			((CFGINTERRUPTASSERTN) (cfg_interrupt_assert_n))
			((CFGINTERRUPTSTATN) (cfg_interrupt_stat_n))
			((CFGDSBUSNUMBER) (cfg_ds_bus_number))
			((CFGDSDEVICENUMBER) (cfg_ds_device_number))
			((CFGDSFUNCTIONNUMBER) (cfg_ds_function_number))
			((CFGPORTNUMBER) (cfg_port_number))
			((CFGPMHALTASPML0SN) (cfg_pm_halt_aspm_l0s_n))
			((CFGPMHALTASPML1N) (cfg_pm_halt_aspm_l1_n))
			((CFGPMFORCESTATEENN) (cfg_pm_force_state_en_n))
			((CFGPMFORCESTATE) (cfg_pm_force_state))
			((CFGPMWAKEN) (cfg_pm_wake_n))
			((CFGPMTURNOFFOKN) (cfg_pm_turnoff_ok_n))
			((CFGPMSENDPMETON) (cfg_pm_send_pme_to_n))
			((CFGPCIECAPINTERRUPTMSGNUM) (cfg_pciecap_interrupt_msgnum))
			((CFGTRNPENDINGN) (cfg_trn_pending_n))
			((CFGFORCEMPS) (cfg_force_mps))
			((CFGFORCECOMMONCLOCKOFF) (cfg_force_common_clock_off))
			((CFGFORCEEXTENDEDSYNCON) (cfg_force_extended_sync_on))
			((CFGDSN) (cfg_dsn))
			((CFGDEVID) (cfg_dev_id))
			((CFGVENDID) (cfg_vend_id))
			((CFGREVID) (cfg_rev_id))
			((CFGSUBSYSID) (cfg_subsys_id))
			((CFGSUBSYSVENDID) (cfg_subsys_vend_id))
			((CFGAERINTERRUPTMSGNUM) (cfg_aer_interrupt_msgnum))
			((DRPCLK) (drp_clk))
			((DRPEN) (drp_en))
			((DRPWE) (drp_we))
			((DRPADDR) (drp_addr))
			((DRPDI) (drp_di))
			((DBGMODE) (dbg_mode))
			((DBGSUBMODE) (dbg_sub_mode))
			((PLDBGMODE) (pl_dbg_mode))
			((TRNTDSTRDY) (trn_tdst_rdy_bus))
			((TRNTERRDROP) (trn_terr_drop))
			((TRNTBUFAV) (trn_tbuf_av))
			((TRNTCFGREQ) (trn_tcfg_req))
			((TRNRD) (trnrd))
			((TRNRREM) (trnrrem))
			((TRNRSOF) (trn_rsof))
			((TRNREOF) (trn_reof))
			((TRNRSRCRDY) (trn_rsrc_rdy))
			((TRNRSRCDSC) (trn_rsrc_dsc))
			((TRNRECRCERR) (trn_recrc_err))
			((TRNRERRFWD) (trn_rerrfwd))
			((TRNRBARHIT) (trn_rbar_hit))
			((TRNLNKUP) (trn_lnk_up))
			((TRNFCPH) (trn_fc_ph))
			((TRNFCPD) (trn_fc_pd))
			((TRNFCNPH) (trn_fc_nph))
			((TRNFCNPD) (trn_fc_npd))
			((TRNFCCPLH) (trn_fc_cplh))
			((TRNFCCPLD) (trn_fc_cpld))
			((MIMTXWDATA) (mim_tx_wdata))
			((MIMTXWADDR) (mim_tx_waddr))
			((MIMTXWEN) (mim_tx_wen))
			((MIMTXRADDR) (mim_tx_raddr))
			((MIMTXREN) (mim_tx_ren))
			((MIMRXWDATA) (mim_rx_wdata))
			((MIMRXWADDR) (mim_rx_waddr))
			((MIMRXWEN) (mim_rx_wen))
			((MIMRXRADDR) (mim_rx_raddr))
			((MIMRXREN) (mim_rx_ren))
			((TRNTDLLPDSTRDY) (trn_tdllp_dst_rdy))
			((TRNRDLLPDATA) (trn_rdllp_data))
			((TRNRDLLPSRCRDY) (trn_rdllp_src_rdy))
			((LL2TFCINIT1SEQ) (ll2_tfc_init1_seq))
			((LL2TFCINIT2SEQ) (ll2_tfc_init2_seq))
			((PL2SUSPENDOK) (pl2_suspend_ok))
			((PL2RECOVERY) (pl2_recovery))
			((PL2RXELECIDLE) (pl2_rx_elec_idle))
			((PL2RXPMSTATE) (pl2_rx_pm_state))
			((PL2L0REQ) (pl2_l0_req))
			((LL2SUSPENDOK) (ll2_suspend_ok))
			((LL2TXIDLE) (ll2_tx_idle))
			((LL2LINKSTATUS) (ll2_link_status))
			((TL2PPMSUSPENDOK) (tl2_ppm_suspend_ok))
			((TL2ASPMSUSPENDREQ) (tl2_aspm_suspend_req))
			((TL2ASPMSUSPENDCREDITCHECKOK) (tl2_aspm_suspend_credit_check_ok))
			((PL2LINKUP) (pl2_link_up))
			((PL2RECEIVERERR) (pl2_receiver_err))
			((LL2RECEIVERERR) (ll2_receiver_err))
			((LL2PROTOCOLERR) (ll2_protocol_err))
			((LL2BADTLPERR) (ll2_bad_tlp_err))
			((LL2BADDLLPERR) (ll2_bad_dllp_err))
			((LL2REPLAYROERR) (ll2_replay_ro_err))
			((LL2REPLAYTOERR) (ll2_replay_to_err))
			((TL2ERRHDR) (tl2_err_hdr))
			((TL2ERRMALFORMED) (tl2_err_malformed))
			((TL2ERRRXOVERFLOW) (tl2_err_rxoverflow))
			((TL2ERRFCPE) (tl2_err_fcpe))
			((PLSELLNKRATE) (pl_sel_lnk_rate))
			((PLSELLNKWIDTH) (pl_sel_lnk_width))
			((PLLTSSMSTATE) (pl_ltssm_state))
			((PLLANEREVERSALMODE) (pl_lane_reversal_mode))
			((PLPHYLNKUPN) (pl_phy_lnk_up_n))
			((PLTXPMSTATE) (pl_tx_pm_state))
			((PLRXPMSTATE) (pl_rx_pm_state))
			((PLLINKUPCFGCAP) (pl_link_upcfg_cap))
			((PLLINKGEN2CAP) (pl_link_gen2_cap))
			((PLLINKPARTNERGEN2SUPPORTED) (pl_link_partner_gen2_supported))
			((PLINITIALLINKWIDTH) (pl_initial_link_width))
			((PLDIRECTEDCHANGEDONE) (pl_directed_change_done))
			((PIPETXRCVRDET) (pipe_tx_rcvr_det))
			((PIPETXRESET) (pipe_tx_reset))
			((PIPETXRATE) (pipe_tx_rate))
			((PIPETXDEEMPH) (pipe_tx_deemph))
			((PIPETXMARGIN) (pipe_tx_margin))
			((PIPERX0POLARITY) (pipe_rx0_polarity))
			((PIPERX1POLARITY) (pipe_rx1_polarity))
			((PIPERX2POLARITY) (pipe_rx2_polarity))
			((PIPERX3POLARITY) (pipe_rx3_polarity))
			((PIPERX4POLARITY) (pipe_rx4_polarity))
			((PIPERX5POLARITY) (pipe_rx5_polarity))
			((PIPERX6POLARITY) (pipe_rx6_polarity))
			((PIPERX7POLARITY) (pipe_rx7_polarity))
			((PIPETX0COMPLIANCE) (pipe_tx0_compliance))
			((PIPETX1COMPLIANCE) (pipe_tx1_compliance))
			((PIPETX2COMPLIANCE) (pipe_tx2_compliance))
			((PIPETX3COMPLIANCE) (pipe_tx3_compliance))
			((PIPETX4COMPLIANCE) (pipe_tx4_compliance))
			((PIPETX5COMPLIANCE) (pipe_tx5_compliance))
			((PIPETX6COMPLIANCE) (pipe_tx6_compliance))
			((PIPETX7COMPLIANCE) (pipe_tx7_compliance))
			((PIPETX0CHARISK) (pipe_tx0_char_is_k))
			((PIPETX1CHARISK) (pipe_tx1_char_is_k))
			((PIPETX2CHARISK) (pipe_tx2_char_is_k))
			((PIPETX3CHARISK) (pipe_tx3_char_is_k))
			((PIPETX4CHARISK) (pipe_tx4_char_is_k))
			((PIPETX5CHARISK) (pipe_tx5_char_is_k))
			((PIPETX6CHARISK) (pipe_tx6_char_is_k))
			((PIPETX7CHARISK) (pipe_tx7_char_is_k))
			((PIPETX0DATA) (pipe_tx0_data))
			((PIPETX1DATA) (pipe_tx1_data))
			((PIPETX2DATA) (pipe_tx2_data))
			((PIPETX3DATA) (pipe_tx3_data))
			((PIPETX4DATA) (pipe_tx4_data))
			((PIPETX5DATA) (pipe_tx5_data))
			((PIPETX6DATA) (pipe_tx6_data))
			((PIPETX7DATA) (pipe_tx7_data))
			((PIPETX0ELECIDLE) (pipe_tx0_elec_idle))
			((PIPETX1ELECIDLE) (pipe_tx1_elec_idle))
			((PIPETX2ELECIDLE) (pipe_tx2_elec_idle))
			((PIPETX3ELECIDLE) (pipe_tx3_elec_idle))
			((PIPETX4ELECIDLE) (pipe_tx4_elec_idle))
			((PIPETX5ELECIDLE) (pipe_tx5_elec_idle))
			((PIPETX6ELECIDLE) (pipe_tx6_elec_idle))
			((PIPETX7ELECIDLE) (pipe_tx7_elec_idle))
			((PIPETX0POWERDOWN) (pipe_tx0_powerdown))
			((PIPETX1POWERDOWN) (pipe_tx1_powerdown))
			((PIPETX2POWERDOWN) (pipe_tx2_powerdown))
			((PIPETX3POWERDOWN) (pipe_tx3_powerdown))
			((PIPETX4POWERDOWN) (pipe_tx4_powerdown))
			((PIPETX5POWERDOWN) (pipe_tx5_powerdown))
			((PIPETX6POWERDOWN) (pipe_tx6_powerdown))
			((PIPETX7POWERDOWN) (pipe_tx7_powerdown))
			((USERRSTN) (user_rst_n))
			((PLRECEIVEDHOTRST) (pl_received_hot_rst))
			((RECEIVEDFUNCLVLRSTN) (received_func_lvl_rst_n))
			((LNKCLKEN) (lnk_clk_en))
			((CFGMGMTDO) (cfg_mgmt_do))
			((CFGMGMTRDWRDONEN) (cfg_mgmt_rd_wr_done_n))
			((CFGERRAERHEADERLOGSETN) (cfg_err_aer_headerlog_set_n))
			((CFGERRCPLRDYN) (cfg_err_cpl_rdy_n))
			((CFGINTERRUPTRDYN) (cfg_interrupt_rdy_n))
			((CFGINTERRUPTMMENABLE) (cfg_interrupt_mmenable))
			((CFGINTERRUPTMSIENABLE) (cfg_interrupt_msienable))
			((CFGINTERRUPTDO) (cfg_interrupt_do))
			((CFGINTERRUPTMSIXENABLE) (cfg_interrupt_msixenable))
			((CFGINTERRUPTMSIXFM) (cfg_interrupt_msixfm))
			((CFGMSGRECEIVED) (cfg_msg_received))
			((CFGMSGDATA) (cfg_msg_data))
			((CFGMSGRECEIVEDERRCOR) (cfg_msg_received_err_cor))
			((CFGMSGRECEIVEDERRNONFATAL) (cfg_msg_received_err_non_fatal))
			((CFGMSGRECEIVEDERRFATAL) (cfg_msg_received_err_fatal))
			((CFGMSGRECEIVEDASSERTINTA) (cfg_msg_received_assert_int_a))
			((CFGMSGRECEIVEDDEASSERTINTA) (cfg_msg_received_deassert_int_a))
			((CFGMSGRECEIVEDASSERTINTB) (cfg_msg_received_assert_int_b))
			((CFGMSGRECEIVEDDEASSERTINTB) (cfg_msg_received_deassert_int_b))
			((CFGMSGRECEIVEDASSERTINTC) (cfg_msg_received_assert_int_c))
			((CFGMSGRECEIVEDDEASSERTINTC) (cfg_msg_received_deassert_int_c))
			((CFGMSGRECEIVEDASSERTINTD) (cfg_msg_received_assert_int_d))
			((CFGMSGRECEIVEDDEASSERTINTD) (cfg_msg_received_deassert_int_d))
			((CFGMSGRECEIVEDPMPME) (cfg_msg_received_pm_pme))
			((CFGMSGRECEIVEDPMETOACK) (cfg_msg_received_pme_to_ack))
			((CFGMSGRECEIVEDPMETO) (cfg_msg_received_pme_to))
			((CFGMSGRECEIVEDSETSLOTPOWERLIMIT) (cfg_msg_received_setslotpowerlimit))
			((CFGMSGRECEIVEDUNLOCK) (cfg_msg_received_unlock))
			((CFGMSGRECEIVEDPMASNAK) (cfg_msg_received_pm_as_nak))
			((CFGPCIELINKSTATE) (cfg_pcie_link_state))
			((CFGPMRCVASREQL1N) (cfg_pm_rcv_as_req_l1_n))
			((CFGPMRCVREQACKN) (cfg_pm_rcv_req_ack_n))
			((CFGPMRCVENTERL1N) (cfg_pm_rcv_enter_l1_n))
			((CFGPMRCVENTERL23N) (cfg_pm_rcv_enter_l23_n))
			((CFGPMCSRPOWERSTATE) (cfg_pmcsr_powerstate))
			((CFGPMCSRPMEEN) (cfg_pmcsr_pme_en))
			((CFGPMCSRPMESTATUS) (cfg_pmcsr_pme_status))
			((CFGTRANSACTION) (cfg_transaction))
			((CFGTRANSACTIONTYPE) (cfg_transaction_type))
			((CFGTRANSACTIONADDR) (cfg_transaction_addr))
			((CFGCOMMANDIOENABLE) (cfg_command_io_enable))
			((CFGCOMMANDMEMENABLE) (cfg_command_mem_enable))
			((CFGCOMMANDBUSMASTERENABLE) (cfg_command_bus_master_enable))
			((CFGCOMMANDINTERRUPTDISABLE) (cfg_command_interrupt_disable))
			((CFGCOMMANDSERREN) (cfg_command_serr_en))
			((CFGBRIDGESERREN) (cfg_bridge_serr_en))
			((CFGDEVSTATUSCORRERRDETECTED) (cfg_dev_status_corr_err_detected))
			((CFGDEVSTATUSNONFATALERRDETECTED) (cfg_dev_status_non_fatal_err_detected))
			((CFGDEVSTATUSFATALERRDETECTED) (cfg_dev_status_fatal_err_detected))
			((CFGDEVSTATUSURDETECTED) (cfg_dev_status_ur_detected))
			((CFGDEVCONTROLCORRERRREPORTINGEN) (cfg_dev_control_corr_err_reporting_en))
			((CFGDEVCONTROLNONFATALREPORTINGEN) (cfg_dev_control_non_fatal_reporting_en))
			((CFGDEVCONTROLFATALERRREPORTINGEN) (cfg_dev_control_fatal_err_reporting_en))
			((CFGDEVCONTROLURERRREPORTINGEN) (cfg_dev_control_ur_err_reporting_en))
			((CFGDEVCONTROLENABLERO) (cfg_dev_control_enable_ro))
			((CFGDEVCONTROLMAXPAYLOAD) (cfg_dev_control_max_payload))
			((CFGDEVCONTROLEXTTAGEN) (cfg_dev_control_ext_tag_en))
			((CFGDEVCONTROLPHANTOMEN) (cfg_dev_control_phantom_en))
			((CFGDEVCONTROLAUXPOWEREN) (cfg_dev_control_aux_power_en))
			((CFGDEVCONTROLNOSNOOPEN) (cfg_dev_control_no_snoop_en))
			((CFGDEVCONTROLMAXREADREQ) (cfg_dev_control_max_read_req))
			((CFGLINKSTATUSCURRENTSPEED) (cfg_link_status_current_speed))
			((CFGLINKSTATUSNEGOTIATEDWIDTH) (cfg_link_status_negotiated_width))
			((CFGLINKSTATUSLINKTRAINING) (cfg_link_status_link_training))
			((CFGLINKSTATUSDLLACTIVE) (cfg_link_status_dll_active))
			((CFGLINKSTATUSBANDWIDTHSTATUS) (cfg_link_status_bandwidth_status))
			((CFGLINKSTATUSAUTOBANDWIDTHSTATUS) (cfg_link_status_auto_bandwidth_status))
			((CFGLINKCONTROLASPMCONTROL) (cfg_link_control_aspm_control))
			((CFGLINKCONTROLRCB) (cfg_link_control_rcb))
			((CFGLINKCONTROLLINKDISABLE) (cfg_link_control_link_disable))
			((CFGLINKCONTROLRETRAINLINK) (cfg_link_control_retrain_link))
			((CFGLINKCONTROLCOMMONCLOCK) (cfg_link_control_common_clock))
			((CFGLINKCONTROLEXTENDEDSYNC) (cfg_link_control_extended_sync))
			((CFGLINKCONTROLCLOCKPMEN) (cfg_link_control_clock_pm_en))
			((CFGLINKCONTROLHWAUTOWIDTHDIS) (cfg_link_control_hw_auto_width_dis))
			((CFGLINKCONTROLBANDWIDTHINTEN) (cfg_link_control_bandwidth_int_en))
			((CFGLINKCONTROLAUTOBANDWIDTHINTEN) (cfg_link_control_auto_bandwidth_int_en))
			((CFGDEVCONTROL2CPLTIMEOUTVAL) (cfg_dev_control2_cpl_timeout_val))
			((CFGDEVCONTROL2CPLTIMEOUTDIS) (cfg_dev_control2_cpl_timeout_dis))
			((CFGDEVCONTROL2ARIFORWARDEN) (cfg_dev_control2_ari_forward_en))
			((CFGDEVCONTROL2ATOMICREQUESTEREN) (cfg_dev_control2_atomic_requester_en))
			((CFGDEVCONTROL2ATOMICEGRESSBLOCK) (cfg_dev_control2_atomic_egress_block))
			((CFGDEVCONTROL2IDOREQEN) (cfg_dev_control2_ido_req_en))
			((CFGDEVCONTROL2IDOCPLEN) (cfg_dev_control2_ido_cpl_en))
			((CFGDEVCONTROL2LTREN) (cfg_dev_control2_ltr_en))
			((CFGDEVCONTROL2TLPPREFIXBLOCK) (cfg_dev_control2_tlp_prefix_block))
			((CFGSLOTCONTROLELECTROMECHILCTLPULSE) (cfg_slot_control_electromech_il_ctl_pulse))
			((CFGROOTCONTROLSYSERRCORRERREN) (cfg_root_control_syserr_corr_err_en))
			((CFGROOTCONTROLSYSERRNONFATALERREN) (cfg_root_control_syserr_non_fatal_err_en))
			((CFGROOTCONTROLSYSERRFATALERREN) (cfg_root_control_syserr_fatal_err_en))
			((CFGROOTCONTROLPMEINTEN) (cfg_root_control_pme_int_en))
			((CFGAERECRCCHECKEN) (cfg_aer_ecrc_check_en))
			((CFGAERECRCGENEN) (cfg_aer_ecrc_gen_en))
			((CFGAERROOTERRCORRERRREPORTINGEN) (cfg_aer_rooterr_corr_err_reporting_en))
			((CFGAERROOTERRNONFATALERRREPORTINGEN) (cfg_aer_rooterr_non_fatal_err_reporting_en))
			((CFGAERROOTERRFATALERRREPORTINGEN) (cfg_aer_rooterr_fatal_err_reporting_en))
			((CFGAERROOTERRCORRERRRECEIVED) (cfg_aer_rooterr_corr_err_received))
			((CFGAERROOTERRNONFATALERRRECEIVED) (cfg_aer_rooterr_non_fatal_err_received))
			((CFGAERROOTERRFATALERRRECEIVED) (cfg_aer_rooterr_fatal_err_received))
			((CFGVCTCVCMAP) (cfg_vc_tcvc_map))
			((DRPRDY) (drp_rdy))
			((DRPDO) (drp_do))
			((DBGVECA) (dbg_vec_a))
			((DBGVECB) (dbg_vec_b))
			((DBGVECC) (dbg_vec_c))
			((DBGSCLRA) (dbg_sclr_a))
			((DBGSCLRB) (dbg_sclr_b))
			((DBGSCLRC) (dbg_sclr_c))
			((DBGSCLRD) (dbg_sclr_d))
			((DBGSCLRE) (dbg_sclr_e))
			((DBGSCLRF) (dbg_sclr_f))
			((DBGSCLRG) (dbg_sclr_g))
			((DBGSCLRH) (dbg_sclr_h))
			((DBGSCLRI) (dbg_sclr_i))
			((DBGSCLRJ) (dbg_sclr_j))
			((DBGSCLRK) (dbg_sclr_k))
			((PLDBGVEC) (pl_dbg_vec))
		)
		(_delay (_code  11)(_code  12))
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_7x 16 -1)

)
V 000088 55 6980          1580965250155 axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_bram_top_7x
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_bram_top_7x 0 29006(axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_bram_top_7x 0 29006))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code dcdada8f878b81c98ddbcc868edad5dad9d98adbda)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 29008 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IMPL_TARGET ~vector~0 0 29008 \"HARD"\ (_ent -1 (_string \V"HARD"\))))
		(_type (_int ~vector~1 0 29009 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_MAX_PAYLOAD_SUPPORTED ~vector~1 0 29009 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~2 0 29010 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int LINK_CAP_MAX_LINK_SPEED ~vector~2 0 29010 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~3 0 29011 (_array ~reg ((_dto i 5 i 0)))))
		(_gen (_int LINK_CAP_MAX_LINK_WIDTH ~vector~3 0 29011 \6'h08\ (_ent -1 (_cnst \6'h08\))))
		(_type (_int ~vector~4 0 29013 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_TX_LASTPACKET ~vector~4 0 29013 \31\ (_ent -1 (_cnst \31\))))
		(_type (_int ~vector~5 0 29014 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TLM_TX_OVERHEAD ~vector~5 0 29014 \24\ (_ent -1 (_cnst \24\))))
		(_type (_int ~vector~6 0 29015 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_TX_RAM_RADDR_LATENCY ~vector~6 0 29015 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~7 0 29016 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_TX_RAM_RDATA_LATENCY ~vector~7 0 29016 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~8 0 29017 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_TX_RAM_WRITE_LATENCY ~vector~8 0 29017 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~9 0 29019 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_RX_RAM_LIMIT ~vector~9 0 29019 \'h1FFF\ (_ent -1 (_cnst \'h1FFF\))))
		(_type (_int ~vector~10 0 29020 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_RX_RAM_RADDR_LATENCY ~vector~10 0 29020 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~11 0 29021 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_RX_RAM_RDATA_LATENCY ~vector~11 0 29021 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~12 0 29023 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_RX_RAM_WRITE_LATENCY ~vector~12 0 29023 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~13 0 29049 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MPS_BYTES ~vector~13 0 29049 \DEV_CAP_MAX_PAYLOAD_SUPPORTED==0?128:DEV_CAP_MAX_PAYLOAD_SUPPORTED==1?256:DEV_CAP_MAX_PAYLOAD_SUPPORTED==2?512:1024\ (_ent -1 (_code 2)))(_cnst l))
		(_type (_int ~vector~14 0 29051 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BYTES_TX ~vector~14 0 29051 \(VC0_TX_LASTPACKET+1)*(MPS_BYTES+TLM_TX_OVERHEAD)\ (_ent -1 (_code 3)))(_cnst l))
		(_type (_int ~vector~15 0 29053 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ROWS_TX ~vector~15 0 29053 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~16 0 29059 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int COLS_TX ~vector~16 0 29059 \BYTES_TX<=4096?1:BYTES_TX<=8192?2:BYTES_TX<=16384?4:BYTES_TX<=32768?8:18\ (_ent -1 (_code 4)))(_cnst l))
		(_type (_int ~vector~17 0 29062 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ROWS_RX ~vector~17 0 29062 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~18 0 29069 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int COLS_RX ~vector~18 0 29069 \VC0_RX_RAM_LIMIT<'h0200?1:VC0_RX_RAM_LIMIT<'h0400?2:VC0_RX_RAM_LIMIT<'h0800?4:VC0_RX_RAM_LIMIT<'h1000?8:18\ (_ent -1 (_code 5)))(_cnst l))
		(_port (_int user_clk_i ~wire 0 29025 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset_i ~wire 0 29026 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mim_tx_wen ~wire 0 29028 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[12:0]wire~ 0 29029 (_array ~wire ((_dto i 12 i 0)))))
		(_port (_int mim_tx_waddr ~[12:0]wire~ 0 29029 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[71:0]wire~ 0 29030 (_array ~wire ((_dto i 71 i 0)))))
		(_port (_int mim_tx_wdata ~[71:0]wire~ 0 29030 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mim_tx_ren ~wire 0 29031 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mim_tx_rce ~wire 0 29032 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mim_tx_raddr ~[12:0]wire~ 0 29033 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mim_tx_rdata ~[71:0]wire~ 0 29034 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int mim_rx_wen ~wire 0 29036 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mim_rx_waddr ~[12:0]wire~ 0 29037 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mim_rx_wdata ~[71:0]wire~ 0 29038 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mim_rx_ren ~wire 0 29039 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mim_rx_rce ~wire 0 29040 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mim_rx_raddr ~[12:0]wire~ 0 29041 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mim_rx_rdata ~[71:0]wire~ 0 29042 (_arch (_out)))(_net scalared)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#29071_0@ (_arch 0 0 29071 (_prcs 0(_mon)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 1 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst pcie_brams_tx 0 29076 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_brams_7x)
		(_gen
			((LINK_CAP_MAX_LINK_WIDTH) (LINK_CAP_MAX_LINK_WIDTH))
			((LINK_CAP_MAX_LINK_SPEED) (LINK_CAP_MAX_LINK_SPEED))
			((IMPL_TARGET) (IMPL_TARGET))
			((NUM_BRAMS) (COLS_TX))
			((RAM_RADDR_LATENCY) (TL_TX_RAM_RADDR_LATENCY))
			((RAM_RDATA_LATENCY) (TL_TX_RAM_RDATA_LATENCY))
			((RAM_WRITE_LATENCY) (TL_TX_RAM_WRITE_LATENCY))
		)
		(_port
			((user_clk_i) (user_clk_i))
			((reset_i) (reset_i))
			((waddr) (mim_tx_waddr))
			((wen) (mim_tx_wen))
			((ren) (mim_tx_ren))
			((rce) (mim_tx_rce))
			((wdata) (mim_tx_wdata))
			((raddr) (mim_tx_raddr))
			((rdata) (mim_tx_rdata))
		)
	)
	(_inst pcie_brams_rx 0 29097 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_brams_7x)
		(_gen
			((LINK_CAP_MAX_LINK_WIDTH) (LINK_CAP_MAX_LINK_WIDTH))
			((LINK_CAP_MAX_LINK_SPEED) (LINK_CAP_MAX_LINK_SPEED))
			((IMPL_TARGET) (IMPL_TARGET))
			((NUM_BRAMS) (COLS_RX))
			((RAM_RADDR_LATENCY) (TL_RX_RAM_RADDR_LATENCY))
			((RAM_RDATA_LATENCY) (TL_RX_RAM_RDATA_LATENCY))
			((RAM_WRITE_LATENCY) (TL_RX_RAM_WRITE_LATENCY))
		)
		(_port
			((user_clk_i) (user_clk_i))
			((reset_i) (reset_i))
			((waddr) (mim_rx_waddr))
			((wen) (mim_rx_wen))
			((ren) (mim_rx_ren))
			((rce) (mim_rx_rce))
			((wdata) (mim_rx_wdata))
			((raddr) (mim_rx_raddr))
			((rdata) (mim_rx_rdata))
		)
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_bram_top_7x 6 -1)

)
V 000084 55 7461          1580965250157 axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_bram_7x
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_bram_7x 0 28784(axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_bram_7x 0 28784))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code dcdada8f878b81c983decc868edad5dad9d98adbda)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 28786 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int LINK_CAP_MAX_LINK_SPEED ~vector~0 0 28786 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~1 0 28787 (_array ~reg ((_dto i 5 i 0)))))
		(_gen (_int LINK_CAP_MAX_LINK_WIDTH ~vector~1 0 28787 \6'h08\ (_ent -1 (_cnst \6'h08\))))
		(_type (_int ~vector~2 0 28788 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IMPL_TARGET ~vector~2 0 28788 \"HARD"\ (_ent -1 (_string \V"HARD"\))))
		(_type (_int ~vector~3 0 28789 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DOB_REG ~vector~3 0 28789 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~4 0 28793 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WIDTH ~vector~4 0 28793 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~5 0 28815 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_MSB ~vector~5 0 28815 \WIDTH==4?12:WIDTH==9?11:WIDTH==18?10:WIDTH==36?9:8\ (_ent -1 (_code 24)))(_cnst l))
		(_type (_int ~vector~6 0 28823 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_LO_BITS ~vector~6 0 28823 \WIDTH==4?2:WIDTH==9?3:WIDTH==18?4:WIDTH==36?5:0\ (_ent -1 (_code 25)))(_cnst l))
		(_type (_int ~vector~7 0 28831 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int D_MSB ~vector~7 0 28831 \WIDTH==4?3:WIDTH==9?7:WIDTH==18?15:WIDTH==36?31:63\ (_ent -1 (_code 26)))(_cnst l))
		(_type (_int ~vector~8 0 28834 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DP_LSB ~vector~8 0 28834 \D_MSB+1\ (_ent -1 (_code 27)))(_cnst l))
		(_type (_int ~vector~9 0 28841 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DP_MSB ~vector~9 0 28841 \WIDTH==4?4:WIDTH==9?8:WIDTH==18?17:WIDTH==36?35:71\ (_ent -1 (_code 28)))(_cnst l))
		(_type (_int ~vector~10 0 28843 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DPW ~vector~10 0 28843 \DP_MSB-DP_LSB+1\ (_ent -1 (_code 29)))(_cnst l))
		(_type (_int ~vector~11 0 28845 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WRITE_MODE ~vector~11 0 28845 \WIDTH==72&&!(LINK_CAP_MAX_LINK_SPEED==4'h2&&LINK_CAP_MAX_LINK_WIDTH==6'h08)?"WRITE_FIRST":LINK_CAP_MAX_LINK_SPEED==4'h2&&LINK_CAP_MAX_LINK_WIDTH==6'h08?"WRITE_FIRST":"NO_CHANGE"\ (_ent -1 (_code 30)))(_cnst l))
		(_type (_int ~vector~12 0 28847 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEVICE ~vector~12 0 28847 \IMPL_TARGET=="HARD"?"7SERIES":"VIRTEX6"\ (_ent -1 (_code 31)))(_cnst l))
		(_type (_int ~vector~13 0 28848 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BRAM_SIZE ~vector~13 0 28848 \"36Kb"\ (_ent -1 (_string \V"36Kb"\)))(_cnst l))
		(_type (_int ~vector~14 0 28855 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WE_WIDTH ~vector~14 0 28855 \DEVICE=="VIRTEX5"||DEVICE=="VIRTEX6"||DEVICE=="7SERIES"?WIDTH<=9?1:WIDTH>9&&WIDTH<=18?2:WIDTH>18&&WIDTH<=36?4:WIDTH>36&&WIDTH<=72?8:BRAM_SIZE=="18Kb"?4:8:8\ (_ent -1 (_code 32)))(_cnst l))
		(_port (_int user_clk_i ~wire 0 28795 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset_i ~wire 0 28796 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wen_i ~wire 0 28798 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[12:0]wire~ 0 28799 (_array ~wire ((_dto i 12 i 0)))))
		(_port (_int waddr_i ~[12:0]wire~ 0 28799 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[WIDTH-1:0]wire~ 0 28800 (_array ~wire ((_range  33)))))
		(_port (_int wdata_i ~[WIDTH-1:0]wire~ 0 28800 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ren_i ~wire 0 28802 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rce_i ~wire 0 28803 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int raddr_i ~[12:0]wire~ 0 28804 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rdata_o ~[WIDTH-1:0]wire~ 0 28806 (_arch (_out)))(_net scalared)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#28858_0@ (_arch 0 0 28858 (_prcs 0(_mon)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 1 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate use_sdp 0 28874 (_vif  (_code 6))
	  (_object
	  	(_type (_int ~[size_1{{WE_WIDTH{1'd1}}}:0]wire~ 0 28891 (_array ~wire ((_range  7)))))
	  	(_sig (_int \1 \ ~[size_1{{WE_WIDTH{1'd1}}}:0]wire~ -1 28891 (_int (_uni)))(_net) (_replicated)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@INTERNAL#28891_2@ (_int 2 0 28891 (_prcs 0(_ass)(_simple)(_trgt(9))
	  		)))
	  		(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst ramb36sdp 0 28875 (_ent . BRAM_SDP_MACRO)
	  	(_gen
	  		((DEVICE) (DEVICE))
	  		((BRAM_SIZE) (BRAM_SIZE))
	  		((DO_REG) (DOB_REG))
	  		((READ_WIDTH) (WIDTH))
	  		((WRITE_WIDTH) (WIDTH))
	  		((WRITE_MODE) (WRITE_MODE))
	  	)
	  	(_port
	  		((DO) (rdata_o(_range 8)))
	  		((DI) (wdata_i(_range 9)))
	  		((RDADDR) (raddr_i(_range 10)))
	  		((RDCLK) (user_clk_i))
	  		((RDEN) (ren_i))
	  		((REGCE) (rce_i))
	  		((RST) (reset_i))
	  		((WE) (\1 \))
	  		((WRADDR) (waddr_i(_range 11)))
	  		((WRCLK) (user_clk_i))
	  		((WREN) (wen_i))
	  	)
	  	(_delay (_code  12)(_code  13))
	  )
	)
	(_generate use_tdp 0 28898 (_vif  (_code 14))
	  (_object
	  	(_type (_int ~[size_1{{WIDTH{1'd0}}}:0]wire~ 0 28919 (_array ~wire ((_range  15)))))
	  	(_sig (_int \2 \ ~[size_1{{WIDTH{1'd0}}}:0]wire~ -1 28919 (_int (_uni)))(_net) (_replicated)(_flags2))
	  	(_sig (_int \3 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[size_1{{WE_WIDTH{1'd1}}}:0]wire~ 0 28926 (_array ~wire ((_range  16)))))
	  	(_sig (_int \4 \ ~[size_1{{WE_WIDTH{1'd1}}}:0]wire~ -1 28926 (_int (_uni)))(_net) (_replicated)(_flags2))
	  	(_type (_int ~[size_1{{WE_WIDTH{1'd0}}}:0]wire~ 0 28927 (_array ~wire ((_range  17)))))
	  	(_sig (_int \5 \ ~[size_1{{WE_WIDTH{1'd0}}}:0]wire~ -1 28927 (_int (_uni)))(_net) (_replicated)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#28919,28926,28927_4@ (_arch 4 0 28919 (_prcs 0(_ass)(_simple)(_trgt(10)(12)(13))
	  		)))
	  		(@INTERNAL#0_5@ (_int 5 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst ramb36 0 28900 (_ent . BRAM_TDP_MACRO)
	  	(_gen
	  		((DEVICE) (DEVICE))
	  		((BRAM_SIZE) (BRAM_SIZE))
	  		((DOA_REG) (_cnst \0\))
	  		((DOB_REG) (DOB_REG))
	  		((READ_WIDTH_A) (WIDTH))
	  		((READ_WIDTH_B) (WIDTH))
	  		((WRITE_WIDTH_A) (WIDTH))
	  		((WRITE_WIDTH_B) (WIDTH))
	  		((WRITE_MODE_A) (WRITE_MODE))
	  	)
	  	(_port
	  		((DOA) (_open))
	  		((DOB) (rdata_o(_range 18)))
	  		((ADDRA) (waddr_i(_range 19)))
	  		((ADDRB) (raddr_i(_range 20)))
	  		((CLKA) (user_clk_i))
	  		((CLKB) (user_clk_i))
	  		((DIA) (wdata_i(_range 21)))
	  		((DIB) (\2 \))
	  		((ENA) (wen_i))
	  		((ENB) (ren_i))
	  		((REGCEA) (\3 \))
	  		((REGCEB) (rce_i))
	  		((RSTA) (reset_i))
	  		((RSTB) (reset_i))
	  		((WEA) (\4 \))
	  		((WEB) (\5 \))
	  	)
	  	(_delay (_code  22)(_code  23))
	  )
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_bram_7x 36 -1)

)
V 000085 55 8140          1580965250159 axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_brams_7x
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_brams_7x 0 29184(axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_brams_7x 0 29184))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 23))
	(_code dcdada8f878b81c9dfddcc868edad5dad9d98adbda)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 29186 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int LINK_CAP_MAX_LINK_SPEED ~vector~0 0 29186 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~1 0 29187 (_array ~reg ((_dto i 5 i 0)))))
		(_gen (_int LINK_CAP_MAX_LINK_WIDTH ~vector~1 0 29187 \6'h08\ (_ent -1 (_cnst \6'h08\))))
		(_type (_int ~vector~2 0 29188 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IMPL_TARGET ~vector~2 0 29188 \"HARD"\ (_ent -1 (_string \V"HARD"\))))
		(_type (_int ~vector~3 0 29193 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int NUM_BRAMS ~vector~3 0 29193 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~4 0 29201 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RAM_RADDR_LATENCY ~vector~4 0 29201 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~5 0 29210 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RAM_RDATA_LATENCY ~vector~5 0 29210 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~6 0 29220 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RAM_WRITE_LATENCY ~vector~6 0 29220 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~7 0 29235 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DOB_REG ~vector~7 0 29235 \RAM_RDATA_LATENCY>1?1:0\ (_ent -1 (_code 34)))(_cnst l))
		(_type (_int ~vector~8 0 29243 (_array ~reg ((_dto i 6 i 0)))))
		(_gen (_int WIDTH ~vector~8 0 29243 \NUM_BRAMS==1?72:NUM_BRAMS==2?36:NUM_BRAMS==4?18:NUM_BRAMS==8?9:4\ (_ent -1 (_code 35)))(_cnst l))
		(_type (_int ~vector~9 0 29245 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~9 0 29245 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_port (_int user_clk_i ~wire 0 29222 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset_i ~wire 0 29223 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wen ~wire 0 29225 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[12:0]wire~ 0 29226 (_array ~wire ((_dto i 12 i 0)))))
		(_port (_int waddr ~[12:0]wire~ 0 29226 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[71:0]wire~ 0 29227 (_array ~wire ((_dto i 71 i 0)))))
		(_port (_int wdata ~[71:0]wire~ 0 29227 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ren ~wire 0 29228 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rce ~wire 0 29229 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int raddr ~[12:0]wire~ 0 29230 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rdata ~[71:0]wire~ 0 29231 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int wen_int ~wire 0 29247 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int waddr_int ~[12:0]wire~ 0 29248 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wdata_int ~[71:0]wire~ 0 29249 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ren_int ~wire 0 29251 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int raddr_int ~[12:0]wire~ 0 29252 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rdata_int ~[71:0]wire~ 0 29253 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#29256_0@ (_arch 0 0 29256 (_prcs 0(_mon)
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 1 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate wr_lat_2 0 29302 (_vif  (_code 23))
	  (_object
	  	(_sig (_int wen_q ~reg 0 29303 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[12:0]reg~ 0 29304 (_array ~reg ((_dto i 12 i 0)))))
	  	(_sig (_int waddr_q ~[12:0]reg~ 0 29304 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[71:0]reg~ 0 29305 (_array ~reg ((_dto i 71 i 0)))))
	  	(_sig (_int wdata_q ~[71:0]reg~ 0 29305 (_arch (_uni)))(_reg)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#29307_2@ (_arch 2 0 29307 (_prcs 0(_trgt(15)(16)(17))(_read(0)(1)(2)(3)(4))
				(_need_init)
	  		)))
	  		(@ASSIGN#29323_3@ (_arch 3 0 29323 (_prcs 1(_ass)(_simple)(_trgt(9))(_sens(15))
	  		)))
	  		(@ASSIGN#29324_4@ (_arch 4 0 29324 (_prcs 2(_ass)(_simple)(_trgt(10))(_sens(16))
	  		)))
	  		(@ASSIGN#29325_5@ (_arch 5 0 29325 (_prcs 3(_ass)(_simple)(_trgt(11))(_sens(17))
	  		)))
	  		(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 4 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate wr_lat_1 0 29328 (_vif  (_code 24))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#29329_7@ (_arch 7 0 29329 (_prcs 0(_ass)(_simple)(_trgt(9))(_sens(2))
	  		)))
	  		(@ASSIGN#29330_8@ (_arch 8 0 29330 (_prcs 1(_ass)(_simple)(_trgt(10))(_sens(3))
	  		)))
	  		(@ASSIGN#29331_9@ (_arch 9 0 29331 (_prcs 2(_ass)(_simple)(_trgt(11))(_sens(4))
	  		)))
	  		(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate raddr_lat_2 0 29337 (_vif  (_code 25))
	  (_object
	  	(_sig (_int ren_q ~reg 0 29338 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[12:0]reg~ 0 29339 (_array ~reg ((_dto i 12 i 0)))))
	  	(_sig (_int raddr_q ~[12:0]reg~ 0 29339 (_arch (_uni)))(_reg)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#29341_11@ (_arch 11 0 29341 (_prcs 0(_trgt(18)(19))(_read(0)(1)(5)(7))
				(_need_init)
	  		)))
	  		(@ASSIGN#29354_12@ (_arch 12 0 29354 (_prcs 1(_ass)(_simple)(_trgt(12))(_sens(18))
	  		)))
	  		(@ASSIGN#29355_13@ (_arch 13 0 29355 (_prcs 2(_ass)(_simple)(_trgt(13))(_sens(19))
	  		)))
	  		(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate raddr_lat_1 0 29358 (_vif  (_code 26))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#29359_15@ (_arch 15 0 29359 (_prcs 0(_ass)(_simple)(_trgt(12))(_sens(5))
	  		)))
	  		(@ASSIGN#29360_16@ (_arch 16 0 29360 (_prcs 1(_ass)(_simple)(_trgt(13))(_sens(7))
	  		)))
	  		(@INTERNAL#0_17@ (_int 17 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate rdata_lat_3 0 29364 (_vif  (_code 27))
	  (_object
	  	(_type (_int ~[71:0]reg~ 0 29365 (_array ~reg ((_dto i 71 i 0)))))
	  	(_sig (_int rdata_q ~[71:0]reg~ 0 29365 (_arch (_uni)))(_reg)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#29367_18@ (_arch 18 0 29367 (_prcs 0(_trgt(20))(_read(0)(14))
				(_need_init)
	  		)))
	  		(@ASSIGN#29379_19@ (_arch 19 0 29379 (_prcs 1(_ass)(_alias ((rdata)(rdata_q)))(_simple)(_trgt(8))(_sens(20))
	  		)))
	  		(@INTERNAL#0_20@ (_int 20 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate rdata_lat_1_2 0 29383 (_vif  (_code 28))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#29384_21@ (_arch 21 0 29384 (_prcs 0(_ass)(_alias ((rdata)(rdata_int)))(_simple)(_trgt(8))(_sens(14))
	  		)))
	  		(@INTERNAL#0_22@ (_int 22 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate brams 0 29391 (_vfor  (_code 29) (_code 30) (_code 31))
	  (_object
	  	(_type (_int ~vector~0 0 29390 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	  	(_gen (_int ii ~vector~0 0 29390  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst ram 0 29392 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_bram_7x)
	  	(_gen
	  		((LINK_CAP_MAX_LINK_WIDTH) (LINK_CAP_MAX_LINK_WIDTH))
	  		((LINK_CAP_MAX_LINK_SPEED) (LINK_CAP_MAX_LINK_SPEED))
	  		((IMPL_TARGET) (IMPL_TARGET))
	  		((DOB_REG) (DOB_REG))
	  		((WIDTH) (WIDTH))
	  	)
	  	(_port
	  		((user_clk_i) (user_clk_i))
	  		((reset_i) (reset_i))
	  		((wen_i) (wen_int))
	  		((waddr_i) (waddr_int))
	  		((wdata_i) (wdata_int(_range 32)))
	  		((ren_i) (ren_int))
	  		((raddr_i) (raddr_int))
	  		((rdata_o) (rdata_int(_range 33)))
	  		((rce_i) (rce))
	  	)
	  )
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_brams_7x 38 -1)

)
V 000086 55 12485         1580965250161 axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_lane
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_lane 0 29478(axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_lane 0 29478))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 45))
	(_code dcdada8f878b81c98adadcd2cf8684dad9d98adbdadfde)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 29481 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PIPE_PIPELINE_STAGES ~vector~0 0 29481 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~1 0 29519 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~1 0 29519 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~[1:0]wire~ 0 29483 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int pipe_rx_char_is_k_o ~[1:0]wire~ 0 29483 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[15:0]wire~ 0 29484 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int pipe_rx_data_o ~[15:0]wire~ 0 29484 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx_valid_o ~wire 0 29485 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx_chanisaligned_o ~wire 0 29486 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[2:0]wire~ 0 29487 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int pipe_rx_status_o ~[2:0]wire~ 0 29487 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx_phy_status_o ~wire 0 29488 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx_elec_idle_o ~wire 0 29489 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_rx_polarity_i ~wire 0 29490 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_compliance_i ~wire 0 29491 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_char_is_k_i ~[1:0]wire~ 0 29492 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_data_i ~[15:0]wire~ 0 29493 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_elec_idle_i ~wire 0 29494 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_powerdown_i ~[1:0]wire~ 0 29495 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_char_is_k_i ~[1:0]wire~ 0 29497 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_data_i ~[15:0]wire~ 0 29498 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_valid_i ~wire 0 29499 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_chanisaligned_i ~wire 0 29500 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_status_i ~[2:0]wire~ 0 29501 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_phy_status_i ~wire 0 29502 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_elec_idle_i ~wire 0 29503 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx_polarity_o ~wire 0 29504 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_tx_compliance_o ~wire 0 29505 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_tx_char_is_k_o ~[1:0]wire~ 0 29506 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_tx_data_o ~[15:0]wire~ 0 29507 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_tx_elec_idle_o ~wire 0 29508 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_tx_powerdown_o ~[1:0]wire~ 0 29509 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_clk ~wire 0 29511 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int rst_n ~wire 0 29512 (_arch (_in)))(_net scalared)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate pipe_stages_0 0 29523 (_vif  (_code 45))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#29525_1@ (_arch 1 0 29525 (_prcs 0(_ass)(_simple)(_trgt(0))(_sens(13))
	  		)))
	  		(@ASSIGN#29526_2@ (_arch 2 0 29526 (_prcs 1(_ass)(_simple)(_trgt(1))(_sens(14))
	  		)))
	  		(@ASSIGN#29527_3@ (_arch 3 0 29527 (_prcs 2(_ass)(_simple)(_trgt(2))(_sens(15))
	  		)))
	  		(@ASSIGN#29528_4@ (_arch 4 0 29528 (_prcs 3(_ass)(_simple)(_trgt(3))(_sens(16))
	  		)))
	  		(@ASSIGN#29529_5@ (_arch 5 0 29529 (_prcs 4(_ass)(_simple)(_trgt(4))(_sens(17))
	  		)))
	  		(@ASSIGN#29530_6@ (_arch 6 0 29530 (_prcs 5(_ass)(_simple)(_trgt(5))(_sens(18))
	  		)))
	  		(@ASSIGN#29531_7@ (_arch 7 0 29531 (_prcs 6(_ass)(_simple)(_trgt(6))(_sens(19))
	  		)))
	  		(@ASSIGN#29533_8@ (_arch 8 0 29533 (_prcs 7(_ass)(_simple)(_trgt(20))(_sens(7))
	  		)))
	  		(@ASSIGN#29534_9@ (_arch 9 0 29534 (_prcs 8(_ass)(_simple)(_trgt(21))(_sens(8))
	  		)))
	  		(@ASSIGN#29535_10@ (_arch 10 0 29535 (_prcs 9(_ass)(_simple)(_trgt(22))(_sens(9))
	  		)))
	  		(@ASSIGN#29536_11@ (_arch 11 0 29536 (_prcs 10(_ass)(_simple)(_trgt(23))(_sens(10))
	  		)))
	  		(@ASSIGN#29537_12@ (_arch 12 0 29537 (_prcs 11(_ass)(_simple)(_trgt(24))(_sens(11))
	  		)))
	  		(@ASSIGN#29538_13@ (_arch 13 0 29538 (_prcs 12(_ass)(_simple)(_trgt(25))(_sens(12))
	  		)))
	  		(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 13 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate pipe_stages_1 0 29541 (_vif  (_code 46))
	  (_object
	  	(_type (_int ~[1:0]reg~ 0 29543 (_array ~reg ((_dto i 1 i 0)))))
	  	(_sig (_int pipe_rx_char_is_k_q ~[1:0]reg~ 0 29543 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[15:0]reg~ 0 29544 (_array ~reg ((_dto i 15 i 0)))))
	  	(_sig (_int pipe_rx_data_q ~[15:0]reg~ 0 29544 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_rx_valid_q ~reg 0 29545 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_rx_chanisaligned_q ~reg 0 29546 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[2:0]reg~ 0 29547 (_array ~reg ((_dto i 2 i 0)))))
	  	(_sig (_int pipe_rx_status_q ~[2:0]reg~ 0 29547 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_rx_phy_status_q ~reg 0 29548 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_rx_elec_idle_q ~reg 0 29549 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_rx_polarity_q ~reg 0 29551 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_tx_compliance_q ~reg 0 29552 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_tx_char_is_k_q ~[1:0]reg~ 0 29553 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_tx_data_q ~[15:0]reg~ 0 29554 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_tx_elec_idle_q ~reg 0 29555 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_tx_powerdown_q ~[1:0]reg~ 0 29556 (_arch (_uni)))(_reg)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#29558_15@ (_arch 15 0 29558 (_prcs 0(_trgt(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40))(_read(26)(27)(13)(14)(15)(16)(17)(18)(19)(7)(8)(9)(10)(11)(12))
				(_need_init)
	  		)))
	  		(@ASSIGN#29601_16@ (_arch 16 0 29601 (_prcs 1(_ass)(_simple)(_trgt(0))(_sens(28))
	  		)))
	  		(@ASSIGN#29602_17@ (_arch 17 0 29602 (_prcs 2(_ass)(_simple)(_trgt(1))(_sens(29))
	  		)))
	  		(@ASSIGN#29603_18@ (_arch 18 0 29603 (_prcs 3(_ass)(_simple)(_trgt(2))(_sens(30))
	  		)))
	  		(@ASSIGN#29604_19@ (_arch 19 0 29604 (_prcs 4(_ass)(_simple)(_trgt(3))(_sens(31))
	  		)))
	  		(@ASSIGN#29605_20@ (_arch 20 0 29605 (_prcs 5(_ass)(_simple)(_trgt(4))(_sens(32))
	  		)))
	  		(@ASSIGN#29606_21@ (_arch 21 0 29606 (_prcs 6(_ass)(_simple)(_trgt(5))(_sens(33))
	  		)))
	  		(@ASSIGN#29607_22@ (_arch 22 0 29607 (_prcs 7(_ass)(_simple)(_trgt(6))(_sens(34))
	  		)))
	  		(@ASSIGN#29609_23@ (_arch 23 0 29609 (_prcs 8(_ass)(_simple)(_trgt(20))(_sens(35))
	  		)))
	  		(@ASSIGN#29610_24@ (_arch 24 0 29610 (_prcs 9(_ass)(_simple)(_trgt(21))(_sens(36))
	  		)))
	  		(@ASSIGN#29611_25@ (_arch 25 0 29611 (_prcs 10(_ass)(_simple)(_trgt(22))(_sens(37))
	  		)))
	  		(@ASSIGN#29612_26@ (_arch 26 0 29612 (_prcs 11(_ass)(_simple)(_trgt(23))(_sens(38))
	  		)))
	  		(@ASSIGN#29613_27@ (_arch 27 0 29613 (_prcs 12(_ass)(_simple)(_trgt(24))(_sens(39))
	  		)))
	  		(@ASSIGN#29614_28@ (_arch 28 0 29614 (_prcs 13(_ass)(_simple)(_trgt(25))(_sens(40))
	  		)))
	  		(@INTERNAL#0_29@ (_int 29 0 0 0 (_prcs 14 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate pipe_stages_2 0 29617 (_vif  (_code 47))
	  (_object
	  	(_type (_int ~[1:0]reg~ 0 29619 (_array ~reg ((_dto i 1 i 0)))))
	  	(_sig (_int pipe_rx_char_is_k_q ~[1:0]reg~ 0 29619 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~[15:0]reg~ 0 29620 (_array ~reg ((_dto i 15 i 0)))))
	  	(_sig (_int pipe_rx_data_q ~[15:0]reg~ 0 29620 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int pipe_rx_valid_q ~reg 0 29621 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int pipe_rx_chanisaligned_q ~reg 0 29622 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~[2:0]reg~ 0 29623 (_array ~reg ((_dto i 2 i 0)))))
	  	(_sig (_int pipe_rx_status_q ~[2:0]reg~ 0 29623 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int pipe_rx_phy_status_q ~reg 0 29624 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int pipe_rx_elec_idle_q ~reg 0 29625 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int pipe_rx_polarity_q ~reg 0 29627 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int pipe_tx_compliance_q ~reg 0 29628 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int pipe_tx_char_is_k_q ~[1:0]reg~ 0 29629 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int pipe_tx_data_q ~[15:0]reg~ 0 29630 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int pipe_tx_elec_idle_q ~reg 0 29631 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int pipe_tx_powerdown_q ~[1:0]reg~ 0 29632 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int pipe_rx_char_is_k_qq ~[1:0]reg~ 0 29634 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_rx_data_qq ~[15:0]reg~ 0 29635 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_rx_valid_qq ~reg 0 29636 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_rx_chanisaligned_qq ~reg 0 29637 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_rx_status_qq ~[2:0]reg~ 0 29638 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_rx_phy_status_qq ~reg 0 29639 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_rx_elec_idle_qq ~reg 0 29640 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_rx_polarity_qq ~reg 0 29642 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_tx_compliance_qq ~reg 0 29643 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_tx_char_is_k_qq ~[1:0]reg~ 0 29644 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_tx_data_qq ~[15:0]reg~ 0 29645 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_tx_elec_idle_qq ~reg 0 29646 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_tx_powerdown_qq ~[1:0]reg~ 0 29647 (_arch (_uni)))(_reg)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#29649_30@ (_arch 30 0 29649 (_prcs 0(_trgt(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53)(54)(55)(56)(57)(58)(59)(60)(61)(62)(63)(64)(65)(66))(_read(26)(27)(13)(14)(15)(16)(17)(18)(19)(7)(8)(9)(10)(11)(12)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53))
				(_need_init)
	  		)))
	  		(@ASSIGN#29722_31@ (_arch 31 0 29722 (_prcs 1(_ass)(_simple)(_trgt(0))(_sens(54))
	  		)))
	  		(@ASSIGN#29723_32@ (_arch 32 0 29723 (_prcs 2(_ass)(_simple)(_trgt(1))(_sens(55))
	  		)))
	  		(@ASSIGN#29724_33@ (_arch 33 0 29724 (_prcs 3(_ass)(_simple)(_trgt(2))(_sens(56))
	  		)))
	  		(@ASSIGN#29725_34@ (_arch 34 0 29725 (_prcs 4(_ass)(_simple)(_trgt(3))(_sens(57))
	  		)))
	  		(@ASSIGN#29726_35@ (_arch 35 0 29726 (_prcs 5(_ass)(_simple)(_trgt(4))(_sens(58))
	  		)))
	  		(@ASSIGN#29727_36@ (_arch 36 0 29727 (_prcs 6(_ass)(_simple)(_trgt(5))(_sens(59))
	  		)))
	  		(@ASSIGN#29728_37@ (_arch 37 0 29728 (_prcs 7(_ass)(_simple)(_trgt(6))(_sens(60))
	  		)))
	  		(@ASSIGN#29730_38@ (_arch 38 0 29730 (_prcs 8(_ass)(_simple)(_trgt(20))(_sens(61))
	  		)))
	  		(@ASSIGN#29731_39@ (_arch 39 0 29731 (_prcs 9(_ass)(_simple)(_trgt(21))(_sens(62))
	  		)))
	  		(@ASSIGN#29732_40@ (_arch 40 0 29732 (_prcs 10(_ass)(_simple)(_trgt(22))(_sens(63))
	  		)))
	  		(@ASSIGN#29733_41@ (_arch 41 0 29733 (_prcs 11(_ass)(_simple)(_trgt(23))(_sens(64))
	  		)))
	  		(@ASSIGN#29734_42@ (_arch 42 0 29734 (_prcs 12(_ass)(_simple)(_trgt(24))(_sens(65))
	  		)))
	  		(@ASSIGN#29735_43@ (_arch 43 0 29735 (_prcs 13(_ass)(_simple)(_trgt(25))(_sens(66))
	  		)))
	  		(@INTERNAL#0_44@ (_int 44 0 0 0 (_prcs 14 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_lane 48 -1)

)
V 000086 55 6681          1580965250163 axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_misc
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_misc 0 29806(axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_misc 0 29806))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 24))
	(_code dcdada8f878b81c98389cc868edad5dad9d98adbda)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 29809 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PIPE_PIPELINE_STAGES ~vector~0 0 29809 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~1 0 29834 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TCQ ~vector~1 0 29834 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_port (_int pipe_tx_rcvr_det_i ~wire 0 29812 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_reset_i ~wire 0 29813 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_rate_i ~wire 0 29814 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_deemph_i ~wire 0 29815 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 29816 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int pipe_tx_margin_i ~[2:0]wire~ 0 29816 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_swing_i ~wire 0 29817 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_rcvr_det_o ~wire 0 29819 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_tx_reset_o ~wire 0 29820 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_tx_rate_o ~wire 0 29821 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_tx_deemph_o ~wire 0 29822 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_tx_margin_o ~[2:0]wire~ 0 29823 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_tx_swing_o ~wire 0 29824 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pipe_clk ~wire 0 29826 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int rst_n ~wire 0 29827 (_arch (_in)))(_net scalared)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate pipe_stages_0 0 29838 (_vif  (_code 24))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#29840_1@ (_arch 1 0 29840 (_prcs 0(_ass)(_simple)(_trgt(6))(_sens(0))
	  		)))
	  		(@ASSIGN#29841_2@ (_arch 2 0 29841 (_prcs 1(_ass)(_simple)(_trgt(7))(_sens(1))
	  		)))
	  		(@ASSIGN#29842_3@ (_arch 3 0 29842 (_prcs 2(_ass)(_simple)(_trgt(8))(_sens(2))
	  		)))
	  		(@ASSIGN#29843_4@ (_arch 4 0 29843 (_prcs 3(_ass)(_simple)(_trgt(9))(_sens(3))
	  		)))
	  		(@ASSIGN#29844_5@ (_arch 5 0 29844 (_prcs 4(_ass)(_simple)(_trgt(10))(_sens(4))
	  		)))
	  		(@ASSIGN#29845_6@ (_arch 6 0 29845 (_prcs 5(_ass)(_simple)(_trgt(11))(_sens(5))
	  		)))
	  		(@INTERNAL#0_7@ (_int 7 0 0 0 (_prcs 6 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate pipe_stages_1 0 29848 (_vif  (_code 25))
	  (_object
	  	(_sig (_int pipe_tx_rcvr_det_q ~reg 0 29850 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_tx_reset_q ~reg 0 29851 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_tx_rate_q ~reg 0 29852 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_tx_deemph_q ~reg 0 29853 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[2:0]reg~ 0 29854 (_array ~reg ((_dto i 2 i 0)))))
	  	(_sig (_int pipe_tx_margin_q ~[2:0]reg~ 0 29854 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_tx_swing_q ~reg 0 29855 (_arch (_uni)))(_reg)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#29857_8@ (_arch 8 0 29857 (_prcs 0(_trgt(14)(15)(16)(17)(18)(19))(_read(12)(13)(0)(1)(2)(3)(4)(5))
				(_need_init)
	  		)))
	  		(@ASSIGN#29884_9@ (_arch 9 0 29884 (_prcs 1(_ass)(_simple)(_trgt(6))(_sens(14))
	  		)))
	  		(@ASSIGN#29885_10@ (_arch 10 0 29885 (_prcs 2(_ass)(_simple)(_trgt(7))(_sens(15))
	  		)))
	  		(@ASSIGN#29886_11@ (_arch 11 0 29886 (_prcs 3(_ass)(_simple)(_trgt(8))(_sens(16))
	  		)))
	  		(@ASSIGN#29887_12@ (_arch 12 0 29887 (_prcs 4(_ass)(_simple)(_trgt(9))(_sens(17))
	  		)))
	  		(@ASSIGN#29888_13@ (_arch 13 0 29888 (_prcs 5(_ass)(_simple)(_trgt(10))(_sens(18))
	  		)))
	  		(@ASSIGN#29889_14@ (_arch 14 0 29889 (_prcs 6(_ass)(_simple)(_trgt(11))(_sens(19))
	  		)))
	  		(@INTERNAL#0_15@ (_int 15 0 0 0 (_prcs 7 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate pipe_stages_2 0 29892 (_vif  (_code 26))
	  (_object
	  	(_sig (_int pipe_tx_rcvr_det_q ~reg 0 29894 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int pipe_tx_reset_q ~reg 0 29895 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int pipe_tx_rate_q ~reg 0 29896 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int pipe_tx_deemph_q ~reg 0 29897 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~[2:0]reg~ 0 29898 (_array ~reg ((_dto i 2 i 0)))))
	  	(_sig (_int pipe_tx_margin_q ~[2:0]reg~ 0 29898 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int pipe_tx_swing_q ~reg 0 29899 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int pipe_tx_rcvr_det_qq ~reg 0 29901 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_tx_reset_qq ~reg 0 29902 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_tx_rate_qq ~reg 0 29903 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_tx_deemph_qq ~reg 0 29904 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_tx_margin_qq ~[2:0]reg~ 0 29905 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int pipe_tx_swing_qq ~reg 0 29906 (_arch (_uni)))(_reg)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#29908_16@ (_arch 16 0 29908 (_prcs 0(_trgt(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_read(12)(13)(0)(1)(2)(3)(4)(5)(20)(21)(22)(23)(24)(25))
				(_need_init)
	  		)))
	  		(@ASSIGN#29949_17@ (_arch 17 0 29949 (_prcs 1(_ass)(_simple)(_trgt(6))(_sens(26))
	  		)))
	  		(@ASSIGN#29950_18@ (_arch 18 0 29950 (_prcs 2(_ass)(_simple)(_trgt(7))(_sens(27))
	  		)))
	  		(@ASSIGN#29951_19@ (_arch 19 0 29951 (_prcs 3(_ass)(_simple)(_trgt(8))(_sens(28))
	  		)))
	  		(@ASSIGN#29952_20@ (_arch 20 0 29952 (_prcs 4(_ass)(_simple)(_trgt(9))(_sens(29))
	  		)))
	  		(@ASSIGN#29953_21@ (_arch 21 0 29953 (_prcs 5(_ass)(_simple)(_trgt(10))(_sens(30))
	  		)))
	  		(@ASSIGN#29954_22@ (_arch 22 0 29954 (_prcs 6(_ass)(_simple)(_trgt(11))(_sens(31))
	  		)))
	  		(@INTERNAL#0_23@ (_int 23 0 0 0 (_prcs 7 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_misc 27 -1)

)
V 000090 55 36948         1580965250165 axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_pipeline
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_pipeline 0 30025(axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_pipeline 0 30025))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_code eceaeabeb7bbb1f9bae9b8bcffb6b4eae9e9baebeaefee)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 30027 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_MAX_LINK_WIDTH ~vector~0 0 30027 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~1 0 30029 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PIPE_PIPELINE_STAGES ~vector~1 0 30029 \0\ (_ent -1 (_cnst \0\))))
		(_port (_int pipe_tx_rcvr_det_i ~wire 0 30032 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_reset_i ~wire 0 30033 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_rate_i ~wire 0 30034 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_deemph_i ~wire 0 30035 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 30036 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int pipe_tx_margin_i ~[2:0]wire~ 0 30036 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_swing_i ~wire 0 30037 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_rcvr_det_o ~wire 0 30039 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_reset_o ~wire 0 30040 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_rate_o ~wire 0 30041 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_deemph_o ~wire 0 30042 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_margin_o ~[2:0]wire~ 0 30043 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_swing_o ~wire 0 30044 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 30047 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int pipe_rx0_char_is_k_o ~[1:0]wire~ 0 30047 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 30048 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int pipe_rx0_data_o ~[15:0]wire~ 0 30048 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_valid_o ~wire 0 30049 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_chanisaligned_o ~wire 0 30050 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_status_o ~[2:0]wire~ 0 30051 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_phy_status_o ~wire 0 30052 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_elec_idle_o ~wire 0 30053 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_polarity_i ~wire 0 30054 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_compliance_i ~wire 0 30055 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_char_is_k_i ~[1:0]wire~ 0 30056 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_data_i ~[15:0]wire~ 0 30057 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_elec_idle_i ~wire 0 30058 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_powerdown_i ~[1:0]wire~ 0 30059 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_char_is_k_i ~[1:0]wire~ 0 30061 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_data_i ~[15:0]wire~ 0 30062 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_valid_i ~wire 0 30063 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_chanisaligned_i ~wire 0 30064 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_status_i ~[2:0]wire~ 0 30065 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_phy_status_i ~wire 0 30066 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_elec_idle_i ~wire 0 30067 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_polarity_o ~wire 0 30068 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_compliance_o ~wire 0 30069 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_char_is_k_o ~[1:0]wire~ 0 30070 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_data_o ~[15:0]wire~ 0 30071 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_elec_idle_o ~wire 0 30072 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_powerdown_o ~[1:0]wire~ 0 30073 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_char_is_k_o ~[1:0]wire~ 0 30076 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_data_o ~[15:0]wire~ 0 30077 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_valid_o ~wire 0 30078 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_chanisaligned_o ~wire 0 30079 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_status_o ~[2:0]wire~ 0 30080 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_phy_status_o ~wire 0 30081 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_elec_idle_o ~wire 0 30082 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_polarity_i ~wire 0 30083 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_compliance_i ~wire 0 30084 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_char_is_k_i ~[1:0]wire~ 0 30085 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_data_i ~[15:0]wire~ 0 30086 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_elec_idle_i ~wire 0 30087 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_powerdown_i ~[1:0]wire~ 0 30088 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_char_is_k_i ~[1:0]wire~ 0 30090 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_data_i ~[15:0]wire~ 0 30091 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_valid_i ~wire 0 30092 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_chanisaligned_i ~wire 0 30093 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_status_i ~[2:0]wire~ 0 30094 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_phy_status_i ~wire 0 30095 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_elec_idle_i ~wire 0 30096 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_polarity_o ~wire 0 30097 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_compliance_o ~wire 0 30098 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_char_is_k_o ~[1:0]wire~ 0 30099 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_data_o ~[15:0]wire~ 0 30100 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_elec_idle_o ~wire 0 30101 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_powerdown_o ~[1:0]wire~ 0 30102 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_char_is_k_o ~[1:0]wire~ 0 30105 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_data_o ~[15:0]wire~ 0 30106 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_valid_o ~wire 0 30107 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_chanisaligned_o ~wire 0 30108 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_status_o ~[2:0]wire~ 0 30109 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_phy_status_o ~wire 0 30110 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_elec_idle_o ~wire 0 30111 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_polarity_i ~wire 0 30112 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_compliance_i ~wire 0 30113 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_char_is_k_i ~[1:0]wire~ 0 30114 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_data_i ~[15:0]wire~ 0 30115 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_elec_idle_i ~wire 0 30116 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_powerdown_i ~[1:0]wire~ 0 30117 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_char_is_k_i ~[1:0]wire~ 0 30119 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_data_i ~[15:0]wire~ 0 30120 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_valid_i ~wire 0 30121 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_chanisaligned_i ~wire 0 30122 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_status_i ~[2:0]wire~ 0 30123 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_phy_status_i ~wire 0 30124 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_elec_idle_i ~wire 0 30125 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_polarity_o ~wire 0 30126 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_compliance_o ~wire 0 30127 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_char_is_k_o ~[1:0]wire~ 0 30128 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_data_o ~[15:0]wire~ 0 30129 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_elec_idle_o ~wire 0 30130 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_powerdown_o ~[1:0]wire~ 0 30131 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_char_is_k_o ~[1:0]wire~ 0 30134 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_data_o ~[15:0]wire~ 0 30135 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_valid_o ~wire 0 30136 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_chanisaligned_o ~wire 0 30137 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_status_o ~[2:0]wire~ 0 30138 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_phy_status_o ~wire 0 30139 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_elec_idle_o ~wire 0 30140 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_polarity_i ~wire 0 30141 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_compliance_i ~wire 0 30142 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_char_is_k_i ~[1:0]wire~ 0 30143 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_data_i ~[15:0]wire~ 0 30144 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_elec_idle_i ~wire 0 30145 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_powerdown_i ~[1:0]wire~ 0 30146 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_char_is_k_i ~[1:0]wire~ 0 30148 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_data_i ~[15:0]wire~ 0 30149 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_valid_i ~wire 0 30150 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_chanisaligned_i ~wire 0 30151 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_status_i ~[2:0]wire~ 0 30152 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_phy_status_i ~wire 0 30153 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_elec_idle_i ~wire 0 30154 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_polarity_o ~wire 0 30155 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_compliance_o ~wire 0 30156 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_char_is_k_o ~[1:0]wire~ 0 30157 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_data_o ~[15:0]wire~ 0 30158 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_elec_idle_o ~wire 0 30159 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_powerdown_o ~[1:0]wire~ 0 30160 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_char_is_k_o ~[1:0]wire~ 0 30163 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_data_o ~[15:0]wire~ 0 30164 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_valid_o ~wire 0 30165 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_chanisaligned_o ~wire 0 30166 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_status_o ~[2:0]wire~ 0 30167 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_phy_status_o ~wire 0 30168 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_elec_idle_o ~wire 0 30169 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_polarity_i ~wire 0 30170 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_compliance_i ~wire 0 30171 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_char_is_k_i ~[1:0]wire~ 0 30172 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_data_i ~[15:0]wire~ 0 30173 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_elec_idle_i ~wire 0 30174 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_powerdown_i ~[1:0]wire~ 0 30175 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_char_is_k_i ~[1:0]wire~ 0 30177 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_data_i ~[15:0]wire~ 0 30178 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_valid_i ~wire 0 30179 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_chanisaligned_i ~wire 0 30180 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_status_i ~[2:0]wire~ 0 30181 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_phy_status_i ~wire 0 30182 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_elec_idle_i ~wire 0 30183 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_polarity_o ~wire 0 30184 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_compliance_o ~wire 0 30185 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_char_is_k_o ~[1:0]wire~ 0 30186 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_data_o ~[15:0]wire~ 0 30187 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_elec_idle_o ~wire 0 30188 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_powerdown_o ~[1:0]wire~ 0 30189 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_char_is_k_o ~[1:0]wire~ 0 30192 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_data_o ~[15:0]wire~ 0 30193 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_valid_o ~wire 0 30194 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_chanisaligned_o ~wire 0 30195 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_status_o ~[2:0]wire~ 0 30196 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_phy_status_o ~wire 0 30197 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_elec_idle_o ~wire 0 30198 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_polarity_i ~wire 0 30199 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_compliance_i ~wire 0 30200 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_char_is_k_i ~[1:0]wire~ 0 30201 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_data_i ~[15:0]wire~ 0 30202 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_elec_idle_i ~wire 0 30203 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_powerdown_i ~[1:0]wire~ 0 30204 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_char_is_k_i ~[1:0]wire~ 0 30206 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_data_i ~[15:0]wire~ 0 30207 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_valid_i ~wire 0 30208 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_chanisaligned_i ~wire 0 30209 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_status_i ~[2:0]wire~ 0 30210 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_phy_status_i ~wire 0 30211 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_elec_idle_i ~wire 0 30212 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_polarity_o ~wire 0 30213 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_compliance_o ~wire 0 30214 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_char_is_k_o ~[1:0]wire~ 0 30215 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_data_o ~[15:0]wire~ 0 30216 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_elec_idle_o ~wire 0 30217 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_powerdown_o ~[1:0]wire~ 0 30218 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_char_is_k_o ~[1:0]wire~ 0 30221 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_data_o ~[15:0]wire~ 0 30222 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_valid_o ~wire 0 30223 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_chanisaligned_o ~wire 0 30224 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_status_o ~[2:0]wire~ 0 30225 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_phy_status_o ~wire 0 30226 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_elec_idle_o ~wire 0 30227 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_polarity_i ~wire 0 30228 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_compliance_i ~wire 0 30229 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_char_is_k_i ~[1:0]wire~ 0 30230 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_data_i ~[15:0]wire~ 0 30231 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_elec_idle_i ~wire 0 30232 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_powerdown_i ~[1:0]wire~ 0 30233 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_char_is_k_i ~[1:0]wire~ 0 30235 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_data_i ~[15:0]wire~ 0 30236 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_valid_i ~wire 0 30237 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_chanisaligned_i ~wire 0 30238 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_status_i ~[2:0]wire~ 0 30239 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_phy_status_i ~wire 0 30240 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_elec_idle_i ~wire 0 30241 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_polarity_o ~wire 0 30242 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_compliance_o ~wire 0 30243 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_char_is_k_o ~[1:0]wire~ 0 30244 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_data_o ~[15:0]wire~ 0 30245 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_elec_idle_o ~wire 0 30246 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_powerdown_o ~[1:0]wire~ 0 30247 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_char_is_k_o ~[1:0]wire~ 0 30250 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_data_o ~[15:0]wire~ 0 30251 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_valid_o ~wire 0 30252 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_chanisaligned_o ~wire 0 30253 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_status_o ~[2:0]wire~ 0 30254 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_phy_status_o ~wire 0 30255 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_elec_idle_o ~wire 0 30256 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_polarity_i ~wire 0 30257 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_compliance_i ~wire 0 30258 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_char_is_k_i ~[1:0]wire~ 0 30259 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_data_i ~[15:0]wire~ 0 30260 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_elec_idle_i ~wire 0 30261 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_powerdown_i ~[1:0]wire~ 0 30262 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_char_is_k_i ~[1:0]wire~ 0 30264 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_data_i ~[15:0]wire~ 0 30265 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_valid_i ~wire 0 30266 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_chanisaligned_i ~wire 0 30267 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_status_i ~[2:0]wire~ 0 30268 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_phy_status_i ~wire 0 30269 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_elec_idle_i ~wire 0 30270 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_polarity_o ~wire 0 30271 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_compliance_o ~wire 0 30272 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_char_is_k_o ~[1:0]wire~ 0 30273 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_data_o ~[15:0]wire~ 0 30274 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_elec_idle_o ~wire 0 30275 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_powerdown_o ~[1:0]wire~ 0 30276 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_clk ~wire 0 30279 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rst_n ~wire 0 30280 (_arch (_in)))(_net scalared)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst pipe_misc_i 0 30296 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_misc)
		(_gen
			((PIPE_PIPELINE_STAGES) (PIPE_PIPELINE_STAGES))
		)
		(_port
			((pipe_tx_rcvr_det_i) (pipe_tx_rcvr_det_i))
			((pipe_tx_reset_i) (pipe_tx_reset_i))
			((pipe_tx_rate_i) (pipe_tx_rate_i))
			((pipe_tx_deemph_i) (pipe_tx_deemph_i))
			((pipe_tx_margin_i) (pipe_tx_margin_i))
			((pipe_tx_swing_i) (pipe_tx_swing_i))
			((pipe_tx_rcvr_det_o) (pipe_tx_rcvr_det_o))
			((pipe_tx_reset_o) (pipe_tx_reset_o))
			((pipe_tx_rate_o) (pipe_tx_rate_o))
			((pipe_tx_deemph_o) (pipe_tx_deemph_o))
			((pipe_tx_margin_o) (pipe_tx_margin_o))
			((pipe_tx_swing_o) (pipe_tx_swing_o))
			((pipe_clk) (pipe_clk))
			((rst_n) (rst_n))
		)
	)
	(_inst pipe_lane_0_i 0 30322 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_lane)
		(_gen
			((PIPE_PIPELINE_STAGES) (PIPE_PIPELINE_STAGES))
		)
		(_port
			((pipe_rx_char_is_k_o) (pipe_rx0_char_is_k_o))
			((pipe_rx_data_o) (pipe_rx0_data_o))
			((pipe_rx_valid_o) (pipe_rx0_valid_o))
			((pipe_rx_chanisaligned_o) (pipe_rx0_chanisaligned_o))
			((pipe_rx_status_o) (pipe_rx0_status_o))
			((pipe_rx_phy_status_o) (pipe_rx0_phy_status_o))
			((pipe_rx_elec_idle_o) (pipe_rx0_elec_idle_o))
			((pipe_rx_polarity_i) (pipe_rx0_polarity_i))
			((pipe_tx_compliance_i) (pipe_tx0_compliance_i))
			((pipe_tx_char_is_k_i) (pipe_tx0_char_is_k_i))
			((pipe_tx_data_i) (pipe_tx0_data_i))
			((pipe_tx_elec_idle_i) (pipe_tx0_elec_idle_i))
			((pipe_tx_powerdown_i) (pipe_tx0_powerdown_i))
			((pipe_rx_char_is_k_i) (pipe_rx0_char_is_k_i))
			((pipe_rx_data_i) (pipe_rx0_data_i))
			((pipe_rx_valid_i) (pipe_rx0_valid_i))
			((pipe_rx_chanisaligned_i) (pipe_rx0_chanisaligned_i))
			((pipe_rx_status_i) (pipe_rx0_status_i))
			((pipe_rx_phy_status_i) (pipe_rx0_phy_status_i))
			((pipe_rx_elec_idle_i) (pipe_rx0_elec_idle_i))
			((pipe_rx_polarity_o) (pipe_rx0_polarity_o))
			((pipe_tx_compliance_o) (pipe_tx0_compliance_o))
			((pipe_tx_char_is_k_o) (pipe_tx0_char_is_k_o))
			((pipe_tx_data_o) (pipe_tx0_data_o))
			((pipe_tx_elec_idle_o) (pipe_tx0_elec_idle_o))
			((pipe_tx_powerdown_o) (pipe_tx0_powerdown_o))
			((pipe_clk) (pipe_clk))
			((rst_n) (rst_n))
		)
	)
	(_generate pipe_2_lane 0 30362 (_vif  (_code 7))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst pipe_lane_1_i 0 30364 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_lane)
	  	(_gen
	  		((PIPE_PIPELINE_STAGES) (PIPE_PIPELINE_STAGES))
	  	)
	  	(_port
	  		((pipe_rx_char_is_k_o) (pipe_rx1_char_is_k_o))
	  		((pipe_rx_data_o) (pipe_rx1_data_o))
	  		((pipe_rx_valid_o) (pipe_rx1_valid_o))
	  		((pipe_rx_chanisaligned_o) (pipe_rx1_chanisaligned_o))
	  		((pipe_rx_status_o) (pipe_rx1_status_o))
	  		((pipe_rx_phy_status_o) (pipe_rx1_phy_status_o))
	  		((pipe_rx_elec_idle_o) (pipe_rx1_elec_idle_o))
	  		((pipe_rx_polarity_i) (pipe_rx1_polarity_i))
	  		((pipe_tx_compliance_i) (pipe_tx1_compliance_i))
	  		((pipe_tx_char_is_k_i) (pipe_tx1_char_is_k_i))
	  		((pipe_tx_data_i) (pipe_tx1_data_i))
	  		((pipe_tx_elec_idle_i) (pipe_tx1_elec_idle_i))
	  		((pipe_tx_powerdown_i) (pipe_tx1_powerdown_i))
	  		((pipe_rx_char_is_k_i) (pipe_rx1_char_is_k_i))
	  		((pipe_rx_data_i) (pipe_rx1_data_i))
	  		((pipe_rx_valid_i) (pipe_rx1_valid_i))
	  		((pipe_rx_chanisaligned_i) (pipe_rx1_chanisaligned_i))
	  		((pipe_rx_status_i) (pipe_rx1_status_i))
	  		((pipe_rx_phy_status_i) (pipe_rx1_phy_status_i))
	  		((pipe_rx_elec_idle_i) (pipe_rx1_elec_idle_i))
	  		((pipe_rx_polarity_o) (pipe_rx1_polarity_o))
	  		((pipe_tx_compliance_o) (pipe_tx1_compliance_o))
	  		((pipe_tx_char_is_k_o) (pipe_tx1_char_is_k_o))
	  		((pipe_tx_data_o) (pipe_tx1_data_o))
	  		((pipe_tx_elec_idle_o) (pipe_tx1_elec_idle_o))
	  		((pipe_tx_powerdown_o) (pipe_tx1_powerdown_o))
	  		((pipe_clk) (pipe_clk))
	  		((rst_n) (rst_n))
	  	)
	  )
	)
	(_generate genblk1 0 30406 (_vif  (_code 8))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#30407,30408,30409,30410,30411,30412,30413,30414,30415,30416,30417,30418,30419_1@ (_arch 1 0 30407 (_prcs 0(_ass)(_simple)(_trgt(38)(39)(40)(41)(42)(43)(44)(58)(59)(60)(61)(62)(63))
	  		)))
	  		(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 13 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate pipe_4_lane 0 30422 (_vif  (_code 9))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst pipe_lane_2_i 0 30424 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_lane)
	  	(_gen
	  		((PIPE_PIPELINE_STAGES) (PIPE_PIPELINE_STAGES))
	  	)
	  	(_port
	  		((pipe_rx_char_is_k_o) (pipe_rx2_char_is_k_o))
	  		((pipe_rx_data_o) (pipe_rx2_data_o))
	  		((pipe_rx_valid_o) (pipe_rx2_valid_o))
	  		((pipe_rx_chanisaligned_o) (pipe_rx2_chanisaligned_o))
	  		((pipe_rx_status_o) (pipe_rx2_status_o))
	  		((pipe_rx_phy_status_o) (pipe_rx2_phy_status_o))
	  		((pipe_rx_elec_idle_o) (pipe_rx2_elec_idle_o))
	  		((pipe_rx_polarity_i) (pipe_rx2_polarity_i))
	  		((pipe_tx_compliance_i) (pipe_tx2_compliance_i))
	  		((pipe_tx_char_is_k_i) (pipe_tx2_char_is_k_i))
	  		((pipe_tx_data_i) (pipe_tx2_data_i))
	  		((pipe_tx_elec_idle_i) (pipe_tx2_elec_idle_i))
	  		((pipe_tx_powerdown_i) (pipe_tx2_powerdown_i))
	  		((pipe_rx_char_is_k_i) (pipe_rx2_char_is_k_i))
	  		((pipe_rx_data_i) (pipe_rx2_data_i))
	  		((pipe_rx_valid_i) (pipe_rx2_valid_i))
	  		((pipe_rx_chanisaligned_i) (pipe_rx2_chanisaligned_i))
	  		((pipe_rx_status_i) (pipe_rx2_status_i))
	  		((pipe_rx_phy_status_i) (pipe_rx2_phy_status_i))
	  		((pipe_rx_elec_idle_i) (pipe_rx2_elec_idle_i))
	  		((pipe_rx_polarity_o) (pipe_rx2_polarity_o))
	  		((pipe_tx_compliance_o) (pipe_tx2_compliance_o))
	  		((pipe_tx_char_is_k_o) (pipe_tx2_char_is_k_o))
	  		((pipe_tx_data_o) (pipe_tx2_data_o))
	  		((pipe_tx_elec_idle_o) (pipe_tx2_elec_idle_o))
	  		((pipe_tx_powerdown_o) (pipe_tx2_powerdown_o))
	  		((pipe_clk) (pipe_clk))
	  		((rst_n) (rst_n))
	  	)
	  )
	  (_inst pipe_lane_3_i 0 30463 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_lane)
	  	(_gen
	  		((PIPE_PIPELINE_STAGES) (PIPE_PIPELINE_STAGES))
	  	)
	  	(_port
	  		((pipe_rx_char_is_k_o) (pipe_rx3_char_is_k_o))
	  		((pipe_rx_data_o) (pipe_rx3_data_o))
	  		((pipe_rx_valid_o) (pipe_rx3_valid_o))
	  		((pipe_rx_chanisaligned_o) (pipe_rx3_chanisaligned_o))
	  		((pipe_rx_status_o) (pipe_rx3_status_o))
	  		((pipe_rx_phy_status_o) (pipe_rx3_phy_status_o))
	  		((pipe_rx_elec_idle_o) (pipe_rx3_elec_idle_o))
	  		((pipe_rx_polarity_i) (pipe_rx3_polarity_i))
	  		((pipe_tx_compliance_i) (pipe_tx3_compliance_i))
	  		((pipe_tx_char_is_k_i) (pipe_tx3_char_is_k_i))
	  		((pipe_tx_data_i) (pipe_tx3_data_i))
	  		((pipe_tx_elec_idle_i) (pipe_tx3_elec_idle_i))
	  		((pipe_tx_powerdown_i) (pipe_tx3_powerdown_i))
	  		((pipe_rx_char_is_k_i) (pipe_rx3_char_is_k_i))
	  		((pipe_rx_data_i) (pipe_rx3_data_i))
	  		((pipe_rx_valid_i) (pipe_rx3_valid_i))
	  		((pipe_rx_chanisaligned_i) (pipe_rx3_chanisaligned_i))
	  		((pipe_rx_status_i) (pipe_rx3_status_i))
	  		((pipe_rx_phy_status_i) (pipe_rx3_phy_status_i))
	  		((pipe_rx_elec_idle_i) (pipe_rx3_elec_idle_i))
	  		((pipe_rx_polarity_o) (pipe_rx3_polarity_o))
	  		((pipe_tx_compliance_o) (pipe_tx3_compliance_o))
	  		((pipe_tx_char_is_k_o) (pipe_tx3_char_is_k_o))
	  		((pipe_tx_data_o) (pipe_tx3_data_o))
	  		((pipe_tx_elec_idle_o) (pipe_tx3_elec_idle_o))
	  		((pipe_tx_powerdown_o) (pipe_tx3_powerdown_o))
	  		((pipe_clk) (pipe_clk))
	  		((rst_n) (rst_n))
	  	)
	  )
	)
	(_generate genblk2 0 30505 (_vif  (_code 10))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#30506,30507,30508,30509,30510,30511,30512,30513,30514,30515,30516,30517,30518,30520,30521,30522,30523,30524,30525,30526,30527,30528,30529,30530,30531,30532_3@ (_arch 3 0 30506 (_prcs 0(_ass)(_simple)(_trgt(64)(65)(66)(67)(68)(69)(70)(84)(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(110)(111)(112)(113)(114)(115))
	  		)))
	  		(@INTERNAL#0_4@ (_int 4 0 0 0 (_prcs 26 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate pipe_8_lane 0 30535 (_vif  (_code 11))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst pipe_lane_4_i 0 30537 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_lane)
	  	(_gen
	  		((PIPE_PIPELINE_STAGES) (PIPE_PIPELINE_STAGES))
	  	)
	  	(_port
	  		((pipe_rx_char_is_k_o) (pipe_rx4_char_is_k_o))
	  		((pipe_rx_data_o) (pipe_rx4_data_o))
	  		((pipe_rx_valid_o) (pipe_rx4_valid_o))
	  		((pipe_rx_chanisaligned_o) (pipe_rx4_chanisaligned_o))
	  		((pipe_rx_status_o) (pipe_rx4_status_o))
	  		((pipe_rx_phy_status_o) (pipe_rx4_phy_status_o))
	  		((pipe_rx_elec_idle_o) (pipe_rx4_elec_idle_o))
	  		((pipe_rx_polarity_i) (pipe_rx4_polarity_i))
	  		((pipe_tx_compliance_i) (pipe_tx4_compliance_i))
	  		((pipe_tx_char_is_k_i) (pipe_tx4_char_is_k_i))
	  		((pipe_tx_data_i) (pipe_tx4_data_i))
	  		((pipe_tx_elec_idle_i) (pipe_tx4_elec_idle_i))
	  		((pipe_tx_powerdown_i) (pipe_tx4_powerdown_i))
	  		((pipe_rx_char_is_k_i) (pipe_rx4_char_is_k_i))
	  		((pipe_rx_data_i) (pipe_rx4_data_i))
	  		((pipe_rx_valid_i) (pipe_rx4_valid_i))
	  		((pipe_rx_chanisaligned_i) (pipe_rx4_chanisaligned_i))
	  		((pipe_rx_status_i) (pipe_rx4_status_i))
	  		((pipe_rx_phy_status_i) (pipe_rx4_phy_status_i))
	  		((pipe_rx_elec_idle_i) (pipe_rx4_elec_idle_i))
	  		((pipe_rx_polarity_o) (pipe_rx4_polarity_o))
	  		((pipe_tx_compliance_o) (pipe_tx4_compliance_o))
	  		((pipe_tx_char_is_k_o) (pipe_tx4_char_is_k_o))
	  		((pipe_tx_data_o) (pipe_tx4_data_o))
	  		((pipe_tx_elec_idle_o) (pipe_tx4_elec_idle_o))
	  		((pipe_tx_powerdown_o) (pipe_tx4_powerdown_o))
	  		((pipe_clk) (pipe_clk))
	  		((rst_n) (rst_n))
	  	)
	  )
	  (_inst pipe_lane_5_i 0 30577 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_lane)
	  	(_gen
	  		((PIPE_PIPELINE_STAGES) (PIPE_PIPELINE_STAGES))
	  	)
	  	(_port
	  		((pipe_rx_char_is_k_o) (pipe_rx5_char_is_k_o))
	  		((pipe_rx_data_o) (pipe_rx5_data_o))
	  		((pipe_rx_valid_o) (pipe_rx5_valid_o))
	  		((pipe_rx_chanisaligned_o) (pipe_rx5_chanisaligned_o))
	  		((pipe_rx_status_o) (pipe_rx5_status_o))
	  		((pipe_rx_phy_status_o) (pipe_rx5_phy_status_o))
	  		((pipe_rx_elec_idle_o) (pipe_rx5_elec_idle_o))
	  		((pipe_rx_polarity_i) (pipe_rx5_polarity_i))
	  		((pipe_tx_compliance_i) (pipe_tx5_compliance_i))
	  		((pipe_tx_char_is_k_i) (pipe_tx5_char_is_k_i))
	  		((pipe_tx_data_i) (pipe_tx5_data_i))
	  		((pipe_tx_elec_idle_i) (pipe_tx5_elec_idle_i))
	  		((pipe_tx_powerdown_i) (pipe_tx5_powerdown_i))
	  		((pipe_rx_char_is_k_i) (pipe_rx5_char_is_k_i))
	  		((pipe_rx_data_i) (pipe_rx5_data_i))
	  		((pipe_rx_valid_i) (pipe_rx5_valid_i))
	  		((pipe_rx_chanisaligned_i) (pipe_rx5_chanisaligned_i))
	  		((pipe_rx_status_i) (pipe_rx5_status_i))
	  		((pipe_rx_phy_status_i) (pipe_rx5_phy_status_i))
	  		((pipe_rx_elec_idle_i) (pipe_rx5_elec_idle_i))
	  		((pipe_rx_polarity_o) (pipe_rx5_polarity_o))
	  		((pipe_tx_compliance_o) (pipe_tx5_compliance_o))
	  		((pipe_tx_char_is_k_o) (pipe_tx5_char_is_k_o))
	  		((pipe_tx_data_o) (pipe_tx5_data_o))
	  		((pipe_tx_elec_idle_o) (pipe_tx5_elec_idle_o))
	  		((pipe_tx_powerdown_o) (pipe_tx5_powerdown_o))
	  		((pipe_clk) (pipe_clk))
	  		((rst_n) (rst_n))
	  	)
	  )
	  (_inst pipe_lane_6_i 0 30617 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_lane)
	  	(_gen
	  		((PIPE_PIPELINE_STAGES) (PIPE_PIPELINE_STAGES))
	  	)
	  	(_port
	  		((pipe_rx_char_is_k_o) (pipe_rx6_char_is_k_o))
	  		((pipe_rx_data_o) (pipe_rx6_data_o))
	  		((pipe_rx_valid_o) (pipe_rx6_valid_o))
	  		((pipe_rx_chanisaligned_o) (pipe_rx6_chanisaligned_o))
	  		((pipe_rx_status_o) (pipe_rx6_status_o))
	  		((pipe_rx_phy_status_o) (pipe_rx6_phy_status_o))
	  		((pipe_rx_elec_idle_o) (pipe_rx6_elec_idle_o))
	  		((pipe_rx_polarity_i) (pipe_rx6_polarity_i))
	  		((pipe_tx_compliance_i) (pipe_tx6_compliance_i))
	  		((pipe_tx_char_is_k_i) (pipe_tx6_char_is_k_i))
	  		((pipe_tx_data_i) (pipe_tx6_data_i))
	  		((pipe_tx_elec_idle_i) (pipe_tx6_elec_idle_i))
	  		((pipe_tx_powerdown_i) (pipe_tx6_powerdown_i))
	  		((pipe_rx_char_is_k_i) (pipe_rx6_char_is_k_i))
	  		((pipe_rx_data_i) (pipe_rx6_data_i))
	  		((pipe_rx_valid_i) (pipe_rx6_valid_i))
	  		((pipe_rx_chanisaligned_i) (pipe_rx6_chanisaligned_i))
	  		((pipe_rx_status_i) (pipe_rx6_status_i))
	  		((pipe_rx_phy_status_i) (pipe_rx6_phy_status_i))
	  		((pipe_rx_elec_idle_i) (pipe_rx6_elec_idle_i))
	  		((pipe_rx_polarity_o) (pipe_rx6_polarity_o))
	  		((pipe_tx_compliance_o) (pipe_tx6_compliance_o))
	  		((pipe_tx_char_is_k_o) (pipe_tx6_char_is_k_o))
	  		((pipe_tx_data_o) (pipe_tx6_data_o))
	  		((pipe_tx_elec_idle_o) (pipe_tx6_elec_idle_o))
	  		((pipe_tx_powerdown_o) (pipe_tx6_powerdown_o))
	  		((pipe_clk) (pipe_clk))
	  		((rst_n) (rst_n))
	  	)
	  )
	  (_inst pipe_lane_7_i 0 30657 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_lane)
	  	(_gen
	  		((PIPE_PIPELINE_STAGES) (PIPE_PIPELINE_STAGES))
	  	)
	  	(_port
	  		((pipe_rx_char_is_k_o) (pipe_rx7_char_is_k_o))
	  		((pipe_rx_data_o) (pipe_rx7_data_o))
	  		((pipe_rx_valid_o) (pipe_rx7_valid_o))
	  		((pipe_rx_chanisaligned_o) (pipe_rx7_chanisaligned_o))
	  		((pipe_rx_status_o) (pipe_rx7_status_o))
	  		((pipe_rx_phy_status_o) (pipe_rx7_phy_status_o))
	  		((pipe_rx_elec_idle_o) (pipe_rx7_elec_idle_o))
	  		((pipe_rx_polarity_i) (pipe_rx7_polarity_i))
	  		((pipe_tx_compliance_i) (pipe_tx7_compliance_i))
	  		((pipe_tx_char_is_k_i) (pipe_tx7_char_is_k_i))
	  		((pipe_tx_data_i) (pipe_tx7_data_i))
	  		((pipe_tx_elec_idle_i) (pipe_tx7_elec_idle_i))
	  		((pipe_tx_powerdown_i) (pipe_tx7_powerdown_i))
	  		((pipe_rx_char_is_k_i) (pipe_rx7_char_is_k_i))
	  		((pipe_rx_data_i) (pipe_rx7_data_i))
	  		((pipe_rx_valid_i) (pipe_rx7_valid_i))
	  		((pipe_rx_chanisaligned_i) (pipe_rx7_chanisaligned_i))
	  		((pipe_rx_status_i) (pipe_rx7_status_i))
	  		((pipe_rx_phy_status_i) (pipe_rx7_phy_status_i))
	  		((pipe_rx_elec_idle_i) (pipe_rx7_elec_idle_i))
	  		((pipe_rx_polarity_o) (pipe_rx7_polarity_o))
	  		((pipe_tx_compliance_o) (pipe_tx7_compliance_o))
	  		((pipe_tx_char_is_k_o) (pipe_tx7_char_is_k_o))
	  		((pipe_tx_data_o) (pipe_tx7_data_o))
	  		((pipe_tx_elec_idle_o) (pipe_tx7_elec_idle_o))
	  		((pipe_tx_powerdown_o) (pipe_tx7_powerdown_o))
	  		((pipe_clk) (pipe_clk))
	  		((rst_n) (rst_n))
	  	)
	  )
	)
	(_generate genblk3 0 30699 (_vif  (_code 12))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#30700,30701,30702,30703,30704,30705,30706,30707,30708,30709,30710,30711,30712,30714,30715,30716,30717,30718,30719,30720,30721,30722,30723,30724,30725,30726,30728,30729,30730,30731,30732,30733,30734,30735,30736,30737,30738,30739,30740,30742,30743,30744,30745,30746,30747,30748,30749,30750,30751,30752,30753,30754_5@ (_arch 5 0 30700 (_prcs 0(_ass)(_simple)(_trgt(116)(117)(118)(119)(120)(121)(122)(136)(137)(138)(139)(140)(141)(142)(143)(144)(145)(146)(147)(148)(162)(163)(164)(165)(166)(167)(168)(169)(170)(171)(172)(173)(174)(188)(189)(190)(191)(192)(193)(194)(195)(196)(197)(198)(199)(200)(214)(215)(216)(217)(218)(219))
	  		)))
	  		(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 52 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_pipeline 13 -1)

)
V 000080 55 158655        1580965250167 axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_top
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_top 0 30823(axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_top 0 30823))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 39))
	(_code eceaeabeb7bbb1f9bae3b9e3ffb6b4eae9e9baebeaefee)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 30825 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PIPE_PIPELINE_STAGES ~vector~0 0 30825 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~1 0 30826 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int NO_SLV_ERR ~vector~1 0 30826 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~2 0 30827 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int AER_BASE_PTR ~vector~2 0 30827 \12'h140\ (_ent -1 (_cnst \12'h140\))))
		(_type (_int ~vector~3 0 30828 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_ECRC_CHECK_CAPABLE ~vector~3 0 30828 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~4 0 30829 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_ECRC_GEN_CAPABLE ~vector~4 0 30829 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~5 0 30830 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int AER_CAP_ID ~vector~5 0 30830 \16'h0001\ (_ent -1 (_cnst \16'h01\))))
		(_type (_int ~vector~6 0 30831 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_MULTIHEADER ~vector~6 0 30831 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~7 0 30832 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int AER_CAP_NEXTPTR ~vector~7 0 30832 \12'h178\ (_ent -1 (_cnst \12'h178\))))
		(_type (_int ~vector~8 0 30833 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_ON ~vector~8 0 30833 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~9 0 30834 (_array ~reg ((_dto i 23 i 0)))))
		(_gen (_int AER_CAP_OPTIONAL_ERR_SUPPORT ~vector~9 0 30834 \24'h000000\ (_ent -1 (_cnst \24'h0\))))
		(_type (_int ~vector~10 0 30835 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int AER_CAP_PERMIT_ROOTERR_UPDATE ~vector~10 0 30835 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~11 0 30836 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int AER_CAP_VERSION ~vector~11 0 30836 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~12 0 30837 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ALLOW_X8_GEN2 ~vector~12 0 30837 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~13 0 30838 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int BAR0 ~vector~13 0 30838 \32'hFFFFFF00\ (_ent -1 (_cnst \32'hFFFFFF00\))))
		(_type (_int ~vector~14 0 30839 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int BAR1 ~vector~14 0 30839 \32'hFFFF0000\ (_ent -1 (_cnst \32'hFFFF0000\))))
		(_type (_int ~vector~15 0 30840 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int BAR2 ~vector~15 0 30840 \32'hFFFF000C\ (_ent -1 (_cnst \32'hFFFF000C\))))
		(_type (_int ~vector~16 0 30841 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int BAR3 ~vector~16 0 30841 \32'hFFFFFFFF\ (_ent -1 (_cnst \32'hFFFFFFFF\))))
		(_type (_int ~vector~17 0 30842 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int BAR4 ~vector~17 0 30842 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~18 0 30843 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int BAR5 ~vector~18 0 30843 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~19 0 30844 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~19 0 30844 \64\ (_ent -1 (_cnst \64\))))
		(_type (_int ~vector~20 0 30845 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REM_WIDTH ~vector~20 0 30845 \C_DATA_WIDTH==128?2:1\ (_ent -1 (_code 41))))
		(_type (_int ~vector~21 0 30846 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int STRB_WIDTH ~vector~21 0 30846 \C_DATA_WIDTH/8\ (_ent -1 (_code 42))))
		(_type (_int ~vector~22 0 30847 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int CAPABILITIES_PTR ~vector~22 0 30847 \8'h40\ (_ent -1 (_cnst \8'h40\))))
		(_type (_int ~vector~23 0 30848 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int CARDBUS_CIS_POINTER ~vector~23 0 30848 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~24 0 30849 (_array ~reg ((_dto i 23 i 0)))))
		(_gen (_int CLASS_CODE ~vector~24 0 30849 \24'h000000\ (_ent -1 (_cnst \24'h0\))))
		(_type (_int ~vector~25 0 30850 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CFG_ECRC_ERR_CPLSTAT ~vector~25 0 30850 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~26 0 30851 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CMD_INTX_IMPLEMENTED ~vector~26 0 30851 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~27 0 30852 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CPL_TIMEOUT_DISABLE_SUPPORTED ~vector~27 0 30852 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~28 0 30853 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int CPL_TIMEOUT_RANGES_SUPPORTED ~vector~28 0 30853 \4'h0\ (_ent -1 (_cnst \4'h0\))))
		(_type (_int ~vector~29 0 30854 (_array ~reg ((_dto i 6 i 0)))))
		(_gen (_int CRM_MODULE_RSTS ~vector~29 0 30854 \7'h00\ (_ent -1 (_cnst \7'h0\))))
		(_type (_int ~vector~30 0 30855 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ARI_FORWARDING_SUPPORTED ~vector~30 0 30855 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~31 0 30856 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED ~vector~31 0 30856 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~32 0 30857 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED ~vector~32 0 30857 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~33 0 30858 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED ~vector~33 0 30858 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~34 0 30859 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_CAS128_COMPLETER_SUPPORTED ~vector~34 0 30859 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~35 0 30860 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED ~vector~35 0 30860 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~36 0 30861 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED ~vector~36 0 30861 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~37 0 30862 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_LTR_MECHANISM_SUPPORTED ~vector~37 0 30862 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~38 0 30863 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int DEV_CAP2_MAX_ENDEND_TLP_PREFIXES ~vector~38 0 30863 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~39 0 30864 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING ~vector~39 0 30864 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~40 0 30865 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int DEV_CAP2_TPH_COMPLETER_SUPPORTED ~vector~40 0 30865 \2'h0\ (_ent -1 (_cnst \2'h0\))))
		(_type (_int ~vector~41 0 30866 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE ~vector~41 0 30866 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~42 0 30867 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE ~vector~42 0 30867 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~43 0 30868 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int DEV_CAP_ENDPOINT_L0S_LATENCY ~vector~43 0 30868 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~44 0 30869 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int DEV_CAP_ENDPOINT_L1_LATENCY ~vector~44 0 30869 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~45 0 30870 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_EXT_TAG_SUPPORTED ~vector~45 0 30870 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~46 0 30871 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE ~vector~46 0 30871 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~47 0 30872 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int DEV_CAP_MAX_PAYLOAD_SUPPORTED ~vector~47 0 30872 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~48 0 30873 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT ~vector~48 0 30873 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~49 0 30874 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CAP_ROLE_BASED_ERROR ~vector~49 0 30874 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~50 0 30875 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int DEV_CAP_RSVD_14_12 ~vector~50 0 30875 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~51 0 30876 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int DEV_CAP_RSVD_17_16 ~vector~51 0 30876 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~52 0 30877 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int DEV_CAP_RSVD_31_29 ~vector~52 0 30877 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~53 0 30878 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CONTROL_AUX_POWER_SUPPORTED ~vector~53 0 30878 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~54 0 30879 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEV_CONTROL_EXT_TAG_DEFAULT ~vector~54 0 30879 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~55 0 30880 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_ASPM_L1_TIMER ~vector~55 0 30880 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~56 0 30881 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_BAR_FILTERING ~vector~56 0 30881 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~57 0 30882 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_ERR_MSG ~vector~57 0 30882 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~58 0 30883 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_ID_CHECK ~vector~58 0 30883 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~59 0 30884 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_LANE_REVERSAL ~vector~59 0 30884 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~60 0 30885 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_LOCKED_FILTER ~vector~60 0 30885 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~61 0 30886 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_PPM_FILTER ~vector~61 0 30886 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~62 0 30887 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_RX_POISONED_RESP ~vector~62 0 30887 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~63 0 30888 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_RX_TC_FILTER ~vector~63 0 30888 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~64 0 30889 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DISABLE_SCRAMBLING ~vector~64 0 30889 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~65 0 30890 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int DNSTREAM_LINK_NUM ~vector~65 0 30890 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~66 0 30891 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int DSN_BASE_PTR ~vector~66 0 30891 \12'h100\ (_ent -1 (_cnst \12'h100\))))
		(_type (_int ~vector~67 0 30892 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int DSN_CAP_ID ~vector~67 0 30892 \16'h0003\ (_ent -1 (_cnst \16'h03\))))
		(_type (_int ~vector~68 0 30893 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int DSN_CAP_NEXTPTR ~vector~68 0 30893 \12'h10C\ (_ent -1 (_cnst \12'h10C\))))
		(_type (_int ~vector~69 0 30894 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DSN_CAP_ON ~vector~69 0 30894 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~70 0 30895 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int DSN_CAP_VERSION ~vector~70 0 30895 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~71 0 30896 (_array ~reg ((_dto i 10 i 0)))))
		(_gen (_int ENABLE_MSG_ROUTE ~vector~71 0 30896 \11'h000\ (_ent -1 (_cnst \11'h0\))))
		(_type (_int ~vector~72 0 30897 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ENABLE_RX_TD_ECRC_TRIM ~vector~72 0 30897 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~73 0 30898 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED ~vector~73 0 30898 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~74 0 30899 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ENTER_RVRY_EI_L0 ~vector~74 0 30899 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~75 0 30900 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EXIT_LOOPBACK_ON_EI ~vector~75 0 30900 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~76 0 30901 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int EXPANSION_ROM ~vector~76 0 30901 \32'hFFFFF001\ (_ent -1 (_cnst \32'hFFFFF001\))))
		(_type (_int ~vector~77 0 30902 (_array ~reg ((_dto i 5 i 0)))))
		(_gen (_int EXT_CFG_CAP_PTR ~vector~77 0 30902 \6'h3F\ (_ent -1 (_cnst \6'h3F\))))
		(_type (_int ~vector~78 0 30903 (_array ~reg ((_dto i 9 i 0)))))
		(_gen (_int EXT_CFG_XP_CAP_PTR ~vector~78 0 30903 \10'h3FF\ (_ent -1 (_cnst \10'h3FF\))))
		(_type (_int ~vector~79 0 30904 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int HEADER_TYPE ~vector~79 0 30904 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~80 0 30905 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int INFER_EI ~vector~80 0 30905 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~81 0 30906 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int INTERRUPT_PIN ~vector~81 0 30906 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~82 0 30907 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int INTERRUPT_STAT_AUTO ~vector~82 0 30907 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~83 0 30908 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IS_SWITCH ~vector~83 0 30908 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~84 0 30909 (_array ~reg ((_dto i 9 i 0)))))
		(_gen (_int LAST_CONFIG_DWORD ~vector~84 0 30909 \10'h3FF\ (_ent -1 (_cnst \10'h3FF\))))
		(_type (_int ~vector~85 0 30910 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_ASPM_OPTIONALITY ~vector~85 0 30910 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~86 0 30911 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_ASPM_SUPPORT ~vector~86 0 30911 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~87 0 30912 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_CLOCK_POWER_MANAGEMENT ~vector~87 0 30912 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~88 0 30913 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP ~vector~88 0 30913 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~89 0 30914 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 ~vector~89 0 30914 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~90 0 30915 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 ~vector~90 0 30915 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~91 0 30916 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_L0S_EXIT_LATENCY_GEN1 ~vector~91 0 30916 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~92 0 30917 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_L0S_EXIT_LATENCY_GEN2 ~vector~92 0 30917 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~93 0 30918 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 ~vector~93 0 30918 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~94 0 30919 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 ~vector~94 0 30919 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~95 0 30920 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_L1_EXIT_LATENCY_GEN1 ~vector~95 0 30920 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~96 0 30921 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_L1_EXIT_LATENCY_GEN2 ~vector~96 0 30921 \7\ (_ent -1 (_cnst \7\))))
		(_type (_int ~vector~97 0 30922 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP ~vector~97 0 30922 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~98 0 30923 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int LINK_CAP_MAX_LINK_SPEED ~vector~98 0 30923 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~99 0 30924 (_array ~reg ((_dto i 5 i 0)))))
		(_gen (_int LINK_CAP_MAX_LINK_WIDTH ~vector~99 0 30924 \6'h08\ (_ent -1 (_cnst \6'h08\))))
		(_type (_int ~vector~100 0 30925 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CAP_RSVD_23 ~vector~100 0 30925 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~101 0 30926 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE ~vector~101 0 30926 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~102 0 30927 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LINK_CONTROL_RCB ~vector~102 0 30927 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~103 0 30928 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CTRL2_DEEMPHASIS ~vector~103 0 30928 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~104 0 30929 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE ~vector~104 0 30929 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~105 0 30930 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int LINK_CTRL2_TARGET_LINK_SPEED ~vector~105 0 30930 \4'h2\ (_ent -1 (_cnst \4'h2\))))
		(_type (_int ~vector~106 0 30931 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LINK_STATUS_SLOT_CLOCK_CONFIG ~vector~106 0 30931 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~107 0 30932 (_array ~reg ((_dto i 14 i 0)))))
		(_gen (_int LL_ACK_TIMEOUT ~vector~107 0 30932 \15'h0000\ (_ent -1 (_cnst \15'h0\))))
		(_type (_int ~vector~108 0 30933 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LL_ACK_TIMEOUT_EN ~vector~108 0 30933 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~109 0 30934 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LL_ACK_TIMEOUT_FUNC ~vector~109 0 30934 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~110 0 30935 (_array ~reg ((_dto i 14 i 0)))))
		(_gen (_int LL_REPLAY_TIMEOUT ~vector~110 0 30935 \15'h0000\ (_ent -1 (_cnst \15'h0\))))
		(_type (_int ~vector~111 0 30936 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LL_REPLAY_TIMEOUT_EN ~vector~111 0 30936 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~112 0 30937 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int LL_REPLAY_TIMEOUT_FUNC ~vector~112 0 30937 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~113 0 30938 (_array ~reg ((_dto i 5 i 0)))))
		(_gen (_int LTSSM_MAX_LINK_WIDTH ~vector~113 0 30938 \6'h01\ (_ent -1 (_cnst \6'h01\))))
		(_type (_int ~vector~114 0 30939 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MPS_FORCE ~vector~114 0 30939 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~115 0 30940 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_DECODE_ENABLE ~vector~115 0 30940 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~116 0 30941 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int MSIX_BASE_PTR ~vector~116 0 30941 \8'h9C\ (_ent -1 (_cnst \8'h9C\))))
		(_type (_int ~vector~117 0 30942 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int MSIX_CAP_ID ~vector~117 0 30942 \8'h11\ (_ent -1 (_cnst \8'h11\))))
		(_type (_int ~vector~118 0 30943 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int MSIX_CAP_NEXTPTR ~vector~118 0 30943 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~119 0 30944 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSIX_CAP_ON ~vector~119 0 30944 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~120 0 30945 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int MSIX_CAP_PBA_BIR ~vector~120 0 30945 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~121 0 30946 (_array ~reg ((_dto i 28 i 0)))))
		(_gen (_int MSIX_CAP_PBA_OFFSET ~vector~121 0 30946 \29'h00000050\ (_ent -1 (_cnst \29'h050\))))
		(_type (_int ~vector~122 0 30947 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int MSIX_CAP_TABLE_BIR ~vector~122 0 30947 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~123 0 30948 (_array ~reg ((_dto i 28 i 0)))))
		(_gen (_int MSIX_CAP_TABLE_OFFSET ~vector~123 0 30948 \29'h00000040\ (_ent -1 (_cnst \29'h040\))))
		(_type (_int ~vector~124 0 30949 (_array ~reg ((_dto i 10 i 0)))))
		(_gen (_int MSIX_CAP_TABLE_SIZE ~vector~124 0 30949 \11'h000\ (_ent -1 (_cnst \11'h0\))))
		(_type (_int ~vector~125 0 30950 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int MSI_BASE_PTR ~vector~125 0 30950 \8'h48\ (_ent -1 (_cnst \8'h48\))))
		(_type (_int ~vector~126 0 30951 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_64_BIT_ADDR_CAPABLE ~vector~126 0 30951 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~127 0 30952 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int MSI_CAP_ID ~vector~127 0 30952 \8'h05\ (_ent -1 (_cnst \8'h05\))))
		(_type (_int ~vector~128 0 30953 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int MSI_CAP_MULTIMSGCAP ~vector~128 0 30953 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~129 0 30954 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int MSI_CAP_MULTIMSG_EXTENSION ~vector~129 0 30954 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~130 0 30955 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int MSI_CAP_NEXTPTR ~vector~130 0 30955 \8'h60\ (_ent -1 (_cnst \8'h60\))))
		(_type (_int ~vector~131 0 30956 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_ON ~vector~131 0 30956 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~132 0 30957 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MSI_CAP_PER_VECTOR_MASKING_CAPABLE ~vector~132 0 30957 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~133 0 30958 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int N_FTS_COMCLK_GEN1 ~vector~133 0 30958 \255\ (_ent -1 (_cnst \255\))))
		(_type (_int ~vector~134 0 30959 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int N_FTS_COMCLK_GEN2 ~vector~134 0 30959 \255\ (_ent -1 (_cnst \255\))))
		(_type (_int ~vector~135 0 30960 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int N_FTS_GEN1 ~vector~135 0 30960 \255\ (_ent -1 (_cnst \255\))))
		(_type (_int ~vector~136 0 30961 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int N_FTS_GEN2 ~vector~136 0 30961 \255\ (_ent -1 (_cnst \255\))))
		(_type (_int ~vector~137 0 30962 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PCIE_BASE_PTR ~vector~137 0 30962 \8'h60\ (_ent -1 (_cnst \8'h60\))))
		(_type (_int ~vector~138 0 30963 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PCIE_CAP_CAPABILITY_ID ~vector~138 0 30963 \8'h10\ (_ent -1 (_cnst \8'h10\))))
		(_type (_int ~vector~139 0 30964 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int PCIE_CAP_CAPABILITY_VERSION ~vector~139 0 30964 \4'h2\ (_ent -1 (_cnst \4'h2\))))
		(_type (_int ~vector~140 0 30965 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int PCIE_CAP_DEVICE_PORT_TYPE ~vector~140 0 30965 \4'h0\ (_ent -1 (_cnst \4'h0\))))
		(_type (_int ~vector~141 0 30966 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PCIE_CAP_NEXTPTR ~vector~141 0 30966 \8'h9C\ (_ent -1 (_cnst \8'h9C\))))
		(_type (_int ~vector~142 0 30967 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_ON ~vector~142 0 30967 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~143 0 30968 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int PCIE_CAP_RSVD_15_14 ~vector~143 0 30968 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~144 0 30969 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_CAP_SLOT_IMPLEMENTED ~vector~144 0 30969 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~145 0 30970 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int PCIE_REVISION ~vector~145 0 30970 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~146 0 30971 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int PL_AUTO_CONFIG ~vector~146 0 30971 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~147 0 30972 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PL_FAST_TRAIN ~vector~147 0 30972 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~148 0 30973 (_array ~reg ((_dto i 14 i 0)))))
		(_gen (_int PM_ASPML0S_TIMEOUT ~vector~148 0 30973 \15'h0000\ (_ent -1 (_cnst \15'h0\))))
		(_type (_int ~vector~149 0 30974 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_ASPML0S_TIMEOUT_EN ~vector~149 0 30974 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~150 0 30975 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int PM_ASPML0S_TIMEOUT_FUNC ~vector~150 0 30975 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~151 0 30976 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_ASPM_FASTEXIT ~vector~151 0 30976 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~152 0 30977 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_BASE_PTR ~vector~152 0 30977 \8'h40\ (_ent -1 (_cnst \8'h40\))))
		(_type (_int ~vector~153 0 30978 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int PM_CAP_AUXCURRENT ~vector~153 0 30978 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~154 0 30979 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_D1SUPPORT ~vector~154 0 30979 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~155 0 30980 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_D2SUPPORT ~vector~155 0 30980 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~156 0 30981 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_DSI ~vector~156 0 30981 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~157 0 30982 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_CAP_ID ~vector~157 0 30982 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~158 0 30983 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_CAP_NEXTPTR ~vector~158 0 30983 \8'h48\ (_ent -1 (_cnst \8'h48\))))
		(_type (_int ~vector~159 0 30984 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_ON ~vector~159 0 30984 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~160 0 30985 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int PM_CAP_PMESUPPORT ~vector~160 0 30985 \5'h0F\ (_ent -1 (_cnst \5'h0F\))))
		(_type (_int ~vector~161 0 30986 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CAP_PME_CLOCK ~vector~161 0 30986 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~162 0 30987 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int PM_CAP_RSVD_04 ~vector~162 0 30987 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~163 0 30988 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int PM_CAP_VERSION ~vector~163 0 30988 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~164 0 30989 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CSR_B2B3 ~vector~164 0 30989 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~165 0 30990 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CSR_BPCCEN ~vector~165 0 30990 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~166 0 30991 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_CSR_NOSOFTRST ~vector~166 0 30991 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~167 0 30992 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_DATA0 ~vector~167 0 30992 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~168 0 30993 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_DATA1 ~vector~168 0 30993 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~169 0 30994 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_DATA2 ~vector~169 0 30994 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~170 0 30995 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_DATA3 ~vector~170 0 30995 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~171 0 30996 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_DATA4 ~vector~171 0 30996 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~172 0 30997 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_DATA5 ~vector~172 0 30997 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~173 0 30998 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_DATA6 ~vector~173 0 30998 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~174 0 30999 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int PM_DATA7 ~vector~174 0 30999 \8'h01\ (_ent -1 (_cnst \8'h01\))))
		(_type (_int ~vector~175 0 31000 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int PM_DATA_SCALE0 ~vector~175 0 31000 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~176 0 31001 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int PM_DATA_SCALE1 ~vector~176 0 31001 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~177 0 31002 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int PM_DATA_SCALE2 ~vector~177 0 31002 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~178 0 31003 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int PM_DATA_SCALE3 ~vector~178 0 31003 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~179 0 31004 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int PM_DATA_SCALE4 ~vector~179 0 31004 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~180 0 31005 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int PM_DATA_SCALE5 ~vector~180 0 31005 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~181 0 31006 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int PM_DATA_SCALE6 ~vector~181 0 31006 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~182 0 31007 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int PM_DATA_SCALE7 ~vector~182 0 31007 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~183 0 31008 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PM_MF ~vector~183 0 31008 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~184 0 31009 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int RBAR_BASE_PTR ~vector~184 0 31009 \12'h178\ (_ent -1 (_cnst \12'h178\))))
		(_type (_int ~vector~185 0 31010 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR0 ~vector~185 0 31010 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~186 0 31011 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR1 ~vector~186 0 31011 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~187 0 31012 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR2 ~vector~187 0 31012 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~188 0 31013 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR3 ~vector~188 0 31013 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~189 0 31014 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR4 ~vector~189 0 31014 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~190 0 31015 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RBAR_CAP_CONTROL_ENCODEDBAR5 ~vector~190 0 31015 \5'h00\ (_ent -1 (_cnst \5'h0\))))
		(_type (_int ~vector~191 0 31016 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int RBAR_CAP_ID ~vector~191 0 31016 \16'h0015\ (_ent -1 (_cnst \16'h015\))))
		(_type (_int ~vector~192 0 31017 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_CAP_INDEX0 ~vector~192 0 31017 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~193 0 31018 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_CAP_INDEX1 ~vector~193 0 31018 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~194 0 31019 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_CAP_INDEX2 ~vector~194 0 31019 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~195 0 31020 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_CAP_INDEX3 ~vector~195 0 31020 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~196 0 31021 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_CAP_INDEX4 ~vector~196 0 31021 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~197 0 31022 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_CAP_INDEX5 ~vector~197 0 31022 \3'h0\ (_ent -1 (_cnst \3'h0\))))
		(_type (_int ~vector~198 0 31023 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int RBAR_CAP_NEXTPTR ~vector~198 0 31023 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~199 0 31024 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_CAP_ON ~vector~199 0 31024 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~200 0 31025 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int RBAR_CAP_SUP0 ~vector~200 0 31025 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~201 0 31026 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int RBAR_CAP_SUP1 ~vector~201 0 31026 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~202 0 31027 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int RBAR_CAP_SUP2 ~vector~202 0 31027 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~203 0 31028 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int RBAR_CAP_SUP3 ~vector~203 0 31028 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~204 0 31029 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int RBAR_CAP_SUP4 ~vector~204 0 31029 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~205 0 31030 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int RBAR_CAP_SUP5 ~vector~205 0 31030 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~206 0 31031 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int RBAR_CAP_VERSION ~vector~206 0 31031 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~207 0 31032 (_array ~reg ((_dto i 2 i 0)))))
		(_gen (_int RBAR_NUM ~vector~207 0 31032 \3'h1\ (_ent -1 (_cnst \3'h1\))))
		(_type (_int ~vector~208 0 31033 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int RECRC_CHK ~vector~208 0 31033 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~209 0 31034 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RECRC_CHK_TRIM ~vector~209 0 31034 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~210 0 31035 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ROOT_CAP_CRS_SW_VISIBILITY ~vector~210 0 31035 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~211 0 31036 (_array ~reg ((_dto i 1 i 0)))))
		(_gen (_int RP_AUTO_SPD ~vector~211 0 31036 \2'h1\ (_ent -1 (_cnst \2'h1\))))
		(_type (_int ~vector~212 0 31037 (_array ~reg ((_dto i 4 i 0)))))
		(_gen (_int RP_AUTO_SPD_LOOPCNT ~vector~212 0 31037 \5'h1f\ (_ent -1 (_cnst \5'h1f\))))
		(_type (_int ~vector~213 0 31038 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SELECT_DLL_IF ~vector~213 0 31038 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~214 0 31039 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SIM_VERSION ~vector~214 0 31039 \"1.0"\ (_ent -1 (_string \V"1.0"\))))
		(_type (_int ~vector~215 0 31040 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_ATT_BUTTON_PRESENT ~vector~215 0 31040 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~216 0 31041 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_ATT_INDICATOR_PRESENT ~vector~216 0 31041 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~217 0 31042 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_ELEC_INTERLOCK_PRESENT ~vector~217 0 31042 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~218 0 31043 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_HOTPLUG_CAPABLE ~vector~218 0 31043 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~219 0 31044 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_HOTPLUG_SURPRISE ~vector~219 0 31044 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~220 0 31045 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_MRL_SENSOR_PRESENT ~vector~220 0 31045 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~221 0 31046 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_NO_CMD_COMPLETED_SUPPORT ~vector~221 0 31046 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~222 0 31047 (_array ~reg ((_dto i 12 i 0)))))
		(_gen (_int SLOT_CAP_PHYSICAL_SLOT_NUM ~vector~222 0 31047 \13'h0000\ (_ent -1 (_cnst \13'h0\))))
		(_type (_int ~vector~223 0 31048 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_POWER_CONTROLLER_PRESENT ~vector~223 0 31048 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~224 0 31049 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SLOT_CAP_POWER_INDICATOR_PRESENT ~vector~224 0 31049 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~225 0 31050 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SLOT_CAP_SLOT_POWER_LIMIT_SCALE ~vector~225 0 31050 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~226 0 31051 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int SLOT_CAP_SLOT_POWER_LIMIT_VALUE ~vector~226 0 31051 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~227 0 31052 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SPARE_BIT0 ~vector~227 0 31052 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~228 0 31053 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SPARE_BIT1 ~vector~228 0 31053 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~229 0 31054 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SPARE_BIT2 ~vector~229 0 31054 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~230 0 31055 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SPARE_BIT3 ~vector~230 0 31055 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~231 0 31056 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SPARE_BIT4 ~vector~231 0 31056 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~232 0 31057 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SPARE_BIT5 ~vector~232 0 31057 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~233 0 31058 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SPARE_BIT6 ~vector~233 0 31058 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~234 0 31059 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SPARE_BIT7 ~vector~234 0 31059 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~235 0 31060 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int SPARE_BIT8 ~vector~235 0 31060 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~236 0 31061 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int SPARE_BYTE0 ~vector~236 0 31061 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~237 0 31062 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int SPARE_BYTE1 ~vector~237 0 31062 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~238 0 31063 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int SPARE_BYTE2 ~vector~238 0 31063 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~239 0 31064 (_array ~reg ((_dto i 7 i 0)))))
		(_gen (_int SPARE_BYTE3 ~vector~239 0 31064 \8'h00\ (_ent -1 (_cnst \8'h0\))))
		(_type (_int ~vector~240 0 31065 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int SPARE_WORD0 ~vector~240 0 31065 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~241 0 31066 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int SPARE_WORD1 ~vector~241 0 31066 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~242 0 31067 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int SPARE_WORD2 ~vector~242 0 31067 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~243 0 31068 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int SPARE_WORD3 ~vector~243 0 31068 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~244 0 31069 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SSL_MESSAGE_AUTO ~vector~244 0 31069 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~245 0 31070 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TECRC_EP_INV ~vector~245 0 31070 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~246 0 31071 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_RBYPASS ~vector~246 0 31071 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~247 0 31072 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int TL_RX_RAM_RADDR_LATENCY ~vector~247 0 31072 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~248 0 31073 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int TL_RX_RAM_RDATA_LATENCY ~vector~248 0 31073 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~249 0 31074 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int TL_RX_RAM_WRITE_LATENCY ~vector~249 0 31074 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~250 0 31075 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_TFC_DISABLE ~vector~250 0 31075 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~251 0 31076 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TL_TX_CHECKS_DISABLE ~vector~251 0 31076 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~252 0 31077 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int TL_TX_RAM_RADDR_LATENCY ~vector~252 0 31077 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~253 0 31078 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int TL_TX_RAM_RDATA_LATENCY ~vector~253 0 31078 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~254 0 31079 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int TL_TX_RAM_WRITE_LATENCY ~vector~254 0 31079 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~255 0 31080 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TRN_DW ~vector~255 0 31080 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~256 0 31081 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TRN_NP_FC ~vector~256 0 31081 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~257 0 31082 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UPCONFIG_CAPABLE ~vector~257 0 31082 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~258 0 31083 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UPSTREAM_FACING ~vector~258 0 31083 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~259 0 31084 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UR_ATOMIC ~vector~259 0 31084 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~260 0 31085 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UR_CFG1 ~vector~260 0 31085 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~261 0 31086 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UR_INV_REQ ~vector~261 0 31086 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~262 0 31087 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int UR_PRS_RESPONSE ~vector~262 0 31087 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~263 0 31088 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USER_CLK2_DIV2 ~vector~263 0 31088 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~264 0 31089 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int USER_CLK_FREQ ~vector~264 0 31089 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~265 0 31090 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USE_RID_PINS ~vector~265 0 31090 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~266 0 31091 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC0_CPL_INFINITE ~vector~266 0 31091 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~267 0 31092 (_array ~reg ((_dto i 12 i 0)))))
		(_gen (_int VC0_RX_RAM_LIMIT ~vector~267 0 31092 \13'h03FF\ (_ent -1 (_cnst \13'h03FF\))))
		(_type (_int ~vector~268 0 31093 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int VC0_TOTAL_CREDITS_CD ~vector~268 0 31093 \127\ (_ent -1 (_cnst \127\))))
		(_type (_int ~vector~269 0 31094 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int VC0_TOTAL_CREDITS_CH ~vector~269 0 31094 \31\ (_ent -1 (_cnst \31\))))
		(_type (_int ~vector~270 0 31095 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int VC0_TOTAL_CREDITS_NPD ~vector~270 0 31095 \24\ (_ent -1 (_cnst \24\))))
		(_type (_int ~vector~271 0 31096 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int VC0_TOTAL_CREDITS_NPH ~vector~271 0 31096 \12\ (_ent -1 (_cnst \12\))))
		(_type (_int ~vector~272 0 31097 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int VC0_TOTAL_CREDITS_PD ~vector~272 0 31097 \288\ (_ent -1 (_cnst \288\))))
		(_type (_int ~vector~273 0 31098 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int VC0_TOTAL_CREDITS_PH ~vector~273 0 31098 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~274 0 31099 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int VC0_TX_LASTPACKET ~vector~274 0 31099 \31\ (_ent -1 (_cnst \31\))))
		(_type (_int ~vector~275 0 31100 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int VC_BASE_PTR ~vector~275 0 31100 \12'h10C\ (_ent -1 (_cnst \12'h10C\))))
		(_type (_int ~vector~276 0 31101 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int VC_CAP_ID ~vector~276 0 31101 \16'h0002\ (_ent -1 (_cnst \16'h02\))))
		(_type (_int ~vector~277 0 31102 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int VC_CAP_NEXTPTR ~vector~277 0 31102 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~278 0 31103 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC_CAP_ON ~vector~278 0 31103 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~279 0 31104 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VC_CAP_REJECT_SNOOP_TRANSACTIONS ~vector~279 0 31104 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~280 0 31105 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int VC_CAP_VERSION ~vector~280 0 31105 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~281 0 31106 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int VSEC_BASE_PTR ~vector~281 0 31106 \12'h128\ (_ent -1 (_cnst \12'h128\))))
		(_type (_int ~vector~282 0 31107 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int VSEC_CAP_HDR_ID ~vector~282 0 31107 \16'h1234\ (_ent -1 (_cnst \16'h1234\))))
		(_type (_int ~vector~283 0 31108 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int VSEC_CAP_HDR_LENGTH ~vector~283 0 31108 \12'h018\ (_ent -1 (_cnst \12'h018\))))
		(_type (_int ~vector~284 0 31109 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int VSEC_CAP_HDR_REVISION ~vector~284 0 31109 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~285 0 31110 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int VSEC_CAP_ID ~vector~285 0 31110 \16'h000B\ (_ent -1 (_cnst \16'h0B\))))
		(_type (_int ~vector~286 0 31111 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_IS_LINK_VISIBLE ~vector~286 0 31111 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~287 0 31112 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int VSEC_CAP_NEXTPTR ~vector~287 0 31112 \12'h140\ (_ent -1 (_cnst \12'h140\))))
		(_type (_int ~vector~288 0 31113 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int VSEC_CAP_ON ~vector~288 0 31113 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~289 0 31114 (_array ~reg ((_dto i 3 i 0)))))
		(_gen (_int VSEC_CAP_VERSION ~vector~289 0 31114 \4'h1\ (_ent -1 (_cnst \4'h1\))))
		(_type (_int ~vector~290 0 31116 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_BASEADDR ~vector~290 0 31116 \32'hFFFF_FFFF\ (_ent -1 (_cnst \32'hFFFF_FFFF\))))
		(_type (_int ~vector~291 0 31117 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_HIGHADDR ~vector~291 0 31117 \32'h0000_0000\ (_ent -1 (_cnst \32'h0_0000\))))
		(_type (_int ~vector~292 0 31118 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_MAX_LNK_WDT ~vector~292 0 31118 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~293 0 31119 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ROOT_PORT ~vector~293 0 31119 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~294 0 31120 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RP_BAR_HIDE ~vector~294 0 31120 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~295 0 31121 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RX_REALIGN ~vector~295 0 31121 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~296 0 31122 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RX_PRESERVE_ORDER ~vector~296 0 31122 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~297 0 31123 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int C_LAST_CORE_CAP_ADDR ~vector~297 0 31123 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~298 0 31124 (_array ~reg ((_dto i 11 i 0)))))
		(_gen (_int C_VSEC_CAP_ADDR ~vector~298 0 31124 \12'h000\ (_ent -1 (_cnst \12'h0\))))
		(_type (_int ~vector~299 0 31125 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_VSEC_CAP_LAST ~vector~299 0 31125 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~300 0 31126 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int C_VSEC_ID ~vector~300 0 31126 \16'h0000\ (_ent -1 (_cnst \16'h0\))))
		(_type (_int ~vector~301 0 31127 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DEVICE_NUMBER ~vector~301 0 31127 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~302 0 31128 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_NUM_USER_INTR ~vector~302 0 31128 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~303 0 31129 (_array ~reg ((_dto i 15 i 0)))))
		(_gen (_int C_USER_PTR ~vector~303 0 31129 \16'h0000\ (_ent -1 (_cnst \16'h0\))))
		(_type (_int ~vector~304 0 31130 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_COMP_TIMEOUT ~vector~304 0 31130 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~305 0 31132 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~305 0 31132 \"X7"\ (_ent -1 (_string \V"X7"\))))
		(_type (_int ~vector~306 0 31133 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PTR_WIDTH ~vector~306 0 31133 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~307 0 31136 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RBAR_WIDTH ~vector~307 0 31136 \C_FAMILY=="X7"?8:7\ (_ent -1 (_code 43))))
		(_type (_int ~vector~308 0 31836 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LP_LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP ~vector~308 0 31836 \C_ROOT_PORT=="TRUE"?LINK_CAP_MAX_LINK_WIDTH>6'h01||LINK_CAP_MAX_LINK_SPEED>4'h1?"TRUE":"FALSE":LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP\ (_ent -1 (_code 44)))(_cnst l))
		(_port (_int sys_rst_n ~wire 0 31141 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int user_clk_out ~wire 0 31142 (_arch (_out))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int user_reset ~wire 0 31143 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int user_lnk_up ~wire 0 31144 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int trn_lnk_up ~wire 0 31146 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int user_rst_n ~wire 0 31147 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[5:0]wire~ 0 31150 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int tx_buf_av ~[5:0]wire~ 0 31150 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int tx_err_drop ~wire 0 31151 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int tx_cfg_req ~wire 0 31152 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int tx_cfg_gnt ~wire 0 31153 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 31155 (_array ~wire ((_range  45)))))
		(_port (_int s_axis_rw_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 31155 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tvalid ~wire 0 31156 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tready ~wire 0 31157 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[STRB_WIDTH-1:0]wire~ 0 31158 (_array ~wire ((_range  46)))))
		(_port (_int s_axis_rw_tstrb ~[STRB_WIDTH-1:0]wire~ 0 31158 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rw_tlast ~wire 0 31159 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 31160 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int s_axis_rw_tuser ~[3:0]wire~ 0 31160 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 31164 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tvalid ~wire 0 31165 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tready ~wire 0 31166 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tstrb ~[STRB_WIDTH-1:0]wire~ 0 31167 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tlast ~wire 0 31168 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_rr_tuser ~[3:0]wire~ 0 31169 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 31173 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tvalid ~wire 0 31174 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tready ~wire 0 31175 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tstrb ~[STRB_WIDTH-1:0]wire~ 0 31176 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tlast ~wire 0 31177 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_cc_tuser ~[3:0]wire~ 0 31178 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 31182 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tvalid ~wire 0 31183 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tready ~wire 0 31184 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tstrb ~[STRB_WIDTH-1:0]wire~ 0 31185 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cw_tlast ~wire 0 31186 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[21:0]wire~ 0 31187 (_array ~wire ((_dto i 21 i 0)))))
		(_port (_int m_axis_cw_tuser ~[21:0]wire~ 0 31187 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 31191 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tvalid ~wire 0 31192 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tready ~wire 0 31193 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tstrb ~[STRB_WIDTH-1:0]wire~ 0 31194 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tlast ~wire 0 31195 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_cr_tuser ~[21:0]wire~ 0 31196 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tdata ~[C_DATA_WIDTH-1:0]wire~ 0 31200 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tvalid ~wire 0 31201 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tready ~wire 0 31202 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tstrb ~[STRB_WIDTH-1:0]wire~ 0 31203 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tlast ~wire 0 31204 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_rc_tuser ~[21:0]wire~ 0 31205 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 31210 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int s_axi_ctl_awaddr ~[31:0]wire~ 0 31210 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_awvalid ~wire 0 31211 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_awready ~wire 0 31212 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_wdata ~[31:0]wire~ 0 31213 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_wstrb ~[3:0]wire~ 0 31214 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_wvalid ~wire 0 31215 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_wready ~wire 0 31216 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 31217 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int s_axi_ctl_bresp ~[1:0]wire~ 0 31217 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_bvalid ~wire 0 31218 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_bready ~wire 0 31219 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_araddr ~[31:0]wire~ 0 31221 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_arvalid ~wire 0 31222 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_arready ~wire 0 31223 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rdata ~[31:0]wire~ 0 31224 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rresp ~[1:0]wire~ 0 31225 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rvalid ~wire 0 31226 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_ctl_rready ~wire 0 31227 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_CS ~wire 0 31232 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_BE ~[3:0]wire~ 0 31233 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_RNW ~wire 0 31234 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_Addr ~[31:0]wire~ 0 31235 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_Data ~[31:0]wire~ 0 31236 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_RdAck ~wire 0 31237 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_WrAck ~wire 0 31238 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_Data ~[31:0]wire~ 0 31239 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_Error ~wire 0 31240 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ctl_intr ~wire 0 31244 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_NUM_USER_INTR-1:0]wire~ 0 31245 (_array ~wire ((_range  47)))))
		(_port (_int ctl_user_intr ~[C_NUM_USER_INTR-1:0]wire~ 0 31245 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int np_cpl_pending ~wire 0 31250 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int RP_bridge_en ~wire 0 31251 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int com_iclk ~wire 0 31255 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int com_cclk ~wire 0 31256 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int com_corereset ~wire 0 31257 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rx_np_ok ~wire 0 31260 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rx_np_req ~wire 0 31261 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[11:0]wire~ 0 31264 (_array ~wire ((_dto i 11 i 0)))))
		(_port (_int fc_cpld ~[11:0]wire~ 0 31264 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 31265 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int fc_cplh ~[7:0]wire~ 0 31265 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int fc_npd ~[11:0]wire~ 0 31266 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int fc_nph ~[7:0]wire~ 0 31267 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int fc_pd ~[11:0]wire~ 0 31268 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int fc_ph ~[7:0]wire~ 0 31269 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 31270 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int fc_sel ~[2:0]wire~ 0 31270 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_upstream_prefer_deemph ~wire 0 31272 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_downstream_deemph_source ~wire 0 31273 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_directed_ltssm_new_vld ~wire 0 31274 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_directed_ltssm_new ~[5:0]wire~ 0 31275 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_directed_ltssm_stall ~wire 0 31276 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cm_rst_n ~wire 0 31278 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int func_lvl_rst_n ~wire 0 31279 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_malformed_n ~wire 0 31280 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_cor_n ~wire 0 31281 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_ur_n ~wire 0 31282 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_ecrc_n ~wire 0 31283 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_cpl_timeout_n ~wire 0 31284 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_cpl_abort_n ~wire 0 31285 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_cpl_unexpect_n ~wire 0 31286 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_poisoned_n ~wire 0 31287 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_acs_n ~wire 0 31288 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int cfg_err_atomic_egress_blocked_n ~wire 0 31289 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_mc_blocked_n ~wire 0 31290 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_internal_uncor_n ~wire 0 31291 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_internal_cor_n ~wire 0 31292 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_posted_n ~wire 0 31293 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_locked_n ~wire 0 31294 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_err_norecovery_n ~wire 0 31295 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[127:0]wire~ 0 31296 (_array ~wire ((_dto i 127 i 0)))))
		(_port (_int cfg_err_aer_headerlog ~[127:0]wire~ 0 31296 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[47:0]wire~ 0 31297 (_array ~wire ((_dto i 47 i 0)))))
		(_port (_int cfg_err_tlp_cpl_header ~[47:0]wire~ 0 31297 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_n ~wire 0 31298 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_di ~[7:0]wire~ 0 31299 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_assert_n ~wire 0 31300 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_stat_n ~wire 0 31301 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_ds_bus_number ~[7:0]wire~ 0 31302 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[4:0]wire~ 0 31303 (_array ~wire ((_dto i 4 i 0)))))
		(_port (_int cfg_ds_device_number ~[4:0]wire~ 0 31303 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_ds_function_number ~[2:0]wire~ 0 31304 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_port_number ~[7:0]wire~ 0 31305 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_halt_aspm_l0s_n ~wire 0 31306 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_halt_aspm_l1_n ~wire 0 31307 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_force_state_en_n ~wire 0 31308 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_force_state ~[1:0]wire~ 0 31309 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_wake_n ~wire 0 31310 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_turnoff_ok ~wire 0 31311 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_send_pme_to_n ~wire 0 31312 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_pciecap_interrupt_msgnum ~[4:0]wire~ 0 31313 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_trn_pending ~wire 0 31314 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_force_mps ~[2:0]wire~ 0 31315 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_force_common_clock_off ~wire 0 31316 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_force_extended_sync_on ~wire 0 31317 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[63:0]wire~ 0 31318 (_array ~wire ((_dto i 63 i 0)))))
		(_port (_int cfg_dsn ~[63:0]wire~ 0 31318 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_interrupt_msgnum ~[4:0]wire~ 0 31319 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 31320 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int cfg_dev_id ~[15:0]wire~ 0 31320 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_vend_id ~[15:0]wire~ 0 31321 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_rev_id ~[7:0]wire~ 0 31322 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_subsys_id ~[15:0]wire~ 0 31323 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cfg_subsys_vend_id ~[15:0]wire~ 0 31324 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int drp_clk ~wire 0 31325 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int drp_en ~wire 0 31326 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int drp_we ~wire 0 31327 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[8:0]wire~ 0 31328 (_array ~wire ((_dto i 8 i 0)))))
		(_port (_int drp_addr ~[8:0]wire~ 0 31328 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int drp_di ~[15:0]wire~ 0 31329 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int dbg_mode ~[1:0]wire~ 0 31330 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int dbg_sub_mode ~wire 0 31331 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_dbg_mode ~[2:0]wire~ 0 31332 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pl_sel_lnk_rate ~wire 0 31334 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_sel_lnk_width ~[1:0]wire~ 0 31335 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_ltssm_state ~[5:0]wire~ 0 31336 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_lane_reversal_mode ~[1:0]wire~ 0 31337 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_phy_lnk_up ~wire 0 31338 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int pl_tx_pm_state ~[2:0]wire~ 0 31339 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_rx_pm_state ~[1:0]wire~ 0 31340 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_link_upcfg_cap ~wire 0 31341 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_link_gen2_cap ~wire 0 31342 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_link_partner_gen2_supported ~wire 0 31343 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_initial_link_width ~[2:0]wire~ 0 31344 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_directed_change_done ~wire 0 31345 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_received_hot_rst ~wire 0 31346 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int lnk_clk_en ~wire 0 31347 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_err_aer_headerlog_set ~wire 0 31348 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cfg_err_cpl_rdy ~wire 0 31349 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cfg_interrupt_rdy ~wire 0 31350 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cfg_interrupt_mmenable ~[2:0]wire~ 0 31351 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_msienable ~wire 0 31352 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_do ~[7:0]wire~ 0 31353 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_msixenable ~wire 0 31354 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_interrupt_msixfm ~wire 0 31355 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_bus_number ~[7:0]wire~ 0 31356 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_device_number ~[4:0]wire~ 0 31357 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_function_number ~[2:0]wire~ 0 31358 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cfg_status ~[15:0]wire~ 0 31359 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cfg_command ~[15:0]wire~ 0 31360 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cfg_dstatus ~[15:0]wire~ 0 31361 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cfg_dcommand ~[15:0]wire~ 0 31362 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cfg_lstatus ~[15:0]wire~ 0 31363 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cfg_lcommand ~[15:0]wire~ 0 31364 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cfg_dcommand2 ~[15:0]wire~ 0 31365 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cfg_received_func_lvl_rst ~wire 0 31366 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cfg_msg_received ~wire 0 31367 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_data ~[15:0]wire~ 0 31368 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_err_cor ~wire 0 31369 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_err_non_fatal ~wire 0 31370 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_err_fatal ~wire 0 31371 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_assert_int_a ~wire 0 31372 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_deassert_int_a ~wire 0 31373 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_assert_int_b ~wire 0 31374 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_deassert_int_b ~wire 0 31375 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_assert_int_c ~wire 0 31376 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_deassert_int_c ~wire 0 31377 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_assert_int_d ~wire 0 31378 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_deassert_int_d ~wire 0 31379 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_pm_pme ~wire 0 31380 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_pme_to_ack ~wire 0 31381 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_pme_to ~wire 0 31382 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_setslotpowerlimit ~wire 0 31383 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_unlock ~wire 0 31384 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_msg_received_pm_as_nak ~wire 0 31385 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_to_turnoff ~wire 0 31386 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cfg_pcie_link_state ~[2:0]wire~ 0 31387 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_rcv_as_req_l1_n ~wire 0 31388 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_rcv_enter_l1_n ~wire 0 31389 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_rcv_enter_l23_n ~wire 0 31390 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_pm_rcv_req_ack_n ~wire 0 31391 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_pmcsr_powerstate ~[1:0]wire~ 0 31392 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_pmcsr_pme_en ~wire 0 31393 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_pmcsr_pme_status ~wire 0 31394 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_transaction ~wire 0 31395 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_transaction_type ~wire 0 31396 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[6:0]wire~ 0 31397 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int cfg_transaction_addr ~[6:0]wire~ 0 31397 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_command_io_enable ~wire 0 31398 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_command_mem_enable ~wire 0 31399 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_command_bus_master_enable ~wire 0 31400 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_command_interrupt_disable ~wire 0 31401 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_command_serr_en ~wire 0 31402 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_bridge_serr_en ~wire 0 31403 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_status_corr_err_detected ~wire 0 31404 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_status_non_fatal_err_detected ~wire 0 31405 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_status_fatal_err_detected ~wire 0 31406 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_status_ur_detected ~wire 0 31407 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_corr_err_reporting_en ~wire 0 31408 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_non_fatal_reporting_en ~wire 0 31409 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_fatal_err_reporting_en ~wire 0 31410 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_ur_err_reporting_en ~wire 0 31411 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_enable_ro ~wire 0 31412 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_max_payload ~[2:0]wire~ 0 31413 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_ext_tag_en ~wire 0 31414 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_phantom_en ~wire 0 31415 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_aux_power_en ~wire 0 31416 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_no_snoop_en ~wire 0 31417 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control_max_read_req ~[2:0]wire~ 0 31418 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_status_current_speed ~[1:0]wire~ 0 31419 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_status_negotiated_width ~[3:0]wire~ 0 31420 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_status_link_training ~wire 0 31421 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_status_dll_active ~wire 0 31422 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_status_bandwidth_status ~wire 0 31423 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_status_auto_bandwidth_status ~wire 0 31424 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_aspm_control ~[1:0]wire~ 0 31425 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_rcb ~wire 0 31426 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_link_disable ~wire 0 31427 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_retrain_link ~wire 0 31428 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_common_clock ~wire 0 31429 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_extended_sync ~wire 0 31430 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_clock_pm_en ~wire 0 31431 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_hw_auto_width_dis ~wire 0 31432 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_bandwidth_int_en ~wire 0 31433 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_link_control_auto_bandwidth_int_en ~wire 0 31434 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control2_cpl_timeout_val ~[3:0]wire~ 0 31435 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control2_cpl_timeout_dis ~wire 0 31436 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control2_ari_forward_en ~wire 0 31437 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control2_atomic_requester_en ~wire 0 31438 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control2_atomic_egress_block ~wire 0 31439 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control2_ido_req_en ~wire 0 31440 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control2_ido_cpl_en ~wire 0 31441 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control2_ltr_en ~wire 0 31442 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_dev_control2_tlp_prefix_block ~wire 0 31443 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_slot_control_electromech_il_ctl_pulse ~wire 0 31444 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_root_control_syserr_corr_err_en ~wire 0 31445 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_root_control_syserr_non_fatal_err_en ~wire 0 31446 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_root_control_syserr_fatal_err_en ~wire 0 31447 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_root_control_pme_int_en ~wire 0 31448 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_ecrc_check_en ~wire 0 31449 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_ecrc_gen_en ~wire 0 31450 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_corr_err_reporting_en ~wire 0 31451 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_non_fatal_err_reporting_en ~wire 0 31452 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_fatal_err_reporting_en ~wire 0 31453 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_corr_err_received ~wire 0 31454 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_non_fatal_err_received ~wire 0 31455 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_aer_rooterr_fatal_err_received ~wire 0 31456 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cfg_vc_tcvc_map ~[6:0]wire~ 0 31457 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int drp_rdy ~wire 0 31458 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int drp_do ~[15:0]wire~ 0 31459 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_vec_a ~[63:0]wire~ 0 31460 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_vec_b ~[63:0]wire~ 0 31461 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_vec_c ~[11:0]wire~ 0 31462 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_a ~wire 0 31463 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_b ~wire 0 31464 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_c ~wire 0 31465 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_d ~wire 0 31466 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_e ~wire 0 31467 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_f ~wire 0 31468 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_g ~wire 0 31469 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_h ~wire 0 31470 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_i ~wire 0 31471 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_j ~wire 0 31472 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dbg_sclr_k ~wire 0 31473 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_rdllp_data ~[63:0]wire~ 0 31474 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int trn_rdllp_src_rdy ~[1:0]wire~ 0 31475 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pl_dbg_vec ~[11:0]wire~ 0 31476 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int phy_rdy_n ~wire 0 31478 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_clk ~wire 0 31479 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int user_clk ~wire 0 31480 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int user_clk2 ~wire 0 31481 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_polarity_gt ~wire 0 31482 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_polarity_gt ~wire 0 31483 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_polarity_gt ~wire 0 31484 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_polarity_gt ~wire 0 31485 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_polarity_gt ~wire 0 31486 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_polarity_gt ~wire 0 31487 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_polarity_gt ~wire 0 31488 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_polarity_gt ~wire 0 31489 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_deemph_gt ~wire 0 31490 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_margin_gt ~[2:0]wire~ 0 31491 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_rate_gt ~wire 0 31492 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx_rcvr_det_gt ~wire 0 31493 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_char_is_k_gt ~[1:0]wire~ 0 31494 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_compliance_gt ~wire 0 31495 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_data_gt ~[15:0]wire~ 0 31496 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_elec_idle_gt ~wire 0 31497 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx0_powerdown_gt ~[1:0]wire~ 0 31498 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_char_is_k_gt ~[1:0]wire~ 0 31499 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_compliance_gt ~wire 0 31500 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_data_gt ~[15:0]wire~ 0 31501 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_elec_idle_gt ~wire 0 31502 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx1_powerdown_gt ~[1:0]wire~ 0 31503 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_char_is_k_gt ~[1:0]wire~ 0 31504 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_compliance_gt ~wire 0 31505 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_data_gt ~[15:0]wire~ 0 31506 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_elec_idle_gt ~wire 0 31507 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx2_powerdown_gt ~[1:0]wire~ 0 31508 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_char_is_k_gt ~[1:0]wire~ 0 31509 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_compliance_gt ~wire 0 31510 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_data_gt ~[15:0]wire~ 0 31511 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_elec_idle_gt ~wire 0 31512 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx3_powerdown_gt ~[1:0]wire~ 0 31513 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_char_is_k_gt ~[1:0]wire~ 0 31514 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_compliance_gt ~wire 0 31515 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_data_gt ~[15:0]wire~ 0 31516 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_elec_idle_gt ~wire 0 31517 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx4_powerdown_gt ~[1:0]wire~ 0 31518 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_char_is_k_gt ~[1:0]wire~ 0 31519 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_compliance_gt ~wire 0 31520 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_data_gt ~[15:0]wire~ 0 31521 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_elec_idle_gt ~wire 0 31522 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx5_powerdown_gt ~[1:0]wire~ 0 31523 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_char_is_k_gt ~[1:0]wire~ 0 31524 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_compliance_gt ~wire 0 31525 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_data_gt ~[15:0]wire~ 0 31526 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_elec_idle_gt ~wire 0 31527 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx6_powerdown_gt ~[1:0]wire~ 0 31528 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_char_is_k_gt ~[1:0]wire~ 0 31529 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_compliance_gt ~wire 0 31530 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_data_gt ~[15:0]wire~ 0 31531 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_elec_idle_gt ~wire 0 31532 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_tx7_powerdown_gt ~[1:0]wire~ 0 31533 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_chanisaligned_gt ~wire 0 31535 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_char_is_k_gt ~[1:0]wire~ 0 31536 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_data_gt ~[15:0]wire~ 0 31537 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_elec_idle_gt ~wire 0 31538 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_phy_status_gt ~wire 0 31539 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_status_gt ~[2:0]wire~ 0 31540 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx0_valid_gt ~wire 0 31541 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_chanisaligned_gt ~wire 0 31542 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_char_is_k_gt ~[1:0]wire~ 0 31543 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_data_gt ~[15:0]wire~ 0 31544 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_elec_idle_gt ~wire 0 31545 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_phy_status_gt ~wire 0 31546 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_status_gt ~[2:0]wire~ 0 31547 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx1_valid_gt ~wire 0 31548 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_chanisaligned_gt ~wire 0 31549 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_char_is_k_gt ~[1:0]wire~ 0 31550 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_data_gt ~[15:0]wire~ 0 31551 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_elec_idle_gt ~wire 0 31552 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_phy_status_gt ~wire 0 31553 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_status_gt ~[2:0]wire~ 0 31554 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx2_valid_gt ~wire 0 31555 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_chanisaligned_gt ~wire 0 31556 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_char_is_k_gt ~[1:0]wire~ 0 31557 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_data_gt ~[15:0]wire~ 0 31558 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_elec_idle_gt ~wire 0 31559 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_phy_status_gt ~wire 0 31560 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_status_gt ~[2:0]wire~ 0 31561 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx3_valid_gt ~wire 0 31562 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_chanisaligned_gt ~wire 0 31563 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_char_is_k_gt ~[1:0]wire~ 0 31564 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_data_gt ~[15:0]wire~ 0 31565 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_elec_idle_gt ~wire 0 31566 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_phy_status_gt ~wire 0 31567 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_status_gt ~[2:0]wire~ 0 31568 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx4_valid_gt ~wire 0 31569 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_chanisaligned_gt ~wire 0 31570 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_char_is_k_gt ~[1:0]wire~ 0 31571 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_data_gt ~[15:0]wire~ 0 31572 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_elec_idle_gt ~wire 0 31573 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_phy_status_gt ~wire 0 31574 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_status_gt ~[2:0]wire~ 0 31575 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx5_valid_gt ~wire 0 31576 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_chanisaligned_gt ~wire 0 31577 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_char_is_k_gt ~[1:0]wire~ 0 31578 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_data_gt ~[15:0]wire~ 0 31579 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_elec_idle_gt ~wire 0 31580 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_phy_status_gt ~wire 0 31581 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_status_gt ~[2:0]wire~ 0 31582 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx6_valid_gt ~wire 0 31583 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_chanisaligned_gt ~wire 0 31584 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_char_is_k_gt ~[1:0]wire~ 0 31585 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_data_gt ~[15:0]wire~ 0 31586 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_elec_idle_gt ~wire 0 31587 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_phy_status_gt ~wire 0 31588 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_status_gt ~[2:0]wire~ 0 31589 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int pipe_rx7_valid_gt ~wire 0 31590 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int config_gen_req ~wire 0 31591 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int trn_td ~[C_DATA_WIDTH-1:0]wire~ 0 31597 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[REM_WIDTH-1:0]wire~ 0 31598 (_array ~wire ((_range  48)))))
		(_sig (_int trn_trem ~[REM_WIDTH-1:0]wire~ 0 31598 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_tsof ~wire 0 31599 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_teof ~wire 0 31600 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_tsrc_rdy ~wire 0 31601 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_tdst_rdy ~wire 0 31602 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_tsrc_dsc ~wire 0 31603 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_terrfwd ~wire 0 31604 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_tecrc_gen ~wire 0 31605 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_tstr ~wire 0 31606 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_rd ~[C_DATA_WIDTH-1:0]wire~ 0 31608 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_rrem ~[REM_WIDTH-1:0]wire~ 0 31609 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_rdst_rdy ~wire 0 31610 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_rsof ~wire 0 31611 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_reof ~wire 0 31612 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_rsrc_rdy ~wire 0 31613 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_rsrc_dsc ~wire 0 31614 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_rerrfwd ~wire 0 31615 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int trn_recrc_err ~wire 0 31616 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[RBAR_WIDTH-1:0]wire~ 0 31617 (_array ~wire ((_range  49)))))
		(_sig (_int trn_rbar_hit ~[RBAR_WIDTH-1:0]wire~ 0 31617 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sys_reset_n_d ~wire 0 31619 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int pipe_rx0_char_is_k ~[1:0]wire~ 0 31620 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx1_char_is_k ~[1:0]wire~ 0 31621 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx2_char_is_k ~[1:0]wire~ 0 31622 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx3_char_is_k ~[1:0]wire~ 0 31623 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx4_char_is_k ~[1:0]wire~ 0 31624 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx5_char_is_k ~[1:0]wire~ 0 31625 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx6_char_is_k ~[1:0]wire~ 0 31626 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx7_char_is_k ~[1:0]wire~ 0 31627 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx0_valid ~wire 0 31628 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx1_valid ~wire 0 31629 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx2_valid ~wire 0 31630 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx3_valid ~wire 0 31631 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx4_valid ~wire 0 31632 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx5_valid ~wire 0 31633 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx6_valid ~wire 0 31634 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx7_valid ~wire 0 31635 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx0_data ~[15:0]wire~ 0 31636 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx1_data ~[15:0]wire~ 0 31637 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx2_data ~[15:0]wire~ 0 31638 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx3_data ~[15:0]wire~ 0 31639 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx4_data ~[15:0]wire~ 0 31640 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx5_data ~[15:0]wire~ 0 31641 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx6_data ~[15:0]wire~ 0 31642 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx7_data ~[15:0]wire~ 0 31643 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx0_chanisaligned ~wire 0 31644 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx1_chanisaligned ~wire 0 31645 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx2_chanisaligned ~wire 0 31646 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx3_chanisaligned ~wire 0 31647 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx4_chanisaligned ~wire 0 31648 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx5_chanisaligned ~wire 0 31649 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx6_chanisaligned ~wire 0 31650 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx7_chanisaligned ~wire 0 31651 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx0_status ~[2:0]wire~ 0 31652 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx1_status ~[2:0]wire~ 0 31653 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx2_status ~[2:0]wire~ 0 31654 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx3_status ~[2:0]wire~ 0 31655 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx4_status ~[2:0]wire~ 0 31656 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx5_status ~[2:0]wire~ 0 31657 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx6_status ~[2:0]wire~ 0 31658 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx7_status ~[2:0]wire~ 0 31659 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx0_phy_status ~wire 0 31660 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx1_phy_status ~wire 0 31661 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx2_phy_status ~wire 0 31662 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx3_phy_status ~wire 0 31663 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx4_phy_status ~wire 0 31664 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx5_phy_status ~wire 0 31665 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx6_phy_status ~wire 0 31666 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx7_phy_status ~wire 0 31667 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx0_elec_idle ~wire 0 31669 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx1_elec_idle ~wire 0 31670 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx2_elec_idle ~wire 0 31671 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx3_elec_idle ~wire 0 31672 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx4_elec_idle ~wire 0 31673 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx5_elec_idle ~wire 0 31674 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx6_elec_idle ~wire 0 31675 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx7_elec_idle ~wire 0 31676 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx_reset ~wire 0 31679 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx_rate ~wire 0 31680 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx_deemph ~wire 0 31681 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx_margin ~[2:0]wire~ 0 31682 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx0_polarity ~wire 0 31683 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx1_polarity ~wire 0 31684 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx2_polarity ~wire 0 31685 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx3_polarity ~wire 0 31686 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx4_polarity ~wire 0 31687 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx5_polarity ~wire 0 31688 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx6_polarity ~wire 0 31689 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_rx7_polarity ~wire 0 31690 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx0_compliance ~wire 0 31691 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx1_compliance ~wire 0 31692 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx2_compliance ~wire 0 31693 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx3_compliance ~wire 0 31694 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx4_compliance ~wire 0 31695 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx5_compliance ~wire 0 31696 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx6_compliance ~wire 0 31697 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx7_compliance ~wire 0 31698 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx0_char_is_k ~[1:0]wire~ 0 31699 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx1_char_is_k ~[1:0]wire~ 0 31700 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx2_char_is_k ~[1:0]wire~ 0 31701 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx3_char_is_k ~[1:0]wire~ 0 31702 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx4_char_is_k ~[1:0]wire~ 0 31703 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx5_char_is_k ~[1:0]wire~ 0 31704 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx6_char_is_k ~[1:0]wire~ 0 31705 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx7_char_is_k ~[1:0]wire~ 0 31706 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx0_data ~[15:0]wire~ 0 31707 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx1_data ~[15:0]wire~ 0 31708 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx2_data ~[15:0]wire~ 0 31709 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx3_data ~[15:0]wire~ 0 31710 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx4_data ~[15:0]wire~ 0 31711 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx5_data ~[15:0]wire~ 0 31712 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx6_data ~[15:0]wire~ 0 31713 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx7_data ~[15:0]wire~ 0 31714 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx0_elec_idle ~wire 0 31715 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx1_elec_idle ~wire 0 31716 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx2_elec_idle ~wire 0 31717 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx3_elec_idle ~wire 0 31718 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx4_elec_idle ~wire 0 31719 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx5_elec_idle ~wire 0 31720 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx6_elec_idle ~wire 0 31721 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx7_elec_idle ~wire 0 31722 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx0_powerdown ~[1:0]wire~ 0 31723 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx1_powerdown ~[1:0]wire~ 0 31724 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx2_powerdown ~[1:0]wire~ 0 31725 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx3_powerdown ~[1:0]wire~ 0 31726 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx4_powerdown ~[1:0]wire~ 0 31727 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx5_powerdown ~[1:0]wire~ 0 31728 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx6_powerdown ~[1:0]wire~ 0 31729 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx7_powerdown ~[1:0]wire~ 0 31730 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pipe_tx_rcvr_det ~wire 0 31731 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cfg_received_func_lvl_rst_n ~wire 0 31733 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cfg_err_cpl_rdy_n ~wire 0 31734 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cfg_interrupt_rdy_n ~wire 0 31735 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[7:0]reg~ 0 31736 (_array ~reg ((_dto i 7 i 0)))))
		(_sig (_int cfg_bus_number_d ~[7:0]reg~ 0 31736 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[4:0]reg~ 0 31737 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int cfg_device_number_d ~[4:0]reg~ 0 31737 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[2:0]reg~ 0 31738 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int cfg_function_number_d ~[2:0]reg~ 0 31738 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int pl_phy_lnk_up_n ~wire 0 31740 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cfg_err_aer_headerlog_set_n ~wire 0 31741 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int com_cclk_int ~wire 0 31743 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int com_iclk_int ~wire 0 31744 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cfg_mgmt_rd_wr_done_n ~wire 0 31748 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cfg_mgmt_do ~[31:0]wire~ 0 31749 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cfg_mgmt_rd_en ~wire 0 31750 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cfg_mgmt_wr_en ~wire 0 31751 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cfg_mgmt_wr_readonly ~wire 0 31752 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cfg_mgmt_wr_rw1c_as_rw ~wire 0 31753 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cfg_mgmt_di ~[31:0]wire~ 0 31754 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cfg_mgmt_byte_en ~[3:0]wire~ 0 31755 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[9:0]wire~ 0 31756 (_array ~wire ((_dto i 9 i 0)))))
		(_sig (_int cfg_mgmt_dwaddr ~[9:0]wire~ 0 31756 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pl_directed_link_auton ~wire 0 31760 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pl_directed_link_change ~[1:0]wire~ 0 31761 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pl_directed_link_speed ~wire 0 31762 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pl_directed_link_width ~[1:0]wire~ 0 31763 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int requester_id ~[15:0]wire~ 0 31764 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~wire -1 32069 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \2 \ ~wire -1 32119 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \3 \ ~wire -1 32420 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \4 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
		(_sig (_int \5 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
		(_sig (_int \6 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
		(_sig (_int \7 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
		(_sig (_int \8 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
		(_type (_int ~[31:0]reg~ 0 0 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int \9 \ ~[31:0]reg~ -1 0 (_int (_uni(_cnst \32'b0\))))(_reg)(_flags2))
		(_sig (_int \10 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \11 \ ~[3:0]wire~ -1 32579 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \12 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
		(_sig (_int \13 \ ~wire -1 32609 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \14 \ ~wire -1 32619 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \15 \ ~wire -1 32620 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \16 \ ~wire -1 32621 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \17 \ ~wire -1 32622 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \18 \ ~wire -1 32623 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \19 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \20 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \21 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \22 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \23 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \24 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \25 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \26 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \27 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \28 \ ~[4:0]reg~ -1 0 (_int (_uni(_cnst \5'b0\))))(_reg)(_flags2))
		(_sig (_int \29 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \30 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \31 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \32 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#32069_0@ (_int 0 0 32069 (_prcs 0(_ass)(_alias ((\1 \)(cfg_mgmt_rd_wr_done_n)))(_simple)(_trgt(558))(_sens(544))
			)))
			(@INTERNAL#32119_1@ (_int 1 0 32119 (_prcs 1(_ass)(_alias ((\2 \)(sys_rst_n)))(_simple)(_trgt(559))(_sens(0))
			)))
			(@INTERNAL#32420_2@ (_int 2 0 32420 (_prcs 2(_ass)(_alias ((\3 \)(phy_rdy_n)))(_simple)(_trgt(560))(_sens(291))
			)))
			(@INTERNAL#32579_3@ (_int 3 0 32579 (_prcs 3(_ass)(_alias ((\11 \)(cfg_mgmt_byte_en)))(_simple)(_trgt(568))(_sens(551))
			)))
			(@INTERNAL#32609_4@ (_int 4 0 32609 (_prcs 4(_ass)(_alias ((\13 \)(cfg_turnoff_ok)))(_simple)(_trgt(570))(_sens(126))
			)))
			(@INTERNAL#32619_5@ (_int 5 0 32619 (_prcs 5(_ass)(_alias ((\14 \)(cfg_mgmt_rd_en)))(_simple)(_trgt(571))(_sens(546))
			)))
			(@INTERNAL#32620_6@ (_int 6 0 32620 (_prcs 6(_ass)(_alias ((\15 \)(cfg_trn_pending)))(_simple)(_trgt(572))(_sens(129))
			)))
			(@INTERNAL#32621_7@ (_int 7 0 32621 (_prcs 7(_ass)(_alias ((\16 \)(cfg_mgmt_wr_en)))(_simple)(_trgt(573))(_sens(547))
			)))
			(@INTERNAL#32622_8@ (_int 8 0 32622 (_prcs 8(_ass)(_alias ((\17 \)(cfg_mgmt_wr_readonly)))(_simple)(_trgt(574))(_sens(548))
			)))
			(@INTERNAL#32623_9@ (_int 9 0 32623 (_prcs 9(_ass)(_alias ((\18 \)(cfg_mgmt_wr_rw1c_as_rw)))(_simple)(_trgt(575))(_sens(549))
			)))
			(@ASSIGN#31766_10@ (_arch 10 0 31766 (_prcs 10(_ass)(_simple)(_trgt(180))(_sens(534))
			)))
			(@ASSIGN#31768_11@ (_arch 11 0 31768 (_prcs 11(_ass)(_simple)(_trgt(163))(_sens(535))
			)))
			(@ASSIGN#31770_12@ (_arch 12 0 31770 (_prcs 12(_ass)(_simple)(_trgt(164))(_sens(536))
			)))
			(@ASSIGN#31773_13@ (_arch 13 0 31773 (_prcs 13(_ass)(_simple)(_trgt(152))(_sens(540))
			)))
			(@ASSIGN#31775_14@ (_arch 14 0 31775 (_prcs 14(_ass)(_simple)(_trgt(162))(_sens(541))
			)))
			(@ASSIGN#31777_15@ (_arch 15 0 31777 (_prcs 15(_ass)(_simple)(_trgt(200))(_sens(196))
			)))
			(@ASSIGN#31779_16@ (_arch 16 0 31779 (_prcs 16(_ass)(_simple)(_trgt(173))
			)))
			(@ASSIGN#31788_17@ (_arch 17 0 31788 (_prcs 17(_ass)(_simple)(_trgt(174))(_sens(215)(216)(214)(213)(212))
			)))
			(@ASSIGN#31796_18@ (_arch 18 0 31796 (_prcs 18(_ass)(_simple)(_trgt(175))(_sens(129)(221)(220)(219)(218))
			)))
			(@ASSIGN#31809_19@ (_arch 19 0 31809 (_prcs 19(_ass)(_simple)(_trgt(176))(_sens(232)(231)(230)(229)(228)(227)(226)(225)(224)(223)(222))
			)))
			(@ASSIGN#31818_20@ (_arch 20 0 31818 (_prcs 20(_ass)(_simple)(_trgt(177))(_sens(238)(237)(236)(235)(234)(233))
			)))
			(@ASSIGN#31831_21@ (_arch 21 0 31831 (_prcs 21(_ass)(_simple)(_trgt(178))(_sens(248)(247)(246)(245)(244)(243)(242)(241)(240)(239))
			)))
			(@ASSIGN#31861_22@ (_arch 22 0 31861 (_prcs 22(_ass)(_simple)(_trgt(179))(_sens(257)(256)(255)(254)(253)(252)(251)(250)(249))
			)))
			(@ASSIGN#31865,31866_23@ (_arch 23 0 31865 (_prcs 23(_ass)(_alias ((com_cclk)(user_clk_out)(com_iclk)(user_clk_out)))(_simple)(_trgt(77)(76))(_sens(1))
			)))
			(@ASSIGN#31867_24@ (_arch 24 0 31867 (_prcs 25(_ass)(_alias ((com_corereset)(user_lnk_up)))(_simple)(_trgt(78))(_sens(3))
			)))
			(@ASSIGN#31871_25@ (_arch 25 0 31871 (_prcs 26(_ass)(_simple)(_trgt(542))(_sens(77))
			)))
			(@ASSIGN#31872_26@ (_arch 26 0 31872 (_prcs 27(_ass)(_simple)(_trgt(543))(_sens(76))
			)))
			(@ALWAYS#31877_27@ (_arch 27 0 31877 (_prcs 28(_trgt(537))(_read(3)(181)(182(d_15_8)))(_sens(1))(_dssslclk(1))(_edge 35)
			)))
			(@ALWAYS#31888_28@ (_arch 28 0 31888 (_prcs 29(_trgt(538))(_read(3)(181)(182(d_7_3)))(_sens(1))(_dssslclk(1))(_edge 35)
			)))
			(@ALWAYS#31899_29@ (_arch 29 0 31899 (_prcs 30(_trgt(539))(_read(3)(181)(182(d_2_0)))(_sens(1))(_dssslclk(1))(_edge 35)
			)))
			(@INTERNAL#0_30@ (_int 30 0 0 0 (_prcs 31 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate end_point 0 31838 (_vif  (_code 39))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#31839_31@ (_arch 31 0 31839 (_prcs 0(_ass)(_simple)(_trgt(170))(_sens(537))
	  		)))
	  		(@ASSIGN#31841_32@ (_arch 32 0 31841 (_prcs 1(_ass)(_simple)(_trgt(171))(_sens(538))
	  		)))
	  		(@ASSIGN#31843_33@ (_arch 33 0 31843 (_prcs 2(_ass)(_simple)(_trgt(172))(_sens(539))
	  		)))
	  		(@INTERNAL#0_34@ (_int 34 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate root_port 0 31845 (_vif  (_code 40))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#31846_35@ (_arch 35 0 31846 (_prcs 0(_ass)(_simple)(_trgt(170))(_sens(557(d_15_8)))
	  		)))
	  		(@ASSIGN#31847_36@ (_arch 36 0 31847 (_prcs 1(_ass)(_simple)(_trgt(171))(_sens(557(d_7_3)))
	  		)))
	  		(@ASSIGN#31848_37@ (_arch 37 0 31848 (_prcs 2(_ass)(_simple)(_trgt(172))(_sens(557(d_2_0)))
	  		)))
	  		(@INTERNAL#0_38@ (_int 38 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst axi_enhanced_top 0 31914 (_ent . axi_pcie_v2_9_2_axi_enhanced_top)
		(_gen
			((C_BASEADDR) (C_BASEADDR))
			((C_HIGHADDR) (C_HIGHADDR))
			((C_DATA_WIDTH) (C_DATA_WIDTH))
			((C_MAX_LNK_WDT) (C_MAX_LNK_WDT))
			((C_ROOT_PORT) (C_ROOT_PORT))
			((C_MSI_DECODE_ENABLE) (MSI_DECODE_ENABLE))
			((C_RP_BAR_HIDE) (C_RP_BAR_HIDE))
			((C_RX_REALIGN) (C_RX_REALIGN))
			((C_RX_PRESERVE_ORDER) (C_RX_PRESERVE_ORDER))
			((C_LAST_CORE_CAP_ADDR) (C_LAST_CORE_CAP_ADDR))
			((C_VSEC_CAP_ADDR) (C_VSEC_CAP_ADDR))
			((C_VSEC_CAP_LAST) (C_VSEC_CAP_LAST))
			((C_VSEC_ID) (C_VSEC_ID))
			((C_DEVICE_NUMBER) (C_DEVICE_NUMBER))
			((C_NUM_USER_INTR) (C_NUM_USER_INTR))
			((C_USER_PTR) (C_USER_PTR))
			((C_COMP_TIMEOUT) (C_COMP_TIMEOUT))
			((NO_SLV_ERR) (NO_SLV_ERR))
			((PTR_WIDTH) (PTR_WIDTH))
			((C_FAMILY) (C_FAMILY))
		)
		(_port
			((s_axis_rw_tdata) (s_axis_rw_tdata))
			((s_axis_rw_tvalid) (s_axis_rw_tvalid))
			((s_axis_rw_tready) (s_axis_rw_tready))
			((s_axis_rw_tstrb) (s_axis_rw_tstrb))
			((s_axis_rw_tlast) (s_axis_rw_tlast))
			((s_axis_rw_tuser) (s_axis_rw_tuser))
			((s_axis_rr_tdata) (s_axis_rr_tdata))
			((s_axis_rr_tvalid) (s_axis_rr_tvalid))
			((s_axis_rr_tready) (s_axis_rr_tready))
			((s_axis_rr_tstrb) (s_axis_rr_tstrb))
			((s_axis_rr_tlast) (s_axis_rr_tlast))
			((s_axis_rr_tuser) (s_axis_rr_tuser))
			((s_axis_cc_tdata) (s_axis_cc_tdata))
			((s_axis_cc_tvalid) (s_axis_cc_tvalid))
			((s_axis_cc_tready) (s_axis_cc_tready))
			((s_axis_cc_tstrb) (s_axis_cc_tstrb))
			((s_axis_cc_tlast) (s_axis_cc_tlast))
			((s_axis_cc_tuser) (s_axis_cc_tuser))
			((m_axis_cw_tdata) (m_axis_cw_tdata))
			((m_axis_cw_tvalid) (m_axis_cw_tvalid))
			((m_axis_cw_tready) (m_axis_cw_tready))
			((m_axis_cw_tstrb) (m_axis_cw_tstrb))
			((m_axis_cw_tlast) (m_axis_cw_tlast))
			((m_axis_cw_tuser) (m_axis_cw_tuser))
			((m_axis_cr_tdata) (m_axis_cr_tdata))
			((m_axis_cr_tvalid) (m_axis_cr_tvalid))
			((m_axis_cr_tready) (m_axis_cr_tready))
			((m_axis_cr_tstrb) (m_axis_cr_tstrb))
			((m_axis_cr_tlast) (m_axis_cr_tlast))
			((m_axis_cr_tuser) (m_axis_cr_tuser))
			((m_axis_rc_tdata) (m_axis_rc_tdata))
			((m_axis_rc_tvalid) (m_axis_rc_tvalid))
			((m_axis_rc_tready) (m_axis_rc_tready))
			((m_axis_rc_tstrb) (m_axis_rc_tstrb))
			((m_axis_rc_tlast) (m_axis_rc_tlast))
			((m_axis_rc_tuser) (m_axis_rc_tuser))
			((s_axi_ctl_awaddr) (s_axi_ctl_awaddr))
			((s_axi_ctl_awvalid) (s_axi_ctl_awvalid))
			((s_axi_ctl_awready) (s_axi_ctl_awready))
			((s_axi_ctl_wdata) (s_axi_ctl_wdata))
			((s_axi_ctl_wstrb) (s_axi_ctl_wstrb))
			((s_axi_ctl_wvalid) (s_axi_ctl_wvalid))
			((s_axi_ctl_wready) (s_axi_ctl_wready))
			((s_axi_ctl_bresp) (s_axi_ctl_bresp))
			((s_axi_ctl_bvalid) (s_axi_ctl_bvalid))
			((s_axi_ctl_bready) (s_axi_ctl_bready))
			((s_axi_ctl_araddr) (s_axi_ctl_araddr))
			((s_axi_ctl_arvalid) (s_axi_ctl_arvalid))
			((s_axi_ctl_arready) (s_axi_ctl_arready))
			((s_axi_ctl_rdata) (s_axi_ctl_rdata))
			((s_axi_ctl_rresp) (s_axi_ctl_rresp))
			((s_axi_ctl_rvalid) (s_axi_ctl_rvalid))
			((s_axi_ctl_rready) (s_axi_ctl_rready))
			((Bus2IP_CS) (Bus2IP_CS))
			((Bus2IP_BE) (Bus2IP_BE))
			((Bus2IP_RNW) (Bus2IP_RNW))
			((Bus2IP_Addr) (Bus2IP_Addr))
			((Bus2IP_Data) (Bus2IP_Data))
			((IP2Bus_RdAck) (IP2Bus_RdAck))
			((IP2Bus_WrAck) (IP2Bus_WrAck))
			((IP2Bus_Data) (IP2Bus_Data))
			((IP2Bus_Error) (IP2Bus_Error))
			((ctl_intr) (ctl_intr))
			((ctl_user_intr) (ctl_user_intr))
			((np_cpl_pending) (np_cpl_pending))
			((RP_bridge_en) (RP_bridge_en))
			((requester_id) (requester_id))
			((trn_td) (trn_td))
			((trn_tsof) (trn_tsof))
			((trn_teof) (trn_teof))
			((trn_tsrc_rdy) (trn_tsrc_rdy))
			((trn_tdst_rdy) (trn_tdst_rdy))
			((trn_tsrc_dsc) (trn_tsrc_dsc))
			((trn_trem) (trn_trem))
			((trn_terrfwd) (trn_terrfwd))
			((trn_tstr) (trn_tstr))
			((trn_tecrc_gen) (trn_tecrc_gen))
			((trn_terr_drop) (tx_err_drop))
			((trn_rd) (trn_rd))
			((trn_rsof) (trn_rsof))
			((trn_reof) (trn_reof))
			((trn_rsrc_rdy) (trn_rsrc_rdy))
			((trn_rdst_rdy) (trn_rdst_rdy))
			((trn_rsrc_dsc) (trn_rsrc_dsc))
			((trn_rrem) (trn_rrem))
			((trn_rerrfwd) (trn_rerrfwd))
			((trn_rbar_hit) (trn_rbar_hit))
			((trn_recrc_err) (trn_recrc_err))
			((cfg_mgmt_rd_wr_done) (\1 \))
			((cfg_mgmt_do) (cfg_mgmt_do))
			((cfg_mgmt_rd_en) (cfg_mgmt_rd_en))
			((cfg_mgmt_wr_en) (cfg_mgmt_wr_en))
			((cfg_mgmt_wr_read_only) (cfg_mgmt_wr_readonly))
			((cfg_mgmt_wr_rw1c_as_rw) (cfg_mgmt_wr_rw1c_as_rw))
			((cfg_mgmt_di) (cfg_mgmt_di))
			((cfg_mgmt_byte_en) (cfg_mgmt_byte_en))
			((cfg_mgmt_dwaddr) (cfg_mgmt_dwaddr))
			((cfg_msg_received_err_cor) (cfg_msg_received_err_cor))
			((cfg_msg_received_err_fatal) (cfg_msg_received_err_fatal))
			((cfg_msg_received_err_non_fatal) (cfg_msg_received_err_non_fatal))
			((cfg_msg_received_assert_inta) (cfg_msg_received_assert_int_a))
			((cfg_msg_received_assert_intb) (cfg_msg_received_assert_int_b))
			((cfg_msg_received_assert_intc) (cfg_msg_received_assert_int_c))
			((cfg_msg_received_assert_intd) (cfg_msg_received_assert_int_d))
			((cfg_msg_received_deassert_inta) (cfg_msg_received_deassert_int_a))
			((cfg_msg_received_deassert_intb) (cfg_msg_received_deassert_int_b))
			((cfg_msg_received_deassert_intc) (cfg_msg_received_deassert_int_c))
			((cfg_msg_received_deassert_intd) (cfg_msg_received_deassert_int_d))
			((cfg_msg_received) (cfg_msg_received))
			((cfg_msg_data) (cfg_msg_data))
			((pl_sel_link_rate) (pl_sel_lnk_rate))
			((pl_sel_link_width) (pl_sel_lnk_width))
			((pl_ltssm_state) (pl_ltssm_state))
			((pl_lane_reversal_mode) (pl_lane_reversal_mode))
			((pl_link_gen2_capable) (pl_link_gen2_cap))
			((pl_link_upcfg_capable) (pl_link_upcfg_cap))
			((pl_received_hot_reset) (pl_received_hot_rst))
			((pl_directed_link_auton) (pl_directed_link_auton))
			((pl_directed_link_change) (pl_directed_link_change))
			((pl_directed_link_speed) (pl_directed_link_speed))
			((pl_directed_link_width) (pl_directed_link_width))
			((trn_lnk_up) (user_lnk_up))
			((cfg_bus_number) (cfg_bus_number))
			((cfg_device_number) (cfg_device_number))
			((com_sysrst) (\2 \))
			((com_iclk) (com_iclk_int))
			((com_cclk) (com_cclk_int))
			((config_gen_req) (config_gen_req))
		)
	)
	(_inst pcie_7x_i 0 32129 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_7x)
		(_gen
			((AER_BASE_PTR) (AER_BASE_PTR))
			((AER_CAP_ECRC_CHECK_CAPABLE) (AER_CAP_ECRC_CHECK_CAPABLE))
			((AER_CAP_ECRC_GEN_CAPABLE) (AER_CAP_ECRC_GEN_CAPABLE))
			((AER_CAP_ID) (AER_CAP_ID))
			((AER_CAP_MULTIHEADER) (AER_CAP_MULTIHEADER))
			((AER_CAP_NEXTPTR) (AER_CAP_NEXTPTR))
			((AER_CAP_ON) (AER_CAP_ON))
			((AER_CAP_OPTIONAL_ERR_SUPPORT) (AER_CAP_OPTIONAL_ERR_SUPPORT))
			((AER_CAP_PERMIT_ROOTERR_UPDATE) (AER_CAP_PERMIT_ROOTERR_UPDATE))
			((AER_CAP_VERSION) (AER_CAP_VERSION))
			((ALLOW_X8_GEN2) (ALLOW_X8_GEN2))
			((BAR0) (BAR0))
			((BAR1) (BAR1))
			((BAR2) (BAR2))
			((BAR3) (BAR3))
			((BAR4) (BAR4))
			((BAR5) (BAR5))
			((C_DATA_WIDTH) (C_DATA_WIDTH))
			((CAPABILITIES_PTR) (CAPABILITIES_PTR))
			((CFG_ECRC_ERR_CPLSTAT) (CFG_ECRC_ERR_CPLSTAT))
			((CARDBUS_CIS_POINTER) (CARDBUS_CIS_POINTER))
			((CLASS_CODE) (CLASS_CODE))
			((CMD_INTX_IMPLEMENTED) (CMD_INTX_IMPLEMENTED))
			((CPL_TIMEOUT_DISABLE_SUPPORTED) (CPL_TIMEOUT_DISABLE_SUPPORTED))
			((CPL_TIMEOUT_RANGES_SUPPORTED) (CPL_TIMEOUT_RANGES_SUPPORTED))
			((CRM_MODULE_RSTS) (CRM_MODULE_RSTS))
			((DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE) (DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE))
			((DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE) (DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE))
			((DEV_CAP_ENDPOINT_L0S_LATENCY) (DEV_CAP_ENDPOINT_L0S_LATENCY))
			((DEV_CAP_ENDPOINT_L1_LATENCY) (DEV_CAP_ENDPOINT_L1_LATENCY))
			((DEV_CAP_EXT_TAG_SUPPORTED) (DEV_CAP_EXT_TAG_SUPPORTED))
			((DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE) (DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE))
			((DEV_CAP_MAX_PAYLOAD_SUPPORTED) (DEV_CAP_MAX_PAYLOAD_SUPPORTED))
			((DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT) (DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT))
			((DEV_CAP_ROLE_BASED_ERROR) (DEV_CAP_ROLE_BASED_ERROR))
			((DEV_CAP_RSVD_14_12) (DEV_CAP_RSVD_14_12))
			((DEV_CAP_RSVD_17_16) (DEV_CAP_RSVD_17_16))
			((DEV_CAP_RSVD_31_29) (DEV_CAP_RSVD_31_29))
			((DEV_CONTROL_AUX_POWER_SUPPORTED) (DEV_CONTROL_AUX_POWER_SUPPORTED))
			((DEV_CONTROL_EXT_TAG_DEFAULT) (DEV_CONTROL_EXT_TAG_DEFAULT))
			((DISABLE_ASPM_L1_TIMER) (DISABLE_ASPM_L1_TIMER))
			((DISABLE_BAR_FILTERING) (DISABLE_BAR_FILTERING))
			((DISABLE_ID_CHECK) (DISABLE_ID_CHECK))
			((DISABLE_LANE_REVERSAL) (DISABLE_LANE_REVERSAL))
			((DISABLE_RX_POISONED_RESP) (DISABLE_RX_POISONED_RESP))
			((DISABLE_RX_TC_FILTER) (DISABLE_RX_TC_FILTER))
			((DISABLE_SCRAMBLING) (DISABLE_SCRAMBLING))
			((DNSTREAM_LINK_NUM) (DNSTREAM_LINK_NUM))
			((DSN_BASE_PTR) (DSN_BASE_PTR))
			((DSN_CAP_ID) (DSN_CAP_ID))
			((DSN_CAP_NEXTPTR) (DSN_CAP_NEXTPTR))
			((DSN_CAP_ON) (DSN_CAP_ON))
			((DSN_CAP_VERSION) (DSN_CAP_VERSION))
			((DEV_CAP2_ARI_FORWARDING_SUPPORTED) (DEV_CAP2_ARI_FORWARDING_SUPPORTED))
			((DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED) (DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED))
			((DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED) (DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED))
			((DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED) (DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED))
			((DEV_CAP2_CAS128_COMPLETER_SUPPORTED) (DEV_CAP2_CAS128_COMPLETER_SUPPORTED))
			((DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED) (DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED))
			((DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED) (DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED))
			((DEV_CAP2_LTR_MECHANISM_SUPPORTED) (DEV_CAP2_LTR_MECHANISM_SUPPORTED))
			((DEV_CAP2_MAX_ENDEND_TLP_PREFIXES) (DEV_CAP2_MAX_ENDEND_TLP_PREFIXES))
			((DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING) (DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING))
			((DEV_CAP2_TPH_COMPLETER_SUPPORTED) (DEV_CAP2_TPH_COMPLETER_SUPPORTED))
			((DISABLE_ERR_MSG) (DISABLE_ERR_MSG))
			((DISABLE_LOCKED_FILTER) (DISABLE_LOCKED_FILTER))
			((DISABLE_PPM_FILTER) (DISABLE_PPM_FILTER))
			((ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED) (ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED))
			((ENABLE_MSG_ROUTE) (ENABLE_MSG_ROUTE))
			((ENABLE_RX_TD_ECRC_TRIM) (ENABLE_RX_TD_ECRC_TRIM))
			((ENTER_RVRY_EI_L0) (ENTER_RVRY_EI_L0))
			((EXIT_LOOPBACK_ON_EI) (EXIT_LOOPBACK_ON_EI))
			((EXPANSION_ROM) (EXPANSION_ROM))
			((EXT_CFG_CAP_PTR) (EXT_CFG_CAP_PTR))
			((EXT_CFG_XP_CAP_PTR) (EXT_CFG_XP_CAP_PTR))
			((HEADER_TYPE) (HEADER_TYPE))
			((INFER_EI) (INFER_EI))
			((INTERRUPT_PIN) (INTERRUPT_PIN))
			((INTERRUPT_STAT_AUTO) (INTERRUPT_STAT_AUTO))
			((IS_SWITCH) (IS_SWITCH))
			((LAST_CONFIG_DWORD) (LAST_CONFIG_DWORD))
			((LINK_CAP_ASPM_OPTIONALITY) (LINK_CAP_ASPM_OPTIONALITY))
			((LINK_CAP_ASPM_SUPPORT) (LINK_CAP_ASPM_SUPPORT))
			((LINK_CAP_CLOCK_POWER_MANAGEMENT) (LINK_CAP_CLOCK_POWER_MANAGEMENT))
			((LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP) (LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP))
			((LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1) (LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1))
			((LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2) (LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2))
			((LINK_CAP_L0S_EXIT_LATENCY_GEN1) (LINK_CAP_L0S_EXIT_LATENCY_GEN1))
			((LINK_CAP_L0S_EXIT_LATENCY_GEN2) (LINK_CAP_L0S_EXIT_LATENCY_GEN2))
			((LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1) (LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1))
			((LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2) (LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2))
			((LINK_CAP_L1_EXIT_LATENCY_GEN1) (LINK_CAP_L1_EXIT_LATENCY_GEN1))
			((LINK_CAP_L1_EXIT_LATENCY_GEN2) (LINK_CAP_L1_EXIT_LATENCY_GEN2))
			((LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP) (LP_LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP))
			((LINK_CAP_MAX_LINK_SPEED) (LINK_CAP_MAX_LINK_SPEED))
			((LINK_CAP_MAX_LINK_WIDTH) (LINK_CAP_MAX_LINK_WIDTH))
			((LINK_CAP_RSVD_23) (LINK_CAP_RSVD_23))
			((LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE) (LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE))
			((LINK_CONTROL_RCB) (LINK_CONTROL_RCB))
			((LINK_CTRL2_DEEMPHASIS) (LINK_CTRL2_DEEMPHASIS))
			((LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE) (LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE))
			((LINK_CTRL2_TARGET_LINK_SPEED) (LINK_CTRL2_TARGET_LINK_SPEED))
			((LINK_STATUS_SLOT_CLOCK_CONFIG) (LINK_STATUS_SLOT_CLOCK_CONFIG))
			((LL_ACK_TIMEOUT) (LL_ACK_TIMEOUT))
			((LL_ACK_TIMEOUT_EN) (LL_ACK_TIMEOUT_EN))
			((LL_ACK_TIMEOUT_FUNC) (LL_ACK_TIMEOUT_FUNC))
			((LL_REPLAY_TIMEOUT) (LL_REPLAY_TIMEOUT))
			((LL_REPLAY_TIMEOUT_EN) (LL_REPLAY_TIMEOUT_EN))
			((LL_REPLAY_TIMEOUT_FUNC) (LL_REPLAY_TIMEOUT_FUNC))
			((LTSSM_MAX_LINK_WIDTH) (LTSSM_MAX_LINK_WIDTH))
			((MPS_FORCE) (MPS_FORCE))
			((MSI_BASE_PTR) (MSI_BASE_PTR))
			((MSI_CAP_ID) (MSI_CAP_ID))
			((MSI_CAP_MULTIMSGCAP) (MSI_CAP_MULTIMSGCAP))
			((MSI_CAP_MULTIMSG_EXTENSION) (MSI_CAP_MULTIMSG_EXTENSION))
			((MSI_CAP_NEXTPTR) (MSI_CAP_NEXTPTR))
			((MSI_CAP_ON) (MSI_CAP_ON))
			((MSI_CAP_PER_VECTOR_MASKING_CAPABLE) (MSI_CAP_PER_VECTOR_MASKING_CAPABLE))
			((MSI_CAP_64_BIT_ADDR_CAPABLE) (MSI_CAP_64_BIT_ADDR_CAPABLE))
			((MSIX_BASE_PTR) (MSIX_BASE_PTR))
			((MSIX_CAP_ID) (MSIX_CAP_ID))
			((MSIX_CAP_NEXTPTR) (MSIX_CAP_NEXTPTR))
			((MSIX_CAP_ON) (MSIX_CAP_ON))
			((MSIX_CAP_PBA_BIR) (MSIX_CAP_PBA_BIR))
			((MSIX_CAP_PBA_OFFSET) (MSIX_CAP_PBA_OFFSET))
			((MSIX_CAP_TABLE_BIR) (MSIX_CAP_TABLE_BIR))
			((MSIX_CAP_TABLE_OFFSET) (MSIX_CAP_TABLE_OFFSET))
			((MSIX_CAP_TABLE_SIZE) (MSIX_CAP_TABLE_SIZE))
			((N_FTS_COMCLK_GEN1) (N_FTS_COMCLK_GEN1))
			((N_FTS_COMCLK_GEN2) (N_FTS_COMCLK_GEN2))
			((N_FTS_GEN1) (N_FTS_GEN1))
			((N_FTS_GEN2) (N_FTS_GEN2))
			((PCIE_BASE_PTR) (PCIE_BASE_PTR))
			((PCIE_CAP_CAPABILITY_ID) (PCIE_CAP_CAPABILITY_ID))
			((PCIE_CAP_CAPABILITY_VERSION) (PCIE_CAP_CAPABILITY_VERSION))
			((PCIE_CAP_DEVICE_PORT_TYPE) (PCIE_CAP_DEVICE_PORT_TYPE))
			((PCIE_CAP_NEXTPTR) (PCIE_CAP_NEXTPTR))
			((PCIE_CAP_ON) (PCIE_CAP_ON))
			((PCIE_CAP_RSVD_15_14) (PCIE_CAP_RSVD_15_14))
			((PCIE_CAP_SLOT_IMPLEMENTED) (PCIE_CAP_SLOT_IMPLEMENTED))
			((PCIE_REVISION) (PCIE_REVISION))
			((PL_AUTO_CONFIG) (PL_AUTO_CONFIG))
			((PL_FAST_TRAIN) (PL_FAST_TRAIN))
			((PM_ASPML0S_TIMEOUT) (PM_ASPML0S_TIMEOUT))
			((PM_ASPML0S_TIMEOUT_EN) (PM_ASPML0S_TIMEOUT_EN))
			((PM_ASPML0S_TIMEOUT_FUNC) (PM_ASPML0S_TIMEOUT_FUNC))
			((PM_ASPM_FASTEXIT) (PM_ASPM_FASTEXIT))
			((PM_BASE_PTR) (PM_BASE_PTR))
			((PM_CAP_AUXCURRENT) (PM_CAP_AUXCURRENT))
			((PM_CAP_D1SUPPORT) (PM_CAP_D1SUPPORT))
			((PM_CAP_D2SUPPORT) (PM_CAP_D2SUPPORT))
			((PM_CAP_DSI) (PM_CAP_DSI))
			((PM_CAP_ID) (PM_CAP_ID))
			((PM_CAP_NEXTPTR) (PM_CAP_NEXTPTR))
			((PM_CAP_ON) (PM_CAP_ON))
			((PM_CAP_PME_CLOCK) (PM_CAP_PME_CLOCK))
			((PM_CAP_PMESUPPORT) (PM_CAP_PMESUPPORT))
			((PM_CAP_RSVD_04) (PM_CAP_RSVD_04))
			((PM_CAP_VERSION) (PM_CAP_VERSION))
			((PM_CSR_B2B3) (PM_CSR_B2B3))
			((PM_CSR_BPCCEN) (PM_CSR_BPCCEN))
			((PM_CSR_NOSOFTRST) (PM_CSR_NOSOFTRST))
			((PM_DATA0) (PM_DATA0))
			((PM_DATA1) (PM_DATA1))
			((PM_DATA2) (PM_DATA2))
			((PM_DATA3) (PM_DATA3))
			((PM_DATA4) (PM_DATA4))
			((PM_DATA5) (PM_DATA5))
			((PM_DATA6) (PM_DATA6))
			((PM_DATA7) (PM_DATA7))
			((PM_DATA_SCALE0) (PM_DATA_SCALE0))
			((PM_DATA_SCALE1) (PM_DATA_SCALE1))
			((PM_DATA_SCALE2) (PM_DATA_SCALE2))
			((PM_DATA_SCALE3) (PM_DATA_SCALE3))
			((PM_DATA_SCALE4) (PM_DATA_SCALE4))
			((PM_DATA_SCALE5) (PM_DATA_SCALE5))
			((PM_DATA_SCALE6) (PM_DATA_SCALE6))
			((PM_DATA_SCALE7) (PM_DATA_SCALE7))
			((PM_MF) (PM_MF))
			((RBAR_BASE_PTR) (RBAR_BASE_PTR))
			((RBAR_CAP_CONTROL_ENCODEDBAR0) (RBAR_CAP_CONTROL_ENCODEDBAR0))
			((RBAR_CAP_CONTROL_ENCODEDBAR1) (RBAR_CAP_CONTROL_ENCODEDBAR1))
			((RBAR_CAP_CONTROL_ENCODEDBAR2) (RBAR_CAP_CONTROL_ENCODEDBAR2))
			((RBAR_CAP_CONTROL_ENCODEDBAR3) (RBAR_CAP_CONTROL_ENCODEDBAR3))
			((RBAR_CAP_CONTROL_ENCODEDBAR4) (RBAR_CAP_CONTROL_ENCODEDBAR4))
			((RBAR_CAP_CONTROL_ENCODEDBAR5) (RBAR_CAP_CONTROL_ENCODEDBAR5))
			((RBAR_CAP_ID) (RBAR_CAP_ID))
			((RBAR_CAP_INDEX0) (RBAR_CAP_INDEX0))
			((RBAR_CAP_INDEX1) (RBAR_CAP_INDEX1))
			((RBAR_CAP_INDEX2) (RBAR_CAP_INDEX2))
			((RBAR_CAP_INDEX3) (RBAR_CAP_INDEX3))
			((RBAR_CAP_INDEX4) (RBAR_CAP_INDEX4))
			((RBAR_CAP_INDEX5) (RBAR_CAP_INDEX5))
			((RBAR_CAP_NEXTPTR) (RBAR_CAP_NEXTPTR))
			((RBAR_CAP_ON) (RBAR_CAP_ON))
			((RBAR_CAP_SUP0) (RBAR_CAP_SUP0))
			((RBAR_CAP_SUP1) (RBAR_CAP_SUP1))
			((RBAR_CAP_SUP2) (RBAR_CAP_SUP2))
			((RBAR_CAP_SUP3) (RBAR_CAP_SUP3))
			((RBAR_CAP_SUP4) (RBAR_CAP_SUP4))
			((RBAR_CAP_SUP5) (RBAR_CAP_SUP5))
			((RBAR_CAP_VERSION) (RBAR_CAP_VERSION))
			((RBAR_NUM) (RBAR_NUM))
			((RECRC_CHK) (RECRC_CHK))
			((RECRC_CHK_TRIM) (RECRC_CHK_TRIM))
			((ROOT_CAP_CRS_SW_VISIBILITY) (ROOT_CAP_CRS_SW_VISIBILITY))
			((RP_AUTO_SPD) (RP_AUTO_SPD))
			((RP_AUTO_SPD_LOOPCNT) (RP_AUTO_SPD_LOOPCNT))
			((SELECT_DLL_IF) (SELECT_DLL_IF))
			((SLOT_CAP_ATT_BUTTON_PRESENT) (SLOT_CAP_ATT_BUTTON_PRESENT))
			((SLOT_CAP_ATT_INDICATOR_PRESENT) (SLOT_CAP_ATT_INDICATOR_PRESENT))
			((SLOT_CAP_ELEC_INTERLOCK_PRESENT) (SLOT_CAP_ELEC_INTERLOCK_PRESENT))
			((SLOT_CAP_HOTPLUG_CAPABLE) (SLOT_CAP_HOTPLUG_CAPABLE))
			((SLOT_CAP_HOTPLUG_SURPRISE) (SLOT_CAP_HOTPLUG_SURPRISE))
			((SLOT_CAP_MRL_SENSOR_PRESENT) (SLOT_CAP_MRL_SENSOR_PRESENT))
			((SLOT_CAP_NO_CMD_COMPLETED_SUPPORT) (SLOT_CAP_NO_CMD_COMPLETED_SUPPORT))
			((SLOT_CAP_PHYSICAL_SLOT_NUM) (SLOT_CAP_PHYSICAL_SLOT_NUM))
			((SLOT_CAP_POWER_CONTROLLER_PRESENT) (SLOT_CAP_POWER_CONTROLLER_PRESENT))
			((SLOT_CAP_POWER_INDICATOR_PRESENT) (SLOT_CAP_POWER_INDICATOR_PRESENT))
			((SLOT_CAP_SLOT_POWER_LIMIT_SCALE) (SLOT_CAP_SLOT_POWER_LIMIT_SCALE))
			((SLOT_CAP_SLOT_POWER_LIMIT_VALUE) (SLOT_CAP_SLOT_POWER_LIMIT_VALUE))
			((SPARE_BIT0) (SPARE_BIT0))
			((SPARE_BIT1) (SPARE_BIT1))
			((SPARE_BIT2) (SPARE_BIT2))
			((SPARE_BIT3) (SPARE_BIT3))
			((SPARE_BIT4) (SPARE_BIT4))
			((SPARE_BIT5) (SPARE_BIT5))
			((SPARE_BIT6) (SPARE_BIT6))
			((SPARE_BIT7) (SPARE_BIT7))
			((SPARE_BIT8) (SPARE_BIT8))
			((SPARE_BYTE0) (SPARE_BYTE0))
			((SPARE_BYTE1) (SPARE_BYTE1))
			((SPARE_BYTE2) (SPARE_BYTE2))
			((SPARE_BYTE3) (SPARE_BYTE3))
			((SPARE_WORD0) (SPARE_WORD0))
			((SPARE_WORD1) (SPARE_WORD1))
			((SPARE_WORD2) (SPARE_WORD2))
			((SPARE_WORD3) (SPARE_WORD3))
			((SSL_MESSAGE_AUTO) (SSL_MESSAGE_AUTO))
			((TECRC_EP_INV) (TECRC_EP_INV))
			((TL_RBYPASS) (TL_RBYPASS))
			((TL_RX_RAM_RADDR_LATENCY) (TL_RX_RAM_RADDR_LATENCY))
			((TL_RX_RAM_RDATA_LATENCY) (TL_RX_RAM_RDATA_LATENCY))
			((TL_RX_RAM_WRITE_LATENCY) (TL_RX_RAM_WRITE_LATENCY))
			((TL_TFC_DISABLE) (TL_TFC_DISABLE))
			((TL_TX_CHECKS_DISABLE) (TL_TX_CHECKS_DISABLE))
			((TL_TX_RAM_RADDR_LATENCY) (TL_TX_RAM_RADDR_LATENCY))
			((TL_TX_RAM_RDATA_LATENCY) (TL_TX_RAM_RDATA_LATENCY))
			((TL_TX_RAM_WRITE_LATENCY) (TL_TX_RAM_WRITE_LATENCY))
			((TRN_DW) (TRN_DW))
			((TRN_NP_FC) (TRN_NP_FC))
			((UPCONFIG_CAPABLE) (UPCONFIG_CAPABLE))
			((UPSTREAM_FACING) (UPSTREAM_FACING))
			((UR_ATOMIC) (UR_ATOMIC))
			((UR_CFG1) (UR_CFG1))
			((UR_INV_REQ) (UR_INV_REQ))
			((UR_PRS_RESPONSE) (UR_PRS_RESPONSE))
			((USER_CLK2_DIV2) (USER_CLK2_DIV2))
			((USER_CLK_FREQ) (USER_CLK_FREQ))
			((USE_RID_PINS) (USE_RID_PINS))
			((VC0_CPL_INFINITE) (VC0_CPL_INFINITE))
			((VC0_RX_RAM_LIMIT) (VC0_RX_RAM_LIMIT))
			((VC0_TOTAL_CREDITS_CD) (VC0_TOTAL_CREDITS_CD))
			((VC0_TOTAL_CREDITS_CH) (VC0_TOTAL_CREDITS_CH))
			((VC0_TOTAL_CREDITS_NPD) (VC0_TOTAL_CREDITS_NPD))
			((VC0_TOTAL_CREDITS_NPH) (VC0_TOTAL_CREDITS_NPH))
			((VC0_TOTAL_CREDITS_PD) (VC0_TOTAL_CREDITS_PD))
			((VC0_TOTAL_CREDITS_PH) (VC0_TOTAL_CREDITS_PH))
			((VC0_TX_LASTPACKET) (VC0_TX_LASTPACKET))
			((VC_BASE_PTR) (VC_BASE_PTR))
			((VC_CAP_ID) (VC_CAP_ID))
			((VC_CAP_NEXTPTR) (VC_CAP_NEXTPTR))
			((VC_CAP_ON) (VC_CAP_ON))
			((VC_CAP_REJECT_SNOOP_TRANSACTIONS) (VC_CAP_REJECT_SNOOP_TRANSACTIONS))
			((VC_CAP_VERSION) (VC_CAP_VERSION))
			((VSEC_BASE_PTR) (VSEC_BASE_PTR))
			((VSEC_CAP_HDR_ID) (VSEC_CAP_HDR_ID))
			((VSEC_CAP_HDR_LENGTH) (VSEC_CAP_HDR_LENGTH))
			((VSEC_CAP_HDR_REVISION) (VSEC_CAP_HDR_REVISION))
			((VSEC_CAP_ID) (VSEC_CAP_ID))
			((VSEC_CAP_IS_LINK_VISIBLE) (VSEC_CAP_IS_LINK_VISIBLE))
			((VSEC_CAP_NEXTPTR) (VSEC_CAP_NEXTPTR))
			((VSEC_CAP_ON) (VSEC_CAP_ON))
			((VSEC_CAP_VERSION) (VSEC_CAP_VERSION))
		)
		(_port
			((trn_lnk_up) (trn_lnk_up))
			((trn_clk) (user_clk_out))
			((lnk_clk_en) (lnk_clk_en))
			((user_rst_n) (user_rst_n))
			((received_func_lvl_rst_n) (cfg_received_func_lvl_rst_n))
			((sys_rst_n) (\3 \))
			((pl_rst_n) (\4 \))
			((dl_rst_n) (\5 \))
			((tl_rst_n) (\6 \))
			((cm_sticky_rst_n) (\7 \))
			((func_lvl_rst_n) (func_lvl_rst_n))
			((cm_rst_n) (cm_rst_n))
			((trn_rbar_hit) (trn_rbar_hit))
			((trn_rd) (trn_rd))
			((trn_recrc_err) (trn_recrc_err))
			((trn_reof) (trn_reof))
			((trn_rerrfwd) (trn_rerrfwd))
			((trn_rrem) (trn_rrem))
			((trn_rsof) (trn_rsof))
			((trn_rsrc_dsc) (trn_rsrc_dsc))
			((trn_rsrc_rdy) (trn_rsrc_rdy))
			((trn_rdst_rdy) (trn_rdst_rdy))
			((trn_rnp_ok) (rx_np_ok))
			((trn_rnp_req) (rx_np_req))
			((trn_rfcp_ret) (\8 \))
			((trn_tbuf_av) (tx_buf_av))
			((trn_tcfg_req) (tx_cfg_req))
			((trn_tdllp_dst_rdy) (_open))
			((trn_tdst_rdy) (trn_tdst_rdy))
			((trn_terr_drop) (tx_err_drop))
			((trn_tcfg_gnt) (tx_cfg_gnt))
			((trn_td) (trn_td))
			((trn_tdllp_data) (\9 \))
			((trn_tdllp_src_rdy) (\10 \))
			((trn_tecrc_gen) (trn_tecrc_gen))
			((trn_teof) (trn_teof))
			((trn_terrfwd) (trn_terrfwd))
			((trn_trem) (trn_trem))
			((trn_tsof) (trn_tsof))
			((trn_tsrc_dsc) (trn_tsrc_dsc))
			((trn_tsrc_rdy) (trn_tsrc_rdy))
			((trn_tstr) (trn_tstr))
			((trn_fc_cpld) (fc_cpld))
			((trn_fc_cplh) (fc_cplh))
			((trn_fc_npd) (fc_npd))
			((trn_fc_nph) (fc_nph))
			((trn_fc_pd) (fc_pd))
			((trn_fc_ph) (fc_ph))
			((trn_fc_sel) (fc_sel))
			((cfg_dev_id) (cfg_dev_id))
			((cfg_vend_id) (cfg_vend_id))
			((cfg_rev_id) (cfg_rev_id))
			((cfg_subsys_id) (cfg_subsys_id))
			((cfg_subsys_vend_id) (cfg_subsys_vend_id))
			((cfg_pciecap_interrupt_msgnum) (cfg_pciecap_interrupt_msgnum))
			((cfg_bridge_serr_en) (cfg_bridge_serr_en))
			((cfg_command_bus_master_enable) (cfg_command_bus_master_enable))
			((cfg_command_interrupt_disable) (cfg_command_interrupt_disable))
			((cfg_command_io_enable) (cfg_command_io_enable))
			((cfg_command_mem_enable) (cfg_command_mem_enable))
			((cfg_command_serr_en) (cfg_command_serr_en))
			((cfg_dev_control_aux_power_en) (cfg_dev_control_aux_power_en))
			((cfg_dev_control_corr_err_reporting_en) (cfg_dev_control_corr_err_reporting_en))
			((cfg_dev_control_enable_ro) (cfg_dev_control_enable_ro))
			((cfg_dev_control_ext_tag_en) (cfg_dev_control_ext_tag_en))
			((cfg_dev_control_fatal_err_reporting_en) (cfg_dev_control_fatal_err_reporting_en))
			((cfg_dev_control_max_payload) (cfg_dev_control_max_payload))
			((cfg_dev_control_max_read_req) (cfg_dev_control_max_read_req))
			((cfg_dev_control_non_fatal_reporting_en) (cfg_dev_control_non_fatal_reporting_en))
			((cfg_dev_control_no_snoop_en) (cfg_dev_control_no_snoop_en))
			((cfg_dev_control_phantom_en) (cfg_dev_control_phantom_en))
			((cfg_dev_control_ur_err_reporting_en) (cfg_dev_control_ur_err_reporting_en))
			((cfg_dev_control2_cpl_timeout_dis) (cfg_dev_control2_cpl_timeout_dis))
			((cfg_dev_control2_cpl_timeout_val) (cfg_dev_control2_cpl_timeout_val))
			((cfg_dev_control2_ari_forward_en) (cfg_dev_control2_ari_forward_en))
			((cfg_dev_control2_atomic_requester_en) (cfg_dev_control2_atomic_requester_en))
			((cfg_dev_control2_atomic_egress_block) (cfg_dev_control2_atomic_egress_block))
			((cfg_dev_control2_ido_req_en) (cfg_dev_control2_ido_req_en))
			((cfg_dev_control2_ido_cpl_en) (cfg_dev_control2_ido_cpl_en))
			((cfg_dev_control2_ltr_en) (cfg_dev_control2_ltr_en))
			((cfg_dev_control2_tlp_prefix_block) (cfg_dev_control2_tlp_prefix_block))
			((cfg_dev_status_corr_err_detected) (cfg_dev_status_corr_err_detected))
			((cfg_dev_status_fatal_err_detected) (cfg_dev_status_fatal_err_detected))
			((cfg_dev_status_non_fatal_err_detected) (cfg_dev_status_non_fatal_err_detected))
			((cfg_dev_status_ur_detected) (cfg_dev_status_ur_detected))
			((cfg_mgmt_do) (cfg_mgmt_do))
			((cfg_err_aer_headerlog_set_n) (cfg_err_aer_headerlog_set_n))
			((cfg_err_aer_headerlog) (cfg_err_aer_headerlog))
			((cfg_err_cpl_rdy_n) (cfg_err_cpl_rdy_n))
			((cfg_interrupt_do) (cfg_interrupt_do))
			((cfg_interrupt_mmenable) (cfg_interrupt_mmenable))
			((cfg_interrupt_msienable) (cfg_interrupt_msienable))
			((cfg_interrupt_msixenable) (cfg_interrupt_msixenable))
			((cfg_interrupt_msixfm) (cfg_interrupt_msixfm))
			((cfg_interrupt_rdy_n) (cfg_interrupt_rdy_n))
			((cfg_link_control_rcb) (cfg_link_control_rcb))
			((cfg_link_control_aspm_control) (cfg_link_control_aspm_control))
			((cfg_link_control_auto_bandwidth_int_en) (cfg_link_control_auto_bandwidth_int_en))
			((cfg_link_control_bandwidth_int_en) (cfg_link_control_bandwidth_int_en))
			((cfg_link_control_clock_pm_en) (cfg_link_control_clock_pm_en))
			((cfg_link_control_common_clock) (cfg_link_control_common_clock))
			((cfg_link_control_extended_sync) (cfg_link_control_extended_sync))
			((cfg_link_control_hw_auto_width_dis) (cfg_link_control_hw_auto_width_dis))
			((cfg_link_control_link_disable) (cfg_link_control_link_disable))
			((cfg_link_control_retrain_link) (cfg_link_control_retrain_link))
			((cfg_link_status_auto_bandwidth_status) (cfg_link_status_auto_bandwidth_status))
			((cfg_link_status_bandwidth_status) (cfg_link_status_bandwidth_status))
			((cfg_link_status_current_speed) (cfg_link_status_current_speed))
			((cfg_link_status_dll_active) (cfg_link_status_dll_active))
			((cfg_link_status_link_training) (cfg_link_status_link_training))
			((cfg_link_status_negotiated_width) (cfg_link_status_negotiated_width))
			((cfg_msg_data) (cfg_msg_data))
			((cfg_msg_received) (cfg_msg_received))
			((cfg_msg_received_assert_int_a) (cfg_msg_received_assert_int_a))
			((cfg_msg_received_assert_int_b) (cfg_msg_received_assert_int_b))
			((cfg_msg_received_assert_int_c) (cfg_msg_received_assert_int_c))
			((cfg_msg_received_assert_int_d) (cfg_msg_received_assert_int_d))
			((cfg_msg_received_deassert_int_a) (cfg_msg_received_deassert_int_a))
			((cfg_msg_received_deassert_int_b) (cfg_msg_received_deassert_int_b))
			((cfg_msg_received_deassert_int_c) (cfg_msg_received_deassert_int_c))
			((cfg_msg_received_deassert_int_d) (cfg_msg_received_deassert_int_d))
			((cfg_msg_received_err_cor) (cfg_msg_received_err_cor))
			((cfg_msg_received_err_fatal) (cfg_msg_received_err_fatal))
			((cfg_msg_received_err_non_fatal) (cfg_msg_received_err_non_fatal))
			((cfg_msg_received_pm_as_nak) (cfg_msg_received_pm_as_nak))
			((cfg_msg_received_pme_to) (cfg_msg_received_pme_to))
			((cfg_msg_received_pme_to_ack) (cfg_msg_received_pme_to_ack))
			((cfg_msg_received_pm_pme) (cfg_msg_received_pm_pme))
			((cfg_msg_received_setslotpowerlimit) (cfg_msg_received_setslotpowerlimit))
			((cfg_msg_received_unlock) (cfg_msg_received_unlock))
			((cfg_pcie_link_state) (cfg_pcie_link_state))
			((cfg_pmcsr_pme_en) (cfg_pmcsr_pme_en))
			((cfg_pmcsr_powerstate) (cfg_pmcsr_powerstate))
			((cfg_pmcsr_pme_status) (cfg_pmcsr_pme_status))
			((cfg_pm_rcv_as_req_l1_n) (cfg_pm_rcv_as_req_l1_n))
			((cfg_pm_rcv_enter_l1_n) (cfg_pm_rcv_enter_l1_n))
			((cfg_pm_rcv_enter_l23_n) (cfg_pm_rcv_enter_l23_n))
			((cfg_pm_rcv_req_ack_n) (cfg_pm_rcv_req_ack_n))
			((cfg_mgmt_rd_wr_done_n) (cfg_mgmt_rd_wr_done_n))
			((cfg_slot_control_electromech_il_ctl_pulse) (cfg_slot_control_electromech_il_ctl_pulse))
			((cfg_root_control_syserr_corr_err_en) (cfg_root_control_syserr_corr_err_en))
			((cfg_root_control_syserr_non_fatal_err_en) (cfg_root_control_syserr_non_fatal_err_en))
			((cfg_root_control_syserr_fatal_err_en) (cfg_root_control_syserr_fatal_err_en))
			((cfg_root_control_pme_int_en) (cfg_root_control_pme_int_en))
			((cfg_aer_ecrc_check_en) (cfg_aer_ecrc_check_en))
			((cfg_aer_ecrc_gen_en) (cfg_aer_ecrc_gen_en))
			((cfg_aer_rooterr_corr_err_reporting_en) (cfg_aer_rooterr_corr_err_reporting_en))
			((cfg_aer_rooterr_non_fatal_err_reporting_en) (cfg_aer_rooterr_non_fatal_err_reporting_en))
			((cfg_aer_rooterr_fatal_err_reporting_en) (cfg_aer_rooterr_fatal_err_reporting_en))
			((cfg_aer_rooterr_corr_err_received) (cfg_aer_rooterr_corr_err_received))
			((cfg_aer_rooterr_non_fatal_err_received) (cfg_aer_rooterr_non_fatal_err_received))
			((cfg_aer_rooterr_fatal_err_received) (cfg_aer_rooterr_fatal_err_received))
			((cfg_aer_interrupt_msgnum) (cfg_aer_interrupt_msgnum))
			((cfg_transaction) (cfg_transaction))
			((cfg_transaction_addr) (cfg_transaction_addr))
			((cfg_transaction_type) (cfg_transaction_type))
			((cfg_vc_tcvc_map) (cfg_vc_tcvc_map))
			((cfg_mgmt_byte_en_n) (\11 \))
			((cfg_mgmt_di) (cfg_mgmt_di))
			((cfg_ds_bus_number) (cfg_ds_bus_number))
			((cfg_ds_device_number) (cfg_ds_device_number))
			((cfg_ds_function_number) (cfg_ds_function_number))
			((cfg_dsn) (cfg_dsn))
			((cfg_mgmt_dwaddr) (cfg_mgmt_dwaddr))
			((cfg_err_acs_n) (\12 \))
			((cfg_err_cor_n) (cfg_err_cor_n))
			((cfg_err_cpl_abort_n) (cfg_err_cpl_abort_n))
			((cfg_err_cpl_timeout_n) (cfg_err_cpl_timeout_n))
			((cfg_err_cpl_unexpect_n) (cfg_err_cpl_unexpect_n))
			((cfg_err_ecrc_n) (cfg_err_ecrc_n))
			((cfg_err_locked_n) (cfg_err_locked_n))
			((cfg_err_posted_n) (cfg_err_posted_n))
			((cfg_err_tlp_cpl_header) (cfg_err_tlp_cpl_header))
			((cfg_err_ur_n) (cfg_err_ur_n))
			((cfg_err_malformed_n) (cfg_err_malformed_n))
			((cfg_err_poisoned_n) (cfg_err_poisoned_n))
			((cfg_err_atomic_egress_blocked_n) (cfg_err_atomic_egress_blocked_n))
			((cfg_err_mc_blocked_n) (cfg_err_mc_blocked_n))
			((cfg_err_internal_uncor_n) (cfg_err_internal_uncor_n))
			((cfg_err_internal_cor_n) (cfg_err_internal_cor_n))
			((cfg_err_norecovery_n) (cfg_err_norecovery_n))
			((cfg_interrupt_assert_n) (cfg_interrupt_assert_n))
			((cfg_interrupt_di) (cfg_interrupt_di))
			((cfg_interrupt_n) (cfg_interrupt_n))
			((cfg_interrupt_stat_n) (cfg_interrupt_stat_n))
			((cfg_pm_send_pme_to_n) (cfg_pm_send_pme_to_n))
			((cfg_pm_turnoff_ok_n) (\13 \))
			((cfg_pm_wake_n) (cfg_pm_wake_n))
			((cfg_pm_halt_aspm_l0s_n) (cfg_pm_halt_aspm_l0s_n))
			((cfg_pm_halt_aspm_l1_n) (cfg_pm_halt_aspm_l1_n))
			((cfg_pm_force_state_en_n) (cfg_pm_force_state_en_n))
			((cfg_pm_force_state) (cfg_pm_force_state))
			((cfg_force_mps) (cfg_force_mps))
			((cfg_force_common_clock_off) (cfg_force_common_clock_off))
			((cfg_force_extended_sync_on) (cfg_force_extended_sync_on))
			((cfg_port_number) (cfg_port_number))
			((cfg_mgmt_rd_en_n) (\14 \))
			((cfg_trn_pending_n) (\15 \))
			((cfg_mgmt_wr_en_n) (\16 \))
			((cfg_mgmt_wr_readonly_n) (\17 \))
			((cfg_mgmt_wr_rw1c_as_rw_n) (\18 \))
			((pl_initial_link_width) (pl_initial_link_width))
			((pl_lane_reversal_mode) (pl_lane_reversal_mode))
			((pl_link_gen2_cap) (pl_link_gen2_cap))
			((pl_link_partner_gen2_supported) (pl_link_partner_gen2_supported))
			((pl_link_upcfg_cap) (pl_link_upcfg_cap))
			((pl_ltssm_state) (pl_ltssm_state))
			((pl_phy_lnk_up_n) (pl_phy_lnk_up_n))
			((pl_received_hot_rst) (pl_received_hot_rst))
			((pl_rx_pm_state) (pl_rx_pm_state))
			((pl_sel_lnk_rate) (pl_sel_lnk_rate))
			((pl_sel_lnk_width) (pl_sel_lnk_width))
			((pl_tx_pm_state) (pl_tx_pm_state))
			((pl_directed_link_auton) (pl_directed_link_auton))
			((pl_directed_link_change) (pl_directed_link_change))
			((pl_directed_link_speed) (pl_directed_link_speed))
			((pl_directed_link_width) (pl_directed_link_width))
			((pl_downstream_deemph_source) (pl_downstream_deemph_source))
			((pl_upstream_prefer_deemph) (pl_upstream_prefer_deemph))
			((pl_transmit_hot_rst) (\19 \))
			((pl_directed_ltssm_new_vld) (pl_directed_ltssm_new_vld))
			((pl_directed_ltssm_new) (pl_directed_ltssm_new))
			((pl_directed_ltssm_stall) (pl_directed_ltssm_stall))
			((pl_directed_change_done) (pl_directed_change_done))
			((dbg_sclr_a) (dbg_sclr_a))
			((dbg_sclr_b) (dbg_sclr_b))
			((dbg_sclr_c) (dbg_sclr_c))
			((dbg_sclr_d) (dbg_sclr_d))
			((dbg_sclr_e) (dbg_sclr_e))
			((dbg_sclr_f) (dbg_sclr_f))
			((dbg_sclr_g) (dbg_sclr_g))
			((dbg_sclr_h) (dbg_sclr_h))
			((dbg_sclr_i) (dbg_sclr_i))
			((dbg_sclr_j) (dbg_sclr_j))
			((dbg_sclr_k) (dbg_sclr_k))
			((dbg_vec_a) (dbg_vec_a))
			((dbg_vec_b) (dbg_vec_b))
			((dbg_vec_c) (dbg_vec_c))
			((pl_dbg_vec) (pl_dbg_vec))
			((dbg_mode) (dbg_mode))
			((dbg_sub_mode) (dbg_sub_mode))
			((pl_dbg_mode) (pl_dbg_mode))
			((drp_do) (drp_do))
			((drp_rdy) (drp_rdy))
			((drp_clk) (drp_clk))
			((drp_addr) (drp_addr))
			((drp_en) (drp_en))
			((drp_di) (drp_di))
			((drp_we) (drp_we))
			((ll2_tlp_rcv) (\20 \))
			((ll2_send_enter_l1) (\21 \))
			((ll2_send_enter_l23) (\22 \))
			((ll2_send_as_req_l1) (\23 \))
			((ll2_send_pm_ack) (\24 \))
			((ll2_suspend_now) (\25 \))
			((ll2_tfc_init1_seq) (_open))
			((ll2_tfc_init2_seq) (_open))
			((ll2_suspend_ok) (_open))
			((ll2_tx_idle) (_open))
			((ll2_link_status) (_open))
			((ll2_receiver_err) (_open))
			((ll2_protocol_err) (_open))
			((ll2_bad_tlp_err) (_open))
			((ll2_bad_dllp_err) (_open))
			((ll2_replay_ro_err) (_open))
			((ll2_replay_to_err) (_open))
			((tl2_ppm_suspend_req) (\26 \))
			((tl2_aspm_suspend_credit_check) (\27 \))
			((tl2_ppm_suspend_ok) (_open))
			((tl2_aspm_suspend_req) (_open))
			((tl2_aspm_suspend_credit_check_ok) (_open))
			((tl2_err_hdr) (_open))
			((tl2_err_malformed) (_open))
			((tl2_err_rxoverflow) (_open))
			((tl2_err_fcpe) (_open))
			((pl2_directed_lstate) (\28 \))
			((pl2_suspend_ok) (_open))
			((pl2_recovery) (_open))
			((pl2_rx_elec_idle) (_open))
			((pl2_rx_pm_state) (_open))
			((pl2_l0_req) (_open))
			((pl2_link_up) (_open))
			((pl2_receiver_err) (_open))
			((trn_rdllp_data) (trn_rdllp_data))
			((trn_rdllp_src_rdy) (trn_rdllp_src_rdy))
			((pipe_clk) (pipe_clk))
			((user_clk2) (user_clk2))
			((user_clk) (user_clk))
			((user_clk_prebuf) (\29 \))
			((user_clk_prebuf_en) (\30 \))
			((pipe_rx0_polarity) (pipe_rx0_polarity))
			((pipe_rx1_polarity) (pipe_rx1_polarity))
			((pipe_rx2_polarity) (pipe_rx2_polarity))
			((pipe_rx3_polarity) (pipe_rx3_polarity))
			((pipe_rx4_polarity) (pipe_rx4_polarity))
			((pipe_rx5_polarity) (pipe_rx5_polarity))
			((pipe_rx6_polarity) (pipe_rx6_polarity))
			((pipe_rx7_polarity) (pipe_rx7_polarity))
			((pipe_tx0_compliance) (pipe_tx0_compliance))
			((pipe_tx1_compliance) (pipe_tx1_compliance))
			((pipe_tx2_compliance) (pipe_tx2_compliance))
			((pipe_tx3_compliance) (pipe_tx3_compliance))
			((pipe_tx4_compliance) (pipe_tx4_compliance))
			((pipe_tx5_compliance) (pipe_tx5_compliance))
			((pipe_tx6_compliance) (pipe_tx6_compliance))
			((pipe_tx7_compliance) (pipe_tx7_compliance))
			((pipe_tx0_char_is_k) (pipe_tx0_char_is_k))
			((pipe_tx1_char_is_k) (pipe_tx1_char_is_k))
			((pipe_tx2_char_is_k) (pipe_tx2_char_is_k))
			((pipe_tx3_char_is_k) (pipe_tx3_char_is_k))
			((pipe_tx4_char_is_k) (pipe_tx4_char_is_k))
			((pipe_tx5_char_is_k) (pipe_tx5_char_is_k))
			((pipe_tx6_char_is_k) (pipe_tx6_char_is_k))
			((pipe_tx7_char_is_k) (pipe_tx7_char_is_k))
			((pipe_tx0_data) (pipe_tx0_data))
			((pipe_tx1_data) (pipe_tx1_data))
			((pipe_tx2_data) (pipe_tx2_data))
			((pipe_tx3_data) (pipe_tx3_data))
			((pipe_tx4_data) (pipe_tx4_data))
			((pipe_tx5_data) (pipe_tx5_data))
			((pipe_tx6_data) (pipe_tx6_data))
			((pipe_tx7_data) (pipe_tx7_data))
			((pipe_tx0_elec_idle) (pipe_tx0_elec_idle))
			((pipe_tx1_elec_idle) (pipe_tx1_elec_idle))
			((pipe_tx2_elec_idle) (pipe_tx2_elec_idle))
			((pipe_tx3_elec_idle) (pipe_tx3_elec_idle))
			((pipe_tx4_elec_idle) (pipe_tx4_elec_idle))
			((pipe_tx5_elec_idle) (pipe_tx5_elec_idle))
			((pipe_tx6_elec_idle) (pipe_tx6_elec_idle))
			((pipe_tx7_elec_idle) (pipe_tx7_elec_idle))
			((pipe_tx0_powerdown) (pipe_tx0_powerdown))
			((pipe_tx1_powerdown) (pipe_tx1_powerdown))
			((pipe_tx2_powerdown) (pipe_tx2_powerdown))
			((pipe_tx3_powerdown) (pipe_tx3_powerdown))
			((pipe_tx4_powerdown) (pipe_tx4_powerdown))
			((pipe_tx5_powerdown) (pipe_tx5_powerdown))
			((pipe_tx6_powerdown) (pipe_tx6_powerdown))
			((pipe_tx7_powerdown) (pipe_tx7_powerdown))
			((pipe_rx0_char_is_k) (pipe_rx0_char_is_k))
			((pipe_rx1_char_is_k) (pipe_rx1_char_is_k))
			((pipe_rx2_char_is_k) (pipe_rx2_char_is_k))
			((pipe_rx3_char_is_k) (pipe_rx3_char_is_k))
			((pipe_rx4_char_is_k) (pipe_rx4_char_is_k))
			((pipe_rx5_char_is_k) (pipe_rx5_char_is_k))
			((pipe_rx6_char_is_k) (pipe_rx6_char_is_k))
			((pipe_rx7_char_is_k) (pipe_rx7_char_is_k))
			((pipe_rx0_valid) (pipe_rx0_valid))
			((pipe_rx1_valid) (pipe_rx1_valid))
			((pipe_rx2_valid) (pipe_rx2_valid))
			((pipe_rx3_valid) (pipe_rx3_valid))
			((pipe_rx4_valid) (pipe_rx4_valid))
			((pipe_rx5_valid) (pipe_rx5_valid))
			((pipe_rx6_valid) (pipe_rx6_valid))
			((pipe_rx7_valid) (pipe_rx7_valid))
			((pipe_rx0_data) (pipe_rx0_data))
			((pipe_rx1_data) (pipe_rx1_data))
			((pipe_rx2_data) (pipe_rx2_data))
			((pipe_rx3_data) (pipe_rx3_data))
			((pipe_rx4_data) (pipe_rx4_data))
			((pipe_rx5_data) (pipe_rx5_data))
			((pipe_rx6_data) (pipe_rx6_data))
			((pipe_rx7_data) (pipe_rx7_data))
			((pipe_rx0_chanisaligned) (pipe_rx0_chanisaligned))
			((pipe_rx1_chanisaligned) (pipe_rx1_chanisaligned))
			((pipe_rx2_chanisaligned) (pipe_rx2_chanisaligned))
			((pipe_rx3_chanisaligned) (pipe_rx3_chanisaligned))
			((pipe_rx4_chanisaligned) (pipe_rx4_chanisaligned))
			((pipe_rx5_chanisaligned) (pipe_rx5_chanisaligned))
			((pipe_rx6_chanisaligned) (pipe_rx6_chanisaligned))
			((pipe_rx7_chanisaligned) (pipe_rx7_chanisaligned))
			((pipe_rx0_status) (pipe_rx0_status))
			((pipe_rx1_status) (pipe_rx1_status))
			((pipe_rx2_status) (pipe_rx2_status))
			((pipe_rx3_status) (pipe_rx3_status))
			((pipe_rx4_status) (pipe_rx4_status))
			((pipe_rx5_status) (pipe_rx5_status))
			((pipe_rx6_status) (pipe_rx6_status))
			((pipe_rx7_status) (pipe_rx7_status))
			((pipe_rx0_phy_status) (pipe_rx0_phy_status))
			((pipe_rx1_phy_status) (pipe_rx1_phy_status))
			((pipe_rx2_phy_status) (pipe_rx2_phy_status))
			((pipe_rx3_phy_status) (pipe_rx3_phy_status))
			((pipe_rx4_phy_status) (pipe_rx4_phy_status))
			((pipe_rx5_phy_status) (pipe_rx5_phy_status))
			((pipe_rx6_phy_status) (pipe_rx6_phy_status))
			((pipe_rx7_phy_status) (pipe_rx7_phy_status))
			((pipe_tx_deemph) (pipe_tx_deemph))
			((pipe_tx_margin) (pipe_tx_margin))
			((pipe_tx_reset) (pipe_tx_reset))
			((pipe_tx_rcvr_det) (pipe_tx_rcvr_det))
			((pipe_tx_rate) (pipe_tx_rate))
			((pipe_rx0_elec_idle) (pipe_rx0_elec_idle))
			((pipe_rx1_elec_idle) (pipe_rx1_elec_idle))
			((pipe_rx2_elec_idle) (pipe_rx2_elec_idle))
			((pipe_rx3_elec_idle) (pipe_rx3_elec_idle))
			((pipe_rx4_elec_idle) (pipe_rx4_elec_idle))
			((pipe_rx5_elec_idle) (pipe_rx5_elec_idle))
			((pipe_rx6_elec_idle) (pipe_rx6_elec_idle))
			((pipe_rx7_elec_idle) (pipe_rx7_elec_idle))
		)
	)
	(_inst pcie_pipe_pipeline_i 0 32837 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_pipe_pipeline)
		(_gen
			((LINK_CAP_MAX_LINK_WIDTH) (LINK_CAP_MAX_LINK_WIDTH))
			((PIPE_PIPELINE_STAGES) (PIPE_PIPELINE_STAGES))
		)
		(_port
			((pipe_tx_rcvr_det_i) (pipe_tx_rcvr_det))
			((pipe_tx_reset_i) (\31 \))
			((pipe_tx_rate_i) (pipe_tx_rate))
			((pipe_tx_deemph_i) (pipe_tx_deemph))
			((pipe_tx_margin_i) (pipe_tx_margin))
			((pipe_tx_swing_i) (\32 \))
			((pipe_tx_rcvr_det_o) (pipe_tx_rcvr_det_gt))
			((pipe_tx_reset_o) (_open))
			((pipe_tx_rate_o) (pipe_tx_rate_gt))
			((pipe_tx_deemph_o) (pipe_tx_deemph_gt))
			((pipe_tx_margin_o) (pipe_tx_margin_gt))
			((pipe_tx_swing_o) (_open))
			((pipe_rx0_char_is_k_o) (pipe_rx0_char_is_k))
			((pipe_rx0_data_o) (pipe_rx0_data))
			((pipe_rx0_valid_o) (pipe_rx0_valid))
			((pipe_rx0_chanisaligned_o) (pipe_rx0_chanisaligned))
			((pipe_rx0_status_o) (pipe_rx0_status))
			((pipe_rx0_phy_status_o) (pipe_rx0_phy_status))
			((pipe_rx0_elec_idle_i) (pipe_rx0_elec_idle_gt))
			((pipe_rx0_polarity_i) (pipe_rx0_polarity))
			((pipe_tx0_compliance_i) (pipe_tx0_compliance))
			((pipe_tx0_char_is_k_i) (pipe_tx0_char_is_k))
			((pipe_tx0_data_i) (pipe_tx0_data))
			((pipe_tx0_elec_idle_i) (pipe_tx0_elec_idle))
			((pipe_tx0_powerdown_i) (pipe_tx0_powerdown))
			((pipe_rx0_char_is_k_i) (pipe_rx0_char_is_k_gt))
			((pipe_rx0_data_i) (pipe_rx0_data_gt))
			((pipe_rx0_valid_i) (pipe_rx0_valid_gt))
			((pipe_rx0_chanisaligned_i) (pipe_rx0_chanisaligned_gt))
			((pipe_rx0_status_i) (pipe_rx0_status_gt))
			((pipe_rx0_phy_status_i) (pipe_rx0_phy_status_gt))
			((pipe_rx0_elec_idle_o) (pipe_rx0_elec_idle))
			((pipe_rx0_polarity_o) (pipe_rx0_polarity_gt))
			((pipe_tx0_compliance_o) (pipe_tx0_compliance_gt))
			((pipe_tx0_char_is_k_o) (pipe_tx0_char_is_k_gt))
			((pipe_tx0_data_o) (pipe_tx0_data_gt))
			((pipe_tx0_elec_idle_o) (pipe_tx0_elec_idle_gt))
			((pipe_tx0_powerdown_o) (pipe_tx0_powerdown_gt))
			((pipe_rx1_char_is_k_o) (pipe_rx1_char_is_k))
			((pipe_rx1_data_o) (pipe_rx1_data))
			((pipe_rx1_valid_o) (pipe_rx1_valid))
			((pipe_rx1_chanisaligned_o) (pipe_rx1_chanisaligned))
			((pipe_rx1_status_o) (pipe_rx1_status))
			((pipe_rx1_phy_status_o) (pipe_rx1_phy_status))
			((pipe_rx1_elec_idle_i) (pipe_rx1_elec_idle_gt))
			((pipe_rx1_polarity_i) (pipe_rx1_polarity))
			((pipe_tx1_compliance_i) (pipe_tx1_compliance))
			((pipe_tx1_char_is_k_i) (pipe_tx1_char_is_k))
			((pipe_tx1_data_i) (pipe_tx1_data))
			((pipe_tx1_elec_idle_i) (pipe_tx1_elec_idle))
			((pipe_tx1_powerdown_i) (pipe_tx1_powerdown))
			((pipe_rx1_char_is_k_i) (pipe_rx1_char_is_k_gt))
			((pipe_rx1_data_i) (pipe_rx1_data_gt))
			((pipe_rx1_valid_i) (pipe_rx1_valid_gt))
			((pipe_rx1_chanisaligned_i) (pipe_rx1_chanisaligned_gt))
			((pipe_rx1_status_i) (pipe_rx1_status_gt))
			((pipe_rx1_phy_status_i) (pipe_rx1_phy_status_gt))
			((pipe_rx1_elec_idle_o) (pipe_rx1_elec_idle))
			((pipe_rx1_polarity_o) (pipe_rx1_polarity_gt))
			((pipe_tx1_compliance_o) (pipe_tx1_compliance_gt))
			((pipe_tx1_char_is_k_o) (pipe_tx1_char_is_k_gt))
			((pipe_tx1_data_o) (pipe_tx1_data_gt))
			((pipe_tx1_elec_idle_o) (pipe_tx1_elec_idle_gt))
			((pipe_tx1_powerdown_o) (pipe_tx1_powerdown_gt))
			((pipe_rx2_char_is_k_o) (pipe_rx2_char_is_k))
			((pipe_rx2_data_o) (pipe_rx2_data))
			((pipe_rx2_valid_o) (pipe_rx2_valid))
			((pipe_rx2_chanisaligned_o) (pipe_rx2_chanisaligned))
			((pipe_rx2_status_o) (pipe_rx2_status))
			((pipe_rx2_phy_status_o) (pipe_rx2_phy_status))
			((pipe_rx2_elec_idle_i) (pipe_rx2_elec_idle_gt))
			((pipe_rx2_polarity_i) (pipe_rx2_polarity))
			((pipe_tx2_compliance_i) (pipe_tx2_compliance))
			((pipe_tx2_char_is_k_i) (pipe_tx2_char_is_k))
			((pipe_tx2_data_i) (pipe_tx2_data))
			((pipe_tx2_elec_idle_i) (pipe_tx2_elec_idle))
			((pipe_tx2_powerdown_i) (pipe_tx2_powerdown))
			((pipe_rx2_char_is_k_i) (pipe_rx2_char_is_k_gt))
			((pipe_rx2_data_i) (pipe_rx2_data_gt))
			((pipe_rx2_valid_i) (pipe_rx2_valid_gt))
			((pipe_rx2_chanisaligned_i) (pipe_rx2_chanisaligned_gt))
			((pipe_rx2_status_i) (pipe_rx2_status_gt))
			((pipe_rx2_phy_status_i) (pipe_rx2_phy_status_gt))
			((pipe_rx2_elec_idle_o) (pipe_rx2_elec_idle))
			((pipe_rx2_polarity_o) (pipe_rx2_polarity_gt))
			((pipe_tx2_compliance_o) (pipe_tx2_compliance_gt))
			((pipe_tx2_char_is_k_o) (pipe_tx2_char_is_k_gt))
			((pipe_tx2_data_o) (pipe_tx2_data_gt))
			((pipe_tx2_elec_idle_o) (pipe_tx2_elec_idle_gt))
			((pipe_tx2_powerdown_o) (pipe_tx2_powerdown_gt))
			((pipe_rx3_char_is_k_o) (pipe_rx3_char_is_k))
			((pipe_rx3_data_o) (pipe_rx3_data))
			((pipe_rx3_valid_o) (pipe_rx3_valid))
			((pipe_rx3_chanisaligned_o) (pipe_rx3_chanisaligned))
			((pipe_rx3_status_o) (pipe_rx3_status))
			((pipe_rx3_phy_status_o) (pipe_rx3_phy_status))
			((pipe_rx3_elec_idle_i) (pipe_rx3_elec_idle_gt))
			((pipe_rx3_polarity_i) (pipe_rx3_polarity))
			((pipe_tx3_compliance_i) (pipe_tx3_compliance))
			((pipe_tx3_char_is_k_i) (pipe_tx3_char_is_k))
			((pipe_tx3_data_i) (pipe_tx3_data))
			((pipe_tx3_elec_idle_i) (pipe_tx3_elec_idle))
			((pipe_tx3_powerdown_i) (pipe_tx3_powerdown))
			((pipe_rx3_char_is_k_i) (pipe_rx3_char_is_k_gt))
			((pipe_rx3_data_i) (pipe_rx3_data_gt))
			((pipe_rx3_valid_i) (pipe_rx3_valid_gt))
			((pipe_rx3_chanisaligned_i) (pipe_rx3_chanisaligned_gt))
			((pipe_rx3_status_i) (pipe_rx3_status_gt))
			((pipe_rx3_phy_status_i) (pipe_rx3_phy_status_gt))
			((pipe_rx3_elec_idle_o) (pipe_rx3_elec_idle))
			((pipe_rx3_polarity_o) (pipe_rx3_polarity_gt))
			((pipe_tx3_compliance_o) (pipe_tx3_compliance_gt))
			((pipe_tx3_char_is_k_o) (pipe_tx3_char_is_k_gt))
			((pipe_tx3_data_o) (pipe_tx3_data_gt))
			((pipe_tx3_elec_idle_o) (pipe_tx3_elec_idle_gt))
			((pipe_tx3_powerdown_o) (pipe_tx3_powerdown_gt))
			((pipe_rx4_char_is_k_o) (pipe_rx4_char_is_k))
			((pipe_rx4_data_o) (pipe_rx4_data))
			((pipe_rx4_valid_o) (pipe_rx4_valid))
			((pipe_rx4_chanisaligned_o) (pipe_rx4_chanisaligned))
			((pipe_rx4_status_o) (pipe_rx4_status))
			((pipe_rx4_phy_status_o) (pipe_rx4_phy_status))
			((pipe_rx4_elec_idle_i) (pipe_rx4_elec_idle_gt))
			((pipe_rx4_polarity_i) (pipe_rx4_polarity))
			((pipe_tx4_compliance_i) (pipe_tx4_compliance))
			((pipe_tx4_char_is_k_i) (pipe_tx4_char_is_k))
			((pipe_tx4_data_i) (pipe_tx4_data))
			((pipe_tx4_elec_idle_i) (pipe_tx4_elec_idle))
			((pipe_tx4_powerdown_i) (pipe_tx4_powerdown))
			((pipe_rx4_char_is_k_i) (pipe_rx4_char_is_k_gt))
			((pipe_rx4_data_i) (pipe_rx4_data_gt))
			((pipe_rx4_valid_i) (pipe_rx4_valid_gt))
			((pipe_rx4_chanisaligned_i) (pipe_rx4_chanisaligned_gt))
			((pipe_rx4_status_i) (pipe_rx4_status_gt))
			((pipe_rx4_phy_status_i) (pipe_rx4_phy_status_gt))
			((pipe_rx4_elec_idle_o) (pipe_rx4_elec_idle))
			((pipe_rx4_polarity_o) (pipe_rx4_polarity_gt))
			((pipe_tx4_compliance_o) (pipe_tx4_compliance_gt))
			((pipe_tx4_char_is_k_o) (pipe_tx4_char_is_k_gt))
			((pipe_tx4_data_o) (pipe_tx4_data_gt))
			((pipe_tx4_elec_idle_o) (pipe_tx4_elec_idle_gt))
			((pipe_tx4_powerdown_o) (pipe_tx4_powerdown_gt))
			((pipe_rx5_char_is_k_o) (pipe_rx5_char_is_k))
			((pipe_rx5_data_o) (pipe_rx5_data))
			((pipe_rx5_valid_o) (pipe_rx5_valid))
			((pipe_rx5_chanisaligned_o) (pipe_rx5_chanisaligned))
			((pipe_rx5_status_o) (pipe_rx5_status))
			((pipe_rx5_phy_status_o) (pipe_rx5_phy_status))
			((pipe_rx5_elec_idle_i) (pipe_rx5_elec_idle_gt))
			((pipe_rx5_polarity_i) (pipe_rx5_polarity))
			((pipe_tx5_compliance_i) (pipe_tx5_compliance))
			((pipe_tx5_char_is_k_i) (pipe_tx5_char_is_k))
			((pipe_tx5_data_i) (pipe_tx5_data))
			((pipe_tx5_elec_idle_i) (pipe_tx5_elec_idle))
			((pipe_tx5_powerdown_i) (pipe_tx5_powerdown))
			((pipe_rx5_char_is_k_i) (pipe_rx5_char_is_k_gt))
			((pipe_rx5_data_i) (pipe_rx5_data_gt))
			((pipe_rx5_valid_i) (pipe_rx5_valid_gt))
			((pipe_rx5_chanisaligned_i) (pipe_rx5_chanisaligned_gt))
			((pipe_rx5_status_i) (pipe_rx5_status_gt))
			((pipe_rx5_phy_status_i) (pipe_rx5_phy_status_gt))
			((pipe_rx5_elec_idle_o) (pipe_rx5_elec_idle))
			((pipe_rx5_polarity_o) (pipe_rx5_polarity_gt))
			((pipe_tx5_compliance_o) (pipe_tx5_compliance_gt))
			((pipe_tx5_char_is_k_o) (pipe_tx5_char_is_k_gt))
			((pipe_tx5_data_o) (pipe_tx5_data_gt))
			((pipe_tx5_elec_idle_o) (pipe_tx5_elec_idle_gt))
			((pipe_tx5_powerdown_o) (pipe_tx5_powerdown_gt))
			((pipe_rx6_char_is_k_o) (pipe_rx6_char_is_k))
			((pipe_rx6_data_o) (pipe_rx6_data))
			((pipe_rx6_valid_o) (pipe_rx6_valid))
			((pipe_rx6_chanisaligned_o) (pipe_rx6_chanisaligned))
			((pipe_rx6_status_o) (pipe_rx6_status))
			((pipe_rx6_phy_status_o) (pipe_rx6_phy_status))
			((pipe_rx6_elec_idle_i) (pipe_rx6_elec_idle_gt))
			((pipe_rx6_polarity_i) (pipe_rx6_polarity))
			((pipe_tx6_compliance_i) (pipe_tx6_compliance))
			((pipe_tx6_char_is_k_i) (pipe_tx6_char_is_k))
			((pipe_tx6_data_i) (pipe_tx6_data))
			((pipe_tx6_elec_idle_i) (pipe_tx6_elec_idle))
			((pipe_tx6_powerdown_i) (pipe_tx6_powerdown))
			((pipe_rx6_char_is_k_i) (pipe_rx6_char_is_k_gt))
			((pipe_rx6_data_i) (pipe_rx6_data_gt))
			((pipe_rx6_valid_i) (pipe_rx6_valid_gt))
			((pipe_rx6_chanisaligned_i) (pipe_rx6_chanisaligned_gt))
			((pipe_rx6_status_i) (pipe_rx6_status_gt))
			((pipe_rx6_phy_status_i) (pipe_rx6_phy_status_gt))
			((pipe_rx6_elec_idle_o) (pipe_rx6_elec_idle))
			((pipe_rx6_polarity_o) (pipe_rx6_polarity_gt))
			((pipe_tx6_compliance_o) (pipe_tx6_compliance_gt))
			((pipe_tx6_char_is_k_o) (pipe_tx6_char_is_k_gt))
			((pipe_tx6_data_o) (pipe_tx6_data_gt))
			((pipe_tx6_elec_idle_o) (pipe_tx6_elec_idle_gt))
			((pipe_tx6_powerdown_o) (pipe_tx6_powerdown_gt))
			((pipe_rx7_char_is_k_o) (pipe_rx7_char_is_k))
			((pipe_rx7_data_o) (pipe_rx7_data))
			((pipe_rx7_valid_o) (pipe_rx7_valid))
			((pipe_rx7_chanisaligned_o) (pipe_rx7_chanisaligned))
			((pipe_rx7_status_o) (pipe_rx7_status))
			((pipe_rx7_phy_status_o) (pipe_rx7_phy_status))
			((pipe_rx7_elec_idle_i) (pipe_rx7_elec_idle_gt))
			((pipe_rx7_polarity_i) (pipe_rx7_polarity))
			((pipe_tx7_compliance_i) (pipe_tx7_compliance))
			((pipe_tx7_char_is_k_i) (pipe_tx7_char_is_k))
			((pipe_tx7_data_i) (pipe_tx7_data))
			((pipe_tx7_elec_idle_i) (pipe_tx7_elec_idle))
			((pipe_tx7_powerdown_i) (pipe_tx7_powerdown))
			((pipe_rx7_char_is_k_i) (pipe_rx7_char_is_k_gt))
			((pipe_rx7_data_i) (pipe_rx7_data_gt))
			((pipe_rx7_valid_i) (pipe_rx7_valid_gt))
			((pipe_rx7_chanisaligned_i) (pipe_rx7_chanisaligned_gt))
			((pipe_rx7_status_i) (pipe_rx7_status_gt))
			((pipe_rx7_phy_status_i) (pipe_rx7_phy_status_gt))
			((pipe_rx7_elec_idle_o) (pipe_rx7_elec_idle))
			((pipe_rx7_polarity_o) (pipe_rx7_polarity_gt))
			((pipe_tx7_compliance_o) (pipe_tx7_compliance_gt))
			((pipe_tx7_char_is_k_o) (pipe_tx7_char_is_k_gt))
			((pipe_tx7_data_o) (pipe_tx7_data_gt))
			((pipe_tx7_elec_idle_o) (pipe_tx7_elec_idle_gt))
			((pipe_tx7_powerdown_o) (pipe_tx7_powerdown_gt))
			((pipe_clk) (pipe_clk))
			((rst_n) (phy_rdy_n))
		)
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_top 51 -1)

)
V 000084 55 16861         1580965250169 axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_clock_ies
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_clock_ies 0 33172(axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_clock_ies 0 33172))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 25))
	(_code eceaeabeb7bbb1f9baeabab9ffb6b4eae9e9baebeaefee)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 33175 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USE_MODE ~vector~0 0 33175 \"1.1"\ (_ent -1 (_string \V"1.1"\))))
		(_type (_int ~vector~1 0 33176 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_ASYNC_EN ~vector~1 0 33176 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~2 0 33177 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXBUF_EN ~vector~2 0 33177 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~3 0 33178 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LANE ~vector~3 0 33178 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 33179 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LINK_SPEED ~vector~4 0 33179 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~5 0 33180 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_REFCLK_FREQ ~vector~5 0 33180 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~6 0 33181 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USERCLK1_FREQ ~vector~6 0 33181 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~7 0 33182 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USERCLK2_FREQ ~vector~7 0 33182 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~8 0 33185 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_DEBUG_MODE ~vector~8 0 33185 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~9 0 33210 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DIVCLK_DIVIDE ~vector~9 0 33210 \PCIE_REFCLK_FREQ==2?2:PCIE_REFCLK_FREQ==1?1:1\ (_ent -1 (_code 48)))(_cnst l))
		(_type (_int ~vector~10 0 33213 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLKFBOUT_MULT_F ~vector~10 0 33213 \PCIE_REFCLK_FREQ==2?8:PCIE_REFCLK_FREQ==1?8:10\ (_ent -1 (_code 49)))(_cnst l))
		(_type (_int ~vector~11 0 33215 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLKOUT0_DIVIDE_F ~vector~11 0 33215 \8\ (_ent -1 (_cnst \8\)))(_cnst l))
		(_type (_int ~vector~12 0 33217 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLKOUT1_DIVIDE ~vector~12 0 33217 \4\ (_ent -1 (_cnst \4\)))(_cnst l))
		(_type (_int ~vector~13 0 33220 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLKIN1_PERIOD ~vector~13 0 33220 \PCIE_REFCLK_FREQ==2?4:PCIE_REFCLK_FREQ==1?8:10\ (_ent -1 (_code 50)))(_cnst l))
		(_type (_int ~vector~14 0 33225 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLKOUT2_DIVIDE ~vector~14 0 33225 \PCIE_USERCLK1_FREQ==5?2:PCIE_USERCLK1_FREQ==4?4:PCIE_USERCLK1_FREQ==3?8:PCIE_USERCLK1_FREQ==1?32:16\ (_ent -1 (_code 51)))(_cnst l))
		(_type (_int ~vector~15 0 33230 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLKOUT3_DIVIDE ~vector~15 0 33230 \PCIE_USERCLK2_FREQ==5?2:PCIE_USERCLK2_FREQ==4?4:PCIE_USERCLK2_FREQ==3?8:PCIE_USERCLK2_FREQ==1?32:16\ (_ent -1 (_code 52)))(_cnst l))
		(_type (_int ~vector~16 0 33233 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REFCLK_SEL ~vector~16 0 33233 \PCIE_TXBUF_EN=="TRUE"&&PCIE_LINK_SPEED!=3?1'd1:1'd0\ (_ent -1 (_code 53)))(_cnst l))
		(_port (_int CLK_CLK ~wire 0 33190 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLK_TXOUTCLK ~wire 0 33191 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[PCIE_LANE-1:0]wire~ 0 33192 (_array ~wire ((_range  54)))))
		(_port (_int CLK_RXOUTCLK_IN ~[PCIE_LANE-1:0]wire~ 0 33192 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLK_RST_N ~wire 0 33193 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLK_PCLK_SEL ~[PCIE_LANE-1:0]wire~ 0 33194 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int CLK_GEN3 ~wire 0 33195 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int CLK_PCLK ~wire 0 33198 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int CLK_RXUSRCLK ~wire 0 33199 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int CLK_RXOUTCLK_OUT ~[PCIE_LANE-1:0]wire~ 0 33200 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int CLK_DCLK ~wire 0 33201 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int CLK_USERCLK1 ~wire 0 33202 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int CLK_USERCLK2 ~wire 0 33203 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int CLK_MMCM_LOCK ~wire 0 33204 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE-1:0]reg~ 0 33236 (_array ~reg ((_range  55)))))
		(_sig (_int pclk_sel_reg1 ~[PCIE_LANE-1:0]reg~ 0 33236 (_arch (_uni(_code 56))))(_reg)(_flags2))
		(_sig (_int gen3_reg1 ~reg 0 33237 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int pclk_sel_reg2 ~[PCIE_LANE-1:0]reg~ 0 33239 (_arch (_uni(_code 57))))(_reg)(_flags2))
		(_sig (_int gen3_reg2 ~reg 0 33240 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int refclk ~wire 0 33243 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mmcm_fb ~wire 0 33244 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int clk_125mhz ~wire 0 33245 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int clk_250mhz ~wire 0 33246 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int userclk1 ~wire 0 33247 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int userclk2 ~wire 0 33248 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pclk_sel ~reg 0 33249 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int pclk_1 ~wire 0 33252 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int pclk ~wire 0 33253 (_arch (_uni)))(_net)(_nonbaction)(_noforceassign))
		(_sig (_int userclk1_1 ~wire 0 33254 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int userclk2_1 ~wire 0 33255 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mmcm_lock ~wire 0 33256 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
		(_sig (_int \2 \ ~wire -1 33369 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \3 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \4 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~[0:6]reg~ 0 0 (_array ~reg ((_to i 0 i 6)))))
		(_sig (_int \5 \ ~[0:6]reg~ -1 0 (_int (_uni(_cnst \7'd0\))))(_reg)(_flags2))
		(_sig (_int \6 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \7 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~[0:15]reg~ 0 0 (_array ~reg ((_to i 0 i 15)))))
		(_sig (_int \8 \ ~[0:15]reg~ -1 0 (_int (_uni(_cnst \16'd0\))))(_reg)(_flags2))
		(_sig (_int \9 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \10 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \11 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#33369_0@ (_int 0 0 33369 (_prcs 0(_ass)(_alias ((\2 \)(CLK_RST_N)))(_simple)(_trgt(30))(_sens(3))
			)))
			(@ALWAYS#33264,33651_1@ (_arch 1 0 33264 (_prcs 1(_trgt(13)(14)(15)(16)(23))(_read(25)(3)(4)(5)(13)(14)(15)(23))
				(_need_init)
			)))
			(@ASSIGN#33674_2@ (_arch 2 0 33674 (_prcs 3(_ass)(_alias ((CLK_PCLK)(pclk)))(_simple)(_trgt(6))(_sens(25))
			)))
			(@ASSIGN#33675_3@ (_arch 3 0 33675 (_prcs 4(_ass)(_alias ((CLK_MMCM_LOCK)(mmcm_lock)))(_simple)(_trgt(12))(_sens(28))
			)))
			(@INTERNAL#0_4@ (_int 4 0 0 0 (_prcs 5 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate refclk_i 0 33293 (_vif  (_code 25))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst refclk_i 0 33296 (_ent . BUFG)
	  	(_port
	  		((I) (CLK_CLK))
	  		((O) (refclk))
	  	)
	  )
	)
	(_generate txoutclk_i 0 33310 (_vif  (_code 26))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst txoutclk_i 0 33313 (_ent . BUFG)
	  	(_port
	  		((I) (CLK_TXOUTCLK))
	  		((O) (refclk))
	  	)
	  )
	)
	(_inst mmcm_i 0 33330 (_ent . MMCME2_ADV)
		(_gen
			((BANDWIDTH) (_string \V"OPTIMIZED"\))
			((CLKOUT4_CASCADE) (_string \V"FALSE"\))
			((COMPENSATION) (_string \V"ZHOLD"\))
			((STARTUP_WAIT) (_string \V"FALSE"\))
			((DIVCLK_DIVIDE) (DIVCLK_DIVIDE))
			((CLKFBOUT_MULT_F) (CLKFBOUT_MULT_F))
			((CLKFBOUT_PHASE) ((d 0)))
			((CLKFBOUT_USE_FINE_PS) (_string \V"FALSE"\))
			((CLKOUT0_DIVIDE_F) (CLKOUT0_DIVIDE_F))
			((CLKOUT0_PHASE) ((d 0)))
			((CLKOUT0_DUTY_CYCLE) ((d 4602678819172646912)))
			((CLKOUT0_USE_FINE_PS) (_string \V"FALSE"\))
			((CLKOUT1_DIVIDE) (CLKOUT1_DIVIDE))
			((CLKOUT1_PHASE) ((d 0)))
			((CLKOUT1_DUTY_CYCLE) ((d 4602678819172646912)))
			((CLKOUT1_USE_FINE_PS) (_string \V"FALSE"\))
			((CLKOUT2_DIVIDE) (CLKOUT2_DIVIDE))
			((CLKOUT2_PHASE) ((d 0)))
			((CLKOUT2_DUTY_CYCLE) ((d 4602678819172646912)))
			((CLKOUT2_USE_FINE_PS) (_string \V"FALSE"\))
			((CLKOUT3_DIVIDE) (CLKOUT3_DIVIDE))
			((CLKOUT3_PHASE) ((d 0)))
			((CLKOUT3_DUTY_CYCLE) ((d 4602678819172646912)))
			((CLKOUT3_USE_FINE_PS) (_string \V"FALSE"\))
			((CLKIN1_PERIOD) (CLKIN1_PERIOD))
			((REF_JITTER1) ((d 4576918229304087675)))
		)
		(_port
			((CLKIN1) (refclk))
			((CLKINSEL) (\1 \))
			((CLKFBIN) (mmcm_fb))
			((RST) (\2 \))
			((PWRDWN) (\3 \))
			((CLKFBOUT) (mmcm_fb))
			((CLKFBOUTB) (_open))
			((CLKOUT0) (clk_125mhz))
			((CLKOUT0B) (_open))
			((CLKOUT1) (clk_250mhz))
			((CLKOUT1B) (_open))
			((CLKOUT2) (userclk1))
			((CLKOUT2B) (_open))
			((CLKOUT3) (userclk2))
			((CLKOUT3B) (_open))
			((CLKOUT4) (_open))
			((CLKOUT5) (_open))
			((CLKOUT6) (_open))
			((LOCKED) (mmcm_lock))
			((DCLK) (\4 \))
			((DADDR) (\5 \))
			((DEN) (\6 \))
			((DWE) (\7 \))
			((DI) (\8 \))
			((DO) (_open))
			((DRDY) (_open))
			((PSCLK) (\9 \))
			((PSEN) (\10 \))
			((PSINCDEC) (\11 \))
			((PSDONE) (_open))
			((CLKINSTOPPED) (_open))
			((CLKFBSTOPPED) (_open))
		)
		(_delay (_code  58)(_code  59))
	)
	(_generate pclk_i1_bufgctrl 0 33414 (_vif  (_code 27))
	  (_object
	  	(_sig (_int \12 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \13 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \14 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \15 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \16 \ ~wire -1 33425 (_int (_uni)))(_net)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@INTERNAL#33425_5@ (_int 5 0 33425 (_prcs 0(_ass)(_alias ((\16 \)(pclk_sel)))(_simple)(_trgt(44))(_sens(23))
	  		)))
	  		(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst pclk_i1 0 33416 (_ent . BUFGCTRL)
	  	(_port
	  		((CE0) (\12 \))
	  		((CE1) (\13 \))
	  		((I0) (clk_125mhz))
	  		((I1) (clk_250mhz))
	  		((IGNORE0) (\14 \))
	  		((IGNORE1) (\15 \))
	  		((S0) (\16 \))
	  		((S1) (pclk_sel))
	  		((O) (pclk_1))
	  	)
	  )
	)
	(_generate pclk_i1_bufg 0 33435 (_vif  (_code 28))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst pclk_i1 0 33437 (_ent . BUFG)
	  	(_port
	  		((I) (clk_125mhz))
	  		((O) (pclk_1))
	  	)
	  )
	)
	(_generate rxoutclk_per_lane 0 33453 (_vif  (_code 29))
	  (_generate rxoutclk_i 0 33455 (_vfor  (_code 30) (_code 31) (_code 32))
	    (_object
	    	(_type (_int ~vector~0 0 33259 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	    	(_gen (_int i ~vector~0 0 33259  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst rxoutclk_i 0 33459 (_ent . BUFG)
	    	(_port
	    		((I) (CLK_RXOUTCLK_IN(_index 33)))
	    		((O) (CLK_RXOUTCLK_OUT(_index 34)))
	    	)
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate rxoutclk_i_disable 0 33473 (_vif  (_code 35))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#33474_7@ (_arch 7 0 33474 (_prcs 0(_ass)(_simple)(_trgt(8))
	  		)))
	  		(@INTERNAL#0_8@ (_int 8 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate dclk_i 0 33484 (_vif  (_code 36))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst dclk_i 0 33486 (_ent . BUFG)
	  	(_port
	  		((I) (clk_125mhz))
	  		((O) (CLK_DCLK))
	  	)
	  )
	)
	(_generate dclk_i_disable 0 33498 (_vif  (_code 37))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#33499_9@ (_arch 9 0 33499 (_prcs 0(_ass)(_alias ((CLK_DCLK)(pclk_1)))(_simple)(_trgt(9))(_sens(24))
	  		)))
	  		(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate userclk1_i1 0 33509 (_vif  (_code 38))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst usrclk1_i1 0 33511 (_ent . BUFG)
	  	(_port
	  		((I) (userclk1))
	  		((O) (userclk1_1))
	  	)
	  )
	)
	(_generate disable_userclk1_i1 0 33523 (_vif  (_code 39))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#33524_11@ (_arch 11 0 33524 (_prcs 0(_ass)(_simple)(_trgt(26))
	  		)))
	  		(@INTERNAL#0_12@ (_int 12 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate userclk2_i1 0 33534 (_vif  (_code 40))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst usrclk2_i1 0 33536 (_ent . BUFG)
	  	(_port
	  		((I) (userclk2))
	  		((O) (userclk2_1))
	  	)
	  )
	)
	(_generate userclk2_i1_disable 0 33548 (_vif  (_code 41))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#33549_13@ (_arch 13 0 33549 (_prcs 0(_ass)(_simple)(_trgt(27))
	  		)))
	  		(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate second_stage_buf 0 33559 (_vif  (_code 42))
	  (_generate userclk1_i2 0 33593 (_vif  (_code 43))
	    (_object
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst usrclk1_i2 0 33595 (_ent . BUFG)
	    	(_port
	    		((I) (userclk1_1))
	    		((O) (CLK_USERCLK1))
	    	)
	    )
	  )
	  (_generate userclk1_i2_disable 0 33607 (_vif  (_code 44))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#33608_17@ (_arch 17 0 33608 (_prcs 0(_ass)(_alias ((CLK_USERCLK1)(userclk1_1)))(_simple)(_trgt(10))(_sens(26))
	    		)))
	    		(@INTERNAL#0_18@ (_int 18 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate userclk2_i2 0 33616 (_vif  (_code 45))
	    (_object
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst usrclk2_i2 0 33618 (_ent . BUFG)
	    	(_port
	    		((I) (userclk2_1))
	    		((O) (CLK_USERCLK2))
	    	)
	    )
	  )
	  (_generate userclk2_i2_disable 0 33630 (_vif  (_code 46))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#33631_19@ (_arch 19 0 33631 (_prcs 0(_ass)(_alias ((CLK_USERCLK2)(userclk2_1)))(_simple)(_trgt(11))(_sens(27))
	    		)))
	    		(@INTERNAL#0_20@ (_int 20 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_sig (_int \17 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \18 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \19 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \20 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \21 \ ~wire -1 33582 (_int (_uni)))(_net)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@INTERNAL#33582_15@ (_int 15 0 33582 (_prcs 0(_ass)(_alias ((\21 \)(gen3_reg2)))(_simple)(_trgt(49))(_sens(16))
	  		)))
	  		(@INTERNAL#0_16@ (_int 16 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst pclk_i2 0 33562 (_ent . BUFG)
	  	(_port
	  		((I) (pclk_1))
	  		((O) (pclk))
	  	)
	  )
	  (_inst rxusrclk_i2 0 33573 (_ent . BUFGCTRL)
	  	(_port
	  		((CE0) (\17 \))
	  		((CE1) (\18 \))
	  		((I0) (pclk_1))
	  		((I1) (CLK_RXOUTCLK_IN(0)))
	  		((IGNORE0) (\19 \))
	  		((IGNORE1) (\20 \))
	  		((S0) (\21 \))
	  		((S1) (gen3_reg2))
	  		((O) (CLK_RXUSRCLK))
	  	)
	  )
	)
	(_generate second_stage_buf_disable 0 33639 (_vif  (_code 47))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#33640,33641_21@ (_arch 21 0 33640 (_prcs 0(_ass)(_simple)(_trgt(25)(7))(_sens(24))
	  		)))
	  		(@ASSIGN#33642_22@ (_arch 22 0 33642 (_prcs 2(_ass)(_alias ((CLK_USERCLK1)(userclk1_1)))(_simple)(_trgt(10))(_sens(26))
	  		)))
	  		(@ASSIGN#33643_23@ (_arch 23 0 33643 (_prcs 3(_ass)(_alias ((CLK_USERCLK2)(userclk2_1)))(_simple)(_trgt(11))(_sens(27))
	  		)))
	  		(@INTERNAL#0_24@ (_int 24 0 0 0 (_prcs 4 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_clock_ies 60 -1)

)
V 000080 55 32443         1580965250171 axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_drp
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_drp 0 33747(axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_drp 0 33747))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 11))
	(_code eceaeabeb7bbb1f9bae9bfbeffb6b4eae9e9baebeaefee)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 33750 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_GT_DEVICE ~vector~0 0 33750 \"GTX"\ (_ent -1 (_string \V"GTX"\))))
		(_type (_int ~vector~1 0 33751 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USE_MODE ~vector~1 0 33751 \"3.0"\ (_ent -1 (_string \V"3.0"\))))
		(_type (_int ~vector~2 0 33752 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_ASYNC_EN ~vector~2 0 33752 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~3 0 33753 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_PLL_SEL ~vector~3 0 33753 \"CPLL"\ (_ent -1 (_string \V"CPLL"\))))
		(_type (_int ~vector~4 0 33754 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_AUX_CDR_GEN3_EN ~vector~4 0 33754 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~5 0 33755 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXBUF_EN ~vector~5 0 33755 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~6 0 33756 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_RXBUF_EN ~vector~6 0 33756 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~7 0 33757 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXSYNC_MODE ~vector~7 0 33757 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~8 0 33758 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_RXSYNC_MODE ~vector~8 0 33758 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~9 0 33759 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int LOAD_CNT_MAX ~vector~9 0 33759 \2'd1\ (_ent -1 (_cnst \2'd1\))))
		(_type (_int ~vector~10 0 33762 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int INDEX_MAX ~vector~10 0 33762 \5'd21\ (_ent -1 (_cnst \5'd21\))))
		(_type (_int ~vector~11 0 33821 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_PCS_RSVD_ATTR ~vector~11 0 33821 \9'h06F\ (_ent -1 (_cnst \9'h06F\)))(_cnst l))
		(_type (_int ~vector~12 0 33822 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_TXOUT_DIV ~vector~12 0 33822 \9'h088\ (_ent -1 (_cnst \9'h088\)))(_cnst l))
		(_type (_int ~vector~13 0 33823 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_RXOUT_DIV ~vector~13 0 33823 \9'h088\ (_ent -1 (_cnst \9'h088\)))(_cnst l))
		(_type (_int ~vector~14 0 33824 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_TX_DATA_WIDTH ~vector~14 0 33824 \9'h06B\ (_ent -1 (_cnst \9'h06B\)))(_cnst l))
		(_type (_int ~vector~15 0 33825 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_TX_INT_DATAWIDTH ~vector~15 0 33825 \9'h06B\ (_ent -1 (_cnst \9'h06B\)))(_cnst l))
		(_type (_int ~vector~16 0 33826 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_RX_DATA_WIDTH ~vector~16 0 33826 \9'h011\ (_ent -1 (_cnst \9'h011\)))(_cnst l))
		(_type (_int ~vector~17 0 33827 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_RX_INT_DATAWIDTH ~vector~17 0 33827 \9'h011\ (_ent -1 (_cnst \9'h011\)))(_cnst l))
		(_type (_int ~vector~18 0 33828 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_TXBUF_EN ~vector~18 0 33828 \9'h01C\ (_ent -1 (_cnst \9'h01C\)))(_cnst l))
		(_type (_int ~vector~19 0 33829 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_RXBUF_EN ~vector~19 0 33829 \9'h09D\ (_ent -1 (_cnst \9'h09D\)))(_cnst l))
		(_type (_int ~vector~20 0 33830 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_TX_XCLK_SEL ~vector~20 0 33830 \9'h059\ (_ent -1 (_cnst \9'h059\)))(_cnst l))
		(_type (_int ~vector~21 0 33831 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_RX_XCLK_SEL ~vector~21 0 33831 \9'h059\ (_ent -1 (_cnst \9'h059\)))(_cnst l))
		(_type (_int ~vector~22 0 33832 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_CLK_CORRECT_USE ~vector~22 0 33832 \9'h044\ (_ent -1 (_cnst \9'h044\)))(_cnst l))
		(_type (_int ~vector~23 0 33833 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_TX_DRIVE_MODE ~vector~23 0 33833 \9'h019\ (_ent -1 (_cnst \9'h019\)))(_cnst l))
		(_type (_int ~vector~24 0 33834 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_RXCDR_EIDLE ~vector~24 0 33834 \9'h0A7\ (_ent -1 (_cnst \9'h0A7\)))(_cnst l))
		(_type (_int ~vector~25 0 33835 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_RX_DFE_LPM_EIDLE ~vector~25 0 33835 \9'h01E\ (_ent -1 (_cnst \9'h01E\)))(_cnst l))
		(_type (_int ~vector~26 0 33836 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_PMA_RSV_A ~vector~26 0 33836 \9'h099\ (_ent -1 (_cnst \9'h099\)))(_cnst l))
		(_type (_int ~vector~27 0 33837 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_PMA_RSV_B ~vector~27 0 33837 \9'h09A\ (_ent -1 (_cnst \9'h09A\)))(_cnst l))
		(_type (_int ~vector~28 0 33838 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_RXCDR_CFG_A ~vector~28 0 33838 \9'h0A8\ (_ent -1 (_cnst \9'h0A8\)))(_cnst l))
		(_type (_int ~vector~29 0 33839 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_RXCDR_CFG_B ~vector~29 0 33839 \9'h0A9\ (_ent -1 (_cnst \9'h0A9\)))(_cnst l))
		(_type (_int ~vector~30 0 33840 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_RXCDR_CFG_C ~vector~30 0 33840 \9'h0AA\ (_ent -1 (_cnst \9'h0AA\)))(_cnst l))
		(_type (_int ~vector~31 0 33841 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_RXCDR_CFG_D ~vector~31 0 33841 \9'h0AB\ (_ent -1 (_cnst \9'h0AB\)))(_cnst l))
		(_type (_int ~vector~32 0 33842 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_RXCDR_CFG_E ~vector~32 0 33842 \9'h0AC\ (_ent -1 (_cnst \9'h0AC\)))(_cnst l))
		(_type (_int ~vector~33 0 33843 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_RXCDR_CFG_F ~vector~33 0 33843 \9'h0AD\ (_ent -1 (_cnst \9'h0AD\)))(_cnst l))
		(_type (_int ~vector~34 0 33846 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_PCS_RSVD_ATTR ~vector~34 0 33846 \16'b1111111111111001\ (_ent -1 (_cnst \16'b1111111111111001\)))(_cnst l))
		(_type (_int ~vector~35 0 33847 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_TXOUT_DIV ~vector~35 0 33847 \16'b1111111110001111\ (_ent -1 (_cnst \16'b1111111110001111\)))(_cnst l))
		(_type (_int ~vector~36 0 33848 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_RXOUT_DIV ~vector~36 0 33848 \16'b1111111111111000\ (_ent -1 (_cnst \16'b1111111111111000\)))(_cnst l))
		(_type (_int ~vector~37 0 33849 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_TX_DATA_WIDTH ~vector~37 0 33849 \16'b1111111111111000\ (_ent -1 (_cnst \16'b1111111111111000\)))(_cnst l))
		(_type (_int ~vector~38 0 33850 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_TX_INT_DATAWIDTH ~vector~38 0 33850 \16'b1111111111101111\ (_ent -1 (_cnst \16'b1111111111101111\)))(_cnst l))
		(_type (_int ~vector~39 0 33851 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_RX_DATA_WIDTH ~vector~39 0 33851 \16'b1100011111111111\ (_ent -1 (_cnst \16'b1100011111111111\)))(_cnst l))
		(_type (_int ~vector~40 0 33852 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_X16X20_RX_DATA_WIDTH ~vector~40 0 33852 \16'b1111011111111111\ (_ent -1 (_cnst \16'b1111011111111111\)))(_cnst l))
		(_type (_int ~vector~41 0 33853 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_RX_INT_DATAWIDTH ~vector~41 0 33853 \16'b1011111111111111\ (_ent -1 (_cnst \16'b1011111111111111\)))(_cnst l))
		(_type (_int ~vector~42 0 33854 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_TXBUF_EN ~vector~42 0 33854 \16'b1011111111111111\ (_ent -1 (_cnst \16'b1011111111111111\)))(_cnst l))
		(_type (_int ~vector~43 0 33855 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_RXBUF_EN ~vector~43 0 33855 \16'b1111111111111101\ (_ent -1 (_cnst \16'b1111111111111101\)))(_cnst l))
		(_type (_int ~vector~44 0 33856 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_TX_XCLK_SEL ~vector~44 0 33856 \16'b1111111101111111\ (_ent -1 (_cnst \16'b1111111101111111\)))(_cnst l))
		(_type (_int ~vector~45 0 33857 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_RX_XCLK_SEL ~vector~45 0 33857 \16'b1111111110111111\ (_ent -1 (_cnst \16'b1111111110111111\)))(_cnst l))
		(_type (_int ~vector~46 0 33858 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_CLK_CORRECT_USE ~vector~46 0 33858 \16'b1011111111111111\ (_ent -1 (_cnst \16'b1011111111111111\)))(_cnst l))
		(_type (_int ~vector~47 0 33859 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_TX_DRIVE_MODE ~vector~47 0 33859 \16'b1111111111100000\ (_ent -1 (_cnst \16'b1111111111100000\)))(_cnst l))
		(_type (_int ~vector~48 0 33860 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_RXCDR_EIDLE ~vector~48 0 33860 \16'b1111011111111111\ (_ent -1 (_cnst \16'b1111011111111111\)))(_cnst l))
		(_type (_int ~vector~49 0 33861 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_RX_DFE_LPM_EIDLE ~vector~49 0 33861 \16'b1011111111111111\ (_ent -1 (_cnst \16'b1011111111111111\)))(_cnst l))
		(_type (_int ~vector~50 0 33862 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_PMA_RSV_A ~vector~50 0 33862 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~51 0 33863 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_PMA_RSV_B ~vector~51 0 33863 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~52 0 33864 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_RXCDR_CFG_A ~vector~52 0 33864 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~53 0 33865 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_RXCDR_CFG_B ~vector~53 0 33865 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~54 0 33866 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_RXCDR_CFG_C ~vector~54 0 33866 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~55 0 33867 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_RXCDR_CFG_D ~vector~55 0 33867 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~56 0 33868 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_RXCDR_CFG_E_GTX ~vector~56 0 33868 \16'b1111111100000000\ (_ent -1 (_cnst \16'b1111111100000000\)))(_cnst l))
		(_type (_int ~vector~57 0 33869 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_RXCDR_CFG_E_GTH ~vector~57 0 33869 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~58 0 33870 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_RXCDR_CFG_F_GTX ~vector~58 0 33870 \16'b1111111111111111\ (_ent -1 (_cnst \16'b1111111111111111\)))(_cnst l))
		(_type (_int ~vector~59 0 33871 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_RXCDR_CFG_F_GTH ~vector~59 0 33871 \16'b1111111111111000\ (_ent -1 (_cnst \16'b1111111111111000\)))(_cnst l))
		(_type (_int ~vector~60 0 33874 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_TXOUT_DIV ~vector~60 0 33874 \PCIE_PLL_SEL=="QPLL"?16'b0000000000100000:16'b0000000000010000\ (_ent -1 (_code 11)))(_cnst l))
		(_type (_int ~vector~61 0 33875 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RXOUT_DIV ~vector~61 0 33875 \PCIE_PLL_SEL=="QPLL"?16'b0000000000000010:16'b0000000000000001\ (_ent -1 (_code 12)))(_cnst l))
		(_type (_int ~vector~62 0 33876 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_TX_DATA_WIDTH ~vector~62 0 33876 \16'b0000000000000011\ (_ent -1 (_cnst \16'b011\)))(_cnst l))
		(_type (_int ~vector~63 0 33877 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_TX_INT_DATAWIDTH ~vector~63 0 33877 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~64 0 33878 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RX_DATA_WIDTH ~vector~64 0 33878 \16'b0001100000000000\ (_ent -1 (_cnst \16'b01100000000000\)))(_cnst l))
		(_type (_int ~vector~65 0 33879 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RX_INT_DATAWIDTH ~vector~65 0 33879 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~66 0 33880 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_TXBUF_EN ~vector~66 0 33880 \16'b0100000000000000\ (_ent -1 (_cnst \16'b0100000000000000\)))(_cnst l))
		(_type (_int ~vector~67 0 33881 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RXBUF_EN ~vector~67 0 33881 \16'b0000000000000010\ (_ent -1 (_cnst \16'b010\)))(_cnst l))
		(_type (_int ~vector~68 0 33882 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_TX_XCLK_SEL ~vector~68 0 33882 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~69 0 33883 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RX_XCLK_SEL ~vector~69 0 33883 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~70 0 33884 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_CLK_CORRECT_USE ~vector~70 0 33884 \16'b0100000000000000\ (_ent -1 (_cnst \16'b0100000000000000\)))(_cnst l))
		(_type (_int ~vector~71 0 33885 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_TX_DRIVE_MODE ~vector~71 0 33885 \16'b0000000000000001\ (_ent -1 (_cnst \16'b01\)))(_cnst l))
		(_type (_int ~vector~72 0 33886 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RXCDR_EIDLE ~vector~72 0 33886 \16'b0000100000000000\ (_ent -1 (_cnst \16'b0100000000000\)))(_cnst l))
		(_type (_int ~vector~73 0 33887 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RX_DFE_LPM_EIDLE ~vector~73 0 33887 \16'b0100000000000000\ (_ent -1 (_cnst \16'b0100000000000000\)))(_cnst l))
		(_type (_int ~vector~74 0 33888 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_PMA_RSV_A_GTX ~vector~74 0 33888 \16'b1000010010000000\ (_ent -1 (_cnst \16'b1000010010000000\)))(_cnst l))
		(_type (_int ~vector~75 0 33889 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_PMA_RSV_B_GTX ~vector~75 0 33889 \16'b0000000000000001\ (_ent -1 (_cnst \16'b01\)))(_cnst l))
		(_type (_int ~vector~76 0 33890 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_PMA_RSV_A_GTH ~vector~76 0 33890 \16'b0000000000001000\ (_ent -1 (_cnst \16'b01000\)))(_cnst l))
		(_type (_int ~vector~77 0 33891 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_PMA_RSV_B_GTH ~vector~77 0 33891 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~78 0 33893 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RXCDR_CFG_A_GTX ~vector~78 0 33893 \16'h0020\ (_ent -1 (_cnst \16'h020\)))(_cnst l))
		(_type (_int ~vector~79 0 33894 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RXCDR_CFG_B_GTX ~vector~79 0 33894 \16'h1020\ (_ent -1 (_cnst \16'h1020\)))(_cnst l))
		(_type (_int ~vector~80 0 33895 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RXCDR_CFG_C_GTX ~vector~80 0 33895 \16'h23FF\ (_ent -1 (_cnst \16'h23FF\)))(_cnst l))
		(_type (_int ~vector~81 0 33896 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RXCDR_CFG_D_GTX_S ~vector~81 0 33896 \16'h0000\ (_ent -1 (_cnst \16'h0\)))(_cnst l))
		(_type (_int ~vector~82 0 33897 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RXCDR_CFG_D_GTX_A ~vector~82 0 33897 \16'h8000\ (_ent -1 (_cnst \16'h8000\)))(_cnst l))
		(_type (_int ~vector~83 0 33898 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RXCDR_CFG_E_GTX ~vector~83 0 33898 \16'h0003\ (_ent -1 (_cnst \16'h03\)))(_cnst l))
		(_type (_int ~vector~84 0 33899 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RXCDR_CFG_F_GTX ~vector~84 0 33899 \16'h0000\ (_ent -1 (_cnst \16'h0\)))(_cnst l))
		(_type (_int ~vector~85 0 33901 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RXCDR_CFG_A_GTH_S ~vector~85 0 33901 \16'h0018\ (_ent -1 (_cnst \16'h018\)))(_cnst l))
		(_type (_int ~vector~86 0 33902 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RXCDR_CFG_A_GTH_A ~vector~86 0 33902 \16'h8018\ (_ent -1 (_cnst \16'h8018\)))(_cnst l))
		(_type (_int ~vector~87 0 33903 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RXCDR_CFG_B_GTH ~vector~87 0 33903 \16'hC208\ (_ent -1 (_cnst \16'hC208\)))(_cnst l))
		(_type (_int ~vector~88 0 33904 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RXCDR_CFG_C_GTH ~vector~88 0 33904 \16'h2000\ (_ent -1 (_cnst \16'h2000\)))(_cnst l))
		(_type (_int ~vector~89 0 33905 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RXCDR_CFG_D_GTH ~vector~89 0 33905 \16'h07FE\ (_ent -1 (_cnst \16'h07FE\)))(_cnst l))
		(_type (_int ~vector~90 0 33906 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RXCDR_CFG_E_GTH ~vector~90 0 33906 \16'h0020\ (_ent -1 (_cnst \16'h020\)))(_cnst l))
		(_type (_int ~vector~91 0 33907 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_RXCDR_CFG_F_GTH ~vector~91 0 33907 \16'h0000\ (_ent -1 (_cnst \16'h0\)))(_cnst l))
		(_type (_int ~vector~92 0 33910 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_TXOUT_DIV ~vector~92 0 33910 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~93 0 33911 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RXOUT_DIV ~vector~93 0 33911 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~94 0 33912 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_TX_DATA_WIDTH ~vector~94 0 33912 \16'b0000000000000100\ (_ent -1 (_cnst \16'b0100\)))(_cnst l))
		(_type (_int ~vector~95 0 33913 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_TX_INT_DATAWIDTH ~vector~95 0 33913 \16'b0000000000010000\ (_ent -1 (_cnst \16'b010000\)))(_cnst l))
		(_type (_int ~vector~96 0 33914 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RX_DATA_WIDTH ~vector~96 0 33914 \16'b0010000000000000\ (_ent -1 (_cnst \16'b010000000000000\)))(_cnst l))
		(_type (_int ~vector~97 0 33915 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RX_INT_DATAWIDTH ~vector~97 0 33915 \16'b0100000000000000\ (_ent -1 (_cnst \16'b0100000000000000\)))(_cnst l))
		(_type (_int ~vector~98 0 33916 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_TXBUF_EN ~vector~98 0 33916 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~99 0 33917 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RXBUF_EN ~vector~99 0 33917 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~100 0 33918 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_TX_XCLK_SEL ~vector~100 0 33918 \16'b0000000010000000\ (_ent -1 (_cnst \16'b010000000\)))(_cnst l))
		(_type (_int ~vector~101 0 33919 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RX_XCLK_SEL ~vector~101 0 33919 \16'b0000000001000000\ (_ent -1 (_cnst \16'b01000000\)))(_cnst l))
		(_type (_int ~vector~102 0 33920 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_CLK_CORRECT_USE ~vector~102 0 33920 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~103 0 33921 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_TX_DRIVE_MODE ~vector~103 0 33921 \16'b0000000000000010\ (_ent -1 (_cnst \16'b010\)))(_cnst l))
		(_type (_int ~vector~104 0 33922 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RXCDR_EIDLE ~vector~104 0 33922 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~105 0 33923 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RX_DFE_LPM_EIDLE ~vector~105 0 33923 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~106 0 33924 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_PMA_RSV_A_GTX ~vector~106 0 33924 \16'b0111000010000000\ (_ent -1 (_cnst \16'b0111000010000000\)))(_cnst l))
		(_type (_int ~vector~107 0 33925 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_PMA_RSV_B_GTX ~vector~107 0 33925 \16'b0000000000011110\ (_ent -1 (_cnst \16'b011110\)))(_cnst l))
		(_type (_int ~vector~108 0 33926 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_PMA_RSV_A_GTH ~vector~108 0 33926 \16'b0000000000001000\ (_ent -1 (_cnst \16'b01000\)))(_cnst l))
		(_type (_int ~vector~109 0 33927 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_PMA_RSV_B_GTH ~vector~109 0 33927 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~110 0 33929 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RXCDR_CFG_A_GTX ~vector~110 0 33929 \16'h0080\ (_ent -1 (_cnst \16'h080\)))(_cnst l))
		(_type (_int ~vector~111 0 33930 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RXCDR_CFG_B_GTX ~vector~111 0 33930 \16'h1010\ (_ent -1 (_cnst \16'h1010\)))(_cnst l))
		(_type (_int ~vector~112 0 33931 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RXCDR_CFG_C_GTX ~vector~112 0 33931 \16'h0BFF\ (_ent -1 (_cnst \16'h0BFF\)))(_cnst l))
		(_type (_int ~vector~113 0 33932 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RXCDR_CFG_D_GTX_S ~vector~113 0 33932 \16'h0000\ (_ent -1 (_cnst \16'h0\)))(_cnst l))
		(_type (_int ~vector~114 0 33933 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RXCDR_CFG_D_GTX_A ~vector~114 0 33933 \16'h8000\ (_ent -1 (_cnst \16'h8000\)))(_cnst l))
		(_type (_int ~vector~115 0 33934 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RXCDR_CFG_E_GTX ~vector~115 0 33934 \16'h000B\ (_ent -1 (_cnst \16'h0B\)))(_cnst l))
		(_type (_int ~vector~116 0 33935 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RXCDR_CFG_F_GTX ~vector~116 0 33935 \16'h0000\ (_ent -1 (_cnst \16'h0\)))(_cnst l))
		(_type (_int ~vector~117 0 33947 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RXCDR_CFG_A_GTH_S ~vector~117 0 33947 \16'h0018\ (_ent -1 (_cnst \16'h018\)))(_cnst l))
		(_type (_int ~vector~118 0 33948 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RXCDR_CFG_A_GTH_A ~vector~118 0 33948 \16'h8018\ (_ent -1 (_cnst \16'h8018\)))(_cnst l))
		(_type (_int ~vector~119 0 33949 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RXCDR_CFG_B_GTH ~vector~119 0 33949 \16'hC848\ (_ent -1 (_cnst \16'hC848\)))(_cnst l))
		(_type (_int ~vector~120 0 33950 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RXCDR_CFG_C_GTH ~vector~120 0 33950 \16'h1000\ (_ent -1 (_cnst \16'h1000\)))(_cnst l))
		(_type (_int ~vector~121 0 33951 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RXCDR_CFG_D_GTH ~vector~121 0 33951 \16'h07FE\ (_ent -1 (_cnst \16'h07FE\)))(_cnst l))
		(_type (_int ~vector~122 0 33952 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RXCDR_CFG_D_GTH_AUX ~vector~122 0 33952 \16'h0FFE\ (_ent -1 (_cnst \16'h0FFE\)))(_cnst l))
		(_type (_int ~vector~123 0 33953 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RXCDR_CFG_E_GTH ~vector~123 0 33953 \16'h0010\ (_ent -1 (_cnst \16'h010\)))(_cnst l))
		(_type (_int ~vector~124 0 33954 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RXCDR_CFG_F_GTH ~vector~124 0 33954 \16'h0000\ (_ent -1 (_cnst \16'h0\)))(_cnst l))
		(_type (_int ~vector~125 0 33955 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_RXCDR_CFG_F_GTH_AUX ~vector~125 0 33955 \16'h0002\ (_ent -1 (_cnst \16'h02\)))(_cnst l))
		(_type (_int ~vector~126 0 33958 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN123_PCS_RSVD_ATTR_A ~vector~126 0 33958 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~127 0 33959 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN123_PCS_RSVD_ATTR_M_TX ~vector~127 0 33959 \16'b0000000000000010\ (_ent -1 (_cnst \16'b010\)))(_cnst l))
		(_type (_int ~vector~128 0 33960 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN123_PCS_RSVD_ATTR_M_RX ~vector~128 0 33960 \16'b0000000000000100\ (_ent -1 (_cnst \16'b0100\)))(_cnst l))
		(_type (_int ~vector~129 0 33963 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int X16_RX_DATAWIDTH ~vector~129 0 33963 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~130 0 33966 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int X20_RX_DATAWIDTH ~vector~130 0 33966 \16'b0000100000000000\ (_ent -1 (_cnst \16'b0100000000000\)))(_cnst l))
		(_type (_int ~vector~131 0 34001 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_IDLE ~vector~131 0 34001 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~132 0 34002 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_LOAD ~vector~132 0 34002 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~133 0 34003 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_READ ~vector~133 0 34003 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~134 0 34004 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RRDY ~vector~134 0 34004 \3\ (_ent -1 (_cnst \3\)))(_cnst l))
		(_type (_int ~vector~135 0 34005 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_WRITE ~vector~135 0 34005 \4\ (_ent -1 (_cnst \4\)))(_cnst l))
		(_type (_int ~vector~136 0 34006 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_WRDY ~vector~136 0 34006 \5\ (_ent -1 (_cnst \5\)))(_cnst l))
		(_type (_int ~vector~137 0 34007 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DONE ~vector~137 0 34007 \6\ (_ent -1 (_cnst \6\)))(_cnst l))
		(_port (_int DRP_CLK ~wire 0 33767 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int DRP_RST_N ~wire 0 33768 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int DRP_GTXRESET ~wire 0 33769 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]wire~ 0 33770 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int DRP_RATE ~[1:0]wire~ 0 33770 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int DRP_X16X20_MODE ~wire 0 33771 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int DRP_X16 ~wire 0 33772 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int DRP_START ~wire 0 33773 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[15:0]wire~ 0 33774 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int DRP_DO ~[15:0]wire~ 0 33774 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int DRP_RDY ~wire 0 33775 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[8:0]wire~ 0 33778 (_array ~wire ((_dto i 8 i 0)))))
		(_port (_int DRP_ADDR ~[8:0]wire~ 0 33778 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int DRP_EN ~wire 0 33779 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int DRP_DI ~[15:0]wire~ 0 33780 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int DRP_WE ~wire 0 33781 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int DRP_DONE ~wire 0 33782 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[2:0]wire~ 0 33783 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int DRP_FSM ~[2:0]wire~ 0 33783 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int gtxreset_reg1 ~reg 0 33788 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[1:0]reg~ 0 33789 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int rate_reg1 ~[1:0]reg~ 0 33789 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int x16x20_mode_reg1 ~reg 0 33790 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int x16_reg1 ~reg 0 33791 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int start_reg1 ~reg 0 33792 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~ 0 33793 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int do_reg1 ~[15:0]reg~ 0 33793 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rdy_reg1 ~reg 0 33794 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int gtxreset_reg2 ~reg 0 33796 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_reg2 ~[1:0]reg~ 0 33797 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int x16x20_mode_reg2 ~reg 0 33798 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int x16_reg2 ~reg 0 33799 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int start_reg2 ~reg 0 33800 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int do_reg2 ~[15:0]reg~ 0 33801 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rdy_reg2 ~reg 0 33802 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int load_cnt ~[1:0]reg~ 0 33805 (_arch (_uni(_cnst \2'd0\))))(_reg)(_flags2))
		(_type (_int ~[4:0]reg~ 0 33806 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int index ~[4:0]reg~ 0 33806 (_arch (_uni(_cnst \5'd0\))))(_reg)(_flags2))
		(_sig (_int mode ~reg 0 33807 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_type (_int ~[8:0]reg~ 0 33808 (_array ~reg ((_dto i 8 i 0)))))
		(_sig (_int addr_reg ~[8:0]reg~ 0 33808 (_arch (_uni(_cnst \9'd0\))))(_reg)(_flags1))
		(_sig (_int di_reg ~[15:0]reg~ 0 33809 (_arch (_uni(_cnst \16'd0\))))(_reg)(_flags1))
		(_sig (_int done ~reg 0 33812 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_type (_int ~[2:0]reg~ 0 33813 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int fsm ~[2:0]reg~ 0 33813 (_arch (_uni(_cnst \0\))))(_reg)(_flags1))
		(_sig (_int data_txout_div ~[15:0]wire~ 0 33969 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_rxout_div ~[15:0]wire~ 0 33970 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_tx_data_width ~[15:0]wire~ 0 33971 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_tx_int_datawidth ~[15:0]wire~ 0 33972 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_rx_data_width ~[15:0]wire~ 0 33973 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_rx_int_datawidth ~[15:0]wire~ 0 33974 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_txbuf_en ~[15:0]wire~ 0 33975 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_rxbuf_en ~[15:0]wire~ 0 33976 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_tx_xclk_sel ~[15:0]wire~ 0 33977 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_rx_xclk_sel ~[15:0]wire~ 0 33978 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_clk_correction_use ~[15:0]wire~ 0 33979 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_tx_drive_mode ~[15:0]wire~ 0 33980 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_rxcdr_eidle ~[15:0]wire~ 0 33981 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_rx_dfe_lpm_eidle ~[15:0]wire~ 0 33982 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_pma_rsv_a ~[15:0]wire~ 0 33983 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_pma_rsv_b ~[15:0]wire~ 0 33984 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_rxcdr_cfg_a ~[15:0]wire~ 0 33986 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_rxcdr_cfg_b ~[15:0]wire~ 0 33987 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_rxcdr_cfg_c ~[15:0]wire~ 0 33988 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_rxcdr_cfg_d ~[15:0]wire~ 0 33989 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_rxcdr_cfg_e ~[15:0]wire~ 0 33990 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_rxcdr_cfg_f ~[15:0]wire~ 0 33991 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_pcs_rsvd_attr_a ~[15:0]wire~ 0 33993 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_pcs_rsvd_attr_m_tx ~[15:0]wire~ 0 33994 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int data_pcs_rsvd_attr_m_rx ~[15:0]wire~ 0 33995 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int data_pcs_rsvd_attr_m ~[15:0]wire~ 0 33996 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_x16x20_rx_datawidth ~[15:0]wire~ 0 33998 (_arch (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#34012,34108,34319_0@ (_arch 0 0 34012 (_prcs 0(_trgt(15)(16)(17)(18)(20)(21)(19)(22)(23)(24)(25)(27)(28)(26)(29)(35)(30)(31)(34))(_read(0)(1)(2)(3)(4)(5)(7)(8)(6)(15)(16)(17)(18)(20)(21)(19)(35)(29)(26)(22)(30)(31)(28)(24))
				(_need_init)
			)))
			(@ASSIGN#34060,34061,34062,34063,34064,34066,34068,34069,34070,34071,34072,34073,34074,34075,34077,34079,34082,34085,34088,34091,34094,34097_1@ (_arch 1 0 34060 (_prcs 1(_ass)(_simple)(_trgt(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53)(54)(55)(56)(57))(_sens(23))
			)))
			(@ASSIGN#34099,34100,34101_2@ (_arch 2 0 34099 (_prcs 23(_ass)(_simple)(_trgt(58)(59)(60))
			)))
			(@ASSIGN#34102_3@ (_arch 3 0 34102 (_prcs 26(_ass)(_simple)(_trgt(61))(_sens(59)(60))
			)))
			(@ASSIGN#34104_4@ (_arch 4 0 34104 (_prcs 27(_ass)(_simple)(_trgt(62))(_sens(25))
			)))
			(@ALWAYS#34132_5@ (_arch 5 0 34132 (_prcs 29(_trgt(32)(33))(_read(1)(30)(31)(24)(27)(58)(62)(36)(61)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53)(54)(55)(56)(57))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#34454_6@ (_arch 6 0 34454 (_prcs 31(_ass)(_alias ((DRP_ADDR)(addr_reg)))(_simple)(_trgt(9))(_sens(32))
			)))
			(@ASSIGN#34455,34457,34459_7@ (_arch 7 0 34455 (_prcs 32(_ass)(_simple)(_trgt(10)(12)(14))(_sens(35))
			)))
			(@ASSIGN#34456_8@ (_arch 8 0 34456 (_prcs 33(_ass)(_alias ((DRP_DI)(di_reg)))(_simple)(_trgt(11))(_sens(33))
			)))
			(@ASSIGN#34458_9@ (_arch 9 0 34458 (_prcs 35(_ass)(_alias ((DRP_DONE)(done)))(_simple)(_trgt(13))(_sens(34))
			)))
			(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 37 (_virtual))))
		)
	)
	
	
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_drp 37 -1)

)
V 000079 55 18883         1580965250173 axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_eq
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_eq 0 34532(axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_eq 0 34532))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_code fcfafaada7aba1e9aaf9aaa9efa6a4faf9f9aafbfafffe)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 34534 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_SIM_MODE ~vector~0 0 34534 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~1 0 34535 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_GT_DEVICE ~vector~1 0 34535 \"GTX"\ (_ent -1 (_string \V"GTX"\))))
		(_type (_int ~vector~2 0 34537 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_RXEQ_MODE_GEN3 ~vector~2 0 34537 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~3 0 34639 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXEQ_IDLE ~vector~3 0 34639 \6'b000001\ (_ent -1 (_cnst \6'b01\)))(_cnst l))
		(_type (_int ~vector~4 0 34640 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXEQ_PRESET ~vector~4 0 34640 \6'b000010\ (_ent -1 (_cnst \6'b010\)))(_cnst l))
		(_type (_int ~vector~5 0 34641 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXEQ_TXCOEFF ~vector~5 0 34641 \6'b000100\ (_ent -1 (_cnst \6'b0100\)))(_cnst l))
		(_type (_int ~vector~6 0 34642 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXEQ_REMAP ~vector~6 0 34642 \6'b001000\ (_ent -1 (_cnst \6'b01000\)))(_cnst l))
		(_type (_int ~vector~7 0 34643 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXEQ_QUERY ~vector~7 0 34643 \6'b010000\ (_ent -1 (_cnst \6'b010000\)))(_cnst l))
		(_type (_int ~vector~8 0 34644 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXEQ_DONE ~vector~8 0 34644 \6'b100000\ (_ent -1 (_cnst \6'b100000\)))(_cnst l))
		(_type (_int ~vector~9 0 34646 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXEQ_IDLE ~vector~9 0 34646 \6'b000001\ (_ent -1 (_cnst \6'b01\)))(_cnst l))
		(_type (_int ~vector~10 0 34647 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXEQ_PRESET ~vector~10 0 34647 \6'b000010\ (_ent -1 (_cnst \6'b010\)))(_cnst l))
		(_type (_int ~vector~11 0 34648 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXEQ_TXCOEFF ~vector~11 0 34648 \6'b000100\ (_ent -1 (_cnst \6'b0100\)))(_cnst l))
		(_type (_int ~vector~12 0 34649 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXEQ_LF ~vector~12 0 34649 \6'b001000\ (_ent -1 (_cnst \6'b01000\)))(_cnst l))
		(_type (_int ~vector~13 0 34650 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXEQ_NEW_TXCOEFF_REQ ~vector~13 0 34650 \6'b010000\ (_ent -1 (_cnst \6'b010000\)))(_cnst l))
		(_type (_int ~vector~14 0 34651 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXEQ_DONE ~vector~14 0 34651 \6'b100000\ (_ent -1 (_cnst \6'b100000\)))(_cnst l))
		(_type (_int ~vector~15 0 34669 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_00 ~vector~15 0 34669 \6'd000000\ (_ent -1 (_cnst \6'd0\)))(_cnst l))
		(_type (_int ~vector~16 0 34670 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_00 ~vector~16 0 34670 \7'd60\ (_ent -1 (_cnst \7'd60\)))(_cnst l))
		(_type (_int ~vector~17 0 34671 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_00 ~vector~17 0 34671 \6'd20\ (_ent -1 (_cnst \6'd20\)))(_cnst l))
		(_type (_int ~vector~18 0 34673 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_01 ~vector~18 0 34673 \6'd000000\ (_ent -1 (_cnst \6'd0\)))(_cnst l))
		(_type (_int ~vector~19 0 34674 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_01 ~vector~19 0 34674 \7'd68\ (_ent -1 (_cnst \7'd68\)))(_cnst l))
		(_type (_int ~vector~20 0 34675 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_01 ~vector~20 0 34675 \6'd13\ (_ent -1 (_cnst \6'd13\)))(_cnst l))
		(_type (_int ~vector~21 0 34677 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_02 ~vector~21 0 34677 \6'd000000\ (_ent -1 (_cnst \6'd0\)))(_cnst l))
		(_type (_int ~vector~22 0 34678 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_02 ~vector~22 0 34678 \7'd64\ (_ent -1 (_cnst \7'd64\)))(_cnst l))
		(_type (_int ~vector~23 0 34679 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_02 ~vector~23 0 34679 \6'd16\ (_ent -1 (_cnst \6'd16\)))(_cnst l))
		(_type (_int ~vector~24 0 34681 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_03 ~vector~24 0 34681 \6'd000000\ (_ent -1 (_cnst \6'd0\)))(_cnst l))
		(_type (_int ~vector~25 0 34682 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_03 ~vector~25 0 34682 \7'd70\ (_ent -1 (_cnst \7'd70\)))(_cnst l))
		(_type (_int ~vector~26 0 34683 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_03 ~vector~26 0 34683 \6'd10\ (_ent -1 (_cnst \6'd10\)))(_cnst l))
		(_type (_int ~vector~27 0 34685 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_04 ~vector~27 0 34685 \6'd000000\ (_ent -1 (_cnst \6'd0\)))(_cnst l))
		(_type (_int ~vector~28 0 34686 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_04 ~vector~28 0 34686 \7'd80\ (_ent -1 (_cnst \7'd80\)))(_cnst l))
		(_type (_int ~vector~29 0 34687 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_04 ~vector~29 0 34687 \6'd000000\ (_ent -1 (_cnst \6'd0\)))(_cnst l))
		(_type (_int ~vector~30 0 34689 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_05 ~vector~30 0 34689 \6'd8\ (_ent -1 (_cnst \6'd8\)))(_cnst l))
		(_type (_int ~vector~31 0 34690 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_05 ~vector~31 0 34690 \7'd72\ (_ent -1 (_cnst \7'd72\)))(_cnst l))
		(_type (_int ~vector~32 0 34691 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_05 ~vector~32 0 34691 \6'd000000\ (_ent -1 (_cnst \6'd0\)))(_cnst l))
		(_type (_int ~vector~33 0 34693 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_06 ~vector~33 0 34693 \6'd10\ (_ent -1 (_cnst \6'd10\)))(_cnst l))
		(_type (_int ~vector~34 0 34694 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_06 ~vector~34 0 34694 \7'd70\ (_ent -1 (_cnst \7'd70\)))(_cnst l))
		(_type (_int ~vector~35 0 34695 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_06 ~vector~35 0 34695 \6'd000000\ (_ent -1 (_cnst \6'd0\)))(_cnst l))
		(_type (_int ~vector~36 0 34697 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_07 ~vector~36 0 34697 \6'd8\ (_ent -1 (_cnst \6'd8\)))(_cnst l))
		(_type (_int ~vector~37 0 34698 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_07 ~vector~37 0 34698 \7'd56\ (_ent -1 (_cnst \7'd56\)))(_cnst l))
		(_type (_int ~vector~38 0 34699 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_07 ~vector~38 0 34699 \6'd16\ (_ent -1 (_cnst \6'd16\)))(_cnst l))
		(_type (_int ~vector~39 0 34701 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_08 ~vector~39 0 34701 \6'd10\ (_ent -1 (_cnst \6'd10\)))(_cnst l))
		(_type (_int ~vector~40 0 34702 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_08 ~vector~40 0 34702 \7'd60\ (_ent -1 (_cnst \7'd60\)))(_cnst l))
		(_type (_int ~vector~41 0 34703 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_08 ~vector~41 0 34703 \6'd10\ (_ent -1 (_cnst \6'd10\)))(_cnst l))
		(_type (_int ~vector~42 0 34705 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_09 ~vector~42 0 34705 \6'd13\ (_ent -1 (_cnst \6'd13\)))(_cnst l))
		(_type (_int ~vector~43 0 34706 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_09 ~vector~43 0 34706 \7'd68\ (_ent -1 (_cnst \7'd68\)))(_cnst l))
		(_type (_int ~vector~44 0 34707 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_09 ~vector~44 0 34707 \6'd000000\ (_ent -1 (_cnst \6'd0\)))(_cnst l))
		(_type (_int ~vector~45 0 34709 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_10 ~vector~45 0 34709 \6'd000000\ (_ent -1 (_cnst \6'd0\)))(_cnst l))
		(_type (_int ~vector~46 0 34710 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_10 ~vector~46 0 34710 \7'd56\ (_ent -1 (_cnst \7'd56\)))(_cnst l))
		(_type (_int ~vector~47 0 34711 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_10 ~vector~47 0 34711 \6'd25\ (_ent -1 (_cnst \6'd25\)))(_cnst l))
		(_port (_int EQ_CLK ~wire 0 34542 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int EQ_RST_N ~wire 0 34543 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int EQ_GEN3 ~wire 0 34544 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]wire~ 0 34546 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int EQ_TXEQ_CONTROL ~[1:0]wire~ 0 34546 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[3:0]wire~ 0 34547 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int EQ_TXEQ_PRESET ~[3:0]wire~ 0 34547 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int EQ_TXEQ_PRESET_DEFAULT ~[3:0]wire~ 0 34548 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[5:0]wire~ 0 34549 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int EQ_TXEQ_DEEMPH_IN ~[5:0]wire~ 0 34549 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int EQ_RXEQ_CONTROL ~[1:0]wire~ 0 34551 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[2:0]wire~ 0 34552 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int EQ_RXEQ_PRESET ~[2:0]wire~ 0 34552 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int EQ_RXEQ_LFFS ~[5:0]wire~ 0 34553 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int EQ_RXEQ_TXPRESET ~[3:0]wire~ 0 34554 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int EQ_RXEQ_USER_EN ~wire 0 34555 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[17:0]wire~ 0 34556 (_array ~wire ((_dto i 17 i 0)))))
		(_port (_int EQ_RXEQ_USER_TXCOEFF ~[17:0]wire~ 0 34556 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int EQ_RXEQ_USER_MODE ~wire 0 34557 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int EQ_TXEQ_DEEMPH ~wire 0 34561 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[4:0]wire~ 0 34562 (_array ~wire ((_dto i 4 i 0)))))
		(_port (_int EQ_TXEQ_PRECURSOR ~[4:0]wire~ 0 34562 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[6:0]wire~ 0 34563 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int EQ_TXEQ_MAINCURSOR ~[6:0]wire~ 0 34563 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int EQ_TXEQ_POSTCURSOR ~[4:0]wire~ 0 34564 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int EQ_TXEQ_DEEMPH_OUT ~[17:0]wire~ 0 34565 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int EQ_TXEQ_DONE ~wire 0 34566 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int EQ_TXEQ_FSM ~[5:0]wire~ 0 34567 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int EQ_RXEQ_NEW_TXCOEFF ~[17:0]wire~ 0 34569 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int EQ_RXEQ_LFFS_SEL ~wire 0 34570 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int EQ_RXEQ_ADAPT_DONE ~wire 0 34571 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int EQ_RXEQ_DONE ~wire 0 34572 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int EQ_RXEQ_FSM ~[5:0]wire~ 0 34573 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int gen3_reg1 ~reg 0 34578 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int gen3_reg2 ~reg 0 34579 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[1:0]reg~ 0 34581 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int txeq_control_reg1 ~[1:0]reg~ 0 34581 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[3:0]reg~ 0 34582 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int txeq_preset_reg1 ~[3:0]reg~ 0 34582 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 34583 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int txeq_deemph_reg1 ~[5:0]reg~ 0 34583 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txeq_control_reg2 ~[1:0]reg~ 0 34585 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txeq_preset_reg2 ~[3:0]reg~ 0 34586 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txeq_deemph_reg2 ~[5:0]reg~ 0 34587 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxeq_control_reg1 ~[1:0]reg~ 0 34589 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[2:0]reg~ 0 34590 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int rxeq_preset_reg1 ~[2:0]reg~ 0 34590 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxeq_lffs_reg1 ~[5:0]reg~ 0 34591 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxeq_txpreset_reg1 ~[3:0]reg~ 0 34592 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxeq_user_en_reg1 ~reg 0 34593 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[17:0]reg~ 0 34594 (_array ~reg ((_dto i 17 i 0)))))
		(_sig (_int rxeq_user_txcoeff_reg1 ~[17:0]reg~ 0 34594 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxeq_user_mode_reg1 ~reg 0 34595 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxeq_control_reg2 ~[1:0]reg~ 0 34597 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rxeq_preset_reg2 ~[2:0]reg~ 0 34598 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxeq_lffs_reg2 ~[5:0]reg~ 0 34599 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxeq_txpreset_reg2 ~[3:0]reg~ 0 34600 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxeq_user_en_reg2 ~reg 0 34601 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rxeq_user_txcoeff_reg2 ~[17:0]reg~ 0 34602 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rxeq_user_mode_reg2 ~reg 0 34603 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[18:0]reg~ 0 34606 (_array ~reg ((_dto i 18 i 0)))))
		(_sig (_int txeq_preset ~[18:0]reg~ 0 34606 (_arch (_uni(_cnst \19'd0\))))(_reg)(_flags2))
		(_sig (_int txeq_preset_done ~reg 0 34607 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int txeq_txcoeff_cnt ~[1:0]reg~ 0 34608 (_arch (_uni(_cnst \2'd0\))))(_reg)(_flags2))
		(_sig (_int rxeq_preset ~[2:0]reg~ 0 34610 (_arch (_uni(_cnst \3'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_preset_valid ~reg 0 34611 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_txpreset ~[3:0]reg~ 0 34612 (_arch (_uni(_cnst \4'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_txcoeff ~[17:0]reg~ 0 34613 (_arch (_uni(_cnst \18'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_cnt ~[2:0]reg~ 0 34614 (_arch (_uni(_cnst \3'd0\))))(_reg)(_flags2))
		(_sig (_int rxeq_fs ~[5:0]reg~ 0 34615 (_arch (_uni(_cnst \6'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_lf ~[5:0]reg~ 0 34616 (_arch (_uni(_cnst \6'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_new_txcoeff_req ~reg 0 34617 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int txeq_txcoeff ~[18:0]reg~ 0 34620 (_arch (_uni(_cnst \19'd0\))))(_reg)(_flags1))
		(_sig (_int txeq_done ~reg 0 34621 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int fsm_tx ~[5:0]reg~ 0 34622 (_arch (_uni(_cnst \6'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_new_txcoeff ~[17:0]reg~ 0 34624 (_arch (_uni(_cnst \18'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_lffs_sel ~reg 0 34625 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_adapt_done_reg ~reg 0 34626 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int rxeq_adapt_done ~reg 0 34627 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_done ~reg 0 34628 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int fsm_rx ~[5:0]reg~ 0 34629 (_arch (_uni(_cnst \6'd0\))))(_reg)(_flags1))
		(_sig (_int rxeqscan_lffs_sel ~wire 0 34632 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxeqscan_preset_done ~wire 0 34633 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxeqscan_new_txcoeff ~[17:0]wire~ 0 34634 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxeqscan_new_txcoeff_done ~wire 0 34635 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxeqscan_adapt_done ~wire 0 34636 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#34716,34787,34846,34991_0@ (_arch 0 0 34716 (_prcs 0(_trgt(26)(28)(29)(30)(34)(35)(36)(37)(38)(39)(40)(27)(31)(32)(33)(41)(42)(43)(44)(45)(46)(47)(48)(49)(61)(59)(50)(60)(67)(51)(52)(53)(54)(55)(56)(57)(58)(62)(63)(64)(65)(66))(_read(0)(1)(2)(3)(4)(6)(7)(8)(9)(10)(11)(12)(13)(26)(28)(29)(30)(34)(35)(36)(37)(38)(39)(40)(5)(61)(32)(48)(31)(59)(33)(59(d_18_6))(49)(50)(59(d_18_7))(67)(41)(42)(53)(54)(56)(57)(62)(51)(44)(54(d_17_6))(43)(64)(69)(55)(71)(68)(70(d_3_0))(70)(72)(63)(65))
				(_need_init)
			)))
			(@ASSIGN#35279_1@ (_arch 1 0 35279 (_prcs 4(_ass)(_alias ((EQ_TXEQ_DEEMPH)(txeq_txcoeff(0))))(_simple)(_trgt(14))(_sens(59(0)))
			)))
			(@ASSIGN#35280_2@ (_arch 2 0 35280 (_prcs 5(_ass)(_simple)(_trgt(15))(_sens(27)(59(d_4_0)))
			)))
			(@ASSIGN#35281_3@ (_arch 3 0 35281 (_prcs 6(_ass)(_simple)(_trgt(16))(_sens(27)(59(d_12_6)))
			)))
			(@ASSIGN#35282_4@ (_arch 4 0 35282 (_prcs 7(_ass)(_simple)(_trgt(17))(_sens(27)(59(d_17_13)))
			)))
			(@ASSIGN#35283_5@ (_arch 5 0 35283 (_prcs 8(_ass)(_simple)(_trgt(18))(_sens(59(d_18_14))(59(d_12_7))(59(d_5_1)))
			)))
			(@ASSIGN#35284_6@ (_arch 6 0 35284 (_prcs 9(_ass)(_alias ((EQ_TXEQ_DONE)(txeq_done)))(_simple)(_trgt(19))(_sens(60))
			)))
			(@ASSIGN#35285_7@ (_arch 7 0 35285 (_prcs 10(_ass)(_alias ((EQ_TXEQ_FSM)(fsm_tx)))(_simple)(_trgt(20))(_sens(61))
			)))
			(@ASSIGN#35287_8@ (_arch 8 0 35287 (_prcs 11(_ass)(_alias ((EQ_RXEQ_NEW_TXCOEFF)(rxeq_user_en_reg2)(rxeq_user_txcoeff_reg2)(rxeq_new_txcoeff)))(_simple)(_trgt(21))(_sens(45)(46)(62))
			)))
			(@ASSIGN#35288_9@ (_arch 9 0 35288 (_prcs 12(_ass)(_alias ((EQ_RXEQ_LFFS_SEL)(rxeq_user_en_reg2)(rxeq_user_mode_reg2)(rxeq_lffs_sel)))(_simple)(_trgt(22))(_sens(45)(47)(63))
			)))
			(@ASSIGN#35289_10@ (_arch 10 0 35289 (_prcs 13(_ass)(_alias ((EQ_RXEQ_ADAPT_DONE)(rxeq_adapt_done)))(_simple)(_trgt(23))(_sens(65))
			)))
			(@ASSIGN#35290_11@ (_arch 11 0 35290 (_prcs 14(_ass)(_alias ((EQ_RXEQ_DONE)(rxeq_done)))(_simple)(_trgt(24))(_sens(66))
			)))
			(@ASSIGN#35291_12@ (_arch 12 0 35291 (_prcs 15(_ass)(_alias ((EQ_RXEQ_FSM)(fsm_rx)))(_simple)(_trgt(25))(_sens(67))
			)))
			(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 16 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst rxeq_scan_i 0 35245 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_rxeq_scan)
		(_gen
			((PCIE_SIM_MODE) (PCIE_SIM_MODE))
			((PCIE_GT_DEVICE) (PCIE_GT_DEVICE))
			((PCIE_RXEQ_MODE_GEN3) (PCIE_RXEQ_MODE_GEN3))
		)
		(_port
			((RXEQSCAN_CLK) (EQ_CLK))
			((RXEQSCAN_RST_N) (EQ_RST_N))
			((RXEQSCAN_CONTROL) (rxeq_control_reg2))
			((RXEQSCAN_FS) (rxeq_fs))
			((RXEQSCAN_LF) (rxeq_lf))
			((RXEQSCAN_PRESET) (rxeq_preset))
			((RXEQSCAN_PRESET_VALID) (rxeq_preset_valid))
			((RXEQSCAN_TXPRESET) (rxeq_txpreset))
			((RXEQSCAN_TXCOEFF) (rxeq_txcoeff))
			((RXEQSCAN_NEW_TXCOEFF_REQ) (rxeq_new_txcoeff_req))
			((RXEQSCAN_PRESET_DONE) (rxeqscan_preset_done))
			((RXEQSCAN_NEW_TXCOEFF) (rxeqscan_new_txcoeff))
			((RXEQSCAN_NEW_TXCOEFF_DONE) (rxeqscan_new_txcoeff_done))
			((RXEQSCAN_LFFS_SEL) (rxeqscan_lffs_sel))
			((RXEQSCAN_ADAPT_DONE) (rxeqscan_adapt_done))
		)
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_eq 25 -1)

)
V 000081 55 7502          1580965250175 axi_pcie_v2_9_2_pcie_7x_v2_0_2_rxeq_scan
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_rxeq_scan 0 45636(axi_pcie_v2_9_2_pcie_7x_v2_0_2_rxeq_scan 0 45636))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_code fcfafaada7aba1e9aafafeaeefa6a4faf9f9aafbfafffe)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 45639 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_SIM_MODE ~vector~0 0 45639 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~1 0 45640 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_GT_DEVICE ~vector~1 0 45640 \"GTX"\ (_ent -1 (_string \V"GTX"\))))
		(_type (_int ~vector~2 0 45641 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_RXEQ_MODE_GEN3 ~vector~2 0 45641 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~3 0 45642 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CONVERGE_MAX ~vector~3 0 45642 \22'd3125000\ (_ent -1 (_cnst \22'd3125000\))))
		(_type (_int ~vector~4 0 45644 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CONVERGE_MAX_BYPASS ~vector~4 0 45644 \22'd2083333\ (_ent -1 (_cnst \22'd2083333\))))
		(_type (_int ~vector~5 0 45701 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_IDLE ~vector~5 0 45701 \4'b0001\ (_ent -1 (_cnst \4'b01\)))(_cnst l))
		(_type (_int ~vector~6 0 45702 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PRESET ~vector~6 0 45702 \4'b0010\ (_ent -1 (_cnst \4'b010\)))(_cnst l))
		(_type (_int ~vector~7 0 45703 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_CONVERGE ~vector~7 0 45703 \4'b0100\ (_ent -1 (_cnst \4'b0100\)))(_cnst l))
		(_type (_int ~vector~8 0 45704 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_NEW_TXCOEFF_REQ ~vector~8 0 45704 \4'b1000\ (_ent -1 (_cnst \4'b1000\)))(_cnst l))
		(_type (_int ~vector~9 0 45710 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int converge_max_cnt ~vector~9 0 45710 \PCIE_SIM_MODE=="TRUE"?22'd1000:CONVERGE_MAX\ (_ent -1 (_code 7)))(_cnst l))
		(_type (_int ~vector~10 0 45711 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int converge_max_bypass_cnt ~vector~10 0 45711 \PCIE_SIM_MODE=="TRUE"?22'd1000:CONVERGE_MAX_BYPASS\ (_ent -1 (_code 8)))(_cnst l))
		(_port (_int RXEQSCAN_CLK ~wire 0 45649 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int RXEQSCAN_RST_N ~wire 0 45650 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]wire~ 0 45652 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int RXEQSCAN_CONTROL ~[1:0]wire~ 0 45652 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[2:0]wire~ 0 45653 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int RXEQSCAN_PRESET ~[2:0]wire~ 0 45653 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RXEQSCAN_PRESET_VALID ~wire 0 45654 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[3:0]wire~ 0 45655 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int RXEQSCAN_TXPRESET ~[3:0]wire~ 0 45655 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[17:0]wire~ 0 45656 (_array ~wire ((_dto i 17 i 0)))))
		(_port (_int RXEQSCAN_TXCOEFF ~[17:0]wire~ 0 45656 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RXEQSCAN_NEW_TXCOEFF_REQ ~wire 0 45657 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[5:0]wire~ 0 45658 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int RXEQSCAN_FS ~[5:0]wire~ 0 45658 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RXEQSCAN_LF ~[5:0]wire~ 0 45659 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RXEQSCAN_PRESET_DONE ~wire 0 45663 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RXEQSCAN_NEW_TXCOEFF ~[17:0]wire~ 0 45664 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RXEQSCAN_NEW_TXCOEFF_DONE ~wire 0 45665 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RXEQSCAN_LFFS_SEL ~wire 0 45666 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RXEQSCAN_ADAPT_DONE ~wire 0 45667 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[2:0]reg~ 0 45672 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int preset_reg1 ~[2:0]reg~ 0 45672 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int preset_valid_reg1 ~reg 0 45673 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[3:0]reg~ 0 45674 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int txpreset_reg1 ~[3:0]reg~ 0 45674 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[17:0]reg~ 0 45675 (_array ~reg ((_dto i 17 i 0)))))
		(_sig (_int txcoeff_reg1 ~[17:0]reg~ 0 45675 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int new_txcoeff_req_reg1 ~reg 0 45676 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 45677 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int fs_reg1 ~[5:0]reg~ 0 45677 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int lf_reg1 ~[5:0]reg~ 0 45678 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int preset_reg2 ~[2:0]reg~ 0 45680 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int preset_valid_reg2 ~reg 0 45681 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txpreset_reg2 ~[3:0]reg~ 0 45682 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txcoeff_reg2 ~[17:0]reg~ 0 45683 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int new_txcoeff_req_reg2 ~reg 0 45684 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int fs_reg2 ~[5:0]reg~ 0 45685 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int lf_reg2 ~[5:0]reg~ 0 45686 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int adapt_done_cnt ~reg 0 45689 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int preset_done ~reg 0 45692 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_type (_int ~[21:0]reg~ 0 45693 (_array ~reg ((_dto i 21 i 0)))))
		(_sig (_int converge_cnt ~[21:0]reg~ 0 45693 (_arch (_uni(_cnst \22'd0\))))(_reg)(_flags2))
		(_sig (_int new_txcoeff ~[17:0]reg~ 0 45694 (_arch (_uni(_cnst \18'd0\))))(_reg)(_flags1))
		(_sig (_int new_txcoeff_done ~reg 0 45695 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int lffs_sel ~reg 0 45696 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int adapt_done ~reg 0 45697 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int fsm ~[3:0]reg~ 0 45698 (_arch (_uni(_cnst \4'd0\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#45716,45763_0@ (_arch 0 0 45716 (_prcs 0(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(36)(30)(31)(32)(33)(34)(35)(29))(_read(0)(1)(3)(4)(5)(6)(7)(8)(9)(15)(16)(17)(18)(19)(20)(21)(36)(23)(32)(29)(26)(25)(2)(34)(31))
				(_need_init)
			)))
			(@ASSIGN#45928_1@ (_arch 1 0 45928 (_prcs 2(_ass)(_alias ((RXEQSCAN_PRESET_DONE)(preset_done)))(_simple)(_trgt(10))(_sens(30))
			)))
			(@ASSIGN#45929_2@ (_arch 2 0 45929 (_prcs 3(_ass)(_alias ((RXEQSCAN_NEW_TXCOEFF)(new_txcoeff)))(_simple)(_trgt(11))(_sens(32))
			)))
			(@ASSIGN#45930_3@ (_arch 3 0 45930 (_prcs 4(_ass)(_alias ((RXEQSCAN_NEW_TXCOEFF_DONE)(new_txcoeff_done)))(_simple)(_trgt(12))(_sens(33))
			)))
			(@ASSIGN#45931_4@ (_arch 4 0 45931 (_prcs 5(_ass)(_alias ((RXEQSCAN_LFFS_SEL)(lffs_sel)))(_simple)(_trgt(13))(_sens(34))
			)))
			(@ASSIGN#45932_5@ (_arch 5 0 45932 (_prcs 6(_ass)(_alias ((RXEQSCAN_ADAPT_DONE)(adapt_done)))(_simple)(_trgt(14))(_sens(35))
			)))
			(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 7 (_virtual))))
		)
	)
	
	
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_rxeq_scan 12 -1)

)
V 000081 55 16647         1580965250177 axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_eq_ies
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_eq_ies 0 35363(axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_eq_ies 0 35363))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_code 0b0d020c515c561e5d0e5a0d1851530d0e0e5d0c0d0809)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 35455 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXEQ_IDLE ~vector~0 0 35455 \5'b00001\ (_ent -1 (_cnst \5'b01\)))(_cnst l))
		(_type (_int ~vector~1 0 35456 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXEQ_PRESET ~vector~1 0 35456 \5'b00010\ (_ent -1 (_cnst \5'b010\)))(_cnst l))
		(_type (_int ~vector~2 0 35457 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXEQ_TXCOEFF ~vector~2 0 35457 \5'b00100\ (_ent -1 (_cnst \5'b0100\)))(_cnst l))
		(_type (_int ~vector~3 0 35458 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXEQ_QUERY ~vector~3 0 35458 \5'b01000\ (_ent -1 (_cnst \5'b01000\)))(_cnst l))
		(_type (_int ~vector~4 0 35459 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXEQ_DONE ~vector~4 0 35459 \5'b10000\ (_ent -1 (_cnst \5'b10000\)))(_cnst l))
		(_type (_int ~vector~5 0 35461 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXEQ_IDLE ~vector~5 0 35461 \6'b000001\ (_ent -1 (_cnst \6'b01\)))(_cnst l))
		(_type (_int ~vector~6 0 35462 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXEQ_PRESET ~vector~6 0 35462 \6'b000010\ (_ent -1 (_cnst \6'b010\)))(_cnst l))
		(_type (_int ~vector~7 0 35463 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXEQ_TXCOEFF ~vector~7 0 35463 \6'b000100\ (_ent -1 (_cnst \6'b0100\)))(_cnst l))
		(_type (_int ~vector~8 0 35464 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXEQ_LF ~vector~8 0 35464 \6'b001000\ (_ent -1 (_cnst \6'b01000\)))(_cnst l))
		(_type (_int ~vector~9 0 35465 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXEQ_NEW_TXCOEFF_REQ ~vector~9 0 35465 \6'b010000\ (_ent -1 (_cnst \6'b010000\)))(_cnst l))
		(_type (_int ~vector~10 0 35466 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXEQ_DONE ~vector~10 0 35466 \6'b100000\ (_ent -1 (_cnst \6'b100000\)))(_cnst l))
		(_type (_int ~vector~11 0 35469 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_00 ~vector~11 0 35469 \6'd000000\ (_ent -1 (_cnst \6'd0\)))(_cnst l))
		(_type (_int ~vector~12 0 35470 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_00 ~vector~12 0 35470 \6'd000000\ (_ent -1 (_cnst \6'd0\)))(_cnst l))
		(_type (_int ~vector~13 0 35471 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_00 ~vector~13 0 35471 \6'd000000\ (_ent -1 (_cnst \6'd0\)))(_cnst l))
		(_type (_int ~vector~14 0 35473 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_01 ~vector~14 0 35473 \6'd1\ (_ent -1 (_cnst \6'd1\)))(_cnst l))
		(_type (_int ~vector~15 0 35474 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_01 ~vector~15 0 35474 \6'd1\ (_ent -1 (_cnst \6'd1\)))(_cnst l))
		(_type (_int ~vector~16 0 35475 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_01 ~vector~16 0 35475 \6'd1\ (_ent -1 (_cnst \6'd1\)))(_cnst l))
		(_type (_int ~vector~17 0 35477 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_02 ~vector~17 0 35477 \6'd2\ (_ent -1 (_cnst \6'd2\)))(_cnst l))
		(_type (_int ~vector~18 0 35478 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_02 ~vector~18 0 35478 \6'd2\ (_ent -1 (_cnst \6'd2\)))(_cnst l))
		(_type (_int ~vector~19 0 35479 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_02 ~vector~19 0 35479 \6'd2\ (_ent -1 (_cnst \6'd2\)))(_cnst l))
		(_type (_int ~vector~20 0 35481 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_03 ~vector~20 0 35481 \6'd3\ (_ent -1 (_cnst \6'd3\)))(_cnst l))
		(_type (_int ~vector~21 0 35482 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_03 ~vector~21 0 35482 \6'd3\ (_ent -1 (_cnst \6'd3\)))(_cnst l))
		(_type (_int ~vector~22 0 35483 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_03 ~vector~22 0 35483 \6'd3\ (_ent -1 (_cnst \6'd3\)))(_cnst l))
		(_type (_int ~vector~23 0 35485 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_04 ~vector~23 0 35485 \6'd4\ (_ent -1 (_cnst \6'd4\)))(_cnst l))
		(_type (_int ~vector~24 0 35486 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_04 ~vector~24 0 35486 \6'd4\ (_ent -1 (_cnst \6'd4\)))(_cnst l))
		(_type (_int ~vector~25 0 35487 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_04 ~vector~25 0 35487 \6'd4\ (_ent -1 (_cnst \6'd4\)))(_cnst l))
		(_type (_int ~vector~26 0 35489 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_05 ~vector~26 0 35489 \6'd5\ (_ent -1 (_cnst \6'd5\)))(_cnst l))
		(_type (_int ~vector~27 0 35490 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_05 ~vector~27 0 35490 \6'd5\ (_ent -1 (_cnst \6'd5\)))(_cnst l))
		(_type (_int ~vector~28 0 35491 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_05 ~vector~28 0 35491 \6'd5\ (_ent -1 (_cnst \6'd5\)))(_cnst l))
		(_type (_int ~vector~29 0 35493 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_06 ~vector~29 0 35493 \6'd6\ (_ent -1 (_cnst \6'd6\)))(_cnst l))
		(_type (_int ~vector~30 0 35494 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_06 ~vector~30 0 35494 \6'd6\ (_ent -1 (_cnst \6'd6\)))(_cnst l))
		(_type (_int ~vector~31 0 35495 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_06 ~vector~31 0 35495 \6'd6\ (_ent -1 (_cnst \6'd6\)))(_cnst l))
		(_type (_int ~vector~32 0 35497 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_07 ~vector~32 0 35497 \6'd7\ (_ent -1 (_cnst \6'd7\)))(_cnst l))
		(_type (_int ~vector~33 0 35498 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_07 ~vector~33 0 35498 \6'd7\ (_ent -1 (_cnst \6'd7\)))(_cnst l))
		(_type (_int ~vector~34 0 35499 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_07 ~vector~34 0 35499 \6'd7\ (_ent -1 (_cnst \6'd7\)))(_cnst l))
		(_type (_int ~vector~35 0 35501 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_08 ~vector~35 0 35501 \6'd8\ (_ent -1 (_cnst \6'd8\)))(_cnst l))
		(_type (_int ~vector~36 0 35502 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_08 ~vector~36 0 35502 \6'd8\ (_ent -1 (_cnst \6'd8\)))(_cnst l))
		(_type (_int ~vector~37 0 35503 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_08 ~vector~37 0 35503 \6'd8\ (_ent -1 (_cnst \6'd8\)))(_cnst l))
		(_type (_int ~vector~38 0 35505 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPRECURSOR_09 ~vector~38 0 35505 \6'd9\ (_ent -1 (_cnst \6'd9\)))(_cnst l))
		(_type (_int ~vector~39 0 35506 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXMAINCURSOR_09 ~vector~39 0 35506 \6'd9\ (_ent -1 (_cnst \6'd9\)))(_cnst l))
		(_type (_int ~vector~40 0 35507 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXPOSTCURSOR_09 ~vector~40 0 35507 \6'd9\ (_ent -1 (_cnst \6'd9\)))(_cnst l))
		(_port (_int EQ_CLK ~wire 0 35367 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int EQ_RST_N ~wire 0 35368 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int EQ_GEN3 ~wire 0 35369 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]wire~ 0 35371 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int EQ_TXEQ_CONTROL ~[1:0]wire~ 0 35371 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[3:0]wire~ 0 35372 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int EQ_TXEQ_PRESET ~[3:0]wire~ 0 35372 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int EQ_TXEQ_PRESET_DEFAULT ~[3:0]wire~ 0 35373 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[5:0]wire~ 0 35374 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int EQ_TXEQ_DEEMPH_IN ~[5:0]wire~ 0 35374 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int EQ_RXEQ_CONTROL ~[1:0]wire~ 0 35376 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[2:0]wire~ 0 35377 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int EQ_RXEQ_PRESET ~[2:0]wire~ 0 35377 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int EQ_RXEQ_LFFS ~[5:0]wire~ 0 35378 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int EQ_RXEQ_TXPRESET ~[3:0]wire~ 0 35379 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int EQ_TXEQ_DEEMPH ~wire 0 35383 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[4:0]wire~ 0 35384 (_array ~wire ((_dto i 4 i 0)))))
		(_port (_int EQ_TXEQ_PRECURSOR ~[4:0]wire~ 0 35384 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[6:0]wire~ 0 35385 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int EQ_TXEQ_MAINCURSOR ~[6:0]wire~ 0 35385 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int EQ_TXEQ_POSTCURSOR ~[4:0]wire~ 0 35386 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[17:0]wire~ 0 35387 (_array ~wire ((_dto i 17 i 0)))))
		(_port (_int EQ_TXEQ_DEEMPH_OUT ~[17:0]wire~ 0 35387 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int EQ_TXEQ_DONE ~wire 0 35388 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int EQ_TXEQ_FSM ~[4:0]wire~ 0 35389 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int EQ_RXEQ_NEW_TXCOEFF ~[17:0]wire~ 0 35391 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int EQ_RXEQ_LFFS_SEL ~wire 0 35392 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int EQ_RXEQ_ADAPT_DONE ~wire 0 35393 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int EQ_RXEQ_DONE ~wire 0 35394 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int EQ_RXEQ_FSM ~[5:0]wire~ 0 35395 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int gen3_reg1 ~reg 0 35400 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int gen3_reg2 ~reg 0 35401 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[1:0]reg~ 0 35403 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int txeq_control_reg1 ~[1:0]reg~ 0 35403 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[3:0]reg~ 0 35404 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int txeq_preset_reg1 ~[3:0]reg~ 0 35404 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 35405 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int txeq_deemph_reg1 ~[5:0]reg~ 0 35405 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txeq_control_reg2 ~[1:0]reg~ 0 35407 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txeq_preset_reg2 ~[3:0]reg~ 0 35408 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txeq_deemph_reg2 ~[5:0]reg~ 0 35409 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxeq_control_reg1 ~[1:0]reg~ 0 35411 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[2:0]reg~ 0 35412 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int rxeq_preset_reg1 ~[2:0]reg~ 0 35412 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxeq_lffs_reg1 ~[5:0]reg~ 0 35413 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxeq_txpreset_reg1 ~[3:0]reg~ 0 35414 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxeq_control_reg2 ~[1:0]reg~ 0 35416 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxeq_preset_reg2 ~[2:0]reg~ 0 35417 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxeq_lffs_reg2 ~[5:0]reg~ 0 35418 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxeq_txpreset_reg2 ~[3:0]reg~ 0 35419 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[17:0]reg~ 0 35422 (_array ~reg ((_dto i 17 i 0)))))
		(_sig (_int txeq_preset ~[17:0]reg~ 0 35422 (_arch (_uni(_cnst \18'd0\))))(_reg)(_flags2))
		(_sig (_int txeq_preset_done ~reg 0 35423 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int txeq_txcoeff_cnt ~[1:0]reg~ 0 35424 (_arch (_uni(_cnst \2'd0\))))(_reg)(_flags2))
		(_sig (_int rxeq_preset ~[2:0]reg~ 0 35426 (_arch (_uni(_cnst \3'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_preset_valid ~reg 0 35427 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_txpreset ~[3:0]reg~ 0 35428 (_arch (_uni(_cnst \4'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_txcoeff ~[17:0]reg~ 0 35429 (_arch (_uni(_cnst \18'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_cnt ~[2:0]reg~ 0 35430 (_arch (_uni(_cnst \3'd0\))))(_reg)(_flags2))
		(_sig (_int rxeq_fs ~[5:0]reg~ 0 35431 (_arch (_uni(_cnst \6'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_lf ~[5:0]reg~ 0 35432 (_arch (_uni(_cnst \6'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_new_txcoeff_req ~reg 0 35433 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int txeq_txcoeff ~[17:0]reg~ 0 35436 (_arch (_uni(_cnst \18'd0\))))(_reg)(_flags1))
		(_sig (_int txeq_done ~reg 0 35437 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_type (_int ~[4:0]reg~ 0 35438 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int fsm_tx ~[4:0]reg~ 0 35438 (_arch (_uni(_cnst \5'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_new_txcoeff ~[17:0]reg~ 0 35440 (_arch (_uni(_cnst \18'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_lffs_sel ~reg 0 35441 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_adapt_done_reg ~reg 0 35442 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int rxeq_adapt_done ~reg 0 35443 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int rxeq_done ~reg 0 35444 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int fsm_rx ~[5:0]reg~ 0 35445 (_arch (_uni(_cnst \6'd0\))))(_reg)(_flags1))
		(_sig (_int rxeqscan_lffs_sel ~wire 0 35448 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxeqscan_preset_done ~wire 0 35449 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxeqscan_new_txcoeff ~[17:0]wire~ 0 35450 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxeqscan_new_txcoeff_done ~wire 0 35451 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rxeqscan_adapt_done ~wire 0 35452 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#35512,35571,35628,35757_0@ (_arch 0 0 35512 (_prcs 0(_trgt(23)(25)(26)(27)(31)(32)(33)(34)(24)(28)(29)(30)(35)(36)(37)(38)(39)(40)(52)(50)(41)(51)(58)(42)(43)(44)(45)(46)(47)(48)(49)(53)(54)(55)(56)(57))(_read(0)(1)(2)(3)(4)(6)(7)(8)(9)(10)(23)(25)(26)(27)(31)(32)(33)(34)(5)(52)(29)(39)(28)(50)(30)(50(d_17_6))(40)(41)(58)(35)(36)(44)(45)(47)(48)(53)(42)(38)(45(d_17_6))(37)(55)(60)(46)(62)(59)(61(d_3_0))(61)(63)(54)(56))
				(_need_init)
			)))
			(@ASSIGN#36019_1@ (_arch 1 0 36019 (_prcs 4(_ass)(_alias ((EQ_TXEQ_DEEMPH)(txeq_txcoeff(0))))(_simple)(_trgt(11))(_sens(50(0)))
			)))
			(@ASSIGN#36020_2@ (_arch 2 0 36020 (_prcs 5(_ass)(_simple)(_trgt(12))(_sens(24)(50(d_4_0)))
			)))
			(@ASSIGN#36021_3@ (_arch 3 0 36021 (_prcs 6(_ass)(_simple)(_trgt(13))(_sens(24)(50(d_11_6)))
			)))
			(@ASSIGN#36022_4@ (_arch 4 0 36022 (_prcs 7(_ass)(_simple)(_trgt(14))(_sens(24)(50(d_16_12)))
			)))
			(@ASSIGN#36023_5@ (_arch 5 0 36023 (_prcs 8(_ass)(_alias ((EQ_TXEQ_DEEMPH_OUT)(txeq_txcoeff)))(_simple)(_trgt(15))(_sens(50))
			)))
			(@ASSIGN#36024_6@ (_arch 6 0 36024 (_prcs 9(_ass)(_alias ((EQ_TXEQ_DONE)(txeq_done)))(_simple)(_trgt(16))(_sens(51))
			)))
			(@ASSIGN#36025_7@ (_arch 7 0 36025 (_prcs 10(_ass)(_alias ((EQ_TXEQ_FSM)(fsm_tx)))(_simple)(_trgt(17))(_sens(52))
			)))
			(@ASSIGN#36027_8@ (_arch 8 0 36027 (_prcs 11(_ass)(_alias ((EQ_RXEQ_NEW_TXCOEFF)(rxeq_new_txcoeff)))(_simple)(_trgt(18))(_sens(53))
			)))
			(@ASSIGN#36028_9@ (_arch 9 0 36028 (_prcs 12(_ass)(_alias ((EQ_RXEQ_LFFS_SEL)(rxeq_lffs_sel)))(_simple)(_trgt(19))(_sens(54))
			)))
			(@ASSIGN#36029_10@ (_arch 10 0 36029 (_prcs 13(_ass)(_alias ((EQ_RXEQ_ADAPT_DONE)(rxeq_adapt_done)))(_simple)(_trgt(20))(_sens(56))
			)))
			(@ASSIGN#36030_11@ (_arch 11 0 36030 (_prcs 14(_ass)(_alias ((EQ_RXEQ_DONE)(rxeq_done)))(_simple)(_trgt(21))(_sens(57))
			)))
			(@ASSIGN#36031_12@ (_arch 12 0 36031 (_prcs 15(_ass)(_alias ((EQ_RXEQ_FSM)(fsm_rx)))(_simple)(_trgt(22))(_sens(58))
			)))
			(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 16 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst rxeq_scan_i 0 35992 (_ent . axi_pcie_v2_9_2_pcie_7x_v2_0_2_rxeq_scan)
		(_port
			((RXEQSCAN_CLK) (EQ_CLK))
			((RXEQSCAN_RST_N) (EQ_RST_N))
			((RXEQSCAN_FS) (rxeq_fs))
			((RXEQSCAN_LF) (rxeq_lf))
			((RXEQSCAN_PRESET) (rxeq_preset))
			((RXEQSCAN_PRESET_VALID) (rxeq_preset_valid))
			((RXEQSCAN_TXPRESET) (rxeq_txpreset))
			((RXEQSCAN_TXCOEFF) (rxeq_txcoeff))
			((RXEQSCAN_NEW_TXCOEFF_REQ) (rxeq_new_txcoeff_req))
			((RXEQSCAN_PRESET_DONE) (rxeqscan_preset_done))
			((RXEQSCAN_NEW_TXCOEFF) (rxeqscan_new_txcoeff))
			((RXEQSCAN_NEW_TXCOEFF_DONE) (rxeqscan_new_txcoeff_done))
			((RXEQSCAN_LFFS_SEL) (rxeqscan_lffs_sel))
			((RXEQSCAN_ADAPT_DONE) (rxeqscan_adapt_done))
			((RXEQSCAN_CONTROL) (_open))
		)
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_eq_ies 24 -1)

)
V 000081 55 17291         1580965250179 axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_rate
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_rate 0 36101(axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_rate 0 36101))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_code 0b0d020c515c561e5d080e5b1851530d0e0e5d0c0d0809)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 36104 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_SIM_SPEEDUP ~vector~0 0 36104 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~1 0 36105 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_GT_DEVICE ~vector~1 0 36105 \"GTX"\ (_ent -1 (_string \V"GTX"\))))
		(_type (_int ~vector~2 0 36106 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USE_MODE ~vector~2 0 36106 \"3.0"\ (_ent -1 (_string \V"3.0"\))))
		(_type (_int ~vector~3 0 36107 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_PLL_SEL ~vector~3 0 36107 \"CPLL"\ (_ent -1 (_string \V"CPLL"\))))
		(_type (_int ~vector~4 0 36108 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_POWER_SAVING ~vector~4 0 36108 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~5 0 36109 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_ASYNC_EN ~vector~5 0 36109 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~6 0 36110 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXBUF_EN ~vector~6 0 36110 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~7 0 36111 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_RXBUF_EN ~vector~7 0 36111 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~8 0 36114 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXDATA_WAIT_MAX ~vector~8 0 36114 \4'd15\ (_ent -1 (_cnst \4'd15\))))
		(_type (_int ~vector~9 0 36222 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_IDLE ~vector~9 0 36222 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~10 0 36223 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PLL_PU ~vector~10 0 36223 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~11 0 36224 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PLL_PURESET ~vector~11 0 36224 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~12 0 36225 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PLL_LOCK ~vector~12 0 36225 \3\ (_ent -1 (_cnst \3\)))(_cnst l))
		(_type (_int ~vector~13 0 36226 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_X16_GEN3_START ~vector~13 0 36226 \4\ (_ent -1 (_cnst \4\)))(_cnst l))
		(_type (_int ~vector~14 0 36227 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_X16_GEN3_DONE ~vector~14 0 36227 \5\ (_ent -1 (_cnst \5\)))(_cnst l))
		(_type (_int ~vector~15 0 36228 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PMARESET_HOLD ~vector~15 0 36228 \6\ (_ent -1 (_cnst \6\)))(_cnst l))
		(_type (_int ~vector~16 0 36229 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PLL_SEL ~vector~16 0 36229 \7\ (_ent -1 (_cnst \7\)))(_cnst l))
		(_type (_int ~vector~17 0 36230 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_MMCM_LOCK ~vector~17 0 36230 \8\ (_ent -1 (_cnst \8\)))(_cnst l))
		(_type (_int ~vector~18 0 36231 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_START ~vector~18 0 36231 \9\ (_ent -1 (_cnst \9\)))(_cnst l))
		(_type (_int ~vector~19 0 36232 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_DONE ~vector~19 0 36232 \10\ (_ent -1 (_cnst \10\)))(_cnst l))
		(_type (_int ~vector~20 0 36233 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PMARESET_RELEASE ~vector~20 0 36233 \11\ (_ent -1 (_cnst \11\)))(_cnst l))
		(_type (_int ~vector~21 0 36234 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PMARESET_DONE ~vector~21 0 36234 \12\ (_ent -1 (_cnst \12\)))(_cnst l))
		(_type (_int ~vector~22 0 36235 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXDATA_WAIT ~vector~22 0 36235 \13\ (_ent -1 (_cnst \13\)))(_cnst l))
		(_type (_int ~vector~23 0 36236 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PCLK_SEL ~vector~23 0 36236 \14\ (_ent -1 (_cnst \14\)))(_cnst l))
		(_type (_int ~vector~24 0 36237 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_X16_START ~vector~24 0 36237 \15\ (_ent -1 (_cnst \15\)))(_cnst l))
		(_type (_int ~vector~25 0 36238 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_X16_DONE ~vector~25 0 36238 \16\ (_ent -1 (_cnst \16\)))(_cnst l))
		(_type (_int ~vector~26 0 36239 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RATE_SEL ~vector~26 0 36239 \17\ (_ent -1 (_cnst \17\)))(_cnst l))
		(_type (_int ~vector~27 0 36240 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXPMARESETDONE ~vector~27 0 36240 \18\ (_ent -1 (_cnst \18\)))(_cnst l))
		(_type (_int ~vector~28 0 36241 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_X20_START ~vector~28 0 36241 \19\ (_ent -1 (_cnst \19\)))(_cnst l))
		(_type (_int ~vector~29 0 36242 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_X20_DONE ~vector~29 0 36242 \20\ (_ent -1 (_cnst \20\)))(_cnst l))
		(_type (_int ~vector~30 0 36243 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RATE_DONE ~vector~30 0 36243 \21\ (_ent -1 (_cnst \21\)))(_cnst l))
		(_type (_int ~vector~31 0 36244 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RESETOVRD_START ~vector~31 0 36244 \22\ (_ent -1 (_cnst \22\)))(_cnst l))
		(_type (_int ~vector~32 0 36245 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RESETOVRD_DONE ~vector~32 0 36245 \23\ (_ent -1 (_cnst \23\)))(_cnst l))
		(_type (_int ~vector~33 0 36246 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PLL_PDRESET ~vector~33 0 36246 \24\ (_ent -1 (_cnst \24\)))(_cnst l))
		(_type (_int ~vector~34 0 36247 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PLL_PD ~vector~34 0 36247 \25\ (_ent -1 (_cnst \25\)))(_cnst l))
		(_type (_int ~vector~35 0 36248 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXSYNC_START ~vector~35 0 36248 \26\ (_ent -1 (_cnst \26\)))(_cnst l))
		(_type (_int ~vector~36 0 36249 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXSYNC_DONE ~vector~36 0 36249 \27\ (_ent -1 (_cnst \27\)))(_cnst l))
		(_type (_int ~vector~37 0 36250 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DONE ~vector~37 0 36250 \28\ (_ent -1 (_cnst \28\)))(_cnst l))
		(_type (_int ~vector~38 0 36251 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXSYNC_START ~vector~38 0 36251 \29\ (_ent -1 (_cnst \29\)))(_cnst l))
		(_type (_int ~vector~39 0 36252 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXSYNC_DONE ~vector~39 0 36252 \30\ (_ent -1 (_cnst \30\)))(_cnst l))
		(_port (_int RATE_CLK ~wire 0 36119 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int RATE_RST_N ~wire 0 36120 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_RST_IDLE ~wire 0 36121 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_ACTIVE_LANE ~wire 0 36122 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]wire~ 0 36123 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int RATE_RATE_IN ~[1:0]wire~ 0 36123 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_CPLLLOCK ~wire 0 36124 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_QPLLLOCK ~wire 0 36125 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_MMCM_LOCK ~wire 0 36126 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_DRP_DONE ~wire 0 36127 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_RXPMARESETDONE ~wire 0 36128 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_TXRESETDONE ~wire 0 36129 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_RXRESETDONE ~wire 0 36130 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_TXRATEDONE ~wire 0 36131 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_RXRATEDONE ~wire 0 36132 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_PHYSTATUS ~wire 0 36133 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_RESETOVRD_DONE ~wire 0 36134 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_TXSYNC_DONE ~wire 0 36135 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_RXSYNC_DONE ~wire 0 36136 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_CPLLPD ~wire 0 36139 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_QPLLPD ~wire 0 36140 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_CPLLRESET ~wire 0 36141 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_QPLLRESET ~wire 0 36142 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_TXPMARESET ~wire 0 36143 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_RXPMARESET ~wire 0 36144 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_DRP_START ~wire 0 36145 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_SYSCLKSEL ~[1:0]wire~ 0 36146 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_PCLK_SEL ~wire 0 36147 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_GEN3 ~wire 0 36148 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_DRP_X16X20_MODE ~wire 0 36149 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_DRP_X16 ~wire 0 36150 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[2:0]wire~ 0 36151 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int RATE_RATE_OUT ~[2:0]wire~ 0 36151 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_RESETOVRD_START ~wire 0 36152 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_TXSYNC_START ~wire 0 36153 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_DONE ~wire 0 36154 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_RXSYNC_START ~wire 0 36155 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_RXSYNC ~wire 0 36156 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_IDLE ~wire 0 36157 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[4:0]wire~ 0 36158 (_array ~wire ((_dto i 4 i 0)))))
		(_port (_int RATE_FSM ~[4:0]wire~ 0 36158 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int rst_idle_reg1 ~reg 0 36163 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[1:0]reg~ 0 36164 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int rate_in_reg1 ~[1:0]reg~ 0 36164 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int cplllock_reg1 ~reg 0 36165 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int qplllock_reg1 ~reg 0 36166 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int mmcm_lock_reg1 ~reg 0 36167 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int drp_done_reg1 ~reg 0 36168 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxpmaresetdone_reg1 ~reg 0 36169 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txresetdone_reg1 ~reg 0 36170 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxresetdone_reg1 ~reg 0 36171 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txratedone_reg1 ~reg 0 36172 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxratedone_reg1 ~reg 0 36173 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int phystatus_reg1 ~reg 0 36174 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int resetovrd_done_reg1 ~reg 0 36175 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsync_done_reg1 ~reg 0 36176 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxsync_done_reg1 ~reg 0 36177 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rst_idle_reg2 ~reg 0 36179 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_in_reg2 ~[1:0]reg~ 0 36180 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int cplllock_reg2 ~reg 0 36181 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int qplllock_reg2 ~reg 0 36182 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mmcm_lock_reg2 ~reg 0 36183 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int drp_done_reg2 ~reg 0 36184 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxpmaresetdone_reg2 ~reg 0 36185 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txresetdone_reg2 ~reg 0 36186 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxresetdone_reg2 ~reg 0 36187 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txratedone_reg2 ~reg 0 36188 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxratedone_reg2 ~reg 0 36189 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int phystatus_reg2 ~reg 0 36190 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int resetovrd_done_reg2 ~reg 0 36191 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsync_done_reg2 ~reg 0 36192 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxsync_done_reg2 ~reg 0 36193 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int pll_lock ~wire 0 36196 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int rate ~[2:0]wire~ 0 36197 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[3:0]reg~ 0 36198 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int txdata_wait_cnt ~[3:0]reg~ 0 36198 (_arch (_uni(_cnst \4'd0\))))(_reg)(_flags2))
		(_sig (_int txratedone ~reg 0 36199 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int rxratedone ~reg 0 36200 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int phystatus ~reg 0 36201 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int ratedone ~reg 0 36202 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int gen3_exit ~reg 0 36203 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int cpllpd ~reg 0 36206 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int qpllpd ~reg 0 36207 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int cpllreset ~reg 0 36208 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int qpllreset ~reg 0 36209 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int txpmareset ~reg 0 36210 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int rxpmareset ~reg 0 36211 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int sysclksel ~[1:0]reg~ 0 36212 (_arch (_uni(_code 18))))(_reg)(_flags1))
		(_sig (_int gen3 ~reg 0 36213 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int pclk_sel ~reg 0 36214 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_type (_int ~[2:0]reg~ 0 36215 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int rate_out ~[2:0]reg~ 0 36215 (_arch (_uni(_cnst \3'd0\))))(_reg)(_flags1))
		(_sig (_int drp_start ~reg 0 36216 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int drp_x16x20_mode ~reg 0 36217 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int drp_x16 ~reg 0 36218 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_type (_int ~[4:0]reg~ 0 36219 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int fsm ~[4:0]reg~ 0 36219 (_arch (_uni(_cnst \0\))))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#36257,36355,36379,36438_0@ (_arch 0 0 36257 (_prcs 0(_trgt(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53)(54)(55)(56)(57)(58)(59)(60)(61)(62)(63)(64)(65)(66)(67)(70)(71)(72)(73)(74)(89)(75)(76)(77)(78)(79)(80)(81)(82)(84)(83)(85)(86)(87)(88))(_read(0)(1)(2)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(89)(70)(62)(71)(63)(72)(64)(73)(74)(54)(76)(77)(78)(79)(80)(81)(82)(84)(83)(85)(75)(68)(53)(58)(57)(59)(69)(61)(60)(3)(65)(66)(67))
				(_need_init)
			)))
			(@ASSIGN#36340_1@ (_arch 1 0 36340 (_prcs 1(_ass)(_simple)(_trgt(68))(_sens(54)(56)(55))
			)))
			(@ASSIGN#36350_2@ (_arch 2 0 36350 (_prcs 2(_ass)(_simple)(_trgt(69))(_sens(54))
			)))
			(@ASSIGN#37186_3@ (_arch 3 0 37186 (_prcs 6(_ass)(_simple)(_trgt(18))(_sens(76))
			)))
			(@ASSIGN#37187_4@ (_arch 4 0 37187 (_prcs 7(_ass)(_simple)(_trgt(19))(_sens(77))
			)))
			(@ASSIGN#37188_5@ (_arch 5 0 37188 (_prcs 8(_ass)(_simple)(_trgt(20))(_sens(78))
			)))
			(@ASSIGN#37189_6@ (_arch 6 0 37189 (_prcs 9(_ass)(_simple)(_trgt(21))(_sens(79))
			)))
			(@ASSIGN#37190_7@ (_arch 7 0 37190 (_prcs 10(_ass)(_alias ((RATE_TXPMARESET)(txpmareset)))(_simple)(_trgt(22))(_sens(80))
			)))
			(@ASSIGN#37191_8@ (_arch 8 0 37191 (_prcs 11(_ass)(_alias ((RATE_RXPMARESET)(rxpmareset)))(_simple)(_trgt(23))(_sens(81))
			)))
			(@ASSIGN#37192_9@ (_arch 9 0 37192 (_prcs 12(_ass)(_alias ((RATE_SYSCLKSEL)(sysclksel)))(_simple)(_trgt(25))(_sens(82))
			)))
			(@ASSIGN#37195_10@ (_arch 10 0 37195 (_prcs 13(_ass)(_alias ((RATE_DRP_START)(drp_start)))(_simple)(_trgt(24))(_sens(86))
			)))
			(@ASSIGN#37200_11@ (_arch 11 0 37200 (_prcs 14(_ass)(_alias ((RATE_DRP_X16X20_MODE)(drp_x16x20_mode)))(_simple)(_trgt(28))(_sens(87))
			)))
			(@ASSIGN#37204_12@ (_arch 12 0 37204 (_prcs 15(_ass)(_alias ((RATE_DRP_X16)(drp_x16)))(_simple)(_trgt(29))(_sens(88))
			)))
			(@ASSIGN#37206_13@ (_arch 13 0 37206 (_prcs 16(_ass)(_alias ((RATE_PCLK_SEL)(pclk_sel)))(_simple)(_trgt(26))(_sens(84))
			)))
			(@ASSIGN#37207_14@ (_arch 14 0 37207 (_prcs 17(_ass)(_alias ((RATE_GEN3)(gen3)))(_simple)(_trgt(27))(_sens(83))
			)))
			(@ASSIGN#37208_15@ (_arch 15 0 37208 (_prcs 18(_ass)(_alias ((RATE_RATE_OUT)(rate_out)))(_simple)(_trgt(30))(_sens(85))
			)))
			(@ASSIGN#37209,37210,37211,37212,37213,37214,37215_16@ (_arch 16 0 37209 (_prcs 19(_ass)(_simple)(_trgt(31)(32)(33)(34)(35)(36)(37))(_sens(89))
			)))
			(@INTERNAL#0_17@ (_int 17 0 0 0 (_prcs 26 (_virtual))))
		)
	)
	
	
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_rate 34 -1)

)
V 000083 55 15711         1580965250181 axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_rate_ies
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_rate_ies 0 37287(axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_rate_ies 0 37287))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_code 1b1d121d414c460e4d1f1e140841431d1e1e4d1c1d1819)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 37290 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USE_MODE ~vector~0 0 37290 \"1.1"\ (_ent -1 (_string \V"1.1"\))))
		(_type (_int ~vector~1 0 37291 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_PLL_SEL ~vector~1 0 37291 \"CPLL"\ (_ent -1 (_string \V"CPLL"\))))
		(_type (_int ~vector~2 0 37292 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_POWER_SAVING ~vector~2 0 37292 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~3 0 37293 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_ASYNC_EN ~vector~3 0 37293 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~4 0 37294 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXBUF_EN ~vector~4 0 37294 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~5 0 37295 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_RXBUF_EN ~vector~5 0 37295 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~6 0 37298 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TXDATA_WAIT_MAX ~vector~6 0 37298 \4'd15\ (_ent -1 (_cnst \4'd15\))))
		(_type (_int ~vector~7 0 37397 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_IDLE ~vector~7 0 37397 \24'b000000000000000000000001\ (_ent -1 (_cnst \24'b01\)))(_cnst l))
		(_type (_int ~vector~8 0 37398 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PLL_PU ~vector~8 0 37398 \24'b000000000000000000000010\ (_ent -1 (_cnst \24'b010\)))(_cnst l))
		(_type (_int ~vector~9 0 37399 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PLL_PURESET ~vector~9 0 37399 \24'b000000000000000000000100\ (_ent -1 (_cnst \24'b0100\)))(_cnst l))
		(_type (_int ~vector~10 0 37400 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PLL_LOCK ~vector~10 0 37400 \24'b000000000000000000001000\ (_ent -1 (_cnst \24'b01000\)))(_cnst l))
		(_type (_int ~vector~11 0 37401 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PMARESET_HOLD ~vector~11 0 37401 \24'b000000000000000000010000\ (_ent -1 (_cnst \24'b010000\)))(_cnst l))
		(_type (_int ~vector~12 0 37402 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PLL_SEL ~vector~12 0 37402 \24'b000000000000000000100000\ (_ent -1 (_cnst \24'b0100000\)))(_cnst l))
		(_type (_int ~vector~13 0 37403 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_MMCM_LOCK ~vector~13 0 37403 \24'b000000000000000001000000\ (_ent -1 (_cnst \24'b01000000\)))(_cnst l))
		(_type (_int ~vector~14 0 37404 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_START ~vector~14 0 37404 \24'b000000000000000010000000\ (_ent -1 (_cnst \24'b010000000\)))(_cnst l))
		(_type (_int ~vector~15 0 37405 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_DONE ~vector~15 0 37405 \24'b000000000000000100000000\ (_ent -1 (_cnst \24'b0100000000\)))(_cnst l))
		(_type (_int ~vector~16 0 37406 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PMARESET_RELEASE ~vector~16 0 37406 \24'b000000000000001000000000\ (_ent -1 (_cnst \24'b01000000000\)))(_cnst l))
		(_type (_int ~vector~17 0 37407 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PMARESET_DONE ~vector~17 0 37407 \24'b000000000000010000000000\ (_ent -1 (_cnst \24'b010000000000\)))(_cnst l))
		(_type (_int ~vector~18 0 37408 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXDATA_WAIT ~vector~18 0 37408 \24'b000000000000100000000000\ (_ent -1 (_cnst \24'b0100000000000\)))(_cnst l))
		(_type (_int ~vector~19 0 37409 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PCLK_SEL ~vector~19 0 37409 \24'b000000000001000000000000\ (_ent -1 (_cnst \24'b01000000000000\)))(_cnst l))
		(_type (_int ~vector~20 0 37410 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RATE_SEL ~vector~20 0 37410 \24'b000000000010000000000000\ (_ent -1 (_cnst \24'b010000000000000\)))(_cnst l))
		(_type (_int ~vector~21 0 37411 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RATE_DONE ~vector~21 0 37411 \24'b000000000100000000000000\ (_ent -1 (_cnst \24'b0100000000000000\)))(_cnst l))
		(_type (_int ~vector~22 0 37412 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RESETOVRD_START ~vector~22 0 37412 \24'b000000001000000000000000\ (_ent -1 (_cnst \24'b01000000000000000\)))(_cnst l))
		(_type (_int ~vector~23 0 37413 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RESETOVRD_DONE ~vector~23 0 37413 \24'b000000010000000000000000\ (_ent -1 (_cnst \24'b010000000000000000\)))(_cnst l))
		(_type (_int ~vector~24 0 37414 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PLL_PDRESET ~vector~24 0 37414 \24'b000000100000000000000000\ (_ent -1 (_cnst \24'b0100000000000000000\)))(_cnst l))
		(_type (_int ~vector~25 0 37415 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_PLL_PD ~vector~25 0 37415 \24'b000001000000000000000000\ (_ent -1 (_cnst \24'b01000000000000000000\)))(_cnst l))
		(_type (_int ~vector~26 0 37416 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXSYNC_START ~vector~26 0 37416 \24'b000010000000000000000000\ (_ent -1 (_cnst \24'b010000000000000000000\)))(_cnst l))
		(_type (_int ~vector~27 0 37417 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXSYNC_DONE ~vector~27 0 37417 \24'b000100000000000000000000\ (_ent -1 (_cnst \24'b0100000000000000000000\)))(_cnst l))
		(_type (_int ~vector~28 0 37418 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DONE ~vector~28 0 37418 \24'b001000000000000000000000\ (_ent -1 (_cnst \24'b01000000000000000000000\)))(_cnst l))
		(_type (_int ~vector~29 0 37419 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXSYNC_START ~vector~29 0 37419 \24'b010000000000000000000000\ (_ent -1 (_cnst \24'b010000000000000000000000\)))(_cnst l))
		(_type (_int ~vector~30 0 37420 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXSYNC_DONE ~vector~30 0 37420 \24'b100000000000000000000000\ (_ent -1 (_cnst \24'b100000000000000000000000\)))(_cnst l))
		(_port (_int RATE_CLK ~wire 0 37303 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int RATE_RST_N ~wire 0 37304 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_RST_IDLE ~wire 0 37305 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]wire~ 0 37306 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int RATE_RATE_IN ~[1:0]wire~ 0 37306 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_CPLLLOCK ~wire 0 37307 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_QPLLLOCK ~wire 0 37308 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_MMCM_LOCK ~wire 0 37309 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_DRP_DONE ~wire 0 37310 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_TXRESETDONE ~wire 0 37311 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_RXRESETDONE ~wire 0 37312 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_TXRATEDONE ~wire 0 37313 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_RXRATEDONE ~wire 0 37314 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_PHYSTATUS ~wire 0 37315 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_RESETOVRD_DONE ~wire 0 37316 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_TXSYNC_DONE ~wire 0 37317 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_RXSYNC_DONE ~wire 0 37318 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RATE_CPLLPD ~wire 0 37321 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_QPLLPD ~wire 0 37322 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_CPLLRESET ~wire 0 37323 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_QPLLRESET ~wire 0 37324 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_TXPMARESET ~wire 0 37325 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_RXPMARESET ~wire 0 37326 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_DRP_START ~wire 0 37327 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_SYSCLKSEL ~[1:0]wire~ 0 37328 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_PCLK_SEL ~wire 0 37329 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_GEN3 ~wire 0 37330 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[2:0]wire~ 0 37331 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int RATE_RATE_OUT ~[2:0]wire~ 0 37331 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_RESETOVRD_START ~wire 0 37332 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_TXSYNC_START ~wire 0 37333 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_DONE ~wire 0 37334 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_RXSYNC_START ~wire 0 37335 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_RXSYNC ~wire 0 37336 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RATE_IDLE ~wire 0 37337 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[23:0]wire~ 0 37338 (_array ~wire ((_dto i 23 i 0)))))
		(_port (_int RATE_FSM ~[23:0]wire~ 0 37338 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int rst_idle_reg1 ~reg 0 37343 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[1:0]reg~ 0 37344 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int rate_in_reg1 ~[1:0]reg~ 0 37344 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int cplllock_reg1 ~reg 0 37345 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int qplllock_reg1 ~reg 0 37346 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int mmcm_lock_reg1 ~reg 0 37347 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int drp_done_reg1 ~reg 0 37348 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txresetdone_reg1 ~reg 0 37349 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxresetdone_reg1 ~reg 0 37350 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txratedone_reg1 ~reg 0 37351 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxratedone_reg1 ~reg 0 37352 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int phystatus_reg1 ~reg 0 37353 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int resetovrd_done_reg1 ~reg 0 37354 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsync_done_reg1 ~reg 0 37355 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxsync_done_reg1 ~reg 0 37356 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rst_idle_reg2 ~reg 0 37358 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_in_reg2 ~[1:0]reg~ 0 37359 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int cplllock_reg2 ~reg 0 37360 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int qplllock_reg2 ~reg 0 37361 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mmcm_lock_reg2 ~reg 0 37362 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int drp_done_reg2 ~reg 0 37363 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txresetdone_reg2 ~reg 0 37364 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxresetdone_reg2 ~reg 0 37365 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txratedone_reg2 ~reg 0 37366 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxratedone_reg2 ~reg 0 37367 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int phystatus_reg2 ~reg 0 37368 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int resetovrd_done_reg2 ~reg 0 37369 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsync_done_reg2 ~reg 0 37370 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxsync_done_reg2 ~reg 0 37371 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int pll_lock ~wire 0 37374 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int rate ~[2:0]wire~ 0 37375 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[3:0]reg~ 0 37376 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int txdata_wait_cnt ~[3:0]reg~ 0 37376 (_arch (_uni(_cnst \4'd0\))))(_reg)(_flags2))
		(_sig (_int txratedone ~reg 0 37377 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int rxratedone ~reg 0 37378 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int phystatus ~reg 0 37379 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int ratedone ~reg 0 37380 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int gen3_exit ~reg 0 37381 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int cpllpd ~reg 0 37384 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int qpllpd ~reg 0 37385 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int cpllreset ~reg 0 37386 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int qpllreset ~reg 0 37387 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int txpmareset ~reg 0 37388 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int rxpmareset ~reg 0 37389 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int sysclksel ~[1:0]reg~ 0 37390 (_arch (_uni(_code 15))))(_reg)(_flags1))
		(_sig (_int gen3 ~reg 0 37391 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int pclk_sel ~reg 0 37392 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_type (_int ~[2:0]reg~ 0 37393 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int rate_out ~[2:0]reg~ 0 37393 (_arch (_uni(_cnst \3'd0\))))(_reg)(_flags1))
		(_type (_int ~[23:0]reg~ 0 37394 (_array ~reg ((_dto i 23 i 0)))))
		(_sig (_int fsm ~[23:0]reg~ 0 37394 (_arch (_uni(_cnst \24'd0\))))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#37425,37519,37543,37602_0@ (_arch 0 0 37425 (_prcs 0(_trgt(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53)(54)(55)(56)(57)(58)(59)(60)(61)(64)(65)(66)(67)(68)(80)(69)(70)(71)(72)(73)(74)(75)(76)(78)(77)(79))(_read(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)(80)(64)(56)(65)(57)(66)(58)(67)(68)(49)(70)(71)(72)(73)(74)(75)(76)(78)(77)(79)(69)(62)(52)(53)(63)(48)(55)(54)(59)(60)(61))
				(_need_init)
			)))
			(@ASSIGN#37504_1@ (_arch 1 0 37504 (_prcs 1(_ass)(_simple)(_trgt(62))(_sens(49)(51)(50))
			)))
			(@ASSIGN#37514_2@ (_arch 2 0 37514 (_prcs 2(_ass)(_simple)(_trgt(63))(_sens(49))
			)))
			(@ASSIGN#38122_3@ (_arch 3 0 38122 (_prcs 6(_ass)(_simple)(_trgt(16))(_sens(70))
			)))
			(@ASSIGN#38123_4@ (_arch 4 0 38123 (_prcs 7(_ass)(_simple)(_trgt(17))(_sens(71))
			)))
			(@ASSIGN#38124_5@ (_arch 5 0 38124 (_prcs 8(_ass)(_simple)(_trgt(18))(_sens(72))
			)))
			(@ASSIGN#38125_6@ (_arch 6 0 38125 (_prcs 9(_ass)(_simple)(_trgt(19))(_sens(73))
			)))
			(@ASSIGN#38126_7@ (_arch 7 0 38126 (_prcs 10(_ass)(_alias ((RATE_TXPMARESET)(txpmareset)))(_simple)(_trgt(20))(_sens(74))
			)))
			(@ASSIGN#38127_8@ (_arch 8 0 38127 (_prcs 11(_ass)(_alias ((RATE_RXPMARESET)(rxpmareset)))(_simple)(_trgt(21))(_sens(75))
			)))
			(@ASSIGN#38128_9@ (_arch 9 0 38128 (_prcs 12(_ass)(_alias ((RATE_SYSCLKSEL)(sysclksel)))(_simple)(_trgt(23))(_sens(76))
			)))
			(@ASSIGN#38129,38133,38134,38135,38136,38137,38138,38139_10@ (_arch 10 0 38129 (_prcs 13(_ass)(_simple)(_trgt(22)(27)(28)(29)(30)(31)(32)(33))(_sens(80))
			)))
			(@ASSIGN#38130_11@ (_arch 11 0 38130 (_prcs 14(_ass)(_alias ((RATE_PCLK_SEL)(pclk_sel)))(_simple)(_trgt(24))(_sens(78))
			)))
			(@ASSIGN#38131_12@ (_arch 12 0 38131 (_prcs 15(_ass)(_alias ((RATE_GEN3)(gen3)))(_simple)(_trgt(25))(_sens(77))
			)))
			(@ASSIGN#38132_13@ (_arch 13 0 38132 (_prcs 16(_ass)(_alias ((RATE_RATE_OUT)(rate_out)))(_simple)(_trgt(26))(_sens(79))
			)))
			(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 24 (_virtual))))
		)
	)
	
	
	(_model . axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_rate_ies 29 -1)

)
V 000082 55 11597         1580965250183 axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_reset
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_reset 0 38211(axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_reset 0 38211))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 12))
	(_code 1b1d121d414c460e4d1e1b1d0841431d1e1e4d1c1d1819)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 38215 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_SIM_SPEEDUP ~vector~0 0 38215 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~1 0 38216 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_GT_DEVICE ~vector~1 0 38216 \"GTX"\ (_ent -1 (_string \V"GTX"\))))
		(_type (_int ~vector~2 0 38217 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_PLL_SEL ~vector~2 0 38217 \"CPLL"\ (_ent -1 (_string \V"CPLL"\))))
		(_type (_int ~vector~3 0 38218 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_POWER_SAVING ~vector~3 0 38218 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~4 0 38219 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXBUF_EN ~vector~4 0 38219 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~5 0 38220 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LANE ~vector~5 0 38220 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~6 0 38222 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CFG_WAIT_MAX ~vector~6 0 38222 \6'd63\ (_ent -1 (_cnst \6'd63\))))
		(_type (_int ~vector~7 0 38225 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BYPASS_RXCDRLOCK ~vector~7 0 38225 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~8 0 38299 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_IDLE ~vector~8 0 38299 \5'h00\ (_ent -1 (_cnst \5'h0\)))(_cnst l))
		(_type (_int ~vector~9 0 38300 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_CFG_WAIT ~vector~9 0 38300 \5'h1\ (_ent -1 (_cnst \5'h1\)))(_cnst l))
		(_type (_int ~vector~10 0 38301 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_CPLLRESET ~vector~10 0 38301 \5'h2\ (_ent -1 (_cnst \5'h2\)))(_cnst l))
		(_type (_int ~vector~11 0 38302 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_X16_START ~vector~11 0 38302 \5'h3\ (_ent -1 (_cnst \5'h3\)))(_cnst l))
		(_type (_int ~vector~12 0 38303 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_X16_DONE ~vector~12 0 38303 \5'h4\ (_ent -1 (_cnst \5'h4\)))(_cnst l))
		(_type (_int ~vector~13 0 38304 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_CPLLLOCK ~vector~13 0 38304 \5'h5\ (_ent -1 (_cnst \5'h5\)))(_cnst l))
		(_type (_int ~vector~14 0 38305 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP ~vector~14 0 38305 \5'h6\ (_ent -1 (_cnst \5'h6\)))(_cnst l))
		(_type (_int ~vector~15 0 38306 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_GTRESET ~vector~15 0 38306 \5'h7\ (_ent -1 (_cnst \5'h7\)))(_cnst l))
		(_type (_int ~vector~16 0 38307 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXPMARESETDONE_1 ~vector~16 0 38307 \5'h8\ (_ent -1 (_cnst \5'h8\)))(_cnst l))
		(_type (_int ~vector~17 0 38308 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXPMARESETDONE_2 ~vector~17 0 38308 \5'h9\ (_ent -1 (_cnst \5'h9\)))(_cnst l))
		(_type (_int ~vector~18 0 38309 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_X20_START ~vector~18 0 38309 \5'hA\ (_ent -1 (_cnst \5'hA\)))(_cnst l))
		(_type (_int ~vector~19 0 38310 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_X20_DONE ~vector~19 0 38310 \5'hB\ (_ent -1 (_cnst \5'hB\)))(_cnst l))
		(_type (_int ~vector~20 0 38311 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_MMCM_LOCK ~vector~20 0 38311 \5'hC\ (_ent -1 (_cnst \5'hC\)))(_cnst l))
		(_type (_int ~vector~21 0 38312 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RESETDONE ~vector~21 0 38312 \5'hD\ (_ent -1 (_cnst \5'hD\)))(_cnst l))
		(_type (_int ~vector~22 0 38313 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_CPLL_PD ~vector~22 0 38313 \5'hE\ (_ent -1 (_cnst \5'hE\)))(_cnst l))
		(_type (_int ~vector~23 0 38314 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXSYNC_START ~vector~23 0 38314 \5'hF\ (_ent -1 (_cnst \5'hF\)))(_cnst l))
		(_type (_int ~vector~24 0 38315 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXSYNC_DONE ~vector~24 0 38315 \5'h10\ (_ent -1 (_cnst \5'h10\)))(_cnst l))
		(_port (_int RST_CLK ~wire 0 38230 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int RST_RXUSRCLK ~wire 0 38231 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int RST_DCLK ~wire 0 38232 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int RST_RST_N ~wire 0 38233 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE-1:0]wire~ 0 38234 (_array ~wire ((_range  12)))))
		(_port (_int RST_DRP_DONE ~[PCIE_LANE-1:0]wire~ 0 38234 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RST_RXPMARESETDONE ~[PCIE_LANE-1:0]wire~ 0 38235 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RST_CPLLLOCK ~[PCIE_LANE-1:0]wire~ 0 38236 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RST_QPLL_IDLE ~wire 0 38237 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RST_RATE_IDLE ~[PCIE_LANE-1:0]wire~ 0 38238 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RST_RXCDRLOCK ~[PCIE_LANE-1:0]wire~ 0 38239 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RST_MMCM_LOCK ~wire 0 38240 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RST_RESETDONE ~[PCIE_LANE-1:0]wire~ 0 38241 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RST_PHYSTATUS ~[PCIE_LANE-1:0]wire~ 0 38242 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RST_TXSYNC_DONE ~[PCIE_LANE-1:0]wire~ 0 38243 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int RST_CPLLRESET ~wire 0 38246 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RST_CPLLPD ~wire 0 38247 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RST_DRP_START ~reg 0 38248 (_arch (_out)))(_reg)(_flags2))
		(_port (_int RST_DRP_X16X20_MODE ~reg 0 38249 (_arch (_out)))(_reg)(_flags2))
		(_port (_int RST_DRP_X16 ~reg 0 38250 (_arch (_out)))(_reg)(_flags2))
		(_port (_int RST_RXUSRCLK_RESET ~wire 0 38251 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RST_DCLK_RESET ~wire 0 38252 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RST_GTRESET ~wire 0 38253 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RST_USERRDY ~wire 0 38254 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RST_TXSYNC_START ~wire 0 38255 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int RST_IDLE ~wire 0 38256 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[4:0]wire~ 0 38257 (_array ~wire ((_dto i 4 i 0)))))
		(_port (_int RST_FSM ~[4:0]wire~ 0 38257 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE-1:0]reg~ 0 38262 (_array ~reg ((_range  13)))))
		(_sig (_int drp_done_reg1 ~[PCIE_LANE-1:0]reg~ 0 38262 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxpmaresetdone_reg1 ~[PCIE_LANE-1:0]reg~ 0 38263 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int cplllock_reg1 ~[PCIE_LANE-1:0]reg~ 0 38264 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int qpll_idle_reg1 ~reg 0 38265 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_idle_reg1 ~[PCIE_LANE-1:0]reg~ 0 38266 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxcdrlock_reg1 ~[PCIE_LANE-1:0]reg~ 0 38267 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int mmcm_lock_reg1 ~reg 0 38268 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int resetdone_reg1 ~[PCIE_LANE-1:0]reg~ 0 38269 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int phystatus_reg1 ~[PCIE_LANE-1:0]reg~ 0 38270 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsync_done_reg1 ~[PCIE_LANE-1:0]reg~ 0 38271 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int drp_done_reg2 ~[PCIE_LANE-1:0]reg~ 0 38273 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxpmaresetdone_reg2 ~[PCIE_LANE-1:0]reg~ 0 38274 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int cplllock_reg2 ~[PCIE_LANE-1:0]reg~ 0 38275 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int qpll_idle_reg2 ~reg 0 38276 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_idle_reg2 ~[PCIE_LANE-1:0]reg~ 0 38277 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxcdrlock_reg2 ~[PCIE_LANE-1:0]reg~ 0 38278 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int mmcm_lock_reg2 ~reg 0 38279 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int resetdone_reg2 ~[PCIE_LANE-1:0]reg~ 0 38280 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int phystatus_reg2 ~[PCIE_LANE-1:0]reg~ 0 38281 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsync_done_reg2 ~[PCIE_LANE-1:0]reg~ 0 38282 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 38285 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int cfg_wait_cnt ~[5:0]reg~ 0 38285 (_arch (_uni(_cnst \6'd0\))))(_reg)(_flags2))
		(_sig (_int cpllreset ~reg 0 38288 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int cpllpd ~reg 0 38289 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int rxusrclk_rst_reg1 ~reg 0 38290 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int rxusrclk_rst_reg2 ~reg 0 38291 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int dclk_rst_reg1 ~reg 0 38292 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int dclk_rst_reg2 ~reg 0 38293 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int gtreset ~reg 0 38294 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int userrdy ~reg 0 38295 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_type (_int ~[4:0]reg~ 0 38296 (_array ~reg ((_dto i 4 i 0)))))
		(_sig (_int fsm ~[4:0]reg~ 0 38296 (_arch (_uni(_cnst \5'h2\))))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#38320,38379,38403_0@ (_arch 0 0 38320 (_prcs 0(_trgt(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)(55)(47)(48)(53)(54))(_read(0)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(55)(46)(47)(48)(53)(54)(38)(43)(40)(36)(37)(42)(41)(39)(44)(45))
				(_need_init)
			)))
			(@ALWAYS#38648_1@ (_arch 1 0 38648 (_prcs 3(_trgt(49)(50))(_read(1)(47)(49))
				(_need_init)
			)))
			(@ALWAYS#38667_2@ (_arch 2 0 38667 (_prcs 4(_trgt(51)(52))(_read(2)(55)(51))
				(_need_init)
			)))
			(@ASSIGN#38686_3@ (_arch 3 0 38686 (_prcs 5(_ass)(_alias ((RST_CPLLRESET)(cpllreset)))(_simple)(_trgt(14))(_sens(47))
			)))
			(@ASSIGN#38687_4@ (_arch 4 0 38687 (_prcs 6(_ass)(_simple)(_trgt(15))(_sens(48))
			)))
			(@ASSIGN#38688_5@ (_arch 5 0 38688 (_prcs 7(_ass)(_alias ((RST_RXUSRCLK_RESET)(rxusrclk_rst_reg2)))(_simple)(_trgt(19))(_sens(50))
			)))
			(@ASSIGN#38689_6@ (_arch 6 0 38689 (_prcs 8(_ass)(_alias ((RST_DCLK_RESET)(dclk_rst_reg2)))(_simple)(_trgt(20))(_sens(52))
			)))
			(@ASSIGN#38690_7@ (_arch 7 0 38690 (_prcs 9(_ass)(_alias ((RST_GTRESET)(gtreset)))(_simple)(_trgt(21))(_sens(53))
			)))
			(@ASSIGN#38691_8@ (_arch 8 0 38691 (_prcs 10(_ass)(_alias ((RST_USERRDY)(userrdy)))(_simple)(_trgt(22))(_sens(54))
			)))
			(@ASSIGN#38692,38693,38694_9@ (_arch 9 0 38692 (_prcs 11(_ass)(_simple)(_trgt(23)(24)(25))(_sens(55))
			)))
			(@ALWAYS#38702_10@ (_arch 10 0 38702 (_prcs 14(_trgt(16)(17)(18))(_read(3)(55))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@INTERNAL#0_11@ (_int 11 0 0 0 (_prcs 15 (_virtual))))
		)
	)
	
	
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_reset 23 -1)

)
V 000081 55 14109         1580965250185 axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_sync
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_sync 0 38795(axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_sync 0 38795))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 20))
	(_code 1b1d121d414c460e4d1e184b0841431d1e1e4d1c1d1819)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 38798 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_GT_DEVICE ~vector~0 0 38798 \"GTX"\ (_ent -1 (_string \V"GTX"\))))
		(_type (_int ~vector~1 0 38799 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXBUF_EN ~vector~1 0 38799 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~2 0 38800 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_RXBUF_EN ~vector~2 0 38800 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~3 0 38801 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXSYNC_MODE ~vector~3 0 38801 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~4 0 38802 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_RXSYNC_MODE ~vector~4 0 38802 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~5 0 38803 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LANE ~vector~5 0 38803 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~6 0 38804 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LINK_SPEED ~vector~6 0 38804 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~7 0 38805 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BYPASS_TXDELAY_ALIGN ~vector~7 0 38805 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~8 0 38808 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BYPASS_RXDELAY_ALIGN ~vector~8 0 38808 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~9 0 38914 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXSYNC_IDLE ~vector~9 0 38914 \6'b000001\ (_ent -1 (_cnst \6'b01\)))(_cnst l))
		(_type (_int ~vector~10 0 38915 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_MMCM_LOCK ~vector~10 0 38915 \6'b000010\ (_ent -1 (_cnst \6'b010\)))(_cnst l))
		(_type (_int ~vector~11 0 38916 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXSYNC_START ~vector~11 0 38916 \6'b000100\ (_ent -1 (_cnst \6'b0100\)))(_cnst l))
		(_type (_int ~vector~12 0 38917 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXPHINITDONE ~vector~12 0 38917 \6'b001000\ (_ent -1 (_cnst \6'b01000\)))(_cnst l))
		(_type (_int ~vector~13 0 38918 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXSYNC_DONE1 ~vector~13 0 38918 \6'b010000\ (_ent -1 (_cnst \6'b010000\)))(_cnst l))
		(_type (_int ~vector~14 0 38919 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXSYNC_DONE2 ~vector~14 0 38919 \6'b100000\ (_ent -1 (_cnst \6'b100000\)))(_cnst l))
		(_type (_int ~vector~15 0 38921 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXSYNC_IDLE ~vector~15 0 38921 \7'b0000001\ (_ent -1 (_cnst \7'b01\)))(_cnst l))
		(_type (_int ~vector~16 0 38922 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXCDRLOCK ~vector~16 0 38922 \7'b0000010\ (_ent -1 (_cnst \7'b010\)))(_cnst l))
		(_type (_int ~vector~17 0 38923 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXSYNC_START ~vector~17 0 38923 \7'b0000100\ (_ent -1 (_cnst \7'b0100\)))(_cnst l))
		(_type (_int ~vector~18 0 38924 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXSYNC_DONE1 ~vector~18 0 38924 \7'b0001000\ (_ent -1 (_cnst \7'b01000\)))(_cnst l))
		(_type (_int ~vector~19 0 38925 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXSYNC_DONE2 ~vector~19 0 38925 \7'b0010000\ (_ent -1 (_cnst \7'b010000\)))(_cnst l))
		(_type (_int ~vector~20 0 38926 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXSYNC_DONES ~vector~20 0 38926 \7'b0100000\ (_ent -1 (_cnst \7'b0100000\)))(_cnst l))
		(_type (_int ~vector~21 0 38927 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXSYNC_DONEM ~vector~21 0 38927 \7'b1000000\ (_ent -1 (_cnst \7'b1000000\)))(_cnst l))
		(_port (_int SYNC_CLK ~wire 0 38813 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int SYNC_RST_N ~wire 0 38814 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_SLAVE ~wire 0 38815 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int SYNC_GEN3 ~wire 0 38816 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_RATE_IDLE ~wire 0 38817 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_MMCM_LOCK ~wire 0 38818 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXELECIDLE ~wire 0 38819 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXCDRLOCK ~wire 0 38820 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_ACTIVE_LANE ~wire 0 38821 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXSYNC_START ~wire 0 38823 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXPHINITDONE ~wire 0 38824 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXDLYSRESETDONE ~wire 0 38825 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXPHALIGNDONE ~wire 0 38826 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXSYNCDONE ~wire 0 38827 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXSYNC_START ~wire 0 38829 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXDLYSRESETDONE ~wire 0 38830 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXPHALIGNDONE_M ~wire 0 38831 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXPHALIGNDONE_S ~wire 0 38832 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXSYNC_DONEM_IN ~wire 0 38833 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXSYNCDONE ~wire 0 38834 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXPHDLYRESET ~wire 0 38837 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXPHALIGN ~wire 0 38838 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXPHALIGNEN ~wire 0 38839 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXPHINIT ~wire 0 38840 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXDLYBYPASS ~wire 0 38841 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXDLYSRESET ~wire 0 38842 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXDLYEN ~wire 0 38843 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXSYNC_DONE ~wire 0 38844 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[5:0]wire~ 0 38845 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int SYNC_FSM_TX ~[5:0]wire~ 0 38845 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXPHALIGN ~wire 0 38847 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXPHALIGNEN ~wire 0 38848 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXDLYBYPASS ~wire 0 38849 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXDLYSRESET ~wire 0 38850 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXDLYEN ~wire 0 38851 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXDDIEN ~wire 0 38852 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXSYNC_DONEM_OUT ~wire 0 38853 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXSYNC_DONE ~wire 0 38854 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[6:0]wire~ 0 38855 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int SYNC_FSM_RX ~[6:0]wire~ 0 38855 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int gen3_reg1 ~reg 0 38860 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_idle_reg1 ~reg 0 38861 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int mmcm_lock_reg1 ~reg 0 38862 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxelecidle_reg1 ~reg 0 38863 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxcdrlock_reg1 ~reg 0 38864 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int gen3_reg2 ~reg 0 38866 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rate_idle_reg2 ~reg 0 38867 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int mmcm_lock_reg2 ~reg 0 38868 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxelecidle_reg2 ~reg 0 38869 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxcdrlock_reg2 ~reg 0 38870 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsync_start_reg1 ~reg 0 38872 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txphinitdone_reg1 ~reg 0 38873 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txdlysresetdone_reg1 ~reg 0 38874 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txphaligndone_reg1 ~reg 0 38875 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsyncdone_reg1 ~reg 0 38876 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsync_start_reg2 ~reg 0 38878 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txphinitdone_reg2 ~reg 0 38879 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txdlysresetdone_reg2 ~reg 0 38880 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txphaligndone_reg2 ~reg 0 38881 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsyncdone_reg2 ~reg 0 38882 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsync_start_reg3 ~reg 0 38884 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txphinitdone_reg3 ~reg 0 38885 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txdlysresetdone_reg3 ~reg 0 38886 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txphaligndone_reg3 ~reg 0 38887 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsyncdone_reg3 ~reg 0 38888 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxsync_start_reg1 ~reg 0 38890 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxdlysresetdone_reg1 ~reg 0 38891 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxphaligndone_m_reg1 ~reg 0 38892 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxphaligndone_s_reg1 ~reg 0 38893 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxsync_donem_reg1 ~reg 0 38894 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxsyncdone_reg1 ~reg 0 38895 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxsync_start_reg2 ~reg 0 38897 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxdlysresetdone_reg2 ~reg 0 38898 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxphaligndone_m_reg2 ~reg 0 38899 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxphaligndone_s_reg2 ~reg 0 38900 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxsync_donem_reg2 ~reg 0 38901 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rxsyncdone_reg2 ~reg 0 38902 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txdlyen ~reg 0 38905 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int txsync_done ~reg 0 38906 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_type (_int ~[5:0]reg~ 0 38907 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int fsm_tx ~[5:0]reg~ 0 38907 (_arch (_uni(_cnst \6'd0\))))(_reg)(_flags1))
		(_sig (_int rxdlyen ~reg 0 38909 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int rxsync_done ~reg 0 38910 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_type (_int ~[6:0]reg~ 0 38911 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int fsm_rx ~[6:0]reg~ 0 38911 (_arch (_uni(_cnst \7'd0\))))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#38932_0@ (_arch 0 0 38932 (_prcs 0(_trgt(38)(39)(40)(41)(42)(48)(49)(50)(51)(52)(63)(64)(65)(66)(67)(68)(43)(44)(45)(46)(47)(53)(54)(55)(56)(57)(69)(70)(71)(72)(73)(74)(58)(59)(60)(61)(62))(_read(0)(1)(3)(4)(5)(6)(7)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(38)(39)(40)(41)(42)(48)(49)(50)(51)(52)(63)(64)(65)(66)(67)(68)(53)(54)(55)(56)(57))
				(_need_init)
			)))
			(@ASSIGN#39346,39357,39358,39362_1@ (_arch 1 0 39346 (_prcs 1(_ass)(_simple)(_trgt(22)(30)(31)(34))(_sens(43))
			)))
			(@ASSIGN#39347_2@ (_arch 2 0 39347 (_prcs 2(_ass)(_simple)(_trgt(24))
			)))
			(@ASSIGN#39349,39351,39352,39355_3@ (_arch 3 0 39349 (_prcs 3(_ass)(_simple)(_trgt(25)(23)(21)(28))(_sens(77))
			)))
			(@ASSIGN#39350_4@ (_arch 4 0 39350 (_prcs 4(_ass)(_simple)(_trgt(20))(_sens(2)(77))
			)))
			(@ASSIGN#39353_5@ (_arch 5 0 39353 (_prcs 7(_ass)(_simple)(_trgt(26))(_sens(75))
			)))
			(@ASSIGN#39354_6@ (_arch 6 0 39354 (_prcs 8(_ass)(_alias ((SYNC_TXSYNC_DONE)(txsync_done)))(_simple)(_trgt(27))(_sens(76))
			)))
			(@ASSIGN#39359,39364,39365_7@ (_arch 7 0 39359 (_prcs 12(_ass)(_simple)(_trgt(32)(35)(37))(_sens(80))
			)))
			(@ASSIGN#39360_8@ (_arch 8 0 39360 (_prcs 13(_ass)(_simple)(_trgt(29))(_sens(2)(80)(73))
			)))
			(@ASSIGN#39361_9@ (_arch 9 0 39361 (_prcs 14(_ass)(_simple)(_trgt(33))(_sens(78))
			)))
			(@ASSIGN#39363_10@ (_arch 10 0 39363 (_prcs 16(_ass)(_alias ((SYNC_RXSYNC_DONE)(rxsync_done)))(_simple)(_trgt(36))(_sens(79))
			)))
			(@INTERNAL#0_11@ (_int 11 0 0 0 (_prcs 19 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate txsync_fsm 0 39038 (_vif  (_code 20))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#39041_12@ (_arch 12 0 39041 (_prcs 0(_trgt(77)(75)(76))(_read(0)(1)(77)(53)(75)(76)(45)(60)(55)(2)(59)(54)(8)(62)(57)(61)(56))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate txsync_fsm_disable 0 39151 (_vif  (_code 21))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#39154_14@ (_arch 14 0 39154 (_prcs 0(_trgt(77)(75)(76))(_read(0))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_15@ (_int 15 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate rxsync_fsm 0 39170 (_vif  (_code 22))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#39173_16@ (_arch 16 0 39173 (_prcs 0(_trgt(80)(78)(79))(_read(0)(1)(80)(69)(43)(44)(46)(41)(78)(79)(47)(70)(64)(2)(72)(66)(71)(65))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_17@ (_int 17 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate rxsync_fsm_disable 0 39329 (_vif  (_code 23))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#39332_18@ (_arch 18 0 39332 (_prcs 0(_trgt(80)(78)(79))(_read(0))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_19@ (_int 19 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_sync 41 -1)

)
V 000083 55 13598         1580965250187 axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_sync_ies
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_sync_ies 0 39442(axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_sync_ies 0 39442))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 20))
	(_code 2a2c232f737d773f7c2f287d3970722c2f2f7c2d2c2928)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 39445 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_GT_DEVICE ~vector~0 0 39445 \"GTX"\ (_ent -1 (_string \V"GTX"\))))
		(_type (_int ~vector~1 0 39446 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXBUF_EN ~vector~1 0 39446 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~2 0 39447 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_RXBUF_EN ~vector~2 0 39447 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~3 0 39448 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_TXSYNC_MODE ~vector~3 0 39448 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~4 0 39449 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_RXSYNC_MODE ~vector~4 0 39449 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~5 0 39450 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LANE ~vector~5 0 39450 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~6 0 39451 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LINK_SPEED ~vector~6 0 39451 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~7 0 39452 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BYPASS_TXDELAY_ALIGN ~vector~7 0 39452 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~8 0 39455 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BYPASS_RXDELAY_ALIGN ~vector~8 0 39455 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~9 0 39554 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXSYNC_IDLE ~vector~9 0 39554 \6'b000001\ (_ent -1 (_cnst \6'b01\)))(_cnst l))
		(_type (_int ~vector~10 0 39555 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_MMCM_LOCK ~vector~10 0 39555 \6'b000010\ (_ent -1 (_cnst \6'b010\)))(_cnst l))
		(_type (_int ~vector~11 0 39556 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXSYNC_START ~vector~11 0 39556 \6'b000100\ (_ent -1 (_cnst \6'b0100\)))(_cnst l))
		(_type (_int ~vector~12 0 39557 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXPHINITDONE ~vector~12 0 39557 \6'b001000\ (_ent -1 (_cnst \6'b01000\)))(_cnst l))
		(_type (_int ~vector~13 0 39558 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXSYNC_DONE1 ~vector~13 0 39558 \6'b010000\ (_ent -1 (_cnst \6'b010000\)))(_cnst l))
		(_type (_int ~vector~14 0 39559 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_TXSYNC_DONE2 ~vector~14 0 39559 \6'b100000\ (_ent -1 (_cnst \6'b100000\)))(_cnst l))
		(_type (_int ~vector~15 0 39561 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXSYNC_IDLE ~vector~15 0 39561 \7'b0000001\ (_ent -1 (_cnst \7'b01\)))(_cnst l))
		(_type (_int ~vector~16 0 39562 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXCDRLOCK ~vector~16 0 39562 \7'b0000010\ (_ent -1 (_cnst \7'b010\)))(_cnst l))
		(_type (_int ~vector~17 0 39563 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXSYNC_START ~vector~17 0 39563 \7'b0000100\ (_ent -1 (_cnst \7'b0100\)))(_cnst l))
		(_type (_int ~vector~18 0 39564 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXSYNC_DONE1 ~vector~18 0 39564 \7'b0001000\ (_ent -1 (_cnst \7'b01000\)))(_cnst l))
		(_type (_int ~vector~19 0 39565 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXSYNC_DONE2 ~vector~19 0 39565 \7'b0010000\ (_ent -1 (_cnst \7'b010000\)))(_cnst l))
		(_type (_int ~vector~20 0 39566 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXSYNC_DONES ~vector~20 0 39566 \7'b0100000\ (_ent -1 (_cnst \7'b0100000\)))(_cnst l))
		(_type (_int ~vector~21 0 39567 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RXSYNC_DONEM ~vector~21 0 39567 \7'b1000000\ (_ent -1 (_cnst \7'b1000000\)))(_cnst l))
		(_port (_int SYNC_CLK ~wire 0 39460 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int SYNC_RST_N ~wire 0 39461 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_SLAVE ~wire 0 39462 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int SYNC_GEN3 ~wire 0 39463 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_RATE_IDLE ~wire 0 39464 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_MMCM_LOCK ~wire 0 39465 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXELECIDLE ~wire 0 39466 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXCDRLOCK ~wire 0 39467 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXSYNC_START ~wire 0 39469 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXPHINITDONE ~wire 0 39470 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXDLYSRESETDONE ~wire 0 39471 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXPHALIGNDONE ~wire 0 39472 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXSYNCDONE ~wire 0 39473 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXSYNC_START ~wire 0 39475 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXDLYSRESETDONE ~wire 0 39476 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXPHALIGNDONE_M ~wire 0 39477 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXPHALIGNDONE_S ~wire 0 39478 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXSYNC_DONEM_IN ~wire 0 39479 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXSYNCDONE ~wire 0 39480 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXPHDLYRESET ~wire 0 39483 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXPHALIGN ~wire 0 39484 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXPHALIGNEN ~wire 0 39485 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXPHINIT ~wire 0 39486 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXDLYBYPASS ~wire 0 39487 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXDLYSRESET ~wire 0 39488 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXDLYEN ~wire 0 39489 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_TXSYNC_DONE ~wire 0 39490 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[5:0]wire~ 0 39491 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int SYNC_FSM_TX ~[5:0]wire~ 0 39491 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXPHALIGN ~wire 0 39493 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXPHALIGNEN ~wire 0 39494 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXDLYBYPASS ~wire 0 39495 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXDLYSRESET ~wire 0 39496 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXDLYEN ~wire 0 39497 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXDDIEN ~wire 0 39498 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXSYNC_DONEM_OUT ~wire 0 39499 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int SYNC_RXSYNC_DONE ~wire 0 39500 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[6:0]wire~ 0 39501 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int SYNC_FSM_RX ~[6:0]wire~ 0 39501 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int gen3_reg1 ~reg 0 39506 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_idle_reg1 ~reg 0 39507 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int mmcm_lock_reg1 ~reg 0 39508 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxelecidle_reg1 ~reg 0 39509 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxcdrlock_reg1 ~reg 0 39510 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int gen3_reg2 ~reg 0 39512 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rate_idle_reg2 ~reg 0 39513 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int mmcm_lock_reg2 ~reg 0 39514 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxelecidle_reg2 ~reg 0 39515 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxcdrlock_reg2 ~reg 0 39516 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsync_start_reg1 ~reg 0 39518 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txphinitdone_reg1 ~reg 0 39519 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txdlysresetdone_reg1 ~reg 0 39520 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txphaligndone_reg1 ~reg 0 39521 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsyncdone_reg1 ~reg 0 39522 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsync_start_reg2 ~reg 0 39524 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txphinitdone_reg2 ~reg 0 39525 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txdlysresetdone_reg2 ~reg 0 39526 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txphaligndone_reg2 ~reg 0 39527 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txsyncdone_reg2 ~reg 0 39528 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxsync_start_reg1 ~reg 0 39530 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxdlysresetdone_reg1 ~reg 0 39531 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxphaligndone_m_reg1 ~reg 0 39532 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxphaligndone_s_reg1 ~reg 0 39533 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxsync_donem_reg1 ~reg 0 39534 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxsyncdone_reg1 ~reg 0 39535 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxsync_start_reg2 ~reg 0 39537 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxdlysresetdone_reg2 ~reg 0 39538 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxphaligndone_m_reg2 ~reg 0 39539 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxphaligndone_s_reg2 ~reg 0 39540 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxsync_donem_reg2 ~reg 0 39541 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rxsyncdone_reg2 ~reg 0 39542 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txdlyen ~reg 0 39545 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int txsync_done ~reg 0 39546 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_type (_int ~[5:0]reg~ 0 39547 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int fsm_tx ~[5:0]reg~ 0 39547 (_arch (_uni(_cnst \6'd0\))))(_reg)(_flags1))
		(_sig (_int rxdlyen ~reg 0 39549 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int rxsync_done ~reg 0 39550 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_type (_int ~[6:0]reg~ 0 39551 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int fsm_rx ~[6:0]reg~ 0 39551 (_arch (_uni(_cnst \7'd0\))))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#39572_0@ (_arch 0 0 39572 (_prcs 0(_trgt(37)(38)(39)(40)(41)(47)(48)(49)(50)(51)(57)(58)(59)(60)(61)(62)(42)(43)(44)(45)(46)(52)(53)(54)(55)(56)(63)(64)(65)(66)(67)(68))(_read(0)(1)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(37)(38)(39)(40)(41)(47)(48)(49)(50)(51)(57)(58)(59)(60)(61)(62))
				(_need_init)
			)))
			(@ASSIGN#39973,39983,39984,39988_1@ (_arch 1 0 39973 (_prcs 1(_ass)(_simple)(_trgt(21)(29)(30)(33))(_sens(42))
			)))
			(@ASSIGN#39974_2@ (_arch 2 0 39974 (_prcs 2(_ass)(_simple)(_trgt(23))
			)))
			(@ASSIGN#39975,39976_3@ (_arch 3 0 39975 (_prcs 3(_ass)(_simple)(_trgt(24)(19))(_sens(2)(71))
			)))
			(@ASSIGN#39977,39978,39981_4@ (_arch 4 0 39977 (_prcs 5(_ass)(_simple)(_trgt(22)(20)(27))(_sens(71))
			)))
			(@ASSIGN#39979_5@ (_arch 5 0 39979 (_prcs 7(_ass)(_simple)(_trgt(25))(_sens(69))
			)))
			(@ASSIGN#39980_6@ (_arch 6 0 39980 (_prcs 8(_ass)(_alias ((SYNC_TXSYNC_DONE)(txsync_done)))(_simple)(_trgt(26))(_sens(70))
			)))
			(@ASSIGN#39985,39990,39991_7@ (_arch 7 0 39985 (_prcs 12(_ass)(_simple)(_trgt(31)(34)(36))(_sens(74))
			)))
			(@ASSIGN#39986_8@ (_arch 8 0 39986 (_prcs 13(_ass)(_simple)(_trgt(28))(_sens(2)(74)(67))
			)))
			(@ASSIGN#39987_9@ (_arch 9 0 39987 (_prcs 14(_ass)(_simple)(_trgt(32))(_sens(72))
			)))
			(@ASSIGN#39989_10@ (_arch 10 0 39989 (_prcs 16(_ass)(_alias ((SYNC_RXSYNC_DONE)(rxsync_done)))(_simple)(_trgt(35))(_sens(73))
			)))
			(@INTERNAL#0_11@ (_int 11 0 0 0 (_prcs 19 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate txsync_fsm 0 39665 (_vif  (_code 20))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#39668_12@ (_arch 12 0 39668 (_prcs 0(_trgt(71)(69)(70))(_read(0)(1)(71)(52)(69)(70)(44)(54)(49)(2)(53)(48)(56)(51)(55)(50))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate txsync_fsm_disable 0 39778 (_vif  (_code 21))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#39781_14@ (_arch 14 0 39781 (_prcs 0(_trgt(71)(69)(70))(_read(0))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_15@ (_int 15 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate rxsync_fsm 0 39797 (_vif  (_code 22))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#39800_16@ (_arch 16 0 39800 (_prcs 0(_trgt(74)(72)(73))(_read(0)(1)(74)(63)(42)(43)(45)(40)(72)(73)(46)(64)(58)(2)(66)(60)(65)(59))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_17@ (_int 17 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate rxsync_fsm_disable 0 39956 (_vif  (_code 23))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#39959_18@ (_arch 18 0 39959 (_prcs 0(_trgt(74)(72)(73))(_read(0))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_19@ (_int 19 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_sync_ies 41 -1)

)
V 000081 55 13775         1580965250189 axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_user
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_user 0 40064(axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_user 0 40064))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 29))
	(_code 2a2c232f737d773f7c2f2b7e3970722c2f2f7c2d2c2928)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 40067 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_SIM_MODE ~vector~0 0 40067 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~1 0 40068 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USE_MODE ~vector~1 0 40068 \"3.0"\ (_ent -1 (_string \V"3.0"\))))
		(_type (_int ~vector~2 0 40069 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_OOBCLK_MODE ~vector~2 0 40069 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~3 0 40070 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RXCDRLOCK_MAX ~vector~3 0 40070 \4'd15\ (_ent -1 (_cnst \4'd15\))))
		(_type (_int ~vector~4 0 40071 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RXVALID_MAX ~vector~4 0 40071 \4'd15\ (_ent -1 (_cnst \4'd15\))))
		(_type (_int ~vector~5 0 40074 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CONVERGE_MAX ~vector~5 0 40074 \22'd3125000\ (_ent -1 (_cnst \22'd3125000\))))
		(_type (_int ~vector~6 0 40173 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_IDLE ~vector~6 0 40173 \2'd00\ (_ent -1 (_cnst \2'd0\)))(_cnst l))
		(_type (_int ~vector~7 0 40174 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RESETOVRD ~vector~7 0 40174 \2'd1\ (_ent -1 (_cnst \2'd1\)))(_cnst l))
		(_type (_int ~vector~8 0 40175 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RESET_INIT ~vector~8 0 40175 \2'd2\ (_ent -1 (_cnst \2'd2\)))(_cnst l))
		(_type (_int ~vector~9 0 40176 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RESET ~vector~9 0 40176 \2'd3\ (_ent -1 (_cnst \2'd3\)))(_cnst l))
		(_type (_int ~vector~10 0 40179 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int converge_max_cnt ~vector~10 0 40179 \PCIE_SIM_MODE=="TRUE"?22'd100:CONVERGE_MAX\ (_ent -1 (_code 33)))(_cnst l))
		(_port (_int USER_TXUSRCLK ~wire 0 40079 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int USER_RXUSRCLK ~wire 0 40080 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int USER_OOBCLK_IN ~wire 0 40081 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int USER_RST_N ~wire 0 40082 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_RXUSRCLK_RST_N ~wire 0 40083 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_PCLK_SEL ~wire 0 40084 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_RESETOVRD_START ~wire 0 40085 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_TXRESETDONE ~wire 0 40086 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_RXRESETDONE ~wire 0 40087 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_TXELECIDLE ~wire 0 40088 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_TXCOMPLIANCE ~wire 0 40089 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_RXCDRLOCK_IN ~wire 0 40090 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int USER_RXVALID_IN ~wire 0 40091 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int USER_RXSTATUS_IN ~wire 0 40092 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_PHYSTATUS_IN ~wire 0 40093 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int USER_RATE_DONE ~wire 0 40094 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_RST_IDLE ~wire 0 40095 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_RATE_RXSYNC ~wire 0 40096 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_RATE_IDLE ~wire 0 40097 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_RATE_GEN3 ~wire 0 40098 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_RXEQ_ADAPT_DONE ~wire 0 40099 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_OOBCLK ~wire 0 40102 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RESETOVRD ~wire 0 40103 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_TXPMARESET ~wire 0 40104 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RXPMARESET ~wire 0 40105 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RXCDRRESET ~wire 0 40106 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RXCDRFREQRESET ~wire 0 40107 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RXDFELPMRESET ~wire 0 40108 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_EYESCANRESET ~wire 0 40109 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_TXPCSRESET ~wire 0 40110 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RXPCSRESET ~wire 0 40111 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RXBUFRESET ~wire 0 40112 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RESETOVRD_DONE ~wire 0 40113 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RESETDONE ~wire 0 40114 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_ACTIVE_LANE ~wire 0 40115 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RXCDRLOCK_OUT ~wire 0 40116 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RXVALID_OUT ~wire 0 40117 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_PHYSTATUS_OUT ~wire 0 40118 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_PHYSTATUS_RST ~wire 0 40119 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_GEN3_RDY ~wire 0 40120 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RX_CONVERGE ~wire 0 40121 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int pclk_sel_reg1 ~reg 0 40126 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int resetovrd_start_reg1 ~reg 0 40127 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txresetdone_reg1 ~reg 0 40128 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxresetdone_reg1 ~reg 0 40129 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txelecidle_reg1 ~reg 0 40130 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txcompliance_reg1 ~reg 0 40131 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxcdrlock_reg1 ~reg 0 40132 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxvalid_reg1 ~reg 0 40133 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxstatus_reg1 ~reg 0 40134 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_done_reg1 ~reg 0 40135 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rst_idle_reg1 ~reg 0 40136 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_rxsync_reg1 ~reg 0 40137 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_idle_reg1 ~reg 0 40138 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_gen3_reg1 ~reg 0 40139 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxeq_adapt_done_reg1 ~reg 0 40140 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int pclk_sel_reg2 ~reg 0 40142 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int resetovrd_start_reg2 ~reg 0 40143 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txresetdone_reg2 ~reg 0 40144 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rxresetdone_reg2 ~reg 0 40145 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int txelecidle_reg2 ~reg 0 40146 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int txcompliance_reg2 ~reg 0 40147 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rxcdrlock_reg2 ~reg 0 40148 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxvalid_reg2 ~reg 0 40149 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxstatus_reg2 ~reg 0 40150 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_done_reg2 ~reg 0 40151 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rst_idle_reg2 ~reg 0 40152 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rate_rxsync_reg2 ~reg 0 40153 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rate_idle_reg2 ~reg 0 40154 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rate_gen3_reg2 ~reg 0 40155 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxeq_adapt_done_reg2 ~reg 0 40156 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[1:0]reg~ 0 40159 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int oobclk_cnt ~[1:0]reg~ 0 40159 (_arch (_uni(_cnst \2'd0\))))(_reg)(_flags2))
		(_type (_int ~[7:0]reg~ 0 40160 (_array ~reg ((_dto i 7 i 0)))))
		(_sig (_int reset_cnt ~[7:0]reg~ 0 40160 (_arch (_uni(_cnst \8'd127\))))(_reg)(_flags2))
		(_type (_int ~[3:0]reg~ 0 40161 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int rxcdrlock_cnt ~[3:0]reg~ 0 40161 (_arch (_uni(_cnst \4'd0\))))(_reg)(_flags1))
		(_sig (_int rxvalid_cnt ~[3:0]reg~ 0 40162 (_arch (_uni(_cnst \4'd0\))))(_reg)(_flags1))
		(_type (_int ~[21:0]reg~ 0 40163 (_array ~reg ((_dto i 21 i 0)))))
		(_sig (_int converge_cnt ~[21:0]reg~ 0 40163 (_arch (_uni(_cnst \22'd0\))))(_reg)(_flags1))
		(_sig (_int converge_gen3 ~reg 0 40164 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int oobclk ~reg 0 40167 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int reset ~[7:0]reg~ 0 40168 (_arch (_uni(_cnst \8'h0\))))(_reg)(_flags1))
		(_sig (_int gen3_rdy ~reg 0 40169 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_sig (_int fsm ~[1:0]reg~ 0 40170 (_arch (_uni(_cnst \2'd0\))))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#40184,40450,40498,40527_0@ (_arch 0 0 40184 (_prcs 0(_trgt(41)(42)(43)(44)(45)(46)(47)(55)(56)(57)(58)(59)(60)(61)(62)(70)(73)(75)(76))(_read(0)(3)(5)(6)(7)(8)(9)(10)(11)(20)(41)(42)(43)(44)(45)(46)(47)(55)(62)(73)(66)(68)(69)(75)(70)(76))
				(_need_init)
			)))
			(@ALWAYS#40235,40474_1@ (_arch 1 0 40235 (_prcs 1(_trgt(48)(49)(51)(50)(52)(53)(54)(63)(64)(66)(65)(67)(68)(69)(74))(_read(1)(4)(12)(13)(16)(15)(17)(18)(19)(48)(49)(51)(50)(52)(53)(54)(63)(74)(64))
				(_need_init)
			)))
			(@ALWAYS#40554_2@ (_arch 2 0 40554 (_prcs 6(_trgt(79))(_read(4)(68)(69))(_sens(1))(_dssslclk(1))(_edge 35)
			)))
			(@ASSIGN#40567,40577_3@ (_arch 3 0 40567 (_prcs 7(_ass)(_simple)(_trgt(22)(32))(_sens(80))
			)))
			(@ASSIGN#40568,40574,40596_4@ (_arch 4 0 40568 (_prcs 8(_ass)(_simple)(_trgt(23)(29)(39))
			)))
			(@ASSIGN#40569_5@ (_arch 5 0 40569 (_prcs 9(_ass)(_alias ((USER_RXPMARESET)(reset(0))))(_simple)(_trgt(24))(_sens(78(0)))
			)))
			(@ASSIGN#40570_6@ (_arch 6 0 40570 (_prcs 10(_ass)(_alias ((USER_RXCDRRESET)(reset(1))))(_simple)(_trgt(25))(_sens(78(1)))
			)))
			(@ASSIGN#40571_7@ (_arch 7 0 40571 (_prcs 11(_ass)(_alias ((USER_RXCDRFREQRESET)(reset(2))))(_simple)(_trgt(26))(_sens(78(2)))
			)))
			(@ASSIGN#40572_8@ (_arch 8 0 40572 (_prcs 12(_ass)(_alias ((USER_RXDFELPMRESET)(reset(3))))(_simple)(_trgt(27))(_sens(78(3)))
			)))
			(@ASSIGN#40573_9@ (_arch 9 0 40573 (_prcs 13(_ass)(_alias ((USER_EYESCANRESET)(reset(4))))(_simple)(_trgt(28))(_sens(78(4)))
			)))
			(@ASSIGN#40575_10@ (_arch 10 0 40575 (_prcs 15(_ass)(_alias ((USER_RXPCSRESET)(reset(5))))(_simple)(_trgt(30))(_sens(78(5)))
			)))
			(@ASSIGN#40576_11@ (_arch 11 0 40576 (_prcs 16(_ass)(_alias ((USER_RXBUFRESET)(reset(6))))(_simple)(_trgt(31))(_sens(78(6)))
			)))
			(@ASSIGN#40580_12@ (_arch 12 0 40580 (_prcs 18(_ass)(_alias ((USER_OOBCLK)(oobclk)))(_simple)(_trgt(21))(_sens(77))
			)))
			(@ASSIGN#40581_13@ (_arch 13 0 40581 (_prcs 19(_ass)(_alias ((USER_RESETDONE)(txresetdone_reg2)(rxresetdone_reg2)))(_simple)(_trgt(33))(_sens(58)(59))
			)))
			(@ASSIGN#40582_14@ (_arch 14 0 40582 (_prcs 20(_ass)(_alias ((USER_ACTIVE_LANE)(txelecidle_reg2)(txcompliance_reg2)))(_simple)(_trgt(34))(_sens(60)(61))
			)))
			(@ASSIGN#40584_15@ (_arch 15 0 40584 (_prcs 21(_ass)(_simple)(_trgt(35))(_sens(11)(73))
			)))
			(@ASSIGN#40588_16@ (_arch 16 0 40588 (_prcs 22(_ass)(_simple)(_trgt(36))(_sens(12)(74)(66)(68))
			)))
			(@ASSIGN#40592_17@ (_arch 17 0 40592 (_prcs 23(_ass)(_alias ((USER_PHYSTATUS_OUT)(rst_idle_reg2)(rate_idle_reg2)(rate_rxsync_reg2)(USER_PHYSTATUS_IN)(rate_done_reg2)))(_simple)(_trgt(37))(_sens(66)(68)(67)(14)(65))
			)))
			(@ASSIGN#40594_18@ (_arch 18 0 40594 (_prcs 24(_ass)(_alias ((USER_PHYSTATUS_RST)(rst_idle_reg2)))(_simple)(_trgt(38))(_sens(66))
			)))
			(@ASSIGN#40598_19@ (_arch 19 0 40598 (_prcs 26(_ass)(_simple)(_trgt(40))(_sens(75)(76))
			)))
			(@INTERNAL#0_20@ (_int 20 0 0 0 (_prcs 27 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate resetovrd 0 40284 (_vif  (_code 29))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#40287,40319,40341_21@ (_arch 21 0 40287 (_prcs 0(_trgt(72)(78)(80))(_read(0)(3)(80)(72)(78)(78(d_6_0))(57)(59))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_22@ (_int 22 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate resetovrd_disble 0 40373 (_vif  (_code 30))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#40376_23@ (_arch 23 0 40376 (_prcs 0(_trgt(72)(78)(80))(_read(0)(3))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_24@ (_int 24 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate oobclk_div 0 40403 (_vif  (_code 31))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#40406_25@ (_arch 25 0 40406 (_prcs 0(_trgt(71)(77))(_read(2)(3)(71)(56)(71(1))(71(0)))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_26@ (_int 26 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate oobclk_div_disable 0 40426 (_vif  (_code 32))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#40429_27@ (_arch 27 0 40429 (_prcs 0(_trgt(71)(77))(_read(2)(3))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_28@ (_int 28 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_user 34 -1)

)
V 000083 55 11153         1580965250191 axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_user_ies
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_user_ies 0 40670(axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_user_ies 0 40670))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 24))
	(_code 2a2c232f737d773f7c2c23283970722c2f2f7c2d2c2928)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 40673 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USE_MODE ~vector~0 0 40673 \"1.1"\ (_ent -1 (_string \V"1.1"\))))
		(_type (_int ~vector~1 0 40674 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RXCDRLOCK_MAX ~vector~1 0 40674 \4'd15\ (_ent -1 (_cnst \4'd15\))))
		(_type (_int ~vector~2 0 40677 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int RXVALID_MAX ~vector~2 0 40677 \4'd15\ (_ent -1 (_cnst \4'd15\))))
		(_type (_int ~vector~3 0 40763 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_IDLE ~vector~3 0 40763 \2'd00\ (_ent -1 (_cnst \2'd0\)))(_cnst l))
		(_type (_int ~vector~4 0 40764 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RESETOVRD ~vector~4 0 40764 \2'd1\ (_ent -1 (_cnst \2'd1\)))(_cnst l))
		(_type (_int ~vector~5 0 40765 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RESET_INIT ~vector~5 0 40765 \2'd2\ (_ent -1 (_cnst \2'd2\)))(_cnst l))
		(_type (_int ~vector~6 0 40766 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RESET ~vector~6 0 40766 \2'd3\ (_ent -1 (_cnst \2'd3\)))(_cnst l))
		(_port (_int USER_TXUSRCLK ~wire 0 40682 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int USER_RXUSRCLK ~wire 0 40683 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int USER_RST_N ~wire 0 40684 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_RXUSRCLK_RST_N ~wire 0 40685 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_RESETOVRD_START ~wire 0 40686 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_TXRESETDONE ~wire 0 40687 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_RXRESETDONE ~wire 0 40688 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_TXELECIDLE ~wire 0 40689 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_TXCOMPLIANCE ~wire 0 40690 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_RXCDRLOCK_IN ~wire 0 40691 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int USER_RXVALID_IN ~wire 0 40692 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int USER_RXSTATUS_IN ~wire 0 40693 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_PHYSTATUS_IN ~wire 0 40694 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int USER_RATE_DONE ~wire 0 40695 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_RST_IDLE ~wire 0 40696 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_RATE_RXSYNC ~wire 0 40697 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_RATE_IDLE ~wire 0 40698 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_RATE_GEN3 ~wire 0 40699 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int USER_RESETOVRD ~wire 0 40702 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_TXPMARESET ~wire 0 40703 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RXPMARESET ~wire 0 40704 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RXCDRRESET ~wire 0 40705 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RXCDRFREQRESET ~wire 0 40706 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RXDFELPMRESET ~wire 0 40707 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_EYESCANRESET ~wire 0 40708 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_TXPCSRESET ~wire 0 40709 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RXPCSRESET ~wire 0 40710 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RXBUFRESET ~wire 0 40711 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RESETOVRD_DONE ~wire 0 40712 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RESETDONE ~wire 0 40713 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_ACTIVE_LANE ~wire 0 40714 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RXCDRLOCK_OUT ~wire 0 40715 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_RXVALID_OUT ~wire 0 40716 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_PHYSTATUS_OUT ~wire 0 40717 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_PHYSTATUS_RST ~wire 0 40718 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int USER_GEN3_RDY ~wire 0 40719 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int resetovrd_start_reg1 ~reg 0 40724 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txresetdone_reg1 ~reg 0 40725 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxresetdone_reg1 ~reg 0 40726 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txelecidle_reg1 ~reg 0 40727 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txcompliance_reg1 ~reg 0 40728 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxcdrlock_reg1 ~reg 0 40729 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxvalid_reg1 ~reg 0 40730 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxstatus_reg1 ~reg 0 40731 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_done_reg1 ~reg 0 40732 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rst_idle_reg1 ~reg 0 40733 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_rxsync_reg1 ~reg 0 40734 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_idle_reg1 ~reg 0 40735 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_gen3_reg1 ~reg 0 40736 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int resetovrd_start_reg2 ~reg 0 40738 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int txresetdone_reg2 ~reg 0 40739 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rxresetdone_reg2 ~reg 0 40740 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int txelecidle_reg2 ~reg 0 40741 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int txcompliance_reg2 ~reg 0 40742 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rxcdrlock_reg2 ~reg 0 40743 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxvalid_reg2 ~reg 0 40744 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rxstatus_reg2 ~reg 0 40745 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_done_reg2 ~reg 0 40746 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rst_idle_reg2 ~reg 0 40747 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rate_rxsync_reg2 ~reg 0 40748 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rate_idle_reg2 ~reg 0 40749 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rate_gen3_reg2 ~reg 0 40750 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[7:0]reg~ 0 40753 (_array ~reg ((_dto i 7 i 0)))))
		(_sig (_int reset_cnt ~[7:0]reg~ 0 40753 (_arch (_uni(_cnst \8'd127\))))(_reg)(_flags2))
		(_type (_int ~[3:0]reg~ 0 40754 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int rxcdrlock_cnt ~[3:0]reg~ 0 40754 (_arch (_uni(_cnst \4'd0\))))(_reg)(_flags1))
		(_sig (_int rxvalid_cnt ~[3:0]reg~ 0 40755 (_arch (_uni(_cnst \4'd0\))))(_reg)(_flags1))
		(_sig (_int reset ~[7:0]reg~ 0 40758 (_arch (_uni(_cnst \8'h0\))))(_reg)(_flags1))
		(_sig (_int gen3_rdy ~reg 0 40759 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_type (_int ~[1:0]reg~ 0 40760 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int fsm ~[1:0]reg~ 0 40760 (_arch (_uni(_cnst \2'd0\))))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#40771,40980_0@ (_arch 0 0 40771 (_prcs 0(_trgt(36)(37)(38)(39)(40)(41)(49)(50)(51)(52)(53)(54)(63))(_read(0)(2)(4)(5)(6)(7)(8)(9)(36)(37)(38)(39)(40)(41)(54)(63))
				(_need_init)
			)))
			(@ALWAYS#40814,41004_1@ (_arch 1 0 40814 (_prcs 1(_trgt(42)(43)(45)(44)(46)(47)(48)(55)(56)(58)(57)(59)(60)(61)(64))(_read(1)(3)(10)(11)(14)(13)(15)(16)(17)(42)(43)(45)(44)(46)(47)(48)(55)(64)(56))
				(_need_init)
			)))
			(@ALWAYS#41028_2@ (_arch 2 0 41028 (_prcs 4(_trgt(66))(_read(3)(60)(61))(_sens(1))(_dssslclk(1))(_edge 35)
			)))
			(@ASSIGN#41041,41051_3@ (_arch 3 0 41041 (_prcs 5(_ass)(_simple)(_trgt(18)(28))(_sens(67))
			)))
			(@ASSIGN#41042,41048_4@ (_arch 4 0 41042 (_prcs 6(_ass)(_simple)(_trgt(19)(25))
			)))
			(@ASSIGN#41043_5@ (_arch 5 0 41043 (_prcs 7(_ass)(_alias ((USER_RXPMARESET)(reset(0))))(_simple)(_trgt(20))(_sens(65(0)))
			)))
			(@ASSIGN#41044_6@ (_arch 6 0 41044 (_prcs 8(_ass)(_alias ((USER_RXCDRRESET)(reset(1))))(_simple)(_trgt(21))(_sens(65(1)))
			)))
			(@ASSIGN#41045_7@ (_arch 7 0 41045 (_prcs 9(_ass)(_alias ((USER_RXCDRFREQRESET)(reset(2))))(_simple)(_trgt(22))(_sens(65(2)))
			)))
			(@ASSIGN#41046_8@ (_arch 8 0 41046 (_prcs 10(_ass)(_alias ((USER_RXDFELPMRESET)(reset(3))))(_simple)(_trgt(23))(_sens(65(3)))
			)))
			(@ASSIGN#41047_9@ (_arch 9 0 41047 (_prcs 11(_ass)(_alias ((USER_EYESCANRESET)(reset(4))))(_simple)(_trgt(24))(_sens(65(4)))
			)))
			(@ASSIGN#41049_10@ (_arch 10 0 41049 (_prcs 13(_ass)(_alias ((USER_RXPCSRESET)(reset(5))))(_simple)(_trgt(26))(_sens(65(5)))
			)))
			(@ASSIGN#41050_11@ (_arch 11 0 41050 (_prcs 14(_ass)(_alias ((USER_RXBUFRESET)(reset(6))))(_simple)(_trgt(27))(_sens(65(6)))
			)))
			(@ASSIGN#41054_12@ (_arch 12 0 41054 (_prcs 16(_ass)(_alias ((USER_RESETDONE)(txresetdone_reg2)(rxresetdone_reg2)))(_simple)(_trgt(29))(_sens(50)(51))
			)))
			(@ASSIGN#41055_13@ (_arch 13 0 41055 (_prcs 17(_ass)(_alias ((USER_ACTIVE_LANE)(txelecidle_reg2)(txcompliance_reg2)))(_simple)(_trgt(30))(_sens(52)(53))
			)))
			(@ASSIGN#41057_14@ (_arch 14 0 41057 (_prcs 18(_ass)(_simple)(_trgt(31))(_sens(9)(63))
			)))
			(@ASSIGN#41061_15@ (_arch 15 0 41061 (_prcs 19(_ass)(_simple)(_trgt(32))(_sens(10)(64)(58)(60))
			)))
			(@ASSIGN#41065_16@ (_arch 16 0 41065 (_prcs 20(_ass)(_alias ((USER_PHYSTATUS_OUT)(rst_idle_reg2)(rate_idle_reg2)(rate_rxsync_reg2)(USER_PHYSTATUS_IN)(rate_done_reg2)))(_simple)(_trgt(33))(_sens(58)(60)(59)(12)(57))
			)))
			(@ASSIGN#41067_17@ (_arch 17 0 41067 (_prcs 21(_ass)(_alias ((USER_PHYSTATUS_RST)(rst_idle_reg2)))(_simple)(_trgt(34))(_sens(58))
			)))
			(@ASSIGN#41069_18@ (_arch 18 0 41069 (_prcs 22(_ass)(_alias ((USER_GEN3_RDY)(gen3_rdy)))(_simple)(_trgt(35))(_sens(66))
			)))
			(@INTERNAL#0_19@ (_int 19 0 0 0 (_prcs 23 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate resetovrd_enable 0 40863 (_vif  (_code 24))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#40866,40898,40920_20@ (_arch 20 0 40866 (_prcs 0(_trgt(62)(65)(67))(_read(0)(2)(67)(62)(65)(65(d_6_0))(49)(51))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_21@ (_int 21 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate resetovrd_disble 0 40952 (_vif  (_code 25))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#40955_22@ (_arch 22 0 40955 (_prcs 0(_trgt(62)(65)(67))(_read(0)(2))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_23@ (_int 23 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v1_6_pipe_user_ies 26 -1)

)
V 000082 55 7483          1580965250193 axi_pcie_v2_9_2_pcie_7x_v2_0_2_qpll_reset
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_qpll_reset 0 44947(axi_pcie_v2_9_2_pcie_7x_v2_0_2_qpll_reset 0 44947))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_code 3a3c333e636d672f6c3c393d2960623c3f3f6c3d3c3938)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 44951 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_PLL_SEL ~vector~0 0 44951 \"CPLL"\ (_ent -1 (_string \V"CPLL"\))))
		(_type (_int ~vector~1 0 44952 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_POWER_SAVING ~vector~1 0 44952 \"TRUE"\ (_ent -1 (_string \V"TRUE"\))))
		(_type (_int ~vector~2 0 44953 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_LANE ~vector~2 0 44953 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~3 0 44956 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BYPASS_COARSE_OVRD ~vector~3 0 44956 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 45005 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_IDLE ~vector~4 0 45005 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~5 0 45006 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_WAIT_LOCK ~vector~5 0 45006 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~6 0 45007 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_MMCM_LOCK ~vector~6 0 45007 \3\ (_ent -1 (_cnst \3\)))(_cnst l))
		(_type (_int ~vector~7 0 45008 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_START_NOM ~vector~7 0 45008 \4\ (_ent -1 (_cnst \4\)))(_cnst l))
		(_type (_int ~vector~8 0 45009 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_DONE_NOM ~vector~8 0 45009 \5\ (_ent -1 (_cnst \5\)))(_cnst l))
		(_type (_int ~vector~9 0 45010 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_QPLLLOCK ~vector~9 0 45010 \6\ (_ent -1 (_cnst \6\)))(_cnst l))
		(_type (_int ~vector~10 0 45011 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_START_OPT ~vector~10 0 45011 \7\ (_ent -1 (_cnst \7\)))(_cnst l))
		(_type (_int ~vector~11 0 45012 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DRP_DONE_OPT ~vector~11 0 45012 \8\ (_ent -1 (_cnst \8\)))(_cnst l))
		(_type (_int ~vector~12 0 45013 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_QPLL_RESET ~vector~12 0 45013 \9\ (_ent -1 (_cnst \9\)))(_cnst l))
		(_type (_int ~vector~13 0 45014 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_QPLLLOCK2 ~vector~13 0 45014 \10\ (_ent -1 (_cnst \10\)))(_cnst l))
		(_type (_int ~vector~14 0 45015 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_QPLL_PDRESET ~vector~14 0 45015 \11\ (_ent -1 (_cnst \11\)))(_cnst l))
		(_type (_int ~vector~15 0 45016 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_QPLL_PD ~vector~15 0 45016 \12\ (_ent -1 (_cnst \12\)))(_cnst l))
		(_port (_int QRST_CLK ~wire 0 44961 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int QRST_RST_N ~wire 0 44962 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int QRST_MMCM_LOCK ~wire 0 44963 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE-1:0]wire~ 0 44964 (_array ~wire ((_range  6)))))
		(_port (_int QRST_CPLLLOCK ~[PCIE_LANE-1:0]wire~ 0 44964 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[PCIE_LANE-1>>2:0]wire~ 0 44965 (_array ~wire ((_range  7)))))
		(_port (_int QRST_DRP_DONE ~[PCIE_LANE-1>>2:0]wire~ 0 44965 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int QRST_QPLLLOCK ~[PCIE_LANE-1>>2:0]wire~ 0 44966 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]wire~ 0 44967 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int QRST_RATE ~[1:0]wire~ 0 44967 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int QRST_QPLLRESET_IN ~[PCIE_LANE-1:0]wire~ 0 44968 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int QRST_QPLLPD_IN ~[PCIE_LANE-1:0]wire~ 0 44969 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int QRST_OVRD ~wire 0 44972 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int QRST_DRP_START ~wire 0 44973 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int QRST_QPLLRESET_OUT ~wire 0 44974 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int QRST_QPLLPD_OUT ~wire 0 44975 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int QRST_IDLE ~wire 0 44976 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[3:0]wire~ 0 44977 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int QRST_FSM ~[3:0]wire~ 0 44977 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int mmcm_lock_reg1 ~reg 0 44982 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[PCIE_LANE-1:0]reg~ 0 44983 (_array ~reg ((_range  8)))))
		(_sig (_int cplllock_reg1 ~[PCIE_LANE-1:0]reg~ 0 44983 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[PCIE_LANE-1>>2:0]reg~ 0 44984 (_array ~reg ((_range  9)))))
		(_sig (_int drp_done_reg1 ~[PCIE_LANE-1>>2:0]reg~ 0 44984 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int qplllock_reg1 ~[PCIE_LANE-1>>2:0]reg~ 0 44985 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[1:0]reg~ 0 44986 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int rate_reg1 ~[1:0]reg~ 0 44986 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int qpllreset_in_reg1 ~[PCIE_LANE-1:0]reg~ 0 44987 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int qpllpd_in_reg1 ~[PCIE_LANE-1:0]reg~ 0 44988 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int mmcm_lock_reg2 ~reg 0 44990 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int cplllock_reg2 ~[PCIE_LANE-1:0]reg~ 0 44991 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int drp_done_reg2 ~[PCIE_LANE-1>>2:0]reg~ 0 44992 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int qplllock_reg2 ~[PCIE_LANE-1>>2:0]reg~ 0 44993 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rate_reg2 ~[1:0]reg~ 0 44994 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int qpllreset_in_reg2 ~[PCIE_LANE-1:0]reg~ 0 44995 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int qpllpd_in_reg2 ~[PCIE_LANE-1:0]reg~ 0 44996 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int ovrd ~reg 0 44999 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_sig (_int qpllreset ~reg 0 45000 (_arch (_uni(_cnst \1'd1\))))(_reg)(_flags1))
		(_sig (_int qpllpd ~reg 0 45001 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_type (_int ~[3:0]reg~ 0 45002 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int fsm ~[3:0]reg~ 0 45002 (_arch (_uni(_cnst \2\))))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#45021,45068_0@ (_arch 0 0 45021 (_prcs 0(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(32)(29)(30)(31))(_read(0)(1)(2)(3)(4)(5)(6)(7)(8)(15)(16)(17)(18)(19)(20)(21)(32)(29)(27)(28)(23)(25)(30)(31)(22)(24)(26))
				(_need_init)
			)))
			(@ASSIGN#45242_1@ (_arch 1 0 45242 (_prcs 2(_ass)(_alias ((QRST_OVRD)(ovrd)))(_simple)(_trgt(9))(_sens(29))
			)))
			(@ASSIGN#45243,45246,45247_2@ (_arch 2 0 45243 (_prcs 3(_ass)(_simple)(_trgt(10)(13)(14))(_sens(32))
			)))
			(@ASSIGN#45244_3@ (_arch 3 0 45244 (_prcs 4(_ass)(_alias ((QRST_QPLLRESET_OUT)(qpllreset)))(_simple)(_trgt(11))(_sens(30))
			)))
			(@ASSIGN#45245_4@ (_arch 4 0 45245 (_prcs 5(_ass)(_simple)(_trgt(12))(_sens(31))
			)))
			(@INTERNAL#0_5@ (_int 5 0 0 0 (_prcs 8 (_virtual))))
		)
	)
	
	
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_qpll_reset 16 -1)

)
V 000082 55 10714         1580965250195 axi_pcie_v2_9_2_pcie_7x_v1_6_qpll_drp_ies
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v1_6_qpll_drp_ies 0 44498(axi_pcie_v2_9_2_pcie_7x_v1_6_qpll_drp_ies 0 44498))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 10))
	(_code 3a3c333e636d672f6c3c3d6a2960623c3f3f6c3d3c3938)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 44501 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_PLL_SEL ~vector~0 0 44501 \"CPLL"\ (_ent -1 (_string \V"CPLL"\))))
		(_type (_int ~vector~1 0 44502 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_REFCLK_FREQ ~vector~1 0 44502 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~2 0 44505 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int INDEX_MAX ~vector~2 0 44505 \3'd4\ (_ent -1 (_cnst \3'd4\))))
		(_type (_int ~vector~3 0 44554 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_QPLL_FBDIV ~vector~3 0 44554 \8'h36\ (_ent -1 (_cnst \8'h36\)))(_cnst l))
		(_type (_int ~vector~4 0 44555 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_CRSCODE ~vector~4 0 44555 \8'h88\ (_ent -1 (_cnst \8'h88\)))(_cnst l))
		(_type (_int ~vector~5 0 44556 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_QPLL_COARSE_FREQ_OVRD ~vector~5 0 44556 \8'h35\ (_ent -1 (_cnst \8'h35\)))(_cnst l))
		(_type (_int ~vector~6 0 44557 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_QPLL_COARSE_FREQ_OVRD_EN ~vector~6 0 44557 \8'h36\ (_ent -1 (_cnst \8'h36\)))(_cnst l))
		(_type (_int ~vector~7 0 44558 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_QPLL_LOCK_CFG ~vector~7 0 44558 \8'h34\ (_ent -1 (_cnst \8'h34\)))(_cnst l))
		(_type (_int ~vector~8 0 44561 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_QPLL_FBDIV ~vector~8 0 44561 \16'b1111110000000000\ (_ent -1 (_cnst \16'b1111110000000000\)))(_cnst l))
		(_type (_int ~vector~9 0 44562 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_QPLL_COARSE_FREQ_OVRD ~vector~9 0 44562 \16'b0000001111111111\ (_ent -1 (_cnst \16'b01111111111\)))(_cnst l))
		(_type (_int ~vector~10 0 44563 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_QPLL_COARSE_FREQ_OVRD_EN ~vector~10 0 44563 \16'b1111011111111111\ (_ent -1 (_cnst \16'b1111011111111111\)))(_cnst l))
		(_type (_int ~vector~11 0 44564 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int MASK_QPLL_LOCK_CFG ~vector~11 0 44564 \16'b1110011111111111\ (_ent -1 (_cnst \16'b1110011111111111\)))(_cnst l))
		(_type (_int ~vector~12 0 44567 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int NORM_QPLL_COARSE_FREQ_OVRD ~vector~12 0 44567 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~13 0 44568 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int NORM_QPLL_COARSE_FREQ_OVRD_EN ~vector~13 0 44568 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~14 0 44569 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int NORM_QPLL_LOCK_CFG ~vector~14 0 44569 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~15 0 44572 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int OVRD_QPLL_COARSE_FREQ_OVRD ~vector~15 0 44572 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~16 0 44573 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int OVRD_QPLL_COARSE_FREQ_OVRD_EN ~vector~16 0 44573 \16'b0000100000000000\ (_ent -1 (_cnst \16'b0100000000000\)))(_cnst l))
		(_type (_int ~vector~17 0 44574 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int OVRD_QPLL_LOCK_CFG ~vector~17 0 44574 \16'b0000000000000000\ (_ent -1 (_cnst \16'b0\)))(_cnst l))
		(_type (_int ~vector~18 0 44589 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int QPLL_FBDIV ~vector~18 0 44589 \PCIE_REFCLK_FREQ==2&&PCIE_PLL_SEL=="QPLL"?16'b0000000010000000:PCIE_REFCLK_FREQ==1&&PCIE_PLL_SEL=="QPLL"?16'b0000000100100000:PCIE_REFCLK_FREQ==0&&PCIE_PLL_SEL=="QPLL"?16'b0000000101110000:PCIE_REFCLK_FREQ==2&&PCIE_PLL_SEL=="CPLL"?16'b0000000001100000:PCIE_REFCLK_FREQ==1&&PCIE_PLL_SEL=="CPLL"?16'b0000000011100000:16'b0000000100100000\ (_ent -1 (_code 10)))(_cnst l))
		(_type (_int ~vector~19 0 44592 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN12_QPLL_FBDIV ~vector~19 0 44592 \PCIE_REFCLK_FREQ==2?16'b0000000010000000:PCIE_REFCLK_FREQ==1?16'b0000000100100000:16'b0000000101110000\ (_ent -1 (_code 11)))(_cnst l))
		(_type (_int ~vector~20 0 44595 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int GEN3_QPLL_FBDIV ~vector~20 0 44595 \PCIE_REFCLK_FREQ==2?16'b0000000001100000:PCIE_REFCLK_FREQ==1?16'b0000000011100000:16'b0000000100100000\ (_ent -1 (_code 12)))(_cnst l))
		(_type (_int ~vector~21 0 44604 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_IDLE ~vector~21 0 44604 \7'b0000001\ (_ent -1 (_cnst \7'b01\)))(_cnst l))
		(_type (_int ~vector~22 0 44605 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_LOAD ~vector~22 0 44605 \7'b0000010\ (_ent -1 (_cnst \7'b010\)))(_cnst l))
		(_type (_int ~vector~23 0 44606 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_READ ~vector~23 0 44606 \7'b0000100\ (_ent -1 (_cnst \7'b0100\)))(_cnst l))
		(_type (_int ~vector~24 0 44607 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_RRDY ~vector~24 0 44607 \7'b0001000\ (_ent -1 (_cnst \7'b01000\)))(_cnst l))
		(_type (_int ~vector~25 0 44608 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_WRITE ~vector~25 0 44608 \7'b0010000\ (_ent -1 (_cnst \7'b010000\)))(_cnst l))
		(_type (_int ~vector~26 0 44609 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_WRDY ~vector~26 0 44609 \7'b0100000\ (_ent -1 (_cnst \7'b0100000\)))(_cnst l))
		(_type (_int ~vector~27 0 44610 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FSM_DONE ~vector~27 0 44610 \7'b1000000\ (_ent -1 (_cnst \7'b1000000\)))(_cnst l))
		(_port (_int DRP_CLK ~wire 0 44510 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int DRP_RST_N ~wire 0 44511 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int DRP_OVRD ~wire 0 44512 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int DRP_GEN3 ~wire 0 44513 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int DRP_START ~wire 0 44514 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[15:0]wire~ 0 44515 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int DRP_DO ~[15:0]wire~ 0 44515 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int DRP_RDY ~wire 0 44516 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[7:0]wire~ 0 44519 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int DRP_ADDR ~[7:0]wire~ 0 44519 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int DRP_EN ~wire 0 44520 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int DRP_DI ~[15:0]wire~ 0 44521 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int DRP_WE ~wire 0 44522 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int DRP_DONE ~wire 0 44523 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[5:0]wire~ 0 44524 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int DRP_CRSCODE ~[5:0]wire~ 0 44524 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[6:0]wire~ 0 44525 (_array ~wire ((_dto i 6 i 0)))))
		(_port (_int DRP_FSM ~[6:0]wire~ 0 44525 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int ovrd_reg1 ~reg 0 44530 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int gen3_reg1 ~reg 0 44531 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int start_reg1 ~reg 0 44532 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[15:0]reg~ 0 44533 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int do_reg1 ~[15:0]reg~ 0 44533 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rdy_reg1 ~reg 0 44534 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int ovrd_reg2 ~reg 0 44536 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int gen3_reg2 ~reg 0 44537 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int start_reg2 ~reg 0 44538 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int do_reg2 ~[15:0]reg~ 0 44539 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rdy_reg2 ~reg 0 44540 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[2:0]reg~ 0 44543 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int index ~[2:0]reg~ 0 44543 (_arch (_uni(_cnst \3'd0\))))(_reg)(_flags2))
		(_sig (_int mode ~reg 0 44544 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 44545 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int crscode ~[5:0]reg~ 0 44545 (_arch (_uni(_cnst \6'd0\))))(_reg)(_flags1))
		(_type (_int ~[7:0]reg~ 0 44548 (_array ~reg ((_dto i 7 i 0)))))
		(_sig (_int addr ~[7:0]reg~ 0 44548 (_arch (_uni(_cnst \8'd0\))))(_reg)(_flags1))
		(_sig (_int di ~[15:0]reg~ 0 44549 (_arch (_uni(_cnst \16'd0\))))(_reg)(_flags1))
		(_sig (_int done ~reg 0 44550 (_arch (_uni(_cnst \1'd0\))))(_reg)(_flags1))
		(_type (_int ~[6:0]reg~ 0 44551 (_array ~reg ((_dto i 6 i 0)))))
		(_sig (_int fsm ~[6:0]reg~ 0 44551 (_arch (_uni(_cnst \7'd1\))))(_reg)(_flags1))
		(_sig (_int data_qpll_fbdiv ~[15:0]wire~ 0 44598 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_qpll_coarse_freq_ovrd ~[15:0]wire~ 0 44599 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_qpll_coarse_freq_ovrd_en ~[15:0]wire~ 0 44600 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int data_qpll_lock_cfg ~[15:0]wire~ 0 44601 (_arch (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#44615,44663,44739_0@ (_arch 0 0 44615 (_prcs 0(_trgt(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(27)(28)(26)(30)(24)(25)(29))(_read(0)(1)(2)(3)(4)(5)(6)(14)(15)(16)(17)(18)(24)(22)(25)(31)(26)(19)(22(d_6_1))(32(d_9_0))(33)(34)(30)(21)(20)(23))
				(_need_init)
			)))
			(@ASSIGN#44655_1@ (_arch 1 0 44655 (_prcs 1(_ass)(_simple)(_trgt(31))(_sens(20))
			)))
			(@ASSIGN#44656_2@ (_arch 2 0 44656 (_prcs 2(_ass)(_simple)(_trgt(32))
			)))
			(@ASSIGN#44657,44658_3@ (_arch 3 0 44657 (_prcs 3(_ass)(_simple)(_trgt(33)(34))(_sens(19))
			)))
			(@ASSIGN#44870_4@ (_arch 4 0 44870 (_prcs 7(_ass)(_alias ((DRP_ADDR)(addr)))(_simple)(_trgt(7))(_sens(27))
			)))
			(@ASSIGN#44871,44873,44876_5@ (_arch 5 0 44871 (_prcs 8(_ass)(_simple)(_trgt(8)(10)(13))(_sens(30))
			)))
			(@ASSIGN#44872_6@ (_arch 6 0 44872 (_prcs 9(_ass)(_alias ((DRP_DI)(di)))(_simple)(_trgt(9))(_sens(28))
			)))
			(@ASSIGN#44874_7@ (_arch 7 0 44874 (_prcs 11(_ass)(_alias ((DRP_DONE)(done)))(_simple)(_trgt(11))(_sens(29))
			)))
			(@ASSIGN#44875_8@ (_arch 8 0 44875 (_prcs 12(_ass)(_alias ((DRP_CRSCODE)(crscode)))(_simple)(_trgt(12))(_sens(26))
			)))
			(@INTERNAL#0_9@ (_int 9 0 0 0 (_prcs 14 (_virtual))))
		)
	)
	
	
	(_model . axi_pcie_v2_9_2_pcie_7x_v1_6_qpll_drp_ies 14 -1)

)
V 000086 55 10887         1580965250197 axi_pcie_v2_9_2_pcie_7x_v1_6_qpll_wrapper_ies
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v1_6_qpll_wrapper_ies 0 45319(axi_pcie_v2_9_2_pcie_7x_v1_6_qpll_wrapper_ies 0 45319))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 3a3c333e636d672f3a6f2a60683c333c3f3f6c3d3c)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ns 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 45322 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_SIM_MODE ~vector~0 0 45322 \"FALSE"\ (_ent -1 (_string \V"FALSE"\))))
		(_type (_int ~vector~1 0 45323 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_GT_DEVICE ~vector~1 0 45323 \"GTX"\ (_ent -1 (_string \V"GTX"\))))
		(_type (_int ~vector~2 0 45324 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_USE_MODE ~vector~2 0 45324 \"1.1"\ (_ent -1 (_string \V"1.1"\))))
		(_type (_int ~vector~3 0 45325 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_PLL_SEL ~vector~3 0 45325 \"CPLL"\ (_ent -1 (_string \V"CPLL"\))))
		(_type (_int ~vector~4 0 45328 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int PCIE_REFCLK_FREQ ~vector~4 0 45328 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~5 0 45371 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int QPLL_FBDIV ~vector~5 0 45371 \PCIE_REFCLK_FREQ==2&&PCIE_PLL_SEL=="QPLL"?10'b0010000000:PCIE_REFCLK_FREQ==1&&PCIE_PLL_SEL=="QPLL"?10'b0100100000:PCIE_REFCLK_FREQ==0&&PCIE_PLL_SEL=="QPLL"?10'b0101110000:PCIE_REFCLK_FREQ==2&&PCIE_PLL_SEL=="CPLL"?10'b0001100000:PCIE_REFCLK_FREQ==1&&PCIE_PLL_SEL=="CPLL"?10'b0011100000:10'b0100100000\ (_ent -1 (_code 5)))(_cnst l))
		(_type (_int ~vector~6 0 45374 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BIAS_CFG ~vector~6 0 45374 \PCIE_USE_MODE=="1.0"&&PCIE_PLL_SEL=="CPLL"?64'h0000042000001000:64'h0000040000001000\ (_ent -1 (_code 6)))(_cnst l))
		(_port (_int QPLL_GTGREFCLK ~wire 0 45333 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int QPLL_QPLLLOCKDETCLK ~wire 0 45334 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int QPLL_QPLLOUTCLK ~wire 0 45336 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int QPLL_QPLLOUTREFCLK ~wire 0 45337 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int QPLL_QPLLLOCK ~wire 0 45338 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int QPLL_QPLLPD ~wire 0 45341 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int QPLL_QPLLRESET ~wire 0 45342 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int QPLL_DRPCLK ~wire 0 45345 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 45346 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int QPLL_DRPADDR ~[7:0]wire~ 0 45346 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int QPLL_DRPEN ~wire 0 45347 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 45348 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int QPLL_DRPDI ~[15:0]wire~ 0 45348 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int QPLL_DRPWE ~wire 0 45349 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int QPLL_DRPDO ~[15:0]wire~ 0 45351 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int QPLL_DRPRDY ~wire 0 45352 (_arch (_out)))(_net scalared)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate gth_common 0 45384 (_vif  (_code 1))
	  (_object
	  	(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \3 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \4 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \5 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \6 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \7 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_type (_int ~[0:2]reg~ 0 0 (_array ~reg ((_to i 0 i 2)))))
	  	(_sig (_int \8 \ ~[0:2]reg~ -1 0 (_int (_uni(_cnst \3'd1\))))(_reg)(_flags2))
	  	(_type (_int ~[0:15]reg~ 0 0 (_array ~reg ((_to i 0 i 15)))))
	  	(_sig (_int \9 \ ~[0:15]reg~ -1 0 (_int (_uni(_cnst \16'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[4:0]reg~ 0 0 (_array ~reg ((_dto i 4 i 0)))))
	  	(_sig (_int \10 \ ~[4:0]reg~ -1 0 (_int (_uni(_cnst \5'b11111\))))(_reg)(_flags2))
	  	(_sig (_int \11 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \12 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \13 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \14 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_type (_int ~[0:4]reg~ 0 0 (_array ~reg ((_to i 0 i 4)))))
	  	(_sig (_int \15 \ ~[0:4]reg~ -1 0 (_int (_uni(_cnst \5'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:7]reg~ 0 0 (_array ~reg ((_to i 0 i 7)))))
	  	(_sig (_int \16 \ ~[0:7]reg~ -1 0 (_int (_uni(_cnst \8'd0\))))(_reg)(_flags2))
	  	(_sig (_int \17 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \18 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst gthe2_common_i 0 45387 (_ent . GTHE2_COMMON)
	  	(_gen
	  		((SIM_QPLLREFCLK_SEL) (_cnst \3'b01\))
	  		((SIM_RESET_SPEEDUP) (PCIE_SIM_MODE))
	  		((SIM_VERSION) (PCIE_USE_MODE))
	  		((QPLL_CFG) (_cnst \27'h06801C1\))
	  		((QPLL_COARSE_FREQ_OVRD) (_cnst \6'b010000\))
	  		((QPLL_COARSE_FREQ_OVRD_EN) (_cnst \1'b0\))
	  		((QPLL_CP) (_cnst \10'h1FF\))
	  		((QPLL_CP_MONITOR_EN) (_cnst \1'b0\))
	  		((QPLL_DMONITOR_SEL) (_cnst \1'b0\))
	  		((QPLL_FBDIV) (QPLL_FBDIV))
	  		((QPLL_FBDIV_MONITOR_EN) (_cnst \1'b0\))
	  		((QPLL_FBDIV_RATIO) (_cnst \1'b1\))
	  		((QPLL_LOCK_CFG) (_cnst \16'h01D0\))
	  		((QPLL_LPF) (_cnst \4'hD\))
	  		((QPLL_REFCLK_DIV) (_cnst \1\))
	  		((BIAS_CFG) (BIAS_CFG))
	  	)
	  	(_port
	  		((GTGREFCLK) (\1 \))
	  		((GTREFCLK0) (QPLL_GTGREFCLK))
	  		((GTREFCLK1) (\2 \))
	  		((GTNORTHREFCLK0) (\3 \))
	  		((GTNORTHREFCLK1) (\4 \))
	  		((GTSOUTHREFCLK0) (\5 \))
	  		((GTSOUTHREFCLK1) (\6 \))
	  		((QPLLLOCKDETCLK) (QPLL_QPLLLOCKDETCLK))
	  		((QPLLLOCKEN) (\7 \))
	  		((QPLLREFCLKSEL) (\8 \))
	  		((QPLLRSVD1) (\9 \))
	  		((QPLLRSVD2) (\10 \))
	  		((QPLLOUTCLK) (QPLL_QPLLOUTCLK))
	  		((QPLLOUTREFCLK) (QPLL_QPLLOUTREFCLK))
	  		((QPLLLOCK) (QPLL_QPLLLOCK))
	  		((QPLLFBCLKLOST) (_open))
	  		((QPLLREFCLKLOST) (_open))
	  		((QPLLDMONITOR) (_open))
	  		((QPLLPD) (QPLL_QPLLPD))
	  		((QPLLRESET) (QPLL_QPLLRESET))
	  		((QPLLOUTRESET) (\11 \))
	  		((DRPCLK) (QPLL_DRPCLK))
	  		((DRPADDR) (QPLL_DRPADDR))
	  		((DRPEN) (QPLL_DRPEN))
	  		((DRPDI) (QPLL_DRPDI))
	  		((DRPWE) (QPLL_DRPWE))
	  		((DRPDO) (QPLL_DRPDO))
	  		((DRPRDY) (QPLL_DRPRDY))
	  		((BGBYPASSB) (\12 \))
	  		((BGMONITORENB) (\13 \))
	  		((BGPDB) (\14 \))
	  		((BGRCALOVRD) (\15 \))
	  		((PMARSVD) (\16 \))
	  		((RCALENB) (\17 \))
	  		((REFCLKOUTMONITOR) (_open))
	  		((BGRCALOVRDENB) (\18 \))
	  		((PMARSVDOUT) (_open))
	  	)
	  	(_delay (1.000000)(_code  2))
	  )
	)
	(_generate gtx_common 0 45480 (_vif  (_code 3))
	  (_object
	  	(_sig (_int \19 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \20 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \21 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \22 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \23 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \24 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \25 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_type (_int ~[0:2]reg~ 0 0 (_array ~reg ((_to i 0 i 2)))))
	  	(_sig (_int \26 \ ~[0:2]reg~ -1 0 (_int (_uni(_cnst \3'd1\))))(_reg)(_flags2))
	  	(_type (_int ~[0:15]reg~ 0 0 (_array ~reg ((_to i 0 i 15)))))
	  	(_sig (_int \27 \ ~[0:15]reg~ -1 0 (_int (_uni(_cnst \16'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[4:0]reg~ 0 0 (_array ~reg ((_dto i 4 i 0)))))
	  	(_sig (_int \28 \ ~[4:0]reg~ -1 0 (_int (_uni(_cnst \5'b11111\))))(_reg)(_flags2))
	  	(_sig (_int \29 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \30 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \31 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \32 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_type (_int ~[0:4]reg~ 0 0 (_array ~reg ((_to i 0 i 4)))))
	  	(_sig (_int \33 \ ~[0:4]reg~ -1 0 (_int (_uni(_cnst \5'd0\))))(_reg)(_flags2))
	  	(_type (_int ~[0:7]reg~ 0 0 (_array ~reg ((_to i 0 i 7)))))
	  	(_sig (_int \34 \ ~[0:7]reg~ -1 0 (_int (_uni(_cnst \8'd0\))))(_reg)(_flags2))
	  	(_sig (_int \35 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst gtxe2_common_i 0 45483 (_ent . GTXE2_COMMON)
	  	(_gen
	  		((SIM_QPLLREFCLK_SEL) (_cnst \3'b01\))
	  		((SIM_RESET_SPEEDUP) (PCIE_SIM_MODE))
	  		((SIM_VERSION) (PCIE_USE_MODE))
	  		((QPLL_CFG) (_cnst \27'h06801C1\))
	  		((QPLL_COARSE_FREQ_OVRD) (_cnst \6'b010000\))
	  		((QPLL_COARSE_FREQ_OVRD_EN) (_cnst \1'b0\))
	  		((QPLL_CP) (_cnst \10'h1FF\))
	  		((QPLL_CP_MONITOR_EN) (_cnst \1'b0\))
	  		((QPLL_DMONITOR_SEL) (_cnst \1'b0\))
	  		((QPLL_FBDIV) (QPLL_FBDIV))
	  		((QPLL_FBDIV_MONITOR_EN) (_cnst \1'b0\))
	  		((QPLL_FBDIV_RATIO) (_cnst \1'b1\))
	  		((QPLL_LOCK_CFG) (_cnst \16'h01D0\))
	  		((QPLL_LPF) (_cnst \4'hD\))
	  		((QPLL_REFCLK_DIV) (_cnst \1\))
	  		((BIAS_CFG) (BIAS_CFG))
	  	)
	  	(_port
	  		((GTGREFCLK) (\19 \))
	  		((GTREFCLK0) (QPLL_GTGREFCLK))
	  		((GTREFCLK1) (\20 \))
	  		((GTNORTHREFCLK0) (\21 \))
	  		((GTNORTHREFCLK1) (\22 \))
	  		((GTSOUTHREFCLK0) (\23 \))
	  		((GTSOUTHREFCLK1) (\24 \))
	  		((QPLLLOCKDETCLK) (QPLL_QPLLLOCKDETCLK))
	  		((QPLLLOCKEN) (\25 \))
	  		((QPLLREFCLKSEL) (\26 \))
	  		((QPLLRSVD1) (\27 \))
	  		((QPLLRSVD2) (\28 \))
	  		((QPLLOUTCLK) (QPLL_QPLLOUTCLK))
	  		((QPLLOUTREFCLK) (QPLL_QPLLOUTREFCLK))
	  		((QPLLLOCK) (QPLL_QPLLLOCK))
	  		((QPLLFBCLKLOST) (_open))
	  		((QPLLREFCLKLOST) (_open))
	  		((QPLLDMONITOR) (_open))
	  		((QPLLPD) (QPLL_QPLLPD))
	  		((QPLLRESET) (QPLL_QPLLRESET))
	  		((QPLLOUTRESET) (\29 \))
	  		((DRPCLK) (QPLL_DRPCLK))
	  		((DRPADDR) (QPLL_DRPADDR))
	  		((DRPEN) (QPLL_DRPEN))
	  		((DRPDI) (QPLL_DRPDI))
	  		((DRPWE) (QPLL_DRPWE))
	  		((DRPDO) (QPLL_DRPDO))
	  		((DRPRDY) (QPLL_DRPRDY))
	  		((BGBYPASSB) (\30 \))
	  		((BGMONITORENB) (\31 \))
	  		((BGPDB) (\32 \))
	  		((BGRCALOVRD) (\33 \))
	  		((PMARSVD) (\34 \))
	  		((RCALENB) (\35 \))
	  		((REFCLKOUTMONITOR) (_open))
	  	)
	  	(_delay (1.000000)(_code  4))
	  )
	)
	(_model . axi_pcie_v2_9_2_pcie_7x_v1_6_qpll_wrapper_ies 7 -1)

)
V 000086 55 1261          1580965250199 axi_pcie_v2_9_2_pcie_7x_v2_0_2_sys_clk_gen_ps
(_unit VERILOG 6.3579.6.768 (axi_pcie_v2_9_2_pcie_7x_v2_0_2_sys_clk_gen_ps 0 48941(axi_pcie_v2_9_2_pcie_7x_v2_0_2_sys_clk_gen_ps 0 48941))
	(_version vde)
	(_time 1580965248548 2020.02.05 23:00:48)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 3a3c333e636d672f6d3e2a60683c333c3f3f6c3d3c)
	(_ent
		(_time 1580965248548)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 48947 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int offset ~vector~0 0 48947 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~1 0 48948 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int halfcycle ~vector~1 0 48948 \500\ (_ent -1 (_cnst \500\))))
		(_port (_int sys_clk ~reg 0 48941 (_arch (_out)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#48950_0@ (_arch 0 0 48950 (_prcs 0(_trgt(0))(_read(0))
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 1 (_virtual))))
		)
	)
	
	
	(_model . axi_pcie_v2_9_2_pcie_7x_v2_0_2_sys_clk_gen_ps 2 -1)

)
