
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//BellmanFord_33750M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 3606155 heartbeat IPC: 2.77304 cumulative IPC: 2.77304 (Simulation time: 0 hr 1 min 6 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7193507 heartbeat IPC: 2.78757 cumulative IPC: 2.78029 (Simulation time: 0 hr 2 min 13 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10757652 heartbeat IPC: 2.80572 cumulative IPC: 2.78871 (Simulation time: 0 hr 3 min 26 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14263510 heartbeat IPC: 2.85237 cumulative IPC: 2.80436 (Simulation time: 0 hr 4 min 38 sec) 

Warmup complete CPU 0 instructions: 40000005 cycles: 14263511 (Simulation time: 0 hr 4 min 38 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 32851487 heartbeat IPC: 0.537982 cumulative IPC: 0.537982 (Simulation time: 0 hr 6 min 25 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 52851703 heartbeat IPC: 0.499995 cumulative IPC: 0.518293 (Simulation time: 0 hr 8 min 16 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 70995519 heartbeat IPC: 0.551152 cumulative IPC: 0.528802 (Simulation time: 0 hr 10 min 0 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 92226813 heartbeat IPC: 0.471003 cumulative IPC: 0.513062 (Simulation time: 0 hr 11 min 38 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 115369172 heartbeat IPC: 0.432108 cumulative IPC: 0.494532 (Simulation time: 0 hr 13 min 13 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 140982191 heartbeat IPC: 0.390426 cumulative IPC: 0.47349 (Simulation time: 0 hr 14 min 17 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 168193171 heartbeat IPC: 0.367499 cumulative IPC: 0.454753 (Simulation time: 0 hr 15 min 13 sec) 
Heartbeat CPU 0 instructions: 120000004 cycles: 195702222 heartbeat IPC: 0.363517 cumulative IPC: 0.44092 (Simulation time: 0 hr 16 min 7 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 222758791 heartbeat IPC: 0.369596 cumulative IPC: 0.431664 (Simulation time: 0 hr 17 min 26 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 255773559 heartbeat IPC: 0.302895 cumulative IPC: 0.414061 (Simulation time: 0 hr 18 min 19 sec) 
Finished CPU 0 instructions: 100000002 cycles: 241510049 cumulative IPC: 0.414061 (Simulation time: 0 hr 18 min 19 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.414061 instructions: 100000002 cycles: 241510049
cpu0_DTLB TOTAL     ACCESS:   25397473  HIT:   23704667  MISS:    1692806
cpu0_DTLB LOAD      ACCESS:   24705320  HIT:   23231770  MISS:    1473550
cpu0_DTLB RFO       ACCESS:     692153  HIT:     472897  MISS:     219256
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.9388 cycles
cpu0_DTLB MSHR FULL EVENTS: 2 MSHR MERGE EVENTS: 314672
cpu0_ITLB TOTAL     ACCESS:    9045388  HIT:    9045388  MISS:          0
cpu0_ITLB LOAD      ACCESS:    9045388  HIT:    9045388  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    1692806  HIT:    1058370  MISS:     634436
cpu0_STLB LOAD      ACCESS:    1473550  HIT:     990498  MISS:     483052
cpu0_STLB RFO       ACCESS:     219256  HIT:      67872  MISS:     151384
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 16.4422 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   18374039  HIT:   15031727  MISS:    3342312
cpu0_L1D LOAD      ACCESS:   17111223  HIT:   13884231  MISS:    3226992
cpu0_L1D RFO       ACCESS:     675136  HIT:     562454  MISS:     112682
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     587680  HIT:     585042  MISS:       2638
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 85.5666 cycles
cpu0_L1D MSHR FULL EVENTS: 659 MSHR MERGE EVENTS: 2624806
cpu0_L2C TOTAL     ACCESS:    3736618  HIT:     726110  MISS:    3010508
cpu0_L2C LOAD      ACCESS:    3226989  HIT:     321224  MISS:    2905765
cpu0_L2C RFO       ACCESS:     112675  HIT:       8194  MISS:     104481
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     394316  HIT:     394316  MISS:          0
cpu0_L2C TRANSLATION ACCESS:       2638  HIT:       2376  MISS:        262
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 83.7209 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    6021011  HIT:    1662312  MISS:    1348196
LLC LOAD      ACCESS:    2905760  HIT:    1588411  MISS:    1317349
LLC RFO       ACCESS:     104481  HIT:      73640  MISS:      30841
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    3010508  HIT:          5  MISS:    3010503
LLC TRANSLATION ACCESS:        262  HIT:        256  MISS:          6
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 141.052 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     322416  ROW_BUFFER_MISS:    1025780
 DBUS AVG_CONGESTED_CYCLE:     3.3082
 WQ ROW_BUFFER_HIT:      52008  ROW_BUFFER_MISS:      15806  FULL:          0


CPU 0 Branch Prediction Accuracy: 89.2645% MPKI: 16.3469 Average ROB Occupancy at Mispredict: 37.6504
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 16.3469
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

