{:input (genetic.crossover/dumb-crossover 955200604 (genetic.mutation/change-names-remove-clause 511105998 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-names-remove-clause 1407173735 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_12_:missing , \\wire1_12_:missing , \\wire2_:missing , wire3_2, \\wire25_:missing , \\wire26_34_:missing_35 , \\wire27_:missing , wire28_2);\n  wire \\:missing_edge ;\n  input \\wire0_12_:missing ;\n  wire \\wire0_12_:missing ;\n  wire \\wire10_:missing ;\n  wire wire11_15_23;\n  wire \\wire11_:missing ;\n  wire \\wire12_:missing ;\n  wire wire17;\n  wire wire18;\n  input \\wire1_12_:missing ;\n  wire \\wire1_12_:missing ;\n  wire wire21_23;\n  wire wire22;\n  input \\wire25_:missing ;\n  wire \\wire25_:missing ;\n  input \\wire26_34_:missing_35 ;\n  wire \\wire26_34_:missing_35 ;\n  input \\wire27_:missing ;\n  wire \\wire27_:missing ;\n  output wire28_2;\n  wire wire28_2;\n  wire \\wire29_41_:missing_46 ;\n  wire wire2_13;\n  wire wire2_16;\n  wire wire2_17;\n  wire wire2_20;\n  wire wire2_34;\n  wire wire2_36;\n  wire wire2_40_43_45;\n  wire wire2_42;\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  wire \\wire2_:missing_35 ;\n  wire wire30_2;\n  wire \\wire30_:missing ;\n  wire \\wire31_36_:missing ;\n  wire \\wire32_:missing ;\n  wire \\wire33_2_:missing ;\n  wire wire33_47;\n  wire \\wire34_:missing ;\n  wire \\wire37_:missing_38_7 ;\n  wire \\wire38_:missing ;\n  output wire3_2;\n  wire wire3_2;\n  wire wire41;\n  wire wire43;\n  wire wire44_2;\n  wire wire46;\n  wire \\wire4_19_:missing_22 ;\n  wire wire6_2;\n  wire \\wire6_:missing ;\n  wire wire7_2;\n  wire \\wire7_:missing ;\n  wire wire8_2;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_13_24 ;\n  wire \\wire:missing_14_16 ;\n  wire \\wire:missing_14_7 ;\n  wire \\wire:missing_15_20 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_edge ;\n  assign \\wire6_:missing  = 2'h1 >> wire6_2;\n  assign wire11_15_23 = 4'h8 >> { \\wire:missing_15_20 , \\wire:missing_edge  };\n  assign wire22 = 2'hx >> \\wire4_19_:missing_22 ;\n  assign \\wire7_:missing  = 2'h1 >> wire7_2;\n  assign \\wire30_:missing  = 2'h1 >> wire30_2;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire31_36_:missing ;\n  assign \\wire32_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire33_47 = 2'h1 >> \\wire33_2_:missing ;\n  assign \\wire34_:missing  = 4'h6 >> { \\wire26_34_:missing_35 , wire2_34 };\n  assign \\wire:missing_35  = 4'h8 >> { \\wire26_34_:missing_35 , \\wire2_:missing_35  };\n  assign \\wire31_36_:missing  = 4'h8 >> { wire2_36, wire2_36 };\n  assign \\wire:missing_edge  = 4'h4 >> { \\wire37_:missing_38_7 , \\wire37_:missing_38_7  };\n  assign \\wire38_:missing  = 4'h8 >> { \\wire37_:missing_38_7 , \\wire37_:missing_38_7  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire8_2;\n  assign wire46 = 2'hx >> \\wire29_41_:missing_46 ;\n  assign \\wire9_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire10_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire11_:missing  = 2'h1 >> wire11_15_23;\n  assign \\wire12_:missing  = 4'h4 >> { \\wire1_12_:missing , \\wire0_12_:missing  };\n  assign \\wire:missing_13_24  = 4'h8 >> { \\wire:missing_edge , wire2_13 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_14_7 , \\wire:missing_14_16  };\n  assign \\wire4_19_:missing_22  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire29_41_:missing_46  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire33_47;\n  assign \\wire:missing_edge  = wire2_40_43_45;\n  assign \\wire:missing_44  = wire44_2;\n  assign wire43 = wire2_40_43_45;\n  assign \\wire:missing_edge  = wire2_42;\n  assign wire41 = \\wire29_41_:missing_46 ;\n  assign \\wire:missing_edge  = wire2_40_43_45;\n  assign \\wire:missing_edge  = \\wire:missing_13_24 ;\n  assign wire21_23 = wire11_15_23;\n  assign \\wire:missing_edge  = wire21_23;\n  assign \\wire:missing_15_20  = wire2_20;\n  assign \\wire:missing_edge  = \\wire4_19_:missing_22 ;\n  assign wire18 = \\wire:missing_edge ;\n  assign wire17 = wire2_17;\n  assign \\wire:missing_14_16  = wire2_16;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:3.1-107.10\" *)\nmodule postsynth(\\wire0_12_:missing , \\wire1_12_:missing , \\wire2_:missing , wire3_2, \\wire25_:missing , \\wire26_34_:missing_35 , \\wire27_:missing , wire28_2);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:5.9-5.27\" *)\n  input \\wire0_12_:missing ;\n  wire \\wire0_12_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:7.8-7.24\" *)\n  wire \\wire10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:8.8-8.20\" *)\n  wire wire11_15_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:9.8-9.24\" *)\n  wire \\wire11_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:12.8-12.14\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:13.9-13.27\" *)\n  input \\wire1_12_:missing ;\n  wire \\wire1_12_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:15.8-15.17\" *)\n  wire wire21_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:16.8-16.14\" *)\n  wire wire22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:17.9-17.25\" *)\n  input \\wire25_:missing ;\n  wire \\wire25_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:19.9-19.31\" *)\n  input \\wire26_34_:missing_35 ;\n  wire \\wire26_34_:missing_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:21.9-21.25\" *)\n  input \\wire27_:missing ;\n  wire \\wire27_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:23.10-23.18\" *)\n  output wire28_2;\n  wire wire28_2;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:25.8-25.30\" *)\n  wire \\wire29_41_:missing_46 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:32.8-32.22\" *)\n  wire wire2_40_43_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:33.8-33.16\" *)\n  wire wire2_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:34.9-34.24\" *)\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:40.8-40.24\" *)\n  wire \\wire32_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:42.8-42.17\" *)\n  wire wire33_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:46.10-46.17\" *)\n  output wire3_2;\n  wire wire3_2;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:48.8-48.14\" *)\n  wire wire41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:49.8-49.14\" *)\n  wire wire43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:51.8-51.14\" *)\n  wire wire46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:52.8-52.29\" *)\n  wire \\wire4_19_:missing_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:58.8-58.23\" *)\n  wire \\wire9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:59.8-59.27\" *)\n  wire \\wire:missing_13_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B39C7990.v:65.8-65.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire10_:missing  = 1'h0;\n  assign wire11_15_23 = 1'h1;\n  assign \\wire11_:missing  = 1'h0;\n  assign wire18 = 1'h1;\n  assign wire21_23 = 1'h1;\n  assign wire22 = 1'hx;\n  assign wire28_2 = 1'hx;\n  assign \\wire29_41_:missing_46  = 1'h1;\n  assign wire2_40_43_45 = 1'h1;\n  assign wire2_42 = 1'h1;\n  assign \\wire32_:missing  = 1'h0;\n  assign wire33_47 = 1'h1;\n  assign wire3_2 = 1'hx;\n  assign wire41 = 1'h1;\n  assign wire43 = 1'h1;\n  assign wire46 = 1'hx;\n  assign \\wire4_19_:missing_22  = 1'h1;\n  assign \\wire9_:missing  = 1'h0;\n  assign \\wire:missing_13_24  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:28:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3/src/top.v'.\nSBY  3:28:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] Copy '/tmp/fuzzmount2DDF5D8C/B39C7990.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3/src/B39C7990.v'.\nSBY  3:28:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] Copy '/tmp/fuzzmount2DDF5D8C/B39C7990.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3/src/B39C7990.post.v'.\nSBY  3:28:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] engine_0: abc pdr\nSBY  3:28:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:28:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] base: Warning: Wire presynth.\\wire3_2 is used but has no driver.\nSBY  3:28:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] base: Warning: Wire presynth.\\wire28_2 is used but has no driver.\nSBY  3:28:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] base: finished (returncode=0)\nSBY  3:28:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:28:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] aig: Warning: Wire presynth.\\wire3_2 is used but has no driver.\nSBY  3:28:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] aig: Warning: Wire presynth.\\wire28_2 is used but has no driver.\nSBY  3:29:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] aig: finished (returncode=0)\nSBY  3:29:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:29:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:29:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] engine_0: Warning: The network has no constraints.\nSBY  3:29:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:29:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] engine_0: finished (returncode=0)\nSBY  3:29:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] engine_0: Status returned by engine: FAIL\nSBY  3:29:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:29:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:29:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:29:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3'.\nSBY  3:29:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp93i1epa3] DONE (FAIL, rc=2)\n", :err ""}}}