Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 07 Dec 2018 08:49:48 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga005.fm.intel.com (fmsmga005.fm.intel.com [10.253.24.32])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id A567B58042F
	for <like.xu@linux.intel.com>; Thu,  6 Dec 2018 07:59:48 -0800 (PST)
Received: from fmsmga103.fm.intel.com ([10.1.193.90])
  by fmsmga005-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 06 Dec 2018 07:59:48 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AOlkkkR1GUhLifiGSsmDT+DRfVm0co7zxezQtwd8Z?=
 =?us-ascii?q?sesWK/3xwZ3uMQTl6Ol3ixeRBMOHs6IC07KempujcFRI2YyGvnEGfc4EfD4+ou?=
 =?us-ascii?q?JSoTYdBtWYA1bwNv/gYn9yNs1DUFh44yPzahANS47xaFLIv3K98yMZFAnhOgpp?=
 =?us-ascii?q?POT1HZPZg9iq2+yo9JDffwZFiCChbb9uMR67sRjfus4KjIV4N60/0AHJonxGe+?=
 =?us-ascii?q?RXwWNnO1eelAvi68mz4ZBu7T1et+ou+MBcX6r6eb84TaFDAzQ9L281/szrugLd?=
 =?us-ascii?q?QgaJ+3ART38ZkhtMAwjC8RH6QpL8uTb0u+ZhxCWXO9D9QKsqUjq+8ahkVB7oiD?=
 =?us-ascii?q?8GNzEn9mHXltdwh79frB64uhBz35LYbISTOfFjfK3SYMkaSHJOUcZfVSNPAo2y?=
 =?us-ascii?q?YYgRAeUdIOhYt4vwqVkBoBejCwSgGP3gyiRTi3/qwaE3yfgtHR3a0AEiGd8FrX?=
 =?us-ascii?q?TarM/yNKcXSe271rfHzSndYPNMxDzz75LHcxA8rv6SWbJwddfaxE43FwzbklWf?=
 =?us-ascii?q?t5blMymQ1usXs2mU8vRvVeari2M8rwFxoz6vyd02ionOnI4VzUrE9SpgzYszON?=
 =?us-ascii?q?a2S1Z7bMa6HJdMtCyWLZZ6Tt4hTm1ypio3xL0LtYSmcCUI0Jgr2R/SZ+CFfoWN?=
 =?us-ascii?q?7BLuV/2eLSt9iX9qe7+yhhm//E2+xuHgU8S51VhHoyVbntTKq3sDzQbc6tKdRf?=
 =?us-ascii?q?t45kqh2SiA1wTU6uxcJUA0lLHbK4I6wrIqmZoTt1nDEjXxmEXsg6+abkQk+u62?=
 =?us-ascii?q?5OT7erjquIOQOoxuhg3jL6gjmdazDfo2PwUORWSX5Oax2KXm/ULjQbVKivM2kr?=
 =?us-ascii?q?PesJDfPckbv7C2AwpI0oo69hmwESmm38ocnXUeN11Ffw+Hj471NF7QO/D0CvO/?=
 =?us-ascii?q?g1WvkDh13fzHMaDhD43JLnjClrfhYLl851RdyAo10dBQ+ZZUBqsdL/L0X0/8r9?=
 =?us-ascii?q?rYDhg/Mwy7xebnFc9x1oQEWWKAGqOZKr/dsUeU5uIzJOmBfIsVuDf+K/c7/fLv?=
 =?us-ascii?q?gmI5lEQZfamo25sXdX+5Eu5nI0WffXrjnNMBHX0WsQo5Sey5wGCESiNZMnauQ7?=
 =?us-ascii?q?ontHZ8DIO9EZyFQIerj7qcmiChEdpTb2FCD1mKVnDwa4SDXexLcS+XP4ptnyIJ?=
 =?us-ascii?q?UeucTZQ830SrvQ7+1701N+fR52gUuIzu0J1v6vTOmAou3TpzCcubzieKVW4jhX?=
 =?us-ascii?q?4CRTI9wPVip1dgwEyIy6lyjq9kEol67ulOVE8eNJjQ1OVrQ4T7UxjGeP+OUxCv?=
 =?us-ascii?q?R82rGzw6Sdcp3sMPZUk7ENKn2EPtxS2vVocYi7GRTLk9467R23y5c95w13vckq?=
 =?us-ascii?q?wonlUrRs9nMWygj7R4sQ/JCNiawA2ii6+2ePFEj2b2/2CZwD/L5RkAXQ=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0CzAQASRglcmBHrdtBjHQIfBQeBTQKBL?=
 =?us-ascii?q?4Jig3qIeIsvgg2XToFuGRgUh1ciNAkNAQMBAQEBAQECARMBAQEBAQgLCwYbDiM?=
 =?us-ascii?q?MgjYFAgMaAQaCXAECAwECIAQZAQEECikBAgMBAgYBAQoLDQICIgQCAgMBHhIBB?=
 =?us-ascii?q?QEcBhMFA4MZggIBBJouPIodcHwzgnYBAQWHJAgSeYsUgVc/g241iAWCV4smlTs?=
 =?us-ascii?q?HAoIgBI8iGJE2LJhRDyGBJYINMxowdAaCNYInFxKITIU/QTGBB4hDgXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0CzAQASRglcmBHrdtBjHQIfBQeBTQKBL4Jig3qIeIsvgg2?=
 =?us-ascii?q?XToFuGRgUh1ciNAkNAQMBAQEBAQECARMBAQEBAQgLCwYbDiMMgjYFAgMaAQaCX?=
 =?us-ascii?q?AECAwECIAQZAQEECikBAgMBAgYBAQoLDQICIgQCAgMBHhIBBQEcBhMFA4MZggI?=
 =?us-ascii?q?BBJouPIodcHwzgnYBAQWHJAgSeYsUgVc/g241iAWCV4smlTsHAoIgBI8iGJE2L?=
 =?us-ascii?q?JhRDyGBJYINMxowdAaCNYInFxKITIU/QTGBB4hDgXcBAQ?=
X-IronPort-AV: E=Sophos;i="5.56,322,1539673200"; 
   d="scan'208";a="54824874"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 06 Dec 2018 07:59:47 -0800
Received: from localhost ([::1]:41665 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gUw43-00030C-28
	for like.xu@linux.intel.com; Thu, 06 Dec 2018 10:59:47 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:60189)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gUw3e-0002tz-13
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 10:59:26 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gUw3Z-0000XI-Jv
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 10:59:21 -0500
Received: from mail-ot1-x342.google.com ([2607:f8b0:4864:20::342]:39334)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
	id 1gUw3Z-0000Tr-Am
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 10:59:17 -0500
Received: by mail-ot1-x342.google.com with SMTP id n8so852938otl.6
	for <qemu-devel@nongnu.org>; Thu, 06 Dec 2018 07:59:17 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=AZk+5PXxH6CUPNq5HgKE1xuT1eN9pE95DfGWLHWz6ik=;
	b=KvhWVtI3S1y7GFq8McpSmCu86NNGp5ACCwP/FW4DzIlLtjblM20OPMD8lFRXLN5Mor
	0/MsieA3AMWd9mErDJIio/Wpo0jiUJPuGfM+V/V+OVut1rTXXs1OxRCVMeYyZ/35Erai
	LXZi/ZbzImjQ12Cxjnx0hMq24oFD2jKjLKjz8=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=AZk+5PXxH6CUPNq5HgKE1xuT1eN9pE95DfGWLHWz6ik=;
	b=oKIdSC1iRpsBo29/ynGjmLCYzJJfR0YPR3GkFzY679hS8e+Sbt2FXfroAMQ0iNQ1xf
	KQD+ai9u4Xw4YmgcTmRN/PiEKeh4W9ztmbwndlH1lw1JDzx1TCNKz9H88qF/FwFpd52y
	VxZ2wlsY0/BsOd+M+aVxPAbOPjWcUVTbvxhplQx0Rt3FaKkzCVbtKyVG8GOK40F1DEJl
	lF4ANUFw2V+0btPn2EKbndMLykoDDti2F2WSEnngf4mrbJFg35AArI0Vfd9RfNA2Svf7
	Lvv9rvRYPYMVU7klqhVbadd6RXdLjiQuIKEOT4GRtR3R2EZZnBVF4zGoRNnCZ9+oNTSU
	YtsA==
X-Gm-Message-State: AA+aEWaxHIx+OsT8mo9yri+BZsJbntdm3w6h6zZHp5URJZOBJe1XTXKF
	0ycRBJun1sKTjzafFbI1cbly9IZ76MDRnPdsbQHR6Q==
X-Google-Smtp-Source: AFSGD/Xf5Ygihw8jN3+IP8Li4AGPQUcFVx8JGuLXQLq16o6JTZEyuWEXZQkwV30HtXBtXWlSo2xaPuFxGOKTgDeXkr4=
X-Received: by 2002:a9d:12d:: with SMTP id 42mr17630576otu.352.1544111956583; 
	Thu, 06 Dec 2018 07:59:16 -0800 (PST)
MIME-Version: 1.0
References: <20181205134243.4791-1-aaron@os.amperecomputing.com>
	<20181205134243.4791-9-aaron@os.amperecomputing.com>
	<20181205153242.GE5549@quinoa.localdomain>
In-Reply-To: <20181205153242.GE5549@quinoa.localdomain>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Thu, 6 Dec 2018 15:59:05 +0000
Message-ID: <CAFEAcA8h7xXk7Vs6_pMThZ7bfkmBBfuJUhGRZvnAfGJQR3GVOg@mail.gmail.com>
To: Aaron Lindsay <aaron@os.amperecomputing.com>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::342
Subject: Re: [Qemu-devel] [PATCH v9 08/14] target/arm: Make PMCEID[01]_EL0
 64 bit registers, add PMCEID[23]
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Wei Huang <wei@redhat.com>, Michael Spradling <mspradli@codeaurora.org>,
	Digant Desai <digantd@codeaurora.org>,
	Peter Crosthwaite <crosthwaite.peter@gmail.com>,
	Richard Henderson <richard.henderson@linaro.org>,
	QEMU Developers <qemu-devel@nongnu.org>,
	Alistair Francis <alistair.francis@xilinx.com>,
	qemu-arm <qemu-arm@nongnu.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Wed, 5 Dec 2018 at 15:32, Aaron Lindsay <aaron@os.amperecomputing.com> wrote:
>
> On Dec 05 08:43, Aaron Lindsay wrote:
> > Signed-off-by: Aaron Lindsay <aaron@os.amperecomputing.com>
> > ---
> >  target/arm/cpu.h    |  4 ++--
> >  target/arm/helper.c | 18 ++++++++++++++++--
> >  2 files changed, 18 insertions(+), 4 deletions(-)
> >
> > diff --git a/target/arm/cpu.h b/target/arm/cpu.h
> > index 304e6e47b3..4216fe22db 100644
> > --- a/target/arm/cpu.h
> > +++ b/target/arm/cpu.h
> > @@ -837,8 +837,8 @@ struct ARMCPU {
> >      uint32_t id_pfr0;
> >      uint32_t id_pfr1;
> >      uint32_t id_dfr0;
> > -    uint32_t pmceid0;
> > -    uint32_t pmceid1;
> > +    uint64_t pmceid0;
> > +    uint64_t pmceid1;
> >      uint32_t id_afr0;
> >      uint32_t id_mmfr0;
> >      uint32_t id_mmfr1;
> > diff --git a/target/arm/helper.c b/target/arm/helper.c
> > index 71be6fb578..fb6939e99c 100644
> > --- a/target/arm/helper.c
> > +++ b/target/arm/helper.c
> > @@ -5256,6 +5256,20 @@ void register_cp_regs_for_features(ARMCPU *cpu)
> >      } else {
> >          define_arm_cp_regs(cpu, not_v7_cp_reginfo);
> >      }
> > +    if (FIELD_EX32(cpu->id_dfr0, ID_DFR0, PERFMON) >= 4) {
>
> After further discussion on my last version, this should be
>
> if (FIELD_EX32(cpu->id_dfr0, ID_DFR0, PERFMON) >= 4 &&
>         FIELD_EX32(cpu->id_dfr0, ID_DFR0, PERFMON) != 0xf) {
>
> to guard against defining these registers for implementation-defined
> PMUs.

With that change
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>

thanks
-- PMM

