<html><body><samp><pre>
<!@TC:0>
# Wed May 31 02:25:44 2023


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.8 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62115
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport20></a>Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:0> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:0> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:0> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:0> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:0> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:FA350:@XP_HELP">FA350</a> : <!@TM:0> | Clearbox flow is not supported when QUARTUS_ROOTDIR is not set 
@N:<a href="@N:FA351:@XP_HELP">FA351</a> : <!@TM:0> | Clearbox flow is not supported because clearbox does not exist 
<font color=#A52A2A>@W:<a href="@W:FA352:@XP_HELP">FA352</a> : <!@TM:0> | Not using the Clearbox flow might affect timing correlation and Quality of Results (QoR).</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:0> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:0> | Auto Constrain mode is enabled 
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[355:352] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[322:321] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[297:295] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[274:273] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[229:224] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[200:199] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[195:192] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[178:177] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[133:132] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[130:128] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[106:103] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[101:96] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[82:81] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[34:32] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[10:7] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[28:0] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[355:352] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[322:321] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[297:295] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[274:273] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[229:224] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[200:199] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[195:192] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[178:177] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[133:132] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[130:128] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[106:103] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[101:96] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[82:81] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[34:32] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[10:7] (in view: work.dummy_memory_10_32_12_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[355:352] (in view: work.dummy_memory_10_32_12_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@W:FA239:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | ROM data_out_buf_2[355:352] (in view: work.dummy_memory_10_32_12_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 163MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@N:MO231:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance STREAMER0.mem_addr[11:0] 
Encoding state machine STREAMER0.state[3:0] (in view: work.ray_tracer_top(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@N:MO225:@XP_MSG">streamer.sv(27)</a><!@TM:0> | There are no possible illegal states for state machine STREAMER0.state[3:0] (in view: work.ray_tracer_top(verilog)); safe FSM implementation is not required.
Encoding state machine state[7:0] (in view: work.accumulate_10_32_12(verilog))
original code -> new code
   0000 -> 00000001
   0001 -> 00000010
   0010 -> 00000100
   0011 -> 00001000
   0100 -> 00010000
   0101 -> 00100000
   0110 -> 01000000
   0111 -> 10000000
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv:42:0:42:6:@W:MO129:@XP_MSG">accumulate_v2.sv(42)</a><!@TM:0> | Sequential instance ACC0.read_p_hit[2]_0[15] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv:42:0:42:6:@W:MO129:@XP_MSG">accumulate_v2.sv(42)</a><!@TM:0> | Sequential instance ACC0.read_p_hit[1]_0[15] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv:42:0:42:6:@W:MO129:@XP_MSG">accumulate_v2.sv(42)</a><!@TM:0> | Sequential instance ACC0.read_p_hit[0]_0[15] is reduced to a combinational gate by constant propagation.</font>
Encoding state machine state[3:0] (in view: work.shader_12_32_10(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/shader/shader.sv:91:4:91:10:@N:MO225:@XP_MSG">shader.sv(91)</a><!@TM:0> | There are no possible illegal states for state machine state[3:0] (in view: work.shader_12_32_10(verilog)); safe FSM implementation is not required.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:27:4:27:10:@N:BN362:@XP_MSG">dummy_memory.sv(27)</a><!@TM:0> | Removing sequential instance data_out_buf[352] (in view: work.dummy_memory_10_32_12_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[1:0] (in view: work.hit_bool(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv:586:0:586:9:@N:MO225:@XP_MSG">hit_bool.sv(586)</a><!@TM:0> | There are no possible illegal states for state machine state[1:0] (in view: work.hit_bool(verilog)); safe FSM implementation is not required.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_0 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_1 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_2 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_3 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_4 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_5 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_6 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_7 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_8 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_9 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_10 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_11 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_12 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_13 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_14 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_15 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_16 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_17 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_18 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_19 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_20 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_21 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_22 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_23 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_24 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_25 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_26 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_27 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_28 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[0\][0] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[0\][1] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[0\][2] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[0\][3] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[0\][4] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[0\][5] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[0\][6] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[0\][7] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[0\][8] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[0\][9] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[1\][0] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[1\][1] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[1\][2] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[1\][3] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[1\][4] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[1\][5] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[1\][6] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[1\][7] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[1\][8] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[1\][9] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[2\][0] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[2\][1] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[2\][2] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[2\][3] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[2\][4] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[2\][5] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[2\][6] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[2\][7] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[2\][8] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance u_cross_module.out\[2\][9] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[1\][10] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[1\][11] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[1\][12] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[1\][13] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[1\][14] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[1\][15] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[1\][16] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[1\][17] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[1\][18] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[1\][19] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[2\][10] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[2\][11] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[2\][12] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[2\][13] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[2\][14] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[2\][15] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[2\][16] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[2\][17] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[2\][18] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[2\][19] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[0\][10] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[0\][11] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[0\][12] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[0\][13] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[0\][14] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[0\][15] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[0\][16] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[0\][17] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[0\][18] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:0> | Removing sequential instance u_cross_module.out\[0\][19] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName (in view: work.Cross_32s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_0 (in view: work.Cross_32s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_1 (in view: work.Cross_32s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_2 (in view: work.Cross_32s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_3 (in view: work.Cross_32s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_4 (in view: work.Cross_32s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_5 (in view: work.Cross_32s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_6 (in view: work.Cross_32s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:251:4:251:13:@N:BN362:@XP_MSG">fifo_math.sv(251)</a><!@TM:0> | Removing sequential instance NoName_7 (in view: work.Cross_32s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synlog/hit_bool_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.fifo_12s_1024s_11s_0(verilog) instance wr_addr[10:0] 
Encoding state machine state[2:0] (in view: work.divide_module_10s_32s_43(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 165MB peak: 170MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 165MB peak: 170MB)

@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][0] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][1] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][2] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][3] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][4] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][5] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][6] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][7] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][8] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][9] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][10] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][11] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][12] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][13] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][14] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][15] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][16] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][17] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][18] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][19] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][20] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][21] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][22] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][23] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][24] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][25] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][26] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][27] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][28] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][29] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][30] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[0\][31] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][0] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][1] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][2] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][3] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][4] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][5] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][6] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][7] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][8] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][9] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][10] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][11] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][12] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][13] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][14] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][15] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][16] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][17] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][18] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][19] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][20] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][21] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][22] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][23] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][24] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][25] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][26] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][27] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][28] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][29] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][30] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[1\][31] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][0] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][1] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][2] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][3] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][4] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][5] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][6] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][7] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][8] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][9] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][10] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][11] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][12] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][13] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][14] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][15] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][16] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][17] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][18] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][19] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][20] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][21] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][22] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][23] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][24] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][25] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][26] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][27] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][28] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][29] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][30] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[2\][31] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[3\][0] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[3\][1] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[3\][2] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@A:BN291:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Boundary register STREAMER0.instruction_out\[3\][3] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Only the first 100 messages of id 'BN291' are reported. To see all messages use 'report_messages -log /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synlog/hit_bool_fpga_mapper.srr -id BN291' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN291} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM INPUT_RAY_FIFO.fifo_buf[191:0] (in view: work.ray_tracer_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[11:0] (in view: work.fifo_12s_12288s_15s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
Clear box generator has given different nets on pin portawe Pinnumber 54
ip = fifo_buf_31_0[11] tlist = fifo_buf_31[11]
Syn Keep will not be inserted on pin portawe
Clear box generator has given different nets on pin portbre Pinnumber 90
ip = fifo_buf_31_0[11] tlist = fifo_buf_31[11]
Syn Keep will not be inserted on pin portbre
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_10(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_11(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_12(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_7(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_8(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_9(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_5(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_6(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_1(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_2(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_3(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_1(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_2(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_0(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_17(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_4(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_13(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_14(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_15(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_11(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_12(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_18(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_2(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_11_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_4(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_2(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_2(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_3(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_3(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_11_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_11_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_11_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_4(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_4(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_11_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_3(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_1(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_1(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_1(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_11_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_11_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_11_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_11_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM u_dot_0.u_fifo.fifo_buf[31:0] (in view: work.hit_bool(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_fifo.fifo_buf[31:0] (in view: work.ray_tracer_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM u_dot_2.u_fifo.fifo_buf[31:0] (in view: work.hit_bool(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM u_dot_1.u_fifo.fifo_buf[31:0] (in view: work.hit_bool(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.x_dot.u_fifo.fifo_buf[31:0] (in view: work.ray_tracer_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_sub_single.u_fifo.fifo_buf[31:0] (in view: work.ray_tracer_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.u_divide_top.u_fifo.fifo_buf[31:0] (in view: work.ray_tracer_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:0> | RAM P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.bottom.u_dot.u_fifo.fifo_buf[31:0] (in view: work.ray_tracer_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>

Only the first 100 messages of id 'FX107' are reported. To see all messages use 'report_messages -log /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synlog/hit_bool_fpga_mapper.srr -id FX107' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX107} -count unlimited' in the Tcl shell.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@N:MO106:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | Found ROM data_out_buf_2[28:0] (in view: work.dummy_memory_10_32_12_1(verilog)) with 12 words by 29 bits.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@N:MO106:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | Found ROM data_out_buf_2[355:352] (in view: work.dummy_memory_10_32_12_1(verilog)) with 12 words by 4 bits.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@N:MO106:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | Found ROM data_out_buf_2[322:321] (in view: work.dummy_memory_10_32_12_1(verilog)) with 12 words by 2 bits.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@N:MO106:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | Found ROM data_out_buf_2[297:295] (in view: work.dummy_memory_10_32_12_1(verilog)) with 12 words by 3 bits.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@N:MO106:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | Found ROM data_out_buf_2[274:273] (in view: work.dummy_memory_10_32_12_1(verilog)) with 12 words by 2 bits.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@N:MO106:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | Found ROM data_out_buf_2[229:224] (in view: work.dummy_memory_10_32_12_1(verilog)) with 12 words by 6 bits.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@N:MO106:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | Found ROM data_out_buf_2[200:199] (in view: work.dummy_memory_10_32_12_1(verilog)) with 12 words by 2 bits.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@N:MO106:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | Found ROM data_out_buf_2[195:192] (in view: work.dummy_memory_10_32_12_1(verilog)) with 12 words by 4 bits.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@N:MO106:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | Found ROM data_out_buf_2[178:177] (in view: work.dummy_memory_10_32_12_1(verilog)) with 12 words by 2 bits.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@N:MO106:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | Found ROM data_out_buf_2[133:132] (in view: work.dummy_memory_10_32_12_1(verilog)) with 12 words by 2 bits.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@N:MO106:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | Found ROM data_out_buf_2[130:128] (in view: work.dummy_memory_10_32_12_1(verilog)) with 12 words by 3 bits.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@N:MO106:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | Found ROM data_out_buf_2[106:103] (in view: work.dummy_memory_10_32_12_1(verilog)) with 12 words by 4 bits.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@N:MO106:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | Found ROM data_out_buf_2[101:96] (in view: work.dummy_memory_10_32_12_1(verilog)) with 12 words by 6 bits.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@N:MO106:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | Found ROM data_out_buf_2[82:81] (in view: work.dummy_memory_10_32_12_1(verilog)) with 12 words by 2 bits.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@N:MO106:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | Found ROM data_out_buf_2[34:32] (in view: work.dummy_memory_10_32_12_1(verilog)) with 12 words by 3 bits.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@N:MO106:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | Found ROM data_out_buf_2[10:7] (in view: work.dummy_memory_10_32_12_1(verilog)) with 12 words by 4 bits.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/dummy_memory.sv:37:12:37:16:@N:MO106:@XP_MSG">dummy_memory.sv(37)</a><!@TM:0> | Found ROM data_out_buf_2[355:352] (in view: work.dummy_memory_10_32_12_0(verilog)) with 12 words by 4 bits.

Starting factoring (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 188MB peak: 195MB)

Auto Dissolve of u_fifo_array (inst of view:work.fifo_array_32s_512s_3s_6(verilog))
Auto Dissolve of u_Cross_2 (inst of view:work.Cross_32s_10s(verilog))
Auto Dissolve of u_Cross_1 (inst of view:work.Cross_32s_10s(verilog))
Auto Dissolve of u_Cross_0 (inst of view:work.Cross_32s_10s(verilog))
Auto Dissolve of u_sub_5.u_fifo_array (inst of view:work.fifo_array_32s_512s_3s_5(verilog))
Auto Dissolve of u_sub_4.u_fifo_array (inst of view:work.fifo_array_32s_512s_3s_5(verilog))
Auto Dissolve of u_sub_3.u_fifo_array (inst of view:work.fifo_array_32s_512s_3s_5(verilog))
Auto Dissolve of u_sub_2.u_fifo_array (inst of view:work.fifo_array_32s_512s_3s_5(verilog))
Auto Dissolve of u_sub_1.u_fifo_array (inst of view:work.fifo_array_32s_512s_3s_5(verilog))
Auto Dissolve of u_sub_0.u_fifo_array (inst of view:work.fifo_array_32s_512s_3s_5(verilog))
Auto Dissolve of u_fifo_array (inst of view:work.fifo_array_32s_512s_3s_1(verilog_alt2))
Auto Dissolve of tri_normal_fifo (inst of view:work.fifo_array_32s_512s_3s_0(verilog))
Auto Dissolve of v0_fifo (inst of view:work.fifo_array_32s_512s_3s_0(verilog))
Auto Dissolve of origin_fifo (inst of view:work.fifo_array_32s_512s_3s(verilog))
Auto Dissolve of u_fifo_array (inst of view:work.fifo_array_32s_512s_3s_2(verilog_alt2))
Auto Dissolve of P_HIT0.u_p_hit_module.u_add (inst of view:work.add_32s(verilog))
Auto Dissolve of P_HIT0.u_p_hit_module.origin_array (inst of view:work.fifo_array_32s_512s_3s_3(verilog_alt2))
Auto Dissolve of P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.bottom.normal_fifo (inst of view:work.fifo_array_32s_512s_3s_0(verilog))
Auto Dissolve of P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.bottom.dir_fifo (inst of view:work.fifo_array_32s_512s_3s(verilog))
Auto Dissolve of P_HIT0.u_p_hit_module.u_p_hit_mult.u_scale (inst of view:work.scale_32s_10s(verilog))
Auto Dissolve of P_HIT0.u_p_hit_module.u_p_hit_mult.dir_fifo (inst of view:work.fifo_array_32s_512s_3s_4(verilog_alt2))
Auto Dissolve of ACC0 (inst of view:work.accumulate_10_32_12(verilog))
Auto Dissolve of DUM_MEM0 (inst of view:work.dummy_memory_10_32_12_1(verilog))

Finished factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 200MB peak: 200MB)

@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/p_hit/p_hit_2.sv:74:6:74:13:@N:FA113:@XP_MSG">p_hit_2.sv(74)</a><!@TM:0> | Pipelining module u_scale. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/p_hit/p_hit_2.sv:74:6:74:13:@N:FA113:@XP_MSG">p_hit_2.sv(74)</a><!@TM:0> | Pipelining module u_scale. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/p_hit/p_hit_2.sv:74:6:74:13:@N:FA113:@XP_MSG">p_hit_2.sv(74)</a><!@TM:0> | Pipelining module u_scale. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv:181:6:181:15:@N:FA113:@XP_MSG">top.sv(181)</a><!@TM:0> | Pipelining module HIT_BOOL0. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv:181:6:181:15:@N:FA113:@XP_MSG">top.sv(181)</a><!@TM:0> | Pipelining module HIT_BOOL0. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv:181:6:181:15:@N:FA113:@XP_MSG">top.sv(181)</a><!@TM:0> | Pipelining module HIT_BOOL0. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv:348:2:348:11:@N:FA113:@XP_MSG">hit_bool.sv(348)</a><!@TM:0> | Pipelining module u_Cross_2. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv:348:2:348:11:@N:FA113:@XP_MSG">hit_bool.sv(348)</a><!@TM:0> | Pipelining module u_Cross_2. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv:348:2:348:11:@N:FA113:@XP_MSG">hit_bool.sv(348)</a><!@TM:0> | Pipelining module u_Cross_2. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv:333:2:333:11:@N:FA113:@XP_MSG">hit_bool.sv(333)</a><!@TM:0> | Pipelining module u_Cross_1. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv:333:2:333:11:@N:FA113:@XP_MSG">hit_bool.sv(333)</a><!@TM:0> | Pipelining module u_Cross_1. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv:333:2:333:11:@N:FA113:@XP_MSG">hit_bool.sv(333)</a><!@TM:0> | Pipelining module u_Cross_1. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv:318:2:318:11:@N:FA113:@XP_MSG">hit_bool.sv(318)</a><!@TM:0> | Pipelining module u_Cross_0. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv:318:2:318:11:@N:FA113:@XP_MSG">hit_bool.sv(318)</a><!@TM:0> | Pipelining module u_Cross_0. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv:318:2:318:11:@N:FA113:@XP_MSG">hit_bool.sv(318)</a><!@TM:0> | Pipelining module u_Cross_0. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv:180:47:180:77:@N:FA113:@XP_MSG">accumulate_v2.sv(180)</a><!@TM:0> | Pipelining module p_hit_squared\[0\]_2[41:0]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv:42:0:42:6:@N:MF169:@XP_MSG">accumulate_v2.sv(42)</a><!@TM:0> | Pushed in register read_origin\\\[0\\\].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv:42:0:42:6:@N:MF169:@XP_MSG">accumulate_v2.sv(42)</a><!@TM:0> | Pushed in register state[7:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv:42:0:42:6:@N:MF169:@XP_MSG">accumulate_v2.sv(42)</a><!@TM:0> | Pushed in register read_triangle_ID[11:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv:42:0:42:6:@N:MF169:@XP_MSG">accumulate_v2.sv(42)</a><!@TM:0> | Pushed in register read_origin\\\[1\\\].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv:42:0:42:6:@N:MF169:@XP_MSG">accumulate_v2.sv(42)</a><!@TM:0> | Pushed in register read_hit.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv:42:0:42:6:@N:MF169:@XP_MSG">accumulate_v2.sv(42)</a><!@TM:0> | Pushed in register read_origin\\\[2\\\].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv:42:0:42:6:@N:MF169:@XP_MSG">accumulate_v2.sv(42)</a><!@TM:0> | Pushed in register start_up_flag.
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/p_hit/p_hit_2.sv:74:6:74:13:@N:FA113:@XP_MSG">p_hit_2.sv(74)</a><!@TM:0> | Pipelining module u_scale. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/p_hit/p_hit_2.sv:74:6:74:13:@N:FA113:@XP_MSG">p_hit_2.sv(74)</a><!@TM:0> | Pipelining module u_scale. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/p_hit/p_hit_2.sv:74:6:74:13:@N:FA113:@XP_MSG">p_hit_2.sv(74)</a><!@TM:0> | Pipelining module u_scale. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:50:27:50:39:@N:FA113:@XP_MSG">fifo_math.sv(50)</a><!@TM:0> | Pipelining module un13_out_c[31:0]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:49:27:49:39:@N:FA113:@XP_MSG">fifo_math.sv(49)</a><!@TM:0> | Pipelining module un10_out_c[31:0]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv:48:27:48:39:@N:FA113:@XP_MSG">fifo_math.sv(48)</a><!@TM:0> | Pipelining module un7_out_c[31:0]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:0> | Pushed in register NoName. 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[16][0] because it is equivalent to instance STREAMER0.instruction_out[6][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[10][3] because it is equivalent to instance STREAMER0.instruction_out[10][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/shader/shader.sv:91:4:91:10:@W:BN132:@XP_MSG">shader.sv(91)</a><!@TM:0> | Removing sequential instance SHADE0.pixel[0][3] because it is equivalent to instance SHADE0.pixel[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/shader/shader.sv:91:4:91:10:@W:BN132:@XP_MSG">shader.sv(91)</a><!@TM:0> | Removing sequential instance SHADE0.pixel[0][6] because it is equivalent to instance SHADE0.pixel[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[10][9] because it is equivalent to instance STREAMER0.instruction_out[9][13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][13] because it is equivalent to instance STREAMER0.instruction_out[14][10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[13][9] because it is equivalent to instance STREAMER0.instruction_out[12][13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[15][0] because it is equivalent to instance STREAMER0.instruction_out[7][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/shader/shader.sv:91:4:91:10:@W:BN132:@XP_MSG">shader.sv(91)</a><!@TM:0> | Removing sequential instance SHADE0.pixel[0][5] because it is equivalent to instance SHADE0.pixel[0][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[16][14] because it is equivalent to instance STREAMER0.instruction_out[16][8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[8][13] because it is equivalent to instance STREAMER0.instruction_out[8][10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[8][10] because it is equivalent to instance STREAMER0.instruction_out[7][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[16][7] because it is equivalent to instance STREAMER0.instruction_out[16][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[16][5] because it is equivalent to instance STREAMER0.instruction_out[15][7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[13][16] because it is equivalent to instance STREAMER0.instruction_out[12][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[11][13] because it is equivalent to instance STREAMER0.instruction_out[11][10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[7][15] because it is equivalent to instance STREAMER0.instruction_out[7][10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[8][9] because it is equivalent to instance STREAMER0.instruction_out[8][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[8][4] because it is equivalent to instance STREAMER0.instruction_out[7][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[7][4] because it is equivalent to instance STREAMER0.instruction_out[6][8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][9] because it is equivalent to instance STREAMER0.instruction_out[14][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][1] because it is equivalent to instance STREAMER0.instruction_out[12][8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[13][15] because it is equivalent to instance STREAMER0.instruction_out[13][10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[13][10] because it is equivalent to instance STREAMER0.instruction_out[9][15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[12][4] because it is equivalent to instance STREAMER0.instruction_out[9][9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[16][11] because it is equivalent to instance STREAMER0.instruction_out[15][15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[15][15] because it is equivalent to instance STREAMER0.instruction_out[15][10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[15][13] because it is equivalent to instance STREAMER0.instruction_out[15][9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[12][15] because it is equivalent to instance STREAMER0.instruction_out[12][9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[12][9] because it is equivalent to instance STREAMER0.instruction_out[10][10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[10][15] because it is equivalent to instance STREAMER0.instruction_out[9][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[9][9] because it is equivalent to instance STREAMER0.instruction_out[9][15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[15][10] because it is equivalent to instance STREAMER0.instruction_out[15][9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[7][9] because it is equivalent to instance STREAMER0.instruction_out[6][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[12][16] because it is equivalent to instance STREAMER0.instruction_out[12][11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[17][14] because it is equivalent to instance STREAMER0.instruction_out[17][11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[17][11] because it is equivalent to instance STREAMER0.instruction_out[17][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[17][10] because it is equivalent to instance STREAMER0.instruction_out[17][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[8][14] because it is equivalent to instance STREAMER0.instruction_out[8][11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[8][11] because it is equivalent to instance STREAMER0.instruction_out[7][12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[8][8] because it is equivalent to instance STREAMER0.instruction_out[7][8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[7][12] because it is equivalent to instance STREAMER0.instruction_out[7][7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[7][8] because it is equivalent to instance STREAMER0.instruction_out[7][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[7][7] because it is equivalent to instance STREAMER0.instruction_out[7][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[7][5] because it is equivalent to instance STREAMER0.instruction_out[7][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][14] because it is equivalent to instance STREAMER0.instruction_out[14][8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][11] because it is equivalent to instance STREAMER0.instruction_out[13][12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][8] because it is equivalent to instance STREAMER0.instruction_out[13][7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[13][12] because it is equivalent to instance STREAMER0.instruction_out[13][8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[13][8] because it is equivalent to instance STREAMER0.instruction_out[13][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[9][16] because it is equivalent to instance STREAMER0.instruction_out[9][11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[6][15] because it is equivalent to instance STREAMER0.instruction_out[6][9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[7][3] because it is equivalent to instance STREAMER0.instruction_out[7][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][16] because it is equivalent to instance STREAMER0.instruction_out[14][15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][15] because it is equivalent to instance STREAMER0.instruction_out[14][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][12] because it is equivalent to instance STREAMER0.instruction_out[14][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][6] because it is equivalent to instance STREAMER0.instruction_out[14][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][5] because it is equivalent to instance STREAMER0.instruction_out[14][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][3] because it is equivalent to instance STREAMER0.instruction_out[13][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][2] because it is equivalent to instance STREAMER0.instruction_out[13][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[13][14] because it is equivalent to instance STREAMER0.instruction_out[12][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[13][6] because it is equivalent to instance STREAMER0.instruction_out[12][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[6][16] because it is equivalent to instance STREAMER0.instruction_out[6][11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[12][2] because it is equivalent to instance STREAMER0.instruction_out[12][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[11][9] because it is equivalent to instance STREAMER0.instruction_out[11][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[11][1] because it is equivalent to instance STREAMER0.instruction_out[9][8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[17][12] because it is equivalent to instance STREAMER0.instruction_out[8][17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[16][15] because it is equivalent to instance STREAMER0.instruction_out[16][9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[16][13] because it is equivalent to instance STREAMER0.instruction_out[15][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[16][9] because it is equivalent to instance STREAMER0.instruction_out[15][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[15][6] because it is equivalent to instance STREAMER0.instruction_out[15][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[15][5] because it is equivalent to instance STREAMER0.instruction_out[15][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[15][4] because it is equivalent to instance STREAMER0.instruction_out[6][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[15][2] because it is equivalent to instance STREAMER0.instruction_out[7][16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[6][6] because it is equivalent to instance STREAMER0.instruction_out[6][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][31] because it is equivalent to instance STREAMER0.instruction_out[14][30]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][30] because it is equivalent to instance STREAMER0.instruction_out[14][28]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][29] because it is equivalent to instance STREAMER0.instruction_out[14][27]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][28] because it is equivalent to instance STREAMER0.instruction_out[14][26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][27] because it is equivalent to instance STREAMER0.instruction_out[14][25]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][26] because it is equivalent to instance STREAMER0.instruction_out[14][24]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][25] because it is equivalent to instance STREAMER0.instruction_out[14][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][24] because it is equivalent to instance STREAMER0.instruction_out[14][22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][23] because it is equivalent to instance STREAMER0.instruction_out[14][21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][22] because it is equivalent to instance STREAMER0.instruction_out[14][20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][21] because it is equivalent to instance STREAMER0.instruction_out[14][19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[14][20] because it is equivalent to instance STREAMER0.instruction_out[14][18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[11][31] because it is equivalent to instance STREAMER0.instruction_out[11][30]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[11][30] because it is equivalent to instance STREAMER0.instruction_out[11][28]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[11][29] because it is equivalent to instance STREAMER0.instruction_out[11][27]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[11][28] because it is equivalent to instance STREAMER0.instruction_out[11][26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[11][27] because it is equivalent to instance STREAMER0.instruction_out[11][25]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[11][26] because it is equivalent to instance STREAMER0.instruction_out[11][24]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[11][25] because it is equivalent to instance STREAMER0.instruction_out[11][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[11][24] because it is equivalent to instance STREAMER0.instruction_out[11][22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[11][23] because it is equivalent to instance STREAMER0.instruction_out[11][21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[11][22] because it is equivalent to instance STREAMER0.instruction_out[11][20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[11][21] because it is equivalent to instance STREAMER0.instruction_out[11][19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[11][20] because it is equivalent to instance STREAMER0.instruction_out[11][18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv:27:0:27:6:@W:BN132:@XP_MSG">streamer.sv(27)</a><!@TM:0> | Removing sequential instance STREAMER0.instruction_out[17][15] because it is equivalent to instance STREAMER0.instruction_out[17][13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synlog/hit_bool_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.dir_fifo.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.dir_fifo.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.bottom.dir_fifo.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.dir_fifo.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.bottom.dir_fifo.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.bottom.dir_fifo.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.origin_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.origin_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.origin_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.bottom.normal_fifo.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.bottom.normal_fifo.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.bottom.normal_fifo.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.origin_fifo.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.origin_fifo.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_fifo.wr_addr[14:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.normal_fifo.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.normal_fifo.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.normal_fifo.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.v2_fifo.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.v2_fifo.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.v2_fifo.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.v1_fifo.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.v1_fifo.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.v1_fifo.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.v0_fifo.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.v0_fifo.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.v0_fifo.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.origin_fifo.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.origin_fifo.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.origin_fifo.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.v0_fifo.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.v0_fifo.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.v0_fifo.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.origin_fifo.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_p_hit_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_p_hit_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_p_hit_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_calc_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_calc_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_calc_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_ray_origin_fifo.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_ray_origin_fifo.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_ray_origin_fifo.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_tri_id_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.v2_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.v2_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.v2_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.v1_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.v1_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.v1_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.v0_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.v0_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.v0_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.normal_in_array.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.normal_in_array.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_add.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_add.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_add.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.u_divide_top.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_scale.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_scale.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_scale.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.bottom.u_dot.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_sub_single.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.x_dot.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_dot_2.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_dot_1.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_dot_0.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_hit_bool_fifo.wr_addr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_5.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_5.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_5.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_4.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_4.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_4.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_3.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_3.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_3.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_Cross_2.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_Cross_2.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_Cross_2.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_Cross_1.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_Cross_1.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_Cross_1.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_Cross_0.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_Cross_0.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_Cross_0.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_2.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_2.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_2.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_1.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_1.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv:41:4:41:13:@N:MO231:@XP_MSG">fifo.sv(41)</a><!@TM:0> | Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_1.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 

Only the first 100 messages of id 'MO231' are reported. To see all messages use 'report_messages -log /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synlog/hit_bool_fpga_mapper.srr -id MO231' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO231} -count unlimited' in the Tcl shell.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 287MB peak: 314MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 287MB peak: 314MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 305MB peak: 337MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 309MB peak: 337MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:31s; Memory used current: 309MB peak: 337MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:31s; Memory used current: 305MB peak: 337MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:35s; Memory used current: 306MB peak: 337MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:40s; Memory used current: 306MB peak: 337MB)

@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:0> | RAM fifo_buf[11:0] required 1 registers during mapping  

Finished preparing to map (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:41s; Memory used current: 306MB peak: 337MB)


Finished technology mapping (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:45s; Memory used current: 353MB peak: 376MB)

@N:<a href="@N:FA443:@XP_HELP">FA443</a> : <!@TM:0> | 3 sequential registers and 13 combinational logic cells added via dsp, datapath, or control separation driver replication.  
@N:<a href="@N:FA444:@XP_HELP">FA444</a> : <!@TM:0> | 16 sequential registers and / or combinational logic cells added using replication.  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:55s; Memory used current: 380MB peak: 386MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:57s; CPU Time elapsed 0h:00m:56s; Memory used current: 399MB peak: 402MB)



@S |Clock Optimization Summary


<a name=clockReport21></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 4632 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:clock_in@|E:reg_66[10]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clock_in            cyclonev_io_ibuf       4632       reg_66[10]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:57s; Memory used current: 262MB peak: 402MB)

Writing Analyst data base /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synwork/hit_bool_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:59s; Memory used current: 324MB peak: 402MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:02s; Memory used current: 339MB peak: 402MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:0> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:0> | Synopsys Constraint File capacitance units using default value of 1pF  
Writing FDC file /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/hit_bool_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:02s; Memory used current: 325MB peak: 402MB)


Start final timing analysis (Real Time elapsed 0h:01m:04s; CPU Time elapsed 0h:01m:03s; Memory used current: 320MB peak: 402MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:0> | Found inferred clock ray_tracer_top|clock with period 7.44ns. Please declare a user-defined clock on port clock.</font> 


<a name=timingReport22></a>##### START OF TIMING REPORT #####[</a>
<a name=23></a># Timing Report written on Wed May 31 02:26:49 2023</a>
#


Top view:               ray_tracer_top
Requested Frequency:    134.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:0> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:0> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary24></a>Performance Summary</a>
*******************


Worst slack in design: -1.508

                         Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock           Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------------
ray_tracer_top|clock     134.4 MHz     111.7 MHz     7.443         8.951         -1.508     inferred     Autoconstr_clkgroup_0
==============================================================================================================================





<a name=clockRelationships25></a>Clock Relationships</a>
*******************

Clocks                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------
Starting              Ending                |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------
ray_tracer_top|clock  ray_tracer_top|clock  |  7.443       -1.509  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo26></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport27></a>Detailed Report for Clock: ray_tracer_top|clock</a>
====================================



<a name=startingSlack28></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                                                   Starting                                                                                 Arrival           
Instance                                                                                                                                                           Reference                Type                   Pin                 Net                  Time        Slack 
                                                                                                                                                                   Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[0]     tri_normal_out_0     1.728       -1.508
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[1]     tri_normal_out_1     1.728       -1.508
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[2]     tri_normal_out_2     1.728       -1.508
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[3]     tri_normal_out_3     1.728       -1.508
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[4]     tri_normal_out_4     1.728       -1.508
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[5]     tri_normal_out_5     1.728       -1.508
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[6]     tri_normal_out_6     1.728       -1.508
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[7]     tri_normal_out_7     1.728       -1.508
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[8]     tri_normal_out_8     1.728       -1.508
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[9]     tri_normal_out_9     1.728       -1.508
==============================================================================================================================================================================================================================================================================


<a name=endingSlack29></a>Ending Points with Worst Slack</a>
******************************

              Starting                                                                                                                            Required           
Instance      Reference                Type       Pin     Net                                                                                     Time         Slack 
              Clock                                                                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
reg_2[8]      ray_tracer_top|clock     dffeas     d       P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un1_out_c_7[8]      8.119        -1.508
reg_2[9]      ray_tracer_top|clock     dffeas     d       P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un1_out_c_7[9]      8.119        -1.508
reg_2[10]     ray_tracer_top|clock     dffeas     d       P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un1_out_c_7[10]     8.119        -1.508
reg_2[11]     ray_tracer_top|clock     dffeas     d       P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un1_out_c_7[11]     8.119        -1.508
reg_2[12]     ray_tracer_top|clock     dffeas     d       P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un1_out_c_7[12]     8.119        -1.508
reg_2[13]     ray_tracer_top|clock     dffeas     d       P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un1_out_c_7[13]     8.119        -1.508
reg_2[14]     ray_tracer_top|clock     dffeas     d       P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un1_out_c_7[14]     8.119        -1.508
reg_2[15]     ray_tracer_top|clock     dffeas     d       P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un1_out_c_7[15]     8.119        -1.508
reg_2[16]     ray_tracer_top|clock     dffeas     d       P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un1_out_c_7[16]     8.119        -1.508
reg_2[17]     ray_tracer_top|clock     dffeas     d       P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un1_out_c_7[17]     8.119        -1.508
=====================================================================================================================================================================



<a name=worstPaths30></a>Worst Path Information</a>
<a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synlog/hit_bool_fpga_mapper.srr:srsf/home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/hit_bool.srs:fp:190220:192767:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      7.443
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.119

    - Propagation time:                      9.055
    - Intrinsic clock delay:                 0.573
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.508

    Number of logic level(s):                2
    Starting point:                          P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0] / portbdataout[0]
    Ending point:                            reg_2[31] / d
    The start point is clocked by            ray_tracer_top|clock [rising] on pin clk0
    The end   point is clocked by            ray_tracer_top|clock [rising] on pin clk

Instance / Net                                                                                                                                                                                                                Pin                 Pin               Arrival     No. of    
Name                                                                                                                                                               Type                                                       Name                Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0]     cyclonev_ram_block                                         portbdataout[0]     Out     1.155     1.728       -         
tri_normal_out_0                                                                                                                                                   Net                                                        -                   -       0.355     -           4         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un11_out_big_1[23:0]                                                                           ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_92     by[0]               In      -         2.083       -         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un11_out_big_1[23:0]                                                                           ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_92     chainout[63]        Out     4.967     7.051       -         
chainout[63]                                                                                                                                                       Net                                                        -                   -       0.000     -           1         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.out_big_1[23:0]                                                                                ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_91     chainin[63]         In      -         7.051       -         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.out_big_1[23:0]                                                                                ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_91     resulta[23]         Out     2.382     9.433       -         
un1_out_c_7_23                                                                                                                                                     Net                                                        -                   -       0.195     -           1         
reg_2[31]                                                                                                                                                          dffeas                                                     d                   In      -         9.628       -         
==========================================================================================================================================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 8.951 is 8.401(93.9%) logic and 0.550(6.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      7.443
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.119

    - Propagation time:                      9.055
    - Intrinsic clock delay:                 0.573
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.508

    Number of logic level(s):                2
    Starting point:                          P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0] / portbdataout[1]
    Ending point:                            reg_2[31] / d
    The start point is clocked by            ray_tracer_top|clock [rising] on pin clk0
    The end   point is clocked by            ray_tracer_top|clock [rising] on pin clk

Instance / Net                                                                                                                                                                                                                Pin                 Pin               Arrival     No. of    
Name                                                                                                                                                               Type                                                       Name                Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0]     cyclonev_ram_block                                         portbdataout[1]     Out     1.155     1.728       -         
tri_normal_out_1                                                                                                                                                   Net                                                        -                   -       0.355     -           4         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un11_out_big_1[23:0]                                                                           ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_92     by[1]               In      -         2.083       -         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un11_out_big_1[23:0]                                                                           ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_92     chainout[63]        Out     4.967     7.051       -         
chainout[63]                                                                                                                                                       Net                                                        -                   -       0.000     -           1         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.out_big_1[23:0]                                                                                ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_91     chainin[63]         In      -         7.051       -         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.out_big_1[23:0]                                                                                ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_91     resulta[23]         Out     2.382     9.433       -         
un1_out_c_7_23                                                                                                                                                     Net                                                        -                   -       0.195     -           1         
reg_2[31]                                                                                                                                                          dffeas                                                     d                   In      -         9.628       -         
==========================================================================================================================================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 8.951 is 8.401(93.9%) logic and 0.550(6.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      7.443
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.119

    - Propagation time:                      9.055
    - Intrinsic clock delay:                 0.573
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.508

    Number of logic level(s):                2
    Starting point:                          P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0] / portbdataout[2]
    Ending point:                            reg_2[31] / d
    The start point is clocked by            ray_tracer_top|clock [rising] on pin clk0
    The end   point is clocked by            ray_tracer_top|clock [rising] on pin clk

Instance / Net                                                                                                                                                                                                                Pin                 Pin               Arrival     No. of    
Name                                                                                                                                                               Type                                                       Name                Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0]     cyclonev_ram_block                                         portbdataout[2]     Out     1.155     1.728       -         
tri_normal_out_2                                                                                                                                                   Net                                                        -                   -       0.355     -           4         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un11_out_big_1[23:0]                                                                           ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_92     by[2]               In      -         2.083       -         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un11_out_big_1[23:0]                                                                           ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_92     chainout[63]        Out     4.967     7.051       -         
chainout[63]                                                                                                                                                       Net                                                        -                   -       0.000     -           1         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.out_big_1[23:0]                                                                                ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_91     chainin[63]         In      -         7.051       -         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.out_big_1[23:0]                                                                                ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_91     resulta[23]         Out     2.382     9.433       -         
un1_out_c_7_23                                                                                                                                                     Net                                                        -                   -       0.195     -           1         
reg_2[31]                                                                                                                                                          dffeas                                                     d                   In      -         9.628       -         
==========================================================================================================================================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 8.951 is 8.401(93.9%) logic and 0.550(6.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      7.443
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.119

    - Propagation time:                      9.055
    - Intrinsic clock delay:                 0.573
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.508

    Number of logic level(s):                2
    Starting point:                          P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0] / portbdataout[3]
    Ending point:                            reg_2[31] / d
    The start point is clocked by            ray_tracer_top|clock [rising] on pin clk0
    The end   point is clocked by            ray_tracer_top|clock [rising] on pin clk

Instance / Net                                                                                                                                                                                                                Pin                 Pin               Arrival     No. of    
Name                                                                                                                                                               Type                                                       Name                Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0]     cyclonev_ram_block                                         portbdataout[3]     Out     1.155     1.728       -         
tri_normal_out_3                                                                                                                                                   Net                                                        -                   -       0.355     -           4         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un11_out_big_1[23:0]                                                                           ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_92     by[3]               In      -         2.083       -         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un11_out_big_1[23:0]                                                                           ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_92     chainout[63]        Out     4.967     7.051       -         
chainout[63]                                                                                                                                                       Net                                                        -                   -       0.000     -           1         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.out_big_1[23:0]                                                                                ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_91     chainin[63]         In      -         7.051       -         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.out_big_1[23:0]                                                                                ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_91     resulta[23]         Out     2.382     9.433       -         
un1_out_c_7_23                                                                                                                                                     Net                                                        -                   -       0.195     -           1         
reg_2[31]                                                                                                                                                          dffeas                                                     d                   In      -         9.628       -         
==========================================================================================================================================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 8.951 is 8.401(93.9%) logic and 0.550(6.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      7.443
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.119

    - Propagation time:                      9.055
    - Intrinsic clock delay:                 0.573
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.508

    Number of logic level(s):                2
    Starting point:                          P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0] / portbdataout[4]
    Ending point:                            reg_2[31] / d
    The start point is clocked by            ray_tracer_top|clock [rising] on pin clk0
    The end   point is clocked by            ray_tracer_top|clock [rising] on pin clk

Instance / Net                                                                                                                                                                                                                Pin                 Pin               Arrival     No. of    
Name                                                                                                                                                               Type                                                       Name                Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.fifo_buf.I_1.genblk1\[1\]\.u_fifo.fifo_buf_198[19:0]     cyclonev_ram_block                                         portbdataout[4]     Out     1.155     1.728       -         
tri_normal_out_4                                                                                                                                                   Net                                                        -                   -       0.355     -           4         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un11_out_big_1[23:0]                                                                           ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_92     by[4]               In      -         2.083       -         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.un11_out_big_1[23:0]                                                                           ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_92     chainout[63]        Out     4.967     7.051       -         
chainout[63]                                                                                                                                                       Net                                                        -                   -       0.000     -           1         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.out_big_1[23:0]                                                                                ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_91     chainin[63]         In      -         7.051       -         
P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_dot_module.out_big_1[23:0]                                                                                ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_91     resulta[23]         Out     2.382     9.433       -         
un1_out_c_7_23                                                                                                                                                     Net                                                        -                   -       0.195     -           1         
reg_2[31]                                                                                                                                                          dffeas                                                     d                   In      -         9.628       -         
==========================================================================================================================================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 8.951 is 8.401(93.9%) logic and 0.550(6.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:01m:05s; CPU Time elapsed 0h:01m:03s; Memory used current: 320MB peak: 402MB)


Finished timing report (Real Time elapsed 0h:01m:05s; CPU Time elapsed 0h:01m:03s; Memory used current: 320MB peak: 402MB)

<a name=areaReport31></a>##### START OF AREA REPORT #####[</a>
Design view:work.ray_tracer_top(verilog)
Selecting part 5CGXFC7C6F23C6
@N:<a href="@N:FA174:@XP_HELP">FA174</a> : <!@TM:0> | The following device usage report estimates place and route data. Please look at the place and route report for final resource usage. 

Total combinational functions 7995 of 112960 ( 7%)
ALUT usage by number of inputs
		  7 input functions 	 1
		  6 input functions 	 247
		  5 input functions 	 1411
		  4 input functions 	 1229
		  [=3 input functions 	 5107
ALUTs by mode
		  normal mode            4143
		  extended LUT mode      1
		  arithmetic mode        3237
		  shared arithmetic mode 614
Total registers 4197 of 225920 ( 1%)
Total Estimated Packed ALMs 4484 of 56480 ( 7%)
I/O pins 1018 of 522 (195%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP.M9X9: 9
DSP.M18X18_FULL: 75
DSP.M18X18_SUMOF2: 9
DSP.M27X27: 33
DSP Blocks:     126 
ShiftTap:       0  (0 registers)
Ena:             1709
Sload:           87
Sclr:            69
M10Ks:           318  (46% of 686)
Memory ALUTs:   0  (0% of 28240)
Total ESB:      2566144 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:05s; CPU Time elapsed 0h:01m:04s; Memory used current: 101MB peak: 402MB)

Process took 0h:01m:05s realtime, 0h:01m:04s cputime
# Wed May 31 02:26:49 2023

###########################################################]

</pre></samp></body></html>
