#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d26290 .scope module, "cpu" "cpu" 2 45;
 .timescale -9 -12;
L_0x1d57650 .functor AND 1, v0x1d524c0_0, v0x1d4e310_0, C4<1>, C4<1>;
v0x1d53040_0 .net "ALU_in", 31 0, L_0x1d56c40; 1 drivers
v0x1d530c0_0 .net "ALUcontrol", 2 0, v0x1d4e4c0_0; 1 drivers
v0x1d53190_0 .net "ALUop", 1 0, v0x1d52360_0; 1 drivers
v0x1d53260_0 .net "ALUresult", 31 0, v0x1d4e070_0; 1 drivers
v0x1d532e0_0 .net "ALUsrc", 0 0, v0x1d52410_0; 1 drivers
v0x1d533b0_0 .net "ALUzero", 0 0, v0x1d4e310_0; 1 drivers
v0x1d53430_0 .net "Branch", 0 0, v0x1d524c0_0; 1 drivers
v0x1d534b0_0 .net "MemRead", 0 0, v0x1d52540_0; 1 drivers
v0x1d535d0_0 .net "MemWrite", 0 0, v0x1d52620_0; 1 drivers
v0x1d536a0_0 .net "MemtoReg", 0 0, v0x1d526d0_0; 1 drivers
v0x1d53780_0 .net "RegDst", 0 0, v0x1d52790_0; 1 drivers
v0x1d53850_0 .net "RegWrite", 0 0, v0x1d52840_0; 1 drivers
RS_0x7fedf14d2168/0/0 .resolv tri, L_0x1d54a90, L_0x1d54c60, L_0x1d54df0, L_0x1d54fc0;
RS_0x7fedf14d2168/0/4 .resolv tri, L_0x1d55190, L_0x1d55440, L_0x1d555f0, L_0x1d55800;
RS_0x7fedf14d2168/0/8 .resolv tri, L_0x1d55aa0, L_0x1d55cd0, L_0x1d55c30, L_0x1d55e10;
RS_0x7fedf14d2168/0/12 .resolv tri, L_0x1d55fb0, L_0x1d56160, L_0x1d56440, L_0x1d56610;
RS_0x7fedf14d2168/0/16 .resolv tri, L_0x1d567f0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7fedf14d2168/1/0 .resolv tri, RS_0x7fedf14d2168/0/0, RS_0x7fedf14d2168/0/4, RS_0x7fedf14d2168/0/8, RS_0x7fedf14d2168/0/12;
RS_0x7fedf14d2168/1/4 .resolv tri, RS_0x7fedf14d2168/0/16, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7fedf14d2168 .resolv tri, RS_0x7fedf14d2168/1/0, RS_0x7fedf14d2168/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1d53990_0 .net8 "SEinst", 31 0, RS_0x7fedf14d2168; 17 drivers
v0x1d53a10_0 .net "addALUres", 31 0, L_0x1d573e0; 1 drivers
v0x1d53b60_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x1d53be0_0 .net "datamem_readData", 31 0, v0x1d4dd30_0; 1 drivers
v0x1d53a90_0 .net "insr", 0 0, C4<z>; 0 drivers
v0x1d53d40_0 .net "inst", 31 0, v0x1d52ca0_0; 1 drivers
v0x1d53c60_0 .net "instr", 0 0, C4<z>; 0 drivers
v0x1d53e60_0 .net "pc4_out", 31 0, L_0x1d570d0; 1 drivers
v0x1d53dc0_0 .net "pc_in", 31 0, L_0x1d574d0; 1 drivers
v0x1d53f90_0 .net "pc_out", 31 0, v0x1d52fc0_0; 1 drivers
v0x1d53ee0_0 .net "reg_readData1", 31 0, L_0x1d53720; 1 drivers
v0x1d54120_0 .net "reg_readData2", 31 0, L_0x1d54830; 1 drivers
v0x1d54010_0 .net "writeData", 31 0, L_0x1d56d80; 1 drivers
v0x1d542c0_0 .net "writeRegister", 4 0, L_0x1d544c0; 1 drivers
L_0x1d54420 .part v0x1d52ca0_0, 26, 6;
L_0x1d54560 .part v0x1d52ca0_0, 16, 5;
L_0x1d54920 .part v0x1d52ca0_0, 21, 5;
L_0x1d56ba0 .part v0x1d52ca0_0, 0, 16;
L_0x1d56ce0 .part v0x1d52ca0_0, 0, 6;
S_0x1d52dd0 .scope module, "cpuPC" "pc" 2 81, 3 1, S_0x1d26290;
 .timescale 0 0;
v0x1d52ec0_0 .alias "clk", 0 0, v0x1d53b60_0;
v0x1d52f40_0 .net "pc_in", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1d52fc0_0 .var "pc_out", 31 0;
S_0x1d52a80 .scope module, "cpuIM" "instMem" 2 82, 4 1, S_0x1d26290;
 .timescale 0 0;
v0x1d52b70_0 .alias "PC", 31 0, v0x1d53f90_0;
v0x1d52c20_0 .alias "clk", 0 0, v0x1d53b60_0;
v0x1d52ca0_0 .var "instruction", 31 0;
v0x1d52d20 .array "instructionMem", 0 31, 31 0;
S_0x1d52270 .scope module, "cpuControl" "control" 2 83, 5 1, S_0x1d26290;
 .timescale 0 0;
v0x1d52360_0 .var "ALUOp", 1 0;
v0x1d52410_0 .var "ALUSrc", 0 0;
v0x1d524c0_0 .var "Branch", 0 0;
v0x1d52540_0 .var "MemRead", 0 0;
v0x1d52620_0 .var "MemWrite", 0 0;
v0x1d526d0_0 .var "MemtoReg", 0 0;
v0x1d52790_0 .var "RegDst", 0 0;
v0x1d52840_0 .var "RegWrite", 0 0;
v0x1d528f0_0 .alias "clk", 0 0, v0x1d53b60_0;
v0x1d52a00_0 .net "instruction", 5 0, L_0x1d54420; 1 drivers
S_0x1d51e90 .scope module, "mux5_inst_reg" "mux" 2 85, 2 13, S_0x1d26290;
 .timescale -9 -12;
P_0x1d51908 .param/l "W" 2 13, +C4<0101>;
v0x1d52000_0 .net "in0", 4 0, L_0x1d54560; 1 drivers
v0x1d520a0_0 .net "in1", 4 0, C4<xxxxx>; 1 drivers
v0x1d52140_0 .alias "out", 4 0, v0x1d542c0_0;
v0x1d521c0_0 .alias "sel", 0 0, v0x1d53780_0;
L_0x1d544c0 .functor MUXZ 5, L_0x1d54560, C4<xxxxx>, v0x1d52790_0, C4<>;
S_0x1d51360 .scope module, "cpuRegister" "register" 2 86, 6 1, S_0x1d26290;
 .timescale 0 0;
P_0x1d51458 .param/l "n" 6 3, +C4<0100000>;
P_0x1d51480 .param/l "naddr" 6 3, +C4<0101>;
L_0x1d53720 .functor BUFZ 32, L_0x1d546a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1d54830 .functor BUFZ 32, L_0x1d54790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1d51590_0 .net *"_s0", 31 0, L_0x1d546a0; 1 drivers
v0x1d51630_0 .net *"_s4", 31 0, L_0x1d54790; 1 drivers
v0x1d516d0_0 .alias "clk", 0 0, v0x1d53b60_0;
v0x1d51750_0 .alias "ra", 31 0, v0x1d53ee0_0;
v0x1d51800_0 .net "ra_addr", 4 0, L_0x1d54920; 1 drivers
v0x1d51880_0 .var "ra_reg", 4 0;
v0x1d51940_0 .alias "rb", 31 0, v0x1d54120_0;
v0x1d51a10_0 .net "rb_addr", 4 0, C4<xxxxx>; 1 drivers
v0x1d51b00_0 .var "rb_reg", 4 0;
v0x1d51ba0 .array "registers", 0 4, 31 0;
v0x1d51c80_0 .alias "wd", 31 0, v0x1d54010_0;
v0x1d51d00_0 .alias "wd_addr", 4 0, v0x1d542c0_0;
v0x1d51df0_0 .alias "wrEn", 0 0, v0x1d53850_0;
L_0x1d546a0 .array/port v0x1d51ba0, v0x1d51880_0;
L_0x1d54790 .array/port v0x1d51ba0, v0x1d51b00_0;
S_0x1d4eba0 .scope module, "cpuSE" "signExtend" 2 87, 7 1, S_0x1d26290;
 .timescale 0 0;
L_0x1d553e0 .functor BUFZ 16, L_0x1d56ba0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1d51130_0 .net *"_s51", 15 0, L_0x1d553e0; 1 drivers
v0x1d511f0_0 .net "seIn", 15 0, L_0x1d56ba0; 1 drivers
v0x1d51290_0 .alias "seOut", 31 0, v0x1d53990_0;
L_0x1d54a90 .part/pv L_0x1d54bc0, 16, 1, 32;
L_0x1d54bc0 .part L_0x1d56ba0, 15, 1;
L_0x1d54c60 .part/pv L_0x1d54d00, 17, 1, 32;
L_0x1d54d00 .part L_0x1d56ba0, 15, 1;
L_0x1d54df0 .part/pv L_0x1d54e90, 18, 1, 32;
L_0x1d54e90 .part L_0x1d56ba0, 15, 1;
L_0x1d54fc0 .part/pv L_0x1d55060, 19, 1, 32;
L_0x1d55060 .part L_0x1d56ba0, 15, 1;
L_0x1d55190 .part/pv L_0x1d55340, 20, 1, 32;
L_0x1d55340 .part L_0x1d56ba0, 15, 1;
L_0x1d55440 .part/pv L_0x1d554e0, 21, 1, 32;
L_0x1d554e0 .part L_0x1d56ba0, 15, 1;
L_0x1d555f0 .part/pv L_0x1d55690, 22, 1, 32;
L_0x1d55690 .part L_0x1d56ba0, 15, 1;
L_0x1d55800 .part/pv L_0x1d558a0, 23, 1, 32;
L_0x1d558a0 .part L_0x1d56ba0, 15, 1;
L_0x1d55aa0 .part/pv L_0x1d55b40, 24, 1, 32;
L_0x1d55b40 .part L_0x1d56ba0, 15, 1;
L_0x1d55cd0 .part/pv L_0x1d55d70, 25, 1, 32;
L_0x1d55d70 .part L_0x1d56ba0, 15, 1;
L_0x1d55c30 .part/pv L_0x1d55ec0, 26, 1, 32;
L_0x1d55ec0 .part L_0x1d56ba0, 15, 1;
L_0x1d55e10 .part/pv L_0x1d56070, 27, 1, 32;
L_0x1d56070 .part L_0x1d56ba0, 15, 1;
L_0x1d55fb0 .part/pv L_0x1d55230, 28, 1, 32;
L_0x1d55230 .part L_0x1d56ba0, 15, 1;
L_0x1d56160 .part/pv L_0x1d56520, 29, 1, 32;
L_0x1d56520 .part L_0x1d56ba0, 15, 1;
L_0x1d56440 .part/pv L_0x1d56700, 30, 1, 32;
L_0x1d56700 .part L_0x1d56ba0, 15, 1;
L_0x1d56610 .part/pv L_0x1d568f0, 31, 1, 32;
L_0x1d568f0 .part L_0x1d56ba0, 15, 1;
L_0x1d567f0 .part/pv L_0x1d553e0, 0, 16, 32;
S_0x1d50ee0 .scope generate, "gen1[16]" "gen1[16]" 7 10, 7 10, S_0x1d4eba0;
 .timescale 0 0;
P_0x1d50fd8 .param/l "i" 7 10, +C4<010000>;
v0x1d51090_0 .net *"_s0", 0 0, L_0x1d54bc0; 1 drivers
S_0x1d50c90 .scope generate, "gen1[17]" "gen1[17]" 7 10, 7 10, S_0x1d4eba0;
 .timescale 0 0;
P_0x1d50d88 .param/l "i" 7 10, +C4<010001>;
v0x1d50e40_0 .net *"_s0", 0 0, L_0x1d54d00; 1 drivers
S_0x1d50a40 .scope generate, "gen1[18]" "gen1[18]" 7 10, 7 10, S_0x1d4eba0;
 .timescale 0 0;
P_0x1d50b38 .param/l "i" 7 10, +C4<010010>;
v0x1d50bf0_0 .net *"_s0", 0 0, L_0x1d54e90; 1 drivers
S_0x1d507f0 .scope generate, "gen1[19]" "gen1[19]" 7 10, 7 10, S_0x1d4eba0;
 .timescale 0 0;
P_0x1d508e8 .param/l "i" 7 10, +C4<010011>;
v0x1d509a0_0 .net *"_s0", 0 0, L_0x1d55060; 1 drivers
S_0x1d505a0 .scope generate, "gen1[20]" "gen1[20]" 7 10, 7 10, S_0x1d4eba0;
 .timescale 0 0;
P_0x1d50698 .param/l "i" 7 10, +C4<010100>;
v0x1d50750_0 .net *"_s0", 0 0, L_0x1d55340; 1 drivers
S_0x1d50350 .scope generate, "gen1[21]" "gen1[21]" 7 10, 7 10, S_0x1d4eba0;
 .timescale 0 0;
P_0x1d50448 .param/l "i" 7 10, +C4<010101>;
v0x1d50500_0 .net *"_s0", 0 0, L_0x1d554e0; 1 drivers
S_0x1d50100 .scope generate, "gen1[22]" "gen1[22]" 7 10, 7 10, S_0x1d4eba0;
 .timescale 0 0;
P_0x1d501f8 .param/l "i" 7 10, +C4<010110>;
v0x1d502b0_0 .net *"_s0", 0 0, L_0x1d55690; 1 drivers
S_0x1d4feb0 .scope generate, "gen1[23]" "gen1[23]" 7 10, 7 10, S_0x1d4eba0;
 .timescale 0 0;
P_0x1d4ffa8 .param/l "i" 7 10, +C4<010111>;
v0x1d50060_0 .net *"_s0", 0 0, L_0x1d558a0; 1 drivers
S_0x1d4fc60 .scope generate, "gen1[24]" "gen1[24]" 7 10, 7 10, S_0x1d4eba0;
 .timescale 0 0;
P_0x1d4fd58 .param/l "i" 7 10, +C4<011000>;
v0x1d4fe10_0 .net *"_s0", 0 0, L_0x1d55b40; 1 drivers
S_0x1d4fa10 .scope generate, "gen1[25]" "gen1[25]" 7 10, 7 10, S_0x1d4eba0;
 .timescale 0 0;
P_0x1d4fb08 .param/l "i" 7 10, +C4<011001>;
v0x1d4fbc0_0 .net *"_s0", 0 0, L_0x1d55d70; 1 drivers
S_0x1d4f7c0 .scope generate, "gen1[26]" "gen1[26]" 7 10, 7 10, S_0x1d4eba0;
 .timescale 0 0;
P_0x1d4f8b8 .param/l "i" 7 10, +C4<011010>;
v0x1d4f970_0 .net *"_s0", 0 0, L_0x1d55ec0; 1 drivers
S_0x1d4f570 .scope generate, "gen1[27]" "gen1[27]" 7 10, 7 10, S_0x1d4eba0;
 .timescale 0 0;
P_0x1d4f668 .param/l "i" 7 10, +C4<011011>;
v0x1d4f720_0 .net *"_s0", 0 0, L_0x1d56070; 1 drivers
S_0x1d4f320 .scope generate, "gen1[28]" "gen1[28]" 7 10, 7 10, S_0x1d4eba0;
 .timescale 0 0;
P_0x1d4f418 .param/l "i" 7 10, +C4<011100>;
v0x1d4f4d0_0 .net *"_s0", 0 0, L_0x1d55230; 1 drivers
S_0x1d4f0d0 .scope generate, "gen1[29]" "gen1[29]" 7 10, 7 10, S_0x1d4eba0;
 .timescale 0 0;
P_0x1d4f1c8 .param/l "i" 7 10, +C4<011101>;
v0x1d4f280_0 .net *"_s0", 0 0, L_0x1d56520; 1 drivers
S_0x1d4ee80 .scope generate, "gen1[30]" "gen1[30]" 7 10, 7 10, S_0x1d4eba0;
 .timescale 0 0;
P_0x1d4ef78 .param/l "i" 7 10, +C4<011110>;
v0x1d4f030_0 .net *"_s0", 0 0, L_0x1d56700; 1 drivers
S_0x1d4ec90 .scope generate, "gen1[31]" "gen1[31]" 7 10, 7 10, S_0x1d4eba0;
 .timescale 0 0;
P_0x1d4ed88 .param/l "i" 7 10, +C4<011111>;
v0x1d4ee00_0 .net *"_s0", 0 0, L_0x1d568f0; 1 drivers
S_0x1d4e730 .scope module, "mux_reg_alu" "mux" 2 88, 2 13, S_0x1d26290;
 .timescale -9 -12;
P_0x1d4e828 .param/l "W" 2 13, +C4<0100000>;
v0x1d4e8f0_0 .alias "in0", 31 0, v0x1d54120_0;
v0x1d4e990_0 .alias "in1", 31 0, v0x1d53990_0;
v0x1d4ea40_0 .alias "out", 31 0, v0x1d53040_0;
v0x1d4eaf0_0 .alias "sel", 0 0, v0x1d532e0_0;
L_0x1d56c40 .functor MUXZ 32, L_0x1d54830, RS_0x7fedf14d2168, v0x1d52410_0, C4<>;
S_0x1d4e3d0 .scope module, "cpualucontrol" "alucontrol" 2 89, 8 1, S_0x1d26290;
 .timescale 0 0;
v0x1d4e4c0_0 .var "ALUcontrol", 2 0;
v0x1d4e560_0 .alias "ALUop", 1 0, v0x1d53190_0;
v0x1d4e5e0_0 .alias "clk", 0 0, v0x1d53b60_0;
v0x1d4e6b0_0 .net "instruction", 5 0, L_0x1d56ce0; 1 drivers
S_0x1d4de70 .scope module, "cpuALU" "alu" 2 90, 9 1, S_0x1d26290;
 .timescale 0 0;
v0x1d4dfb0_0 .alias "a", 31 0, v0x1d53ee0_0;
v0x1d4e070_0 .var "aluRes", 31 0;
v0x1d4e140_0 .alias "alucontrol", 2 0, v0x1d530c0_0;
v0x1d4e1e0_0 .alias "b", 31 0, v0x1d53040_0;
v0x1d4e260_0 .alias "clk", 0 0, v0x1d53b60_0;
v0x1d4e310_0 .var "zero", 0 0;
E_0x1d4df60 .event edge, v0x1d4dc00_0;
S_0x1d4d710 .scope module, "cpu_dm" "datamemory" 2 91, 10 8, S_0x1d26290;
 .timescale 0 0;
P_0x1d4d808 .param/l "addresswidth" 10 10, +C4<0100000>;
P_0x1d4d830 .param/l "depth" 10 12, +C4<01010>;
P_0x1d4d858 .param/l "width" 10 13, +C4<0100000>;
v0x1d4d9f0_0 .alias "MemRead", 0 0, v0x1d534b0_0;
v0x1d4dab0_0 .alias "MemWrite", 0 0, v0x1d535d0_0;
v0x1d4db50_0 .alias "address", 31 0, v0x1d53260_0;
v0x1d4dc00_0 .alias "clk", 0 0, v0x1d53b60_0;
v0x1d4dcb0 .array "memory", 0 9, 31 0;
v0x1d4dd30_0 .var "readData", 31 0;
v0x1d4ddf0_0 .alias "writeData", 31 0, v0x1d54120_0;
E_0x1d4d120 .event posedge, v0x1d4dc00_0;
S_0x1d4d300 .scope module, "mux_datamem" "mux" 2 92, 2 13, S_0x1d26290;
 .timescale -9 -12;
P_0x1d4d3f8 .param/l "W" 2 13, +C4<0100000>;
v0x1d4d490_0 .alias "in0", 31 0, v0x1d53260_0;
v0x1d4d550_0 .alias "in1", 31 0, v0x1d53be0_0;
v0x1d4d5f0_0 .alias "out", 31 0, v0x1d54010_0;
v0x1d4d690_0 .alias "sel", 0 0, v0x1d536a0_0;
L_0x1d56d80 .functor MUXZ 32, v0x1d4e070_0, v0x1d4dd30_0, v0x1d526d0_0, C4<>;
S_0x1d4cdf0 .scope module, "cpu_add_pc" "add_pc" 2 93, 2 24, S_0x1d26290;
 .timescale -9 -12;
v0x1d4cee0_0 .net *"_s0", 32 0, L_0x1d56eb0; 1 drivers
v0x1d4cf60_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d4d000_0 .net *"_s4", 32 0, C4<000000000000000000000000000000100>; 1 drivers
v0x1d4d0a0_0 .net *"_s6", 32 0, L_0x1d56fe0; 1 drivers
v0x1d4d150_0 .alias "in", 31 0, v0x1d53f90_0;
v0x1d4d1f0_0 .alias "out", 31 0, v0x1d53e60_0;
L_0x1d56eb0 .concat [ 32 1 0 0], v0x1d52fc0_0, C4<0>;
L_0x1d56fe0 .arith/sum 33, L_0x1d56eb0, C4<000000000000000000000000000000100>;
L_0x1d570d0 .part L_0x1d56fe0, 0, 32;
S_0x1d4c8e0 .scope module, "cpu_add_alu" "add_alu" 2 94, 2 33, S_0x1d26290;
 .timescale -9 -12;
v0x1d4c9d0_0 .net *"_s0", 31 0, L_0x1d572a0; 1 drivers
v0x1d4ca90_0 .net *"_s2", 29 0, L_0x1d57200; 1 drivers
v0x1d4cb30_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d4cbd0_0 .alias "in0", 31 0, v0x1d53e60_0;
v0x1d4ccb0_0 .alias "in1", 31 0, v0x1d53990_0;
v0x1d4cd30_0 .alias "out", 31 0, v0x1d53a10_0;
L_0x1d57200 .part RS_0x7fedf14d2168, 0, 30;
L_0x1d572a0 .concat [ 2 30 0 0], C4<00>, L_0x1d57200;
L_0x1d573e0 .arith/sum 32, L_0x1d570d0, L_0x1d572a0;
S_0x1d24f90 .scope module, "mux_pc" "mux" 2 95, 2 13, S_0x1d26290;
 .timescale -9 -12;
P_0x1d20838 .param/l "W" 2 13, +C4<0100000>;
v0x1d17930_0 .alias "in0", 31 0, v0x1d53e60_0;
v0x1d4c6f0_0 .alias "in1", 31 0, v0x1d53a10_0;
v0x1d4c790_0 .alias "out", 31 0, v0x1d53dc0_0;
v0x1d4c830_0 .net "sel", 0 0, L_0x1d57650; 1 drivers
L_0x1d574d0 .functor MUXZ 32, L_0x1d570d0, L_0x1d573e0, L_0x1d57650, C4<>;
    .scope S_0x1d52dd0;
T_0 ;
    %wait E_0x1d4d120;
    %load/v 8, v0x1d52f40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d52fc0_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1d52a80;
T_1 ;
    %movi 8, 537395210, 32;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d52d20, 0, 8;
t_0 ;
    %end;
    .thread T_1;
    .scope S_0x1d52a80;
T_2 ;
    %wait E_0x1d4d120;
    %ix/getv 3, v0x1d52b70_0;
    %load/av 8, v0x1d52d20, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d52ca0_0, 0, 8;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1d52270;
T_3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52790_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52840_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52410_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d526d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d524c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1d52360_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1d52360_0, 0, 0;
    %end;
    .thread T_3;
    .scope S_0x1d52270;
T_4 ;
    %wait E_0x1d4d120;
    %load/v 8, v0x1d52a00_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_4.3, 6;
    %cmpi/u 8, 14, 6;
    %jmp/1 T_4.4, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_4.5, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_4.6, 6;
    %jmp T_4.8;
T_4.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52790_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52840_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52410_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d526d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d524c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1d52360_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1d52360_0, 0, 0;
    %jmp T_4.8;
T_4.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52790_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52840_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52410_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d526d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d524c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1d52360_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1d52360_0, 0, 0;
    %jmp T_4.8;
T_4.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52790_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52840_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52410_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d526d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d524c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1d52360_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1d52360_0, 0, 0;
    %jmp T_4.8;
T_4.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52790_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52840_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52410_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d526d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d524c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1d52360_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1d52360_0, 0, 1;
    %jmp T_4.8;
T_4.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52790_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52840_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52410_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d526d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d524c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1d52360_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1d52360_0, 0, 0;
    %jmp T_4.8;
T_4.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52790_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52840_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52410_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52540_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d526d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d524c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1d52360_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1d52360_0, 0, 0;
    %jmp T_4.8;
T_4.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52790_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52840_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52410_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d52540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d526d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d524c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1d52360_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1d52360_0, 0, 0;
    %jmp T_4.8;
T_4.8 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d51360;
T_5 ;
    %wait E_0x1d4d120;
    %load/v 8, v0x1d51df0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0x1d51c80_0, 32;
    %ix/getv 3, v0x1d51d00_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d51ba0, 0, 8;
t_1 ;
T_5.0 ;
    %load/v 8, v0x1d51800_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d51880_0, 0, 8;
    %load/v 8, v0x1d51a10_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d51b00_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1d4e3d0;
T_6 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d4e4c0_0, 0, 0;
    %end;
    .thread T_6;
    .scope S_0x1d4e3d0;
T_7 ;
    %wait E_0x1d4d120;
    %load/v 8, v0x1d4e560_0, 2;
    %cmpi/u 8, 2, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x1d4e6b0_0, 6;
    %cmpi/u 9, 14, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d4e4c0_0, 0, 8;
T_7.0 ;
    %load/v 8, v0x1d4e560_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/v 8, v0x1d4e6b0_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/0xz  T_7.4, 4;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d4e4c0_0, 0, 8;
T_7.4 ;
    %load/v 8, v0x1d4e6b0_0, 6;
    %cmpi/u 8, 34, 6;
    %jmp/0xz  T_7.6, 4;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d4e4c0_0, 0, 8;
T_7.6 ;
    %load/v 8, v0x1d4e6b0_0, 6;
    %cmpi/u 8, 42, 6;
    %jmp/0xz  T_7.8, 4;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d4e4c0_0, 0, 8;
T_7.8 ;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1d4de70;
T_8 ;
    %wait E_0x1d4df60;
    %load/v 8, v0x1d4e140_0, 3;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_8.0, 4;
    %load/v 8, v0x1d4dfb0_0, 32;
    %load/v 40, v0x1d4e1e0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d4e070_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x1d4e140_0, 3;
    %cmpi/u 8, 2, 3;
    %jmp/0xz  T_8.2, 4;
    %load/v 8, v0x1d4dfb0_0, 32;
    %load/v 40, v0x1d4e1e0_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d4e070_0, 0, 8;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0x1d4e140_0, 3;
    %cmpi/u 8, 3, 3;
    %jmp/0xz  T_8.4, 4;
    %load/v 8, v0x1d4dfb0_0, 32;
    %load/v 40, v0x1d4e1e0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_8.6, 8;
    %movi 9, 1, 32;
    %jmp/1  T_8.8, 8;
T_8.6 ; End of true expr.
    %jmp/0  T_8.7, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_8.8;
T_8.7 ;
    %mov 9, 0, 32; Return false value
T_8.8 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d4e070_0, 0, 9;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v0x1d4e140_0, 3;
    %cmpi/u 8, 7, 3;
    %jmp/0xz  T_8.9, 4;
    %load/v 8, v0x1d4dfb0_0, 32;
    %load/v 40, v0x1d4e1e0_0, 32;
    %xor 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d4e070_0, 0, 8;
    %jmp T_8.10;
T_8.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d4e070_0, 0, 0;
T_8.10 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %load/v 8, v0x1d4e070_0, 32;
    %nor/r 8, 8, 32;
    %cassign/v v0x1d4e310_0, 8, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1d4d710;
T_9 ;
    %wait E_0x1d4d120;
    %load/v 9, v0x1d4dab0_0, 1;
    %jmp/0xz  T_9.0, 9;
    %load/v 9, v0x1d4ddf0_0, 32;
    %ix/getv 3, v0x1d4db50_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d4dcb0, 0, 9;
t_2 ;
T_9.0 ;
    %load/v 9, v0x1d4d9f0_0, 1;
    %jmp/0xz  T_9.2, 9;
    %ix/getv 3, v0x1d4db50_0;
    %load/av 9, v0x1d4dcb0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d4dd30_0, 0, 9;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./pc.v";
    "./instMem.v";
    "./control.v";
    "./register.v";
    "./signExtend.v";
    "./alucontrol.v";
    "./alu.v";
    "./datamemory.v";
