// Seed: 3117162007
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    output wor id_2,
    output wire id_3,
    output wire id_4,
    input tri1 id_5,
    output wire id_6,
    input uwire id_7,
    input supply1 id_8,
    input wor id_9,
    output uwire id_10,
    output tri1 id_11
    , id_15,
    input supply1 id_12,
    input wor id_13
);
  logic id_16;
  ;
  wire  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ;
  wire id_35;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    input tri1 id_6,
    input tri0 id_7
    , id_16,
    input wand id_8,
    input supply1 id_9,
    output tri1 id_10,
    input uwire id_11,
    input supply1 id_12,
    input wand id_13,
    input tri id_14
);
  module_0 modCall_1 (
      id_6,
      id_10,
      id_10,
      id_10,
      id_0,
      id_3,
      id_10,
      id_4,
      id_14,
      id_14,
      id_0,
      id_0,
      id_6,
      id_11
  );
  assign modCall_1.id_12 = 0;
  assign id_10 = id_9;
endmodule
