// Seed: 3665402151
module module_0 #(
    parameter id_1 = 32'd22,
    parameter id_2 = 32'd58
);
  assign id_1[id_1] = id_1;
  logic _id_2, id_3;
  assign {1, 1, id_3, id_2} = 1;
  always @(id_1)
    if (id_2#(
            .id_2(id_3),
            .id_3(1'b0),
            .id_2(id_1 ^ id_2),
            .id_1(1)
        ))
      if (("")) id_2 <= #1  (1);
      else id_1 <= id_2;
    else id_3 <= 1;
  assign id_3 = id_2[id_2[1 : id_1-id_1] : 1];
  assign id_3[(1-1)] = id_3;
  logic id_4;
  assign id_2[id_2] = id_1;
  assign id_1 = id_1;
  logic id_5;
endmodule
`default_nettype id_1 `timescale 1ps / 1ps `timescale 1 ps / 1 ps
module module_1;
  reg id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10 = id_1;
  initial begin
    id_3 <= id_7;
  end
  assign id_4 = 1 ? id_9 : id_8;
  reg   id_11;
  logic id_12;
  type_17(
      1, id_3, id_3, id_3
  );
  assign id_1[1] = 1;
  initial begin
    SystemTFIdentifier(id_4);
    id_11 <= 1;
  end
  always @(posedge 1 or posedge 1) begin
    if (id_10 || id_4) SystemTFIdentifier(id_1[1'd0 : 1], ~id_6 ^ id_7);
    else begin
      id_2 = id_5;
    end
  end
  logic id_13;
  always @(posedge 1 - id_11) begin
    id_10 <= 1;
    SystemTFIdentifier(1);
    id_2 <= id_7;
  end
endmodule
