Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May  7 19:46:00 2022
| Host         : PHYS-NC3124-D02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_TrigTest0_timing_summary_routed.rpt -rpx top_TrigTest0_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_TrigTest0
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.20 2017-11-03
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1017 register/latch pins with no clock driven by root clock pin: clk_100 (HIGH)

 There are 1016 register/latch pins with no clock driven by root clock pin: Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4432 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.066        0.000                      0                 3254        0.069        0.000                      0                 3230        7.085        0.000                       0                  1375  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
FTDI_CLK  {0.000 8.335}      16.670          59.988          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FTDI_CLK            0.066        0.000                      0                 3075        0.069        0.000                      0                 3075        7.085        0.000                       0                  1375  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              FTDI_CLK          998.785        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  FTDI_CLK           FTDI_CLK                12.732        0.000                      0                  155        0.427        0.000                      0                  155  
**default**        FTDI_CLK                                   15.228        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FTDI_CLK
  To Clock:  FTDI_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[7]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 4.037ns (68.487%)  route 1.858ns (31.513%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.858     7.488    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[7].DRIVE_IO_BUS/T
    P10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.581    11.069 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[7].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.069    FTDI_ADBUS[7]
    P10                                                               r  FTDI_ADBUS[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[5]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 3.960ns (67.331%)  route 1.921ns (32.669%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.921     7.552    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[5].DRIVE_IO_BUS/T
    L10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.504    11.055 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[5].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.055    FTDI_ADBUS[5]
    L10                                                               r  FTDI_ADBUS[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[3]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 4.032ns (68.609%)  route 1.845ns (31.391%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.845     7.475    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[3].DRIVE_IO_BUS/T
    N8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.576    11.051 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[3].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.051    FTDI_ADBUS[3]
    N8                                                                r  FTDI_ADBUS[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[6]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 4.030ns (68.597%)  route 1.845ns (31.403%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.845     7.475    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[6].DRIVE_IO_BUS/T
    N9                   OBUFT (TriStatE_obuft_T_O)
                                                      3.574    11.049 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[6].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.049    FTDI_ADBUS[6]
    N9                                                                r  FTDI_ADBUS[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.049    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[4]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 3.994ns (68.230%)  route 1.860ns (31.770%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.860     7.490    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[4].DRIVE_IO_BUS/T
    P7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.538    11.027 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[4].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.027    FTDI_ADBUS[4]
    P7                                                                r  FTDI_ADBUS[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[1]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 4.012ns (68.989%)  route 1.804ns (31.011%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.804     7.434    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[1].DRIVE_IO_BUS/T
    M7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.556    10.990 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[1].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    10.990    FTDI_ADBUS[1]
    M7                                                                r  FTDI_ADBUS[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/int_FTDI_DOUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[0]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 4.091ns (71.094%)  route 1.663ns (28.906%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.628     5.175    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X2Y9           FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/int_FTDI_DOUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Inst_ftdi245_cdc/Inst_ftdi245/int_FTDI_DOUT_reg[0]/Q
                         net (fo=1, routed)           1.663     7.357    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[0].DRIVE_IO_BUS/I
    N7                   OBUFT (Prop_obuft_I_O)       3.573    10.930 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[0].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    10.930    FTDI_ADBUS[0]
    N7                                                                r  FTDI_ADBUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.930    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/int_FTDI_DOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[2]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 3.991ns (70.554%)  route 1.666ns (29.446%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.628     5.175    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y10          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/int_FTDI_DOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  Inst_ftdi245_cdc/Inst_ftdi245/int_FTDI_DOUT_reg[2]/Q
                         net (fo=1, routed)           1.666     7.297    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[2].DRIVE_IO_BUS/I
    M8                   OBUFT (Prop_obuft_I_O)       3.535    10.832 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[2].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    10.832    FTDI_ADBUS[2]
    M8                                                                r  FTDI_ADBUS[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/FTDI_SIWU_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_SIWU
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 4.001ns (72.295%)  route 1.533ns (27.705%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.622     5.169    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y16          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_SIWU_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     5.625 r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_SIWU_reg/Q
                         net (fo=1, routed)           1.533     7.158    FTDI_SIWU_OBUF
    R9                   OBUF (Prop_obuf_I_O)         3.545    10.703 r  FTDI_SIWU_OBUF_inst/O
                         net (fo=0)                   0.000    10.703    FTDI_SIWU
    R9                                                                r  FTDI_SIWU (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/FTDI_RDN_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_RDN
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 3.996ns (72.271%)  route 1.533ns (27.729%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.625     5.172    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y14          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_RDN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_RDN_reg/Q
                         net (fo=1, routed)           1.533     7.161    FTDI_RDN_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.540    10.701 r  FTDI_RDN_OBUF_inst/O
                         net (fo=0)                   0.000    10.701    FTDI_RDN
    R11                                                               r  FTDI_RDN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  0.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.113%)  route 0.272ns (65.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.577     1.487    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y24          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     1.628 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.272     1.900    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X2Y24          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.846     2.000    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X2Y24          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.479     1.522    
    SLICE_X2Y24          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.113%)  route 0.272ns (65.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.577     1.487    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y24          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     1.628 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.272     1.900    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X2Y24          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.846     2.000    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X2Y24          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.479     1.522    
    SLICE_X2Y24          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.113%)  route 0.272ns (65.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.577     1.487    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y24          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     1.628 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.272     1.900    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X2Y24          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.846     2.000    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X2Y24          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.479     1.522    
    SLICE_X2Y24          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.113%)  route 0.272ns (65.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.577     1.487    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y24          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     1.628 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.272     1.900    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X2Y24          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.846     2.000    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X2Y24          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism             -0.479     1.522    
    SLICE_X2Y24          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.113%)  route 0.272ns (65.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.577     1.487    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y24          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     1.628 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.272     1.900    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X2Y24          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.846     2.000    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X2Y24          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism             -0.479     1.522    
    SLICE_X2Y24          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.113%)  route 0.272ns (65.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.577     1.487    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y24          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     1.628 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.272     1.900    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X2Y24          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.846     2.000    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X2Y24          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/CLK
                         clock pessimism             -0.479     1.522    
    SLICE_X2Y24          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.113%)  route 0.272ns (65.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.577     1.487    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y24          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     1.628 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.272     1.900    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X2Y24          RAMS32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.846     2.000    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X2Y24          RAMS32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/CLK
                         clock pessimism             -0.479     1.522    
    SLICE_X2Y24          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.831    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.113%)  route 0.272ns (65.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.577     1.487    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y24          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     1.628 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.272     1.900    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X2Y24          RAMS32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.846     2.000    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X2Y24          RAMS32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1/CLK
                         clock pessimism             -0.479     1.522    
    SLICE_X2Y24          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.831    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.555%)  route 0.234ns (62.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.577     1.487    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y24          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.141     1.628 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.234     1.862    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X2Y23          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.847     2.001    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X2Y23          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.479     1.523    
    SLICE_X2Y23          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.777    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.555%)  route 0.234ns (62.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.577     1.487    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y24          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.141     1.628 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.234     1.862    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X2Y23          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.847     2.001    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X2Y23          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism             -0.479     1.523    
    SLICE_X2Y23          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.777    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FTDI_CLK
Waveform(ns):       { 0.000 8.335 }
Period(ns):         16.670
Sources:            { FTDI_CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         16.670      14.515     BUFGCTRL_X0Y1  FTDI_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         16.670      15.670     SLICE_X9Y18    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         16.670      15.670     SLICE_X6Y17    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
Min Period        n/a     FDCE/C      n/a            1.000         16.670      15.670     SLICE_X8Y19    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
Min Period        n/a     FDCE/C      n/a            1.000         16.670      15.670     SLICE_X11Y21   Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
Min Period        n/a     FDCE/C      n/a            1.000         16.670      15.670     SLICE_X6Y17    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
Min Period        n/a     FDCE/C      n/a            1.000         16.670      15.670     SLICE_X11Y18   Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
Min Period        n/a     FDCE/C      n/a            1.000         16.670      15.670     SLICE_X9Y18    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/C
Min Period        n/a     FDCE/C      n/a            1.000         16.670      15.670     SLICE_X9Y17    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
Min Period        n/a     FDCE/C      n/a            1.000         16.670      15.670     SLICE_X9Y18    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X2Y22    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X2Y22    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X2Y22    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X2Y22    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X2Y22    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X2Y22    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X2Y22    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X2Y22    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y22   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y22   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X12Y24   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X12Y24   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X12Y24   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X12Y24   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X12Y24   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X12Y24   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X12Y24   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X12Y24   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y24   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y24   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  FTDI_CLK

Setup :            0  Failing Endpoints,  Worst Slack      998.785ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.785ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.945ns  (logic 0.478ns (50.593%)  route 0.467ns (49.407%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.467     0.945    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X9Y21          FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)       -0.270   999.730    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                998.785    

Slack (MET) :             998.806ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.976ns  (logic 0.478ns (48.962%)  route 0.498ns (51.038%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.498     0.976    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X10Y24         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.218   999.782    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                998.806    

Slack (MET) :             998.839ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.094%)  route 0.602ns (56.906%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.602     1.058    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X11Y24         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X11Y24         FDRE (Setup_fdre_C_D)       -0.103   999.897    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.897    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                998.839    

Slack (MET) :             998.862ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.045ns  (logic 0.456ns (43.626%)  route 0.589ns (56.374%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.589     1.045    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X11Y24         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X11Y24         FDRE (Setup_fdre_C_D)       -0.093   999.907    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                998.862    

Slack (MET) :             998.936ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.018ns  (logic 0.518ns (50.860%)  route 0.500ns (49.140%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.500     1.018    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X8Y21          FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X8Y21          FDRE (Setup_fdre_C_D)       -0.045   999.955    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.955    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                998.936    

Slack (MET) :             998.940ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.382     0.860    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X8Y21          FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X8Y21          FDRE (Setup_fdre_C_D)       -0.200   999.800    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.800    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                998.940    

Slack (MET) :             998.990ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.742ns  (logic 0.419ns (56.486%)  route 0.323ns (43.514%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.323     0.742    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X11Y24         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X11Y24         FDRE (Setup_fdre_C_D)       -0.268   999.732    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                998.990    

Slack (MET) :             999.011ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.723ns  (logic 0.419ns (57.958%)  route 0.304ns (42.042%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.304     0.723    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X4Y25          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)       -0.266   999.734    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.734    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                999.011    

Slack (MET) :             999.083ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.822ns  (logic 0.518ns (63.004%)  route 0.304ns (36.996%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.304     0.822    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X9Y21          FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)       -0.095   999.905    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                999.083    

Slack (MET) :             999.142ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.762ns  (logic 0.456ns (59.808%)  route 0.306ns (40.192%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.306     0.762    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y26          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X3Y26          FDRE (Setup_fdre_C_D)       -0.095   999.905    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                999.142    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  FTDI_CLK
  To Clock:  FTDI_CLK

Setup :            0  Failing Endpoints,  Worst Slack       12.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.732ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[3]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.456ns (13.222%)  route 2.993ns (86.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 21.468 - 16.670 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.559     5.106    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X13Y39         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     5.562 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         2.993     8.555    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X13Y21         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.430    21.468    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X13Y21         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[3]/C
                         clock pessimism              0.259    21.727    
                         clock uncertainty           -0.035    21.692    
    SLICE_X13Y21         FDCE (Recov_fdce_C_CLR)     -0.405    21.287    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[3]
  -------------------------------------------------------------------
                         required time                         21.287    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                 12.732    

Slack (MET) :             12.776ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/oSHA_WRITEFLASH_reg/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.456ns (13.222%)  route 2.993ns (86.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 21.468 - 16.670 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.559     5.106    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X13Y39         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     5.562 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         2.993     8.555    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X12Y21         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/oSHA_WRITEFLASH_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.430    21.468    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X12Y21         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/oSHA_WRITEFLASH_reg/C
                         clock pessimism              0.259    21.727    
                         clock uncertainty           -0.035    21.692    
    SLICE_X12Y21         FDCE (Recov_fdce_C_CLR)     -0.361    21.331    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/oSHA_WRITEFLASH_reg
  -------------------------------------------------------------------
                         required time                         21.331    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                 12.776    

Slack (MET) :             12.818ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[0]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.456ns (13.222%)  route 2.993ns (86.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 21.468 - 16.670 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.559     5.106    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X13Y39         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     5.562 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         2.993     8.555    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X12Y21         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.430    21.468    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X12Y21         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[0]/C
                         clock pessimism              0.259    21.727    
                         clock uncertainty           -0.035    21.692    
    SLICE_X12Y21         FDCE (Recov_fdce_C_CLR)     -0.319    21.373    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[0]
  -------------------------------------------------------------------
                         required time                         21.373    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                 12.818    

Slack (MET) :             12.818ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[1]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.456ns (13.222%)  route 2.993ns (86.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 21.468 - 16.670 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.559     5.106    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X13Y39         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     5.562 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         2.993     8.555    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X12Y21         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.430    21.468    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X12Y21         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[1]/C
                         clock pessimism              0.259    21.727    
                         clock uncertainty           -0.035    21.692    
    SLICE_X12Y21         FDCE (Recov_fdce_C_CLR)     -0.319    21.373    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[1]
  -------------------------------------------------------------------
                         required time                         21.373    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                 12.818    

Slack (MET) :             12.818ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[2]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.456ns (13.222%)  route 2.993ns (86.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 21.468 - 16.670 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.559     5.106    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X13Y39         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     5.562 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         2.993     8.555    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X12Y21         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.430    21.468    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X12Y21         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[2]/C
                         clock pessimism              0.259    21.727    
                         clock uncertainty           -0.035    21.692    
    SLICE_X12Y21         FDCE (Recov_fdce_C_CLR)     -0.319    21.373    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[2]
  -------------------------------------------------------------------
                         required time                         21.373    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                 12.818    

Slack (MET) :             13.311ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_READ_COMPLETED_reg/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.456ns (15.430%)  route 2.499ns (84.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 21.468 - 16.670 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.559     5.106    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X13Y39         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     5.562 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         2.499     8.062    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X14Y21         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_READ_COMPLETED_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.430    21.468    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X14Y21         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_READ_COMPLETED_reg/C
                         clock pessimism              0.259    21.727    
                         clock uncertainty           -0.035    21.692    
    SLICE_X14Y21         FDCE (Recov_fdce_C_CLR)     -0.319    21.373    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_READ_COMPLETED_reg
  -------------------------------------------------------------------
                         required time                         21.373    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                 13.311    

Slack (MET) :             13.759ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.456ns (19.381%)  route 1.897ns (80.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 21.471 - 16.670 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.559     5.106    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X13Y39         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     5.562 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         1.897     7.459    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X16Y18         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.433    21.471    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X16Y18         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]_rep__0/C
                         clock pessimism              0.187    21.658    
                         clock uncertainty           -0.035    21.623    
    SLICE_X16Y18         FDCE (Recov_fdce_C_CLR)     -0.405    21.218    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                 13.759    

Slack (MET) :             13.860ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.456ns (20.124%)  route 1.810ns (79.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 21.470 - 16.670 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.616     5.163    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y20          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDPE (Prop_fdpe_C_Q)         0.456     5.619 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          1.810     7.429    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X11Y20         FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.432    21.470    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X11Y20         FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.259    21.729    
                         clock uncertainty           -0.035    21.694    
    SLICE_X11Y20         FDCE (Recov_fdce_C_CLR)     -0.405    21.289    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         21.289    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                 13.860    

Slack (MET) :             13.860ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.456ns (20.124%)  route 1.810ns (79.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 21.470 - 16.670 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.616     5.163    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y20          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDPE (Prop_fdpe_C_Q)         0.456     5.619 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          1.810     7.429    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X11Y20         FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.432    21.470    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X11Y20         FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.259    21.729    
                         clock uncertainty           -0.035    21.694    
    SLICE_X11Y20         FDCE (Recov_fdce_C_CLR)     -0.405    21.289    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         21.289    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                 13.860    

Slack (MET) :             13.860ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.456ns (20.124%)  route 1.810ns (79.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 21.470 - 16.670 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.616     5.163    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y20          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDPE (Prop_fdpe_C_Q)         0.456     5.619 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          1.810     7.429    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X11Y20         FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.432    21.470    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X11Y20         FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism              0.259    21.729    
                         clock uncertainty           -0.035    21.694    
    SLICE_X11Y20         FDCE (Recov_fdce_C_CLR)     -0.405    21.289    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         21.289    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                 13.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.588%)  route 0.206ns (59.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.581     1.491    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y20          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.632 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.206     1.838    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X5Y19          FDPE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.850     2.004    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X5Y19          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.499     1.506    
    SLICE_X5Y19          FDPE (Remov_fdpe_C_PRE)     -0.095     1.411    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.588%)  route 0.206ns (59.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.581     1.491    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y20          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.632 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.206     1.838    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X5Y19          FDPE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.850     2.004    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X5Y19          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.499     1.506    
    SLICE_X5Y19          FDPE (Remov_fdpe_C_PRE)     -0.095     1.411    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.588%)  route 0.206ns (59.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.581     1.491    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y20          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.632 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.206     1.838    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X5Y19          FDPE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.850     2.004    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X5Y19          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.499     1.506    
    SLICE_X5Y19          FDPE (Remov_fdpe_C_PRE)     -0.095     1.411    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.588%)  route 0.206ns (59.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.581     1.491    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y20          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.632 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.206     1.838    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X5Y19          FDPE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.850     2.004    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X5Y19          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.499     1.506    
    SLICE_X5Y19          FDPE (Remov_fdpe_C_PRE)     -0.095     1.411    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.588%)  route 0.206ns (59.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.581     1.491    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y20          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.632 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.206     1.838    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X5Y19          FDPE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.850     2.004    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X5Y19          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.499     1.506    
    SLICE_X5Y19          FDPE (Remov_fdpe_C_PRE)     -0.095     1.411    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.588%)  route 0.206ns (59.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.581     1.491    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y20          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.632 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.206     1.838    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X5Y19          FDPE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.850     2.004    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X5Y19          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.499     1.506    
    SLICE_X5Y19          FDPE (Remov_fdpe_C_PRE)     -0.095     1.411    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.966%)  route 0.218ns (57.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.553     1.463    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y22         FDPE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDPE (Prop_fdpe_C_Q)         0.164     1.627 f  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.218     1.845    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y23          FDCE                                         f  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.817     1.971    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y23          FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.479     1.493    
    SLICE_X9Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.401    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.966%)  route 0.218ns (57.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.553     1.463    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y22         FDPE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDPE (Prop_fdpe_C_Q)         0.164     1.627 f  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.218     1.845    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y23          FDCE                                         f  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.817     1.971    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y23          FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.479     1.493    
    SLICE_X9Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.401    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.966%)  route 0.218ns (57.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.553     1.463    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y22         FDPE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDPE (Prop_fdpe_C_Q)         0.164     1.627 f  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.218     1.845    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y23          FDCE                                         f  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.817     1.971    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y23          FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.479     1.493    
    SLICE_X9Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.401    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.966%)  route 0.218ns (57.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.553     1.463    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y22         FDPE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDPE (Prop_fdpe_C_Q)         0.164     1.627 f  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.218     1.845    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y23          FDCE                                         f  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.817     1.971    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y23          FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.479     1.493    
    SLICE_X9Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.401    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.444    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  FTDI_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       15.228ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.228ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.176ns  (logic 0.419ns (35.621%)  route 0.757ns (64.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26                                       0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.757     1.176    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X1Y26          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)       -0.266    16.404    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.404    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                 15.228    

Slack (MET) :             15.375ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.200ns  (logic 0.518ns (43.164%)  route 0.682ns (56.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21                                       0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.682     1.200    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X7Y23          FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X7Y23          FDRE (Setup_fdre_C_D)       -0.095    16.575    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.575    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                 15.375    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.976ns  (logic 0.478ns (48.979%)  route 0.498ns (51.021%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21                                       0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.498     0.976    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X8Y22          FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)       -0.218    16.452    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.452    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                 15.476    

Slack (MET) :             15.485ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.952ns  (logic 0.419ns (44.023%)  route 0.533ns (55.977%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23                                      0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.533     0.952    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X13Y24         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X13Y24         FDRE (Setup_fdre_C_D)       -0.233    16.437    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.437    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                 15.485    

Slack (MET) :             15.516ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.963%)  route 0.605ns (57.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23                                      0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.605     1.061    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X13Y24         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X13Y24         FDRE (Setup_fdre_C_D)       -0.093    16.577    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         16.577    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                 15.516    

Slack (MET) :             15.528ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.049ns  (logic 0.518ns (49.403%)  route 0.531ns (50.597%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21                                       0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.531     1.049    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X7Y23          FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X7Y23          FDRE (Setup_fdre_C_D)       -0.093    16.577    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         16.577    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                 15.528    

Slack (MET) :             15.541ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.861ns  (logic 0.419ns (48.658%)  route 0.442ns (51.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21                                       0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.442     0.861    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y20          FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)       -0.268    16.402    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.402    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                 15.541    

Slack (MET) :             15.545ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.859ns  (logic 0.419ns (48.794%)  route 0.440ns (51.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23                                      0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.440     0.859    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X15Y24         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X15Y24         FDRE (Setup_fdre_C_D)       -0.266    16.404    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.404    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                 15.545    

Slack (MET) :             15.665ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.910ns  (logic 0.456ns (50.093%)  route 0.454ns (49.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26                                       0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.454     0.910    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X1Y26          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)       -0.095    16.575    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         16.575    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                 15.665    

Slack (MET) :             15.694ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.929ns  (logic 0.456ns (49.099%)  route 0.473ns (50.901%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25                                       0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.473     0.929    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X2Y26          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)       -0.047    16.623    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.623    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 15.694    





