OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 3278 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 206
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical       299475         55924          81.33%
metal3     Horizontal     408375        110700          72.89%
metal4     Vertical       190575        133843          29.77%
metal5     Horizontal     190575        135956          28.66%
metal6     Vertical       190575        135956          28.66%
metal7     Horizontal      54450         24844          54.37%
metal8     Vertical        54450         27224          50.00%
metal9     Horizontal      27225             0          100.00%
metal10    Vertical        27225             0          100.00%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 209953
[INFO GRT-0198] Via related Steiner nodes: 7273
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 248666
[INFO GRT-0112] Final usage 3D: 949530

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2           55924         28867           51.62%             0 /  0 /  0
metal3          110700         56224           50.79%             0 /  0 /  0
metal4          133843         53111           39.68%             0 /  0 /  0
metal5          135956         42852           31.52%             0 /  0 /  0
metal6          135956         18776           13.81%             0 /  0 /  0
metal7           24844          3590           14.45%             0 /  0 /  0
metal8           27224           112            0.41%             0 /  0 /  0
metal9               0             0            0.00%             0 /  0 /  0
metal10              0             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           624447        203532           32.59%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 634494 um
[INFO GRT-0014] Routed nets: 33720

==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[11].sub_unit_i/_2812_/G ^
   0.48
_604_/CK ^
   0.11      0.00       0.37


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_216_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.56                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   102  269.71                           net11 (net)
                  0.06    0.04    0.67 ^ lut/_216_/RN (DFFR_X2)
                                  0.67   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.03                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.72                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   59.35                           clknet_3_4_0_clk_i (net)
                  0.03    0.01    0.09 ^ clkbuf_4_8__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_8__f_clk_i/Z (BUF_X32)
     7   10.77                           clknet_4_8__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.06    0.07    0.19 v lut/_122_/ZN (NAND2_X1)
     1   33.05                           lut/_023_ (net)
                  0.06    0.01    0.19 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.24 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   53.85                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.24 v clkbuf_1_0__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.26 v clkbuf_1_0__f_lut/_023_/Z (BUF_X32)
     7   35.15                           clknet_1_0__leaf_lut/_023_ (net)
                  0.01    0.00    0.27 v net299_5/A (INV_X1)
                  0.01    0.01    0.28 ^ net299_5/ZN (INV_X1)
     1    1.64                           net385 (net)
                  0.01    0.00    0.28 ^ lut/_216_/CK (DFFR_X2)
                          0.00    0.28   clock reconvergence pessimism
                          0.24    0.51   library removal time
                                  0.51   data required time
-----------------------------------------------------------------------------
                                  0.51   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)


Startpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2704_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2386_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.90                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   50.53                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.01    0.03    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   52.79                           clknet_3_0_0_clk_i (net)
                  0.02    0.01    3.08 v clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_1__f_clk_i/Z (BUF_X32)
     5   26.94                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    3.11 v lut/gen_sub_units_scm[5].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.68                           lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8  221.35                           clknet_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.02    0.00    3.23 ^ clkbuf_3_6__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_6__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8   17.01                           clknet_3_6__leaf_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2367__765/A (INV_X1)
                  0.00    0.01    3.26 v lut/gen_sub_units_scm[5].sub_unit_i/_2367__765/ZN (INV_X1)
     1    1.17                           net1145 (net)
                  0.00    0.00    3.26 v lut/gen_sub_units_scm[5].sub_unit_i/_2704_/GN (DLL_X1)
                  0.01    0.05    3.30 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2704_/Q (DLL_X1)
     1    1.99                           lut/gen_sub_units_scm[5].sub_unit_i/gen_cg_word_iter[20].cg_i.en_latch (net)
                  0.01    0.00    3.30 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2386_/A2 (AND2_X1)
                                  3.30   data arrival time

                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.90                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   50.53                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.01    0.03    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   52.79                           clknet_3_0_0_clk_i (net)
                  0.02    0.01    3.08 v clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_1__f_clk_i/Z (BUF_X32)
     5   26.94                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    3.11 v lut/gen_sub_units_scm[5].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.68                           lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8  221.35                           clknet_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.02    0.01    3.23 ^ clkbuf_3_3__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.26 ^ clkbuf_3_3__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     5   12.06                           clknet_3_3__leaf_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.26 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2367__738/A (INV_X1)
                  0.00    0.01    3.26 v lut/gen_sub_units_scm[5].sub_unit_i/_2367__738/ZN (INV_X1)
     1    1.21                           net1118 (net)
                  0.00    0.00    3.26 v lut/gen_sub_units_scm[5].sub_unit_i/_2386_/A1 (AND2_X1)
                          0.00    3.26   clock reconvergence pessimism
                          0.00    3.26   clock gating hold time
                                  3.26   data required time
-----------------------------------------------------------------------------
                                  3.26   data required time
                                 -3.30   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _656_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _656_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.03                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.72                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_3_5_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.09 ^ clkbuf_3_5_0_clk_i/Z (BUF_X4)
     2   57.13                           clknet_3_5_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_11__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_11__f_clk_i/Z (BUF_X32)
     8   17.40                           clknet_4_11__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ _656_/CK (DFFR_X1)
                  0.01    0.09    0.20 v _656_/Q (DFFR_X1)
     2    2.94                           net43 (net)
                  0.01    0.00    0.20 v _530_/A2 (NAND2_X1)
                  0.01    0.02    0.22 ^ _530_/ZN (NAND2_X1)
     1    1.67                           _211_ (net)
                  0.01    0.00    0.22 ^ _532_/A1 (NAND2_X1)
                  0.01    0.01    0.23 v _532_/ZN (NAND2_X1)
     1    1.32                           _068_ (net)
                  0.01    0.00    0.23 v _656_/D (DFFR_X1)
                                  0.23   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.03                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.72                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_3_5_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.09 ^ clkbuf_3_5_0_clk_i/Z (BUF_X4)
     2   57.13                           clknet_3_5_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_11__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_11__f_clk_i/Z (BUF_X32)
     8   17.40                           clknet_4_11__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ _656_/CK (DFFR_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.00    0.12   library hold time
                                  0.12   data required time
-----------------------------------------------------------------------------
                                  0.12   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _604_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.56                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   102  269.71                           net11 (net)
                  0.05    0.04    0.66 ^ _604_/RN (DFFR_X1)
                                  0.66   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   49.03                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.72                           clknet_0_clk_i (net)
                  0.01    0.01    6.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.03    0.05    6.08 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   57.99                           clknet_3_2_0_clk_i (net)
                  0.03    0.00    6.09 ^ clkbuf_4_4__f_clk_i/A (BUF_X32)
                  0.01    0.02    6.11 ^ clkbuf_4_4__f_clk_i/Z (BUF_X32)
     9   13.16                           clknet_4_4__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ _604_/CK (DFFR_X1)
                          0.00    6.11   clock reconvergence pessimism
                          0.05    6.16   library recovery time
                                  6.16   data required time
-----------------------------------------------------------------------------
                                  6.16   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  5.50   slack (MET)


Startpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2690_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2371_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.90                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   50.53                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 v clkbuf_3_3_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.08 v clkbuf_3_3_0_clk_i/Z (BUF_X4)
     2   54.73                           clknet_3_3_0_clk_i (net)
                  0.02    0.00    3.08 v clkbuf_4_6__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.11 v clkbuf_4_6__f_clk_i/Z (BUF_X32)
     5   15.20                           clknet_4_6__leaf_clk_i (net)
                  0.00    0.00    3.11 v lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.85                           lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.19 ^ clkbuf_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.23 ^ clkbuf_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/Z (BUF_X32)
     8  221.56                           clknet_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.03    0.02    3.24 ^ clkbuf_3_1__f_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.27 ^ clkbuf_3_1__f_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/Z (BUF_X32)
    12   26.35                           clknet_3_1__leaf_lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.27 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2367__111/A (INV_X1)
                  0.00    0.01    3.27 v lut/gen_sub_units_scm[10].sub_unit_i/_2367__111/ZN (INV_X1)
     1    1.91                           net491 (net)
                  0.00    0.00    3.27 v lut/gen_sub_units_scm[10].sub_unit_i/_2690_/GN (DLL_X1)
                  0.01    0.08    3.35 v lut/gen_sub_units_scm[10].sub_unit_i/_2690_/Q (DLL_X1)
     1    3.42                           lut/gen_sub_units_scm[10].sub_unit_i/gen_cg_word_iter[6].cg_i.en_latch (net)
                  0.01    0.00    3.35 v lut/gen_sub_units_scm[10].sub_unit_i/_2371_/A2 (AND2_X1)
                                  3.35   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   49.03                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.72                           clknet_0_clk_i (net)
                  0.01    0.01    6.04 ^ clkbuf_3_3_0_clk_i/A (BUF_X4)
                  0.04    0.05    6.09 ^ clkbuf_3_3_0_clk_i/Z (BUF_X4)
     2   60.99                           clknet_3_3_0_clk_i (net)
                  0.04    0.00    6.09 ^ clkbuf_4_6__f_clk_i/A (BUF_X32)
                  0.01    0.02    6.11 ^ clkbuf_4_6__f_clk_i/Z (BUF_X32)
     5   15.65                           clknet_4_6__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    6.18 v lut/gen_sub_units_scm[10].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   26.72                           lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.05    0.00    6.18 v clkbuf_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    6.22 v clkbuf_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/Z (BUF_X32)
     8  196.51                           clknet_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.01    0.01    6.23 v clkbuf_3_5__f_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    6.26 v clkbuf_3_5__f_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/Z (BUF_X32)
     6   13.01                           clknet_3_5__leaf_lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.00    0.00    6.26 v lut/gen_sub_units_scm[10].sub_unit_i/_2367__103/A (INV_X1)
                  0.01    0.01    6.27 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2367__103/ZN (INV_X1)
     1    1.16                           net483 (net)
                  0.01    0.00    6.27 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2371_/A1 (AND2_X1)
                          0.00    6.27   clock reconvergence pessimism
                          0.00    6.27   clock gating setup time
                                  6.27   data required time
-----------------------------------------------------------------------------
                                  6.27   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                  2.92   slack (MET)


Startpoint: lut/_212_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[12].sub_unit_i/_2873_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.03                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.72                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   59.35                           clknet_3_4_0_clk_i (net)
                  0.03    0.01    0.09 ^ clkbuf_4_8__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_8__f_clk_i/Z (BUF_X32)
     7   10.77                           clknet_4_8__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.06    0.07    0.19 v lut/_122_/ZN (NAND2_X1)
     1   33.05                           lut/_023_ (net)
                  0.06    0.01    0.19 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.24 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   53.85                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.24 v clkbuf_1_0__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.26 v clkbuf_1_0__f_lut/_023_/Z (BUF_X32)
     7   35.15                           clknet_1_0__leaf_lut/_023_ (net)
                  0.01    0.00    0.27 v net299_9/A (INV_X1)
                  0.01    0.01    0.28 ^ net299_9/ZN (INV_X1)
     1    1.60                           net389 (net)
                  0.01    0.00    0.28 ^ lut/_212_/CK (DFFR_X2)
                  0.15    0.27    0.55 ^ lut/_212_/Q (DFFR_X2)
    52  136.68                           lut/wdata_a_q[7] (net)
                  0.15    0.00    0.55 ^ max_length141/A (BUF_X16)
                  0.02    0.04    0.59 ^ max_length141/Z (BUF_X16)
    55  115.59                           net141 (net)
                  0.04    0.03    0.62 ^ max_cap138/A (BUF_X16)
                  0.01    0.03    0.65 ^ max_cap138/Z (BUF_X16)
    13   74.56                           net138 (net)
                  0.02    0.01    0.66 ^ max_length136/A (BUF_X32)
                  0.01    0.02    0.68 ^ max_length136/Z (BUF_X32)
    66  123.35                           net136 (net)
                  0.03    0.02    0.70 ^ max_cap135/A (BUF_X16)
                  0.01    0.03    0.73 ^ max_cap135/Z (BUF_X16)
    60  101.67                           net135 (net)
                  0.04    0.03    0.76 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2873_/D (DLH_X1)
                                  0.76   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.03                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.72                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   59.06                           clknet_3_0_0_clk_i (net)
                  0.03    0.01    0.09 ^ clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   32.25                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.01    0.12 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.18 v lut/gen_sub_units_scm[12].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.69                           lut/gen_sub_units_scm[12].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.18 v clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.22 v clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/Z (BUF_X32)
     8  197.51                           clknet_0_lut/gen_sub_units_scm[12].sub_unit_i/_0830_ (net)
                  0.01    0.01    0.23 v clkbuf_3_5__f_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.26 v clkbuf_3_5__f_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/Z (BUF_X32)
     8   14.87                           clknet_3_5__leaf_lut/gen_sub_units_scm[12].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.26 v lut/gen_sub_units_scm[12].sub_unit_i/_2367__228/A (INV_X1)
                  0.01    0.01    0.27 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2367__228/ZN (INV_X1)
     1    1.43                           net608 (net)
                  0.01    0.00    0.27 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2388_/A1 (AND2_X1)
                  0.06    0.09    0.36 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2388_/ZN (AND2_X1)
     1   28.23                           lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[22].cg_i.clk_o (net)
                  0.06    0.00    0.36 ^ clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[22].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.39 ^ clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[22].cg_i.clk_o/Z (BUF_X32)
     2   56.54                           clknet_0_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[22].cg_i.clk_o (net)
                  0.01    0.00    0.39 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[22].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.41 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[22].cg_i.clk_o/Z (BUF_X32)
     8   12.57                           clknet_1_1__leaf_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[22].cg_i.clk_o (net)
                  0.00    0.00    0.41 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2873_/G (DLH_X1)
                          0.00    0.41   clock reconvergence pessimism
                          0.35    0.76   time borrowed from endpoint
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               3.00
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.94
actual time borrow                      0.35
--------------------------------------------



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _604_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.56                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   102  269.71                           net11 (net)
                  0.05    0.04    0.66 ^ _604_/RN (DFFR_X1)
                                  0.66   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   49.03                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.72                           clknet_0_clk_i (net)
                  0.01    0.01    6.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.03    0.05    6.08 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   57.99                           clknet_3_2_0_clk_i (net)
                  0.03    0.00    6.09 ^ clkbuf_4_4__f_clk_i/A (BUF_X32)
                  0.01    0.02    6.11 ^ clkbuf_4_4__f_clk_i/Z (BUF_X32)
     9   13.16                           clknet_4_4__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ _604_/CK (DFFR_X1)
                          0.00    6.11   clock reconvergence pessimism
                          0.05    6.16   library recovery time
                                  6.16   data required time
-----------------------------------------------------------------------------
                                  6.16   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  5.50   slack (MET)


Startpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2690_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2371_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.90                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   50.53                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 v clkbuf_3_3_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.08 v clkbuf_3_3_0_clk_i/Z (BUF_X4)
     2   54.73                           clknet_3_3_0_clk_i (net)
                  0.02    0.00    3.08 v clkbuf_4_6__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.11 v clkbuf_4_6__f_clk_i/Z (BUF_X32)
     5   15.20                           clknet_4_6__leaf_clk_i (net)
                  0.00    0.00    3.11 v lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.85                           lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.19 ^ clkbuf_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.23 ^ clkbuf_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/Z (BUF_X32)
     8  221.56                           clknet_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.03    0.02    3.24 ^ clkbuf_3_1__f_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.27 ^ clkbuf_3_1__f_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/Z (BUF_X32)
    12   26.35                           clknet_3_1__leaf_lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.27 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2367__111/A (INV_X1)
                  0.00    0.01    3.27 v lut/gen_sub_units_scm[10].sub_unit_i/_2367__111/ZN (INV_X1)
     1    1.91                           net491 (net)
                  0.00    0.00    3.27 v lut/gen_sub_units_scm[10].sub_unit_i/_2690_/GN (DLL_X1)
                  0.01    0.08    3.35 v lut/gen_sub_units_scm[10].sub_unit_i/_2690_/Q (DLL_X1)
     1    3.42                           lut/gen_sub_units_scm[10].sub_unit_i/gen_cg_word_iter[6].cg_i.en_latch (net)
                  0.01    0.00    3.35 v lut/gen_sub_units_scm[10].sub_unit_i/_2371_/A2 (AND2_X1)
                                  3.35   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   49.03                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.72                           clknet_0_clk_i (net)
                  0.01    0.01    6.04 ^ clkbuf_3_3_0_clk_i/A (BUF_X4)
                  0.04    0.05    6.09 ^ clkbuf_3_3_0_clk_i/Z (BUF_X4)
     2   60.99                           clknet_3_3_0_clk_i (net)
                  0.04    0.00    6.09 ^ clkbuf_4_6__f_clk_i/A (BUF_X32)
                  0.01    0.02    6.11 ^ clkbuf_4_6__f_clk_i/Z (BUF_X32)
     5   15.65                           clknet_4_6__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    6.18 v lut/gen_sub_units_scm[10].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   26.72                           lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.05    0.00    6.18 v clkbuf_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    6.22 v clkbuf_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/Z (BUF_X32)
     8  196.51                           clknet_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.01    0.01    6.23 v clkbuf_3_5__f_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    6.26 v clkbuf_3_5__f_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/Z (BUF_X32)
     6   13.01                           clknet_3_5__leaf_lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.00    0.00    6.26 v lut/gen_sub_units_scm[10].sub_unit_i/_2367__103/A (INV_X1)
                  0.01    0.01    6.27 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2367__103/ZN (INV_X1)
     1    1.16                           net483 (net)
                  0.01    0.00    6.27 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2371_/A1 (AND2_X1)
                          0.00    6.27   clock reconvergence pessimism
                          0.00    6.27   clock gating setup time
                                  6.27   data required time
-----------------------------------------------------------------------------
                                  6.27   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                  2.92   slack (MET)


Startpoint: lut/_212_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[12].sub_unit_i/_2873_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.03                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.72                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   59.35                           clknet_3_4_0_clk_i (net)
                  0.03    0.01    0.09 ^ clkbuf_4_8__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_8__f_clk_i/Z (BUF_X32)
     7   10.77                           clknet_4_8__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.06    0.07    0.19 v lut/_122_/ZN (NAND2_X1)
     1   33.05                           lut/_023_ (net)
                  0.06    0.01    0.19 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.24 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   53.85                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.24 v clkbuf_1_0__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.26 v clkbuf_1_0__f_lut/_023_/Z (BUF_X32)
     7   35.15                           clknet_1_0__leaf_lut/_023_ (net)
                  0.01    0.00    0.27 v net299_9/A (INV_X1)
                  0.01    0.01    0.28 ^ net299_9/ZN (INV_X1)
     1    1.60                           net389 (net)
                  0.01    0.00    0.28 ^ lut/_212_/CK (DFFR_X2)
                  0.15    0.27    0.55 ^ lut/_212_/Q (DFFR_X2)
    52  136.68                           lut/wdata_a_q[7] (net)
                  0.15    0.00    0.55 ^ max_length141/A (BUF_X16)
                  0.02    0.04    0.59 ^ max_length141/Z (BUF_X16)
    55  115.59                           net141 (net)
                  0.04    0.03    0.62 ^ max_cap138/A (BUF_X16)
                  0.01    0.03    0.65 ^ max_cap138/Z (BUF_X16)
    13   74.56                           net138 (net)
                  0.02    0.01    0.66 ^ max_length136/A (BUF_X32)
                  0.01    0.02    0.68 ^ max_length136/Z (BUF_X32)
    66  123.35                           net136 (net)
                  0.03    0.02    0.70 ^ max_cap135/A (BUF_X16)
                  0.01    0.03    0.73 ^ max_cap135/Z (BUF_X16)
    60  101.67                           net135 (net)
                  0.04    0.03    0.76 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2873_/D (DLH_X1)
                                  0.76   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.03                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.72                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   59.06                           clknet_3_0_0_clk_i (net)
                  0.03    0.01    0.09 ^ clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   32.25                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.01    0.12 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.18 v lut/gen_sub_units_scm[12].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.69                           lut/gen_sub_units_scm[12].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.18 v clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.22 v clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/Z (BUF_X32)
     8  197.51                           clknet_0_lut/gen_sub_units_scm[12].sub_unit_i/_0830_ (net)
                  0.01    0.01    0.23 v clkbuf_3_5__f_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.26 v clkbuf_3_5__f_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/Z (BUF_X32)
     8   14.87                           clknet_3_5__leaf_lut/gen_sub_units_scm[12].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.26 v lut/gen_sub_units_scm[12].sub_unit_i/_2367__228/A (INV_X1)
                  0.01    0.01    0.27 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2367__228/ZN (INV_X1)
     1    1.43                           net608 (net)
                  0.01    0.00    0.27 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2388_/A1 (AND2_X1)
                  0.06    0.09    0.36 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2388_/ZN (AND2_X1)
     1   28.23                           lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[22].cg_i.clk_o (net)
                  0.06    0.00    0.36 ^ clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[22].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.39 ^ clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[22].cg_i.clk_o/Z (BUF_X32)
     2   56.54                           clknet_0_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[22].cg_i.clk_o (net)
                  0.01    0.00    0.39 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[22].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.41 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[22].cg_i.clk_o/Z (BUF_X32)
     8   12.57                           clknet_1_1__leaf_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[22].cg_i.clk_o (net)
                  0.00    0.00    0.41 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2873_/G (DLH_X1)
                          0.00    0.41   clock reconvergence pessimism
                          0.35    0.76   time borrowed from endpoint
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               3.00
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.94
actual time borrow                      0.35
--------------------------------------------



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
lut/_213_/Q                           120.85  142.54  -21.69 (VIOLATED)
lut/_212_/Q                           120.85  136.68  -15.83 (VIOLATED)
lut/_209_/Q                           120.85  127.99   -7.14 (VIOLATED)
lut/_214_/Q                           120.85  125.46   -4.61 (VIOLATED)
lut/gen_sub_units_scm[14].sub_unit_i/_1277_/ZN  106.81  107.29   -0.48 (VIOLATED)


==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.043661534786224365

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2199

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
-21.689910888671875

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1795

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 5

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
0.7621

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.74e-03   2.10e-04   2.75e-04   5.23e-03   8.6%
Combinational          3.96e-02   1.45e-02   1.73e-03   5.58e-02  91.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.43e-02   1.47e-02   2.00e-03   6.10e-02 100.0%
                          72.6%      24.1%       3.3%

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 69264 u^2 59% utilization.


==========================================================================
check_antennas
--------------------------------------------------------------------------
[WARNING ANT-0011] -report_violating_nets is deprecated.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO FLW-0007] clock clk_i period 6.000000
[INFO FLW-0008] Clock clk_i period 5.700
[INFO FLW-0009] Clock clk_i slack 0.000
[INFO FLW-0011] Path endpoint count 9769
Elapsed time: 0:20.17[h:]min:sec. CPU time: user 19.90 sys 0.26 (99%). Peak memory: 492944KB.
