// Seed: 1644247826
`timescale 1ps / 1ps
module module_0 ();
  type_6(
      1, id_0, (1'b0 - 1)
  ); type_7(
      {1, id_1 ^ id_1, id_1, 1, id_2}, id_1, 1 != 1
  );
  logic id_3;
  defparam id_4.id_5 = 1;
endmodule
