// Seed: 2943955449
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1[1] = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  module_0(
      id_5, id_6, id_3
  );
  tri0 id_7 = 1;
  wire id_8;
  assign id_5[1'd0] = 1'b0;
endmodule
