08:52:00 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
08:52:07 INFO  : Registering command handlers for Vitis TCF services
08:52:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
08:52:07 INFO  : Platform repository initialization has completed.
08:52:13 INFO  : XSCT server has started successfully.
08:52:13 INFO  : Successfully done setting XSCT server connection channel  
08:52:13 INFO  : plnx-install-location is set to ''
08:52:20 INFO  : Successfully done setting workspace for the tool. 
08:52:20 INFO  : Successfully done query RDI_DATADIR 
08:54:12 INFO  : Result from executing command 'getProjects': AudioProcessing2
08:54:12 INFO  : Result from executing command 'getPlatforms': 
08:54:12 WARN  : An unexpected exception occurred in the module 'platform project logging'
08:54:12 INFO  : Platform 'AudioProcessing2' is added to custom repositories.
08:54:23 INFO  : Platform 'AudioProcessing2' is added to custom repositories.
08:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:56:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:56:21 INFO  : 'jtag frequency' command is executed.
08:56:21 INFO  : Context for 'APU' is selected.
08:56:21 INFO  : System reset is completed.
08:56:24 INFO  : 'after 3000' command is executed.
08:56:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
08:56:26 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
08:56:26 INFO  : Context for 'APU' is selected.
08:56:27 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
08:56:27 INFO  : 'configparams force-mem-access 1' command is executed.
08:56:27 INFO  : Context for 'APU' is selected.
08:56:27 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
08:56:27 INFO  : 'ps7_init' command is executed.
08:56:27 INFO  : 'ps7_post_config' command is executed.
08:56:27 INFO  : 'configparams force-mem-access 0' command is executed.
08:56:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

08:56:27 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
08:56:37 INFO  : Disconnected from the channel tcfchan#1.
08:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:56:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:56:40 INFO  : 'jtag frequency' command is executed.
08:56:40 INFO  : Context for 'APU' is selected.
08:56:40 INFO  : System reset is completed.
08:56:43 INFO  : 'after 3000' command is executed.
08:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
08:56:45 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
08:56:45 INFO  : Context for 'APU' is selected.
08:56:45 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
08:56:45 INFO  : 'configparams force-mem-access 1' command is executed.
08:56:45 INFO  : Context for 'APU' is selected.
08:56:45 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
08:56:46 INFO  : 'ps7_init' command is executed.
08:56:46 INFO  : 'ps7_post_config' command is executed.
08:56:46 INFO  : 'configparams force-mem-access 0' command is executed.
08:56:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

08:56:46 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:12:25 INFO  : Result from executing command 'getProjects': AudioProcessing2
09:12:25 INFO  : Result from executing command 'getPlatforms': AudioProcessing2|C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/AudioProcessing2.xpfm
09:12:26 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:12:33 INFO  : Disconnected from the channel tcfchan#2.
09:12:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:12:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:12:43 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:13:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:13:03 INFO  : 'jtag frequency' command is executed.
09:13:03 INFO  : Context for 'APU' is selected.
09:13:03 INFO  : System reset is completed.
09:13:06 INFO  : 'after 3000' command is executed.
09:13:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:13:09 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:13:09 INFO  : Context for 'APU' is selected.
09:13:09 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:13:09 INFO  : 'configparams force-mem-access 1' command is executed.
09:13:09 INFO  : Context for 'APU' is selected.
09:13:09 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:13:09 INFO  : 'ps7_init' command is executed.
09:13:09 INFO  : 'ps7_post_config' command is executed.
09:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:09 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:13:09 INFO  : 'configparams force-mem-access 0' command is executed.
09:13:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:09 INFO  : 'con' command is executed.
09:13:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:13:09 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:13:53 INFO  : Build configuration of 'Labo_1_system' is updated to 'Release'
09:13:53 INFO  : Build configuration of system project is automatically updated to 'Release'.
09:13:55 INFO  : Disconnected from the channel tcfchan#4.
09:13:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:13:58 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:14:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:14:34 INFO  : 'jtag frequency' command is executed.
09:14:34 INFO  : Context for 'APU' is selected.
09:14:34 INFO  : System reset is completed.
09:14:37 INFO  : 'after 3000' command is executed.
09:14:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:14:40 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:14:40 INFO  : Context for 'APU' is selected.
09:14:40 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:14:40 INFO  : 'configparams force-mem-access 1' command is executed.
09:14:40 INFO  : Context for 'APU' is selected.
09:14:40 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:14:40 INFO  : 'ps7_init' command is executed.
09:14:40 INFO  : 'ps7_post_config' command is executed.
09:14:40 INFO  : 'configparams force-mem-access 0' command is executed.
09:14:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

09:14:40 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default_2.tcl'
09:15:42 INFO  : Build configuration of 'Labo_1_system' is updated to 'Debug'
09:15:42 INFO  : Build configuration of system project is automatically updated to 'Debug'.
09:15:47 INFO  : Disconnected from the channel tcfchan#5.
09:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:15:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:15:57 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:16:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:16:05 INFO  : 'jtag frequency' command is executed.
09:16:05 INFO  : Context for 'APU' is selected.
09:16:05 INFO  : System reset is completed.
09:16:08 INFO  : 'after 3000' command is executed.
09:16:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:16:11 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:16:11 INFO  : Context for 'APU' is selected.
09:16:11 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:16:11 INFO  : 'configparams force-mem-access 1' command is executed.
09:16:11 INFO  : Context for 'APU' is selected.
09:16:11 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:16:11 INFO  : 'ps7_init' command is executed.
09:16:11 INFO  : 'ps7_post_config' command is executed.
09:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:16:11 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:16:11 INFO  : 'configparams force-mem-access 0' command is executed.
09:16:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:16:11 INFO  : 'con' command is executed.
09:16:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:16:11 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:44:06 INFO  : Disconnected from the channel tcfchan#6.
09:44:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:44:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:44:52 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:49:22 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:49:28 INFO  : 'jtag frequency' command is executed.
09:49:28 INFO  : Context for 'APU' is selected.
09:49:28 INFO  : System reset is completed.
09:49:31 INFO  : 'after 3000' command is executed.
09:49:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:49:34 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:49:34 INFO  : Context for 'APU' is selected.
09:49:34 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:49:34 INFO  : 'configparams force-mem-access 1' command is executed.
09:49:34 INFO  : Context for 'APU' is selected.
09:49:34 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:49:34 INFO  : 'ps7_init' command is executed.
09:49:34 INFO  : 'ps7_post_config' command is executed.
09:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:34 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:49:34 INFO  : 'configparams force-mem-access 0' command is executed.
09:49:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:34 INFO  : 'con' command is executed.
09:49:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:49:34 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:53:01 INFO  : Disconnected from the channel tcfchan#7.
09:53:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:53:02 INFO  : 'jtag frequency' command is executed.
09:53:02 INFO  : Context for 'APU' is selected.
09:53:02 INFO  : System reset is completed.
09:53:05 INFO  : 'after 3000' command is executed.
09:53:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:53:07 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:53:07 INFO  : Context for 'APU' is selected.
09:53:07 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:53:07 INFO  : 'configparams force-mem-access 1' command is executed.
09:53:07 INFO  : Context for 'APU' is selected.
09:53:07 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:53:08 INFO  : 'ps7_init' command is executed.
09:53:08 INFO  : 'ps7_post_config' command is executed.
09:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:08 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:53:08 INFO  : 'configparams force-mem-access 0' command is executed.
09:53:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:08 INFO  : 'con' command is executed.
09:53:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:53:08 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:53:34 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:53:51 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:53:58 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:54:05 INFO  : Disconnected from the channel tcfchan#8.
09:54:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:54:16 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:54:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:54:27 INFO  : 'jtag frequency' command is executed.
09:54:27 INFO  : Context for 'APU' is selected.
09:54:27 INFO  : System reset is completed.
09:54:30 INFO  : 'after 3000' command is executed.
09:54:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:54:33 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:54:33 INFO  : Context for 'APU' is selected.
09:54:33 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:54:33 INFO  : 'configparams force-mem-access 1' command is executed.
09:54:33 INFO  : Context for 'APU' is selected.
09:54:33 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:54:33 INFO  : 'ps7_init' command is executed.
09:54:33 INFO  : 'ps7_post_config' command is executed.
09:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:33 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:54:33 INFO  : 'configparams force-mem-access 0' command is executed.
09:54:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:33 INFO  : 'con' command is executed.
09:54:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:54:33 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:55:08 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:55:18 INFO  : Disconnected from the channel tcfchan#9.
09:55:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:55:21 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:55:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:55:27 INFO  : 'jtag frequency' command is executed.
09:55:27 INFO  : Context for 'APU' is selected.
09:55:27 INFO  : System reset is completed.
09:55:30 INFO  : 'after 3000' command is executed.
09:55:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:55:32 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:55:32 INFO  : Context for 'APU' is selected.
09:55:32 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:55:32 INFO  : 'configparams force-mem-access 1' command is executed.
09:55:32 INFO  : Context for 'APU' is selected.
09:55:32 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:55:33 INFO  : 'ps7_init' command is executed.
09:55:33 INFO  : 'ps7_post_config' command is executed.
09:55:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:33 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:55:33 INFO  : 'configparams force-mem-access 0' command is executed.
09:55:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:55:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:33 INFO  : 'con' command is executed.
09:55:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:55:33 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:57:24 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:57:42 INFO  : Disconnected from the channel tcfchan#10.
09:57:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:57:52 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:57:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:57:56 INFO  : 'jtag frequency' command is executed.
09:57:56 INFO  : Context for 'APU' is selected.
09:57:56 INFO  : System reset is completed.
09:57:59 INFO  : 'after 3000' command is executed.
09:57:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:58:02 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:58:02 INFO  : Context for 'APU' is selected.
09:58:02 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:58:02 INFO  : 'configparams force-mem-access 1' command is executed.
09:58:02 INFO  : Context for 'APU' is selected.
09:58:02 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:58:02 INFO  : 'ps7_init' command is executed.
09:58:02 INFO  : 'ps7_post_config' command is executed.
09:58:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:02 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:58:02 INFO  : 'configparams force-mem-access 0' command is executed.
09:58:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:58:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:02 INFO  : 'con' command is executed.
09:58:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:58:02 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:59:29 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:59:33 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:59:46 INFO  : Disconnected from the channel tcfchan#11.
09:59:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:59:47 INFO  : 'jtag frequency' command is executed.
09:59:47 INFO  : Context for 'APU' is selected.
09:59:48 INFO  : System reset is completed.
09:59:51 INFO  : 'after 3000' command is executed.
09:59:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:59:53 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:59:53 INFO  : Context for 'APU' is selected.
09:59:53 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:59:53 INFO  : 'configparams force-mem-access 1' command is executed.
09:59:53 INFO  : Context for 'APU' is selected.
09:59:53 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:59:53 INFO  : 'ps7_init' command is executed.
09:59:53 INFO  : 'ps7_post_config' command is executed.
09:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:54 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:59:54 INFO  : 'configparams force-mem-access 0' command is executed.
09:59:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:54 INFO  : 'con' command is executed.
09:59:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:59:54 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:00:33 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:00:40 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:00:48 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:01:04 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:01:13 INFO  : Disconnected from the channel tcfchan#12.
10:01:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:01:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:01:14 INFO  : 'jtag frequency' command is executed.
10:01:14 INFO  : Context for 'APU' is selected.
10:01:14 INFO  : System reset is completed.
10:01:17 INFO  : 'after 3000' command is executed.
10:01:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:01:19 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:01:19 INFO  : Context for 'APU' is selected.
10:01:19 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:01:19 INFO  : 'configparams force-mem-access 1' command is executed.
10:01:19 INFO  : Context for 'APU' is selected.
10:01:19 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:01:20 INFO  : 'ps7_init' command is executed.
10:01:20 INFO  : 'ps7_post_config' command is executed.
10:01:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:20 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:01:20 INFO  : 'configparams force-mem-access 0' command is executed.
10:01:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:01:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:20 INFO  : 'con' command is executed.
10:01:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:01:20 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:04:18 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:05:16 INFO  : Disconnected from the channel tcfchan#13.
10:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:05:26 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:05:31 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:05:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:05:42 INFO  : 'jtag frequency' command is executed.
10:05:42 INFO  : Context for 'APU' is selected.
10:05:42 INFO  : System reset is completed.
10:05:45 INFO  : 'after 3000' command is executed.
10:05:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:05:48 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:05:48 INFO  : Context for 'APU' is selected.
10:05:48 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:05:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:05:48 INFO  : Context for 'APU' is selected.
10:05:48 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:05:48 INFO  : 'ps7_init' command is executed.
10:05:48 INFO  : 'ps7_post_config' command is executed.
10:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:48 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:05:48 INFO  : 'configparams force-mem-access 0' command is executed.
10:05:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:48 INFO  : 'con' command is executed.
10:05:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:05:48 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:06:40 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:06:47 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:06:54 INFO  : Disconnected from the channel tcfchan#14.
10:06:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:07:05 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:07:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:07:11 INFO  : 'jtag frequency' command is executed.
10:07:11 INFO  : Context for 'APU' is selected.
10:07:11 INFO  : System reset is completed.
10:07:14 INFO  : 'after 3000' command is executed.
10:07:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:07:16 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:07:17 INFO  : Context for 'APU' is selected.
10:07:17 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:07:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:17 INFO  : Context for 'APU' is selected.
10:07:17 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:07:17 INFO  : 'ps7_init' command is executed.
10:07:17 INFO  : 'ps7_post_config' command is executed.
10:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:17 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:17 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:17 INFO  : 'con' command is executed.
10:07:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:07:17 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:07:57 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:08:04 INFO  : Disconnected from the channel tcfchan#15.
10:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:08:14 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:08:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:08:14 INFO  : 'jtag frequency' command is executed.
10:08:14 INFO  : Context for 'APU' is selected.
10:08:14 INFO  : System reset is completed.
10:08:17 INFO  : 'after 3000' command is executed.
10:08:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:08:19 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:08:19 INFO  : Context for 'APU' is selected.
10:08:19 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:08:19 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:19 INFO  : Context for 'APU' is selected.
10:08:19 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:08:20 INFO  : 'ps7_init' command is executed.
10:08:20 INFO  : 'ps7_post_config' command is executed.
10:08:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:20 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:20 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:20 INFO  : 'con' command is executed.
10:08:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:08:20 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:10:39 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:10:44 INFO  : Disconnected from the channel tcfchan#16.
10:10:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:10:51 INFO  : 'jtag frequency' command is executed.
10:10:51 INFO  : Context for 'APU' is selected.
10:10:51 INFO  : System reset is completed.
10:10:54 INFO  : 'after 3000' command is executed.
10:10:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:10:57 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:11:00 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:11:00 INFO  : Context for 'APU' is selected.
10:11:00 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:11:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:11:00 INFO  : Context for 'APU' is selected.
10:11:00 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:11:00 INFO  : 'ps7_init' command is executed.
10:11:00 INFO  : 'ps7_post_config' command is executed.
10:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:00 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:11:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:11:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:01 INFO  : 'con' command is executed.
10:11:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:11:01 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:14:22 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:14:36 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:14:48 INFO  : Disconnected from the channel tcfchan#17.
10:14:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:14:50 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:15:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:15:00 INFO  : 'jtag frequency' command is executed.
10:15:00 INFO  : Context for 'APU' is selected.
10:15:00 INFO  : System reset is completed.
10:15:03 INFO  : 'after 3000' command is executed.
10:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:15:05 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:15:05 INFO  : Context for 'APU' is selected.
10:15:05 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:15:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:15:05 INFO  : Context for 'APU' is selected.
10:15:05 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:15:06 INFO  : 'ps7_init' command is executed.
10:15:06 INFO  : 'ps7_post_config' command is executed.
10:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:06 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:15:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:15:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:06 INFO  : 'con' command is executed.
10:15:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:15:06 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:16:02 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:16:12 INFO  : Disconnected from the channel tcfchan#18.
10:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:16:22 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:16:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:16:27 INFO  : 'jtag frequency' command is executed.
10:16:27 INFO  : Context for 'APU' is selected.
10:16:27 INFO  : System reset is completed.
10:16:30 INFO  : 'after 3000' command is executed.
10:16:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:16:33 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:16:33 INFO  : Context for 'APU' is selected.
10:16:33 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:16:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:16:33 INFO  : Context for 'APU' is selected.
10:16:33 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:16:33 INFO  : 'ps7_init' command is executed.
10:16:33 INFO  : 'ps7_post_config' command is executed.
10:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:34 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:16:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:16:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:34 INFO  : 'con' command is executed.
10:16:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:16:34 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:19:08 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:19:15 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:19:43 INFO  : Disconnected from the channel tcfchan#19.
10:19:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:19:53 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:20:02 INFO  : Build configuration of 'Labo_1_system' is updated to 'Release'
10:20:02 INFO  : Build configuration of system project is automatically updated to 'Release'.
10:20:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:20:04 INFO  : 'jtag frequency' command is executed.
10:20:04 INFO  : Context for 'APU' is selected.
10:20:04 INFO  : System reset is completed.
10:20:07 INFO  : 'after 3000' command is executed.
10:20:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:20:09 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:20:09 INFO  : Context for 'APU' is selected.
10:20:09 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:20:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:20:09 INFO  : Context for 'APU' is selected.
10:20:09 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:20:10 INFO  : 'ps7_init' command is executed.
10:20:10 INFO  : 'ps7_post_config' command is executed.
10:20:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:20:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

10:20:10 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default_2.tcl'
10:20:22 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:21:42 INFO  : Build configuration of 'Labo_1_system' is updated to 'Debug'
10:21:42 INFO  : Build configuration of system project is automatically updated to 'Debug'.
10:21:42 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:21:49 INFO  : Disconnected from the channel tcfchan#20.
10:21:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:21:59 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:22:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:22:03 INFO  : 'jtag frequency' command is executed.
10:22:03 INFO  : Context for 'APU' is selected.
10:22:03 INFO  : System reset is completed.
10:22:06 INFO  : 'after 3000' command is executed.
10:22:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:22:08 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:22:08 INFO  : Context for 'APU' is selected.
10:22:08 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:22:08 INFO  : 'configparams force-mem-access 1' command is executed.
10:22:08 INFO  : Context for 'APU' is selected.
10:22:08 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:22:08 INFO  : 'ps7_init' command is executed.
10:22:08 INFO  : 'ps7_post_config' command is executed.
10:22:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:09 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:22:09 INFO  : 'configparams force-mem-access 0' command is executed.
10:22:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:22:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:09 INFO  : 'con' command is executed.
10:22:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:22:09 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:33:47 INFO  : Disconnected from the channel tcfchan#21.
09:24:27 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
09:24:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
09:24:34 INFO  : XSCT server has started successfully.
09:24:34 INFO  : plnx-install-location is set to ''
09:24:34 INFO  : Successfully done setting XSCT server connection channel  
09:24:34 INFO  : Successfully done setting workspace for the tool. 
09:24:34 INFO  : Registering command handlers for Vitis TCF services
09:24:34 INFO  : Platform repository initialization has completed.
09:24:38 INFO  : Successfully done query RDI_DATADIR 
09:25:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:25:05 INFO  : 'jtag frequency' command is executed.
09:25:05 INFO  : Context for 'APU' is selected.
09:25:05 INFO  : System reset is completed.
09:25:08 INFO  : 'after 3000' command is executed.
09:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:25:11 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:25:11 INFO  : Context for 'APU' is selected.
09:25:11 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:25:11 INFO  : 'configparams force-mem-access 1' command is executed.
09:25:11 INFO  : Context for 'APU' is selected.
09:25:11 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:25:11 INFO  : 'ps7_init' command is executed.
09:25:11 INFO  : 'ps7_post_config' command is executed.
09:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:11 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:25:11 INFO  : 'configparams force-mem-access 0' command is executed.
09:25:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:12 INFO  : 'con' command is executed.
09:25:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:25:12 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:25:42 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:25:51 INFO  : Disconnected from the channel tcfchan#1.
09:25:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:25:52 INFO  : 'jtag frequency' command is executed.
09:25:52 INFO  : Context for 'APU' is selected.
09:25:52 INFO  : System reset is completed.
09:25:55 INFO  : 'after 3000' command is executed.
09:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:25:57 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:25:57 INFO  : Context for 'APU' is selected.
09:26:00 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:26:00 INFO  : 'configparams force-mem-access 1' command is executed.
09:26:00 INFO  : Context for 'APU' is selected.
09:26:00 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:26:00 INFO  : 'ps7_init' command is executed.
09:26:00 INFO  : 'ps7_post_config' command is executed.
09:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:00 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:26:00 INFO  : 'configparams force-mem-access 0' command is executed.
09:26:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:01 INFO  : 'con' command is executed.
09:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:26:01 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:28:43 INFO  : Disconnected from the channel tcfchan#2.
09:28:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:28:44 INFO  : 'jtag frequency' command is executed.
09:28:44 INFO  : Context for 'APU' is selected.
09:28:44 INFO  : System reset is completed.
09:28:47 INFO  : 'after 3000' command is executed.
09:28:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:28:50 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:28:50 INFO  : Context for 'APU' is selected.
09:28:52 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:28:52 INFO  : 'configparams force-mem-access 1' command is executed.
09:28:52 INFO  : Context for 'APU' is selected.
09:28:52 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:28:53 INFO  : 'ps7_init' command is executed.
09:28:53 INFO  : 'ps7_post_config' command is executed.
09:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:53 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:28:53 INFO  : 'configparams force-mem-access 0' command is executed.
09:28:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:53 INFO  : 'con' command is executed.
09:28:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:28:53 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:30:07 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:30:20 INFO  : Disconnected from the channel tcfchan#3.
09:30:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:30:30 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:30:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:30:40 INFO  : 'jtag frequency' command is executed.
09:30:40 INFO  : Context for 'APU' is selected.
09:30:40 INFO  : System reset is completed.
09:30:43 INFO  : 'after 3000' command is executed.
09:30:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:30:45 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:30:46 INFO  : Context for 'APU' is selected.
09:30:48 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:30:48 INFO  : 'configparams force-mem-access 1' command is executed.
09:30:48 INFO  : Context for 'APU' is selected.
09:30:48 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:30:48 INFO  : 'ps7_init' command is executed.
09:30:48 INFO  : 'ps7_post_config' command is executed.
09:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:48 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:30:48 INFO  : 'configparams force-mem-access 0' command is executed.
09:30:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:48 INFO  : 'con' command is executed.
09:30:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:30:48 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:31:06 INFO  : Disconnected from the channel tcfchan#4.
09:31:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:31:08 INFO  : 'jtag frequency' command is executed.
09:31:08 INFO  : Context for 'APU' is selected.
09:31:08 INFO  : System reset is completed.
09:31:11 INFO  : 'after 3000' command is executed.
09:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:31:13 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:31:13 INFO  : Context for 'APU' is selected.
09:31:15 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:31:15 INFO  : 'configparams force-mem-access 1' command is executed.
09:31:15 INFO  : Context for 'APU' is selected.
09:31:15 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:31:16 INFO  : 'ps7_init' command is executed.
09:31:16 INFO  : 'ps7_post_config' command is executed.
09:31:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:16 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:31:16 INFO  : 'configparams force-mem-access 0' command is executed.
09:31:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:31:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:16 INFO  : 'con' command is executed.
09:31:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:31:16 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:32:36 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:32:56 INFO  : Disconnected from the channel tcfchan#5.
09:32:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:32:57 INFO  : 'jtag frequency' command is executed.
09:32:57 INFO  : Context for 'APU' is selected.
09:32:57 INFO  : System reset is completed.
09:33:00 INFO  : 'after 3000' command is executed.
09:33:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:33:03 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:33:03 INFO  : Context for 'APU' is selected.
09:33:05 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:33:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:33:05 INFO  : Context for 'APU' is selected.
09:33:05 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:33:06 INFO  : 'ps7_init' command is executed.
09:33:06 INFO  : 'ps7_post_config' command is executed.
09:33:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:06 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:33:06 INFO  : 'configparams force-mem-access 0' command is executed.
09:33:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:33:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:06 INFO  : 'con' command is executed.
09:33:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:33:06 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:39:13 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:39:21 INFO  : Disconnected from the channel tcfchan#6.
09:39:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:39:31 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:40:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:41:00 INFO  : 'jtag frequency' command is executed.
09:41:00 INFO  : Context for 'APU' is selected.
09:41:00 INFO  : System reset is completed.
09:41:03 INFO  : 'after 3000' command is executed.
09:41:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:41:05 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:41:05 INFO  : Context for 'APU' is selected.
09:41:07 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:41:07 INFO  : 'configparams force-mem-access 1' command is executed.
09:41:08 INFO  : Context for 'APU' is selected.
09:41:08 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:41:08 INFO  : 'ps7_init' command is executed.
09:41:08 INFO  : 'ps7_post_config' command is executed.
09:41:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:08 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:41:08 INFO  : 'configparams force-mem-access 0' command is executed.
09:41:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:41:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:08 INFO  : 'con' command is executed.
09:41:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:41:08 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:42:50 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:43:04 INFO  : Disconnected from the channel tcfchan#7.
09:43:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:43:06 INFO  : 'jtag frequency' command is executed.
09:43:06 INFO  : Context for 'APU' is selected.
09:43:06 INFO  : System reset is completed.
09:43:09 INFO  : 'after 3000' command is executed.
09:43:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:43:11 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:43:11 INFO  : Context for 'APU' is selected.
09:43:13 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:43:13 INFO  : 'configparams force-mem-access 1' command is executed.
09:43:13 INFO  : Context for 'APU' is selected.
09:43:13 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:43:14 INFO  : 'ps7_init' command is executed.
09:43:14 INFO  : 'ps7_post_config' command is executed.
09:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:14 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:43:14 INFO  : 'configparams force-mem-access 0' command is executed.
09:43:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:14 INFO  : 'con' command is executed.
09:43:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:43:14 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:44:42 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:44:49 INFO  : Disconnected from the channel tcfchan#8.
09:44:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:44:50 INFO  : 'jtag frequency' command is executed.
09:44:50 INFO  : Context for 'APU' is selected.
09:44:50 INFO  : System reset is completed.
09:44:53 INFO  : 'after 3000' command is executed.
09:44:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:44:55 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:44:55 INFO  : Context for 'APU' is selected.
09:44:58 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:44:58 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:58 INFO  : Context for 'APU' is selected.
09:44:58 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:44:58 INFO  : 'ps7_init' command is executed.
09:44:58 INFO  : 'ps7_post_config' command is executed.
09:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:58 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:44:58 INFO  : 'configparams force-mem-access 0' command is executed.
09:44:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:58 INFO  : 'con' command is executed.
09:44:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:44:58 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:45:34 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:45:42 INFO  : Disconnected from the channel tcfchan#9.
09:45:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:45:52 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:45:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:45:58 INFO  : 'jtag frequency' command is executed.
09:45:58 INFO  : Context for 'APU' is selected.
09:45:58 INFO  : System reset is completed.
09:46:01 INFO  : 'after 3000' command is executed.
09:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:46:04 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:46:04 INFO  : Context for 'APU' is selected.
09:46:06 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:46:06 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:06 INFO  : Context for 'APU' is selected.
09:46:06 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:46:06 INFO  : 'ps7_init' command is executed.
09:46:06 INFO  : 'ps7_post_config' command is executed.
09:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:07 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:07 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:07 INFO  : 'con' command is executed.
09:46:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:46:07 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:46:28 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:46:36 INFO  : Disconnected from the channel tcfchan#10.
09:46:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:46:37 INFO  : 'jtag frequency' command is executed.
09:46:37 INFO  : Context for 'APU' is selected.
09:46:37 INFO  : System reset is completed.
09:46:40 INFO  : 'after 3000' command is executed.
09:46:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:46:43 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:46:43 INFO  : Context for 'APU' is selected.
09:46:45 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:46:45 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:45 INFO  : Context for 'APU' is selected.
09:46:45 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:46:45 INFO  : 'ps7_init' command is executed.
09:46:45 INFO  : 'ps7_post_config' command is executed.
09:46:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:45 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:45 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:46 INFO  : 'con' command is executed.
09:46:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:46:46 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:23:58 INFO  : Disconnected from the channel tcfchan#11.
08:53:50 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
08:53:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
08:53:55 INFO  : XSCT server has started successfully.
08:53:55 INFO  : Successfully done setting XSCT server connection channel  
08:53:55 INFO  : plnx-install-location is set to ''
08:53:55 INFO  : Successfully done setting workspace for the tool. 
08:53:56 INFO  : Platform repository initialization has completed.
08:54:22 INFO  : Registering command handlers for Vitis TCF services
08:54:25 INFO  : Successfully done query RDI_DATADIR 
09:09:32 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:12:08 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:12:26 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:29:21 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:30:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:30:06 INFO  : 'jtag frequency' command is executed.
09:30:06 INFO  : Context for 'APU' is selected.
09:30:06 INFO  : System reset is completed.
09:30:09 INFO  : 'after 3000' command is executed.
09:30:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:30:12 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:30:12 INFO  : Context for 'APU' is selected.
09:30:12 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:30:12 INFO  : 'configparams force-mem-access 1' command is executed.
09:30:12 INFO  : Context for 'APU' is selected.
09:30:12 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:30:12 INFO  : 'ps7_init' command is executed.
09:30:12 INFO  : 'ps7_post_config' command is executed.
09:30:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:12 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:30:13 INFO  : 'configparams force-mem-access 0' command is executed.
09:30:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:30:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:13 INFO  : 'con' command is executed.
09:30:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:30:13 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:12:25 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:12:56 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:13:21 INFO  : Disconnected from the channel tcfchan#1.
10:13:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:13:22 INFO  : 'jtag frequency' command is executed.
10:13:22 INFO  : Context for 'APU' is selected.
10:13:22 INFO  : System reset is completed.
10:13:25 INFO  : 'after 3000' command is executed.
10:13:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:13:27 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:13:27 INFO  : Context for 'APU' is selected.
10:13:30 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:13:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:13:30 INFO  : Context for 'APU' is selected.
10:13:30 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:13:30 INFO  : 'ps7_init' command is executed.
10:13:30 INFO  : 'ps7_post_config' command is executed.
10:13:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:30 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:13:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:13:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:13:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:31 INFO  : 'con' command is executed.
10:13:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:13:31 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:14:14 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:14:23 INFO  : Disconnected from the channel tcfchan#2.
10:14:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:14:24 INFO  : 'jtag frequency' command is executed.
10:14:24 INFO  : Context for 'APU' is selected.
10:14:24 INFO  : System reset is completed.
10:14:27 INFO  : 'after 3000' command is executed.
10:14:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:14:30 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:14:30 INFO  : Context for 'APU' is selected.
10:14:32 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:14:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:14:32 INFO  : Context for 'APU' is selected.
10:14:32 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:14:32 INFO  : 'ps7_init' command is executed.
10:14:32 INFO  : 'ps7_post_config' command is executed.
10:14:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:33 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:14:33 INFO  : 'configparams force-mem-access 0' command is executed.
10:14:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:33 INFO  : 'con' command is executed.
10:14:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:14:33 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:21:20 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:21:27 INFO  : Disconnected from the channel tcfchan#3.
10:21:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:21:38 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:21:43 INFO  : 'jtag frequency' command is executed.
10:21:43 INFO  : Context for 'APU' is selected.
10:21:43 INFO  : System reset is completed.
10:21:46 INFO  : 'after 3000' command is executed.
10:21:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:21:48 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:21:48 INFO  : Context for 'APU' is selected.
10:21:51 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:21:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:51 INFO  : Context for 'APU' is selected.
10:21:51 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:21:51 INFO  : 'ps7_init' command is executed.
10:21:51 INFO  : 'ps7_post_config' command is executed.
10:21:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:51 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:52 INFO  : 'con' command is executed.
10:21:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:21:52 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:22:37 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:22:47 INFO  : Disconnected from the channel tcfchan#4.
10:22:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:22:48 INFO  : 'jtag frequency' command is executed.
10:22:48 INFO  : Context for 'APU' is selected.
10:22:48 INFO  : System reset is completed.
10:22:51 INFO  : 'after 3000' command is executed.
10:22:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:22:53 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:22:53 INFO  : Context for 'APU' is selected.
10:22:56 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:22:56 INFO  : 'configparams force-mem-access 1' command is executed.
10:22:56 INFO  : Context for 'APU' is selected.
10:22:56 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:22:56 INFO  : 'ps7_init' command is executed.
10:22:56 INFO  : 'ps7_post_config' command is executed.
10:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:56 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:22:56 INFO  : 'configparams force-mem-access 0' command is executed.
10:22:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:56 INFO  : 'con' command is executed.
10:22:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:22:56 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:33:31 INFO  : Disconnected from the channel tcfchan#5.
09:08:50 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
09:08:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
09:08:54 INFO  : Platform repository initialization has completed.
09:08:55 INFO  : Registering command handlers for Vitis TCF services
09:08:55 INFO  : XSCT server has started successfully.
09:09:00 INFO  : Successfully done setting XSCT server connection channel  
09:09:00 INFO  : plnx-install-location is set to ''
09:09:00 INFO  : Successfully done query RDI_DATADIR 
09:09:00 INFO  : Successfully done setting workspace for the tool. 
09:12:53 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2'...
09:12:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

09:13:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:13:14 INFO  : 'jtag frequency' command is executed.
09:13:14 INFO  : Context for 'APU' is selected.
09:13:14 INFO  : System reset is completed.
09:13:17 INFO  : 'after 3000' command is executed.
09:13:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:13:20 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/_ide/bitstream/AudioProcessing2.bit"
09:13:20 INFO  : Context for 'APU' is selected.
09:13:20 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:13:20 INFO  : 'configparams force-mem-access 1' command is executed.
09:13:20 INFO  : Context for 'APU' is selected.
09:13:20 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/_ide/psinit/ps7_init.tcl' is done.
09:13:20 INFO  : 'ps7_init' command is executed.
09:13:20 INFO  : 'ps7_post_config' command is executed.
09:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:21 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/Debug/Labo_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:13:21 INFO  : 'configparams force-mem-access 0' command is executed.
09:13:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/Debug/Labo_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:13:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:21 INFO  : 'con' command is executed.
09:13:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:13:21 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_system\_ide\scripts\debugger_labo_2-default.tcl'
09:50:10 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2'...
09:50:36 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2'...
09:52:35 INFO  : Disconnected from the channel tcfchan#2.
09:52:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:52:36 INFO  : 'jtag frequency' command is executed.
09:52:36 INFO  : Context for 'APU' is selected.
09:52:36 INFO  : System reset is completed.
09:52:39 INFO  : 'after 3000' command is executed.
09:52:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:52:42 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/_ide/bitstream/AudioProcessing2.bit"
09:52:42 INFO  : Context for 'APU' is selected.
09:52:44 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:52:44 INFO  : 'configparams force-mem-access 1' command is executed.
09:52:44 INFO  : Context for 'APU' is selected.
09:52:44 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/_ide/psinit/ps7_init.tcl' is done.
09:52:45 INFO  : 'ps7_init' command is executed.
09:52:45 INFO  : 'ps7_post_config' command is executed.
09:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:45 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/Debug/Labo_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:52:45 INFO  : 'configparams force-mem-access 0' command is executed.
09:52:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/Debug/Labo_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:45 INFO  : 'con' command is executed.
09:52:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:52:45 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_system\_ide\scripts\debugger_labo_2-default.tcl'
09:53:20 INFO  : Disconnected from the channel tcfchan#3.
09:53:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:53:30 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
