---
permalink: /
title: ""
excerpt: ""
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---

{% if site.google_scholar_stats_use_cdn %}
{% assign gsDataBaseUrl = "https://cdn.jsdelivr.net/gh/" | append: site.repository | append: "@" %}
{% else %}
{% assign gsDataBaseUrl = "https://raw.githubusercontent.com/" | append: site.repository | append: "/" %}
{% endif %}
{% assign url = gsDataBaseUrl | append: "google-scholar-stats/gs_data_shieldsio.json" %}

<span class='anchor' id='about-me'></span>

I received the B.Sc. degree in electronic science and technology from Shanghai University of Electric Power in 2017 and the M.E. degree in integrated circuit engineering from Shanghai Jiao
Tong University in 2021. I am currently pursuing the Ph.D. degree in electronic science and technology with Tsinghua University. My research interests include AI hardware security, side-channel attack, and machine learning security.

My research interest includes AI hardware accelerator and side-channel security. I have published some papers at the IEEE conferences and journals (You can also use google scholar badge <a href='https://scholar.google.com/citations?user=CryOyUsAAAAJ'><img src="https://img.shields.io/endpoint?url={{ url | url_encode }}&logo=Google%20Scholar&labelColor=f6f6f6&color=9cf&style=flat&label=citations"></a>).

<script async src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
<span id="busuanzi_container_site_pv">This page has been visited <span id="busuanzi_value_site_pv"></span> times.</span>

<span class='anchor' id='-news'></span>

# ğŸ”¥ News
- *2025.03*: &nbsp;ğŸ“¢ Start new semester.

- *2024.11*: &nbsp;ğŸ‰ğŸ‰ I have been awarded the First-Class Comprehensive Scholarship of Tsinghua University.

- *2024.03*: &nbsp;ğŸ§‘â€ğŸ« Teaching assistant of the Analog Electronic Technology.

# ğŸ“ Publications 

- `[J] IEEE TVLSI` **Le Wu**, Liji Wu, Xiangmin Zhang, Munkhbaatar Chinbat, ["Dual-Rail Precharge Logic-Based Side-Channel Countermeasure for DNN Systolic Array,"](https://ieeexplore.ieee.org/document/10506805) in: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volume: 32, Issue: 9, September 2024, doi: 10.1109/TVLSI.2024.3387986.

- `[C] IEEE ICICM` Zhiwei Ba, Liji Wu, Jing Hu, **Le Wu**, Xiangmin Zhang, ["Multi-Head Attention Hardware Implementation and Side-Channel Security Analysis for Transformer,"](https://ieeexplore.ieee.org/document/10814141) in 2024 9th International Conference on Integrated Circuits and Microsystems (ICICM), doi: 10.1109/ICICM63644.2024.10814141.

- `[J] å¾®ç”µå­å­¦ä¸è®¡ç®—æœº` **ä¹Œå‹’**ï¼Œ åˆ˜æ­¦ï¼Œ æ´ªäº®ï¼Œ["åŸºäºSONOSå‹åµŒå…¥å¼flashå­˜å‚¨å™¨çš„æ‰°åŠ¨å¤±æ•ˆæµ‹è¯•ç®—æ³•ç ”ç©¶,"](https://kns.cnki.net/kcms2/article/abstract?v=JtACmXrF273jwcjBDv1I92Xd1thQe9fe1aeOnSir1m9c8G3OWmjCKEbK3IlHyklWeX2cCkuH8l7FYd6a64rVHvzYeP8r--oto5z5m593wFXpbuuRagUV_MKs4kIfhLLRabBkfY5Nu1RmuYj3T0FIDFaCxEE0cF_3G4ebnd-loZLzP864xlXmBBmcx37RlAHi&uniplatform=NZKPT&language=CHS) å¾®ç”µå­å­¦ä¸è®¡ç®—æœº, 2021, 38(05), doi: 10.19304/j.cnki.issn1000-7180.2021.05.002. 

# ğŸ– Honors and Awards
- *2024* First-Class Comprehensive Scholarship of Tsinghua University. 

# ğŸ“– Educations
- *2022.09 - now*, the Ph.D. degree, electronic science and technology, Tsinghua University, Beijing, China.
- *2018.09 - 2021.07*, the M.E. degree, integrated circuit engineering, Shanghai Jiao Tong University, Shanghai, China.
- *2013.09 - 2017.07*, the B.Sc. degree, electronic science and technology, Shanghai University of Electric Power, Shanghai, China. 

# ğŸ› ï¸ Projects
- 

# ğŸ’» Internships
- 
