#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Nov 23 23:38:06 2017
# Process ID: 4928
# Current directory: C:/Users/shlab_89/Desktop/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4832 C:\Users\shlab_89\Desktop\lab6\lab6.xpr
# Log file: C:/Users/shlab_89/Desktop/lab6/vivado.log
# Journal file: C:/Users/shlab_89/Desktop/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/shlab_89/Desktop/lab6/lab6.xpr
INFO: [Project 1-313] Project file moved from 'D:/xilinx/vivado/arty/2017/lab6' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/new/lab6.v', nor could it be found using path 'D:/xilinx/vivado/arty/2017/lab6/lab6.srcs/sources_1/new/lab6.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 851.863 ; gain = 142.160
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/new/lab7.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 23 23:41:02 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Thu Nov 23 23:41:02 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 23 23:45:13 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Thu Nov 23 23:45:13 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
update_files -from_files C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/new/lab7.v -to_files C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/new/lab6.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/new/lab6.v' with file 'C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/new/lab7.v'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab7_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/sd_card.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_card
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/new/lab7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7
WARNING: [VRFC 10-159] /* in comment [C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/new/lab7.v:429]
WARNING: [VRFC 10-756] identifier findend is used before its declaration [C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/new/lab7.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4a2dfb6a33c64cc3bfdf199ed68f5194 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab7_behav xil_defaultlib.lab7 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/sram.v" Line 6. Module sram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider(divider=200)
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.sd_card
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.lab7
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab7_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav/xsim.dir/lab7_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav/xsim.dir/lab7_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 23 23:51:51 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 23 23:51:51 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 881.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab7_behav -key {Behavioral:sim_1:Functional:lab7} -tclbatch {lab7.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab7.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab7_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 881.992 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 23 23:52:27 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Thu Nov 23 23:52:27 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 884.320 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab7_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/sd_card.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_card
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/new/lab7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7
WARNING: [VRFC 10-159] /* in comment [C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/new/lab7.v:432]
WARNING: [VRFC 10-756] identifier findend is used before its declaration [C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/new/lab7.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4a2dfb6a33c64cc3bfdf199ed68f5194 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab7_behav xil_defaultlib.lab7 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/sram.v" Line 6. Module sram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider(divider=200)
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.sd_card
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.lab7
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab7_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav/xsim.dir/lab7_behav/webtalk/xsim_webtalk.tcl -notrace
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 884.320 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 884.320 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 23 23:55:07 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Thu Nov 23 23:55:07 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A438BDA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab7_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/sd_card.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_card
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/new/lab7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7
WARNING: [VRFC 10-159] /* in comment [C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/new/lab7.v:437]
WARNING: [VRFC 10-756] identifier findend is used before its declaration [C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/new/lab7.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4a2dfb6a33c64cc3bfdf199ed68f5194 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab7_behav xil_defaultlib.lab7 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/sram.v" Line 6. Module sram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider(divider=200)
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.sd_card
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.lab7
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab7_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav/xsim.dir/lab7_behav/webtalk/xsim_webtalk.tcl -notrace
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1056.316 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.316 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 00:04:57 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 00:04:57 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A438BDA
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab7_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/sd_card.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_card
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/new/lab7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7
WARNING: [VRFC 10-159] /* in comment [C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/new/lab7.v:477]
WARNING: [VRFC 10-756] identifier findend is used before its declaration [C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/new/lab7.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4a2dfb6a33c64cc3bfdf199ed68f5194 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab7_behav xil_defaultlib.lab7 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/sram.v" Line 6. Module sram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider(divider=200)
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.sd_card
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.lab7
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab7_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav/xsim.dir/lab7_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav/xsim.dir/lab7_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov 24 00:44:31 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 24 00:44:31 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1082.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shlab_89/Desktop/lab6/lab6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab7_behav -key {Behavioral:sim_1:Functional:lab7} -tclbatch {lab7.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab7.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab7_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1082.824 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 00:45:17 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 00:45:17 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 00:52:23 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 00:52:23 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 01:05:23 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 01:05:23 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 01:07:18 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 01:07:18 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 01:15:21 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 01:15:21 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 01:17:09 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 01:17:09 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 01:18:42 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 01:18:42 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A438BDA
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 01:24:54 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 01:24:54 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A438BDA
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 01:32:06 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 01:32:06 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 01:45:32 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 01:45:32 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 01:46:13 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 01:46:13 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 01:48:23 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 01:48:23 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
add_files -norecurse C:/Users/shlab_89/Desktop/lab6/lab6.srcs/sources_1/imports/uart.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 01:51:04 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 01:51:04 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 01:54:39 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 01:54:39 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A438BDA
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 02:02:55 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 02:02:55 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A438BDA
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 02:14:26 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 02:14:26 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319A438BDA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A438BDA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 02:22:03 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 02:22:03 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 02:35:58 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 02:35:58 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 02:50:23 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 02:50:23 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 02:51:56 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 02:51:56 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 02:52:55 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 02:52:55 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 03:08:53 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 03:08:53 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 03:23:50 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 03:23:50 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 03:31:03 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 03:31:03 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 03:39:55 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 03:39:55 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 03:52:17 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 03:52:17 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319A438BDA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A438BDA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 03:59:28 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/synth_1/runme.log
[Fri Nov 24 03:59:28 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shlab_89/Desktop/lab6/lab6.runs/impl_1/lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1128.395 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 24 04:06:24 2017...
