# Single-Cycle RISC-V Processor (RV32I)

## ğŸ“Œ Overview

This project implements a **32-bit Single-Cycle RISC-V processor** using **SystemVerilog**, based on the **RV32I base integer instruction set**. Each instruction completes execution in **one clock cycle**, making this design ideal for learning and understanding **CPU datapath and control logic**.

The processor is built at the **RTL level** and includes all essential components of a basic RISC-V CPU, along with a testbench for functional verification.

---

## ğŸ§  Architecture Summary

The processor follows the classical **single-cycle datapath**, where instruction fetch, decode, execute, memory access, and write-back occur within one clock cycle.

### ğŸ”§ Major Components

* **Program Counter (PC)** â€“ Holds the address of the current instruction
* **Instruction Memory** â€“ Stores RISC-V instructions
* **Register File** â€“ 32 general-purpose registers (x0â€“x31)
* **Immediate Generator** â€“ Generates immediate values for I, S, B, J formats
* **Control Unit** â€“ Generates control signals based on opcode
* **ALU Control Unit** â€“ Decodes ALU operations
* **Arithmetic Logic Unit (ALU)** â€“ Executes arithmetic and logical operations
* **Data Memory** â€“ Used for load and store instructions
* **Multiplexers** â€“ Control data flow in the datapath

---

## ğŸ“œ Supported Instructions (RV32I Subset)

### âœ… R-Type

* `add`, `sub`, `and`, `or`, `xor`, `slt`

### âœ… I-Type

* `addi`, `andi`, `ori`, `lw`

### âœ… S-Type

* `sw`

### âœ… B-Type

* `beq`, `bne`

### âœ… J-Type

* `jal`

> âš ï¸ This is a **learning-focused subset** of RV32I. Instructions like `lui`, `auipc`, and shift operations can be added as future enhancements.

---

## ğŸ§ª Verification

* A **SystemVerilog testbench** is included to verify processor functionality.
* Instructions are executed and validated through simulation.

### Suggested Simulation Tools

* ModelSim / QuestaSim
* Vivado Simulator
* Icarus Verilog (basic support)

---

## â–¶ï¸ How to Run (Example: ModelSim)

```bash
vlog *.sv
vsim work.testbench
run -all
```

---

## ğŸ“ Repository Structure

```
Single-Cycle-RISC-V/
â”‚â”€â”€ alu.sv
â”‚â”€â”€ control_unit.sv
â”‚â”€â”€ datapath.sv
â”‚â”€â”€ reg_file.sv
â”‚â”€â”€ instruction_memory.sv
â”‚â”€â”€ data_memory.sv
â”‚â”€â”€ testbench.sv
â”‚â”€â”€ README.md
```

---

## ğŸš€ Future Improvements

* Add remaining RV32I instructions (`lui`, `auipc`, shifts)
* Implement **pipeline architecture** (5-stage RISC-V)
* Add **hazard detection and forwarding**
* FPGA synthesis and implementation
* Automated test suite and instruction-level verification

---

## ğŸ¯ Learning Outcomes

This project demonstrates understanding of:

* RISC-V instruction formats
* CPU datapath and control logic
* RTL design using SystemVerilog
* Simulation and verification techniques

---

## ğŸ‘¤ Author

**Wayna Ali**
GitHub: [https://github.com/waynaali](https://github.com/waynaali)

---

â­ If you find this project helpful, feel free to star the repository!
