Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Aug  8 08:44:19 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_rst_clk_wiz_1_100M_1'

1. Summary
----------

SUCCESS in the conversion of mb_system_rst_clk_wiz_1_100M_1 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Aug  8 08:44:19 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_microblaze_0_axi_periph_2'

1. Summary
----------

SUCCESS in the conversion of mb_system_microblaze_0_axi_periph_2 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Aug  8 08:44:19 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_microblaze_0_2'

1. Summary
----------

SUCCESS in the conversion of mb_system_microblaze_0_2 (xilinx.com:ip:microblaze:11.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Aug  8 08:44:19 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_mdm_1_2'

1. Summary
----------

SUCCESS in the conversion of mb_system_mdm_1_2 (xilinx.com:ip:mdm:3.2 (Rev. 19)) to Vivado generation flows.

2. Upgrade messages
-------------------

Set parameter C_M_AXIS_ID_WIDTH to value 7 (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Aug  8 08:44:19 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_lmb_bram_2'

1. Summary
----------

SUCCESS in the conversion of mb_system_lmb_bram_2 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Aug  8 08:44:19 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_iomodule_2_1'

1. Summary
----------

SUCCESS in the conversion of mb_system_iomodule_2_1 (xilinx.com:ip:iomodule:3.1 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Aug  8 08:44:19 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_iomodule_1_1'

1. Summary
----------

SUCCESS in the conversion of mb_system_iomodule_1_1 (xilinx.com:ip:iomodule:3.1 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Aug  8 08:44:19 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_iomodule_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of mb_system_iomodule_0_1 (xilinx.com:ip:iomodule:3.1 (Rev. 6)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_GPI2_SIZE' from '32' to '1' has been ignored for IP 'mb_system_iomodule_0_1'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:iomodule:3.1 -user_name mb_system_iomodule_0_1
set_property -dict "\
  CONFIG.CLK.CLK.ASSOCIATED_BUSIF {SLMB} \
  CONFIG.CLK.CLK.ASSOCIATED_RESET {Rst:TMR_Rst} \
  CONFIG.CLK.CLK.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.CLK.CLK.FREQ_HZ {100000000} \
  CONFIG.CLK.CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLK.CLK.INSERT_VIP {0} \
  CONFIG.CLK.CLK.PHASE {0.0} \
  CONFIG.C_AVOID_PRIMITIVES {0} \
  CONFIG.C_BASEADDR {0x0000000044A10000} \
  CONFIG.C_FIT1_INTERRUPT {0} \
  CONFIG.C_FIT1_No_CLOCKS {6216} \
  CONFIG.C_FIT2_INTERRUPT {0} \
  CONFIG.C_FIT2_No_CLOCKS {6216} \
  CONFIG.C_FIT3_INTERRUPT {0} \
  CONFIG.C_FIT3_No_CLOCKS {6216} \
  CONFIG.C_FIT4_INTERRUPT {0} \
  CONFIG.C_FIT4_No_CLOCKS {6216} \
  CONFIG.C_FREQ {100000000} \
  CONFIG.C_GPI1_INTERRUPT {0} \
  CONFIG.C_GPI1_SIZE {32} \
  CONFIG.C_GPI2_INTERRUPT {0} \
  CONFIG.C_GPI2_SIZE {1} \
  CONFIG.C_GPI3_INTERRUPT {0} \
  CONFIG.C_GPI3_SIZE {1} \
  CONFIG.C_GPI4_INTERRUPT {0} \
  CONFIG.C_GPI4_SIZE {32} \
  CONFIG.C_GPO1_INIT {0x00000000} \
  CONFIG.C_GPO1_SIZE {8} \
  CONFIG.C_GPO2_INIT {0x00000000} \
  CONFIG.C_GPO2_SIZE {2} \
  CONFIG.C_GPO3_INIT {0x00000000} \
  CONFIG.C_GPO3_SIZE {32} \
  CONFIG.C_GPO4_INIT {0x00000000} \
  CONFIG.C_GPO4_SIZE {32} \
  CONFIG.C_HIGHADDR {0x0000000044A1FFFF} \
  CONFIG.C_INSTANCE {iomodule_0} \
  CONFIG.C_INTC_ADDR_WIDTH {32} \
  CONFIG.C_INTC_ASYNC_INTR {0xFFFF} \
  CONFIG.C_INTC_BASE_VECTORS {0x0000000000000000} \
  CONFIG.C_INTC_HAS_FAST {0} \
  CONFIG.C_INTC_INTR_SIZE {1} \
  CONFIG.C_INTC_IRQ_CONNECTION {0} \
  CONFIG.C_INTC_LEVEL_EDGE {0x0000} \
  CONFIG.C_INTC_NUM_SYNC_FF {2} \
  CONFIG.C_INTC_POSITIVE {0xFFFF} \
  CONFIG.C_INTC_USE_EXT_INTR {0} \
  CONFIG.C_INTC_USE_IRQ_OUT {0} \
  CONFIG.C_IO_BASEADDR {0xFFFFFFFFFFFFFFFF} \
  CONFIG.C_IO_HIGHADDR {0x0000000000000000} \
  CONFIG.C_IO_MASK {0x0000000000800000} \
  CONFIG.C_LMB_AWIDTH {32} \
  CONFIG.C_LMB_DWIDTH {32} \
  CONFIG.C_LMB_PROTOCOL {0} \
  CONFIG.C_MASK {0x0000000000230000} \
  CONFIG.C_PIT1_INTERRUPT {0} \
  CONFIG.C_PIT1_PRESCALER {0} \
  CONFIG.C_PIT1_READABLE {1} \
  CONFIG.C_PIT1_SIZE {32} \
  CONFIG.C_PIT2_INTERRUPT {0} \
  CONFIG.C_PIT2_PRESCALER {0} \
  CONFIG.C_PIT2_READABLE {1} \
  CONFIG.C_PIT2_SIZE {32} \
  CONFIG.C_PIT3_INTERRUPT {0} \
  CONFIG.C_PIT3_PRESCALER {0} \
  CONFIG.C_PIT3_READABLE {1} \
  CONFIG.C_PIT3_SIZE {32} \
  CONFIG.C_PIT4_INTERRUPT {0} \
  CONFIG.C_PIT4_PRESCALER {0} \
  CONFIG.C_PIT4_READABLE {1} \
  CONFIG.C_PIT4_SIZE {32} \
  CONFIG.C_TMR {0} \
  CONFIG.C_UART_BAUDRATE {9600} \
  CONFIG.C_UART_DATA_BITS {8} \
  CONFIG.C_UART_ERROR_INTERRUPT {0} \
  CONFIG.C_UART_ODD_PARITY {0} \
  CONFIG.C_UART_PROG_BAUDRATE {0} \
  CONFIG.C_UART_RX_INTERRUPT {0} \
  CONFIG.C_UART_TX_INTERRUPT {0} \
  CONFIG.C_UART_USE_PARITY {0} \
  CONFIG.C_USE_CONFIG_RESET {0} \
  CONFIG.C_USE_FIT1 {0} \
  CONFIG.C_USE_FIT2 {0} \
  CONFIG.C_USE_FIT3 {0} \
  CONFIG.C_USE_FIT4 {0} \
  CONFIG.C_USE_GPI1 {0} \
  CONFIG.C_USE_GPI2 {0} \
  CONFIG.C_USE_GPI3 {1} \
  CONFIG.C_USE_GPI4 {0} \
  CONFIG.C_USE_GPO1 {1} \
  CONFIG.C_USE_GPO2 {1} \
  CONFIG.C_USE_GPO3 {0} \
  CONFIG.C_USE_GPO4 {0} \
  CONFIG.C_USE_IO_BUS {0} \
  CONFIG.C_USE_PIT1 {0} \
  CONFIG.C_USE_PIT2 {0} \
  CONFIG.C_USE_PIT3 {0} \
  CONFIG.C_USE_PIT4 {0} \
  CONFIG.C_USE_TMR_DISABLE {0} \
  CONFIG.C_USE_UART_RX {0} \
  CONFIG.C_USE_UART_TX {0} \
  CONFIG.Component_Name {mb_system_iomodule_0_1} \
  CONFIG.GPIO1.BOARD.ASSOCIATED_PARAM {GPIO1_BOARD_INTERFACE} \
  CONFIG.GPIO1.C_GPI1_INTERRUPT {0} \
  CONFIG.GPIO1.C_GPI1_SIZE {32} \
  CONFIG.GPIO1.C_GPO1_INIT {0x00000000} \
  CONFIG.GPIO1.C_GPO1_SIZE {8} \
  CONFIG.GPIO1.C_USE_GPI1 {0} \
  CONFIG.GPIO1.C_USE_GPO1 {1} \
  CONFIG.GPIO1_BOARD_INTERFACE {Custom} \
  CONFIG.GPIO2.BOARD.ASSOCIATED_PARAM {GPIO2_BOARD_INTERFACE} \
  CONFIG.GPIO2.C_GPI2_INTERRUPT {0} \
  CONFIG.GPIO2.C_GPI2_SIZE {1} \
  CONFIG.GPIO2.C_GPO2_INIT {0x00000000} \
  CONFIG.GPIO2.C_GPO2_SIZE {2} \
  CONFIG.GPIO2.C_USE_GPI2 {0} \
  CONFIG.GPIO2.C_USE_GPO2 {1} \
  CONFIG.GPIO2_BOARD_INTERFACE {Custom} \
  CONFIG.GPIO3.BOARD.ASSOCIATED_PARAM {GPIO3_BOARD_INTERFACE} \
  CONFIG.GPIO3.C_GPI3_INTERRUPT {0} \
  CONFIG.GPIO3.C_GPI3_SIZE {1} \
  CONFIG.GPIO3.C_GPO3_INIT {0x00000000} \
  CONFIG.GPIO3.C_GPO3_SIZE {32} \
  CONFIG.GPIO3.C_USE_GPI3 {1} \
  CONFIG.GPIO3.C_USE_GPO3 {0} \
  CONFIG.GPIO3_BOARD_INTERFACE {Custom} \
  CONFIG.GPIO4_BOARD_INTERFACE {Custom} \
  CONFIG.RST.Rst.INSERT_VIP {0} \
  CONFIG.RST.Rst.POLARITY {ACTIVE_HIGH} \
  CONFIG.RST.Rst.TYPE {PERIPHERAL} \
  CONFIG.RST.TMR_Rst.INSERT_VIP {0} \
  CONFIG.RST.TMR_Rst.POLARITY {ACTIVE_HIGH} \
  CONFIG.RST.TMR_Rst.TYPE {PERIPHERAL} \
  CONFIG.SLMB.ADDR_WIDTH {32} \
  CONFIG.SLMB.DATA_WIDTH {32} \
  CONFIG.SLMB.PROTOCOL {STANDARD} \
  CONFIG.SLMB.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.UART_BOARD_INTERFACE {Custom} \
  CONFIG.USE_BOARD_FLOW {false} " [get_ips mb_system_iomodule_0_1]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Aug  8 08:44:19 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_ilmb_v10_2'

1. Summary
----------

SUCCESS in the conversion of mb_system_ilmb_v10_2 (xilinx.com:ip:lmb_v10:3.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Aug  8 08:44:19 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_ilmb_bram_if_cntlr_2'

1. Summary
----------

SUCCESS in the conversion of mb_system_ilmb_bram_if_cntlr_2 (xilinx.com:ip:lmb_bram_if_cntlr:4.0 (Rev. 19)) to Vivado generation flows.

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Aug  8 08:44:19 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_dlmb_v10_2'

1. Summary
----------

SUCCESS in the conversion of mb_system_dlmb_v10_2 (xilinx.com:ip:lmb_v10:3.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Aug  8 08:44:19 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_dlmb_bram_if_cntlr_2'

1. Summary
----------

SUCCESS in the conversion of mb_system_dlmb_bram_if_cntlr_2 (xilinx.com:ip:lmb_bram_if_cntlr:4.0 (Rev. 19)) to Vivado generation flows.

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Aug  8 08:44:19 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_clk_wiz_1_1'

1. Summary
----------

SUCCESS in the conversion of mb_system_clk_wiz_1_1 (xilinx.com:ip:clk_wiz:6.0 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Aug  8 08:44:19 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_axi_uartlite_0_1'

1. Summary
----------

SUCCESS in the conversion of mb_system_axi_uartlite_0_1 (xilinx.com:ip:axi_uartlite:2.0 (Rev. 26)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Aug  8 08:44:19 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_axi_quad_spi_0_1'

1. Summary
----------

SUCCESS in the conversion of mb_system_axi_quad_spi_0_1 (xilinx.com:ip:axi_quad_spi:3.2 (Rev. 21)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  2 15:56:47 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_xlconcat_0_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_xlconcat_0_0 (xilinx.com:ip:xlconcat:2.1 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  2 15:56:47 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_rst_clk_wiz_0_100M_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_rst_clk_wiz_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  2 15:56:47 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_microblaze_0_axi_periph_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_microblaze_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  2 15:56:47 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_microblaze_0_axi_intc_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_microblaze_0_axi_intc_0 (xilinx.com:ip:axi_intc:4.1 (Rev. 15)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter C_IRQ_CONNECTION with default value 0 : a parameter called C_IRQ_CONNECTION already exists in axi_intc_v4_1
Set parameter C_IVAR_RESET_VALUE to value 0x0000000000000010 (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  2 15:56:47 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_microblaze_0_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_microblaze_0_0 (xilinx.com:ip:microblaze:11.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  2 15:56:47 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_mdm_1_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_mdm_1_0 (xilinx.com:ip:mdm:3.2 (Rev. 19)) to Vivado generation flows.

2. Upgrade messages
-------------------

Set parameter C_M_AXIS_ID_WIDTH to value 7 (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  2 15:56:47 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_lmb_bram_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_lmb_bram_0 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  2 15:56:47 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_iomodule_2_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_iomodule_2_0 (xilinx.com:ip:iomodule:3.1 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  2 15:56:47 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_iomodule_1_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_iomodule_1_0 (xilinx.com:ip:iomodule:3.1 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  2 15:56:47 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_iomodule_0_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_iomodule_0_0 (xilinx.com:ip:iomodule:3.1 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  2 15:56:47 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_ilmb_v10_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_ilmb_v10_0 (xilinx.com:ip:lmb_v10:3.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  2 15:56:47 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_ilmb_bram_if_cntlr_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_ilmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0 (Rev. 19)) to Vivado generation flows.

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  2 15:56:47 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_dlmb_v10_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_dlmb_v10_0 (xilinx.com:ip:lmb_v10:3.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  2 15:56:47 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_dlmb_bram_if_cntlr_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_dlmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0 (Rev. 19)) to Vivado generation flows.

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  2 15:56:47 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  2 15:56:47 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_axi_uartlite_0_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0 (Rev. 26)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  2 15:56:47 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_axi_quad_spi_0_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_axi_quad_spi_0_0 (xilinx.com:ip:axi_quad_spi:3.2 (Rev. 21)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 10 15:47:13 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_xlconcat_0_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_xlconcat_0_0 (xilinx.com:ip:xlconcat:2.1 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 10 15:47:13 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_rst_clk_wiz_0_100M_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_rst_clk_wiz_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 10 15:47:13 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_microblaze_0_axi_periph_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_microblaze_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 10 15:47:13 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_microblaze_0_axi_intc_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_microblaze_0_axi_intc_0 (xilinx.com:ip:axi_intc:4.1 (Rev. 15)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter C_IRQ_CONNECTION with default value 0 : a parameter called C_IRQ_CONNECTION already exists in axi_intc_v4_1
Set parameter C_IVAR_RESET_VALUE to value 0x0000000000000010 (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 10 15:47:13 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_microblaze_0_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_microblaze_0_0 (xilinx.com:ip:microblaze:11.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 10 15:47:13 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_mdm_1_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_mdm_1_0 (xilinx.com:ip:mdm:3.2 (Rev. 19)) to Vivado generation flows.

2. Upgrade messages
-------------------

Set parameter C_M_AXIS_ID_WIDTH to value 7 (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 10 15:47:13 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_lmb_bram_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_lmb_bram_0 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 10 15:47:13 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_ilmb_v10_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_ilmb_v10_0 (xilinx.com:ip:lmb_v10:3.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 10 15:47:13 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_ilmb_bram_if_cntlr_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_ilmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0 (Rev. 19)) to Vivado generation flows.

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 10 15:47:13 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_dlmb_v10_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_dlmb_v10_0 (xilinx.com:ip:lmb_v10:3.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 10 15:47:13 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_dlmb_bram_if_cntlr_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_dlmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0 (Rev. 19)) to Vivado generation flows.

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 10 15:47:12 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 10 15:47:12 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_blk_mem_gen_0_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_blk_mem_gen_0_0 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 10 15:47:12 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_axi_uartlite_0_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0 (Rev. 26)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  7 10:09:34 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_xlconcat_0_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_xlconcat_0_0 (xilinx.com:ip:xlconcat:2.1 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  7 10:09:34 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_rst_clk_wiz_0_100M_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_rst_clk_wiz_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  7 10:09:34 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_microblaze_0_axi_periph_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_microblaze_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  7 10:09:34 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_microblaze_0_axi_intc_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_microblaze_0_axi_intc_0 (xilinx.com:ip:axi_intc:4.1 (Rev. 15)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter C_IRQ_CONNECTION with default value 0 : a parameter called C_IRQ_CONNECTION already exists in axi_intc_v4_1
Set parameter C_IVAR_RESET_VALUE to value 0x0000000000000010 (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  7 10:09:34 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_microblaze_0_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_microblaze_0_0 (xilinx.com:ip:microblaze:11.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  7 10:09:34 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_mdm_1_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_mdm_1_0 (xilinx.com:ip:mdm:3.2 (Rev. 19)) to Vivado generation flows.

2. Upgrade messages
-------------------

Set parameter C_M_AXIS_ID_WIDTH to value 7 (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  7 10:09:34 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_lmb_bram_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_lmb_bram_0 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  7 10:09:34 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_ilmb_v10_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_ilmb_v10_0 (xilinx.com:ip:lmb_v10:3.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  7 10:09:34 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_ilmb_bram_if_cntlr_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_ilmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0 (Rev. 19)) to Vivado generation flows.

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  7 10:09:34 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_dlmb_v10_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_dlmb_v10_0 (xilinx.com:ip:lmb_v10:3.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  7 10:09:33 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_dlmb_bram_if_cntlr_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_dlmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0 (Rev. 19)) to Vivado generation flows.

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  7 10:09:33 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  7 10:09:33 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s25ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_axi_uartlite_0_0'

1. Summary
----------

SUCCESS in the conversion of mb_system_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0 (Rev. 26)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 18 09:50:27 2020
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_xlconcat_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_system_xlconcat_0_0 (xilinx.com:ip:xlconcat:2.1) from (Rev. 3) to (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 18 09:50:27 2020
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_microblaze_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of mb_system_microblaze_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 22) to (Rev. 23)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 18 09:50:27 2020
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_microblaze_0_axi_intc_0'

1. Summary
----------

SUCCESS in the upgrade of mb_system_microblaze_0_axi_intc_0 (xilinx.com:ip:axi_intc:4.1) from (Rev. 14) to (Rev. 15)

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter C_IRQ_CONNECTION with default value 0 : a parameter called C_IRQ_CONNECTION already exists in axi_intc_v4_1
Set parameter C_IVAR_RESET_VALUE to value 0x0000000000000010 (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 18 09:50:27 2020
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_microblaze_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_system_microblaze_0_0 (xilinx.com:ip:microblaze:11.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 18 09:50:27 2020
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_mdm_1_0'

1. Summary
----------

SUCCESS in the upgrade of mb_system_mdm_1_0 (xilinx.com:ip:mdm:3.2) from (Rev. 18) to (Rev. 19)

2. Upgrade messages
-------------------

Set parameter C_M_AXIS_ID_WIDTH to value 7 (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 18 09:50:27 2020
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_ilmb_bram_if_cntlr_0'

1. Summary
----------

SUCCESS in the upgrade of mb_system_ilmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 18) to (Rev. 19)

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 18 09:50:27 2020
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_dlmb_bram_if_cntlr_0'

1. Summary
----------

SUCCESS in the upgrade of mb_system_dlmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 18) to (Rev. 19)

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 18 09:50:27 2020
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_clk_wiz_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mb_system_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'CLK_OUT3_PORT' from 'clk_out3' to 'clk_50mhz' has been ignored for IP 'mb_system_clk_wiz_0_0'

An attempt to modify the value of disabled parameter 'CLK_OUT4_PORT' from 'clk_out4' to 'clk_10mhz' has been ignored for IP 'mb_system_clk_wiz_0_0'

An attempt to modify the value of disabled parameter 'CLKOUT3_REQUESTED_OUT_FREQ' from '100.000' to '50' has been ignored for IP 'mb_system_clk_wiz_0_0'

An attempt to modify the value of disabled parameter 'CLKOUT4_REQUESTED_OUT_FREQ' from '100.000' to '10' has been ignored for IP 'mb_system_clk_wiz_0_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:clk_wiz:6.0 -user_name mb_system_clk_wiz_0_0
set_property -dict "\
  CONFIG.AUTO_PRIMITIVE {MMCM} \
  CONFIG.AXI_DRP {false} \
  CONFIG.CALC_DONE {empty} \
  CONFIG.CDDCDONE_PORT {cddcdone} \
  CONFIG.CDDCREQ_PORT {cddcreq} \
  CONFIG.CLKFB_IN_N_PORT {clkfb_in_n} \
  CONFIG.CLKFB_IN_PORT {clkfb_in} \
  CONFIG.CLKFB_IN_P_PORT {clkfb_in_p} \
  CONFIG.CLKFB_IN_SIGNALING {SINGLE} \
  CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n} \
  CONFIG.CLKFB_OUT_PORT {clkfb_out} \
  CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p} \
  CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped} \
  CONFIG.CLKIN1_JITTER_PS {100.0} \
  CONFIG.CLKIN1_UI_JITTER {0.010} \
  CONFIG.CLKIN2_JITTER_PS {100.0} \
  CONFIG.CLKIN2_UI_JITTER {0.010} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {473.863} \
  CONFIG.CLKOUT1_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT1_PHASE_ERROR {316.473} \
  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} \
  CONFIG.CLKOUT1_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT1_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {402.925} \
  CONFIG.CLKOUT2_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT2_PHASE_ERROR {316.473} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {25.58333} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT2_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {123.670} \
  CONFIG.CLKOUT3_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT3_PHASE_ERROR {92.672} \
  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {50} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT3_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT3_USED {false} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT4_JITTER {123.670} \
  CONFIG.CLKOUT4_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT4_PHASE_ERROR {92.672} \
  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {10} \
  CONFIG.CLKOUT4_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT4_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT4_USED {false} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT5_JITTER {0.0} \
  CONFIG.CLKOUT5_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT5_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT5_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT5_USED {false} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT6_JITTER {0.0} \
  CONFIG.CLKOUT6_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT6_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT6_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT6_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT6_USED {false} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLKOUT7_JITTER {0.0} \
  CONFIG.CLKOUT7_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT7_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT7_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT7_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT7_USED {false} \
  CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN_SEL_PORT {clk_in_sel} \
  CONFIG.CLK_OUT1_PORT {clk_10mhz} \
  CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT2_PORT {clk_26mhz} \
  CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT3_PORT {clk_50mhz} \
  CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT4_PORT {clk_10mhz} \
  CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT5_PORT {clk_out5} \
  CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT6_PORT {clk_out6} \
  CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT7_PORT {clk_out7} \
  CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_VALID_PORT {CLK_VALID} \
  CONFIG.CLOCK_MGR_TYPE {auto} \
  CONFIG.Component_Name {mb_system_clk_wiz_0_0} \
  CONFIG.DADDR_PORT {daddr} \
  CONFIG.DCLK_PORT {dclk} \
  CONFIG.DEN_PORT {den} \
  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.DIN_PORT {din} \
  CONFIG.DOUT_PORT {dout} \
  CONFIG.DRDY_PORT {drdy} \
  CONFIG.DWE_PORT {dwe} \
  CONFIG.ENABLE_CDDC {false} \
  CONFIG.ENABLE_CLKOUTPHY {false} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.ENABLE_USER_CLOCK0 {false} \
  CONFIG.ENABLE_USER_CLOCK1 {false} \
  CONFIG.ENABLE_USER_CLOCK2 {false} \
  CONFIG.ENABLE_USER_CLOCK3 {false} \
  CONFIG.Enable_PLL0 {false} \
  CONFIG.Enable_PLL1 {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped} \
  CONFIG.INPUT_MODE {frequency} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.IN_FREQ_UNITS {Units_MHz} \
  CONFIG.IN_JITTER_UNITS {Units_UI} \
  CONFIG.JITTER_OPTIONS {UI} \
  CONFIG.JITTER_SEL {No_Jitter} \
  CONFIG.LOCKED_PORT {locked} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {38.375} \
  CONFIG.MMCM_CLKFBOUT_PHASE {0.000} \
  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKIN1_PERIOD {10.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {76.750} \
  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT0_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {30} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT1_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT2_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT3_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT4_CASCADE {false} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT4_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT5_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT6_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT6_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false} \
  CONFIG.MMCM_CLOCK_HOLD {false} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {5} \
  CONFIG.MMCM_NOTES {None} \
  CONFIG.MMCM_REF_JITTER1 {0.010} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
  CONFIG.MMCM_STARTUP_WAIT {false} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.OVERRIDE_MMCM {false} \
  CONFIG.OVERRIDE_PLL {false} \
  CONFIG.PHASESHIFT_MODE {WAVEFORM} \
  CONFIG.PHASE_DUTY_CONFIG {false} \
  CONFIG.PLATFORM {UNKNOWN} \
  CONFIG.PLL_BANDWIDTH {OPTIMIZED} \
  CONFIG.PLL_CLKFBOUT_MULT {4} \
  CONFIG.PLL_CLKFBOUT_PHASE {0.000} \
  CONFIG.PLL_CLKIN_PERIOD {10.000} \
  CONFIG.PLL_CLKOUT0_DIVIDE {1} \
  CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT0_PHASE {0.000} \
  CONFIG.PLL_CLKOUT1_DIVIDE {1} \
  CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT1_PHASE {0.000} \
  CONFIG.PLL_CLKOUT2_DIVIDE {1} \
  CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT2_PHASE {0.000} \
  CONFIG.PLL_CLKOUT3_DIVIDE {1} \
  CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT3_PHASE {0.000} \
  CONFIG.PLL_CLKOUT4_DIVIDE {1} \
  CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT4_PHASE {0.000} \
  CONFIG.PLL_CLKOUT5_DIVIDE {1} \
  CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT5_PHASE {0.000} \
  CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT} \
  CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} \
  CONFIG.PLL_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_NOTES {None} \
  CONFIG.PLL_REF_JITTER {0.010} \
  CONFIG.POWER_DOWN_PORT {power_down} \
  CONFIG.PRECISION {1} \
  CONFIG.PRIMARY_PORT {clk_in1} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIMTYPE_SEL {mmcm_adv} \
  CONFIG.PRIM_IN_FREQ {100.000} \
  CONFIG.PRIM_IN_JITTER {0.010} \
  CONFIG.PRIM_IN_TIMEPERIOD {10.000} \
  CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.PSCLK_PORT {psclk} \
  CONFIG.PSDONE_PORT {psdone} \
  CONFIG.PSEN_PORT {psen} \
  CONFIG.PSINCDEC_PORT {psincdec} \
  CONFIG.REF_CLK_FREQ {100.0} \
  CONFIG.RELATIVE_INCLK {REL_PRIMARY} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
  CONFIG.SECONDARY_IN_FREQ {100.000} \
  CONFIG.SECONDARY_IN_JITTER {0.010} \
  CONFIG.SECONDARY_IN_TIMEPERIOD {10.000} \
  CONFIG.SECONDARY_PORT {clk_in2} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SS_MODE {CENTER_HIGH} \
  CONFIG.SS_MOD_FREQ {250} \
  CONFIG.SS_MOD_TIME {0.004} \
  CONFIG.STATUS_PORT {STATUS} \
  CONFIG.SUMMARY_STRINGS {empty} \
  CONFIG.USER_CLK_FREQ0 {100.0} \
  CONFIG.USER_CLK_FREQ1 {100.0} \
  CONFIG.USER_CLK_FREQ2 {100.0} \
  CONFIG.USER_CLK_FREQ3 {100.0} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.USE_CLKFB_STOPPED {false} \
  CONFIG.USE_CLK_VALID {false} \
  CONFIG.USE_CLOCK_SEQUENCING {false} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
  CONFIG.USE_DYN_RECONFIG {false} \
  CONFIG.USE_FREEZE {false} \
  CONFIG.USE_FREQ_SYNTH {true} \
  CONFIG.USE_INCLK_STOPPED {false} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {true} \
  CONFIG.USE_MAX_I_JITTER {false} \
  CONFIG.USE_MIN_O_JITTER {false} \
  CONFIG.USE_MIN_POWER {false} \
  CONFIG.USE_PHASE_ALIGNMENT {true} \
  CONFIG.USE_POWER_DOWN {false} \
  CONFIG.USE_RESET {true} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {false} \
  CONFIG.USE_SPREAD_SPECTRUM {false} \
  CONFIG.USE_STATUS {false} \
  CONFIG.resetn.BOARD.ASSOCIATED_PARAM {RESET_BOARD_INTERFACE} \
  CONFIG.resetn.INSERT_VIP {0} \
  CONFIG.resetn.POLARITY {ACTIVE_LOW} " [get_ips mb_system_clk_wiz_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 18 09:50:27 2020
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_system_axi_uartlite_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_system_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0) from (Rev. 25) to (Rev. 26)

