
---------- Begin Simulation Statistics ----------
final_tick                               115253171787                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 262808                       # Simulator instruction rate (inst/s)
host_mem_usage                                 672596                       # Number of bytes of host memory used
host_op_rate                                   263324                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   380.51                       # Real time elapsed on the host
host_tick_rate                              302894763                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.115253                       # Number of seconds simulated
sim_ticks                                115253171787                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.727934                       # CPI: cycles per instruction
system.cpu.discardedOps                        189454                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        39814036                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.578726                       # IPC: instructions per cycle
system.cpu.numCycles                        172793361                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132979325                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        565091                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          253                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       807414                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4697                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1615823                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4702                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485736                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735424                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81001                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103804                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101827                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906027                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65392                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              384                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51218117                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51218117                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51218614                       # number of overall hits
system.cpu.dcache.overall_hits::total        51218614                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       857790                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         857790                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       865712                       # number of overall misses
system.cpu.dcache.overall_misses::total        865712                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37960107235                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37960107235                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37960107235                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37960107235                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52075907                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52075907                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52084326                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52084326                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016472                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016472                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016621                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016621                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44253.380472                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44253.380472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43848.424459                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43848.424459                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       158283                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3320                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.675602                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       713110                       # number of writebacks
system.cpu.dcache.writebacks::total            713110                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        57983                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57983                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        57983                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57983                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       799807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       799807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       807726                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       807726                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  35276060549                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35276060549                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  35974409548                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35974409548                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015358                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015358                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015508                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015508                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44105.716190                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44105.716190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44537.887289                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44537.887289                       # average overall mshr miss latency
system.cpu.dcache.replacements                 807214                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40654450                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40654450                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       472378                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        472378                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16053115213                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16053115213                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41126828                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41126828                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33983.621619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33983.621619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       472331                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       472331                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15421206750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15421206750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011485                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011485                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32649.152289                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32649.152289                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10563667                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10563667                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       385412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       385412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21906992022                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21906992022                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035200                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035200                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56840.451314                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56840.451314                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        57936                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        57936                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       327476                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       327476                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19854853799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19854853799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029909                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029909                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60629.950894                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60629.950894                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          497                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           497                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7922                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7922                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940967                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940967                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7919                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7919                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    698348999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    698348999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.940611                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.940611                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88186.513322                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88186.513322                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 115253171787                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.686466                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52026416                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            807726                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.410971                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.686466                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209145334                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209145334                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115253171787                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115253171787                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115253171787                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685860                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475153                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024913                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278274                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278274                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278274                       # number of overall hits
system.cpu.icache.overall_hits::total        10278274                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          684                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            684                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          684                       # number of overall misses
system.cpu.icache.overall_misses::total           684                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     59475056                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59475056                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59475056                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59475056                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278958                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278958                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278958                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278958                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86951.836257                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86951.836257                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86951.836257                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86951.836257                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          199                       # number of writebacks
system.cpu.icache.writebacks::total               199                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          684                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          684                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          684                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          684                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58562600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58562600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58562600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58562600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85617.836257                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85617.836257                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85617.836257                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85617.836257                       # average overall mshr miss latency
system.cpu.icache.replacements                    199                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278274                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278274                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          684                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           684                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59475056                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59475056                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278958                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278958                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86951.836257                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86951.836257                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          684                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          684                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58562600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58562600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85617.836257                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85617.836257                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 115253171787                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           427.304971                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278958                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               684                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15027.716374                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   427.304971                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.834580                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.834580                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          41116516                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         41116516                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115253171787                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115253171787                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115253171787                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 115253171787                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   24                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               521492                       # number of demand (read+write) hits
system.l2.demand_hits::total                   521516                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  24                       # number of overall hits
system.l2.overall_hits::.cpu.data              521492                       # number of overall hits
system.l2.overall_hits::total                  521516                       # number of overall hits
system.l2.demand_misses::.cpu.inst                660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286234                       # number of demand (read+write) misses
system.l2.demand_misses::total                 286894                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               660                       # number of overall misses
system.l2.overall_misses::.cpu.data            286234                       # number of overall misses
system.l2.overall_misses::total                286894                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56833069                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27045446632                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27102279701                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56833069                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27045446632                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27102279701                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              684                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           807726                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               808410                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             684                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          807726                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              808410                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.964912                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.354370                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.354887                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.964912                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.354370                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.354887                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86110.710606                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94487.191012                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94467.920908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86110.710606                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94487.191012                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94467.920908                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199369                       # number of writebacks
system.l2.writebacks::total                    199369                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            286889                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           286889                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     47826109                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23143825509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23191651618                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     47826109                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23143825509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23191651618                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.964912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.354364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.354881                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.964912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.354364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.354881                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72463.801515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80857.724092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80838.413526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72463.801515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80857.724092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80838.413526                       # average overall mshr miss latency
system.l2.replacements                         282573                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       713110                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           713110                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       713110                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       713110                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          193                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              193                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          193                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          193                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          331                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           331                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            150927                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150927                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176549                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176549                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  17082975886                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17082975886                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        327476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            327476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.539120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.539120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96760.536089                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96760.536089                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176549                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176549                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14674927522                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14674927522                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.539120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.539120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83120.989198                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83120.989198                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             24                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 24                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56833069                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56833069                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.964912                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964912                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86110.710606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86110.710606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     47826109                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47826109                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.964912                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.964912                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72463.801515                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72463.801515                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        370565                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            370565                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109685                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109685                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9962470746                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9962470746                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       480250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        480250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.228391                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.228391                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90828.014277                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90828.014277                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8468897987                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8468897987                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.228381                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.228381                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77214.606008                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77214.606008                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 115253171787                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8063.233179                       # Cycle average of tags in use
system.l2.tags.total_refs                     1615234                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290765                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.555118                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      58.536959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.734916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7987.961304                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984281                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2889                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4839                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3521905                       # Number of tag accesses
system.l2.tags.data_accesses                  3521905                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115253171787                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003900372362                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11766                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11766                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              786975                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             187807                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286889                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199369                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286889                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199369                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    791                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286889                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199369                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  217702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.313446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.896550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.456090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11540     98.08%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          168      1.43%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           17      0.14%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.08%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           26      0.22%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11766                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.941696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.907984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.077294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6489     55.15%     55.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              143      1.22%     56.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4495     38.20%     94.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              611      5.19%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.22%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11766                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   50624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18360896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12759616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    159.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    110.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  115243569655                       # Total gap between requests
system.mem_ctrls.avgGap                     237000.87                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18268032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12757504                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 366497.505839266349                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 158503507.684467434883                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 110691131.551478788257                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          660                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286229                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199369                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18159116                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10261716186                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2743540734137                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27513.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35851.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13761120.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18318656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18360896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12759616                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12759616                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          660                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286229                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         286889                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199369                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199369                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       366498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    158942749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        159309247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       366498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       366498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    110709456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       110709456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    110709456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       366498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    158942749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       270018703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286098                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199336                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17665                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11785                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12030                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12767                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11957                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13565                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13803                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12561                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11169                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13525                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12777                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12627                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12574                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4915537802                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1430490000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10279875302                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17181.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35931.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              150458                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             102523                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            52.59                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.43                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       232453                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   133.651861                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.518477                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   192.430089                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       176554     75.95%     75.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        30925     13.30%     89.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4166      1.79%     91.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3228      1.39%     92.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9111      3.92%     96.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          748      0.32%     96.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          575      0.25%     96.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          502      0.22%     97.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6644      2.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       232453                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18310272                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12757504                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              158.870005                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              110.691132                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.11                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 115253171787                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       814559760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       432948780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1013523000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     513888120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9097901280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  32411410110                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  16963399200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   61247630250                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.418175                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  43763012499                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3848520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  67641639288                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       845154660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       449210355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1029216720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     526645800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9097901280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  31968663180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  17336238720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   61253030715                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   531.465033                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  44738012675                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3848520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  66666639112                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 115253171787                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110340                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199369                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78833                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176549                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176549                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110340                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       851980                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 851980                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31120512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31120512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            286889                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  286889    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              286889                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 115253171787                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1588533174                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1561029363                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            480934                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       912479                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          199                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          177308                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           327476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          327476                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           684                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       480250                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1567                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2422666                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2424233                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        56512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     97333504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               97390016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          282573                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12759616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1090983                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004547                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.067348                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1086027     99.55%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4951      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1090983                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 115253171787                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2029308147                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1368684                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1616263056                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
