

================================================================
== Vitis HLS Report for 'load_stream_to_buffer'
================================================================
* Date:           Thu Sep 11 18:20:09 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.374 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  72.000 ns|  72.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_data_loop  |       16|       16|         2|          1|          1|    16|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_stream3, void @empty_12, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln32 = store i5 0, i5 %i" [src/spmm_device_fpga.cpp:32]   --->   Operation 7 'store' 'store_ln32' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [src/spmm_device_fpga.cpp:32]   --->   Operation 8 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_3 = load i5 %i" [src/spmm_device_fpga.cpp:35]   --->   Operation 9 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.63ns)   --->   "%icmp_ln32 = icmp_eq  i5 %i_3, i5 16" [src/spmm_device_fpga.cpp:32]   --->   Operation 10 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%add_ln32 = add i5 %i_3, i5 1" [src/spmm_device_fpga.cpp:32]   --->   Operation 12 'add' 'add_ln32' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc.split, void %for.end" [src/spmm_device_fpga.cpp:32]   --->   Operation 13 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i5 %i_3" [src/spmm_device_fpga.cpp:35]   --->   Operation 14 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.34ns)   --->   "%switch_ln35 = switch i4 %trunc_ln35, void %arrayidx.27.case.15, i4 0, void %arrayidx.27.case.0, i4 1, void %arrayidx.27.case.1, i4 2, void %arrayidx.27.case.2, i4 3, void %arrayidx.27.case.3, i4 4, void %arrayidx.27.case.4, i4 5, void %arrayidx.27.case.5, i4 6, void %arrayidx.27.case.6, i4 7, void %arrayidx.27.case.7, i4 8, void %arrayidx.27.case.8, i4 9, void %arrayidx.27.case.9, i4 10, void %arrayidx.27.case.10, i4 11, void %arrayidx.27.case.11, i4 12, void %arrayidx.27.case.12, i4 13, void %arrayidx.27.case.13, i4 14, void %arrayidx.27.case.14" [src/spmm_device_fpga.cpp:35]   --->   Operation 15 'switch' 'switch_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.34>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln32 = store i5 %add_ln32, i5 %i" [src/spmm_device_fpga.cpp:32]   --->   Operation 16 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [src/spmm_device_fpga.cpp:32]   --->   Operation 17 'br' 'br_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [src/spmm_device_fpga.cpp:37]   --->   Operation 88 'ret' 'ret_ln37' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [src/spmm_device_fpga.cpp:33]   --->   Operation 18 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/spmm_device_fpga.cpp:32]   --->   Operation 19 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.37ns)   --->   "%raw = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %A_stream3" [src/spmm_device_fpga.cpp:34]   --->   Operation 20 'read' 'raw' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %raw, i32 63"   --->   Operation 21 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%x_col_V = partselect i31 @_ssdm_op_PartSelect.i31.i64.i32.i32, i64 %raw, i32 32, i32 62"   --->   Operation 22 'partselect' 'x_col_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%x_value_V = trunc i64 %raw"   --->   Operation 23 'trunc' 'x_value_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_14, i1 %p_Result_s" [src/spmm_device_fpga.cpp:35]   --->   Operation 24 'write' 'write_ln35' <Predicate = (trunc_ln35 == 14)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_14, i31 %x_col_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 25 'write' 'write_ln35' <Predicate = (trunc_ln35 == 14)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_14, i32 %x_value_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 26 'write' 'write_ln35' <Predicate = (trunc_ln35 == 14)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:35]   --->   Operation 27 'br' 'br_ln35' <Predicate = (trunc_ln35 == 14)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_13, i1 %p_Result_s" [src/spmm_device_fpga.cpp:35]   --->   Operation 28 'write' 'write_ln35' <Predicate = (trunc_ln35 == 13)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_13, i31 %x_col_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 29 'write' 'write_ln35' <Predicate = (trunc_ln35 == 13)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_13, i32 %x_value_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 30 'write' 'write_ln35' <Predicate = (trunc_ln35 == 13)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:35]   --->   Operation 31 'br' 'br_ln35' <Predicate = (trunc_ln35 == 13)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_12, i1 %p_Result_s" [src/spmm_device_fpga.cpp:35]   --->   Operation 32 'write' 'write_ln35' <Predicate = (trunc_ln35 == 12)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_12, i31 %x_col_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 33 'write' 'write_ln35' <Predicate = (trunc_ln35 == 12)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_12, i32 %x_value_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 34 'write' 'write_ln35' <Predicate = (trunc_ln35 == 12)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:35]   --->   Operation 35 'br' 'br_ln35' <Predicate = (trunc_ln35 == 12)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_11, i1 %p_Result_s" [src/spmm_device_fpga.cpp:35]   --->   Operation 36 'write' 'write_ln35' <Predicate = (trunc_ln35 == 11)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_11, i31 %x_col_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 37 'write' 'write_ln35' <Predicate = (trunc_ln35 == 11)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_11, i32 %x_value_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 38 'write' 'write_ln35' <Predicate = (trunc_ln35 == 11)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:35]   --->   Operation 39 'br' 'br_ln35' <Predicate = (trunc_ln35 == 11)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_10, i1 %p_Result_s" [src/spmm_device_fpga.cpp:35]   --->   Operation 40 'write' 'write_ln35' <Predicate = (trunc_ln35 == 10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_10, i31 %x_col_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 41 'write' 'write_ln35' <Predicate = (trunc_ln35 == 10)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_10, i32 %x_value_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 42 'write' 'write_ln35' <Predicate = (trunc_ln35 == 10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:35]   --->   Operation 43 'br' 'br_ln35' <Predicate = (trunc_ln35 == 10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_9, i1 %p_Result_s" [src/spmm_device_fpga.cpp:35]   --->   Operation 44 'write' 'write_ln35' <Predicate = (trunc_ln35 == 9)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_9, i31 %x_col_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 45 'write' 'write_ln35' <Predicate = (trunc_ln35 == 9)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_9, i32 %x_value_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 46 'write' 'write_ln35' <Predicate = (trunc_ln35 == 9)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:35]   --->   Operation 47 'br' 'br_ln35' <Predicate = (trunc_ln35 == 9)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_8, i1 %p_Result_s" [src/spmm_device_fpga.cpp:35]   --->   Operation 48 'write' 'write_ln35' <Predicate = (trunc_ln35 == 8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_8, i31 %x_col_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 49 'write' 'write_ln35' <Predicate = (trunc_ln35 == 8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_8, i32 %x_value_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 50 'write' 'write_ln35' <Predicate = (trunc_ln35 == 8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:35]   --->   Operation 51 'br' 'br_ln35' <Predicate = (trunc_ln35 == 8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_7, i1 %p_Result_s" [src/spmm_device_fpga.cpp:35]   --->   Operation 52 'write' 'write_ln35' <Predicate = (trunc_ln35 == 7)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_7, i31 %x_col_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 53 'write' 'write_ln35' <Predicate = (trunc_ln35 == 7)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_7, i32 %x_value_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 54 'write' 'write_ln35' <Predicate = (trunc_ln35 == 7)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:35]   --->   Operation 55 'br' 'br_ln35' <Predicate = (trunc_ln35 == 7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_6, i1 %p_Result_s" [src/spmm_device_fpga.cpp:35]   --->   Operation 56 'write' 'write_ln35' <Predicate = (trunc_ln35 == 6)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_6, i31 %x_col_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 57 'write' 'write_ln35' <Predicate = (trunc_ln35 == 6)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_6, i32 %x_value_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 58 'write' 'write_ln35' <Predicate = (trunc_ln35 == 6)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:35]   --->   Operation 59 'br' 'br_ln35' <Predicate = (trunc_ln35 == 6)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_5, i1 %p_Result_s" [src/spmm_device_fpga.cpp:35]   --->   Operation 60 'write' 'write_ln35' <Predicate = (trunc_ln35 == 5)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_5, i31 %x_col_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 61 'write' 'write_ln35' <Predicate = (trunc_ln35 == 5)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_5, i32 %x_value_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 62 'write' 'write_ln35' <Predicate = (trunc_ln35 == 5)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:35]   --->   Operation 63 'br' 'br_ln35' <Predicate = (trunc_ln35 == 5)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_4, i1 %p_Result_s" [src/spmm_device_fpga.cpp:35]   --->   Operation 64 'write' 'write_ln35' <Predicate = (trunc_ln35 == 4)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_4, i31 %x_col_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 65 'write' 'write_ln35' <Predicate = (trunc_ln35 == 4)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_4, i32 %x_value_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 66 'write' 'write_ln35' <Predicate = (trunc_ln35 == 4)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:35]   --->   Operation 67 'br' 'br_ln35' <Predicate = (trunc_ln35 == 4)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_3, i1 %p_Result_s" [src/spmm_device_fpga.cpp:35]   --->   Operation 68 'write' 'write_ln35' <Predicate = (trunc_ln35 == 3)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_3, i31 %x_col_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 69 'write' 'write_ln35' <Predicate = (trunc_ln35 == 3)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_3, i32 %x_value_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 70 'write' 'write_ln35' <Predicate = (trunc_ln35 == 3)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:35]   --->   Operation 71 'br' 'br_ln35' <Predicate = (trunc_ln35 == 3)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_2, i1 %p_Result_s" [src/spmm_device_fpga.cpp:35]   --->   Operation 72 'write' 'write_ln35' <Predicate = (trunc_ln35 == 2)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_2, i31 %x_col_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 73 'write' 'write_ln35' <Predicate = (trunc_ln35 == 2)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_2, i32 %x_value_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 74 'write' 'write_ln35' <Predicate = (trunc_ln35 == 2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:35]   --->   Operation 75 'br' 'br_ln35' <Predicate = (trunc_ln35 == 2)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_1, i1 %p_Result_s" [src/spmm_device_fpga.cpp:35]   --->   Operation 76 'write' 'write_ln35' <Predicate = (trunc_ln35 == 1)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_1, i31 %x_col_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 77 'write' 'write_ln35' <Predicate = (trunc_ln35 == 1)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_1, i32 %x_value_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 78 'write' 'write_ln35' <Predicate = (trunc_ln35 == 1)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:35]   --->   Operation 79 'br' 'br_ln35' <Predicate = (trunc_ln35 == 1)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_0, i1 %p_Result_s" [src/spmm_device_fpga.cpp:35]   --->   Operation 80 'write' 'write_ln35' <Predicate = (trunc_ln35 == 0)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_0, i31 %x_col_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 81 'write' 'write_ln35' <Predicate = (trunc_ln35 == 0)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_0, i32 %x_value_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 82 'write' 'write_ln35' <Predicate = (trunc_ln35 == 0)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:35]   --->   Operation 83 'br' 'br_ln35' <Predicate = (trunc_ln35 == 0)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_buf_eor_15, i1 %p_Result_s" [src/spmm_device_fpga.cpp:35]   --->   Operation 84 'write' 'write_ln35' <Predicate = (trunc_ln35 == 15)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %sparse_buf_col_15, i31 %x_col_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 85 'write' 'write_ln35' <Predicate = (trunc_ln35 == 15)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sparse_buf_value_15, i32 %x_value_V" [src/spmm_device_fpga.cpp:35]   --->   Operation 86 'write' 'write_ln35' <Predicate = (trunc_ln35 == 15)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx.27.exit" [src/spmm_device_fpga.cpp:35]   --->   Operation 87 'br' 'br_ln35' <Predicate = (trunc_ln35 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i') [50]  (0 ns)
	'load' operation ('i', src/spmm_device_fpga.cpp:35) on local variable 'i' [55]  (0 ns)
	'add' operation ('add_ln32', src/spmm_device_fpga.cpp:32) [58]  (0.707 ns)
	'store' operation ('store_ln32', src/spmm_device_fpga.cpp:32) of variable 'add_ln32', src/spmm_device_fpga.cpp:32 on local variable 'i' [150]  (0.387 ns)

 <State 2>: 1.37ns
The critical path consists of the following:
	fifo read operation ('raw', src/spmm_device_fpga.cpp:34) on port 'A_stream3' (src/spmm_device_fpga.cpp:34) [63]  (1.37 ns)
	wire write operation ('write_ln35', src/spmm_device_fpga.cpp:35) on port 'sparse_buf_eor_12' (src/spmm_device_fpga.cpp:35) [80]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
