*************************************************************

Copyright (c) 2014 by PANGO MICROSYSTEMS, INC
ALL RIGHTS RESERVED.

THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY
PARTIES WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.

  Operator  [GTP_DRM9K_E1]

  Author    []

  Abstract  []

  Revision History:

***************************************************************************/
implementation impl of GTP_DRM9K_E1 
{  
    bit    CP_SRVAL_A[8:0] = 9'b000000000;
    bit    CP_SRVAL_B[8:0] = 9'b000000000;
    
    bit INVERT_CSA[2:0] = (CSA_MASK == 3'b000) ? 3'h7 : (
                          (CSA_MASK == 3'b001) ? 3'h6 : (
                          (CSA_MASK == 3'b010) ? 3'h5 : (
                          (CSA_MASK == 3'b011) ? 3'h4 : (
                          (CSA_MASK == 3'b100) ? 3'h3 : (
                          (CSA_MASK == 3'b101) ? 3'h2 : (
                          (CSA_MASK == 3'b110) ? 3'h1 : (
                          /*(CSA_MASK == 3'b111) ?*/ 3'h0 )))))));
                          
    bit INVERT_CSB[2:0] = (CSB_MASK == 3'b000) ? 3'h7 : (
                          (CSB_MASK == 3'b001) ? 3'h6 : (
                          (CSB_MASK == 3'b010) ? 3'h5 : (
                          (CSB_MASK == 3'b011) ? 3'h4 : (
                          (CSB_MASK == 3'b100) ? 3'h3 : (
                          (CSB_MASK == 3'b101) ? 3'h2 : (
                          (CSB_MASK == 3'b110) ? 3'h1 : (
                          /*(CSB_MASK == 3'b111) ?*/ 3'h0 )))))));
          
    operator gopDRM drm
        parameter map
        (
            CP_MASK                => RAM_MODE == "ROM" ? 1'b0 : 1'b1,
            CP_SRVAL_A             => RSTA_VAL,
            CP_SRVAL_B             => RSTB_VAL,
            CP_DRM_CAS             => RAM_CASCADE == "UPPER" ? "TRUE" : "FALSE",
            CP_CSA_POL             => INVERT_CSA,
            CP_CSB_POL             => INVERT_CSB,
            CP_DATA_WIDTH_A        => DATA_WIDTH_A,
            CP_DATA_WIDTH_B        => DATA_WIDTH_B,
            CP_WRITE_MODE_A        => WRITE_MODE_A,
            CP_WRITE_MODE_B        => WRITE_MODE_B,
            CP_OUTPUT_REG_A        => DOA_REG == 1 ? "ENABLE" : "DISABLE",
            CP_OUTPUT_REG_B        => DOB_REG == 1 ? "ENABLE" : "DISABLE",   
            CP_RESET_TYPE          => RST_TYPE == "ASYNC" ? "ASYNC_RESET" : "SYNC_RESET",   
            CP_GRS_DIS             => GRS_EN == "FALSE" ? "TRUE" : "FALSE", 
            CP_CLKA_OR_POL_INV     => DOA_REG_CLKINV == 1 ? "TRUE" : "FALSE", 
            CP_CLKB_OR_POL_INV     => DOB_REG_CLKINV == 1 ? "TRUE" : "FALSE",  
            CP_INIT_00     => INIT_00,
            CP_INIT_01     => INIT_01,
            CP_INIT_02     => INIT_02,
            CP_INIT_03     => INIT_03,
            CP_INIT_04     => INIT_04,
            CP_INIT_05     => INIT_05,
            CP_INIT_06     => INIT_06,
            CP_INIT_07     => INIT_07,
            CP_INIT_08     => INIT_08,
            CP_INIT_09     => INIT_09,
            CP_INIT_0A     => INIT_0A,
            CP_INIT_0B     => INIT_0B,
            CP_INIT_0C     => INIT_0C,
            CP_INIT_0D     => INIT_0D,
            CP_INIT_0E     => INIT_0E,
            CP_INIT_0F     => INIT_0F,
            CP_INIT_10     => INIT_10,
            CP_INIT_11     => INIT_11,
            CP_INIT_12     => INIT_12,
            CP_INIT_13     => INIT_13,
            CP_INIT_14     => INIT_14,
            CP_INIT_15     => INIT_15,
            CP_INIT_16     => INIT_16,
            CP_INIT_17     => INIT_17,
            CP_INIT_18     => INIT_18,
            CP_INIT_19     => INIT_19,
            CP_INIT_1A     => INIT_1A,
            CP_INIT_1B     => INIT_1B,
            CP_INIT_1C     => INIT_1C,
            CP_INIT_1D     => INIT_1D,
            CP_INIT_1E     => INIT_1E,
            CP_INIT_1F     => INIT_1F
        )
        port map
        (
            QA    => DOA,                        
            QB    => DOB,
            
            DA    => DIA,
            DB    => DIB,
            ADA[12:2]   => ADDRA[12:2],
            ADA[1:0]    => (DATA_WIDTH_A > 9) ? BWEA : ADDRA[1:0],
            ADA_CAS   => ADDRA[13],
            ADSA  => ADDRA_HOLD,
            ADB   => ADDRB[12:0],
            ADB_CAS   => ADDRB[13],
            ADSB  => ADDRB_HOLD,
            CSA   => CSA,
            CSB   => CSB,
            CLKA  => CLKA,
            CLKB  => CLKB,
            CEA   => CEA,
            CEB   => CEB,
            WEA   => WEA,
            WEB   => WEB,
            OCEA  => ORCEA,
            OCEB  => ORCEB,
            RSTA  => RSTA,
            RSTB  => RSTB,
            X1CASQI_A  => CINA,
            X1CASQI_B  => CINB,
            X1CASQO_A  => COUTA,
            X1CASQO_B  => COUTB,
            TEST_MODE_N => 1'b1,
            TEST_SE_N   => 1'b1
        );
};
