
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version Q-2019.12 for linux64 - Nov 26, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/t111368148/.synopsys_dv_prefs.tcl
#Read All Files
read_file -format verilog  LBP.v
Loading db file '/opt/Design_kit/CBDK_IC_Contest_v2.1/SynopsysDC/db/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'gtech'
Loading verilog file '/home/t111368148/Desktop/2016_LBP/LBP.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/t111368148/Desktop/2016_LBP/LBP.v
Warning:  /home/t111368148/Desktop/2016_LBP/LBP.v:96: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/t111368148/Desktop/2016_LBP/LBP.v:119: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/t111368148/Desktop/2016_LBP/LBP.v:131: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/t111368148/Desktop/2016_LBP/LBP.v:132: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/t111368148/Desktop/2016_LBP/LBP.v:133: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/t111368148/Desktop/2016_LBP/LBP.v:134: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/t111368148/Desktop/2016_LBP/LBP.v:135: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/t111368148/Desktop/2016_LBP/LBP.v:136: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/t111368148/Desktop/2016_LBP/LBP.v:137: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/t111368148/Desktop/2016_LBP/LBP.v:138: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/t111368148/Desktop/2016_LBP/LBP.v:194: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/t111368148/Desktop/2016_LBP/LBP.v:198: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 39 in file
	'/home/t111368148/Desktop/2016_LBP/LBP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            42            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 52 in file
	'/home/t111368148/Desktop/2016_LBP/LBP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            55            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 68 in file
	'/home/t111368148/Desktop/2016_LBP/LBP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 92 in file
	'/home/t111368148/Desktop/2016_LBP/LBP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           103            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 168 in file
	'/home/t111368148/Desktop/2016_LBP/LBP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           169            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 186 in file
	'/home/t111368148/Desktop/2016_LBP/LBP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           187            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine LBP line 39 in file
		'/home/t111368148/Desktop/2016_LBP/LBP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LBP line 52 in file
		'/home/t111368148/Desktop/2016_LBP/LBP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       pt_reg        | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LBP line 68 in file
		'/home/t111368148/Desktop/2016_LBP/LBP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    gray_addr_reg    | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LBP line 92 in file
		'/home/t111368148/Desktop/2016_LBP/LBP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |  72   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LBP line 146 in file
		'/home/t111368148/Desktop/2016_LBP/LBP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    lbp_addr_reg     | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LBP line 161 in file
		'/home/t111368148/Desktop/2016_LBP/LBP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cur_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/t111368148/Desktop/2016_LBP/LBP.db:LBP'
Loaded 1 design.
Current design is 'LBP'.
LBP
#read_file -format sverilog  LBP.v
current_design LBP
Current design is 'LBP'.
{LBP}
link

  Linking design 'LBP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  LBP                         /home/t111368148/Desktop/2016_LBP/LBP.db
  slow (library)              /opt/Design_kit/CBDK_IC_Contest_v2.1/SynopsysDC/db/slow.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
#Setting Clock Constraints
source -echo -verbose LBP.sdc
# operating conditions and boundary conditions #
set cycle  10         ;#clock period defined by designer
10
create_clock -period $cycle [get_ports  clk]
1
set_dont_touch_network      [get_clocks clk]
1
set_clock_uncertainty  0.1  [get_clocks clk]
1
set_clock_latency      0.5  [get_clocks clk]
1
set_input_delay  5      -clock clk [remove_from_collection [all_inputs] [get_ports clk]]
1
set_output_delay 0.5    -clock clk [all_outputs] 
1
set_load         1     [all_outputs]
1
set_drive        1     [all_inputs]
1
set_operating_conditions -max_library slow -max slow
Using operating conditions 'slow' found in library 'slow'.
1
set_wire_load_model -name tsmc13_wl10 -library slow                        
1
set_max_fanout 20 [all_inputs]
1
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12
Date:        Sat Jul 15 22:37:36 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                              16
    Cells do not drive (LINT-1)                                    16
--------------------------------------------------------------------------------

Warning: In design 'LBP', cell 'C2027' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C2041' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C2042' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C2090' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C2091' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C2095' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C2096' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C2097' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C2098' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C2099' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C2100' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C2101' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C2102' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C2142' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'B_60' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C2174' does not drive any nets. (LINT-1)
1
set high_fanout_net_threshold 0
0
uniquify
1
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
#Synthesis all design
compile -map_effort high -area_effort high
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.0 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.0 |     *     |
============================================================================


Information: There are 16 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'LBP'
Information: Added key list 'DesignWare' to design 'LBP'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Mapping 'LBP_DW_cmp_0'
  Mapping 'LBP_DW_cmp_1'
  Mapping 'LBP_DW_cmp_2'
  Mapping 'LBP_DW_cmp_3'
  Mapping 'LBP_DW_cmp_4'
  Mapping 'LBP_DW_cmp_5'
  Mapping 'LBP_DW_cmp_6'
  Mapping 'LBP_DW_cmp_7'
  Processing 'LBP_DW01_add_0'
  Processing 'LBP_DW01_add_1'
  Processing 'LBP_DW01_add_2'
  Processing 'LBP_DW01_add_3'
  Processing 'LBP_DW01_add_4'
  Processing 'LBP_DW01_add_5'
  Processing 'LBP_DW01_add_6'
  Processing 'LBP_DW01_add_7'
  Processing 'LBP_DW01_add_8'
  Processing 'LBP_DW01_inc_0_DW01_inc_1'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   15273.2      0.00       0.0     159.3                          
    0:00:03   15273.2      0.00       0.0     159.3                          
    0:00:03   15273.2      0.00       0.0     159.3                          
    0:00:03   15273.2      0.00       0.0     159.3                          
    0:00:04   15273.2      0.00       0.0     159.3                          
    0:00:04   10759.8      0.34       1.4     159.4                          
    0:00:04   10758.1      0.00       0.0     149.8                          
    0:00:04   10758.1      0.01       0.0     149.8                          
    0:00:04   10787.0      0.00       0.0     140.0                          
    0:00:04   10787.0      0.00       0.0     140.0                          
    0:00:04   10787.0      0.00       0.0     140.0                          
    0:00:04   10787.0      0.00       0.0     140.0                          
    0:00:04   10751.3      0.01       0.0      87.8                          
    0:00:04   10810.7      0.01       0.0      48.3                          
    0:00:04   10817.5      0.01       0.0      38.6                          
    0:00:04   10824.3      0.00       0.0      29.0                          
    0:00:04   10831.1      0.00       0.0      19.4                          
    0:00:04   10837.9      0.00       0.0       9.8                          
    0:00:04   10839.6      0.00       0.0       9.8                          
    0:00:04   10839.6      0.00       0.0       9.8                          
    0:00:04   10839.6      0.00       0.0       9.8                          
    0:00:04   10839.6      0.00       0.0       9.8                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   10839.6      0.00       0.0       9.8                          
    0:00:04   10839.6      0.00       0.0       9.8                          
    0:00:05   10461.1      0.00       0.0     222.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   10461.1      0.00       0.0     222.3                          
    0:00:05   10802.3      0.00       0.0       0.0 net3387                  
    0:00:05   10810.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   10810.7      0.00       0.0       0.0                          
    0:00:05   10810.7      0.00       0.0       0.0                          
    0:00:05   10703.8      0.00       0.0       0.0                          
    0:00:05   10680.0      0.00       0.0       0.0                          
    0:00:05   10659.7      0.00       0.0       0.0                          
    0:00:05   10647.8      0.00       0.0       0.0                          
    0:00:05   10634.2      0.00       0.0       0.0                          
    0:00:05   10634.2      0.00       0.0       0.0                          
    0:00:05   10634.2      0.00       0.0       0.0                          
    0:00:05   10612.1      0.00       0.0       0.0                          
    0:00:05   10612.1      0.00       0.0       0.0                          
    0:00:05   10612.1      0.00       0.0       0.0                          
    0:00:05   10612.1      0.00       0.0       0.0                          
    0:00:05   10612.1      0.00       0.0       0.0                          
    0:00:05   10612.1      0.00       0.0       0.0                          
    0:00:05   10612.1      0.00       0.0       0.0                          
Loading db file '/opt/Design_kit/CBDK_IC_Contest_v2.1/SynopsysDC/db/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#compile -map_effort high -area_effort high -inc
#compile_ultra
write -format ddc     -hierarchy -output "LBP_syn.ddc"
Writing ddc file 'LBP_syn.ddc'.
1
write_sdf -version 1.0  LBP_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/t111368148/Desktop/2016_LBP/LBP_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write -format verilog -hierarchy -output LBP_syn.v
Writing verilog file '/home/t111368148/Desktop/2016_LBP/LBP_syn.v'.
1
report_area > area.log
report_timing > timing.log
report_qor   >  LBP_syn.qor
dc_shell> EXIT[K[K[K[Kexit

Thank you...
