/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon May 17 02:39:03 2010
 *                 MD5 Checksum         b742c675c94ab0a4246db427bf62a82c
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_PCU_H__
#define BCHP_PCU_H__

/***************************************************************************
 *PCU - PCU Registers
 ***************************************************************************/
#define BCHP_PCU_APER_PCU_ONENAND_ADDR           0x00205000 /* APER_PCU_ONENAND_ADDR */
#define BCHP_PCU_APER_PCU_ONENAND_CNTL           0x00205004 /* APER_PCU_ONENAND_CNTL */
#define BCHP_PCU_TEST_PCU_INT_STATUS0            0x00205008 /* TEST_PCU_INT_STATUS0 */
#define BCHP_PCU_TEST_PCU_INT_STATUS1            0x0020500c /* TEST_PCU_INT_STATUS1 */
#define BCHP_PCU_DEBUG                           0x00205010 /* DEBUG */
#define BCHP_PCU_PAR_DMA_CNTL                    0x00205014 /* PAR_DMA_CNTL */
#define BCHP_PCU_PAR_INT_CNTL                    0x00205018 /* PAR_INT_CNTL */
#define BCHP_PCU_PAR_INT_STAT                    0x0020501c /* PAR_INT_STAT */
#define BCHP_PCU_UART2_RBR                       0x205300 /* UART2_RBR */
#define BCHP_PCU_UART2_THR                       0x205300 /* UART2_THR */
#define BCHP_PCU_UART2_IER                       0x00205304 /* UART2_IER */
#define BCHP_PCU_UART2_IIR                       0x00205308 /* UART2_IIR */
#define BCHP_PCU_UART2_FCR                       0x00205308 /* UART2_FCR */
#define BCHP_PCU_UART2_LCR                       0x0020530c /* UART2_LCR */
#define BCHP_PCU_UART2_MCR                       0x00205310 /* UART2_MCR */
#define BCHP_PCU_UART2_LSR                       0x00205314 /* UART2_LSR */
#define BCHP_PCU_UART2_MSR                       0x00205318 /* UART2_MSR */
#define BCHP_PCU_UART2_SCR                       0x0020531c /* UART2_SCR */
#define BCHP_PCU_UART3_RBR                       0x205340 /* UART3_RBR */
#define BCHP_PCU_UART3_THR                       0x205340 /* UART3_THR */
#define BCHP_PCU_UART3_IER                       0x205344 /* UART3_IER */
#define BCHP_PCU_UART3_IIR                       0x205348 /* UART3_IIR */
#define BCHP_PCU_UART3_FCR                       0x205348 /* UART3_FCR */
#define BCHP_PCU_UART3_LCR                       0x20534c /* UART3_LCR */
#define BCHP_PCU_UART3_MCR                       0x205350 /* UART3_MCR */
#define BCHP_PCU_UART3_LSR                       0x205354 /* UART3_LSR */
#define BCHP_PCU_UART3_MSR                       0x205358 /* UART3_MSR */
#define BCHP_PCU_UART3_SCR                       0x20535c /* UART3_SCR */
#define BCHP_PCU_UIRT1_RXTX_FIFO                 0x00205240 /* UIRT1_RXTX_FIFO */
#define BCHP_PCU_UIRT1_SAMPLE_CLKDIV             0x00205250 /* UIRT1_SAMPLE_CLKDIV */
#define BCHP_PCU_UIRT1_XMIT_MOD_CNTL             0x00205254 /* UIRT1_XMIT_MOD_CNTL */
#define BCHP_PCU_UIRT1_RCVR_DEMOD_CNTL           0x00205258 /* UIRT1_RCVR_DEMOD_CNTL */
#define BCHP_PCU_UIRT1_RCVR_NOISE_CNTL           0x0020525c /* UIRT1_RCVR_NOISE_CNTL */
#define BCHP_PCU_UIRT1_STATUS                    0x00205260 /* UIRT1_STATUS */
#define BCHP_PCU_UIRT1_CNTL                      0x00205264 /* UIRT1_CNTL */
#define BCHP_PCU_UIRT1_XMIT_CNTL                 0x00205268 /* UIRT1_XMIT_CNTL */
#define BCHP_PCU_UIRT1_RCVR_CNTL                 0x0020526c /* UIRT1_RCVR_CNTL */
#define BCHP_PCU_UIRT1_INTR_ENABLE               0x00205278 /* UIRT1_INTR_ENABLE */
#define BCHP_PCU_UIRT1_INTR_STATUS               0x0020527c /* UIRT1_INTR_STATUS */
#define BCHP_PCU_DMA0_MAR                        0x00205080 /* DMA0_MAR */
#define BCHP_PCU_DMA1_MAR                        0x00205090 /* DMA1_MAR */
#define BCHP_PCU_DMA2_MAR                        0x002050a0 /* DMA2_MAR */
#define BCHP_PCU_DMA3_MAR                        0x002050b0 /* DMA3_MAR */
#define BCHP_PCU_DMA4_MAR                        0x002050c0 /* DMA4_MAR */
#define BCHP_PCU_DMA5_MAR                        0x002050d0 /* DMA5_MAR */
#define BCHP_PCU_DMA6_MAR                        0x002050e0 /* DMA6_MAR */
#define BCHP_PCU_DMA7_MAR                        0x002050f0 /* DMA7_MAR */
#define BCHP_PCU_DMA0_PAR                        0x00205084 /* DMA0_PAR */
#define BCHP_PCU_DMA1_PAR                        0x00205094 /* DMA1_PAR */
#define BCHP_PCU_DMA2_PAR                        0x002050a4 /* DMA2_PAR */
#define BCHP_PCU_DMA3_PAR                        0x002050b4 /* DMA3_PAR */
#define BCHP_PCU_DMA4_PAR                        0x002050c4 /* DMA4_PAR */
#define BCHP_PCU_DMA5_PAR                        0x002050d4 /* DMA5_PAR */
#define BCHP_PCU_DMA6_PAR                        0x002050e4 /* DMA6_PAR */
#define BCHP_PCU_DMA7_PAR                        0x002050f4 /* DMA7_PAR */
#define BCHP_PCU_DMA0_PARAMETER                  0x00205088 /* DMA0_PARAMETER */
#define BCHP_PCU_DMA1_PARAMETER                  0x00205098 /* DMA1_PARAMETER */
#define BCHP_PCU_DMA2_PARAMETER                  0x002050a8 /* DMA2_PARAMETER */
#define BCHP_PCU_DMA3_PARAMETER                  0x002050b8 /* DMA3_PARAMETER */
#define BCHP_PCU_DMA4_PARAMETER                  0x002050c8 /* DMA4_PARAMETER */
#define BCHP_PCU_DMA5_PARAMETER                  0x002050d8 /* DMA5_PARAMETER */
#define BCHP_PCU_DMA6_PARAMETER                  0x002050e8 /* DMA6_PARAMETER */
#define BCHP_PCU_DMA7_PARAMETER                  0x002050f8 /* DMA7_PARAMETER */
#define BCHP_PCU_DMA0_CNTLSTAT                   0x0020508c /* DMA0_CNTLSTAT */
#define BCHP_PCU_DMA1_CNTLSTAT                   0x0020509c /* DMA1_CNTLSTAT */
#define BCHP_PCU_DMA2_CNTLSTAT                   0x002050ac /* DMA2_CNTLSTAT */
#define BCHP_PCU_DMA3_CNTLSTAT                   0x002050bc /* DMA3_CNTLSTAT */
#define BCHP_PCU_DMA4_CNTLSTAT                   0x002050cc /* DMA4_CNTLSTAT */
#define BCHP_PCU_DMA5_CNTLSTAT                   0x002050dc /* DMA5_CNTLSTAT */
#define BCHP_PCU_DMA6_CNTLSTAT                   0x002050ec /* DMA6_CNTLSTAT */
#define BCHP_PCU_DMA7_CNTLSTAT                   0x002050fc /* DMA7_CNTLSTAT */
#define BCHP_PCU_DMA_INTR_ENABLE                 0x00205078 /* DMA_INTR_ENABLE */
#define BCHP_PCU_DMA_INTR_STATUS                 0x0020507c /* DMA_INTR_STATUS */
#define BCHP_PCU_DMAS_MEM_ADDR                   0x00205100 /* DMAS_MEM_ADDR */
#define BCHP_PCU_DMAS_DEV_ADDR                   0x00205104 /* DMAS_DEV_ADDR */
#define BCHP_PCU_DMAS_DMA_SIZE                   0x00205108 /* DMAS_DMA_SIZE */
#define BCHP_PCU_DMAS_CONFIG                     0x0020510c /* DMAS_CONFIG */
#define BCHP_PCU_DMAS_CNTL                       0x00205110 /* DMAS_CNTL */
#define BCHP_PCU_DMAS_STATUS                     0x00205114 /* DMAS_STATUS */
#define BCHP_PCU_DMAS_INT_STATUS                 0x00205118 /* DMAS_INT_STATUS */
#define BCHP_PCU_DMAS_INT_EN                     0x0020511c /* DMAS_INT_EN */
#define BCHP_PCU_ONENAND_CNTL                    0x00205200 /* ONENAND_CNTL */
#define BCHP_PCU_ONENAND_INT_EN                  0x00205204 /* ONENAND_INT_EN */
#define BCHP_PCU_ONENAND_INT_STATUS              0x00205208 /* ONENAND_INT_STATUS */
#define BCHP_PCU_ONENAND_BURST_CNT               0x0020520c /* ONENAND_BURST_CNT */
#define BCHP_PCU_ONENAND_DFIFO_STATUS            0x00205210 /* ONENAND_DFIFO_STATUS */
#define BCHP_PCU_ONENAND_AC_PRESCALE             0x00205214 /* ONENAND_AC_PRESCALE */
#define BCHP_PCU_BSC_B_CNTL_0                    0x00205220 /* BSC_B_CNTL_0 */
#define BCHP_PCU_BSC_B_CNTL_1                    0x00205224 /* BSC_B_CNTL_1 */
#define BCHP_PCU_BSC_B_DATA                      0x00205228 /* BSC_B_DATA */
#define BCHP_PCU_BSC_C_CNTL_0                    0x0020522c /* BSC_C_CNTL_0 */
#define BCHP_PCU_BSC_C_CNTL_1                    0x00205230 /* BSC_C_CNTL_1 */
#define BCHP_PCU_BSC_C_DATA                      0x00205234 /* BSC_C_DATA */
#define BCHP_PCU_SPI_RXTX                        0x002052c0 /* SPI_RXTX */
#define BCHP_PCU_SPI_CTRL                        0x002052c4 /* SPI_CTRL */
#define BCHP_PCU_SPI_CLK_DIVIDE                  0x002052c8 /* SPI_CLK_DIVIDE */
#define BCHP_PCU_SPI_SS                          0x002052cc /* SPI_SS */
#define BCHP_PCU_SPI_WAIT                        0x002052d0 /* SPI_WAIT */
#define BCHP_PCU_SPI2_RXTX                       0x00205380 /* SPI2_RXTX */
#define BCHP_PCU_SPI2_CTRL                       0x00205384 /* SPI2_CTRL */
#define BCHP_PCU_SPI2_CLK_DIVIDE                 0x00205388 /* SPI2_CLK_DIVIDE */
#define BCHP_PCU_SPI2_SS                         0x0020538c /* SPI2_SS */
#define BCHP_PCU_SPI2_WAIT                       0x00205390 /* SPI2_WAIT */
#define BCHP_PCU_SPI3_RXTX                       0x002053a0 /* SPI3_RXTX */
#define BCHP_PCU_SPI3_CTRL                       0x002053a4 /* SPI3_CTRL */
#define BCHP_PCU_SPI3_CLK_DIVIDE                 0x002053a8 /* SPI3_CLK_DIVIDE */
#define BCHP_PCU_SPI3_SS                         0x002053ac /* SPI3_SS */
#define BCHP_PCU_SPI3_WAIT                       0x002053b0 /* SPI3_WAIT */
#define BCHP_PCU_SPI4_RXTX                       0x002053c0 /* SPI4_RXTX */
#define BCHP_PCU_SPI4_CTRL                       0x002053c4 /* SPI4_CTRL */
#define BCHP_PCU_SPI4_CLK_DIVIDE                 0x002053c8 /* SPI4_CLK_DIVIDE */
#define BCHP_PCU_SPI4_SS                         0x002053cc /* SPI4_SS */
#define BCHP_PCU_SPI4_WAIT                       0x002053d0 /* SPI4_WAIT */
#define BCHP_PCU_PHSPI_RXTX                      0x002052e0 /* PHSPI_RXTX */
#define BCHP_PCU_PHSPI_CTRL                      0x002052e4 /* PHSPI_CTRL */
#define BCHP_PCU_PHSPI_CLK_DIVIDE                0x002052e8 /* PHSPI_CLK_DIVIDE */
#define BCHP_PCU_PHSPI_SS                        0x002052ec /* PHSPI_SS */
#define BCHP_PCU_PHSPI_WAIT                      0x002052f0 /* PHSPI_WAIT */

/***************************************************************************
 *APER_PCU_ONENAND_ADDR - APER_PCU_ONENAND_ADDR
 ***************************************************************************/
/* PCU :: APER_PCU_ONENAND_ADDR :: BASE_OUT [31:16] */
#define BCHP_PCU_APER_PCU_ONENAND_ADDR_BASE_OUT_MASK               0xffff0000
#define BCHP_PCU_APER_PCU_ONENAND_ADDR_BASE_OUT_SHIFT              16

/* PCU :: APER_PCU_ONENAND_ADDR :: BASE_ADDRESS [15:00] */
#define BCHP_PCU_APER_PCU_ONENAND_ADDR_BASE_ADDRESS_MASK           0x0000ffff
#define BCHP_PCU_APER_PCU_ONENAND_ADDR_BASE_ADDRESS_SHIFT          0

/***************************************************************************
 *APER_PCU_ONENAND_CNTL - APER_PCU_ONENAND_CNTL
 ***************************************************************************/
/* PCU :: APER_PCU_ONENAND_CNTL :: reserved0 [31:04] */
#define BCHP_PCU_APER_PCU_ONENAND_CNTL_reserved0_MASK              0xfffffff0
#define BCHP_PCU_APER_PCU_ONENAND_CNTL_reserved0_SHIFT             4

/* PCU :: APER_PCU_ONENAND_CNTL :: APERSIZE [03:00] */
#define BCHP_PCU_APER_PCU_ONENAND_CNTL_APERSIZE_MASK               0x0000000f
#define BCHP_PCU_APER_PCU_ONENAND_CNTL_APERSIZE_SHIFT              0

/***************************************************************************
 *TEST_PCU_INT_STATUS0 - TEST_PCU_INT_STATUS0
 ***************************************************************************/
/* PCU :: TEST_PCU_INT_STATUS0 :: reserved0 [31:28] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_reserved0_MASK               0xf0000000
#define BCHP_PCU_TEST_PCU_INT_STATUS0_reserved0_SHIFT              28

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_DMA_STAT_CH0_ERR [27:27] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH0_ERR_MASK   0x08000000
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH0_ERR_SHIFT  27

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_DMA_STAT_CH1_ERR [26:26] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH1_ERR_MASK   0x04000000
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH1_ERR_SHIFT  26

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_DMA_STAT_CH2_ERR [25:25] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH2_ERR_MASK   0x02000000
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH2_ERR_SHIFT  25

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_DMA_STAT_CH3_ERR [24:24] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH3_ERR_MASK   0x01000000
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH3_ERR_SHIFT  24

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_DMA_STAT_CH4_ERR [23:23] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH4_ERR_MASK   0x00800000
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH4_ERR_SHIFT  23

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_DMA_STAT_CH5_ERR [22:22] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH5_ERR_MASK   0x00400000
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH5_ERR_SHIFT  22

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_DMA_STAT_CH6_ERR [21:21] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH6_ERR_MASK   0x00200000
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH6_ERR_SHIFT  21

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_DMA_STAT_CH7_ERR [20:20] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH7_ERR_MASK   0x00100000
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH7_ERR_SHIFT  20

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_DMA_STAT_CH0_EOB [19:19] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH0_EOB_MASK   0x00080000
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH0_EOB_SHIFT  19

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_DMA_STAT_CH1_EOB [18:18] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH1_EOB_MASK   0x00040000
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH1_EOB_SHIFT  18

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_DMA_STAT_CH2_EOB [17:17] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH2_EOB_MASK   0x00020000
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH2_EOB_SHIFT  17

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_DMA_STAT_CH3_EOB [16:16] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH3_EOB_MASK   0x00010000
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH3_EOB_SHIFT  16

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_DMA_STAT_CH4_EOB [15:15] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH4_EOB_MASK   0x00008000
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH4_EOB_SHIFT  15

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_DMA_STAT_CH5_EOB [14:14] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH5_EOB_MASK   0x00004000
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH5_EOB_SHIFT  14

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_DMA_STAT_CH6_EOB [13:13] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH6_EOB_MASK   0x00002000
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH6_EOB_SHIFT  13

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_DMA_STAT_CH7_EOB [12:12] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH7_EOB_MASK   0x00001000
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_DMA_STAT_CH7_EOB_SHIFT  12

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_UIRT1_XMIT_FIFO_INTR [11:11] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT1_XMIT_FIFO_INTR_MASK 0x00000800
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT1_XMIT_FIFO_INTR_SHIFT 11

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_UIRT1_XMIT_UNDERRUN_INTR [10:10] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT1_XMIT_UNDERRUN_INTR_MASK 0x00000400
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT1_XMIT_UNDERRUN_INTR_SHIFT 10

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_UIRT1_XMIT_EOT_INTR [09:09] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT1_XMIT_EOT_INTR_MASK 0x00000200
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT1_XMIT_EOT_INTR_SHIFT 9

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_UIRT1_RCVR_FIFO_INTR [08:08] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT1_RCVR_FIFO_INTR_MASK 0x00000100
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT1_RCVR_FIFO_INTR_SHIFT 8

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_UIRT1_RCVR_OVERRUN_INTR [07:07] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT1_RCVR_OVERRUN_INTR_MASK 0x00000080
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT1_RCVR_OVERRUN_INTR_SHIFT 7

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_UIRT1_RCVR_TIMEOUT_INTR [06:06] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT1_RCVR_TIMEOUT_INTR_MASK 0x00000040
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT1_RCVR_TIMEOUT_INTR_SHIFT 6

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_UIRT2_XMIT_FIFO_INTR [05:05] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT2_XMIT_FIFO_INTR_MASK 0x00000020
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT2_XMIT_FIFO_INTR_SHIFT 5

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_UIRT2_XMIT_UNDERRUN_INTR [04:04] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT2_XMIT_UNDERRUN_INTR_MASK 0x00000010
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT2_XMIT_UNDERRUN_INTR_SHIFT 4

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_UIRT2_XMIT_EOT_INTR [03:03] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT2_XMIT_EOT_INTR_MASK 0x00000008
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT2_XMIT_EOT_INTR_SHIFT 3

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_UIRT2_RCVR_FIFO_INTR [02:02] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT2_RCVR_FIFO_INTR_MASK 0x00000004
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT2_RCVR_FIFO_INTR_SHIFT 2

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_UIRT2_RCVR_OVERRUN_INTR [01:01] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT2_RCVR_OVERRUN_INTR_MASK 0x00000002
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT2_RCVR_OVERRUN_INTR_SHIFT 1

/* PCU :: TEST_PCU_INT_STATUS0 :: TEST_UIRT2_RCVR_TIMEOUT_INTR [00:00] */
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT2_RCVR_TIMEOUT_INTR_MASK 0x00000001
#define BCHP_PCU_TEST_PCU_INT_STATUS0_TEST_UIRT2_RCVR_TIMEOUT_INTR_SHIFT 0

/***************************************************************************
 *TEST_PCU_INT_STATUS1 - TEST_PCU_INT_STATUS1
 ***************************************************************************/
/* PCU :: TEST_PCU_INT_STATUS1 :: reserved0 [31:27] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_reserved0_MASK               0xf8000000
#define BCHP_PCU_TEST_PCU_INT_STATUS1_reserved0_SHIFT              27

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_UART1_INTR_RCVR_LINE_STATUS [26:26] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART1_INTR_RCVR_LINE_STATUS_MASK 0x04000000
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART1_INTR_RCVR_LINE_STATUS_SHIFT 26

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_UART1_INTR_RXDATA_AVAIL [25:25] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART1_INTR_RXDATA_AVAIL_MASK 0x02000000
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART1_INTR_RXDATA_AVAIL_SHIFT 25

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_UART1_INTR_RX_TIMEOUT [24:24] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART1_INTR_RX_TIMEOUT_MASK 0x01000000
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART1_INTR_RX_TIMEOUT_SHIFT 24

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_UART1_INTR_THR_EMPTY [23:23] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART1_INTR_THR_EMPTY_MASK 0x00800000
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART1_INTR_THR_EMPTY_SHIFT 23

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_UART1_INTR_MODEM_STATUS [22:22] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART1_INTR_MODEM_STATUS_MASK 0x00400000
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART1_INTR_MODEM_STATUS_SHIFT 22

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_UART2_INTR_RCVR_LINE_STATUS [21:21] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART2_INTR_RCVR_LINE_STATUS_MASK 0x00200000
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART2_INTR_RCVR_LINE_STATUS_SHIFT 21

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_UART2_INTR_RXDATA_AVAIL [20:20] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART2_INTR_RXDATA_AVAIL_MASK 0x00100000
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART2_INTR_RXDATA_AVAIL_SHIFT 20

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_UART2_INTR_RX_TIMEOUT [19:19] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART2_INTR_RX_TIMEOUT_MASK 0x00080000
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART2_INTR_RX_TIMEOUT_SHIFT 19

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_UART2_INTR_THR_EMPTY [18:18] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART2_INTR_THR_EMPTY_MASK 0x00040000
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART2_INTR_THR_EMPTY_SHIFT 18

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_UART2_INTR_MODEM_STATUS [17:17] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART2_INTR_MODEM_STATUS_MASK 0x00020000
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART2_INTR_MODEM_STATUS_SHIFT 17

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_UART3_INTR_RCVR_LINE_STATUS [16:16] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART3_INTR_RCVR_LINE_STATUS_MASK 0x00010000
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART3_INTR_RCVR_LINE_STATUS_SHIFT 16

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_UART3_INTR_RXDATA_AVAIL [15:15] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART3_INTR_RXDATA_AVAIL_MASK 0x00008000
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART3_INTR_RXDATA_AVAIL_SHIFT 15

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_UART3_INTR_RX_TIMEOUT [14:14] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART3_INTR_RX_TIMEOUT_MASK 0x00004000
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART3_INTR_RX_TIMEOUT_SHIFT 14

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_UART3_INTR_THR_EMPTY [13:13] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART3_INTR_THR_EMPTY_MASK 0x00002000
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART3_INTR_THR_EMPTY_SHIFT 13

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_UART3_INTR_MODEM_STATUS [12:12] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART3_INTR_MODEM_STATUS_MASK 0x00001000
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_UART3_INTR_MODEM_STATUS_SHIFT 12

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_Timer5_Interrupt [11:11] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_Timer5_Interrupt_MASK   0x00000800
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_Timer5_Interrupt_SHIFT  11

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_Timer4_Interrupt [10:10] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_Timer4_Interrupt_MASK   0x00000400
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_Timer4_Interrupt_SHIFT  10

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_Timer3_Interrupt [09:09] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_Timer3_Interrupt_MASK   0x00000200
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_Timer3_Interrupt_SHIFT  9

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_Timer2_Interrupt [08:08] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_Timer2_Interrupt_MASK   0x00000100
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_Timer2_Interrupt_SHIFT  8

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_Timer1_Interrupt [07:07] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_Timer1_Interrupt_MASK   0x00000080
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_Timer1_Interrupt_SHIFT  7

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_Timer0_Interrupt [06:06] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_Timer0_Interrupt_MASK   0x00000040
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_Timer0_Interrupt_SHIFT  6

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_RTC5_Interrupt [05:05] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_RTC5_Interrupt_MASK     0x00000020
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_RTC5_Interrupt_SHIFT    5

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_RTC4_Interrupt [04:04] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_RTC4_Interrupt_MASK     0x00000010
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_RTC4_Interrupt_SHIFT    4

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_RTC3_Interrupt [03:03] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_RTC3_Interrupt_MASK     0x00000008
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_RTC3_Interrupt_SHIFT    3

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_RTC2_Interrupt [02:02] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_RTC2_Interrupt_MASK     0x00000004
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_RTC2_Interrupt_SHIFT    2

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_RTC1_Interrupt [01:01] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_RTC1_Interrupt_MASK     0x00000002
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_RTC1_Interrupt_SHIFT    1

/* PCU :: TEST_PCU_INT_STATUS1 :: TEST_RTC0_Interrupt [00:00] */
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_RTC0_Interrupt_MASK     0x00000001
#define BCHP_PCU_TEST_PCU_INT_STATUS1_TEST_RTC0_Interrupt_SHIFT    0

/***************************************************************************
 *DEBUG - DEBUG
 ***************************************************************************/
/* PCU :: DEBUG :: reserved0 [31:27] */
#define BCHP_PCU_DEBUG_reserved0_MASK                              0xf8000000
#define BCHP_PCU_DEBUG_reserved0_SHIFT                             27

/* PCU :: DEBUG :: XBUF_ARB_RTS [26:26] */
#define BCHP_PCU_DEBUG_XBUF_ARB_RTS_MASK                           0x04000000
#define BCHP_PCU_DEBUG_XBUF_ARB_RTS_SHIFT                          26

/* PCU :: DEBUG :: HBUF_ARB_RTS [25:25] */
#define BCHP_PCU_DEBUG_HBUF_ARB_RTS_MASK                           0x02000000
#define BCHP_PCU_DEBUG_HBUF_ARB_RTS_SHIFT                          25

/* PCU :: DEBUG :: DBUF_ARB_RTS [24:24] */
#define BCHP_PCU_DEBUG_DBUF_ARB_RTS_MASK                           0x01000000
#define BCHP_PCU_DEBUG_DBUF_ARB_RTS_SHIFT                          24

/* PCU :: DEBUG :: CURR_STATE [23:18] */
#define BCHP_PCU_DEBUG_CURR_STATE_MASK                             0x00fc0000
#define BCHP_PCU_DEBUG_CURR_STATE_SHIFT                            18

/* PCU :: DEBUG :: SEL_XXR [17:17] */
#define BCHP_PCU_DEBUG_SEL_XXR_MASK                                0x00020000
#define BCHP_PCU_DEBUG_SEL_XXR_SHIFT                               17

/* PCU :: DEBUG :: SEL_HBIU [16:16] */
#define BCHP_PCU_DEBUG_SEL_HBIU_MASK                               0x00010000
#define BCHP_PCU_DEBUG_SEL_HBIU_SHIFT                              16

/* PCU :: DEBUG :: SEL_DMA [15:15] */
#define BCHP_PCU_DEBUG_SEL_DMA_MASK                                0x00008000
#define BCHP_PCU_DEBUG_SEL_DMA_SHIFT                               15

/* PCU :: DEBUG :: APER_MASK [14:03] */
#define BCHP_PCU_DEBUG_APER_MASK_MASK                              0x00007ff8
#define BCHP_PCU_DEBUG_APER_MASK_SHIFT                             3

/* PCU :: DEBUG :: APER_MISS [02:02] */
#define BCHP_PCU_DEBUG_APER_MISS_MASK                              0x00000004
#define BCHP_PCU_DEBUG_APER_MISS_SHIFT                             2

/* PCU :: DEBUG :: INVLD_WR [01:01] */
#define BCHP_PCU_DEBUG_INVLD_WR_MASK                               0x00000002
#define BCHP_PCU_DEBUG_INVLD_WR_SHIFT                              1

/* PCU :: DEBUG :: INVLD_RD [00:00] */
#define BCHP_PCU_DEBUG_INVLD_RD_MASK                               0x00000001
#define BCHP_PCU_DEBUG_INVLD_RD_SHIFT                              0

/***************************************************************************
 *PAR_DMA_CNTL - PAR_DMA_CNTL
 ***************************************************************************/
/* PCU :: PAR_DMA_CNTL :: reserved0 [31:20] */
#define BCHP_PCU_PAR_DMA_CNTL_reserved0_MASK                       0xfff00000
#define BCHP_PCU_PAR_DMA_CNTL_reserved0_SHIFT                      20

/* PCU :: PAR_DMA_CNTL :: PAR_OND_DELAY_SEL [19:16] */
#define BCHP_PCU_PAR_DMA_CNTL_PAR_OND_DELAY_SEL_MASK               0x000f0000
#define BCHP_PCU_PAR_DMA_CNTL_PAR_OND_DELAY_SEL_SHIFT              16

/* PCU :: PAR_DMA_CNTL :: PAR_DMA_TIME_OUT_CNT [15:08] */
#define BCHP_PCU_PAR_DMA_CNTL_PAR_DMA_TIME_OUT_CNT_MASK            0x0000ff00
#define BCHP_PCU_PAR_DMA_CNTL_PAR_DMA_TIME_OUT_CNT_SHIFT           8

/* PCU :: PAR_DMA_CNTL :: PAR_DEBUG_SEL [07:04] */
#define BCHP_PCU_PAR_DMA_CNTL_PAR_DEBUG_SEL_MASK                   0x000000f0
#define BCHP_PCU_PAR_DMA_CNTL_PAR_DEBUG_SEL_SHIFT                  4

/* PCU :: PAR_DMA_CNTL :: PAR_DMA_MEM_WR_FLUSH_REQ [03:03] */
#define BCHP_PCU_PAR_DMA_CNTL_PAR_DMA_MEM_WR_FLUSH_REQ_MASK        0x00000008
#define BCHP_PCU_PAR_DMA_CNTL_PAR_DMA_MEM_WR_FLUSH_REQ_SHIFT       3

/* PCU :: PAR_DMA_CNTL :: PAR_DMA_RD_CACHE_EN [02:02] */
#define BCHP_PCU_PAR_DMA_CNTL_PAR_DMA_RD_CACHE_EN_MASK             0x00000004
#define BCHP_PCU_PAR_DMA_CNTL_PAR_DMA_RD_CACHE_EN_SHIFT            2

/* PCU :: PAR_DMA_CNTL :: PAR_DMA_OP_PAR [01:01] */
#define BCHP_PCU_PAR_DMA_CNTL_PAR_DMA_OP_PAR_MASK                  0x00000002
#define BCHP_PCU_PAR_DMA_CNTL_PAR_DMA_OP_PAR_SHIFT                 1

/* PCU :: PAR_DMA_CNTL :: PAR_DMA_OP_SEL [00:00] */
#define BCHP_PCU_PAR_DMA_CNTL_PAR_DMA_OP_SEL_MASK                  0x00000001
#define BCHP_PCU_PAR_DMA_CNTL_PAR_DMA_OP_SEL_SHIFT                 0

/***************************************************************************
 *PAR_INT_CNTL - PAR_INT_CNTL
 ***************************************************************************/
/* PCU :: PAR_INT_CNTL :: reserved0 [31:31] */
#define BCHP_PCU_PAR_INT_CNTL_reserved0_MASK                       0x80000000
#define BCHP_PCU_PAR_INT_CNTL_reserved0_SHIFT                      31

/* PCU :: PAR_INT_CNTL :: MAIN_COMM_INT_TYPE [30:28] */
#define BCHP_PCU_PAR_INT_CNTL_MAIN_COMM_INT_TYPE_MASK              0x70000000
#define BCHP_PCU_PAR_INT_CNTL_MAIN_COMM_INT_TYPE_SHIFT             28

/* PCU :: PAR_INT_CNTL :: reserved1 [27:02] */
#define BCHP_PCU_PAR_INT_CNTL_reserved1_MASK                       0x0ffffffc
#define BCHP_PCU_PAR_INT_CNTL_reserved1_SHIFT                      2

/* PCU :: PAR_INT_CNTL :: TVM2MAIN_COMM_INT_PCI_EN [01:01] */
#define BCHP_PCU_PAR_INT_CNTL_TVM2MAIN_COMM_INT_PCI_EN_MASK        0x00000002
#define BCHP_PCU_PAR_INT_CNTL_TVM2MAIN_COMM_INT_PCI_EN_SHIFT       1

/* PCU :: PAR_INT_CNTL :: TVM2MAIN_COMM_INT_CPU_EN [00:00] */
#define BCHP_PCU_PAR_INT_CNTL_TVM2MAIN_COMM_INT_CPU_EN_MASK        0x00000001
#define BCHP_PCU_PAR_INT_CNTL_TVM2MAIN_COMM_INT_CPU_EN_SHIFT       0

/***************************************************************************
 *PAR_INT_STAT - PAR_INT_STAT
 ***************************************************************************/
/* PCU :: PAR_INT_STAT :: reserved0 [31:02] */
#define BCHP_PCU_PAR_INT_STAT_reserved0_MASK                       0xfffffffc
#define BCHP_PCU_PAR_INT_STAT_reserved0_SHIFT                      2

/* PCU :: PAR_INT_STAT :: MAIN2TVM_COMM_INT_STAT [01:01] */
#define BCHP_PCU_PAR_INT_STAT_MAIN2TVM_COMM_INT_STAT_MASK          0x00000002
#define BCHP_PCU_PAR_INT_STAT_MAIN2TVM_COMM_INT_STAT_SHIFT         1

/* PCU :: PAR_INT_STAT :: TVM2MAIN_COMM_INT_STAT [00:00] */
#define BCHP_PCU_PAR_INT_STAT_TVM2MAIN_COMM_INT_STAT_MASK          0x00000001
#define BCHP_PCU_PAR_INT_STAT_TVM2MAIN_COMM_INT_STAT_SHIFT         0

/***************************************************************************
 *UART2_RBR - UART2_RBR
 ***************************************************************************/
/* PCU :: UART2_RBR :: RBR [07:00] */
#define BCHP_PCU_UART2_RBR_RBR_MASK                                0xff
#define BCHP_PCU_UART2_RBR_RBR_SHIFT                               0

/***************************************************************************
 *UART2_THR - UART2_THR
 ***************************************************************************/
/* PCU :: UART2_THR :: THR [07:00] */
#define BCHP_PCU_UART2_THR_THR_MASK                                0xff
#define BCHP_PCU_UART2_THR_THR_SHIFT                               0

/***************************************************************************
 *UART2_IER - UART2_IER
 ***************************************************************************/
/* PCU :: UART2_IER :: reserved0 [31:04] */
#define BCHP_PCU_UART2_IER_reserved0_MASK                          0xfffffff0
#define BCHP_PCU_UART2_IER_reserved0_SHIFT                         4

/* PCU :: UART2_IER :: EDSSI [03:03] */
#define BCHP_PCU_UART2_IER_EDSSI_MASK                              0x00000008
#define BCHP_PCU_UART2_IER_EDSSI_SHIFT                             3

/* PCU :: UART2_IER :: ELSI [02:02] */
#define BCHP_PCU_UART2_IER_ELSI_MASK                               0x00000004
#define BCHP_PCU_UART2_IER_ELSI_SHIFT                              2

/* PCU :: UART2_IER :: ETBEI [01:01] */
#define BCHP_PCU_UART2_IER_ETBEI_MASK                              0x00000002
#define BCHP_PCU_UART2_IER_ETBEI_SHIFT                             1

/* PCU :: UART2_IER :: ERBFI [00:00] */
#define BCHP_PCU_UART2_IER_ERBFI_MASK                              0x00000001
#define BCHP_PCU_UART2_IER_ERBFI_SHIFT                             0

/***************************************************************************
 *UART2_IIR - UART2_IIR
 ***************************************************************************/
/* PCU :: UART2_IIR :: reserved0 [31:08] */
#define BCHP_PCU_UART2_IIR_reserved0_MASK                          0xffffff00
#define BCHP_PCU_UART2_IIR_reserved0_SHIFT                         8

/* PCU :: UART2_IIR :: FIFOS_ENABLED [07:06] */
#define BCHP_PCU_UART2_IIR_FIFOS_ENABLED_MASK                      0x000000c0
#define BCHP_PCU_UART2_IIR_FIFOS_ENABLED_SHIFT                     6

/* PCU :: UART2_IIR :: reserved1 [05:04] */
#define BCHP_PCU_UART2_IIR_reserved1_MASK                          0x00000030
#define BCHP_PCU_UART2_IIR_reserved1_SHIFT                         4

/* PCU :: UART2_IIR :: INTR_ID [03:01] */
#define BCHP_PCU_UART2_IIR_INTR_ID_MASK                            0x0000000e
#define BCHP_PCU_UART2_IIR_INTR_ID_SHIFT                           1

/* PCU :: UART2_IIR :: INTR_PENDING_NOT [00:00] */
#define BCHP_PCU_UART2_IIR_INTR_PENDING_NOT_MASK                   0x00000001
#define BCHP_PCU_UART2_IIR_INTR_PENDING_NOT_SHIFT                  0

/***************************************************************************
 *UART2_FCR - UART2_FCR
 ***************************************************************************/
/* PCU :: UART2_FCR :: reserved0 [31:08] */
#define BCHP_PCU_UART2_FCR_reserved0_MASK                          0xffffff00
#define BCHP_PCU_UART2_FCR_reserved0_SHIFT                         8

/* PCU :: UART2_FCR :: RCVR_TRIGGER [07:04] */
#define BCHP_PCU_UART2_FCR_RCVR_TRIGGER_MASK                       0x000000f0
#define BCHP_PCU_UART2_FCR_RCVR_TRIGGER_SHIFT                      4

/* PCU :: UART2_FCR :: reserved1 [03:03] */
#define BCHP_PCU_UART2_FCR_reserved1_MASK                          0x00000008
#define BCHP_PCU_UART2_FCR_reserved1_SHIFT                         3

/* PCU :: UART2_FCR :: XMIT_FIFO_RESET [02:02] */
#define BCHP_PCU_UART2_FCR_XMIT_FIFO_RESET_MASK                    0x00000004
#define BCHP_PCU_UART2_FCR_XMIT_FIFO_RESET_SHIFT                   2

/* PCU :: UART2_FCR :: RCVR_FIFO_RESET [01:01] */
#define BCHP_PCU_UART2_FCR_RCVR_FIFO_RESET_MASK                    0x00000002
#define BCHP_PCU_UART2_FCR_RCVR_FIFO_RESET_SHIFT                   1

/* PCU :: UART2_FCR :: FIFO_ENABLE [00:00] */
#define BCHP_PCU_UART2_FCR_FIFO_ENABLE_MASK                        0x00000001
#define BCHP_PCU_UART2_FCR_FIFO_ENABLE_SHIFT                       0

/***************************************************************************
 *UART2_LCR - UART2_LCR
 ***************************************************************************/
/* PCU :: UART2_LCR :: reserved0 [31:08] */
#define BCHP_PCU_UART2_LCR_reserved0_MASK                          0xffffff00
#define BCHP_PCU_UART2_LCR_reserved0_SHIFT                         8

/* PCU :: UART2_LCR :: DLAB [07:07] */
#define BCHP_PCU_UART2_LCR_DLAB_MASK                               0x00000080
#define BCHP_PCU_UART2_LCR_DLAB_SHIFT                              7

/* PCU :: UART2_LCR :: SET_BREAK [06:06] */
#define BCHP_PCU_UART2_LCR_SET_BREAK_MASK                          0x00000040
#define BCHP_PCU_UART2_LCR_SET_BREAK_SHIFT                         6

/* PCU :: UART2_LCR :: PARITY_CNTL [05:03] */
#define BCHP_PCU_UART2_LCR_PARITY_CNTL_MASK                        0x00000038
#define BCHP_PCU_UART2_LCR_PARITY_CNTL_SHIFT                       3

/* PCU :: UART2_LCR :: STB [02:02] */
#define BCHP_PCU_UART2_LCR_STB_MASK                                0x00000004
#define BCHP_PCU_UART2_LCR_STB_SHIFT                               2

/* PCU :: UART2_LCR :: WLS [01:00] */
#define BCHP_PCU_UART2_LCR_WLS_MASK                                0x00000003
#define BCHP_PCU_UART2_LCR_WLS_SHIFT                               0

/***************************************************************************
 *UART2_MCR - UART2_MCR
 ***************************************************************************/
/* PCU :: UART2_MCR :: reserved0 [31:05] */
#define BCHP_PCU_UART2_MCR_reserved0_MASK                          0xffffffe0
#define BCHP_PCU_UART2_MCR_reserved0_SHIFT                         5

/* PCU :: UART2_MCR :: LOOP [04:04] */
#define BCHP_PCU_UART2_MCR_LOOP_MASK                               0x00000010
#define BCHP_PCU_UART2_MCR_LOOP_SHIFT                              4

/* PCU :: UART2_MCR :: GPO2 [03:03] */
#define BCHP_PCU_UART2_MCR_GPO2_MASK                               0x00000008
#define BCHP_PCU_UART2_MCR_GPO2_SHIFT                              3

/* PCU :: UART2_MCR :: GPO1 [02:02] */
#define BCHP_PCU_UART2_MCR_GPO1_MASK                               0x00000004
#define BCHP_PCU_UART2_MCR_GPO1_SHIFT                              2

/* PCU :: UART2_MCR :: RTS [01:01] */
#define BCHP_PCU_UART2_MCR_RTS_MASK                                0x00000002
#define BCHP_PCU_UART2_MCR_RTS_SHIFT                               1

/* PCU :: UART2_MCR :: DTR [00:00] */
#define BCHP_PCU_UART2_MCR_DTR_MASK                                0x00000001
#define BCHP_PCU_UART2_MCR_DTR_SHIFT                               0

/***************************************************************************
 *UART2_LSR - UART2_LSR
 ***************************************************************************/
/* PCU :: UART2_LSR :: reserved0 [31:08] */
#define BCHP_PCU_UART2_LSR_reserved0_MASK                          0xffffff00
#define BCHP_PCU_UART2_LSR_reserved0_SHIFT                         8

/* PCU :: UART2_LSR :: RCVR_FIFO_ERROR [07:07] */
#define BCHP_PCU_UART2_LSR_RCVR_FIFO_ERROR_MASK                    0x00000080
#define BCHP_PCU_UART2_LSR_RCVR_FIFO_ERROR_SHIFT                   7

/* PCU :: UART2_LSR :: TEMT [06:06] */
#define BCHP_PCU_UART2_LSR_TEMT_MASK                               0x00000040
#define BCHP_PCU_UART2_LSR_TEMT_SHIFT                              6

/* PCU :: UART2_LSR :: THRE [05:05] */
#define BCHP_PCU_UART2_LSR_THRE_MASK                               0x00000020
#define BCHP_PCU_UART2_LSR_THRE_SHIFT                              5

/* PCU :: UART2_LSR :: BI [04:04] */
#define BCHP_PCU_UART2_LSR_BI_MASK                                 0x00000010
#define BCHP_PCU_UART2_LSR_BI_SHIFT                                4

/* PCU :: UART2_LSR :: FE [03:03] */
#define BCHP_PCU_UART2_LSR_FE_MASK                                 0x00000008
#define BCHP_PCU_UART2_LSR_FE_SHIFT                                3

/* PCU :: UART2_LSR :: PE [02:02] */
#define BCHP_PCU_UART2_LSR_PE_MASK                                 0x00000004
#define BCHP_PCU_UART2_LSR_PE_SHIFT                                2

/* PCU :: UART2_LSR :: OE [01:01] */
#define BCHP_PCU_UART2_LSR_OE_MASK                                 0x00000002
#define BCHP_PCU_UART2_LSR_OE_SHIFT                                1

/* PCU :: UART2_LSR :: DR [00:00] */
#define BCHP_PCU_UART2_LSR_DR_MASK                                 0x00000001
#define BCHP_PCU_UART2_LSR_DR_SHIFT                                0

/***************************************************************************
 *UART2_MSR - UART2_MSR
 ***************************************************************************/
/* PCU :: UART2_MSR :: reserved0 [31:08] */
#define BCHP_PCU_UART2_MSR_reserved0_MASK                          0xffffff00
#define BCHP_PCU_UART2_MSR_reserved0_SHIFT                         8

/* PCU :: UART2_MSR :: DCD [07:07] */
#define BCHP_PCU_UART2_MSR_DCD_MASK                                0x00000080
#define BCHP_PCU_UART2_MSR_DCD_SHIFT                               7

/* PCU :: UART2_MSR :: RI [06:06] */
#define BCHP_PCU_UART2_MSR_RI_MASK                                 0x00000040
#define BCHP_PCU_UART2_MSR_RI_SHIFT                                6

/* PCU :: UART2_MSR :: DSR [05:05] */
#define BCHP_PCU_UART2_MSR_DSR_MASK                                0x00000020
#define BCHP_PCU_UART2_MSR_DSR_SHIFT                               5

/* PCU :: UART2_MSR :: CTS [04:04] */
#define BCHP_PCU_UART2_MSR_CTS_MASK                                0x00000010
#define BCHP_PCU_UART2_MSR_CTS_SHIFT                               4

/* PCU :: UART2_MSR :: DDCD [03:03] */
#define BCHP_PCU_UART2_MSR_DDCD_MASK                               0x00000008
#define BCHP_PCU_UART2_MSR_DDCD_SHIFT                              3

/* PCU :: UART2_MSR :: TERI [02:02] */
#define BCHP_PCU_UART2_MSR_TERI_MASK                               0x00000004
#define BCHP_PCU_UART2_MSR_TERI_SHIFT                              2

/* PCU :: UART2_MSR :: DDSR [01:01] */
#define BCHP_PCU_UART2_MSR_DDSR_MASK                               0x00000002
#define BCHP_PCU_UART2_MSR_DDSR_SHIFT                              1

/* PCU :: UART2_MSR :: DCTS [00:00] */
#define BCHP_PCU_UART2_MSR_DCTS_MASK                               0x00000001
#define BCHP_PCU_UART2_MSR_DCTS_SHIFT                              0

/***************************************************************************
 *UART2_SCR - UART2_SCR
 ***************************************************************************/
/* PCU :: UART2_SCR :: reserved0 [31:08] */
#define BCHP_PCU_UART2_SCR_reserved0_MASK                          0xffffff00
#define BCHP_PCU_UART2_SCR_reserved0_SHIFT                         8

/* PCU :: UART2_SCR :: SCR [07:00] */
#define BCHP_PCU_UART2_SCR_SCR_MASK                                0x000000ff
#define BCHP_PCU_UART2_SCR_SCR_SHIFT                               0

/***************************************************************************
 *UART3_RBR - UART3_RBR
 ***************************************************************************/
/* PCU :: UART3_RBR :: RBR [07:00] */
#define BCHP_PCU_UART3_RBR_RBR_MASK                                0xff
#define BCHP_PCU_UART3_RBR_RBR_SHIFT                               0

/***************************************************************************
 *UART3_THR - UART3_THR
 ***************************************************************************/
/* PCU :: UART3_THR :: THR [07:00] */
#define BCHP_PCU_UART3_THR_THR_MASK                                0xff
#define BCHP_PCU_UART3_THR_THR_SHIFT                               0

/***************************************************************************
 *UART3_IER - UART3_IER
 ***************************************************************************/
/* PCU :: UART3_IER :: reserved0 [07:04] */
#define BCHP_PCU_UART3_IER_reserved0_MASK                          0xf0
#define BCHP_PCU_UART3_IER_reserved0_SHIFT                         4

/* PCU :: UART3_IER :: EDSSI [03:03] */
#define BCHP_PCU_UART3_IER_EDSSI_MASK                              0x08
#define BCHP_PCU_UART3_IER_EDSSI_SHIFT                             3

/* PCU :: UART3_IER :: ELSI [02:02] */
#define BCHP_PCU_UART3_IER_ELSI_MASK                               0x04
#define BCHP_PCU_UART3_IER_ELSI_SHIFT                              2

/* PCU :: UART3_IER :: ETBEI [01:01] */
#define BCHP_PCU_UART3_IER_ETBEI_MASK                              0x02
#define BCHP_PCU_UART3_IER_ETBEI_SHIFT                             1

/* PCU :: UART3_IER :: ERBFI [00:00] */
#define BCHP_PCU_UART3_IER_ERBFI_MASK                              0x01
#define BCHP_PCU_UART3_IER_ERBFI_SHIFT                             0

/***************************************************************************
 *UART3_IIR - UART3_IIR
 ***************************************************************************/
/* PCU :: UART3_IIR :: FIFOS_ENABLED [07:06] */
#define BCHP_PCU_UART3_IIR_FIFOS_ENABLED_MASK                      0xc0
#define BCHP_PCU_UART3_IIR_FIFOS_ENABLED_SHIFT                     6

/* PCU :: UART3_IIR :: reserved0 [05:04] */
#define BCHP_PCU_UART3_IIR_reserved0_MASK                          0x30
#define BCHP_PCU_UART3_IIR_reserved0_SHIFT                         4

/* PCU :: UART3_IIR :: INTR_ID [03:01] */
#define BCHP_PCU_UART3_IIR_INTR_ID_MASK                            0x0e
#define BCHP_PCU_UART3_IIR_INTR_ID_SHIFT                           1

/* PCU :: UART3_IIR :: INTR_PENDING_NOT [00:00] */
#define BCHP_PCU_UART3_IIR_INTR_PENDING_NOT_MASK                   0x01
#define BCHP_PCU_UART3_IIR_INTR_PENDING_NOT_SHIFT                  0

/***************************************************************************
 *UART3_FCR - UART3_FCR
 ***************************************************************************/
/* PCU :: UART3_FCR :: RCVR_TRIGGER [07:06] */
#define BCHP_PCU_UART3_FCR_RCVR_TRIGGER_MASK                       0xc0
#define BCHP_PCU_UART3_FCR_RCVR_TRIGGER_SHIFT                      6

/* PCU :: UART3_FCR :: reserved0 [05:03] */
#define BCHP_PCU_UART3_FCR_reserved0_MASK                          0x38
#define BCHP_PCU_UART3_FCR_reserved0_SHIFT                         3

/* PCU :: UART3_FCR :: XMIT_FIFO_RESET [02:02] */
#define BCHP_PCU_UART3_FCR_XMIT_FIFO_RESET_MASK                    0x04
#define BCHP_PCU_UART3_FCR_XMIT_FIFO_RESET_SHIFT                   2

/* PCU :: UART3_FCR :: RCVR_FIFO_RESET [01:01] */
#define BCHP_PCU_UART3_FCR_RCVR_FIFO_RESET_MASK                    0x02
#define BCHP_PCU_UART3_FCR_RCVR_FIFO_RESET_SHIFT                   1

/* PCU :: UART3_FCR :: FIFO_ENABLE [00:00] */
#define BCHP_PCU_UART3_FCR_FIFO_ENABLE_MASK                        0x01
#define BCHP_PCU_UART3_FCR_FIFO_ENABLE_SHIFT                       0

/***************************************************************************
 *UART3_LCR - UART3_LCR
 ***************************************************************************/
/* PCU :: UART3_LCR :: DLAB [07:07] */
#define BCHP_PCU_UART3_LCR_DLAB_MASK                               0x80
#define BCHP_PCU_UART3_LCR_DLAB_SHIFT                              7

/* PCU :: UART3_LCR :: SET_BREAK [06:06] */
#define BCHP_PCU_UART3_LCR_SET_BREAK_MASK                          0x40
#define BCHP_PCU_UART3_LCR_SET_BREAK_SHIFT                         6

/* PCU :: UART3_LCR :: PARITY_CNTL [05:03] */
#define BCHP_PCU_UART3_LCR_PARITY_CNTL_MASK                        0x38
#define BCHP_PCU_UART3_LCR_PARITY_CNTL_SHIFT                       3

/* PCU :: UART3_LCR :: STB [02:02] */
#define BCHP_PCU_UART3_LCR_STB_MASK                                0x04
#define BCHP_PCU_UART3_LCR_STB_SHIFT                               2

/* PCU :: UART3_LCR :: WLS [01:00] */
#define BCHP_PCU_UART3_LCR_WLS_MASK                                0x03
#define BCHP_PCU_UART3_LCR_WLS_SHIFT                               0

/***************************************************************************
 *UART3_MCR - UART3_MCR
 ***************************************************************************/
/* PCU :: UART3_MCR :: reserved0 [07:05] */
#define BCHP_PCU_UART3_MCR_reserved0_MASK                          0xe0
#define BCHP_PCU_UART3_MCR_reserved0_SHIFT                         5

/* PCU :: UART3_MCR :: LOOP [04:04] */
#define BCHP_PCU_UART3_MCR_LOOP_MASK                               0x10
#define BCHP_PCU_UART3_MCR_LOOP_SHIFT                              4

/* PCU :: UART3_MCR :: GPO2 [03:03] */
#define BCHP_PCU_UART3_MCR_GPO2_MASK                               0x08
#define BCHP_PCU_UART3_MCR_GPO2_SHIFT                              3

/* PCU :: UART3_MCR :: GPO1 [02:02] */
#define BCHP_PCU_UART3_MCR_GPO1_MASK                               0x04
#define BCHP_PCU_UART3_MCR_GPO1_SHIFT                              2

/* PCU :: UART3_MCR :: RTS [01:01] */
#define BCHP_PCU_UART3_MCR_RTS_MASK                                0x02
#define BCHP_PCU_UART3_MCR_RTS_SHIFT                               1

/* PCU :: UART3_MCR :: DTR [00:00] */
#define BCHP_PCU_UART3_MCR_DTR_MASK                                0x01
#define BCHP_PCU_UART3_MCR_DTR_SHIFT                               0

/***************************************************************************
 *UART3_LSR - UART3_LSR
 ***************************************************************************/
/* PCU :: UART3_LSR :: RCVR_FIFO_ERROR [07:07] */
#define BCHP_PCU_UART3_LSR_RCVR_FIFO_ERROR_MASK                    0x80
#define BCHP_PCU_UART3_LSR_RCVR_FIFO_ERROR_SHIFT                   7

/* PCU :: UART3_LSR :: TEMT [06:06] */
#define BCHP_PCU_UART3_LSR_TEMT_MASK                               0x40
#define BCHP_PCU_UART3_LSR_TEMT_SHIFT                              6

/* PCU :: UART3_LSR :: THRE [05:05] */
#define BCHP_PCU_UART3_LSR_THRE_MASK                               0x20
#define BCHP_PCU_UART3_LSR_THRE_SHIFT                              5

/* PCU :: UART3_LSR :: BI [04:04] */
#define BCHP_PCU_UART3_LSR_BI_MASK                                 0x10
#define BCHP_PCU_UART3_LSR_BI_SHIFT                                4

/* PCU :: UART3_LSR :: FE [03:03] */
#define BCHP_PCU_UART3_LSR_FE_MASK                                 0x08
#define BCHP_PCU_UART3_LSR_FE_SHIFT                                3

/* PCU :: UART3_LSR :: PE [02:02] */
#define BCHP_PCU_UART3_LSR_PE_MASK                                 0x04
#define BCHP_PCU_UART3_LSR_PE_SHIFT                                2

/* PCU :: UART3_LSR :: OE [01:01] */
#define BCHP_PCU_UART3_LSR_OE_MASK                                 0x02
#define BCHP_PCU_UART3_LSR_OE_SHIFT                                1

/* PCU :: UART3_LSR :: DR [00:00] */
#define BCHP_PCU_UART3_LSR_DR_MASK                                 0x01
#define BCHP_PCU_UART3_LSR_DR_SHIFT                                0

/***************************************************************************
 *UART3_MSR - UART3_MSR
 ***************************************************************************/
/* PCU :: UART3_MSR :: DCD [07:07] */
#define BCHP_PCU_UART3_MSR_DCD_MASK                                0x80
#define BCHP_PCU_UART3_MSR_DCD_SHIFT                               7

/* PCU :: UART3_MSR :: RI [06:06] */
#define BCHP_PCU_UART3_MSR_RI_MASK                                 0x40
#define BCHP_PCU_UART3_MSR_RI_SHIFT                                6

/* PCU :: UART3_MSR :: DSR [05:05] */
#define BCHP_PCU_UART3_MSR_DSR_MASK                                0x20
#define BCHP_PCU_UART3_MSR_DSR_SHIFT                               5

/* PCU :: UART3_MSR :: CTS [04:04] */
#define BCHP_PCU_UART3_MSR_CTS_MASK                                0x10
#define BCHP_PCU_UART3_MSR_CTS_SHIFT                               4

/* PCU :: UART3_MSR :: DDCD [03:03] */
#define BCHP_PCU_UART3_MSR_DDCD_MASK                               0x08
#define BCHP_PCU_UART3_MSR_DDCD_SHIFT                              3

/* PCU :: UART3_MSR :: TERI [02:02] */
#define BCHP_PCU_UART3_MSR_TERI_MASK                               0x04
#define BCHP_PCU_UART3_MSR_TERI_SHIFT                              2

/* PCU :: UART3_MSR :: DDSR [01:01] */
#define BCHP_PCU_UART3_MSR_DDSR_MASK                               0x02
#define BCHP_PCU_UART3_MSR_DDSR_SHIFT                              1

/* PCU :: UART3_MSR :: DCTS [00:00] */
#define BCHP_PCU_UART3_MSR_DCTS_MASK                               0x01
#define BCHP_PCU_UART3_MSR_DCTS_SHIFT                              0

/***************************************************************************
 *UART3_SCR - UART3_SCR
 ***************************************************************************/
/* PCU :: UART3_SCR :: SCR [07:00] */
#define BCHP_PCU_UART3_SCR_SCR_MASK                                0xff
#define BCHP_PCU_UART3_SCR_SCR_SHIFT                               0

/***************************************************************************
 *UIRT1_RXTX_FIFO - UIRT1_RXTX_FIFO
 ***************************************************************************/
/* PCU :: UIRT1_RXTX_FIFO :: RLE_VS_SAMPLE [31:31] */
#define BCHP_PCU_UIRT1_RXTX_FIFO_RLE_VS_SAMPLE_MASK                0x80000000
#define BCHP_PCU_UIRT1_RXTX_FIFO_RLE_VS_SAMPLE_SHIFT               31

/* PCU :: UIRT1_RXTX_FIFO :: ENABLE_XMISSION [30:30] */
#define BCHP_PCU_UIRT1_RXTX_FIFO_ENABLE_XMISSION_MASK              0x40000000
#define BCHP_PCU_UIRT1_RXTX_FIFO_ENABLE_XMISSION_SHIFT             30

/* PCU :: UIRT1_RXTX_FIFO :: ENABLE_EOT_INTR [29:29] */
#define BCHP_PCU_UIRT1_RXTX_FIFO_ENABLE_EOT_INTR_MASK              0x20000000
#define BCHP_PCU_UIRT1_RXTX_FIFO_ENABLE_EOT_INTR_SHIFT             29

/* PCU :: UIRT1_RXTX_FIFO :: reserved0 [28:16] */
#define BCHP_PCU_UIRT1_RXTX_FIFO_reserved0_MASK                    0x1fff0000
#define BCHP_PCU_UIRT1_RXTX_FIFO_reserved0_SHIFT                   16

/* PCU :: UIRT1_RXTX_FIFO :: DATA [15:00] */
#define BCHP_PCU_UIRT1_RXTX_FIFO_DATA_MASK                         0x0000ffff
#define BCHP_PCU_UIRT1_RXTX_FIFO_DATA_SHIFT                        0

/***************************************************************************
 *UIRT1_SAMPLE_CLKDIV - UIRT1_SAMPLE_CLKDIV
 ***************************************************************************/
/* PCU :: UIRT1_SAMPLE_CLKDIV :: RCVR_SAMPLE_DIV [31:16] */
#define BCHP_PCU_UIRT1_SAMPLE_CLKDIV_RCVR_SAMPLE_DIV_MASK          0xffff0000
#define BCHP_PCU_UIRT1_SAMPLE_CLKDIV_RCVR_SAMPLE_DIV_SHIFT         16

/* PCU :: UIRT1_SAMPLE_CLKDIV :: XMIT_SAMPLE_DIV [15:00] */
#define BCHP_PCU_UIRT1_SAMPLE_CLKDIV_XMIT_SAMPLE_DIV_MASK          0x0000ffff
#define BCHP_PCU_UIRT1_SAMPLE_CLKDIV_XMIT_SAMPLE_DIV_SHIFT         0

/***************************************************************************
 *UIRT1_XMIT_MOD_CNTL - UIRT1_XMIT_MOD_CNTL
 ***************************************************************************/
/* PCU :: UIRT1_XMIT_MOD_CNTL :: reserved0 [31:29] */
#define BCHP_PCU_UIRT1_XMIT_MOD_CNTL_reserved0_MASK                0xe0000000
#define BCHP_PCU_UIRT1_XMIT_MOD_CNTL_reserved0_SHIFT               29

/* PCU :: UIRT1_XMIT_MOD_CNTL :: XMIT_MOD_EN [28:28] */
#define BCHP_PCU_UIRT1_XMIT_MOD_CNTL_XMIT_MOD_EN_MASK              0x10000000
#define BCHP_PCU_UIRT1_XMIT_MOD_CNTL_XMIT_MOD_EN_SHIFT             28

/* PCU :: UIRT1_XMIT_MOD_CNTL :: reserved1 [27:27] */
#define BCHP_PCU_UIRT1_XMIT_MOD_CNTL_reserved1_MASK                0x08000000
#define BCHP_PCU_UIRT1_XMIT_MOD_CNTL_reserved1_SHIFT               27

/* PCU :: UIRT1_XMIT_MOD_CNTL :: XMIT_CARRIER_HI [26:16] */
#define BCHP_PCU_UIRT1_XMIT_MOD_CNTL_XMIT_CARRIER_HI_MASK          0x07ff0000
#define BCHP_PCU_UIRT1_XMIT_MOD_CNTL_XMIT_CARRIER_HI_SHIFT         16

/* PCU :: UIRT1_XMIT_MOD_CNTL :: reserved2 [15:12] */
#define BCHP_PCU_UIRT1_XMIT_MOD_CNTL_reserved2_MASK                0x0000f000
#define BCHP_PCU_UIRT1_XMIT_MOD_CNTL_reserved2_SHIFT               12

/* PCU :: UIRT1_XMIT_MOD_CNTL :: XMIT_CARRIER_DIV [11:00] */
#define BCHP_PCU_UIRT1_XMIT_MOD_CNTL_XMIT_CARRIER_DIV_MASK         0x00000fff
#define BCHP_PCU_UIRT1_XMIT_MOD_CNTL_XMIT_CARRIER_DIV_SHIFT        0

/***************************************************************************
 *UIRT1_RCVR_DEMOD_CNTL - UIRT1_RCVR_DEMOD_CNTL
 ***************************************************************************/
/* PCU :: UIRT1_RCVR_DEMOD_CNTL :: reserved0 [31:29] */
#define BCHP_PCU_UIRT1_RCVR_DEMOD_CNTL_reserved0_MASK              0xe0000000
#define BCHP_PCU_UIRT1_RCVR_DEMOD_CNTL_reserved0_SHIFT             29

/* PCU :: UIRT1_RCVR_DEMOD_CNTL :: DEMOD_EN [28:28] */
#define BCHP_PCU_UIRT1_RCVR_DEMOD_CNTL_DEMOD_EN_MASK               0x10000000
#define BCHP_PCU_UIRT1_RCVR_DEMOD_CNTL_DEMOD_EN_SHIFT              28

/* PCU :: UIRT1_RCVR_DEMOD_CNTL :: reserved1 [27:27] */
#define BCHP_PCU_UIRT1_RCVR_DEMOD_CNTL_reserved1_MASK              0x08000000
#define BCHP_PCU_UIRT1_RCVR_DEMOD_CNTL_reserved1_SHIFT             27

/* PCU :: UIRT1_RCVR_DEMOD_CNTL :: DEMOD_THRESHOLD [26:16] */
#define BCHP_PCU_UIRT1_RCVR_DEMOD_CNTL_DEMOD_THRESHOLD_MASK        0x07ff0000
#define BCHP_PCU_UIRT1_RCVR_DEMOD_CNTL_DEMOD_THRESHOLD_SHIFT       16

/* PCU :: UIRT1_RCVR_DEMOD_CNTL :: reserved2 [15:15] */
#define BCHP_PCU_UIRT1_RCVR_DEMOD_CNTL_reserved2_MASK              0x00008000
#define BCHP_PCU_UIRT1_RCVR_DEMOD_CNTL_reserved2_SHIFT             15

/* PCU :: UIRT1_RCVR_DEMOD_CNTL :: DEMOD_QFACTOR [14:12] */
#define BCHP_PCU_UIRT1_RCVR_DEMOD_CNTL_DEMOD_QFACTOR_MASK          0x00007000
#define BCHP_PCU_UIRT1_RCVR_DEMOD_CNTL_DEMOD_QFACTOR_SHIFT         12

/* PCU :: UIRT1_RCVR_DEMOD_CNTL :: RCVR_DEMOD_DIV [11:00] */
#define BCHP_PCU_UIRT1_RCVR_DEMOD_CNTL_RCVR_DEMOD_DIV_MASK         0x00000fff
#define BCHP_PCU_UIRT1_RCVR_DEMOD_CNTL_RCVR_DEMOD_DIV_SHIFT        0

/***************************************************************************
 *UIRT1_RCVR_NOISE_CNTL - UIRT1_RCVR_NOISE_CNTL
 ***************************************************************************/
/* PCU :: UIRT1_RCVR_NOISE_CNTL :: NOISE_STOP_THRESHOLD [31:28] */
#define BCHP_PCU_UIRT1_RCVR_NOISE_CNTL_NOISE_STOP_THRESHOLD_MASK   0xf0000000
#define BCHP_PCU_UIRT1_RCVR_NOISE_CNTL_NOISE_STOP_THRESHOLD_SHIFT  28

/* PCU :: UIRT1_RCVR_NOISE_CNTL :: NOISE_START_THRESHOLD [27:24] */
#define BCHP_PCU_UIRT1_RCVR_NOISE_CNTL_NOISE_START_THRESHOLD_MASK  0x0f000000
#define BCHP_PCU_UIRT1_RCVR_NOISE_CNTL_NOISE_START_THRESHOLD_SHIFT 24

/* PCU :: UIRT1_RCVR_NOISE_CNTL :: reserved0 [23:23] */
#define BCHP_PCU_UIRT1_RCVR_NOISE_CNTL_reserved0_MASK              0x00800000
#define BCHP_PCU_UIRT1_RCVR_NOISE_CNTL_reserved0_SHIFT             23

/* PCU :: UIRT1_RCVR_NOISE_CNTL :: NOISE_FILTER_CNTL [22:20] */
#define BCHP_PCU_UIRT1_RCVR_NOISE_CNTL_NOISE_FILTER_CNTL_MASK      0x00700000
#define BCHP_PCU_UIRT1_RCVR_NOISE_CNTL_NOISE_FILTER_CNTL_SHIFT     20

/* PCU :: UIRT1_RCVR_NOISE_CNTL :: reserved1 [19:18] */
#define BCHP_PCU_UIRT1_RCVR_NOISE_CNTL_reserved1_MASK              0x000c0000
#define BCHP_PCU_UIRT1_RCVR_NOISE_CNTL_reserved1_SHIFT             18

/* PCU :: UIRT1_RCVR_NOISE_CNTL :: NOISE_FILTER_MODE [17:16] */
#define BCHP_PCU_UIRT1_RCVR_NOISE_CNTL_NOISE_FILTER_MODE_MASK      0x00030000
#define BCHP_PCU_UIRT1_RCVR_NOISE_CNTL_NOISE_FILTER_MODE_SHIFT     16

/* PCU :: UIRT1_RCVR_NOISE_CNTL :: reserved2 [15:12] */
#define BCHP_PCU_UIRT1_RCVR_NOISE_CNTL_reserved2_MASK              0x0000f000
#define BCHP_PCU_UIRT1_RCVR_NOISE_CNTL_reserved2_SHIFT             12

/* PCU :: UIRT1_RCVR_NOISE_CNTL :: RCVR_NOISE_DIV [11:00] */
#define BCHP_PCU_UIRT1_RCVR_NOISE_CNTL_RCVR_NOISE_DIV_MASK         0x00000fff
#define BCHP_PCU_UIRT1_RCVR_NOISE_CNTL_RCVR_NOISE_DIV_SHIFT        0

/***************************************************************************
 *UIRT1_STATUS - UIRT1_STATUS
 ***************************************************************************/
/* PCU :: UIRT1_STATUS :: RCVR_ACTIVE [31:31] */
#define BCHP_PCU_UIRT1_STATUS_RCVR_ACTIVE_MASK                     0x80000000
#define BCHP_PCU_UIRT1_STATUS_RCVR_ACTIVE_SHIFT                    31

/* PCU :: UIRT1_STATUS :: RCVR_DATA_IN [30:30] */
#define BCHP_PCU_UIRT1_STATUS_RCVR_DATA_IN_MASK                    0x40000000
#define BCHP_PCU_UIRT1_STATUS_RCVR_DATA_IN_SHIFT                   30

/* PCU :: UIRT1_STATUS :: reserved0 [29:22] */
#define BCHP_PCU_UIRT1_STATUS_reserved0_MASK                       0x3fc00000
#define BCHP_PCU_UIRT1_STATUS_reserved0_SHIFT                      22

/* PCU :: UIRT1_STATUS :: RCVR_FIFO_AVAIL [21:16] */
#define BCHP_PCU_UIRT1_STATUS_RCVR_FIFO_AVAIL_MASK                 0x003f0000
#define BCHP_PCU_UIRT1_STATUS_RCVR_FIFO_AVAIL_SHIFT                16

/* PCU :: UIRT1_STATUS :: XMIT_ACTIVE [15:15] */
#define BCHP_PCU_UIRT1_STATUS_XMIT_ACTIVE_MASK                     0x00008000
#define BCHP_PCU_UIRT1_STATUS_XMIT_ACTIVE_SHIFT                    15

/* PCU :: UIRT1_STATUS :: TXFIFO_PENDING_ERR [14:14] */
#define BCHP_PCU_UIRT1_STATUS_TXFIFO_PENDING_ERR_MASK              0x00004000
#define BCHP_PCU_UIRT1_STATUS_TXFIFO_PENDING_ERR_SHIFT             14

/* PCU :: UIRT1_STATUS :: reserved1 [13:06] */
#define BCHP_PCU_UIRT1_STATUS_reserved1_MASK                       0x00003fc0
#define BCHP_PCU_UIRT1_STATUS_reserved1_SHIFT                      6

/* PCU :: UIRT1_STATUS :: XMIT_FIFO_AVAIL [05:00] */
#define BCHP_PCU_UIRT1_STATUS_XMIT_FIFO_AVAIL_MASK                 0x0000003f
#define BCHP_PCU_UIRT1_STATUS_XMIT_FIFO_AVAIL_SHIFT                0

/***************************************************************************
 *UIRT1_CNTL - UIRT1_CNTL
 ***************************************************************************/
/* PCU :: UIRT1_CNTL :: LOOPBACK_EN [31:31] */
#define BCHP_PCU_UIRT1_CNTL_LOOPBACK_EN_MASK                       0x80000000
#define BCHP_PCU_UIRT1_CNTL_LOOPBACK_EN_SHIFT                      31

/* PCU :: UIRT1_CNTL :: EN_FULL_DUPLEX [30:30] */
#define BCHP_PCU_UIRT1_CNTL_EN_FULL_DUPLEX_MASK                    0x40000000
#define BCHP_PCU_UIRT1_CNTL_EN_FULL_DUPLEX_SHIFT                   30

/* PCU :: UIRT1_CNTL :: reserved0 [29:18] */
#define BCHP_PCU_UIRT1_CNTL_reserved0_MASK                         0x3ffc0000
#define BCHP_PCU_UIRT1_CNTL_reserved0_SHIFT                        18

/* PCU :: UIRT1_CNTL :: XMIT_SOFTRESET [17:17] */
#define BCHP_PCU_UIRT1_CNTL_XMIT_SOFTRESET_MASK                    0x00020000
#define BCHP_PCU_UIRT1_CNTL_XMIT_SOFTRESET_SHIFT                   17

/* PCU :: UIRT1_CNTL :: RCVR_SOFTRESET [16:16] */
#define BCHP_PCU_UIRT1_CNTL_RCVR_SOFTRESET_MASK                    0x00010000
#define BCHP_PCU_UIRT1_CNTL_RCVR_SOFTRESET_SHIFT                   16

/* PCU :: UIRT1_CNTL :: RCVR_FIFO_TIMEOUT [15:00] */
#define BCHP_PCU_UIRT1_CNTL_RCVR_FIFO_TIMEOUT_MASK                 0x0000ffff
#define BCHP_PCU_UIRT1_CNTL_RCVR_FIFO_TIMEOUT_SHIFT                0

/***************************************************************************
 *UIRT1_XMIT_CNTL - UIRT1_XMIT_CNTL
 ***************************************************************************/
/* PCU :: UIRT1_XMIT_CNTL :: TXD_POLARITY [31:31] */
#define BCHP_PCU_UIRT1_XMIT_CNTL_TXD_POLARITY_MASK                 0x80000000
#define BCHP_PCU_UIRT1_XMIT_CNTL_TXD_POLARITY_SHIFT                31

/* PCU :: UIRT1_XMIT_CNTL :: TXD_MASK [30:30] */
#define BCHP_PCU_UIRT1_XMIT_CNTL_TXD_MASK_MASK                     0x40000000
#define BCHP_PCU_UIRT1_XMIT_CNTL_TXD_MASK_SHIFT                    30

/* PCU :: UIRT1_XMIT_CNTL :: TXD_SELECT [29:28] */
#define BCHP_PCU_UIRT1_XMIT_CNTL_TXD_SELECT_MASK                   0x30000000
#define BCHP_PCU_UIRT1_XMIT_CNTL_TXD_SELECT_SHIFT                  28

/* PCU :: UIRT1_XMIT_CNTL :: reserved0 [27:08] */
#define BCHP_PCU_UIRT1_XMIT_CNTL_reserved0_MASK                    0x0fffff00
#define BCHP_PCU_UIRT1_XMIT_CNTL_reserved0_SHIFT                   8

/* PCU :: UIRT1_XMIT_CNTL :: XMIT_FIFO_THRESHOLD [07:04] */
#define BCHP_PCU_UIRT1_XMIT_CNTL_XMIT_FIFO_THRESHOLD_MASK          0x000000f0
#define BCHP_PCU_UIRT1_XMIT_CNTL_XMIT_FIFO_THRESHOLD_SHIFT         4

/* PCU :: UIRT1_XMIT_CNTL :: reserved1 [03:02] */
#define BCHP_PCU_UIRT1_XMIT_CNTL_reserved1_MASK                    0x0000000c
#define BCHP_PCU_UIRT1_XMIT_CNTL_reserved1_SHIFT                   2

/* PCU :: UIRT1_XMIT_CNTL :: XMIT_UNDERRUN_CNTL [01:00] */
#define BCHP_PCU_UIRT1_XMIT_CNTL_XMIT_UNDERRUN_CNTL_MASK           0x00000003
#define BCHP_PCU_UIRT1_XMIT_CNTL_XMIT_UNDERRUN_CNTL_SHIFT          0

/***************************************************************************
 *UIRT1_RCVR_CNTL - UIRT1_RCVR_CNTL
 ***************************************************************************/
/* PCU :: UIRT1_RCVR_CNTL :: RXD_POLARITY [31:31] */
#define BCHP_PCU_UIRT1_RCVR_CNTL_RXD_POLARITY_MASK                 0x80000000
#define BCHP_PCU_UIRT1_RCVR_CNTL_RXD_POLARITY_SHIFT                31

/* PCU :: UIRT1_RCVR_CNTL :: reserved0 [30:20] */
#define BCHP_PCU_UIRT1_RCVR_CNTL_reserved0_MASK                    0x7ff00000
#define BCHP_PCU_UIRT1_RCVR_CNTL_reserved0_SHIFT                   20

/* PCU :: UIRT1_RCVR_CNTL :: RCVR_FIFO_THRESHOLD [19:16] */
#define BCHP_PCU_UIRT1_RCVR_CNTL_RCVR_FIFO_THRESHOLD_MASK          0x000f0000
#define BCHP_PCU_UIRT1_RCVR_CNTL_RCVR_FIFO_THRESHOLD_SHIFT         16

/* PCU :: UIRT1_RCVR_CNTL :: reserved1 [15:10] */
#define BCHP_PCU_UIRT1_RCVR_CNTL_reserved1_MASK                    0x0000fc00
#define BCHP_PCU_UIRT1_RCVR_CNTL_reserved1_SHIFT                   10

/* PCU :: UIRT1_RCVR_CNTL :: RCVR_OVERRUN_CNTL [09:09] */
#define BCHP_PCU_UIRT1_RCVR_CNTL_RCVR_OVERRUN_CNTL_MASK            0x00000200
#define BCHP_PCU_UIRT1_RCVR_CNTL_RCVR_OVERRUN_CNTL_SHIFT           9

/* PCU :: UIRT1_RCVR_CNTL :: RCVR_MODE [08:08] */
#define BCHP_PCU_UIRT1_RCVR_CNTL_RCVR_MODE_MASK                    0x00000100
#define BCHP_PCU_UIRT1_RCVR_CNTL_RCVR_MODE_SHIFT                   8

/* PCU :: UIRT1_RCVR_CNTL :: RCVR_SAMPLE_SYNC [07:07] */
#define BCHP_PCU_UIRT1_RCVR_CNTL_RCVR_SAMPLE_SYNC_MASK             0x00000080
#define BCHP_PCU_UIRT1_RCVR_CNTL_RCVR_SAMPLE_SYNC_SHIFT            7

/* PCU :: UIRT1_RCVR_CNTL :: RCVR_START_STOP [06:04] */
#define BCHP_PCU_UIRT1_RCVR_CNTL_RCVR_START_STOP_MASK              0x00000070
#define BCHP_PCU_UIRT1_RCVR_CNTL_RCVR_START_STOP_SHIFT             4

/* PCU :: UIRT1_RCVR_CNTL :: RCVR_STOP_SAMPLES [03:00] */
#define BCHP_PCU_UIRT1_RCVR_CNTL_RCVR_STOP_SAMPLES_MASK            0x0000000f
#define BCHP_PCU_UIRT1_RCVR_CNTL_RCVR_STOP_SAMPLES_SHIFT           0

/***************************************************************************
 *UIRT1_INTR_ENABLE - UIRT1_INTR_ENABLE
 ***************************************************************************/
/* PCU :: UIRT1_INTR_ENABLE :: reserved0 [31:08] */
#define BCHP_PCU_UIRT1_INTR_ENABLE_reserved0_MASK                  0xffffff00
#define BCHP_PCU_UIRT1_INTR_ENABLE_reserved0_SHIFT                 8

/* PCU :: UIRT1_INTR_ENABLE :: MASTER_EN [07:07] */
#define BCHP_PCU_UIRT1_INTR_ENABLE_MASTER_EN_MASK                  0x00000080
#define BCHP_PCU_UIRT1_INTR_ENABLE_MASTER_EN_SHIFT                 7

/* PCU :: UIRT1_INTR_ENABLE :: RCVR_TIMEOUT_EN [06:06] */
#define BCHP_PCU_UIRT1_INTR_ENABLE_RCVR_TIMEOUT_EN_MASK            0x00000040
#define BCHP_PCU_UIRT1_INTR_ENABLE_RCVR_TIMEOUT_EN_SHIFT           6

/* PCU :: UIRT1_INTR_ENABLE :: RCVR_OVERRUN_EN [05:05] */
#define BCHP_PCU_UIRT1_INTR_ENABLE_RCVR_OVERRUN_EN_MASK            0x00000020
#define BCHP_PCU_UIRT1_INTR_ENABLE_RCVR_OVERRUN_EN_SHIFT           5

/* PCU :: UIRT1_INTR_ENABLE :: RCVR_FIFO_EN [04:04] */
#define BCHP_PCU_UIRT1_INTR_ENABLE_RCVR_FIFO_EN_MASK               0x00000010
#define BCHP_PCU_UIRT1_INTR_ENABLE_RCVR_FIFO_EN_SHIFT              4

/* PCU :: UIRT1_INTR_ENABLE :: reserved1 [03:02] */
#define BCHP_PCU_UIRT1_INTR_ENABLE_reserved1_MASK                  0x0000000c
#define BCHP_PCU_UIRT1_INTR_ENABLE_reserved1_SHIFT                 2

/* PCU :: UIRT1_INTR_ENABLE :: XMIT_UNDERRUN_EN [01:01] */
#define BCHP_PCU_UIRT1_INTR_ENABLE_XMIT_UNDERRUN_EN_MASK           0x00000002
#define BCHP_PCU_UIRT1_INTR_ENABLE_XMIT_UNDERRUN_EN_SHIFT          1

/* PCU :: UIRT1_INTR_ENABLE :: XMIT_FIFO_EN [00:00] */
#define BCHP_PCU_UIRT1_INTR_ENABLE_XMIT_FIFO_EN_MASK               0x00000001
#define BCHP_PCU_UIRT1_INTR_ENABLE_XMIT_FIFO_EN_SHIFT              0

/***************************************************************************
 *UIRT1_INTR_STATUS - UIRT1_INTR_STATUS
 ***************************************************************************/
/* PCU :: UIRT1_INTR_STATUS :: reserved0 [31:08] */
#define BCHP_PCU_UIRT1_INTR_STATUS_reserved0_MASK                  0xffffff00
#define BCHP_PCU_UIRT1_INTR_STATUS_reserved0_SHIFT                 8

/* PCU :: UIRT1_INTR_STATUS :: MASTER_STAT [07:07] */
#define BCHP_PCU_UIRT1_INTR_STATUS_MASTER_STAT_MASK                0x00000080
#define BCHP_PCU_UIRT1_INTR_STATUS_MASTER_STAT_SHIFT               7

/* PCU :: UIRT1_INTR_STATUS :: RCVR_TIMEOUT_STAT [06:06] */
#define BCHP_PCU_UIRT1_INTR_STATUS_RCVR_TIMEOUT_STAT_MASK          0x00000040
#define BCHP_PCU_UIRT1_INTR_STATUS_RCVR_TIMEOUT_STAT_SHIFT         6

/* PCU :: UIRT1_INTR_STATUS :: RCVR_OVERRUN_STAT [05:05] */
#define BCHP_PCU_UIRT1_INTR_STATUS_RCVR_OVERRUN_STAT_MASK          0x00000020
#define BCHP_PCU_UIRT1_INTR_STATUS_RCVR_OVERRUN_STAT_SHIFT         5

/* PCU :: UIRT1_INTR_STATUS :: RCVR_FIFO_STAT [04:04] */
#define BCHP_PCU_UIRT1_INTR_STATUS_RCVR_FIFO_STAT_MASK             0x00000010
#define BCHP_PCU_UIRT1_INTR_STATUS_RCVR_FIFO_STAT_SHIFT            4

/* PCU :: UIRT1_INTR_STATUS :: reserved1 [03:03] */
#define BCHP_PCU_UIRT1_INTR_STATUS_reserved1_MASK                  0x00000008
#define BCHP_PCU_UIRT1_INTR_STATUS_reserved1_SHIFT                 3

/* PCU :: UIRT1_INTR_STATUS :: XMIT_EOT_STAT [02:02] */
#define BCHP_PCU_UIRT1_INTR_STATUS_XMIT_EOT_STAT_MASK              0x00000004
#define BCHP_PCU_UIRT1_INTR_STATUS_XMIT_EOT_STAT_SHIFT             2

/* PCU :: UIRT1_INTR_STATUS :: XMIT_UNDERRUN_STAT [01:01] */
#define BCHP_PCU_UIRT1_INTR_STATUS_XMIT_UNDERRUN_STAT_MASK         0x00000002
#define BCHP_PCU_UIRT1_INTR_STATUS_XMIT_UNDERRUN_STAT_SHIFT        1

/* PCU :: UIRT1_INTR_STATUS :: XMIT_FIFO_STAT [00:00] */
#define BCHP_PCU_UIRT1_INTR_STATUS_XMIT_FIFO_STAT_MASK             0x00000001
#define BCHP_PCU_UIRT1_INTR_STATUS_XMIT_FIFO_STAT_SHIFT            0

/***************************************************************************
 *DMA0_MAR - DMA0_MAR
 ***************************************************************************/
/* PCU :: DMA0_MAR :: ADDRESS [31:00] */
#define BCHP_PCU_DMA0_MAR_ADDRESS_MASK                             0xffffffff
#define BCHP_PCU_DMA0_MAR_ADDRESS_SHIFT                            0

/***************************************************************************
 *DMA1_MAR - DMA1_MAR
 ***************************************************************************/
/* PCU :: DMA1_MAR :: ADDRESS [31:00] */
#define BCHP_PCU_DMA1_MAR_ADDRESS_MASK                             0xffffffff
#define BCHP_PCU_DMA1_MAR_ADDRESS_SHIFT                            0

/***************************************************************************
 *DMA2_MAR - DMA2_MAR
 ***************************************************************************/
/* PCU :: DMA2_MAR :: ADDRESS [31:00] */
#define BCHP_PCU_DMA2_MAR_ADDRESS_MASK                             0xffffffff
#define BCHP_PCU_DMA2_MAR_ADDRESS_SHIFT                            0

/***************************************************************************
 *DMA3_MAR - DMA3_MAR
 ***************************************************************************/
/* PCU :: DMA3_MAR :: ADDRESS [31:00] */
#define BCHP_PCU_DMA3_MAR_ADDRESS_MASK                             0xffffffff
#define BCHP_PCU_DMA3_MAR_ADDRESS_SHIFT                            0

/***************************************************************************
 *DMA4_MAR - DMA4_MAR
 ***************************************************************************/
/* PCU :: DMA4_MAR :: ADDRESS [31:00] */
#define BCHP_PCU_DMA4_MAR_ADDRESS_MASK                             0xffffffff
#define BCHP_PCU_DMA4_MAR_ADDRESS_SHIFT                            0

/***************************************************************************
 *DMA5_MAR - DMA5_MAR
 ***************************************************************************/
/* PCU :: DMA5_MAR :: ADDRESS [31:00] */
#define BCHP_PCU_DMA5_MAR_ADDRESS_MASK                             0xffffffff
#define BCHP_PCU_DMA5_MAR_ADDRESS_SHIFT                            0

/***************************************************************************
 *DMA6_MAR - DMA6_MAR
 ***************************************************************************/
/* PCU :: DMA6_MAR :: ADDRESS [31:00] */
#define BCHP_PCU_DMA6_MAR_ADDRESS_MASK                             0xffffffff
#define BCHP_PCU_DMA6_MAR_ADDRESS_SHIFT                            0

/***************************************************************************
 *DMA7_MAR - DMA7_MAR
 ***************************************************************************/
/* PCU :: DMA7_MAR :: ADDRESS [31:00] */
#define BCHP_PCU_DMA7_MAR_ADDRESS_MASK                             0xffffffff
#define BCHP_PCU_DMA7_MAR_ADDRESS_SHIFT                            0

/***************************************************************************
 *DMA0_PAR - DMA0_PAR
 ***************************************************************************/
/* PCU :: DMA0_PAR :: ADDRESS [31:00] */
#define BCHP_PCU_DMA0_PAR_ADDRESS_MASK                             0xffffffff
#define BCHP_PCU_DMA0_PAR_ADDRESS_SHIFT                            0

/***************************************************************************
 *DMA1_PAR - DMA1_PAR
 ***************************************************************************/
/* PCU :: DMA1_PAR :: ADDRESS [31:00] */
#define BCHP_PCU_DMA1_PAR_ADDRESS_MASK                             0xffffffff
#define BCHP_PCU_DMA1_PAR_ADDRESS_SHIFT                            0

/***************************************************************************
 *DMA2_PAR - DMA2_PAR
 ***************************************************************************/
/* PCU :: DMA2_PAR :: ADDRESS [31:00] */
#define BCHP_PCU_DMA2_PAR_ADDRESS_MASK                             0xffffffff
#define BCHP_PCU_DMA2_PAR_ADDRESS_SHIFT                            0

/***************************************************************************
 *DMA3_PAR - DMA3_PAR
 ***************************************************************************/
/* PCU :: DMA3_PAR :: ADDRESS [31:00] */
#define BCHP_PCU_DMA3_PAR_ADDRESS_MASK                             0xffffffff
#define BCHP_PCU_DMA3_PAR_ADDRESS_SHIFT                            0

/***************************************************************************
 *DMA4_PAR - DMA4_PAR
 ***************************************************************************/
/* PCU :: DMA4_PAR :: ADDRESS [31:00] */
#define BCHP_PCU_DMA4_PAR_ADDRESS_MASK                             0xffffffff
#define BCHP_PCU_DMA4_PAR_ADDRESS_SHIFT                            0

/***************************************************************************
 *DMA5_PAR - DMA5_PAR
 ***************************************************************************/
/* PCU :: DMA5_PAR :: ADDRESS [31:00] */
#define BCHP_PCU_DMA5_PAR_ADDRESS_MASK                             0xffffffff
#define BCHP_PCU_DMA5_PAR_ADDRESS_SHIFT                            0

/***************************************************************************
 *DMA6_PAR - DMA6_PAR
 ***************************************************************************/
/* PCU :: DMA6_PAR :: ADDRESS [31:00] */
#define BCHP_PCU_DMA6_PAR_ADDRESS_MASK                             0xffffffff
#define BCHP_PCU_DMA6_PAR_ADDRESS_SHIFT                            0

/***************************************************************************
 *DMA7_PAR - DMA7_PAR
 ***************************************************************************/
/* PCU :: DMA7_PAR :: ADDRESS [31:00] */
#define BCHP_PCU_DMA7_PAR_ADDRESS_MASK                             0xffffffff
#define BCHP_PCU_DMA7_PAR_ADDRESS_SHIFT                            0

/***************************************************************************
 *DMA0_PARAMETER - DMA0_PARAMETER
 ***************************************************************************/
/* PCU :: DMA0_PARAMETER :: PERIPH_ID [31:28] */
#define BCHP_PCU_DMA0_PARAMETER_PERIPH_ID_MASK                     0xf0000000
#define BCHP_PCU_DMA0_PARAMETER_PERIPH_ID_SHIFT                    28

/* PCU :: DMA0_PARAMETER :: DIRECTION [27:27] */
#define BCHP_PCU_DMA0_PARAMETER_DIRECTION_MASK                     0x08000000
#define BCHP_PCU_DMA0_PARAMETER_DIRECTION_SHIFT                    27

/* PCU :: DMA0_PARAMETER :: PAR_AIC [26:26] */
#define BCHP_PCU_DMA0_PARAMETER_PAR_AIC_MASK                       0x04000000
#define BCHP_PCU_DMA0_PARAMETER_PAR_AIC_SHIFT                      26

/* PCU :: DMA0_PARAMETER :: XFER_SIZE [25:24] */
#define BCHP_PCU_DMA0_PARAMETER_XFER_SIZE_MASK                     0x03000000
#define BCHP_PCU_DMA0_PARAMETER_XFER_SIZE_SHIFT                    24

/* PCU :: DMA0_PARAMETER :: BURST_SIZE [23:16] */
#define BCHP_PCU_DMA0_PARAMETER_BURST_SIZE_MASK                    0x00ff0000
#define BCHP_PCU_DMA0_PARAMETER_BURST_SIZE_SHIFT                   16

/* PCU :: DMA0_PARAMETER :: TASK_SIZE [15:00] */
#define BCHP_PCU_DMA0_PARAMETER_TASK_SIZE_MASK                     0x0000ffff
#define BCHP_PCU_DMA0_PARAMETER_TASK_SIZE_SHIFT                    0

/***************************************************************************
 *DMA1_PARAMETER - DMA1_PARAMETER
 ***************************************************************************/
/* PCU :: DMA1_PARAMETER :: PERIPH_ID [31:28] */
#define BCHP_PCU_DMA1_PARAMETER_PERIPH_ID_MASK                     0xf0000000
#define BCHP_PCU_DMA1_PARAMETER_PERIPH_ID_SHIFT                    28

/* PCU :: DMA1_PARAMETER :: DIRECTION [27:27] */
#define BCHP_PCU_DMA1_PARAMETER_DIRECTION_MASK                     0x08000000
#define BCHP_PCU_DMA1_PARAMETER_DIRECTION_SHIFT                    27

/* PCU :: DMA1_PARAMETER :: PAR_AIC [26:26] */
#define BCHP_PCU_DMA1_PARAMETER_PAR_AIC_MASK                       0x04000000
#define BCHP_PCU_DMA1_PARAMETER_PAR_AIC_SHIFT                      26

/* PCU :: DMA1_PARAMETER :: XFER_SIZE [25:24] */
#define BCHP_PCU_DMA1_PARAMETER_XFER_SIZE_MASK                     0x03000000
#define BCHP_PCU_DMA1_PARAMETER_XFER_SIZE_SHIFT                    24

/* PCU :: DMA1_PARAMETER :: BURST_SIZE [23:16] */
#define BCHP_PCU_DMA1_PARAMETER_BURST_SIZE_MASK                    0x00ff0000
#define BCHP_PCU_DMA1_PARAMETER_BURST_SIZE_SHIFT                   16

/* PCU :: DMA1_PARAMETER :: TASK_SIZE [15:00] */
#define BCHP_PCU_DMA1_PARAMETER_TASK_SIZE_MASK                     0x0000ffff
#define BCHP_PCU_DMA1_PARAMETER_TASK_SIZE_SHIFT                    0

/***************************************************************************
 *DMA2_PARAMETER - DMA2_PARAMETER
 ***************************************************************************/
/* PCU :: DMA2_PARAMETER :: PERIPH_ID [31:28] */
#define BCHP_PCU_DMA2_PARAMETER_PERIPH_ID_MASK                     0xf0000000
#define BCHP_PCU_DMA2_PARAMETER_PERIPH_ID_SHIFT                    28

/* PCU :: DMA2_PARAMETER :: DIRECTION [27:27] */
#define BCHP_PCU_DMA2_PARAMETER_DIRECTION_MASK                     0x08000000
#define BCHP_PCU_DMA2_PARAMETER_DIRECTION_SHIFT                    27

/* PCU :: DMA2_PARAMETER :: PAR_AIC [26:26] */
#define BCHP_PCU_DMA2_PARAMETER_PAR_AIC_MASK                       0x04000000
#define BCHP_PCU_DMA2_PARAMETER_PAR_AIC_SHIFT                      26

/* PCU :: DMA2_PARAMETER :: XFER_SIZE [25:24] */
#define BCHP_PCU_DMA2_PARAMETER_XFER_SIZE_MASK                     0x03000000
#define BCHP_PCU_DMA2_PARAMETER_XFER_SIZE_SHIFT                    24

/* PCU :: DMA2_PARAMETER :: BURST_SIZE [23:16] */
#define BCHP_PCU_DMA2_PARAMETER_BURST_SIZE_MASK                    0x00ff0000
#define BCHP_PCU_DMA2_PARAMETER_BURST_SIZE_SHIFT                   16

/* PCU :: DMA2_PARAMETER :: TASK_SIZE [15:00] */
#define BCHP_PCU_DMA2_PARAMETER_TASK_SIZE_MASK                     0x0000ffff
#define BCHP_PCU_DMA2_PARAMETER_TASK_SIZE_SHIFT                    0

/***************************************************************************
 *DMA3_PARAMETER - DMA3_PARAMETER
 ***************************************************************************/
/* PCU :: DMA3_PARAMETER :: PERIPH_ID [31:28] */
#define BCHP_PCU_DMA3_PARAMETER_PERIPH_ID_MASK                     0xf0000000
#define BCHP_PCU_DMA3_PARAMETER_PERIPH_ID_SHIFT                    28

/* PCU :: DMA3_PARAMETER :: DIRECTION [27:27] */
#define BCHP_PCU_DMA3_PARAMETER_DIRECTION_MASK                     0x08000000
#define BCHP_PCU_DMA3_PARAMETER_DIRECTION_SHIFT                    27

/* PCU :: DMA3_PARAMETER :: PAR_AIC [26:26] */
#define BCHP_PCU_DMA3_PARAMETER_PAR_AIC_MASK                       0x04000000
#define BCHP_PCU_DMA3_PARAMETER_PAR_AIC_SHIFT                      26

/* PCU :: DMA3_PARAMETER :: XFER_SIZE [25:24] */
#define BCHP_PCU_DMA3_PARAMETER_XFER_SIZE_MASK                     0x03000000
#define BCHP_PCU_DMA3_PARAMETER_XFER_SIZE_SHIFT                    24

/* PCU :: DMA3_PARAMETER :: BURST_SIZE [23:16] */
#define BCHP_PCU_DMA3_PARAMETER_BURST_SIZE_MASK                    0x00ff0000
#define BCHP_PCU_DMA3_PARAMETER_BURST_SIZE_SHIFT                   16

/* PCU :: DMA3_PARAMETER :: TASK_SIZE [15:00] */
#define BCHP_PCU_DMA3_PARAMETER_TASK_SIZE_MASK                     0x0000ffff
#define BCHP_PCU_DMA3_PARAMETER_TASK_SIZE_SHIFT                    0

/***************************************************************************
 *DMA4_PARAMETER - DMA4_PARAMETER
 ***************************************************************************/
/* PCU :: DMA4_PARAMETER :: PERIPH_ID [31:28] */
#define BCHP_PCU_DMA4_PARAMETER_PERIPH_ID_MASK                     0xf0000000
#define BCHP_PCU_DMA4_PARAMETER_PERIPH_ID_SHIFT                    28

/* PCU :: DMA4_PARAMETER :: DIRECTION [27:27] */
#define BCHP_PCU_DMA4_PARAMETER_DIRECTION_MASK                     0x08000000
#define BCHP_PCU_DMA4_PARAMETER_DIRECTION_SHIFT                    27

/* PCU :: DMA4_PARAMETER :: PAR_AIC [26:26] */
#define BCHP_PCU_DMA4_PARAMETER_PAR_AIC_MASK                       0x04000000
#define BCHP_PCU_DMA4_PARAMETER_PAR_AIC_SHIFT                      26

/* PCU :: DMA4_PARAMETER :: XFER_SIZE [25:24] */
#define BCHP_PCU_DMA4_PARAMETER_XFER_SIZE_MASK                     0x03000000
#define BCHP_PCU_DMA4_PARAMETER_XFER_SIZE_SHIFT                    24

/* PCU :: DMA4_PARAMETER :: BURST_SIZE [23:16] */
#define BCHP_PCU_DMA4_PARAMETER_BURST_SIZE_MASK                    0x00ff0000
#define BCHP_PCU_DMA4_PARAMETER_BURST_SIZE_SHIFT                   16

/* PCU :: DMA4_PARAMETER :: TASK_SIZE [15:00] */
#define BCHP_PCU_DMA4_PARAMETER_TASK_SIZE_MASK                     0x0000ffff
#define BCHP_PCU_DMA4_PARAMETER_TASK_SIZE_SHIFT                    0

/***************************************************************************
 *DMA5_PARAMETER - DMA5_PARAMETER
 ***************************************************************************/
/* PCU :: DMA5_PARAMETER :: PERIPH_ID [31:28] */
#define BCHP_PCU_DMA5_PARAMETER_PERIPH_ID_MASK                     0xf0000000
#define BCHP_PCU_DMA5_PARAMETER_PERIPH_ID_SHIFT                    28

/* PCU :: DMA5_PARAMETER :: DIRECTION [27:27] */
#define BCHP_PCU_DMA5_PARAMETER_DIRECTION_MASK                     0x08000000
#define BCHP_PCU_DMA5_PARAMETER_DIRECTION_SHIFT                    27

/* PCU :: DMA5_PARAMETER :: PAR_AIC [26:26] */
#define BCHP_PCU_DMA5_PARAMETER_PAR_AIC_MASK                       0x04000000
#define BCHP_PCU_DMA5_PARAMETER_PAR_AIC_SHIFT                      26

/* PCU :: DMA5_PARAMETER :: XFER_SIZE [25:24] */
#define BCHP_PCU_DMA5_PARAMETER_XFER_SIZE_MASK                     0x03000000
#define BCHP_PCU_DMA5_PARAMETER_XFER_SIZE_SHIFT                    24

/* PCU :: DMA5_PARAMETER :: BURST_SIZE [23:16] */
#define BCHP_PCU_DMA5_PARAMETER_BURST_SIZE_MASK                    0x00ff0000
#define BCHP_PCU_DMA5_PARAMETER_BURST_SIZE_SHIFT                   16

/* PCU :: DMA5_PARAMETER :: TASK_SIZE [15:00] */
#define BCHP_PCU_DMA5_PARAMETER_TASK_SIZE_MASK                     0x0000ffff
#define BCHP_PCU_DMA5_PARAMETER_TASK_SIZE_SHIFT                    0

/***************************************************************************
 *DMA6_PARAMETER - DMA6_PARAMETER
 ***************************************************************************/
/* PCU :: DMA6_PARAMETER :: PERIPH_ID [31:28] */
#define BCHP_PCU_DMA6_PARAMETER_PERIPH_ID_MASK                     0xf0000000
#define BCHP_PCU_DMA6_PARAMETER_PERIPH_ID_SHIFT                    28

/* PCU :: DMA6_PARAMETER :: DIRECTION [27:27] */
#define BCHP_PCU_DMA6_PARAMETER_DIRECTION_MASK                     0x08000000
#define BCHP_PCU_DMA6_PARAMETER_DIRECTION_SHIFT                    27

/* PCU :: DMA6_PARAMETER :: PAR_AIC [26:26] */
#define BCHP_PCU_DMA6_PARAMETER_PAR_AIC_MASK                       0x04000000
#define BCHP_PCU_DMA6_PARAMETER_PAR_AIC_SHIFT                      26

/* PCU :: DMA6_PARAMETER :: XFER_SIZE [25:24] */
#define BCHP_PCU_DMA6_PARAMETER_XFER_SIZE_MASK                     0x03000000
#define BCHP_PCU_DMA6_PARAMETER_XFER_SIZE_SHIFT                    24

/* PCU :: DMA6_PARAMETER :: BURST_SIZE [23:16] */
#define BCHP_PCU_DMA6_PARAMETER_BURST_SIZE_MASK                    0x00ff0000
#define BCHP_PCU_DMA6_PARAMETER_BURST_SIZE_SHIFT                   16

/* PCU :: DMA6_PARAMETER :: TASK_SIZE [15:00] */
#define BCHP_PCU_DMA6_PARAMETER_TASK_SIZE_MASK                     0x0000ffff
#define BCHP_PCU_DMA6_PARAMETER_TASK_SIZE_SHIFT                    0

/***************************************************************************
 *DMA7_PARAMETER - DMA7_PARAMETER
 ***************************************************************************/
/* PCU :: DMA7_PARAMETER :: PERIPH_ID [31:28] */
#define BCHP_PCU_DMA7_PARAMETER_PERIPH_ID_MASK                     0xf0000000
#define BCHP_PCU_DMA7_PARAMETER_PERIPH_ID_SHIFT                    28

/* PCU :: DMA7_PARAMETER :: DIRECTION [27:27] */
#define BCHP_PCU_DMA7_PARAMETER_DIRECTION_MASK                     0x08000000
#define BCHP_PCU_DMA7_PARAMETER_DIRECTION_SHIFT                    27

/* PCU :: DMA7_PARAMETER :: PAR_AIC [26:26] */
#define BCHP_PCU_DMA7_PARAMETER_PAR_AIC_MASK                       0x04000000
#define BCHP_PCU_DMA7_PARAMETER_PAR_AIC_SHIFT                      26

/* PCU :: DMA7_PARAMETER :: XFER_SIZE [25:24] */
#define BCHP_PCU_DMA7_PARAMETER_XFER_SIZE_MASK                     0x03000000
#define BCHP_PCU_DMA7_PARAMETER_XFER_SIZE_SHIFT                    24

/* PCU :: DMA7_PARAMETER :: BURST_SIZE [23:16] */
#define BCHP_PCU_DMA7_PARAMETER_BURST_SIZE_MASK                    0x00ff0000
#define BCHP_PCU_DMA7_PARAMETER_BURST_SIZE_SHIFT                   16

/* PCU :: DMA7_PARAMETER :: TASK_SIZE [15:00] */
#define BCHP_PCU_DMA7_PARAMETER_TASK_SIZE_MASK                     0x0000ffff
#define BCHP_PCU_DMA7_PARAMETER_TASK_SIZE_SHIFT                    0

/***************************************************************************
 *DMA0_CNTLSTAT - DMA0_CNTLSTAT
 ***************************************************************************/
/* PCU :: DMA0_CNTLSTAT :: reserved0 [31:30] */
#define BCHP_PCU_DMA0_CNTLSTAT_reserved0_MASK                      0xc0000000
#define BCHP_PCU_DMA0_CNTLSTAT_reserved0_SHIFT                     30

/* PCU :: DMA0_CNTLSTAT :: OP_CNTL [29:28] */
#define BCHP_PCU_DMA0_CNTLSTAT_OP_CNTL_MASK                        0x30000000
#define BCHP_PCU_DMA0_CNTLSTAT_OP_CNTL_SHIFT                       28

/* PCU :: DMA0_CNTLSTAT :: reserved1 [27:11] */
#define BCHP_PCU_DMA0_CNTLSTAT_reserved1_MASK                      0x0ffff800
#define BCHP_PCU_DMA0_CNTLSTAT_reserved1_SHIFT                     11

/* PCU :: DMA0_CNTLSTAT :: TRIGGER_ENABLE [10:10] */
#define BCHP_PCU_DMA0_CNTLSTAT_TRIGGER_ENABLE_MASK                 0x00000400
#define BCHP_PCU_DMA0_CNTLSTAT_TRIGGER_ENABLE_SHIFT                10

/* PCU :: DMA0_CNTLSTAT :: AUTOLOAD_ENABLE [09:09] */
#define BCHP_PCU_DMA0_CNTLSTAT_AUTOLOAD_ENABLE_MASK                0x00000200
#define BCHP_PCU_DMA0_CNTLSTAT_AUTOLOAD_ENABLE_SHIFT               9

/* PCU :: DMA0_CNTLSTAT :: RUN_ENABLE [08:08] */
#define BCHP_PCU_DMA0_CNTLSTAT_RUN_ENABLE_MASK                     0x00000100
#define BCHP_PCU_DMA0_CNTLSTAT_RUN_ENABLE_SHIFT                    8

/* PCU :: DMA0_CNTLSTAT :: reserved2 [07:06] */
#define BCHP_PCU_DMA0_CNTLSTAT_reserved2_MASK                      0x000000c0
#define BCHP_PCU_DMA0_CNTLSTAT_reserved2_SHIFT                     6

/* PCU :: DMA0_CNTLSTAT :: RUN_STATE [05:04] */
#define BCHP_PCU_DMA0_CNTLSTAT_RUN_STATE_MASK                      0x00000030
#define BCHP_PCU_DMA0_CNTLSTAT_RUN_STATE_SHIFT                     4

/* PCU :: DMA0_CNTLSTAT :: reserved3 [03:01] */
#define BCHP_PCU_DMA0_CNTLSTAT_reserved3_MASK                      0x0000000e
#define BCHP_PCU_DMA0_CNTLSTAT_reserved3_SHIFT                     1

/* PCU :: DMA0_CNTLSTAT :: QUEUE_AVAIL [00:00] */
#define BCHP_PCU_DMA0_CNTLSTAT_QUEUE_AVAIL_MASK                    0x00000001
#define BCHP_PCU_DMA0_CNTLSTAT_QUEUE_AVAIL_SHIFT                   0

/***************************************************************************
 *DMA1_CNTLSTAT - DMA1_CNTLSTAT
 ***************************************************************************/
/* PCU :: DMA1_CNTLSTAT :: reserved0 [31:30] */
#define BCHP_PCU_DMA1_CNTLSTAT_reserved0_MASK                      0xc0000000
#define BCHP_PCU_DMA1_CNTLSTAT_reserved0_SHIFT                     30

/* PCU :: DMA1_CNTLSTAT :: OP_CNTL [29:28] */
#define BCHP_PCU_DMA1_CNTLSTAT_OP_CNTL_MASK                        0x30000000
#define BCHP_PCU_DMA1_CNTLSTAT_OP_CNTL_SHIFT                       28

/* PCU :: DMA1_CNTLSTAT :: reserved1 [27:11] */
#define BCHP_PCU_DMA1_CNTLSTAT_reserved1_MASK                      0x0ffff800
#define BCHP_PCU_DMA1_CNTLSTAT_reserved1_SHIFT                     11

/* PCU :: DMA1_CNTLSTAT :: TRIGGER_ENABLE [10:10] */
#define BCHP_PCU_DMA1_CNTLSTAT_TRIGGER_ENABLE_MASK                 0x00000400
#define BCHP_PCU_DMA1_CNTLSTAT_TRIGGER_ENABLE_SHIFT                10

/* PCU :: DMA1_CNTLSTAT :: AUTOLOAD_ENABLE [09:09] */
#define BCHP_PCU_DMA1_CNTLSTAT_AUTOLOAD_ENABLE_MASK                0x00000200
#define BCHP_PCU_DMA1_CNTLSTAT_AUTOLOAD_ENABLE_SHIFT               9

/* PCU :: DMA1_CNTLSTAT :: RUN_ENABLE [08:08] */
#define BCHP_PCU_DMA1_CNTLSTAT_RUN_ENABLE_MASK                     0x00000100
#define BCHP_PCU_DMA1_CNTLSTAT_RUN_ENABLE_SHIFT                    8

/* PCU :: DMA1_CNTLSTAT :: reserved2 [07:06] */
#define BCHP_PCU_DMA1_CNTLSTAT_reserved2_MASK                      0x000000c0
#define BCHP_PCU_DMA1_CNTLSTAT_reserved2_SHIFT                     6

/* PCU :: DMA1_CNTLSTAT :: RUN_STATE [05:04] */
#define BCHP_PCU_DMA1_CNTLSTAT_RUN_STATE_MASK                      0x00000030
#define BCHP_PCU_DMA1_CNTLSTAT_RUN_STATE_SHIFT                     4

/* PCU :: DMA1_CNTLSTAT :: reserved3 [03:01] */
#define BCHP_PCU_DMA1_CNTLSTAT_reserved3_MASK                      0x0000000e
#define BCHP_PCU_DMA1_CNTLSTAT_reserved3_SHIFT                     1

/* PCU :: DMA1_CNTLSTAT :: QUEUE_AVAIL [00:00] */
#define BCHP_PCU_DMA1_CNTLSTAT_QUEUE_AVAIL_MASK                    0x00000001
#define BCHP_PCU_DMA1_CNTLSTAT_QUEUE_AVAIL_SHIFT                   0

/***************************************************************************
 *DMA2_CNTLSTAT - DMA2_CNTLSTAT
 ***************************************************************************/
/* PCU :: DMA2_CNTLSTAT :: reserved0 [31:30] */
#define BCHP_PCU_DMA2_CNTLSTAT_reserved0_MASK                      0xc0000000
#define BCHP_PCU_DMA2_CNTLSTAT_reserved0_SHIFT                     30

/* PCU :: DMA2_CNTLSTAT :: OP_CNTL [29:28] */
#define BCHP_PCU_DMA2_CNTLSTAT_OP_CNTL_MASK                        0x30000000
#define BCHP_PCU_DMA2_CNTLSTAT_OP_CNTL_SHIFT                       28

/* PCU :: DMA2_CNTLSTAT :: reserved1 [27:11] */
#define BCHP_PCU_DMA2_CNTLSTAT_reserved1_MASK                      0x0ffff800
#define BCHP_PCU_DMA2_CNTLSTAT_reserved1_SHIFT                     11

/* PCU :: DMA2_CNTLSTAT :: TRIGGER_ENABLE [10:10] */
#define BCHP_PCU_DMA2_CNTLSTAT_TRIGGER_ENABLE_MASK                 0x00000400
#define BCHP_PCU_DMA2_CNTLSTAT_TRIGGER_ENABLE_SHIFT                10

/* PCU :: DMA2_CNTLSTAT :: AUTOLOAD_ENABLE [09:09] */
#define BCHP_PCU_DMA2_CNTLSTAT_AUTOLOAD_ENABLE_MASK                0x00000200
#define BCHP_PCU_DMA2_CNTLSTAT_AUTOLOAD_ENABLE_SHIFT               9

/* PCU :: DMA2_CNTLSTAT :: RUN_ENABLE [08:08] */
#define BCHP_PCU_DMA2_CNTLSTAT_RUN_ENABLE_MASK                     0x00000100
#define BCHP_PCU_DMA2_CNTLSTAT_RUN_ENABLE_SHIFT                    8

/* PCU :: DMA2_CNTLSTAT :: reserved2 [07:06] */
#define BCHP_PCU_DMA2_CNTLSTAT_reserved2_MASK                      0x000000c0
#define BCHP_PCU_DMA2_CNTLSTAT_reserved2_SHIFT                     6

/* PCU :: DMA2_CNTLSTAT :: RUN_STATE [05:04] */
#define BCHP_PCU_DMA2_CNTLSTAT_RUN_STATE_MASK                      0x00000030
#define BCHP_PCU_DMA2_CNTLSTAT_RUN_STATE_SHIFT                     4

/* PCU :: DMA2_CNTLSTAT :: reserved3 [03:01] */
#define BCHP_PCU_DMA2_CNTLSTAT_reserved3_MASK                      0x0000000e
#define BCHP_PCU_DMA2_CNTLSTAT_reserved3_SHIFT                     1

/* PCU :: DMA2_CNTLSTAT :: QUEUE_AVAIL [00:00] */
#define BCHP_PCU_DMA2_CNTLSTAT_QUEUE_AVAIL_MASK                    0x00000001
#define BCHP_PCU_DMA2_CNTLSTAT_QUEUE_AVAIL_SHIFT                   0

/***************************************************************************
 *DMA3_CNTLSTAT - DMA3_CNTLSTAT
 ***************************************************************************/
/* PCU :: DMA3_CNTLSTAT :: reserved0 [31:30] */
#define BCHP_PCU_DMA3_CNTLSTAT_reserved0_MASK                      0xc0000000
#define BCHP_PCU_DMA3_CNTLSTAT_reserved0_SHIFT                     30

/* PCU :: DMA3_CNTLSTAT :: OP_CNTL [29:28] */
#define BCHP_PCU_DMA3_CNTLSTAT_OP_CNTL_MASK                        0x30000000
#define BCHP_PCU_DMA3_CNTLSTAT_OP_CNTL_SHIFT                       28

/* PCU :: DMA3_CNTLSTAT :: reserved1 [27:11] */
#define BCHP_PCU_DMA3_CNTLSTAT_reserved1_MASK                      0x0ffff800
#define BCHP_PCU_DMA3_CNTLSTAT_reserved1_SHIFT                     11

/* PCU :: DMA3_CNTLSTAT :: TRIGGER_ENABLE [10:10] */
#define BCHP_PCU_DMA3_CNTLSTAT_TRIGGER_ENABLE_MASK                 0x00000400
#define BCHP_PCU_DMA3_CNTLSTAT_TRIGGER_ENABLE_SHIFT                10

/* PCU :: DMA3_CNTLSTAT :: AUTOLOAD_ENABLE [09:09] */
#define BCHP_PCU_DMA3_CNTLSTAT_AUTOLOAD_ENABLE_MASK                0x00000200
#define BCHP_PCU_DMA3_CNTLSTAT_AUTOLOAD_ENABLE_SHIFT               9

/* PCU :: DMA3_CNTLSTAT :: RUN_ENABLE [08:08] */
#define BCHP_PCU_DMA3_CNTLSTAT_RUN_ENABLE_MASK                     0x00000100
#define BCHP_PCU_DMA3_CNTLSTAT_RUN_ENABLE_SHIFT                    8

/* PCU :: DMA3_CNTLSTAT :: reserved2 [07:06] */
#define BCHP_PCU_DMA3_CNTLSTAT_reserved2_MASK                      0x000000c0
#define BCHP_PCU_DMA3_CNTLSTAT_reserved2_SHIFT                     6

/* PCU :: DMA3_CNTLSTAT :: RUN_STATE [05:04] */
#define BCHP_PCU_DMA3_CNTLSTAT_RUN_STATE_MASK                      0x00000030
#define BCHP_PCU_DMA3_CNTLSTAT_RUN_STATE_SHIFT                     4

/* PCU :: DMA3_CNTLSTAT :: reserved3 [03:01] */
#define BCHP_PCU_DMA3_CNTLSTAT_reserved3_MASK                      0x0000000e
#define BCHP_PCU_DMA3_CNTLSTAT_reserved3_SHIFT                     1

/* PCU :: DMA3_CNTLSTAT :: QUEUE_AVAIL [00:00] */
#define BCHP_PCU_DMA3_CNTLSTAT_QUEUE_AVAIL_MASK                    0x00000001
#define BCHP_PCU_DMA3_CNTLSTAT_QUEUE_AVAIL_SHIFT                   0

/***************************************************************************
 *DMA4_CNTLSTAT - DMA4_CNTLSTAT
 ***************************************************************************/
/* PCU :: DMA4_CNTLSTAT :: reserved0 [31:30] */
#define BCHP_PCU_DMA4_CNTLSTAT_reserved0_MASK                      0xc0000000
#define BCHP_PCU_DMA4_CNTLSTAT_reserved0_SHIFT                     30

/* PCU :: DMA4_CNTLSTAT :: OP_CNTL [29:28] */
#define BCHP_PCU_DMA4_CNTLSTAT_OP_CNTL_MASK                        0x30000000
#define BCHP_PCU_DMA4_CNTLSTAT_OP_CNTL_SHIFT                       28

/* PCU :: DMA4_CNTLSTAT :: reserved1 [27:11] */
#define BCHP_PCU_DMA4_CNTLSTAT_reserved1_MASK                      0x0ffff800
#define BCHP_PCU_DMA4_CNTLSTAT_reserved1_SHIFT                     11

/* PCU :: DMA4_CNTLSTAT :: TRIGGER_ENABLE [10:10] */
#define BCHP_PCU_DMA4_CNTLSTAT_TRIGGER_ENABLE_MASK                 0x00000400
#define BCHP_PCU_DMA4_CNTLSTAT_TRIGGER_ENABLE_SHIFT                10

/* PCU :: DMA4_CNTLSTAT :: AUTOLOAD_ENABLE [09:09] */
#define BCHP_PCU_DMA4_CNTLSTAT_AUTOLOAD_ENABLE_MASK                0x00000200
#define BCHP_PCU_DMA4_CNTLSTAT_AUTOLOAD_ENABLE_SHIFT               9

/* PCU :: DMA4_CNTLSTAT :: RUN_ENABLE [08:08] */
#define BCHP_PCU_DMA4_CNTLSTAT_RUN_ENABLE_MASK                     0x00000100
#define BCHP_PCU_DMA4_CNTLSTAT_RUN_ENABLE_SHIFT                    8

/* PCU :: DMA4_CNTLSTAT :: reserved2 [07:06] */
#define BCHP_PCU_DMA4_CNTLSTAT_reserved2_MASK                      0x000000c0
#define BCHP_PCU_DMA4_CNTLSTAT_reserved2_SHIFT                     6

/* PCU :: DMA4_CNTLSTAT :: RUN_STATE [05:04] */
#define BCHP_PCU_DMA4_CNTLSTAT_RUN_STATE_MASK                      0x00000030
#define BCHP_PCU_DMA4_CNTLSTAT_RUN_STATE_SHIFT                     4

/* PCU :: DMA4_CNTLSTAT :: reserved3 [03:01] */
#define BCHP_PCU_DMA4_CNTLSTAT_reserved3_MASK                      0x0000000e
#define BCHP_PCU_DMA4_CNTLSTAT_reserved3_SHIFT                     1

/* PCU :: DMA4_CNTLSTAT :: QUEUE_AVAIL [00:00] */
#define BCHP_PCU_DMA4_CNTLSTAT_QUEUE_AVAIL_MASK                    0x00000001
#define BCHP_PCU_DMA4_CNTLSTAT_QUEUE_AVAIL_SHIFT                   0

/***************************************************************************
 *DMA5_CNTLSTAT - DMA5_CNTLSTAT
 ***************************************************************************/
/* PCU :: DMA5_CNTLSTAT :: reserved0 [31:30] */
#define BCHP_PCU_DMA5_CNTLSTAT_reserved0_MASK                      0xc0000000
#define BCHP_PCU_DMA5_CNTLSTAT_reserved0_SHIFT                     30

/* PCU :: DMA5_CNTLSTAT :: OP_CNTL [29:28] */
#define BCHP_PCU_DMA5_CNTLSTAT_OP_CNTL_MASK                        0x30000000
#define BCHP_PCU_DMA5_CNTLSTAT_OP_CNTL_SHIFT                       28

/* PCU :: DMA5_CNTLSTAT :: reserved1 [27:11] */
#define BCHP_PCU_DMA5_CNTLSTAT_reserved1_MASK                      0x0ffff800
#define BCHP_PCU_DMA5_CNTLSTAT_reserved1_SHIFT                     11

/* PCU :: DMA5_CNTLSTAT :: TRIGGER_ENABLE [10:10] */
#define BCHP_PCU_DMA5_CNTLSTAT_TRIGGER_ENABLE_MASK                 0x00000400
#define BCHP_PCU_DMA5_CNTLSTAT_TRIGGER_ENABLE_SHIFT                10

/* PCU :: DMA5_CNTLSTAT :: AUTOLOAD_ENABLE [09:09] */
#define BCHP_PCU_DMA5_CNTLSTAT_AUTOLOAD_ENABLE_MASK                0x00000200
#define BCHP_PCU_DMA5_CNTLSTAT_AUTOLOAD_ENABLE_SHIFT               9

/* PCU :: DMA5_CNTLSTAT :: RUN_ENABLE [08:08] */
#define BCHP_PCU_DMA5_CNTLSTAT_RUN_ENABLE_MASK                     0x00000100
#define BCHP_PCU_DMA5_CNTLSTAT_RUN_ENABLE_SHIFT                    8

/* PCU :: DMA5_CNTLSTAT :: reserved2 [07:06] */
#define BCHP_PCU_DMA5_CNTLSTAT_reserved2_MASK                      0x000000c0
#define BCHP_PCU_DMA5_CNTLSTAT_reserved2_SHIFT                     6

/* PCU :: DMA5_CNTLSTAT :: RUN_STATE [05:04] */
#define BCHP_PCU_DMA5_CNTLSTAT_RUN_STATE_MASK                      0x00000030
#define BCHP_PCU_DMA5_CNTLSTAT_RUN_STATE_SHIFT                     4

/* PCU :: DMA5_CNTLSTAT :: reserved3 [03:01] */
#define BCHP_PCU_DMA5_CNTLSTAT_reserved3_MASK                      0x0000000e
#define BCHP_PCU_DMA5_CNTLSTAT_reserved3_SHIFT                     1

/* PCU :: DMA5_CNTLSTAT :: QUEUE_AVAIL [00:00] */
#define BCHP_PCU_DMA5_CNTLSTAT_QUEUE_AVAIL_MASK                    0x00000001
#define BCHP_PCU_DMA5_CNTLSTAT_QUEUE_AVAIL_SHIFT                   0

/***************************************************************************
 *DMA6_CNTLSTAT - DMA6_CNTLSTAT
 ***************************************************************************/
/* PCU :: DMA6_CNTLSTAT :: reserved0 [31:30] */
#define BCHP_PCU_DMA6_CNTLSTAT_reserved0_MASK                      0xc0000000
#define BCHP_PCU_DMA6_CNTLSTAT_reserved0_SHIFT                     30

/* PCU :: DMA6_CNTLSTAT :: OP_CNTL [29:28] */
#define BCHP_PCU_DMA6_CNTLSTAT_OP_CNTL_MASK                        0x30000000
#define BCHP_PCU_DMA6_CNTLSTAT_OP_CNTL_SHIFT                       28

/* PCU :: DMA6_CNTLSTAT :: reserved1 [27:11] */
#define BCHP_PCU_DMA6_CNTLSTAT_reserved1_MASK                      0x0ffff800
#define BCHP_PCU_DMA6_CNTLSTAT_reserved1_SHIFT                     11

/* PCU :: DMA6_CNTLSTAT :: TRIGGER_ENABLE [10:10] */
#define BCHP_PCU_DMA6_CNTLSTAT_TRIGGER_ENABLE_MASK                 0x00000400
#define BCHP_PCU_DMA6_CNTLSTAT_TRIGGER_ENABLE_SHIFT                10

/* PCU :: DMA6_CNTLSTAT :: AUTOLOAD_ENABLE [09:09] */
#define BCHP_PCU_DMA6_CNTLSTAT_AUTOLOAD_ENABLE_MASK                0x00000200
#define BCHP_PCU_DMA6_CNTLSTAT_AUTOLOAD_ENABLE_SHIFT               9

/* PCU :: DMA6_CNTLSTAT :: RUN_ENABLE [08:08] */
#define BCHP_PCU_DMA6_CNTLSTAT_RUN_ENABLE_MASK                     0x00000100
#define BCHP_PCU_DMA6_CNTLSTAT_RUN_ENABLE_SHIFT                    8

/* PCU :: DMA6_CNTLSTAT :: reserved2 [07:06] */
#define BCHP_PCU_DMA6_CNTLSTAT_reserved2_MASK                      0x000000c0
#define BCHP_PCU_DMA6_CNTLSTAT_reserved2_SHIFT                     6

/* PCU :: DMA6_CNTLSTAT :: RUN_STATE [05:04] */
#define BCHP_PCU_DMA6_CNTLSTAT_RUN_STATE_MASK                      0x00000030
#define BCHP_PCU_DMA6_CNTLSTAT_RUN_STATE_SHIFT                     4

/* PCU :: DMA6_CNTLSTAT :: reserved3 [03:01] */
#define BCHP_PCU_DMA6_CNTLSTAT_reserved3_MASK                      0x0000000e
#define BCHP_PCU_DMA6_CNTLSTAT_reserved3_SHIFT                     1

/* PCU :: DMA6_CNTLSTAT :: QUEUE_AVAIL [00:00] */
#define BCHP_PCU_DMA6_CNTLSTAT_QUEUE_AVAIL_MASK                    0x00000001
#define BCHP_PCU_DMA6_CNTLSTAT_QUEUE_AVAIL_SHIFT                   0

/***************************************************************************
 *DMA7_CNTLSTAT - DMA7_CNTLSTAT
 ***************************************************************************/
/* PCU :: DMA7_CNTLSTAT :: reserved0 [31:30] */
#define BCHP_PCU_DMA7_CNTLSTAT_reserved0_MASK                      0xc0000000
#define BCHP_PCU_DMA7_CNTLSTAT_reserved0_SHIFT                     30

/* PCU :: DMA7_CNTLSTAT :: OP_CNTL [29:28] */
#define BCHP_PCU_DMA7_CNTLSTAT_OP_CNTL_MASK                        0x30000000
#define BCHP_PCU_DMA7_CNTLSTAT_OP_CNTL_SHIFT                       28

/* PCU :: DMA7_CNTLSTAT :: reserved1 [27:11] */
#define BCHP_PCU_DMA7_CNTLSTAT_reserved1_MASK                      0x0ffff800
#define BCHP_PCU_DMA7_CNTLSTAT_reserved1_SHIFT                     11

/* PCU :: DMA7_CNTLSTAT :: TRIGGER_ENABLE [10:10] */
#define BCHP_PCU_DMA7_CNTLSTAT_TRIGGER_ENABLE_MASK                 0x00000400
#define BCHP_PCU_DMA7_CNTLSTAT_TRIGGER_ENABLE_SHIFT                10

/* PCU :: DMA7_CNTLSTAT :: AUTOLOAD_ENABLE [09:09] */
#define BCHP_PCU_DMA7_CNTLSTAT_AUTOLOAD_ENABLE_MASK                0x00000200
#define BCHP_PCU_DMA7_CNTLSTAT_AUTOLOAD_ENABLE_SHIFT               9

/* PCU :: DMA7_CNTLSTAT :: RUN_ENABLE [08:08] */
#define BCHP_PCU_DMA7_CNTLSTAT_RUN_ENABLE_MASK                     0x00000100
#define BCHP_PCU_DMA7_CNTLSTAT_RUN_ENABLE_SHIFT                    8

/* PCU :: DMA7_CNTLSTAT :: reserved2 [07:06] */
#define BCHP_PCU_DMA7_CNTLSTAT_reserved2_MASK                      0x000000c0
#define BCHP_PCU_DMA7_CNTLSTAT_reserved2_SHIFT                     6

/* PCU :: DMA7_CNTLSTAT :: RUN_STATE [05:04] */
#define BCHP_PCU_DMA7_CNTLSTAT_RUN_STATE_MASK                      0x00000030
#define BCHP_PCU_DMA7_CNTLSTAT_RUN_STATE_SHIFT                     4

/* PCU :: DMA7_CNTLSTAT :: reserved3 [03:01] */
#define BCHP_PCU_DMA7_CNTLSTAT_reserved3_MASK                      0x0000000e
#define BCHP_PCU_DMA7_CNTLSTAT_reserved3_SHIFT                     1

/* PCU :: DMA7_CNTLSTAT :: QUEUE_AVAIL [00:00] */
#define BCHP_PCU_DMA7_CNTLSTAT_QUEUE_AVAIL_MASK                    0x00000001
#define BCHP_PCU_DMA7_CNTLSTAT_QUEUE_AVAIL_SHIFT                   0

/***************************************************************************
 *DMA_INTR_ENABLE - DMA_INTR_ENABLE
 ***************************************************************************/
/* PCU :: DMA_INTR_ENABLE :: reserved0 [31:24] */
#define BCHP_PCU_DMA_INTR_ENABLE_reserved0_MASK                    0xff000000
#define BCHP_PCU_DMA_INTR_ENABLE_reserved0_SHIFT                   24

/* PCU :: DMA_INTR_ENABLE :: CH7_ERR_EN [23:23] */
#define BCHP_PCU_DMA_INTR_ENABLE_CH7_ERR_EN_MASK                   0x00800000
#define BCHP_PCU_DMA_INTR_ENABLE_CH7_ERR_EN_SHIFT                  23

/* PCU :: DMA_INTR_ENABLE :: CH6_ERR_EN [22:22] */
#define BCHP_PCU_DMA_INTR_ENABLE_CH6_ERR_EN_MASK                   0x00400000
#define BCHP_PCU_DMA_INTR_ENABLE_CH6_ERR_EN_SHIFT                  22

/* PCU :: DMA_INTR_ENABLE :: CH5_ERR_EN [21:21] */
#define BCHP_PCU_DMA_INTR_ENABLE_CH5_ERR_EN_MASK                   0x00200000
#define BCHP_PCU_DMA_INTR_ENABLE_CH5_ERR_EN_SHIFT                  21

/* PCU :: DMA_INTR_ENABLE :: CH4_ERR_EN [20:20] */
#define BCHP_PCU_DMA_INTR_ENABLE_CH4_ERR_EN_MASK                   0x00100000
#define BCHP_PCU_DMA_INTR_ENABLE_CH4_ERR_EN_SHIFT                  20

/* PCU :: DMA_INTR_ENABLE :: CH3_ERR_EN [19:19] */
#define BCHP_PCU_DMA_INTR_ENABLE_CH3_ERR_EN_MASK                   0x00080000
#define BCHP_PCU_DMA_INTR_ENABLE_CH3_ERR_EN_SHIFT                  19

/* PCU :: DMA_INTR_ENABLE :: CH2_ERR_EN [18:18] */
#define BCHP_PCU_DMA_INTR_ENABLE_CH2_ERR_EN_MASK                   0x00040000
#define BCHP_PCU_DMA_INTR_ENABLE_CH2_ERR_EN_SHIFT                  18

/* PCU :: DMA_INTR_ENABLE :: CH1_ERR_EN [17:17] */
#define BCHP_PCU_DMA_INTR_ENABLE_CH1_ERR_EN_MASK                   0x00020000
#define BCHP_PCU_DMA_INTR_ENABLE_CH1_ERR_EN_SHIFT                  17

/* PCU :: DMA_INTR_ENABLE :: CH0_ERR_EN [16:16] */
#define BCHP_PCU_DMA_INTR_ENABLE_CH0_ERR_EN_MASK                   0x00010000
#define BCHP_PCU_DMA_INTR_ENABLE_CH0_ERR_EN_SHIFT                  16

/* PCU :: DMA_INTR_ENABLE :: reserved1 [15:08] */
#define BCHP_PCU_DMA_INTR_ENABLE_reserved1_MASK                    0x0000ff00
#define BCHP_PCU_DMA_INTR_ENABLE_reserved1_SHIFT                   8

/* PCU :: DMA_INTR_ENABLE :: CH7_EOB_EN [07:07] */
#define BCHP_PCU_DMA_INTR_ENABLE_CH7_EOB_EN_MASK                   0x00000080
#define BCHP_PCU_DMA_INTR_ENABLE_CH7_EOB_EN_SHIFT                  7

/* PCU :: DMA_INTR_ENABLE :: CH6_EOB_EN [06:06] */
#define BCHP_PCU_DMA_INTR_ENABLE_CH6_EOB_EN_MASK                   0x00000040
#define BCHP_PCU_DMA_INTR_ENABLE_CH6_EOB_EN_SHIFT                  6

/* PCU :: DMA_INTR_ENABLE :: CH5_EOB_EN [05:05] */
#define BCHP_PCU_DMA_INTR_ENABLE_CH5_EOB_EN_MASK                   0x00000020
#define BCHP_PCU_DMA_INTR_ENABLE_CH5_EOB_EN_SHIFT                  5

/* PCU :: DMA_INTR_ENABLE :: CH4_EOB_EN [04:04] */
#define BCHP_PCU_DMA_INTR_ENABLE_CH4_EOB_EN_MASK                   0x00000010
#define BCHP_PCU_DMA_INTR_ENABLE_CH4_EOB_EN_SHIFT                  4

/* PCU :: DMA_INTR_ENABLE :: CH3_EOB_EN [03:03] */
#define BCHP_PCU_DMA_INTR_ENABLE_CH3_EOB_EN_MASK                   0x00000008
#define BCHP_PCU_DMA_INTR_ENABLE_CH3_EOB_EN_SHIFT                  3

/* PCU :: DMA_INTR_ENABLE :: CH2_EOB_EN [02:02] */
#define BCHP_PCU_DMA_INTR_ENABLE_CH2_EOB_EN_MASK                   0x00000004
#define BCHP_PCU_DMA_INTR_ENABLE_CH2_EOB_EN_SHIFT                  2

/* PCU :: DMA_INTR_ENABLE :: CH1_EOB_EN [01:01] */
#define BCHP_PCU_DMA_INTR_ENABLE_CH1_EOB_EN_MASK                   0x00000002
#define BCHP_PCU_DMA_INTR_ENABLE_CH1_EOB_EN_SHIFT                  1

/* PCU :: DMA_INTR_ENABLE :: CH0_EOB_EN [00:00] */
#define BCHP_PCU_DMA_INTR_ENABLE_CH0_EOB_EN_MASK                   0x00000001
#define BCHP_PCU_DMA_INTR_ENABLE_CH0_EOB_EN_SHIFT                  0

/***************************************************************************
 *DMA_INTR_STATUS - DMA_INTR_STATUS
 ***************************************************************************/
/* PCU :: DMA_INTR_STATUS :: reserved0 [31:24] */
#define BCHP_PCU_DMA_INTR_STATUS_reserved0_MASK                    0xff000000
#define BCHP_PCU_DMA_INTR_STATUS_reserved0_SHIFT                   24

/* PCU :: DMA_INTR_STATUS :: CH7_ERR_STAT [23:23] */
#define BCHP_PCU_DMA_INTR_STATUS_CH7_ERR_STAT_MASK                 0x00800000
#define BCHP_PCU_DMA_INTR_STATUS_CH7_ERR_STAT_SHIFT                23

/* PCU :: DMA_INTR_STATUS :: CH6_ERR_STAT [22:22] */
#define BCHP_PCU_DMA_INTR_STATUS_CH6_ERR_STAT_MASK                 0x00400000
#define BCHP_PCU_DMA_INTR_STATUS_CH6_ERR_STAT_SHIFT                22

/* PCU :: DMA_INTR_STATUS :: CH5_ERR_STAT [21:21] */
#define BCHP_PCU_DMA_INTR_STATUS_CH5_ERR_STAT_MASK                 0x00200000
#define BCHP_PCU_DMA_INTR_STATUS_CH5_ERR_STAT_SHIFT                21

/* PCU :: DMA_INTR_STATUS :: CH4_ERR_STAT [20:20] */
#define BCHP_PCU_DMA_INTR_STATUS_CH4_ERR_STAT_MASK                 0x00100000
#define BCHP_PCU_DMA_INTR_STATUS_CH4_ERR_STAT_SHIFT                20

/* PCU :: DMA_INTR_STATUS :: CH3_ERR_STAT [19:19] */
#define BCHP_PCU_DMA_INTR_STATUS_CH3_ERR_STAT_MASK                 0x00080000
#define BCHP_PCU_DMA_INTR_STATUS_CH3_ERR_STAT_SHIFT                19

/* PCU :: DMA_INTR_STATUS :: CH2_ERR_STAT [18:18] */
#define BCHP_PCU_DMA_INTR_STATUS_CH2_ERR_STAT_MASK                 0x00040000
#define BCHP_PCU_DMA_INTR_STATUS_CH2_ERR_STAT_SHIFT                18

/* PCU :: DMA_INTR_STATUS :: CH1_ERR_STAT [17:17] */
#define BCHP_PCU_DMA_INTR_STATUS_CH1_ERR_STAT_MASK                 0x00020000
#define BCHP_PCU_DMA_INTR_STATUS_CH1_ERR_STAT_SHIFT                17

/* PCU :: DMA_INTR_STATUS :: CH0_ERR_STAT [16:16] */
#define BCHP_PCU_DMA_INTR_STATUS_CH0_ERR_STAT_MASK                 0x00010000
#define BCHP_PCU_DMA_INTR_STATUS_CH0_ERR_STAT_SHIFT                16

/* PCU :: DMA_INTR_STATUS :: reserved1 [15:08] */
#define BCHP_PCU_DMA_INTR_STATUS_reserved1_MASK                    0x0000ff00
#define BCHP_PCU_DMA_INTR_STATUS_reserved1_SHIFT                   8

/* PCU :: DMA_INTR_STATUS :: CH7_EOB_STAT [07:07] */
#define BCHP_PCU_DMA_INTR_STATUS_CH7_EOB_STAT_MASK                 0x00000080
#define BCHP_PCU_DMA_INTR_STATUS_CH7_EOB_STAT_SHIFT                7

/* PCU :: DMA_INTR_STATUS :: CH6_EOB_STAT [06:06] */
#define BCHP_PCU_DMA_INTR_STATUS_CH6_EOB_STAT_MASK                 0x00000040
#define BCHP_PCU_DMA_INTR_STATUS_CH6_EOB_STAT_SHIFT                6

/* PCU :: DMA_INTR_STATUS :: CH5_EOB_STAT [05:05] */
#define BCHP_PCU_DMA_INTR_STATUS_CH5_EOB_STAT_MASK                 0x00000020
#define BCHP_PCU_DMA_INTR_STATUS_CH5_EOB_STAT_SHIFT                5

/* PCU :: DMA_INTR_STATUS :: CH4_EOB_STAT [04:04] */
#define BCHP_PCU_DMA_INTR_STATUS_CH4_EOB_STAT_MASK                 0x00000010
#define BCHP_PCU_DMA_INTR_STATUS_CH4_EOB_STAT_SHIFT                4

/* PCU :: DMA_INTR_STATUS :: CH3_EOB_STAT [03:03] */
#define BCHP_PCU_DMA_INTR_STATUS_CH3_EOB_STAT_MASK                 0x00000008
#define BCHP_PCU_DMA_INTR_STATUS_CH3_EOB_STAT_SHIFT                3

/* PCU :: DMA_INTR_STATUS :: CH2_EOB_STAT [02:02] */
#define BCHP_PCU_DMA_INTR_STATUS_CH2_EOB_STAT_MASK                 0x00000004
#define BCHP_PCU_DMA_INTR_STATUS_CH2_EOB_STAT_SHIFT                2

/* PCU :: DMA_INTR_STATUS :: CH1_EOB_STAT [01:01] */
#define BCHP_PCU_DMA_INTR_STATUS_CH1_EOB_STAT_MASK                 0x00000002
#define BCHP_PCU_DMA_INTR_STATUS_CH1_EOB_STAT_SHIFT                1

/* PCU :: DMA_INTR_STATUS :: CH0_EOB_STAT [00:00] */
#define BCHP_PCU_DMA_INTR_STATUS_CH0_EOB_STAT_MASK                 0x00000001
#define BCHP_PCU_DMA_INTR_STATUS_CH0_EOB_STAT_SHIFT                0

/***************************************************************************
 *DMAS_MEM_ADDR - DMAS_MEM_ADDR
 ***************************************************************************/
/* PCU :: DMAS_MEM_ADDR :: DMAS_MEM_ADDR [31:00] */
#define BCHP_PCU_DMAS_MEM_ADDR_DMAS_MEM_ADDR_MASK                  0xffffffff
#define BCHP_PCU_DMAS_MEM_ADDR_DMAS_MEM_ADDR_SHIFT                 0

/***************************************************************************
 *DMAS_DEV_ADDR - DMAS_DEV_ADDR
 ***************************************************************************/
/* PCU :: DMAS_DEV_ADDR :: DMAS_DEV_ADDR [31:00] */
#define BCHP_PCU_DMAS_DEV_ADDR_DMAS_DEV_ADDR_MASK                  0xffffffff
#define BCHP_PCU_DMAS_DEV_ADDR_DMAS_DEV_ADDR_SHIFT                 0

/***************************************************************************
 *DMAS_DMA_SIZE - DMAS_DMA_SIZE
 ***************************************************************************/
/* PCU :: DMAS_DMA_SIZE :: DMAS_DMA_SIZE [31:00] */
#define BCHP_PCU_DMAS_DMA_SIZE_DMAS_DMA_SIZE_MASK                  0xffffffff
#define BCHP_PCU_DMAS_DMA_SIZE_DMAS_DMA_SIZE_SHIFT                 0

/***************************************************************************
 *DMAS_CONFIG - DMAS_CONFIG
 ***************************************************************************/
/* PCU :: DMAS_CONFIG :: reserved0 [31:11] */
#define BCHP_PCU_DMAS_CONFIG_reserved0_MASK                        0xfffff800
#define BCHP_PCU_DMAS_CONFIG_reserved0_SHIFT                       11

/* PCU :: DMAS_CONFIG :: DMA_TRIGGER [10:10] */
#define BCHP_PCU_DMAS_CONFIG_DMA_TRIGGER_MASK                      0x00000400
#define BCHP_PCU_DMAS_CONFIG_DMA_TRIGGER_SHIFT                     10

/* PCU :: DMAS_CONFIG :: DIRECTION [09:09] */
#define BCHP_PCU_DMAS_CONFIG_DIRECTION_MASK                        0x00000200
#define BCHP_PCU_DMAS_CONFIG_DIRECTION_SHIFT                       9

/* PCU :: DMAS_CONFIG :: DEV_ADDR_INC [08:08] */
#define BCHP_PCU_DMAS_CONFIG_DEV_ADDR_INC_MASK                     0x00000100
#define BCHP_PCU_DMAS_CONFIG_DEV_ADDR_INC_SHIFT                    8

/* PCU :: DMAS_CONFIG :: reserved1 [07:07] */
#define BCHP_PCU_DMAS_CONFIG_reserved1_MASK                        0x00000080
#define BCHP_PCU_DMAS_CONFIG_reserved1_SHIFT                       7

/* PCU :: DMAS_CONFIG :: BURST_SIZE [06:00] */
#define BCHP_PCU_DMAS_CONFIG_BURST_SIZE_MASK                       0x0000007f
#define BCHP_PCU_DMAS_CONFIG_BURST_SIZE_SHIFT                      0

/***************************************************************************
 *DMAS_CNTL - DMAS_CNTL
 ***************************************************************************/
/* PCU :: DMAS_CNTL :: reserved0 [31:18] */
#define BCHP_PCU_DMAS_CNTL_reserved0_MASK                          0xfffc0000
#define BCHP_PCU_DMAS_CNTL_reserved0_SHIFT                         18

/* PCU :: DMAS_CNTL :: DMAS_PAR_OP [17:17] */
#define BCHP_PCU_DMAS_CNTL_DMAS_PAR_OP_MASK                        0x00020000
#define BCHP_PCU_DMAS_CNTL_DMAS_PAR_OP_SHIFT                       17

/* PCU :: DMAS_CNTL :: READ_CACHE_EN [16:16] */
#define BCHP_PCU_DMAS_CNTL_READ_CACHE_EN_MASK                      0x00010000
#define BCHP_PCU_DMAS_CNTL_READ_CACHE_EN_SHIFT                     16

/* PCU :: DMAS_CNTL :: TIME_OUT_CNT [15:08] */
#define BCHP_PCU_DMAS_CNTL_TIME_OUT_CNT_MASK                       0x0000ff00
#define BCHP_PCU_DMAS_CNTL_TIME_OUT_CNT_SHIFT                      8

/* PCU :: DMAS_CNTL :: reserved1 [07:02] */
#define BCHP_PCU_DMAS_CNTL_reserved1_MASK                          0x000000fc
#define BCHP_PCU_DMAS_CNTL_reserved1_SHIFT                         2

/* PCU :: DMAS_CNTL :: SCB_WR_FLUSH_REQ [01:01] */
#define BCHP_PCU_DMAS_CNTL_SCB_WR_FLUSH_REQ_MASK                   0x00000002
#define BCHP_PCU_DMAS_CNTL_SCB_WR_FLUSH_REQ_SHIFT                  1

/* PCU :: DMAS_CNTL :: DMASM_RESET [00:00] */
#define BCHP_PCU_DMAS_CNTL_DMASM_RESET_MASK                        0x00000001
#define BCHP_PCU_DMAS_CNTL_DMASM_RESET_SHIFT                       0

/***************************************************************************
 *DMAS_STATUS - DMAS_STATUS
 ***************************************************************************/
/* PCU :: DMAS_STATUS :: reserved0 [31:13] */
#define BCHP_PCU_DMAS_STATUS_reserved0_MASK                        0xffffe000
#define BCHP_PCU_DMAS_STATUS_reserved0_SHIFT                       13

/* PCU :: DMAS_STATUS :: FIFO_FULL [12:12] */
#define BCHP_PCU_DMAS_STATUS_FIFO_FULL_MASK                        0x00001000
#define BCHP_PCU_DMAS_STATUS_FIFO_FULL_SHIFT                       12

/* PCU :: DMAS_STATUS :: FIFO_EMPTY [11:11] */
#define BCHP_PCU_DMAS_STATUS_FIFO_EMPTY_MASK                       0x00000800
#define BCHP_PCU_DMAS_STATUS_FIFO_EMPTY_SHIFT                      11

/* PCU :: DMAS_STATUS :: FIFO_UNDERFLOW [10:10] */
#define BCHP_PCU_DMAS_STATUS_FIFO_UNDERFLOW_MASK                   0x00000400
#define BCHP_PCU_DMAS_STATUS_FIFO_UNDERFLOW_SHIFT                  10

/* PCU :: DMAS_STATUS :: FIFO_OVERFLOW [09:09] */
#define BCHP_PCU_DMAS_STATUS_FIFO_OVERFLOW_MASK                    0x00000200
#define BCHP_PCU_DMAS_STATUS_FIFO_OVERFLOW_SHIFT                   9

/* PCU :: DMAS_STATUS :: FIFO_CNT [08:00] */
#define BCHP_PCU_DMAS_STATUS_FIFO_CNT_MASK                         0x000001ff
#define BCHP_PCU_DMAS_STATUS_FIFO_CNT_SHIFT                        0

/***************************************************************************
 *DMAS_INT_STATUS - DMAS_INT_STATUS
 ***************************************************************************/
/* PCU :: DMAS_INT_STATUS :: reserved0 [31:05] */
#define BCHP_PCU_DMAS_INT_STATUS_reserved0_MASK                    0xffffffe0
#define BCHP_PCU_DMAS_INT_STATUS_reserved0_SHIFT                   5

/* PCU :: DMAS_INT_STATUS :: FIFO_UNDERFLOW_INT [04:04] */
#define BCHP_PCU_DMAS_INT_STATUS_FIFO_UNDERFLOW_INT_MASK           0x00000010
#define BCHP_PCU_DMAS_INT_STATUS_FIFO_UNDERFLOW_INT_SHIFT          4

/* PCU :: DMAS_INT_STATUS :: FIFO_OVERFLOW_INT [03:03] */
#define BCHP_PCU_DMAS_INT_STATUS_FIFO_OVERFLOW_INT_MASK            0x00000008
#define BCHP_PCU_DMAS_INT_STATUS_FIFO_OVERFLOW_INT_SHIFT           3

/* PCU :: DMAS_INT_STATUS :: FIFO_FULL_INT [02:02] */
#define BCHP_PCU_DMAS_INT_STATUS_FIFO_FULL_INT_MASK                0x00000004
#define BCHP_PCU_DMAS_INT_STATUS_FIFO_FULL_INT_SHIFT               2

/* PCU :: DMAS_INT_STATUS :: FIFO_EMPTY_INT [01:01] */
#define BCHP_PCU_DMAS_INT_STATUS_FIFO_EMPTY_INT_MASK               0x00000002
#define BCHP_PCU_DMAS_INT_STATUS_FIFO_EMPTY_INT_SHIFT              1

/* PCU :: DMAS_INT_STATUS :: DMA_DONE_INT [00:00] */
#define BCHP_PCU_DMAS_INT_STATUS_DMA_DONE_INT_MASK                 0x00000001
#define BCHP_PCU_DMAS_INT_STATUS_DMA_DONE_INT_SHIFT                0

/***************************************************************************
 *DMAS_INT_EN - DMAS_INT_EN
 ***************************************************************************/
/* PCU :: DMAS_INT_EN :: reserved0 [31:05] */
#define BCHP_PCU_DMAS_INT_EN_reserved0_MASK                        0xffffffe0
#define BCHP_PCU_DMAS_INT_EN_reserved0_SHIFT                       5

/* PCU :: DMAS_INT_EN :: FIFO_UNDERFLOW_INT_EN [04:04] */
#define BCHP_PCU_DMAS_INT_EN_FIFO_UNDERFLOW_INT_EN_MASK            0x00000010
#define BCHP_PCU_DMAS_INT_EN_FIFO_UNDERFLOW_INT_EN_SHIFT           4

/* PCU :: DMAS_INT_EN :: FIFO_OVERFLOW_INT_EN [03:03] */
#define BCHP_PCU_DMAS_INT_EN_FIFO_OVERFLOW_INT_EN_MASK             0x00000008
#define BCHP_PCU_DMAS_INT_EN_FIFO_OVERFLOW_INT_EN_SHIFT            3

/* PCU :: DMAS_INT_EN :: FIFO_FULL_INT_EN [02:02] */
#define BCHP_PCU_DMAS_INT_EN_FIFO_FULL_INT_EN_MASK                 0x00000004
#define BCHP_PCU_DMAS_INT_EN_FIFO_FULL_INT_EN_SHIFT                2

/* PCU :: DMAS_INT_EN :: FIFO_EMPTY_INT_EN [01:01] */
#define BCHP_PCU_DMAS_INT_EN_FIFO_EMPTY_INT_EN_MASK                0x00000002
#define BCHP_PCU_DMAS_INT_EN_FIFO_EMPTY_INT_EN_SHIFT               1

/* PCU :: DMAS_INT_EN :: DMA_DONE_INT_EN [00:00] */
#define BCHP_PCU_DMAS_INT_EN_DMA_DONE_INT_EN_MASK                  0x00000001
#define BCHP_PCU_DMAS_INT_EN_DMA_DONE_INT_EN_SHIFT                 0

/***************************************************************************
 *ONENAND_CNTL - ONENAND_CNTL
 ***************************************************************************/
/* PCU :: ONENAND_CNTL :: reserved0 [31:25] */
#define BCHP_PCU_ONENAND_CNTL_reserved0_MASK                       0xfe000000
#define BCHP_PCU_ONENAND_CNTL_reserved0_SHIFT                      25

/* PCU :: ONENAND_CNTL :: BYTE_SWAP [24:24] */
#define BCHP_PCU_ONENAND_CNTL_BYTE_SWAP_MASK                       0x01000000
#define BCHP_PCU_ONENAND_CNTL_BYTE_SWAP_SHIFT                      24

/* PCU :: ONENAND_CNTL :: SOFTRST_PARIF [23:23] */
#define BCHP_PCU_ONENAND_CNTL_SOFTRST_PARIF_MASK                   0x00800000
#define BCHP_PCU_ONENAND_CNTL_SOFTRST_PARIF_SHIFT                  23

/* PCU :: ONENAND_CNTL :: OND_RM_MARGIN [22:19] */
#define BCHP_PCU_ONENAND_CNTL_OND_RM_MARGIN_MASK                   0x00780000
#define BCHP_PCU_ONENAND_CNTL_OND_RM_MARGIN_SHIFT                  19

/* PCU :: ONENAND_CNTL :: OND_RM_MARGIN_EN [18:18] */
#define BCHP_PCU_ONENAND_CNTL_OND_RM_MARGIN_EN_MASK                0x00040000
#define BCHP_PCU_ONENAND_CNTL_OND_RM_MARGIN_EN_SHIFT               18

/* PCU :: ONENAND_CNTL :: OND_BRWL_VALUE [17:15] */
#define BCHP_PCU_ONENAND_CNTL_OND_BRWL_VALUE_MASK                  0x00038000
#define BCHP_PCU_ONENAND_CNTL_OND_BRWL_VALUE_SHIFT                 15

/* PCU :: ONENAND_CNTL :: OND_CLK_DIVIDER [14:10] */
#define BCHP_PCU_ONENAND_CNTL_OND_CLK_DIVIDER_MASK                 0x00007c00
#define BCHP_PCU_ONENAND_CNTL_OND_CLK_DIVIDER_SHIFT                10

/* PCU :: ONENAND_CNTL :: FIFO_FLUSH_DIS [09:09] */
#define BCHP_PCU_ONENAND_CNTL_FIFO_FLUSH_DIS_MASK                  0x00000200
#define BCHP_PCU_ONENAND_CNTL_FIFO_FLUSH_DIS_SHIFT                 9

/* PCU :: ONENAND_CNTL :: CS_BY_ADDR_OR_REG [08:08] */
#define BCHP_PCU_ONENAND_CNTL_CS_BY_ADDR_OR_REG_MASK               0x00000100
#define BCHP_PCU_ONENAND_CNTL_CS_BY_ADDR_OR_REG_SHIFT              8

/* PCU :: ONENAND_CNTL :: CHIP_SEL_1 [07:07] */
#define BCHP_PCU_ONENAND_CNTL_CHIP_SEL_1_MASK                      0x00000080
#define BCHP_PCU_ONENAND_CNTL_CHIP_SEL_1_SHIFT                     7

/* PCU :: ONENAND_CNTL :: CHIP_SEL_0 [06:06] */
#define BCHP_PCU_ONENAND_CNTL_CHIP_SEL_0_MASK                      0x00000040
#define BCHP_PCU_ONENAND_CNTL_CHIP_SEL_0_SHIFT                     6

/* PCU :: ONENAND_CNTL :: SOFTRST_FIFO [05:05] */
#define BCHP_PCU_ONENAND_CNTL_SOFTRST_FIFO_MASK                    0x00000020
#define BCHP_PCU_ONENAND_CNTL_SOFTRST_FIFO_SHIFT                   5

/* PCU :: ONENAND_CNTL :: SOFTRST_WRSM [04:04] */
#define BCHP_PCU_ONENAND_CNTL_SOFTRST_WRSM_MASK                    0x00000010
#define BCHP_PCU_ONENAND_CNTL_SOFTRST_WRSM_SHIFT                   4

/* PCU :: ONENAND_CNTL :: SOFTRST_RDSM [03:03] */
#define BCHP_PCU_ONENAND_CNTL_SOFTRST_RDSM_MASK                    0x00000008
#define BCHP_PCU_ONENAND_CNTL_SOFTRST_RDSM_SHIFT                   3

/* PCU :: ONENAND_CNTL :: SYNC_WRITE_EN [02:02] */
#define BCHP_PCU_ONENAND_CNTL_SYNC_WRITE_EN_MASK                   0x00000004
#define BCHP_PCU_ONENAND_CNTL_SYNC_WRITE_EN_SHIFT                  2

/* PCU :: ONENAND_CNTL :: SYNC_READ_EN [01:01] */
#define BCHP_PCU_ONENAND_CNTL_SYNC_READ_EN_MASK                    0x00000002
#define BCHP_PCU_ONENAND_CNTL_SYNC_READ_EN_SHIFT                   1

/* PCU :: ONENAND_CNTL :: OND_CNTL_EN [00:00] */
#define BCHP_PCU_ONENAND_CNTL_OND_CNTL_EN_MASK                     0x00000001
#define BCHP_PCU_ONENAND_CNTL_OND_CNTL_EN_SHIFT                    0

/***************************************************************************
 *ONENAND_INT_EN - ONENAND_INT_EN
 ***************************************************************************/
/* PCU :: ONENAND_INT_EN :: reserved0 [31:08] */
#define BCHP_PCU_ONENAND_INT_EN_reserved0_MASK                     0xffffff00
#define BCHP_PCU_ONENAND_INT_EN_reserved0_SHIFT                    8

/* PCU :: ONENAND_INT_EN :: DFIFO_EMPTY_INT_EN [07:07] */
#define BCHP_PCU_ONENAND_INT_EN_DFIFO_EMPTY_INT_EN_MASK            0x00000080
#define BCHP_PCU_ONENAND_INT_EN_DFIFO_EMPTY_INT_EN_SHIFT           7

/* PCU :: ONENAND_INT_EN :: DFIFO_FULL_INT_EN [06:06] */
#define BCHP_PCU_ONENAND_INT_EN_DFIFO_FULL_INT_EN_MASK             0x00000040
#define BCHP_PCU_ONENAND_INT_EN_DFIFO_FULL_INT_EN_SHIFT            6

/* PCU :: ONENAND_INT_EN :: DFIFO_ALMOST_FULL_INT_EN [05:05] */
#define BCHP_PCU_ONENAND_INT_EN_DFIFO_ALMOST_FULL_INT_EN_MASK      0x00000020
#define BCHP_PCU_ONENAND_INT_EN_DFIFO_ALMOST_FULL_INT_EN_SHIFT     5

/* PCU :: ONENAND_INT_EN :: DFIFO_HALF_FULL_INT_EN [04:04] */
#define BCHP_PCU_ONENAND_INT_EN_DFIFO_HALF_FULL_INT_EN_MASK        0x00000010
#define BCHP_PCU_ONENAND_INT_EN_DFIFO_HALF_FULL_INT_EN_SHIFT       4

/* PCU :: ONENAND_INT_EN :: DFIFO_FLUSH_REQ_INT_EN [03:03] */
#define BCHP_PCU_ONENAND_INT_EN_DFIFO_FLUSH_REQ_INT_EN_MASK        0x00000008
#define BCHP_PCU_ONENAND_INT_EN_DFIFO_FLUSH_REQ_INT_EN_SHIFT       3

/* PCU :: ONENAND_INT_EN :: ONDRDREQ_IN_SYNCWR_INT_EN [02:02] */
#define BCHP_PCU_ONENAND_INT_EN_ONDRDREQ_IN_SYNCWR_INT_EN_MASK     0x00000004
#define BCHP_PCU_ONENAND_INT_EN_ONDRDREQ_IN_SYNCWR_INT_EN_SHIFT    2

/* PCU :: ONENAND_INT_EN :: CNTLREGREQ_IN_SYNCWR_INT_EN [01:01] */
#define BCHP_PCU_ONENAND_INT_EN_CNTLREGREQ_IN_SYNCWR_INT_EN_MASK   0x00000002
#define BCHP_PCU_ONENAND_INT_EN_CNTLREGREQ_IN_SYNCWR_INT_EN_SHIFT  1

/* PCU :: ONENAND_INT_EN :: ONENAND_INT_EN [00:00] */
#define BCHP_PCU_ONENAND_INT_EN_ONENAND_INT_EN_MASK                0x00000001
#define BCHP_PCU_ONENAND_INT_EN_ONENAND_INT_EN_SHIFT               0

/***************************************************************************
 *ONENAND_INT_STATUS - ONENAND_INT_STATUS
 ***************************************************************************/
/* PCU :: ONENAND_INT_STATUS :: reserved0 [31:08] */
#define BCHP_PCU_ONENAND_INT_STATUS_reserved0_MASK                 0xffffff00
#define BCHP_PCU_ONENAND_INT_STATUS_reserved0_SHIFT                8

/* PCU :: ONENAND_INT_STATUS :: DFIFO_EMPTY_INT_STAT [07:07] */
#define BCHP_PCU_ONENAND_INT_STATUS_DFIFO_EMPTY_INT_STAT_MASK      0x00000080
#define BCHP_PCU_ONENAND_INT_STATUS_DFIFO_EMPTY_INT_STAT_SHIFT     7

/* PCU :: ONENAND_INT_STATUS :: DFIFO_FULL_INT_STAT [06:06] */
#define BCHP_PCU_ONENAND_INT_STATUS_DFIFO_FULL_INT_STAT_MASK       0x00000040
#define BCHP_PCU_ONENAND_INT_STATUS_DFIFO_FULL_INT_STAT_SHIFT      6

/* PCU :: ONENAND_INT_STATUS :: DFIFO_ALMOST_FULL_INT_STAT [05:05] */
#define BCHP_PCU_ONENAND_INT_STATUS_DFIFO_ALMOST_FULL_INT_STAT_MASK 0x00000020
#define BCHP_PCU_ONENAND_INT_STATUS_DFIFO_ALMOST_FULL_INT_STAT_SHIFT 5

/* PCU :: ONENAND_INT_STATUS :: DFIFO_HALF_FULL_INT_STAT [04:04] */
#define BCHP_PCU_ONENAND_INT_STATUS_DFIFO_HALF_FULL_INT_STAT_MASK  0x00000010
#define BCHP_PCU_ONENAND_INT_STATUS_DFIFO_HALF_FULL_INT_STAT_SHIFT 4

/* PCU :: ONENAND_INT_STATUS :: DFIFO_FLUSH_REQ_INT_STAT [03:03] */
#define BCHP_PCU_ONENAND_INT_STATUS_DFIFO_FLUSH_REQ_INT_STAT_MASK  0x00000008
#define BCHP_PCU_ONENAND_INT_STATUS_DFIFO_FLUSH_REQ_INT_STAT_SHIFT 3

/* PCU :: ONENAND_INT_STATUS :: ONDRDREQ_IN_SYNCWR_INT_STAT [02:02] */
#define BCHP_PCU_ONENAND_INT_STATUS_ONDRDREQ_IN_SYNCWR_INT_STAT_MASK 0x00000004
#define BCHP_PCU_ONENAND_INT_STATUS_ONDRDREQ_IN_SYNCWR_INT_STAT_SHIFT 2

/* PCU :: ONENAND_INT_STATUS :: CNTLREGREQ_IN_SYNCWR_INT_STAT [01:01] */
#define BCHP_PCU_ONENAND_INT_STATUS_CNTLREGREQ_IN_SYNCWR_INT_STAT_MASK 0x00000002
#define BCHP_PCU_ONENAND_INT_STATUS_CNTLREGREQ_IN_SYNCWR_INT_STAT_SHIFT 1

/* PCU :: ONENAND_INT_STATUS :: ONENAND_INT_STAT [00:00] */
#define BCHP_PCU_ONENAND_INT_STATUS_ONENAND_INT_STAT_MASK          0x00000001
#define BCHP_PCU_ONENAND_INT_STATUS_ONENAND_INT_STAT_SHIFT         0

/***************************************************************************
 *ONENAND_BURST_CNT - ONENAND_BURST_CNT
 ***************************************************************************/
/* PCU :: ONENAND_BURST_CNT :: reserved0 [31:17] */
#define BCHP_PCU_ONENAND_BURST_CNT_reserved0_MASK                  0xfffe0000
#define BCHP_PCU_ONENAND_BURST_CNT_reserved0_SHIFT                 17

/* PCU :: ONENAND_BURST_CNT :: BURST_COUNT_EN [16:16] */
#define BCHP_PCU_ONENAND_BURST_CNT_BURST_COUNT_EN_MASK             0x00010000
#define BCHP_PCU_ONENAND_BURST_CNT_BURST_COUNT_EN_SHIFT            16

/* PCU :: ONENAND_BURST_CNT :: BURST_BYTE_COUNT [15:00] */
#define BCHP_PCU_ONENAND_BURST_CNT_BURST_BYTE_COUNT_MASK           0x0000ffff
#define BCHP_PCU_ONENAND_BURST_CNT_BURST_BYTE_COUNT_SHIFT          0

/***************************************************************************
 *ONENAND_DFIFO_STATUS - ONENAND_DFIFO_STATUS
 ***************************************************************************/
/* PCU :: ONENAND_DFIFO_STATUS :: reserved0 [31:05] */
#define BCHP_PCU_ONENAND_DFIFO_STATUS_reserved0_MASK               0xffffffe0
#define BCHP_PCU_ONENAND_DFIFO_STATUS_reserved0_SHIFT              5

/* PCU :: ONENAND_DFIFO_STATUS :: FIFO_FULL [04:04] */
#define BCHP_PCU_ONENAND_DFIFO_STATUS_FIFO_FULL_MASK               0x00000010
#define BCHP_PCU_ONENAND_DFIFO_STATUS_FIFO_FULL_SHIFT              4

/* PCU :: ONENAND_DFIFO_STATUS :: FIFO_ALMOST_FULL [03:03] */
#define BCHP_PCU_ONENAND_DFIFO_STATUS_FIFO_ALMOST_FULL_MASK        0x00000008
#define BCHP_PCU_ONENAND_DFIFO_STATUS_FIFO_ALMOST_FULL_SHIFT       3

/* PCU :: ONENAND_DFIFO_STATUS :: FIFO_HALF_FULL [02:02] */
#define BCHP_PCU_ONENAND_DFIFO_STATUS_FIFO_HALF_FULL_MASK          0x00000004
#define BCHP_PCU_ONENAND_DFIFO_STATUS_FIFO_HALF_FULL_SHIFT         2

/* PCU :: ONENAND_DFIFO_STATUS :: FIFO_EMPTY [01:01] */
#define BCHP_PCU_ONENAND_DFIFO_STATUS_FIFO_EMPTY_MASK              0x00000002
#define BCHP_PCU_ONENAND_DFIFO_STATUS_FIFO_EMPTY_SHIFT             1

/* PCU :: ONENAND_DFIFO_STATUS :: FIFO_FLUSH_STATUS [00:00] */
#define BCHP_PCU_ONENAND_DFIFO_STATUS_FIFO_FLUSH_STATUS_MASK       0x00000001
#define BCHP_PCU_ONENAND_DFIFO_STATUS_FIFO_FLUSH_STATUS_SHIFT      0

/***************************************************************************
 *ONENAND_AC_PRESCALE - ONENAND_AC_PRESCALE
 ***************************************************************************/
/* PCU :: ONENAND_AC_PRESCALE :: reserved0 [31:30] */
#define BCHP_PCU_ONENAND_AC_PRESCALE_reserved0_MASK                0xc0000000
#define BCHP_PCU_ONENAND_AC_PRESCALE_reserved0_SHIFT               30

/* PCU :: ONENAND_AC_PRESCALE :: SYNC_DATA_TIMING [29:28] */
#define BCHP_PCU_ONENAND_AC_PRESCALE_SYNC_DATA_TIMING_MASK         0x30000000
#define BCHP_PCU_ONENAND_AC_PRESCALE_SYNC_DATA_TIMING_SHIFT        28

/* PCU :: ONENAND_AC_PRESCALE :: TWPH_AC_PRESCALE [27:24] */
#define BCHP_PCU_ONENAND_AC_PRESCALE_TWPH_AC_PRESCALE_MASK         0x0f000000
#define BCHP_PCU_ONENAND_AC_PRESCALE_TWPH_AC_PRESCALE_SHIFT        24

/* PCU :: ONENAND_AC_PRESCALE :: TWPL_AC_PRESCALE [23:20] */
#define BCHP_PCU_ONENAND_AC_PRESCALE_TWPL_AC_PRESCALE_MASK         0x00f00000
#define BCHP_PCU_ONENAND_AC_PRESCALE_TWPL_AC_PRESCALE_SHIFT        20

/* PCU :: ONENAND_AC_PRESCALE :: ASYNC_TOE_ACSCALE [19:16] */
#define BCHP_PCU_ONENAND_AC_PRESCALE_ASYNC_TOE_ACSCALE_MASK        0x000f0000
#define BCHP_PCU_ONENAND_AC_PRESCALE_ASYNC_TOE_ACSCALE_SHIFT       16

/* PCU :: ONENAND_AC_PRESCALE :: AVDH_AC_PRESCALE [15:12] */
#define BCHP_PCU_ONENAND_AC_PRESCALE_AVDH_AC_PRESCALE_MASK         0x0000f000
#define BCHP_PCU_ONENAND_AC_PRESCALE_AVDH_AC_PRESCALE_SHIFT        12

/* PCU :: ONENAND_AC_PRESCALE :: AVDB_AC_PRESCALE [11:08] */
#define BCHP_PCU_ONENAND_AC_PRESCALE_AVDB_AC_PRESCALE_MASK         0x00000f00
#define BCHP_PCU_ONENAND_AC_PRESCALE_AVDB_AC_PRESCALE_SHIFT        8

/* PCU :: ONENAND_AC_PRESCALE :: WRSM_GLOBAL_ACSCALE [07:04] */
#define BCHP_PCU_ONENAND_AC_PRESCALE_WRSM_GLOBAL_ACSCALE_MASK      0x000000f0
#define BCHP_PCU_ONENAND_AC_PRESCALE_WRSM_GLOBAL_ACSCALE_SHIFT     4

/* PCU :: ONENAND_AC_PRESCALE :: RDSM_GLOBAL_ACSCALE [03:00] */
#define BCHP_PCU_ONENAND_AC_PRESCALE_RDSM_GLOBAL_ACSCALE_MASK      0x0000000f
#define BCHP_PCU_ONENAND_AC_PRESCALE_RDSM_GLOBAL_ACSCALE_SHIFT     0

/***************************************************************************
 *BSC_B_CNTL_0 - BSC_B_CNTL_0
 ***************************************************************************/
/* PCU :: BSC_B_CNTL_0 :: I2C_PRESCALE [31:16] */
#define BCHP_PCU_BSC_B_CNTL_0_I2C_PRESCALE_MASK                    0xffff0000
#define BCHP_PCU_BSC_B_CNTL_0_I2C_PRESCALE_SHIFT                   16

/* PCU :: BSC_B_CNTL_0 :: reserved0 [15:13] */
#define BCHP_PCU_BSC_B_CNTL_0_reserved0_MASK                       0x0000e000
#define BCHP_PCU_BSC_B_CNTL_0_reserved0_SHIFT                      13

/* PCU :: BSC_B_CNTL_0 :: I2C_GO [12:12] */
#define BCHP_PCU_BSC_B_CNTL_0_I2C_GO_MASK                          0x00001000
#define BCHP_PCU_BSC_B_CNTL_0_I2C_GO_SHIFT                         12

/* PCU :: BSC_B_CNTL_0 :: I2C_ABORT [11:11] */
#define BCHP_PCU_BSC_B_CNTL_0_I2C_ABORT_MASK                       0x00000800
#define BCHP_PCU_BSC_B_CNTL_0_I2C_ABORT_SHIFT                      11

/* PCU :: BSC_B_CNTL_0 :: I2C_RECEIVE [10:10] */
#define BCHP_PCU_BSC_B_CNTL_0_I2C_RECEIVE_MASK                     0x00000400
#define BCHP_PCU_BSC_B_CNTL_0_I2C_RECEIVE_SHIFT                    10

/* PCU :: BSC_B_CNTL_0 :: I2C_STOP [09:09] */
#define BCHP_PCU_BSC_B_CNTL_0_I2C_STOP_MASK                        0x00000200
#define BCHP_PCU_BSC_B_CNTL_0_I2C_STOP_SHIFT                       9

/* PCU :: BSC_B_CNTL_0 :: I2C_START [08:08] */
#define BCHP_PCU_BSC_B_CNTL_0_I2C_START_MASK                       0x00000100
#define BCHP_PCU_BSC_B_CNTL_0_I2C_START_SHIFT                      8

/* PCU :: BSC_B_CNTL_0 :: reserved1 [07:06] */
#define BCHP_PCU_BSC_B_CNTL_0_reserved1_MASK                       0x000000c0
#define BCHP_PCU_BSC_B_CNTL_0_reserved1_SHIFT                      6

/* PCU :: BSC_B_CNTL_0 :: I2C_SOFT_RST [05:05] */
#define BCHP_PCU_BSC_B_CNTL_0_I2C_SOFT_RST_MASK                    0x00000020
#define BCHP_PCU_BSC_B_CNTL_0_I2C_SOFT_RST_SHIFT                   5

/* PCU :: BSC_B_CNTL_0 :: reserved2 [04:03] */
#define BCHP_PCU_BSC_B_CNTL_0_reserved2_MASK                       0x00000018
#define BCHP_PCU_BSC_B_CNTL_0_reserved2_SHIFT                      3

/* PCU :: BSC_B_CNTL_0 :: I2C_HALT [02:02] */
#define BCHP_PCU_BSC_B_CNTL_0_I2C_HALT_MASK                        0x00000004
#define BCHP_PCU_BSC_B_CNTL_0_I2C_HALT_SHIFT                       2

/* PCU :: BSC_B_CNTL_0 :: I2C_NACK [01:01] */
#define BCHP_PCU_BSC_B_CNTL_0_I2C_NACK_MASK                        0x00000002
#define BCHP_PCU_BSC_B_CNTL_0_I2C_NACK_SHIFT                       1

/* PCU :: BSC_B_CNTL_0 :: I2C_DONE [00:00] */
#define BCHP_PCU_BSC_B_CNTL_0_I2C_DONE_MASK                        0x00000001
#define BCHP_PCU_BSC_B_CNTL_0_I2C_DONE_SHIFT                       0

/***************************************************************************
 *BSC_B_CNTL_1 - BSC_B_CNTL_1
 ***************************************************************************/
/* PCU :: BSC_B_CNTL_1 :: I2C_TIME_LIMIT [31:24] */
#define BCHP_PCU_BSC_B_CNTL_1_I2C_TIME_LIMIT_MASK                  0xff000000
#define BCHP_PCU_BSC_B_CNTL_1_I2C_TIME_LIMIT_SHIFT                 24

/* PCU :: BSC_B_CNTL_1 :: I2C_ACK_COUNT [23:20] */
#define BCHP_PCU_BSC_B_CNTL_1_I2C_ACK_COUNT_MASK                   0x00f00000
#define BCHP_PCU_BSC_B_CNTL_1_I2C_ACK_COUNT_SHIFT                  20

/* PCU :: BSC_B_CNTL_1 :: I2C_ACK_WAIT [19:19] */
#define BCHP_PCU_BSC_B_CNTL_1_I2C_ACK_WAIT_MASK                    0x00080000
#define BCHP_PCU_BSC_B_CNTL_1_I2C_ACK_WAIT_SHIFT                   19

/* PCU :: BSC_B_CNTL_1 :: reserved0 [18:14] */
#define BCHP_PCU_BSC_B_CNTL_1_reserved0_MASK                       0x0007c000
#define BCHP_PCU_BSC_B_CNTL_1_reserved0_SHIFT                      14

/* PCU :: BSC_B_CNTL_1 :: I2C_FORCE_INT [13:13] */
#define BCHP_PCU_BSC_B_CNTL_1_I2C_FORCE_INT_MASK                   0x00002000
#define BCHP_PCU_BSC_B_CNTL_1_I2C_FORCE_INT_SHIFT                  13

/* union - case write_access [12:12] */
/* PCU :: BSC_B_CNTL_1 :: write_access :: I2C_INT_A_AK [12:12] */
#define BCHP_PCU_BSC_B_CNTL_1_write_access_I2C_INT_A_AK_MASK       0x00001000
#define BCHP_PCU_BSC_B_CNTL_1_write_access_I2C_INT_A_AK_SHIFT      12

/* union - case read_access [12:12] */
/* PCU :: BSC_B_CNTL_1 :: read_access :: I2C_INT_A [12:12] */
#define BCHP_PCU_BSC_B_CNTL_1_read_access_I2C_INT_A_MASK           0x00001000
#define BCHP_PCU_BSC_B_CNTL_1_read_access_I2C_INT_A_SHIFT          12

/* PCU :: BSC_B_CNTL_1 :: reserved1 [11:11] */
#define BCHP_PCU_BSC_B_CNTL_1_reserved1_MASK                       0x00000800
#define BCHP_PCU_BSC_B_CNTL_1_reserved1_SHIFT                      11

/* PCU :: BSC_B_CNTL_1 :: I2C_ADDR_COUNT [10:08] */
#define BCHP_PCU_BSC_B_CNTL_1_I2C_ADDR_COUNT_MASK                  0x00000700
#define BCHP_PCU_BSC_B_CNTL_1_I2C_ADDR_COUNT_SHIFT                 8

/* PCU :: BSC_B_CNTL_1 :: reserved2 [07:05] */
#define BCHP_PCU_BSC_B_CNTL_1_reserved2_MASK                       0x000000e0
#define BCHP_PCU_BSC_B_CNTL_1_reserved2_SHIFT                      5

/* PCU :: BSC_B_CNTL_1 :: I2C_DATA_COUNT [04:00] */
#define BCHP_PCU_BSC_B_CNTL_1_I2C_DATA_COUNT_MASK                  0x0000001f
#define BCHP_PCU_BSC_B_CNTL_1_I2C_DATA_COUNT_SHIFT                 0

/***************************************************************************
 *BSC_B_DATA - BSC_B_DATA
 ***************************************************************************/
/* PCU :: BSC_B_DATA :: reserved0 [31:08] */
#define BCHP_PCU_BSC_B_DATA_reserved0_MASK                         0xffffff00
#define BCHP_PCU_BSC_B_DATA_reserved0_SHIFT                        8

/* PCU :: BSC_B_DATA :: I2C_DATA [07:00] */
#define BCHP_PCU_BSC_B_DATA_I2C_DATA_MASK                          0x000000ff
#define BCHP_PCU_BSC_B_DATA_I2C_DATA_SHIFT                         0

/***************************************************************************
 *BSC_C_CNTL_0 - BSC_C_CNTL_0
 ***************************************************************************/
/* PCU :: BSC_C_CNTL_0 :: I2C_PRESCALE [31:16] */
#define BCHP_PCU_BSC_C_CNTL_0_I2C_PRESCALE_MASK                    0xffff0000
#define BCHP_PCU_BSC_C_CNTL_0_I2C_PRESCALE_SHIFT                   16

/* PCU :: BSC_C_CNTL_0 :: reserved0 [15:13] */
#define BCHP_PCU_BSC_C_CNTL_0_reserved0_MASK                       0x0000e000
#define BCHP_PCU_BSC_C_CNTL_0_reserved0_SHIFT                      13

/* PCU :: BSC_C_CNTL_0 :: I2C_GO [12:12] */
#define BCHP_PCU_BSC_C_CNTL_0_I2C_GO_MASK                          0x00001000
#define BCHP_PCU_BSC_C_CNTL_0_I2C_GO_SHIFT                         12

/* PCU :: BSC_C_CNTL_0 :: I2C_ABORT [11:11] */
#define BCHP_PCU_BSC_C_CNTL_0_I2C_ABORT_MASK                       0x00000800
#define BCHP_PCU_BSC_C_CNTL_0_I2C_ABORT_SHIFT                      11

/* PCU :: BSC_C_CNTL_0 :: I2C_RECEIVE [10:10] */
#define BCHP_PCU_BSC_C_CNTL_0_I2C_RECEIVE_MASK                     0x00000400
#define BCHP_PCU_BSC_C_CNTL_0_I2C_RECEIVE_SHIFT                    10

/* PCU :: BSC_C_CNTL_0 :: I2C_STOP [09:09] */
#define BCHP_PCU_BSC_C_CNTL_0_I2C_STOP_MASK                        0x00000200
#define BCHP_PCU_BSC_C_CNTL_0_I2C_STOP_SHIFT                       9

/* PCU :: BSC_C_CNTL_0 :: I2C_START [08:08] */
#define BCHP_PCU_BSC_C_CNTL_0_I2C_START_MASK                       0x00000100
#define BCHP_PCU_BSC_C_CNTL_0_I2C_START_SHIFT                      8

/* PCU :: BSC_C_CNTL_0 :: reserved1 [07:06] */
#define BCHP_PCU_BSC_C_CNTL_0_reserved1_MASK                       0x000000c0
#define BCHP_PCU_BSC_C_CNTL_0_reserved1_SHIFT                      6

/* PCU :: BSC_C_CNTL_0 :: I2C_SOFT_RST [05:05] */
#define BCHP_PCU_BSC_C_CNTL_0_I2C_SOFT_RST_MASK                    0x00000020
#define BCHP_PCU_BSC_C_CNTL_0_I2C_SOFT_RST_SHIFT                   5

/* PCU :: BSC_C_CNTL_0 :: reserved2 [04:03] */
#define BCHP_PCU_BSC_C_CNTL_0_reserved2_MASK                       0x00000018
#define BCHP_PCU_BSC_C_CNTL_0_reserved2_SHIFT                      3

/* PCU :: BSC_C_CNTL_0 :: I2C_HALT [02:02] */
#define BCHP_PCU_BSC_C_CNTL_0_I2C_HALT_MASK                        0x00000004
#define BCHP_PCU_BSC_C_CNTL_0_I2C_HALT_SHIFT                       2

/* PCU :: BSC_C_CNTL_0 :: I2C_NACK [01:01] */
#define BCHP_PCU_BSC_C_CNTL_0_I2C_NACK_MASK                        0x00000002
#define BCHP_PCU_BSC_C_CNTL_0_I2C_NACK_SHIFT                       1

/* PCU :: BSC_C_CNTL_0 :: I2C_DONE [00:00] */
#define BCHP_PCU_BSC_C_CNTL_0_I2C_DONE_MASK                        0x00000001
#define BCHP_PCU_BSC_C_CNTL_0_I2C_DONE_SHIFT                       0

/***************************************************************************
 *BSC_C_CNTL_1 - BSC_C_CNTL_1
 ***************************************************************************/
/* PCU :: BSC_C_CNTL_1 :: I2C_TIME_LIMIT [31:24] */
#define BCHP_PCU_BSC_C_CNTL_1_I2C_TIME_LIMIT_MASK                  0xff000000
#define BCHP_PCU_BSC_C_CNTL_1_I2C_TIME_LIMIT_SHIFT                 24

/* PCU :: BSC_C_CNTL_1 :: I2C_ACK_COUNT [23:20] */
#define BCHP_PCU_BSC_C_CNTL_1_I2C_ACK_COUNT_MASK                   0x00f00000
#define BCHP_PCU_BSC_C_CNTL_1_I2C_ACK_COUNT_SHIFT                  20

/* PCU :: BSC_C_CNTL_1 :: I2C_ACK_WAIT [19:19] */
#define BCHP_PCU_BSC_C_CNTL_1_I2C_ACK_WAIT_MASK                    0x00080000
#define BCHP_PCU_BSC_C_CNTL_1_I2C_ACK_WAIT_SHIFT                   19

/* PCU :: BSC_C_CNTL_1 :: reserved0 [18:14] */
#define BCHP_PCU_BSC_C_CNTL_1_reserved0_MASK                       0x0007c000
#define BCHP_PCU_BSC_C_CNTL_1_reserved0_SHIFT                      14

/* PCU :: BSC_C_CNTL_1 :: I2C_FORCE_INT [13:13] */
#define BCHP_PCU_BSC_C_CNTL_1_I2C_FORCE_INT_MASK                   0x00002000
#define BCHP_PCU_BSC_C_CNTL_1_I2C_FORCE_INT_SHIFT                  13

/* union - case write_access [12:12] */
/* PCU :: BSC_C_CNTL_1 :: write_access :: I2C_INT_A_AK [12:12] */
#define BCHP_PCU_BSC_C_CNTL_1_write_access_I2C_INT_A_AK_MASK       0x00001000
#define BCHP_PCU_BSC_C_CNTL_1_write_access_I2C_INT_A_AK_SHIFT      12

/* union - case read_access [12:12] */
/* PCU :: BSC_C_CNTL_1 :: read_access :: I2C_INT_A [12:12] */
#define BCHP_PCU_BSC_C_CNTL_1_read_access_I2C_INT_A_MASK           0x00001000
#define BCHP_PCU_BSC_C_CNTL_1_read_access_I2C_INT_A_SHIFT          12

/* PCU :: BSC_C_CNTL_1 :: reserved1 [11:11] */
#define BCHP_PCU_BSC_C_CNTL_1_reserved1_MASK                       0x00000800
#define BCHP_PCU_BSC_C_CNTL_1_reserved1_SHIFT                      11

/* PCU :: BSC_C_CNTL_1 :: I2C_ADDR_COUNT [10:08] */
#define BCHP_PCU_BSC_C_CNTL_1_I2C_ADDR_COUNT_MASK                  0x00000700
#define BCHP_PCU_BSC_C_CNTL_1_I2C_ADDR_COUNT_SHIFT                 8

/* PCU :: BSC_C_CNTL_1 :: reserved2 [07:05] */
#define BCHP_PCU_BSC_C_CNTL_1_reserved2_MASK                       0x000000e0
#define BCHP_PCU_BSC_C_CNTL_1_reserved2_SHIFT                      5

/* PCU :: BSC_C_CNTL_1 :: I2C_DATA_COUNT [04:00] */
#define BCHP_PCU_BSC_C_CNTL_1_I2C_DATA_COUNT_MASK                  0x0000001f
#define BCHP_PCU_BSC_C_CNTL_1_I2C_DATA_COUNT_SHIFT                 0

/***************************************************************************
 *BSC_C_DATA - BSC_C_DATA
 ***************************************************************************/
/* PCU :: BSC_C_DATA :: reserved0 [31:08] */
#define BCHP_PCU_BSC_C_DATA_reserved0_MASK                         0xffffff00
#define BCHP_PCU_BSC_C_DATA_reserved0_SHIFT                        8

/* PCU :: BSC_C_DATA :: I2C_DATA [07:00] */
#define BCHP_PCU_BSC_C_DATA_I2C_DATA_MASK                          0x000000ff
#define BCHP_PCU_BSC_C_DATA_I2C_DATA_SHIFT                         0

/***************************************************************************
 *SPI_RXTX - SPI_RXTX
 ***************************************************************************/
/* PCU :: SPI_RXTX :: RXTX [31:00] */
#define BCHP_PCU_SPI_RXTX_RXTX_MASK                                0xffffffff
#define BCHP_PCU_SPI_RXTX_RXTX_SHIFT                               0

/***************************************************************************
 *SPI_CTRL - SPI_CTRL
 ***************************************************************************/
/* PCU :: SPI_CTRL :: CHAR_LEN [31:16] */
#define BCHP_PCU_SPI_CTRL_CHAR_LEN_MASK                            0xffff0000
#define BCHP_PCU_SPI_CTRL_CHAR_LEN_SHIFT                           16

/* PCU :: SPI_CTRL :: reserved0 [15:12] */
#define BCHP_PCU_SPI_CTRL_reserved0_MASK                           0x0000f000
#define BCHP_PCU_SPI_CTRL_reserved0_SHIFT                          12

/* PCU :: SPI_CTRL :: SPI_OEb [11:11] */
#define BCHP_PCU_SPI_CTRL_SPI_OEb_MASK                             0x00000800
#define BCHP_PCU_SPI_CTRL_SPI_OEb_SHIFT                            11

/* PCU :: SPI_CTRL :: BIT_SWAP [10:10] */
#define BCHP_PCU_SPI_CTRL_BIT_SWAP_MASK                            0x00000400
#define BCHP_PCU_SPI_CTRL_BIT_SWAP_SHIFT                           10

/* PCU :: SPI_CTRL :: BYTE_SWAP [09:09] */
#define BCHP_PCU_SPI_CTRL_BYTE_SWAP_MASK                           0x00000200
#define BCHP_PCU_SPI_CTRL_BYTE_SWAP_SHIFT                          9

/* PCU :: SPI_CTRL :: RD_ONLY [08:08] */
#define BCHP_PCU_SPI_CTRL_RD_ONLY_MASK                             0x00000100
#define BCHP_PCU_SPI_CTRL_RD_ONLY_SHIFT                            8

/* PCU :: SPI_CTRL :: WR_ONLY [07:07] */
#define BCHP_PCU_SPI_CTRL_WR_ONLY_MASK                             0x00000080
#define BCHP_PCU_SPI_CTRL_WR_ONLY_SHIFT                            7

/* PCU :: SPI_CTRL :: CPOL [06:06] */
#define BCHP_PCU_SPI_CTRL_CPOL_MASK                                0x00000040
#define BCHP_PCU_SPI_CTRL_CPOL_SHIFT                               6

/* PCU :: SPI_CTRL :: TRIG_AUTO [05:05] */
#define BCHP_PCU_SPI_CTRL_TRIG_AUTO_MASK                           0x00000020
#define BCHP_PCU_SPI_CTRL_TRIG_AUTO_SHIFT                          5

/* PCU :: SPI_CTRL :: IE [04:04] */
#define BCHP_PCU_SPI_CTRL_IE_MASK                                  0x00000010
#define BCHP_PCU_SPI_CTRL_IE_SHIFT                                 4

/* PCU :: SPI_CTRL :: LSB [03:03] */
#define BCHP_PCU_SPI_CTRL_LSB_MASK                                 0x00000008
#define BCHP_PCU_SPI_CTRL_LSB_SHIFT                                3

/* PCU :: SPI_CTRL :: TX_NEG [02:02] */
#define BCHP_PCU_SPI_CTRL_TX_NEG_MASK                              0x00000004
#define BCHP_PCU_SPI_CTRL_TX_NEG_SHIFT                             2

/* PCU :: SPI_CTRL :: RX_NEG [01:01] */
#define BCHP_PCU_SPI_CTRL_RX_NEG_MASK                              0x00000002
#define BCHP_PCU_SPI_CTRL_RX_NEG_SHIFT                             1

/* PCU :: SPI_CTRL :: GO_BSY [00:00] */
#define BCHP_PCU_SPI_CTRL_GO_BSY_MASK                              0x00000001
#define BCHP_PCU_SPI_CTRL_GO_BSY_SHIFT                             0

/***************************************************************************
 *SPI_CLK_DIVIDE - SPI_CLK_DIVIDE
 ***************************************************************************/
/* PCU :: SPI_CLK_DIVIDE :: reserved0 [31:16] */
#define BCHP_PCU_SPI_CLK_DIVIDE_reserved0_MASK                     0xffff0000
#define BCHP_PCU_SPI_CLK_DIVIDE_reserved0_SHIFT                    16

/* PCU :: SPI_CLK_DIVIDE :: DIVIDER [15:00] */
#define BCHP_PCU_SPI_CLK_DIVIDE_DIVIDER_MASK                       0x0000ffff
#define BCHP_PCU_SPI_CLK_DIVIDE_DIVIDER_SHIFT                      0

/***************************************************************************
 *SPI_SS - SPI_SS
 ***************************************************************************/
/* PCU :: SPI_SS :: reserved0 [31:08] */
#define BCHP_PCU_SPI_SS_reserved0_MASK                             0xffffff00
#define BCHP_PCU_SPI_SS_reserved0_SHIFT                            8

/* PCU :: SPI_SS :: SS [07:00] */
#define BCHP_PCU_SPI_SS_SS_MASK                                    0x000000ff
#define BCHP_PCU_SPI_SS_SS_SHIFT                                   0

/***************************************************************************
 *SPI_WAIT - SPI_WAIT
 ***************************************************************************/
/* PCU :: SPI_WAIT :: reserved0 [31:16] */
#define BCHP_PCU_SPI_WAIT_reserved0_MASK                           0xffff0000
#define BCHP_PCU_SPI_WAIT_reserved0_SHIFT                          16

/* PCU :: SPI_WAIT :: WAIT_CNT [15:00] */
#define BCHP_PCU_SPI_WAIT_WAIT_CNT_MASK                            0x0000ffff
#define BCHP_PCU_SPI_WAIT_WAIT_CNT_SHIFT                           0

/***************************************************************************
 *SPI2_RXTX - SPI2_RXTX
 ***************************************************************************/
/* PCU :: SPI2_RXTX :: RXTX [31:00] */
#define BCHP_PCU_SPI2_RXTX_RXTX_MASK                               0xffffffff
#define BCHP_PCU_SPI2_RXTX_RXTX_SHIFT                              0

/***************************************************************************
 *SPI2_CTRL - SPI2_CTRL
 ***************************************************************************/
/* PCU :: SPI2_CTRL :: CHAR_LEN [31:16] */
#define BCHP_PCU_SPI2_CTRL_CHAR_LEN_MASK                           0xffff0000
#define BCHP_PCU_SPI2_CTRL_CHAR_LEN_SHIFT                          16

/* PCU :: SPI2_CTRL :: reserved0 [15:12] */
#define BCHP_PCU_SPI2_CTRL_reserved0_MASK                          0x0000f000
#define BCHP_PCU_SPI2_CTRL_reserved0_SHIFT                         12

/* PCU :: SPI2_CTRL :: SPI_OEb [11:11] */
#define BCHP_PCU_SPI2_CTRL_SPI_OEb_MASK                            0x00000800
#define BCHP_PCU_SPI2_CTRL_SPI_OEb_SHIFT                           11

/* PCU :: SPI2_CTRL :: BIT_SWAP [10:10] */
#define BCHP_PCU_SPI2_CTRL_BIT_SWAP_MASK                           0x00000400
#define BCHP_PCU_SPI2_CTRL_BIT_SWAP_SHIFT                          10

/* PCU :: SPI2_CTRL :: BYTE_SWAP [09:09] */
#define BCHP_PCU_SPI2_CTRL_BYTE_SWAP_MASK                          0x00000200
#define BCHP_PCU_SPI2_CTRL_BYTE_SWAP_SHIFT                         9

/* PCU :: SPI2_CTRL :: RD_ONLY [08:08] */
#define BCHP_PCU_SPI2_CTRL_RD_ONLY_MASK                            0x00000100
#define BCHP_PCU_SPI2_CTRL_RD_ONLY_SHIFT                           8

/* PCU :: SPI2_CTRL :: WR_ONLY [07:07] */
#define BCHP_PCU_SPI2_CTRL_WR_ONLY_MASK                            0x00000080
#define BCHP_PCU_SPI2_CTRL_WR_ONLY_SHIFT                           7

/* PCU :: SPI2_CTRL :: CPOL [06:06] */
#define BCHP_PCU_SPI2_CTRL_CPOL_MASK                               0x00000040
#define BCHP_PCU_SPI2_CTRL_CPOL_SHIFT                              6

/* PCU :: SPI2_CTRL :: TRIG_AUTO [05:05] */
#define BCHP_PCU_SPI2_CTRL_TRIG_AUTO_MASK                          0x00000020
#define BCHP_PCU_SPI2_CTRL_TRIG_AUTO_SHIFT                         5

/* PCU :: SPI2_CTRL :: IE [04:04] */
#define BCHP_PCU_SPI2_CTRL_IE_MASK                                 0x00000010
#define BCHP_PCU_SPI2_CTRL_IE_SHIFT                                4

/* PCU :: SPI2_CTRL :: LSB [03:03] */
#define BCHP_PCU_SPI2_CTRL_LSB_MASK                                0x00000008
#define BCHP_PCU_SPI2_CTRL_LSB_SHIFT                               3

/* PCU :: SPI2_CTRL :: TX_NEG [02:02] */
#define BCHP_PCU_SPI2_CTRL_TX_NEG_MASK                             0x00000004
#define BCHP_PCU_SPI2_CTRL_TX_NEG_SHIFT                            2

/* PCU :: SPI2_CTRL :: RX_NEG [01:01] */
#define BCHP_PCU_SPI2_CTRL_RX_NEG_MASK                             0x00000002
#define BCHP_PCU_SPI2_CTRL_RX_NEG_SHIFT                            1

/* PCU :: SPI2_CTRL :: GO_BSY [00:00] */
#define BCHP_PCU_SPI2_CTRL_GO_BSY_MASK                             0x00000001
#define BCHP_PCU_SPI2_CTRL_GO_BSY_SHIFT                            0

/***************************************************************************
 *SPI2_CLK_DIVIDE - SPI2_CLK_DIVIDE
 ***************************************************************************/
/* PCU :: SPI2_CLK_DIVIDE :: reserved0 [31:16] */
#define BCHP_PCU_SPI2_CLK_DIVIDE_reserved0_MASK                    0xffff0000
#define BCHP_PCU_SPI2_CLK_DIVIDE_reserved0_SHIFT                   16

/* PCU :: SPI2_CLK_DIVIDE :: DIVIDER [15:00] */
#define BCHP_PCU_SPI2_CLK_DIVIDE_DIVIDER_MASK                      0x0000ffff
#define BCHP_PCU_SPI2_CLK_DIVIDE_DIVIDER_SHIFT                     0

/***************************************************************************
 *SPI2_SS - SPI2_SS
 ***************************************************************************/
/* PCU :: SPI2_SS :: reserved0 [31:08] */
#define BCHP_PCU_SPI2_SS_reserved0_MASK                            0xffffff00
#define BCHP_PCU_SPI2_SS_reserved0_SHIFT                           8

/* PCU :: SPI2_SS :: SS [07:00] */
#define BCHP_PCU_SPI2_SS_SS_MASK                                   0x000000ff
#define BCHP_PCU_SPI2_SS_SS_SHIFT                                  0

/***************************************************************************
 *SPI2_WAIT - SPI2_WAIT
 ***************************************************************************/
/* PCU :: SPI2_WAIT :: reserved0 [31:16] */
#define BCHP_PCU_SPI2_WAIT_reserved0_MASK                          0xffff0000
#define BCHP_PCU_SPI2_WAIT_reserved0_SHIFT                         16

/* PCU :: SPI2_WAIT :: WAIT_CNT [15:00] */
#define BCHP_PCU_SPI2_WAIT_WAIT_CNT_MASK                           0x0000ffff
#define BCHP_PCU_SPI2_WAIT_WAIT_CNT_SHIFT                          0

/***************************************************************************
 *SPI3_RXTX - SPI3_RXTX
 ***************************************************************************/
/* PCU :: SPI3_RXTX :: RXTX [31:00] */
#define BCHP_PCU_SPI3_RXTX_RXTX_MASK                               0xffffffff
#define BCHP_PCU_SPI3_RXTX_RXTX_SHIFT                              0

/***************************************************************************
 *SPI3_CTRL - SPI3_CTRL
 ***************************************************************************/
/* PCU :: SPI3_CTRL :: CHAR_LEN [31:16] */
#define BCHP_PCU_SPI3_CTRL_CHAR_LEN_MASK                           0xffff0000
#define BCHP_PCU_SPI3_CTRL_CHAR_LEN_SHIFT                          16

/* PCU :: SPI3_CTRL :: reserved0 [15:12] */
#define BCHP_PCU_SPI3_CTRL_reserved0_MASK                          0x0000f000
#define BCHP_PCU_SPI3_CTRL_reserved0_SHIFT                         12

/* PCU :: SPI3_CTRL :: SPI_OEb [11:11] */
#define BCHP_PCU_SPI3_CTRL_SPI_OEb_MASK                            0x00000800
#define BCHP_PCU_SPI3_CTRL_SPI_OEb_SHIFT                           11

/* PCU :: SPI3_CTRL :: BIT_SWAP [10:10] */
#define BCHP_PCU_SPI3_CTRL_BIT_SWAP_MASK                           0x00000400
#define BCHP_PCU_SPI3_CTRL_BIT_SWAP_SHIFT                          10

/* PCU :: SPI3_CTRL :: BYTE_SWAP [09:09] */
#define BCHP_PCU_SPI3_CTRL_BYTE_SWAP_MASK                          0x00000200
#define BCHP_PCU_SPI3_CTRL_BYTE_SWAP_SHIFT                         9

/* PCU :: SPI3_CTRL :: RD_ONLY [08:08] */
#define BCHP_PCU_SPI3_CTRL_RD_ONLY_MASK                            0x00000100
#define BCHP_PCU_SPI3_CTRL_RD_ONLY_SHIFT                           8

/* PCU :: SPI3_CTRL :: WR_ONLY [07:07] */
#define BCHP_PCU_SPI3_CTRL_WR_ONLY_MASK                            0x00000080
#define BCHP_PCU_SPI3_CTRL_WR_ONLY_SHIFT                           7

/* PCU :: SPI3_CTRL :: CPOL [06:06] */
#define BCHP_PCU_SPI3_CTRL_CPOL_MASK                               0x00000040
#define BCHP_PCU_SPI3_CTRL_CPOL_SHIFT                              6

/* PCU :: SPI3_CTRL :: TRIG_AUTO [05:05] */
#define BCHP_PCU_SPI3_CTRL_TRIG_AUTO_MASK                          0x00000020
#define BCHP_PCU_SPI3_CTRL_TRIG_AUTO_SHIFT                         5

/* PCU :: SPI3_CTRL :: IE [04:04] */
#define BCHP_PCU_SPI3_CTRL_IE_MASK                                 0x00000010
#define BCHP_PCU_SPI3_CTRL_IE_SHIFT                                4

/* PCU :: SPI3_CTRL :: LSB [03:03] */
#define BCHP_PCU_SPI3_CTRL_LSB_MASK                                0x00000008
#define BCHP_PCU_SPI3_CTRL_LSB_SHIFT                               3

/* PCU :: SPI3_CTRL :: TX_NEG [02:02] */
#define BCHP_PCU_SPI3_CTRL_TX_NEG_MASK                             0x00000004
#define BCHP_PCU_SPI3_CTRL_TX_NEG_SHIFT                            2

/* PCU :: SPI3_CTRL :: RX_NEG [01:01] */
#define BCHP_PCU_SPI3_CTRL_RX_NEG_MASK                             0x00000002
#define BCHP_PCU_SPI3_CTRL_RX_NEG_SHIFT                            1

/* PCU :: SPI3_CTRL :: GO_BSY [00:00] */
#define BCHP_PCU_SPI3_CTRL_GO_BSY_MASK                             0x00000001
#define BCHP_PCU_SPI3_CTRL_GO_BSY_SHIFT                            0

/***************************************************************************
 *SPI3_CLK_DIVIDE - SPI3_CLK_DIVIDE
 ***************************************************************************/
/* PCU :: SPI3_CLK_DIVIDE :: reserved0 [31:16] */
#define BCHP_PCU_SPI3_CLK_DIVIDE_reserved0_MASK                    0xffff0000
#define BCHP_PCU_SPI3_CLK_DIVIDE_reserved0_SHIFT                   16

/* PCU :: SPI3_CLK_DIVIDE :: DIVIDER [15:00] */
#define BCHP_PCU_SPI3_CLK_DIVIDE_DIVIDER_MASK                      0x0000ffff
#define BCHP_PCU_SPI3_CLK_DIVIDE_DIVIDER_SHIFT                     0

/***************************************************************************
 *SPI3_SS - SPI3_SS
 ***************************************************************************/
/* PCU :: SPI3_SS :: reserved0 [31:08] */
#define BCHP_PCU_SPI3_SS_reserved0_MASK                            0xffffff00
#define BCHP_PCU_SPI3_SS_reserved0_SHIFT                           8

/* PCU :: SPI3_SS :: SS [07:00] */
#define BCHP_PCU_SPI3_SS_SS_MASK                                   0x000000ff
#define BCHP_PCU_SPI3_SS_SS_SHIFT                                  0

/***************************************************************************
 *SPI3_WAIT - SPI3_WAIT
 ***************************************************************************/
/* PCU :: SPI3_WAIT :: reserved0 [31:16] */
#define BCHP_PCU_SPI3_WAIT_reserved0_MASK                          0xffff0000
#define BCHP_PCU_SPI3_WAIT_reserved0_SHIFT                         16

/* PCU :: SPI3_WAIT :: WAIT_CNT [15:00] */
#define BCHP_PCU_SPI3_WAIT_WAIT_CNT_MASK                           0x0000ffff
#define BCHP_PCU_SPI3_WAIT_WAIT_CNT_SHIFT                          0

/***************************************************************************
 *SPI4_RXTX - SPI4_RXTX
 ***************************************************************************/
/* PCU :: SPI4_RXTX :: RXTX [31:00] */
#define BCHP_PCU_SPI4_RXTX_RXTX_MASK                               0xffffffff
#define BCHP_PCU_SPI4_RXTX_RXTX_SHIFT                              0

/***************************************************************************
 *SPI4_CTRL - SPI4_CTRL
 ***************************************************************************/
/* PCU :: SPI4_CTRL :: CHAR_LEN [31:16] */
#define BCHP_PCU_SPI4_CTRL_CHAR_LEN_MASK                           0xffff0000
#define BCHP_PCU_SPI4_CTRL_CHAR_LEN_SHIFT                          16

/* PCU :: SPI4_CTRL :: reserved0 [15:12] */
#define BCHP_PCU_SPI4_CTRL_reserved0_MASK                          0x0000f000
#define BCHP_PCU_SPI4_CTRL_reserved0_SHIFT                         12

/* PCU :: SPI4_CTRL :: SPI_OEb [11:11] */
#define BCHP_PCU_SPI4_CTRL_SPI_OEb_MASK                            0x00000800
#define BCHP_PCU_SPI4_CTRL_SPI_OEb_SHIFT                           11

/* PCU :: SPI4_CTRL :: BIT_SWAP [10:10] */
#define BCHP_PCU_SPI4_CTRL_BIT_SWAP_MASK                           0x00000400
#define BCHP_PCU_SPI4_CTRL_BIT_SWAP_SHIFT                          10

/* PCU :: SPI4_CTRL :: BYTE_SWAP [09:09] */
#define BCHP_PCU_SPI4_CTRL_BYTE_SWAP_MASK                          0x00000200
#define BCHP_PCU_SPI4_CTRL_BYTE_SWAP_SHIFT                         9

/* PCU :: SPI4_CTRL :: RD_ONLY [08:08] */
#define BCHP_PCU_SPI4_CTRL_RD_ONLY_MASK                            0x00000100
#define BCHP_PCU_SPI4_CTRL_RD_ONLY_SHIFT                           8

/* PCU :: SPI4_CTRL :: WR_ONLY [07:07] */
#define BCHP_PCU_SPI4_CTRL_WR_ONLY_MASK                            0x00000080
#define BCHP_PCU_SPI4_CTRL_WR_ONLY_SHIFT                           7

/* PCU :: SPI4_CTRL :: CPOL [06:06] */
#define BCHP_PCU_SPI4_CTRL_CPOL_MASK                               0x00000040
#define BCHP_PCU_SPI4_CTRL_CPOL_SHIFT                              6

/* PCU :: SPI4_CTRL :: TRIG_AUTO [05:05] */
#define BCHP_PCU_SPI4_CTRL_TRIG_AUTO_MASK                          0x00000020
#define BCHP_PCU_SPI4_CTRL_TRIG_AUTO_SHIFT                         5

/* PCU :: SPI4_CTRL :: IE [04:04] */
#define BCHP_PCU_SPI4_CTRL_IE_MASK                                 0x00000010
#define BCHP_PCU_SPI4_CTRL_IE_SHIFT                                4

/* PCU :: SPI4_CTRL :: LSB [03:03] */
#define BCHP_PCU_SPI4_CTRL_LSB_MASK                                0x00000008
#define BCHP_PCU_SPI4_CTRL_LSB_SHIFT                               3

/* PCU :: SPI4_CTRL :: TX_NEG [02:02] */
#define BCHP_PCU_SPI4_CTRL_TX_NEG_MASK                             0x00000004
#define BCHP_PCU_SPI4_CTRL_TX_NEG_SHIFT                            2

/* PCU :: SPI4_CTRL :: RX_NEG [01:01] */
#define BCHP_PCU_SPI4_CTRL_RX_NEG_MASK                             0x00000002
#define BCHP_PCU_SPI4_CTRL_RX_NEG_SHIFT                            1

/* PCU :: SPI4_CTRL :: GO_BSY [00:00] */
#define BCHP_PCU_SPI4_CTRL_GO_BSY_MASK                             0x00000001
#define BCHP_PCU_SPI4_CTRL_GO_BSY_SHIFT                            0

/***************************************************************************
 *SPI4_CLK_DIVIDE - SPI4_CLK_DIVIDE
 ***************************************************************************/
/* PCU :: SPI4_CLK_DIVIDE :: reserved0 [31:16] */
#define BCHP_PCU_SPI4_CLK_DIVIDE_reserved0_MASK                    0xffff0000
#define BCHP_PCU_SPI4_CLK_DIVIDE_reserved0_SHIFT                   16

/* PCU :: SPI4_CLK_DIVIDE :: DIVIDER [15:00] */
#define BCHP_PCU_SPI4_CLK_DIVIDE_DIVIDER_MASK                      0x0000ffff
#define BCHP_PCU_SPI4_CLK_DIVIDE_DIVIDER_SHIFT                     0

/***************************************************************************
 *SPI4_SS - SPI4_SS
 ***************************************************************************/
/* PCU :: SPI4_SS :: reserved0 [31:08] */
#define BCHP_PCU_SPI4_SS_reserved0_MASK                            0xffffff00
#define BCHP_PCU_SPI4_SS_reserved0_SHIFT                           8

/* PCU :: SPI4_SS :: SS [07:00] */
#define BCHP_PCU_SPI4_SS_SS_MASK                                   0x000000ff
#define BCHP_PCU_SPI4_SS_SS_SHIFT                                  0

/***************************************************************************
 *SPI4_WAIT - SPI4_WAIT
 ***************************************************************************/
/* PCU :: SPI4_WAIT :: reserved0 [31:16] */
#define BCHP_PCU_SPI4_WAIT_reserved0_MASK                          0xffff0000
#define BCHP_PCU_SPI4_WAIT_reserved0_SHIFT                         16

/* PCU :: SPI4_WAIT :: WAIT_CNT [15:00] */
#define BCHP_PCU_SPI4_WAIT_WAIT_CNT_MASK                           0x0000ffff
#define BCHP_PCU_SPI4_WAIT_WAIT_CNT_SHIFT                          0

/***************************************************************************
 *PHSPI_RXTX - PHSPI_RXTX
 ***************************************************************************/
/* PCU :: PHSPI_RXTX :: RXTX [31:00] */
#define BCHP_PCU_PHSPI_RXTX_RXTX_MASK                              0xffffffff
#define BCHP_PCU_PHSPI_RXTX_RXTX_SHIFT                             0

/***************************************************************************
 *PHSPI_CTRL - PHSPI_CTRL
 ***************************************************************************/
/* PCU :: PHSPI_CTRL :: CHAR_LEN [31:16] */
#define BCHP_PCU_PHSPI_CTRL_CHAR_LEN_MASK                          0xffff0000
#define BCHP_PCU_PHSPI_CTRL_CHAR_LEN_SHIFT                         16

/* PCU :: PHSPI_CTRL :: reserved0 [15:12] */
#define BCHP_PCU_PHSPI_CTRL_reserved0_MASK                         0x0000f000
#define BCHP_PCU_PHSPI_CTRL_reserved0_SHIFT                        12

/* PCU :: PHSPI_CTRL :: SPI_OEb [11:11] */
#define BCHP_PCU_PHSPI_CTRL_SPI_OEb_MASK                           0x00000800
#define BCHP_PCU_PHSPI_CTRL_SPI_OEb_SHIFT                          11

/* PCU :: PHSPI_CTRL :: BIT_SWAP [10:10] */
#define BCHP_PCU_PHSPI_CTRL_BIT_SWAP_MASK                          0x00000400
#define BCHP_PCU_PHSPI_CTRL_BIT_SWAP_SHIFT                         10

/* PCU :: PHSPI_CTRL :: BYTE_SWAP [09:09] */
#define BCHP_PCU_PHSPI_CTRL_BYTE_SWAP_MASK                         0x00000200
#define BCHP_PCU_PHSPI_CTRL_BYTE_SWAP_SHIFT                        9

/* PCU :: PHSPI_CTRL :: RD_ONLY [08:08] */
#define BCHP_PCU_PHSPI_CTRL_RD_ONLY_MASK                           0x00000100
#define BCHP_PCU_PHSPI_CTRL_RD_ONLY_SHIFT                          8

/* PCU :: PHSPI_CTRL :: WR_ONLY [07:07] */
#define BCHP_PCU_PHSPI_CTRL_WR_ONLY_MASK                           0x00000080
#define BCHP_PCU_PHSPI_CTRL_WR_ONLY_SHIFT                          7

/* PCU :: PHSPI_CTRL :: CPOL [06:06] */
#define BCHP_PCU_PHSPI_CTRL_CPOL_MASK                              0x00000040
#define BCHP_PCU_PHSPI_CTRL_CPOL_SHIFT                             6

/* PCU :: PHSPI_CTRL :: TRIG_AUTO [05:05] */
#define BCHP_PCU_PHSPI_CTRL_TRIG_AUTO_MASK                         0x00000020
#define BCHP_PCU_PHSPI_CTRL_TRIG_AUTO_SHIFT                        5

/* PCU :: PHSPI_CTRL :: IE [04:04] */
#define BCHP_PCU_PHSPI_CTRL_IE_MASK                                0x00000010
#define BCHP_PCU_PHSPI_CTRL_IE_SHIFT                               4

/* PCU :: PHSPI_CTRL :: LSB [03:03] */
#define BCHP_PCU_PHSPI_CTRL_LSB_MASK                               0x00000008
#define BCHP_PCU_PHSPI_CTRL_LSB_SHIFT                              3

/* PCU :: PHSPI_CTRL :: TX_NEG [02:02] */
#define BCHP_PCU_PHSPI_CTRL_TX_NEG_MASK                            0x00000004
#define BCHP_PCU_PHSPI_CTRL_TX_NEG_SHIFT                           2

/* PCU :: PHSPI_CTRL :: RX_NEG [01:01] */
#define BCHP_PCU_PHSPI_CTRL_RX_NEG_MASK                            0x00000002
#define BCHP_PCU_PHSPI_CTRL_RX_NEG_SHIFT                           1

/* PCU :: PHSPI_CTRL :: GO_BSY [00:00] */
#define BCHP_PCU_PHSPI_CTRL_GO_BSY_MASK                            0x00000001
#define BCHP_PCU_PHSPI_CTRL_GO_BSY_SHIFT                           0

/***************************************************************************
 *PHSPI_CLK_DIVIDE - PHSPI_CLK_DIVIDE
 ***************************************************************************/
/* PCU :: PHSPI_CLK_DIVIDE :: reserved0 [31:16] */
#define BCHP_PCU_PHSPI_CLK_DIVIDE_reserved0_MASK                   0xffff0000
#define BCHP_PCU_PHSPI_CLK_DIVIDE_reserved0_SHIFT                  16

/* PCU :: PHSPI_CLK_DIVIDE :: DIVIDER [15:00] */
#define BCHP_PCU_PHSPI_CLK_DIVIDE_DIVIDER_MASK                     0x0000ffff
#define BCHP_PCU_PHSPI_CLK_DIVIDE_DIVIDER_SHIFT                    0

/***************************************************************************
 *PHSPI_SS - PHSPI_SS
 ***************************************************************************/
/* PCU :: PHSPI_SS :: reserved0 [31:08] */
#define BCHP_PCU_PHSPI_SS_reserved0_MASK                           0xffffff00
#define BCHP_PCU_PHSPI_SS_reserved0_SHIFT                          8

/* PCU :: PHSPI_SS :: SS [07:00] */
#define BCHP_PCU_PHSPI_SS_SS_MASK                                  0x000000ff
#define BCHP_PCU_PHSPI_SS_SS_SHIFT                                 0

/***************************************************************************
 *PHSPI_WAIT - PHSPI_WAIT
 ***************************************************************************/
/* PCU :: PHSPI_WAIT :: reserved0 [31:16] */
#define BCHP_PCU_PHSPI_WAIT_reserved0_MASK                         0xffff0000
#define BCHP_PCU_PHSPI_WAIT_reserved0_SHIFT                        16

/* PCU :: PHSPI_WAIT :: WAIT_CNT [15:00] */
#define BCHP_PCU_PHSPI_WAIT_WAIT_CNT_MASK                          0x0000ffff
#define BCHP_PCU_PHSPI_WAIT_WAIT_CNT_SHIFT                         0

#endif /* #ifndef BCHP_PCU_H__ */

/* End of File */
