#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a4d2f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a4d480 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1a402d0 .functor NOT 1, L_0x1a98cd0, C4<0>, C4<0>, C4<0>;
L_0x1a98ab0 .functor XOR 2, L_0x1a98950, L_0x1a98a10, C4<00>, C4<00>;
L_0x1a98bc0 .functor XOR 2, L_0x1a98ab0, L_0x1a98b20, C4<00>, C4<00>;
v0x1a94bf0_0 .net *"_ivl_10", 1 0, L_0x1a98b20;  1 drivers
v0x1a94cf0_0 .net *"_ivl_12", 1 0, L_0x1a98bc0;  1 drivers
v0x1a94dd0_0 .net *"_ivl_2", 1 0, L_0x1a98020;  1 drivers
v0x1a94e90_0 .net *"_ivl_4", 1 0, L_0x1a98950;  1 drivers
v0x1a94f70_0 .net *"_ivl_6", 1 0, L_0x1a98a10;  1 drivers
v0x1a950a0_0 .net *"_ivl_8", 1 0, L_0x1a98ab0;  1 drivers
v0x1a95180_0 .net "a", 0 0, v0x1a92470_0;  1 drivers
v0x1a95220_0 .net "b", 0 0, v0x1a92510_0;  1 drivers
v0x1a952c0_0 .net "c", 0 0, v0x1a925b0_0;  1 drivers
v0x1a95360_0 .var "clk", 0 0;
v0x1a95400_0 .net "d", 0 0, v0x1a926f0_0;  1 drivers
v0x1a954a0_0 .net "out_pos_dut", 0 0, L_0x1a987d0;  1 drivers
v0x1a95540_0 .net "out_pos_ref", 0 0, L_0x1a96b80;  1 drivers
v0x1a955e0_0 .net "out_sop_dut", 0 0, L_0x1a976c0;  1 drivers
v0x1a95680_0 .net "out_sop_ref", 0 0, L_0x1a6cc20;  1 drivers
v0x1a95720_0 .var/2u "stats1", 223 0;
v0x1a957c0_0 .var/2u "strobe", 0 0;
v0x1a95970_0 .net "tb_match", 0 0, L_0x1a98cd0;  1 drivers
v0x1a95a40_0 .net "tb_mismatch", 0 0, L_0x1a402d0;  1 drivers
v0x1a95ae0_0 .net "wavedrom_enable", 0 0, v0x1a929c0_0;  1 drivers
v0x1a95bb0_0 .net "wavedrom_title", 511 0, v0x1a92a60_0;  1 drivers
L_0x1a98020 .concat [ 1 1 0 0], L_0x1a96b80, L_0x1a6cc20;
L_0x1a98950 .concat [ 1 1 0 0], L_0x1a96b80, L_0x1a6cc20;
L_0x1a98a10 .concat [ 1 1 0 0], L_0x1a987d0, L_0x1a976c0;
L_0x1a98b20 .concat [ 1 1 0 0], L_0x1a96b80, L_0x1a6cc20;
L_0x1a98cd0 .cmp/eeq 2, L_0x1a98020, L_0x1a98bc0;
S_0x1a4d610 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1a4d480;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a406b0 .functor AND 1, v0x1a925b0_0, v0x1a926f0_0, C4<1>, C4<1>;
L_0x1a40a90 .functor NOT 1, v0x1a92470_0, C4<0>, C4<0>, C4<0>;
L_0x1a40e70 .functor NOT 1, v0x1a92510_0, C4<0>, C4<0>, C4<0>;
L_0x1a410f0 .functor AND 1, L_0x1a40a90, L_0x1a40e70, C4<1>, C4<1>;
L_0x1a57f00 .functor AND 1, L_0x1a410f0, v0x1a925b0_0, C4<1>, C4<1>;
L_0x1a6cc20 .functor OR 1, L_0x1a406b0, L_0x1a57f00, C4<0>, C4<0>;
L_0x1a96000 .functor NOT 1, v0x1a92510_0, C4<0>, C4<0>, C4<0>;
L_0x1a96070 .functor OR 1, L_0x1a96000, v0x1a926f0_0, C4<0>, C4<0>;
L_0x1a96180 .functor AND 1, v0x1a925b0_0, L_0x1a96070, C4<1>, C4<1>;
L_0x1a96240 .functor NOT 1, v0x1a92470_0, C4<0>, C4<0>, C4<0>;
L_0x1a96310 .functor OR 1, L_0x1a96240, v0x1a92510_0, C4<0>, C4<0>;
L_0x1a96380 .functor AND 1, L_0x1a96180, L_0x1a96310, C4<1>, C4<1>;
L_0x1a96500 .functor NOT 1, v0x1a92510_0, C4<0>, C4<0>, C4<0>;
L_0x1a96570 .functor OR 1, L_0x1a96500, v0x1a926f0_0, C4<0>, C4<0>;
L_0x1a96490 .functor AND 1, v0x1a925b0_0, L_0x1a96570, C4<1>, C4<1>;
L_0x1a96700 .functor NOT 1, v0x1a92470_0, C4<0>, C4<0>, C4<0>;
L_0x1a96800 .functor OR 1, L_0x1a96700, v0x1a926f0_0, C4<0>, C4<0>;
L_0x1a968c0 .functor AND 1, L_0x1a96490, L_0x1a96800, C4<1>, C4<1>;
L_0x1a96a70 .functor XNOR 1, L_0x1a96380, L_0x1a968c0, C4<0>, C4<0>;
v0x1a3fc00_0 .net *"_ivl_0", 0 0, L_0x1a406b0;  1 drivers
v0x1a40000_0 .net *"_ivl_12", 0 0, L_0x1a96000;  1 drivers
v0x1a403e0_0 .net *"_ivl_14", 0 0, L_0x1a96070;  1 drivers
v0x1a407c0_0 .net *"_ivl_16", 0 0, L_0x1a96180;  1 drivers
v0x1a40ba0_0 .net *"_ivl_18", 0 0, L_0x1a96240;  1 drivers
v0x1a40f80_0 .net *"_ivl_2", 0 0, L_0x1a40a90;  1 drivers
v0x1a41200_0 .net *"_ivl_20", 0 0, L_0x1a96310;  1 drivers
v0x1a909e0_0 .net *"_ivl_24", 0 0, L_0x1a96500;  1 drivers
v0x1a90ac0_0 .net *"_ivl_26", 0 0, L_0x1a96570;  1 drivers
v0x1a90ba0_0 .net *"_ivl_28", 0 0, L_0x1a96490;  1 drivers
v0x1a90c80_0 .net *"_ivl_30", 0 0, L_0x1a96700;  1 drivers
v0x1a90d60_0 .net *"_ivl_32", 0 0, L_0x1a96800;  1 drivers
v0x1a90e40_0 .net *"_ivl_36", 0 0, L_0x1a96a70;  1 drivers
L_0x7f7fdb6a0018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a90f00_0 .net *"_ivl_38", 0 0, L_0x7f7fdb6a0018;  1 drivers
v0x1a90fe0_0 .net *"_ivl_4", 0 0, L_0x1a40e70;  1 drivers
v0x1a910c0_0 .net *"_ivl_6", 0 0, L_0x1a410f0;  1 drivers
v0x1a911a0_0 .net *"_ivl_8", 0 0, L_0x1a57f00;  1 drivers
v0x1a91280_0 .net "a", 0 0, v0x1a92470_0;  alias, 1 drivers
v0x1a91340_0 .net "b", 0 0, v0x1a92510_0;  alias, 1 drivers
v0x1a91400_0 .net "c", 0 0, v0x1a925b0_0;  alias, 1 drivers
v0x1a914c0_0 .net "d", 0 0, v0x1a926f0_0;  alias, 1 drivers
v0x1a91580_0 .net "out_pos", 0 0, L_0x1a96b80;  alias, 1 drivers
v0x1a91640_0 .net "out_sop", 0 0, L_0x1a6cc20;  alias, 1 drivers
v0x1a91700_0 .net "pos0", 0 0, L_0x1a96380;  1 drivers
v0x1a917c0_0 .net "pos1", 0 0, L_0x1a968c0;  1 drivers
L_0x1a96b80 .functor MUXZ 1, L_0x7f7fdb6a0018, L_0x1a96380, L_0x1a96a70, C4<>;
S_0x1a91940 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1a4d480;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1a92470_0 .var "a", 0 0;
v0x1a92510_0 .var "b", 0 0;
v0x1a925b0_0 .var "c", 0 0;
v0x1a92650_0 .net "clk", 0 0, v0x1a95360_0;  1 drivers
v0x1a926f0_0 .var "d", 0 0;
v0x1a927e0_0 .var/2u "fail", 0 0;
v0x1a92880_0 .var/2u "fail1", 0 0;
v0x1a92920_0 .net "tb_match", 0 0, L_0x1a98cd0;  alias, 1 drivers
v0x1a929c0_0 .var "wavedrom_enable", 0 0;
v0x1a92a60_0 .var "wavedrom_title", 511 0;
E_0x1a4bcb0/0 .event negedge, v0x1a92650_0;
E_0x1a4bcb0/1 .event posedge, v0x1a92650_0;
E_0x1a4bcb0 .event/or E_0x1a4bcb0/0, E_0x1a4bcb0/1;
S_0x1a91c70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1a91940;
 .timescale -12 -12;
v0x1a91eb0_0 .var/2s "i", 31 0;
E_0x1a4bb50 .event posedge, v0x1a92650_0;
S_0x1a91fb0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1a91940;
 .timescale -12 -12;
v0x1a921b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a92290 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1a91940;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a92c40 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1a4d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a96d30 .functor AND 1, v0x1a92470_0, v0x1a92510_0, C4<1>, C4<1>;
L_0x1a96ed0 .functor AND 1, L_0x1a96d30, v0x1a925b0_0, C4<1>, C4<1>;
L_0x1a970c0 .functor NOT 1, v0x1a926f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a97240 .functor AND 1, L_0x1a96ed0, L_0x1a970c0, C4<1>, C4<1>;
L_0x1a97380 .functor AND 1, v0x1a92470_0, v0x1a92510_0, C4<1>, C4<1>;
L_0x1a97500 .functor AND 1, L_0x1a97380, v0x1a925b0_0, C4<1>, C4<1>;
L_0x1a97600 .functor AND 1, L_0x1a97500, v0x1a926f0_0, C4<1>, C4<1>;
L_0x1a976c0 .functor OR 1, L_0x1a97240, L_0x1a97600, C4<0>, C4<0>;
L_0x1a97870 .functor NOT 1, v0x1a92470_0, C4<0>, C4<0>, C4<0>;
L_0x1a978e0 .functor NOT 1, v0x1a92510_0, C4<0>, C4<0>, C4<0>;
L_0x1a979b0 .functor OR 1, L_0x1a97870, L_0x1a978e0, C4<0>, C4<0>;
L_0x1a97a70 .functor NOT 1, v0x1a925b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a97b50 .functor OR 1, L_0x1a979b0, L_0x1a97a70, C4<0>, C4<0>;
L_0x1a97c60 .functor OR 1, L_0x1a97b50, v0x1a926f0_0, C4<0>, C4<0>;
L_0x1a97ae0 .functor OR 1, v0x1a92470_0, v0x1a92510_0, C4<0>, C4<0>;
L_0x1a97da0 .functor NOT 1, v0x1a925b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a97ea0 .functor OR 1, L_0x1a97ae0, L_0x1a97da0, C4<0>, C4<0>;
L_0x1a97fb0 .functor NOT 1, v0x1a926f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a980c0 .functor OR 1, L_0x1a97ea0, L_0x1a97fb0, C4<0>, C4<0>;
L_0x1a981d0 .functor AND 1, L_0x1a97c60, L_0x1a980c0, C4<1>, C4<1>;
L_0x1a98390 .functor OR 1, v0x1a92470_0, v0x1a92510_0, C4<0>, C4<0>;
L_0x1a98400 .functor OR 1, L_0x1a98390, v0x1a925b0_0, C4<0>, C4<0>;
L_0x1a98580 .functor NOT 1, v0x1a926f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a985f0 .functor OR 1, L_0x1a98400, L_0x1a98580, C4<0>, C4<0>;
L_0x1a987d0 .functor AND 1, L_0x1a981d0, L_0x1a985f0, C4<1>, C4<1>;
v0x1a92e00_0 .net *"_ivl_0", 0 0, L_0x1a96d30;  1 drivers
v0x1a92ee0_0 .net *"_ivl_10", 0 0, L_0x1a97500;  1 drivers
v0x1a92fc0_0 .net *"_ivl_12", 0 0, L_0x1a97600;  1 drivers
v0x1a930b0_0 .net *"_ivl_16", 0 0, L_0x1a97870;  1 drivers
v0x1a93190_0 .net *"_ivl_18", 0 0, L_0x1a978e0;  1 drivers
v0x1a932c0_0 .net *"_ivl_2", 0 0, L_0x1a96ed0;  1 drivers
v0x1a933a0_0 .net *"_ivl_20", 0 0, L_0x1a979b0;  1 drivers
v0x1a93480_0 .net *"_ivl_22", 0 0, L_0x1a97a70;  1 drivers
v0x1a93560_0 .net *"_ivl_24", 0 0, L_0x1a97b50;  1 drivers
v0x1a936d0_0 .net *"_ivl_26", 0 0, L_0x1a97c60;  1 drivers
v0x1a937b0_0 .net *"_ivl_28", 0 0, L_0x1a97ae0;  1 drivers
v0x1a93890_0 .net *"_ivl_30", 0 0, L_0x1a97da0;  1 drivers
v0x1a93970_0 .net *"_ivl_32", 0 0, L_0x1a97ea0;  1 drivers
v0x1a93a50_0 .net *"_ivl_34", 0 0, L_0x1a97fb0;  1 drivers
v0x1a93b30_0 .net *"_ivl_36", 0 0, L_0x1a980c0;  1 drivers
v0x1a93c10_0 .net *"_ivl_38", 0 0, L_0x1a981d0;  1 drivers
v0x1a93cf0_0 .net *"_ivl_4", 0 0, L_0x1a970c0;  1 drivers
v0x1a93ee0_0 .net *"_ivl_40", 0 0, L_0x1a98390;  1 drivers
v0x1a93fc0_0 .net *"_ivl_42", 0 0, L_0x1a98400;  1 drivers
v0x1a940a0_0 .net *"_ivl_44", 0 0, L_0x1a98580;  1 drivers
v0x1a94180_0 .net *"_ivl_46", 0 0, L_0x1a985f0;  1 drivers
v0x1a94260_0 .net *"_ivl_6", 0 0, L_0x1a97240;  1 drivers
v0x1a94340_0 .net *"_ivl_8", 0 0, L_0x1a97380;  1 drivers
v0x1a94420_0 .net "a", 0 0, v0x1a92470_0;  alias, 1 drivers
v0x1a944c0_0 .net "b", 0 0, v0x1a92510_0;  alias, 1 drivers
v0x1a945b0_0 .net "c", 0 0, v0x1a925b0_0;  alias, 1 drivers
v0x1a946a0_0 .net "d", 0 0, v0x1a926f0_0;  alias, 1 drivers
v0x1a94790_0 .net "out_pos", 0 0, L_0x1a987d0;  alias, 1 drivers
v0x1a94850_0 .net "out_sop", 0 0, L_0x1a976c0;  alias, 1 drivers
S_0x1a949d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1a4d480;
 .timescale -12 -12;
E_0x1a359f0 .event anyedge, v0x1a957c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a957c0_0;
    %nor/r;
    %assign/vec4 v0x1a957c0_0, 0;
    %wait E_0x1a359f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a91940;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a927e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a92880_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a91940;
T_4 ;
    %wait E_0x1a4bcb0;
    %load/vec4 v0x1a92920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a927e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a91940;
T_5 ;
    %wait E_0x1a4bb50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a926f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a925b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a92510_0, 0;
    %assign/vec4 v0x1a92470_0, 0;
    %wait E_0x1a4bb50;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a926f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a925b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a92510_0, 0;
    %assign/vec4 v0x1a92470_0, 0;
    %wait E_0x1a4bb50;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a926f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a925b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a92510_0, 0;
    %assign/vec4 v0x1a92470_0, 0;
    %wait E_0x1a4bb50;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a926f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a925b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a92510_0, 0;
    %assign/vec4 v0x1a92470_0, 0;
    %wait E_0x1a4bb50;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a926f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a925b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a92510_0, 0;
    %assign/vec4 v0x1a92470_0, 0;
    %wait E_0x1a4bb50;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a926f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a925b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a92510_0, 0;
    %assign/vec4 v0x1a92470_0, 0;
    %wait E_0x1a4bb50;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a926f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a925b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a92510_0, 0;
    %assign/vec4 v0x1a92470_0, 0;
    %wait E_0x1a4bb50;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a926f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a925b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a92510_0, 0;
    %assign/vec4 v0x1a92470_0, 0;
    %wait E_0x1a4bb50;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a926f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a925b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a92510_0, 0;
    %assign/vec4 v0x1a92470_0, 0;
    %wait E_0x1a4bb50;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a926f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a925b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a92510_0, 0;
    %assign/vec4 v0x1a92470_0, 0;
    %wait E_0x1a4bb50;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a926f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a925b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a92510_0, 0;
    %assign/vec4 v0x1a92470_0, 0;
    %wait E_0x1a4bb50;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a926f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a925b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a92510_0, 0;
    %assign/vec4 v0x1a92470_0, 0;
    %wait E_0x1a4bb50;
    %load/vec4 v0x1a927e0_0;
    %store/vec4 v0x1a92880_0, 0, 1;
    %fork t_1, S_0x1a91c70;
    %jmp t_0;
    .scope S_0x1a91c70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a91eb0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1a91eb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1a4bb50;
    %load/vec4 v0x1a91eb0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a926f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a925b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a92510_0, 0;
    %assign/vec4 v0x1a92470_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a91eb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a91eb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1a91940;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a4bcb0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a926f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a925b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a92510_0, 0;
    %assign/vec4 v0x1a92470_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1a927e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1a92880_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a4d480;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a95360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a957c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1a4d480;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a95360_0;
    %inv;
    %store/vec4 v0x1a95360_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1a4d480;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a92650_0, v0x1a95a40_0, v0x1a95180_0, v0x1a95220_0, v0x1a952c0_0, v0x1a95400_0, v0x1a95680_0, v0x1a955e0_0, v0x1a95540_0, v0x1a954a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1a4d480;
T_9 ;
    %load/vec4 v0x1a95720_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1a95720_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a95720_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1a95720_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1a95720_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a95720_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1a95720_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a95720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a95720_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a95720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1a4d480;
T_10 ;
    %wait E_0x1a4bcb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a95720_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a95720_0, 4, 32;
    %load/vec4 v0x1a95970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a95720_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a95720_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a95720_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a95720_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1a95680_0;
    %load/vec4 v0x1a95680_0;
    %load/vec4 v0x1a955e0_0;
    %xor;
    %load/vec4 v0x1a95680_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1a95720_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a95720_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1a95720_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a95720_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1a95540_0;
    %load/vec4 v0x1a95540_0;
    %load/vec4 v0x1a954a0_0;
    %xor;
    %load/vec4 v0x1a95540_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a95720_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a95720_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1a95720_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a95720_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/ece241_2013_q2/iter6/response0/top_module.sv";
