
implementation01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000382c  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000984  20070000  0008382c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          00008328  20070988  000841b8  00010988  2**3
                  ALLOC
  3 .stack        00002000  20078cb0  0008c4e0  00010988  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00010984  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000109ad  2**0
                  CONTENTS, READONLY
  6 .debug_info   00013f01  00000000  00000000  00010a08  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000037e2  00000000  00000000  00024909  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00007a0e  00000000  00000000  000280eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000e30  00000000  00000000  0002faf9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000eb8  00000000  00000000  00030929  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0000a2c6  00000000  00000000  000317e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00014e25  00000000  00000000  0003baa7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000687ed  00000000  00000000  000508cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000021a8  00000000  00000000  000b90bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007acb0 	.word	0x2007acb0
   80004:	00080b9d 	.word	0x00080b9d
   80008:	00080b99 	.word	0x00080b99
   8000c:	00080b99 	.word	0x00080b99
   80010:	00080b99 	.word	0x00080b99
   80014:	00080b99 	.word	0x00080b99
   80018:	00080b99 	.word	0x00080b99
	...
   8002c:	00080e75 	.word	0x00080e75
   80030:	00080b99 	.word	0x00080b99
   80034:	00000000 	.word	0x00000000
   80038:	00080ef1 	.word	0x00080ef1
   8003c:	00080f2d 	.word	0x00080f2d
   80040:	00080b99 	.word	0x00080b99
   80044:	00080b99 	.word	0x00080b99
   80048:	00080b99 	.word	0x00080b99
   8004c:	00080b99 	.word	0x00080b99
   80050:	00080b99 	.word	0x00080b99
   80054:	00080b99 	.word	0x00080b99
   80058:	00080b99 	.word	0x00080b99
   8005c:	00080b99 	.word	0x00080b99
   80060:	00080b99 	.word	0x00080b99
   80064:	00080b99 	.word	0x00080b99
   80068:	00000000 	.word	0x00000000
   8006c:	000809a1 	.word	0x000809a1
   80070:	000809b5 	.word	0x000809b5
   80074:	000809c9 	.word	0x000809c9
   80078:	000809dd 	.word	0x000809dd
	...
   80084:	000823e9 	.word	0x000823e9
   80088:	00080b99 	.word	0x00080b99
   8008c:	00080b99 	.word	0x00080b99
   80090:	00080b99 	.word	0x00080b99
   80094:	00080b99 	.word	0x00080b99
   80098:	00080b99 	.word	0x00080b99
   8009c:	00080b99 	.word	0x00080b99
   800a0:	00080b99 	.word	0x00080b99
   800a4:	00000000 	.word	0x00000000
   800a8:	00080b99 	.word	0x00080b99
   800ac:	00080b99 	.word	0x00080b99
   800b0:	00080b99 	.word	0x00080b99
   800b4:	00080b99 	.word	0x00080b99
   800b8:	00080b99 	.word	0x00080b99
   800bc:	00080b99 	.word	0x00080b99
   800c0:	00080b99 	.word	0x00080b99
   800c4:	00080b99 	.word	0x00080b99
   800c8:	00080b99 	.word	0x00080b99
   800cc:	00080b99 	.word	0x00080b99
   800d0:	00080b99 	.word	0x00080b99
   800d4:	00080b99 	.word	0x00080b99
   800d8:	00080b99 	.word	0x00080b99
   800dc:	00080b99 	.word	0x00080b99
   800e0:	00080b99 	.word	0x00080b99
   800e4:	00080b99 	.word	0x00080b99
   800e8:	00080b99 	.word	0x00080b99
   800ec:	00080b99 	.word	0x00080b99
   800f0:	00080b99 	.word	0x00080b99

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070988 	.word	0x20070988
   80110:	00000000 	.word	0x00000000
   80114:	0008382c 	.word	0x0008382c

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	0008382c 	.word	0x0008382c
   8013c:	2007098c 	.word	0x2007098c
   80140:	0008382c 	.word	0x0008382c
   80144:	00000000 	.word	0x00000000

00080148 <delayInit>:

#include "asf.h"
#include "DelayFunctions.h"

void delayInit(void)		/* Initializes the timer used for delays */
{
   80148:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_TC0);
   8014a:	201b      	movs	r0, #27
   8014c:	4b08      	ldr	r3, [pc, #32]	; (80170 <delayInit+0x28>)
   8014e:	4798      	blx	r3
	tc_init(TC0,0,0);		 /* TC0, channel 0, TCLK1 och capturemode */
   80150:	4c08      	ldr	r4, [pc, #32]	; (80174 <delayInit+0x2c>)
   80152:	4620      	mov	r0, r4
   80154:	2100      	movs	r1, #0
   80156:	460a      	mov	r2, r1
   80158:	4b07      	ldr	r3, [pc, #28]	; (80178 <delayInit+0x30>)
   8015a:	4798      	blx	r3
	tc_set_block_mode(TC0,0);
   8015c:	4620      	mov	r0, r4
   8015e:	2100      	movs	r1, #0
   80160:	4b06      	ldr	r3, [pc, #24]	; (8017c <delayInit+0x34>)
   80162:	4798      	blx	r3
	tc_stop(TC0,0);			/* making sure the timer does not run  */
   80164:	4620      	mov	r0, r4
   80166:	2100      	movs	r1, #0
   80168:	4b05      	ldr	r3, [pc, #20]	; (80180 <delayInit+0x38>)
   8016a:	4798      	blx	r3
   8016c:	bd10      	pop	{r4, pc}
   8016e:	bf00      	nop
   80170:	00080ad9 	.word	0x00080ad9
   80174:	40080000 	.word	0x40080000
   80178:	00080b31 	.word	0x00080b31
   8017c:	00080b4d 	.word	0x00080b4d
   80180:	00080b5d 	.word	0x00080b5d

00080184 <delayMicroseconds>:
}


void delayMicroseconds(uint32_t us)		/* A simple implementation for a delay in us (not calibrated) */
{
   80184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80186:	4604      	mov	r4, r0
	tc_start(TC0,0);
   80188:	4809      	ldr	r0, [pc, #36]	; (801b0 <delayMicroseconds+0x2c>)
   8018a:	2100      	movs	r1, #0
   8018c:	4b09      	ldr	r3, [pc, #36]	; (801b4 <delayMicroseconds+0x30>)
   8018e:	4798      	blx	r3
	while (tc_read_cv(TC0,0) < us*42); /* Only works in newere version of ASF */
   80190:	272a      	movs	r7, #42	; 0x2a
   80192:	fb07 f704 	mul.w	r7, r7, r4
   80196:	4e06      	ldr	r6, [pc, #24]	; (801b0 <delayMicroseconds+0x2c>)
   80198:	2500      	movs	r5, #0
   8019a:	4c07      	ldr	r4, [pc, #28]	; (801b8 <delayMicroseconds+0x34>)
   8019c:	4630      	mov	r0, r6
   8019e:	4629      	mov	r1, r5
   801a0:	47a0      	blx	r4
   801a2:	42b8      	cmp	r0, r7
   801a4:	d3fa      	bcc.n	8019c <delayMicroseconds+0x18>
	tc_stop(TC0,0);
   801a6:	4802      	ldr	r0, [pc, #8]	; (801b0 <delayMicroseconds+0x2c>)
   801a8:	2100      	movs	r1, #0
   801aa:	4b04      	ldr	r3, [pc, #16]	; (801bc <delayMicroseconds+0x38>)
   801ac:	4798      	blx	r3
   801ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   801b0:	40080000 	.word	0x40080000
   801b4:	00080b55 	.word	0x00080b55
   801b8:	00080b65 	.word	0x00080b65
   801bc:	00080b5d 	.word	0x00080b5d

000801c0 <initMotor>:
int Kp = 4;
int angle=0;
int speed=1650;
int r_speed=0;
int l_speed=0;
void initMotor(void){
   801c0:	b470      	push	{r4, r5, r6}
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   801c2:	4a24      	ldr	r2, [pc, #144]	; (80254 <initMotor+0x94>)
   801c4:	2310      	movs	r3, #16
   801c6:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801c8:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   801cc:	2320      	movs	r3, #32
   801ce:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801d0:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   801d4:	4b20      	ldr	r3, [pc, #128]	; (80258 <initMotor+0x98>)
   801d6:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
   801da:	6119      	str	r1, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801dc:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   801e0:	491e      	ldr	r1, [pc, #120]	; (8025c <initMotor+0x9c>)
   801e2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
   801e6:	610b      	str	r3, [r1, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801e8:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   801ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   801f0:	614b      	str	r3, [r1, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801f2:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   801f6:	4b1a      	ldr	r3, [pc, #104]	; (80260 <initMotor+0xa0>)
   801f8:	2402      	movs	r4, #2
   801fa:	615c      	str	r4, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801fc:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80200:	2008      	movs	r0, #8
   80202:	6158      	str	r0, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80204:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80208:	f44f 7500 	mov.w	r5, #512	; 0x200
   8020c:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8020e:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80212:	f44f 6580 	mov.w	r5, #1024	; 0x400
   80216:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80218:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8021c:	2504      	movs	r5, #4
   8021e:	6155      	str	r5, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80220:	f8c2 50a0 	str.w	r5, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80224:	2601      	movs	r6, #1
   80226:	615e      	str	r6, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80228:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8022c:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8022e:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80232:	2540      	movs	r5, #64	; 0x40
   80234:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80236:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8023a:	2380      	movs	r3, #128	; 0x80
   8023c:	614b      	str	r3, [r1, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8023e:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80242:	6154      	str	r4, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80244:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80248:	6150      	str	r0, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8024a:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
		ioport_set_pin_dir(L2,IOPORT_DIR_INPUT);
		ioport_set_pin_dir(L3,IOPORT_DIR_INPUT);
		ioport_set_pin_dir(L4,IOPORT_DIR_INPUT);
		ioport_set_pin_dir(L5,IOPORT_DIR_INPUT);
		
}
   8024e:	bc70      	pop	{r4, r5, r6}
   80250:	4770      	bx	lr
   80252:	bf00      	nop
   80254:	400e1200 	.word	0x400e1200
   80258:	400e1000 	.word	0x400e1000
   8025c:	400e0e00 	.word	0x400e0e00
   80260:	400e1400 	.word	0x400e1400

00080264 <pulseLeft>:
	ioport_set_pin_level(R_RESET,LOW);
	ioport_set_pin_level(L_RESET,LOW);
}


void pulseLeft(int p1){
   80264:	b538      	push	{r3, r4, r5, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80266:	4c03      	ldr	r4, [pc, #12]	; (80274 <pulseLeft+0x10>)
   80268:	2510      	movs	r5, #16
   8026a:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(LEFT,HIGH);
	delayMicroseconds(p1);
   8026c:	4b02      	ldr	r3, [pc, #8]	; (80278 <pulseLeft+0x14>)
   8026e:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80270:	6365      	str	r5, [r4, #52]	; 0x34
   80272:	bd38      	pop	{r3, r4, r5, pc}
   80274:	400e1200 	.word	0x400e1200
   80278:	00080185 	.word	0x00080185

0008027c <pulseRight>:
	ioport_set_pin_level(LEFT,LOW);
}
void pulseRight(int p2){
   8027c:	b538      	push	{r3, r4, r5, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8027e:	4c03      	ldr	r4, [pc, #12]	; (8028c <pulseRight+0x10>)
   80280:	2520      	movs	r5, #32
   80282:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(RIGHT,HIGH);
	delayMicroseconds(p2);
   80284:	4b02      	ldr	r3, [pc, #8]	; (80290 <pulseRight+0x14>)
   80286:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80288:	6365      	str	r5, [r4, #52]	; 0x34
   8028a:	bd38      	pop	{r3, r4, r5, pc}
   8028c:	400e1200 	.word	0x400e1200
   80290:	00080185 	.word	0x00080185

00080294 <moveForward>:
		delayMicroseconds(1100);
		pulseOut(1550);
		delayMicroseconds(5250);
}
*/
void moveForward(int l,int r){
   80294:	b510      	push	{r4, lr}
   80296:	460c      	mov	r4, r1
	pulseLeft(l);
   80298:	4b04      	ldr	r3, [pc, #16]	; (802ac <moveForward+0x18>)
   8029a:	4798      	blx	r3
	pulseRight(r);
   8029c:	4620      	mov	r0, r4
   8029e:	4b04      	ldr	r3, [pc, #16]	; (802b0 <moveForward+0x1c>)
   802a0:	4798      	blx	r3
	delayMicroseconds(5250);
   802a2:	f241 4082 	movw	r0, #5250	; 0x1482
   802a6:	4b03      	ldr	r3, [pc, #12]	; (802b4 <moveForward+0x20>)
   802a8:	4798      	blx	r3
   802aa:	bd10      	pop	{r4, pc}
   802ac:	00080265 	.word	0x00080265
   802b0:	0008027d 	.word	0x0008027d
   802b4:	00080185 	.word	0x00080185

000802b8 <P_regulator>:
		
}


void P_regulator(int b)
{
   802b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   802ba:	4a3d      	ldr	r2, [pc, #244]	; (803b0 <P_regulator+0xf8>)
   802bc:	f8d2 c03c 	ldr.w	ip, [r2, #60]	; 0x3c
   802c0:	4b3c      	ldr	r3, [pc, #240]	; (803b4 <P_regulator+0xfc>)
   802c2:	f8d3 e03c 	ldr.w	lr, [r3, #60]	; 0x3c
   802c6:	6bdf      	ldr	r7, [r3, #60]	; 0x3c
   802c8:	6bde      	ldr	r6, [r3, #60]	; 0x3c
   802ca:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
   802cc:	493a      	ldr	r1, [pc, #232]	; (803b8 <P_regulator+0x100>)
   802ce:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
   802d0:	f3cc 3cc0 	ubfx	ip, ip, #15, #1
   802d4:	f3ce 0e40 	ubfx	lr, lr, #1, #1
	r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
   802d8:	eb0c 0e4e 	add.w	lr, ip, lr, lsl #1
   802dc:	f3c7 07c0 	ubfx	r7, r7, #3, #1
   802e0:	eb0e 0787 	add.w	r7, lr, r7, lsl #2
   802e4:	f3c6 2640 	ubfx	r6, r6, #9, #1
   802e8:	eb07 06c6 	add.w	r6, r7, r6, lsl #3
   802ec:	f3c5 2580 	ubfx	r5, r5, #10, #1
	+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;   
   802f0:	eb06 1505 	add.w	r5, r6, r5, lsl #4
   802f4:	f3c4 0480 	ubfx	r4, r4, #2, #1
   802f8:	eb05 1444 	add.w	r4, r5, r4, lsl #5
}


void P_regulator(int b)
{
	r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
   802fc:	4d2f      	ldr	r5, [pc, #188]	; (803bc <P_regulator+0x104>)
   802fe:	602c      	str	r4, [r5, #0]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80300:	f04f 6680 	mov.w	r6, #67108864	; 0x4000000
   80304:	4d2e      	ldr	r5, [pc, #184]	; (803c0 <P_regulator+0x108>)
   80306:	632e      	str	r6, [r5, #48]	; 0x30
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80308:	f8d3 e03c 	ldr.w	lr, [r3, #60]	; 0x3c
   8030c:	6bdf      	ldr	r7, [r3, #60]	; 0x3c
   8030e:	6bde      	ldr	r6, [r3, #60]	; 0x3c
   80310:	6bd5      	ldr	r5, [r2, #60]	; 0x3c
   80312:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   80314:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
   80316:	f00e 0e01 	and.w	lr, lr, #1
   8031a:	f3c7 0780 	ubfx	r7, r7, #2, #1
	+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;   
	ioport_set_pin_level(R_RESET,HIGH);	                                                          //hämta input värde frå pinnarna
	l_count = ioport_get_pin_level(L0)+ioport_get_pin_level(L1)*2+ioport_get_pin_level(L2)*4+ioport_get_pin_level(L3)*8
   8031e:	eb0e 0747 	add.w	r7, lr, r7, lsl #1
   80322:	f3c6 1680 	ubfx	r6, r6, #6, #1
   80326:	eb07 0686 	add.w	r6, r7, r6, lsl #2
   8032a:	f3c5 15c0 	ubfx	r5, r5, #7, #1
   8032e:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
   80332:	f3c3 0340 	ubfx	r3, r3, #1, #1
	+ioport_get_pin_level(L4)*16+ioport_get_pin_level(L5)*32;
   80336:	eb05 1303 	add.w	r3, r5, r3, lsl #4
   8033a:	f3c1 01c0 	ubfx	r1, r1, #3, #1
   8033e:	eb03 1141 	add.w	r1, r3, r1, lsl #5
void P_regulator(int b)
{
	r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
	+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;   
	ioport_set_pin_level(R_RESET,HIGH);	                                                          //hämta input värde frå pinnarna
	l_count = ioport_get_pin_level(L0)+ioport_get_pin_level(L1)*2+ioport_get_pin_level(L2)*4+ioport_get_pin_level(L3)*8
   80342:	4b20      	ldr	r3, [pc, #128]	; (803c4 <P_regulator+0x10c>)
   80344:	6019      	str	r1, [r3, #0]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80346:	f44f 4380 	mov.w	r3, #16384	; 0x4000
   8034a:	6313      	str	r3, [r2, #48]	; 0x30
	ioport_set_pin_level(L_RESET,HIGH);	

	//char str[20];
	//sprintf(str,"högerhjul: %d\n",r_count);
	//printf (str);
	r_speed=speed;
   8034c:	4b1e      	ldr	r3, [pc, #120]	; (803c8 <P_regulator+0x110>)
   8034e:	681b      	ldr	r3, [r3, #0]
   80350:	4a1e      	ldr	r2, [pc, #120]	; (803cc <P_regulator+0x114>)
   80352:	6013      	str	r3, [r2, #0]
	l_speed=speed;
   80354:	4a1e      	ldr	r2, [pc, #120]	; (803d0 <P_regulator+0x118>)
   80356:	6013      	str	r3, [r2, #0]
	int e = b-(r_count - l_count); //räkna felvärde
   80358:	1b0c      	subs	r4, r1, r4
   8035a:	4420      	add	r0, r4
		if(e>0){
   8035c:	2800      	cmp	r0, #0
   8035e:	dd0a      	ble.n	80376 <P_regulator+0xbe>
		r_speed=speed-(e*Kp);
   80360:	4a1c      	ldr	r2, [pc, #112]	; (803d4 <P_regulator+0x11c>)
   80362:	6812      	ldr	r2, [r2, #0]
   80364:	fb02 f000 	mul.w	r0, r2, r0
   80368:	1a19      	subs	r1, r3, r0
   8036a:	4a18      	ldr	r2, [pc, #96]	; (803cc <P_regulator+0x114>)
   8036c:	6011      	str	r1, [r2, #0]
		l_speed=speed+(e*Kp);
   8036e:	4418      	add	r0, r3
   80370:	4a17      	ldr	r2, [pc, #92]	; (803d0 <P_regulator+0x118>)
   80372:	6010      	str	r0, [r2, #0]
   80374:	e00b      	b.n	8038e <P_regulator+0xd6>
	}else if (e<0)
   80376:	2800      	cmp	r0, #0
   80378:	da09      	bge.n	8038e <P_regulator+0xd6>
	{
		r_speed=speed+(e*Kp);
   8037a:	4a16      	ldr	r2, [pc, #88]	; (803d4 <P_regulator+0x11c>)
   8037c:	6812      	ldr	r2, [r2, #0]
   8037e:	fb02 f000 	mul.w	r0, r2, r0
   80382:	1819      	adds	r1, r3, r0
   80384:	4a11      	ldr	r2, [pc, #68]	; (803cc <P_regulator+0x114>)
   80386:	6011      	str	r1, [r2, #0]
		l_speed=speed-(e*Kp);
   80388:	1a18      	subs	r0, r3, r0
   8038a:	4a11      	ldr	r2, [pc, #68]	; (803d0 <P_regulator+0x118>)
   8038c:	6010      	str	r0, [r2, #0]
	}
	//sprintf(str,"felvärde: %d\n",e);
	//printf (str);
	moveForward(l_speed,r_speed);
   8038e:	4b10      	ldr	r3, [pc, #64]	; (803d0 <P_regulator+0x118>)
   80390:	6818      	ldr	r0, [r3, #0]
   80392:	4b0e      	ldr	r3, [pc, #56]	; (803cc <P_regulator+0x114>)
   80394:	6819      	ldr	r1, [r3, #0]
   80396:	4b10      	ldr	r3, [pc, #64]	; (803d8 <P_regulator+0x120>)
   80398:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8039a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   8039e:	4b08      	ldr	r3, [pc, #32]	; (803c0 <P_regulator+0x108>)
   803a0:	635a      	str	r2, [r3, #52]	; 0x34
   803a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   803a6:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
   803aa:	635a      	str	r2, [r3, #52]	; 0x34
   803ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   803ae:	bf00      	nop
   803b0:	400e0e00 	.word	0x400e0e00
   803b4:	400e1400 	.word	0x400e1400
   803b8:	400e1200 	.word	0x400e1200
   803bc:	200709b0 	.word	0x200709b0
   803c0:	400e1000 	.word	0x400e1000
   803c4:	200709a4 	.word	0x200709a4
   803c8:	20070130 	.word	0x20070130
   803cc:	200709a8 	.word	0x200709a8
   803d0:	200709ac 	.word	0x200709ac
   803d4:	2007012c 	.word	0x2007012c
   803d8:	00080295 	.word	0x00080295

000803dc <task_blink>:
#include <inttypes.h>
#include "task_blink.h"
//led pin
#define BlinkPib PIO_PB27_IDX

void task_blink(void *pvParameters){
   803dc:	b5f0      	push	{r4, r5, r6, r7, lr}
   803de:	b083      	sub	sp, #12
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 100;
	xLastWakeTime = xTaskGetTickCount();
   803e0:	4b0c      	ldr	r3, [pc, #48]	; (80414 <task_blink+0x38>)
   803e2:	4798      	blx	r3
   803e4:	f8ad 0006 	strh.w	r0, [sp, #6]
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   803e8:	4b0b      	ldr	r3, [pc, #44]	; (80418 <task_blink+0x3c>)
   803ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   803ee:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   803f0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_dir(BlinkPib,IOPORT_DIR_OUTPUT);
	uint8_t counter = 0;
   803f4:	2400      	movs	r4, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   803f6:	461f      	mov	r7, r3
   803f8:	4616      	mov	r6, r2
	while (1){
		ioport_set_pin_level(BlinkPib,counter);
		//vTaskDelay(xTimeIncrement);
		counter = ~counter;
		vTaskDelayUntil(&xLastWakeTime,xTimeIncrement);
   803fa:	4d08      	ldr	r5, [pc, #32]	; (8041c <task_blink+0x40>)
__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
   803fc:	b10c      	cbz	r4, 80402 <task_blink+0x26>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   803fe:	633e      	str	r6, [r7, #48]	; 0x30
   80400:	e000      	b.n	80404 <task_blink+0x28>
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80402:	637e      	str	r6, [r7, #52]	; 0x34
	ioport_set_pin_dir(BlinkPib,IOPORT_DIR_OUTPUT);
	uint8_t counter = 0;
	while (1){
		ioport_set_pin_level(BlinkPib,counter);
		//vTaskDelay(xTimeIncrement);
		counter = ~counter;
   80404:	43e4      	mvns	r4, r4
   80406:	b2e4      	uxtb	r4, r4
		vTaskDelayUntil(&xLastWakeTime,xTimeIncrement);
   80408:	f10d 0006 	add.w	r0, sp, #6
   8040c:	2164      	movs	r1, #100	; 0x64
   8040e:	47a8      	blx	r5
	}
   80410:	e7f4      	b.n	803fc <task_blink+0x20>
   80412:	bf00      	nop
   80414:	00081929 	.word	0x00081929
   80418:	400e1000 	.word	0x400e1000
   8041c:	00081b7d 	.word	0x00081b7d

00080420 <task_motor>:
#include "task_motor.h"
#include "Motor/Motorfunctions.h"

extern long sensordistance;

void task_motor(void *pvParameters){
   80420:	b570      	push	{r4, r5, r6, lr}
   80422:	b082      	sub	sp, #8
	initMotor();
   80424:	4b0e      	ldr	r3, [pc, #56]	; (80460 <task_motor+0x40>)
   80426:	4798      	blx	r3
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 100;
	xLastWakeTime = xTaskGetTickCount();
   80428:	4b0e      	ldr	r3, [pc, #56]	; (80464 <task_motor+0x44>)
   8042a:	4798      	blx	r3
   8042c:	f8ad 0006 	strh.w	r0, [sp, #6]
	while (1)
	{
		if(sensordistance<10){
   80430:	4c0d      	ldr	r4, [pc, #52]	; (80468 <task_motor+0x48>)
			moveForward(1500,1500);
		}else{
			P_regulator(0);
   80432:	4e0e      	ldr	r6, [pc, #56]	; (8046c <task_motor+0x4c>)
			vTaskDelay(1000);
   80434:	4d0e      	ldr	r5, [pc, #56]	; (80470 <task_motor+0x50>)
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 100;
	xLastWakeTime = xTaskGetTickCount();
	while (1)
	{
		if(sensordistance<10){
   80436:	6823      	ldr	r3, [r4, #0]
   80438:	2b09      	cmp	r3, #9
   8043a:	dc05      	bgt.n	80448 <task_motor+0x28>
			moveForward(1500,1500);
   8043c:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80440:	4601      	mov	r1, r0
   80442:	4b0c      	ldr	r3, [pc, #48]	; (80474 <task_motor+0x54>)
   80444:	4798      	blx	r3
   80446:	e004      	b.n	80452 <task_motor+0x32>
		}else{
			P_regulator(0);
   80448:	2000      	movs	r0, #0
   8044a:	47b0      	blx	r6
			vTaskDelay(1000);
   8044c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   80450:	47a8      	blx	r5
		}
		vTaskDelayUntil(&xLastWakeTime,xTimeIncrement);
   80452:	f10d 0006 	add.w	r0, sp, #6
   80456:	2164      	movs	r1, #100	; 0x64
   80458:	4b07      	ldr	r3, [pc, #28]	; (80478 <task_motor+0x58>)
   8045a:	4798      	blx	r3
	}
   8045c:	e7eb      	b.n	80436 <task_motor+0x16>
   8045e:	bf00      	nop
   80460:	000801c1 	.word	0x000801c1
   80464:	00081929 	.word	0x00081929
   80468:	200709b4 	.word	0x200709b4
   8046c:	000802b9 	.word	0x000802b9
   80470:	00081c15 	.word	0x00081c15
   80474:	00080295 	.word	0x00080295
   80478:	00081b7d 	.word	0x00081b7d

0008047c <pulseins>:
//digital pin 8
#define TriggerPin PIO_PC22_IDX

long sensordistance = 0;

int pulseins(){
   8047c:	b570      	push	{r4, r5, r6, lr}
	int state = 1;
	int flag = 0,clocktime;
   8047e:	2200      	movs	r2, #0
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80480:	4c11      	ldr	r4, [pc, #68]	; (804c8 <pulseins+0x4c>)
	while(state){
		if(ioport_get_pin_level(EchoPin) && !flag){
			tc_start(TC0,0);
   80482:	4e12      	ldr	r6, [pc, #72]	; (804cc <pulseins+0x50>)
   80484:	4d12      	ldr	r5, [pc, #72]	; (804d0 <pulseins+0x54>)
   80486:	6be3      	ldr	r3, [r4, #60]	; 0x3c

int pulseins(){
	int state = 1;
	int flag = 0,clocktime;
	while(state){
		if(ioport_get_pin_level(EchoPin) && !flag){
   80488:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   8048c:	d005      	beq.n	8049a <pulseins+0x1e>
   8048e:	b95a      	cbnz	r2, 804a8 <pulseins+0x2c>
			tc_start(TC0,0);
   80490:	4630      	mov	r0, r6
   80492:	2100      	movs	r1, #0
   80494:	47a8      	blx	r5
			flag = 1;
   80496:	2201      	movs	r2, #1
   80498:	e006      	b.n	804a8 <pulseins+0x2c>
   8049a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
		}
		if(!ioport_get_pin_level(EchoPin) && flag)
   8049c:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   804a0:	d1f1      	bne.n	80486 <pulseins+0xa>
   804a2:	2a00      	cmp	r2, #0
   804a4:	d0ef      	beq.n	80486 <pulseins+0xa>
   804a6:	e003      	b.n	804b0 <pulseins+0x34>
   804a8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   804aa:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   804ae:	d1ea      	bne.n	80486 <pulseins+0xa>
		{
			clocktime = tc_read_cv(TC0,0);
   804b0:	4c06      	ldr	r4, [pc, #24]	; (804cc <pulseins+0x50>)
   804b2:	4620      	mov	r0, r4
   804b4:	2100      	movs	r1, #0
   804b6:	4b07      	ldr	r3, [pc, #28]	; (804d4 <pulseins+0x58>)
   804b8:	4798      	blx	r3
   804ba:	4605      	mov	r5, r0
			tc_stop(TC0,0);
   804bc:	4620      	mov	r0, r4
   804be:	2100      	movs	r1, #0
   804c0:	4b05      	ldr	r3, [pc, #20]	; (804d8 <pulseins+0x5c>)
   804c2:	4798      	blx	r3
			flag = 0;
			state = 0;
		}
	}
	return clocktime;
}
   804c4:	4628      	mov	r0, r5
   804c6:	bd70      	pop	{r4, r5, r6, pc}
   804c8:	400e1200 	.word	0x400e1200
   804cc:	40080000 	.word	0x40080000
   804d0:	00080b55 	.word	0x00080b55
   804d4:	00080b65 	.word	0x00080b65
   804d8:	00080b5d 	.word	0x00080b5d

000804dc <init_sensor>:
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   804dc:	4b05      	ldr	r3, [pc, #20]	; (804f4 <init_sensor+0x18>)
   804de:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   804e2:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   804e4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   804e8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   804ec:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   804ee:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
   804f2:	4770      	bx	lr
   804f4:	400e1200 	.word	0x400e1200

000804f8 <task_soundsensor>:
void init_sensor(){
	ioport_set_pin_dir(TriggerPin,IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(EchoPin,IOPORT_DIR_INPUT);
}

void task_soundsensor(void *pvParameters){
   804f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   804fc:	b082      	sub	sp, #8
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 100;
	xLastWakeTime = xTaskGetTickCount();
   804fe:	4b1a      	ldr	r3, [pc, #104]	; (80568 <task_soundsensor+0x70>)
   80500:	4798      	blx	r3
   80502:	f8ad 0006 	strh.w	r0, [sp, #6]
	init_sensor();
   80506:	4b19      	ldr	r3, [pc, #100]	; (8056c <task_soundsensor+0x74>)
   80508:	4798      	blx	r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8050a:	4e19      	ldr	r6, [pc, #100]	; (80570 <task_soundsensor+0x78>)
   8050c:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
   80510:	46ba      	mov	sl, r7
	
	 while (1){
		long duration;
		ioport_set_pin_level(TriggerPin,HIGH);
		delayMicroseconds(10000);
   80512:	f8df 9074 	ldr.w	r9, [pc, #116]	; 80588 <task_soundsensor+0x90>
		ioport_set_pin_level(TriggerPin,LOW);
		duration = pulseins();
		sensordistance = (duration/42)/58.2;
   80516:	f8df 8074 	ldr.w	r8, [pc, #116]	; 8058c <task_soundsensor+0x94>
   8051a:	a511      	add	r5, pc, #68	; (adr r5, 80560 <task_soundsensor+0x68>)
   8051c:	e9d5 4500 	ldrd	r4, r5, [r5]
   80520:	f8c6 a030 	str.w	sl, [r6, #48]	; 0x30
	init_sensor();
	
	 while (1){
		long duration;
		ioport_set_pin_level(TriggerPin,HIGH);
		delayMicroseconds(10000);
   80524:	f242 7010 	movw	r0, #10000	; 0x2710
   80528:	47c8      	blx	r9
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8052a:	6377      	str	r7, [r6, #52]	; 0x34
		ioport_set_pin_level(TriggerPin,LOW);
		duration = pulseins();
   8052c:	4b11      	ldr	r3, [pc, #68]	; (80574 <task_soundsensor+0x7c>)
   8052e:	4798      	blx	r3
		sensordistance = (duration/42)/58.2;
   80530:	fb88 2300 	smull	r2, r3, r8, r0
   80534:	17c0      	asrs	r0, r0, #31
   80536:	ebc0 00e3 	rsb	r0, r0, r3, asr #3
   8053a:	4b0f      	ldr	r3, [pc, #60]	; (80578 <task_soundsensor+0x80>)
   8053c:	4798      	blx	r3
   8053e:	4622      	mov	r2, r4
   80540:	462b      	mov	r3, r5
   80542:	f8df c04c 	ldr.w	ip, [pc, #76]	; 80590 <task_soundsensor+0x98>
   80546:	47e0      	blx	ip
   80548:	4b0c      	ldr	r3, [pc, #48]	; (8057c <task_soundsensor+0x84>)
   8054a:	4798      	blx	r3
   8054c:	4b0c      	ldr	r3, [pc, #48]	; (80580 <task_soundsensor+0x88>)
   8054e:	6018      	str	r0, [r3, #0]
		vTaskDelayUntil(&xLastWakeTime,xTimeIncrement);
   80550:	f10d 0006 	add.w	r0, sp, #6
   80554:	2164      	movs	r1, #100	; 0x64
   80556:	4b0b      	ldr	r3, [pc, #44]	; (80584 <task_soundsensor+0x8c>)
   80558:	4798      	blx	r3
   8055a:	e7e1      	b.n	80520 <task_soundsensor+0x28>
   8055c:	f3af 8000 	nop.w
   80560:	9999999a 	.word	0x9999999a
   80564:	404d1999 	.word	0x404d1999
   80568:	00081929 	.word	0x00081929
   8056c:	000804dd 	.word	0x000804dd
   80570:	400e1200 	.word	0x400e1200
   80574:	0008047d 	.word	0x0008047d
   80578:	000827a9 	.word	0x000827a9
   8057c:	00082c99 	.word	0x00082c99
   80580:	200709b4 	.word	0x200709b4
   80584:	00081b7d 	.word	0x00081b7d
   80588:	00080185 	.word	0x00080185
   8058c:	30c30c31 	.word	0x30c30c31
   80590:	00082ac9 	.word	0x00082ac9
   80594:	f3af 8000 	nop.w

00080598 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80598:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8059a:	480e      	ldr	r0, [pc, #56]	; (805d4 <sysclk_init+0x3c>)
   8059c:	4b0e      	ldr	r3, [pc, #56]	; (805d8 <sysclk_init+0x40>)
   8059e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   805a0:	2000      	movs	r0, #0
   805a2:	213e      	movs	r1, #62	; 0x3e
   805a4:	4b0d      	ldr	r3, [pc, #52]	; (805dc <sysclk_init+0x44>)
   805a6:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   805a8:	4c0d      	ldr	r4, [pc, #52]	; (805e0 <sysclk_init+0x48>)
   805aa:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   805ac:	2800      	cmp	r0, #0
   805ae:	d0fc      	beq.n	805aa <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   805b0:	4b0c      	ldr	r3, [pc, #48]	; (805e4 <sysclk_init+0x4c>)
   805b2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   805b4:	4a0c      	ldr	r2, [pc, #48]	; (805e8 <sysclk_init+0x50>)
   805b6:	4b0d      	ldr	r3, [pc, #52]	; (805ec <sysclk_init+0x54>)
   805b8:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   805ba:	4c0d      	ldr	r4, [pc, #52]	; (805f0 <sysclk_init+0x58>)
   805bc:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   805be:	2800      	cmp	r0, #0
   805c0:	d0fc      	beq.n	805bc <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   805c2:	2010      	movs	r0, #16
   805c4:	4b0b      	ldr	r3, [pc, #44]	; (805f4 <sysclk_init+0x5c>)
   805c6:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   805c8:	4b0b      	ldr	r3, [pc, #44]	; (805f8 <sysclk_init+0x60>)
   805ca:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   805cc:	4801      	ldr	r0, [pc, #4]	; (805d4 <sysclk_init+0x3c>)
   805ce:	4b02      	ldr	r3, [pc, #8]	; (805d8 <sysclk_init+0x40>)
   805d0:	4798      	blx	r3
   805d2:	bd10      	pop	{r4, pc}
   805d4:	0501bd00 	.word	0x0501bd00
   805d8:	200700a5 	.word	0x200700a5
   805dc:	00080a55 	.word	0x00080a55
   805e0:	00080aa9 	.word	0x00080aa9
   805e4:	00080ab9 	.word	0x00080ab9
   805e8:	200d3f01 	.word	0x200d3f01
   805ec:	400e0600 	.word	0x400e0600
   805f0:	00080ac9 	.word	0x00080ac9
   805f4:	000809f1 	.word	0x000809f1
   805f8:	00080c4d 	.word	0x00080c4d

000805fc <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   805fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80600:	b083      	sub	sp, #12
   80602:	4605      	mov	r5, r0
	while (len) {
   80604:	4690      	mov	r8, r2
   80606:	2a00      	cmp	r2, #0
   80608:	d047      	beq.n	8069a <usart_serial_read_packet+0x9e>
   8060a:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8060c:	4f25      	ldr	r7, [pc, #148]	; (806a4 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   8060e:	4c26      	ldr	r4, [pc, #152]	; (806a8 <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80610:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 806bc <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   80614:	f8df b094 	ldr.w	fp, [pc, #148]	; 806ac <usart_serial_read_packet+0xb0>
   80618:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   8061c:	2300      	movs	r3, #0
   8061e:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80620:	4b22      	ldr	r3, [pc, #136]	; (806ac <usart_serial_read_packet+0xb0>)
   80622:	429d      	cmp	r5, r3
   80624:	d106      	bne.n	80634 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   80626:	4658      	mov	r0, fp
   80628:	4649      	mov	r1, r9
   8062a:	4b21      	ldr	r3, [pc, #132]	; (806b0 <usart_serial_read_packet+0xb4>)
   8062c:	4798      	blx	r3
   8062e:	2800      	cmp	r0, #0
   80630:	d1f9      	bne.n	80626 <usart_serial_read_packet+0x2a>
   80632:	e019      	b.n	80668 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80634:	4b1f      	ldr	r3, [pc, #124]	; (806b4 <usart_serial_read_packet+0xb8>)
   80636:	429d      	cmp	r5, r3
   80638:	d109      	bne.n	8064e <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   8063a:	4699      	mov	r9, r3
   8063c:	4648      	mov	r0, r9
   8063e:	a901      	add	r1, sp, #4
   80640:	47a0      	blx	r4
   80642:	2800      	cmp	r0, #0
   80644:	d1fa      	bne.n	8063c <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   80646:	9b01      	ldr	r3, [sp, #4]
   80648:	f806 3c01 	strb.w	r3, [r6, #-1]
   8064c:	e017      	b.n	8067e <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   8064e:	4b1a      	ldr	r3, [pc, #104]	; (806b8 <usart_serial_read_packet+0xbc>)
   80650:	429d      	cmp	r5, r3
   80652:	d109      	bne.n	80668 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   80654:	4699      	mov	r9, r3
   80656:	4648      	mov	r0, r9
   80658:	a901      	add	r1, sp, #4
   8065a:	47a0      	blx	r4
   8065c:	2800      	cmp	r0, #0
   8065e:	d1fa      	bne.n	80656 <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   80660:	9b01      	ldr	r3, [sp, #4]
   80662:	f806 3c01 	strb.w	r3, [r6, #-1]
   80666:	e014      	b.n	80692 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80668:	4555      	cmp	r5, sl
   8066a:	d108      	bne.n	8067e <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   8066c:	4650      	mov	r0, sl
   8066e:	a901      	add	r1, sp, #4
   80670:	47a0      	blx	r4
   80672:	2800      	cmp	r0, #0
   80674:	d1fa      	bne.n	8066c <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   80676:	9b01      	ldr	r3, [sp, #4]
   80678:	f806 3c01 	strb.w	r3, [r6, #-1]
   8067c:	e009      	b.n	80692 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8067e:	42bd      	cmp	r5, r7
   80680:	d107      	bne.n	80692 <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   80682:	4638      	mov	r0, r7
   80684:	a901      	add	r1, sp, #4
   80686:	47a0      	blx	r4
   80688:	2800      	cmp	r0, #0
   8068a:	d1fa      	bne.n	80682 <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   8068c:	9b01      	ldr	r3, [sp, #4]
   8068e:	f806 3c01 	strb.w	r3, [r6, #-1]
   80692:	3601      	adds	r6, #1
   80694:	f1b8 0801 	subs.w	r8, r8, #1
   80698:	d1be      	bne.n	80618 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   8069a:	2000      	movs	r0, #0
   8069c:	b003      	add	sp, #12
   8069e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   806a2:	bf00      	nop
   806a4:	400a4000 	.word	0x400a4000
   806a8:	00080b81 	.word	0x00080b81
   806ac:	400e0800 	.word	0x400e0800
   806b0:	00080b6d 	.word	0x00080b6d
   806b4:	40098000 	.word	0x40098000
   806b8:	4009c000 	.word	0x4009c000
   806bc:	400a0000 	.word	0x400a0000

000806c0 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   806c0:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   806c2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   806c6:	4b13      	ldr	r3, [pc, #76]	; (80714 <board_init+0x54>)
   806c8:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   806ca:	200b      	movs	r0, #11
   806cc:	4c12      	ldr	r4, [pc, #72]	; (80718 <board_init+0x58>)
   806ce:	47a0      	blx	r4
   806d0:	200c      	movs	r0, #12
   806d2:	47a0      	blx	r4
   806d4:	200d      	movs	r0, #13
   806d6:	47a0      	blx	r4
   806d8:	200e      	movs	r0, #14
   806da:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   806dc:	203b      	movs	r0, #59	; 0x3b
   806de:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   806e2:	4c0e      	ldr	r4, [pc, #56]	; (8071c <board_init+0x5c>)
   806e4:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   806e6:	2055      	movs	r0, #85	; 0x55
   806e8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   806ec:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   806ee:	2056      	movs	r0, #86	; 0x56
   806f0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   806f4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   806f6:	2068      	movs	r0, #104	; 0x68
   806f8:	4909      	ldr	r1, [pc, #36]	; (80720 <board_init+0x60>)
   806fa:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   806fc:	205c      	movs	r0, #92	; 0x5c
   806fe:	4909      	ldr	r1, [pc, #36]	; (80724 <board_init+0x64>)
   80700:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80702:	4809      	ldr	r0, [pc, #36]	; (80728 <board_init+0x68>)
   80704:	f44f 7140 	mov.w	r1, #768	; 0x300
   80708:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   8070c:	4b07      	ldr	r3, [pc, #28]	; (8072c <board_init+0x6c>)
   8070e:	4798      	blx	r3
   80710:	bd10      	pop	{r4, pc}
   80712:	bf00      	nop
   80714:	400e1a50 	.word	0x400e1a50
   80718:	00080ad9 	.word	0x00080ad9
   8071c:	000807d5 	.word	0x000807d5
   80720:	28000079 	.word	0x28000079
   80724:	28000001 	.word	0x28000001
   80728:	400e0e00 	.word	0x400e0e00
   8072c:	000808a9 	.word	0x000808a9

00080730 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80730:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80732:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80736:	d016      	beq.n	80766 <pio_set_peripheral+0x36>
   80738:	d804      	bhi.n	80744 <pio_set_peripheral+0x14>
   8073a:	b1c1      	cbz	r1, 8076e <pio_set_peripheral+0x3e>
   8073c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80740:	d00a      	beq.n	80758 <pio_set_peripheral+0x28>
   80742:	e013      	b.n	8076c <pio_set_peripheral+0x3c>
   80744:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80748:	d011      	beq.n	8076e <pio_set_peripheral+0x3e>
   8074a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   8074e:	d00e      	beq.n	8076e <pio_set_peripheral+0x3e>
   80750:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80754:	d10a      	bne.n	8076c <pio_set_peripheral+0x3c>
   80756:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80758:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8075a:	6f01      	ldr	r1, [r0, #112]	; 0x70
   8075c:	400b      	ands	r3, r1
   8075e:	ea23 0302 	bic.w	r3, r3, r2
   80762:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80764:	e002      	b.n	8076c <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80766:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80768:	4313      	orrs	r3, r2
   8076a:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   8076c:	6042      	str	r2, [r0, #4]
   8076e:	4770      	bx	lr

00080770 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80770:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80772:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80776:	bf14      	ite	ne
   80778:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8077a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   8077c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80780:	bf14      	ite	ne
   80782:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80784:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80786:	f012 0f02 	tst.w	r2, #2
   8078a:	d002      	beq.n	80792 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   8078c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80790:	e004      	b.n	8079c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80792:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80796:	bf18      	it	ne
   80798:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   8079c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8079e:	6001      	str	r1, [r0, #0]
   807a0:	4770      	bx	lr
   807a2:	bf00      	nop

000807a4 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   807a4:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   807a6:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   807a8:	9c01      	ldr	r4, [sp, #4]
   807aa:	b10c      	cbz	r4, 807b0 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   807ac:	6641      	str	r1, [r0, #100]	; 0x64
   807ae:	e000      	b.n	807b2 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   807b0:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   807b2:	b10b      	cbz	r3, 807b8 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   807b4:	6501      	str	r1, [r0, #80]	; 0x50
   807b6:	e000      	b.n	807ba <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   807b8:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   807ba:	b10a      	cbz	r2, 807c0 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   807bc:	6301      	str	r1, [r0, #48]	; 0x30
   807be:	e000      	b.n	807c2 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   807c0:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   807c2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   807c4:	6001      	str	r1, [r0, #0]
}
   807c6:	f85d 4b04 	ldr.w	r4, [sp], #4
   807ca:	4770      	bx	lr

000807cc <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   807cc:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   807ce:	4770      	bx	lr

000807d0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   807d0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   807d2:	4770      	bx	lr

000807d4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   807d4:	b570      	push	{r4, r5, r6, lr}
   807d6:	b082      	sub	sp, #8
   807d8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   807da:	0944      	lsrs	r4, r0, #5
   807dc:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   807e0:	f204 7407 	addw	r4, r4, #1799	; 0x707
   807e4:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   807e6:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   807ea:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   807ee:	d030      	beq.n	80852 <pio_configure_pin+0x7e>
   807f0:	d806      	bhi.n	80800 <pio_configure_pin+0x2c>
   807f2:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   807f6:	d00a      	beq.n	8080e <pio_configure_pin+0x3a>
   807f8:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   807fc:	d018      	beq.n	80830 <pio_configure_pin+0x5c>
   807fe:	e049      	b.n	80894 <pio_configure_pin+0xc0>
   80800:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80804:	d030      	beq.n	80868 <pio_configure_pin+0x94>
   80806:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8080a:	d02d      	beq.n	80868 <pio_configure_pin+0x94>
   8080c:	e042      	b.n	80894 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8080e:	f000 001f 	and.w	r0, r0, #31
   80812:	2401      	movs	r4, #1
   80814:	4084      	lsls	r4, r0
   80816:	4630      	mov	r0, r6
   80818:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8081c:	4622      	mov	r2, r4
   8081e:	4b1f      	ldr	r3, [pc, #124]	; (8089c <pio_configure_pin+0xc8>)
   80820:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80822:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80826:	bf14      	ite	ne
   80828:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8082a:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8082c:	2001      	movs	r0, #1
   8082e:	e032      	b.n	80896 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80830:	f000 001f 	and.w	r0, r0, #31
   80834:	2401      	movs	r4, #1
   80836:	4084      	lsls	r4, r0
   80838:	4630      	mov	r0, r6
   8083a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8083e:	4622      	mov	r2, r4
   80840:	4b16      	ldr	r3, [pc, #88]	; (8089c <pio_configure_pin+0xc8>)
   80842:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80844:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80848:	bf14      	ite	ne
   8084a:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8084c:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8084e:	2001      	movs	r0, #1
   80850:	e021      	b.n	80896 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80852:	f000 011f 	and.w	r1, r0, #31
   80856:	2401      	movs	r4, #1
   80858:	4630      	mov	r0, r6
   8085a:	fa04 f101 	lsl.w	r1, r4, r1
   8085e:	462a      	mov	r2, r5
   80860:	4b0f      	ldr	r3, [pc, #60]	; (808a0 <pio_configure_pin+0xcc>)
   80862:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80864:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80866:	e016      	b.n	80896 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80868:	f000 011f 	and.w	r1, r0, #31
   8086c:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8086e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80872:	ea05 0304 	and.w	r3, r5, r4
   80876:	9300      	str	r3, [sp, #0]
   80878:	4630      	mov	r0, r6
   8087a:	fa04 f101 	lsl.w	r1, r4, r1
   8087e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80882:	bf14      	ite	ne
   80884:	2200      	movne	r2, #0
   80886:	2201      	moveq	r2, #1
   80888:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8088c:	4d05      	ldr	r5, [pc, #20]	; (808a4 <pio_configure_pin+0xd0>)
   8088e:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   80890:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80892:	e000      	b.n	80896 <pio_configure_pin+0xc2>

	default:
		return 0;
   80894:	2000      	movs	r0, #0
	}

	return 1;
}
   80896:	b002      	add	sp, #8
   80898:	bd70      	pop	{r4, r5, r6, pc}
   8089a:	bf00      	nop
   8089c:	00080731 	.word	0x00080731
   808a0:	00080771 	.word	0x00080771
   808a4:	000807a5 	.word	0x000807a5

000808a8 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   808a8:	b5f0      	push	{r4, r5, r6, r7, lr}
   808aa:	b083      	sub	sp, #12
   808ac:	4607      	mov	r7, r0
   808ae:	460e      	mov	r6, r1
   808b0:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   808b2:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   808b6:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   808ba:	d026      	beq.n	8090a <pio_configure_pin_group+0x62>
   808bc:	d806      	bhi.n	808cc <pio_configure_pin_group+0x24>
   808be:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   808c2:	d00a      	beq.n	808da <pio_configure_pin_group+0x32>
   808c4:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   808c8:	d013      	beq.n	808f2 <pio_configure_pin_group+0x4a>
   808ca:	e034      	b.n	80936 <pio_configure_pin_group+0x8e>
   808cc:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   808d0:	d01f      	beq.n	80912 <pio_configure_pin_group+0x6a>
   808d2:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   808d6:	d01c      	beq.n	80912 <pio_configure_pin_group+0x6a>
   808d8:	e02d      	b.n	80936 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   808da:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   808de:	4632      	mov	r2, r6
   808e0:	4b16      	ldr	r3, [pc, #88]	; (8093c <pio_configure_pin_group+0x94>)
   808e2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   808e4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   808e8:	bf14      	ite	ne
   808ea:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   808ec:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   808ee:	2001      	movs	r0, #1
   808f0:	e022      	b.n	80938 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   808f2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   808f6:	4632      	mov	r2, r6
   808f8:	4b10      	ldr	r3, [pc, #64]	; (8093c <pio_configure_pin_group+0x94>)
   808fa:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   808fc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80900:	bf14      	ite	ne
   80902:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80904:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80906:	2001      	movs	r0, #1
   80908:	e016      	b.n	80938 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8090a:	4b0d      	ldr	r3, [pc, #52]	; (80940 <pio_configure_pin_group+0x98>)
   8090c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8090e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80910:	e012      	b.n	80938 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80912:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80916:	f005 0301 	and.w	r3, r5, #1
   8091a:	9300      	str	r3, [sp, #0]
   8091c:	4638      	mov	r0, r7
   8091e:	4631      	mov	r1, r6
   80920:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80924:	bf14      	ite	ne
   80926:	2200      	movne	r2, #0
   80928:	2201      	moveq	r2, #1
   8092a:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8092e:	4c05      	ldr	r4, [pc, #20]	; (80944 <pio_configure_pin_group+0x9c>)
   80930:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80932:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80934:	e000      	b.n	80938 <pio_configure_pin_group+0x90>

	default:
		return 0;
   80936:	2000      	movs	r0, #0
	}

	return 1;
}
   80938:	b003      	add	sp, #12
   8093a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8093c:	00080731 	.word	0x00080731
   80940:	00080771 	.word	0x00080771
   80944:	000807a5 	.word	0x000807a5

00080948 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8094c:	4604      	mov	r4, r0
   8094e:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80950:	4b10      	ldr	r3, [pc, #64]	; (80994 <pio_handler_process+0x4c>)
   80952:	4798      	blx	r3
   80954:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80956:	4620      	mov	r0, r4
   80958:	4b0f      	ldr	r3, [pc, #60]	; (80998 <pio_handler_process+0x50>)
   8095a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   8095c:	4005      	ands	r5, r0
   8095e:	d017      	beq.n	80990 <pio_handler_process+0x48>
   80960:	4f0e      	ldr	r7, [pc, #56]	; (8099c <pio_handler_process+0x54>)
   80962:	f107 040c 	add.w	r4, r7, #12
   80966:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80968:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   8096c:	42b3      	cmp	r3, r6
   8096e:	d10a      	bne.n	80986 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80970:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80974:	4229      	tst	r1, r5
   80976:	d006      	beq.n	80986 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80978:	6823      	ldr	r3, [r4, #0]
   8097a:	4630      	mov	r0, r6
   8097c:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   8097e:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80982:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80986:	42bc      	cmp	r4, r7
   80988:	d002      	beq.n	80990 <pio_handler_process+0x48>
   8098a:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   8098c:	2d00      	cmp	r5, #0
   8098e:	d1eb      	bne.n	80968 <pio_handler_process+0x20>
   80990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80994:	000807cd 	.word	0x000807cd
   80998:	000807d1 	.word	0x000807d1
   8099c:	200709b8 	.word	0x200709b8

000809a0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   809a0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   809a2:	4802      	ldr	r0, [pc, #8]	; (809ac <PIOA_Handler+0xc>)
   809a4:	210b      	movs	r1, #11
   809a6:	4b02      	ldr	r3, [pc, #8]	; (809b0 <PIOA_Handler+0x10>)
   809a8:	4798      	blx	r3
   809aa:	bd08      	pop	{r3, pc}
   809ac:	400e0e00 	.word	0x400e0e00
   809b0:	00080949 	.word	0x00080949

000809b4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   809b4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   809b6:	4802      	ldr	r0, [pc, #8]	; (809c0 <PIOB_Handler+0xc>)
   809b8:	210c      	movs	r1, #12
   809ba:	4b02      	ldr	r3, [pc, #8]	; (809c4 <PIOB_Handler+0x10>)
   809bc:	4798      	blx	r3
   809be:	bd08      	pop	{r3, pc}
   809c0:	400e1000 	.word	0x400e1000
   809c4:	00080949 	.word	0x00080949

000809c8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   809c8:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   809ca:	4802      	ldr	r0, [pc, #8]	; (809d4 <PIOC_Handler+0xc>)
   809cc:	210d      	movs	r1, #13
   809ce:	4b02      	ldr	r3, [pc, #8]	; (809d8 <PIOC_Handler+0x10>)
   809d0:	4798      	blx	r3
   809d2:	bd08      	pop	{r3, pc}
   809d4:	400e1200 	.word	0x400e1200
   809d8:	00080949 	.word	0x00080949

000809dc <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   809dc:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   809de:	4802      	ldr	r0, [pc, #8]	; (809e8 <PIOD_Handler+0xc>)
   809e0:	210e      	movs	r1, #14
   809e2:	4b02      	ldr	r3, [pc, #8]	; (809ec <PIOD_Handler+0x10>)
   809e4:	4798      	blx	r3
   809e6:	bd08      	pop	{r3, pc}
   809e8:	400e1400 	.word	0x400e1400
   809ec:	00080949 	.word	0x00080949

000809f0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   809f0:	4b17      	ldr	r3, [pc, #92]	; (80a50 <pmc_switch_mck_to_pllack+0x60>)
   809f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   809f4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   809f8:	4310      	orrs	r0, r2
   809fa:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   809fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   809fe:	f013 0f08 	tst.w	r3, #8
   80a02:	d109      	bne.n	80a18 <pmc_switch_mck_to_pllack+0x28>
   80a04:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80a08:	4911      	ldr	r1, [pc, #68]	; (80a50 <pmc_switch_mck_to_pllack+0x60>)
   80a0a:	e001      	b.n	80a10 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80a0c:	3b01      	subs	r3, #1
   80a0e:	d019      	beq.n	80a44 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80a10:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80a12:	f012 0f08 	tst.w	r2, #8
   80a16:	d0f9      	beq.n	80a0c <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80a18:	4b0d      	ldr	r3, [pc, #52]	; (80a50 <pmc_switch_mck_to_pllack+0x60>)
   80a1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80a1c:	f022 0203 	bic.w	r2, r2, #3
   80a20:	f042 0202 	orr.w	r2, r2, #2
   80a24:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80a26:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80a28:	f010 0008 	ands.w	r0, r0, #8
   80a2c:	d10c      	bne.n	80a48 <pmc_switch_mck_to_pllack+0x58>
   80a2e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80a32:	4907      	ldr	r1, [pc, #28]	; (80a50 <pmc_switch_mck_to_pllack+0x60>)
   80a34:	e001      	b.n	80a3a <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80a36:	3b01      	subs	r3, #1
   80a38:	d008      	beq.n	80a4c <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80a3a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80a3c:	f012 0f08 	tst.w	r2, #8
   80a40:	d0f9      	beq.n	80a36 <pmc_switch_mck_to_pllack+0x46>
   80a42:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80a44:	2001      	movs	r0, #1
   80a46:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80a48:	2000      	movs	r0, #0
   80a4a:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80a4c:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80a4e:	4770      	bx	lr
   80a50:	400e0600 	.word	0x400e0600

00080a54 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80a54:	b138      	cbz	r0, 80a66 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80a56:	4911      	ldr	r1, [pc, #68]	; (80a9c <pmc_switch_mainck_to_xtal+0x48>)
   80a58:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80a5a:	4a11      	ldr	r2, [pc, #68]	; (80aa0 <pmc_switch_mainck_to_xtal+0x4c>)
   80a5c:	401a      	ands	r2, r3
   80a5e:	4b11      	ldr	r3, [pc, #68]	; (80aa4 <pmc_switch_mainck_to_xtal+0x50>)
   80a60:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80a62:	620b      	str	r3, [r1, #32]
   80a64:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80a66:	4a0d      	ldr	r2, [pc, #52]	; (80a9c <pmc_switch_mainck_to_xtal+0x48>)
   80a68:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80a6a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80a6e:	f023 0303 	bic.w	r3, r3, #3
   80a72:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80a76:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80a7a:	0209      	lsls	r1, r1, #8
   80a7c:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80a7e:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80a80:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80a82:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80a84:	f013 0f01 	tst.w	r3, #1
   80a88:	d0fb      	beq.n	80a82 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80a8a:	4a04      	ldr	r2, [pc, #16]	; (80a9c <pmc_switch_mainck_to_xtal+0x48>)
   80a8c:	6a13      	ldr	r3, [r2, #32]
   80a8e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80a92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80a96:	6213      	str	r3, [r2, #32]
   80a98:	4770      	bx	lr
   80a9a:	bf00      	nop
   80a9c:	400e0600 	.word	0x400e0600
   80aa0:	fec8fffc 	.word	0xfec8fffc
   80aa4:	01370002 	.word	0x01370002

00080aa8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80aa8:	4b02      	ldr	r3, [pc, #8]	; (80ab4 <pmc_osc_is_ready_mainck+0xc>)
   80aaa:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80aac:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80ab0:	4770      	bx	lr
   80ab2:	bf00      	nop
   80ab4:	400e0600 	.word	0x400e0600

00080ab8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80ab8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80abc:	4b01      	ldr	r3, [pc, #4]	; (80ac4 <pmc_disable_pllack+0xc>)
   80abe:	629a      	str	r2, [r3, #40]	; 0x28
   80ac0:	4770      	bx	lr
   80ac2:	bf00      	nop
   80ac4:	400e0600 	.word	0x400e0600

00080ac8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80ac8:	4b02      	ldr	r3, [pc, #8]	; (80ad4 <pmc_is_locked_pllack+0xc>)
   80aca:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80acc:	f000 0002 	and.w	r0, r0, #2
   80ad0:	4770      	bx	lr
   80ad2:	bf00      	nop
   80ad4:	400e0600 	.word	0x400e0600

00080ad8 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80ad8:	282c      	cmp	r0, #44	; 0x2c
   80ada:	d820      	bhi.n	80b1e <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80adc:	281f      	cmp	r0, #31
   80ade:	d80d      	bhi.n	80afc <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80ae0:	4b12      	ldr	r3, [pc, #72]	; (80b2c <pmc_enable_periph_clk+0x54>)
   80ae2:	699a      	ldr	r2, [r3, #24]
   80ae4:	2301      	movs	r3, #1
   80ae6:	4083      	lsls	r3, r0
   80ae8:	401a      	ands	r2, r3
   80aea:	4293      	cmp	r3, r2
   80aec:	d019      	beq.n	80b22 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80aee:	2301      	movs	r3, #1
   80af0:	fa03 f000 	lsl.w	r0, r3, r0
   80af4:	4b0d      	ldr	r3, [pc, #52]	; (80b2c <pmc_enable_periph_clk+0x54>)
   80af6:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80af8:	2000      	movs	r0, #0
   80afa:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80afc:	4b0b      	ldr	r3, [pc, #44]	; (80b2c <pmc_enable_periph_clk+0x54>)
   80afe:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   80b02:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80b04:	2301      	movs	r3, #1
   80b06:	4083      	lsls	r3, r0
   80b08:	401a      	ands	r2, r3
   80b0a:	4293      	cmp	r3, r2
   80b0c:	d00b      	beq.n	80b26 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80b0e:	2301      	movs	r3, #1
   80b10:	fa03 f000 	lsl.w	r0, r3, r0
   80b14:	4b05      	ldr	r3, [pc, #20]	; (80b2c <pmc_enable_periph_clk+0x54>)
   80b16:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80b1a:	2000      	movs	r0, #0
   80b1c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80b1e:	2001      	movs	r0, #1
   80b20:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80b22:	2000      	movs	r0, #0
   80b24:	4770      	bx	lr
   80b26:	2000      	movs	r0, #0
}
   80b28:	4770      	bx	lr
   80b2a:	bf00      	nop
   80b2c:	400e0600 	.word	0x400e0600

00080b30 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   80b30:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80b32:	0189      	lsls	r1, r1, #6
   80b34:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   80b36:	2402      	movs	r4, #2
   80b38:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80b3a:	f04f 31ff 	mov.w	r1, #4294967295
   80b3e:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   80b40:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   80b42:	605a      	str	r2, [r3, #4]
}
   80b44:	f85d 4b04 	ldr.w	r4, [sp], #4
   80b48:	4770      	bx	lr
   80b4a:	bf00      	nop

00080b4c <tc_set_block_mode>:
		uint32_t ul_blockmode)
{
	/* Validate inputs. */
	Assert(p_tc);
	
	p_tc->TC_BMR = ul_blockmode;
   80b4c:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
   80b50:	4770      	bx	lr
   80b52:	bf00      	nop

00080b54 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   80b54:	0189      	lsls	r1, r1, #6
   80b56:	2305      	movs	r3, #5
   80b58:	5043      	str	r3, [r0, r1]
   80b5a:	4770      	bx	lr

00080b5c <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   80b5c:	0189      	lsls	r1, r1, #6
   80b5e:	2302      	movs	r3, #2
   80b60:	5043      	str	r3, [r0, r1]
   80b62:	4770      	bx	lr

00080b64 <tc_read_cv>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
   80b64:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80b68:	6908      	ldr	r0, [r1, #16]
}
   80b6a:	4770      	bx	lr

00080b6c <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80b6c:	6943      	ldr	r3, [r0, #20]
   80b6e:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80b72:	bf1d      	ittte	ne
   80b74:	6983      	ldrne	r3, [r0, #24]
   80b76:	700b      	strbne	r3, [r1, #0]
	return 0;
   80b78:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   80b7a:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   80b7c:	4770      	bx	lr
   80b7e:	bf00      	nop

00080b80 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80b80:	6943      	ldr	r3, [r0, #20]
   80b82:	f013 0f01 	tst.w	r3, #1
   80b86:	d005      	beq.n	80b94 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80b88:	6983      	ldr	r3, [r0, #24]
   80b8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80b8e:	600b      	str	r3, [r1, #0]

	return 0;
   80b90:	2000      	movs	r0, #0
   80b92:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   80b94:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   80b96:	4770      	bx	lr

00080b98 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80b98:	e7fe      	b.n	80b98 <Dummy_Handler>
   80b9a:	bf00      	nop

00080b9c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80b9c:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80b9e:	4b1e      	ldr	r3, [pc, #120]	; (80c18 <Reset_Handler+0x7c>)
   80ba0:	4a1e      	ldr	r2, [pc, #120]	; (80c1c <Reset_Handler+0x80>)
   80ba2:	429a      	cmp	r2, r3
   80ba4:	d003      	beq.n	80bae <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80ba6:	4b1e      	ldr	r3, [pc, #120]	; (80c20 <Reset_Handler+0x84>)
   80ba8:	4a1b      	ldr	r2, [pc, #108]	; (80c18 <Reset_Handler+0x7c>)
   80baa:	429a      	cmp	r2, r3
   80bac:	d304      	bcc.n	80bb8 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80bae:	4b1d      	ldr	r3, [pc, #116]	; (80c24 <Reset_Handler+0x88>)
   80bb0:	4a1d      	ldr	r2, [pc, #116]	; (80c28 <Reset_Handler+0x8c>)
   80bb2:	429a      	cmp	r2, r3
   80bb4:	d30f      	bcc.n	80bd6 <Reset_Handler+0x3a>
   80bb6:	e01a      	b.n	80bee <Reset_Handler+0x52>
   80bb8:	4b1c      	ldr	r3, [pc, #112]	; (80c2c <Reset_Handler+0x90>)
   80bba:	4c1d      	ldr	r4, [pc, #116]	; (80c30 <Reset_Handler+0x94>)
   80bbc:	1ae4      	subs	r4, r4, r3
   80bbe:	f024 0403 	bic.w	r4, r4, #3
   80bc2:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80bc4:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   80bc6:	4814      	ldr	r0, [pc, #80]	; (80c18 <Reset_Handler+0x7c>)
   80bc8:	4914      	ldr	r1, [pc, #80]	; (80c1c <Reset_Handler+0x80>)
   80bca:	585a      	ldr	r2, [r3, r1]
   80bcc:	501a      	str	r2, [r3, r0]
   80bce:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80bd0:	42a3      	cmp	r3, r4
   80bd2:	d1fa      	bne.n	80bca <Reset_Handler+0x2e>
   80bd4:	e7eb      	b.n	80bae <Reset_Handler+0x12>
   80bd6:	4b17      	ldr	r3, [pc, #92]	; (80c34 <Reset_Handler+0x98>)
   80bd8:	4917      	ldr	r1, [pc, #92]	; (80c38 <Reset_Handler+0x9c>)
   80bda:	1ac9      	subs	r1, r1, r3
   80bdc:	f021 0103 	bic.w	r1, r1, #3
   80be0:	1d1a      	adds	r2, r3, #4
   80be2:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   80be4:	2200      	movs	r2, #0
   80be6:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80bea:	428b      	cmp	r3, r1
   80bec:	d1fb      	bne.n	80be6 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80bee:	4a13      	ldr	r2, [pc, #76]	; (80c3c <Reset_Handler+0xa0>)
   80bf0:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80bf4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80bf8:	4911      	ldr	r1, [pc, #68]	; (80c40 <Reset_Handler+0xa4>)
   80bfa:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80bfc:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80c00:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80c04:	d203      	bcs.n	80c0e <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80c06:	688a      	ldr	r2, [r1, #8]
   80c08:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80c0c:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80c0e:	4b0d      	ldr	r3, [pc, #52]	; (80c44 <Reset_Handler+0xa8>)
   80c10:	4798      	blx	r3

	/* Branch to main function */
	main();
   80c12:	4b0d      	ldr	r3, [pc, #52]	; (80c48 <Reset_Handler+0xac>)
   80c14:	4798      	blx	r3
   80c16:	e7fe      	b.n	80c16 <Reset_Handler+0x7a>
   80c18:	20070000 	.word	0x20070000
   80c1c:	0008382c 	.word	0x0008382c
   80c20:	20070984 	.word	0x20070984
   80c24:	20078cb0 	.word	0x20078cb0
   80c28:	20070988 	.word	0x20070988
   80c2c:	20070004 	.word	0x20070004
   80c30:	20070987 	.word	0x20070987
   80c34:	20070984 	.word	0x20070984
   80c38:	20078cab 	.word	0x20078cab
   80c3c:	00080000 	.word	0x00080000
   80c40:	e000ed00 	.word	0xe000ed00
   80c44:	00082ce9 	.word	0x00082ce9
   80c48:	00082455 	.word	0x00082455

00080c4c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80c4c:	4b3e      	ldr	r3, [pc, #248]	; (80d48 <SystemCoreClockUpdate+0xfc>)
   80c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80c50:	f003 0303 	and.w	r3, r3, #3
   80c54:	2b03      	cmp	r3, #3
   80c56:	d85f      	bhi.n	80d18 <SystemCoreClockUpdate+0xcc>
   80c58:	e8df f003 	tbb	[pc, r3]
   80c5c:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80c60:	4b3a      	ldr	r3, [pc, #232]	; (80d4c <SystemCoreClockUpdate+0x100>)
   80c62:	695b      	ldr	r3, [r3, #20]
   80c64:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80c68:	bf14      	ite	ne
   80c6a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80c6e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80c72:	4b37      	ldr	r3, [pc, #220]	; (80d50 <SystemCoreClockUpdate+0x104>)
   80c74:	601a      	str	r2, [r3, #0]
   80c76:	e04f      	b.n	80d18 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80c78:	4b33      	ldr	r3, [pc, #204]	; (80d48 <SystemCoreClockUpdate+0xfc>)
   80c7a:	6a1b      	ldr	r3, [r3, #32]
   80c7c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80c80:	d003      	beq.n	80c8a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80c82:	4a34      	ldr	r2, [pc, #208]	; (80d54 <SystemCoreClockUpdate+0x108>)
   80c84:	4b32      	ldr	r3, [pc, #200]	; (80d50 <SystemCoreClockUpdate+0x104>)
   80c86:	601a      	str	r2, [r3, #0]
   80c88:	e046      	b.n	80d18 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80c8a:	4a33      	ldr	r2, [pc, #204]	; (80d58 <SystemCoreClockUpdate+0x10c>)
   80c8c:	4b30      	ldr	r3, [pc, #192]	; (80d50 <SystemCoreClockUpdate+0x104>)
   80c8e:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80c90:	4b2d      	ldr	r3, [pc, #180]	; (80d48 <SystemCoreClockUpdate+0xfc>)
   80c92:	6a1b      	ldr	r3, [r3, #32]
   80c94:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80c98:	2b10      	cmp	r3, #16
   80c9a:	d002      	beq.n	80ca2 <SystemCoreClockUpdate+0x56>
   80c9c:	2b20      	cmp	r3, #32
   80c9e:	d004      	beq.n	80caa <SystemCoreClockUpdate+0x5e>
   80ca0:	e03a      	b.n	80d18 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80ca2:	4a2e      	ldr	r2, [pc, #184]	; (80d5c <SystemCoreClockUpdate+0x110>)
   80ca4:	4b2a      	ldr	r3, [pc, #168]	; (80d50 <SystemCoreClockUpdate+0x104>)
   80ca6:	601a      	str	r2, [r3, #0]
				break;
   80ca8:	e036      	b.n	80d18 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80caa:	4a2a      	ldr	r2, [pc, #168]	; (80d54 <SystemCoreClockUpdate+0x108>)
   80cac:	4b28      	ldr	r3, [pc, #160]	; (80d50 <SystemCoreClockUpdate+0x104>)
   80cae:	601a      	str	r2, [r3, #0]
				break;
   80cb0:	e032      	b.n	80d18 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80cb2:	4b25      	ldr	r3, [pc, #148]	; (80d48 <SystemCoreClockUpdate+0xfc>)
   80cb4:	6a1b      	ldr	r3, [r3, #32]
   80cb6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80cba:	d003      	beq.n	80cc4 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80cbc:	4a25      	ldr	r2, [pc, #148]	; (80d54 <SystemCoreClockUpdate+0x108>)
   80cbe:	4b24      	ldr	r3, [pc, #144]	; (80d50 <SystemCoreClockUpdate+0x104>)
   80cc0:	601a      	str	r2, [r3, #0]
   80cc2:	e012      	b.n	80cea <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80cc4:	4a24      	ldr	r2, [pc, #144]	; (80d58 <SystemCoreClockUpdate+0x10c>)
   80cc6:	4b22      	ldr	r3, [pc, #136]	; (80d50 <SystemCoreClockUpdate+0x104>)
   80cc8:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80cca:	4b1f      	ldr	r3, [pc, #124]	; (80d48 <SystemCoreClockUpdate+0xfc>)
   80ccc:	6a1b      	ldr	r3, [r3, #32]
   80cce:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80cd2:	2b10      	cmp	r3, #16
   80cd4:	d002      	beq.n	80cdc <SystemCoreClockUpdate+0x90>
   80cd6:	2b20      	cmp	r3, #32
   80cd8:	d004      	beq.n	80ce4 <SystemCoreClockUpdate+0x98>
   80cda:	e006      	b.n	80cea <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80cdc:	4a1f      	ldr	r2, [pc, #124]	; (80d5c <SystemCoreClockUpdate+0x110>)
   80cde:	4b1c      	ldr	r3, [pc, #112]	; (80d50 <SystemCoreClockUpdate+0x104>)
   80ce0:	601a      	str	r2, [r3, #0]
				break;
   80ce2:	e002      	b.n	80cea <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80ce4:	4a1b      	ldr	r2, [pc, #108]	; (80d54 <SystemCoreClockUpdate+0x108>)
   80ce6:	4b1a      	ldr	r3, [pc, #104]	; (80d50 <SystemCoreClockUpdate+0x104>)
   80ce8:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80cea:	4b17      	ldr	r3, [pc, #92]	; (80d48 <SystemCoreClockUpdate+0xfc>)
   80cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80cee:	f003 0303 	and.w	r3, r3, #3
   80cf2:	2b02      	cmp	r3, #2
   80cf4:	d10d      	bne.n	80d12 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80cf6:	4b14      	ldr	r3, [pc, #80]	; (80d48 <SystemCoreClockUpdate+0xfc>)
   80cf8:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80cfa:	6a99      	ldr	r1, [r3, #40]	; 0x28
   80cfc:	4b14      	ldr	r3, [pc, #80]	; (80d50 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80cfe:	f3c0 400a 	ubfx	r0, r0, #16, #11
   80d02:	681a      	ldr	r2, [r3, #0]
   80d04:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80d08:	b2c9      	uxtb	r1, r1
   80d0a:	fbb2 f2f1 	udiv	r2, r2, r1
   80d0e:	601a      	str	r2, [r3, #0]
   80d10:	e002      	b.n	80d18 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80d12:	4a13      	ldr	r2, [pc, #76]	; (80d60 <SystemCoreClockUpdate+0x114>)
   80d14:	4b0e      	ldr	r3, [pc, #56]	; (80d50 <SystemCoreClockUpdate+0x104>)
   80d16:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80d18:	4b0b      	ldr	r3, [pc, #44]	; (80d48 <SystemCoreClockUpdate+0xfc>)
   80d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80d1c:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80d20:	2b70      	cmp	r3, #112	; 0x70
   80d22:	d107      	bne.n	80d34 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80d24:	4b0a      	ldr	r3, [pc, #40]	; (80d50 <SystemCoreClockUpdate+0x104>)
   80d26:	681a      	ldr	r2, [r3, #0]
   80d28:	490e      	ldr	r1, [pc, #56]	; (80d64 <SystemCoreClockUpdate+0x118>)
   80d2a:	fba1 0202 	umull	r0, r2, r1, r2
   80d2e:	0852      	lsrs	r2, r2, #1
   80d30:	601a      	str	r2, [r3, #0]
   80d32:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80d34:	4b04      	ldr	r3, [pc, #16]	; (80d48 <SystemCoreClockUpdate+0xfc>)
   80d36:	6b19      	ldr	r1, [r3, #48]	; 0x30
   80d38:	4b05      	ldr	r3, [pc, #20]	; (80d50 <SystemCoreClockUpdate+0x104>)
   80d3a:	f3c1 1102 	ubfx	r1, r1, #4, #3
   80d3e:	681a      	ldr	r2, [r3, #0]
   80d40:	40ca      	lsrs	r2, r1
   80d42:	601a      	str	r2, [r3, #0]
   80d44:	4770      	bx	lr
   80d46:	bf00      	nop
   80d48:	400e0600 	.word	0x400e0600
   80d4c:	400e1a10 	.word	0x400e1a10
   80d50:	20070138 	.word	0x20070138
   80d54:	00b71b00 	.word	0x00b71b00
   80d58:	003d0900 	.word	0x003d0900
   80d5c:	007a1200 	.word	0x007a1200
   80d60:	0e4e1c00 	.word	0x0e4e1c00
   80d64:	aaaaaaab 	.word	0xaaaaaaab

00080d68 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80d68:	4b09      	ldr	r3, [pc, #36]	; (80d90 <_sbrk+0x28>)
   80d6a:	681b      	ldr	r3, [r3, #0]
   80d6c:	b913      	cbnz	r3, 80d74 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   80d6e:	4a09      	ldr	r2, [pc, #36]	; (80d94 <_sbrk+0x2c>)
   80d70:	4b07      	ldr	r3, [pc, #28]	; (80d90 <_sbrk+0x28>)
   80d72:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   80d74:	4b06      	ldr	r3, [pc, #24]	; (80d90 <_sbrk+0x28>)
   80d76:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80d78:	181a      	adds	r2, r3, r0
   80d7a:	4907      	ldr	r1, [pc, #28]	; (80d98 <_sbrk+0x30>)
   80d7c:	4291      	cmp	r1, r2
   80d7e:	db04      	blt.n	80d8a <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   80d80:	4610      	mov	r0, r2
   80d82:	4a03      	ldr	r2, [pc, #12]	; (80d90 <_sbrk+0x28>)
   80d84:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80d86:	4618      	mov	r0, r3
   80d88:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   80d8a:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   80d8e:	4770      	bx	lr
   80d90:	20070a28 	.word	0x20070a28
   80d94:	2007acb0 	.word	0x2007acb0
   80d98:	20087ffc 	.word	0x20087ffc

00080d9c <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   80d9c:	f100 0308 	add.w	r3, r0, #8
   80da0:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   80da2:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80da6:	8102      	strh	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   80da8:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   80daa:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   80dac:	2300      	movs	r3, #0
   80dae:	6003      	str	r3, [r0, #0]
   80db0:	4770      	bx	lr
   80db2:	bf00      	nop

00080db4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   80db4:	2300      	movs	r3, #0
   80db6:	6103      	str	r3, [r0, #16]
   80db8:	4770      	bx	lr
   80dba:	bf00      	nop

00080dbc <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80dbc:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80dbe:	685a      	ldr	r2, [r3, #4]
   80dc0:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80dc2:	6842      	ldr	r2, [r0, #4]
   80dc4:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80dc6:	685a      	ldr	r2, [r3, #4]
   80dc8:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80dca:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80dcc:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80dce:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80dd0:	6803      	ldr	r3, [r0, #0]
   80dd2:	3301      	adds	r3, #1
   80dd4:	6003      	str	r3, [r0, #0]
   80dd6:	4770      	bx	lr

00080dd8 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   80dd8:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   80dda:	880c      	ldrh	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   80ddc:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80de0:	429c      	cmp	r4, r3
   80de2:	d101      	bne.n	80de8 <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   80de4:	6903      	ldr	r3, [r0, #16]
   80de6:	e00c      	b.n	80e02 <vListInsert+0x2a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   80de8:	f100 0308 	add.w	r3, r0, #8
   80dec:	68c2      	ldr	r2, [r0, #12]
   80dee:	8812      	ldrh	r2, [r2, #0]
   80df0:	b292      	uxth	r2, r2
   80df2:	4294      	cmp	r4, r2
   80df4:	d305      	bcc.n	80e02 <vListInsert+0x2a>
   80df6:	685b      	ldr	r3, [r3, #4]
   80df8:	685a      	ldr	r2, [r3, #4]
   80dfa:	8812      	ldrh	r2, [r2, #0]
   80dfc:	b292      	uxth	r2, r2
   80dfe:	4294      	cmp	r4, r2
   80e00:	d2f9      	bcs.n	80df6 <vListInsert+0x1e>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   80e02:	685a      	ldr	r2, [r3, #4]
   80e04:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80e06:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   80e08:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   80e0a:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80e0c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80e0e:	6803      	ldr	r3, [r0, #0]
   80e10:	3301      	adds	r3, #1
   80e12:	6003      	str	r3, [r0, #0]
}
   80e14:	f85d 4b04 	ldr.w	r4, [sp], #4
   80e18:	4770      	bx	lr
   80e1a:	bf00      	nop

00080e1c <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80e1c:	6843      	ldr	r3, [r0, #4]
   80e1e:	6882      	ldr	r2, [r0, #8]
   80e20:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80e22:	6883      	ldr	r3, [r0, #8]
   80e24:	6842      	ldr	r2, [r0, #4]
   80e26:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80e28:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80e2a:	685a      	ldr	r2, [r3, #4]
   80e2c:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80e2e:	bf04      	itt	eq
   80e30:	6882      	ldreq	r2, [r0, #8]
   80e32:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80e34:	2200      	movs	r2, #0
   80e36:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80e38:	681a      	ldr	r2, [r3, #0]
   80e3a:	3a01      	subs	r2, #1
   80e3c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80e3e:	6818      	ldr	r0, [r3, #0]
}
   80e40:	4770      	bx	lr
   80e42:	bf00      	nop

00080e44 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   80e44:	4803      	ldr	r0, [pc, #12]	; (80e54 <prvPortStartFirstTask+0x10>)
   80e46:	6800      	ldr	r0, [r0, #0]
   80e48:	6800      	ldr	r0, [r0, #0]
   80e4a:	f380 8808 	msr	MSP, r0
   80e4e:	b662      	cpsie	i
   80e50:	df00      	svc	0
   80e52:	bf00      	nop
   80e54:	e000ed08 	.word	0xe000ed08

00080e58 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   80e58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   80e5c:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   80e60:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   80e64:	2300      	movs	r3, #0
   80e66:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   80e6a:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   80e6e:	3840      	subs	r0, #64	; 0x40
   80e70:	4770      	bx	lr
   80e72:	bf00      	nop

00080e74 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80e74:	4b06      	ldr	r3, [pc, #24]	; (80e90 <pxCurrentTCBConst2>)
   80e76:	6819      	ldr	r1, [r3, #0]
   80e78:	6808      	ldr	r0, [r1, #0]
   80e7a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80e7e:	f380 8809 	msr	PSP, r0
   80e82:	f04f 0000 	mov.w	r0, #0
   80e86:	f380 8811 	msr	BASEPRI, r0
   80e8a:	f04e 0e0d 	orr.w	lr, lr, #13
   80e8e:	4770      	bx	lr

00080e90 <pxCurrentTCBConst2>:
   80e90:	20078b58 	.word	0x20078b58

00080e94 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80e94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80e98:	4b01      	ldr	r3, [pc, #4]	; (80ea0 <vPortYieldFromISR+0xc>)
   80e9a:	601a      	str	r2, [r3, #0]
   80e9c:	4770      	bx	lr
   80e9e:	bf00      	nop
   80ea0:	e000ed04 	.word	0xe000ed04

00080ea4 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80ea4:	f3ef 8011 	mrs	r0, BASEPRI
   80ea8:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80eac:	f381 8811 	msr	BASEPRI, r1
   80eb0:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80eb2:	2000      	movs	r0, #0

00080eb4 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   80eb4:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   80eb6:	4b03      	ldr	r3, [pc, #12]	; (80ec4 <vPortEnterCritical+0x10>)
   80eb8:	4798      	blx	r3
	uxCriticalNesting++;
   80eba:	4b03      	ldr	r3, [pc, #12]	; (80ec8 <vPortEnterCritical+0x14>)
   80ebc:	681a      	ldr	r2, [r3, #0]
   80ebe:	3201      	adds	r2, #1
   80ec0:	601a      	str	r2, [r3, #0]
   80ec2:	bd08      	pop	{r3, pc}
   80ec4:	00080ea5 	.word	0x00080ea5
   80ec8:	2007013c 	.word	0x2007013c

00080ecc <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80ecc:	f380 8811 	msr	BASEPRI, r0
   80ed0:	4770      	bx	lr
   80ed2:	bf00      	nop

00080ed4 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   80ed4:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   80ed6:	4a04      	ldr	r2, [pc, #16]	; (80ee8 <vPortExitCritical+0x14>)
   80ed8:	6813      	ldr	r3, [r2, #0]
   80eda:	3b01      	subs	r3, #1
   80edc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   80ede:	b913      	cbnz	r3, 80ee6 <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   80ee0:	2000      	movs	r0, #0
   80ee2:	4b02      	ldr	r3, [pc, #8]	; (80eec <vPortExitCritical+0x18>)
   80ee4:	4798      	blx	r3
   80ee6:	bd08      	pop	{r3, pc}
   80ee8:	2007013c 	.word	0x2007013c
   80eec:	00080ecd 	.word	0x00080ecd

00080ef0 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80ef0:	f3ef 8009 	mrs	r0, PSP
   80ef4:	4b0c      	ldr	r3, [pc, #48]	; (80f28 <pxCurrentTCBConst>)
   80ef6:	681a      	ldr	r2, [r3, #0]
   80ef8:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80efc:	6010      	str	r0, [r2, #0]
   80efe:	e92d 4008 	stmdb	sp!, {r3, lr}
   80f02:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80f06:	f380 8811 	msr	BASEPRI, r0
   80f0a:	f000 feeb 	bl	81ce4 <vTaskSwitchContext>
   80f0e:	f04f 0000 	mov.w	r0, #0
   80f12:	f380 8811 	msr	BASEPRI, r0
   80f16:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80f1a:	6819      	ldr	r1, [r3, #0]
   80f1c:	6808      	ldr	r0, [r1, #0]
   80f1e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80f22:	f380 8809 	msr	PSP, r0
   80f26:	4770      	bx	lr

00080f28 <pxCurrentTCBConst>:
   80f28:	20078b58 	.word	0x20078b58

00080f2c <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80f2c:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80f2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80f32:	4b05      	ldr	r3, [pc, #20]	; (80f48 <SysTick_Handler+0x1c>)
   80f34:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80f36:	4b05      	ldr	r3, [pc, #20]	; (80f4c <SysTick_Handler+0x20>)
   80f38:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80f3a:	4b05      	ldr	r3, [pc, #20]	; (80f50 <SysTick_Handler+0x24>)
   80f3c:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80f3e:	2000      	movs	r0, #0
   80f40:	4b04      	ldr	r3, [pc, #16]	; (80f54 <SysTick_Handler+0x28>)
   80f42:	4798      	blx	r3
   80f44:	bd08      	pop	{r3, pc}
   80f46:	bf00      	nop
   80f48:	e000ed04 	.word	0xe000ed04
   80f4c:	00080ea5 	.word	0x00080ea5
   80f50:	00081949 	.word	0x00081949
   80f54:	00080ecd 	.word	0x00080ecd

00080f58 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   80f58:	4a03      	ldr	r2, [pc, #12]	; (80f68 <vPortSetupTimerInterrupt+0x10>)
   80f5a:	4b04      	ldr	r3, [pc, #16]	; (80f6c <vPortSetupTimerInterrupt+0x14>)
   80f5c:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   80f5e:	2207      	movs	r2, #7
   80f60:	3b04      	subs	r3, #4
   80f62:	601a      	str	r2, [r3, #0]
   80f64:	4770      	bx	lr
   80f66:	bf00      	nop
   80f68:	0001481f 	.word	0x0001481f
   80f6c:	e000e014 	.word	0xe000e014

00080f70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   80f70:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   80f72:	4b09      	ldr	r3, [pc, #36]	; (80f98 <xPortStartScheduler+0x28>)
   80f74:	681a      	ldr	r2, [r3, #0]
   80f76:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   80f7a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   80f7c:	681a      	ldr	r2, [r3, #0]
   80f7e:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   80f82:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   80f84:	4b05      	ldr	r3, [pc, #20]	; (80f9c <xPortStartScheduler+0x2c>)
   80f86:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   80f88:	2400      	movs	r4, #0
   80f8a:	4b05      	ldr	r3, [pc, #20]	; (80fa0 <xPortStartScheduler+0x30>)
   80f8c:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   80f8e:	4b05      	ldr	r3, [pc, #20]	; (80fa4 <xPortStartScheduler+0x34>)
   80f90:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   80f92:	4620      	mov	r0, r4
   80f94:	bd10      	pop	{r4, pc}
   80f96:	bf00      	nop
   80f98:	e000ed20 	.word	0xe000ed20
   80f9c:	00080f59 	.word	0x00080f59
   80fa0:	2007013c 	.word	0x2007013c
   80fa4:	00080e45 	.word	0x00080e45

00080fa8 <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   80fa8:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   80faa:	4a13      	ldr	r2, [pc, #76]	; (80ff8 <prvInsertBlockIntoFreeList+0x50>)
   80fac:	6813      	ldr	r3, [r2, #0]
   80fae:	4283      	cmp	r3, r0
   80fb0:	d201      	bcs.n	80fb6 <prvInsertBlockIntoFreeList+0xe>
   80fb2:	461a      	mov	r2, r3
   80fb4:	e7fa      	b.n	80fac <prvInsertBlockIntoFreeList+0x4>
   80fb6:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   80fb8:	6854      	ldr	r4, [r2, #4]
   80fba:	1915      	adds	r5, r2, r4
   80fbc:	4285      	cmp	r5, r0
   80fbe:	d103      	bne.n	80fc8 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   80fc0:	6868      	ldr	r0, [r5, #4]
   80fc2:	4404      	add	r4, r0
   80fc4:	6054      	str	r4, [r2, #4]
   80fc6:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   80fc8:	6842      	ldr	r2, [r0, #4]
   80fca:	1884      	adds	r4, r0, r2
   80fcc:	42a3      	cmp	r3, r4
   80fce:	d10c      	bne.n	80fea <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   80fd0:	4c0a      	ldr	r4, [pc, #40]	; (80ffc <prvInsertBlockIntoFreeList+0x54>)
   80fd2:	6824      	ldr	r4, [r4, #0]
   80fd4:	429c      	cmp	r4, r3
   80fd6:	d006      	beq.n	80fe6 <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   80fd8:	685b      	ldr	r3, [r3, #4]
   80fda:	441a      	add	r2, r3
   80fdc:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   80fde:	680b      	ldr	r3, [r1, #0]
   80fe0:	681b      	ldr	r3, [r3, #0]
   80fe2:	6003      	str	r3, [r0, #0]
   80fe4:	e002      	b.n	80fec <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   80fe6:	6003      	str	r3, [r0, #0]
   80fe8:	e000      	b.n	80fec <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   80fea:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   80fec:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   80fee:	bf18      	it	ne
   80ff0:	6008      	strne	r0, [r1, #0]
	}
}
   80ff2:	bc30      	pop	{r4, r5}
   80ff4:	4770      	bx	lr
   80ff6:	bf00      	nop
   80ff8:	20078a34 	.word	0x20078a34
   80ffc:	20078a30 	.word	0x20078a30

00081000 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   81000:	b538      	push	{r3, r4, r5, lr}
   81002:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   81004:	4b28      	ldr	r3, [pc, #160]	; (810a8 <pvPortMalloc+0xa8>)
   81006:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   81008:	4b28      	ldr	r3, [pc, #160]	; (810ac <pvPortMalloc+0xac>)
   8100a:	681b      	ldr	r3, [r3, #0]
   8100c:	b99b      	cbnz	r3, 81036 <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   8100e:	4a28      	ldr	r2, [pc, #160]	; (810b0 <pvPortMalloc+0xb0>)
   81010:	4b28      	ldr	r3, [pc, #160]	; (810b4 <pvPortMalloc+0xb4>)
   81012:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   81014:	2100      	movs	r1, #0
   81016:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   81018:	f647 72f0 	movw	r2, #32752	; 0x7ff0
   8101c:	1898      	adds	r0, r3, r2
   8101e:	4d23      	ldr	r5, [pc, #140]	; (810ac <pvPortMalloc+0xac>)
   81020:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   81022:	f647 75f4 	movw	r5, #32756	; 0x7ff4
   81026:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   81028:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   8102a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   8102c:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   8102e:	4b22      	ldr	r3, [pc, #136]	; (810b8 <pvPortMalloc+0xb8>)
   81030:	681a      	ldr	r2, [r3, #0]
   81032:	3a10      	subs	r2, #16
   81034:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   81036:	2c00      	cmp	r4, #0
   81038:	d02d      	beq.n	81096 <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   8103a:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   8103e:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   81042:	bf1c      	itt	ne
   81044:	f022 0207 	bicne.w	r2, r2, #7
   81048:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   8104a:	1e51      	subs	r1, r2, #1
   8104c:	f647 73fe 	movw	r3, #32766	; 0x7ffe
   81050:	4299      	cmp	r1, r3
   81052:	d822      	bhi.n	8109a <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   81054:	4916      	ldr	r1, [pc, #88]	; (810b0 <pvPortMalloc+0xb0>)
   81056:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   81058:	6863      	ldr	r3, [r4, #4]
   8105a:	429a      	cmp	r2, r3
   8105c:	d904      	bls.n	81068 <pvPortMalloc+0x68>
   8105e:	6823      	ldr	r3, [r4, #0]
   81060:	b113      	cbz	r3, 81068 <pvPortMalloc+0x68>
   81062:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   81064:	461c      	mov	r4, r3
   81066:	e7f7      	b.n	81058 <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   81068:	4b10      	ldr	r3, [pc, #64]	; (810ac <pvPortMalloc+0xac>)
   8106a:	681b      	ldr	r3, [r3, #0]
   8106c:	429c      	cmp	r4, r3
   8106e:	d016      	beq.n	8109e <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   81070:	680d      	ldr	r5, [r1, #0]
   81072:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   81074:	6823      	ldr	r3, [r4, #0]
   81076:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   81078:	6863      	ldr	r3, [r4, #4]
   8107a:	1a9b      	subs	r3, r3, r2
   8107c:	2b20      	cmp	r3, #32
   8107e:	d904      	bls.n	8108a <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   81080:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   81082:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   81084:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   81086:	4b0d      	ldr	r3, [pc, #52]	; (810bc <pvPortMalloc+0xbc>)
   81088:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   8108a:	4b0b      	ldr	r3, [pc, #44]	; (810b8 <pvPortMalloc+0xb8>)
   8108c:	681a      	ldr	r2, [r3, #0]
   8108e:	6861      	ldr	r1, [r4, #4]
   81090:	1a52      	subs	r2, r2, r1
   81092:	601a      	str	r2, [r3, #0]
   81094:	e004      	b.n	810a0 <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   81096:	2500      	movs	r5, #0
   81098:	e002      	b.n	810a0 <pvPortMalloc+0xa0>
   8109a:	2500      	movs	r5, #0
   8109c:	e000      	b.n	810a0 <pvPortMalloc+0xa0>
   8109e:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   810a0:	4b07      	ldr	r3, [pc, #28]	; (810c0 <pvPortMalloc+0xc0>)
   810a2:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   810a4:	4628      	mov	r0, r5
   810a6:	bd38      	pop	{r3, r4, r5, pc}
   810a8:	00081919 	.word	0x00081919
   810ac:	20078a30 	.word	0x20078a30
   810b0:	20078a34 	.word	0x20078a34
   810b4:	20070a30 	.word	0x20070a30
   810b8:	20070140 	.word	0x20070140
   810bc:	00080fa9 	.word	0x00080fa9
   810c0:	00081a75 	.word	0x00081a75

000810c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   810c4:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   810c6:	4604      	mov	r4, r0
   810c8:	b168      	cbz	r0, 810e6 <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   810ca:	4b07      	ldr	r3, [pc, #28]	; (810e8 <vPortFree+0x24>)
   810cc:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   810ce:	4b07      	ldr	r3, [pc, #28]	; (810ec <vPortFree+0x28>)
   810d0:	6819      	ldr	r1, [r3, #0]
   810d2:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   810d6:	440a      	add	r2, r1
   810d8:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   810da:	f1a4 0010 	sub.w	r0, r4, #16
   810de:	4b04      	ldr	r3, [pc, #16]	; (810f0 <vPortFree+0x2c>)
   810e0:	4798      	blx	r3
		}
		xTaskResumeAll();
   810e2:	4b04      	ldr	r3, [pc, #16]	; (810f4 <vPortFree+0x30>)
   810e4:	4798      	blx	r3
   810e6:	bd10      	pop	{r4, pc}
   810e8:	00081919 	.word	0x00081919
   810ec:	20070140 	.word	0x20070140
   810f0:	00080fa9 	.word	0x00080fa9
   810f4:	00081a75 	.word	0x00081a75

000810f8 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   810f8:	b510      	push	{r4, lr}
   810fa:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   810fc:	6c03      	ldr	r3, [r0, #64]	; 0x40
   810fe:	b93b      	cbnz	r3, 81110 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81100:	6803      	ldr	r3, [r0, #0]
   81102:	bb1b      	cbnz	r3, 8114c <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   81104:	6840      	ldr	r0, [r0, #4]
   81106:	4b13      	ldr	r3, [pc, #76]	; (81154 <prvCopyDataToQueue+0x5c>)
   81108:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   8110a:	2300      	movs	r3, #0
   8110c:	6063      	str	r3, [r4, #4]
   8110e:	e01d      	b.n	8114c <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   81110:	b96a      	cbnz	r2, 8112e <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   81112:	6880      	ldr	r0, [r0, #8]
   81114:	461a      	mov	r2, r3
   81116:	4b10      	ldr	r3, [pc, #64]	; (81158 <prvCopyDataToQueue+0x60>)
   81118:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   8111a:	68a2      	ldr	r2, [r4, #8]
   8111c:	6c23      	ldr	r3, [r4, #64]	; 0x40
   8111e:	4413      	add	r3, r2
   81120:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   81122:	6862      	ldr	r2, [r4, #4]
   81124:	4293      	cmp	r3, r2
   81126:	d311      	bcc.n	8114c <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   81128:	6823      	ldr	r3, [r4, #0]
   8112a:	60a3      	str	r3, [r4, #8]
   8112c:	e00e      	b.n	8114c <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   8112e:	68c0      	ldr	r0, [r0, #12]
   81130:	461a      	mov	r2, r3
   81132:	4b09      	ldr	r3, [pc, #36]	; (81158 <prvCopyDataToQueue+0x60>)
   81134:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   81136:	6c22      	ldr	r2, [r4, #64]	; 0x40
   81138:	4252      	negs	r2, r2
   8113a:	68e3      	ldr	r3, [r4, #12]
   8113c:	4413      	add	r3, r2
   8113e:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   81140:	6821      	ldr	r1, [r4, #0]
   81142:	428b      	cmp	r3, r1
   81144:	d202      	bcs.n	8114c <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   81146:	6863      	ldr	r3, [r4, #4]
   81148:	441a      	add	r2, r3
   8114a:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   8114c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8114e:	3301      	adds	r3, #1
   81150:	63a3      	str	r3, [r4, #56]	; 0x38
   81152:	bd10      	pop	{r4, pc}
   81154:	0008200d 	.word	0x0008200d
   81158:	00082d39 	.word	0x00082d39

0008115c <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   8115c:	b538      	push	{r3, r4, r5, lr}
   8115e:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   81160:	6805      	ldr	r5, [r0, #0]
   81162:	b15d      	cbz	r5, 8117c <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   81164:	6c02      	ldr	r2, [r0, #64]	; 0x40
   81166:	68c4      	ldr	r4, [r0, #12]
   81168:	4414      	add	r4, r2
   8116a:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   8116c:	6840      	ldr	r0, [r0, #4]
   8116e:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   81170:	bf28      	it	cs
   81172:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   81174:	4608      	mov	r0, r1
   81176:	68d9      	ldr	r1, [r3, #12]
   81178:	4b01      	ldr	r3, [pc, #4]	; (81180 <prvCopyDataFromQueue+0x24>)
   8117a:	4798      	blx	r3
   8117c:	bd38      	pop	{r3, r4, r5, pc}
   8117e:	bf00      	nop
   81180:	00082d39 	.word	0x00082d39

00081184 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   81184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81186:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   81188:	4b1d      	ldr	r3, [pc, #116]	; (81200 <prvUnlockQueue+0x7c>)
   8118a:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   8118c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8118e:	2b00      	cmp	r3, #0
   81190:	dd12      	ble.n	811b8 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81192:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81194:	b183      	cbz	r3, 811b8 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81196:	f104 0624 	add.w	r6, r4, #36	; 0x24
   8119a:	4d1a      	ldr	r5, [pc, #104]	; (81204 <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   8119c:	4f1a      	ldr	r7, [pc, #104]	; (81208 <prvUnlockQueue+0x84>)
   8119e:	e001      	b.n	811a4 <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   811a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
   811a2:	b14b      	cbz	r3, 811b8 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   811a4:	4630      	mov	r0, r6
   811a6:	47a8      	blx	r5
   811a8:	b100      	cbz	r0, 811ac <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   811aa:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   811ac:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   811ae:	3b01      	subs	r3, #1
   811b0:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   811b2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   811b4:	2b00      	cmp	r3, #0
   811b6:	dcf3      	bgt.n	811a0 <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   811b8:	f04f 33ff 	mov.w	r3, #4294967295
   811bc:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   811be:	4b13      	ldr	r3, [pc, #76]	; (8120c <prvUnlockQueue+0x88>)
   811c0:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   811c2:	4b0f      	ldr	r3, [pc, #60]	; (81200 <prvUnlockQueue+0x7c>)
   811c4:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   811c6:	6c63      	ldr	r3, [r4, #68]	; 0x44
   811c8:	2b00      	cmp	r3, #0
   811ca:	dd12      	ble.n	811f2 <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   811cc:	6923      	ldr	r3, [r4, #16]
   811ce:	b183      	cbz	r3, 811f2 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   811d0:	f104 0610 	add.w	r6, r4, #16
   811d4:	4d0b      	ldr	r5, [pc, #44]	; (81204 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   811d6:	4f0c      	ldr	r7, [pc, #48]	; (81208 <prvUnlockQueue+0x84>)
   811d8:	e001      	b.n	811de <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   811da:	6923      	ldr	r3, [r4, #16]
   811dc:	b14b      	cbz	r3, 811f2 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   811de:	4630      	mov	r0, r6
   811e0:	47a8      	blx	r5
   811e2:	b100      	cbz	r0, 811e6 <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   811e4:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   811e6:	6c63      	ldr	r3, [r4, #68]	; 0x44
   811e8:	3b01      	subs	r3, #1
   811ea:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   811ec:	6c63      	ldr	r3, [r4, #68]	; 0x44
   811ee:	2b00      	cmp	r3, #0
   811f0:	dcf3      	bgt.n	811da <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   811f2:	f04f 33ff 	mov.w	r3, #4294967295
   811f6:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   811f8:	4b04      	ldr	r3, [pc, #16]	; (8120c <prvUnlockQueue+0x88>)
   811fa:	4798      	blx	r3
   811fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   811fe:	bf00      	nop
   81200:	00080eb5 	.word	0x00080eb5
   81204:	00081e21 	.word	0x00081e21
   81208:	00081f59 	.word	0x00081f59
   8120c:	00080ed5 	.word	0x00080ed5

00081210 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   81210:	b538      	push	{r3, r4, r5, lr}
   81212:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   81214:	4604      	mov	r4, r0
   81216:	b918      	cbnz	r0, 81220 <xQueueGenericReset+0x10>
   81218:	4b16      	ldr	r3, [pc, #88]	; (81274 <xQueueGenericReset+0x64>)
   8121a:	4798      	blx	r3
   8121c:	bf00      	nop
   8121e:	e7fd      	b.n	8121c <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   81220:	4b15      	ldr	r3, [pc, #84]	; (81278 <xQueueGenericReset+0x68>)
   81222:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   81224:	6823      	ldr	r3, [r4, #0]
   81226:	6c22      	ldr	r2, [r4, #64]	; 0x40
   81228:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   8122a:	fb00 f002 	mul.w	r0, r0, r2
   8122e:	1819      	adds	r1, r3, r0
   81230:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   81232:	2100      	movs	r1, #0
   81234:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   81236:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   81238:	1a82      	subs	r2, r0, r2
   8123a:	4413      	add	r3, r2
   8123c:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   8123e:	f04f 33ff 	mov.w	r3, #4294967295
   81242:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   81244:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   81246:	b955      	cbnz	r5, 8125e <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81248:	6923      	ldr	r3, [r4, #16]
   8124a:	b17b      	cbz	r3, 8126c <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   8124c:	f104 0010 	add.w	r0, r4, #16
   81250:	4b0a      	ldr	r3, [pc, #40]	; (8127c <xQueueGenericReset+0x6c>)
   81252:	4798      	blx	r3
   81254:	2801      	cmp	r0, #1
   81256:	d109      	bne.n	8126c <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   81258:	4b09      	ldr	r3, [pc, #36]	; (81280 <xQueueGenericReset+0x70>)
   8125a:	4798      	blx	r3
   8125c:	e006      	b.n	8126c <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   8125e:	f104 0010 	add.w	r0, r4, #16
   81262:	4d08      	ldr	r5, [pc, #32]	; (81284 <xQueueGenericReset+0x74>)
   81264:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   81266:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8126a:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   8126c:	4b06      	ldr	r3, [pc, #24]	; (81288 <xQueueGenericReset+0x78>)
   8126e:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   81270:	2001      	movs	r0, #1
   81272:	bd38      	pop	{r3, r4, r5, pc}
   81274:	00080ea5 	.word	0x00080ea5
   81278:	00080eb5 	.word	0x00080eb5
   8127c:	00081e21 	.word	0x00081e21
   81280:	00080e95 	.word	0x00080e95
   81284:	00080d9d 	.word	0x00080d9d
   81288:	00080ed5 	.word	0x00080ed5

0008128c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   8128c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8128e:	460d      	mov	r5, r1
   81290:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   81292:	4606      	mov	r6, r0
   81294:	b188      	cbz	r0, 812ba <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   81296:	2050      	movs	r0, #80	; 0x50
   81298:	4b0e      	ldr	r3, [pc, #56]	; (812d4 <xQueueGenericCreate+0x48>)
   8129a:	4798      	blx	r3
		if( pxNewQueue != NULL )
   8129c:	4604      	mov	r4, r0
   8129e:	b160      	cbz	r0, 812ba <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   812a0:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   812a4:	3001      	adds	r0, #1
   812a6:	4b0b      	ldr	r3, [pc, #44]	; (812d4 <xQueueGenericCreate+0x48>)
   812a8:	4798      	blx	r3
   812aa:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   812ac:	b940      	cbnz	r0, 812c0 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   812ae:	4620      	mov	r0, r4
   812b0:	4b09      	ldr	r3, [pc, #36]	; (812d8 <xQueueGenericCreate+0x4c>)
   812b2:	4798      	blx	r3
   812b4:	e001      	b.n	812ba <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   812b6:	bf00      	nop
   812b8:	e7fd      	b.n	812b6 <xQueueGenericCreate+0x2a>
   812ba:	4b08      	ldr	r3, [pc, #32]	; (812dc <xQueueGenericCreate+0x50>)
   812bc:	4798      	blx	r3
   812be:	e7fa      	b.n	812b6 <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   812c0:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   812c2:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   812c4:	4620      	mov	r0, r4
   812c6:	2101      	movs	r1, #1
   812c8:	4b05      	ldr	r3, [pc, #20]	; (812e0 <xQueueGenericCreate+0x54>)
   812ca:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   812cc:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   812d0:	4620      	mov	r0, r4
   812d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   812d4:	00081001 	.word	0x00081001
   812d8:	000810c5 	.word	0x000810c5
   812dc:	00080ea5 	.word	0x00080ea5
   812e0:	00081211 	.word	0x00081211

000812e4 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   812e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   812e8:	b085      	sub	sp, #20
   812ea:	468a      	mov	sl, r1
   812ec:	469b      	mov	fp, r3
   812ee:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   812f2:	4604      	mov	r4, r0
   812f4:	b918      	cbnz	r0, 812fe <xQueueGenericSend+0x1a>
   812f6:	4b38      	ldr	r3, [pc, #224]	; (813d8 <xQueueGenericSend+0xf4>)
   812f8:	4798      	blx	r3
   812fa:	bf00      	nop
   812fc:	e7fd      	b.n	812fa <xQueueGenericSend+0x16>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   812fe:	b909      	cbnz	r1, 81304 <xQueueGenericSend+0x20>
   81300:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81302:	b91b      	cbnz	r3, 8130c <xQueueGenericSend+0x28>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   81304:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   81306:	4e35      	ldr	r6, [pc, #212]	; (813dc <xQueueGenericSend+0xf8>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   81308:	4d35      	ldr	r5, [pc, #212]	; (813e0 <xQueueGenericSend+0xfc>)
   8130a:	e003      	b.n	81314 <xQueueGenericSend+0x30>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   8130c:	4b32      	ldr	r3, [pc, #200]	; (813d8 <xQueueGenericSend+0xf4>)
   8130e:	4798      	blx	r3
   81310:	bf00      	nop
   81312:	e7fd      	b.n	81310 <xQueueGenericSend+0x2c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   81314:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   81316:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81318:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   8131a:	429a      	cmp	r2, r3
   8131c:	d212      	bcs.n	81344 <xQueueGenericSend+0x60>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   8131e:	4620      	mov	r0, r4
   81320:	4651      	mov	r1, sl
   81322:	465a      	mov	r2, fp
   81324:	4b2f      	ldr	r3, [pc, #188]	; (813e4 <xQueueGenericSend+0x100>)
   81326:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81328:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8132a:	b13b      	cbz	r3, 8133c <xQueueGenericSend+0x58>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   8132c:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81330:	4b2d      	ldr	r3, [pc, #180]	; (813e8 <xQueueGenericSend+0x104>)
   81332:	4798      	blx	r3
   81334:	2801      	cmp	r0, #1
   81336:	d101      	bne.n	8133c <xQueueGenericSend+0x58>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   81338:	4b2c      	ldr	r3, [pc, #176]	; (813ec <xQueueGenericSend+0x108>)
   8133a:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   8133c:	4b28      	ldr	r3, [pc, #160]	; (813e0 <xQueueGenericSend+0xfc>)
   8133e:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   81340:	2001      	movs	r0, #1
   81342:	e046      	b.n	813d2 <xQueueGenericSend+0xee>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   81344:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   81348:	b91b      	cbnz	r3, 81352 <xQueueGenericSend+0x6e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   8134a:	4b25      	ldr	r3, [pc, #148]	; (813e0 <xQueueGenericSend+0xfc>)
   8134c:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   8134e:	2000      	movs	r0, #0
   81350:	e03f      	b.n	813d2 <xQueueGenericSend+0xee>
				}
				else if( xEntryTimeSet == pdFALSE )
   81352:	b91f      	cbnz	r7, 8135c <xQueueGenericSend+0x78>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81354:	a802      	add	r0, sp, #8
   81356:	4b26      	ldr	r3, [pc, #152]	; (813f0 <xQueueGenericSend+0x10c>)
   81358:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   8135a:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   8135c:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   8135e:	4b25      	ldr	r3, [pc, #148]	; (813f4 <xQueueGenericSend+0x110>)
   81360:	4798      	blx	r3
		prvLockQueue( pxQueue );
   81362:	47b0      	blx	r6
   81364:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81366:	f1b3 3fff 	cmp.w	r3, #4294967295
   8136a:	bf04      	itt	eq
   8136c:	2300      	moveq	r3, #0
   8136e:	6463      	streq	r3, [r4, #68]	; 0x44
   81370:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81372:	f1b3 3fff 	cmp.w	r3, #4294967295
   81376:	bf04      	itt	eq
   81378:	2300      	moveq	r3, #0
   8137a:	64a3      	streq	r3, [r4, #72]	; 0x48
   8137c:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   8137e:	a802      	add	r0, sp, #8
   81380:	f10d 0106 	add.w	r1, sp, #6
   81384:	4b1c      	ldr	r3, [pc, #112]	; (813f8 <xQueueGenericSend+0x114>)
   81386:	4798      	blx	r3
   81388:	b9e8      	cbnz	r0, 813c6 <xQueueGenericSend+0xe2>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   8138a:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   8138c:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   81390:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   81394:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   81396:	45c1      	cmp	r9, r8
   81398:	d10f      	bne.n	813ba <xQueueGenericSend+0xd6>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   8139a:	f104 0010 	add.w	r0, r4, #16
   8139e:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   813a2:	4b16      	ldr	r3, [pc, #88]	; (813fc <xQueueGenericSend+0x118>)
   813a4:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   813a6:	4620      	mov	r0, r4
   813a8:	4b15      	ldr	r3, [pc, #84]	; (81400 <xQueueGenericSend+0x11c>)
   813aa:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   813ac:	4b15      	ldr	r3, [pc, #84]	; (81404 <xQueueGenericSend+0x120>)
   813ae:	4798      	blx	r3
   813b0:	2800      	cmp	r0, #0
   813b2:	d1af      	bne.n	81314 <xQueueGenericSend+0x30>
				{
					portYIELD_WITHIN_API();
   813b4:	4b0d      	ldr	r3, [pc, #52]	; (813ec <xQueueGenericSend+0x108>)
   813b6:	4798      	blx	r3
   813b8:	e7ac      	b.n	81314 <xQueueGenericSend+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   813ba:	4620      	mov	r0, r4
   813bc:	4b10      	ldr	r3, [pc, #64]	; (81400 <xQueueGenericSend+0x11c>)
   813be:	4798      	blx	r3
				( void ) xTaskResumeAll();
   813c0:	4b10      	ldr	r3, [pc, #64]	; (81404 <xQueueGenericSend+0x120>)
   813c2:	4798      	blx	r3
   813c4:	e7a6      	b.n	81314 <xQueueGenericSend+0x30>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   813c6:	4620      	mov	r0, r4
   813c8:	4b0d      	ldr	r3, [pc, #52]	; (81400 <xQueueGenericSend+0x11c>)
   813ca:	4798      	blx	r3
			( void ) xTaskResumeAll();
   813cc:	4b0d      	ldr	r3, [pc, #52]	; (81404 <xQueueGenericSend+0x120>)
   813ce:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   813d0:	2000      	movs	r0, #0
		}
	}
}
   813d2:	b005      	add	sp, #20
   813d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   813d8:	00080ea5 	.word	0x00080ea5
   813dc:	00080eb5 	.word	0x00080eb5
   813e0:	00080ed5 	.word	0x00080ed5
   813e4:	000810f9 	.word	0x000810f9
   813e8:	00081e21 	.word	0x00081e21
   813ec:	00080e95 	.word	0x00080e95
   813f0:	00081ea5 	.word	0x00081ea5
   813f4:	00081919 	.word	0x00081919
   813f8:	00081ecd 	.word	0x00081ecd
   813fc:	00081d75 	.word	0x00081d75
   81400:	00081185 	.word	0x00081185
   81404:	00081a75 	.word	0x00081a75

00081408 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   81408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8140c:	460e      	mov	r6, r1
   8140e:	4615      	mov	r5, r2
   81410:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   81412:	4604      	mov	r4, r0
   81414:	b918      	cbnz	r0, 8141e <xQueueGenericSendFromISR+0x16>
   81416:	4b1c      	ldr	r3, [pc, #112]	; (81488 <xQueueGenericSendFromISR+0x80>)
   81418:	4798      	blx	r3
   8141a:	bf00      	nop
   8141c:	e7fd      	b.n	8141a <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   8141e:	b929      	cbnz	r1, 8142c <xQueueGenericSendFromISR+0x24>
   81420:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81422:	b11b      	cbz	r3, 8142c <xQueueGenericSendFromISR+0x24>
   81424:	4b18      	ldr	r3, [pc, #96]	; (81488 <xQueueGenericSendFromISR+0x80>)
   81426:	4798      	blx	r3
   81428:	bf00      	nop
   8142a:	e7fd      	b.n	81428 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   8142c:	4b16      	ldr	r3, [pc, #88]	; (81488 <xQueueGenericSendFromISR+0x80>)
   8142e:	4798      	blx	r3
   81430:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   81432:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81434:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   81436:	429a      	cmp	r2, r3
   81438:	d218      	bcs.n	8146c <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   8143a:	4620      	mov	r0, r4
   8143c:	4631      	mov	r1, r6
   8143e:	4642      	mov	r2, r8
   81440:	4b12      	ldr	r3, [pc, #72]	; (8148c <xQueueGenericSendFromISR+0x84>)
   81442:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   81444:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81446:	f1b3 3fff 	cmp.w	r3, #4294967295
   8144a:	d10a      	bne.n	81462 <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   8144c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8144e:	b17b      	cbz	r3, 81470 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81450:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81454:	4b0e      	ldr	r3, [pc, #56]	; (81490 <xQueueGenericSendFromISR+0x88>)
   81456:	4798      	blx	r3
   81458:	b160      	cbz	r0, 81474 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   8145a:	b16d      	cbz	r5, 81478 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   8145c:	2401      	movs	r4, #1
   8145e:	602c      	str	r4, [r5, #0]
   81460:	e00b      	b.n	8147a <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   81462:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81464:	3301      	adds	r3, #1
   81466:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   81468:	2401      	movs	r4, #1
   8146a:	e006      	b.n	8147a <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   8146c:	2400      	movs	r4, #0
   8146e:	e004      	b.n	8147a <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   81470:	2401      	movs	r4, #1
   81472:	e002      	b.n	8147a <xQueueGenericSendFromISR+0x72>
   81474:	2401      	movs	r4, #1
   81476:	e000      	b.n	8147a <xQueueGenericSendFromISR+0x72>
   81478:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   8147a:	4638      	mov	r0, r7
   8147c:	4b05      	ldr	r3, [pc, #20]	; (81494 <xQueueGenericSendFromISR+0x8c>)
   8147e:	4798      	blx	r3

	return xReturn;
}
   81480:	4620      	mov	r0, r4
   81482:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81486:	bf00      	nop
   81488:	00080ea5 	.word	0x00080ea5
   8148c:	000810f9 	.word	0x000810f9
   81490:	00081e21 	.word	0x00081e21
   81494:	00080ecd 	.word	0x00080ecd

00081498 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   81498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8149c:	b085      	sub	sp, #20
   8149e:	4689      	mov	r9, r1
   814a0:	469a      	mov	sl, r3
   814a2:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   814a6:	4604      	mov	r4, r0
   814a8:	b918      	cbnz	r0, 814b2 <xQueueGenericReceive+0x1a>
   814aa:	4b46      	ldr	r3, [pc, #280]	; (815c4 <xQueueGenericReceive+0x12c>)
   814ac:	4798      	blx	r3
   814ae:	bf00      	nop
   814b0:	e7fd      	b.n	814ae <xQueueGenericReceive+0x16>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   814b2:	b909      	cbnz	r1, 814b8 <xQueueGenericReceive+0x20>
   814b4:	6c03      	ldr	r3, [r0, #64]	; 0x40
   814b6:	b92b      	cbnz	r3, 814c4 <xQueueGenericReceive+0x2c>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   814b8:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   814ba:	4e43      	ldr	r6, [pc, #268]	; (815c8 <xQueueGenericReceive+0x130>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   814bc:	f8df b138 	ldr.w	fp, [pc, #312]	; 815f8 <xQueueGenericReceive+0x160>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   814c0:	4d42      	ldr	r5, [pc, #264]	; (815cc <xQueueGenericReceive+0x134>)
   814c2:	e003      	b.n	814cc <xQueueGenericReceive+0x34>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   814c4:	4b3f      	ldr	r3, [pc, #252]	; (815c4 <xQueueGenericReceive+0x12c>)
   814c6:	4798      	blx	r3
   814c8:	bf00      	nop
   814ca:	e7fd      	b.n	814c8 <xQueueGenericReceive+0x30>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   814cc:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   814ce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   814d0:	2b00      	cmp	r3, #0
   814d2:	d028      	beq.n	81526 <xQueueGenericReceive+0x8e>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   814d4:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   814d6:	4620      	mov	r0, r4
   814d8:	4649      	mov	r1, r9
   814da:	4b3d      	ldr	r3, [pc, #244]	; (815d0 <xQueueGenericReceive+0x138>)
   814dc:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   814de:	f1ba 0f00 	cmp.w	sl, #0
   814e2:	d112      	bne.n	8150a <xQueueGenericReceive+0x72>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   814e4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   814e6:	3b01      	subs	r3, #1
   814e8:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   814ea:	6823      	ldr	r3, [r4, #0]
   814ec:	b913      	cbnz	r3, 814f4 <xQueueGenericReceive+0x5c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   814ee:	4b39      	ldr	r3, [pc, #228]	; (815d4 <xQueueGenericReceive+0x13c>)
   814f0:	4798      	blx	r3
   814f2:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   814f4:	6923      	ldr	r3, [r4, #16]
   814f6:	b193      	cbz	r3, 8151e <xQueueGenericReceive+0x86>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   814f8:	f104 0010 	add.w	r0, r4, #16
   814fc:	4b36      	ldr	r3, [pc, #216]	; (815d8 <xQueueGenericReceive+0x140>)
   814fe:	4798      	blx	r3
   81500:	2801      	cmp	r0, #1
   81502:	d10c      	bne.n	8151e <xQueueGenericReceive+0x86>
						{
							portYIELD_WITHIN_API();
   81504:	4b35      	ldr	r3, [pc, #212]	; (815dc <xQueueGenericReceive+0x144>)
   81506:	4798      	blx	r3
   81508:	e009      	b.n	8151e <xQueueGenericReceive+0x86>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   8150a:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   8150c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8150e:	b133      	cbz	r3, 8151e <xQueueGenericReceive+0x86>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81510:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81514:	4b30      	ldr	r3, [pc, #192]	; (815d8 <xQueueGenericReceive+0x140>)
   81516:	4798      	blx	r3
   81518:	b108      	cbz	r0, 8151e <xQueueGenericReceive+0x86>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   8151a:	4b30      	ldr	r3, [pc, #192]	; (815dc <xQueueGenericReceive+0x144>)
   8151c:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   8151e:	4b2b      	ldr	r3, [pc, #172]	; (815cc <xQueueGenericReceive+0x134>)
   81520:	4798      	blx	r3
				return pdPASS;
   81522:	2001      	movs	r0, #1
   81524:	e04b      	b.n	815be <xQueueGenericReceive+0x126>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   81526:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   8152a:	b91b      	cbnz	r3, 81534 <xQueueGenericReceive+0x9c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   8152c:	4b27      	ldr	r3, [pc, #156]	; (815cc <xQueueGenericReceive+0x134>)
   8152e:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   81530:	2000      	movs	r0, #0
   81532:	e044      	b.n	815be <xQueueGenericReceive+0x126>
				}
				else if( xEntryTimeSet == pdFALSE )
   81534:	b917      	cbnz	r7, 8153c <xQueueGenericReceive+0xa4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81536:	a802      	add	r0, sp, #8
   81538:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   8153a:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   8153c:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   8153e:	4b28      	ldr	r3, [pc, #160]	; (815e0 <xQueueGenericReceive+0x148>)
   81540:	4798      	blx	r3
		prvLockQueue( pxQueue );
   81542:	47b0      	blx	r6
   81544:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81546:	f1b3 3fff 	cmp.w	r3, #4294967295
   8154a:	bf04      	itt	eq
   8154c:	2300      	moveq	r3, #0
   8154e:	6463      	streq	r3, [r4, #68]	; 0x44
   81550:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81552:	f1b3 3fff 	cmp.w	r3, #4294967295
   81556:	bf04      	itt	eq
   81558:	2300      	moveq	r3, #0
   8155a:	64a3      	streq	r3, [r4, #72]	; 0x48
   8155c:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   8155e:	a802      	add	r0, sp, #8
   81560:	f10d 0106 	add.w	r1, sp, #6
   81564:	4b1f      	ldr	r3, [pc, #124]	; (815e4 <xQueueGenericReceive+0x14c>)
   81566:	4798      	blx	r3
   81568:	bb18      	cbnz	r0, 815b2 <xQueueGenericReceive+0x11a>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   8156a:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   8156c:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   81570:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   81572:	f1b8 0f00 	cmp.w	r8, #0
   81576:	d116      	bne.n	815a6 <xQueueGenericReceive+0x10e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81578:	6823      	ldr	r3, [r4, #0]
   8157a:	b923      	cbnz	r3, 81586 <xQueueGenericReceive+0xee>
					{
						portENTER_CRITICAL();
   8157c:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   8157e:	6860      	ldr	r0, [r4, #4]
   81580:	4b19      	ldr	r3, [pc, #100]	; (815e8 <xQueueGenericReceive+0x150>)
   81582:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   81584:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   81586:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8158a:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   8158e:	4b17      	ldr	r3, [pc, #92]	; (815ec <xQueueGenericReceive+0x154>)
   81590:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   81592:	4620      	mov	r0, r4
   81594:	4b16      	ldr	r3, [pc, #88]	; (815f0 <xQueueGenericReceive+0x158>)
   81596:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   81598:	4b16      	ldr	r3, [pc, #88]	; (815f4 <xQueueGenericReceive+0x15c>)
   8159a:	4798      	blx	r3
   8159c:	2800      	cmp	r0, #0
   8159e:	d195      	bne.n	814cc <xQueueGenericReceive+0x34>
				{
					portYIELD_WITHIN_API();
   815a0:	4b0e      	ldr	r3, [pc, #56]	; (815dc <xQueueGenericReceive+0x144>)
   815a2:	4798      	blx	r3
   815a4:	e792      	b.n	814cc <xQueueGenericReceive+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   815a6:	4620      	mov	r0, r4
   815a8:	4b11      	ldr	r3, [pc, #68]	; (815f0 <xQueueGenericReceive+0x158>)
   815aa:	4798      	blx	r3
				( void ) xTaskResumeAll();
   815ac:	4b11      	ldr	r3, [pc, #68]	; (815f4 <xQueueGenericReceive+0x15c>)
   815ae:	4798      	blx	r3
   815b0:	e78c      	b.n	814cc <xQueueGenericReceive+0x34>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   815b2:	4620      	mov	r0, r4
   815b4:	4b0e      	ldr	r3, [pc, #56]	; (815f0 <xQueueGenericReceive+0x158>)
   815b6:	4798      	blx	r3
			( void ) xTaskResumeAll();
   815b8:	4b0e      	ldr	r3, [pc, #56]	; (815f4 <xQueueGenericReceive+0x15c>)
   815ba:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   815bc:	2000      	movs	r0, #0
		}
	}
}
   815be:	b005      	add	sp, #20
   815c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   815c4:	00080ea5 	.word	0x00080ea5
   815c8:	00080eb5 	.word	0x00080eb5
   815cc:	00080ed5 	.word	0x00080ed5
   815d0:	0008115d 	.word	0x0008115d
   815d4:	00081f65 	.word	0x00081f65
   815d8:	00081e21 	.word	0x00081e21
   815dc:	00080e95 	.word	0x00080e95
   815e0:	00081919 	.word	0x00081919
   815e4:	00081ecd 	.word	0x00081ecd
   815e8:	00081f91 	.word	0x00081f91
   815ec:	00081d75 	.word	0x00081d75
   815f0:	00081185 	.word	0x00081185
   815f4:	00081a75 	.word	0x00081a75
   815f8:	00081ea5 	.word	0x00081ea5

000815fc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   815fc:	b538      	push	{r3, r4, r5, lr}
   815fe:	4604      	mov	r4, r0
   81600:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   81602:	4b0d      	ldr	r3, [pc, #52]	; (81638 <vQueueWaitForMessageRestricted+0x3c>)
   81604:	4798      	blx	r3
   81606:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81608:	f1b3 3fff 	cmp.w	r3, #4294967295
   8160c:	bf04      	itt	eq
   8160e:	2300      	moveq	r3, #0
   81610:	6463      	streq	r3, [r4, #68]	; 0x44
   81612:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81614:	f1b3 3fff 	cmp.w	r3, #4294967295
   81618:	bf04      	itt	eq
   8161a:	2300      	moveq	r3, #0
   8161c:	64a3      	streq	r3, [r4, #72]	; 0x48
   8161e:	4b07      	ldr	r3, [pc, #28]	; (8163c <vQueueWaitForMessageRestricted+0x40>)
   81620:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   81622:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81624:	b923      	cbnz	r3, 81630 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   81626:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8162a:	4629      	mov	r1, r5
   8162c:	4b04      	ldr	r3, [pc, #16]	; (81640 <vQueueWaitForMessageRestricted+0x44>)
   8162e:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   81630:	4620      	mov	r0, r4
   81632:	4b04      	ldr	r3, [pc, #16]	; (81644 <vQueueWaitForMessageRestricted+0x48>)
   81634:	4798      	blx	r3
   81636:	bd38      	pop	{r3, r4, r5, pc}
   81638:	00080eb5 	.word	0x00080eb5
   8163c:	00080ed5 	.word	0x00080ed5
   81640:	00081dd9 	.word	0x00081dd9
   81644:	00081185 	.word	0x00081185

00081648 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   81648:	b510      	push	{r4, lr}
   8164a:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   8164c:	4b0f      	ldr	r3, [pc, #60]	; (8168c <prvAddCurrentTaskToDelayedList+0x44>)
   8164e:	681b      	ldr	r3, [r3, #0]
   81650:	8098      	strh	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   81652:	4b0f      	ldr	r3, [pc, #60]	; (81690 <prvAddCurrentTaskToDelayedList+0x48>)
   81654:	881b      	ldrh	r3, [r3, #0]
   81656:	b29b      	uxth	r3, r3
   81658:	4298      	cmp	r0, r3
   8165a:	d207      	bcs.n	8166c <prvAddCurrentTaskToDelayedList+0x24>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   8165c:	4b0d      	ldr	r3, [pc, #52]	; (81694 <prvAddCurrentTaskToDelayedList+0x4c>)
   8165e:	6818      	ldr	r0, [r3, #0]
   81660:	4b0a      	ldr	r3, [pc, #40]	; (8168c <prvAddCurrentTaskToDelayedList+0x44>)
   81662:	6819      	ldr	r1, [r3, #0]
   81664:	3104      	adds	r1, #4
   81666:	4b0c      	ldr	r3, [pc, #48]	; (81698 <prvAddCurrentTaskToDelayedList+0x50>)
   81668:	4798      	blx	r3
   8166a:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   8166c:	4b0b      	ldr	r3, [pc, #44]	; (8169c <prvAddCurrentTaskToDelayedList+0x54>)
   8166e:	6818      	ldr	r0, [r3, #0]
   81670:	4b06      	ldr	r3, [pc, #24]	; (8168c <prvAddCurrentTaskToDelayedList+0x44>)
   81672:	6819      	ldr	r1, [r3, #0]
   81674:	3104      	adds	r1, #4
   81676:	4b08      	ldr	r3, [pc, #32]	; (81698 <prvAddCurrentTaskToDelayedList+0x50>)
   81678:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   8167a:	4b09      	ldr	r3, [pc, #36]	; (816a0 <prvAddCurrentTaskToDelayedList+0x58>)
   8167c:	881b      	ldrh	r3, [r3, #0]
   8167e:	b29b      	uxth	r3, r3
   81680:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   81682:	bf3c      	itt	cc
   81684:	4b06      	ldrcc	r3, [pc, #24]	; (816a0 <prvAddCurrentTaskToDelayedList+0x58>)
   81686:	801c      	strhcc	r4, [r3, #0]
   81688:	bd10      	pop	{r4, pc}
   8168a:	bf00      	nop
   8168c:	20078b58 	.word	0x20078b58
   81690:	20078b74 	.word	0x20078b74
   81694:	20078b78 	.word	0x20078b78
   81698:	00080dd9 	.word	0x00080dd9
   8169c:	20078a54 	.word	0x20078a54
   816a0:	20070144 	.word	0x20070144

000816a4 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   816a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   816a8:	460e      	mov	r6, r1
   816aa:	4617      	mov	r7, r2
   816ac:	469a      	mov	sl, r3
   816ae:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   816b0:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   816b4:	4681      	mov	r9, r0
   816b6:	b918      	cbnz	r0, 816c0 <xTaskGenericCreate+0x1c>
   816b8:	4b62      	ldr	r3, [pc, #392]	; (81844 <xTaskGenericCreate+0x1a0>)
   816ba:	4798      	blx	r3
   816bc:	bf00      	nop
   816be:	e7fd      	b.n	816bc <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   816c0:	2d09      	cmp	r5, #9
   816c2:	d903      	bls.n	816cc <xTaskGenericCreate+0x28>
   816c4:	4b5f      	ldr	r3, [pc, #380]	; (81844 <xTaskGenericCreate+0x1a0>)
   816c6:	4798      	blx	r3
   816c8:	bf00      	nop
   816ca:	e7fd      	b.n	816c8 <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   816cc:	2050      	movs	r0, #80	; 0x50
   816ce:	4b5e      	ldr	r3, [pc, #376]	; (81848 <xTaskGenericCreate+0x1a4>)
   816d0:	4798      	blx	r3

	if( pxNewTCB != NULL )
   816d2:	4604      	mov	r4, r0
   816d4:	2800      	cmp	r0, #0
   816d6:	f000 80b1 	beq.w	8183c <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   816da:	f1b8 0f00 	cmp.w	r8, #0
   816de:	f040 80a9 	bne.w	81834 <xTaskGenericCreate+0x190>
   816e2:	00b8      	lsls	r0, r7, #2
   816e4:	4b58      	ldr	r3, [pc, #352]	; (81848 <xTaskGenericCreate+0x1a4>)
   816e6:	4798      	blx	r3
   816e8:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   816ea:	b918      	cbnz	r0, 816f4 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   816ec:	4620      	mov	r0, r4
   816ee:	4b57      	ldr	r3, [pc, #348]	; (8184c <xTaskGenericCreate+0x1a8>)
   816f0:	4798      	blx	r3
   816f2:	e0a3      	b.n	8183c <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   816f4:	21a5      	movs	r1, #165	; 0xa5
   816f6:	00ba      	lsls	r2, r7, #2
   816f8:	4b55      	ldr	r3, [pc, #340]	; (81850 <xTaskGenericCreate+0x1ac>)
   816fa:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   816fc:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   81700:	3f01      	subs	r7, #1
   81702:	6b23      	ldr	r3, [r4, #48]	; 0x30
   81704:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   81708:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   8170c:	f104 0034 	add.w	r0, r4, #52	; 0x34
   81710:	4631      	mov	r1, r6
   81712:	2210      	movs	r2, #16
   81714:	4b4f      	ldr	r3, [pc, #316]	; (81854 <xTaskGenericCreate+0x1b0>)
   81716:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   81718:	2300      	movs	r3, #0
   8171a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   8171e:	2d09      	cmp	r5, #9
   81720:	bf34      	ite	cc
   81722:	462e      	movcc	r6, r5
   81724:	2609      	movcs	r6, #9
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   81726:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   81728:	64e6      	str	r6, [r4, #76]	; 0x4c
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   8172a:	1d27      	adds	r7, r4, #4
   8172c:	4638      	mov	r0, r7
   8172e:	f8df 8170 	ldr.w	r8, [pc, #368]	; 818a0 <xTaskGenericCreate+0x1fc>
   81732:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   81734:	f104 0018 	add.w	r0, r4, #24
   81738:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   8173a:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   8173c:	f1c6 060a 	rsb	r6, r6, #10
   81740:	8326      	strh	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   81742:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   81744:	4658      	mov	r0, fp
   81746:	4649      	mov	r1, r9
   81748:	4652      	mov	r2, sl
   8174a:	4b43      	ldr	r3, [pc, #268]	; (81858 <xTaskGenericCreate+0x1b4>)
   8174c:	4798      	blx	r3
   8174e:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   81750:	f010 0f07 	tst.w	r0, #7
   81754:	d003      	beq.n	8175e <xTaskGenericCreate+0xba>
   81756:	4b3b      	ldr	r3, [pc, #236]	; (81844 <xTaskGenericCreate+0x1a0>)
   81758:	4798      	blx	r3
   8175a:	bf00      	nop
   8175c:	e7fd      	b.n	8175a <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   8175e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   81760:	b103      	cbz	r3, 81764 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   81762:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   81764:	4b3d      	ldr	r3, [pc, #244]	; (8185c <xTaskGenericCreate+0x1b8>)
   81766:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   81768:	4b3d      	ldr	r3, [pc, #244]	; (81860 <xTaskGenericCreate+0x1bc>)
   8176a:	681a      	ldr	r2, [r3, #0]
   8176c:	3201      	adds	r2, #1
   8176e:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   81770:	4b3c      	ldr	r3, [pc, #240]	; (81864 <xTaskGenericCreate+0x1c0>)
   81772:	681b      	ldr	r3, [r3, #0]
   81774:	bb2b      	cbnz	r3, 817c2 <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   81776:	4b3b      	ldr	r3, [pc, #236]	; (81864 <xTaskGenericCreate+0x1c0>)
   81778:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   8177a:	4b39      	ldr	r3, [pc, #228]	; (81860 <xTaskGenericCreate+0x1bc>)
   8177c:	681b      	ldr	r3, [r3, #0]
   8177e:	2b01      	cmp	r3, #1
   81780:	d129      	bne.n	817d6 <xTaskGenericCreate+0x132>
   81782:	4e39      	ldr	r6, [pc, #228]	; (81868 <xTaskGenericCreate+0x1c4>)
   81784:	f106 09c8 	add.w	r9, r6, #200	; 0xc8
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   81788:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8186c <xTaskGenericCreate+0x1c8>
   8178c:	4630      	mov	r0, r6
   8178e:	47c0      	blx	r8
   81790:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   81792:	454e      	cmp	r6, r9
   81794:	d1fa      	bne.n	8178c <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   81796:	f8df 910c 	ldr.w	r9, [pc, #268]	; 818a4 <xTaskGenericCreate+0x200>
   8179a:	4648      	mov	r0, r9
   8179c:	4e33      	ldr	r6, [pc, #204]	; (8186c <xTaskGenericCreate+0x1c8>)
   8179e:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   817a0:	f8df 8104 	ldr.w	r8, [pc, #260]	; 818a8 <xTaskGenericCreate+0x204>
   817a4:	4640      	mov	r0, r8
   817a6:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   817a8:	4831      	ldr	r0, [pc, #196]	; (81870 <xTaskGenericCreate+0x1cc>)
   817aa:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   817ac:	4831      	ldr	r0, [pc, #196]	; (81874 <xTaskGenericCreate+0x1d0>)
   817ae:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   817b0:	4831      	ldr	r0, [pc, #196]	; (81878 <xTaskGenericCreate+0x1d4>)
   817b2:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   817b4:	4b31      	ldr	r3, [pc, #196]	; (8187c <xTaskGenericCreate+0x1d8>)
   817b6:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   817ba:	4b31      	ldr	r3, [pc, #196]	; (81880 <xTaskGenericCreate+0x1dc>)
   817bc:	f8c3 8000 	str.w	r8, [r3]
   817c0:	e009      	b.n	817d6 <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   817c2:	4b30      	ldr	r3, [pc, #192]	; (81884 <xTaskGenericCreate+0x1e0>)
   817c4:	681b      	ldr	r3, [r3, #0]
   817c6:	b933      	cbnz	r3, 817d6 <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   817c8:	4b26      	ldr	r3, [pc, #152]	; (81864 <xTaskGenericCreate+0x1c0>)
   817ca:	681b      	ldr	r3, [r3, #0]
   817cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   817ce:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   817d0:	bf24      	itt	cs
   817d2:	4b24      	ldrcs	r3, [pc, #144]	; (81864 <xTaskGenericCreate+0x1c0>)
   817d4:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   817d6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   817d8:	4a2b      	ldr	r2, [pc, #172]	; (81888 <xTaskGenericCreate+0x1e4>)
   817da:	6812      	ldr	r2, [r2, #0]
   817dc:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   817de:	bf84      	itt	hi
   817e0:	4a29      	ldrhi	r2, [pc, #164]	; (81888 <xTaskGenericCreate+0x1e4>)
   817e2:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   817e4:	4a29      	ldr	r2, [pc, #164]	; (8188c <xTaskGenericCreate+0x1e8>)
   817e6:	6811      	ldr	r1, [r2, #0]
   817e8:	6461      	str	r1, [r4, #68]	; 0x44
			}
			#endif
			uxTaskNumber++;
   817ea:	3101      	adds	r1, #1
   817ec:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   817ee:	4a28      	ldr	r2, [pc, #160]	; (81890 <xTaskGenericCreate+0x1ec>)
   817f0:	6812      	ldr	r2, [r2, #0]
   817f2:	4293      	cmp	r3, r2
   817f4:	bf84      	itt	hi
   817f6:	4a26      	ldrhi	r2, [pc, #152]	; (81890 <xTaskGenericCreate+0x1ec>)
   817f8:	6013      	strhi	r3, [r2, #0]
   817fa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   817fe:	481a      	ldr	r0, [pc, #104]	; (81868 <xTaskGenericCreate+0x1c4>)
   81800:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81804:	4639      	mov	r1, r7
   81806:	4b23      	ldr	r3, [pc, #140]	; (81894 <xTaskGenericCreate+0x1f0>)
   81808:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   8180a:	4b23      	ldr	r3, [pc, #140]	; (81898 <xTaskGenericCreate+0x1f4>)
   8180c:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   8180e:	4b1d      	ldr	r3, [pc, #116]	; (81884 <xTaskGenericCreate+0x1e0>)
   81810:	681b      	ldr	r3, [r3, #0]
   81812:	b14b      	cbz	r3, 81828 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   81814:	4b13      	ldr	r3, [pc, #76]	; (81864 <xTaskGenericCreate+0x1c0>)
   81816:	681b      	ldr	r3, [r3, #0]
   81818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8181a:	429d      	cmp	r5, r3
   8181c:	d907      	bls.n	8182e <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   8181e:	4b1f      	ldr	r3, [pc, #124]	; (8189c <xTaskGenericCreate+0x1f8>)
   81820:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   81822:	2001      	movs	r0, #1
   81824:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81828:	2001      	movs	r0, #1
   8182a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8182e:	2001      	movs	r0, #1
   81830:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81834:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   81838:	4640      	mov	r0, r8
   8183a:	e75b      	b.n	816f4 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   8183c:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   81840:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81844:	00080ea5 	.word	0x00080ea5
   81848:	00081001 	.word	0x00081001
   8184c:	000810c5 	.word	0x000810c5
   81850:	00082e25 	.word	0x00082e25
   81854:	00082eb9 	.word	0x00082eb9
   81858:	00080e59 	.word	0x00080e59
   8185c:	00080eb5 	.word	0x00080eb5
   81860:	20078b98 	.word	0x20078b98
   81864:	20078b58 	.word	0x20078b58
   81868:	20078a8c 	.word	0x20078a8c
   8186c:	00080d9d 	.word	0x00080d9d
   81870:	20078b5c 	.word	0x20078b5c
   81874:	20078a60 	.word	0x20078a60
   81878:	20078a40 	.word	0x20078a40
   8187c:	20078a54 	.word	0x20078a54
   81880:	20078b78 	.word	0x20078b78
   81884:	20078a58 	.word	0x20078a58
   81888:	20078b9c 	.word	0x20078b9c
   8188c:	20078b7c 	.word	0x20078b7c
   81890:	20078a88 	.word	0x20078a88
   81894:	00080dbd 	.word	0x00080dbd
   81898:	00080ed5 	.word	0x00080ed5
   8189c:	00080e95 	.word	0x00080e95
   818a0:	00080db5 	.word	0x00080db5
   818a4:	20078b80 	.word	0x20078b80
   818a8:	20078a74 	.word	0x20078a74

000818ac <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   818ac:	b510      	push	{r4, lr}
   818ae:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   818b0:	2300      	movs	r3, #0
   818b2:	9300      	str	r3, [sp, #0]
   818b4:	9301      	str	r3, [sp, #4]
   818b6:	9302      	str	r3, [sp, #8]
   818b8:	9303      	str	r3, [sp, #12]
   818ba:	480f      	ldr	r0, [pc, #60]	; (818f8 <vTaskStartScheduler+0x4c>)
   818bc:	490f      	ldr	r1, [pc, #60]	; (818fc <vTaskStartScheduler+0x50>)
   818be:	f44f 7280 	mov.w	r2, #256	; 0x100
   818c2:	4c0f      	ldr	r4, [pc, #60]	; (81900 <vTaskStartScheduler+0x54>)
   818c4:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   818c6:	2801      	cmp	r0, #1
   818c8:	d10e      	bne.n	818e8 <vTaskStartScheduler+0x3c>
		{
			xReturn = xTimerCreateTimerTask();
   818ca:	4b0e      	ldr	r3, [pc, #56]	; (81904 <vTaskStartScheduler+0x58>)
   818cc:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   818ce:	2801      	cmp	r0, #1
   818d0:	d10a      	bne.n	818e8 <vTaskStartScheduler+0x3c>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   818d2:	4b0d      	ldr	r3, [pc, #52]	; (81908 <vTaskStartScheduler+0x5c>)
   818d4:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   818d6:	2201      	movs	r2, #1
   818d8:	4b0c      	ldr	r3, [pc, #48]	; (8190c <vTaskStartScheduler+0x60>)
   818da:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   818dc:	2200      	movs	r2, #0
   818de:	4b0c      	ldr	r3, [pc, #48]	; (81910 <vTaskStartScheduler+0x64>)
   818e0:	801a      	strh	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   818e2:	4b0c      	ldr	r3, [pc, #48]	; (81914 <vTaskStartScheduler+0x68>)
   818e4:	4798      	blx	r3
   818e6:	e004      	b.n	818f2 <vTaskStartScheduler+0x46>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   818e8:	b918      	cbnz	r0, 818f2 <vTaskStartScheduler+0x46>
   818ea:	4b07      	ldr	r3, [pc, #28]	; (81908 <vTaskStartScheduler+0x5c>)
   818ec:	4798      	blx	r3
   818ee:	bf00      	nop
   818f0:	e7fd      	b.n	818ee <vTaskStartScheduler+0x42>
}
   818f2:	b004      	add	sp, #16
   818f4:	bd10      	pop	{r4, pc}
   818f6:	bf00      	nop
   818f8:	00081c61 	.word	0x00081c61
   818fc:	000837d0 	.word	0x000837d0
   81900:	000816a5 	.word	0x000816a5
   81904:	00082109 	.word	0x00082109
   81908:	00080ea5 	.word	0x00080ea5
   8190c:	20078a58 	.word	0x20078a58
   81910:	20078b74 	.word	0x20078b74
   81914:	00080f71 	.word	0x00080f71

00081918 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   81918:	4b02      	ldr	r3, [pc, #8]	; (81924 <vTaskSuspendAll+0xc>)
   8191a:	681a      	ldr	r2, [r3, #0]
   8191c:	3201      	adds	r2, #1
   8191e:	601a      	str	r2, [r3, #0]
   81920:	4770      	bx	lr
   81922:	bf00      	nop
   81924:	20078b54 	.word	0x20078b54

00081928 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   81928:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   8192a:	4b04      	ldr	r3, [pc, #16]	; (8193c <xTaskGetTickCount+0x14>)
   8192c:	4798      	blx	r3
	{
		xTicks = xTickCount;
   8192e:	4b04      	ldr	r3, [pc, #16]	; (81940 <xTaskGetTickCount+0x18>)
   81930:	881c      	ldrh	r4, [r3, #0]
   81932:	b2a4      	uxth	r4, r4
	}
	taskEXIT_CRITICAL();
   81934:	4b03      	ldr	r3, [pc, #12]	; (81944 <xTaskGetTickCount+0x1c>)
   81936:	4798      	blx	r3

	return xTicks;
}
   81938:	4620      	mov	r0, r4
   8193a:	bd10      	pop	{r4, pc}
   8193c:	00080eb5 	.word	0x00080eb5
   81940:	20078b74 	.word	0x20078b74
   81944:	00080ed5 	.word	0x00080ed5

00081948 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   81948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8194c:	4b3d      	ldr	r3, [pc, #244]	; (81a44 <vTaskIncrementTick+0xfc>)
   8194e:	681b      	ldr	r3, [r3, #0]
   81950:	2b00      	cmp	r3, #0
   81952:	d171      	bne.n	81a38 <vTaskIncrementTick+0xf0>
	{
		++xTickCount;
   81954:	4b3c      	ldr	r3, [pc, #240]	; (81a48 <vTaskIncrementTick+0x100>)
   81956:	881a      	ldrh	r2, [r3, #0]
   81958:	3201      	adds	r2, #1
   8195a:	b292      	uxth	r2, r2
   8195c:	801a      	strh	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   8195e:	881b      	ldrh	r3, [r3, #0]
   81960:	b29b      	uxth	r3, r3
   81962:	bb03      	cbnz	r3, 819a6 <vTaskIncrementTick+0x5e>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   81964:	4b39      	ldr	r3, [pc, #228]	; (81a4c <vTaskIncrementTick+0x104>)
   81966:	681b      	ldr	r3, [r3, #0]
   81968:	681b      	ldr	r3, [r3, #0]
   8196a:	b11b      	cbz	r3, 81974 <vTaskIncrementTick+0x2c>
   8196c:	4b38      	ldr	r3, [pc, #224]	; (81a50 <vTaskIncrementTick+0x108>)
   8196e:	4798      	blx	r3
   81970:	bf00      	nop
   81972:	e7fd      	b.n	81970 <vTaskIncrementTick+0x28>

			pxTemp = pxDelayedTaskList;
   81974:	4b35      	ldr	r3, [pc, #212]	; (81a4c <vTaskIncrementTick+0x104>)
   81976:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   81978:	4a36      	ldr	r2, [pc, #216]	; (81a54 <vTaskIncrementTick+0x10c>)
   8197a:	6810      	ldr	r0, [r2, #0]
   8197c:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   8197e:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   81980:	4a35      	ldr	r2, [pc, #212]	; (81a58 <vTaskIncrementTick+0x110>)
   81982:	6811      	ldr	r1, [r2, #0]
   81984:	3101      	adds	r1, #1
   81986:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   81988:	681b      	ldr	r3, [r3, #0]
   8198a:	681b      	ldr	r3, [r3, #0]
   8198c:	b923      	cbnz	r3, 81998 <vTaskIncrementTick+0x50>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   8198e:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81992:	4b32      	ldr	r3, [pc, #200]	; (81a5c <vTaskIncrementTick+0x114>)
   81994:	801a      	strh	r2, [r3, #0]
   81996:	e006      	b.n	819a6 <vTaskIncrementTick+0x5e>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   81998:	4b2c      	ldr	r3, [pc, #176]	; (81a4c <vTaskIncrementTick+0x104>)
   8199a:	681b      	ldr	r3, [r3, #0]
   8199c:	68db      	ldr	r3, [r3, #12]
   8199e:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   819a0:	889a      	ldrh	r2, [r3, #4]
   819a2:	4b2e      	ldr	r3, [pc, #184]	; (81a5c <vTaskIncrementTick+0x114>)
   819a4:	801a      	strh	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   819a6:	4b28      	ldr	r3, [pc, #160]	; (81a48 <vTaskIncrementTick+0x100>)
   819a8:	881a      	ldrh	r2, [r3, #0]
   819aa:	b292      	uxth	r2, r2
   819ac:	4b2b      	ldr	r3, [pc, #172]	; (81a5c <vTaskIncrementTick+0x114>)
   819ae:	881b      	ldrh	r3, [r3, #0]
   819b0:	b29b      	uxth	r3, r3
   819b2:	429a      	cmp	r2, r3
   819b4:	d344      	bcc.n	81a40 <vTaskIncrementTick+0xf8>
   819b6:	4b25      	ldr	r3, [pc, #148]	; (81a4c <vTaskIncrementTick+0x104>)
   819b8:	681b      	ldr	r3, [r3, #0]
   819ba:	681b      	ldr	r3, [r3, #0]
   819bc:	b153      	cbz	r3, 819d4 <vTaskIncrementTick+0x8c>
   819be:	4b23      	ldr	r3, [pc, #140]	; (81a4c <vTaskIncrementTick+0x104>)
   819c0:	681b      	ldr	r3, [r3, #0]
   819c2:	68db      	ldr	r3, [r3, #12]
   819c4:	68dc      	ldr	r4, [r3, #12]
   819c6:	88a3      	ldrh	r3, [r4, #4]
   819c8:	4a1f      	ldr	r2, [pc, #124]	; (81a48 <vTaskIncrementTick+0x100>)
   819ca:	8812      	ldrh	r2, [r2, #0]
   819cc:	b292      	uxth	r2, r2
   819ce:	4293      	cmp	r3, r2
   819d0:	d914      	bls.n	819fc <vTaskIncrementTick+0xb4>
   819d2:	e00f      	b.n	819f4 <vTaskIncrementTick+0xac>
   819d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
   819d8:	4b20      	ldr	r3, [pc, #128]	; (81a5c <vTaskIncrementTick+0x114>)
   819da:	801a      	strh	r2, [r3, #0]
   819dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   819e0:	4b1a      	ldr	r3, [pc, #104]	; (81a4c <vTaskIncrementTick+0x104>)
   819e2:	681b      	ldr	r3, [r3, #0]
   819e4:	68db      	ldr	r3, [r3, #12]
   819e6:	68dc      	ldr	r4, [r3, #12]
   819e8:	88a3      	ldrh	r3, [r4, #4]
   819ea:	4a17      	ldr	r2, [pc, #92]	; (81a48 <vTaskIncrementTick+0x100>)
   819ec:	8812      	ldrh	r2, [r2, #0]
   819ee:	b292      	uxth	r2, r2
   819f0:	4293      	cmp	r3, r2
   819f2:	d907      	bls.n	81a04 <vTaskIncrementTick+0xbc>
   819f4:	4a19      	ldr	r2, [pc, #100]	; (81a5c <vTaskIncrementTick+0x114>)
   819f6:	8013      	strh	r3, [r2, #0]
   819f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   819fc:	4e18      	ldr	r6, [pc, #96]	; (81a60 <vTaskIncrementTick+0x118>)
   819fe:	4f19      	ldr	r7, [pc, #100]	; (81a64 <vTaskIncrementTick+0x11c>)
   81a00:	f8df 806c 	ldr.w	r8, [pc, #108]	; 81a70 <vTaskIncrementTick+0x128>
   81a04:	1d25      	adds	r5, r4, #4
   81a06:	4628      	mov	r0, r5
   81a08:	47b0      	blx	r6
   81a0a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   81a0c:	b113      	cbz	r3, 81a14 <vTaskIncrementTick+0xcc>
   81a0e:	f104 0018 	add.w	r0, r4, #24
   81a12:	47b0      	blx	r6
   81a14:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81a16:	683a      	ldr	r2, [r7, #0]
   81a18:	4293      	cmp	r3, r2
   81a1a:	bf88      	it	hi
   81a1c:	603b      	strhi	r3, [r7, #0]
   81a1e:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   81a22:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   81a26:	4629      	mov	r1, r5
   81a28:	4b0f      	ldr	r3, [pc, #60]	; (81a68 <vTaskIncrementTick+0x120>)
   81a2a:	4798      	blx	r3
   81a2c:	4b07      	ldr	r3, [pc, #28]	; (81a4c <vTaskIncrementTick+0x104>)
   81a2e:	681b      	ldr	r3, [r3, #0]
   81a30:	681b      	ldr	r3, [r3, #0]
   81a32:	2b00      	cmp	r3, #0
   81a34:	d1d4      	bne.n	819e0 <vTaskIncrementTick+0x98>
   81a36:	e7cd      	b.n	819d4 <vTaskIncrementTick+0x8c>
	}
	else
	{
		++uxMissedTicks;
   81a38:	4b0c      	ldr	r3, [pc, #48]	; (81a6c <vTaskIncrementTick+0x124>)
   81a3a:	681a      	ldr	r2, [r3, #0]
   81a3c:	3201      	adds	r2, #1
   81a3e:	601a      	str	r2, [r3, #0]
   81a40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81a44:	20078b54 	.word	0x20078b54
   81a48:	20078b74 	.word	0x20078b74
   81a4c:	20078a54 	.word	0x20078a54
   81a50:	00080ea5 	.word	0x00080ea5
   81a54:	20078b78 	.word	0x20078b78
   81a58:	20078b70 	.word	0x20078b70
   81a5c:	20070144 	.word	0x20070144
   81a60:	00080e1d 	.word	0x00080e1d
   81a64:	20078a88 	.word	0x20078a88
   81a68:	00080dbd 	.word	0x00080dbd
   81a6c:	20078a3c 	.word	0x20078a3c
   81a70:	20078a8c 	.word	0x20078a8c

00081a74 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   81a74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   81a78:	4b31      	ldr	r3, [pc, #196]	; (81b40 <xTaskResumeAll+0xcc>)
   81a7a:	681b      	ldr	r3, [r3, #0]
   81a7c:	b91b      	cbnz	r3, 81a86 <xTaskResumeAll+0x12>
   81a7e:	4b31      	ldr	r3, [pc, #196]	; (81b44 <xTaskResumeAll+0xd0>)
   81a80:	4798      	blx	r3
   81a82:	bf00      	nop
   81a84:	e7fd      	b.n	81a82 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   81a86:	4b30      	ldr	r3, [pc, #192]	; (81b48 <xTaskResumeAll+0xd4>)
   81a88:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   81a8a:	4b2d      	ldr	r3, [pc, #180]	; (81b40 <xTaskResumeAll+0xcc>)
   81a8c:	681a      	ldr	r2, [r3, #0]
   81a8e:	3a01      	subs	r2, #1
   81a90:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81a92:	681b      	ldr	r3, [r3, #0]
   81a94:	2b00      	cmp	r3, #0
   81a96:	d148      	bne.n	81b2a <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   81a98:	4b2c      	ldr	r3, [pc, #176]	; (81b4c <xTaskResumeAll+0xd8>)
   81a9a:	681b      	ldr	r3, [r3, #0]
   81a9c:	2b00      	cmp	r3, #0
   81a9e:	d046      	beq.n	81b2e <xTaskResumeAll+0xba>
   81aa0:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81aa2:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 81b78 <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   81aa6:	4f2a      	ldr	r7, [pc, #168]	; (81b50 <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   81aa8:	4e2a      	ldr	r6, [pc, #168]	; (81b54 <xTaskResumeAll+0xe0>)
   81aaa:	e01d      	b.n	81ae8 <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   81aac:	f8d8 300c 	ldr.w	r3, [r8, #12]
   81ab0:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   81ab2:	f104 0018 	add.w	r0, r4, #24
   81ab6:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81ab8:	f104 0904 	add.w	r9, r4, #4
   81abc:	4648      	mov	r0, r9
   81abe:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   81ac0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81ac2:	6832      	ldr	r2, [r6, #0]
   81ac4:	4293      	cmp	r3, r2
   81ac6:	bf88      	it	hi
   81ac8:	6033      	strhi	r3, [r6, #0]
   81aca:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81ace:	4822      	ldr	r0, [pc, #136]	; (81b58 <xTaskResumeAll+0xe4>)
   81ad0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81ad4:	4649      	mov	r1, r9
   81ad6:	4b21      	ldr	r3, [pc, #132]	; (81b5c <xTaskResumeAll+0xe8>)
   81ad8:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81ada:	4b21      	ldr	r3, [pc, #132]	; (81b60 <xTaskResumeAll+0xec>)
   81adc:	681b      	ldr	r3, [r3, #0]
   81ade:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   81ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   81ae2:	429a      	cmp	r2, r3
   81ae4:	bf28      	it	cs
   81ae6:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81ae8:	f8d8 3000 	ldr.w	r3, [r8]
   81aec:	2b00      	cmp	r3, #0
   81aee:	d1dd      	bne.n	81aac <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81af0:	4b1c      	ldr	r3, [pc, #112]	; (81b64 <xTaskResumeAll+0xf0>)
   81af2:	681b      	ldr	r3, [r3, #0]
   81af4:	b163      	cbz	r3, 81b10 <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81af6:	4b1b      	ldr	r3, [pc, #108]	; (81b64 <xTaskResumeAll+0xf0>)
   81af8:	681b      	ldr	r3, [r3, #0]
   81afa:	b17b      	cbz	r3, 81b1c <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   81afc:	4d1a      	ldr	r5, [pc, #104]	; (81b68 <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   81afe:	4c19      	ldr	r4, [pc, #100]	; (81b64 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   81b00:	47a8      	blx	r5
						--uxMissedTicks;
   81b02:	6823      	ldr	r3, [r4, #0]
   81b04:	3b01      	subs	r3, #1
   81b06:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81b08:	6823      	ldr	r3, [r4, #0]
   81b0a:	2b00      	cmp	r3, #0
   81b0c:	d1f8      	bne.n	81b00 <xTaskResumeAll+0x8c>
   81b0e:	e005      	b.n	81b1c <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   81b10:	2d01      	cmp	r5, #1
   81b12:	d003      	beq.n	81b1c <xTaskResumeAll+0xa8>
   81b14:	4b15      	ldr	r3, [pc, #84]	; (81b6c <xTaskResumeAll+0xf8>)
   81b16:	681b      	ldr	r3, [r3, #0]
   81b18:	2b01      	cmp	r3, #1
   81b1a:	d10a      	bne.n	81b32 <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   81b1c:	2200      	movs	r2, #0
   81b1e:	4b13      	ldr	r3, [pc, #76]	; (81b6c <xTaskResumeAll+0xf8>)
   81b20:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   81b22:	4b13      	ldr	r3, [pc, #76]	; (81b70 <xTaskResumeAll+0xfc>)
   81b24:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   81b26:	2401      	movs	r4, #1
   81b28:	e004      	b.n	81b34 <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   81b2a:	2400      	movs	r4, #0
   81b2c:	e002      	b.n	81b34 <xTaskResumeAll+0xc0>
   81b2e:	2400      	movs	r4, #0
   81b30:	e000      	b.n	81b34 <xTaskResumeAll+0xc0>
   81b32:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   81b34:	4b0f      	ldr	r3, [pc, #60]	; (81b74 <xTaskResumeAll+0x100>)
   81b36:	4798      	blx	r3

	return xAlreadyYielded;
}
   81b38:	4620      	mov	r0, r4
   81b3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81b3e:	bf00      	nop
   81b40:	20078b54 	.word	0x20078b54
   81b44:	00080ea5 	.word	0x00080ea5
   81b48:	00080eb5 	.word	0x00080eb5
   81b4c:	20078b98 	.word	0x20078b98
   81b50:	00080e1d 	.word	0x00080e1d
   81b54:	20078a88 	.word	0x20078a88
   81b58:	20078a8c 	.word	0x20078a8c
   81b5c:	00080dbd 	.word	0x00080dbd
   81b60:	20078b58 	.word	0x20078b58
   81b64:	20078a3c 	.word	0x20078a3c
   81b68:	00081949 	.word	0x00081949
   81b6c:	20078b94 	.word	0x20078b94
   81b70:	00080e95 	.word	0x00080e95
   81b74:	00080ed5 	.word	0x00080ed5
   81b78:	20078b5c 	.word	0x20078b5c

00081b7c <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   81b7c:	b538      	push	{r3, r4, r5, lr}
   81b7e:	460c      	mov	r4, r1
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   81b80:	4605      	mov	r5, r0
   81b82:	b918      	cbnz	r0, 81b8c <vTaskDelayUntil+0x10>
   81b84:	4b1b      	ldr	r3, [pc, #108]	; (81bf4 <vTaskDelayUntil+0x78>)
   81b86:	4798      	blx	r3
   81b88:	bf00      	nop
   81b8a:	e7fd      	b.n	81b88 <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   81b8c:	b919      	cbnz	r1, 81b96 <vTaskDelayUntil+0x1a>
   81b8e:	4b19      	ldr	r3, [pc, #100]	; (81bf4 <vTaskDelayUntil+0x78>)
   81b90:	4798      	blx	r3
   81b92:	bf00      	nop
   81b94:	e7fd      	b.n	81b92 <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   81b96:	4b18      	ldr	r3, [pc, #96]	; (81bf8 <vTaskDelayUntil+0x7c>)
   81b98:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   81b9a:	882b      	ldrh	r3, [r5, #0]
   81b9c:	441c      	add	r4, r3
   81b9e:	b2a4      	uxth	r4, r4

			if( xTickCount < *pxPreviousWakeTime )
   81ba0:	4a16      	ldr	r2, [pc, #88]	; (81bfc <vTaskDelayUntil+0x80>)
   81ba2:	8812      	ldrh	r2, [r2, #0]
   81ba4:	b292      	uxth	r2, r2
   81ba6:	4293      	cmp	r3, r2
   81ba8:	d908      	bls.n	81bbc <vTaskDelayUntil+0x40>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   81baa:	42a3      	cmp	r3, r4
   81bac:	d91e      	bls.n	81bec <vTaskDelayUntil+0x70>
   81bae:	4b13      	ldr	r3, [pc, #76]	; (81bfc <vTaskDelayUntil+0x80>)
   81bb0:	881b      	ldrh	r3, [r3, #0]
   81bb2:	b29b      	uxth	r3, r3
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81bb4:	802c      	strh	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   81bb6:	429c      	cmp	r4, r3
   81bb8:	d910      	bls.n	81bdc <vTaskDelayUntil+0x60>
   81bba:	e007      	b.n	81bcc <vTaskDelayUntil+0x50>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   81bbc:	42a3      	cmp	r3, r4
   81bbe:	d813      	bhi.n	81be8 <vTaskDelayUntil+0x6c>
   81bc0:	4b0e      	ldr	r3, [pc, #56]	; (81bfc <vTaskDelayUntil+0x80>)
   81bc2:	881b      	ldrh	r3, [r3, #0]
   81bc4:	b29b      	uxth	r3, r3
   81bc6:	429c      	cmp	r4, r3
   81bc8:	d80e      	bhi.n	81be8 <vTaskDelayUntil+0x6c>
   81bca:	e00f      	b.n	81bec <vTaskDelayUntil+0x70>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81bcc:	4b0c      	ldr	r3, [pc, #48]	; (81c00 <vTaskDelayUntil+0x84>)
   81bce:	6818      	ldr	r0, [r3, #0]
   81bd0:	3004      	adds	r0, #4
   81bd2:	4b0c      	ldr	r3, [pc, #48]	; (81c04 <vTaskDelayUntil+0x88>)
   81bd4:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   81bd6:	4620      	mov	r0, r4
   81bd8:	4b0b      	ldr	r3, [pc, #44]	; (81c08 <vTaskDelayUntil+0x8c>)
   81bda:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   81bdc:	4b0b      	ldr	r3, [pc, #44]	; (81c0c <vTaskDelayUntil+0x90>)
   81bde:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   81be0:	b930      	cbnz	r0, 81bf0 <vTaskDelayUntil+0x74>
		{
			portYIELD_WITHIN_API();
   81be2:	4b0b      	ldr	r3, [pc, #44]	; (81c10 <vTaskDelayUntil+0x94>)
   81be4:	4798      	blx	r3
   81be6:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81be8:	802c      	strh	r4, [r5, #0]
   81bea:	e7ef      	b.n	81bcc <vTaskDelayUntil+0x50>
   81bec:	802c      	strh	r4, [r5, #0]
   81bee:	e7f5      	b.n	81bdc <vTaskDelayUntil+0x60>
   81bf0:	bd38      	pop	{r3, r4, r5, pc}
   81bf2:	bf00      	nop
   81bf4:	00080ea5 	.word	0x00080ea5
   81bf8:	00081919 	.word	0x00081919
   81bfc:	20078b74 	.word	0x20078b74
   81c00:	20078b58 	.word	0x20078b58
   81c04:	00080e1d 	.word	0x00080e1d
   81c08:	00081649 	.word	0x00081649
   81c0c:	00081a75 	.word	0x00081a75
   81c10:	00080e95 	.word	0x00080e95

00081c14 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
   81c14:	b510      	push	{r4, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
   81c16:	4604      	mov	r4, r0
   81c18:	b180      	cbz	r0, 81c3c <vTaskDelay+0x28>
		{
			vTaskSuspendAll();
   81c1a:	4b0a      	ldr	r3, [pc, #40]	; (81c44 <vTaskDelay+0x30>)
   81c1c:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
   81c1e:	4b0a      	ldr	r3, [pc, #40]	; (81c48 <vTaskDelay+0x34>)
   81c20:	881b      	ldrh	r3, [r3, #0]
   81c22:	441c      	add	r4, r3
   81c24:	b2a4      	uxth	r4, r4

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81c26:	4b09      	ldr	r3, [pc, #36]	; (81c4c <vTaskDelay+0x38>)
   81c28:	6818      	ldr	r0, [r3, #0]
   81c2a:	3004      	adds	r0, #4
   81c2c:	4b08      	ldr	r3, [pc, #32]	; (81c50 <vTaskDelay+0x3c>)
   81c2e:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
   81c30:	4620      	mov	r0, r4
   81c32:	4b08      	ldr	r3, [pc, #32]	; (81c54 <vTaskDelay+0x40>)
   81c34:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
   81c36:	4b08      	ldr	r3, [pc, #32]	; (81c58 <vTaskDelay+0x44>)
   81c38:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   81c3a:	b908      	cbnz	r0, 81c40 <vTaskDelay+0x2c>
		{
			portYIELD_WITHIN_API();
   81c3c:	4b07      	ldr	r3, [pc, #28]	; (81c5c <vTaskDelay+0x48>)
   81c3e:	4798      	blx	r3
   81c40:	bd10      	pop	{r4, pc}
   81c42:	bf00      	nop
   81c44:	00081919 	.word	0x00081919
   81c48:	20078b74 	.word	0x20078b74
   81c4c:	20078b58 	.word	0x20078b58
   81c50:	00080e1d 	.word	0x00080e1d
   81c54:	00081649 	.word	0x00081649
   81c58:	00081a75 	.word	0x00081a75
   81c5c:	00080e95 	.word	0x00080e95

00081c60 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   81c60:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81c62:	4d15      	ldr	r5, [pc, #84]	; (81cb8 <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81c64:	4e15      	ldr	r6, [pc, #84]	; (81cbc <prvIdleTask+0x5c>)
			{
				taskYIELD();
   81c66:	f8df 8078 	ldr.w	r8, [pc, #120]	; 81ce0 <prvIdleTask+0x80>
   81c6a:	e01c      	b.n	81ca6 <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   81c6c:	4b14      	ldr	r3, [pc, #80]	; (81cc0 <prvIdleTask+0x60>)
   81c6e:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   81c70:	4b14      	ldr	r3, [pc, #80]	; (81cc4 <prvIdleTask+0x64>)
   81c72:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   81c74:	4b14      	ldr	r3, [pc, #80]	; (81cc8 <prvIdleTask+0x68>)
   81c76:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   81c78:	b1ac      	cbz	r4, 81ca6 <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   81c7a:	4b14      	ldr	r3, [pc, #80]	; (81ccc <prvIdleTask+0x6c>)
   81c7c:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   81c7e:	4b11      	ldr	r3, [pc, #68]	; (81cc4 <prvIdleTask+0x64>)
   81c80:	68db      	ldr	r3, [r3, #12]
   81c82:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81c84:	1d20      	adds	r0, r4, #4
   81c86:	4b12      	ldr	r3, [pc, #72]	; (81cd0 <prvIdleTask+0x70>)
   81c88:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   81c8a:	4b12      	ldr	r3, [pc, #72]	; (81cd4 <prvIdleTask+0x74>)
   81c8c:	681a      	ldr	r2, [r3, #0]
   81c8e:	3a01      	subs	r2, #1
   81c90:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   81c92:	682b      	ldr	r3, [r5, #0]
   81c94:	3b01      	subs	r3, #1
   81c96:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   81c98:	4b0f      	ldr	r3, [pc, #60]	; (81cd8 <prvIdleTask+0x78>)
   81c9a:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   81c9c:	6b20      	ldr	r0, [r4, #48]	; 0x30
   81c9e:	4f0f      	ldr	r7, [pc, #60]	; (81cdc <prvIdleTask+0x7c>)
   81ca0:	47b8      	blx	r7
		vPortFree( pxTCB );
   81ca2:	4620      	mov	r0, r4
   81ca4:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81ca6:	682b      	ldr	r3, [r5, #0]
   81ca8:	2b00      	cmp	r3, #0
   81caa:	d1df      	bne.n	81c6c <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81cac:	6833      	ldr	r3, [r6, #0]
   81cae:	2b01      	cmp	r3, #1
   81cb0:	d9f9      	bls.n	81ca6 <prvIdleTask+0x46>
			{
				taskYIELD();
   81cb2:	47c0      	blx	r8
   81cb4:	e7f7      	b.n	81ca6 <prvIdleTask+0x46>
   81cb6:	bf00      	nop
   81cb8:	20078a5c 	.word	0x20078a5c
   81cbc:	20078a8c 	.word	0x20078a8c
   81cc0:	00081919 	.word	0x00081919
   81cc4:	20078a60 	.word	0x20078a60
   81cc8:	00081a75 	.word	0x00081a75
   81ccc:	00080eb5 	.word	0x00080eb5
   81cd0:	00080e1d 	.word	0x00080e1d
   81cd4:	20078b98 	.word	0x20078b98
   81cd8:	00080ed5 	.word	0x00080ed5
   81cdc:	000810c5 	.word	0x000810c5
   81ce0:	00080e95 	.word	0x00080e95

00081ce4 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   81ce4:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   81ce6:	4b1d      	ldr	r3, [pc, #116]	; (81d5c <vTaskSwitchContext+0x78>)
   81ce8:	681b      	ldr	r3, [r3, #0]
   81cea:	b95b      	cbnz	r3, 81d04 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81cec:	4b1c      	ldr	r3, [pc, #112]	; (81d60 <vTaskSwitchContext+0x7c>)
   81cee:	681b      	ldr	r3, [r3, #0]
   81cf0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81cf4:	009b      	lsls	r3, r3, #2
   81cf6:	4a1b      	ldr	r2, [pc, #108]	; (81d64 <vTaskSwitchContext+0x80>)
   81cf8:	58d3      	ldr	r3, [r2, r3]
   81cfa:	b9cb      	cbnz	r3, 81d30 <vTaskSwitchContext+0x4c>
   81cfc:	4b18      	ldr	r3, [pc, #96]	; (81d60 <vTaskSwitchContext+0x7c>)
   81cfe:	681b      	ldr	r3, [r3, #0]
   81d00:	b953      	cbnz	r3, 81d18 <vTaskSwitchContext+0x34>
   81d02:	e005      	b.n	81d10 <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   81d04:	2201      	movs	r2, #1
   81d06:	4b18      	ldr	r3, [pc, #96]	; (81d68 <vTaskSwitchContext+0x84>)
   81d08:	601a      	str	r2, [r3, #0]
   81d0a:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81d0c:	681a      	ldr	r2, [r3, #0]
   81d0e:	b92a      	cbnz	r2, 81d1c <vTaskSwitchContext+0x38>
   81d10:	4b16      	ldr	r3, [pc, #88]	; (81d6c <vTaskSwitchContext+0x88>)
   81d12:	4798      	blx	r3
   81d14:	bf00      	nop
   81d16:	e7fd      	b.n	81d14 <vTaskSwitchContext+0x30>
   81d18:	4b11      	ldr	r3, [pc, #68]	; (81d60 <vTaskSwitchContext+0x7c>)
   81d1a:	4912      	ldr	r1, [pc, #72]	; (81d64 <vTaskSwitchContext+0x80>)
   81d1c:	681a      	ldr	r2, [r3, #0]
   81d1e:	3a01      	subs	r2, #1
   81d20:	601a      	str	r2, [r3, #0]
   81d22:	681a      	ldr	r2, [r3, #0]
   81d24:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81d28:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   81d2c:	2a00      	cmp	r2, #0
   81d2e:	d0ed      	beq.n	81d0c <vTaskSwitchContext+0x28>
   81d30:	4b0b      	ldr	r3, [pc, #44]	; (81d60 <vTaskSwitchContext+0x7c>)
   81d32:	681b      	ldr	r3, [r3, #0]
   81d34:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81d38:	4a0a      	ldr	r2, [pc, #40]	; (81d64 <vTaskSwitchContext+0x80>)
   81d3a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   81d3e:	685a      	ldr	r2, [r3, #4]
   81d40:	6852      	ldr	r2, [r2, #4]
   81d42:	605a      	str	r2, [r3, #4]
   81d44:	f103 0108 	add.w	r1, r3, #8
   81d48:	428a      	cmp	r2, r1
   81d4a:	bf04      	itt	eq
   81d4c:	6852      	ldreq	r2, [r2, #4]
   81d4e:	605a      	streq	r2, [r3, #4]
   81d50:	685b      	ldr	r3, [r3, #4]
   81d52:	68da      	ldr	r2, [r3, #12]
   81d54:	4b06      	ldr	r3, [pc, #24]	; (81d70 <vTaskSwitchContext+0x8c>)
   81d56:	601a      	str	r2, [r3, #0]
   81d58:	bd08      	pop	{r3, pc}
   81d5a:	bf00      	nop
   81d5c:	20078b54 	.word	0x20078b54
   81d60:	20078a88 	.word	0x20078a88
   81d64:	20078a8c 	.word	0x20078a8c
   81d68:	20078b94 	.word	0x20078b94
   81d6c:	00080ea5 	.word	0x00080ea5
   81d70:	20078b58 	.word	0x20078b58

00081d74 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   81d74:	b538      	push	{r3, r4, r5, lr}
   81d76:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   81d78:	b918      	cbnz	r0, 81d82 <vTaskPlaceOnEventList+0xe>
   81d7a:	4b0f      	ldr	r3, [pc, #60]	; (81db8 <vTaskPlaceOnEventList+0x44>)
   81d7c:	4798      	blx	r3
   81d7e:	bf00      	nop
   81d80:	e7fd      	b.n	81d7e <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81d82:	4d0e      	ldr	r5, [pc, #56]	; (81dbc <vTaskPlaceOnEventList+0x48>)
   81d84:	6829      	ldr	r1, [r5, #0]
   81d86:	3118      	adds	r1, #24
   81d88:	4b0d      	ldr	r3, [pc, #52]	; (81dc0 <vTaskPlaceOnEventList+0x4c>)
   81d8a:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81d8c:	6828      	ldr	r0, [r5, #0]
   81d8e:	3004      	adds	r0, #4
   81d90:	4b0c      	ldr	r3, [pc, #48]	; (81dc4 <vTaskPlaceOnEventList+0x50>)
   81d92:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   81d94:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81d98:	429c      	cmp	r4, r3
   81d9a:	d105      	bne.n	81da8 <vTaskPlaceOnEventList+0x34>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81d9c:	6829      	ldr	r1, [r5, #0]
   81d9e:	480a      	ldr	r0, [pc, #40]	; (81dc8 <vTaskPlaceOnEventList+0x54>)
   81da0:	3104      	adds	r1, #4
   81da2:	4b0a      	ldr	r3, [pc, #40]	; (81dcc <vTaskPlaceOnEventList+0x58>)
   81da4:	4798      	blx	r3
   81da6:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   81da8:	4b09      	ldr	r3, [pc, #36]	; (81dd0 <vTaskPlaceOnEventList+0x5c>)
   81daa:	8818      	ldrh	r0, [r3, #0]
   81dac:	4420      	add	r0, r4
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   81dae:	b280      	uxth	r0, r0
   81db0:	4b08      	ldr	r3, [pc, #32]	; (81dd4 <vTaskPlaceOnEventList+0x60>)
   81db2:	4798      	blx	r3
   81db4:	bd38      	pop	{r3, r4, r5, pc}
   81db6:	bf00      	nop
   81db8:	00080ea5 	.word	0x00080ea5
   81dbc:	20078b58 	.word	0x20078b58
   81dc0:	00080dd9 	.word	0x00080dd9
   81dc4:	00080e1d 	.word	0x00080e1d
   81dc8:	20078a40 	.word	0x20078a40
   81dcc:	00080dbd 	.word	0x00080dbd
   81dd0:	20078b74 	.word	0x20078b74
   81dd4:	00081649 	.word	0x00081649

00081dd8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   81dd8:	b538      	push	{r3, r4, r5, lr}
   81dda:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   81ddc:	b918      	cbnz	r0, 81de6 <vTaskPlaceOnEventListRestricted+0xe>
   81dde:	4b0a      	ldr	r3, [pc, #40]	; (81e08 <vTaskPlaceOnEventListRestricted+0x30>)
   81de0:	4798      	blx	r3
   81de2:	bf00      	nop
   81de4:	e7fd      	b.n	81de2 <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81de6:	4c09      	ldr	r4, [pc, #36]	; (81e0c <vTaskPlaceOnEventListRestricted+0x34>)
   81de8:	6821      	ldr	r1, [r4, #0]
   81dea:	3118      	adds	r1, #24
   81dec:	4b08      	ldr	r3, [pc, #32]	; (81e10 <vTaskPlaceOnEventListRestricted+0x38>)
   81dee:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81df0:	6820      	ldr	r0, [r4, #0]
   81df2:	3004      	adds	r0, #4
   81df4:	4b07      	ldr	r3, [pc, #28]	; (81e14 <vTaskPlaceOnEventListRestricted+0x3c>)
   81df6:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   81df8:	4b07      	ldr	r3, [pc, #28]	; (81e18 <vTaskPlaceOnEventListRestricted+0x40>)
   81dfa:	8818      	ldrh	r0, [r3, #0]
   81dfc:	4428      	add	r0, r5
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   81dfe:	b280      	uxth	r0, r0
   81e00:	4b06      	ldr	r3, [pc, #24]	; (81e1c <vTaskPlaceOnEventListRestricted+0x44>)
   81e02:	4798      	blx	r3
   81e04:	bd38      	pop	{r3, r4, r5, pc}
   81e06:	bf00      	nop
   81e08:	00080ea5 	.word	0x00080ea5
   81e0c:	20078b58 	.word	0x20078b58
   81e10:	00080dbd 	.word	0x00080dbd
   81e14:	00080e1d 	.word	0x00080e1d
   81e18:	20078b74 	.word	0x20078b74
   81e1c:	00081649 	.word	0x00081649

00081e20 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   81e20:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   81e22:	68c3      	ldr	r3, [r0, #12]
   81e24:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   81e26:	b91c      	cbnz	r4, 81e30 <xTaskRemoveFromEventList+0x10>
   81e28:	4b16      	ldr	r3, [pc, #88]	; (81e84 <xTaskRemoveFromEventList+0x64>)
   81e2a:	4798      	blx	r3
   81e2c:	bf00      	nop
   81e2e:	e7fd      	b.n	81e2c <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   81e30:	f104 0518 	add.w	r5, r4, #24
   81e34:	4628      	mov	r0, r5
   81e36:	4b14      	ldr	r3, [pc, #80]	; (81e88 <xTaskRemoveFromEventList+0x68>)
   81e38:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81e3a:	4b14      	ldr	r3, [pc, #80]	; (81e8c <xTaskRemoveFromEventList+0x6c>)
   81e3c:	681b      	ldr	r3, [r3, #0]
   81e3e:	b99b      	cbnz	r3, 81e68 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   81e40:	1d25      	adds	r5, r4, #4
   81e42:	4628      	mov	r0, r5
   81e44:	4b10      	ldr	r3, [pc, #64]	; (81e88 <xTaskRemoveFromEventList+0x68>)
   81e46:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   81e48:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81e4a:	4a11      	ldr	r2, [pc, #68]	; (81e90 <xTaskRemoveFromEventList+0x70>)
   81e4c:	6812      	ldr	r2, [r2, #0]
   81e4e:	4293      	cmp	r3, r2
   81e50:	bf84      	itt	hi
   81e52:	4a0f      	ldrhi	r2, [pc, #60]	; (81e90 <xTaskRemoveFromEventList+0x70>)
   81e54:	6013      	strhi	r3, [r2, #0]
   81e56:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81e5a:	480e      	ldr	r0, [pc, #56]	; (81e94 <xTaskRemoveFromEventList+0x74>)
   81e5c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81e60:	4629      	mov	r1, r5
   81e62:	4b0d      	ldr	r3, [pc, #52]	; (81e98 <xTaskRemoveFromEventList+0x78>)
   81e64:	4798      	blx	r3
   81e66:	e003      	b.n	81e70 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   81e68:	480c      	ldr	r0, [pc, #48]	; (81e9c <xTaskRemoveFromEventList+0x7c>)
   81e6a:	4629      	mov	r1, r5
   81e6c:	4b0a      	ldr	r3, [pc, #40]	; (81e98 <xTaskRemoveFromEventList+0x78>)
   81e6e:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81e70:	4b0b      	ldr	r3, [pc, #44]	; (81ea0 <xTaskRemoveFromEventList+0x80>)
   81e72:	681b      	ldr	r3, [r3, #0]
   81e74:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   81e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   81e78:	4298      	cmp	r0, r3
   81e7a:	bf34      	ite	cc
   81e7c:	2000      	movcc	r0, #0
   81e7e:	2001      	movcs	r0, #1
   81e80:	bd38      	pop	{r3, r4, r5, pc}
   81e82:	bf00      	nop
   81e84:	00080ea5 	.word	0x00080ea5
   81e88:	00080e1d 	.word	0x00080e1d
   81e8c:	20078b54 	.word	0x20078b54
   81e90:	20078a88 	.word	0x20078a88
   81e94:	20078a8c 	.word	0x20078a8c
   81e98:	00080dbd 	.word	0x00080dbd
   81e9c:	20078b5c 	.word	0x20078b5c
   81ea0:	20078b58 	.word	0x20078b58

00081ea4 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   81ea4:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   81ea6:	b918      	cbnz	r0, 81eb0 <vTaskSetTimeOutState+0xc>
   81ea8:	4b05      	ldr	r3, [pc, #20]	; (81ec0 <vTaskSetTimeOutState+0x1c>)
   81eaa:	4798      	blx	r3
   81eac:	bf00      	nop
   81eae:	e7fd      	b.n	81eac <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   81eb0:	4a04      	ldr	r2, [pc, #16]	; (81ec4 <vTaskSetTimeOutState+0x20>)
   81eb2:	6812      	ldr	r2, [r2, #0]
   81eb4:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   81eb6:	4a04      	ldr	r2, [pc, #16]	; (81ec8 <vTaskSetTimeOutState+0x24>)
   81eb8:	8812      	ldrh	r2, [r2, #0]
   81eba:	8082      	strh	r2, [r0, #4]
   81ebc:	bd08      	pop	{r3, pc}
   81ebe:	bf00      	nop
   81ec0:	00080ea5 	.word	0x00080ea5
   81ec4:	20078b70 	.word	0x20078b70
   81ec8:	20078b74 	.word	0x20078b74

00081ecc <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   81ecc:	b538      	push	{r3, r4, r5, lr}
   81ece:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   81ed0:	4604      	mov	r4, r0
   81ed2:	b918      	cbnz	r0, 81edc <xTaskCheckForTimeOut+0x10>
   81ed4:	4b1a      	ldr	r3, [pc, #104]	; (81f40 <xTaskCheckForTimeOut+0x74>)
   81ed6:	4798      	blx	r3
   81ed8:	bf00      	nop
   81eda:	e7fd      	b.n	81ed8 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   81edc:	b919      	cbnz	r1, 81ee6 <xTaskCheckForTimeOut+0x1a>
   81ede:	4b18      	ldr	r3, [pc, #96]	; (81f40 <xTaskCheckForTimeOut+0x74>)
   81ee0:	4798      	blx	r3
   81ee2:	bf00      	nop
   81ee4:	e7fd      	b.n	81ee2 <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   81ee6:	4b17      	ldr	r3, [pc, #92]	; (81f44 <xTaskCheckForTimeOut+0x78>)
   81ee8:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   81eea:	882b      	ldrh	r3, [r5, #0]
   81eec:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81ef0:	4293      	cmp	r3, r2
   81ef2:	d01c      	beq.n	81f2e <xTaskCheckForTimeOut+0x62>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   81ef4:	4a14      	ldr	r2, [pc, #80]	; (81f48 <xTaskCheckForTimeOut+0x7c>)
   81ef6:	6811      	ldr	r1, [r2, #0]
   81ef8:	6822      	ldr	r2, [r4, #0]
   81efa:	428a      	cmp	r2, r1
   81efc:	d005      	beq.n	81f0a <xTaskCheckForTimeOut+0x3e>
   81efe:	4a13      	ldr	r2, [pc, #76]	; (81f4c <xTaskCheckForTimeOut+0x80>)
   81f00:	8812      	ldrh	r2, [r2, #0]
   81f02:	b292      	uxth	r2, r2
   81f04:	88a1      	ldrh	r1, [r4, #4]
   81f06:	4291      	cmp	r1, r2
   81f08:	d913      	bls.n	81f32 <xTaskCheckForTimeOut+0x66>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   81f0a:	4a10      	ldr	r2, [pc, #64]	; (81f4c <xTaskCheckForTimeOut+0x80>)
   81f0c:	8811      	ldrh	r1, [r2, #0]
   81f0e:	88a2      	ldrh	r2, [r4, #4]
   81f10:	1a89      	subs	r1, r1, r2
   81f12:	b289      	uxth	r1, r1
   81f14:	428b      	cmp	r3, r1
   81f16:	d90e      	bls.n	81f36 <xTaskCheckForTimeOut+0x6a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   81f18:	490c      	ldr	r1, [pc, #48]	; (81f4c <xTaskCheckForTimeOut+0x80>)
   81f1a:	8809      	ldrh	r1, [r1, #0]
   81f1c:	b289      	uxth	r1, r1
   81f1e:	1a52      	subs	r2, r2, r1
   81f20:	4413      	add	r3, r2
   81f22:	802b      	strh	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   81f24:	4620      	mov	r0, r4
   81f26:	4b0a      	ldr	r3, [pc, #40]	; (81f50 <xTaskCheckForTimeOut+0x84>)
   81f28:	4798      	blx	r3
			xReturn = pdFALSE;
   81f2a:	2400      	movs	r4, #0
   81f2c:	e004      	b.n	81f38 <xTaskCheckForTimeOut+0x6c>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   81f2e:	2400      	movs	r4, #0
   81f30:	e002      	b.n	81f38 <xTaskCheckForTimeOut+0x6c>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   81f32:	2401      	movs	r4, #1
   81f34:	e000      	b.n	81f38 <xTaskCheckForTimeOut+0x6c>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   81f36:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   81f38:	4b06      	ldr	r3, [pc, #24]	; (81f54 <xTaskCheckForTimeOut+0x88>)
   81f3a:	4798      	blx	r3

	return xReturn;
}
   81f3c:	4620      	mov	r0, r4
   81f3e:	bd38      	pop	{r3, r4, r5, pc}
   81f40:	00080ea5 	.word	0x00080ea5
   81f44:	00080eb5 	.word	0x00080eb5
   81f48:	20078b70 	.word	0x20078b70
   81f4c:	20078b74 	.word	0x20078b74
   81f50:	00081ea5 	.word	0x00081ea5
   81f54:	00080ed5 	.word	0x00080ed5

00081f58 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   81f58:	2201      	movs	r2, #1
   81f5a:	4b01      	ldr	r3, [pc, #4]	; (81f60 <vTaskMissedYield+0x8>)
   81f5c:	601a      	str	r2, [r3, #0]
   81f5e:	4770      	bx	lr
   81f60:	20078b94 	.word	0x20078b94

00081f64 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   81f64:	4b01      	ldr	r3, [pc, #4]	; (81f6c <xTaskGetCurrentTaskHandle+0x8>)
   81f66:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   81f68:	4770      	bx	lr
   81f6a:	bf00      	nop
   81f6c:	20078b58 	.word	0x20078b58

00081f70 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   81f70:	4b05      	ldr	r3, [pc, #20]	; (81f88 <xTaskGetSchedulerState+0x18>)
   81f72:	681b      	ldr	r3, [r3, #0]
   81f74:	b133      	cbz	r3, 81f84 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81f76:	4b05      	ldr	r3, [pc, #20]	; (81f8c <xTaskGetSchedulerState+0x1c>)
   81f78:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   81f7a:	2b00      	cmp	r3, #0
   81f7c:	bf14      	ite	ne
   81f7e:	2002      	movne	r0, #2
   81f80:	2001      	moveq	r0, #1
   81f82:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   81f84:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   81f86:	4770      	bx	lr
   81f88:	20078a58 	.word	0x20078a58
   81f8c:	20078b54 	.word	0x20078b54

00081f90 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   81f90:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   81f92:	4604      	mov	r4, r0
   81f94:	2800      	cmp	r0, #0
   81f96:	d02e      	beq.n	81ff6 <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   81f98:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   81f9a:	4a17      	ldr	r2, [pc, #92]	; (81ff8 <vTaskPriorityInherit+0x68>)
   81f9c:	6812      	ldr	r2, [r2, #0]
   81f9e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   81fa0:	4293      	cmp	r3, r2
   81fa2:	d228      	bcs.n	81ff6 <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   81fa4:	4a14      	ldr	r2, [pc, #80]	; (81ff8 <vTaskPriorityInherit+0x68>)
   81fa6:	6812      	ldr	r2, [r2, #0]
   81fa8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   81faa:	f1c2 020a 	rsb	r2, r2, #10
   81fae:	8302      	strh	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   81fb0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81fb4:	4a11      	ldr	r2, [pc, #68]	; (81ffc <vTaskPriorityInherit+0x6c>)
   81fb6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   81fba:	6942      	ldr	r2, [r0, #20]
   81fbc:	429a      	cmp	r2, r3
   81fbe:	d116      	bne.n	81fee <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   81fc0:	1d05      	adds	r5, r0, #4
   81fc2:	4628      	mov	r0, r5
   81fc4:	4b0e      	ldr	r3, [pc, #56]	; (82000 <vTaskPriorityInherit+0x70>)
   81fc6:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   81fc8:	4b0b      	ldr	r3, [pc, #44]	; (81ff8 <vTaskPriorityInherit+0x68>)
   81fca:	681b      	ldr	r3, [r3, #0]
   81fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81fce:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   81fd0:	4a0c      	ldr	r2, [pc, #48]	; (82004 <vTaskPriorityInherit+0x74>)
   81fd2:	6812      	ldr	r2, [r2, #0]
   81fd4:	4293      	cmp	r3, r2
   81fd6:	bf84      	itt	hi
   81fd8:	4a0a      	ldrhi	r2, [pc, #40]	; (82004 <vTaskPriorityInherit+0x74>)
   81fda:	6013      	strhi	r3, [r2, #0]
   81fdc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81fe0:	4806      	ldr	r0, [pc, #24]	; (81ffc <vTaskPriorityInherit+0x6c>)
   81fe2:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81fe6:	4629      	mov	r1, r5
   81fe8:	4b07      	ldr	r3, [pc, #28]	; (82008 <vTaskPriorityInherit+0x78>)
   81fea:	4798      	blx	r3
   81fec:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   81fee:	4b02      	ldr	r3, [pc, #8]	; (81ff8 <vTaskPriorityInherit+0x68>)
   81ff0:	681b      	ldr	r3, [r3, #0]
   81ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81ff4:	62c3      	str	r3, [r0, #44]	; 0x2c
   81ff6:	bd38      	pop	{r3, r4, r5, pc}
   81ff8:	20078b58 	.word	0x20078b58
   81ffc:	20078a8c 	.word	0x20078a8c
   82000:	00080e1d 	.word	0x00080e1d
   82004:	20078a88 	.word	0x20078a88
   82008:	00080dbd 	.word	0x00080dbd

0008200c <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   8200c:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   8200e:	4604      	mov	r4, r0
   82010:	b1d0      	cbz	r0, 82048 <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   82012:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   82014:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   82016:	429a      	cmp	r2, r3
   82018:	d016      	beq.n	82048 <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   8201a:	1d05      	adds	r5, r0, #4
   8201c:	4628      	mov	r0, r5
   8201e:	4b0b      	ldr	r3, [pc, #44]	; (8204c <vTaskPriorityDisinherit+0x40>)
   82020:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   82022:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
   82024:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   82026:	f1c3 020a 	rsb	r2, r3, #10
   8202a:	8322      	strh	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   8202c:	4a08      	ldr	r2, [pc, #32]	; (82050 <vTaskPriorityDisinherit+0x44>)
   8202e:	6812      	ldr	r2, [r2, #0]
   82030:	4293      	cmp	r3, r2
   82032:	bf84      	itt	hi
   82034:	4a06      	ldrhi	r2, [pc, #24]	; (82050 <vTaskPriorityDisinherit+0x44>)
   82036:	6013      	strhi	r3, [r2, #0]
   82038:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8203c:	4805      	ldr	r0, [pc, #20]	; (82054 <vTaskPriorityDisinherit+0x48>)
   8203e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82042:	4629      	mov	r1, r5
   82044:	4b04      	ldr	r3, [pc, #16]	; (82058 <vTaskPriorityDisinherit+0x4c>)
   82046:	4798      	blx	r3
   82048:	bd38      	pop	{r3, r4, r5, pc}
   8204a:	bf00      	nop
   8204c:	00080e1d 	.word	0x00080e1d
   82050:	20078a88 	.word	0x20078a88
   82054:	20078a8c 	.word	0x20078a8c
   82058:	00080dbd 	.word	0x00080dbd

0008205c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   8205c:	b510      	push	{r4, lr}
   8205e:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   82060:	8081      	strh	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   82062:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   82064:	4291      	cmp	r1, r2
   82066:	d80b      	bhi.n	82080 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   82068:	1ad3      	subs	r3, r2, r3
   8206a:	8b01      	ldrh	r1, [r0, #24]
   8206c:	b29b      	uxth	r3, r3
   8206e:	4299      	cmp	r1, r3
   82070:	d911      	bls.n	82096 <prvInsertTimerInActiveList+0x3a>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   82072:	4b0b      	ldr	r3, [pc, #44]	; (820a0 <prvInsertTimerInActiveList+0x44>)
   82074:	6818      	ldr	r0, [r3, #0]
   82076:	1d21      	adds	r1, r4, #4
   82078:	4b0a      	ldr	r3, [pc, #40]	; (820a4 <prvInsertTimerInActiveList+0x48>)
   8207a:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   8207c:	2000      	movs	r0, #0
   8207e:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   82080:	429a      	cmp	r2, r3
   82082:	d201      	bcs.n	82088 <prvInsertTimerInActiveList+0x2c>
   82084:	4299      	cmp	r1, r3
   82086:	d208      	bcs.n	8209a <prvInsertTimerInActiveList+0x3e>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   82088:	4b07      	ldr	r3, [pc, #28]	; (820a8 <prvInsertTimerInActiveList+0x4c>)
   8208a:	6818      	ldr	r0, [r3, #0]
   8208c:	1d21      	adds	r1, r4, #4
   8208e:	4b05      	ldr	r3, [pc, #20]	; (820a4 <prvInsertTimerInActiveList+0x48>)
   82090:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   82092:	2000      	movs	r0, #0
   82094:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   82096:	2001      	movs	r0, #1
   82098:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   8209a:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   8209c:	bd10      	pop	{r4, pc}
   8209e:	bf00      	nop
   820a0:	20078bd4 	.word	0x20078bd4
   820a4:	00080dd9 	.word	0x00080dd9
   820a8:	20078ba0 	.word	0x20078ba0

000820ac <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   820ac:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   820ae:	4b0d      	ldr	r3, [pc, #52]	; (820e4 <prvCheckForValidListAndQueue+0x38>)
   820b0:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   820b2:	4b0d      	ldr	r3, [pc, #52]	; (820e8 <prvCheckForValidListAndQueue+0x3c>)
   820b4:	681b      	ldr	r3, [r3, #0]
   820b6:	b98b      	cbnz	r3, 820dc <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   820b8:	4d0c      	ldr	r5, [pc, #48]	; (820ec <prvCheckForValidListAndQueue+0x40>)
   820ba:	4628      	mov	r0, r5
   820bc:	4e0c      	ldr	r6, [pc, #48]	; (820f0 <prvCheckForValidListAndQueue+0x44>)
   820be:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   820c0:	4c0c      	ldr	r4, [pc, #48]	; (820f4 <prvCheckForValidListAndQueue+0x48>)
   820c2:	4620      	mov	r0, r4
   820c4:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   820c6:	4b0c      	ldr	r3, [pc, #48]	; (820f8 <prvCheckForValidListAndQueue+0x4c>)
   820c8:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   820ca:	4b0c      	ldr	r3, [pc, #48]	; (820fc <prvCheckForValidListAndQueue+0x50>)
   820cc:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   820ce:	2005      	movs	r0, #5
   820d0:	210c      	movs	r1, #12
   820d2:	2200      	movs	r2, #0
   820d4:	4b0a      	ldr	r3, [pc, #40]	; (82100 <prvCheckForValidListAndQueue+0x54>)
   820d6:	4798      	blx	r3
   820d8:	4b03      	ldr	r3, [pc, #12]	; (820e8 <prvCheckForValidListAndQueue+0x3c>)
   820da:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   820dc:	4b09      	ldr	r3, [pc, #36]	; (82104 <prvCheckForValidListAndQueue+0x58>)
   820de:	4798      	blx	r3
   820e0:	bd70      	pop	{r4, r5, r6, pc}
   820e2:	bf00      	nop
   820e4:	00080eb5 	.word	0x00080eb5
   820e8:	20078bd0 	.word	0x20078bd0
   820ec:	20078ba4 	.word	0x20078ba4
   820f0:	00080d9d 	.word	0x00080d9d
   820f4:	20078bb8 	.word	0x20078bb8
   820f8:	20078ba0 	.word	0x20078ba0
   820fc:	20078bd4 	.word	0x20078bd4
   82100:	0008128d 	.word	0x0008128d
   82104:	00080ed5 	.word	0x00080ed5

00082108 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   82108:	b510      	push	{r4, lr}
   8210a:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   8210c:	4b0b      	ldr	r3, [pc, #44]	; (8213c <xTimerCreateTimerTask+0x34>)
   8210e:	4798      	blx	r3

	if( xTimerQueue != NULL )
   82110:	4b0b      	ldr	r3, [pc, #44]	; (82140 <xTimerCreateTimerTask+0x38>)
   82112:	681b      	ldr	r3, [r3, #0]
   82114:	b163      	cbz	r3, 82130 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   82116:	2309      	movs	r3, #9
   82118:	9300      	str	r3, [sp, #0]
   8211a:	2300      	movs	r3, #0
   8211c:	9301      	str	r3, [sp, #4]
   8211e:	9302      	str	r3, [sp, #8]
   82120:	9303      	str	r3, [sp, #12]
   82122:	4808      	ldr	r0, [pc, #32]	; (82144 <xTimerCreateTimerTask+0x3c>)
   82124:	4908      	ldr	r1, [pc, #32]	; (82148 <xTimerCreateTimerTask+0x40>)
   82126:	f44f 7200 	mov.w	r2, #512	; 0x200
   8212a:	4c08      	ldr	r4, [pc, #32]	; (8214c <xTimerCreateTimerTask+0x44>)
   8212c:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   8212e:	b918      	cbnz	r0, 82138 <xTimerCreateTimerTask+0x30>
   82130:	4b07      	ldr	r3, [pc, #28]	; (82150 <xTimerCreateTimerTask+0x48>)
   82132:	4798      	blx	r3
   82134:	bf00      	nop
   82136:	e7fd      	b.n	82134 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   82138:	b004      	add	sp, #16
   8213a:	bd10      	pop	{r4, pc}
   8213c:	000820ad 	.word	0x000820ad
   82140:	20078bd0 	.word	0x20078bd0
   82144:	00082269 	.word	0x00082269
   82148:	000837dc 	.word	0x000837dc
   8214c:	000816a5 	.word	0x000816a5
   82150:	00080ea5 	.word	0x00080ea5

00082154 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   82154:	b510      	push	{r4, lr}
   82156:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   82158:	4c10      	ldr	r4, [pc, #64]	; (8219c <xTimerGenericCommand+0x48>)
   8215a:	6824      	ldr	r4, [r4, #0]
   8215c:	b1d4      	cbz	r4, 82194 <xTimerGenericCommand+0x40>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   8215e:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   82160:	f8ad 2008 	strh.w	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   82164:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   82166:	b973      	cbnz	r3, 82186 <xTimerGenericCommand+0x32>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   82168:	4b0d      	ldr	r3, [pc, #52]	; (821a0 <xTimerGenericCommand+0x4c>)
   8216a:	4798      	blx	r3
   8216c:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   8216e:	4b0b      	ldr	r3, [pc, #44]	; (8219c <xTimerGenericCommand+0x48>)
   82170:	6818      	ldr	r0, [r3, #0]
   82172:	a901      	add	r1, sp, #4
   82174:	bf07      	ittee	eq
   82176:	f8bd 2018 	ldrheq.w	r2, [sp, #24]
   8217a:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   8217c:	2200      	movne	r2, #0
   8217e:	4613      	movne	r3, r2
   82180:	4c08      	ldr	r4, [pc, #32]	; (821a4 <xTimerGenericCommand+0x50>)
   82182:	47a0      	blx	r4
   82184:	e007      	b.n	82196 <xTimerGenericCommand+0x42>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   82186:	4620      	mov	r0, r4
   82188:	a901      	add	r1, sp, #4
   8218a:	461a      	mov	r2, r3
   8218c:	2300      	movs	r3, #0
   8218e:	4c06      	ldr	r4, [pc, #24]	; (821a8 <xTimerGenericCommand+0x54>)
   82190:	47a0      	blx	r4
   82192:	e000      	b.n	82196 <xTimerGenericCommand+0x42>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   82194:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   82196:	b004      	add	sp, #16
   82198:	bd10      	pop	{r4, pc}
   8219a:	bf00      	nop
   8219c:	20078bd0 	.word	0x20078bd0
   821a0:	00081f71 	.word	0x00081f71
   821a4:	000812e5 	.word	0x000812e5
   821a8:	00081409 	.word	0x00081409

000821ac <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   821ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   821b0:	b082      	sub	sp, #8
   821b2:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   821b4:	4b24      	ldr	r3, [pc, #144]	; (82248 <prvSampleTimeNow+0x9c>)
   821b6:	4798      	blx	r3
   821b8:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   821ba:	4b24      	ldr	r3, [pc, #144]	; (8224c <prvSampleTimeNow+0xa0>)
   821bc:	881b      	ldrh	r3, [r3, #0]
   821be:	4283      	cmp	r3, r0
   821c0:	d937      	bls.n	82232 <prvSampleTimeNow+0x86>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   821c2:	4e23      	ldr	r6, [pc, #140]	; (82250 <prvSampleTimeNow+0xa4>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   821c4:	4f23      	ldr	r7, [pc, #140]	; (82254 <prvSampleTimeNow+0xa8>)
   821c6:	e027      	b.n	82218 <prvSampleTimeNow+0x6c>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   821c8:	68da      	ldr	r2, [r3, #12]
   821ca:	f8b2 a000 	ldrh.w	sl, [r2]
   821ce:	fa1f fa8a 	uxth.w	sl, sl

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   821d2:	68db      	ldr	r3, [r3, #12]
   821d4:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   821d6:	1d25      	adds	r5, r4, #4
   821d8:	4628      	mov	r0, r5
   821da:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   821dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
   821de:	4620      	mov	r0, r4
   821e0:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   821e2:	69e3      	ldr	r3, [r4, #28]
   821e4:	2b01      	cmp	r3, #1
   821e6:	d117      	bne.n	82218 <prvSampleTimeNow+0x6c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   821e8:	8b23      	ldrh	r3, [r4, #24]
   821ea:	4453      	add	r3, sl
   821ec:	b29b      	uxth	r3, r3
			if( xReloadTime > xNextExpireTime )
   821ee:	4553      	cmp	r3, sl
   821f0:	d906      	bls.n	82200 <prvSampleTimeNow+0x54>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   821f2:	80a3      	strh	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   821f4:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   821f6:	6830      	ldr	r0, [r6, #0]
   821f8:	4629      	mov	r1, r5
   821fa:	4b17      	ldr	r3, [pc, #92]	; (82258 <prvSampleTimeNow+0xac>)
   821fc:	4798      	blx	r3
   821fe:	e00b      	b.n	82218 <prvSampleTimeNow+0x6c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   82200:	2300      	movs	r3, #0
   82202:	9300      	str	r3, [sp, #0]
   82204:	4620      	mov	r0, r4
   82206:	4619      	mov	r1, r3
   82208:	4652      	mov	r2, sl
   8220a:	4c14      	ldr	r4, [pc, #80]	; (8225c <prvSampleTimeNow+0xb0>)
   8220c:	47a0      	blx	r4
				configASSERT( xResult );
   8220e:	b918      	cbnz	r0, 82218 <prvSampleTimeNow+0x6c>
   82210:	4b13      	ldr	r3, [pc, #76]	; (82260 <prvSampleTimeNow+0xb4>)
   82212:	4798      	blx	r3
   82214:	bf00      	nop
   82216:	e7fd      	b.n	82214 <prvSampleTimeNow+0x68>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   82218:	6833      	ldr	r3, [r6, #0]
   8221a:	681a      	ldr	r2, [r3, #0]
   8221c:	2a00      	cmp	r2, #0
   8221e:	d1d3      	bne.n	821c8 <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   82220:	4a10      	ldr	r2, [pc, #64]	; (82264 <prvSampleTimeNow+0xb8>)
   82222:	6811      	ldr	r1, [r2, #0]
   82224:	480a      	ldr	r0, [pc, #40]	; (82250 <prvSampleTimeNow+0xa4>)
   82226:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   82228:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   8222a:	2301      	movs	r3, #1
   8222c:	f8c9 3000 	str.w	r3, [r9]
   82230:	e002      	b.n	82238 <prvSampleTimeNow+0x8c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   82232:	2300      	movs	r3, #0
   82234:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   82238:	4b04      	ldr	r3, [pc, #16]	; (8224c <prvSampleTimeNow+0xa0>)
   8223a:	f8a3 8000 	strh.w	r8, [r3]

	return xTimeNow;
}
   8223e:	4640      	mov	r0, r8
   82240:	b002      	add	sp, #8
   82242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82246:	bf00      	nop
   82248:	00081929 	.word	0x00081929
   8224c:	20078bcc 	.word	0x20078bcc
   82250:	20078ba0 	.word	0x20078ba0
   82254:	00080e1d 	.word	0x00080e1d
   82258:	00080dd9 	.word	0x00080dd9
   8225c:	00082155 	.word	0x00082155
   82260:	00080ea5 	.word	0x00080ea5
   82264:	20078bd4 	.word	0x20078bd4

00082268 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   82268:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8226c:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   8226e:	4d51      	ldr	r5, [pc, #324]	; (823b4 <prvTimerTask+0x14c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   82270:	f8df 8170 	ldr.w	r8, [pc, #368]	; 823e4 <prvTimerTask+0x17c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   82274:	4b50      	ldr	r3, [pc, #320]	; (823b8 <prvTimerTask+0x150>)
   82276:	681b      	ldr	r3, [r3, #0]
   82278:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   8227a:	2a00      	cmp	r2, #0
   8227c:	f000 8090 	beq.w	823a0 <prvTimerTask+0x138>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   82280:	68db      	ldr	r3, [r3, #12]
   82282:	881e      	ldrh	r6, [r3, #0]
   82284:	b2b6      	uxth	r6, r6
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   82286:	4b4d      	ldr	r3, [pc, #308]	; (823bc <prvTimerTask+0x154>)
   82288:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   8228a:	a803      	add	r0, sp, #12
   8228c:	4b4c      	ldr	r3, [pc, #304]	; (823c0 <prvTimerTask+0x158>)
   8228e:	4798      	blx	r3
   82290:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   82292:	9b03      	ldr	r3, [sp, #12]
   82294:	2b00      	cmp	r3, #0
   82296:	d132      	bne.n	822fe <prvTimerTask+0x96>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   82298:	4286      	cmp	r6, r0
   8229a:	d825      	bhi.n	822e8 <prvTimerTask+0x80>
			{
				xTaskResumeAll();
   8229c:	4b49      	ldr	r3, [pc, #292]	; (823c4 <prvTimerTask+0x15c>)
   8229e:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   822a0:	4b45      	ldr	r3, [pc, #276]	; (823b8 <prvTimerTask+0x150>)
   822a2:	681b      	ldr	r3, [r3, #0]
   822a4:	68db      	ldr	r3, [r3, #12]
   822a6:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   822a8:	1d20      	adds	r0, r4, #4
   822aa:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   822ac:	69e3      	ldr	r3, [r4, #28]
   822ae:	2b01      	cmp	r3, #1
   822b0:	d115      	bne.n	822de <prvTimerTask+0x76>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   822b2:	8b21      	ldrh	r1, [r4, #24]
   822b4:	4431      	add	r1, r6
   822b6:	4620      	mov	r0, r4
   822b8:	b289      	uxth	r1, r1
   822ba:	463a      	mov	r2, r7
   822bc:	4633      	mov	r3, r6
   822be:	4f42      	ldr	r7, [pc, #264]	; (823c8 <prvTimerTask+0x160>)
   822c0:	47b8      	blx	r7
   822c2:	2801      	cmp	r0, #1
   822c4:	d10b      	bne.n	822de <prvTimerTask+0x76>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   822c6:	2300      	movs	r3, #0
   822c8:	9300      	str	r3, [sp, #0]
   822ca:	4620      	mov	r0, r4
   822cc:	4619      	mov	r1, r3
   822ce:	4632      	mov	r2, r6
   822d0:	4e3e      	ldr	r6, [pc, #248]	; (823cc <prvTimerTask+0x164>)
   822d2:	47b0      	blx	r6
			configASSERT( xResult );
   822d4:	b918      	cbnz	r0, 822de <prvTimerTask+0x76>
   822d6:	4b3e      	ldr	r3, [pc, #248]	; (823d0 <prvTimerTask+0x168>)
   822d8:	4798      	blx	r3
   822da:	bf00      	nop
   822dc:	e7fd      	b.n	822da <prvTimerTask+0x72>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   822de:	6a63      	ldr	r3, [r4, #36]	; 0x24
   822e0:	4620      	mov	r0, r4
   822e2:	4798      	blx	r3
   822e4:	e00d      	b.n	82302 <prvTimerTask+0x9a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   822e6:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   822e8:	1bf1      	subs	r1, r6, r7
   822ea:	6828      	ldr	r0, [r5, #0]
   822ec:	b289      	uxth	r1, r1
   822ee:	4b39      	ldr	r3, [pc, #228]	; (823d4 <prvTimerTask+0x16c>)
   822f0:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   822f2:	4b34      	ldr	r3, [pc, #208]	; (823c4 <prvTimerTask+0x15c>)
   822f4:	4798      	blx	r3
   822f6:	b920      	cbnz	r0, 82302 <prvTimerTask+0x9a>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   822f8:	4b37      	ldr	r3, [pc, #220]	; (823d8 <prvTimerTask+0x170>)
   822fa:	4798      	blx	r3
   822fc:	e001      	b.n	82302 <prvTimerTask+0x9a>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   822fe:	4b31      	ldr	r3, [pc, #196]	; (823c4 <prvTimerTask+0x15c>)
   82300:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82302:	a802      	add	r0, sp, #8
   82304:	4b2e      	ldr	r3, [pc, #184]	; (823c0 <prvTimerTask+0x158>)
   82306:	4798      	blx	r3
   82308:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   8230a:	4e34      	ldr	r6, [pc, #208]	; (823dc <prvTimerTask+0x174>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   8230c:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 823c8 <prvTimerTask+0x160>
   82310:	e03e      	b.n	82390 <prvTimerTask+0x128>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   82312:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   82314:	b11c      	cbz	r4, 8231e <prvTimerTask+0xb6>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   82316:	6961      	ldr	r1, [r4, #20]
   82318:	b109      	cbz	r1, 8231e <prvTimerTask+0xb6>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   8231a:	1d20      	adds	r0, r4, #4
   8231c:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   8231e:	9903      	ldr	r1, [sp, #12]
   82320:	2902      	cmp	r1, #2
   82322:	d023      	beq.n	8236c <prvTimerTask+0x104>
   82324:	2903      	cmp	r1, #3
   82326:	d030      	beq.n	8238a <prvTimerTask+0x122>
   82328:	2900      	cmp	r1, #0
   8232a:	d131      	bne.n	82390 <prvTimerTask+0x128>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   8232c:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   82330:	8b21      	ldrh	r1, [r4, #24]
   82332:	4419      	add	r1, r3
   82334:	4620      	mov	r0, r4
   82336:	b289      	uxth	r1, r1
   82338:	463a      	mov	r2, r7
   8233a:	47c8      	blx	r9
   8233c:	2801      	cmp	r0, #1
   8233e:	d127      	bne.n	82390 <prvTimerTask+0x128>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82340:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82342:	4620      	mov	r0, r4
   82344:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82346:	69e3      	ldr	r3, [r4, #28]
   82348:	2b01      	cmp	r3, #1
   8234a:	d121      	bne.n	82390 <prvTimerTask+0x128>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   8234c:	8b22      	ldrh	r2, [r4, #24]
   8234e:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   82352:	441a      	add	r2, r3
   82354:	2300      	movs	r3, #0
   82356:	9300      	str	r3, [sp, #0]
   82358:	4620      	mov	r0, r4
   8235a:	4619      	mov	r1, r3
   8235c:	b292      	uxth	r2, r2
   8235e:	4c1b      	ldr	r4, [pc, #108]	; (823cc <prvTimerTask+0x164>)
   82360:	47a0      	blx	r4
						configASSERT( xResult );
   82362:	b9a8      	cbnz	r0, 82390 <prvTimerTask+0x128>
   82364:	4b1a      	ldr	r3, [pc, #104]	; (823d0 <prvTimerTask+0x168>)
   82366:	4798      	blx	r3
   82368:	bf00      	nop
   8236a:	e7fd      	b.n	82368 <prvTimerTask+0x100>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   8236c:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   82370:	8323      	strh	r3, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   82372:	b91b      	cbnz	r3, 8237c <prvTimerTask+0x114>
   82374:	4b16      	ldr	r3, [pc, #88]	; (823d0 <prvTimerTask+0x168>)
   82376:	4798      	blx	r3
   82378:	bf00      	nop
   8237a:	e7fd      	b.n	82378 <prvTimerTask+0x110>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   8237c:	18f9      	adds	r1, r7, r3
   8237e:	4620      	mov	r0, r4
   82380:	b289      	uxth	r1, r1
   82382:	463a      	mov	r2, r7
   82384:	463b      	mov	r3, r7
   82386:	47c8      	blx	r9
   82388:	e002      	b.n	82390 <prvTimerTask+0x128>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   8238a:	4620      	mov	r0, r4
   8238c:	4b14      	ldr	r3, [pc, #80]	; (823e0 <prvTimerTask+0x178>)
   8238e:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   82390:	6828      	ldr	r0, [r5, #0]
   82392:	a903      	add	r1, sp, #12
   82394:	2200      	movs	r2, #0
   82396:	4613      	mov	r3, r2
   82398:	47b0      	blx	r6
   8239a:	2800      	cmp	r0, #0
   8239c:	d1b9      	bne.n	82312 <prvTimerTask+0xaa>
   8239e:	e769      	b.n	82274 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   823a0:	4b06      	ldr	r3, [pc, #24]	; (823bc <prvTimerTask+0x154>)
   823a2:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   823a4:	a803      	add	r0, sp, #12
   823a6:	4b06      	ldr	r3, [pc, #24]	; (823c0 <prvTimerTask+0x158>)
   823a8:	4798      	blx	r3
   823aa:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   823ac:	9b03      	ldr	r3, [sp, #12]
   823ae:	2b00      	cmp	r3, #0
   823b0:	d099      	beq.n	822e6 <prvTimerTask+0x7e>
   823b2:	e7a4      	b.n	822fe <prvTimerTask+0x96>
   823b4:	20078bd0 	.word	0x20078bd0
   823b8:	20078ba0 	.word	0x20078ba0
   823bc:	00081919 	.word	0x00081919
   823c0:	000821ad 	.word	0x000821ad
   823c4:	00081a75 	.word	0x00081a75
   823c8:	0008205d 	.word	0x0008205d
   823cc:	00082155 	.word	0x00082155
   823d0:	00080ea5 	.word	0x00080ea5
   823d4:	000815fd 	.word	0x000815fd
   823d8:	00080e95 	.word	0x00080e95
   823dc:	00081499 	.word	0x00081499
   823e0:	000810c5 	.word	0x000810c5
   823e4:	00080e1d 	.word	0x00080e1d

000823e8 <USART0_Handler>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   823e8:	b500      	push	{lr}
   823ea:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   823ec:	4813      	ldr	r0, [pc, #76]	; (8243c <USART0_Handler+0x54>)
   823ee:	f10d 0107 	add.w	r1, sp, #7
   823f2:	2201      	movs	r2, #1
   823f4:	4b12      	ldr	r3, [pc, #72]	; (82440 <USART0_Handler+0x58>)
   823f6:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   823f8:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   823fa:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   823fe:	2200      	movs	r2, #0
   82400:	4b10      	ldr	r3, [pc, #64]	; (82444 <USART0_Handler+0x5c>)
   82402:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
   82404:	4b10      	ldr	r3, [pc, #64]	; (82448 <USART0_Handler+0x60>)
   82406:	781a      	ldrb	r2, [r3, #0]
   82408:	3201      	adds	r2, #1
   8240a:	701a      	strb	r2, [r3, #0]

	serial_rx_buf[serial_rx_buf_tail] = temp;
   8240c:	4b0f      	ldr	r3, [pc, #60]	; (8244c <USART0_Handler+0x64>)
   8240e:	781b      	ldrb	r3, [r3, #0]
   82410:	f89d 1007 	ldrb.w	r1, [sp, #7]
   82414:	4a0e      	ldr	r2, [pc, #56]	; (82450 <USART0_Handler+0x68>)
   82416:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   82418:	2b9b      	cmp	r3, #155	; 0x9b
   8241a:	d103      	bne.n	82424 <USART0_Handler+0x3c>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   8241c:	2200      	movs	r2, #0
   8241e:	4b0b      	ldr	r3, [pc, #44]	; (8244c <USART0_Handler+0x64>)
   82420:	701a      	strb	r2, [r3, #0]
   82422:	e002      	b.n	8242a <USART0_Handler+0x42>
	} else {
		serial_rx_buf_tail++;
   82424:	3301      	adds	r3, #1
   82426:	4a09      	ldr	r2, [pc, #36]	; (8244c <USART0_Handler+0x64>)
   82428:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   8242a:	2201      	movs	r2, #1
   8242c:	4b05      	ldr	r3, [pc, #20]	; (82444 <USART0_Handler+0x5c>)
   8242e:	701a      	strb	r2, [r3, #0]
   82430:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   82434:	b662      	cpsie	i
}
   82436:	b003      	add	sp, #12
   82438:	f85d fb04 	ldr.w	pc, [sp], #4
   8243c:	40098000 	.word	0x40098000
   82440:	000805fd 	.word	0x000805fd
   82444:	20070134 	.word	0x20070134
   82448:	20078c75 	.word	0x20078c75
   8244c:	20078c74 	.word	0x20078c74
   82450:	20078bd8 	.word	0x20078bd8

00082454 <main>:
#include "Task/task_soundsensor.h"
#include "Task/task_blink.h"
#include "Task/task_motor.h"

int main (void)
{
   82454:	b500      	push	{lr}
   82456:	b085      	sub	sp, #20
	//alla inits
	board_init();
   82458:	4b1c      	ldr	r3, [pc, #112]	; (824cc <main+0x78>)
   8245a:	4798      	blx	r3
	sysclk_init();
   8245c:	4b1c      	ldr	r3, [pc, #112]	; (824d0 <main+0x7c>)
   8245e:	4798      	blx	r3
	init_sensor();
   82460:	4b1c      	ldr	r3, [pc, #112]	; (824d4 <main+0x80>)
   82462:	4798      	blx	r3
	delayInit();
   82464:	4b1c      	ldr	r3, [pc, #112]	; (824d8 <main+0x84>)
   82466:	4798      	blx	r3
	initMotor();
   82468:	4b1c      	ldr	r3, [pc, #112]	; (824dc <main+0x88>)
   8246a:	4798      	blx	r3
   8246c:	200b      	movs	r0, #11
   8246e:	4c1c      	ldr	r4, [pc, #112]	; (824e0 <main+0x8c>)
   82470:	47a0      	blx	r4
   82472:	200c      	movs	r0, #12
   82474:	47a0      	blx	r4
   82476:	200d      	movs	r0, #13
   82478:	47a0      	blx	r4
   8247a:	200e      	movs	r0, #14
   8247c:	47a0      	blx	r4
	ioport_init();
	
	xTaskCreate(task_motor,(const signed char* const) "Motor",TASK_MOTOR_STACK_SIZE,NULL,TASK_MOTOR_PRIORITY,NULL);
   8247e:	2303      	movs	r3, #3
   82480:	9300      	str	r3, [sp, #0]
   82482:	2400      	movs	r4, #0
   82484:	9401      	str	r4, [sp, #4]
   82486:	9402      	str	r4, [sp, #8]
   82488:	9403      	str	r4, [sp, #12]
   8248a:	4816      	ldr	r0, [pc, #88]	; (824e4 <main+0x90>)
   8248c:	4916      	ldr	r1, [pc, #88]	; (824e8 <main+0x94>)
   8248e:	f44f 7280 	mov.w	r2, #256	; 0x100
   82492:	4623      	mov	r3, r4
   82494:	4d15      	ldr	r5, [pc, #84]	; (824ec <main+0x98>)
   82496:	47a8      	blx	r5
	xTaskCreate(task_soundsensor,(const signed char* const) "Soundsensor",TASK_SOUNDSENSOR_STACK_SIZE,NULL,TASK_SOUNDSENSOR_STACK_PRIORITY,NULL);
   82498:	2304      	movs	r3, #4
   8249a:	9300      	str	r3, [sp, #0]
   8249c:	9401      	str	r4, [sp, #4]
   8249e:	9402      	str	r4, [sp, #8]
   824a0:	9403      	str	r4, [sp, #12]
   824a2:	4813      	ldr	r0, [pc, #76]	; (824f0 <main+0x9c>)
   824a4:	4913      	ldr	r1, [pc, #76]	; (824f4 <main+0xa0>)
   824a6:	f44f 7280 	mov.w	r2, #256	; 0x100
   824aa:	4623      	mov	r3, r4
   824ac:	47a8      	blx	r5
	xTaskCreate(task_blink,(const signed char* const) "BlINK",TASK_BLINK_STACK_SIZE,NULL,TASK_BLINK_PRIORITY,NULL);
   824ae:	2301      	movs	r3, #1
   824b0:	9300      	str	r3, [sp, #0]
   824b2:	9401      	str	r4, [sp, #4]
   824b4:	9402      	str	r4, [sp, #8]
   824b6:	9403      	str	r4, [sp, #12]
   824b8:	480f      	ldr	r0, [pc, #60]	; (824f8 <main+0xa4>)
   824ba:	4910      	ldr	r1, [pc, #64]	; (824fc <main+0xa8>)
   824bc:	f44f 7280 	mov.w	r2, #256	; 0x100
   824c0:	4623      	mov	r3, r4
   824c2:	47a8      	blx	r5
	vTaskStartScheduler();
   824c4:	4b0e      	ldr	r3, [pc, #56]	; (82500 <main+0xac>)
   824c6:	4798      	blx	r3
   824c8:	e7fe      	b.n	824c8 <main+0x74>
   824ca:	bf00      	nop
   824cc:	000806c1 	.word	0x000806c1
   824d0:	00080599 	.word	0x00080599
   824d4:	000804dd 	.word	0x000804dd
   824d8:	00080149 	.word	0x00080149
   824dc:	000801c1 	.word	0x000801c1
   824e0:	00080ad9 	.word	0x00080ad9
   824e4:	00080421 	.word	0x00080421
   824e8:	000837e4 	.word	0x000837e4
   824ec:	000816a5 	.word	0x000816a5
   824f0:	000804f9 	.word	0x000804f9
   824f4:	000837ec 	.word	0x000837ec
   824f8:	000803dd 	.word	0x000803dd
   824fc:	000837f8 	.word	0x000837f8
   82500:	000818ad 	.word	0x000818ad

00082504 <__aeabi_drsub>:
   82504:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   82508:	e002      	b.n	82510 <__adddf3>
   8250a:	bf00      	nop

0008250c <__aeabi_dsub>:
   8250c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00082510 <__adddf3>:
   82510:	b530      	push	{r4, r5, lr}
   82512:	ea4f 0441 	mov.w	r4, r1, lsl #1
   82516:	ea4f 0543 	mov.w	r5, r3, lsl #1
   8251a:	ea94 0f05 	teq	r4, r5
   8251e:	bf08      	it	eq
   82520:	ea90 0f02 	teqeq	r0, r2
   82524:	bf1f      	itttt	ne
   82526:	ea54 0c00 	orrsne.w	ip, r4, r0
   8252a:	ea55 0c02 	orrsne.w	ip, r5, r2
   8252e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   82532:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82536:	f000 80e2 	beq.w	826fe <__adddf3+0x1ee>
   8253a:	ea4f 5454 	mov.w	r4, r4, lsr #21
   8253e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   82542:	bfb8      	it	lt
   82544:	426d      	neglt	r5, r5
   82546:	dd0c      	ble.n	82562 <__adddf3+0x52>
   82548:	442c      	add	r4, r5
   8254a:	ea80 0202 	eor.w	r2, r0, r2
   8254e:	ea81 0303 	eor.w	r3, r1, r3
   82552:	ea82 0000 	eor.w	r0, r2, r0
   82556:	ea83 0101 	eor.w	r1, r3, r1
   8255a:	ea80 0202 	eor.w	r2, r0, r2
   8255e:	ea81 0303 	eor.w	r3, r1, r3
   82562:	2d36      	cmp	r5, #54	; 0x36
   82564:	bf88      	it	hi
   82566:	bd30      	pophi	{r4, r5, pc}
   82568:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8256c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82570:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   82574:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   82578:	d002      	beq.n	82580 <__adddf3+0x70>
   8257a:	4240      	negs	r0, r0
   8257c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82580:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   82584:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82588:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   8258c:	d002      	beq.n	82594 <__adddf3+0x84>
   8258e:	4252      	negs	r2, r2
   82590:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   82594:	ea94 0f05 	teq	r4, r5
   82598:	f000 80a7 	beq.w	826ea <__adddf3+0x1da>
   8259c:	f1a4 0401 	sub.w	r4, r4, #1
   825a0:	f1d5 0e20 	rsbs	lr, r5, #32
   825a4:	db0d      	blt.n	825c2 <__adddf3+0xb2>
   825a6:	fa02 fc0e 	lsl.w	ip, r2, lr
   825aa:	fa22 f205 	lsr.w	r2, r2, r5
   825ae:	1880      	adds	r0, r0, r2
   825b0:	f141 0100 	adc.w	r1, r1, #0
   825b4:	fa03 f20e 	lsl.w	r2, r3, lr
   825b8:	1880      	adds	r0, r0, r2
   825ba:	fa43 f305 	asr.w	r3, r3, r5
   825be:	4159      	adcs	r1, r3
   825c0:	e00e      	b.n	825e0 <__adddf3+0xd0>
   825c2:	f1a5 0520 	sub.w	r5, r5, #32
   825c6:	f10e 0e20 	add.w	lr, lr, #32
   825ca:	2a01      	cmp	r2, #1
   825cc:	fa03 fc0e 	lsl.w	ip, r3, lr
   825d0:	bf28      	it	cs
   825d2:	f04c 0c02 	orrcs.w	ip, ip, #2
   825d6:	fa43 f305 	asr.w	r3, r3, r5
   825da:	18c0      	adds	r0, r0, r3
   825dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   825e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   825e4:	d507      	bpl.n	825f6 <__adddf3+0xe6>
   825e6:	f04f 0e00 	mov.w	lr, #0
   825ea:	f1dc 0c00 	rsbs	ip, ip, #0
   825ee:	eb7e 0000 	sbcs.w	r0, lr, r0
   825f2:	eb6e 0101 	sbc.w	r1, lr, r1
   825f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   825fa:	d31b      	bcc.n	82634 <__adddf3+0x124>
   825fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   82600:	d30c      	bcc.n	8261c <__adddf3+0x10c>
   82602:	0849      	lsrs	r1, r1, #1
   82604:	ea5f 0030 	movs.w	r0, r0, rrx
   82608:	ea4f 0c3c 	mov.w	ip, ip, rrx
   8260c:	f104 0401 	add.w	r4, r4, #1
   82610:	ea4f 5244 	mov.w	r2, r4, lsl #21
   82614:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   82618:	f080 809a 	bcs.w	82750 <__adddf3+0x240>
   8261c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   82620:	bf08      	it	eq
   82622:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82626:	f150 0000 	adcs.w	r0, r0, #0
   8262a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8262e:	ea41 0105 	orr.w	r1, r1, r5
   82632:	bd30      	pop	{r4, r5, pc}
   82634:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   82638:	4140      	adcs	r0, r0
   8263a:	eb41 0101 	adc.w	r1, r1, r1
   8263e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82642:	f1a4 0401 	sub.w	r4, r4, #1
   82646:	d1e9      	bne.n	8261c <__adddf3+0x10c>
   82648:	f091 0f00 	teq	r1, #0
   8264c:	bf04      	itt	eq
   8264e:	4601      	moveq	r1, r0
   82650:	2000      	moveq	r0, #0
   82652:	fab1 f381 	clz	r3, r1
   82656:	bf08      	it	eq
   82658:	3320      	addeq	r3, #32
   8265a:	f1a3 030b 	sub.w	r3, r3, #11
   8265e:	f1b3 0220 	subs.w	r2, r3, #32
   82662:	da0c      	bge.n	8267e <__adddf3+0x16e>
   82664:	320c      	adds	r2, #12
   82666:	dd08      	ble.n	8267a <__adddf3+0x16a>
   82668:	f102 0c14 	add.w	ip, r2, #20
   8266c:	f1c2 020c 	rsb	r2, r2, #12
   82670:	fa01 f00c 	lsl.w	r0, r1, ip
   82674:	fa21 f102 	lsr.w	r1, r1, r2
   82678:	e00c      	b.n	82694 <__adddf3+0x184>
   8267a:	f102 0214 	add.w	r2, r2, #20
   8267e:	bfd8      	it	le
   82680:	f1c2 0c20 	rsble	ip, r2, #32
   82684:	fa01 f102 	lsl.w	r1, r1, r2
   82688:	fa20 fc0c 	lsr.w	ip, r0, ip
   8268c:	bfdc      	itt	le
   8268e:	ea41 010c 	orrle.w	r1, r1, ip
   82692:	4090      	lslle	r0, r2
   82694:	1ae4      	subs	r4, r4, r3
   82696:	bfa2      	ittt	ge
   82698:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   8269c:	4329      	orrge	r1, r5
   8269e:	bd30      	popge	{r4, r5, pc}
   826a0:	ea6f 0404 	mvn.w	r4, r4
   826a4:	3c1f      	subs	r4, #31
   826a6:	da1c      	bge.n	826e2 <__adddf3+0x1d2>
   826a8:	340c      	adds	r4, #12
   826aa:	dc0e      	bgt.n	826ca <__adddf3+0x1ba>
   826ac:	f104 0414 	add.w	r4, r4, #20
   826b0:	f1c4 0220 	rsb	r2, r4, #32
   826b4:	fa20 f004 	lsr.w	r0, r0, r4
   826b8:	fa01 f302 	lsl.w	r3, r1, r2
   826bc:	ea40 0003 	orr.w	r0, r0, r3
   826c0:	fa21 f304 	lsr.w	r3, r1, r4
   826c4:	ea45 0103 	orr.w	r1, r5, r3
   826c8:	bd30      	pop	{r4, r5, pc}
   826ca:	f1c4 040c 	rsb	r4, r4, #12
   826ce:	f1c4 0220 	rsb	r2, r4, #32
   826d2:	fa20 f002 	lsr.w	r0, r0, r2
   826d6:	fa01 f304 	lsl.w	r3, r1, r4
   826da:	ea40 0003 	orr.w	r0, r0, r3
   826de:	4629      	mov	r1, r5
   826e0:	bd30      	pop	{r4, r5, pc}
   826e2:	fa21 f004 	lsr.w	r0, r1, r4
   826e6:	4629      	mov	r1, r5
   826e8:	bd30      	pop	{r4, r5, pc}
   826ea:	f094 0f00 	teq	r4, #0
   826ee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   826f2:	bf06      	itte	eq
   826f4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   826f8:	3401      	addeq	r4, #1
   826fa:	3d01      	subne	r5, #1
   826fc:	e74e      	b.n	8259c <__adddf3+0x8c>
   826fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82702:	bf18      	it	ne
   82704:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82708:	d029      	beq.n	8275e <__adddf3+0x24e>
   8270a:	ea94 0f05 	teq	r4, r5
   8270e:	bf08      	it	eq
   82710:	ea90 0f02 	teqeq	r0, r2
   82714:	d005      	beq.n	82722 <__adddf3+0x212>
   82716:	ea54 0c00 	orrs.w	ip, r4, r0
   8271a:	bf04      	itt	eq
   8271c:	4619      	moveq	r1, r3
   8271e:	4610      	moveq	r0, r2
   82720:	bd30      	pop	{r4, r5, pc}
   82722:	ea91 0f03 	teq	r1, r3
   82726:	bf1e      	ittt	ne
   82728:	2100      	movne	r1, #0
   8272a:	2000      	movne	r0, #0
   8272c:	bd30      	popne	{r4, r5, pc}
   8272e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   82732:	d105      	bne.n	82740 <__adddf3+0x230>
   82734:	0040      	lsls	r0, r0, #1
   82736:	4149      	adcs	r1, r1
   82738:	bf28      	it	cs
   8273a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8273e:	bd30      	pop	{r4, r5, pc}
   82740:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   82744:	bf3c      	itt	cc
   82746:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   8274a:	bd30      	popcc	{r4, r5, pc}
   8274c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82750:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   82754:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82758:	f04f 0000 	mov.w	r0, #0
   8275c:	bd30      	pop	{r4, r5, pc}
   8275e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82762:	bf1a      	itte	ne
   82764:	4619      	movne	r1, r3
   82766:	4610      	movne	r0, r2
   82768:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   8276c:	bf1c      	itt	ne
   8276e:	460b      	movne	r3, r1
   82770:	4602      	movne	r2, r0
   82772:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82776:	bf06      	itte	eq
   82778:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   8277c:	ea91 0f03 	teqeq	r1, r3
   82780:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   82784:	bd30      	pop	{r4, r5, pc}
   82786:	bf00      	nop

00082788 <__aeabi_ui2d>:
   82788:	f090 0f00 	teq	r0, #0
   8278c:	bf04      	itt	eq
   8278e:	2100      	moveq	r1, #0
   82790:	4770      	bxeq	lr
   82792:	b530      	push	{r4, r5, lr}
   82794:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82798:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8279c:	f04f 0500 	mov.w	r5, #0
   827a0:	f04f 0100 	mov.w	r1, #0
   827a4:	e750      	b.n	82648 <__adddf3+0x138>
   827a6:	bf00      	nop

000827a8 <__aeabi_i2d>:
   827a8:	f090 0f00 	teq	r0, #0
   827ac:	bf04      	itt	eq
   827ae:	2100      	moveq	r1, #0
   827b0:	4770      	bxeq	lr
   827b2:	b530      	push	{r4, r5, lr}
   827b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
   827b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
   827bc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   827c0:	bf48      	it	mi
   827c2:	4240      	negmi	r0, r0
   827c4:	f04f 0100 	mov.w	r1, #0
   827c8:	e73e      	b.n	82648 <__adddf3+0x138>
   827ca:	bf00      	nop

000827cc <__aeabi_f2d>:
   827cc:	0042      	lsls	r2, r0, #1
   827ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
   827d2:	ea4f 0131 	mov.w	r1, r1, rrx
   827d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
   827da:	bf1f      	itttt	ne
   827dc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   827e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   827e4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   827e8:	4770      	bxne	lr
   827ea:	f092 0f00 	teq	r2, #0
   827ee:	bf14      	ite	ne
   827f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   827f4:	4770      	bxeq	lr
   827f6:	b530      	push	{r4, r5, lr}
   827f8:	f44f 7460 	mov.w	r4, #896	; 0x380
   827fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82800:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82804:	e720      	b.n	82648 <__adddf3+0x138>
   82806:	bf00      	nop

00082808 <__aeabi_ul2d>:
   82808:	ea50 0201 	orrs.w	r2, r0, r1
   8280c:	bf08      	it	eq
   8280e:	4770      	bxeq	lr
   82810:	b530      	push	{r4, r5, lr}
   82812:	f04f 0500 	mov.w	r5, #0
   82816:	e00a      	b.n	8282e <__aeabi_l2d+0x16>

00082818 <__aeabi_l2d>:
   82818:	ea50 0201 	orrs.w	r2, r0, r1
   8281c:	bf08      	it	eq
   8281e:	4770      	bxeq	lr
   82820:	b530      	push	{r4, r5, lr}
   82822:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   82826:	d502      	bpl.n	8282e <__aeabi_l2d+0x16>
   82828:	4240      	negs	r0, r0
   8282a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8282e:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82832:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82836:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   8283a:	f43f aedc 	beq.w	825f6 <__adddf3+0xe6>
   8283e:	f04f 0203 	mov.w	r2, #3
   82842:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82846:	bf18      	it	ne
   82848:	3203      	addne	r2, #3
   8284a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8284e:	bf18      	it	ne
   82850:	3203      	addne	r2, #3
   82852:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   82856:	f1c2 0320 	rsb	r3, r2, #32
   8285a:	fa00 fc03 	lsl.w	ip, r0, r3
   8285e:	fa20 f002 	lsr.w	r0, r0, r2
   82862:	fa01 fe03 	lsl.w	lr, r1, r3
   82866:	ea40 000e 	orr.w	r0, r0, lr
   8286a:	fa21 f102 	lsr.w	r1, r1, r2
   8286e:	4414      	add	r4, r2
   82870:	e6c1      	b.n	825f6 <__adddf3+0xe6>
   82872:	bf00      	nop

00082874 <__aeabi_dmul>:
   82874:	b570      	push	{r4, r5, r6, lr}
   82876:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8287a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8287e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   82882:	bf1d      	ittte	ne
   82884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82888:	ea94 0f0c 	teqne	r4, ip
   8288c:	ea95 0f0c 	teqne	r5, ip
   82890:	f000 f8de 	bleq	82a50 <__aeabi_dmul+0x1dc>
   82894:	442c      	add	r4, r5
   82896:	ea81 0603 	eor.w	r6, r1, r3
   8289a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8289e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   828a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   828a6:	bf18      	it	ne
   828a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   828ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   828b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   828b4:	d038      	beq.n	82928 <__aeabi_dmul+0xb4>
   828b6:	fba0 ce02 	umull	ip, lr, r0, r2
   828ba:	f04f 0500 	mov.w	r5, #0
   828be:	fbe1 e502 	umlal	lr, r5, r1, r2
   828c2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   828c6:	fbe0 e503 	umlal	lr, r5, r0, r3
   828ca:	f04f 0600 	mov.w	r6, #0
   828ce:	fbe1 5603 	umlal	r5, r6, r1, r3
   828d2:	f09c 0f00 	teq	ip, #0
   828d6:	bf18      	it	ne
   828d8:	f04e 0e01 	orrne.w	lr, lr, #1
   828dc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   828e0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   828e4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   828e8:	d204      	bcs.n	828f4 <__aeabi_dmul+0x80>
   828ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   828ee:	416d      	adcs	r5, r5
   828f0:	eb46 0606 	adc.w	r6, r6, r6
   828f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   828f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   828fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   82900:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   82904:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   82908:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8290c:	bf88      	it	hi
   8290e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   82912:	d81e      	bhi.n	82952 <__aeabi_dmul+0xde>
   82914:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   82918:	bf08      	it	eq
   8291a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8291e:	f150 0000 	adcs.w	r0, r0, #0
   82922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82926:	bd70      	pop	{r4, r5, r6, pc}
   82928:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   8292c:	ea46 0101 	orr.w	r1, r6, r1
   82930:	ea40 0002 	orr.w	r0, r0, r2
   82934:	ea81 0103 	eor.w	r1, r1, r3
   82938:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   8293c:	bfc2      	ittt	gt
   8293e:	ebd4 050c 	rsbsgt	r5, r4, ip
   82942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   82946:	bd70      	popgt	{r4, r5, r6, pc}
   82948:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8294c:	f04f 0e00 	mov.w	lr, #0
   82950:	3c01      	subs	r4, #1
   82952:	f300 80ab 	bgt.w	82aac <__aeabi_dmul+0x238>
   82956:	f114 0f36 	cmn.w	r4, #54	; 0x36
   8295a:	bfde      	ittt	le
   8295c:	2000      	movle	r0, #0
   8295e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   82962:	bd70      	pople	{r4, r5, r6, pc}
   82964:	f1c4 0400 	rsb	r4, r4, #0
   82968:	3c20      	subs	r4, #32
   8296a:	da35      	bge.n	829d8 <__aeabi_dmul+0x164>
   8296c:	340c      	adds	r4, #12
   8296e:	dc1b      	bgt.n	829a8 <__aeabi_dmul+0x134>
   82970:	f104 0414 	add.w	r4, r4, #20
   82974:	f1c4 0520 	rsb	r5, r4, #32
   82978:	fa00 f305 	lsl.w	r3, r0, r5
   8297c:	fa20 f004 	lsr.w	r0, r0, r4
   82980:	fa01 f205 	lsl.w	r2, r1, r5
   82984:	ea40 0002 	orr.w	r0, r0, r2
   82988:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   8298c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82990:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   82994:	fa21 f604 	lsr.w	r6, r1, r4
   82998:	eb42 0106 	adc.w	r1, r2, r6
   8299c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   829a0:	bf08      	it	eq
   829a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   829a6:	bd70      	pop	{r4, r5, r6, pc}
   829a8:	f1c4 040c 	rsb	r4, r4, #12
   829ac:	f1c4 0520 	rsb	r5, r4, #32
   829b0:	fa00 f304 	lsl.w	r3, r0, r4
   829b4:	fa20 f005 	lsr.w	r0, r0, r5
   829b8:	fa01 f204 	lsl.w	r2, r1, r4
   829bc:	ea40 0002 	orr.w	r0, r0, r2
   829c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   829c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   829c8:	f141 0100 	adc.w	r1, r1, #0
   829cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   829d0:	bf08      	it	eq
   829d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   829d6:	bd70      	pop	{r4, r5, r6, pc}
   829d8:	f1c4 0520 	rsb	r5, r4, #32
   829dc:	fa00 f205 	lsl.w	r2, r0, r5
   829e0:	ea4e 0e02 	orr.w	lr, lr, r2
   829e4:	fa20 f304 	lsr.w	r3, r0, r4
   829e8:	fa01 f205 	lsl.w	r2, r1, r5
   829ec:	ea43 0302 	orr.w	r3, r3, r2
   829f0:	fa21 f004 	lsr.w	r0, r1, r4
   829f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   829f8:	fa21 f204 	lsr.w	r2, r1, r4
   829fc:	ea20 0002 	bic.w	r0, r0, r2
   82a00:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   82a04:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82a08:	bf08      	it	eq
   82a0a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82a0e:	bd70      	pop	{r4, r5, r6, pc}
   82a10:	f094 0f00 	teq	r4, #0
   82a14:	d10f      	bne.n	82a36 <__aeabi_dmul+0x1c2>
   82a16:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   82a1a:	0040      	lsls	r0, r0, #1
   82a1c:	eb41 0101 	adc.w	r1, r1, r1
   82a20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82a24:	bf08      	it	eq
   82a26:	3c01      	subeq	r4, #1
   82a28:	d0f7      	beq.n	82a1a <__aeabi_dmul+0x1a6>
   82a2a:	ea41 0106 	orr.w	r1, r1, r6
   82a2e:	f095 0f00 	teq	r5, #0
   82a32:	bf18      	it	ne
   82a34:	4770      	bxne	lr
   82a36:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   82a3a:	0052      	lsls	r2, r2, #1
   82a3c:	eb43 0303 	adc.w	r3, r3, r3
   82a40:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   82a44:	bf08      	it	eq
   82a46:	3d01      	subeq	r5, #1
   82a48:	d0f7      	beq.n	82a3a <__aeabi_dmul+0x1c6>
   82a4a:	ea43 0306 	orr.w	r3, r3, r6
   82a4e:	4770      	bx	lr
   82a50:	ea94 0f0c 	teq	r4, ip
   82a54:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82a58:	bf18      	it	ne
   82a5a:	ea95 0f0c 	teqne	r5, ip
   82a5e:	d00c      	beq.n	82a7a <__aeabi_dmul+0x206>
   82a60:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82a64:	bf18      	it	ne
   82a66:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82a6a:	d1d1      	bne.n	82a10 <__aeabi_dmul+0x19c>
   82a6c:	ea81 0103 	eor.w	r1, r1, r3
   82a70:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82a74:	f04f 0000 	mov.w	r0, #0
   82a78:	bd70      	pop	{r4, r5, r6, pc}
   82a7a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82a7e:	bf06      	itte	eq
   82a80:	4610      	moveq	r0, r2
   82a82:	4619      	moveq	r1, r3
   82a84:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82a88:	d019      	beq.n	82abe <__aeabi_dmul+0x24a>
   82a8a:	ea94 0f0c 	teq	r4, ip
   82a8e:	d102      	bne.n	82a96 <__aeabi_dmul+0x222>
   82a90:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   82a94:	d113      	bne.n	82abe <__aeabi_dmul+0x24a>
   82a96:	ea95 0f0c 	teq	r5, ip
   82a9a:	d105      	bne.n	82aa8 <__aeabi_dmul+0x234>
   82a9c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   82aa0:	bf1c      	itt	ne
   82aa2:	4610      	movne	r0, r2
   82aa4:	4619      	movne	r1, r3
   82aa6:	d10a      	bne.n	82abe <__aeabi_dmul+0x24a>
   82aa8:	ea81 0103 	eor.w	r1, r1, r3
   82aac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82ab0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   82ab4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82ab8:	f04f 0000 	mov.w	r0, #0
   82abc:	bd70      	pop	{r4, r5, r6, pc}
   82abe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   82ac2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   82ac6:	bd70      	pop	{r4, r5, r6, pc}

00082ac8 <__aeabi_ddiv>:
   82ac8:	b570      	push	{r4, r5, r6, lr}
   82aca:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82ace:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   82ad2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   82ad6:	bf1d      	ittte	ne
   82ad8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82adc:	ea94 0f0c 	teqne	r4, ip
   82ae0:	ea95 0f0c 	teqne	r5, ip
   82ae4:	f000 f8a7 	bleq	82c36 <__aeabi_ddiv+0x16e>
   82ae8:	eba4 0405 	sub.w	r4, r4, r5
   82aec:	ea81 0e03 	eor.w	lr, r1, r3
   82af0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   82af4:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82af8:	f000 8088 	beq.w	82c0c <__aeabi_ddiv+0x144>
   82afc:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82b00:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   82b04:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   82b08:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   82b0c:	ea4f 2202 	mov.w	r2, r2, lsl #8
   82b10:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   82b14:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   82b18:	ea4f 2600 	mov.w	r6, r0, lsl #8
   82b1c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   82b20:	429d      	cmp	r5, r3
   82b22:	bf08      	it	eq
   82b24:	4296      	cmpeq	r6, r2
   82b26:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   82b2a:	f504 7440 	add.w	r4, r4, #768	; 0x300
   82b2e:	d202      	bcs.n	82b36 <__aeabi_ddiv+0x6e>
   82b30:	085b      	lsrs	r3, r3, #1
   82b32:	ea4f 0232 	mov.w	r2, r2, rrx
   82b36:	1ab6      	subs	r6, r6, r2
   82b38:	eb65 0503 	sbc.w	r5, r5, r3
   82b3c:	085b      	lsrs	r3, r3, #1
   82b3e:	ea4f 0232 	mov.w	r2, r2, rrx
   82b42:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   82b46:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   82b4a:	ebb6 0e02 	subs.w	lr, r6, r2
   82b4e:	eb75 0e03 	sbcs.w	lr, r5, r3
   82b52:	bf22      	ittt	cs
   82b54:	1ab6      	subcs	r6, r6, r2
   82b56:	4675      	movcs	r5, lr
   82b58:	ea40 000c 	orrcs.w	r0, r0, ip
   82b5c:	085b      	lsrs	r3, r3, #1
   82b5e:	ea4f 0232 	mov.w	r2, r2, rrx
   82b62:	ebb6 0e02 	subs.w	lr, r6, r2
   82b66:	eb75 0e03 	sbcs.w	lr, r5, r3
   82b6a:	bf22      	ittt	cs
   82b6c:	1ab6      	subcs	r6, r6, r2
   82b6e:	4675      	movcs	r5, lr
   82b70:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   82b74:	085b      	lsrs	r3, r3, #1
   82b76:	ea4f 0232 	mov.w	r2, r2, rrx
   82b7a:	ebb6 0e02 	subs.w	lr, r6, r2
   82b7e:	eb75 0e03 	sbcs.w	lr, r5, r3
   82b82:	bf22      	ittt	cs
   82b84:	1ab6      	subcs	r6, r6, r2
   82b86:	4675      	movcs	r5, lr
   82b88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   82b8c:	085b      	lsrs	r3, r3, #1
   82b8e:	ea4f 0232 	mov.w	r2, r2, rrx
   82b92:	ebb6 0e02 	subs.w	lr, r6, r2
   82b96:	eb75 0e03 	sbcs.w	lr, r5, r3
   82b9a:	bf22      	ittt	cs
   82b9c:	1ab6      	subcs	r6, r6, r2
   82b9e:	4675      	movcs	r5, lr
   82ba0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   82ba4:	ea55 0e06 	orrs.w	lr, r5, r6
   82ba8:	d018      	beq.n	82bdc <__aeabi_ddiv+0x114>
   82baa:	ea4f 1505 	mov.w	r5, r5, lsl #4
   82bae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   82bb2:	ea4f 1606 	mov.w	r6, r6, lsl #4
   82bb6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   82bba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   82bbe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   82bc2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   82bc6:	d1c0      	bne.n	82b4a <__aeabi_ddiv+0x82>
   82bc8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82bcc:	d10b      	bne.n	82be6 <__aeabi_ddiv+0x11e>
   82bce:	ea41 0100 	orr.w	r1, r1, r0
   82bd2:	f04f 0000 	mov.w	r0, #0
   82bd6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   82bda:	e7b6      	b.n	82b4a <__aeabi_ddiv+0x82>
   82bdc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82be0:	bf04      	itt	eq
   82be2:	4301      	orreq	r1, r0
   82be4:	2000      	moveq	r0, #0
   82be6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   82bea:	bf88      	it	hi
   82bec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   82bf0:	f63f aeaf 	bhi.w	82952 <__aeabi_dmul+0xde>
   82bf4:	ebb5 0c03 	subs.w	ip, r5, r3
   82bf8:	bf04      	itt	eq
   82bfa:	ebb6 0c02 	subseq.w	ip, r6, r2
   82bfe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82c02:	f150 0000 	adcs.w	r0, r0, #0
   82c06:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82c0a:	bd70      	pop	{r4, r5, r6, pc}
   82c0c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   82c10:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   82c14:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   82c18:	bfc2      	ittt	gt
   82c1a:	ebd4 050c 	rsbsgt	r5, r4, ip
   82c1e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   82c22:	bd70      	popgt	{r4, r5, r6, pc}
   82c24:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82c28:	f04f 0e00 	mov.w	lr, #0
   82c2c:	3c01      	subs	r4, #1
   82c2e:	e690      	b.n	82952 <__aeabi_dmul+0xde>
   82c30:	ea45 0e06 	orr.w	lr, r5, r6
   82c34:	e68d      	b.n	82952 <__aeabi_dmul+0xde>
   82c36:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82c3a:	ea94 0f0c 	teq	r4, ip
   82c3e:	bf08      	it	eq
   82c40:	ea95 0f0c 	teqeq	r5, ip
   82c44:	f43f af3b 	beq.w	82abe <__aeabi_dmul+0x24a>
   82c48:	ea94 0f0c 	teq	r4, ip
   82c4c:	d10a      	bne.n	82c64 <__aeabi_ddiv+0x19c>
   82c4e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82c52:	f47f af34 	bne.w	82abe <__aeabi_dmul+0x24a>
   82c56:	ea95 0f0c 	teq	r5, ip
   82c5a:	f47f af25 	bne.w	82aa8 <__aeabi_dmul+0x234>
   82c5e:	4610      	mov	r0, r2
   82c60:	4619      	mov	r1, r3
   82c62:	e72c      	b.n	82abe <__aeabi_dmul+0x24a>
   82c64:	ea95 0f0c 	teq	r5, ip
   82c68:	d106      	bne.n	82c78 <__aeabi_ddiv+0x1b0>
   82c6a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   82c6e:	f43f aefd 	beq.w	82a6c <__aeabi_dmul+0x1f8>
   82c72:	4610      	mov	r0, r2
   82c74:	4619      	mov	r1, r3
   82c76:	e722      	b.n	82abe <__aeabi_dmul+0x24a>
   82c78:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82c7c:	bf18      	it	ne
   82c7e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82c82:	f47f aec5 	bne.w	82a10 <__aeabi_dmul+0x19c>
   82c86:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   82c8a:	f47f af0d 	bne.w	82aa8 <__aeabi_dmul+0x234>
   82c8e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   82c92:	f47f aeeb 	bne.w	82a6c <__aeabi_dmul+0x1f8>
   82c96:	e712      	b.n	82abe <__aeabi_dmul+0x24a>

00082c98 <__aeabi_d2iz>:
   82c98:	ea4f 0241 	mov.w	r2, r1, lsl #1
   82c9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   82ca0:	d215      	bcs.n	82cce <__aeabi_d2iz+0x36>
   82ca2:	d511      	bpl.n	82cc8 <__aeabi_d2iz+0x30>
   82ca4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   82ca8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   82cac:	d912      	bls.n	82cd4 <__aeabi_d2iz+0x3c>
   82cae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   82cb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   82cb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   82cba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82cbe:	fa23 f002 	lsr.w	r0, r3, r2
   82cc2:	bf18      	it	ne
   82cc4:	4240      	negne	r0, r0
   82cc6:	4770      	bx	lr
   82cc8:	f04f 0000 	mov.w	r0, #0
   82ccc:	4770      	bx	lr
   82cce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   82cd2:	d105      	bne.n	82ce0 <__aeabi_d2iz+0x48>
   82cd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   82cd8:	bf08      	it	eq
   82cda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   82cde:	4770      	bx	lr
   82ce0:	f04f 0000 	mov.w	r0, #0
   82ce4:	4770      	bx	lr
   82ce6:	bf00      	nop

00082ce8 <__libc_init_array>:
   82ce8:	b570      	push	{r4, r5, r6, lr}
   82cea:	4e0f      	ldr	r6, [pc, #60]	; (82d28 <__libc_init_array+0x40>)
   82cec:	4d0f      	ldr	r5, [pc, #60]	; (82d2c <__libc_init_array+0x44>)
   82cee:	1b76      	subs	r6, r6, r5
   82cf0:	10b6      	asrs	r6, r6, #2
   82cf2:	d007      	beq.n	82d04 <__libc_init_array+0x1c>
   82cf4:	3d04      	subs	r5, #4
   82cf6:	2400      	movs	r4, #0
   82cf8:	3401      	adds	r4, #1
   82cfa:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82cfe:	4798      	blx	r3
   82d00:	42a6      	cmp	r6, r4
   82d02:	d1f9      	bne.n	82cf8 <__libc_init_array+0x10>
   82d04:	4e0a      	ldr	r6, [pc, #40]	; (82d30 <__libc_init_array+0x48>)
   82d06:	4d0b      	ldr	r5, [pc, #44]	; (82d34 <__libc_init_array+0x4c>)
   82d08:	f000 fd7e 	bl	83808 <_init>
   82d0c:	1b76      	subs	r6, r6, r5
   82d0e:	10b6      	asrs	r6, r6, #2
   82d10:	d008      	beq.n	82d24 <__libc_init_array+0x3c>
   82d12:	3d04      	subs	r5, #4
   82d14:	2400      	movs	r4, #0
   82d16:	3401      	adds	r4, #1
   82d18:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82d1c:	4798      	blx	r3
   82d1e:	42a6      	cmp	r6, r4
   82d20:	d1f9      	bne.n	82d16 <__libc_init_array+0x2e>
   82d22:	bd70      	pop	{r4, r5, r6, pc}
   82d24:	bd70      	pop	{r4, r5, r6, pc}
   82d26:	bf00      	nop
   82d28:	00083814 	.word	0x00083814
   82d2c:	00083814 	.word	0x00083814
   82d30:	0008381c 	.word	0x0008381c
   82d34:	00083814 	.word	0x00083814

00082d38 <memcpy>:
   82d38:	4684      	mov	ip, r0
   82d3a:	ea41 0300 	orr.w	r3, r1, r0
   82d3e:	f013 0303 	ands.w	r3, r3, #3
   82d42:	d149      	bne.n	82dd8 <memcpy+0xa0>
   82d44:	3a40      	subs	r2, #64	; 0x40
   82d46:	d323      	bcc.n	82d90 <memcpy+0x58>
   82d48:	680b      	ldr	r3, [r1, #0]
   82d4a:	6003      	str	r3, [r0, #0]
   82d4c:	684b      	ldr	r3, [r1, #4]
   82d4e:	6043      	str	r3, [r0, #4]
   82d50:	688b      	ldr	r3, [r1, #8]
   82d52:	6083      	str	r3, [r0, #8]
   82d54:	68cb      	ldr	r3, [r1, #12]
   82d56:	60c3      	str	r3, [r0, #12]
   82d58:	690b      	ldr	r3, [r1, #16]
   82d5a:	6103      	str	r3, [r0, #16]
   82d5c:	694b      	ldr	r3, [r1, #20]
   82d5e:	6143      	str	r3, [r0, #20]
   82d60:	698b      	ldr	r3, [r1, #24]
   82d62:	6183      	str	r3, [r0, #24]
   82d64:	69cb      	ldr	r3, [r1, #28]
   82d66:	61c3      	str	r3, [r0, #28]
   82d68:	6a0b      	ldr	r3, [r1, #32]
   82d6a:	6203      	str	r3, [r0, #32]
   82d6c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   82d6e:	6243      	str	r3, [r0, #36]	; 0x24
   82d70:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   82d72:	6283      	str	r3, [r0, #40]	; 0x28
   82d74:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   82d76:	62c3      	str	r3, [r0, #44]	; 0x2c
   82d78:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   82d7a:	6303      	str	r3, [r0, #48]	; 0x30
   82d7c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   82d7e:	6343      	str	r3, [r0, #52]	; 0x34
   82d80:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   82d82:	6383      	str	r3, [r0, #56]	; 0x38
   82d84:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   82d86:	63c3      	str	r3, [r0, #60]	; 0x3c
   82d88:	3040      	adds	r0, #64	; 0x40
   82d8a:	3140      	adds	r1, #64	; 0x40
   82d8c:	3a40      	subs	r2, #64	; 0x40
   82d8e:	d2db      	bcs.n	82d48 <memcpy+0x10>
   82d90:	3230      	adds	r2, #48	; 0x30
   82d92:	d30b      	bcc.n	82dac <memcpy+0x74>
   82d94:	680b      	ldr	r3, [r1, #0]
   82d96:	6003      	str	r3, [r0, #0]
   82d98:	684b      	ldr	r3, [r1, #4]
   82d9a:	6043      	str	r3, [r0, #4]
   82d9c:	688b      	ldr	r3, [r1, #8]
   82d9e:	6083      	str	r3, [r0, #8]
   82da0:	68cb      	ldr	r3, [r1, #12]
   82da2:	60c3      	str	r3, [r0, #12]
   82da4:	3010      	adds	r0, #16
   82da6:	3110      	adds	r1, #16
   82da8:	3a10      	subs	r2, #16
   82daa:	d2f3      	bcs.n	82d94 <memcpy+0x5c>
   82dac:	320c      	adds	r2, #12
   82dae:	d305      	bcc.n	82dbc <memcpy+0x84>
   82db0:	f851 3b04 	ldr.w	r3, [r1], #4
   82db4:	f840 3b04 	str.w	r3, [r0], #4
   82db8:	3a04      	subs	r2, #4
   82dba:	d2f9      	bcs.n	82db0 <memcpy+0x78>
   82dbc:	3204      	adds	r2, #4
   82dbe:	d008      	beq.n	82dd2 <memcpy+0x9a>
   82dc0:	07d2      	lsls	r2, r2, #31
   82dc2:	bf1c      	itt	ne
   82dc4:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82dc8:	f800 3b01 	strbne.w	r3, [r0], #1
   82dcc:	d301      	bcc.n	82dd2 <memcpy+0x9a>
   82dce:	880b      	ldrh	r3, [r1, #0]
   82dd0:	8003      	strh	r3, [r0, #0]
   82dd2:	4660      	mov	r0, ip
   82dd4:	4770      	bx	lr
   82dd6:	bf00      	nop
   82dd8:	2a08      	cmp	r2, #8
   82dda:	d313      	bcc.n	82e04 <memcpy+0xcc>
   82ddc:	078b      	lsls	r3, r1, #30
   82dde:	d0b1      	beq.n	82d44 <memcpy+0xc>
   82de0:	f010 0303 	ands.w	r3, r0, #3
   82de4:	d0ae      	beq.n	82d44 <memcpy+0xc>
   82de6:	f1c3 0304 	rsb	r3, r3, #4
   82dea:	1ad2      	subs	r2, r2, r3
   82dec:	07db      	lsls	r3, r3, #31
   82dee:	bf1c      	itt	ne
   82df0:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82df4:	f800 3b01 	strbne.w	r3, [r0], #1
   82df8:	d3a4      	bcc.n	82d44 <memcpy+0xc>
   82dfa:	f831 3b02 	ldrh.w	r3, [r1], #2
   82dfe:	f820 3b02 	strh.w	r3, [r0], #2
   82e02:	e79f      	b.n	82d44 <memcpy+0xc>
   82e04:	3a04      	subs	r2, #4
   82e06:	d3d9      	bcc.n	82dbc <memcpy+0x84>
   82e08:	3a01      	subs	r2, #1
   82e0a:	f811 3b01 	ldrb.w	r3, [r1], #1
   82e0e:	f800 3b01 	strb.w	r3, [r0], #1
   82e12:	d2f9      	bcs.n	82e08 <memcpy+0xd0>
   82e14:	780b      	ldrb	r3, [r1, #0]
   82e16:	7003      	strb	r3, [r0, #0]
   82e18:	784b      	ldrb	r3, [r1, #1]
   82e1a:	7043      	strb	r3, [r0, #1]
   82e1c:	788b      	ldrb	r3, [r1, #2]
   82e1e:	7083      	strb	r3, [r0, #2]
   82e20:	4660      	mov	r0, ip
   82e22:	4770      	bx	lr

00082e24 <memset>:
   82e24:	b4f0      	push	{r4, r5, r6, r7}
   82e26:	0784      	lsls	r4, r0, #30
   82e28:	d043      	beq.n	82eb2 <memset+0x8e>
   82e2a:	1e54      	subs	r4, r2, #1
   82e2c:	2a00      	cmp	r2, #0
   82e2e:	d03e      	beq.n	82eae <memset+0x8a>
   82e30:	b2cd      	uxtb	r5, r1
   82e32:	4603      	mov	r3, r0
   82e34:	e003      	b.n	82e3e <memset+0x1a>
   82e36:	1e62      	subs	r2, r4, #1
   82e38:	2c00      	cmp	r4, #0
   82e3a:	d038      	beq.n	82eae <memset+0x8a>
   82e3c:	4614      	mov	r4, r2
   82e3e:	f803 5b01 	strb.w	r5, [r3], #1
   82e42:	079a      	lsls	r2, r3, #30
   82e44:	d1f7      	bne.n	82e36 <memset+0x12>
   82e46:	2c03      	cmp	r4, #3
   82e48:	d92a      	bls.n	82ea0 <memset+0x7c>
   82e4a:	b2cd      	uxtb	r5, r1
   82e4c:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   82e50:	2c0f      	cmp	r4, #15
   82e52:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   82e56:	d915      	bls.n	82e84 <memset+0x60>
   82e58:	f1a4 0710 	sub.w	r7, r4, #16
   82e5c:	093f      	lsrs	r7, r7, #4
   82e5e:	f103 0610 	add.w	r6, r3, #16
   82e62:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   82e66:	461a      	mov	r2, r3
   82e68:	6015      	str	r5, [r2, #0]
   82e6a:	6055      	str	r5, [r2, #4]
   82e6c:	6095      	str	r5, [r2, #8]
   82e6e:	60d5      	str	r5, [r2, #12]
   82e70:	3210      	adds	r2, #16
   82e72:	42b2      	cmp	r2, r6
   82e74:	d1f8      	bne.n	82e68 <memset+0x44>
   82e76:	f004 040f 	and.w	r4, r4, #15
   82e7a:	3701      	adds	r7, #1
   82e7c:	2c03      	cmp	r4, #3
   82e7e:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   82e82:	d90d      	bls.n	82ea0 <memset+0x7c>
   82e84:	461e      	mov	r6, r3
   82e86:	4622      	mov	r2, r4
   82e88:	3a04      	subs	r2, #4
   82e8a:	2a03      	cmp	r2, #3
   82e8c:	f846 5b04 	str.w	r5, [r6], #4
   82e90:	d8fa      	bhi.n	82e88 <memset+0x64>
   82e92:	1f22      	subs	r2, r4, #4
   82e94:	f022 0203 	bic.w	r2, r2, #3
   82e98:	3204      	adds	r2, #4
   82e9a:	4413      	add	r3, r2
   82e9c:	f004 0403 	and.w	r4, r4, #3
   82ea0:	b12c      	cbz	r4, 82eae <memset+0x8a>
   82ea2:	b2c9      	uxtb	r1, r1
   82ea4:	441c      	add	r4, r3
   82ea6:	f803 1b01 	strb.w	r1, [r3], #1
   82eaa:	42a3      	cmp	r3, r4
   82eac:	d1fb      	bne.n	82ea6 <memset+0x82>
   82eae:	bcf0      	pop	{r4, r5, r6, r7}
   82eb0:	4770      	bx	lr
   82eb2:	4614      	mov	r4, r2
   82eb4:	4603      	mov	r3, r0
   82eb6:	e7c6      	b.n	82e46 <memset+0x22>

00082eb8 <strncpy>:
   82eb8:	ea40 0301 	orr.w	r3, r0, r1
   82ebc:	079b      	lsls	r3, r3, #30
   82ebe:	b470      	push	{r4, r5, r6}
   82ec0:	d12a      	bne.n	82f18 <strncpy+0x60>
   82ec2:	2a03      	cmp	r2, #3
   82ec4:	d928      	bls.n	82f18 <strncpy+0x60>
   82ec6:	460c      	mov	r4, r1
   82ec8:	4603      	mov	r3, r0
   82eca:	4621      	mov	r1, r4
   82ecc:	f854 5b04 	ldr.w	r5, [r4], #4
   82ed0:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   82ed4:	ea26 0605 	bic.w	r6, r6, r5
   82ed8:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   82edc:	d105      	bne.n	82eea <strncpy+0x32>
   82ede:	3a04      	subs	r2, #4
   82ee0:	2a03      	cmp	r2, #3
   82ee2:	f843 5b04 	str.w	r5, [r3], #4
   82ee6:	4621      	mov	r1, r4
   82ee8:	d8ef      	bhi.n	82eca <strncpy+0x12>
   82eea:	b19a      	cbz	r2, 82f14 <strncpy+0x5c>
   82eec:	780c      	ldrb	r4, [r1, #0]
   82eee:	3a01      	subs	r2, #1
   82ef0:	701c      	strb	r4, [r3, #0]
   82ef2:	3301      	adds	r3, #1
   82ef4:	b13c      	cbz	r4, 82f06 <strncpy+0x4e>
   82ef6:	b16a      	cbz	r2, 82f14 <strncpy+0x5c>
   82ef8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   82efc:	3a01      	subs	r2, #1
   82efe:	f803 4b01 	strb.w	r4, [r3], #1
   82f02:	2c00      	cmp	r4, #0
   82f04:	d1f7      	bne.n	82ef6 <strncpy+0x3e>
   82f06:	b12a      	cbz	r2, 82f14 <strncpy+0x5c>
   82f08:	441a      	add	r2, r3
   82f0a:	2100      	movs	r1, #0
   82f0c:	f803 1b01 	strb.w	r1, [r3], #1
   82f10:	4293      	cmp	r3, r2
   82f12:	d1fb      	bne.n	82f0c <strncpy+0x54>
   82f14:	bc70      	pop	{r4, r5, r6}
   82f16:	4770      	bx	lr
   82f18:	4603      	mov	r3, r0
   82f1a:	e7e6      	b.n	82eea <strncpy+0x32>

00082f1c <register_fini>:
   82f1c:	4b02      	ldr	r3, [pc, #8]	; (82f28 <register_fini+0xc>)
   82f1e:	b113      	cbz	r3, 82f26 <register_fini+0xa>
   82f20:	4802      	ldr	r0, [pc, #8]	; (82f2c <register_fini+0x10>)
   82f22:	f000 b805 	b.w	82f30 <atexit>
   82f26:	4770      	bx	lr
   82f28:	00000000 	.word	0x00000000
   82f2c:	00082f3d 	.word	0x00082f3d

00082f30 <atexit>:
   82f30:	4601      	mov	r1, r0
   82f32:	2000      	movs	r0, #0
   82f34:	4602      	mov	r2, r0
   82f36:	4603      	mov	r3, r0
   82f38:	f000 bbec 	b.w	83714 <__register_exitproc>

00082f3c <__libc_fini_array>:
   82f3c:	b538      	push	{r3, r4, r5, lr}
   82f3e:	4d09      	ldr	r5, [pc, #36]	; (82f64 <__libc_fini_array+0x28>)
   82f40:	4c09      	ldr	r4, [pc, #36]	; (82f68 <__libc_fini_array+0x2c>)
   82f42:	1b64      	subs	r4, r4, r5
   82f44:	10a4      	asrs	r4, r4, #2
   82f46:	bf18      	it	ne
   82f48:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   82f4c:	d005      	beq.n	82f5a <__libc_fini_array+0x1e>
   82f4e:	3c01      	subs	r4, #1
   82f50:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   82f54:	4798      	blx	r3
   82f56:	2c00      	cmp	r4, #0
   82f58:	d1f9      	bne.n	82f4e <__libc_fini_array+0x12>
   82f5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   82f5e:	f000 bc5d 	b.w	8381c <_fini>
   82f62:	bf00      	nop
   82f64:	00083828 	.word	0x00083828
   82f68:	0008382c 	.word	0x0008382c

00082f6c <_malloc_trim_r>:
   82f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82f6e:	4d23      	ldr	r5, [pc, #140]	; (82ffc <_malloc_trim_r+0x90>)
   82f70:	460f      	mov	r7, r1
   82f72:	4604      	mov	r4, r0
   82f74:	f000 fbb8 	bl	836e8 <__malloc_lock>
   82f78:	68ab      	ldr	r3, [r5, #8]
   82f7a:	685e      	ldr	r6, [r3, #4]
   82f7c:	f026 0603 	bic.w	r6, r6, #3
   82f80:	1bf1      	subs	r1, r6, r7
   82f82:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   82f86:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   82f8a:	f021 010f 	bic.w	r1, r1, #15
   82f8e:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   82f92:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   82f96:	db07      	blt.n	82fa8 <_malloc_trim_r+0x3c>
   82f98:	4620      	mov	r0, r4
   82f9a:	2100      	movs	r1, #0
   82f9c:	f000 fba8 	bl	836f0 <_sbrk_r>
   82fa0:	68ab      	ldr	r3, [r5, #8]
   82fa2:	4433      	add	r3, r6
   82fa4:	4298      	cmp	r0, r3
   82fa6:	d004      	beq.n	82fb2 <_malloc_trim_r+0x46>
   82fa8:	4620      	mov	r0, r4
   82faa:	f000 fb9f 	bl	836ec <__malloc_unlock>
   82fae:	2000      	movs	r0, #0
   82fb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82fb2:	4620      	mov	r0, r4
   82fb4:	4279      	negs	r1, r7
   82fb6:	f000 fb9b 	bl	836f0 <_sbrk_r>
   82fba:	3001      	adds	r0, #1
   82fbc:	d00d      	beq.n	82fda <_malloc_trim_r+0x6e>
   82fbe:	4b10      	ldr	r3, [pc, #64]	; (83000 <_malloc_trim_r+0x94>)
   82fc0:	68aa      	ldr	r2, [r5, #8]
   82fc2:	6819      	ldr	r1, [r3, #0]
   82fc4:	1bf6      	subs	r6, r6, r7
   82fc6:	f046 0601 	orr.w	r6, r6, #1
   82fca:	4620      	mov	r0, r4
   82fcc:	1bc9      	subs	r1, r1, r7
   82fce:	6056      	str	r6, [r2, #4]
   82fd0:	6019      	str	r1, [r3, #0]
   82fd2:	f000 fb8b 	bl	836ec <__malloc_unlock>
   82fd6:	2001      	movs	r0, #1
   82fd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82fda:	4620      	mov	r0, r4
   82fdc:	2100      	movs	r1, #0
   82fde:	f000 fb87 	bl	836f0 <_sbrk_r>
   82fe2:	68ab      	ldr	r3, [r5, #8]
   82fe4:	1ac2      	subs	r2, r0, r3
   82fe6:	2a0f      	cmp	r2, #15
   82fe8:	ddde      	ble.n	82fa8 <_malloc_trim_r+0x3c>
   82fea:	4d06      	ldr	r5, [pc, #24]	; (83004 <_malloc_trim_r+0x98>)
   82fec:	4904      	ldr	r1, [pc, #16]	; (83000 <_malloc_trim_r+0x94>)
   82fee:	682d      	ldr	r5, [r5, #0]
   82ff0:	f042 0201 	orr.w	r2, r2, #1
   82ff4:	1b40      	subs	r0, r0, r5
   82ff6:	605a      	str	r2, [r3, #4]
   82ff8:	6008      	str	r0, [r1, #0]
   82ffa:	e7d5      	b.n	82fa8 <_malloc_trim_r+0x3c>
   82ffc:	20070574 	.word	0x20070574
   83000:	20078c84 	.word	0x20078c84
   83004:	20070980 	.word	0x20070980

00083008 <_free_r>:
   83008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8300c:	460d      	mov	r5, r1
   8300e:	4606      	mov	r6, r0
   83010:	2900      	cmp	r1, #0
   83012:	d055      	beq.n	830c0 <_free_r+0xb8>
   83014:	f000 fb68 	bl	836e8 <__malloc_lock>
   83018:	f855 1c04 	ldr.w	r1, [r5, #-4]
   8301c:	f8df c170 	ldr.w	ip, [pc, #368]	; 83190 <_free_r+0x188>
   83020:	f1a5 0408 	sub.w	r4, r5, #8
   83024:	f021 0301 	bic.w	r3, r1, #1
   83028:	18e2      	adds	r2, r4, r3
   8302a:	f8dc 0008 	ldr.w	r0, [ip, #8]
   8302e:	6857      	ldr	r7, [r2, #4]
   83030:	4290      	cmp	r0, r2
   83032:	f027 0703 	bic.w	r7, r7, #3
   83036:	d068      	beq.n	8310a <_free_r+0x102>
   83038:	f011 0101 	ands.w	r1, r1, #1
   8303c:	6057      	str	r7, [r2, #4]
   8303e:	d032      	beq.n	830a6 <_free_r+0x9e>
   83040:	2100      	movs	r1, #0
   83042:	19d0      	adds	r0, r2, r7
   83044:	6840      	ldr	r0, [r0, #4]
   83046:	07c0      	lsls	r0, r0, #31
   83048:	d406      	bmi.n	83058 <_free_r+0x50>
   8304a:	443b      	add	r3, r7
   8304c:	6890      	ldr	r0, [r2, #8]
   8304e:	2900      	cmp	r1, #0
   83050:	d04d      	beq.n	830ee <_free_r+0xe6>
   83052:	68d2      	ldr	r2, [r2, #12]
   83054:	60c2      	str	r2, [r0, #12]
   83056:	6090      	str	r0, [r2, #8]
   83058:	f043 0201 	orr.w	r2, r3, #1
   8305c:	6062      	str	r2, [r4, #4]
   8305e:	50e3      	str	r3, [r4, r3]
   83060:	b9e1      	cbnz	r1, 8309c <_free_r+0x94>
   83062:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83066:	d32d      	bcc.n	830c4 <_free_r+0xbc>
   83068:	0a5a      	lsrs	r2, r3, #9
   8306a:	2a04      	cmp	r2, #4
   8306c:	d869      	bhi.n	83142 <_free_r+0x13a>
   8306e:	0998      	lsrs	r0, r3, #6
   83070:	3038      	adds	r0, #56	; 0x38
   83072:	0041      	lsls	r1, r0, #1
   83074:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   83078:	f8dc 2008 	ldr.w	r2, [ip, #8]
   8307c:	4944      	ldr	r1, [pc, #272]	; (83190 <_free_r+0x188>)
   8307e:	4562      	cmp	r2, ip
   83080:	d065      	beq.n	8314e <_free_r+0x146>
   83082:	6851      	ldr	r1, [r2, #4]
   83084:	f021 0103 	bic.w	r1, r1, #3
   83088:	428b      	cmp	r3, r1
   8308a:	d202      	bcs.n	83092 <_free_r+0x8a>
   8308c:	6892      	ldr	r2, [r2, #8]
   8308e:	4594      	cmp	ip, r2
   83090:	d1f7      	bne.n	83082 <_free_r+0x7a>
   83092:	68d3      	ldr	r3, [r2, #12]
   83094:	60e3      	str	r3, [r4, #12]
   83096:	60a2      	str	r2, [r4, #8]
   83098:	609c      	str	r4, [r3, #8]
   8309a:	60d4      	str	r4, [r2, #12]
   8309c:	4630      	mov	r0, r6
   8309e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   830a2:	f000 bb23 	b.w	836ec <__malloc_unlock>
   830a6:	f855 5c08 	ldr.w	r5, [r5, #-8]
   830aa:	f10c 0808 	add.w	r8, ip, #8
   830ae:	1b64      	subs	r4, r4, r5
   830b0:	68a0      	ldr	r0, [r4, #8]
   830b2:	442b      	add	r3, r5
   830b4:	4540      	cmp	r0, r8
   830b6:	d042      	beq.n	8313e <_free_r+0x136>
   830b8:	68e5      	ldr	r5, [r4, #12]
   830ba:	60c5      	str	r5, [r0, #12]
   830bc:	60a8      	str	r0, [r5, #8]
   830be:	e7c0      	b.n	83042 <_free_r+0x3a>
   830c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   830c4:	08db      	lsrs	r3, r3, #3
   830c6:	109a      	asrs	r2, r3, #2
   830c8:	2001      	movs	r0, #1
   830ca:	4090      	lsls	r0, r2
   830cc:	f8dc 1004 	ldr.w	r1, [ip, #4]
   830d0:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   830d4:	689a      	ldr	r2, [r3, #8]
   830d6:	4301      	orrs	r1, r0
   830d8:	60a2      	str	r2, [r4, #8]
   830da:	60e3      	str	r3, [r4, #12]
   830dc:	f8cc 1004 	str.w	r1, [ip, #4]
   830e0:	4630      	mov	r0, r6
   830e2:	609c      	str	r4, [r3, #8]
   830e4:	60d4      	str	r4, [r2, #12]
   830e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   830ea:	f000 baff 	b.w	836ec <__malloc_unlock>
   830ee:	4d29      	ldr	r5, [pc, #164]	; (83194 <_free_r+0x18c>)
   830f0:	42a8      	cmp	r0, r5
   830f2:	d1ae      	bne.n	83052 <_free_r+0x4a>
   830f4:	f043 0201 	orr.w	r2, r3, #1
   830f8:	f8cc 4014 	str.w	r4, [ip, #20]
   830fc:	f8cc 4010 	str.w	r4, [ip, #16]
   83100:	60e0      	str	r0, [r4, #12]
   83102:	60a0      	str	r0, [r4, #8]
   83104:	6062      	str	r2, [r4, #4]
   83106:	50e3      	str	r3, [r4, r3]
   83108:	e7c8      	b.n	8309c <_free_r+0x94>
   8310a:	441f      	add	r7, r3
   8310c:	07cb      	lsls	r3, r1, #31
   8310e:	d407      	bmi.n	83120 <_free_r+0x118>
   83110:	f855 1c08 	ldr.w	r1, [r5, #-8]
   83114:	1a64      	subs	r4, r4, r1
   83116:	68e3      	ldr	r3, [r4, #12]
   83118:	68a2      	ldr	r2, [r4, #8]
   8311a:	440f      	add	r7, r1
   8311c:	60d3      	str	r3, [r2, #12]
   8311e:	609a      	str	r2, [r3, #8]
   83120:	4b1d      	ldr	r3, [pc, #116]	; (83198 <_free_r+0x190>)
   83122:	f047 0201 	orr.w	r2, r7, #1
   83126:	681b      	ldr	r3, [r3, #0]
   83128:	6062      	str	r2, [r4, #4]
   8312a:	429f      	cmp	r7, r3
   8312c:	f8cc 4008 	str.w	r4, [ip, #8]
   83130:	d3b4      	bcc.n	8309c <_free_r+0x94>
   83132:	4b1a      	ldr	r3, [pc, #104]	; (8319c <_free_r+0x194>)
   83134:	4630      	mov	r0, r6
   83136:	6819      	ldr	r1, [r3, #0]
   83138:	f7ff ff18 	bl	82f6c <_malloc_trim_r>
   8313c:	e7ae      	b.n	8309c <_free_r+0x94>
   8313e:	2101      	movs	r1, #1
   83140:	e77f      	b.n	83042 <_free_r+0x3a>
   83142:	2a14      	cmp	r2, #20
   83144:	d80b      	bhi.n	8315e <_free_r+0x156>
   83146:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   8314a:	0041      	lsls	r1, r0, #1
   8314c:	e792      	b.n	83074 <_free_r+0x6c>
   8314e:	1080      	asrs	r0, r0, #2
   83150:	2501      	movs	r5, #1
   83152:	4085      	lsls	r5, r0
   83154:	6848      	ldr	r0, [r1, #4]
   83156:	4613      	mov	r3, r2
   83158:	4328      	orrs	r0, r5
   8315a:	6048      	str	r0, [r1, #4]
   8315c:	e79a      	b.n	83094 <_free_r+0x8c>
   8315e:	2a54      	cmp	r2, #84	; 0x54
   83160:	d803      	bhi.n	8316a <_free_r+0x162>
   83162:	0b18      	lsrs	r0, r3, #12
   83164:	306e      	adds	r0, #110	; 0x6e
   83166:	0041      	lsls	r1, r0, #1
   83168:	e784      	b.n	83074 <_free_r+0x6c>
   8316a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8316e:	d803      	bhi.n	83178 <_free_r+0x170>
   83170:	0bd8      	lsrs	r0, r3, #15
   83172:	3077      	adds	r0, #119	; 0x77
   83174:	0041      	lsls	r1, r0, #1
   83176:	e77d      	b.n	83074 <_free_r+0x6c>
   83178:	f240 5154 	movw	r1, #1364	; 0x554
   8317c:	428a      	cmp	r2, r1
   8317e:	d803      	bhi.n	83188 <_free_r+0x180>
   83180:	0c98      	lsrs	r0, r3, #18
   83182:	307c      	adds	r0, #124	; 0x7c
   83184:	0041      	lsls	r1, r0, #1
   83186:	e775      	b.n	83074 <_free_r+0x6c>
   83188:	21fc      	movs	r1, #252	; 0xfc
   8318a:	207e      	movs	r0, #126	; 0x7e
   8318c:	e772      	b.n	83074 <_free_r+0x6c>
   8318e:	bf00      	nop
   83190:	20070574 	.word	0x20070574
   83194:	2007057c 	.word	0x2007057c
   83198:	2007097c 	.word	0x2007097c
   8319c:	20078c80 	.word	0x20078c80

000831a0 <malloc>:
   831a0:	4b02      	ldr	r3, [pc, #8]	; (831ac <malloc+0xc>)
   831a2:	4601      	mov	r1, r0
   831a4:	6818      	ldr	r0, [r3, #0]
   831a6:	f000 b803 	b.w	831b0 <_malloc_r>
   831aa:	bf00      	nop
   831ac:	20070570 	.word	0x20070570

000831b0 <_malloc_r>:
   831b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   831b4:	f101 050b 	add.w	r5, r1, #11
   831b8:	2d16      	cmp	r5, #22
   831ba:	b083      	sub	sp, #12
   831bc:	4606      	mov	r6, r0
   831be:	d927      	bls.n	83210 <_malloc_r+0x60>
   831c0:	f035 0507 	bics.w	r5, r5, #7
   831c4:	d427      	bmi.n	83216 <_malloc_r+0x66>
   831c6:	42a9      	cmp	r1, r5
   831c8:	d825      	bhi.n	83216 <_malloc_r+0x66>
   831ca:	4630      	mov	r0, r6
   831cc:	f000 fa8c 	bl	836e8 <__malloc_lock>
   831d0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   831d4:	d226      	bcs.n	83224 <_malloc_r+0x74>
   831d6:	4fc1      	ldr	r7, [pc, #772]	; (834dc <_malloc_r+0x32c>)
   831d8:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   831dc:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   831e0:	68dc      	ldr	r4, [r3, #12]
   831e2:	429c      	cmp	r4, r3
   831e4:	f000 81d2 	beq.w	8358c <_malloc_r+0x3dc>
   831e8:	6863      	ldr	r3, [r4, #4]
   831ea:	68e2      	ldr	r2, [r4, #12]
   831ec:	f023 0303 	bic.w	r3, r3, #3
   831f0:	4423      	add	r3, r4
   831f2:	6858      	ldr	r0, [r3, #4]
   831f4:	68a1      	ldr	r1, [r4, #8]
   831f6:	f040 0501 	orr.w	r5, r0, #1
   831fa:	60ca      	str	r2, [r1, #12]
   831fc:	4630      	mov	r0, r6
   831fe:	6091      	str	r1, [r2, #8]
   83200:	605d      	str	r5, [r3, #4]
   83202:	f000 fa73 	bl	836ec <__malloc_unlock>
   83206:	3408      	adds	r4, #8
   83208:	4620      	mov	r0, r4
   8320a:	b003      	add	sp, #12
   8320c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83210:	2510      	movs	r5, #16
   83212:	42a9      	cmp	r1, r5
   83214:	d9d9      	bls.n	831ca <_malloc_r+0x1a>
   83216:	2400      	movs	r4, #0
   83218:	230c      	movs	r3, #12
   8321a:	4620      	mov	r0, r4
   8321c:	6033      	str	r3, [r6, #0]
   8321e:	b003      	add	sp, #12
   83220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83224:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   83228:	f000 8089 	beq.w	8333e <_malloc_r+0x18e>
   8322c:	f1bc 0f04 	cmp.w	ip, #4
   83230:	f200 8160 	bhi.w	834f4 <_malloc_r+0x344>
   83234:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   83238:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   8323c:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83240:	4fa6      	ldr	r7, [pc, #664]	; (834dc <_malloc_r+0x32c>)
   83242:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   83246:	68cc      	ldr	r4, [r1, #12]
   83248:	42a1      	cmp	r1, r4
   8324a:	d105      	bne.n	83258 <_malloc_r+0xa8>
   8324c:	e00c      	b.n	83268 <_malloc_r+0xb8>
   8324e:	2b00      	cmp	r3, #0
   83250:	da79      	bge.n	83346 <_malloc_r+0x196>
   83252:	68e4      	ldr	r4, [r4, #12]
   83254:	42a1      	cmp	r1, r4
   83256:	d007      	beq.n	83268 <_malloc_r+0xb8>
   83258:	6862      	ldr	r2, [r4, #4]
   8325a:	f022 0203 	bic.w	r2, r2, #3
   8325e:	1b53      	subs	r3, r2, r5
   83260:	2b0f      	cmp	r3, #15
   83262:	ddf4      	ble.n	8324e <_malloc_r+0x9e>
   83264:	f10c 3cff 	add.w	ip, ip, #4294967295
   83268:	f10c 0c01 	add.w	ip, ip, #1
   8326c:	4b9b      	ldr	r3, [pc, #620]	; (834dc <_malloc_r+0x32c>)
   8326e:	693c      	ldr	r4, [r7, #16]
   83270:	f103 0e08 	add.w	lr, r3, #8
   83274:	4574      	cmp	r4, lr
   83276:	f000 817e 	beq.w	83576 <_malloc_r+0x3c6>
   8327a:	6861      	ldr	r1, [r4, #4]
   8327c:	f021 0103 	bic.w	r1, r1, #3
   83280:	1b4a      	subs	r2, r1, r5
   83282:	2a0f      	cmp	r2, #15
   83284:	f300 8164 	bgt.w	83550 <_malloc_r+0x3a0>
   83288:	2a00      	cmp	r2, #0
   8328a:	f8c3 e014 	str.w	lr, [r3, #20]
   8328e:	f8c3 e010 	str.w	lr, [r3, #16]
   83292:	da69      	bge.n	83368 <_malloc_r+0x1b8>
   83294:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   83298:	f080 813a 	bcs.w	83510 <_malloc_r+0x360>
   8329c:	08c9      	lsrs	r1, r1, #3
   8329e:	108a      	asrs	r2, r1, #2
   832a0:	f04f 0801 	mov.w	r8, #1
   832a4:	fa08 f802 	lsl.w	r8, r8, r2
   832a8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   832ac:	685a      	ldr	r2, [r3, #4]
   832ae:	6888      	ldr	r0, [r1, #8]
   832b0:	ea48 0202 	orr.w	r2, r8, r2
   832b4:	60a0      	str	r0, [r4, #8]
   832b6:	60e1      	str	r1, [r4, #12]
   832b8:	605a      	str	r2, [r3, #4]
   832ba:	608c      	str	r4, [r1, #8]
   832bc:	60c4      	str	r4, [r0, #12]
   832be:	ea4f 03ac 	mov.w	r3, ip, asr #2
   832c2:	2001      	movs	r0, #1
   832c4:	4098      	lsls	r0, r3
   832c6:	4290      	cmp	r0, r2
   832c8:	d85b      	bhi.n	83382 <_malloc_r+0x1d2>
   832ca:	4202      	tst	r2, r0
   832cc:	d106      	bne.n	832dc <_malloc_r+0x12c>
   832ce:	f02c 0c03 	bic.w	ip, ip, #3
   832d2:	0040      	lsls	r0, r0, #1
   832d4:	4202      	tst	r2, r0
   832d6:	f10c 0c04 	add.w	ip, ip, #4
   832da:	d0fa      	beq.n	832d2 <_malloc_r+0x122>
   832dc:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   832e0:	4644      	mov	r4, r8
   832e2:	46e1      	mov	r9, ip
   832e4:	68e3      	ldr	r3, [r4, #12]
   832e6:	429c      	cmp	r4, r3
   832e8:	d107      	bne.n	832fa <_malloc_r+0x14a>
   832ea:	e146      	b.n	8357a <_malloc_r+0x3ca>
   832ec:	2a00      	cmp	r2, #0
   832ee:	f280 8157 	bge.w	835a0 <_malloc_r+0x3f0>
   832f2:	68db      	ldr	r3, [r3, #12]
   832f4:	429c      	cmp	r4, r3
   832f6:	f000 8140 	beq.w	8357a <_malloc_r+0x3ca>
   832fa:	6859      	ldr	r1, [r3, #4]
   832fc:	f021 0103 	bic.w	r1, r1, #3
   83300:	1b4a      	subs	r2, r1, r5
   83302:	2a0f      	cmp	r2, #15
   83304:	ddf2      	ble.n	832ec <_malloc_r+0x13c>
   83306:	461c      	mov	r4, r3
   83308:	f854 cf08 	ldr.w	ip, [r4, #8]!
   8330c:	68d9      	ldr	r1, [r3, #12]
   8330e:	f045 0901 	orr.w	r9, r5, #1
   83312:	f042 0801 	orr.w	r8, r2, #1
   83316:	441d      	add	r5, r3
   83318:	f8c3 9004 	str.w	r9, [r3, #4]
   8331c:	4630      	mov	r0, r6
   8331e:	f8cc 100c 	str.w	r1, [ip, #12]
   83322:	f8c1 c008 	str.w	ip, [r1, #8]
   83326:	617d      	str	r5, [r7, #20]
   83328:	613d      	str	r5, [r7, #16]
   8332a:	f8c5 e00c 	str.w	lr, [r5, #12]
   8332e:	f8c5 e008 	str.w	lr, [r5, #8]
   83332:	f8c5 8004 	str.w	r8, [r5, #4]
   83336:	50aa      	str	r2, [r5, r2]
   83338:	f000 f9d8 	bl	836ec <__malloc_unlock>
   8333c:	e764      	b.n	83208 <_malloc_r+0x58>
   8333e:	217e      	movs	r1, #126	; 0x7e
   83340:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   83344:	e77c      	b.n	83240 <_malloc_r+0x90>
   83346:	4422      	add	r2, r4
   83348:	6850      	ldr	r0, [r2, #4]
   8334a:	68e3      	ldr	r3, [r4, #12]
   8334c:	68a1      	ldr	r1, [r4, #8]
   8334e:	f040 0501 	orr.w	r5, r0, #1
   83352:	60cb      	str	r3, [r1, #12]
   83354:	4630      	mov	r0, r6
   83356:	6099      	str	r1, [r3, #8]
   83358:	6055      	str	r5, [r2, #4]
   8335a:	f000 f9c7 	bl	836ec <__malloc_unlock>
   8335e:	3408      	adds	r4, #8
   83360:	4620      	mov	r0, r4
   83362:	b003      	add	sp, #12
   83364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83368:	4421      	add	r1, r4
   8336a:	684b      	ldr	r3, [r1, #4]
   8336c:	4630      	mov	r0, r6
   8336e:	f043 0301 	orr.w	r3, r3, #1
   83372:	604b      	str	r3, [r1, #4]
   83374:	f000 f9ba 	bl	836ec <__malloc_unlock>
   83378:	3408      	adds	r4, #8
   8337a:	4620      	mov	r0, r4
   8337c:	b003      	add	sp, #12
   8337e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83382:	68bc      	ldr	r4, [r7, #8]
   83384:	6863      	ldr	r3, [r4, #4]
   83386:	f023 0903 	bic.w	r9, r3, #3
   8338a:	45a9      	cmp	r9, r5
   8338c:	d304      	bcc.n	83398 <_malloc_r+0x1e8>
   8338e:	ebc5 0309 	rsb	r3, r5, r9
   83392:	2b0f      	cmp	r3, #15
   83394:	f300 8091 	bgt.w	834ba <_malloc_r+0x30a>
   83398:	4b51      	ldr	r3, [pc, #324]	; (834e0 <_malloc_r+0x330>)
   8339a:	4a52      	ldr	r2, [pc, #328]	; (834e4 <_malloc_r+0x334>)
   8339c:	6819      	ldr	r1, [r3, #0]
   8339e:	6813      	ldr	r3, [r2, #0]
   833a0:	eb05 0a01 	add.w	sl, r5, r1
   833a4:	3301      	adds	r3, #1
   833a6:	eb04 0b09 	add.w	fp, r4, r9
   833aa:	f000 8161 	beq.w	83670 <_malloc_r+0x4c0>
   833ae:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   833b2:	f10a 0a0f 	add.w	sl, sl, #15
   833b6:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   833ba:	f02a 0a0f 	bic.w	sl, sl, #15
   833be:	4630      	mov	r0, r6
   833c0:	4651      	mov	r1, sl
   833c2:	9201      	str	r2, [sp, #4]
   833c4:	f000 f994 	bl	836f0 <_sbrk_r>
   833c8:	f1b0 3fff 	cmp.w	r0, #4294967295
   833cc:	4680      	mov	r8, r0
   833ce:	9a01      	ldr	r2, [sp, #4]
   833d0:	f000 8101 	beq.w	835d6 <_malloc_r+0x426>
   833d4:	4583      	cmp	fp, r0
   833d6:	f200 80fb 	bhi.w	835d0 <_malloc_r+0x420>
   833da:	f8df c114 	ldr.w	ip, [pc, #276]	; 834f0 <_malloc_r+0x340>
   833de:	45c3      	cmp	fp, r8
   833e0:	f8dc 3000 	ldr.w	r3, [ip]
   833e4:	4453      	add	r3, sl
   833e6:	f8cc 3000 	str.w	r3, [ip]
   833ea:	f000 814a 	beq.w	83682 <_malloc_r+0x4d2>
   833ee:	6812      	ldr	r2, [r2, #0]
   833f0:	493c      	ldr	r1, [pc, #240]	; (834e4 <_malloc_r+0x334>)
   833f2:	3201      	adds	r2, #1
   833f4:	bf1b      	ittet	ne
   833f6:	ebcb 0b08 	rsbne	fp, fp, r8
   833fa:	445b      	addne	r3, fp
   833fc:	f8c1 8000 	streq.w	r8, [r1]
   83400:	f8cc 3000 	strne.w	r3, [ip]
   83404:	f018 0307 	ands.w	r3, r8, #7
   83408:	f000 8114 	beq.w	83634 <_malloc_r+0x484>
   8340c:	f1c3 0208 	rsb	r2, r3, #8
   83410:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   83414:	4490      	add	r8, r2
   83416:	3308      	adds	r3, #8
   83418:	44c2      	add	sl, r8
   8341a:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   8341e:	ebca 0a03 	rsb	sl, sl, r3
   83422:	4651      	mov	r1, sl
   83424:	4630      	mov	r0, r6
   83426:	f8cd c004 	str.w	ip, [sp, #4]
   8342a:	f000 f961 	bl	836f0 <_sbrk_r>
   8342e:	1c43      	adds	r3, r0, #1
   83430:	f8dd c004 	ldr.w	ip, [sp, #4]
   83434:	f000 8135 	beq.w	836a2 <_malloc_r+0x4f2>
   83438:	ebc8 0200 	rsb	r2, r8, r0
   8343c:	4452      	add	r2, sl
   8343e:	f042 0201 	orr.w	r2, r2, #1
   83442:	f8dc 3000 	ldr.w	r3, [ip]
   83446:	42bc      	cmp	r4, r7
   83448:	4453      	add	r3, sl
   8344a:	f8c7 8008 	str.w	r8, [r7, #8]
   8344e:	f8cc 3000 	str.w	r3, [ip]
   83452:	f8c8 2004 	str.w	r2, [r8, #4]
   83456:	f8df a098 	ldr.w	sl, [pc, #152]	; 834f0 <_malloc_r+0x340>
   8345a:	d015      	beq.n	83488 <_malloc_r+0x2d8>
   8345c:	f1b9 0f0f 	cmp.w	r9, #15
   83460:	f240 80eb 	bls.w	8363a <_malloc_r+0x48a>
   83464:	6861      	ldr	r1, [r4, #4]
   83466:	f1a9 020c 	sub.w	r2, r9, #12
   8346a:	f022 0207 	bic.w	r2, r2, #7
   8346e:	f001 0101 	and.w	r1, r1, #1
   83472:	ea42 0e01 	orr.w	lr, r2, r1
   83476:	2005      	movs	r0, #5
   83478:	18a1      	adds	r1, r4, r2
   8347a:	2a0f      	cmp	r2, #15
   8347c:	f8c4 e004 	str.w	lr, [r4, #4]
   83480:	6048      	str	r0, [r1, #4]
   83482:	6088      	str	r0, [r1, #8]
   83484:	f200 8111 	bhi.w	836aa <_malloc_r+0x4fa>
   83488:	4a17      	ldr	r2, [pc, #92]	; (834e8 <_malloc_r+0x338>)
   8348a:	68bc      	ldr	r4, [r7, #8]
   8348c:	6811      	ldr	r1, [r2, #0]
   8348e:	428b      	cmp	r3, r1
   83490:	bf88      	it	hi
   83492:	6013      	strhi	r3, [r2, #0]
   83494:	4a15      	ldr	r2, [pc, #84]	; (834ec <_malloc_r+0x33c>)
   83496:	6811      	ldr	r1, [r2, #0]
   83498:	428b      	cmp	r3, r1
   8349a:	bf88      	it	hi
   8349c:	6013      	strhi	r3, [r2, #0]
   8349e:	6862      	ldr	r2, [r4, #4]
   834a0:	f022 0203 	bic.w	r2, r2, #3
   834a4:	4295      	cmp	r5, r2
   834a6:	ebc5 0302 	rsb	r3, r5, r2
   834aa:	d801      	bhi.n	834b0 <_malloc_r+0x300>
   834ac:	2b0f      	cmp	r3, #15
   834ae:	dc04      	bgt.n	834ba <_malloc_r+0x30a>
   834b0:	4630      	mov	r0, r6
   834b2:	f000 f91b 	bl	836ec <__malloc_unlock>
   834b6:	2400      	movs	r4, #0
   834b8:	e6a6      	b.n	83208 <_malloc_r+0x58>
   834ba:	f045 0201 	orr.w	r2, r5, #1
   834be:	f043 0301 	orr.w	r3, r3, #1
   834c2:	4425      	add	r5, r4
   834c4:	6062      	str	r2, [r4, #4]
   834c6:	4630      	mov	r0, r6
   834c8:	60bd      	str	r5, [r7, #8]
   834ca:	606b      	str	r3, [r5, #4]
   834cc:	f000 f90e 	bl	836ec <__malloc_unlock>
   834d0:	3408      	adds	r4, #8
   834d2:	4620      	mov	r0, r4
   834d4:	b003      	add	sp, #12
   834d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   834da:	bf00      	nop
   834dc:	20070574 	.word	0x20070574
   834e0:	20078c80 	.word	0x20078c80
   834e4:	20070980 	.word	0x20070980
   834e8:	20078c7c 	.word	0x20078c7c
   834ec:	20078c78 	.word	0x20078c78
   834f0:	20078c84 	.word	0x20078c84
   834f4:	f1bc 0f14 	cmp.w	ip, #20
   834f8:	d961      	bls.n	835be <_malloc_r+0x40e>
   834fa:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   834fe:	f200 808f 	bhi.w	83620 <_malloc_r+0x470>
   83502:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   83506:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   8350a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8350e:	e697      	b.n	83240 <_malloc_r+0x90>
   83510:	0a4b      	lsrs	r3, r1, #9
   83512:	2b04      	cmp	r3, #4
   83514:	d958      	bls.n	835c8 <_malloc_r+0x418>
   83516:	2b14      	cmp	r3, #20
   83518:	f200 80ad 	bhi.w	83676 <_malloc_r+0x4c6>
   8351c:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   83520:	0050      	lsls	r0, r2, #1
   83522:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   83526:	6883      	ldr	r3, [r0, #8]
   83528:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 836e4 <_malloc_r+0x534>
   8352c:	4283      	cmp	r3, r0
   8352e:	f000 808a 	beq.w	83646 <_malloc_r+0x496>
   83532:	685a      	ldr	r2, [r3, #4]
   83534:	f022 0203 	bic.w	r2, r2, #3
   83538:	4291      	cmp	r1, r2
   8353a:	d202      	bcs.n	83542 <_malloc_r+0x392>
   8353c:	689b      	ldr	r3, [r3, #8]
   8353e:	4298      	cmp	r0, r3
   83540:	d1f7      	bne.n	83532 <_malloc_r+0x382>
   83542:	68d9      	ldr	r1, [r3, #12]
   83544:	687a      	ldr	r2, [r7, #4]
   83546:	60e1      	str	r1, [r4, #12]
   83548:	60a3      	str	r3, [r4, #8]
   8354a:	608c      	str	r4, [r1, #8]
   8354c:	60dc      	str	r4, [r3, #12]
   8354e:	e6b6      	b.n	832be <_malloc_r+0x10e>
   83550:	f045 0701 	orr.w	r7, r5, #1
   83554:	f042 0101 	orr.w	r1, r2, #1
   83558:	4425      	add	r5, r4
   8355a:	6067      	str	r7, [r4, #4]
   8355c:	4630      	mov	r0, r6
   8355e:	615d      	str	r5, [r3, #20]
   83560:	611d      	str	r5, [r3, #16]
   83562:	f8c5 e00c 	str.w	lr, [r5, #12]
   83566:	f8c5 e008 	str.w	lr, [r5, #8]
   8356a:	6069      	str	r1, [r5, #4]
   8356c:	50aa      	str	r2, [r5, r2]
   8356e:	3408      	adds	r4, #8
   83570:	f000 f8bc 	bl	836ec <__malloc_unlock>
   83574:	e648      	b.n	83208 <_malloc_r+0x58>
   83576:	685a      	ldr	r2, [r3, #4]
   83578:	e6a1      	b.n	832be <_malloc_r+0x10e>
   8357a:	f109 0901 	add.w	r9, r9, #1
   8357e:	f019 0f03 	tst.w	r9, #3
   83582:	f104 0408 	add.w	r4, r4, #8
   83586:	f47f aead 	bne.w	832e4 <_malloc_r+0x134>
   8358a:	e02d      	b.n	835e8 <_malloc_r+0x438>
   8358c:	f104 0308 	add.w	r3, r4, #8
   83590:	6964      	ldr	r4, [r4, #20]
   83592:	42a3      	cmp	r3, r4
   83594:	bf08      	it	eq
   83596:	f10c 0c02 	addeq.w	ip, ip, #2
   8359a:	f43f ae67 	beq.w	8326c <_malloc_r+0xbc>
   8359e:	e623      	b.n	831e8 <_malloc_r+0x38>
   835a0:	4419      	add	r1, r3
   835a2:	6848      	ldr	r0, [r1, #4]
   835a4:	461c      	mov	r4, r3
   835a6:	f854 2f08 	ldr.w	r2, [r4, #8]!
   835aa:	68db      	ldr	r3, [r3, #12]
   835ac:	f040 0501 	orr.w	r5, r0, #1
   835b0:	604d      	str	r5, [r1, #4]
   835b2:	4630      	mov	r0, r6
   835b4:	60d3      	str	r3, [r2, #12]
   835b6:	609a      	str	r2, [r3, #8]
   835b8:	f000 f898 	bl	836ec <__malloc_unlock>
   835bc:	e624      	b.n	83208 <_malloc_r+0x58>
   835be:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   835c2:	ea4f 014c 	mov.w	r1, ip, lsl #1
   835c6:	e63b      	b.n	83240 <_malloc_r+0x90>
   835c8:	098a      	lsrs	r2, r1, #6
   835ca:	3238      	adds	r2, #56	; 0x38
   835cc:	0050      	lsls	r0, r2, #1
   835ce:	e7a8      	b.n	83522 <_malloc_r+0x372>
   835d0:	42bc      	cmp	r4, r7
   835d2:	f43f af02 	beq.w	833da <_malloc_r+0x22a>
   835d6:	68bc      	ldr	r4, [r7, #8]
   835d8:	6862      	ldr	r2, [r4, #4]
   835da:	f022 0203 	bic.w	r2, r2, #3
   835de:	e761      	b.n	834a4 <_malloc_r+0x2f4>
   835e0:	f8d8 8000 	ldr.w	r8, [r8]
   835e4:	4598      	cmp	r8, r3
   835e6:	d17a      	bne.n	836de <_malloc_r+0x52e>
   835e8:	f01c 0f03 	tst.w	ip, #3
   835ec:	f1a8 0308 	sub.w	r3, r8, #8
   835f0:	f10c 3cff 	add.w	ip, ip, #4294967295
   835f4:	d1f4      	bne.n	835e0 <_malloc_r+0x430>
   835f6:	687b      	ldr	r3, [r7, #4]
   835f8:	ea23 0300 	bic.w	r3, r3, r0
   835fc:	607b      	str	r3, [r7, #4]
   835fe:	0040      	lsls	r0, r0, #1
   83600:	4298      	cmp	r0, r3
   83602:	f63f aebe 	bhi.w	83382 <_malloc_r+0x1d2>
   83606:	2800      	cmp	r0, #0
   83608:	f43f aebb 	beq.w	83382 <_malloc_r+0x1d2>
   8360c:	4203      	tst	r3, r0
   8360e:	46cc      	mov	ip, r9
   83610:	f47f ae64 	bne.w	832dc <_malloc_r+0x12c>
   83614:	0040      	lsls	r0, r0, #1
   83616:	4203      	tst	r3, r0
   83618:	f10c 0c04 	add.w	ip, ip, #4
   8361c:	d0fa      	beq.n	83614 <_malloc_r+0x464>
   8361e:	e65d      	b.n	832dc <_malloc_r+0x12c>
   83620:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   83624:	d819      	bhi.n	8365a <_malloc_r+0x4aa>
   83626:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   8362a:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   8362e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83632:	e605      	b.n	83240 <_malloc_r+0x90>
   83634:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   83638:	e6ee      	b.n	83418 <_malloc_r+0x268>
   8363a:	2301      	movs	r3, #1
   8363c:	f8c8 3004 	str.w	r3, [r8, #4]
   83640:	4644      	mov	r4, r8
   83642:	2200      	movs	r2, #0
   83644:	e72e      	b.n	834a4 <_malloc_r+0x2f4>
   83646:	1092      	asrs	r2, r2, #2
   83648:	2001      	movs	r0, #1
   8364a:	4090      	lsls	r0, r2
   8364c:	f8d8 2004 	ldr.w	r2, [r8, #4]
   83650:	4619      	mov	r1, r3
   83652:	4302      	orrs	r2, r0
   83654:	f8c8 2004 	str.w	r2, [r8, #4]
   83658:	e775      	b.n	83546 <_malloc_r+0x396>
   8365a:	f240 5354 	movw	r3, #1364	; 0x554
   8365e:	459c      	cmp	ip, r3
   83660:	d81b      	bhi.n	8369a <_malloc_r+0x4ea>
   83662:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   83666:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   8366a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8366e:	e5e7      	b.n	83240 <_malloc_r+0x90>
   83670:	f10a 0a10 	add.w	sl, sl, #16
   83674:	e6a3      	b.n	833be <_malloc_r+0x20e>
   83676:	2b54      	cmp	r3, #84	; 0x54
   83678:	d81f      	bhi.n	836ba <_malloc_r+0x50a>
   8367a:	0b0a      	lsrs	r2, r1, #12
   8367c:	326e      	adds	r2, #110	; 0x6e
   8367e:	0050      	lsls	r0, r2, #1
   83680:	e74f      	b.n	83522 <_malloc_r+0x372>
   83682:	f3cb 010b 	ubfx	r1, fp, #0, #12
   83686:	2900      	cmp	r1, #0
   83688:	f47f aeb1 	bne.w	833ee <_malloc_r+0x23e>
   8368c:	eb0a 0109 	add.w	r1, sl, r9
   83690:	68ba      	ldr	r2, [r7, #8]
   83692:	f041 0101 	orr.w	r1, r1, #1
   83696:	6051      	str	r1, [r2, #4]
   83698:	e6f6      	b.n	83488 <_malloc_r+0x2d8>
   8369a:	21fc      	movs	r1, #252	; 0xfc
   8369c:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   836a0:	e5ce      	b.n	83240 <_malloc_r+0x90>
   836a2:	2201      	movs	r2, #1
   836a4:	f04f 0a00 	mov.w	sl, #0
   836a8:	e6cb      	b.n	83442 <_malloc_r+0x292>
   836aa:	f104 0108 	add.w	r1, r4, #8
   836ae:	4630      	mov	r0, r6
   836b0:	f7ff fcaa 	bl	83008 <_free_r>
   836b4:	f8da 3000 	ldr.w	r3, [sl]
   836b8:	e6e6      	b.n	83488 <_malloc_r+0x2d8>
   836ba:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   836be:	d803      	bhi.n	836c8 <_malloc_r+0x518>
   836c0:	0bca      	lsrs	r2, r1, #15
   836c2:	3277      	adds	r2, #119	; 0x77
   836c4:	0050      	lsls	r0, r2, #1
   836c6:	e72c      	b.n	83522 <_malloc_r+0x372>
   836c8:	f240 5254 	movw	r2, #1364	; 0x554
   836cc:	4293      	cmp	r3, r2
   836ce:	d803      	bhi.n	836d8 <_malloc_r+0x528>
   836d0:	0c8a      	lsrs	r2, r1, #18
   836d2:	327c      	adds	r2, #124	; 0x7c
   836d4:	0050      	lsls	r0, r2, #1
   836d6:	e724      	b.n	83522 <_malloc_r+0x372>
   836d8:	20fc      	movs	r0, #252	; 0xfc
   836da:	227e      	movs	r2, #126	; 0x7e
   836dc:	e721      	b.n	83522 <_malloc_r+0x372>
   836de:	687b      	ldr	r3, [r7, #4]
   836e0:	e78d      	b.n	835fe <_malloc_r+0x44e>
   836e2:	bf00      	nop
   836e4:	20070574 	.word	0x20070574

000836e8 <__malloc_lock>:
   836e8:	4770      	bx	lr
   836ea:	bf00      	nop

000836ec <__malloc_unlock>:
   836ec:	4770      	bx	lr
   836ee:	bf00      	nop

000836f0 <_sbrk_r>:
   836f0:	b538      	push	{r3, r4, r5, lr}
   836f2:	4c07      	ldr	r4, [pc, #28]	; (83710 <_sbrk_r+0x20>)
   836f4:	2300      	movs	r3, #0
   836f6:	4605      	mov	r5, r0
   836f8:	4608      	mov	r0, r1
   836fa:	6023      	str	r3, [r4, #0]
   836fc:	f7fd fb34 	bl	80d68 <_sbrk>
   83700:	1c43      	adds	r3, r0, #1
   83702:	d000      	beq.n	83706 <_sbrk_r+0x16>
   83704:	bd38      	pop	{r3, r4, r5, pc}
   83706:	6823      	ldr	r3, [r4, #0]
   83708:	2b00      	cmp	r3, #0
   8370a:	d0fb      	beq.n	83704 <_sbrk_r+0x14>
   8370c:	602b      	str	r3, [r5, #0]
   8370e:	bd38      	pop	{r3, r4, r5, pc}
   83710:	20078cac 	.word	0x20078cac

00083714 <__register_exitproc>:
   83714:	b5f0      	push	{r4, r5, r6, r7, lr}
   83716:	4c27      	ldr	r4, [pc, #156]	; (837b4 <__register_exitproc+0xa0>)
   83718:	b085      	sub	sp, #20
   8371a:	6826      	ldr	r6, [r4, #0]
   8371c:	4607      	mov	r7, r0
   8371e:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   83722:	2c00      	cmp	r4, #0
   83724:	d040      	beq.n	837a8 <__register_exitproc+0x94>
   83726:	6865      	ldr	r5, [r4, #4]
   83728:	2d1f      	cmp	r5, #31
   8372a:	dd1e      	ble.n	8376a <__register_exitproc+0x56>
   8372c:	4822      	ldr	r0, [pc, #136]	; (837b8 <__register_exitproc+0xa4>)
   8372e:	b918      	cbnz	r0, 83738 <__register_exitproc+0x24>
   83730:	f04f 30ff 	mov.w	r0, #4294967295
   83734:	b005      	add	sp, #20
   83736:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83738:	f44f 70c8 	mov.w	r0, #400	; 0x190
   8373c:	9103      	str	r1, [sp, #12]
   8373e:	9202      	str	r2, [sp, #8]
   83740:	9301      	str	r3, [sp, #4]
   83742:	f7ff fd2d 	bl	831a0 <malloc>
   83746:	9903      	ldr	r1, [sp, #12]
   83748:	4604      	mov	r4, r0
   8374a:	9a02      	ldr	r2, [sp, #8]
   8374c:	9b01      	ldr	r3, [sp, #4]
   8374e:	2800      	cmp	r0, #0
   83750:	d0ee      	beq.n	83730 <__register_exitproc+0x1c>
   83752:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   83756:	2000      	movs	r0, #0
   83758:	6025      	str	r5, [r4, #0]
   8375a:	6060      	str	r0, [r4, #4]
   8375c:	4605      	mov	r5, r0
   8375e:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   83762:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   83766:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   8376a:	b93f      	cbnz	r7, 8377c <__register_exitproc+0x68>
   8376c:	1c6b      	adds	r3, r5, #1
   8376e:	2000      	movs	r0, #0
   83770:	3502      	adds	r5, #2
   83772:	6063      	str	r3, [r4, #4]
   83774:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   83778:	b005      	add	sp, #20
   8377a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8377c:	2601      	movs	r6, #1
   8377e:	40ae      	lsls	r6, r5
   83780:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   83784:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   83788:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   8378c:	2f02      	cmp	r7, #2
   8378e:	ea42 0206 	orr.w	r2, r2, r6
   83792:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   83796:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   8379a:	d1e7      	bne.n	8376c <__register_exitproc+0x58>
   8379c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   837a0:	431e      	orrs	r6, r3
   837a2:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   837a6:	e7e1      	b.n	8376c <__register_exitproc+0x58>
   837a8:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   837ac:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   837b0:	e7b9      	b.n	83726 <__register_exitproc+0x12>
   837b2:	bf00      	nop
   837b4:	00083804 	.word	0x00083804
   837b8:	000831a1 	.word	0x000831a1
   837bc:	09097325 	.word	0x09097325
   837c0:	25096325 	.word	0x25096325
   837c4:	75250975 	.word	0x75250975
   837c8:	0d752509 	.word	0x0d752509
   837cc:	0000000a 	.word	0x0000000a
   837d0:	454c4449 	.word	0x454c4449
   837d4:	00000000 	.word	0x00000000
   837d8:	00000a0d 	.word	0x00000a0d
   837dc:	20726d54 	.word	0x20726d54
   837e0:	00637653 	.word	0x00637653
   837e4:	6f746f4d 	.word	0x6f746f4d
   837e8:	00000072 	.word	0x00000072
   837ec:	6e756f53 	.word	0x6e756f53
   837f0:	6e657364 	.word	0x6e657364
   837f4:	00726f73 	.word	0x00726f73
   837f8:	4e496c42 	.word	0x4e496c42
   837fc:	0000004b 	.word	0x0000004b
   83800:	00000043 	.word	0x00000043

00083804 <_global_impure_ptr>:
   83804:	20070148                                H.. 

00083808 <_init>:
   83808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8380a:	bf00      	nop
   8380c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8380e:	bc08      	pop	{r3}
   83810:	469e      	mov	lr, r3
   83812:	4770      	bx	lr

00083814 <__init_array_start>:
   83814:	00082f1d 	.word	0x00082f1d

00083818 <__frame_dummy_init_array_entry>:
   83818:	00080119                                ....

0008381c <_fini>:
   8381c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8381e:	bf00      	nop
   83820:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83822:	bc08      	pop	{r3}
   83824:	469e      	mov	lr, r3
   83826:	4770      	bx	lr

00083828 <__fini_array_start>:
   83828:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070138 	.word	0x20070138

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <Kp>:
2007012c:	00000004                                ....

20070130 <speed>:
20070130:	00000672                                r...

20070134 <g_interrupt_enabled>:
20070134:	00000001                                ....

20070138 <SystemCoreClock>:
20070138:	003d0900                                ..=.

2007013c <uxCriticalNesting>:
2007013c:	aaaaaaaa                                ....

20070140 <xFreeBytesRemaining>:
20070140:	00008000                                ....

20070144 <xNextTaskUnblockTime>:
20070144:	0000ffff                                ....

20070148 <impure_data>:
20070148:	00000000 20070434 2007049c 20070504     ....4.. ... ... 
	...
2007017c:	00083800 00000000 00000000 00000000     .8..............
	...
200701f0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070200:	0005deec 0000000b 00000000 00000000     ................
	...

20070570 <_impure_ptr>:
20070570:	20070148                                H.. 

20070574 <__malloc_av_>:
	...
2007057c:	20070574 20070574 2007057c 2007057c     t.. t.. |.. |.. 
2007058c:	20070584 20070584 2007058c 2007058c     ... ... ... ... 
2007059c:	20070594 20070594 2007059c 2007059c     ... ... ... ... 
200705ac:	200705a4 200705a4 200705ac 200705ac     ... ... ... ... 
200705bc:	200705b4 200705b4 200705bc 200705bc     ... ... ... ... 
200705cc:	200705c4 200705c4 200705cc 200705cc     ... ... ... ... 
200705dc:	200705d4 200705d4 200705dc 200705dc     ... ... ... ... 
200705ec:	200705e4 200705e4 200705ec 200705ec     ... ... ... ... 
200705fc:	200705f4 200705f4 200705fc 200705fc     ... ... ... ... 
2007060c:	20070604 20070604 2007060c 2007060c     ... ... ... ... 
2007061c:	20070614 20070614 2007061c 2007061c     ... ... ... ... 
2007062c:	20070624 20070624 2007062c 2007062c     $.. $.. ,.. ,.. 
2007063c:	20070634 20070634 2007063c 2007063c     4.. 4.. <.. <.. 
2007064c:	20070644 20070644 2007064c 2007064c     D.. D.. L.. L.. 
2007065c:	20070654 20070654 2007065c 2007065c     T.. T.. \.. \.. 
2007066c:	20070664 20070664 2007066c 2007066c     d.. d.. l.. l.. 
2007067c:	20070674 20070674 2007067c 2007067c     t.. t.. |.. |.. 
2007068c:	20070684 20070684 2007068c 2007068c     ... ... ... ... 
2007069c:	20070694 20070694 2007069c 2007069c     ... ... ... ... 
200706ac:	200706a4 200706a4 200706ac 200706ac     ... ... ... ... 
200706bc:	200706b4 200706b4 200706bc 200706bc     ... ... ... ... 
200706cc:	200706c4 200706c4 200706cc 200706cc     ... ... ... ... 
200706dc:	200706d4 200706d4 200706dc 200706dc     ... ... ... ... 
200706ec:	200706e4 200706e4 200706ec 200706ec     ... ... ... ... 
200706fc:	200706f4 200706f4 200706fc 200706fc     ... ... ... ... 
2007070c:	20070704 20070704 2007070c 2007070c     ... ... ... ... 
2007071c:	20070714 20070714 2007071c 2007071c     ... ... ... ... 
2007072c:	20070724 20070724 2007072c 2007072c     $.. $.. ,.. ,.. 
2007073c:	20070734 20070734 2007073c 2007073c     4.. 4.. <.. <.. 
2007074c:	20070744 20070744 2007074c 2007074c     D.. D.. L.. L.. 
2007075c:	20070754 20070754 2007075c 2007075c     T.. T.. \.. \.. 
2007076c:	20070764 20070764 2007076c 2007076c     d.. d.. l.. l.. 
2007077c:	20070774 20070774 2007077c 2007077c     t.. t.. |.. |.. 
2007078c:	20070784 20070784 2007078c 2007078c     ... ... ... ... 
2007079c:	20070794 20070794 2007079c 2007079c     ... ... ... ... 
200707ac:	200707a4 200707a4 200707ac 200707ac     ... ... ... ... 
200707bc:	200707b4 200707b4 200707bc 200707bc     ... ... ... ... 
200707cc:	200707c4 200707c4 200707cc 200707cc     ... ... ... ... 
200707dc:	200707d4 200707d4 200707dc 200707dc     ... ... ... ... 
200707ec:	200707e4 200707e4 200707ec 200707ec     ... ... ... ... 
200707fc:	200707f4 200707f4 200707fc 200707fc     ... ... ... ... 
2007080c:	20070804 20070804 2007080c 2007080c     ... ... ... ... 
2007081c:	20070814 20070814 2007081c 2007081c     ... ... ... ... 
2007082c:	20070824 20070824 2007082c 2007082c     $.. $.. ,.. ,.. 
2007083c:	20070834 20070834 2007083c 2007083c     4.. 4.. <.. <.. 
2007084c:	20070844 20070844 2007084c 2007084c     D.. D.. L.. L.. 
2007085c:	20070854 20070854 2007085c 2007085c     T.. T.. \.. \.. 
2007086c:	20070864 20070864 2007086c 2007086c     d.. d.. l.. l.. 
2007087c:	20070874 20070874 2007087c 2007087c     t.. t.. |.. |.. 
2007088c:	20070884 20070884 2007088c 2007088c     ... ... ... ... 
2007089c:	20070894 20070894 2007089c 2007089c     ... ... ... ... 
200708ac:	200708a4 200708a4 200708ac 200708ac     ... ... ... ... 
200708bc:	200708b4 200708b4 200708bc 200708bc     ... ... ... ... 
200708cc:	200708c4 200708c4 200708cc 200708cc     ... ... ... ... 
200708dc:	200708d4 200708d4 200708dc 200708dc     ... ... ... ... 
200708ec:	200708e4 200708e4 200708ec 200708ec     ... ... ... ... 
200708fc:	200708f4 200708f4 200708fc 200708fc     ... ... ... ... 
2007090c:	20070904 20070904 2007090c 2007090c     ... ... ... ... 
2007091c:	20070914 20070914 2007091c 2007091c     ... ... ... ... 
2007092c:	20070924 20070924 2007092c 2007092c     $.. $.. ,.. ,.. 
2007093c:	20070934 20070934 2007093c 2007093c     4.. 4.. <.. <.. 
2007094c:	20070944 20070944 2007094c 2007094c     D.. D.. L.. L.. 
2007095c:	20070954 20070954 2007095c 2007095c     T.. T.. \.. \.. 
2007096c:	20070964 20070964 2007096c 2007096c     d.. d.. l.. l.. 

2007097c <__malloc_trim_threshold>:
2007097c:	00020000                                ....

20070980 <__malloc_sbrk_base>:
20070980:	ffffffff                                ....
