

================================================================
== Vivado HLS Report for 'Softmax_layer'
================================================================
* Date:           Wed Aug 30 08:41:04 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 13.058 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1478|     1478| 19.300 us | 19.300 us |  1478|  1478|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |       12|       12|         1|          -|          -|    12|    no    |
        |- l_exp_sum_i3_l_j2  |     1300|     1300|        14|          9|          1|   144|    yes   |
        |- l_update_i4_l_j3   |      161|      161|        19|          1|          1|   144|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 14
  * Pipeline-1: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 2
  Pipeline-0 : II = 9, D = 14, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
  Pipeline-1 : II = 1, D = 19, States = { 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 17 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 3 
17 --> 18 
18 --> 37 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 18 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%inp_sumRow = alloca [12 x float], align 16" [kernel.cpp:109]   --->   Operation 38 'alloca' 'inp_sumRow' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:110]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%v41_0 = phi i4 [ 0, %0 ], [ %v41, %2 ]"   --->   Operation 40 'phi' 'v41_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.30ns)   --->   "%icmp_ln110 = icmp eq i4 %v41_0, -4" [kernel.cpp:110]   --->   Operation 41 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.73ns)   --->   "%v41 = add i4 %v41_0, 1" [kernel.cpp:110]   --->   Operation 43 'add' 'v41' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln110, label %.preheader1.preheader.preheader, label %2" [kernel.cpp:110]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i4 %v41_0 to i64" [kernel.cpp:111]   --->   Operation 45 'zext' 'zext_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr inbounds [12 x float]* %inp_sumRow, i64 0, i64 %zext_ln111" [kernel.cpp:111]   --->   Operation 46 'getelementptr' 'inp_sumRow_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %inp_sumRow_addr, align 4" [kernel.cpp:111]   --->   Operation 47 'store' <Predicate = (!icmp_ln110)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:110]   --->   Operation 48 'br' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.76ns)   --->   "br label %.preheader1.preheader" [kernel.cpp:113]   --->   Operation 49 'br' <Predicate = (icmp_ln110)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 8.48>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ %add_ln113, %l_j2_end ], [ 0, %.preheader1.preheader.preheader ]" [kernel.cpp:113]   --->   Operation 50 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%i3_0 = phi i4 [ %select_ln116_1, %l_j2_end ], [ 0, %.preheader1.preheader.preheader ]" [kernel.cpp:116]   --->   Operation 51 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%j2_0 = phi i4 [ %j2, %l_j2_end ], [ 0, %.preheader1.preheader.preheader ]"   --->   Operation 52 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.55ns)   --->   "%icmp_ln113 = icmp eq i8 %indvar_flatten, -112" [kernel.cpp:113]   --->   Operation 53 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.91ns)   --->   "%add_ln113 = add i8 %indvar_flatten, 1" [kernel.cpp:113]   --->   Operation 54 'add' 'add_ln113' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %.preheader.preheader.preheader, label %l_j2_begin" [kernel.cpp:113]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.73ns)   --->   "%i3 = add i4 1, %i3_0" [kernel.cpp:113]   --->   Operation 56 'add' 'i3' <Predicate = (!icmp_ln113)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.30ns)   --->   "%icmp_ln114 = icmp eq i4 %j2_0, -4" [kernel.cpp:114]   --->   Operation 57 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln113)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.02ns)   --->   "%select_ln116 = select i1 %icmp_ln114, i4 0, i4 %j2_0" [kernel.cpp:116]   --->   Operation 58 'select' 'select_ln116' <Predicate = (!icmp_ln113)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.02ns)   --->   "%select_ln116_1 = select i1 %icmp_ln114, i4 %i3, i4 %i3_0" [kernel.cpp:116]   --->   Operation 59 'select' 'select_ln116_1' <Predicate = (!icmp_ln113)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i4 %select_ln116_1 to i2" [kernel.cpp:116]   --->   Operation 60 'trunc' 'trunc_ln116' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln116_1_mid2_v = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %select_ln116_1, i32 2, i32 3)" [kernel.cpp:116]   --->   Operation 61 'partselect' 'zext_ln116_1_mid2_v' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i2 %zext_ln116_1_mid2_v to i5" [kernel.cpp:116]   --->   Operation 62 'zext' 'zext_ln116_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %zext_ln116_1_mid2_v, i2 0)" [kernel.cpp:116]   --->   Operation 63 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i4 %tmp to i5" [kernel.cpp:116]   --->   Operation 64 'zext' 'zext_ln116_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln116 = sub i5 %zext_ln116_2, %zext_ln116_1" [kernel.cpp:116]   --->   Operation 65 'sub' 'sub_ln116' <Predicate = (!icmp_ln113)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln116_1 = trunc i4 %select_ln116 to i2" [kernel.cpp:116]   --->   Operation 66 'trunc' 'trunc_ln116_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_27 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %select_ln116, i32 2, i32 3)" [kernel.cpp:116]   --->   Operation 67 'partselect' 'tmp_27' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln116_4 = zext i2 %tmp_27 to i5" [kernel.cpp:116]   --->   Operation 68 'zext' 'zext_ln116_4' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln116 = add i5 %zext_ln116_4, %sub_ln116" [kernel.cpp:116]   --->   Operation 69 'add' 'add_ln116' <Predicate = (!icmp_ln113)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i5 %add_ln116 to i64" [kernel.cpp:116]   --->   Operation 70 'sext' 'sext_ln116' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%v38_0_0_addr = getelementptr [9 x float]* %v38_0_0, i64 0, i64 %sext_ln116" [kernel.cpp:116]   --->   Operation 71 'getelementptr' 'v38_0_0_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%v38_0_1_addr = getelementptr [9 x float]* %v38_0_1, i64 0, i64 %sext_ln116" [kernel.cpp:116]   --->   Operation 72 'getelementptr' 'v38_0_1_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%v38_0_2_addr = getelementptr [9 x float]* %v38_0_2, i64 0, i64 %sext_ln116" [kernel.cpp:116]   --->   Operation 73 'getelementptr' 'v38_0_2_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%v38_0_3_addr = getelementptr [9 x float]* %v38_0_3, i64 0, i64 %sext_ln116" [kernel.cpp:116]   --->   Operation 74 'getelementptr' 'v38_0_3_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%v38_1_0_addr = getelementptr [9 x float]* %v38_1_0, i64 0, i64 %sext_ln116" [kernel.cpp:116]   --->   Operation 75 'getelementptr' 'v38_1_0_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%v38_1_1_addr = getelementptr [9 x float]* %v38_1_1, i64 0, i64 %sext_ln116" [kernel.cpp:116]   --->   Operation 76 'getelementptr' 'v38_1_1_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%v38_1_2_addr = getelementptr [9 x float]* %v38_1_2, i64 0, i64 %sext_ln116" [kernel.cpp:116]   --->   Operation 77 'getelementptr' 'v38_1_2_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%v38_1_3_addr = getelementptr [9 x float]* %v38_1_3, i64 0, i64 %sext_ln116" [kernel.cpp:116]   --->   Operation 78 'getelementptr' 'v38_1_3_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%v38_2_0_addr = getelementptr [9 x float]* %v38_2_0, i64 0, i64 %sext_ln116" [kernel.cpp:116]   --->   Operation 79 'getelementptr' 'v38_2_0_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%v38_2_1_addr = getelementptr [9 x float]* %v38_2_1, i64 0, i64 %sext_ln116" [kernel.cpp:116]   --->   Operation 80 'getelementptr' 'v38_2_1_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%v38_2_2_addr = getelementptr [9 x float]* %v38_2_2, i64 0, i64 %sext_ln116" [kernel.cpp:116]   --->   Operation 81 'getelementptr' 'v38_2_2_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%v38_2_3_addr = getelementptr [9 x float]* %v38_2_3, i64 0, i64 %sext_ln116" [kernel.cpp:116]   --->   Operation 82 'getelementptr' 'v38_2_3_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%v38_3_0_addr = getelementptr [9 x float]* %v38_3_0, i64 0, i64 %sext_ln116" [kernel.cpp:116]   --->   Operation 83 'getelementptr' 'v38_3_0_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%v38_3_1_addr = getelementptr [9 x float]* %v38_3_1, i64 0, i64 %sext_ln116" [kernel.cpp:116]   --->   Operation 84 'getelementptr' 'v38_3_1_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%v38_3_2_addr = getelementptr [9 x float]* %v38_3_2, i64 0, i64 %sext_ln116" [kernel.cpp:116]   --->   Operation 85 'getelementptr' 'v38_3_2_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%v38_3_3_addr = getelementptr [9 x float]* %v38_3_3, i64 0, i64 %sext_ln116" [kernel.cpp:116]   --->   Operation 86 'getelementptr' 'v38_3_3_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (2.32ns)   --->   "%v38_0_0_load = load float* %v38_0_0_addr, align 4" [kernel.cpp:116]   --->   Operation 87 'load' 'v38_0_0_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 88 [2/2] (2.32ns)   --->   "%v38_0_1_load = load float* %v38_0_1_addr, align 4" [kernel.cpp:116]   --->   Operation 88 'load' 'v38_0_1_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 89 [2/2] (2.32ns)   --->   "%v38_0_2_load = load float* %v38_0_2_addr, align 4" [kernel.cpp:116]   --->   Operation 89 'load' 'v38_0_2_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 90 [2/2] (2.32ns)   --->   "%v38_0_3_load = load float* %v38_0_3_addr, align 4" [kernel.cpp:116]   --->   Operation 90 'load' 'v38_0_3_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 91 [2/2] (2.32ns)   --->   "%v38_1_0_load = load float* %v38_1_0_addr, align 4" [kernel.cpp:116]   --->   Operation 91 'load' 'v38_1_0_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 92 [2/2] (2.32ns)   --->   "%v38_1_1_load = load float* %v38_1_1_addr, align 4" [kernel.cpp:116]   --->   Operation 92 'load' 'v38_1_1_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 93 [2/2] (2.32ns)   --->   "%v38_1_2_load = load float* %v38_1_2_addr, align 4" [kernel.cpp:116]   --->   Operation 93 'load' 'v38_1_2_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 94 [2/2] (2.32ns)   --->   "%v38_1_3_load = load float* %v38_1_3_addr, align 4" [kernel.cpp:116]   --->   Operation 94 'load' 'v38_1_3_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 95 [2/2] (2.32ns)   --->   "%v38_2_0_load = load float* %v38_2_0_addr, align 4" [kernel.cpp:116]   --->   Operation 95 'load' 'v38_2_0_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 96 [2/2] (2.32ns)   --->   "%v38_2_1_load = load float* %v38_2_1_addr, align 4" [kernel.cpp:116]   --->   Operation 96 'load' 'v38_2_1_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 97 [2/2] (2.32ns)   --->   "%v38_2_2_load = load float* %v38_2_2_addr, align 4" [kernel.cpp:116]   --->   Operation 97 'load' 'v38_2_2_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 98 [2/2] (2.32ns)   --->   "%v38_2_3_load = load float* %v38_2_3_addr, align 4" [kernel.cpp:116]   --->   Operation 98 'load' 'v38_2_3_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 99 [2/2] (2.32ns)   --->   "%v38_3_0_load = load float* %v38_3_0_addr, align 4" [kernel.cpp:116]   --->   Operation 99 'load' 'v38_3_0_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 100 [2/2] (2.32ns)   --->   "%v38_3_1_load = load float* %v38_3_1_addr, align 4" [kernel.cpp:116]   --->   Operation 100 'load' 'v38_3_1_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 101 [2/2] (2.32ns)   --->   "%v38_3_2_load = load float* %v38_3_2_addr, align 4" [kernel.cpp:116]   --->   Operation 101 'load' 'v38_3_2_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 102 [2/2] (2.32ns)   --->   "%v38_3_3_load = load float* %v38_3_3_addr, align 4" [kernel.cpp:116]   --->   Operation 102 'load' 'v38_3_3_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 103 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln116_1, label %branch11 [
    i2 0, label %branch8
    i2 1, label %branch9
    i2 -2, label %branch10
  ]" [kernel.cpp:118]   --->   Operation 103 'switch' <Predicate = (!icmp_ln113 & trunc_ln116 == 2)> <Delay = 1.30>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "br label %l_j2_end" [kernel.cpp:118]   --->   Operation 104 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 2)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln116_1, label %branch756 [
    i2 0, label %branch453
    i2 1, label %branch554
    i2 -2, label %branch655
  ]" [kernel.cpp:118]   --->   Operation 105 'switch' <Predicate = (!icmp_ln113 & trunc_ln116 == 1)> <Delay = 1.30>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br label %l_j2_end" [kernel.cpp:118]   --->   Operation 106 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln116_1, label %branch335 [
    i2 0, label %branch032
    i2 1, label %branch133
    i2 -2, label %branch234
  ]" [kernel.cpp:118]   --->   Operation 107 'switch' <Predicate = (!icmp_ln113 & trunc_ln116 == 0)> <Delay = 1.30>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br label %l_j2_end" [kernel.cpp:118]   --->   Operation 108 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 0)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln116_1, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]" [kernel.cpp:118]   --->   Operation 109 'switch' <Predicate = (!icmp_ln113 & trunc_ln116 == 3)> <Delay = 1.30>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br label %l_j2_end" [kernel.cpp:118]   --->   Operation 110 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 13.0>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln116, i2 %trunc_ln116_1)" [kernel.cpp:116]   --->   Operation 111 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln116_3 = zext i4 %tmp_2 to i5" [kernel.cpp:116]   --->   Operation 112 'zext' 'zext_ln116_3' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 113 [1/2] (2.32ns)   --->   "%v38_0_0_load = load float* %v38_0_0_addr, align 4" [kernel.cpp:116]   --->   Operation 113 'load' 'v38_0_0_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 114 [1/2] (2.32ns)   --->   "%v38_0_1_load = load float* %v38_0_1_addr, align 4" [kernel.cpp:116]   --->   Operation 114 'load' 'v38_0_1_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 115 [1/2] (2.32ns)   --->   "%v38_0_2_load = load float* %v38_0_2_addr, align 4" [kernel.cpp:116]   --->   Operation 115 'load' 'v38_0_2_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 116 [1/2] (2.32ns)   --->   "%v38_0_3_load = load float* %v38_0_3_addr, align 4" [kernel.cpp:116]   --->   Operation 116 'load' 'v38_0_3_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 117 [1/2] (2.32ns)   --->   "%v38_1_0_load = load float* %v38_1_0_addr, align 4" [kernel.cpp:116]   --->   Operation 117 'load' 'v38_1_0_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 118 [1/2] (2.32ns)   --->   "%v38_1_1_load = load float* %v38_1_1_addr, align 4" [kernel.cpp:116]   --->   Operation 118 'load' 'v38_1_1_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 119 [1/2] (2.32ns)   --->   "%v38_1_2_load = load float* %v38_1_2_addr, align 4" [kernel.cpp:116]   --->   Operation 119 'load' 'v38_1_2_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 120 [1/2] (2.32ns)   --->   "%v38_1_3_load = load float* %v38_1_3_addr, align 4" [kernel.cpp:116]   --->   Operation 120 'load' 'v38_1_3_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 121 [1/2] (2.32ns)   --->   "%v38_2_0_load = load float* %v38_2_0_addr, align 4" [kernel.cpp:116]   --->   Operation 121 'load' 'v38_2_0_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 122 [1/2] (2.32ns)   --->   "%v38_2_1_load = load float* %v38_2_1_addr, align 4" [kernel.cpp:116]   --->   Operation 122 'load' 'v38_2_1_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 123 [1/2] (2.32ns)   --->   "%v38_2_2_load = load float* %v38_2_2_addr, align 4" [kernel.cpp:116]   --->   Operation 123 'load' 'v38_2_2_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 124 [1/2] (2.32ns)   --->   "%v38_2_3_load = load float* %v38_2_3_addr, align 4" [kernel.cpp:116]   --->   Operation 124 'load' 'v38_2_3_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 125 [1/2] (2.32ns)   --->   "%v38_3_0_load = load float* %v38_3_0_addr, align 4" [kernel.cpp:116]   --->   Operation 125 'load' 'v38_3_0_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 126 [1/2] (2.32ns)   --->   "%v38_3_1_load = load float* %v38_3_1_addr, align 4" [kernel.cpp:116]   --->   Operation 126 'load' 'v38_3_1_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 127 [1/2] (2.32ns)   --->   "%v38_3_2_load = load float* %v38_3_2_addr, align 4" [kernel.cpp:116]   --->   Operation 127 'load' 'v38_3_2_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 128 [1/2] (2.32ns)   --->   "%v38_3_3_load = load float* %v38_3_3_addr, align 4" [kernel.cpp:116]   --->   Operation 128 'load' 'v38_3_3_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 129 [1/1] (2.06ns)   --->   "%v44 = call float @_ssdm_op_Mux.ap_auto.16float.i5(float %v38_0_0_load, float %v38_0_1_load, float %v38_0_2_load, float %v38_0_3_load, float %v38_1_0_load, float %v38_1_1_load, float %v38_1_2_load, float %v38_1_3_load, float %v38_2_0_load, float %v38_2_1_load, float %v38_2_2_load, float %v38_2_3_load, float %v38_3_0_load, float %v38_3_1_load, float %v38_3_2_load, float %v38_3_3_load, i5 %zext_ln116_3)" [kernel.cpp:116]   --->   Operation 129 'mux' 'v44' <Predicate = (!icmp_ln113)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [8/8] (8.67ns)   --->   "%v46 = call float @llvm.exp.f32(float %v44) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:117]   --->   Operation 130 'fexp' 'v46' <Predicate = (!icmp_ln113)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln116, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [kernel.cpp:118]   --->   Operation 131 'switch' <Predicate = (!icmp_ln113)> <Delay = 1.30>

State 5 <SV = 4> <Delay = 8.67>
ST_5 : Operation 132 [7/8] (8.67ns)   --->   "%v46 = call float @llvm.exp.f32(float %v44) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:117]   --->   Operation 132 'fexp' 'v46' <Predicate = (!icmp_ln113)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.67>
ST_6 : Operation 133 [6/8] (8.67ns)   --->   "%v46 = call float @llvm.exp.f32(float %v44) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:117]   --->   Operation 133 'fexp' 'v46' <Predicate = (!icmp_ln113)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.67>
ST_7 : Operation 134 [5/8] (8.67ns)   --->   "%v46 = call float @llvm.exp.f32(float %v44) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:117]   --->   Operation 134 'fexp' 'v46' <Predicate = (!icmp_ln113)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.67>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i4 %select_ln116_1 to i64" [kernel.cpp:116]   --->   Operation 135 'zext' 'zext_ln116' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 136 [4/8] (8.67ns)   --->   "%v46 = call float @llvm.exp.f32(float %v44) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:117]   --->   Operation 136 'fexp' 'v46' <Predicate = (!icmp_ln113)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%inp_sumRow_addr_2 = getelementptr inbounds [12 x float]* %inp_sumRow, i64 0, i64 %zext_ln116" [kernel.cpp:120]   --->   Operation 137 'getelementptr' 'inp_sumRow_addr_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 138 [2/2] (2.32ns)   --->   "%v47 = load float* %inp_sumRow_addr_2, align 4" [kernel.cpp:120]   --->   Operation 138 'load' 'v47' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 9 <SV = 8> <Delay = 8.67>
ST_9 : Operation 139 [3/8] (8.67ns)   --->   "%v46 = call float @llvm.exp.f32(float %v44) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:117]   --->   Operation 139 'fexp' 'v46' <Predicate = (!icmp_ln113)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 140 [1/2] (2.32ns)   --->   "%v47 = load float* %inp_sumRow_addr_2, align 4" [kernel.cpp:120]   --->   Operation 140 'load' 'v47' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 10 <SV = 9> <Delay = 8.67>
ST_10 : Operation 141 [2/8] (8.67ns)   --->   "%v46 = call float @llvm.exp.f32(float %v44) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:117]   --->   Operation 141 'fexp' 'v46' <Predicate = (!icmp_ln113)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.9>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @l_exp_sum_i3_l_j2_st)"   --->   Operation 142 'specloopname' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%empty_348 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)"   --->   Operation 143 'speclooptripcount' 'empty_348' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str17) nounwind" [kernel.cpp:114]   --->   Operation 144 'specloopname' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str17)" [kernel.cpp:114]   --->   Operation 145 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel.cpp:115]   --->   Operation 146 'specpipeline' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_11 : Operation 147 [1/8] (8.67ns)   --->   "%v46 = call float @llvm.exp.f32(float %v44) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:117]   --->   Operation 147 'fexp' 'v46' <Predicate = (!icmp_ln113)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (2.32ns)   --->   "store float %v46, float* %v38_2_2_addr, align 4" [kernel.cpp:118]   --->   Operation 148 'store' <Predicate = (!icmp_ln113 & trunc_ln116 == 2 & trunc_ln116_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "br label %branch273" [kernel.cpp:118]   --->   Operation 149 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 2 & trunc_ln116_1 == 2)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (2.32ns)   --->   "store float %v46, float* %v38_2_1_addr, align 4" [kernel.cpp:118]   --->   Operation 150 'store' <Predicate = (!icmp_ln113 & trunc_ln116 == 2 & trunc_ln116_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "br label %branch273" [kernel.cpp:118]   --->   Operation 151 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 2 & trunc_ln116_1 == 1)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (2.32ns)   --->   "store float %v46, float* %v38_2_0_addr, align 4" [kernel.cpp:118]   --->   Operation 152 'store' <Predicate = (!icmp_ln113 & trunc_ln116 == 2 & trunc_ln116_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "br label %branch273" [kernel.cpp:118]   --->   Operation 153 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 2 & trunc_ln116_1 == 0)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (2.32ns)   --->   "store float %v46, float* %v38_2_3_addr, align 4" [kernel.cpp:118]   --->   Operation 154 'store' <Predicate = (!icmp_ln113 & trunc_ln116 == 2 & trunc_ln116_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "br label %branch273" [kernel.cpp:118]   --->   Operation 155 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 2 & trunc_ln116_1 == 3)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (2.32ns)   --->   "store float %v46, float* %v38_1_2_addr, align 4" [kernel.cpp:118]   --->   Operation 156 'store' <Predicate = (!icmp_ln113 & trunc_ln116 == 1 & trunc_ln116_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "br label %branch152" [kernel.cpp:118]   --->   Operation 157 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 1 & trunc_ln116_1 == 2)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (2.32ns)   --->   "store float %v46, float* %v38_1_1_addr, align 4" [kernel.cpp:118]   --->   Operation 158 'store' <Predicate = (!icmp_ln113 & trunc_ln116 == 1 & trunc_ln116_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "br label %branch152" [kernel.cpp:118]   --->   Operation 159 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 1 & trunc_ln116_1 == 1)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (2.32ns)   --->   "store float %v46, float* %v38_1_0_addr, align 4" [kernel.cpp:118]   --->   Operation 160 'store' <Predicate = (!icmp_ln113 & trunc_ln116 == 1 & trunc_ln116_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "br label %branch152" [kernel.cpp:118]   --->   Operation 161 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 1 & trunc_ln116_1 == 0)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (2.32ns)   --->   "store float %v46, float* %v38_1_3_addr, align 4" [kernel.cpp:118]   --->   Operation 162 'store' <Predicate = (!icmp_ln113 & trunc_ln116 == 1 & trunc_ln116_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "br label %branch152" [kernel.cpp:118]   --->   Operation 163 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 1 & trunc_ln116_1 == 3)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (2.32ns)   --->   "store float %v46, float* %v38_0_2_addr, align 4" [kernel.cpp:118]   --->   Operation 164 'store' <Predicate = (!icmp_ln113 & trunc_ln116 == 0 & trunc_ln116_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "br label %branch031" [kernel.cpp:118]   --->   Operation 165 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 0 & trunc_ln116_1 == 2)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (2.32ns)   --->   "store float %v46, float* %v38_0_1_addr, align 4" [kernel.cpp:118]   --->   Operation 166 'store' <Predicate = (!icmp_ln113 & trunc_ln116 == 0 & trunc_ln116_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "br label %branch031" [kernel.cpp:118]   --->   Operation 167 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 0 & trunc_ln116_1 == 1)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (2.32ns)   --->   "store float %v46, float* %v38_0_0_addr, align 4" [kernel.cpp:118]   --->   Operation 168 'store' <Predicate = (!icmp_ln113 & trunc_ln116 == 0 & trunc_ln116_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "br label %branch031" [kernel.cpp:118]   --->   Operation 169 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 0 & trunc_ln116_1 == 0)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (2.32ns)   --->   "store float %v46, float* %v38_0_3_addr, align 4" [kernel.cpp:118]   --->   Operation 170 'store' <Predicate = (!icmp_ln113 & trunc_ln116 == 0 & trunc_ln116_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "br label %branch031" [kernel.cpp:118]   --->   Operation 171 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 0 & trunc_ln116_1 == 3)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (2.32ns)   --->   "store float %v46, float* %v38_3_2_addr, align 4" [kernel.cpp:118]   --->   Operation 172 'store' <Predicate = (!icmp_ln113 & trunc_ln116 == 3 & trunc_ln116_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "br label %branch390" [kernel.cpp:118]   --->   Operation 173 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 3 & trunc_ln116_1 == 2)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (2.32ns)   --->   "store float %v46, float* %v38_3_1_addr, align 4" [kernel.cpp:118]   --->   Operation 174 'store' <Predicate = (!icmp_ln113 & trunc_ln116 == 3 & trunc_ln116_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "br label %branch390" [kernel.cpp:118]   --->   Operation 175 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 3 & trunc_ln116_1 == 1)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (2.32ns)   --->   "store float %v46, float* %v38_3_0_addr, align 4" [kernel.cpp:118]   --->   Operation 176 'store' <Predicate = (!icmp_ln113 & trunc_ln116 == 3 & trunc_ln116_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "br label %branch390" [kernel.cpp:118]   --->   Operation 177 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 3 & trunc_ln116_1 == 0)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (2.32ns)   --->   "store float %v46, float* %v38_3_3_addr, align 4" [kernel.cpp:118]   --->   Operation 178 'store' <Predicate = (!icmp_ln113 & trunc_ln116 == 3 & trunc_ln116_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "br label %branch390" [kernel.cpp:118]   --->   Operation 179 'br' <Predicate = (!icmp_ln113 & trunc_ln116 == 3 & trunc_ln116_1 == 3)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (1.73ns)   --->   "%j2 = add i4 %select_ln116, 1" [kernel.cpp:114]   --->   Operation 180 'add' 'j2' <Predicate = (!icmp_ln113)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 181 [5/5] (7.25ns)   --->   "%v48 = fadd float %v47, %v46" [kernel.cpp:121]   --->   Operation 181 'fadd' 'v48' <Predicate = (!icmp_ln113)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 182 [4/5] (7.25ns)   --->   "%v48 = fadd float %v47, %v46" [kernel.cpp:121]   --->   Operation 182 'fadd' 'v48' <Predicate = (!icmp_ln113)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 183 [3/5] (7.25ns)   --->   "%v48 = fadd float %v47, %v46" [kernel.cpp:121]   --->   Operation 183 'fadd' 'v48' <Predicate = (!icmp_ln113)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 184 [2/5] (7.25ns)   --->   "%v48 = fadd float %v47, %v46" [kernel.cpp:121]   --->   Operation 184 'fadd' 'v48' <Predicate = (!icmp_ln113)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 9.57>
ST_16 : Operation 185 [1/5] (7.25ns)   --->   "%v48 = fadd float %v47, %v46" [kernel.cpp:121]   --->   Operation 185 'fadd' 'v48' <Predicate = (!icmp_ln113)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (2.32ns)   --->   "store float %v48, float* %inp_sumRow_addr_2, align 4" [kernel.cpp:122]   --->   Operation 186 'store' <Predicate = (!icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%empty_347 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str17, i32 %tmp_5)" [kernel.cpp:123]   --->   Operation 187 'specregionend' 'empty_347' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "br label %.preheader1.preheader"   --->   Operation 188 'br' <Predicate = (!icmp_ln113)> <Delay = 0.00>

State 17 <SV = 3> <Delay = 1.76>
ST_17 : Operation 189 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [kernel.cpp:125]   --->   Operation 189 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 4> <Delay = 8.48>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%indvar_flatten14 = phi i8 [ %add_ln125, %l_j3_end ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:125]   --->   Operation 190 'phi' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%i4_0 = phi i4 [ %select_ln128_1, %l_j3_end ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:128]   --->   Operation 191 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%j3_0 = phi i4 [ %j3, %l_j3_end ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 192 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (1.55ns)   --->   "%icmp_ln125 = icmp eq i8 %indvar_flatten14, -112" [kernel.cpp:125]   --->   Operation 193 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (1.91ns)   --->   "%add_ln125 = add i8 %indvar_flatten14, 1" [kernel.cpp:125]   --->   Operation 194 'add' 'add_ln125' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %3, label %l_j3_begin" [kernel.cpp:125]   --->   Operation 195 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (1.73ns)   --->   "%i4 = add i4 1, %i4_0" [kernel.cpp:125]   --->   Operation 196 'add' 'i4' <Predicate = (!icmp_ln125)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [1/1] (1.30ns)   --->   "%icmp_ln126 = icmp eq i4 %j3_0, -4" [kernel.cpp:126]   --->   Operation 197 'icmp' 'icmp_ln126' <Predicate = (!icmp_ln125)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/1] (1.02ns)   --->   "%select_ln128 = select i1 %icmp_ln126, i4 0, i4 %j3_0" [kernel.cpp:128]   --->   Operation 198 'select' 'select_ln128' <Predicate = (!icmp_ln125)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 199 [1/1] (1.02ns)   --->   "%select_ln128_1 = select i1 %icmp_ln126, i4 %i4, i4 %i4_0" [kernel.cpp:128]   --->   Operation 199 'select' 'select_ln128_1' <Predicate = (!icmp_ln125)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i4 %select_ln128_1 to i2" [kernel.cpp:128]   --->   Operation 200 'trunc' 'trunc_ln128' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln128_2_mid2_v = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %select_ln128_1, i32 2, i32 3)" [kernel.cpp:128]   --->   Operation 201 'partselect' 'zext_ln128_2_mid2_v' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln128_1 = zext i2 %zext_ln128_2_mid2_v to i5" [kernel.cpp:128]   --->   Operation 202 'zext' 'zext_ln128_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %zext_ln128_2_mid2_v, i2 0)" [kernel.cpp:128]   --->   Operation 203 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln128_2 = zext i4 %tmp_s to i7" [kernel.cpp:128]   --->   Operation 204 'zext' 'zext_ln128_2' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln128_3 = zext i4 %tmp_s to i5" [kernel.cpp:128]   --->   Operation 205 'zext' 'zext_ln128_3' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln128 = sub i5 %zext_ln128_3, %zext_ln128_1" [kernel.cpp:128]   --->   Operation 206 'sub' 'sub_ln128' <Predicate = (!icmp_ln125)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_15 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %zext_ln128_2_mid2_v, i4 0)" [kernel.cpp:131]   --->   Operation 207 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i6 %tmp_15 to i7" [kernel.cpp:131]   --->   Operation 208 'zext' 'zext_ln131' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln131 = sub i7 %zext_ln131, %zext_ln128_2" [kernel.cpp:131]   --->   Operation 209 'sub' 'sub_ln131' <Predicate = (!icmp_ln125)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str19)" [kernel.cpp:126]   --->   Operation 210 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i4 %select_ln128 to i7" [kernel.cpp:131]   --->   Operation 211 'zext' 'zext_ln131_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 212 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln131 = add i7 %zext_ln131_1, %sub_ln131" [kernel.cpp:131]   --->   Operation 212 'add' 'add_ln131' <Predicate = (!icmp_ln125)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln128_1 = trunc i4 %select_ln128 to i2" [kernel.cpp:128]   --->   Operation 213 'trunc' 'trunc_ln128_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_28 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %select_ln128, i32 2, i32 3)" [kernel.cpp:128]   --->   Operation 214 'partselect' 'tmp_28' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln128_5 = zext i2 %tmp_28 to i5" [kernel.cpp:128]   --->   Operation 215 'zext' 'zext_ln128_5' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln128 = add i5 %zext_ln128_5, %sub_ln128" [kernel.cpp:128]   --->   Operation 216 'add' 'add_ln128' <Predicate = (!icmp_ln125)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln128 = sext i5 %add_ln128 to i64" [kernel.cpp:128]   --->   Operation 217 'sext' 'sext_ln128' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%v38_0_0_addr_1 = getelementptr [9 x float]* %v38_0_0, i64 0, i64 %sext_ln128" [kernel.cpp:128]   --->   Operation 218 'getelementptr' 'v38_0_0_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%v38_0_1_addr_1 = getelementptr [9 x float]* %v38_0_1, i64 0, i64 %sext_ln128" [kernel.cpp:128]   --->   Operation 219 'getelementptr' 'v38_0_1_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%v38_0_2_addr_1 = getelementptr [9 x float]* %v38_0_2, i64 0, i64 %sext_ln128" [kernel.cpp:128]   --->   Operation 220 'getelementptr' 'v38_0_2_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%v38_0_3_addr_1 = getelementptr [9 x float]* %v38_0_3, i64 0, i64 %sext_ln128" [kernel.cpp:128]   --->   Operation 221 'getelementptr' 'v38_0_3_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%v38_1_0_addr_1 = getelementptr [9 x float]* %v38_1_0, i64 0, i64 %sext_ln128" [kernel.cpp:128]   --->   Operation 222 'getelementptr' 'v38_1_0_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%v38_1_1_addr_1 = getelementptr [9 x float]* %v38_1_1, i64 0, i64 %sext_ln128" [kernel.cpp:128]   --->   Operation 223 'getelementptr' 'v38_1_1_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%v38_1_2_addr_1 = getelementptr [9 x float]* %v38_1_2, i64 0, i64 %sext_ln128" [kernel.cpp:128]   --->   Operation 224 'getelementptr' 'v38_1_2_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%v38_1_3_addr_1 = getelementptr [9 x float]* %v38_1_3, i64 0, i64 %sext_ln128" [kernel.cpp:128]   --->   Operation 225 'getelementptr' 'v38_1_3_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%v38_2_0_addr_1 = getelementptr [9 x float]* %v38_2_0, i64 0, i64 %sext_ln128" [kernel.cpp:128]   --->   Operation 226 'getelementptr' 'v38_2_0_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%v38_2_1_addr_1 = getelementptr [9 x float]* %v38_2_1, i64 0, i64 %sext_ln128" [kernel.cpp:128]   --->   Operation 227 'getelementptr' 'v38_2_1_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%v38_2_2_addr_1 = getelementptr [9 x float]* %v38_2_2, i64 0, i64 %sext_ln128" [kernel.cpp:128]   --->   Operation 228 'getelementptr' 'v38_2_2_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%v38_2_3_addr_1 = getelementptr [9 x float]* %v38_2_3, i64 0, i64 %sext_ln128" [kernel.cpp:128]   --->   Operation 229 'getelementptr' 'v38_2_3_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%v38_3_0_addr_1 = getelementptr [9 x float]* %v38_3_0, i64 0, i64 %sext_ln128" [kernel.cpp:128]   --->   Operation 230 'getelementptr' 'v38_3_0_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%v38_3_1_addr_1 = getelementptr [9 x float]* %v38_3_1, i64 0, i64 %sext_ln128" [kernel.cpp:128]   --->   Operation 231 'getelementptr' 'v38_3_1_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%v38_3_2_addr_1 = getelementptr [9 x float]* %v38_3_2, i64 0, i64 %sext_ln128" [kernel.cpp:128]   --->   Operation 232 'getelementptr' 'v38_3_2_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%v38_3_3_addr_1 = getelementptr [9 x float]* %v38_3_3, i64 0, i64 %sext_ln128" [kernel.cpp:128]   --->   Operation 233 'getelementptr' 'v38_3_3_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 234 [2/2] (2.32ns)   --->   "%v38_0_0_load_1 = load float* %v38_0_0_addr_1, align 4" [kernel.cpp:128]   --->   Operation 234 'load' 'v38_0_0_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 235 [2/2] (2.32ns)   --->   "%v38_0_1_load_1 = load float* %v38_0_1_addr_1, align 4" [kernel.cpp:128]   --->   Operation 235 'load' 'v38_0_1_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 236 [2/2] (2.32ns)   --->   "%v38_0_2_load_1 = load float* %v38_0_2_addr_1, align 4" [kernel.cpp:128]   --->   Operation 236 'load' 'v38_0_2_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 237 [2/2] (2.32ns)   --->   "%v38_0_3_load_1 = load float* %v38_0_3_addr_1, align 4" [kernel.cpp:128]   --->   Operation 237 'load' 'v38_0_3_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 238 [2/2] (2.32ns)   --->   "%v38_1_0_load_1 = load float* %v38_1_0_addr_1, align 4" [kernel.cpp:128]   --->   Operation 238 'load' 'v38_1_0_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 239 [2/2] (2.32ns)   --->   "%v38_1_1_load_1 = load float* %v38_1_1_addr_1, align 4" [kernel.cpp:128]   --->   Operation 239 'load' 'v38_1_1_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 240 [2/2] (2.32ns)   --->   "%v38_1_2_load_1 = load float* %v38_1_2_addr_1, align 4" [kernel.cpp:128]   --->   Operation 240 'load' 'v38_1_2_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 241 [2/2] (2.32ns)   --->   "%v38_1_3_load_1 = load float* %v38_1_3_addr_1, align 4" [kernel.cpp:128]   --->   Operation 241 'load' 'v38_1_3_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 242 [2/2] (2.32ns)   --->   "%v38_2_0_load_1 = load float* %v38_2_0_addr_1, align 4" [kernel.cpp:128]   --->   Operation 242 'load' 'v38_2_0_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 243 [2/2] (2.32ns)   --->   "%v38_2_1_load_1 = load float* %v38_2_1_addr_1, align 4" [kernel.cpp:128]   --->   Operation 243 'load' 'v38_2_1_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 244 [2/2] (2.32ns)   --->   "%v38_2_2_load_1 = load float* %v38_2_2_addr_1, align 4" [kernel.cpp:128]   --->   Operation 244 'load' 'v38_2_2_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 245 [2/2] (2.32ns)   --->   "%v38_2_3_load_1 = load float* %v38_2_3_addr_1, align 4" [kernel.cpp:128]   --->   Operation 245 'load' 'v38_2_3_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 246 [2/2] (2.32ns)   --->   "%v38_3_0_load_1 = load float* %v38_3_0_addr_1, align 4" [kernel.cpp:128]   --->   Operation 246 'load' 'v38_3_0_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 247 [2/2] (2.32ns)   --->   "%v38_3_1_load_1 = load float* %v38_3_1_addr_1, align 4" [kernel.cpp:128]   --->   Operation 247 'load' 'v38_3_1_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 248 [2/2] (2.32ns)   --->   "%v38_3_2_load_1 = load float* %v38_3_2_addr_1, align 4" [kernel.cpp:128]   --->   Operation 248 'load' 'v38_3_2_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 249 [2/2] (2.32ns)   --->   "%v38_3_3_load_1 = load float* %v38_3_3_addr_1, align 4" [kernel.cpp:128]   --->   Operation 249 'load' 'v38_3_3_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%empty_349 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str19, i32 %tmp_6)" [kernel.cpp:132]   --->   Operation 250 'specregionend' 'empty_349' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 251 [1/1] (1.73ns)   --->   "%j3 = add i4 %select_ln128, 1" [kernel.cpp:126]   --->   Operation 251 'add' 'j3' <Predicate = (!icmp_ln125)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 252 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 252 'br' <Predicate = (!icmp_ln125)> <Delay = 0.00>

State 19 <SV = 5> <Delay = 4.38>
ST_19 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i4 %select_ln128_1 to i64" [kernel.cpp:128]   --->   Operation 253 'zext' 'zext_ln128' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_19 : Operation 254 [1/1] (0.00ns)   --->   "%inp_sumRow_addr_1 = getelementptr [12 x float]* %inp_sumRow, i64 0, i64 %zext_ln128" [kernel.cpp:129]   --->   Operation 254 'getelementptr' 'inp_sumRow_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_19 : Operation 255 [2/2] (2.32ns)   --->   "%inp_sumRow_load = load float* %inp_sumRow_addr_1, align 4" [kernel.cpp:128]   --->   Operation 255 'load' 'inp_sumRow_load' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln128, i2 %trunc_ln128_1)" [kernel.cpp:128]   --->   Operation 256 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln128_4 = zext i4 %tmp_3 to i5" [kernel.cpp:128]   --->   Operation 257 'zext' 'zext_ln128_4' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_19 : Operation 258 [1/2] (2.32ns)   --->   "%v38_0_0_load_1 = load float* %v38_0_0_addr_1, align 4" [kernel.cpp:128]   --->   Operation 258 'load' 'v38_0_0_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 259 [1/2] (2.32ns)   --->   "%v38_0_1_load_1 = load float* %v38_0_1_addr_1, align 4" [kernel.cpp:128]   --->   Operation 259 'load' 'v38_0_1_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 260 [1/2] (2.32ns)   --->   "%v38_0_2_load_1 = load float* %v38_0_2_addr_1, align 4" [kernel.cpp:128]   --->   Operation 260 'load' 'v38_0_2_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 261 [1/2] (2.32ns)   --->   "%v38_0_3_load_1 = load float* %v38_0_3_addr_1, align 4" [kernel.cpp:128]   --->   Operation 261 'load' 'v38_0_3_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 262 [1/2] (2.32ns)   --->   "%v38_1_0_load_1 = load float* %v38_1_0_addr_1, align 4" [kernel.cpp:128]   --->   Operation 262 'load' 'v38_1_0_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 263 [1/2] (2.32ns)   --->   "%v38_1_1_load_1 = load float* %v38_1_1_addr_1, align 4" [kernel.cpp:128]   --->   Operation 263 'load' 'v38_1_1_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 264 [1/2] (2.32ns)   --->   "%v38_1_2_load_1 = load float* %v38_1_2_addr_1, align 4" [kernel.cpp:128]   --->   Operation 264 'load' 'v38_1_2_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 265 [1/2] (2.32ns)   --->   "%v38_1_3_load_1 = load float* %v38_1_3_addr_1, align 4" [kernel.cpp:128]   --->   Operation 265 'load' 'v38_1_3_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 266 [1/2] (2.32ns)   --->   "%v38_2_0_load_1 = load float* %v38_2_0_addr_1, align 4" [kernel.cpp:128]   --->   Operation 266 'load' 'v38_2_0_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 267 [1/2] (2.32ns)   --->   "%v38_2_1_load_1 = load float* %v38_2_1_addr_1, align 4" [kernel.cpp:128]   --->   Operation 267 'load' 'v38_2_1_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 268 [1/2] (2.32ns)   --->   "%v38_2_2_load_1 = load float* %v38_2_2_addr_1, align 4" [kernel.cpp:128]   --->   Operation 268 'load' 'v38_2_2_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 269 [1/2] (2.32ns)   --->   "%v38_2_3_load_1 = load float* %v38_2_3_addr_1, align 4" [kernel.cpp:128]   --->   Operation 269 'load' 'v38_2_3_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 270 [1/2] (2.32ns)   --->   "%v38_3_0_load_1 = load float* %v38_3_0_addr_1, align 4" [kernel.cpp:128]   --->   Operation 270 'load' 'v38_3_0_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 271 [1/2] (2.32ns)   --->   "%v38_3_1_load_1 = load float* %v38_3_1_addr_1, align 4" [kernel.cpp:128]   --->   Operation 271 'load' 'v38_3_1_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 272 [1/2] (2.32ns)   --->   "%v38_3_2_load_1 = load float* %v38_3_2_addr_1, align 4" [kernel.cpp:128]   --->   Operation 272 'load' 'v38_3_2_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 273 [1/2] (2.32ns)   --->   "%v38_3_3_load_1 = load float* %v38_3_3_addr_1, align 4" [kernel.cpp:128]   --->   Operation 273 'load' 'v38_3_3_load_1' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 274 [1/1] (2.06ns)   --->   "%v51 = call float @_ssdm_op_Mux.ap_auto.16float.i5(float %v38_0_0_load_1, float %v38_0_1_load_1, float %v38_0_2_load_1, float %v38_0_3_load_1, float %v38_1_0_load_1, float %v38_1_1_load_1, float %v38_1_2_load_1, float %v38_1_3_load_1, float %v38_2_0_load_1, float %v38_2_1_load_1, float %v38_2_2_load_1, float %v38_2_3_load_1, float %v38_3_0_load_1, float %v38_3_1_load_1, float %v38_3_2_load_1, float %v38_3_3_load_1, i5 %zext_ln128_4)" [kernel.cpp:128]   --->   Operation 274 'mux' 'v51' <Predicate = (!icmp_ln125)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 275 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln128, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [kernel.cpp:131]   --->   Operation 275 'switch' <Predicate = (!icmp_ln125)> <Delay = 1.30>

State 20 <SV = 6> <Delay = 8.39>
ST_20 : Operation 276 [1/2] (2.32ns)   --->   "%inp_sumRow_load = load float* %inp_sumRow_addr_1, align 4" [kernel.cpp:128]   --->   Operation 276 'load' 'inp_sumRow_load' <Predicate = (!icmp_ln125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_20 : Operation 277 [16/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %inp_sumRow_load" [kernel.cpp:130]   --->   Operation 277 'fdiv' 'v53' <Predicate = (!icmp_ln125)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 7> <Delay = 6.07>
ST_21 : Operation 278 [15/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %inp_sumRow_load" [kernel.cpp:130]   --->   Operation 278 'fdiv' 'v53' <Predicate = (!icmp_ln125)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 8> <Delay = 6.07>
ST_22 : Operation 279 [14/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %inp_sumRow_load" [kernel.cpp:130]   --->   Operation 279 'fdiv' 'v53' <Predicate = (!icmp_ln125)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 9> <Delay = 6.07>
ST_23 : Operation 280 [13/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %inp_sumRow_load" [kernel.cpp:130]   --->   Operation 280 'fdiv' 'v53' <Predicate = (!icmp_ln125)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 10> <Delay = 6.07>
ST_24 : Operation 281 [12/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %inp_sumRow_load" [kernel.cpp:130]   --->   Operation 281 'fdiv' 'v53' <Predicate = (!icmp_ln125)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 11> <Delay = 6.07>
ST_25 : Operation 282 [11/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %inp_sumRow_load" [kernel.cpp:130]   --->   Operation 282 'fdiv' 'v53' <Predicate = (!icmp_ln125)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 12> <Delay = 6.07>
ST_26 : Operation 283 [10/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %inp_sumRow_load" [kernel.cpp:130]   --->   Operation 283 'fdiv' 'v53' <Predicate = (!icmp_ln125)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 13> <Delay = 6.07>
ST_27 : Operation 284 [9/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %inp_sumRow_load" [kernel.cpp:130]   --->   Operation 284 'fdiv' 'v53' <Predicate = (!icmp_ln125)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 14> <Delay = 6.07>
ST_28 : Operation 285 [8/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %inp_sumRow_load" [kernel.cpp:130]   --->   Operation 285 'fdiv' 'v53' <Predicate = (!icmp_ln125)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 15> <Delay = 6.07>
ST_29 : Operation 286 [7/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %inp_sumRow_load" [kernel.cpp:130]   --->   Operation 286 'fdiv' 'v53' <Predicate = (!icmp_ln125)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 16> <Delay = 6.07>
ST_30 : Operation 287 [6/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %inp_sumRow_load" [kernel.cpp:130]   --->   Operation 287 'fdiv' 'v53' <Predicate = (!icmp_ln125)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 17> <Delay = 6.07>
ST_31 : Operation 288 [5/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %inp_sumRow_load" [kernel.cpp:130]   --->   Operation 288 'fdiv' 'v53' <Predicate = (!icmp_ln125)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 18> <Delay = 6.07>
ST_32 : Operation 289 [4/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %inp_sumRow_load" [kernel.cpp:130]   --->   Operation 289 'fdiv' 'v53' <Predicate = (!icmp_ln125)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 19> <Delay = 6.07>
ST_33 : Operation 290 [3/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %inp_sumRow_load" [kernel.cpp:130]   --->   Operation 290 'fdiv' 'v53' <Predicate = (!icmp_ln125)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 20> <Delay = 6.07>
ST_34 : Operation 291 [2/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %inp_sumRow_load" [kernel.cpp:130]   --->   Operation 291 'fdiv' 'v53' <Predicate = (!icmp_ln125)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 21> <Delay = 6.07>
ST_35 : Operation 292 [1/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %inp_sumRow_load" [kernel.cpp:130]   --->   Operation 292 'fdiv' 'v53' <Predicate = (!icmp_ln125)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 22> <Delay = 3.25>
ST_36 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @l_update_i4_l_j3_str)"   --->   Operation 293 'specloopname' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_36 : Operation 294 [1/1] (0.00ns)   --->   "%empty_350 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)"   --->   Operation 294 'speclooptripcount' 'empty_350' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_36 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str19) nounwind" [kernel.cpp:126]   --->   Operation 295 'specloopname' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_36 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel.cpp:127]   --->   Operation 296 'specpipeline' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_36 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln131 = sext i7 %add_ln131 to i64" [kernel.cpp:131]   --->   Operation 297 'sext' 'sext_ln131' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_36 : Operation 298 [1/1] (0.00ns)   --->   "%v39_0_addr = getelementptr [36 x float]* %v39_0, i64 0, i64 %sext_ln131" [kernel.cpp:131]   --->   Operation 298 'getelementptr' 'v39_0_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_36 : Operation 299 [1/1] (0.00ns)   --->   "%v39_1_addr = getelementptr [36 x float]* %v39_1, i64 0, i64 %sext_ln131" [kernel.cpp:131]   --->   Operation 299 'getelementptr' 'v39_1_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_36 : Operation 300 [1/1] (0.00ns)   --->   "%v39_2_addr = getelementptr [36 x float]* %v39_2, i64 0, i64 %sext_ln131" [kernel.cpp:131]   --->   Operation 300 'getelementptr' 'v39_2_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_36 : Operation 301 [1/1] (0.00ns)   --->   "%v39_3_addr = getelementptr [36 x float]* %v39_3, i64 0, i64 %sext_ln131" [kernel.cpp:131]   --->   Operation 301 'getelementptr' 'v39_3_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_36 : Operation 302 [1/1] (3.25ns)   --->   "store float %v53, float* %v39_2_addr, align 4" [kernel.cpp:131]   --->   Operation 302 'store' <Predicate = (trunc_ln128 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_36 : Operation 303 [1/1] (0.00ns)   --->   "br label %l_j3_end" [kernel.cpp:131]   --->   Operation 303 'br' <Predicate = (trunc_ln128 == 2)> <Delay = 0.00>
ST_36 : Operation 304 [1/1] (3.25ns)   --->   "store float %v53, float* %v39_1_addr, align 4" [kernel.cpp:131]   --->   Operation 304 'store' <Predicate = (trunc_ln128 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_36 : Operation 305 [1/1] (0.00ns)   --->   "br label %l_j3_end" [kernel.cpp:131]   --->   Operation 305 'br' <Predicate = (trunc_ln128 == 1)> <Delay = 0.00>
ST_36 : Operation 306 [1/1] (3.25ns)   --->   "store float %v53, float* %v39_0_addr, align 4" [kernel.cpp:131]   --->   Operation 306 'store' <Predicate = (trunc_ln128 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_36 : Operation 307 [1/1] (0.00ns)   --->   "br label %l_j3_end" [kernel.cpp:131]   --->   Operation 307 'br' <Predicate = (trunc_ln128 == 0)> <Delay = 0.00>
ST_36 : Operation 308 [1/1] (3.25ns)   --->   "store float %v53, float* %v39_3_addr, align 4" [kernel.cpp:131]   --->   Operation 308 'store' <Predicate = (trunc_ln128 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_36 : Operation 309 [1/1] (0.00ns)   --->   "br label %l_j3_end" [kernel.cpp:131]   --->   Operation 309 'br' <Predicate = (trunc_ln128 == 3)> <Delay = 0.00>

State 37 <SV = 5> <Delay = 0.00>
ST_37 : Operation 310 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:134]   --->   Operation 310 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v41') with incoming values : ('v41', kernel.cpp:110) [24]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('v41') with incoming values : ('v41', kernel.cpp:110) [24]  (0 ns)
	'getelementptr' operation ('inp_sumRow_addr', kernel.cpp:111) [31]  (0 ns)
	'store' operation ('store_ln111', kernel.cpp:111) of constant 0 on array 'inp_sumRow', kernel.cpp:109 [32]  (2.32 ns)

 <State 3>: 8.49ns
The critical path consists of the following:
	'phi' operation ('i3_0', kernel.cpp:116) with incoming values : ('select_ln116_1', kernel.cpp:116) [38]  (0 ns)
	'add' operation ('i3', kernel.cpp:113) [44]  (1.74 ns)
	'select' operation ('select_ln116_1', kernel.cpp:116) [49]  (1.02 ns)
	'sub' operation ('sub_ln116', kernel.cpp:116) [56]  (0 ns)
	'add' operation ('add_ln116', kernel.cpp:116) [63]  (3.4 ns)
	'getelementptr' operation ('v38_0_0_addr', kernel.cpp:116) [65]  (0 ns)
	'load' operation ('v38_0_0_load', kernel.cpp:116) on array 'v38_0_0' [83]  (2.32 ns)

 <State 4>: 13.1ns
The critical path consists of the following:
	'load' operation ('v38_0_0_load', kernel.cpp:116) on array 'v38_0_0' [83]  (2.32 ns)
	'mux' operation ('v44', kernel.cpp:116) [99]  (2.06 ns)
	'fexp' operation ('v45', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:117) [100]  (8.67 ns)

 <State 5>: 8.67ns
The critical path consists of the following:
	'fexp' operation ('v45', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:117) [100]  (8.67 ns)

 <State 6>: 8.67ns
The critical path consists of the following:
	'fexp' operation ('v45', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:117) [100]  (8.67 ns)

 <State 7>: 8.67ns
The critical path consists of the following:
	'fexp' operation ('v45', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:117) [100]  (8.67 ns)

 <State 8>: 8.67ns
The critical path consists of the following:
	'fexp' operation ('v45', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:117) [100]  (8.67 ns)

 <State 9>: 8.67ns
The critical path consists of the following:
	'fexp' operation ('v45', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:117) [100]  (8.67 ns)

 <State 10>: 8.67ns
The critical path consists of the following:
	'fexp' operation ('v45', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:117) [100]  (8.67 ns)

 <State 11>: 11ns
The critical path consists of the following:
	'fexp' operation ('v45', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:117) [100]  (8.67 ns)
	'store' operation ('store_ln118', kernel.cpp:118) of variable 'v45', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:117 on array 'v38_2_2' [105]  (2.32 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v48', kernel.cpp:121) [169]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v48', kernel.cpp:121) [169]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v48', kernel.cpp:121) [169]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v48', kernel.cpp:121) [169]  (7.26 ns)

 <State 16>: 9.58ns
The critical path consists of the following:
	'fadd' operation ('v48', kernel.cpp:121) [169]  (7.26 ns)
	'store' operation ('store_ln122', kernel.cpp:122) of variable 'v48', kernel.cpp:121 on array 'inp_sumRow', kernel.cpp:109 [170]  (2.32 ns)

 <State 17>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten14', kernel.cpp:125) with incoming values : ('add_ln125', kernel.cpp:125) [177]  (1.77 ns)

 <State 18>: 8.49ns
The critical path consists of the following:
	'phi' operation ('i4_0', kernel.cpp:128) with incoming values : ('select_ln128_1', kernel.cpp:128) [178]  (0 ns)
	'add' operation ('i4', kernel.cpp:125) [184]  (1.74 ns)
	'select' operation ('select_ln128_1', kernel.cpp:128) [189]  (1.02 ns)
	'sub' operation ('sub_ln128', kernel.cpp:128) [199]  (0 ns)
	'add' operation ('add_ln128', kernel.cpp:128) [216]  (3.4 ns)
	'getelementptr' operation ('v38_0_0_addr_1', kernel.cpp:128) [218]  (0 ns)
	'load' operation ('v38_0_0_load_1', kernel.cpp:128) on array 'v38_0_0' [236]  (2.32 ns)

 <State 19>: 4.39ns
The critical path consists of the following:
	'load' operation ('v38_0_0_load_1', kernel.cpp:128) on array 'v38_0_0' [236]  (2.32 ns)
	'mux' operation ('v51', kernel.cpp:128) [252]  (2.06 ns)

 <State 20>: 8.4ns
The critical path consists of the following:
	'load' operation ('inp_sumRow_load', kernel.cpp:128) on array 'inp_sumRow', kernel.cpp:109 [192]  (2.32 ns)
	'fdiv' operation ('v53', kernel.cpp:130) [253]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:130) [253]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:130) [253]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:130) [253]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:130) [253]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:130) [253]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:130) [253]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:130) [253]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:130) [253]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:130) [253]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:130) [253]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:130) [253]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:130) [253]  (6.08 ns)

 <State 33>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:130) [253]  (6.08 ns)

 <State 34>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:130) [253]  (6.08 ns)

 <State 35>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:130) [253]  (6.08 ns)

 <State 36>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v39_2_addr', kernel.cpp:131) [211]  (0 ns)
	'store' operation ('store_ln131', kernel.cpp:131) of variable 'v53', kernel.cpp:130 on array 'v39_2' [256]  (3.25 ns)

 <State 37>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
