{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723771765274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723771765274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 22:29:25 2024 " "Processing started: Thu Aug 15 22:29:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723771765274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723771765274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mips32 -c ProcessUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mips32 -c ProcessUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723771765274 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723771765358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723771765358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ProcessUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessUnit " "Found entity 1: ProcessUnit" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723771769006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723771769006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionParser.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionParser.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionParser " "Found entity 1: InstructionParser" {  } { { "InstructionParser.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/InstructionParser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723771769006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723771769006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723771769007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723771769007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registers.v 1 1 " "Found 1 design units, including 1 entities, in source file Registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723771769007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723771769007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723771769007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723771769007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mips32.v 1 1 " "Found 1 design units, including 1 entities, in source file Mips32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mips32 " "Found entity 1: Mips32" {  } { { "Mips32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Mips32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723771769007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723771769007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU32.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "ALU32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723771769007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723771769007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProgramCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723771769008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723771769008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxInput.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxInput.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxInput " "Found entity 1: MuxInput" {  } { { "MuxInput.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/MuxInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723771769008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723771769008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723771769008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723771769008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RtAndRdMux.v 1 1 " "Found 1 design units, including 1 entities, in source file RtAndRdMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 RtAndRdMux " "Found entity 1: RtAndRdMux" {  } { { "RtAndRdMux.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/RtAndRdMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723771769008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723771769008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignalExtend.v 1 1 " "Found 1 design units, including 1 entities, in source file SignalExtend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalExtend " "Found entity 1: SignalExtend" {  } { { "SignalExtend.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/SignalExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723771769009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723771769009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Alu32Mux.v 1 1 " "Found 1 design units, including 1 entities, in source file Alu32Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu32Mux " "Found entity 1: Alu32Mux" {  } { { "Alu32Mux.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Alu32Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723771769009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723771769009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCMux.v 1 1 " "Found 1 design units, including 1 entities, in source file PCMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCMux " "Found entity 1: PCMux" {  } { { "PCMux.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/PCMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723771769009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723771769009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemMux.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemMux " "Found entity 1: DataMemMux" {  } { { "DataMemMux.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/DataMemMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723771769009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723771769009 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DataRead2 ProcessUnit.v(147) " "Verilog HDL Implicit Net warning at ProcessUnit.v(147): created implicit net for \"DataRead2\"" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723771769009 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(75) " "Verilog HDL Instantiation warning at ProcessUnit.v(75): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 75 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723771769009 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(81) " "Verilog HDL Instantiation warning at ProcessUnit.v(81): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 81 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723771769009 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(92) " "Verilog HDL Instantiation warning at ProcessUnit.v(92): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 92 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723771769009 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(99) " "Verilog HDL Instantiation warning at ProcessUnit.v(99): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723771769009 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(110) " "Verilog HDL Instantiation warning at ProcessUnit.v(110): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 110 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723771769009 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(115) " "Verilog HDL Instantiation warning at ProcessUnit.v(115): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 115 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723771769009 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(122) " "Verilog HDL Instantiation warning at ProcessUnit.v(122): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 122 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723771769009 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(131) " "Verilog HDL Instantiation warning at ProcessUnit.v(131): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 131 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723771769010 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(143) " "Verilog HDL Instantiation warning at ProcessUnit.v(143): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 143 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723771769010 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(152) " "Verilog HDL Instantiation warning at ProcessUnit.v(152): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 152 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723771769010 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(159) " "Verilog HDL Instantiation warning at ProcessUnit.v(159): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 159 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723771769010 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mips32.v(35) " "Verilog HDL Instantiation warning at Mips32.v(35): instance has no name" {  } { { "Mips32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Mips32.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723771769010 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mips32.v(51) " "Verilog HDL Instantiation warning at Mips32.v(51): instance has no name" {  } { { "Mips32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Mips32.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723771769011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mips32 " "Elaborating entity \"Mips32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723771769031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessUnit ProcessUnit:comb_3 " "Elaborating entity \"ProcessUnit\" for hierarchy \"ProcessUnit:comb_3\"" {  } { { "Mips32.v" "comb_3" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Mips32.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723771769033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProcessUnit:comb_3\|ProgramCounter:comb_3 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProcessUnit:comb_3\|ProgramCounter:comb_3\"" {  } { { "ProcessUnit.v" "comb_3" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723771769034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ProgramCounter.v(14) " "Verilog HDL assignment warning at ProgramCounter.v(14): truncated value with size 32 to match size of target (1)" {  } { { "ProgramCounter.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProgramCounter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723771769034 "|Mips32|ProcessUnit:comb_3|ProgramCounter:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ProgramCounter.v(17) " "Verilog HDL assignment warning at ProgramCounter.v(17): truncated value with size 32 to match size of target (1)" {  } { { "ProgramCounter.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProgramCounter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723771769034 "|Mips32|ProcessUnit:comb_3|ProgramCounter:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory ProcessUnit:comb_3\|InstructionMemory:comb_4 " "Elaborating entity \"InstructionMemory\" for hierarchy \"ProcessUnit:comb_3\|InstructionMemory:comb_4\"" {  } { { "ProcessUnit.v" "comb_4" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723771769034 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem InstructionMemory.v(7) " "Verilog HDL warning at InstructionMemory.v(7): object mem used but never assigned" {  } { { "InstructionMemory.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/InstructionMemory.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1723771769035 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionParser ProcessUnit:comb_3\|InstructionParser:comb_5 " "Elaborating entity \"InstructionParser\" for hierarchy \"ProcessUnit:comb_3\|InstructionParser:comb_5\"" {  } { { "ProcessUnit.v" "comb_5" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723771769035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RtAndRdMux ProcessUnit:comb_3\|RtAndRdMux:comb_6 " "Elaborating entity \"RtAndRdMux\" for hierarchy \"ProcessUnit:comb_3\|RtAndRdMux:comb_6\"" {  } { { "ProcessUnit.v" "comb_6" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723771769035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers ProcessUnit:comb_3\|Registers:comb_7 " "Elaborating entity \"Registers\" for hierarchy \"ProcessUnit:comb_3\|Registers:comb_7\"" {  } { { "ProcessUnit.v" "comb_7" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723771769035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalExtend ProcessUnit:comb_3\|SignalExtend:comb_8 " "Elaborating entity \"SignalExtend\" for hierarchy \"ProcessUnit:comb_3\|SignalExtend:comb_8\"" {  } { { "ProcessUnit.v" "comb_8" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723771769036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu32Mux ProcessUnit:comb_3\|Alu32Mux:comb_9 " "Elaborating entity \"Alu32Mux\" for hierarchy \"ProcessUnit:comb_3\|Alu32Mux:comb_9\"" {  } { { "ProcessUnit.v" "comb_9" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723771769036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32 ProcessUnit:comb_3\|ALU32:comb_10 " "Elaborating entity \"ALU32\" for hierarchy \"ProcessUnit:comb_3\|ALU32:comb_10\"" {  } { { "ProcessUnit.v" "comb_10" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723771769036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU32.v(68) " "Verilog HDL assignment warning at ALU32.v(68): truncated value with size 32 to match size of target (1)" {  } { { "ALU32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723771769037 "|Mips32|ProcessUnit:comb_3|ALU32:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU32.v(74) " "Verilog HDL assignment warning at ALU32.v(74): truncated value with size 32 to match size of target (1)" {  } { { "ALU32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723771769037 "|Mips32|ProcessUnit:comb_3|ALU32:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU32.v(80) " "Verilog HDL assignment warning at ALU32.v(80): truncated value with size 32 to match size of target (1)" {  } { { "ALU32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723771769037 "|Mips32|ProcessUnit:comb_3|ALU32:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU32.v(86) " "Verilog HDL assignment warning at ALU32.v(86): truncated value with size 32 to match size of target (1)" {  } { { "ALU32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723771769037 "|Mips32|ProcessUnit:comb_3|ALU32:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU32.v(92) " "Verilog HDL assignment warning at ALU32.v(92): truncated value with size 32 to match size of target (1)" {  } { { "ALU32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723771769037 "|Mips32|ProcessUnit:comb_3|ALU32:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU32.v(98) " "Verilog HDL assignment warning at ALU32.v(98): truncated value with size 32 to match size of target (1)" {  } { { "ALU32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723771769037 "|Mips32|ProcessUnit:comb_3|ALU32:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU32.v(104) " "Verilog HDL assignment warning at ALU32.v(104): truncated value with size 32 to match size of target (1)" {  } { { "ALU32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723771769037 "|Mips32|ProcessUnit:comb_3|ALU32:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU32.v(110) " "Verilog HDL assignment warning at ALU32.v(110): truncated value with size 32 to match size of target (1)" {  } { { "ALU32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723771769037 "|Mips32|ProcessUnit:comb_3|ALU32:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU32.v(116) " "Verilog HDL assignment warning at ALU32.v(116): truncated value with size 32 to match size of target (1)" {  } { { "ALU32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723771769037 "|Mips32|ProcessUnit:comb_3|ALU32:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU32.v(122) " "Verilog HDL assignment warning at ALU32.v(122): truncated value with size 32 to match size of target (1)" {  } { { "ALU32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723771769037 "|Mips32|ProcessUnit:comb_3|ALU32:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU32.v(129) " "Verilog HDL assignment warning at ALU32.v(129): truncated value with size 32 to match size of target (1)" {  } { { "ALU32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723771769037 "|Mips32|ProcessUnit:comb_3|ALU32:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU32.v(135) " "Verilog HDL assignment warning at ALU32.v(135): truncated value with size 32 to match size of target (1)" {  } { { "ALU32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723771769037 "|Mips32|ProcessUnit:comb_3|ALU32:comb_10"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU32.v(113) " "Verilog HDL Case Statement warning at ALU32.v(113): case item expression covers a value already covered by a previous case item" {  } { { "ALU32.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v" 113 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1723771769037 "|Mips32|ProcessUnit:comb_3|ALU32:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCMux ProcessUnit:comb_3\|PCMux:comb_11 " "Elaborating entity \"PCMux\" for hierarchy \"ProcessUnit:comb_3\|PCMux:comb_11\"" {  } { { "ProcessUnit.v" "comb_11" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723771769037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory ProcessUnit:comb_3\|DataMemory:comb_12 " "Elaborating entity \"DataMemory\" for hierarchy \"ProcessUnit:comb_3\|DataMemory:comb_12\"" {  } { { "ProcessUnit.v" "comb_12" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723771769038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemMux ProcessUnit:comb_3\|DataMemMux:comb_13 " "Elaborating entity \"DataMemMux\" for hierarchy \"ProcessUnit:comb_3\|DataMemMux:comb_13\"" {  } { { "ProcessUnit.v" "comb_13" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723771769038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:comb_4 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:comb_4\"" {  } { { "Mips32.v" "comb_4" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Mips32.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(55) " "Verilog HDL Case Statement warning at ControlUnit.v(55): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 55 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(72) " "Verilog HDL Case Statement warning at ControlUnit.v(72): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 72 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(89) " "Verilog HDL Case Statement warning at ControlUnit.v(89): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 89 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(106) " "Verilog HDL Case Statement warning at ControlUnit.v(106): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 106 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(123) " "Verilog HDL Case Statement warning at ControlUnit.v(123): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 123 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(140) " "Verilog HDL Case Statement warning at ControlUnit.v(140): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 140 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(157) " "Verilog HDL Case Statement warning at ControlUnit.v(157): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 157 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(174) " "Verilog HDL Case Statement warning at ControlUnit.v(174): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 174 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(191) " "Verilog HDL Case Statement warning at ControlUnit.v(191): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 191 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(208) " "Verilog HDL Case Statement warning at ControlUnit.v(208): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 208 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(225) " "Verilog HDL Case Statement warning at ControlUnit.v(225): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 225 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(242) " "Verilog HDL Case Statement warning at ControlUnit.v(242): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 242 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(259) " "Verilog HDL Case Statement warning at ControlUnit.v(259): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 259 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(276) " "Verilog HDL Case Statement warning at ControlUnit.v(276): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 276 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(293) " "Verilog HDL Case Statement warning at ControlUnit.v(293): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 293 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(310) " "Verilog HDL Case Statement warning at ControlUnit.v(310): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 310 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(327) " "Verilog HDL Case Statement warning at ControlUnit.v(327): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 327 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(344) " "Verilog HDL Case Statement warning at ControlUnit.v(344): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 344 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(361) " "Verilog HDL Case Statement warning at ControlUnit.v(361): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 361 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(378) " "Verilog HDL Case Statement warning at ControlUnit.v(378): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 378 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(395) " "Verilog HDL Case Statement warning at ControlUnit.v(395): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 395 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(412) " "Verilog HDL Case Statement warning at ControlUnit.v(412): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 412 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(429) " "Verilog HDL Case Statement warning at ControlUnit.v(429): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 429 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(446) " "Verilog HDL Case Statement warning at ControlUnit.v(446): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 446 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(463) " "Verilog HDL Case Statement warning at ControlUnit.v(463): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 463 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(480) " "Verilog HDL Case Statement warning at ControlUnit.v(480): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 480 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(497) " "Verilog HDL Case Statement warning at ControlUnit.v(497): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 497 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(514) " "Verilog HDL Case Statement warning at ControlUnit.v(514): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 514 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(531) " "Verilog HDL Case Statement warning at ControlUnit.v(531): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 531 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(548) " "Verilog HDL Case Statement warning at ControlUnit.v(548): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 548 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(565) " "Verilog HDL Case Statement warning at ControlUnit.v(565): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 565 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ControlUnit.v(582) " "Verilog HDL Case Statement warning at ControlUnit.v(582): case item expression never matches the case expression" {  } { { "ControlUnit.v" "" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v" 582 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1723771769039 "|Mips32|ControlUnit:comb_4"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rt comb_5 " "Port \"rt\" does not exist in macrofunction \"comb_5\"" {  } { { "ProcessUnit.v" "comb_5" { Text "/home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 92 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723771769059 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1723771769060 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 64 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723771769082 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 15 22:29:29 2024 " "Processing ended: Thu Aug 15 22:29:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723771769082 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723771769082 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723771769082 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723771769082 ""}
