// Seed: 1521283442
module module_0 ();
  assign id_1 = 1'b0;
  assign module_1.id_0 = 0;
  wire id_2;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input tri id_0
);
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input wire id_1,
    input tri  id_2
);
  supply0 id_4 = id_1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
endmodule
