<AutoPilot:project xmlns:AutoPilot="com.autoesl.autopilot.project" projectType="C/C++" name="coreConv" top="coreConv">
    <files>
        <file name="/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp" sc="0" tb="false" cflags="-g -DVGG16 -I/home/zhoujw/FPGA/PipeCNN/project_xilinx/device" csimflags="" blackbox="false"/>
    </files>
    <solutions>
        <solution name="solution" status=""/>
    </solutions>
</AutoPilot:project>

