============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 15:03:44 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6405 instances
RUN-0007 : 2636 luts, 2186 seqs, 954 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7551 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 5103 nets have 2 pins
RUN-1001 : 1497 nets have [3 - 5] pins
RUN-1001 : 757 nets have [6 - 10] pins
RUN-1001 : 114 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1394     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     583     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  36   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 195
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6403 instances, 2636 luts, 2186 seqs, 1411 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1802 pins
PHY-0007 : Cell area utilization is 27%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 30273, tnet num: 7549, tinst num: 6403, tnode num: 37449, tedge num: 49919.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.197763s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (100.4%)

RUN-1004 : used memory is 273 MB, reserved memory is 251 MB, peak memory is 273 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7549 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.345666s wall, 1.296875s user + 0.046875s system = 1.343750s CPU (99.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.80225e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6403.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.17694e+06, overlap = 45.75
PHY-3002 : Step(2): len = 1.04273e+06, overlap = 51.0625
PHY-3002 : Step(3): len = 623218, overlap = 68.5
PHY-3002 : Step(4): len = 553908, overlap = 80.3125
PHY-3002 : Step(5): len = 451456, overlap = 85.8125
PHY-3002 : Step(6): len = 397706, overlap = 105.938
PHY-3002 : Step(7): len = 351168, overlap = 122.375
PHY-3002 : Step(8): len = 315372, overlap = 143.969
PHY-3002 : Step(9): len = 273898, overlap = 172.219
PHY-3002 : Step(10): len = 244737, overlap = 210.625
PHY-3002 : Step(11): len = 228548, overlap = 226.625
PHY-3002 : Step(12): len = 222857, overlap = 250
PHY-3002 : Step(13): len = 200162, overlap = 275.906
PHY-3002 : Step(14): len = 188972, overlap = 291.562
PHY-3002 : Step(15): len = 182856, overlap = 297.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.15068e-05
PHY-3002 : Step(16): len = 202987, overlap = 200.469
PHY-3002 : Step(17): len = 210471, overlap = 184.375
PHY-3002 : Step(18): len = 199958, overlap = 166.5
PHY-3002 : Step(19): len = 205816, overlap = 157.688
PHY-3002 : Step(20): len = 216000, overlap = 144.875
PHY-3002 : Step(21): len = 219051, overlap = 122.781
PHY-3002 : Step(22): len = 217802, overlap = 111.438
PHY-3002 : Step(23): len = 214385, overlap = 109.906
PHY-3002 : Step(24): len = 214135, overlap = 96.1875
PHY-3002 : Step(25): len = 205956, overlap = 93.125
PHY-3002 : Step(26): len = 205603, overlap = 86.6875
PHY-3002 : Step(27): len = 197253, overlap = 77.5
PHY-3002 : Step(28): len = 195472, overlap = 75.1875
PHY-3002 : Step(29): len = 192015, overlap = 73.9688
PHY-3002 : Step(30): len = 188975, overlap = 72.9062
PHY-3002 : Step(31): len = 184367, overlap = 74.9062
PHY-3002 : Step(32): len = 180704, overlap = 69.0938
PHY-3002 : Step(33): len = 180323, overlap = 62.7812
PHY-3002 : Step(34): len = 177104, overlap = 67.75
PHY-3002 : Step(35): len = 176860, overlap = 64.8125
PHY-3002 : Step(36): len = 175870, overlap = 64.9688
PHY-3002 : Step(37): len = 171995, overlap = 58.3125
PHY-3002 : Step(38): len = 171629, overlap = 60.75
PHY-3002 : Step(39): len = 169416, overlap = 70.0625
PHY-3002 : Step(40): len = 169193, overlap = 74.625
PHY-3002 : Step(41): len = 166281, overlap = 70.8438
PHY-3002 : Step(42): len = 166289, overlap = 66.5625
PHY-3002 : Step(43): len = 166709, overlap = 65.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.30136e-05
PHY-3002 : Step(44): len = 165939, overlap = 69.4375
PHY-3002 : Step(45): len = 166153, overlap = 69.625
PHY-3002 : Step(46): len = 166575, overlap = 71.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.60272e-05
PHY-3002 : Step(47): len = 169806, overlap = 68.9062
PHY-3002 : Step(48): len = 170228, overlap = 68.9375
PHY-3002 : Step(49): len = 171383, overlap = 72.0625
PHY-3002 : Step(50): len = 171451, overlap = 71.9062
PHY-3002 : Step(51): len = 171469, overlap = 68.2812
PHY-3002 : Step(52): len = 171494, overlap = 68.5
PHY-3002 : Step(53): len = 172816, overlap = 73.0625
PHY-3002 : Step(54): len = 175610, overlap = 68.9062
PHY-3002 : Step(55): len = 177965, overlap = 66.0312
PHY-3002 : Step(56): len = 180528, overlap = 56.7188
PHY-3002 : Step(57): len = 181814, overlap = 54.9375
PHY-3002 : Step(58): len = 181614, overlap = 54.7188
PHY-3002 : Step(59): len = 181657, overlap = 49.0312
PHY-3002 : Step(60): len = 181833, overlap = 49.6875
PHY-3002 : Step(61): len = 181854, overlap = 51.0625
PHY-3002 : Step(62): len = 181109, overlap = 47.6875
PHY-3002 : Step(63): len = 181228, overlap = 46.4375
PHY-3002 : Step(64): len = 182531, overlap = 40.0625
PHY-3002 : Step(65): len = 182352, overlap = 44.4062
PHY-3002 : Step(66): len = 182344, overlap = 46.4688
PHY-3002 : Step(67): len = 180925, overlap = 44.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.20544e-05
PHY-3002 : Step(68): len = 182131, overlap = 44.1562
PHY-3002 : Step(69): len = 182218, overlap = 44.2188
PHY-3002 : Step(70): len = 183186, overlap = 39.3438
PHY-3002 : Step(71): len = 183776, overlap = 39.4062
PHY-3002 : Step(72): len = 187195, overlap = 40.8125
PHY-3002 : Step(73): len = 192015, overlap = 34.1875
PHY-3002 : Step(74): len = 199399, overlap = 30.5
PHY-3002 : Step(75): len = 198387, overlap = 31.9375
PHY-3002 : Step(76): len = 197685, overlap = 29.4375
PHY-3002 : Step(77): len = 196779, overlap = 31.0625
PHY-3002 : Step(78): len = 197666, overlap = 29.0625
PHY-3002 : Step(79): len = 196873, overlap = 31.25
PHY-3002 : Step(80): len = 196410, overlap = 33.5
PHY-3002 : Step(81): len = 195264, overlap = 33.5
PHY-3002 : Step(82): len = 195023, overlap = 33.5
PHY-3002 : Step(83): len = 194485, overlap = 33.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000184109
PHY-3002 : Step(84): len = 195194, overlap = 31.25
PHY-3002 : Step(85): len = 195559, overlap = 28.5
PHY-3002 : Step(86): len = 195875, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022630s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (207.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7551.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 244984, over cnt = 963(2%), over = 4429, worst = 41
PHY-1001 : End global iterations;  0.378447s wall, 0.531250s user + 0.109375s system = 0.640625s CPU (169.3%)

PHY-1001 : Congestion index: top1 = 59.25, top5 = 42.78, top10 = 34.60, top15 = 29.79.
PHY-3001 : End congestion estimation;  0.491883s wall, 0.640625s user + 0.109375s system = 0.750000s CPU (152.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7549 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.173004s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.22683e-06
PHY-3002 : Step(87): len = 200644, overlap = 43
PHY-3002 : Step(88): len = 201421, overlap = 42.9062
PHY-3002 : Step(89): len = 186960, overlap = 54.125
PHY-3002 : Step(90): len = 186449, overlap = 62.125
PHY-3002 : Step(91): len = 178069, overlap = 70.4375
PHY-3002 : Step(92): len = 177945, overlap = 71.4062
PHY-3002 : Step(93): len = 174552, overlap = 68.625
PHY-3002 : Step(94): len = 174267, overlap = 68.9688
PHY-3002 : Step(95): len = 173103, overlap = 74.1875
PHY-3002 : Step(96): len = 174745, overlap = 75.0938
PHY-3002 : Step(97): len = 169584, overlap = 77.1562
PHY-3002 : Step(98): len = 169584, overlap = 77.1562
PHY-3002 : Step(99): len = 168077, overlap = 77.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.44537e-05
PHY-3002 : Step(100): len = 169812, overlap = 70.4062
PHY-3002 : Step(101): len = 169812, overlap = 70.4062
PHY-3002 : Step(102): len = 169785, overlap = 70.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.89073e-05
PHY-3002 : Step(103): len = 181026, overlap = 45.4688
PHY-3002 : Step(104): len = 182479, overlap = 45.75
PHY-3002 : Step(105): len = 183906, overlap = 45.5938
PHY-3002 : Step(106): len = 184270, overlap = 49.0312
PHY-3002 : Step(107): len = 185874, overlap = 45.9062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.78147e-05
PHY-3002 : Step(108): len = 187237, overlap = 42.7812
PHY-3002 : Step(109): len = 187599, overlap = 42.25
PHY-3002 : Step(110): len = 200781, overlap = 22.0625
PHY-3002 : Step(111): len = 209684, overlap = 21.4062
PHY-3002 : Step(112): len = 201173, overlap = 17.875
PHY-3002 : Step(113): len = 200726, overlap = 17.8125
PHY-3002 : Step(114): len = 196187, overlap = 20.375
PHY-3002 : Step(115): len = 195374, overlap = 20.1875
PHY-3002 : Step(116): len = 193199, overlap = 23.2812
PHY-3002 : Step(117): len = 192766, overlap = 24.5312
PHY-3002 : Step(118): len = 192185, overlap = 24.8125
PHY-3002 : Step(119): len = 193092, overlap = 25.25
PHY-3002 : Step(120): len = 194042, overlap = 26.5625
PHY-3002 : Step(121): len = 194625, overlap = 26.4062
PHY-3002 : Step(122): len = 197680, overlap = 16.6562
PHY-3002 : Step(123): len = 196860, overlap = 20.9375
PHY-3002 : Step(124): len = 196587, overlap = 21.1562
PHY-3002 : Step(125): len = 196268, overlap = 18.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000115629
PHY-3002 : Step(126): len = 197623, overlap = 22.3125
PHY-3002 : Step(127): len = 197821, overlap = 22.5625
PHY-3002 : Step(128): len = 201031, overlap = 24.0312
PHY-3002 : Step(129): len = 204384, overlap = 26
PHY-3002 : Step(130): len = 203823, overlap = 24.8125
PHY-3002 : Step(131): len = 203811, overlap = 23.5312
PHY-3002 : Step(132): len = 203523, overlap = 21.8438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000231259
PHY-3002 : Step(133): len = 207189, overlap = 24.2812
PHY-3002 : Step(134): len = 208502, overlap = 22.3438
PHY-3002 : Step(135): len = 217371, overlap = 20.3125
PHY-3002 : Step(136): len = 222133, overlap = 19.8125
PHY-3002 : Step(137): len = 218919, overlap = 17.25
PHY-3002 : Step(138): len = 217825, overlap = 14.5625
PHY-3002 : Step(139): len = 217578, overlap = 14.5625
PHY-3002 : Step(140): len = 216699, overlap = 14.625
PHY-3002 : Step(141): len = 216888, overlap = 14.3125
PHY-3002 : Step(142): len = 217312, overlap = 14.1875
PHY-3002 : Step(143): len = 217042, overlap = 14.5625
PHY-3002 : Step(144): len = 217408, overlap = 14.5625
PHY-3002 : Step(145): len = 217650, overlap = 13.4062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000462517
PHY-3002 : Step(146): len = 219237, overlap = 12.625
PHY-3002 : Step(147): len = 221502, overlap = 11.8125
PHY-3002 : Step(148): len = 223841, overlap = 12.5625
PHY-3002 : Step(149): len = 227315, overlap = 12.3125
PHY-3002 : Step(150): len = 229624, overlap = 11.9375
PHY-3002 : Step(151): len = 229489, overlap = 12.3125
PHY-3002 : Step(152): len = 229400, overlap = 12.4375
PHY-3002 : Step(153): len = 228327, overlap = 14.9375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000925035
PHY-3002 : Step(154): len = 229143, overlap = 13.25
PHY-3002 : Step(155): len = 230519, overlap = 12.3125
PHY-3002 : Step(156): len = 232590, overlap = 9.375
PHY-3002 : Step(157): len = 235706, overlap = 10.1875
PHY-3002 : Step(158): len = 237544, overlap = 10
PHY-3002 : Step(159): len = 239199, overlap = 10.3125
PHY-3002 : Step(160): len = 239280, overlap = 10.125
PHY-3002 : Step(161): len = 238960, overlap = 9.125
PHY-3002 : Step(162): len = 238753, overlap = 9.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00185007
PHY-3002 : Step(163): len = 239659, overlap = 9.5
PHY-3002 : Step(164): len = 240665, overlap = 9.375
PHY-3002 : Step(165): len = 243144, overlap = 9.0625
PHY-3002 : Step(166): len = 244875, overlap = 8.8125
PHY-3002 : Step(167): len = 247213, overlap = 8.4375
PHY-3002 : Step(168): len = 250043, overlap = 9.0625
PHY-3002 : Step(169): len = 250992, overlap = 9.1875
PHY-3002 : Step(170): len = 250835, overlap = 7.875
PHY-3002 : Step(171): len = 250291, overlap = 8.5625
PHY-3002 : Step(172): len = 249568, overlap = 8.5
PHY-3002 : Step(173): len = 248124, overlap = 8.375
PHY-3002 : Step(174): len = 246797, overlap = 7.625
PHY-3002 : Step(175): len = 246164, overlap = 8.4375
PHY-3002 : Step(176): len = 245727, overlap = 8.375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.003472
PHY-3002 : Step(177): len = 246118, overlap = 8.3125
PHY-3002 : Step(178): len = 247426, overlap = 8.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 51/7551.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 288920, over cnt = 993(2%), over = 4123, worst = 26
PHY-1001 : End global iterations;  0.401601s wall, 0.718750s user + 0.062500s system = 0.781250s CPU (194.5%)

PHY-1001 : Congestion index: top1 = 50.15, top5 = 38.36, top10 = 32.33, top15 = 28.68.
PHY-3001 : End congestion estimation;  0.524422s wall, 0.859375s user + 0.062500s system = 0.921875s CPU (175.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7549 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.182748s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.92686e-05
PHY-3002 : Step(179): len = 247095, overlap = 77.5625
PHY-3002 : Step(180): len = 248264, overlap = 61.7812
PHY-3002 : Step(181): len = 240321, overlap = 47.2188
PHY-3002 : Step(182): len = 237932, overlap = 49.4375
PHY-3002 : Step(183): len = 233484, overlap = 49.375
PHY-3002 : Step(184): len = 229736, overlap = 46.8125
PHY-3002 : Step(185): len = 225423, overlap = 43.6875
PHY-3002 : Step(186): len = 224106, overlap = 41.625
PHY-3002 : Step(187): len = 222593, overlap = 41.875
PHY-3002 : Step(188): len = 222479, overlap = 41.875
PHY-3002 : Step(189): len = 222240, overlap = 38.375
PHY-3002 : Step(190): len = 219480, overlap = 37.1875
PHY-3002 : Step(191): len = 218306, overlap = 38.0625
PHY-3002 : Step(192): len = 217133, overlap = 37.6875
PHY-3002 : Step(193): len = 216522, overlap = 36.9062
PHY-3002 : Step(194): len = 215774, overlap = 43.25
PHY-3002 : Step(195): len = 215548, overlap = 40.5625
PHY-3002 : Step(196): len = 213945, overlap = 38.8438
PHY-3002 : Step(197): len = 213642, overlap = 38.2188
PHY-3002 : Step(198): len = 213129, overlap = 37.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000198537
PHY-3002 : Step(199): len = 216766, overlap = 34.75
PHY-3002 : Step(200): len = 218781, overlap = 35.25
PHY-3002 : Step(201): len = 221337, overlap = 33.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000390648
PHY-3002 : Step(202): len = 223551, overlap = 33.1875
PHY-3002 : Step(203): len = 225999, overlap = 31.0625
PHY-3002 : Step(204): len = 230768, overlap = 28.1875
PHY-3002 : Step(205): len = 233868, overlap = 27.0312
PHY-3002 : Step(206): len = 234742, overlap = 26.6875
PHY-3002 : Step(207): len = 234960, overlap = 25.2812
PHY-3002 : Step(208): len = 234559, overlap = 22.1875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 30273, tnet num: 7549, tinst num: 6403, tnode num: 37449, tedge num: 49919.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.208022s wall, 1.171875s user + 0.046875s system = 1.218750s CPU (100.9%)

RUN-1004 : used memory is 314 MB, reserved memory is 295 MB, peak memory is 328 MB
OPT-1001 : Total overflow 219.94 peak overflow 1.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 140/7551.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 290584, over cnt = 1015(2%), over = 3233, worst = 24
PHY-1001 : End global iterations;  0.484010s wall, 0.765625s user + 0.062500s system = 0.828125s CPU (171.1%)

PHY-1001 : Congestion index: top1 = 41.72, top5 = 32.59, top10 = 28.49, top15 = 25.95.
PHY-1001 : End incremental global routing;  0.607244s wall, 0.875000s user + 0.078125s system = 0.953125s CPU (157.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7549 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.187771s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.920175s wall, 1.187500s user + 0.078125s system = 1.265625s CPU (137.5%)

OPT-1001 : Current memory(MB): used = 322, reserve = 303, peak = 328.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6004/7551.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 290584, over cnt = 1015(2%), over = 3233, worst = 24
PHY-1002 : len = 301160, over cnt = 610(1%), over = 1618, worst = 13
PHY-1002 : len = 310592, over cnt = 195(0%), over = 439, worst = 10
PHY-1002 : len = 313400, over cnt = 58(0%), over = 133, worst = 7
PHY-1002 : len = 314440, over cnt = 18(0%), over = 45, worst = 7
PHY-1001 : End global iterations;  0.424144s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (162.1%)

PHY-1001 : Congestion index: top1 = 36.62, top5 = 29.29, top10 = 26.03, top15 = 24.04.
OPT-1001 : End congestion update;  0.539892s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (147.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7549 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.147599s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (105.9%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.687622s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (138.6%)

OPT-1001 : Current memory(MB): used = 325, reserve = 307, peak = 328.
OPT-1001 : End physical optimization;  2.877230s wall, 3.359375s user + 0.125000s system = 3.484375s CPU (121.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2636 LUT to BLE ...
SYN-4008 : Packed 2636 LUT and 1133 SEQ to BLE.
SYN-4003 : Packing 1053 remaining SEQ's ...
SYN-4005 : Packed 603 SEQ with LUT/SLICE
SYN-4006 : 1061 single LUT's are left
SYN-4006 : 450 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3086/5687 primitive instances ...
PHY-3001 : End packing;  0.314887s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (104.2%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3325 instances
RUN-1001 : 1576 mslices, 1577 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6490 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4001 nets have 2 pins
RUN-1001 : 1515 nets have [3 - 5] pins
RUN-1001 : 778 nets have [6 - 10] pins
RUN-1001 : 118 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 3323 instances, 3153 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1058 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 235455, Over = 51
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3232/6490.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 305696, over cnt = 401(1%), over = 584, worst = 5
PHY-1002 : len = 307056, over cnt = 273(0%), over = 361, worst = 5
PHY-1002 : len = 310072, over cnt = 81(0%), over = 98, worst = 4
PHY-1002 : len = 311192, over cnt = 20(0%), over = 21, worst = 2
PHY-1002 : len = 311480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.597463s wall, 0.781250s user + 0.046875s system = 0.828125s CPU (138.6%)

PHY-1001 : Congestion index: top1 = 34.33, top5 = 28.81, top10 = 25.42, top15 = 23.36.
PHY-3001 : End congestion estimation;  0.751117s wall, 0.937500s user + 0.046875s system = 0.984375s CPU (131.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26541, tnet num: 6488, tinst num: 3323, tnode num: 31763, tedge num: 45591.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.366068s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (99.5%)

RUN-1004 : used memory is 132 MB, reserved memory is 314 MB, peak memory is 328 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.551659s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.26339e-05
PHY-3002 : Step(209): len = 227900, overlap = 50.75
PHY-3002 : Step(210): len = 225615, overlap = 51.5
PHY-3002 : Step(211): len = 216924, overlap = 57.25
PHY-3002 : Step(212): len = 213464, overlap = 66.75
PHY-3002 : Step(213): len = 210159, overlap = 69.75
PHY-3002 : Step(214): len = 207757, overlap = 76.5
PHY-3002 : Step(215): len = 206679, overlap = 81.75
PHY-3002 : Step(216): len = 205301, overlap = 81.5
PHY-3002 : Step(217): len = 205065, overlap = 79.25
PHY-3002 : Step(218): len = 204983, overlap = 76
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.52678e-05
PHY-3002 : Step(219): len = 212399, overlap = 66.75
PHY-3002 : Step(220): len = 213500, overlap = 66
PHY-3002 : Step(221): len = 214800, overlap = 57.25
PHY-3002 : Step(222): len = 215145, overlap = 57.25
PHY-3002 : Step(223): len = 217474, overlap = 54.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000130536
PHY-3002 : Step(224): len = 224973, overlap = 45.5
PHY-3002 : Step(225): len = 227530, overlap = 42.75
PHY-3002 : Step(226): len = 233018, overlap = 39.75
PHY-3002 : Step(227): len = 234846, overlap = 35.5
PHY-3002 : Step(228): len = 235776, overlap = 30.5
PHY-3002 : Step(229): len = 235295, overlap = 30.25
PHY-3002 : Step(230): len = 235054, overlap = 31.25
PHY-3002 : Step(231): len = 234377, overlap = 34
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000261071
PHY-3002 : Step(232): len = 240193, overlap = 29
PHY-3002 : Step(233): len = 243736, overlap = 29
PHY-3002 : Step(234): len = 246227, overlap = 26.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000522143
PHY-3002 : Step(235): len = 248820, overlap = 24.25
PHY-3002 : Step(236): len = 252056, overlap = 23
PHY-3002 : Step(237): len = 257205, overlap = 21.5
PHY-3002 : Step(238): len = 258730, overlap = 21.25
PHY-3002 : Step(239): len = 259181, overlap = 20.75
PHY-3002 : Step(240): len = 259232, overlap = 20.5
PHY-3002 : Step(241): len = 258825, overlap = 21.25
PHY-3002 : Step(242): len = 258902, overlap = 20.5
PHY-3002 : Step(243): len = 259311, overlap = 19.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000964115
PHY-3002 : Step(244): len = 262379, overlap = 19.75
PHY-3002 : Step(245): len = 264567, overlap = 19
PHY-3002 : Step(246): len = 266652, overlap = 16.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0018054
PHY-3002 : Step(247): len = 267723, overlap = 17.25
PHY-3002 : Step(248): len = 270165, overlap = 15.25
PHY-3002 : Step(249): len = 274067, overlap = 14
PHY-3002 : Step(250): len = 275592, overlap = 15.75
PHY-3002 : Step(251): len = 275811, overlap = 15
PHY-3002 : Step(252): len = 275927, overlap = 14.75
PHY-3002 : Step(253): len = 276123, overlap = 14.25
PHY-3002 : Step(254): len = 276379, overlap = 14.25
PHY-3002 : Step(255): len = 277017, overlap = 14.5
PHY-3002 : Step(256): len = 277741, overlap = 14
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00310072
PHY-3002 : Step(257): len = 278795, overlap = 14.25
PHY-3002 : Step(258): len = 279969, overlap = 14
PHY-3002 : Step(259): len = 281576, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.116373s wall, 0.671875s user + 2.156250s system = 2.828125s CPU (253.3%)

PHY-3001 : Trial Legalized: Len = 291858
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 126/6490.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 364168, over cnt = 525(1%), over = 795, worst = 6
PHY-1002 : len = 366968, over cnt = 302(0%), over = 405, worst = 6
PHY-1002 : len = 370088, over cnt = 75(0%), over = 101, worst = 4
PHY-1002 : len = 370640, over cnt = 38(0%), over = 51, worst = 3
PHY-1002 : len = 371280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.901134s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (173.4%)

PHY-1001 : Congestion index: top1 = 35.60, top5 = 30.20, top10 = 27.26, top15 = 25.23.
PHY-3001 : End congestion estimation;  1.060790s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (162.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.170197s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00012859
PHY-3002 : Step(260): len = 277092, overlap = 0.25
PHY-3002 : Step(261): len = 263845, overlap = 5
PHY-3002 : Step(262): len = 261088, overlap = 7
PHY-3002 : Step(263): len = 260103, overlap = 7.5
PHY-3002 : Step(264): len = 259604, overlap = 8.5
PHY-3002 : Step(265): len = 258278, overlap = 8.75
PHY-3002 : Step(266): len = 257957, overlap = 9.25
PHY-3002 : Step(267): len = 257050, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009295s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (168.1%)

PHY-3001 : Legalized: Len = 262394, Over = 0
PHY-3001 : Spreading special nets. 26 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026792s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.6%)

PHY-3001 : 29 instances has been re-located, deltaX = 5, deltaY = 15, maxDist = 1.
PHY-3001 : Final: Len = 262784, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26541, tnet num: 6488, tinst num: 3323, tnode num: 31763, tedge num: 45591.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.378672s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (99.7%)

RUN-1004 : used memory is 159 MB, reserved memory is 318 MB, peak memory is 328 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1785/6490.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 337704, over cnt = 489(1%), over = 743, worst = 5
PHY-1002 : len = 339120, over cnt = 350(0%), over = 510, worst = 5
PHY-1002 : len = 341784, over cnt = 161(0%), over = 249, worst = 5
PHY-1002 : len = 343632, over cnt = 55(0%), over = 78, worst = 4
PHY-1002 : len = 344528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.820965s wall, 1.062500s user + 0.078125s system = 1.140625s CPU (138.9%)

PHY-1001 : Congestion index: top1 = 36.14, top5 = 29.32, top10 = 26.50, top15 = 24.55.
PHY-1001 : End incremental global routing;  0.975367s wall, 1.234375s user + 0.078125s system = 1.312500s CPU (134.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.187215s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.297794s wall, 1.546875s user + 0.078125s system = 1.625000s CPU (125.2%)

OPT-1001 : Current memory(MB): used = 165, reserve = 320, peak = 328.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5527/6490.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 344528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.052791s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.8%)

PHY-1001 : Congestion index: top1 = 36.14, top5 = 29.32, top10 = 26.50, top15 = 24.55.
OPT-1001 : End congestion update;  0.182779s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.131234s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (95.2%)

OPT-0007 : Start: WNS 4395 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.314158s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (99.5%)

OPT-1001 : Current memory(MB): used = 167, reserve = 321, peak = 328.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.127133s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (110.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5527/6490.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 344528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045768s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.4%)

PHY-1001 : Congestion index: top1 = 36.14, top5 = 29.32, top10 = 26.50, top15 = 24.55.
PHY-1001 : End incremental global routing;  0.173930s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.169692s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5527/6490.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 344528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.046528s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.7%)

PHY-1001 : Congestion index: top1 = 36.14, top5 = 29.32, top10 = 26.50, top15 = 24.55.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.126937s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4395 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 35.586207
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.816867s wall, 4.046875s user + 0.093750s system = 4.140625s CPU (108.5%)

RUN-1003 : finish command "place" in  24.912198s wall, 46.671875s user + 13.703125s system = 60.375000s CPU (242.4%)

RUN-1004 : used memory is 147 MB, reserved memory is 293 MB, peak memory is 328 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3325 instances
RUN-1001 : 1576 mslices, 1577 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6490 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4001 nets have 2 pins
RUN-1001 : 1515 nets have [3 - 5] pins
RUN-1001 : 778 nets have [6 - 10] pins
RUN-1001 : 118 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26541, tnet num: 6488, tinst num: 3323, tnode num: 31763, tedge num: 45591.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.308407s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (99.1%)

RUN-1004 : used memory is 238 MB, reserved memory is 312 MB, peak memory is 328 MB
PHY-1001 : 1576 mslices, 1577 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 328832, over cnt = 567(1%), over = 933, worst = 7
PHY-1002 : len = 331968, over cnt = 371(1%), over = 552, worst = 5
PHY-1002 : len = 336376, over cnt = 103(0%), over = 151, worst = 4
PHY-1002 : len = 337520, over cnt = 29(0%), over = 43, worst = 4
PHY-1002 : len = 338048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.878679s wall, 1.359375s user + 0.046875s system = 1.406250s CPU (160.0%)

PHY-1001 : Congestion index: top1 = 35.65, top5 = 29.03, top10 = 26.14, top15 = 24.25.
PHY-1001 : End global routing;  1.023275s wall, 1.500000s user + 0.046875s system = 1.546875s CPU (151.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 269, reserve = 343, peak = 328.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 528, reserve = 601, peak = 528.
PHY-1001 : End build detailed router design. 4.042782s wall, 4.015625s user + 0.031250s system = 4.046875s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 88056, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.342917s wall, 4.328125s user + 0.015625s system = 4.343750s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 561, reserve = 635, peak = 561.
PHY-1001 : End phase 1; 4.349125s wall, 4.328125s user + 0.015625s system = 4.343750s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 2500 net; 2.746794s wall, 2.750000s user + 0.000000s system = 2.750000s CPU (100.1%)

PHY-1022 : len = 912552, over cnt = 153(0%), over = 153, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 565, reserve = 639, peak = 565.
PHY-1001 : End initial routed; 12.503686s wall, 21.812500s user + 0.125000s system = 21.937500s CPU (175.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5274(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.632777s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 571, reserve = 645, peak = 571.
PHY-1001 : End phase 2; 14.136533s wall, 23.437500s user + 0.125000s system = 23.562500s CPU (166.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 912552, over cnt = 153(0%), over = 153, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023249s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 911608, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.127398s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (159.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 911304, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.086180s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (108.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 911240, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.060103s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5274(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.720218s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 29 feed throughs used by 23 nets
PHY-1001 : End commit to database; 0.801191s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (101.4%)

PHY-1001 : Current memory(MB): used = 606, reserve = 680, peak = 606.
PHY-1001 : End phase 3; 2.984860s wall, 3.078125s user + 0.000000s system = 3.078125s CPU (103.1%)

PHY-1003 : Routed, final wirelength = 911240
PHY-1001 : Current memory(MB): used = 607, reserve = 682, peak = 607.
PHY-1001 : End export database. 0.024457s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.8%)

PHY-1001 : End detail routing;  25.814847s wall, 35.140625s user + 0.187500s system = 35.328125s CPU (136.9%)

RUN-1003 : finish command "route" in  28.412944s wall, 38.218750s user + 0.250000s system = 38.468750s CPU (135.4%)

RUN-1004 : used memory is 607 MB, reserved memory is 682 MB, peak memory is 607 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5562   out of  19600   28.38%
#reg                     2189   out of  19600   11.17%
#le                      6012
  #lut only              3823   out of   6012   63.59%
  #reg only               450   out of   6012    7.49%
  #lut&reg               1739   out of   6012   28.93%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                              Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                   982
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                185
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                44
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                35
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_32.q0                        22
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                        17
#7        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_17.f1           11
#8        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                    10
#9        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_RGBYCbCr/img_cb1_b_n_syn_12.f0    10
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |6012   |4151    |1411    |2189    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |770    |509     |161     |386     |2       |0       |
|    command1                          |command                                    |56     |56      |0       |44      |0       |0       |
|    control1                          |control_interface                          |94     |62      |24      |47      |0       |0       |
|    data_path1                        |sdr_data_path                              |18     |18      |0       |2       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |123    |61      |18      |95      |1       |0       |
|      dcfifo_component                |softfifo                                   |123    |61      |18      |95      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |19      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |22      |0       |34      |0       |0       |
|    sdram1                            |sdram                                      |3      |3       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |122    |65      |18      |93      |1       |0       |
|      dcfifo_component                |softfifo                                   |122    |65      |18      |93      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |26      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |30     |19      |0       |30      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |7      |7       |0       |0       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |110    |65      |44      |30      |0       |0       |
|  u_camera_init                       |camera_init                                |605    |590     |9       |90      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |193    |193     |0       |42      |0       |0       |
|  u_camera_reader                     |camera_reader                              |91     |46      |17      |57      |0       |0       |
|  u_image_process                     |image_process                              |4183   |2711    |1170    |1565    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |181    |123     |45      |83      |2       |0       |
|      u_three_martix_4                |three_martix                               |167    |113     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |168    |112     |45      |80      |2       |0       |
|      u_three_martix_3                |three_martix                               |161    |107     |45      |73      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |927    |641     |249     |253     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |762    |485     |235     |270     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |534    |338     |190     |133     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |92     |62      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |89     |59      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |92     |62      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |56     |36      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |59     |39      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |228    |147     |45      |137     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |752    |482     |235     |264     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |528    |338     |190     |134     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |92     |62      |30      |33      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |101    |71      |30      |35      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |56     |36      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |66     |36      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |56     |36      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |67     |37      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |224    |144     |45      |130     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |748    |467     |235     |271     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |515    |325     |190     |133     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |93     |63      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |92     |62      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |31      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |56     |36      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |13      |0       |0       |
|      u_three_martix                  |three_martix                               |233    |142     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |90     |27      |14      |60      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |366    |222     |92      |156     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |158    |104     |47      |47      |0       |0       |
|      u_three_martix_2                |three_martix                               |208    |118     |45      |109     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |49     |49      |0       |29      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |176    |153     |10      |30      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3920  
    #2          2       656   
    #3          3       551   
    #4          4       260   
    #5        5-10      799   
    #6        11-50     146   
    #7       51-100      14   
    #8       101-500     1    
    #9        >500       1    
  Average     2.92            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.020598s wall, 1.562500s user + 0.031250s system = 1.593750s CPU (156.2%)

RUN-1004 : used memory is 604 MB, reserved memory is 679 MB, peak memory is 660 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3323
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6490, pip num: 62831
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 29
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3125 valid insts, and 191866 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.815984s wall, 74.234375s user + 0.484375s system = 74.718750s CPU (1284.7%)

RUN-1004 : used memory is 594 MB, reserved memory is 655 MB, peak memory is 797 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_150344.log"
