digraph "CFG for '__polevll' function" {
	label="CFG for '__polevll' function";

	Node0x1576380 [shape=record,label="{%3:\l  %4 = load x86_fp80, x86_fp80* %1, align 16, !tbaa !1632\l  br label %5\l}"];
	Node0x1576380 -> Node0x1576450;
	Node0x1576450 [shape=record,label="{%5:\l5:                                                \l  %6 = phi i32 [ %2, %3 ], [ %13, %5 ]\l  %7 = phi x86_fp80* [ %1, %3 ], [ %9, %5 ]\l  %8 = phi x86_fp80 [ %4, %3 ], [ %12, %5 ]\l  %9 = getelementptr inbounds x86_fp80, x86_fp80* %7, i64 1\l  %10 = tail call x86_fp80 @llvm.experimental.constrained.fmul.f80(x86_fp80\l... %8, x86_fp80 %0, metadata !\"round.dynamic\", metadata !\"fpexcept.ignore\") #40\l  %11 = load x86_fp80, x86_fp80* %9, align 16, !tbaa !1632\l  %12 = tail call x86_fp80 @llvm.experimental.constrained.fadd.f80(x86_fp80\l... %10, x86_fp80 %11, metadata !\"round.dynamic\", metadata !\"fpexcept.ignore\") #40\l  %13 = add nsw i32 %6, -1\l  %14 = icmp eq i32 %13, 0\l  br i1 %14, label %15, label %5\l|{<s0>T|<s1>F}}"];
	Node0x1576450:s0 -> Node0x15764a0;
	Node0x1576450:s1 -> Node0x1576450;
	Node0x15764a0 [shape=record,label="{%15:\l15:                                               \l  ret x86_fp80 %12\l}"];
}
