;redcode
;assert 1
	SPL 0, <402
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN @12, #200
	MOV -1, <-20
	CMP -209, <-120
	CMP 0, 4
	DJN -1, @-20
	CMP 1, <-23
	JMN @12, #200
	SUB 40, 0
	CMP 1, <-23
	DJN -1, @-20
	CMP @121, 103
	ADD -1, <-20
	ADD -1, <-20
	JMZ @270, @0
	JMP -1, @-20
	MOV -1, <-20
	SUB @121, 103
	CMP @0, -0
	SUB @121, 103
	MOV -1, <-20
	SUB @0, -0
	MOV -1, <-20
	SUB 30, 1
	SUB @121, 106
	SUB 20, 10
	SLT 0, 0
	SUB 300, 60
	ADD -1, <-20
	SUB @121, 103
	ADD 210, 31
	SPL 12, #10
	SPL 12, #10
	JMN 80, #2
	SLT 0, 0
	JMN 0, #2
	DJN 30, 0
	JMN 0, #2
	JMN @12, #200
	JMN @12, #201
	JMN @12, #201
	JMN @12, #201
	SPL 0, <402
	CMP @121, 103
	MOV -7, <-20
	SPL 0, <402
	CMP -209, <-120
