// Seed: 268329313
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  assign module_1.type_11 = 0;
  wire id_4;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input uwire id_2,
    input supply1 id_3,
    output tri0 id_4,
    output wand id_5,
    output uwire id_6,
    input wand id_7,
    input wor id_8
);
  wire id_10;
  xor primCall (id_4, id_1, id_7, id_3, id_10, id_8, id_2);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
module module_2 (
    output tri id_0,
    output tri0 id_1,
    input tri id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri id_5,
    id_17,
    input tri1 id_6,
    input supply1 id_7,
    output wor id_8,
    input tri id_9,
    input supply1 id_10,
    input uwire id_11,
    input tri0 id_12,
    input wand id_13,
    output tri0 id_14,
    input wire id_15
);
  assign id_8 = -1;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17
  );
  assign id_8 = -1'b0;
  assign id_1 = 1 && 1;
endmodule
