// Seed: 3395022439
module module_0;
  wire id_1;
  assign module_1.id_3 = 0;
  wor id_2 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input uwire id_7,
    output supply1 id_8,
    input tri0 id_9
    , id_12,
    output supply0 id_10
);
  id_13(
      .id_0(id_7 == 1), .id_1(id_5)
  );
  module_0 modCall_1 ();
  id_14(
      .id_0(1'b0),
      .id_1(id_3),
      .id_2(1),
      .id_3(1'b0),
      .id_4(id_2),
      .id_5(id_13),
      .id_6(1),
      .id_7(1),
      .id_8(id_4)
  );
endmodule
