/* Check LICENSE file for copyright and license details. */

/*
 * CPU instruction codes and helper macros
 */

#define OPC(i) (((i) & 0xFC000000))

#define FUNC(i) ((i) & 0x3F)
#define TF(i) ((i) & 0x100)
#define SHROT(i) ((i) & 0x200000)
#define SHROTV(i) ((i) & 0x40)

#define RD(i) (((i) & 0xF800))
#define RT(i) (((i) & 0x1F0000))
#define RS(i) (((i) & 0x3E00000))

enum opcodes {
	SPECIAL,
	REGIMM,
	J,
	JAL,
	BEQ,
	BNE,
	BLEZ,
	BGTZ,
	ADDI,
	ADDIU,
	SLTI,
	SLTIU,
	ANDI,
	ORI,
	XORI,
	LUI,
	COP0,
	COP1,
	COP2,
	COP1X,
	BEQL,
	BNEL,
	BLEZL,
	BGTZL,
	OPC_IGN0,
	OPC_IGN1,
	OPC_IGN2,
	OPC_IGN3,
	SPECIAL2,
	JALX,
	OPC_IGN4,
	SPECIAL3,
	LB,
	LH,
	LWL,
	LW,
	LBU,
	LHU,
	LWR,
	OPC_IGN5,
	SB,
	SH,
	SWL,
	SW,
	OPC_IGN6,
	OPC_IGN7,
	SWR,
	CACHE,
	LL,
	LWC1,
	LWC2,
	PREF,
	OPC_IGN8,
	LDC1,
	LDC2,
	OPC_IGN9,
	SC,
	SWC1,
	SWC2,
	OPC_IGN10,
	OPC_IGN11,
	SDC1,
	SDC2,
	OPC_IGN12,
};

enum special_func {
	SLL,
	MOVCI,
	SRL_FIELD,
	SRA,
	SLLV,
	FUNC_IGN0,
	SRLV_FIELD,
	SRAV,
	JR,
	JALR,
	MOVZ,
	MOVN,
	SYSCALL,
	BREAK,
	FUNC_IGN1,
	SYNC,
	MFHI,
	MTHI,
	MFLO,
	MTLO,
	FUNC_IGN2,
	FUNC_IGN3,
	FUNC_IGN4,
	FUNC_IGN5,
	MULT,
	MULTU,
	DIV,
	DIVU,
	FUNC_IGN6,
	FUNC_IGN7,
	FUNC_IGN8,
	FUNC_IGN9,
	ADD,
	ADDU,
	SUB,
	SUBU,
	AND,
	OR,
	XOR,
	NOR,
	FUNC_IGN10,
	FUNC_IGN11,
	SLT,
	SLTU,
	FUNC_IGN12,
	FUNC_IGN13,
	FUNC_IGN14,
	FUNC_IGN15,
	TGE,
	TGEU,
	TLT,
	TLTU,
	TEQ,
	FUNC_IGN16,
	TNE,
	FUNC_IGN17,
	FUNC_IGN18,
	FUNC_IGN19,
	FUNC_IGN20,
	FUNC_IGN21,
	FUNC_IGN22,
	FUNC_IGN23,
	FUNC_IGN24,
	FUNC_IGN25,
};
