<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/Test_CPU.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/Test_CPU.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2.02Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Mar 26 14:27:11 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>129</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>118</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.834</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>46.990(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>20.386</td>
<td>cpu_instance/ir_addr_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[4]_Z[7]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>20.681</td>
</tr>
<tr>
<td>2</td>
<td>20.574</td>
<td>cpu_instance/ir_addr_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[3]_Z[2]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>20.493</td>
</tr>
<tr>
<td>3</td>
<td>20.574</td>
<td>cpu_instance/ir_addr_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[1]_Z[2]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>20.493</td>
</tr>
<tr>
<td>4</td>
<td>20.574</td>
<td>cpu_instance/ir_addr_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[2]_Z[2]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>20.493</td>
</tr>
<tr>
<td>5</td>
<td>20.975</td>
<td>cpu_instance/ir_addr_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[1]_Z[7]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>20.092</td>
</tr>
<tr>
<td>6</td>
<td>20.994</td>
<td>cpu_instance/ir_addr_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[3]_Z[7]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>20.073</td>
</tr>
<tr>
<td>7</td>
<td>20.998</td>
<td>cpu_instance/ir_addr_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[2]_Z[7]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>20.069</td>
</tr>
<tr>
<td>8</td>
<td>21.026</td>
<td>cpu_instance/ir_addr_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[2][6]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>20.041</td>
</tr>
<tr>
<td>9</td>
<td>21.057</td>
<td>cpu_instance/ir_addr_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[4]_Z[6]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>20.010</td>
</tr>
<tr>
<td>10</td>
<td>21.068</td>
<td>cpu_instance/ir_addr_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[4]_Z[2]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>19.999</td>
</tr>
<tr>
<td>11</td>
<td>21.175</td>
<td>cpu_instance/ir_addr_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[3][6]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>19.892</td>
</tr>
<tr>
<td>12</td>
<td>21.267</td>
<td>cpu_instance/ir_addr_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[1]_Z[3]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>19.800</td>
</tr>
<tr>
<td>13</td>
<td>21.393</td>
<td>cpu_instance/ir_addr_fast_Z[3]/Q</td>
<td>cpu_instance/rf_wdata[2]_Z[0]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>19.674</td>
</tr>
<tr>
<td>14</td>
<td>21.393</td>
<td>cpu_instance/ir_addr_fast_Z[3]/Q</td>
<td>cpu_instance/rf_wdata[3]_Z[0]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>19.674</td>
</tr>
<tr>
<td>15</td>
<td>21.400</td>
<td>cpu_instance/ir_addr_fast_Z[3]/Q</td>
<td>cpu_instance/rf_wdata[1]_Z[0]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>19.667</td>
</tr>
<tr>
<td>16</td>
<td>21.497</td>
<td>cpu_instance/ir_addr_fast_Z[3]/Q</td>
<td>cpu_instance/rf_wdata[4]_Z[0]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>19.570</td>
</tr>
<tr>
<td>17</td>
<td>21.499</td>
<td>cpu_instance/ir_addr_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[4]_Z[5]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>19.568</td>
</tr>
<tr>
<td>18</td>
<td>21.633</td>
<td>cpu_instance/ir_addr_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[3]_Z[3]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>19.434</td>
</tr>
<tr>
<td>19</td>
<td>21.633</td>
<td>cpu_instance/ir_addr_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[4]_Z[3]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>19.434</td>
</tr>
<tr>
<td>20</td>
<td>21.962</td>
<td>cpu_instance/ir_addr_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[2]_Z[3]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>19.105</td>
</tr>
<tr>
<td>21</td>
<td>22.226</td>
<td>cpu_instance/ir_addr_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[1]_Z[6]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>18.841</td>
</tr>
<tr>
<td>22</td>
<td>22.247</td>
<td>cpu_instance/ir_addr_fast_Z[3]/Q</td>
<td>cpu_instance/rf_wdata[3]_Z[1]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>18.820</td>
</tr>
<tr>
<td>23</td>
<td>22.314</td>
<td>cpu_instance/ir_addr_fast_Z[3]/Q</td>
<td>cpu_instance/rf_wdata[4]_Z[1]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>18.753</td>
</tr>
<tr>
<td>24</td>
<td>22.390</td>
<td>cpu_instance/ir_addr_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[2]_Z[5]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>18.677</td>
</tr>
<tr>
<td>25</td>
<td>22.524</td>
<td>cpu_instance/ir_addr_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[3]_Z[4]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>18.543</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.733</td>
<td>cpu_instance/rf_wdata[0]_Z[0]/Q</td>
<td>cpu_instance/rf_wdata[0]_Z[0]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.733</td>
</tr>
<tr>
<td>2</td>
<td>0.837</td>
<td>cpu_instance/rf_wdata[0]_Z[2]/Q</td>
<td>cpu_instance/ir_addr_fast_Z[2]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.837</td>
</tr>
<tr>
<td>3</td>
<td>0.838</td>
<td>cpu_instance/rf_wdata[0]_Z[0]/Q</td>
<td>cpu_instance/ir_addr_Z[0]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.838</td>
</tr>
<tr>
<td>4</td>
<td>0.838</td>
<td>cpu_instance/rf_wdata[0]_Z[3]/Q</td>
<td>cpu_instance/ir_addr_fast_Z[3]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.838</td>
</tr>
<tr>
<td>5</td>
<td>0.854</td>
<td>cpu_instance/rf_wdata[0]_Z[7]/Q</td>
<td>cpu_instance/rf_wdata[0]_Z[7]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>6</td>
<td>0.855</td>
<td>cpu_instance/rf_wdata[0]_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[0]_Z[5]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.855</td>
</tr>
<tr>
<td>7</td>
<td>0.908</td>
<td>cpu_instance/rf_wdata[0]_Z[1]/Q</td>
<td>cpu_instance/ir_addr_Z[1]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.908</td>
</tr>
<tr>
<td>8</td>
<td>0.910</td>
<td>cpu_instance/rf_wdata[0]_Z[3]/Q</td>
<td>cpu_instance/ir_addr_Z[3]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.910</td>
</tr>
<tr>
<td>9</td>
<td>0.968</td>
<td>cpu_instance/rf_wdata[0]_Z[1]/Q</td>
<td>cpu_instance/rf_wdata[0]_Z[1]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.968</td>
</tr>
<tr>
<td>10</td>
<td>1.088</td>
<td>cpu_instance/rf_wdata[0]_Z[4]/Q</td>
<td>cpu_instance/rf_wdata[0]_Z[4]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>11</td>
<td>1.090</td>
<td>cpu_instance/rf_wdata[0]_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[0]_Z[2]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.090</td>
</tr>
<tr>
<td>12</td>
<td>1.090</td>
<td>cpu_instance/rf_wdata[0]_Z[6]/Q</td>
<td>cpu_instance/rf_wdata[0]_Z[6]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.090</td>
</tr>
<tr>
<td>13</td>
<td>1.095</td>
<td>cpu_instance/rf_wdata[0]_Z[3]/Q</td>
<td>cpu_instance/rf_wdata[0]_Z[3]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.095</td>
</tr>
<tr>
<td>14</td>
<td>1.121</td>
<td>cpu_instance/dout[1]/Q</td>
<td>led_G_Z/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.121</td>
</tr>
<tr>
<td>15</td>
<td>1.130</td>
<td>cpu_instance/rf_wdata[0]_Z[1]/Q</td>
<td>cpu_instance/ir_addr_fast_Z[1]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.130</td>
</tr>
<tr>
<td>16</td>
<td>1.142</td>
<td>cpu_instance/rf_wdata[0]_Z[6]/Q</td>
<td>cpu_instance/ir_addr_fast_Z[6]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.142</td>
</tr>
<tr>
<td>17</td>
<td>1.170</td>
<td>cpu_instance/rf_wdata[0]_Z[2]/Q</td>
<td>cpu_instance/ir_addr_Z[2]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.170</td>
</tr>
<tr>
<td>18</td>
<td>1.190</td>
<td>cpu_instance/rf_wdata[0]_Z[7]/Q</td>
<td>cpu_instance/ir_addr_Z[7]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.190</td>
</tr>
<tr>
<td>19</td>
<td>1.193</td>
<td>cpu_instance/rf_wdata[0]_Z[6]/Q</td>
<td>cpu_instance/ir_addr_Z[6]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.193</td>
</tr>
<tr>
<td>20</td>
<td>1.277</td>
<td>led_B_Z/Q</td>
<td>cpu_din_Z[0]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.277</td>
</tr>
<tr>
<td>21</td>
<td>1.289</td>
<td>cpu_instance/dout[0]/Q</td>
<td>led_B_Z/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.289</td>
</tr>
<tr>
<td>22</td>
<td>1.296</td>
<td>cpu_instance/dout[2]/Q</td>
<td>led_R_Z/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.296</td>
</tr>
<tr>
<td>23</td>
<td>1.407</td>
<td>cpu_instance/rf_wdata[0]_Z[0]/Q</td>
<td>cpu_instance/ir_addr_fast_Z[0]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.407</td>
</tr>
<tr>
<td>24</td>
<td>1.486</td>
<td>cpu_instance/ir_addr_Z[3]/Q</td>
<td>cpu_instance/write/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.486</td>
</tr>
<tr>
<td>25</td>
<td>1.537</td>
<td>led_G_Z/Q</td>
<td>cpu_din_Z[1]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.537</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_din_Z[2]</td>
</tr>
<tr>
<td>2</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_din_Z[0]</td>
</tr>
<tr>
<td>3</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_instance/rf_wdata[0]_Z[7]</td>
</tr>
<tr>
<td>4</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_instance/ir_addr_fast_Z[6]</td>
</tr>
<tr>
<td>5</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_instance/rf_wdata[1]_Z[0]</td>
</tr>
<tr>
<td>6</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_instance/ir_addr_Z[0]</td>
</tr>
<tr>
<td>7</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_instance/ir_addr_Z[1]</td>
</tr>
<tr>
<td>8</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_instance/rf_wdata[4]_Z[0]</td>
</tr>
<tr>
<td>9</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td>10</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_instance/ir_addr_Z[3]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[4]_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/Q</td>
</tr>
<tr>
<td>5.984</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0_1/I1</td>
</tr>
<tr>
<td>6.786</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0_1/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0/I1</td>
</tr>
<tr>
<td>8.304</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0/F</td>
</tr>
<tr>
<td>9.455</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/un110_rf_wdata_3[1]/I0</td>
</tr>
<tr>
<td>10.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_3[1]/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_instance/un110_rf_wdata_7[1]/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_7[1]/F</td>
</tr>
<tr>
<td>14.876</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>cpu_instance/un285_rf_wdata_axb_1_lofx_cZ/I3</td>
</tr>
<tr>
<td>15.678</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_axb_1_lofx_cZ/F</td>
</tr>
<tr>
<td>16.097</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C10[1][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_1_0/I0</td>
</tr>
<tr>
<td>17.142</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_2_0/CIN</td>
</tr>
<tr>
<td>17.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_2_0/COUT</td>
</tr>
<tr>
<td>17.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_3_0/CIN</td>
</tr>
<tr>
<td>17.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>17.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>17.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_4_0/COUT</td>
</tr>
<tr>
<td>17.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_5_0/CIN</td>
</tr>
<tr>
<td>17.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_5_0/COUT</td>
</tr>
<tr>
<td>17.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[1][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_6_0/CIN</td>
</tr>
<tr>
<td>17.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_6_0/COUT</td>
</tr>
<tr>
<td>17.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[1][B]</td>
<td>cpu_instance/un285_rf_wdata_s_7_0/CIN</td>
</tr>
<tr>
<td>17.990</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_s_7_0/SUM</td>
</tr>
<tr>
<td>19.129</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>cpu_instance/rf_wdata[10]_26_11_d_N_2L1_cZ/I3</td>
</tr>
<tr>
<td>19.951</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_d_N_2L1_cZ/F</td>
</tr>
<tr>
<td>19.957</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_d_cZ[7]/I2</td>
</tr>
<tr>
<td>20.989</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C15[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_d_cZ[7]/F</td>
</tr>
<tr>
<td>22.475</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>cpu_instance/rf_wdata[10]_26_11_cZ[7]/I1</td>
</tr>
<tr>
<td>23.574</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_cZ[7]/F</td>
</tr>
<tr>
<td>23.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[4]_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>cpu_instance/rf_wdata[4]_Z[7]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[4]_Z[7]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>cpu_instance/rf_wdata[4]_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.680, 46.806%; route: 10.543, 50.977%; tC2Q: 0.458, 2.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[3]_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/Q</td>
</tr>
<tr>
<td>5.984</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0_1/I1</td>
</tr>
<tr>
<td>6.786</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0_1/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0/I1</td>
</tr>
<tr>
<td>8.304</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0/F</td>
</tr>
<tr>
<td>9.455</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/un110_rf_wdata_3[1]/I0</td>
</tr>
<tr>
<td>10.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_3[1]/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_instance/un110_rf_wdata_7[1]/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_7[1]/F</td>
</tr>
<tr>
<td>14.876</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td>cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/I3</td>
</tr>
<tr>
<td>15.698</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/F</td>
</tr>
<tr>
<td>16.034</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[1][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_1_0/I0</td>
</tr>
<tr>
<td>17.079</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[2][A]</td>
<td>cpu_instance/un230_rf_wdata_cry_2_0/CIN</td>
</tr>
<tr>
<td>17.642</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_2_0/SUM</td>
</tr>
<tr>
<td>18.447</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>G_26_i_m4/I1</td>
</tr>
<tr>
<td>19.269</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td style=" background: #97FFFF;">G_26_i_m4/F</td>
</tr>
<tr>
<td>20.722</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>G_26_i_m2_cZ/I0</td>
</tr>
<tr>
<td>21.754</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">G_26_i_m2_cZ/F</td>
</tr>
<tr>
<td>21.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_cZ[2]/I1</td>
</tr>
<tr>
<td>21.903</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_cZ[2]/O</td>
</tr>
<tr>
<td>23.386</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[3]_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>cpu_instance/rf_wdata[3]_Z[2]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[3]_Z[2]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>cpu_instance/rf_wdata[3]_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.465, 41.307%; route: 11.570, 56.456%; tC2Q: 0.458, 2.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[1]_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/Q</td>
</tr>
<tr>
<td>5.984</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0_1/I1</td>
</tr>
<tr>
<td>6.786</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0_1/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0/I1</td>
</tr>
<tr>
<td>8.304</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0/F</td>
</tr>
<tr>
<td>9.455</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/un110_rf_wdata_3[1]/I0</td>
</tr>
<tr>
<td>10.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_3[1]/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_instance/un110_rf_wdata_7[1]/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_7[1]/F</td>
</tr>
<tr>
<td>14.876</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td>cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/I3</td>
</tr>
<tr>
<td>15.698</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/F</td>
</tr>
<tr>
<td>16.034</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[1][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_1_0/I0</td>
</tr>
<tr>
<td>17.079</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[2][A]</td>
<td>cpu_instance/un230_rf_wdata_cry_2_0/CIN</td>
</tr>
<tr>
<td>17.642</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_2_0/SUM</td>
</tr>
<tr>
<td>18.447</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>G_26_i_m4/I1</td>
</tr>
<tr>
<td>19.269</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td style=" background: #97FFFF;">G_26_i_m4/F</td>
</tr>
<tr>
<td>20.722</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>G_26_i_m2_cZ/I0</td>
</tr>
<tr>
<td>21.754</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">G_26_i_m2_cZ/F</td>
</tr>
<tr>
<td>21.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_cZ[2]/I1</td>
</tr>
<tr>
<td>21.903</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_cZ[2]/O</td>
</tr>
<tr>
<td>23.386</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[1]_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>cpu_instance/rf_wdata[1]_Z[2]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[1]_Z[2]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>cpu_instance/rf_wdata[1]_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.465, 41.307%; route: 11.570, 56.456%; tC2Q: 0.458, 2.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[2]_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/Q</td>
</tr>
<tr>
<td>5.984</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0_1/I1</td>
</tr>
<tr>
<td>6.786</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0_1/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0/I1</td>
</tr>
<tr>
<td>8.304</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0/F</td>
</tr>
<tr>
<td>9.455</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/un110_rf_wdata_3[1]/I0</td>
</tr>
<tr>
<td>10.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_3[1]/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_instance/un110_rf_wdata_7[1]/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_7[1]/F</td>
</tr>
<tr>
<td>14.876</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td>cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/I3</td>
</tr>
<tr>
<td>15.698</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/F</td>
</tr>
<tr>
<td>16.034</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[1][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_1_0/I0</td>
</tr>
<tr>
<td>17.079</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[2][A]</td>
<td>cpu_instance/un230_rf_wdata_cry_2_0/CIN</td>
</tr>
<tr>
<td>17.642</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_2_0/SUM</td>
</tr>
<tr>
<td>18.447</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>G_26_i_m4/I1</td>
</tr>
<tr>
<td>19.269</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td style=" background: #97FFFF;">G_26_i_m4/F</td>
</tr>
<tr>
<td>20.722</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>G_26_i_m2_cZ/I0</td>
</tr>
<tr>
<td>21.754</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">G_26_i_m2_cZ/F</td>
</tr>
<tr>
<td>21.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_cZ[2]/I1</td>
</tr>
<tr>
<td>21.903</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_cZ[2]/O</td>
</tr>
<tr>
<td>23.386</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[2]_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[2]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[2]_Z[2]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.465, 41.307%; route: 11.570, 56.456%; tC2Q: 0.458, 2.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[1]_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/Q</td>
</tr>
<tr>
<td>5.984</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0_1/I1</td>
</tr>
<tr>
<td>6.786</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0_1/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0/I1</td>
</tr>
<tr>
<td>8.304</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0/F</td>
</tr>
<tr>
<td>9.455</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/un110_rf_wdata_3[1]/I0</td>
</tr>
<tr>
<td>10.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_3[1]/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_instance/un110_rf_wdata_7[1]/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_7[1]/F</td>
</tr>
<tr>
<td>14.876</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td>cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/I3</td>
</tr>
<tr>
<td>15.698</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/F</td>
</tr>
<tr>
<td>16.034</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[1][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_1_0/I0</td>
</tr>
<tr>
<td>17.079</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[2][A]</td>
<td>cpu_instance/un230_rf_wdata_cry_2_0/CIN</td>
</tr>
<tr>
<td>17.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_2_0/COUT</td>
</tr>
<tr>
<td>17.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[2][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_3_0/CIN</td>
</tr>
<tr>
<td>17.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>17.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][A]</td>
<td>cpu_instance/un230_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>17.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_4_0/COUT</td>
</tr>
<tr>
<td>17.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_5_0_0/CIN</td>
</tr>
<tr>
<td>17.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_5_0_0/COUT</td>
</tr>
<tr>
<td>17.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[1][A]</td>
<td>cpu_instance/un230_rf_wdata_cry_6_0/CIN</td>
</tr>
<tr>
<td>17.364</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_6_0/COUT</td>
</tr>
<tr>
<td>17.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[1][B]</td>
<td>cpu_instance/un230_rf_wdata_s_7_0/CIN</td>
</tr>
<tr>
<td>17.927</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_s_7_0/SUM</td>
</tr>
<tr>
<td>18.732</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_N_5L7_N_6L12/I3</td>
</tr>
<tr>
<td>19.831</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_N_5L7_N_6L12/F</td>
</tr>
<tr>
<td>19.836</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>cpu_instance/rf_wdata[10]_26_11_N_5L7/I2</td>
</tr>
<tr>
<td>20.658</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_N_5L7/F</td>
</tr>
<tr>
<td>21.953</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_7_rep1/I3</td>
</tr>
<tr>
<td>22.985</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_7_rep1/F</td>
</tr>
<tr>
<td>22.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[1]_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>cpu_instance/rf_wdata[1]_Z[7]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[1]_Z[7]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>cpu_instance/rf_wdata[1]_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.700, 48.278%; route: 9.933, 49.440%; tC2Q: 0.458, 2.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[3]_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/Q</td>
</tr>
<tr>
<td>5.984</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0_1/I1</td>
</tr>
<tr>
<td>6.786</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0_1/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0/I1</td>
</tr>
<tr>
<td>8.304</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0/F</td>
</tr>
<tr>
<td>9.455</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/un110_rf_wdata_3[1]/I0</td>
</tr>
<tr>
<td>10.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_3[1]/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_instance/un110_rf_wdata_7[1]/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_7[1]/F</td>
</tr>
<tr>
<td>14.876</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>cpu_instance/un285_rf_wdata_axb_1_lofx_cZ/I3</td>
</tr>
<tr>
<td>15.678</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_axb_1_lofx_cZ/F</td>
</tr>
<tr>
<td>16.097</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C10[1][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_1_0/I0</td>
</tr>
<tr>
<td>17.142</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_2_0/CIN</td>
</tr>
<tr>
<td>17.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_2_0/COUT</td>
</tr>
<tr>
<td>17.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_3_0/CIN</td>
</tr>
<tr>
<td>17.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>17.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>17.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_4_0/COUT</td>
</tr>
<tr>
<td>17.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_5_0/CIN</td>
</tr>
<tr>
<td>17.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_5_0/COUT</td>
</tr>
<tr>
<td>17.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[1][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_6_0/CIN</td>
</tr>
<tr>
<td>17.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_6_0/COUT</td>
</tr>
<tr>
<td>17.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[1][B]</td>
<td>cpu_instance/un285_rf_wdata_s_7_0/CIN</td>
</tr>
<tr>
<td>17.990</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_s_7_0/SUM</td>
</tr>
<tr>
<td>19.129</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>cpu_instance/rf_wdata[10]_26_11_d_N_2L1_cZ/I3</td>
</tr>
<tr>
<td>19.951</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_d_N_2L1_cZ/F</td>
</tr>
<tr>
<td>19.957</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_d_cZ[7]/I2</td>
</tr>
<tr>
<td>20.989</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C15[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_d_cZ[7]/F</td>
</tr>
<tr>
<td>22.144</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>cpu_instance/rf_wdata[10]_26_11_7_rep3/I1</td>
</tr>
<tr>
<td>22.966</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_7_rep3/F</td>
</tr>
<tr>
<td>22.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[3]_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>cpu_instance/rf_wdata[3]_Z[7]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[3]_Z[7]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>cpu_instance/rf_wdata[3]_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.403, 46.844%; route: 10.212, 50.873%; tC2Q: 0.458, 2.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[2]_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/Q</td>
</tr>
<tr>
<td>5.984</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0_1/I1</td>
</tr>
<tr>
<td>6.786</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0_1/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0/I1</td>
</tr>
<tr>
<td>8.304</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0/F</td>
</tr>
<tr>
<td>9.455</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/un110_rf_wdata_3[1]/I0</td>
</tr>
<tr>
<td>10.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_3[1]/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_instance/un110_rf_wdata_7[1]/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_7[1]/F</td>
</tr>
<tr>
<td>14.876</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>cpu_instance/un285_rf_wdata_axb_1_lofx_cZ/I3</td>
</tr>
<tr>
<td>15.678</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_axb_1_lofx_cZ/F</td>
</tr>
<tr>
<td>16.097</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C10[1][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_1_0/I0</td>
</tr>
<tr>
<td>17.142</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_2_0/CIN</td>
</tr>
<tr>
<td>17.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_2_0/COUT</td>
</tr>
<tr>
<td>17.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_3_0/CIN</td>
</tr>
<tr>
<td>17.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>17.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>17.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_4_0/COUT</td>
</tr>
<tr>
<td>17.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_5_0/CIN</td>
</tr>
<tr>
<td>17.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_5_0/COUT</td>
</tr>
<tr>
<td>17.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[1][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_6_0/CIN</td>
</tr>
<tr>
<td>17.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_6_0/COUT</td>
</tr>
<tr>
<td>17.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[1][B]</td>
<td>cpu_instance/un285_rf_wdata_s_7_0/CIN</td>
</tr>
<tr>
<td>17.990</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_s_7_0/SUM</td>
</tr>
<tr>
<td>19.129</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>cpu_instance/rf_wdata[10]_26_11_d_N_2L1_cZ/I3</td>
</tr>
<tr>
<td>19.951</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_d_N_2L1_cZ/F</td>
</tr>
<tr>
<td>19.957</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_d_cZ[7]/I2</td>
</tr>
<tr>
<td>20.989</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C15[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_d_cZ[7]/F</td>
</tr>
<tr>
<td>22.139</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_7_rep2/I1</td>
</tr>
<tr>
<td>22.961</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_7_rep2/F</td>
</tr>
<tr>
<td>22.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[2]_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[7]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[2]_Z[7]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.403, 46.854%; route: 10.207, 50.862%; tC2Q: 0.458, 2.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[2][6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/Q</td>
</tr>
<tr>
<td>5.984</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0_1/I1</td>
</tr>
<tr>
<td>6.786</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0_1/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0/I1</td>
</tr>
<tr>
<td>8.304</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0/F</td>
</tr>
<tr>
<td>9.455</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/un110_rf_wdata_3[1]/I0</td>
</tr>
<tr>
<td>10.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_3[1]/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_instance/un110_rf_wdata_7[1]/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_7[1]/F</td>
</tr>
<tr>
<td>14.876</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>cpu_instance/un285_rf_wdata_axb_1_lofx_cZ/I3</td>
</tr>
<tr>
<td>15.678</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_axb_1_lofx_cZ/F</td>
</tr>
<tr>
<td>16.097</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C10[1][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_1_0/I0</td>
</tr>
<tr>
<td>17.142</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_2_0/CIN</td>
</tr>
<tr>
<td>17.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_2_0/COUT</td>
</tr>
<tr>
<td>17.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_3_0/CIN</td>
</tr>
<tr>
<td>17.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>17.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>17.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_4_0/COUT</td>
</tr>
<tr>
<td>17.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_5_0/CIN</td>
</tr>
<tr>
<td>17.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_5_0/COUT</td>
</tr>
<tr>
<td>17.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[1][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_6_0/CIN</td>
</tr>
<tr>
<td>17.933</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_6_0/SUM</td>
</tr>
<tr>
<td>18.737</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>cpu_instance/rf_wdata[10]_26_11_d_d_cZ[6]/I1</td>
</tr>
<tr>
<td>19.769</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_d_d_cZ[6]/F</td>
</tr>
<tr>
<td>19.775</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_1_cZ[6]/I1</td>
</tr>
<tr>
<td>20.807</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_1_cZ[6]/F</td>
</tr>
<tr>
<td>22.112</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>cpu_instance/rf_wdata[10]_26_11_6_rep2/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_6_rep2/F</td>
</tr>
<tr>
<td>22.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[2][6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>cpu_instance/rf_wdata[2][6]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[2][6]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>cpu_instance/rf_wdata[2][6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.556, 47.681%; route: 10.027, 50.032%; tC2Q: 0.458, 2.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[4]_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/Q</td>
</tr>
<tr>
<td>5.984</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0_1/I1</td>
</tr>
<tr>
<td>6.786</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0_1/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0/I1</td>
</tr>
<tr>
<td>8.304</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0/F</td>
</tr>
<tr>
<td>9.455</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/un110_rf_wdata_3[1]/I0</td>
</tr>
<tr>
<td>10.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_3[1]/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_instance/un110_rf_wdata_7[1]/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_7[1]/F</td>
</tr>
<tr>
<td>14.876</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>cpu_instance/un285_rf_wdata_axb_1_lofx_cZ/I3</td>
</tr>
<tr>
<td>15.678</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_axb_1_lofx_cZ/F</td>
</tr>
<tr>
<td>16.097</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C10[1][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_1_0/I0</td>
</tr>
<tr>
<td>17.142</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_2_0/CIN</td>
</tr>
<tr>
<td>17.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_2_0/COUT</td>
</tr>
<tr>
<td>17.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_3_0/CIN</td>
</tr>
<tr>
<td>17.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>17.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>17.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_4_0/COUT</td>
</tr>
<tr>
<td>17.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_5_0/CIN</td>
</tr>
<tr>
<td>17.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_5_0/COUT</td>
</tr>
<tr>
<td>17.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[1][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_6_0/CIN</td>
</tr>
<tr>
<td>17.933</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_6_0/SUM</td>
</tr>
<tr>
<td>18.737</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>cpu_instance/rf_wdata[10]_26_11_d_d_cZ[6]/I1</td>
</tr>
<tr>
<td>19.769</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_d_d_cZ[6]/F</td>
</tr>
<tr>
<td>19.775</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_1_cZ[6]/I1</td>
</tr>
<tr>
<td>20.807</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_1_cZ[6]/F</td>
</tr>
<tr>
<td>22.277</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_cZ[6]/I3</td>
</tr>
<tr>
<td>22.903</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_cZ[6]/F</td>
</tr>
<tr>
<td>22.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[4]_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>cpu_instance/rf_wdata[4]_Z[6]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[4]_Z[6]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>cpu_instance/rf_wdata[4]_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.360, 46.777%; route: 10.192, 50.933%; tC2Q: 0.458, 2.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[4]_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/Q</td>
</tr>
<tr>
<td>5.984</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0_1/I1</td>
</tr>
<tr>
<td>6.786</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0_1/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0/I1</td>
</tr>
<tr>
<td>8.304</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0/F</td>
</tr>
<tr>
<td>9.455</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/un110_rf_wdata_3[1]/I0</td>
</tr>
<tr>
<td>10.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_3[1]/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_instance/un110_rf_wdata_7[1]/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_7[1]/F</td>
</tr>
<tr>
<td>14.876</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td>cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/I3</td>
</tr>
<tr>
<td>15.698</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/F</td>
</tr>
<tr>
<td>16.034</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[1][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_1_0/I0</td>
</tr>
<tr>
<td>17.079</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[2][A]</td>
<td>cpu_instance/un230_rf_wdata_cry_2_0/CIN</td>
</tr>
<tr>
<td>17.642</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_2_0/SUM</td>
</tr>
<tr>
<td>18.447</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>G_26_i_m4/I1</td>
</tr>
<tr>
<td>19.269</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td style=" background: #97FFFF;">G_26_i_m4/F</td>
</tr>
<tr>
<td>20.722</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>G_26_i_m2_cZ/I0</td>
</tr>
<tr>
<td>21.754</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">G_26_i_m2_cZ/F</td>
</tr>
<tr>
<td>21.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_cZ[2]/I1</td>
</tr>
<tr>
<td>21.903</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_cZ[2]/O</td>
</tr>
<tr>
<td>22.892</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[4]_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>cpu_instance/rf_wdata[4]_Z[2]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[4]_Z[2]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>cpu_instance/rf_wdata[4]_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.465, 42.327%; route: 11.076, 55.382%; tC2Q: 0.458, 2.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[3][6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/Q</td>
</tr>
<tr>
<td>5.984</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0_1/I1</td>
</tr>
<tr>
<td>6.786</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0_1/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0/I1</td>
</tr>
<tr>
<td>8.304</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0/F</td>
</tr>
<tr>
<td>9.455</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/un110_rf_wdata_3[1]/I0</td>
</tr>
<tr>
<td>10.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_3[1]/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_instance/un110_rf_wdata_7[1]/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_7[1]/F</td>
</tr>
<tr>
<td>14.876</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>cpu_instance/un285_rf_wdata_axb_1_lofx_cZ/I3</td>
</tr>
<tr>
<td>15.678</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_axb_1_lofx_cZ/F</td>
</tr>
<tr>
<td>16.097</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C10[1][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_1_0/I0</td>
</tr>
<tr>
<td>17.142</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_2_0/CIN</td>
</tr>
<tr>
<td>17.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_2_0/COUT</td>
</tr>
<tr>
<td>17.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_3_0/CIN</td>
</tr>
<tr>
<td>17.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>17.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>17.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_4_0/COUT</td>
</tr>
<tr>
<td>17.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_5_0/CIN</td>
</tr>
<tr>
<td>17.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_5_0/COUT</td>
</tr>
<tr>
<td>17.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[1][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_6_0/CIN</td>
</tr>
<tr>
<td>17.933</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_6_0/SUM</td>
</tr>
<tr>
<td>18.737</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>cpu_instance/rf_wdata[10]_26_11_d_d_cZ[6]/I1</td>
</tr>
<tr>
<td>19.769</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_d_d_cZ[6]/F</td>
</tr>
<tr>
<td>19.775</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_1_cZ[6]/I1</td>
</tr>
<tr>
<td>20.807</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_1_cZ[6]/F</td>
</tr>
<tr>
<td>21.962</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>cpu_instance/rf_wdata[10]_26_11_6_rep3/I3</td>
</tr>
<tr>
<td>22.784</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_6_rep3/F</td>
</tr>
<tr>
<td>22.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[3][6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>cpu_instance/rf_wdata[3][6]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[3][6]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>cpu_instance/rf_wdata[3][6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.556, 48.040%; route: 9.877, 49.656%; tC2Q: 0.458, 2.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[1]_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/Q</td>
</tr>
<tr>
<td>5.984</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0_1/I1</td>
</tr>
<tr>
<td>6.786</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0_1/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0/I1</td>
</tr>
<tr>
<td>8.304</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0/F</td>
</tr>
<tr>
<td>9.455</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/un110_rf_wdata_3[1]/I0</td>
</tr>
<tr>
<td>10.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_3[1]/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_instance/un110_rf_wdata_7[1]/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_7[1]/F</td>
</tr>
<tr>
<td>14.876</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td>cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/I3</td>
</tr>
<tr>
<td>15.698</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/F</td>
</tr>
<tr>
<td>16.034</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[1][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_1_0/I0</td>
</tr>
<tr>
<td>17.079</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[2][A]</td>
<td>cpu_instance/un230_rf_wdata_cry_2_0/CIN</td>
</tr>
<tr>
<td>17.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_2_0/COUT</td>
</tr>
<tr>
<td>17.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[2][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_3_0/CIN</td>
</tr>
<tr>
<td>17.699</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_3_0/SUM</td>
</tr>
<tr>
<td>18.839</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_1_cZ[3]/I3</td>
</tr>
<tr>
<td>19.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_1_cZ[3]/F</td>
</tr>
<tr>
<td>21.660</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_3_rep1/I3</td>
</tr>
<tr>
<td>22.692</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_3_rep1/F</td>
</tr>
<tr>
<td>22.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[1]_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>cpu_instance/rf_wdata[1]_Z[3]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[1]_Z[3]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>cpu_instance/rf_wdata[1]_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.583, 43.349%; route: 10.758, 54.336%; tC2Q: 0.458, 2.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_fast_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[2]_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>cpu_instance/ir_addr_fast_Z[3]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R5C17[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_fast_Z[3]/Q</td>
</tr>
<tr>
<td>5.157</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>cpu_instance/iR/N_172_i_i_o2_x/I3</td>
</tr>
<tr>
<td>5.979</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_172_i_i_o2_x/F</td>
</tr>
<tr>
<td>7.442</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>cpu_instance/g0_17/I1</td>
</tr>
<tr>
<td>8.541</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_17/F</td>
</tr>
<tr>
<td>9.346</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>cpu_instance/g0_16/I0</td>
</tr>
<tr>
<td>10.378</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_16/F</td>
</tr>
<tr>
<td>11.842</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>cpu_instance/g0_15/I0</td>
</tr>
<tr>
<td>12.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_15/F</td>
</tr>
<tr>
<td>14.257</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>cpu_instance/rf_wdata[15]_6_axb_3_i_lofx_cZ/I1</td>
</tr>
<tr>
<td>15.079</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_axb_3_i_lofx_cZ/F</td>
</tr>
<tr>
<td>15.884</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_3_0/I0</td>
</tr>
<tr>
<td>16.929</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_3_0/COUT</td>
</tr>
<tr>
<td>16.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_4_0/CIN</td>
</tr>
<tr>
<td>16.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_4_0/COUT</td>
</tr>
<tr>
<td>16.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][B]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_5_0/CIN</td>
</tr>
<tr>
<td>17.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_5_0/COUT</td>
</tr>
<tr>
<td>17.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[1][A]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_6_0/CIN</td>
</tr>
<tr>
<td>17.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_6_0/COUT</td>
</tr>
<tr>
<td>17.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[1][B]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_7_0/CIN</td>
</tr>
<tr>
<td>17.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_7_0/COUT</td>
</tr>
<tr>
<td>18.524</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td>cpu_instance/rf_wdata[10]_26_10_d[0]/I3</td>
</tr>
<tr>
<td>19.346</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_10_d[0]/F</td>
</tr>
<tr>
<td>19.352</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_1_cZ[0]/I2</td>
</tr>
<tr>
<td>20.384</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_1_cZ[0]/F</td>
</tr>
<tr>
<td>21.534</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_0_rep2/I2</td>
</tr>
<tr>
<td>22.566</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_0_rep2/F</td>
</tr>
<tr>
<td>22.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[2]_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[0]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[2]_Z[0]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C8[2][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.033, 45.915%; route: 10.182, 51.756%; tC2Q: 0.458, 2.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_fast_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[3]_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>cpu_instance/ir_addr_fast_Z[3]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R5C17[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_fast_Z[3]/Q</td>
</tr>
<tr>
<td>5.157</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>cpu_instance/iR/N_172_i_i_o2_x/I3</td>
</tr>
<tr>
<td>5.979</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_172_i_i_o2_x/F</td>
</tr>
<tr>
<td>7.442</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>cpu_instance/g0_17/I1</td>
</tr>
<tr>
<td>8.541</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_17/F</td>
</tr>
<tr>
<td>9.346</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>cpu_instance/g0_16/I0</td>
</tr>
<tr>
<td>10.378</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_16/F</td>
</tr>
<tr>
<td>11.842</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>cpu_instance/g0_15/I0</td>
</tr>
<tr>
<td>12.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_15/F</td>
</tr>
<tr>
<td>14.257</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>cpu_instance/rf_wdata[15]_6_axb_3_i_lofx_cZ/I1</td>
</tr>
<tr>
<td>15.079</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_axb_3_i_lofx_cZ/F</td>
</tr>
<tr>
<td>15.884</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_3_0/I0</td>
</tr>
<tr>
<td>16.929</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_3_0/COUT</td>
</tr>
<tr>
<td>16.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_4_0/CIN</td>
</tr>
<tr>
<td>16.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_4_0/COUT</td>
</tr>
<tr>
<td>16.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][B]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_5_0/CIN</td>
</tr>
<tr>
<td>17.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_5_0/COUT</td>
</tr>
<tr>
<td>17.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[1][A]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_6_0/CIN</td>
</tr>
<tr>
<td>17.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_6_0/COUT</td>
</tr>
<tr>
<td>17.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[1][B]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_7_0/CIN</td>
</tr>
<tr>
<td>17.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_7_0/COUT</td>
</tr>
<tr>
<td>18.524</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td>cpu_instance/rf_wdata[10]_26_10_d[0]/I3</td>
</tr>
<tr>
<td>19.346</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_10_d[0]/F</td>
</tr>
<tr>
<td>19.352</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_1_cZ[0]/I2</td>
</tr>
<tr>
<td>20.384</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_1_cZ[0]/F</td>
</tr>
<tr>
<td>21.534</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>cpu_instance/rf_wdata[10]_26_11_0_rep3/I2</td>
</tr>
<tr>
<td>22.566</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_0_rep3/F</td>
</tr>
<tr>
<td>22.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[3]_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>cpu_instance/rf_wdata[3]_Z[0]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[3]_Z[0]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>cpu_instance/rf_wdata[3]_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.033, 45.915%; route: 10.182, 51.756%; tC2Q: 0.458, 2.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_fast_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[1]_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>cpu_instance/ir_addr_fast_Z[3]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R5C17[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_fast_Z[3]/Q</td>
</tr>
<tr>
<td>5.157</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>cpu_instance/iR/N_172_i_i_o2_x/I3</td>
</tr>
<tr>
<td>5.979</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_172_i_i_o2_x/F</td>
</tr>
<tr>
<td>7.442</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>cpu_instance/g0_17/I1</td>
</tr>
<tr>
<td>8.541</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_17/F</td>
</tr>
<tr>
<td>9.346</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>cpu_instance/g0_16/I0</td>
</tr>
<tr>
<td>10.378</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_16/F</td>
</tr>
<tr>
<td>11.842</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>cpu_instance/g0_15/I0</td>
</tr>
<tr>
<td>12.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_15/F</td>
</tr>
<tr>
<td>14.257</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>cpu_instance/rf_wdata[15]_6_axb_3_i_lofx_cZ/I1</td>
</tr>
<tr>
<td>15.079</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_axb_3_i_lofx_cZ/F</td>
</tr>
<tr>
<td>15.884</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_3_0/I0</td>
</tr>
<tr>
<td>16.929</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_3_0/COUT</td>
</tr>
<tr>
<td>16.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_4_0/CIN</td>
</tr>
<tr>
<td>16.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_4_0/COUT</td>
</tr>
<tr>
<td>16.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][B]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_5_0/CIN</td>
</tr>
<tr>
<td>17.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_5_0/COUT</td>
</tr>
<tr>
<td>17.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[1][A]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_6_0/CIN</td>
</tr>
<tr>
<td>17.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_6_0/COUT</td>
</tr>
<tr>
<td>17.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[1][B]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_7_0/CIN</td>
</tr>
<tr>
<td>17.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_7_0/COUT</td>
</tr>
<tr>
<td>18.524</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td>cpu_instance/rf_wdata[10]_26_10_d[0]/I3</td>
</tr>
<tr>
<td>19.346</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_10_d[0]/F</td>
</tr>
<tr>
<td>19.352</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_1_cZ[0]/I2</td>
</tr>
<tr>
<td>20.384</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_1_cZ[0]/F</td>
</tr>
<tr>
<td>21.528</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_0_rep1/I2</td>
</tr>
<tr>
<td>22.560</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_0_rep1/F</td>
</tr>
<tr>
<td>22.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[1]_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>cpu_instance/rf_wdata[1]_Z[0]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[1]_Z[0]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>cpu_instance/rf_wdata[1]_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.033, 45.929%; route: 10.176, 51.741%; tC2Q: 0.458, 2.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_fast_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[4]_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>cpu_instance/ir_addr_fast_Z[3]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R5C17[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_fast_Z[3]/Q</td>
</tr>
<tr>
<td>5.157</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>cpu_instance/iR/N_172_i_i_o2_x/I3</td>
</tr>
<tr>
<td>5.979</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_172_i_i_o2_x/F</td>
</tr>
<tr>
<td>7.442</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>cpu_instance/g0_17/I1</td>
</tr>
<tr>
<td>8.541</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_17/F</td>
</tr>
<tr>
<td>9.346</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>cpu_instance/g0_16/I0</td>
</tr>
<tr>
<td>10.378</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_16/F</td>
</tr>
<tr>
<td>11.842</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>cpu_instance/g0_15/I0</td>
</tr>
<tr>
<td>12.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_15/F</td>
</tr>
<tr>
<td>14.257</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>cpu_instance/rf_wdata[15]_6_axb_3_i_lofx_cZ/I1</td>
</tr>
<tr>
<td>15.079</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_axb_3_i_lofx_cZ/F</td>
</tr>
<tr>
<td>15.884</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_3_0/I0</td>
</tr>
<tr>
<td>16.929</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_3_0/COUT</td>
</tr>
<tr>
<td>16.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_4_0/CIN</td>
</tr>
<tr>
<td>16.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_4_0/COUT</td>
</tr>
<tr>
<td>16.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][B]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_5_0/CIN</td>
</tr>
<tr>
<td>17.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_5_0/COUT</td>
</tr>
<tr>
<td>17.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[1][A]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_6_0/CIN</td>
</tr>
<tr>
<td>17.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_6_0/COUT</td>
</tr>
<tr>
<td>17.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[1][B]</td>
<td>cpu_instance/rf_wdata[15]_6_cry_7_0/CIN</td>
</tr>
<tr>
<td>17.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_6_cry_7_0/COUT</td>
</tr>
<tr>
<td>18.524</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td>cpu_instance/rf_wdata[10]_26_10_d[0]/I3</td>
</tr>
<tr>
<td>19.346</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_10_d[0]/F</td>
</tr>
<tr>
<td>19.352</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_1_cZ[0]/I2</td>
</tr>
<tr>
<td>20.384</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_1_cZ[0]/F</td>
</tr>
<tr>
<td>21.364</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>cpu_instance/rf_wdata[10]_26_11_cZ[0]/I2</td>
</tr>
<tr>
<td>22.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_cZ[0]/F</td>
</tr>
<tr>
<td>22.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[4]_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>cpu_instance/rf_wdata[4]_Z[0]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[4]_Z[0]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>cpu_instance/rf_wdata[4]_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.100, 46.499%; route: 10.012, 51.159%; tC2Q: 0.458, 2.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[4]_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/Q</td>
</tr>
<tr>
<td>5.984</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0_1/I1</td>
</tr>
<tr>
<td>6.786</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0_1/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0/I1</td>
</tr>
<tr>
<td>8.304</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0/F</td>
</tr>
<tr>
<td>9.455</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/un110_rf_wdata_3[1]/I0</td>
</tr>
<tr>
<td>10.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_3[1]/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_instance/un110_rf_wdata_7[1]/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_7[1]/F</td>
</tr>
<tr>
<td>14.876</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td>cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/I3</td>
</tr>
<tr>
<td>15.698</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/F</td>
</tr>
<tr>
<td>16.034</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[1][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_1_0/I0</td>
</tr>
<tr>
<td>17.079</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[2][A]</td>
<td>cpu_instance/un230_rf_wdata_cry_2_0/CIN</td>
</tr>
<tr>
<td>17.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_2_0/COUT</td>
</tr>
<tr>
<td>17.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[2][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_3_0/CIN</td>
</tr>
<tr>
<td>17.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>17.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][A]</td>
<td>cpu_instance/un230_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>17.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_4_0/COUT</td>
</tr>
<tr>
<td>17.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_5_0_0/CIN</td>
</tr>
<tr>
<td>17.813</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_5_0_0/SUM</td>
</tr>
<tr>
<td>19.102</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>cpu_instance/rf_wdata[10]_26_11_1_cZ[5]/I3</td>
</tr>
<tr>
<td>20.134</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_1_cZ[5]/F</td>
</tr>
<tr>
<td>21.429</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td>cpu_instance/rf_wdata[10]_26_11[5]/I3</td>
</tr>
<tr>
<td>22.461</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11[5]/F</td>
</tr>
<tr>
<td>22.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[4]_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td>cpu_instance/rf_wdata[4]_Z[5]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[4]_Z[5]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C8[1][B]</td>
<td>cpu_instance/rf_wdata[4]_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.697, 44.445%; route: 10.413, 53.212%; tC2Q: 0.458, 2.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[3]_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/Q</td>
</tr>
<tr>
<td>5.984</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0_1/I1</td>
</tr>
<tr>
<td>6.786</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0_1/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0/I1</td>
</tr>
<tr>
<td>8.304</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0/F</td>
</tr>
<tr>
<td>9.455</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/un110_rf_wdata_3[1]/I0</td>
</tr>
<tr>
<td>10.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_3[1]/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_instance/un110_rf_wdata_7[1]/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_7[1]/F</td>
</tr>
<tr>
<td>14.876</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>cpu_instance/un285_rf_wdata_axb_1_lofx_cZ/I3</td>
</tr>
<tr>
<td>15.678</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_axb_1_lofx_cZ/F</td>
</tr>
<tr>
<td>16.097</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C10[1][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_1_0/I0</td>
</tr>
<tr>
<td>17.142</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_2_0/CIN</td>
</tr>
<tr>
<td>17.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_2_0/COUT</td>
</tr>
<tr>
<td>17.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_3_0/CIN</td>
</tr>
<tr>
<td>17.762</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_3_0/SUM</td>
</tr>
<tr>
<td>18.566</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_2_0_a2[3]/I1</td>
</tr>
<tr>
<td>19.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_2_0_a2[3]/F</td>
</tr>
<tr>
<td>19.394</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>cpu_instance/rf_wdata[10]_26_4[3]/I2</td>
</tr>
<tr>
<td>20.216</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_4[3]/F</td>
</tr>
<tr>
<td>21.701</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_3_rep3/I1</td>
</tr>
<tr>
<td>22.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_3_rep3/F</td>
</tr>
<tr>
<td>22.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[3]_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>cpu_instance/rf_wdata[3]_Z[3]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[3]_Z[3]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>cpu_instance/rf_wdata[3]_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.769, 45.121%; route: 10.207, 52.520%; tC2Q: 0.458, 2.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[4]_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/Q</td>
</tr>
<tr>
<td>5.984</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0_1/I1</td>
</tr>
<tr>
<td>6.786</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0_1/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0/I1</td>
</tr>
<tr>
<td>8.304</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0/F</td>
</tr>
<tr>
<td>9.455</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/un110_rf_wdata_3[1]/I0</td>
</tr>
<tr>
<td>10.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_3[1]/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_instance/un110_rf_wdata_7[1]/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_7[1]/F</td>
</tr>
<tr>
<td>14.876</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>cpu_instance/un285_rf_wdata_axb_1_lofx_cZ/I3</td>
</tr>
<tr>
<td>15.678</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_axb_1_lofx_cZ/F</td>
</tr>
<tr>
<td>16.097</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C10[1][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_1_0/I0</td>
</tr>
<tr>
<td>17.142</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_2_0/CIN</td>
</tr>
<tr>
<td>17.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_2_0/COUT</td>
</tr>
<tr>
<td>17.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_3_0/CIN</td>
</tr>
<tr>
<td>17.762</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_3_0/SUM</td>
</tr>
<tr>
<td>18.566</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_2_0_a2[3]/I1</td>
</tr>
<tr>
<td>19.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_2_0_a2[3]/F</td>
</tr>
<tr>
<td>19.394</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>cpu_instance/rf_wdata[10]_26_4[3]/I2</td>
</tr>
<tr>
<td>20.216</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_4[3]/F</td>
</tr>
<tr>
<td>21.701</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_cZ[3]/I1</td>
</tr>
<tr>
<td>22.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_cZ[3]/F</td>
</tr>
<tr>
<td>22.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[4]_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>cpu_instance/rf_wdata[4]_Z[3]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[4]_Z[3]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>cpu_instance/rf_wdata[4]_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.769, 45.121%; route: 10.207, 52.520%; tC2Q: 0.458, 2.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[2]_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/Q</td>
</tr>
<tr>
<td>5.984</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0_1/I1</td>
</tr>
<tr>
<td>6.786</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0_1/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0/I1</td>
</tr>
<tr>
<td>8.304</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0/F</td>
</tr>
<tr>
<td>9.455</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/un110_rf_wdata_3[1]/I0</td>
</tr>
<tr>
<td>10.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_3[1]/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_instance/un110_rf_wdata_7[1]/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_7[1]/F</td>
</tr>
<tr>
<td>14.876</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td>cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/I3</td>
</tr>
<tr>
<td>15.698</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/F</td>
</tr>
<tr>
<td>16.034</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[1][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_1_0/I0</td>
</tr>
<tr>
<td>17.079</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[2][A]</td>
<td>cpu_instance/un230_rf_wdata_cry_2_0/CIN</td>
</tr>
<tr>
<td>17.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_2_0/COUT</td>
</tr>
<tr>
<td>17.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[2][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_3_0/CIN</td>
</tr>
<tr>
<td>17.699</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_3_0/SUM</td>
</tr>
<tr>
<td>18.839</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_1_cZ[3]/I3</td>
</tr>
<tr>
<td>19.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_1_cZ[3]/F</td>
</tr>
<tr>
<td>21.176</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_3_rep2/I3</td>
</tr>
<tr>
<td>21.998</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_3_rep2/F</td>
</tr>
<tr>
<td>21.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[2]_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[3]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[2]_Z[3]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.373, 43.826%; route: 10.274, 53.775%; tC2Q: 0.458, 2.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[1]_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/Q</td>
</tr>
<tr>
<td>5.984</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0_1/I1</td>
</tr>
<tr>
<td>6.786</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0_1/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0/I1</td>
</tr>
<tr>
<td>8.304</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0/F</td>
</tr>
<tr>
<td>9.455</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/un110_rf_wdata_3[1]/I0</td>
</tr>
<tr>
<td>10.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_3[1]/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_instance/un110_rf_wdata_7[1]/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_7[1]/F</td>
</tr>
<tr>
<td>14.407</td>
<td>1.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>cpu_instance/m6_0_03_i_0_m2_0/I2</td>
</tr>
<tr>
<td>15.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/m6_0_03_i_0_m2_0/F</td>
</tr>
<tr>
<td>16.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>cpu_instance/rf_wdata[15]_14_10_mb_N_4L6_cZ/I0</td>
</tr>
<tr>
<td>16.665</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_14_10_mb_N_4L6_cZ/F</td>
</tr>
<tr>
<td>16.671</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td>cpu_instance/rf_wdata[15]_14_10_mb/I3</td>
</tr>
<tr>
<td>17.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[15]_14_10_mb/F</td>
</tr>
<tr>
<td>19.059</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_1[6]/I2</td>
</tr>
<tr>
<td>19.881</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_1[6]/F</td>
</tr>
<tr>
<td>20.702</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>cpu_instance/rf_wdata[10]_26_11_6_rep1/I1</td>
</tr>
<tr>
<td>21.734</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_6_rep1/F</td>
</tr>
<tr>
<td>21.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[1]_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>cpu_instance/rf_wdata[1]_Z[6]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[1]_Z[6]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>cpu_instance/rf_wdata[1]_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.433, 44.759%; route: 9.950, 52.809%; tC2Q: 0.458, 2.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_fast_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[3]_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>cpu_instance/ir_addr_fast_Z[3]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R5C17[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_fast_Z[3]/Q</td>
</tr>
<tr>
<td>5.157</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>cpu_instance/iR/N_172_i_i_o2_x/I3</td>
</tr>
<tr>
<td>5.979</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_172_i_i_o2_x/F</td>
</tr>
<tr>
<td>7.442</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>cpu_instance/g0_17/I1</td>
</tr>
<tr>
<td>8.541</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_17/F</td>
</tr>
<tr>
<td>9.346</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>cpu_instance/g0_16/I0</td>
</tr>
<tr>
<td>10.378</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_16/F</td>
</tr>
<tr>
<td>11.842</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>cpu_instance/g0_15/I0</td>
</tr>
<tr>
<td>12.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_15/F</td>
</tr>
<tr>
<td>14.921</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>cpu_instance/m0_0_i_0_a2_2/I0</td>
</tr>
<tr>
<td>16.020</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/m0_0_i_0_a2_2/F</td>
</tr>
<tr>
<td>16.031</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>cpu_instance/m1_0_i_0_m2/I2</td>
</tr>
<tr>
<td>16.656</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/m1_0_i_0_m2/F</td>
</tr>
<tr>
<td>17.075</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td>cpu_instance/g1_0_cZ/I0</td>
</tr>
<tr>
<td>18.107</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/g1_0_cZ/F</td>
</tr>
<tr>
<td>18.113</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>cpu_instance/g0_0/I1</td>
</tr>
<tr>
<td>19.145</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_0/F</td>
</tr>
<tr>
<td>20.614</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>cpu_instance/g0_rep3/I2</td>
</tr>
<tr>
<td>21.713</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_rep3/F</td>
</tr>
<tr>
<td>21.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[3]_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>cpu_instance/rf_wdata[3]_Z[1]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[3]_Z[1]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>cpu_instance/rf_wdata[3]_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.939, 47.498%; route: 9.423, 50.067%; tC2Q: 0.458, 2.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_fast_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[4]_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>cpu_instance/ir_addr_fast_Z[3]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R5C17[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_fast_Z[3]/Q</td>
</tr>
<tr>
<td>5.157</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>cpu_instance/iR/N_172_i_i_o2_x/I3</td>
</tr>
<tr>
<td>5.979</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_172_i_i_o2_x/F</td>
</tr>
<tr>
<td>7.442</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>cpu_instance/g0_17/I1</td>
</tr>
<tr>
<td>8.541</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_17/F</td>
</tr>
<tr>
<td>9.346</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>cpu_instance/g0_16/I0</td>
</tr>
<tr>
<td>10.378</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_16/F</td>
</tr>
<tr>
<td>11.842</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>cpu_instance/g0_15/I0</td>
</tr>
<tr>
<td>12.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_15/F</td>
</tr>
<tr>
<td>14.921</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>cpu_instance/m0_0_i_0_a2_2/I0</td>
</tr>
<tr>
<td>16.020</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/m0_0_i_0_a2_2/F</td>
</tr>
<tr>
<td>16.031</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>cpu_instance/m1_0_i_0_m2/I2</td>
</tr>
<tr>
<td>16.656</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/m1_0_i_0_m2/F</td>
</tr>
<tr>
<td>17.075</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td>cpu_instance/g1_0_cZ/I0</td>
</tr>
<tr>
<td>18.107</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/g1_0_cZ/F</td>
</tr>
<tr>
<td>18.113</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>cpu_instance/g0_0/I1</td>
</tr>
<tr>
<td>19.145</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_0/F</td>
</tr>
<tr>
<td>20.614</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>cpu_instance/g0_cZ/I2</td>
</tr>
<tr>
<td>21.646</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/g0_cZ/F</td>
</tr>
<tr>
<td>21.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[4]_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>cpu_instance/rf_wdata[4]_Z[1]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[4]_Z[1]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>cpu_instance/rf_wdata[4]_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.872, 47.310%; route: 9.423, 50.246%; tC2Q: 0.458, 2.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[2]_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/Q</td>
</tr>
<tr>
<td>5.984</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0_1/I1</td>
</tr>
<tr>
<td>6.786</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0_1/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0/I1</td>
</tr>
<tr>
<td>8.304</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0/F</td>
</tr>
<tr>
<td>9.455</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/un110_rf_wdata_3[1]/I0</td>
</tr>
<tr>
<td>10.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_3[1]/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_instance/un110_rf_wdata_7[1]/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_7[1]/F</td>
</tr>
<tr>
<td>14.876</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td>cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/I3</td>
</tr>
<tr>
<td>15.698</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/F</td>
</tr>
<tr>
<td>16.034</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[1][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_1_0/I0</td>
</tr>
<tr>
<td>17.079</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[2][A]</td>
<td>cpu_instance/un230_rf_wdata_cry_2_0/CIN</td>
</tr>
<tr>
<td>17.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_2_0/COUT</td>
</tr>
<tr>
<td>17.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[2][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_3_0/CIN</td>
</tr>
<tr>
<td>17.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>17.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][A]</td>
<td>cpu_instance/un230_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>17.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_4_0/COUT</td>
</tr>
<tr>
<td>17.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_5_0_0/CIN</td>
</tr>
<tr>
<td>17.813</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_5_0_0/SUM</td>
</tr>
<tr>
<td>19.102</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>cpu_instance/rf_wdata[10]_26_11_1_cZ[5]/I3</td>
</tr>
<tr>
<td>20.134</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_1_cZ[5]/F</td>
</tr>
<tr>
<td>20.944</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>cpu_instance/rf_wdata[10]_26_11_5_rep1/I3</td>
</tr>
<tr>
<td>21.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_5_rep1/F</td>
</tr>
<tr>
<td>21.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[2]_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[5]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[2]_Z[5]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.291, 44.391%; route: 9.928, 53.155%; tC2Q: 0.458, 2.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[3]_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/Q</td>
</tr>
<tr>
<td>5.984</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0_1/I1</td>
</tr>
<tr>
<td>6.786</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0_1/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/iR/inst_1_0_.m7_i_0/I1</td>
</tr>
<tr>
<td>8.304</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>20</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/inst_1_0_.m7_i_0/F</td>
</tr>
<tr>
<td>9.455</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/un110_rf_wdata_3[1]/I0</td>
</tr>
<tr>
<td>10.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_3[1]/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_instance/un110_rf_wdata_7[1]/I0</td>
</tr>
<tr>
<td>12.890</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un110_rf_wdata_7[1]/F</td>
</tr>
<tr>
<td>14.876</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td>cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/I3</td>
</tr>
<tr>
<td>15.698</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_axb_1_lofx_cZ/F</td>
</tr>
<tr>
<td>16.034</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[1][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_1_0/I0</td>
</tr>
<tr>
<td>17.079</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_1_0/COUT</td>
</tr>
<tr>
<td>17.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[2][A]</td>
<td>cpu_instance/un230_rf_wdata_cry_2_0/CIN</td>
</tr>
<tr>
<td>17.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_2_0/COUT</td>
</tr>
<tr>
<td>17.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C10[2][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_3_0/CIN</td>
</tr>
<tr>
<td>17.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>17.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][A]</td>
<td>cpu_instance/un230_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>17.756</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_4_0/SUM</td>
</tr>
<tr>
<td>18.896</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>cpu_instance/rf_wdata[10]_26_11_1_cZ[4]/I3</td>
</tr>
<tr>
<td>19.522</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_1_cZ[4]/F</td>
</tr>
<tr>
<td>20.337</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>cpu_instance/rf_wdata[10]_26_11_4_rep3/I3</td>
</tr>
<tr>
<td>21.436</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_11_4_rep3/F</td>
</tr>
<tr>
<td>21.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[3]_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>cpu_instance/rf_wdata[3]_Z[4]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[3]_Z[4]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>cpu_instance/rf_wdata[3]_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.301, 44.766%; route: 9.784, 52.762%; tC2Q: 0.458, 2.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[0]_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[0]/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C18[1][A]</td>
<td>cpu_instance/un1_rf_wdata[0]_cry_0_0/I1</td>
</tr>
<tr>
<td>3.013</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un1_rf_wdata[0]_cry_0_0/SUM</td>
</tr>
<tr>
<td>3.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[0]_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.734%; route: 0.006, 0.805%; tC2Q: 0.333, 45.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr_fast_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[2]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[2]/Q</td>
</tr>
<tr>
<td>3.117</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_fast_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/ir_addr_fast_Z[2]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr_fast_Z[2]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>cpu_instance/ir_addr_fast_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.504, 60.176%; tC2Q: 0.333, 39.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[0]/Q</td>
</tr>
<tr>
<td>3.118</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>cpu_instance/ir_addr_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>cpu_instance/ir_addr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.505, 60.232%; tC2Q: 0.333, 39.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr_fast_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[3]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C18[2][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[3]/Q</td>
</tr>
<tr>
<td>3.118</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_fast_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>cpu_instance/ir_addr_fast_Z[3]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr_fast_Z[3]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>cpu_instance/ir_addr_fast_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.505, 60.232%; tC2Q: 0.333, 39.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[0]_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[7]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R5C19[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[7]/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_instance/un1_rf_wdata[0]_s_7_0/I0</td>
</tr>
<tr>
<td>3.134</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un1_rf_wdata[0]_s_7_0/SUM</td>
</tr>
<tr>
<td>3.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[7]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[0]_Z[7]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C19[1][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.548%; route: 0.004, 0.415%; tC2Q: 0.333, 39.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[0]_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[5]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[5]/Q</td>
</tr>
<tr>
<td>2.618</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td>cpu_instance/un1_rf_wdata[0]_cry_5_0/I0</td>
</tr>
<tr>
<td>3.135</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un1_rf_wdata[0]_cry_5_0/SUM</td>
</tr>
<tr>
<td>3.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[5]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[0]_Z[5]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.464%; route: 0.005, 0.552%; tC2Q: 0.333, 38.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[1]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C18[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[1]/Q</td>
</tr>
<tr>
<td>3.188</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>cpu_instance/ir_addr_Z[1]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr_Z[1]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>cpu_instance/ir_addr_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 63.307%; tC2Q: 0.333, 36.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[3]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C18[2][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[3]/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>cpu_instance/ir_addr_Z[3]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr_Z[3]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>cpu_instance/ir_addr_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 63.366%; tC2Q: 0.333, 36.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[0]_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[1]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C18[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[1]/Q</td>
</tr>
<tr>
<td>2.854</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C18[1][B]</td>
<td>cpu_instance/un1_rf_wdata[0]_cry_1_0/I1</td>
</tr>
<tr>
<td>3.248</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un1_rf_wdata[0]_cry_1_0/SUM</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[1]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[0]_Z[1]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.684%; route: 0.241, 24.897%; tC2Q: 0.333, 34.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[0]_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[4]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[4]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>cpu_instance/un1_rf_wdata[0]_cry_4_0/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un1_rf_wdata[0]_cry_4_0/SUM</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[4]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[0]_Z[4]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.516%; route: 0.238, 21.848%; tC2Q: 0.333, 30.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[0]_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[2]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[2]/Q</td>
</tr>
<tr>
<td>2.853</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>cpu_instance/un1_rf_wdata[0]_cry_2_0/I0</td>
</tr>
<tr>
<td>3.370</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un1_rf_wdata[0]_cry_2_0/SUM</td>
</tr>
<tr>
<td>3.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[2]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[0]_Z[2]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.420%; route: 0.240, 22.007%; tC2Q: 0.333, 30.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[0]_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[6]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C19[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[6]/Q</td>
</tr>
<tr>
<td>2.853</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_instance/un1_rf_wdata[0]_cry_6_0/I0</td>
</tr>
<tr>
<td>3.370</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un1_rf_wdata[0]_cry_6_0/SUM</td>
</tr>
<tr>
<td>3.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[6]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[0]_Z[6]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.420%; route: 0.240, 22.007%; tC2Q: 0.333, 30.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[0]_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[3]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R5C18[2][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[3]/Q</td>
</tr>
<tr>
<td>2.857</td>
<td>0.244</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>cpu_instance/un1_rf_wdata[0]_cry_3_0/I0</td>
</tr>
<tr>
<td>3.374</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un1_rf_wdata[0]_cry_3_0/SUM</td>
</tr>
<tr>
<td>3.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[3]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[0]_Z[3]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[2][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.236%; route: 0.244, 22.309%; tC2Q: 0.333, 30.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/dout[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_G_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>cpu_instance/dout[1]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/dout[1]/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>cpu_instance/cpu_dout_i_cZ[1]/I0</td>
</tr>
<tr>
<td>3.401</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/cpu_dout_i_cZ[1]/F</td>
</tr>
<tr>
<td>3.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">led_G_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>led_G_Z/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_G_Z</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>led_G_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.617%; route: 0.231, 20.637%; tC2Q: 0.333, 29.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr_fast_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[1]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C18[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[1]/Q</td>
</tr>
<tr>
<td>3.410</td>
<td>0.797</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_fast_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td>cpu_instance/ir_addr_fast_Z[1]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr_fast_Z[1]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[2][A]</td>
<td>cpu_instance/ir_addr_fast_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.797, 70.514%; tC2Q: 0.333, 29.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr_fast_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[6]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C19[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[6]/Q</td>
</tr>
<tr>
<td>3.422</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_fast_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][B]</td>
<td>cpu_instance/ir_addr_fast_Z[6]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr_fast_Z[6]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[1][B]</td>
<td>cpu_instance/ir_addr_fast_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.809, 70.824%; tC2Q: 0.333, 29.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[2]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[2]/Q</td>
</tr>
<tr>
<td>3.450</td>
<td>0.837</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.837, 71.516%; tC2Q: 0.333, 28.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[7]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R5C19[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[7]/Q</td>
</tr>
<tr>
<td>3.470</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>cpu_instance/ir_addr_Z[7]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr_Z[7]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>cpu_instance/ir_addr_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.857, 71.997%; tC2Q: 0.333, 28.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[6]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C19[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[6]/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>0.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>cpu_instance/ir_addr_Z[6]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr_Z[6]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>cpu_instance/ir_addr_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.860, 72.057%; tC2Q: 0.333, 27.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_B_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_din_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td>led_B_Z/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C4[0][B]</td>
<td style=" font-weight:bold;">led_B_Z/Q</td>
</tr>
<tr>
<td>3.185</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>led_B_c_i_cZ/I0</td>
</tr>
<tr>
<td>3.557</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">led_B_c_i_cZ/F</td>
</tr>
<tr>
<td>3.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">cpu_din_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>cpu_din_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_din_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>cpu_din_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.133%; route: 0.572, 44.762%; tC2Q: 0.333, 26.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/dout[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_B_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>cpu_instance/dout[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/dout[0]/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td>cpu_instance/cpu_dout_i_cZ[0]/I0</td>
</tr>
<tr>
<td>3.569</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/cpu_dout_i_cZ[0]/F</td>
</tr>
<tr>
<td>3.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td style=" font-weight:bold;">led_B_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td>led_B_Z/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_B_Z</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[0][B]</td>
<td>led_B_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 56.186%; route: 0.231, 17.946%; tC2Q: 0.333, 25.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/dout[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_R_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>cpu_instance/dout[2]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/dout[2]/Q</td>
</tr>
<tr>
<td>2.850</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>cpu_instance/cpu_dout_i_cZ[2]/I0</td>
</tr>
<tr>
<td>3.576</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/cpu_dout_i_cZ[2]/F</td>
</tr>
<tr>
<td>3.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">led_R_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>led_R_Z/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_R_Z</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>led_R_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 56.030%; route: 0.236, 18.244%; tC2Q: 0.333, 25.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr_fast_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[0]/Q</td>
</tr>
<tr>
<td>3.687</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_fast_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>cpu_instance/ir_addr_fast_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr_fast_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>cpu_instance/ir_addr_fast_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 76.316%; tC2Q: 0.333, 23.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/write</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>cpu_instance/ir_addr_Z[3]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[3]/Q</td>
</tr>
<tr>
<td>3.394</td>
<td>0.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>cpu_instance/iR/un1_address_13_0_a2_0_a2_0/I2</td>
</tr>
<tr>
<td>3.766</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/un1_address_13_0_a2_0_a2_0/F</td>
</tr>
<tr>
<td>3.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/write/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>cpu_instance/write/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/write</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>cpu_instance/write</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 25.029%; route: 0.781, 52.543%; tC2Q: 0.333, 22.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_G_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_din_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>led_G_Z/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">led_G_Z/Q</td>
</tr>
<tr>
<td>3.445</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>led_G_c_i_cZ/I0</td>
</tr>
<tr>
<td>3.817</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td style=" background: #97FFFF;">led_G_c_i_cZ/F</td>
</tr>
<tr>
<td>3.817</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td style=" font-weight:bold;">cpu_din_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>cpu_din_Z[1]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_din_Z[1]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>cpu_din_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 24.202%; route: 0.832, 54.112%; tC2Q: 0.333, 21.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_din_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_din_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_din_Z[2]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_din_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_din_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_din_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_instance/rf_wdata[0]_Z[7]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_instance/rf_wdata[0]_Z[7]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_instance/rf_wdata[0]_Z[7]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_instance/ir_addr_fast_Z[6]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_instance/ir_addr_fast_Z[6]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_instance/ir_addr_fast_Z[6]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_instance/rf_wdata[1]_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_instance/rf_wdata[1]_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_instance/rf_wdata[1]_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_instance/ir_addr_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_instance/ir_addr_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_instance/ir_addr_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_instance/ir_addr_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_instance/ir_addr_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_instance/ir_addr_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_instance/rf_wdata[4]_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_instance/rf_wdata[4]_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_instance/rf_wdata[4]_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_instance/ir_addr_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_instance/ir_addr_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_instance/ir_addr_Z[3]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>70</td>
<td>clk_c</td>
<td>20.386</td>
<td>1.958</td>
</tr>
<tr>
<td>58</td>
<td>N_130</td>
<td>22.259</td>
<td>4.592</td>
</tr>
<tr>
<td>43</td>
<td>cpu_instance.arg1[1]</td>
<td>21.114</td>
<td>2.806</td>
</tr>
<tr>
<td>37</td>
<td>ir_addr[2]</td>
<td>20.386</td>
<td>3.010</td>
</tr>
<tr>
<td>36</td>
<td>ir_addr[1]</td>
<td>21.446</td>
<td>2.944</td>
</tr>
<tr>
<td>33</td>
<td>op[2]</td>
<td>29.734</td>
<td>2.489</td>
</tr>
<tr>
<td>32</td>
<td>N_23</td>
<td>25.920</td>
<td>3.103</td>
</tr>
<tr>
<td>31</td>
<td>N_17</td>
<td>27.477</td>
<td>3.767</td>
</tr>
<tr>
<td>27</td>
<td>ir_addr[0]</td>
<td>23.799</td>
<td>3.435</td>
</tr>
<tr>
<td>25</td>
<td>cpu_instance.rf_wdata[15]_6_0</td>
<td>20.386</td>
<td>2.169</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R5C15</td>
<td>0.708</td>
</tr>
<tr>
<td>R5C6</td>
<td>0.653</td>
</tr>
<tr>
<td>R5C9</td>
<td>0.639</td>
</tr>
<tr>
<td>R5C7</td>
<td>0.625</td>
</tr>
<tr>
<td>R5C16</td>
<td>0.611</td>
</tr>
<tr>
<td>R5C8</td>
<td>0.611</td>
</tr>
<tr>
<td>R4C8</td>
<td>0.597</td>
</tr>
<tr>
<td>R5C17</td>
<td>0.597</td>
</tr>
<tr>
<td>R4C7</td>
<td>0.528</td>
</tr>
<tr>
<td>R4C6</td>
<td>0.514</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 41.667 -waveform {0 20.834} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
