<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)</text>
<text>Date: Sun Feb  7 22:37:40 2021
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>GB[3] </cell>
 <cell>(293, 72)</cell>
 <cell>config_sccb_0/sccb_clk_0/mid_pulse_inferred_clock_RNIPF73/U0_YWn</cell>
 <cell>37</cell>
</row>
<row>
 <cell>2</cell>
 <cell>GB[7] </cell>
 <cell>(297, 72)</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn</cell>
 <cell>21</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>config_sccb_0/sccb_clk_0/mid_pulse:Q</cell>
 <cell>(278, 40)</cell>
 <cell>GB[3] </cell>
 <cell>config_sccb_0/sccb_clk_0/mid_pulse_0</cell>
 <cell>ROUTED</cell>
 <cell>6</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell>Pin Swapped for Back Annotation Only</cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>CCC-NW1 (18, 134)</cell>
 <cell>GL0 =&gt; GL3</cell>
 <cell>GB[7] </cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_net</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To (Pin Swapped for Back Annotation Only) </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>(24, 134)</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ</cell>
 <cell>CCC-NW1 (18, 134)</cell>
 <cell>OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Clock Nets to RGB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Global Clock Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>GB[3] </cell>
 <cell>(293, 72)</cell>
 <cell>config_sccb_0/sccb_clk_0/mid_pulse_inferred_clock_RNIPF73/U0_YWn</cell>
 <cell>37</cell>
 <cell>1</cell>
 <cell>(146, 42)</cell>
 <cell>14</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(146, 45)</cell>
 <cell>15</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(146, 48)</cell>
 <cell>7</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(147, 39)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>GB[7] </cell>
 <cell>(297, 72)</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn</cell>
 <cell>21</cell>
 <cell>1</cell>
 <cell>(146, 39)</cell>
 <cell>9</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(446, 39)</cell>
 <cell>8</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(446, 42)</cell>
 <cell>4</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Warning: Local Clock Nets</name>
<text>The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing are more susceptible to noise than those using dedicated global resources. Microchip recommends promoting these signals to dedicated global resources.
</text>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> Driving Net </cell>
 <cell> To </cell>
</header>
<row>
 <cell>1</cell>
 <cell>config_sccb_0/sccb_clk_0/sccb_clk:Q</cell>
 <cell>config_sccb_0/sccb_clk</cell>
 <cell>config_sccb_0/coresccb_0/sioc_en:CLK</cell>
</row>
</table>
</section>
</doc>
