blk_wr8x4096.v,verilog,xil_defaultlib,../../../../ddr3_hdmi.srcs/sources_1/ip/blk_wr8x4096/sim/blk_wr8x4096.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
