// Seed: 1508097324
program module_0 (
    output tri1 id_0,
    output wor  id_1
);
  logic id_3;
  assign module_1._id_0 = 0;
  logic id_4 = id_4;
endprogram
module module_1 #(
    parameter id_0 = 32'd90,
    parameter id_1 = 32'd36,
    parameter id_4 = 32'd60
) (
    input supply1 _id_0,
    output wand _id_1,
    output wor id_2,
    input wire id_3,
    input tri0 _id_4,
    output tri0 id_5
);
  assign id_2 = !-1;
  assign id_2 = 1;
  wire [~  -1 'd0 : -1] id_7[1 : id_4  &  id_0];
  logic id_8 = -1;
  assign id_2 = id_4;
  wire id_9;
  module_0 modCall_1 (
      id_5,
      id_2
  );
  wire id_10[id_1 : -1];
endmodule
