# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab61_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/nyl20/Desktop/FlappyBird {C:/Users/nyl20/Desktop/FlappyBird/frameRAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:43 on May 06,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nyl20/Desktop/FlappyBird" C:/Users/nyl20/Desktop/FlappyBird/frameRAM.sv 
# -- Compiling module frameRAM
# 
# Top level modules:
# 	frameRAM
# End time: 22:59:43 on May 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nyl20/Desktop/FlappyBird {C:/Users/nyl20/Desktop/FlappyBird/color_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:43 on May 06,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nyl20/Desktop/FlappyBird" C:/Users/nyl20/Desktop/FlappyBird/color_mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 22:59:43 on May 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib lab62_soc
# ** Warning: (vlib-34) Library already exists at "lab62_soc".
# vmap lab62_soc lab62_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab62_soc lab62_soc 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/nyl20/Desktop/FlappyBird {C:/Users/nyl20/Desktop/FlappyBird/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:43 on May 06,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nyl20/Desktop/FlappyBird" C:/Users/nyl20/Desktop/FlappyBird/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:59:43 on May 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L lab62_soc -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L lab62_soc -voptargs=""+acc"" testbench 
# Start time: 22:59:44 on May 06,2021
# Loading sv_std.std
# Loading work.testbench
# Loading work.color_mapper
# Loading work.frameRAM
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5000 ns
# End time: 23:16:20 on May 06,2021, Elapsed time: 0:16:36
# Errors: 0, Warnings: 0
