set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]

#set_property IOSTANDARD LVCMOS33 [get_ports {key[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports led]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
#set_property PACKAGE_PIN J1 [get_ports led]
set_property PACKAGE_PIN H4 [get_ports clk]
#set_property PACKAGE_PIN C3 [get_ports {key[0]}]

# FPGA IO0
set_property PACKAGE_PIN N14 [get_ports vsync]
# FPGA IO1
set_property PACKAGE_PIN M14 [get_ports {bluePxl[0]}]
# FPGA IO2
set_property PACKAGE_PIN C4 [get_ports {bluePxl[2]}]
# FPGA IO3
set_property PACKAGE_PIN B13 [get_ports {bluePxl[4]}]
# FPGA IO4
set_property PACKAGE_PIN N10 [get_ports {greenPxl[1]}]


# FPGA IO5
set_property PACKAGE_PIN M10 [get_ports {greenPxl[3]}]
# FPGA IO6
set_property PACKAGE_PIN B14 [get_ports {redPxl[0]}]
# FPGA IO7
set_property PACKAGE_PIN D3 [get_ports {redPxl[2]}]
# FPGA IO8
set_property PACKAGE_PIN P5 [get_ports gbaClk]
# FPGA IO9
set_property PACKAGE_PIN E11 [get_ports dclk]

# FPGA AR D4
set_property PACKAGE_PIN A5 [get_ports controllerMCUIn]
set_property IOSTANDARD LVCMOS33 [get_ports controllerMCUIn]

# FPGA AR D5
set_property PACKAGE_PIN B5 [get_ports {bluePxl[1]}]
# FPGA AR D6
set_property PACKAGE_PIN A4 [get_ports {bluePxl[3]}]
# FPGA AR D7
set_property PACKAGE_PIN A3 [get_ports {greenPxl[0]}]
# FPGA AR D8
set_property PACKAGE_PIN B3 [get_ports {greenPxl[2]}]
# FPGA AR D9
set_property PACKAGE_PIN A2 [get_ports {greenPxl[4]}]
# FPGA AR D10
set_property PACKAGE_PIN B2 [get_ports {redPxl[1]}]
# FPGA AR D11
set_property PACKAGE_PIN B1 [get_ports {redPxl[3]}]
# FPGA AR D13
set_property PACKAGE_PIN H2 [get_ports {redPxl[4]}]

# Audio Pins.
# Audio Right (FPGA_AR_D2)
set_property PACKAGE_PIN A10 [get_ports audioRIn]
set_property IOSTANDARD LVCMOS33 [get_ports audioRIn]
# Audio Left (FPGA_AR_D3)
set_property PACKAGE_PIN B6 [get_ports audioLIn]
set_property IOSTANDARD LVCMOS33 [get_ports audioLIn]

# AR_3v3_EN
set_property PACKAGE_PIN L13 [get_ports enable3V3]
set_property IOSTANDARD LVCMOS33 [get_ports enable3V3]


# ADC Pins.
# D7
#set_property PACKAGE_PIN H12 [get_ports {adcDatIn[7]}]
# D6
#set_property PACKAGE_PIN H11 [get_ports {adcDatIn[6]}]
# D5
#set_property PACKAGE_PIN C11 [get_ports {adcDatIn[5]}]
# D4
#set_property PACKAGE_PIN F12 [get_ports {adcDatIn[4]}]
# D3
#set_property PACKAGE_PIN E12 [get_ports {adcDatIn[3]}]
# D2
#set_property PACKAGE_PIN D12 [get_ports {adcDatIn[2]}]
# D1
#set_property PACKAGE_PIN J2 [get_ports {adcDatIn[1]}]
# D0
#set_property PACKAGE_PIN J3 [get_ports {adcDatIn[0]}]
# ADC Clk
#set_property PACKAGE_PIN C5 [get_ports adcClkOut]
# ADC nOE
#set_property PACKAGE_PIN J4 [get_ports adcnOE]

#set_property IOSTANDARD LVCMOS33 [get_ports adcDatIn]
#set_property IOSTANDARD LVCMOS33 [get_ports adcClkOut]
#set_property IOSTANDARD LVCMOS33 [get_ports adcnOE]

# GBA pins.

set_property IOSTANDARD LVCMOS33 [get_ports {redPxl[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {redPxl[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {redPxl[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {redPxl[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {redPxl[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {greenPxl[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {greenPxl[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {greenPxl[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {greenPxl[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {greenPxl[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {bluePxl[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {bluePxl[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {bluePxl[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {bluePxl[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {bluePxl[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports dclk]
set_property IOSTANDARD LVCMOS33 [get_ports vsync]
set_property IOSTANDARD LVCMOS33 [get_ports gbaClk]

# HDMI pins.

set_property IOSTANDARD TMDS_33 [get_ports {hdmiTX[0]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmiTXN[0]}]
set_property PACKAGE_PIN G1 [get_ports {hdmiTX[0]}]
set_property PACKAGE_PIN F1 [get_ports {hdmiTXN[0]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmiTX[1]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmiTXN[1]}]
set_property PACKAGE_PIN E2 [get_ports {hdmiTX[1]}]
set_property PACKAGE_PIN D2 [get_ports {hdmiTXN[1]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmiTX[2]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmiTXN[2]}]
set_property PACKAGE_PIN D1 [get_ports {hdmiTX[2]}]
set_property PACKAGE_PIN C1 [get_ports {hdmiTXN[2]}]
set_property IOSTANDARD TMDS_33 [get_ports hdmiClkN]
set_property IOSTANDARD TMDS_33 [get_ports hdmiClk]
set_property PACKAGE_PIN G4 [get_ports hdmiClk]
set_property PACKAGE_PIN F4 [get_ports hdmiClkN]
set_property IOSTANDARD LVCMOS33 [get_ports hdmiCEC]
set_property IOSTANDARD LVCMOS33 [get_ports hdmiSDA]
set_property IOSTANDARD LVCMOS33 [get_ports hdmiSCL]
set_property IOSTANDARD LVCMOS33 [get_ports hdmiHPD]

set_property PULLUP true [get_ports hdmiCEC]
set_property PULLUP true [get_ports hdmiSDA]
set_property PULLUP true [get_ports hdmiSCL]
set_property PULLUP true [get_ports hdmiHPD]

set_property PACKAGE_PIN E4 [get_ports hdmiCEC]
set_property PACKAGE_PIN F2 [get_ports hdmiSDA]
set_property PACKAGE_PIN F3 [get_ports hdmiSCL]
set_property PACKAGE_PIN D4 [get_ports hdmiHPD]

create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

# CDC
set_false_path -from [get_clocks pxlClkInt] -to [get_clocks clk]

# Set USR_ACCESS register.
set_property BITSTREAM.CONFIG.USR_ACCESS 0x312E3442 [current_design]
