<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 2799, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 4992, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 4432, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 1289, user inline pragmas are applied</column>
            <column name="">(4) simplification, 1288, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 5498, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 2338, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 2914, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 2788, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 2803, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 2354, loop and instruction simplification</column>
            <column name="">(2) parallelization, 2354, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 2354, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 2354, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 2363, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 2343, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_gemm" col1="__merlinkernel_kernel_gemm.c:47" col2="2799" col3="1288" col4="2803" col5="2354" col6="2343">
                    <row id="2" col0="merlin_memcpy_0" col1="__merlinkernel_kernel_gemm.c:28" col2="47" col3="16" col4="58" col5="59" col6="63"/>
                    <row id="4" col0="memcpy_wide_bus_read_float_4d_5_16_48_512" col1="mars_wide_bus_4d.h:2010" col2="942" col3="" col4="" col5="" col6="">
                        <row id="3" col0="merlin_get_range_512" col1="memcpy_512.h:32" col2="468" col2_disp=" 468 (6 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="1" col0="memcpy_wide_bus_read_float_3d_16_48_512" col1="mars_wide_bus_3d.h:1648" col2="740" col3="" col4="" col5="" col6="">
                        <row id="3" col0="merlin_get_range_512" col1="memcpy_512.h:32" col2="390" col2_disp=" 390 (5 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="5" col0="memcpy_wide_bus_write_float_3d_16_48_512" col1="mars_wide_bus_3d.h:1769" col2="943" col3="" col4="" col5="" col6="">
                        <row id="6" col0="merlin_set_range_512" col1="memcpy_512.h:72" col2="539" col2_disp=" 539 (7 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

