# ğŸ—ï¸ Multicycle RISC Processor

This repository contains the **design, implementation, and verification** of a **16-bit pipelined RISC processor** using **Verilog**. The processor is designed as part of the **Computer Architecture** course and follows a multicycle execution model.

## ğŸ“Œ Project Objectives:
âœ” **Design the Datapath & Control Path** â€“ Implement a 16-bit RISC processor with a multicycle architecture.  
âœ” **Instruction Execution** â€“ Support R-type, I-type, and J-type instructions.  
âœ” **Simulation & Testing** â€“ Verify the functionality using testbenches and assembly programs.  

## ğŸ›  Processor Specifications:
- **16-bit instruction and word size**  
- **8 general-purpose 16-bit registers**  
- **Dedicated 16-bit PC (Program Counter) & RR (Return Register)**  
- **Supports R-type, I-type, and J-type instructions**  
- **Word-addressable memory**  
- **Performance tracking registers** for execution analysis  

## ğŸ“‚ Instruction Set:
| Instruction | Type | Operation |
|------------|------|-----------|
| `AND`  | R-Type | Bitwise AND |
| `ADD`  | R-Type | Addition |
| `SUB`  | R-Type | Subtraction |
| `SLL`  | R-Type | Shift left |
| `SRL`  | R-Type | Shift right |
| `ANDI` | I-Type | Bitwise AND with immediate |
| `ADDI` | I-Type | Addition with immediate |
| `LW`   | I-Type | Load word |
| `SW`   | I-Type | Store word |
| `BEQ`  | I-Type | Branch if equal |
| `BNE`  | I-Type | Branch if not equal |
| `FOR`  | I-Type | Loop execution |
| `JMP`  | J-Type | Unconditional jump |
| `CALL` | J-Type | Function call |
| `RET`  | J-Type | Return from function |

## ğŸ”§ Tools & Technologies Used:
- **Verilog** â€“ Hardware description language for processor implementation.  
- **ModelSim / Quartus** â€“ Simulation and verification.  

## ğŸ“„ Project Components:
- **Datapath Design** â€“ Registers, ALU, Memory, Control Unit.  
- **Control Path Implementation** â€“ Instruction decoding, execution logic.  
- **Multicycle Stages** â€“ Fetch, Decode, Execute, Memory, Write-back.  
- **Simulation & Testing** â€“ Custom testbench and sample programs.  

## ğŸš€ How to Run:
1. Load the Verilog files into **ModelSim or Quartus**.  
2. Compile the design and run the provided **testbench**.  
3. Verify instruction execution using **waveform analysis**.  

## ğŸ“œ Report:
A **detailed project report (PDF)** is included, covering:  
âœ” Design and implementation details  
âœ” Block diagrams & state diagrams  
âœ” Control signals & truth tables  
âœ” Simulation results and test programs  

This project demonstrates **pipelined processor design** and its verification in **Verilog**. ğŸ—ï¸ğŸš€  
