{
  "module_name": "sgtl5000.h",
  "hash_id": "b122e966257420873c849cc34cdd49d8aa12bfa9350e78723807337b165334db",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/sgtl5000.h",
  "human_readable_source": " \n \n\n#ifndef _SGTL5000_H\n#define _SGTL5000_H\n\n \n#define SGTL5000_CHIP_ID\t\t\t0x0000\n#define SGTL5000_CHIP_DIG_POWER\t\t\t0x0002\n#define SGTL5000_CHIP_CLK_CTRL\t\t\t0x0004\n#define SGTL5000_CHIP_I2S_CTRL\t\t\t0x0006\n#define SGTL5000_CHIP_SSS_CTRL\t\t\t0x000a\n#define SGTL5000_CHIP_ADCDAC_CTRL\t\t0x000e\n#define SGTL5000_CHIP_DAC_VOL\t\t\t0x0010\n#define SGTL5000_CHIP_PAD_STRENGTH\t\t0x0014\n#define SGTL5000_CHIP_ANA_ADC_CTRL\t\t0x0020\n#define SGTL5000_CHIP_ANA_HP_CTRL\t\t0x0022\n#define SGTL5000_CHIP_ANA_CTRL\t\t\t0x0024\n#define SGTL5000_CHIP_LINREG_CTRL\t\t0x0026\n#define SGTL5000_CHIP_REF_CTRL\t\t\t0x0028\n#define SGTL5000_CHIP_MIC_CTRL\t\t\t0x002a\n#define SGTL5000_CHIP_LINE_OUT_CTRL\t\t0x002c\n#define SGTL5000_CHIP_LINE_OUT_VOL\t\t0x002e\n#define SGTL5000_CHIP_ANA_POWER\t\t\t0x0030\n#define SGTL5000_CHIP_PLL_CTRL\t\t\t0x0032\n#define SGTL5000_CHIP_CLK_TOP_CTRL\t\t0x0034\n#define SGTL5000_CHIP_ANA_STATUS\t\t0x0036\n#define SGTL5000_CHIP_SHORT_CTRL\t\t0x003c\n#define SGTL5000_CHIP_ANA_TEST2\t\t\t0x003a\n#define SGTL5000_DAP_CTRL\t\t\t0x0100\n#define SGTL5000_DAP_PEQ\t\t\t0x0102\n#define SGTL5000_DAP_BASS_ENHANCE\t\t0x0104\n#define SGTL5000_DAP_BASS_ENHANCE_CTRL\t\t0x0106\n#define SGTL5000_DAP_AUDIO_EQ\t\t\t0x0108\n#define SGTL5000_DAP_SURROUND\t\t\t0x010a\n#define SGTL5000_DAP_FLT_COEF_ACCESS\t\t0x010c\n#define SGTL5000_DAP_COEF_WR_B0_MSB\t\t0x010e\n#define SGTL5000_DAP_COEF_WR_B0_LSB\t\t0x0110\n#define SGTL5000_DAP_EQ_BASS_BAND0\t\t0x0116\n#define SGTL5000_DAP_EQ_BASS_BAND1\t\t0x0118\n#define SGTL5000_DAP_EQ_BASS_BAND2\t\t0x011a\n#define SGTL5000_DAP_EQ_BASS_BAND3\t\t0x011c\n#define SGTL5000_DAP_EQ_BASS_BAND4\t\t0x011e\n#define SGTL5000_DAP_MAIN_CHAN\t\t\t0x0120\n#define SGTL5000_DAP_MIX_CHAN\t\t\t0x0122\n#define SGTL5000_DAP_AVC_CTRL\t\t\t0x0124\n#define SGTL5000_DAP_AVC_THRESHOLD\t\t0x0126\n#define SGTL5000_DAP_AVC_ATTACK\t\t\t0x0128\n#define SGTL5000_DAP_AVC_DECAY\t\t\t0x012a\n#define SGTL5000_DAP_COEF_WR_B1_MSB\t\t0x012c\n#define SGTL5000_DAP_COEF_WR_B1_LSB\t\t0x012e\n#define SGTL5000_DAP_COEF_WR_B2_MSB\t\t0x0130\n#define SGTL5000_DAP_COEF_WR_B2_LSB\t\t0x0132\n#define SGTL5000_DAP_COEF_WR_A1_MSB\t\t0x0134\n#define SGTL5000_DAP_COEF_WR_A1_LSB\t\t0x0136\n#define SGTL5000_DAP_COEF_WR_A2_MSB\t\t0x0138\n#define SGTL5000_DAP_COEF_WR_A2_LSB\t\t0x013a\n\n \n\n \n#define SGTL5000_PARTID_MASK\t\t\t0xff00\n#define SGTL5000_PARTID_SHIFT\t\t\t8\n#define SGTL5000_PARTID_WIDTH\t\t\t8\n#define SGTL5000_PARTID_PART_ID\t\t\t0xa0\n#define SGTL5000_REVID_MASK\t\t\t0x00ff\n#define SGTL5000_REVID_SHIFT\t\t\t0\n#define SGTL5000_REVID_WIDTH\t\t\t8\n\n \n#define SGTL5000_DIG_POWER_DEFAULT\t\t0x0000\n#define SGTL5000_ADC_EN\t\t\t\t0x0040\n#define SGTL5000_DAC_EN\t\t\t\t0x0020\n#define SGTL5000_DAP_POWERUP\t\t\t0x0010\n#define SGTL5000_I2S_OUT_POWERUP\t\t0x0002\n#define SGTL5000_I2S_IN_POWERUP\t\t\t0x0001\n\n \n#define SGTL5000_CHIP_CLK_CTRL_DEFAULT\t\t0x0008\n#define SGTL5000_RATE_MODE_MASK\t\t\t0x0030\n#define SGTL5000_RATE_MODE_SHIFT\t\t4\n#define SGTL5000_RATE_MODE_WIDTH\t\t2\n#define SGTL5000_RATE_MODE_DIV_1\t\t0\n#define SGTL5000_RATE_MODE_DIV_2\t\t1\n#define SGTL5000_RATE_MODE_DIV_4\t\t2\n#define SGTL5000_RATE_MODE_DIV_6\t\t3\n#define SGTL5000_SYS_FS_MASK\t\t\t0x000c\n#define SGTL5000_SYS_FS_SHIFT\t\t\t2\n#define SGTL5000_SYS_FS_WIDTH\t\t\t2\n#define SGTL5000_SYS_FS_32k\t\t\t0x0\n#define SGTL5000_SYS_FS_44_1k\t\t\t0x1\n#define SGTL5000_SYS_FS_48k\t\t\t0x2\n#define SGTL5000_SYS_FS_96k\t\t\t0x3\n#define SGTL5000_MCLK_FREQ_MASK\t\t\t0x0003\n#define SGTL5000_MCLK_FREQ_SHIFT\t\t0\n#define SGTL5000_MCLK_FREQ_WIDTH\t\t2\n#define SGTL5000_MCLK_FREQ_256FS\t\t0x0\n#define SGTL5000_MCLK_FREQ_384FS\t\t0x1\n#define SGTL5000_MCLK_FREQ_512FS\t\t0x2\n#define SGTL5000_MCLK_FREQ_PLL\t\t\t0x3\n\n \n#define SGTL5000_I2S_SCLKFREQ_MASK\t\t0x0100\n#define SGTL5000_I2S_SCLKFREQ_SHIFT\t\t8\n#define SGTL5000_I2S_SCLKFREQ_WIDTH\t\t1\n#define SGTL5000_I2S_SCLKFREQ_64FS\t\t0x0\n#define SGTL5000_I2S_SCLKFREQ_32FS\t\t0x1\t \n#define SGTL5000_I2S_MASTER\t\t\t0x0080\n#define SGTL5000_I2S_SCLK_INV\t\t\t0x0040\n#define SGTL5000_I2S_DLEN_MASK\t\t\t0x0030\n#define SGTL5000_I2S_DLEN_SHIFT\t\t\t4\n#define SGTL5000_I2S_DLEN_WIDTH\t\t\t2\n#define SGTL5000_I2S_DLEN_32\t\t\t0x0\n#define SGTL5000_I2S_DLEN_24\t\t\t0x1\n#define SGTL5000_I2S_DLEN_20\t\t\t0x2\n#define SGTL5000_I2S_DLEN_16\t\t\t0x3\n#define SGTL5000_I2S_MODE_MASK\t\t\t0x000c\n#define SGTL5000_I2S_MODE_SHIFT\t\t\t2\n#define SGTL5000_I2S_MODE_WIDTH\t\t\t2\n#define SGTL5000_I2S_MODE_I2S_LJ\t\t0x0\n#define SGTL5000_I2S_MODE_RJ\t\t\t0x1\n#define SGTL5000_I2S_MODE_PCM\t\t\t0x2\n#define SGTL5000_I2S_LRALIGN\t\t\t0x0002\n#define SGTL5000_I2S_LRPOL\t\t\t0x0001\t \n\n \n#define SGTL5000_DAP_MIX_LRSWAP\t\t\t0x4000\n#define SGTL5000_DAP_LRSWAP\t\t\t0x2000\n#define SGTL5000_DAC_LRSWAP\t\t\t0x1000\n#define SGTL5000_I2S_OUT_LRSWAP\t\t\t0x0400\n#define SGTL5000_DAP_MIX_SEL_MASK\t\t0x0300\n#define SGTL5000_DAP_MIX_SEL_SHIFT\t\t8\n#define SGTL5000_DAP_MIX_SEL_WIDTH\t\t2\n#define SGTL5000_DAP_MIX_SEL_ADC\t\t0x0\n#define SGTL5000_DAP_MIX_SEL_I2S_IN\t\t0x1\n#define SGTL5000_DAP_SEL_MASK\t\t\t0x00c0\n#define SGTL5000_DAP_SEL_SHIFT\t\t\t6\n#define SGTL5000_DAP_SEL_WIDTH\t\t\t2\n#define SGTL5000_DAP_SEL_ADC\t\t\t0x0\n#define SGTL5000_DAP_SEL_I2S_IN\t\t\t0x1\n#define SGTL5000_DAC_SEL_MASK\t\t\t0x0030\n#define SGTL5000_DAC_SEL_SHIFT\t\t\t4\n#define SGTL5000_DAC_SEL_WIDTH\t\t\t2\n#define SGTL5000_DAC_SEL_ADC\t\t\t0x0\n#define SGTL5000_DAC_SEL_I2S_IN\t\t\t0x1\n#define SGTL5000_DAC_SEL_DAP\t\t\t0x3\n#define SGTL5000_I2S_OUT_SEL_MASK\t\t0x0003\n#define SGTL5000_I2S_OUT_SEL_SHIFT\t\t0\n#define SGTL5000_I2S_OUT_SEL_WIDTH\t\t2\n#define SGTL5000_I2S_OUT_SEL_ADC\t\t0x0\n#define SGTL5000_I2S_OUT_SEL_I2S_IN\t\t0x1\n#define SGTL5000_I2S_OUT_SEL_DAP\t\t0x3\n\n \n#define SGTL5000_VOL_BUSY_DAC_RIGHT\t\t0x2000\n#define SGTL5000_VOL_BUSY_DAC_LEFT\t\t0x1000\n#define SGTL5000_DAC_VOL_RAMP_EN\t\t0x0200\n#define SGTL5000_DAC_VOL_RAMP_EXPO\t\t0x0100\n#define SGTL5000_DAC_MUTE_RIGHT\t\t\t0x0008\n#define SGTL5000_DAC_MUTE_LEFT\t\t\t0x0004\n#define SGTL5000_ADC_HPF_FREEZE\t\t\t0x0002\n#define SGTL5000_ADC_HPF_BYPASS\t\t\t0x0001\n\n \n#define SGTL5000_DAC_VOL_RIGHT_MASK\t\t0xff00\n#define SGTL5000_DAC_VOL_RIGHT_SHIFT\t\t8\n#define SGTL5000_DAC_VOL_RIGHT_WIDTH\t\t8\n#define SGTL5000_DAC_VOL_LEFT_MASK\t\t0x00ff\n#define SGTL5000_DAC_VOL_LEFT_SHIFT\t\t0\n#define SGTL5000_DAC_VOL_LEFT_WIDTH\t\t8\n\n \n#define SGTL5000_PAD_I2S_LRCLK_MASK\t\t0x0300\n#define SGTL5000_PAD_I2S_LRCLK_SHIFT\t\t8\n#define SGTL5000_PAD_I2S_LRCLK_WIDTH\t\t2\n#define SGTL5000_PAD_I2S_SCLK_MASK\t\t0x00c0\n#define SGTL5000_PAD_I2S_SCLK_SHIFT\t\t6\n#define SGTL5000_PAD_I2S_SCLK_WIDTH\t\t2\n#define SGTL5000_PAD_I2S_DOUT_MASK\t\t0x0030\n#define SGTL5000_PAD_I2S_DOUT_SHIFT\t\t4\n#define SGTL5000_PAD_I2S_DOUT_WIDTH\t\t2\n#define SGTL5000_PAD_I2C_SDA_MASK\t\t0x000c\n#define SGTL5000_PAD_I2C_SDA_SHIFT\t\t2\n#define SGTL5000_PAD_I2C_SDA_WIDTH\t\t2\n#define SGTL5000_PAD_I2C_SCL_MASK\t\t0x0003\n#define SGTL5000_PAD_I2C_SCL_SHIFT\t\t0\n#define SGTL5000_PAD_I2C_SCL_WIDTH\t\t2\n\n \n#define SGTL5000_ADC_VOL_M6DB\t\t\t0x0100\n#define SGTL5000_ADC_VOL_RIGHT_MASK\t\t0x00f0\n#define SGTL5000_ADC_VOL_RIGHT_SHIFT\t\t4\n#define SGTL5000_ADC_VOL_RIGHT_WIDTH\t\t4\n#define SGTL5000_ADC_VOL_LEFT_MASK\t\t0x000f\n#define SGTL5000_ADC_VOL_LEFT_SHIFT\t\t0\n#define SGTL5000_ADC_VOL_LEFT_WIDTH\t\t4\n\n \n#define SGTL5000_HP_VOL_RIGHT_MASK\t\t0x7f00\n#define SGTL5000_HP_VOL_RIGHT_SHIFT\t\t8\n#define SGTL5000_HP_VOL_RIGHT_WIDTH\t\t7\n#define SGTL5000_HP_VOL_LEFT_MASK\t\t0x007f\n#define SGTL5000_HP_VOL_LEFT_SHIFT\t\t0\n#define SGTL5000_HP_VOL_LEFT_WIDTH\t\t7\n\n \n#define SGTL5000_CHIP_ANA_CTRL_DEFAULT\t\t0x0133\n#define SGTL5000_LINE_OUT_MUTE\t\t\t0x0100\n#define SGTL5000_HP_SEL_MASK\t\t\t0x0040\n#define SGTL5000_HP_SEL_SHIFT\t\t\t6\n#define SGTL5000_HP_SEL_WIDTH\t\t\t1\n#define SGTL5000_HP_SEL_DAC\t\t\t0x0\n#define SGTL5000_HP_SEL_LINE_IN\t\t\t0x1\n#define SGTL5000_HP_ZCD_EN\t\t\t0x0020\n#define SGTL5000_HP_MUTE\t\t\t0x0010\n#define SGTL5000_ADC_SEL_MASK\t\t\t0x0004\n#define SGTL5000_ADC_SEL_SHIFT\t\t\t2\n#define SGTL5000_ADC_SEL_WIDTH\t\t\t1\n#define SGTL5000_ADC_SEL_MIC\t\t\t0x0\n#define SGTL5000_ADC_SEL_LINE_IN\t\t0x1\n#define SGTL5000_ADC_ZCD_EN\t\t\t0x0002\n#define SGTL5000_ADC_MUTE\t\t\t0x0001\n\n \n#define SGTL5000_VDDC_MAN_ASSN_MASK\t\t0x0040\n#define SGTL5000_VDDC_MAN_ASSN_SHIFT\t\t6\n#define SGTL5000_VDDC_MAN_ASSN_WIDTH\t\t1\n#define SGTL5000_VDDC_MAN_ASSN_VDDA\t\t0x0\n#define SGTL5000_VDDC_MAN_ASSN_VDDIO\t\t0x1\n#define SGTL5000_VDDC_ASSN_OVRD\t\t\t0x0020\n#define SGTL5000_LINREG_VDDD_MASK\t\t0x000f\n#define SGTL5000_LINREG_VDDD_SHIFT\t\t0\n#define SGTL5000_LINREG_VDDD_WIDTH\t\t4\n\n \n#define SGTL5000_ANA_GND_MASK\t\t\t0x01f0\n#define SGTL5000_ANA_GND_SHIFT\t\t\t4\n#define SGTL5000_ANA_GND_WIDTH\t\t\t5\n#define SGTL5000_ANA_GND_BASE\t\t\t800\t \n#define SGTL5000_ANA_GND_STP\t\t\t25\t \n#define SGTL5000_BIAS_CTRL_MASK\t\t\t0x000e\n#define SGTL5000_BIAS_CTRL_SHIFT\t\t1\n#define SGTL5000_BIAS_CTRL_WIDTH\t\t3\n#define SGTL5000_SMALL_POP\t\t\t0x0001\n\n \n#define SGTL5000_BIAS_R_MASK\t\t\t0x0300\n#define SGTL5000_BIAS_R_SHIFT\t\t\t8\n#define SGTL5000_BIAS_R_WIDTH\t\t\t2\n#define SGTL5000_BIAS_R_off\t\t\t0x0\n#define SGTL5000_BIAS_R_2K\t\t\t0x1\n#define SGTL5000_BIAS_R_4k\t\t\t0x2\n#define SGTL5000_BIAS_R_8k\t\t\t0x3\n#define SGTL5000_BIAS_VOLT_MASK\t\t\t0x0070\n#define SGTL5000_BIAS_VOLT_SHIFT\t\t4\n#define SGTL5000_BIAS_VOLT_WIDTH\t\t3\n#define SGTL5000_MIC_GAIN_MASK\t\t\t0x0003\n#define SGTL5000_MIC_GAIN_SHIFT\t\t\t0\n#define SGTL5000_MIC_GAIN_WIDTH\t\t\t2\n\n \n#define SGTL5000_LINE_OUT_CURRENT_MASK\t\t0x0f00\n#define SGTL5000_LINE_OUT_CURRENT_SHIFT\t\t8\n#define SGTL5000_LINE_OUT_CURRENT_WIDTH\t\t4\n#define SGTL5000_LINE_OUT_CURRENT_180u\t\t0x0\n#define SGTL5000_LINE_OUT_CURRENT_270u\t\t0x1\n#define SGTL5000_LINE_OUT_CURRENT_360u\t\t0x3\n#define SGTL5000_LINE_OUT_CURRENT_450u\t\t0x7\n#define SGTL5000_LINE_OUT_CURRENT_540u\t\t0xf\n#define SGTL5000_LINE_OUT_GND_MASK\t\t0x003f\n#define SGTL5000_LINE_OUT_GND_SHIFT\t\t0\n#define SGTL5000_LINE_OUT_GND_WIDTH\t\t6\n#define SGTL5000_LINE_OUT_GND_BASE\t\t800\t \n#define SGTL5000_LINE_OUT_GND_STP\t\t25\n#define SGTL5000_LINE_OUT_GND_MAX\t\t0x23\n\n \n#define SGTL5000_LINE_OUT_VOL_RIGHT_MASK\t0x1f00\n#define SGTL5000_LINE_OUT_VOL_RIGHT_SHIFT\t8\n#define SGTL5000_LINE_OUT_VOL_RIGHT_WIDTH\t5\n#define SGTL5000_LINE_OUT_VOL_LEFT_MASK\t\t0x001f\n#define SGTL5000_LINE_OUT_VOL_LEFT_SHIFT\t0\n#define SGTL5000_LINE_OUT_VOL_LEFT_WIDTH\t5\n\n \n#define SGTL5000_ANA_POWER_DEFAULT\t\t0x7060\n#define SGTL5000_DAC_STEREO\t\t\t0x4000\n#define SGTL5000_LINREG_SIMPLE_POWERUP\t\t0x2000\n#define SGTL5000_STARTUP_POWERUP\t\t0x1000\n#define SGTL5000_VDDC_CHRGPMP_POWERUP\t\t0x0800\n#define SGTL5000_PLL_POWERUP\t\t\t0x0400\n#define SGTL5000_LINEREG_D_POWERUP\t\t0x0200\n#define SGTL5000_VCOAMP_POWERUP\t\t\t0x0100\n#define SGTL5000_VAG_POWERUP\t\t\t0x0080\n#define SGTL5000_ADC_STEREO\t\t\t0x0040\n#define SGTL5000_REFTOP_POWERUP\t\t\t0x0020\n#define SGTL5000_HP_POWERUP\t\t\t0x0010\n#define SGTL5000_DAC_POWERUP\t\t\t0x0008\n#define SGTL5000_CAPLESS_HP_POWERUP\t\t0x0004\n#define SGTL5000_ADC_POWERUP\t\t\t0x0002\n#define SGTL5000_LINE_OUT_POWERUP\t\t0x0001\n\n \n#define SGTL5000_PLL_INT_DIV_MASK\t\t0xf800\n#define SGTL5000_PLL_INT_DIV_SHIFT\t\t11\n#define SGTL5000_PLL_INT_DIV_WIDTH\t\t5\n#define SGTL5000_PLL_FRAC_DIV_MASK\t\t0x07ff\n#define SGTL5000_PLL_FRAC_DIV_SHIFT\t\t0\n#define SGTL5000_PLL_FRAC_DIV_WIDTH\t\t11\n\n \n#define SGTL5000_INT_OSC_EN\t\t\t0x0800\n#define SGTL5000_INPUT_FREQ_DIV2\t\t0x0008\n\n \n#define SGTL5000_HP_LRSHORT\t\t\t0x0200\n#define SGTL5000_CAPLESS_SHORT\t\t\t0x0100\n#define SGTL5000_PLL_LOCKED\t\t\t0x0010\n\n \n#define SGTL5000_LVLADJR_MASK\t\t\t0x7000\n#define SGTL5000_LVLADJR_SHIFT\t\t\t12\n#define SGTL5000_LVLADJR_WIDTH\t\t\t3\n#define SGTL5000_LVLADJL_MASK\t\t\t0x0700\n#define SGTL5000_LVLADJL_SHIFT\t\t\t8\n#define SGTL5000_LVLADJL_WIDTH\t\t\t3\n#define SGTL5000_LVLADJC_MASK\t\t\t0x0070\n#define SGTL5000_LVLADJC_SHIFT\t\t\t4\n#define SGTL5000_LVLADJC_WIDTH\t\t\t3\n#define SGTL5000_LR_SHORT_MOD_MASK\t\t0x000c\n#define SGTL5000_LR_SHORT_MOD_SHIFT\t\t2\n#define SGTL5000_LR_SHORT_MOD_WIDTH\t\t2\n#define SGTL5000_CM_SHORT_MOD_MASK\t\t0x0003\n#define SGTL5000_CM_SHORT_MOD_SHIFT\t\t0\n#define SGTL5000_CM_SHORT_MOD_WIDTH\t\t2\n\n \n#define SGTL5000_MONO_DAC\t\t\t0x1000\n\n \n#define SGTL5000_DAP_MIX_EN\t\t\t0x0010\n#define SGTL5000_DAP_EN\t\t\t\t0x0001\n\n#define SGTL5000_SYSCLK\t\t\t\t0x00\n#define SGTL5000_LRCLK\t\t\t\t0x01\n\n \n#define SGTL5000_DAP_SEL_PEQ\t\t\t1\n#define SGTL5000_DAP_SEL_TONE_CTRL\t\t2\n#define SGTL5000_DAP_SEL_GEQ\t\t\t3\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}