## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Tue Oct 16 07:02:48 PM EDT 2012
##
vlib work
vlog +acc  "Divider.v"
vlog +acc  "/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work Divider glbl
do {Divider_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {Divider.udo}
